-- Copyright (C) 1991-2013 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

-- DATE "02/28/2016 22:53:25"

-- 
-- Device: Altera EP2C5F256C6 Package FBGA256
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEII;
LIBRARY IEEE;
USE CYCLONEII.CYCLONEII_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	mips_one_cycle IS
    PORT (
	program_counter : OUT std_logic_vector(9 DOWNTO 0);
	ins_cache_output : OUT std_logic_vector(31 DOWNTO 0);
	data_cache_input : OUT std_logic_vector(31 DOWNTO 0);
	data_cache_output : OUT std_logic_vector(31 DOWNTO 0);
	rst : IN std_logic;
	clk1 : IN std_logic;
	clk2 : IN std_logic;
	clk3 : IN std_logic;
	clk4 : IN std_logic
	);
END mips_one_cycle;

-- Design Ports Information
-- program_counter[0]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- program_counter[1]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- program_counter[2]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- program_counter[3]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- program_counter[4]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- program_counter[5]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- program_counter[6]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- program_counter[7]	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- program_counter[8]	=>  Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- program_counter[9]	=>  Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ins_cache_output[0]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ins_cache_output[1]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ins_cache_output[2]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ins_cache_output[3]	=>  Location: PIN_L14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ins_cache_output[4]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ins_cache_output[5]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ins_cache_output[6]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ins_cache_output[7]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ins_cache_output[8]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ins_cache_output[9]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ins_cache_output[10]	=>  Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ins_cache_output[11]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ins_cache_output[12]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ins_cache_output[13]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ins_cache_output[14]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ins_cache_output[15]	=>  Location: PIN_P12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ins_cache_output[16]	=>  Location: PIN_L12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ins_cache_output[17]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ins_cache_output[18]	=>  Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ins_cache_output[19]	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ins_cache_output[20]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ins_cache_output[21]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ins_cache_output[22]	=>  Location: PIN_R14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ins_cache_output[23]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ins_cache_output[24]	=>  Location: PIN_T14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ins_cache_output[25]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ins_cache_output[26]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ins_cache_output[27]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ins_cache_output[28]	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ins_cache_output[29]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ins_cache_output[30]	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- ins_cache_output[31]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data_cache_input[0]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data_cache_input[1]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data_cache_input[2]	=>  Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data_cache_input[3]	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data_cache_input[4]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data_cache_input[5]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data_cache_input[6]	=>  Location: PIN_G7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data_cache_input[7]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data_cache_input[8]	=>  Location: PIN_R9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data_cache_input[9]	=>  Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data_cache_input[10]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data_cache_input[11]	=>  Location: PIN_K11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data_cache_input[12]	=>  Location: PIN_R13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data_cache_input[13]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data_cache_input[14]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data_cache_input[15]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data_cache_input[16]	=>  Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data_cache_input[17]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data_cache_input[18]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data_cache_input[19]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data_cache_input[20]	=>  Location: PIN_N11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data_cache_input[21]	=>  Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data_cache_input[22]	=>  Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data_cache_input[23]	=>  Location: PIN_N13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data_cache_input[24]	=>  Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data_cache_input[25]	=>  Location: PIN_P15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data_cache_input[26]	=>  Location: PIN_P13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data_cache_input[27]	=>  Location: PIN_M16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data_cache_input[28]	=>  Location: PIN_P11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data_cache_input[29]	=>  Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data_cache_input[30]	=>  Location: PIN_P16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data_cache_input[31]	=>  Location: PIN_P14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data_cache_output[0]	=>  Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data_cache_output[1]	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data_cache_output[2]	=>  Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data_cache_output[3]	=>  Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data_cache_output[4]	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data_cache_output[5]	=>  Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data_cache_output[6]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data_cache_output[7]	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data_cache_output[8]	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data_cache_output[9]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data_cache_output[10]	=>  Location: PIN_M14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data_cache_output[11]	=>  Location: PIN_L16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data_cache_output[12]	=>  Location: PIN_L11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data_cache_output[13]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data_cache_output[14]	=>  Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data_cache_output[15]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data_cache_output[16]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data_cache_output[17]	=>  Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data_cache_output[18]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data_cache_output[19]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data_cache_output[20]	=>  Location: PIN_N12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data_cache_output[21]	=>  Location: PIN_M11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data_cache_output[22]	=>  Location: PIN_K10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data_cache_output[23]	=>  Location: PIN_R12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data_cache_output[24]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data_cache_output[25]	=>  Location: PIN_L15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data_cache_output[26]	=>  Location: PIN_M15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data_cache_output[27]	=>  Location: PIN_N16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data_cache_output[28]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data_cache_output[29]	=>  Location: PIN_N10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data_cache_output[30]	=>  Location: PIN_N15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- data_cache_output[31]	=>  Location: PIN_K15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
-- rst	=>  Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- clk1	=>  Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- clk2	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- clk4	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- clk3	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF mips_one_cycle IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_program_counter : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_ins_cache_output : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_data_cache_input : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_data_cache_output : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_rst : std_logic;
SIGNAL ww_clk1 : std_logic;
SIGNAL ww_clk2 : std_logic;
SIGNAL ww_clk3 : std_logic;
SIGNAL ww_clk4 : std_logic;
SIGNAL \instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \clk2~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \clk3~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \clk4~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \clk1~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \reg_blk|read_mux_2|Mux31~23_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux31~24_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux30~0_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux30~17_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux30~18_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux28~0_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux28~1_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux27~0_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux27~10_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux26~4_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux26~5_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux26~9_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux26~10_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux26~12_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux26~13_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux25~0_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux25~7_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux25~10_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux25~11_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux24~0_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux24~2_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux24~3_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux24~17_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux23~0_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux23~1_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux23~17_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux23~18_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux22~0_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux22~1_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux22~17_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux21~0_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux21~1_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux21~2_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux21~3_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux21~4_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux21~5_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux21~6_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux21~7_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux21~8_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux21~9_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux19~0_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux19~1_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux19~2_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux19~3_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux19~4_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux19~5_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux19~6_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux19~7_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux19~8_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux19~9_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux18~4_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux18~5_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux18~6_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux18~7_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux18~8_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux18~12_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux18~13_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux17~2_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux17~3_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux17~10_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux17~12_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux17~13_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux17~17_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux16~0_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux16~1_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux16~6_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux16~9_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux16~10_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux16~12_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux16~13_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux15~10_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux15~11_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux14~0_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux14~1_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux13~4_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux13~5_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux13~10_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux13~11_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux12~12_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux12~13_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux12~14_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux12~17_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux12~18_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux11~17_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux11~18_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux10~0_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux10~1_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux10~9_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux9~0_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux9~1_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux9~2_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux9~3_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux9~4_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux9~5_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux9~6_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux9~7_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux9~8_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux9~9_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux8~5_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux7~17_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux7~18_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux6~2_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux6~3_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux6~4_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux6~5_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux6~6_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux6~7_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux6~8_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux6~9_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux6~10_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux6~11_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux6~17_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux6~18_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux4~0_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux4~17_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux4~18_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux3~0_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux3~1_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux3~2_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux3~3_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux3~4_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux3~5_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux3~6_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux3~7_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux3~8_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux3~9_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux2~2_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux2~3_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux2~17_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux2~18_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux1~2_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux1~3_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux1~4_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux1~5_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux1~6_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux1~12_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux1~13_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux1~17_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux1~18_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux0~0_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux0~1_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux0~4_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux0~5_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux0~6_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux0~7_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux0~8_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux0~17_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux0~18_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux1~0_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux1~1_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux1~4_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux1~5_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux1~7_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux1~10_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux1~11_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux2~2_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux2~3_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux2~6_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux2~7_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux3~0_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux3~1_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux3~4_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux3~5_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux3~10_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux3~11_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux3~17_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux3~18_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux4~2_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux4~4_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux4~5_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux4~6_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux4~7_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux4~8_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux4~9_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux5~7_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux5~12_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux5~17_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux5~18_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux6~0_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux7~7_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux7~8_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux8~17_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux9~0_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux9~1_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux10~7_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux10~8_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux10~10_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux10~11_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux11~0_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux11~1_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux12~7_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux12~8_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux12~10_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux12~11_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux12~17_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux12~18_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux13~9_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux13~10_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux14~10_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux15~2_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux15~3_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux15~4_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux15~5_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux15~17_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux15~18_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux16~4_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux16~5_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux17~0_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux17~1_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux18~7_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux18~8_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux18~17_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux19~2_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux19~3_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux20~7_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux20~8_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux21~9_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux21~10_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux22~12_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux22~13_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux23~0_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux23~1_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux23~9_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux23~17_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux24~10_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux25~0_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux25~1_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux25~2_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux25~3_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux25~4_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux25~5_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux25~6_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux25~7_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux25~8_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux25~9_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux25~10_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux25~11_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux26~0_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux26~17_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux26~18_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux27~2_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux27~17_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux27~18_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux28~2_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux28~4_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux28~10_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux28~11_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux28~17_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux28~18_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux29~9_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux1~3_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux4~2_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux3~1_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux2~2_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux18~2_combout\ : std_logic;
SIGNAL \alu|Equal0~9_combout\ : std_logic;
SIGNAL \breq_adder|bit_1|xor_2|output~0_combout\ : std_logic;
SIGNAL \pc_adder|bit_2|xor_2|output~combout\ : std_logic;
SIGNAL \breq_adder|bit_3|xor_2|output~combout\ : std_logic;
SIGNAL \pc_adder|bit_4|xor_2|output~combout\ : std_logic;
SIGNAL \breq_adder|bit_5|xor_2|output~combout\ : std_logic;
SIGNAL \breq_adder|bit_6|xor_2|output~combout\ : std_logic;
SIGNAL \pc_adder|bit_7|xor_2|output~combout\ : std_logic;
SIGNAL \breq_adder|bit_8|xor_2|output~combout\ : std_logic;
SIGNAL \controller|Equal7~0_combout\ : std_logic;
SIGNAL \alu_source_mux|output[28]~67_combout\ : std_logic;
SIGNAL \alu_source_mux|output[20]~75_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux27~3_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux26~3_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux18~3_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux18~4_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux12~3_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux15~3_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux15~4_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux11~3_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux5~3_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux6~5_combout\ : std_logic;
SIGNAL \clk4~combout\ : std_logic;
SIGNAL \clk4~clkctrl_outclk\ : std_logic;
SIGNAL \reg_blk|register_12|data_out[0]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_22|data_out[2]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_10|data_out[3]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_15|data_out[4]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_23|data_out[5]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_22|data_out[5]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_22|data_out[6]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_18|data_out[6]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_6|data_out[6]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_19|data_out[6]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_20|data_out[7]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_7|data_out[7]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_26|data_out[7]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_21|data_out[7]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_21|data_out[8]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_22|data_out[8]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_6|data_out[9]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_22|data_out[10]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_19|data_out[10]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_31|data_out[11]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_12|data_out[11]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_23|data_out[11]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_18|data_out[12]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_31|data_out[12]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_19|data_out[12]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_2|data_out[12]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_8|data_out[13]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_2|data_out[13]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_18|data_out[13]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_26|data_out[13]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_13|data_out[13]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_5|data_out[13]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_7|data_out[15]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_10|data_out[15]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_23|data_out[15]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_27|data_out[15]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_21|data_out[17]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_8|data_out[17]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_3|data_out[17]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_10|data_out[18]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_5|data_out[18]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_2|data_out[18]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_28|data_out[18]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_6|data_out[19]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_12|data_out[19]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_14|data_out[19]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_15|data_out[19]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_8|data_out[20]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_4|data_out[20]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_7|data_out[21]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_8|data_out[21]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_19|data_out[21]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_14|data_out[21]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_9|data_out[21]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_11|data_out[21]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_23|data_out[21]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_27|data_out[22]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_20|data_out[22]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_24|data_out[22]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_30|data_out[22]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_1|data_out[23]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_4|data_out[23]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_3|data_out[24]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_11|data_out[24]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_7|data_out[24]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_29|data_out[24]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_30|data_out[24]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_13|data_out[24]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_14|data_out[24]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_7|data_out[25]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_21|data_out[25]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_3|data_out[26]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_31|data_out[28]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_13|data_out[28]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_10|data_out[28]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_29|data_out[29]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_21|data_out[29]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_29|data_out[30]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_11|data_out[30]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_11|data_out[31]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_5|data_out[31]~feeder_combout\ : std_logic;
SIGNAL \clk1~combout\ : std_logic;
SIGNAL \clk1~clkctrl_outclk\ : std_logic;
SIGNAL \rst~combout\ : std_logic;
SIGNAL \clk2~combout\ : std_logic;
SIGNAL \clk2~clkctrl_outclk\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \pc_adder|bit_1|xor_2|output~combout\ : std_logic;
SIGNAL \pc_adder|bit_3|xor_2|output~combout\ : std_logic;
SIGNAL \pc_register|data_out[3]~2_combout\ : std_logic;
SIGNAL \pc_adder|bit_3|and_2|output~combout\ : std_logic;
SIGNAL \pc_adder|bit_5|xor_2|output~combout\ : std_logic;
SIGNAL \pc_register|data_out[5]~4_combout\ : std_logic;
SIGNAL \pc_adder|bit_6|xor_2|output~combout\ : std_logic;
SIGNAL \pc_register|data_out[6]~5_combout\ : std_logic;
SIGNAL \pc_adder|bit_6|and_2|output~combout\ : std_logic;
SIGNAL \pc_adder|bit_5|and_2|output~combout\ : std_logic;
SIGNAL \pc_adder|bit_4|and_2|output~combout\ : std_logic;
SIGNAL \pc_adder|bit_2|and_2|output~combout\ : std_logic;
SIGNAL \pc_adder|bit_8|xor_2|output~combout\ : std_logic;
SIGNAL \pc_register|data_out[8]~7_combout\ : std_logic;
SIGNAL \pc_adder|bit_9|xor_2|output~combout\ : std_logic;
SIGNAL \pc_adder|bit_7|and_2|output~combout\ : std_logic;
SIGNAL \breq_adder|bit_7|or_1|output~0_combout\ : std_logic;
SIGNAL \breq_adder|bit_8|or_1|output~0_combout\ : std_logic;
SIGNAL \breq_adder|bit_9|xor_2|output~combout\ : std_logic;
SIGNAL \pc_register|data_out[9]~8_combout\ : std_logic;
SIGNAL \controller|Equal8~0_combout\ : std_logic;
SIGNAL \controller|ctrl_jump~0_combout\ : std_logic;
SIGNAL \pc_adder|bit_1|and_2|output~combout\ : std_logic;
SIGNAL \breq_adder|bit_2|or_1|output~0_combout\ : std_logic;
SIGNAL \breq_adder|bit_3|or_1|output~0_combout\ : std_logic;
SIGNAL \breq_adder|bit_4|or_1|output~0_combout\ : std_logic;
SIGNAL \breq_adder|bit_5|or_1|output~0_combout\ : std_logic;
SIGNAL \breq_adder|bit_6|or_1|output~0_combout\ : std_logic;
SIGNAL \breq_adder|bit_7|xor_2|output~combout\ : std_logic;
SIGNAL \pc_register|data_out[7]~6_combout\ : std_logic;
SIGNAL \breq_adder|bit_4|xor_2|output~combout\ : std_logic;
SIGNAL \pc_register|data_out[4]~3_combout\ : std_logic;
SIGNAL \breq_adder|bit_1|or_1|output~0_combout\ : std_logic;
SIGNAL \breq_adder|bit_2|xor_2|output~combout\ : std_logic;
SIGNAL \pc_register|data_out[2]~1_combout\ : std_logic;
SIGNAL \controller|Equal8~1_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux7~1_combout\ : std_logic;
SIGNAL \clk3~combout\ : std_logic;
SIGNAL \clk3~clkctrl_outclk\ : std_logic;
SIGNAL \controller|Equal6~0_combout\ : std_logic;
SIGNAL \controller|Equal6~2_combout\ : std_logic;
SIGNAL \alu_source_mux|output[4]~91_combout\ : std_logic;
SIGNAL \controller|Equal6~1_combout\ : std_logic;
SIGNAL \controller|ctrl_alu_op[0]~1_combout\ : std_logic;
SIGNAL \controller|ctrl_alu_op[0]~2_combout\ : std_logic;
SIGNAL \controller|Equal0~0_combout\ : std_logic;
SIGNAL \controller|ctrl_alu_op[1]~3_combout\ : std_logic;
SIGNAL \controller|ctrl_alu_op[1]~4_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux7~0_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux7~2_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux8~4_combout\ : std_logic;
SIGNAL \write_reg_mux|output[2]~2_combout\ : std_logic;
SIGNAL \write_reg_mux|output[1]~4_combout\ : std_logic;
SIGNAL \reg_blk|decoder|Ram0~30_combout\ : std_logic;
SIGNAL \reg_blk|decoder|Ram0~49_combout\ : std_logic;
SIGNAL \write_reg_mux|output[0]~3_combout\ : std_logic;
SIGNAL \write_reg_mux|output[4]~0_combout\ : std_logic;
SIGNAL \reg_blk|decoder|Ram0~53_combout\ : std_logic;
SIGNAL \reg_blk|decoder|Ram0~21_combout\ : std_logic;
SIGNAL \reg_blk|decoder|Ram0~48_combout\ : std_logic;
SIGNAL \reg_blk|register_14|data_out[3]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|decoder|Ram0~46_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux28~17_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux28~18_combout\ : std_logic;
SIGNAL \reg_blk|register_21|data_out[3]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|decoder|Ram0~51_combout\ : std_logic;
SIGNAL \reg_blk|decoder|Ram0~22_combout\ : std_logic;
SIGNAL \reg_blk|decoder|Ram0~24_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux28~2_combout\ : std_logic;
SIGNAL \reg_blk|register_29|data_out[3]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|decoder|Ram0~50_combout\ : std_logic;
SIGNAL \reg_blk|decoder|Ram0~25_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux28~3_combout\ : std_logic;
SIGNAL \reg_blk|decoder|Ram0~34_combout\ : std_logic;
SIGNAL \reg_blk|register_19|data_out[3]~feeder_combout\ : std_logic;
SIGNAL \write_reg_mux|output[3]~1_combout\ : std_logic;
SIGNAL \reg_blk|decoder|Ram0~33_combout\ : std_logic;
SIGNAL \reg_blk|decoder|Ram0~32_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux28~9_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux28~10_combout\ : std_logic;
SIGNAL \reg_blk|register_18|data_out[3]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|decoder|Ram0~16_combout\ : std_logic;
SIGNAL \reg_blk|decoder|Ram0~19_combout\ : std_logic;
SIGNAL \reg_blk|register_22|data_out[3]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|decoder|Ram0~18_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux28~4_combout\ : std_logic;
SIGNAL \reg_blk|decoder|Ram0~20_combout\ : std_logic;
SIGNAL \reg_blk|decoder|Ram0~17_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux28~5_combout\ : std_logic;
SIGNAL \reg_blk|register_28|data_out[3]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|decoder|Ram0~29_combout\ : std_logic;
SIGNAL \reg_blk|register_20|data_out[3]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|decoder|Ram0~27_combout\ : std_logic;
SIGNAL \reg_blk|decoder|Ram0~28_combout\ : std_logic;
SIGNAL \reg_blk|decoder|Ram0~26_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux28~6_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux28~7_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux28~8_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux28~11_combout\ : std_logic;
SIGNAL \reg_blk|decoder|Ram0~36_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux8~2_combout\ : std_logic;
SIGNAL \reg_blk|decoder|Ram0~52_combout\ : std_logic;
SIGNAL \reg_blk|decoder|Ram0~35_combout\ : std_logic;
SIGNAL \reg_blk|decoder|Ram0~40_combout\ : std_logic;
SIGNAL \reg_blk|decoder|Ram0~41_combout\ : std_logic;
SIGNAL \reg_blk|decoder|Ram0~39_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux28~12_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux28~13_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux28~14_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux28~15_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux28~16_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux28~19_combout\ : std_logic;
SIGNAL \alu_source_mux|output[3]~92_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux8~0_combout\ : std_logic;
SIGNAL \reg_blk|register_27|data_out[2]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|decoder|Ram0~31_combout\ : std_logic;
SIGNAL \reg_blk|register_19|data_out[2]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux29~7_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux29~8_combout\ : std_logic;
SIGNAL \reg_blk|register_26|data_out[2]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_18|data_out[2]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux29~0_combout\ : std_logic;
SIGNAL \reg_blk|register_30|data_out[2]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux29~1_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux29~4_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux29~5_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux29~2_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux29~3_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux29~6_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux29~9_combout\ : std_logic;
SIGNAL \reg_blk|decoder|Ram0~42_combout\ : std_logic;
SIGNAL \reg_blk|decoder|Ram0~43_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux29~10_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux29~11_combout\ : std_logic;
SIGNAL \reg_blk|register_3|data_out[2]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|decoder|Ram0~37_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux8~1_combout\ : std_logic;
SIGNAL \reg_blk|register_5|data_out[2]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|decoder|Ram0~38_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux29~12_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux29~13_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux29~14_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux29~15_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux29~16_combout\ : std_logic;
SIGNAL \alu_source_mux|output[2]~62_combout\ : std_logic;
SIGNAL \alu_source_mux|output[2]~93_combout\ : std_logic;
SIGNAL \controller|ctrl_alu_op[2]~0_combout\ : std_logic;
SIGNAL \controller|ctrl_alu_op[2]~5_combout\ : std_logic;
SIGNAL \reg_blk|register_15|data_out[0]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|decoder|Ram0~47_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux31~23_combout\ : std_logic;
SIGNAL \reg_blk|register_14|data_out[0]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux31~24_combout\ : std_logic;
SIGNAL \reg_blk|register_23|data_out[0]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux31~11_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux31~12_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux31~4_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux31~5_combout\ : std_logic;
SIGNAL \reg_blk|register_25|data_out[0]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|decoder|Ram0~23_combout\ : std_logic;
SIGNAL \reg_blk|register_17|data_out[0]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux31~6_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux31~7_combout\ : std_logic;
SIGNAL \reg_blk|register_28|data_out[0]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux31~8_combout\ : std_logic;
SIGNAL \reg_blk|register_24|data_out[0]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux31~9_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux31~10_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux31~13_combout\ : std_logic;
SIGNAL \reg_blk|register_3|data_out[0]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux7~4_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux31~14_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux31~21_combout\ : std_logic;
SIGNAL \reg_blk|register_11|data_out[0]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|decoder|Ram0~45_combout\ : std_logic;
SIGNAL \reg_blk|register_9|data_out[0]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_8|data_out[0]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|decoder|Ram0~44_combout\ : std_logic;
SIGNAL \reg_blk|register_10|data_out[0]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux31~19_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux31~20_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux31~26_combout\ : std_logic;
SIGNAL \reg_blk|register_7|data_out[0]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux31~15_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux31~16_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux31~17_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux31~18_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux31~22_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux31~25_combout\ : std_logic;
SIGNAL \alu_source_mux|output[0]~63_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux31~0_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux31~1_combout\ : std_logic;
SIGNAL \alu_source_mux|output[1]~94_combout\ : std_logic;
SIGNAL \reg_blk|register_15|data_out[1]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux30~17_combout\ : std_logic;
SIGNAL \reg_blk|register_14|data_out[1]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux30~18_combout\ : std_logic;
SIGNAL \reg_blk|register_10|data_out[1]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux30~10_combout\ : std_logic;
SIGNAL \reg_blk|register_11|data_out[1]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux30~11_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux30~12_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux30~13_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux30~14_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux30~15_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux30~16_combout\ : std_logic;
SIGNAL \reg_blk|register_31|data_out[1]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_19|data_out[1]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux30~7_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux30~8_combout\ : std_logic;
SIGNAL \reg_blk|register_26|data_out[1]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_22|data_out[1]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux30~0_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux30~1_combout\ : std_logic;
SIGNAL \reg_blk|register_29|data_out[1]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux30~2_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux30~3_combout\ : std_logic;
SIGNAL \reg_blk|register_28|data_out[1]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_20|data_out[1]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux30~4_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux30~5_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux30~6_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux30~9_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux30~19_combout\ : std_logic;
SIGNAL \alu|addsub_unit|addder|bit_0|and_1|output~combout\ : std_logic;
SIGNAL \alu|addsub_unit|addder|bit_1|xor_2|output~combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux30~4_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux30~2_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux6~2_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux30~3_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux25~8_combout\ : std_logic;
SIGNAL \reg_blk|register_25|data_out[6]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux25~2_combout\ : std_logic;
SIGNAL \reg_blk|register_21|data_out[6]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux25~3_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux25~4_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux25~5_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux25~6_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux25~1_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux25~9_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux25~17_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux25~18_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux25~12_combout\ : std_logic;
SIGNAL \reg_blk|register_7|data_out[6]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux25~13_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux25~14_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux25~15_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux25~16_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux25~19_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux23~10_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux23~11_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux8~3_combout\ : std_logic;
SIGNAL \reg_blk|register_3|data_out[8]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_6|data_out[8]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux23~12_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux23~13_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux23~14_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux23~15_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux23~16_combout\ : std_logic;
SIGNAL \reg_blk|register_27|data_out[8]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_19|data_out[8]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux23~7_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux23~8_combout\ : std_logic;
SIGNAL \reg_blk|register_25|data_out[8]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux23~2_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux23~3_combout\ : std_logic;
SIGNAL \reg_blk|register_20|data_out[8]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_28|data_out[8]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_24|data_out[8]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux23~4_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux23~5_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux23~6_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux23~9_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux23~19_combout\ : std_logic;
SIGNAL \reg_blk|register_12|data_out[10]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux21~17_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux21~18_combout\ : std_logic;
SIGNAL \reg_blk|register_10|data_out[10]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux21~10_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux21~11_combout\ : std_logic;
SIGNAL \reg_blk|register_4|data_out[10]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux21~12_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux21~13_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux21~14_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux21~15_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux21~16_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux21~19_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux20~17_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux20~18_combout\ : std_logic;
SIGNAL \reg_blk|register_22|data_out[11]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux20~0_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux20~1_combout\ : std_logic;
SIGNAL \reg_blk|register_25|data_out[11]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_17|data_out[11]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux20~2_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux20~3_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux20~4_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux20~5_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux20~6_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux20~9_combout\ : std_logic;
SIGNAL \reg_blk|register_10|data_out[11]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux20~10_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux20~11_combout\ : std_logic;
SIGNAL \reg_blk|register_3|data_out[11]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux7~3_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux20~12_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux20~13_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux20~14_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux20~15_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux20~16_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux20~19_combout\ : std_logic;
SIGNAL \alu_source_mux|output[10]~85_combout\ : std_logic;
SIGNAL \reg_blk|register_15|data_out[9]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux22~17_combout\ : std_logic;
SIGNAL \reg_blk|register_14|data_out[9]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux22~18_combout\ : std_logic;
SIGNAL \reg_blk|register_25|data_out[9]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux22~2_combout\ : std_logic;
SIGNAL \reg_blk|register_21|data_out[9]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux22~3_combout\ : std_logic;
SIGNAL \reg_blk|register_28|data_out[9]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux22~4_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux22~5_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux22~6_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux22~7_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux22~8_combout\ : std_logic;
SIGNAL \reg_blk|register_22|data_out[9]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux22~0_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux22~1_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux22~9_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux22~10_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux22~11_combout\ : std_logic;
SIGNAL \reg_blk|register_1|data_out[9]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux22~14_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux22~15_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux22~16_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux22~19_combout\ : std_logic;
SIGNAL \alu_source_mux|output[8]~87_combout\ : std_logic;
SIGNAL \reg_blk|register_11|data_out[7]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_10|data_out[7]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux24~1_combout\ : std_logic;
SIGNAL \reg_blk|register_3|data_out[7]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_1|data_out[7]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux24~12_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux24~13_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux24~14_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux24~15_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux24~9_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux24~10_combout\ : std_logic;
SIGNAL \reg_blk|register_28|data_out[7]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux24~6_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux24~7_combout\ : std_logic;
SIGNAL \reg_blk|register_30|data_out[7]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_22|data_out[7]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux24~4_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux24~5_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux24~8_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux24~11_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux24~16_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux24~18_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux24~19_combout\ : std_logic;
SIGNAL \alu_source_mux|output[7]~88_combout\ : std_logic;
SIGNAL \reg_blk|register_15|data_out[5]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_14|data_out[5]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux26~17_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux26~18_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux26~0_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux26~1_combout\ : std_logic;
SIGNAL \reg_blk|register_21|data_out[5]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_25|data_out[5]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux26~2_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux26~3_combout\ : std_logic;
SIGNAL \reg_blk|register_28|data_out[5]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_20|data_out[5]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_24|data_out[5]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux26~6_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux26~7_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux26~8_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux26~11_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux26~14_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux26~15_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux26~16_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux26~19_combout\ : std_logic;
SIGNAL \alu_source_mux|output[5]~90_combout\ : std_logic;
SIGNAL \reg_blk|register_11|data_out[4]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux27~0_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux27~1_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux27~9_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux27~10_combout\ : std_logic;
SIGNAL \reg_blk|register_21|data_out[4]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux27~3_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux27~6_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux27~7_combout\ : std_logic;
SIGNAL \reg_blk|register_18|data_out[4]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_22|data_out[4]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux27~4_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux27~5_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux27~8_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux27~11_combout\ : std_logic;
SIGNAL \reg_blk|register_5|data_out[4]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_7|data_out[4]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_6|data_out[4]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux27~12_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux27~13_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux27~14_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux27~15_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux27~16_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux27~19_combout\ : std_logic;
SIGNAL \alu|addsub_unit|addder|bit_4|or_1|output~0_combout\ : std_logic;
SIGNAL \alu|addsub_unit|addder|bit_5|or_1|output~0_combout\ : std_logic;
SIGNAL \alu|addsub_unit|addder|bit_6|or_1|output~0_combout\ : std_logic;
SIGNAL \alu|addsub_unit|addder|bit_7|or_1|output~0_combout\ : std_logic;
SIGNAL \alu|addsub_unit|addder|bit_8|or_1|output~0_combout\ : std_logic;
SIGNAL \alu|addsub_unit|addder|bit_9|or_1|output~0_combout\ : std_logic;
SIGNAL \alu|addsub_unit|addder|bit_10|or_1|output~0_combout\ : std_logic;
SIGNAL \alu_source_mux|output[11]~84_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux20~3_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux20~4_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux20~2_combout\ : std_logic;
SIGNAL \regblk_data_in_mux|output[11]~11_combout\ : std_logic;
SIGNAL \reg_blk|register_13|data_out[11]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux20~17_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux20~18_combout\ : std_logic;
SIGNAL \reg_blk|register_11|data_out[11]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux20~0_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux20~1_combout\ : std_logic;
SIGNAL \reg_blk|register_5|data_out[11]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux20~12_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux20~13_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux20~14_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux20~15_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux20~2_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux20~3_combout\ : std_logic;
SIGNAL \reg_blk|register_18|data_out[11]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux20~4_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux20~5_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux20~6_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux20~7_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux20~8_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux20~9_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux20~10_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux20~11_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux20~16_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux20~19_combout\ : std_logic;
SIGNAL \regblk_data_in_mux|output[10]~10_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux21~17_combout\ : std_logic;
SIGNAL \reg_blk|register_13|data_out[10]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux21~18_combout\ : std_logic;
SIGNAL \reg_blk|register_8|data_out[10]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux21~0_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux21~1_combout\ : std_logic;
SIGNAL \reg_blk|register_1|data_out[10]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_5|data_out[10]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux21~12_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux21~13_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux21~14_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux21~15_combout\ : std_logic;
SIGNAL \reg_blk|register_25|data_out[10]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_17|data_out[10]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux21~2_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux21~3_combout\ : std_logic;
SIGNAL \reg_blk|register_24|data_out[10]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_16|data_out[10]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux21~6_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux21~7_combout\ : std_logic;
SIGNAL \reg_blk|register_18|data_out[10]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux21~4_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux21~5_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux21~8_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux21~11_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux21~16_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux21~19_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux21~3_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux21~4_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux21~2_combout\ : std_logic;
SIGNAL \regblk_data_in_mux|output[9]~9_combout\ : std_logic;
SIGNAL \reg_blk|register_2|data_out[9]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux22~12_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux22~13_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux22~14_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux22~15_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux22~9_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux22~10_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux22~2_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux22~3_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux22~6_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux22~7_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux22~4_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux22~5_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux22~8_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux22~11_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux22~16_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux22~18_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux22~19_combout\ : std_logic;
SIGNAL \alu_source_mux|output[9]~86_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux22~3_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux22~4_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux22~2_combout\ : std_logic;
SIGNAL \regblk_data_in_mux|output[8]~8_combout\ : std_logic;
SIGNAL \reg_blk|register_31|data_out[8]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux23~10_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux23~2_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux23~3_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux23~6_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux23~7_combout\ : std_logic;
SIGNAL \reg_blk|register_30|data_out[8]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_26|data_out[8]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_18|data_out[8]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux23~4_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux23~5_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux23~8_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux23~11_combout\ : std_logic;
SIGNAL \reg_blk|register_1|data_out[8]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_4|data_out[8]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux23~12_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux23~13_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux23~14_combout\ : std_logic;
SIGNAL \reg_blk|register_2|data_out[8]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux23~15_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux23~16_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux23~18_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux23~19_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux23~3_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux23~4_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux23~2_combout\ : std_logic;
SIGNAL \regblk_data_in_mux|output[7]~7_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux24~17_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux24~18_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux24~7_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux24~8_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux24~0_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux24~1_combout\ : std_logic;
SIGNAL \reg_blk|register_25|data_out[7]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux24~2_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux24~3_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux24~4_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux24~5_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux24~6_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux24~9_combout\ : std_logic;
SIGNAL \reg_blk|register_2|data_out[7]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_6|data_out[7]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux24~12_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux24~13_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux24~14_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux24~15_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux24~11_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux24~16_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux24~19_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux24~3_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux24~4_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux24~2_combout\ : std_logic;
SIGNAL \regblk_data_in_mux|output[6]~6_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux25~17_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux25~18_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux25~12_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux25~13_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux25~14_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux25~15_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux25~16_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux25~19_combout\ : std_logic;
SIGNAL \alu_source_mux|output[6]~89_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux25~3_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux25~4_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux25~2_combout\ : std_logic;
SIGNAL \reg_blk|register_15|data_out[31]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_14|data_out[31]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux0~17_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux0~18_combout\ : std_logic;
SIGNAL \reg_blk|register_21|data_out[31]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_29|data_out[31]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux0~2_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux0~3_combout\ : std_logic;
SIGNAL \reg_blk|register_31|data_out[31]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_27|data_out[31]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_19|data_out[31]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux0~9_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux0~10_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux0~4_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux0~5_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux0~6_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux0~7_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux0~8_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux0~11_combout\ : std_logic;
SIGNAL \reg_blk|register_2|data_out[31]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_3|data_out[31]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_4|data_out[31]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux0~12_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux0~13_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux0~14_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux0~15_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux0~16_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux0~19_combout\ : std_logic;
SIGNAL \regblk_data_in_mux|output[30]~30_combout\ : std_logic;
SIGNAL \reg_blk|register_10|data_out[30]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux1~10_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux1~11_combout\ : std_logic;
SIGNAL \reg_blk|register_2|data_out[30]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux1~14_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux1~15_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux1~16_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux1~7_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux1~8_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux1~0_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux1~1_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux1~9_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux1~19_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux6~3_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux0~0_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux0~1_combout\ : std_logic;
SIGNAL \alu_source_mux|output[31]~64_combout\ : std_logic;
SIGNAL \alu_source_mux|output[30]~65_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux3~0_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux3~2_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux4~17_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux4~18_combout\ : std_logic;
SIGNAL \reg_blk|register_27|data_out[27]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_31|data_out[27]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux4~10_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux4~3_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux4~11_combout\ : std_logic;
SIGNAL \reg_blk|register_3|data_out[27]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_2|data_out[27]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux4~12_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux4~13_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux4~14_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux4~15_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux4~16_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux4~0_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux4~1_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux4~19_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux4~4_combout\ : std_logic;
SIGNAL \reg_blk|register_10|data_out[24]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux7~5_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux7~6_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux7~22_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux7~23_combout\ : std_logic;
SIGNAL \reg_blk|register_6|data_out[24]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux7~17_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux7~18_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux7~19_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux7~20_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux7~9_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux7~10_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux7~11_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux7~12_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux7~13_combout\ : std_logic;
SIGNAL \reg_blk|register_23|data_out[24]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux7~14_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux7~15_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux7~16_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux7~21_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux7~24_combout\ : std_logic;
SIGNAL \alu_source_mux|output[24]~71_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux7~3_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux8~6_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux8~22_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux8~23_combout\ : std_logic;
SIGNAL \reg_blk|register_6|data_out[23]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux8~17_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux8~18_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux8~19_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux8~20_combout\ : std_logic;
SIGNAL \reg_blk|register_31|data_out[23]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_23|data_out[23]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux8~14_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux8~15_combout\ : std_logic;
SIGNAL \reg_blk|register_24|data_out[23]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux8~11_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux8~12_combout\ : std_logic;
SIGNAL \reg_blk|register_22|data_out[23]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux8~9_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux8~10_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux8~13_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux8~7_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux8~8_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux8~16_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux8~21_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux8~24_combout\ : std_logic;
SIGNAL \alu_source_mux|output[23]~72_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux8~3_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux9~17_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux9~18_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux9~10_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux9~11_combout\ : std_logic;
SIGNAL \reg_blk|register_6|data_out[22]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux9~12_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux9~13_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux9~14_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux9~15_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux9~16_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux9~19_combout\ : std_logic;
SIGNAL \alu_source_mux|output[22]~73_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux9~3_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux10~3_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux11~0_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux11~1_combout\ : std_logic;
SIGNAL \reg_blk|register_31|data_out[20]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_27|data_out[20]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_19|data_out[20]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_23|data_out[20]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux11~7_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux11~8_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux11~4_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux11~5_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux11~2_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux11~3_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux11~6_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux11~9_combout\ : std_logic;
SIGNAL \reg_blk|register_11|data_out[20]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_10|data_out[20]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux11~10_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux11~11_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux11~12_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux11~13_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux11~14_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux11~15_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux11~16_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux11~19_combout\ : std_logic;
SIGNAL \regblk_data_in_mux|output[20]~20_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux11~17_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux11~18_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux11~9_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux11~10_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux11~2_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux11~3_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux11~6_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux11~7_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux11~4_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux11~5_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux11~8_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux11~11_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux11~12_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux11~13_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux11~14_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux11~15_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux11~16_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux11~19_combout\ : std_logic;
SIGNAL \reg_blk|register_13|data_out[18]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux13~17_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux13~18_combout\ : std_logic;
SIGNAL \reg_blk|register_30|data_out[18]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux13~0_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux13~1_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux13~7_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux13~8_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux13~2_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux13~3_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux13~6_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux13~9_combout\ : std_logic;
SIGNAL \reg_blk|register_4|data_out[18]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux13~12_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux13~13_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux13~14_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux13~15_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux13~16_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux13~19_combout\ : std_logic;
SIGNAL \reg_blk|register_8|data_out[19]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux12~0_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux12~1_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux12~15_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux12~2_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux12~3_combout\ : std_logic;
SIGNAL \reg_blk|register_19|data_out[19]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux12~9_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux12~10_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux12~4_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux12~5_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux12~6_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux12~7_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux12~8_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux12~11_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux12~16_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux12~19_combout\ : std_logic;
SIGNAL \regblk_data_in_mux|output[18]~18_combout\ : std_logic;
SIGNAL \reg_blk|register_11|data_out[18]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux13~0_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux13~1_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux13~17_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux13~18_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux13~12_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux13~13_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux13~14_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux13~15_combout\ : std_logic;
SIGNAL \reg_blk|register_26|data_out[18]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux13~4_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux13~5_combout\ : std_logic;
SIGNAL \reg_blk|register_20|data_out[18]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux13~6_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux13~7_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux13~8_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux13~2_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux13~3_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux13~11_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux13~16_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux13~19_combout\ : std_logic;
SIGNAL \alu_source_mux|output[18]~77_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux15~0_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux15~1_combout\ : std_logic;
SIGNAL \reg_blk|register_2|data_out[16]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_1|data_out[16]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_7|data_out[16]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux15~12_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux15~13_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux15~14_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux15~15_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux15~9_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux15~10_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux15~6_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux15~7_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux15~8_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux15~11_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux15~16_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux15~19_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux15~2_combout\ : std_logic;
SIGNAL \regblk_data_in_mux|output[16]~16_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux15~0_combout\ : std_logic;
SIGNAL \reg_blk|register_30|data_out[16]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux15~1_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux15~4_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux15~5_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux15~2_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux15~3_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux15~6_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux15~7_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux15~8_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux15~9_combout\ : std_logic;
SIGNAL \reg_blk|register_13|data_out[16]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux15~17_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux15~18_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux15~12_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux15~13_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux15~14_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux15~15_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux15~16_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux15~19_combout\ : std_logic;
SIGNAL \alu_source_mux|output[16]~79_combout\ : std_logic;
SIGNAL \alu_source_mux|output[14]~81_combout\ : std_logic;
SIGNAL \alu_source_mux|output[12]~83_combout\ : std_logic;
SIGNAL \reg_blk|register_9|data_out[12]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux19~0_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux19~1_combout\ : std_logic;
SIGNAL \reg_blk|register_13|data_out[12]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_12|data_out[12]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux19~17_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux19~18_combout\ : std_logic;
SIGNAL \reg_blk|register_3|data_out[12]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_4|data_out[12]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux19~12_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux19~13_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux19~14_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux19~15_combout\ : std_logic;
SIGNAL \reg_blk|register_27|data_out[12]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_23|data_out[12]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux19~9_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux19~10_combout\ : std_logic;
SIGNAL \reg_blk|register_28|data_out[12]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux19~6_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux19~7_combout\ : std_logic;
SIGNAL \reg_blk|register_22|data_out[12]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux19~4_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux19~5_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux19~8_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux19~11_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux19~16_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux19~19_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux19~3_combout\ : std_logic;
SIGNAL \alu|addsub_unit|addder|bit_11|or_1|output~0_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux19~4_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux19~2_combout\ : std_logic;
SIGNAL \regblk_data_in_mux|output[12]~12_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux19~17_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux19~18_combout\ : std_logic;
SIGNAL \reg_blk|register_8|data_out[12]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux19~10_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux19~11_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux19~12_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux19~13_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux19~14_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux19~15_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux19~16_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux19~19_combout\ : std_logic;
SIGNAL \regblk_data_in_mux|output[13]~13_combout\ : std_logic;
SIGNAL \reg_blk|register_15|data_out[13]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux18~17_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux18~18_combout\ : std_logic;
SIGNAL \reg_blk|register_11|data_out[13]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_9|data_out[13]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux18~0_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux18~1_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux18~2_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux18~3_combout\ : std_logic;
SIGNAL \reg_blk|register_31|data_out[13]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_23|data_out[13]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux18~9_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux18~10_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux18~11_combout\ : std_logic;
SIGNAL \reg_blk|register_3|data_out[13]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux18~14_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux18~15_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux18~16_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux18~19_combout\ : std_logic;
SIGNAL \alu_source_mux|output[13]~82_combout\ : std_logic;
SIGNAL \reg_blk|register_28|data_out[13]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_20|data_out[13]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux18~4_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux18~5_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux18~2_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux18~3_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux18~6_combout\ : std_logic;
SIGNAL \reg_blk|register_30|data_out[13]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux18~0_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux18~1_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux18~9_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux18~18_combout\ : std_logic;
SIGNAL \reg_blk|register_10|data_out[13]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux18~10_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux18~11_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux18~12_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux18~13_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux18~14_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux18~15_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux18~16_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux18~19_combout\ : std_logic;
SIGNAL \alu|addsub_unit|addder|bit_12|or_1|output~0_combout\ : std_logic;
SIGNAL \alu|addsub_unit|addder|bit_13|or_1|output~0_combout\ : std_logic;
SIGNAL \reg_blk|register_13|data_out[14]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux17~17_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux17~18_combout\ : std_logic;
SIGNAL \reg_blk|register_3|data_out[14]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_5|data_out[14]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux17~12_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux17~13_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux17~14_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux17~15_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux17~6_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux17~7_combout\ : std_logic;
SIGNAL \reg_blk|register_30|data_out[14]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_18|data_out[14]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux17~4_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux17~5_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux17~8_combout\ : std_logic;
SIGNAL \reg_blk|register_19|data_out[14]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux17~9_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux17~10_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux17~2_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux17~3_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux17~11_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux17~16_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux17~19_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux17~3_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux17~4_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux17~2_combout\ : std_logic;
SIGNAL \reg_blk|register_15|data_out[15]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_13|data_out[15]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux16~17_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux16~18_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux16~14_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux16~15_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux16~2_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux16~3_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux16~4_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux16~5_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux16~7_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux16~8_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux16~11_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux16~16_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux16~19_combout\ : std_logic;
SIGNAL \regblk_data_in_mux|output[14]~14_combout\ : std_logic;
SIGNAL \reg_blk|register_15|data_out[14]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux17~18_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux17~11_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux17~14_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux17~15_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux17~16_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux17~4_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux17~5_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux17~6_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux17~7_combout\ : std_logic;
SIGNAL \reg_blk|register_27|data_out[14]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux17~8_combout\ : std_logic;
SIGNAL \reg_blk|register_26|data_out[14]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux17~0_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux17~1_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux17~9_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux17~19_combout\ : std_logic;
SIGNAL \regblk_data_in_mux|output[15]~15_combout\ : std_logic;
SIGNAL \reg_blk|register_14|data_out[15]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_12|data_out[15]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux16~17_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux16~18_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux16~10_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux16~11_combout\ : std_logic;
SIGNAL \reg_blk|register_6|data_out[15]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux16~12_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux16~13_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux16~14_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux16~15_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux16~16_combout\ : std_logic;
SIGNAL \reg_blk|register_31|data_out[15]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_19|data_out[15]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux16~7_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux16~8_combout\ : std_logic;
SIGNAL \reg_blk|register_26|data_out[15]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux16~0_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux16~1_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux16~2_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux16~3_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux16~6_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux16~9_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux16~19_combout\ : std_logic;
SIGNAL \alu_source_mux|output[15]~80_combout\ : std_logic;
SIGNAL \alu|addsub_unit|addder|bit_14|or_1|output~0_combout\ : std_logic;
SIGNAL \alu|addsub_unit|addder|bit_15|or_1|output~0_combout\ : std_logic;
SIGNAL \alu|addsub_unit|addder|bit_16|or_1|output~0_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux14~3_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux14~4_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux14~2_combout\ : std_logic;
SIGNAL \regblk_data_in_mux|output[17]~17_combout\ : std_logic;
SIGNAL \reg_blk|register_13|data_out[17]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux14~17_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux14~18_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux14~12_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux14~13_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux14~14_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux14~15_combout\ : std_logic;
SIGNAL \reg_blk|register_23|data_out[17]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux14~9_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux14~10_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux14~6_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux14~7_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux14~4_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux14~5_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux14~8_combout\ : std_logic;
SIGNAL \reg_blk|register_29|data_out[17]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux14~2_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux14~3_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux14~11_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux14~16_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux14~19_combout\ : std_logic;
SIGNAL \alu_source_mux|output[17]~78_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux14~17_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux14~18_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux14~12_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux14~13_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux14~14_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux14~15_combout\ : std_logic;
SIGNAL \reg_blk|register_11|data_out[17]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux14~11_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux14~16_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux14~0_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux14~1_combout\ : std_logic;
SIGNAL \reg_blk|register_31|data_out[17]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux14~7_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux14~8_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux14~4_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux14~5_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux14~2_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux14~3_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux14~6_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux14~9_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux14~19_combout\ : std_logic;
SIGNAL \alu|addsub_unit|addder|bit_17|or_1|output~0_combout\ : std_logic;
SIGNAL \alu|addsub_unit|addder|bit_18|or_1|output~0_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux12~4_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux12~2_combout\ : std_logic;
SIGNAL \regblk_data_in_mux|output[19]~19_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux12~2_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux12~3_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux12~4_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux12~5_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux12~6_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux12~0_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux12~1_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux12~9_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux12~12_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux12~13_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux12~14_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux12~15_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux12~16_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux12~19_combout\ : std_logic;
SIGNAL \alu|addsub_unit|addder|bit_19|or_1|output~0_combout\ : std_logic;
SIGNAL \alu|addsub_unit|addder|bit_20|or_1|output~0_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux10~4_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux10~2_combout\ : std_logic;
SIGNAL \regblk_data_in_mux|output[21]~21_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux10~17_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux10~18_combout\ : std_logic;
SIGNAL \reg_blk|register_27|data_out[21]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_31|data_out[21]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux10~10_combout\ : std_logic;
SIGNAL \reg_blk|register_25|data_out[21]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux10~2_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux10~3_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux10~6_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux10~7_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux10~4_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux10~5_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux10~8_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux10~11_combout\ : std_logic;
SIGNAL \reg_blk|register_2|data_out[21]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_6|data_out[21]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux10~12_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux10~13_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux10~14_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux10~15_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux10~16_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux10~19_combout\ : std_logic;
SIGNAL \alu_source_mux|output[21]~74_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux10~4_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux10~5_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux10~2_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux10~3_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux10~6_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux10~0_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux10~1_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux10~9_combout\ : std_logic;
SIGNAL \reg_blk|register_15|data_out[21]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux10~17_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux10~18_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux10~12_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux10~13_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux10~14_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux10~15_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux10~16_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux10~19_combout\ : std_logic;
SIGNAL \alu|addsub_unit|addder|bit_21|or_1|output~0_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux9~4_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux9~2_combout\ : std_logic;
SIGNAL \regblk_data_in_mux|output[22]~22_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux9~17_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux9~18_combout\ : std_logic;
SIGNAL \reg_blk|register_29|data_out[22]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux9~2_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux9~3_combout\ : std_logic;
SIGNAL \reg_blk|register_19|data_out[22]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux9~9_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux9~10_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux9~6_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux9~7_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux9~4_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux9~5_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux9~8_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux9~11_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux9~12_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux9~13_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux9~14_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux9~15_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux9~16_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux9~19_combout\ : std_logic;
SIGNAL \alu|addsub_unit|addder|bit_22|or_1|output~0_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux8~4_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux8~2_combout\ : std_logic;
SIGNAL \regblk_data_in_mux|output[23]~23_combout\ : std_logic;
SIGNAL \reg_blk|register_15|data_out[23]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux8~18_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux8~7_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux8~8_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux8~0_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux8~1_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux8~4_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux8~5_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux8~2_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux8~3_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux8~6_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux8~9_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux8~10_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux8~11_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux8~12_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux8~13_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux8~14_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux8~15_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux8~16_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux8~19_combout\ : std_logic;
SIGNAL \alu|addsub_unit|addder|bit_23|or_1|output~0_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux7~4_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux7~2_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux6~0_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux6~1_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux6~12_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux6~13_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux6~14_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux6~15_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux6~16_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux6~19_combout\ : std_logic;
SIGNAL \regblk_data_in_mux|output[24]~24_combout\ : std_logic;
SIGNAL \reg_blk|register_26|data_out[24]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux7~0_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux7~1_combout\ : std_logic;
SIGNAL \reg_blk|register_31|data_out[24]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux7~7_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux7~8_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux7~4_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux7~5_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux7~2_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux7~3_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux7~6_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux7~9_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux7~10_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux7~11_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux7~12_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux7~13_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux7~14_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux7~15_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux7~16_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux7~19_combout\ : std_logic;
SIGNAL \regblk_data_in_mux|output[25]~25_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux6~17_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux6~18_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux6~12_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux6~13_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux6~14_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux6~15_combout\ : std_logic;
SIGNAL \reg_blk|register_29|data_out[25]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux6~2_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux6~3_combout\ : std_logic;
SIGNAL \reg_blk|register_31|data_out[25]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux6~9_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux6~10_combout\ : std_logic;
SIGNAL \reg_blk|register_18|data_out[25]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux6~4_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux6~5_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux6~6_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux6~7_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux6~8_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux6~11_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux6~16_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux6~1_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux6~19_combout\ : std_logic;
SIGNAL \alu|addsub_unit|addder|bit_24|or_1|output~0_combout\ : std_logic;
SIGNAL \alu|addsub_unit|addder|bit_25|or_1|output~0_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux5~4_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux5~2_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux5~17_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux5~18_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux5~7_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux5~8_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux5~0_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux5~1_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux5~4_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux5~5_combout\ : std_logic;
SIGNAL \reg_blk|register_29|data_out[26]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_21|data_out[26]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux5~2_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux5~3_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux5~6_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux5~9_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux5~10_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux5~11_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux5~12_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux5~13_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux5~14_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux5~15_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux5~16_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux5~19_combout\ : std_logic;
SIGNAL \regblk_data_in_mux|output[26]~26_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux5~8_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux5~0_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux5~1_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux5~2_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux5~3_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux5~4_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux5~5_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux5~6_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux5~9_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux5~10_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux5~11_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux5~13_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux5~14_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux5~15_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux5~16_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux5~19_combout\ : std_logic;
SIGNAL \alu|addsub_unit|addder|bit_26|or_1|output~0_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux4~5_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux4~3_combout\ : std_logic;
SIGNAL \regblk_data_in_mux|output[27]~27_combout\ : std_logic;
SIGNAL \reg_blk|register_11|data_out[27]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux4~1_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux4~9_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux4~10_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux4~4_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux4~5_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux4~6_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux4~7_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux4~8_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux4~2_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux4~3_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux4~11_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux4~12_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux4~13_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux4~14_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux4~15_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux4~16_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux4~19_combout\ : std_logic;
SIGNAL \alu_source_mux|output[27]~68_combout\ : std_logic;
SIGNAL \alu|addsub_unit|addder|bit_27|or_1|output~0_combout\ : std_logic;
SIGNAL \alu|addsub_unit|addder|bit_28|xor_2|output~combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux3~3_combout\ : std_logic;
SIGNAL \reg_blk|register_14|data_out[28]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_15|data_out[28]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux3~17_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux3~18_combout\ : std_logic;
SIGNAL \reg_blk|register_9|data_out[28]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_8|data_out[28]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux3~10_combout\ : std_logic;
SIGNAL \reg_blk|register_11|data_out[28]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux3~11_combout\ : std_logic;
SIGNAL \reg_blk|register_2|data_out[28]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_1|data_out[28]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_7|data_out[28]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux3~12_combout\ : std_logic;
SIGNAL \reg_blk|register_6|data_out[28]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux3~13_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux3~14_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux3~15_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux3~16_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux3~19_combout\ : std_logic;
SIGNAL \reg_blk|register_11|data_out[29]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux2~0_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux2~1_combout\ : std_logic;
SIGNAL \reg_blk|register_2|data_out[29]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux2~12_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux2~13_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux2~14_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux2~15_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux2~4_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux2~5_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux2~6_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux2~7_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux2~8_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux2~9_combout\ : std_logic;
SIGNAL \reg_blk|register_27|data_out[29]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux2~10_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux2~11_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux2~16_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux2~19_combout\ : std_logic;
SIGNAL \regblk_data_in_mux|output[28]~28_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux3~7_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux3~8_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux3~2_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux3~3_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux3~6_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux3~9_combout\ : std_logic;
SIGNAL \reg_blk|register_3|data_out[28]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux3~12_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux3~13_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux3~14_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux3~15_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux3~16_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux3~19_combout\ : std_logic;
SIGNAL \alu|addsub_unit|addder|bit_28|or_1|output~0_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux2~3_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux2~6_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux2~4_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux2~5_combout\ : std_logic;
SIGNAL \regblk_data_in_mux|output[29]~29_combout\ : std_logic;
SIGNAL \reg_blk|register_3|data_out[29]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux2~12_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux2~13_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux2~14_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux2~15_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux2~4_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux2~5_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux2~8_combout\ : std_logic;
SIGNAL \reg_blk|register_31|data_out[29]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux2~9_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux2~10_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux2~11_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux2~16_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux2~17_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux2~18_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux2~0_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux2~1_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux2~19_combout\ : std_logic;
SIGNAL \alu|addsub_unit|addder|bit_29|or_1|output~0_combout\ : std_logic;
SIGNAL \alu|addsub_unit|addder|bit_30|or_1|output~0_combout\ : std_logic;
SIGNAL \alu|addsub_unit|addder|bit_31|xor_2|output~combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux0~2_combout\ : std_logic;
SIGNAL \regblk_data_in_mux|output[31]~31_combout\ : std_logic;
SIGNAL \reg_blk|register_7|data_out[31]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux0~12_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux0~13_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux0~14_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux0~15_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux0~2_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux0~3_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux0~9_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux0~10_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux0~11_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux0~16_combout\ : std_logic;
SIGNAL \reg_blk|register_9|data_out[31]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux0~0_combout\ : std_logic;
SIGNAL \reg_blk|register_10|data_out[31]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux0~1_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux0~19_combout\ : std_logic;
SIGNAL \reg_blk|register_13|data_out[30]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux1~17_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux1~18_combout\ : std_logic;
SIGNAL \reg_blk|register_3|data_out[30]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux1~12_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux1~13_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux1~14_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux1~15_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux1~16_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux1~8_combout\ : std_logic;
SIGNAL \reg_blk|register_21|data_out[30]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux1~2_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux1~3_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux1~6_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux1~9_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux1~19_combout\ : std_logic;
SIGNAL \alu_source_mux|output[29]~66_combout\ : std_logic;
SIGNAL \alu_source_mux|output[26]~69_combout\ : std_logic;
SIGNAL \alu_source_mux|output[25]~70_combout\ : std_logic;
SIGNAL \alu_source_mux|output[19]~76_combout\ : std_logic;
SIGNAL \alu|slt_unit|LessThan0~1_cout\ : std_logic;
SIGNAL \alu|slt_unit|LessThan0~3_cout\ : std_logic;
SIGNAL \alu|slt_unit|LessThan0~5_cout\ : std_logic;
SIGNAL \alu|slt_unit|LessThan0~7_cout\ : std_logic;
SIGNAL \alu|slt_unit|LessThan0~9_cout\ : std_logic;
SIGNAL \alu|slt_unit|LessThan0~11_cout\ : std_logic;
SIGNAL \alu|slt_unit|LessThan0~13_cout\ : std_logic;
SIGNAL \alu|slt_unit|LessThan0~15_cout\ : std_logic;
SIGNAL \alu|slt_unit|LessThan0~17_cout\ : std_logic;
SIGNAL \alu|slt_unit|LessThan0~19_cout\ : std_logic;
SIGNAL \alu|slt_unit|LessThan0~21_cout\ : std_logic;
SIGNAL \alu|slt_unit|LessThan0~23_cout\ : std_logic;
SIGNAL \alu|slt_unit|LessThan0~25_cout\ : std_logic;
SIGNAL \alu|slt_unit|LessThan0~27_cout\ : std_logic;
SIGNAL \alu|slt_unit|LessThan0~29_cout\ : std_logic;
SIGNAL \alu|slt_unit|LessThan0~31_cout\ : std_logic;
SIGNAL \alu|slt_unit|LessThan0~33_cout\ : std_logic;
SIGNAL \alu|slt_unit|LessThan0~35_cout\ : std_logic;
SIGNAL \alu|slt_unit|LessThan0~37_cout\ : std_logic;
SIGNAL \alu|slt_unit|LessThan0~39_cout\ : std_logic;
SIGNAL \alu|slt_unit|LessThan0~41_cout\ : std_logic;
SIGNAL \alu|slt_unit|LessThan0~43_cout\ : std_logic;
SIGNAL \alu|slt_unit|LessThan0~45_cout\ : std_logic;
SIGNAL \alu|slt_unit|LessThan0~47_cout\ : std_logic;
SIGNAL \alu|slt_unit|LessThan0~49_cout\ : std_logic;
SIGNAL \alu|slt_unit|LessThan0~51_cout\ : std_logic;
SIGNAL \alu|slt_unit|LessThan0~53_cout\ : std_logic;
SIGNAL \alu|slt_unit|LessThan0~55_cout\ : std_logic;
SIGNAL \alu|slt_unit|LessThan0~57_cout\ : std_logic;
SIGNAL \alu|slt_unit|LessThan0~59_cout\ : std_logic;
SIGNAL \alu|slt_unit|LessThan0~61_cout\ : std_logic;
SIGNAL \alu|slt_unit|LessThan0~62_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux31~2_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux31~3_combout\ : std_logic;
SIGNAL \regblk_data_in_mux|output[0]~0_combout\ : std_logic;
SIGNAL \reg_blk|register_31|data_out[0]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux31~11_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux31~12_combout\ : std_logic;
SIGNAL \reg_blk|register_22|data_out[0]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux31~4_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux31~5_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux31~6_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux31~7_combout\ : std_logic;
SIGNAL \reg_blk|register_20|data_out[0]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux31~8_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux31~9_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux31~10_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux31~13_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux31~19_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux31~20_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux31~26_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux31~14_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux31~21_combout\ : std_logic;
SIGNAL \reg_blk|register_6|data_out[0]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux31~15_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux31~16_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux31~17_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux31~18_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux31~22_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux31~25_combout\ : std_logic;
SIGNAL \regblk_data_in_mux|output[1]~1_combout\ : std_logic;
SIGNAL \reg_blk|register_2|data_out[1]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|register_3|data_out[1]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux30~12_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux30~13_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux30~14_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux30~15_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux30~2_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux30~3_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux30~9_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux30~10_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux30~6_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux30~7_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux30~4_combout\ : std_logic;
SIGNAL \reg_blk|register_30|data_out[1]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux30~5_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux30~8_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux30~11_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux30~16_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux30~1_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux30~19_combout\ : std_logic;
SIGNAL \alu|addsub_unit|addder|bit_0|and_2|output~combout\ : std_logic;
SIGNAL \alu|addsub_unit|addder|bit_1|or_1|output~0_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux29~3_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux29~4_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux29~2_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux29~17_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux29~18_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux29~19_combout\ : std_logic;
SIGNAL \regblk_data_in_mux|output[2]~2_combout\ : std_logic;
SIGNAL \reg_blk|register_14|data_out[2]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux29~17_combout\ : std_logic;
SIGNAL \reg_blk|register_15|data_out[2]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux29~18_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux29~0_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux29~1_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux29~12_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux29~13_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux29~14_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux29~15_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux29~4_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux29~5_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux29~6_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux29~7_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux29~8_combout\ : std_logic;
SIGNAL \reg_blk|register_25|data_out[2]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux29~2_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux29~3_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux29~10_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux29~11_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux29~16_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux29~19_combout\ : std_logic;
SIGNAL \alu|addsub_unit|addder|bit_2|or_1|output~0_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux28~3_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux28~4_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux28~2_combout\ : std_logic;
SIGNAL \regblk_data_in_mux|output[3]~3_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux28~12_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux28~13_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux28~14_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux28~15_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux28~16_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux28~7_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux28~8_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux28~0_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux28~1_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux28~3_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux28~5_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux28~6_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux28~9_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux28~19_combout\ : std_logic;
SIGNAL \alu|addsub_unit|addder|bit_3|or_1|output~0_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux27~4_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux27~2_combout\ : std_logic;
SIGNAL \regblk_data_in_mux|output[4]~4_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux27~17_combout\ : std_logic;
SIGNAL \reg_blk|register_14|data_out[4]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux27~18_combout\ : std_logic;
SIGNAL \reg_blk|register_25|data_out[4]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux27~2_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux27~3_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux27~4_combout\ : std_logic;
SIGNAL \reg_blk|register_28|data_out[4]~feeder_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux27~5_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux27~6_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux27~7_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux27~8_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux27~1_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux27~9_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux27~12_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux27~13_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux27~14_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux27~15_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux27~11_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux27~16_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_2|Mux27~19_combout\ : std_logic;
SIGNAL \regblk_data_in_mux|output[5]~5_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux26~10_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux26~11_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux26~12_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux26~13_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux26~14_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux26~15_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux26~16_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux26~1_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux26~7_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux26~8_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux26~2_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux26~3_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux26~4_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux26~5_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux26~6_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux26~9_combout\ : std_logic;
SIGNAL \reg_blk|read_mux_1|Mux26~19_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux26~4_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux26~2_combout\ : std_logic;
SIGNAL \alu|Equal0~10_combout\ : std_logic;
SIGNAL \alu|Equal0~11_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux16~3_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux16~4_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux16~2_combout\ : std_logic;
SIGNAL \alu|Equal0~6_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux11~4_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux11~2_combout\ : std_logic;
SIGNAL \alu|Equal0~5_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux13~3_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux13~4_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux13~2_combout\ : std_logic;
SIGNAL \alu|Equal0~7_combout\ : std_logic;
SIGNAL \alu|Equal0~8_combout\ : std_logic;
SIGNAL \alu|Equal0~12_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux1~6_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux1~2_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux1~4_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux1~5_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux6~6_combout\ : std_logic;
SIGNAL \alu|func_mux_unit|Mux6~4_combout\ : std_logic;
SIGNAL \alu|Equal0~0_combout\ : std_logic;
SIGNAL \alu|Equal0~1_combout\ : std_logic;
SIGNAL \alu|Equal0~2_combout\ : std_logic;
SIGNAL \alu|Equal0~3_combout\ : std_logic;
SIGNAL \alu|Equal0~4_combout\ : std_logic;
SIGNAL \controller|ctrl_pc_source~0_combout\ : std_logic;
SIGNAL \pc_register|data_out[1]~0_combout\ : std_logic;
SIGNAL \pc_rst_mux|output[0]~0_combout\ : std_logic;
SIGNAL \pc_rst_mux|output[0]~1_combout\ : std_logic;
SIGNAL \pc_rst_mux|output[0]~2_combout\ : std_logic;
SIGNAL \reg_blk|register_1|data_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \reg_blk|register_2|data_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \reg_blk|register_3|data_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \reg_blk|register_4|data_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \reg_blk|register_5|data_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \reg_blk|register_6|data_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \reg_blk|register_7|data_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \reg_blk|register_8|data_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \reg_blk|register_9|data_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \reg_blk|register_10|data_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \reg_blk|register_11|data_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \reg_blk|register_12|data_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \reg_blk|register_13|data_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \reg_blk|register_14|data_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \reg_blk|register_15|data_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \reg_blk|register_16|data_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \reg_blk|register_17|data_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \reg_blk|register_18|data_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \reg_blk|register_19|data_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \reg_blk|register_20|data_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \reg_blk|register_21|data_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \reg_blk|register_22|data_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \reg_blk|register_23|data_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \reg_blk|register_24|data_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \reg_blk|register_25|data_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \reg_blk|register_26|data_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \reg_blk|register_27|data_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \reg_blk|register_28|data_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \reg_blk|register_29|data_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \reg_blk|register_30|data_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \reg_blk|register_31|data_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \pc_register|data_out\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \alu|addsub_unit|sub_inv|output\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \data_cache|block_1|altsyncram_component|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);

BEGIN

program_counter <= ww_program_counter;
ins_cache_output <= ww_ins_cache_output;
data_cache_input <= ww_data_cache_input;
data_cache_output <= ww_data_cache_output;
ww_rst <= rst;
ww_clk1 <= clk1;
ww_clk2 <= clk2;
ww_clk3 <= clk3;
ww_clk4 <= clk4;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\pc_register|data_out\(9) & \pc_register|data_out\(8) & \pc_register|data_out\(7) & \pc_register|data_out\(6) & \pc_register|data_out\(5) & 
\pc_register|data_out\(4) & \pc_register|data_out\(3) & \pc_register|data_out\(2) & \pc_register|data_out\(1) & \pc_register|data_out\(0));

\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(0) <= \instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(1) <= \instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(2) <= \instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(3) <= \instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);

\instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\pc_register|data_out\(9) & \pc_register|data_out\(8) & \pc_register|data_out\(7) & \pc_register|data_out\(6) & \pc_register|data_out\(5) & 
\pc_register|data_out\(4) & \pc_register|data_out\(3) & \pc_register|data_out\(2) & \pc_register|data_out\(1) & \pc_register|data_out\(0));

\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(4) <= \instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);
\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(5) <= \instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(1);
\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(6) <= \instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(2);
\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(7) <= \instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(3);

\instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\pc_register|data_out\(9) & \pc_register|data_out\(8) & \pc_register|data_out\(7) & \pc_register|data_out\(6) & \pc_register|data_out\(5) & 
\pc_register|data_out\(4) & \pc_register|data_out\(3) & \pc_register|data_out\(2) & \pc_register|data_out\(1) & \pc_register|data_out\(0));

\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(8) <= \instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);
\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(9) <= \instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(1);
\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(10) <= \instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(2);
\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(11) <= \instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(3);

\instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\pc_register|data_out\(9) & \pc_register|data_out\(8) & \pc_register|data_out\(7) & \pc_register|data_out\(6) & \pc_register|data_out\(5) & 
\pc_register|data_out\(4) & \pc_register|data_out\(3) & \pc_register|data_out\(2) & \pc_register|data_out\(1) & \pc_register|data_out\(0));

\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(12) <= \instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);
\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(13) <= \instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(1);
\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(14) <= \instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(2);
\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(15) <= \instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(3);

\instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\pc_register|data_out\(9) & \pc_register|data_out\(8) & \pc_register|data_out\(7) & \pc_register|data_out\(6) & \pc_register|data_out\(5) & 
\pc_register|data_out\(4) & \pc_register|data_out\(3) & \pc_register|data_out\(2) & \pc_register|data_out\(1) & \pc_register|data_out\(0));

\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) <= \instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);
\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) <= \instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(1);
\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) <= \instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(2);
\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) <= \instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(3);

\instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\pc_register|data_out\(9) & \pc_register|data_out\(8) & \pc_register|data_out\(7) & \pc_register|data_out\(6) & \pc_register|data_out\(5) & 
\pc_register|data_out\(4) & \pc_register|data_out\(3) & \pc_register|data_out\(2) & \pc_register|data_out\(1) & \pc_register|data_out\(0));

\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(20) <= \instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(0);
\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) <= \instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(1);
\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) <= \instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(2);
\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) <= \instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(3);

\instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\pc_register|data_out\(9) & \pc_register|data_out\(8) & \pc_register|data_out\(7) & \pc_register|data_out\(6) & \pc_register|data_out\(5) & 
\pc_register|data_out\(4) & \pc_register|data_out\(3) & \pc_register|data_out\(2) & \pc_register|data_out\(1) & \pc_register|data_out\(0));

\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) <= \instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);
\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(25) <= \instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(1);
\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(26) <= \instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(2);
\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(27) <= \instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(3);

\instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\ <= (\~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\pc_register|data_out\(9) & \pc_register|data_out\(8) & \pc_register|data_out\(7) & \pc_register|data_out\(6) & \pc_register|data_out\(5) & 
\pc_register|data_out\(4) & \pc_register|data_out\(3) & \pc_register|data_out\(2) & \pc_register|data_out\(1) & \pc_register|data_out\(0));

\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(28) <= \instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(0);
\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(29) <= \instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(1);
\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(30) <= \instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(2);
\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31) <= \instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(3);

\data_cache|block_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\reg_blk|read_mux_2|Mux30~19_combout\ & \reg_blk|read_mux_2|Mux31~25_combout\);

\data_cache|block_1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\alu|func_mux_unit|Mux21~2_combout\ & \alu|func_mux_unit|Mux22~2_combout\ & \alu|func_mux_unit|Mux23~2_combout\ & \alu|func_mux_unit|Mux24~2_combout\ & 
\alu|func_mux_unit|Mux25~2_combout\ & \alu|func_mux_unit|Mux26~2_combout\ & \alu|func_mux_unit|Mux27~2_combout\ & \alu|func_mux_unit|Mux28~2_combout\ & \alu|func_mux_unit|Mux29~2_combout\ & \alu|func_mux_unit|Mux30~3_combout\ & 
\alu|func_mux_unit|Mux31~3_combout\);

\data_cache|block_1|altsyncram_component|auto_generated|q_a\(0) <= \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\data_cache|block_1|altsyncram_component|auto_generated|q_a\(1) <= \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);

\data_cache|block_1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\ <= (\reg_blk|read_mux_2|Mux28~19_combout\ & \reg_blk|read_mux_2|Mux29~19_combout\);

\data_cache|block_1|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\alu|func_mux_unit|Mux21~2_combout\ & \alu|func_mux_unit|Mux22~2_combout\ & \alu|func_mux_unit|Mux23~2_combout\ & \alu|func_mux_unit|Mux24~2_combout\ & 
\alu|func_mux_unit|Mux25~2_combout\ & \alu|func_mux_unit|Mux26~2_combout\ & \alu|func_mux_unit|Mux27~2_combout\ & \alu|func_mux_unit|Mux28~2_combout\ & \alu|func_mux_unit|Mux29~2_combout\ & \alu|func_mux_unit|Mux30~3_combout\ & 
\alu|func_mux_unit|Mux31~3_combout\);

\data_cache|block_1|altsyncram_component|auto_generated|q_a\(2) <= \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);
\data_cache|block_1|altsyncram_component|auto_generated|q_a\(3) <= \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(1);

\data_cache|block_1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\ <= (\reg_blk|read_mux_2|Mux26~19_combout\ & \reg_blk|read_mux_2|Mux27~19_combout\);

\data_cache|block_1|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\alu|func_mux_unit|Mux21~2_combout\ & \alu|func_mux_unit|Mux22~2_combout\ & \alu|func_mux_unit|Mux23~2_combout\ & \alu|func_mux_unit|Mux24~2_combout\ & 
\alu|func_mux_unit|Mux25~2_combout\ & \alu|func_mux_unit|Mux26~2_combout\ & \alu|func_mux_unit|Mux27~2_combout\ & \alu|func_mux_unit|Mux28~2_combout\ & \alu|func_mux_unit|Mux29~2_combout\ & \alu|func_mux_unit|Mux30~3_combout\ & 
\alu|func_mux_unit|Mux31~3_combout\);

\data_cache|block_1|altsyncram_component|auto_generated|q_a\(4) <= \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);
\data_cache|block_1|altsyncram_component|auto_generated|q_a\(5) <= \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(1);

\data_cache|block_1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\ <= (\reg_blk|read_mux_2|Mux24~19_combout\ & \reg_blk|read_mux_2|Mux25~19_combout\);

\data_cache|block_1|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\alu|func_mux_unit|Mux21~2_combout\ & \alu|func_mux_unit|Mux22~2_combout\ & \alu|func_mux_unit|Mux23~2_combout\ & \alu|func_mux_unit|Mux24~2_combout\ & 
\alu|func_mux_unit|Mux25~2_combout\ & \alu|func_mux_unit|Mux26~2_combout\ & \alu|func_mux_unit|Mux27~2_combout\ & \alu|func_mux_unit|Mux28~2_combout\ & \alu|func_mux_unit|Mux29~2_combout\ & \alu|func_mux_unit|Mux30~3_combout\ & 
\alu|func_mux_unit|Mux31~3_combout\);

\data_cache|block_1|altsyncram_component|auto_generated|q_a\(6) <= \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);
\data_cache|block_1|altsyncram_component|auto_generated|q_a\(7) <= \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(1);

\data_cache|block_1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\ <= (\reg_blk|read_mux_2|Mux22~19_combout\ & \reg_blk|read_mux_2|Mux23~19_combout\);

\data_cache|block_1|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\alu|func_mux_unit|Mux21~2_combout\ & \alu|func_mux_unit|Mux22~2_combout\ & \alu|func_mux_unit|Mux23~2_combout\ & \alu|func_mux_unit|Mux24~2_combout\ & 
\alu|func_mux_unit|Mux25~2_combout\ & \alu|func_mux_unit|Mux26~2_combout\ & \alu|func_mux_unit|Mux27~2_combout\ & \alu|func_mux_unit|Mux28~2_combout\ & \alu|func_mux_unit|Mux29~2_combout\ & \alu|func_mux_unit|Mux30~3_combout\ & 
\alu|func_mux_unit|Mux31~3_combout\);

\data_cache|block_1|altsyncram_component|auto_generated|q_a\(8) <= \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);
\data_cache|block_1|altsyncram_component|auto_generated|q_a\(9) <= \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(1);

\data_cache|block_1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\ <= (\reg_blk|read_mux_2|Mux20~19_combout\ & \reg_blk|read_mux_2|Mux21~19_combout\);

\data_cache|block_1|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\alu|func_mux_unit|Mux21~2_combout\ & \alu|func_mux_unit|Mux22~2_combout\ & \alu|func_mux_unit|Mux23~2_combout\ & \alu|func_mux_unit|Mux24~2_combout\ & 
\alu|func_mux_unit|Mux25~2_combout\ & \alu|func_mux_unit|Mux26~2_combout\ & \alu|func_mux_unit|Mux27~2_combout\ & \alu|func_mux_unit|Mux28~2_combout\ & \alu|func_mux_unit|Mux29~2_combout\ & \alu|func_mux_unit|Mux30~3_combout\ & 
\alu|func_mux_unit|Mux31~3_combout\);

\data_cache|block_1|altsyncram_component|auto_generated|q_a\(10) <= \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);
\data_cache|block_1|altsyncram_component|auto_generated|q_a\(11) <= \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(1);

\data_cache|block_1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\ <= (\reg_blk|read_mux_2|Mux18~19_combout\ & \reg_blk|read_mux_2|Mux19~19_combout\);

\data_cache|block_1|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\alu|func_mux_unit|Mux21~2_combout\ & \alu|func_mux_unit|Mux22~2_combout\ & \alu|func_mux_unit|Mux23~2_combout\ & \alu|func_mux_unit|Mux24~2_combout\ & 
\alu|func_mux_unit|Mux25~2_combout\ & \alu|func_mux_unit|Mux26~2_combout\ & \alu|func_mux_unit|Mux27~2_combout\ & \alu|func_mux_unit|Mux28~2_combout\ & \alu|func_mux_unit|Mux29~2_combout\ & \alu|func_mux_unit|Mux30~3_combout\ & 
\alu|func_mux_unit|Mux31~3_combout\);

\data_cache|block_1|altsyncram_component|auto_generated|q_a\(12) <= \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);
\data_cache|block_1|altsyncram_component|auto_generated|q_a\(13) <= \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(1);

\data_cache|block_1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\ <= (\reg_blk|read_mux_2|Mux16~19_combout\ & \reg_blk|read_mux_2|Mux17~19_combout\);

\data_cache|block_1|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\alu|func_mux_unit|Mux21~2_combout\ & \alu|func_mux_unit|Mux22~2_combout\ & \alu|func_mux_unit|Mux23~2_combout\ & \alu|func_mux_unit|Mux24~2_combout\ & 
\alu|func_mux_unit|Mux25~2_combout\ & \alu|func_mux_unit|Mux26~2_combout\ & \alu|func_mux_unit|Mux27~2_combout\ & \alu|func_mux_unit|Mux28~2_combout\ & \alu|func_mux_unit|Mux29~2_combout\ & \alu|func_mux_unit|Mux30~3_combout\ & 
\alu|func_mux_unit|Mux31~3_combout\);

\data_cache|block_1|altsyncram_component|auto_generated|q_a\(14) <= \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);
\data_cache|block_1|altsyncram_component|auto_generated|q_a\(15) <= \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(1);

\data_cache|block_1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\ <= (\reg_blk|read_mux_2|Mux14~19_combout\ & \reg_blk|read_mux_2|Mux15~19_combout\);

\data_cache|block_1|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\alu|func_mux_unit|Mux21~2_combout\ & \alu|func_mux_unit|Mux22~2_combout\ & \alu|func_mux_unit|Mux23~2_combout\ & \alu|func_mux_unit|Mux24~2_combout\ & 
\alu|func_mux_unit|Mux25~2_combout\ & \alu|func_mux_unit|Mux26~2_combout\ & \alu|func_mux_unit|Mux27~2_combout\ & \alu|func_mux_unit|Mux28~2_combout\ & \alu|func_mux_unit|Mux29~2_combout\ & \alu|func_mux_unit|Mux30~3_combout\ & 
\alu|func_mux_unit|Mux31~3_combout\);

\data_cache|block_1|altsyncram_component|auto_generated|q_a\(16) <= \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);
\data_cache|block_1|altsyncram_component|auto_generated|q_a\(17) <= \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(1);

\data_cache|block_1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\ <= (\reg_blk|read_mux_2|Mux12~19_combout\ & \reg_blk|read_mux_2|Mux13~19_combout\);

\data_cache|block_1|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\alu|func_mux_unit|Mux21~2_combout\ & \alu|func_mux_unit|Mux22~2_combout\ & \alu|func_mux_unit|Mux23~2_combout\ & \alu|func_mux_unit|Mux24~2_combout\ & 
\alu|func_mux_unit|Mux25~2_combout\ & \alu|func_mux_unit|Mux26~2_combout\ & \alu|func_mux_unit|Mux27~2_combout\ & \alu|func_mux_unit|Mux28~2_combout\ & \alu|func_mux_unit|Mux29~2_combout\ & \alu|func_mux_unit|Mux30~3_combout\ & 
\alu|func_mux_unit|Mux31~3_combout\);

\data_cache|block_1|altsyncram_component|auto_generated|q_a\(18) <= \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);
\data_cache|block_1|altsyncram_component|auto_generated|q_a\(19) <= \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(1);

\data_cache|block_1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\ <= (\reg_blk|read_mux_2|Mux10~19_combout\ & \reg_blk|read_mux_2|Mux11~19_combout\);

\data_cache|block_1|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\alu|func_mux_unit|Mux21~2_combout\ & \alu|func_mux_unit|Mux22~2_combout\ & \alu|func_mux_unit|Mux23~2_combout\ & \alu|func_mux_unit|Mux24~2_combout\ & 
\alu|func_mux_unit|Mux25~2_combout\ & \alu|func_mux_unit|Mux26~2_combout\ & \alu|func_mux_unit|Mux27~2_combout\ & \alu|func_mux_unit|Mux28~2_combout\ & \alu|func_mux_unit|Mux29~2_combout\ & \alu|func_mux_unit|Mux30~3_combout\ & 
\alu|func_mux_unit|Mux31~3_combout\);

\data_cache|block_1|altsyncram_component|auto_generated|q_a\(20) <= \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(0);
\data_cache|block_1|altsyncram_component|auto_generated|q_a\(21) <= \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(1);

\data_cache|block_1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\ <= (\reg_blk|read_mux_2|Mux8~24_combout\ & \reg_blk|read_mux_2|Mux9~19_combout\);

\data_cache|block_1|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\alu|func_mux_unit|Mux21~2_combout\ & \alu|func_mux_unit|Mux22~2_combout\ & \alu|func_mux_unit|Mux23~2_combout\ & \alu|func_mux_unit|Mux24~2_combout\ & 
\alu|func_mux_unit|Mux25~2_combout\ & \alu|func_mux_unit|Mux26~2_combout\ & \alu|func_mux_unit|Mux27~2_combout\ & \alu|func_mux_unit|Mux28~2_combout\ & \alu|func_mux_unit|Mux29~2_combout\ & \alu|func_mux_unit|Mux30~3_combout\ & 
\alu|func_mux_unit|Mux31~3_combout\);

\data_cache|block_1|altsyncram_component|auto_generated|q_a\(22) <= \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\(0);
\data_cache|block_1|altsyncram_component|auto_generated|q_a\(23) <= \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\(1);

\data_cache|block_1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\ <= (\reg_blk|read_mux_2|Mux6~19_combout\ & \reg_blk|read_mux_2|Mux7~19_combout\);

\data_cache|block_1|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\alu|func_mux_unit|Mux21~2_combout\ & \alu|func_mux_unit|Mux22~2_combout\ & \alu|func_mux_unit|Mux23~2_combout\ & \alu|func_mux_unit|Mux24~2_combout\ & 
\alu|func_mux_unit|Mux25~2_combout\ & \alu|func_mux_unit|Mux26~2_combout\ & \alu|func_mux_unit|Mux27~2_combout\ & \alu|func_mux_unit|Mux28~2_combout\ & \alu|func_mux_unit|Mux29~2_combout\ & \alu|func_mux_unit|Mux30~3_combout\ & 
\alu|func_mux_unit|Mux31~3_combout\);

\data_cache|block_1|altsyncram_component|auto_generated|q_a\(24) <= \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);
\data_cache|block_1|altsyncram_component|auto_generated|q_a\(25) <= \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(1);

\data_cache|block_1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\ <= (\reg_blk|read_mux_2|Mux4~19_combout\ & \reg_blk|read_mux_2|Mux5~19_combout\);

\data_cache|block_1|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\alu|func_mux_unit|Mux21~2_combout\ & \alu|func_mux_unit|Mux22~2_combout\ & \alu|func_mux_unit|Mux23~2_combout\ & \alu|func_mux_unit|Mux24~2_combout\ & 
\alu|func_mux_unit|Mux25~2_combout\ & \alu|func_mux_unit|Mux26~2_combout\ & \alu|func_mux_unit|Mux27~2_combout\ & \alu|func_mux_unit|Mux28~2_combout\ & \alu|func_mux_unit|Mux29~2_combout\ & \alu|func_mux_unit|Mux30~3_combout\ & 
\alu|func_mux_unit|Mux31~3_combout\);

\data_cache|block_1|altsyncram_component|auto_generated|q_a\(26) <= \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\(0);
\data_cache|block_1|altsyncram_component|auto_generated|q_a\(27) <= \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\(1);

\data_cache|block_1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\ <= (\reg_blk|read_mux_2|Mux2~19_combout\ & \reg_blk|read_mux_2|Mux3~19_combout\);

\data_cache|block_1|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\alu|func_mux_unit|Mux21~2_combout\ & \alu|func_mux_unit|Mux22~2_combout\ & \alu|func_mux_unit|Mux23~2_combout\ & \alu|func_mux_unit|Mux24~2_combout\ & 
\alu|func_mux_unit|Mux25~2_combout\ & \alu|func_mux_unit|Mux26~2_combout\ & \alu|func_mux_unit|Mux27~2_combout\ & \alu|func_mux_unit|Mux28~2_combout\ & \alu|func_mux_unit|Mux29~2_combout\ & \alu|func_mux_unit|Mux30~3_combout\ & 
\alu|func_mux_unit|Mux31~3_combout\);

\data_cache|block_1|altsyncram_component|auto_generated|q_a\(28) <= \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(0);
\data_cache|block_1|altsyncram_component|auto_generated|q_a\(29) <= \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(1);

\data_cache|block_1|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\ <= (\reg_blk|read_mux_2|Mux0~19_combout\ & \reg_blk|read_mux_2|Mux1~19_combout\);

\data_cache|block_1|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\alu|func_mux_unit|Mux21~2_combout\ & \alu|func_mux_unit|Mux22~2_combout\ & \alu|func_mux_unit|Mux23~2_combout\ & \alu|func_mux_unit|Mux24~2_combout\ & 
\alu|func_mux_unit|Mux25~2_combout\ & \alu|func_mux_unit|Mux26~2_combout\ & \alu|func_mux_unit|Mux27~2_combout\ & \alu|func_mux_unit|Mux28~2_combout\ & \alu|func_mux_unit|Mux29~2_combout\ & \alu|func_mux_unit|Mux30~3_combout\ & 
\alu|func_mux_unit|Mux31~3_combout\);

\data_cache|block_1|altsyncram_component|auto_generated|q_a\(30) <= \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\(0);
\data_cache|block_1|altsyncram_component|auto_generated|q_a\(31) <= \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\(1);

\clk2~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \clk2~combout\);

\clk3~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \clk3~combout\);

\clk4~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \clk4~combout\);

\clk1~clkctrl_INCLK_bus\ <= (gnd & gnd & gnd & \clk1~combout\);

-- Location: LCFF_X12_Y5_N11
\reg_blk|register_12|data_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_12|data_out[0]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_12|data_out\(0));

-- Location: LCCOMB_X12_Y5_N20
\reg_blk|read_mux_2|Mux31~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux31~23_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (((\reg_blk|register_13|data_out\(0)) # (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (\reg_blk|register_12|data_out\(0) & ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_12|data_out\(0),
	datab => \reg_blk|register_13|data_out\(0),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	combout => \reg_blk|read_mux_2|Mux31~23_combout\);

-- Location: LCCOMB_X13_Y5_N16
\reg_blk|read_mux_2|Mux31~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux31~24_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|read_mux_2|Mux31~23_combout\ & ((\reg_blk|register_15|data_out\(0)))) # (!\reg_blk|read_mux_2|Mux31~23_combout\ & 
-- (\reg_blk|register_14|data_out\(0))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (((\reg_blk|read_mux_2|Mux31~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datab => \reg_blk|register_14|data_out\(0),
	datac => \reg_blk|read_mux_2|Mux31~23_combout\,
	datad => \reg_blk|register_15|data_out\(0),
	combout => \reg_blk|read_mux_2|Mux31~24_combout\);

-- Location: LCCOMB_X8_Y8_N14
\reg_blk|read_mux_2|Mux30~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux30~0_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17)) # ((\reg_blk|register_9|data_out\(1))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (\reg_blk|register_8|data_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datac => \reg_blk|register_8|data_out\(1),
	datad => \reg_blk|register_9|data_out\(1),
	combout => \reg_blk|read_mux_2|Mux30~0_combout\);

-- Location: LCCOMB_X12_Y5_N0
\reg_blk|read_mux_2|Mux30~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux30~17_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|register_14|data_out\(1)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (((\reg_blk|register_12|data_out\(1) & !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datab => \reg_blk|register_14|data_out\(1),
	datac => \reg_blk|register_12|data_out\(1),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	combout => \reg_blk|read_mux_2|Mux30~17_combout\);

-- Location: LCCOMB_X12_Y5_N18
\reg_blk|read_mux_2|Mux30~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux30~18_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|read_mux_2|Mux30~17_combout\ & (\reg_blk|register_15|data_out\(1))) # (!\reg_blk|read_mux_2|Mux30~17_combout\ & 
-- ((\reg_blk|register_13|data_out\(1)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (((\reg_blk|read_mux_2|Mux30~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datab => \reg_blk|register_15|data_out\(1),
	datac => \reg_blk|register_13|data_out\(1),
	datad => \reg_blk|read_mux_2|Mux30~17_combout\,
	combout => \reg_blk|read_mux_2|Mux30~18_combout\);

-- Location: LCFF_X12_Y3_N21
\reg_blk|register_22|data_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_22|data_out[2]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_22|data_out\(2));

-- Location: LCFF_X8_Y8_N11
\reg_blk|register_8|data_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[2]~2_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_8|data_out\(2));

-- Location: LCFF_X10_Y8_N17
\reg_blk|register_11|data_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[2]~2_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_11|data_out\(2));

-- Location: LCFF_X10_Y8_N29
\reg_blk|register_10|data_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_10|data_out[3]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_10|data_out\(3));

-- Location: LCFF_X8_Y8_N23
\reg_blk|register_9|data_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[3]~3_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_9|data_out\(3));

-- Location: LCFF_X8_Y8_N25
\reg_blk|register_8|data_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[3]~3_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_8|data_out\(3));

-- Location: LCCOMB_X8_Y8_N24
\reg_blk|read_mux_2|Mux28~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux28~0_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17)) # ((\reg_blk|register_9|data_out\(3))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (\reg_blk|register_8|data_out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datac => \reg_blk|register_8|data_out\(3),
	datad => \reg_blk|register_9|data_out\(3),
	combout => \reg_blk|read_mux_2|Mux28~0_combout\);

-- Location: LCFF_X10_Y8_N27
\reg_blk|register_11|data_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[3]~3_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_11|data_out\(3));

-- Location: LCCOMB_X10_Y8_N26
\reg_blk|read_mux_2|Mux28~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux28~1_combout\ = (\reg_blk|read_mux_2|Mux28~0_combout\ & (((\reg_blk|register_11|data_out\(3)) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17))))) # (!\reg_blk|read_mux_2|Mux28~0_combout\ & 
-- (\reg_blk|register_10|data_out\(3) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux28~0_combout\,
	datab => \reg_blk|register_10|data_out\(3),
	datac => \reg_blk|register_11|data_out\(3),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	combout => \reg_blk|read_mux_2|Mux28~1_combout\);

-- Location: LCFF_X10_Y6_N11
\reg_blk|register_25|data_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[3]~3_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_25|data_out\(3));

-- Location: LCFF_X7_Y8_N25
\reg_blk|register_27|data_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[3]~3_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_27|data_out\(3));

-- Location: LCFF_X9_Y7_N9
\reg_blk|register_13|data_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[3]~3_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_13|data_out\(3));

-- Location: LCCOMB_X12_Y3_N26
\reg_blk|read_mux_2|Mux27~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux27~0_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|register_22|data_out\(4)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\reg_blk|register_18|data_out\(4) & !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_22|data_out\(4),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datac => \reg_blk|register_18|data_out\(4),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	combout => \reg_blk|read_mux_2|Mux27~0_combout\);

-- Location: LCCOMB_X8_Y8_N16
\reg_blk|read_mux_2|Mux27~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux27~10_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|register_10|data_out\(4)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (\reg_blk|register_8|data_out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datac => \reg_blk|register_8|data_out\(4),
	datad => \reg_blk|register_10|data_out\(4),
	combout => \reg_blk|read_mux_2|Mux27~10_combout\);

-- Location: LCFF_X12_Y4_N9
\reg_blk|register_15|data_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_15|data_out[4]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_15|data_out\(4));

-- Location: LCFF_X9_Y10_N31
\reg_blk|register_22|data_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_22|data_out[5]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_22|data_out\(5));

-- Location: LCFF_X10_Y10_N7
\reg_blk|register_18|data_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[5]~5_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_18|data_out\(5));

-- Location: LCCOMB_X10_Y10_N6
\reg_blk|read_mux_2|Mux26~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux26~4_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|register_22|data_out\(5)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\reg_blk|register_18|data_out\(5) & !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_22|data_out\(5),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datac => \reg_blk|register_18|data_out\(5),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	combout => \reg_blk|read_mux_2|Mux26~4_combout\);

-- Location: LCCOMB_X10_Y9_N2
\reg_blk|read_mux_2|Mux26~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux26~5_combout\ = (\reg_blk|read_mux_2|Mux26~4_combout\ & ((\reg_blk|register_30|data_out\(5)) # ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19))))) # (!\reg_blk|read_mux_2|Mux26~4_combout\ & 
-- (((\reg_blk|register_26|data_out\(5) & \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux26~4_combout\,
	datab => \reg_blk|register_30|data_out\(5),
	datac => \reg_blk|register_26|data_out\(5),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	combout => \reg_blk|read_mux_2|Mux26~5_combout\);

-- Location: LCFF_X14_Y10_N13
\reg_blk|register_23|data_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_23|data_out[5]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_23|data_out\(5));

-- Location: LCCOMB_X14_Y7_N12
\reg_blk|read_mux_2|Mux26~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux26~9_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (\reg_blk|register_23|data_out\(5))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|register_19|data_out\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datab => \reg_blk|register_23|data_out\(5),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datad => \reg_blk|register_19|data_out\(5),
	combout => \reg_blk|read_mux_2|Mux26~9_combout\);

-- Location: LCCOMB_X15_Y8_N18
\reg_blk|read_mux_2|Mux26~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux26~10_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\reg_blk|read_mux_2|Mux26~9_combout\ & (\reg_blk|register_31|data_out\(5))) # (!\reg_blk|read_mux_2|Mux26~9_combout\ & 
-- ((\reg_blk|register_27|data_out\(5)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (((\reg_blk|read_mux_2|Mux26~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_31|data_out\(5),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datac => \reg_blk|register_27|data_out\(5),
	datad => \reg_blk|read_mux_2|Mux26~9_combout\,
	combout => \reg_blk|read_mux_2|Mux26~10_combout\);

-- Location: LCCOMB_X10_Y7_N12
\reg_blk|read_mux_2|Mux26~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux26~12_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|register_6|data_out\(5)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (\reg_blk|register_4|data_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datac => \reg_blk|register_4|data_out\(5),
	datad => \reg_blk|register_6|data_out\(5),
	combout => \reg_blk|read_mux_2|Mux26~12_combout\);

-- Location: LCCOMB_X10_Y7_N6
\reg_blk|read_mux_2|Mux26~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux26~13_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|read_mux_2|Mux26~12_combout\ & (\reg_blk|register_7|data_out\(5))) # (!\reg_blk|read_mux_2|Mux26~12_combout\ & 
-- ((\reg_blk|register_5|data_out\(5)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (((\reg_blk|read_mux_2|Mux26~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datab => \reg_blk|register_7|data_out\(5),
	datac => \reg_blk|register_5|data_out\(5),
	datad => \reg_blk|read_mux_2|Mux26~12_combout\,
	combout => \reg_blk|read_mux_2|Mux26~13_combout\);

-- Location: LCFF_X9_Y8_N7
\reg_blk|register_22|data_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_22|data_out[6]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_22|data_out\(6));

-- Location: LCFF_X9_Y8_N9
\reg_blk|register_18|data_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_18|data_out[6]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_18|data_out\(6));

-- Location: LCCOMB_X9_Y8_N18
\reg_blk|read_mux_2|Mux25~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux25~0_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|register_22|data_out\(6)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (\reg_blk|register_18|data_out\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datab => \reg_blk|register_18|data_out\(6),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datad => \reg_blk|register_22|data_out\(6),
	combout => \reg_blk|read_mux_2|Mux25~0_combout\);

-- Location: LCFF_X8_Y9_N15
\reg_blk|register_23|data_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[6]~6_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_23|data_out\(6));

-- Location: LCFF_X9_Y9_N13
\reg_blk|register_19|data_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_19|data_out[6]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_19|data_out\(6));

-- Location: LCCOMB_X8_Y9_N24
\reg_blk|read_mux_2|Mux25~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux25~7_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19)) # (\reg_blk|register_23|data_out\(6))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (\reg_blk|register_19|data_out\(6) & (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datab => \reg_blk|register_19|data_out\(6),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datad => \reg_blk|register_23|data_out\(6),
	combout => \reg_blk|read_mux_2|Mux25~7_combout\);

-- Location: LCFF_X13_Y9_N17
\reg_blk|register_9|data_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[6]~6_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_9|data_out\(6));

-- Location: LCFF_X12_Y9_N29
\reg_blk|register_10|data_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[6]~6_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_10|data_out\(6));

-- Location: LCFF_X13_Y9_N15
\reg_blk|register_8|data_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[6]~6_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_8|data_out\(6));

-- Location: LCCOMB_X13_Y9_N4
\reg_blk|read_mux_2|Mux25~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux25~10_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|register_10|data_out\(6)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (\reg_blk|register_8|data_out\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datac => \reg_blk|register_8|data_out\(6),
	datad => \reg_blk|register_10|data_out\(6),
	combout => \reg_blk|read_mux_2|Mux25~10_combout\);

-- Location: LCFF_X12_Y9_N11
\reg_blk|register_11|data_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[6]~6_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_11|data_out\(6));

-- Location: LCCOMB_X13_Y9_N16
\reg_blk|read_mux_2|Mux25~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux25~11_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|read_mux_2|Mux25~10_combout\ & ((\reg_blk|register_11|data_out\(6)))) # (!\reg_blk|read_mux_2|Mux25~10_combout\ & 
-- (\reg_blk|register_9|data_out\(6))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (\reg_blk|read_mux_2|Mux25~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datab => \reg_blk|read_mux_2|Mux25~10_combout\,
	datac => \reg_blk|register_9|data_out\(6),
	datad => \reg_blk|register_11|data_out\(6),
	combout => \reg_blk|read_mux_2|Mux25~11_combout\);

-- Location: LCFF_X10_Y11_N21
\reg_blk|register_6|data_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_6|data_out[6]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_6|data_out\(6));

-- Location: LCFF_X13_Y9_N21
\reg_blk|register_8|data_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[7]~7_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_8|data_out\(7));

-- Location: LCCOMB_X13_Y9_N20
\reg_blk|read_mux_2|Mux24~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux24~0_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17)) # ((\reg_blk|register_9|data_out\(7))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (\reg_blk|register_8|data_out\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datac => \reg_blk|register_8|data_out\(7),
	datad => \reg_blk|register_9|data_out\(7),
	combout => \reg_blk|read_mux_2|Mux24~0_combout\);

-- Location: LCFF_X8_Y10_N13
\reg_blk|register_21|data_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_21|data_out[7]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_21|data_out\(7));

-- Location: LCCOMB_X8_Y7_N6
\reg_blk|read_mux_2|Mux24~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux24~2_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (\reg_blk|register_25|data_out\(7))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\reg_blk|register_17|data_out\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_25|data_out\(7),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datac => \reg_blk|register_17|data_out\(7),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	combout => \reg_blk|read_mux_2|Mux24~2_combout\);

-- Location: LCCOMB_X8_Y7_N4
\reg_blk|read_mux_2|Mux24~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux24~3_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|read_mux_2|Mux24~2_combout\ & ((\reg_blk|register_29|data_out\(7)))) # (!\reg_blk|read_mux_2|Mux24~2_combout\ & 
-- (\reg_blk|register_21|data_out\(7))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\reg_blk|read_mux_2|Mux24~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_21|data_out\(7),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datac => \reg_blk|register_29|data_out\(7),
	datad => \reg_blk|read_mux_2|Mux24~2_combout\,
	combout => \reg_blk|read_mux_2|Mux24~3_combout\);

-- Location: LCFF_X22_Y5_N5
\reg_blk|register_26|data_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_26|data_out[7]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_26|data_out\(7));

-- Location: LCFF_X15_Y10_N25
\reg_blk|register_20|data_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_20|data_out[7]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_20|data_out\(7));

-- Location: LCFF_X12_Y11_N21
\reg_blk|register_7|data_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_7|data_out[7]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_7|data_out\(7));

-- Location: LCCOMB_X12_Y5_N12
\reg_blk|read_mux_2|Mux24~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux24~17_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (\reg_blk|register_14|data_out\(7))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|register_12|data_out\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datab => \reg_blk|register_14|data_out\(7),
	datac => \reg_blk|register_12|data_out\(7),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	combout => \reg_blk|read_mux_2|Mux24~17_combout\);

-- Location: LCFF_X9_Y8_N11
\reg_blk|register_22|data_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_22|data_out[8]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_22|data_out\(8));

-- Location: LCCOMB_X9_Y8_N26
\reg_blk|read_mux_2|Mux23~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux23~0_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|register_22|data_out\(8)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\reg_blk|register_18|data_out\(8) & !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_22|data_out\(8),
	datab => \reg_blk|register_18|data_out\(8),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	combout => \reg_blk|read_mux_2|Mux23~0_combout\);

-- Location: LCCOMB_X12_Y1_N12
\reg_blk|read_mux_2|Mux23~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux23~1_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\reg_blk|read_mux_2|Mux23~0_combout\ & ((\reg_blk|register_30|data_out\(8)))) # (!\reg_blk|read_mux_2|Mux23~0_combout\ & 
-- (\reg_blk|register_26|data_out\(8))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (((\reg_blk|read_mux_2|Mux23~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_26|data_out\(8),
	datab => \reg_blk|register_30|data_out\(8),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datad => \reg_blk|read_mux_2|Mux23~0_combout\,
	combout => \reg_blk|read_mux_2|Mux23~1_combout\);

-- Location: LCFF_X21_Y3_N21
\reg_blk|register_21|data_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_21|data_out[8]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_21|data_out\(8));

-- Location: LCFF_X15_Y1_N17
\reg_blk|register_23|data_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[8]~8_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_23|data_out\(8));

-- Location: LCFF_X18_Y7_N29
\reg_blk|register_14|data_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[8]~8_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_14|data_out\(8));

-- Location: LCFF_X18_Y5_N31
\reg_blk|register_12|data_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[8]~8_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_12|data_out\(8));

-- Location: LCCOMB_X18_Y5_N30
\reg_blk|read_mux_2|Mux23~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux23~17_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|register_13|data_out\(8)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (((\reg_blk|register_12|data_out\(8) & !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_13|data_out\(8),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datac => \reg_blk|register_12|data_out\(8),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	combout => \reg_blk|read_mux_2|Mux23~17_combout\);

-- Location: LCCOMB_X18_Y7_N28
\reg_blk|read_mux_2|Mux23~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux23~18_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|read_mux_2|Mux23~17_combout\ & (\reg_blk|register_15|data_out\(8))) # (!\reg_blk|read_mux_2|Mux23~17_combout\ & 
-- ((\reg_blk|register_14|data_out\(8)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (((\reg_blk|read_mux_2|Mux23~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datab => \reg_blk|register_15|data_out\(8),
	datac => \reg_blk|register_14|data_out\(8),
	datad => \reg_blk|read_mux_2|Mux23~17_combout\,
	combout => \reg_blk|read_mux_2|Mux23~18_combout\);

-- Location: LCFF_X13_Y9_N25
\reg_blk|register_8|data_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[9]~9_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_8|data_out\(9));

-- Location: LCCOMB_X13_Y9_N24
\reg_blk|read_mux_2|Mux22~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux22~0_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17)) # ((\reg_blk|register_9|data_out\(9))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (\reg_blk|register_8|data_out\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datac => \reg_blk|register_8|data_out\(9),
	datad => \reg_blk|register_9|data_out\(9),
	combout => \reg_blk|read_mux_2|Mux22~0_combout\);

-- Location: LCFF_X13_Y12_N17
\reg_blk|register_11|data_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[9]~9_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_11|data_out\(9));

-- Location: LCCOMB_X13_Y12_N2
\reg_blk|read_mux_2|Mux22~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux22~1_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|read_mux_2|Mux22~0_combout\ & (\reg_blk|register_11|data_out\(9))) # (!\reg_blk|read_mux_2|Mux22~0_combout\ & 
-- ((\reg_blk|register_10|data_out\(9)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (((\reg_blk|read_mux_2|Mux22~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_11|data_out\(9),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datac => \reg_blk|register_10|data_out\(9),
	datad => \reg_blk|read_mux_2|Mux22~0_combout\,
	combout => \reg_blk|read_mux_2|Mux22~1_combout\);

-- Location: LCFF_X18_Y6_N17
\reg_blk|register_6|data_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_6|data_out[9]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_6|data_out\(9));

-- Location: LCCOMB_X18_Y5_N6
\reg_blk|read_mux_2|Mux22~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux22~17_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|register_14|data_out\(9)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (\reg_blk|register_12|data_out\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datac => \reg_blk|register_12|data_out\(9),
	datad => \reg_blk|register_14|data_out\(9),
	combout => \reg_blk|read_mux_2|Mux22~17_combout\);

-- Location: LCFF_X25_Y9_N25
\reg_blk|register_22|data_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_22|data_out[10]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_22|data_out\(10));

-- Location: LCCOMB_X25_Y9_N4
\reg_blk|read_mux_2|Mux21~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux21~0_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|register_22|data_out\(10)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\reg_blk|register_18|data_out\(10) & !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_22|data_out\(10),
	datab => \reg_blk|register_18|data_out\(10),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	combout => \reg_blk|read_mux_2|Mux21~0_combout\);

-- Location: LCCOMB_X22_Y5_N18
\reg_blk|read_mux_2|Mux21~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux21~1_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\reg_blk|read_mux_2|Mux21~0_combout\ & (\reg_blk|register_30|data_out\(10))) # (!\reg_blk|read_mux_2|Mux21~0_combout\ & 
-- ((\reg_blk|register_26|data_out\(10)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (((\reg_blk|read_mux_2|Mux21~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_30|data_out\(10),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datac => \reg_blk|register_26|data_out\(10),
	datad => \reg_blk|read_mux_2|Mux21~0_combout\,
	combout => \reg_blk|read_mux_2|Mux21~1_combout\);

-- Location: LCCOMB_X21_Y10_N6
\reg_blk|read_mux_2|Mux21~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux21~2_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\reg_blk|register_25|data_out\(10)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (\reg_blk|register_17|data_out\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datab => \reg_blk|register_17|data_out\(10),
	datac => \reg_blk|register_25|data_out\(10),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	combout => \reg_blk|read_mux_2|Mux21~2_combout\);

-- Location: LCCOMB_X20_Y9_N18
\reg_blk|read_mux_2|Mux21~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux21~3_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|read_mux_2|Mux21~2_combout\ & ((\reg_blk|register_29|data_out\(10)))) # (!\reg_blk|read_mux_2|Mux21~2_combout\ & 
-- (\reg_blk|register_21|data_out\(10))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\reg_blk|read_mux_2|Mux21~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_21|data_out\(10),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datac => \reg_blk|register_29|data_out\(10),
	datad => \reg_blk|read_mux_2|Mux21~2_combout\,
	combout => \reg_blk|read_mux_2|Mux21~3_combout\);

-- Location: LCCOMB_X21_Y10_N30
\reg_blk|read_mux_2|Mux21~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux21~4_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\reg_blk|register_24|data_out\(10)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (\reg_blk|register_16|data_out\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_16|data_out\(10),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datac => \reg_blk|register_24|data_out\(10),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	combout => \reg_blk|read_mux_2|Mux21~4_combout\);

-- Location: LCCOMB_X15_Y10_N4
\reg_blk|read_mux_2|Mux21~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux21~5_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|read_mux_2|Mux21~4_combout\ & ((\reg_blk|register_28|data_out\(10)))) # (!\reg_blk|read_mux_2|Mux21~4_combout\ & 
-- (\reg_blk|register_20|data_out\(10))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\reg_blk|read_mux_2|Mux21~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_20|data_out\(10),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datac => \reg_blk|register_28|data_out\(10),
	datad => \reg_blk|read_mux_2|Mux21~4_combout\,
	combout => \reg_blk|read_mux_2|Mux21~5_combout\);

-- Location: LCCOMB_X12_Y9_N16
\reg_blk|read_mux_2|Mux21~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux21~6_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17)) # ((\reg_blk|read_mux_2|Mux21~3_combout\)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (\reg_blk|read_mux_2|Mux21~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datac => \reg_blk|read_mux_2|Mux21~5_combout\,
	datad => \reg_blk|read_mux_2|Mux21~3_combout\,
	combout => \reg_blk|read_mux_2|Mux21~6_combout\);

-- Location: LCFF_X9_Y9_N27
\reg_blk|register_27|data_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[10]~10_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_27|data_out\(10));

-- Location: LCFF_X8_Y9_N29
\reg_blk|register_23|data_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[10]~10_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_23|data_out\(10));

-- Location: LCFF_X7_Y9_N31
\reg_blk|register_19|data_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_19|data_out[10]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_19|data_out\(10));

-- Location: LCCOMB_X8_Y9_N30
\reg_blk|read_mux_2|Mux21~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux21~7_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19)) # (\reg_blk|register_23|data_out\(10))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (\reg_blk|register_19|data_out\(10) & (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datab => \reg_blk|register_19|data_out\(10),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datad => \reg_blk|register_23|data_out\(10),
	combout => \reg_blk|read_mux_2|Mux21~7_combout\);

-- Location: LCFF_X8_Y9_N1
\reg_blk|register_31|data_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[10]~10_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_31|data_out\(10));

-- Location: LCCOMB_X8_Y9_N6
\reg_blk|read_mux_2|Mux21~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux21~8_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\reg_blk|read_mux_2|Mux21~7_combout\ & ((\reg_blk|register_31|data_out\(10)))) # (!\reg_blk|read_mux_2|Mux21~7_combout\ & 
-- (\reg_blk|register_27|data_out\(10))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (((\reg_blk|read_mux_2|Mux21~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_27|data_out\(10),
	datab => \reg_blk|register_31|data_out\(10),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datad => \reg_blk|read_mux_2|Mux21~7_combout\,
	combout => \reg_blk|read_mux_2|Mux21~8_combout\);

-- Location: LCCOMB_X12_Y9_N6
\reg_blk|read_mux_2|Mux21~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux21~9_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|read_mux_2|Mux21~6_combout\ & (\reg_blk|read_mux_2|Mux21~8_combout\)) # (!\reg_blk|read_mux_2|Mux21~6_combout\ & 
-- ((\reg_blk|read_mux_2|Mux21~1_combout\))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (((\reg_blk|read_mux_2|Mux21~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datab => \reg_blk|read_mux_2|Mux21~8_combout\,
	datac => \reg_blk|read_mux_2|Mux21~6_combout\,
	datad => \reg_blk|read_mux_2|Mux21~1_combout\,
	combout => \reg_blk|read_mux_2|Mux21~9_combout\);

-- Location: LCFF_X12_Y11_N7
\reg_blk|register_6|data_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[10]~10_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_6|data_out\(10));

-- Location: LCFF_X25_Y5_N7
\reg_blk|register_8|data_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[11]~11_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_8|data_out\(11));

-- Location: LCFF_X21_Y1_N13
\reg_blk|register_23|data_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_23|data_out[11]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_23|data_out\(11));

-- Location: LCFF_X22_Y1_N13
\reg_blk|register_31|data_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_31|data_out[11]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_31|data_out\(11));

-- Location: LCFF_X21_Y1_N11
\reg_blk|register_12|data_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_12|data_out[11]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_12|data_out\(11));

-- Location: LCFF_X25_Y9_N21
\reg_blk|register_18|data_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_18|data_out[12]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_18|data_out\(12));

-- Location: LCCOMB_X25_Y9_N10
\reg_blk|read_mux_2|Mux19~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux19~0_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\reg_blk|register_22|data_out\(12)) # (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (\reg_blk|register_18|data_out\(12) & ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_18|data_out\(12),
	datab => \reg_blk|register_22|data_out\(12),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	combout => \reg_blk|read_mux_2|Mux19~0_combout\);

-- Location: LCCOMB_X22_Y5_N14
\reg_blk|read_mux_2|Mux19~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux19~1_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\reg_blk|read_mux_2|Mux19~0_combout\ & (\reg_blk|register_30|data_out\(12))) # (!\reg_blk|read_mux_2|Mux19~0_combout\ & 
-- ((\reg_blk|register_26|data_out\(12)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (((\reg_blk|read_mux_2|Mux19~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_30|data_out\(12),
	datab => \reg_blk|register_26|data_out\(12),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datad => \reg_blk|read_mux_2|Mux19~0_combout\,
	combout => \reg_blk|read_mux_2|Mux19~1_combout\);

-- Location: LCFF_X20_Y9_N21
\reg_blk|register_21|data_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[12]~12_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_21|data_out\(12));

-- Location: LCFF_X19_Y9_N13
\reg_blk|register_25|data_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[12]~12_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_25|data_out\(12));

-- Location: LCFF_X19_Y9_N3
\reg_blk|register_17|data_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[12]~12_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_17|data_out\(12));

-- Location: LCCOMB_X19_Y9_N2
\reg_blk|read_mux_2|Mux19~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux19~2_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\reg_blk|register_25|data_out\(12)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (((\reg_blk|register_17|data_out\(12) & !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_25|data_out\(12),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datac => \reg_blk|register_17|data_out\(12),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	combout => \reg_blk|read_mux_2|Mux19~2_combout\);

-- Location: LCFF_X20_Y9_N27
\reg_blk|register_29|data_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[12]~12_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_29|data_out\(12));

-- Location: LCCOMB_X20_Y9_N26
\reg_blk|read_mux_2|Mux19~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux19~3_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|read_mux_2|Mux19~2_combout\ & ((\reg_blk|register_29|data_out\(12)))) # (!\reg_blk|read_mux_2|Mux19~2_combout\ & 
-- (\reg_blk|register_21|data_out\(12))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\reg_blk|read_mux_2|Mux19~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_21|data_out\(12),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datac => \reg_blk|register_29|data_out\(12),
	datad => \reg_blk|read_mux_2|Mux19~2_combout\,
	combout => \reg_blk|read_mux_2|Mux19~3_combout\);

-- Location: LCCOMB_X18_Y10_N18
\reg_blk|read_mux_2|Mux19~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux19~4_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\reg_blk|register_24|data_out\(12)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (((\reg_blk|register_16|data_out\(12) & !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_24|data_out\(12),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datac => \reg_blk|register_16|data_out\(12),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	combout => \reg_blk|read_mux_2|Mux19~4_combout\);

-- Location: LCCOMB_X22_Y10_N26
\reg_blk|read_mux_2|Mux19~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux19~5_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|read_mux_2|Mux19~4_combout\ & ((\reg_blk|register_28|data_out\(12)))) # (!\reg_blk|read_mux_2|Mux19~4_combout\ & 
-- (\reg_blk|register_20|data_out\(12))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\reg_blk|read_mux_2|Mux19~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_20|data_out\(12),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datac => \reg_blk|register_28|data_out\(12),
	datad => \reg_blk|read_mux_2|Mux19~4_combout\,
	combout => \reg_blk|read_mux_2|Mux19~5_combout\);

-- Location: LCCOMB_X21_Y5_N6
\reg_blk|read_mux_2|Mux19~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux19~6_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|read_mux_2|Mux19~3_combout\) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & \reg_blk|read_mux_2|Mux19~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datab => \reg_blk|read_mux_2|Mux19~3_combout\,
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datad => \reg_blk|read_mux_2|Mux19~5_combout\,
	combout => \reg_blk|read_mux_2|Mux19~6_combout\);

-- Location: LCFF_X21_Y5_N19
\reg_blk|register_19|data_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_19|data_out[12]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_19|data_out\(12));

-- Location: LCCOMB_X21_Y5_N0
\reg_blk|read_mux_2|Mux19~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux19~7_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|register_23|data_out\(12)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (\reg_blk|register_19|data_out\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datab => \reg_blk|register_19|data_out\(12),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datad => \reg_blk|register_23|data_out\(12),
	combout => \reg_blk|read_mux_2|Mux19~7_combout\);

-- Location: LCFF_X22_Y11_N11
\reg_blk|register_31|data_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_31|data_out[12]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_31|data_out\(12));

-- Location: LCCOMB_X21_Y5_N2
\reg_blk|read_mux_2|Mux19~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux19~8_combout\ = (\reg_blk|read_mux_2|Mux19~7_combout\ & ((\reg_blk|register_31|data_out\(12)) # ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19))))) # (!\reg_blk|read_mux_2|Mux19~7_combout\ & 
-- (((\reg_blk|register_27|data_out\(12) & \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_31|data_out\(12),
	datab => \reg_blk|read_mux_2|Mux19~7_combout\,
	datac => \reg_blk|register_27|data_out\(12),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	combout => \reg_blk|read_mux_2|Mux19~8_combout\);

-- Location: LCCOMB_X21_Y5_N16
\reg_blk|read_mux_2|Mux19~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux19~9_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|read_mux_2|Mux19~6_combout\ & (\reg_blk|read_mux_2|Mux19~8_combout\)) # (!\reg_blk|read_mux_2|Mux19~6_combout\ & 
-- ((\reg_blk|read_mux_2|Mux19~1_combout\))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (((\reg_blk|read_mux_2|Mux19~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datab => \reg_blk|read_mux_2|Mux19~8_combout\,
	datac => \reg_blk|read_mux_2|Mux19~1_combout\,
	datad => \reg_blk|read_mux_2|Mux19~6_combout\,
	combout => \reg_blk|read_mux_2|Mux19~9_combout\);

-- Location: LCFF_X21_Y8_N13
\reg_blk|register_2|data_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_2|data_out[12]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_2|data_out\(12));

-- Location: LCFF_X22_Y12_N9
\reg_blk|register_8|data_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_8|data_out[13]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_8|data_out\(13));

-- Location: LCFF_X18_Y11_N17
\reg_blk|register_26|data_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_26|data_out[13]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_26|data_out\(13));

-- Location: LCFF_X20_Y10_N29
\reg_blk|register_18|data_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_18|data_out[13]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_18|data_out\(13));

-- Location: LCCOMB_X20_Y10_N18
\reg_blk|read_mux_2|Mux18~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux18~4_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|register_22|data_out\(13)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\reg_blk|register_18|data_out\(13) & !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_22|data_out\(13),
	datab => \reg_blk|register_18|data_out\(13),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	combout => \reg_blk|read_mux_2|Mux18~4_combout\);

-- Location: LCCOMB_X20_Y10_N24
\reg_blk|read_mux_2|Mux18~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux18~5_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\reg_blk|read_mux_2|Mux18~4_combout\ & (\reg_blk|register_30|data_out\(13))) # (!\reg_blk|read_mux_2|Mux18~4_combout\ & 
-- ((\reg_blk|register_26|data_out\(13)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (((\reg_blk|read_mux_2|Mux18~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_30|data_out\(13),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datac => \reg_blk|register_26|data_out\(13),
	datad => \reg_blk|read_mux_2|Mux18~4_combout\,
	combout => \reg_blk|read_mux_2|Mux18~5_combout\);

-- Location: LCCOMB_X18_Y10_N22
\reg_blk|read_mux_2|Mux18~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux18~6_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (\reg_blk|register_24|data_out\(13))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\reg_blk|register_16|data_out\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datab => \reg_blk|register_24|data_out\(13),
	datac => \reg_blk|register_16|data_out\(13),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	combout => \reg_blk|read_mux_2|Mux18~6_combout\);

-- Location: LCCOMB_X24_Y8_N28
\reg_blk|read_mux_2|Mux18~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux18~7_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|read_mux_2|Mux18~6_combout\ & ((\reg_blk|register_28|data_out\(13)))) # (!\reg_blk|read_mux_2|Mux18~6_combout\ & 
-- (\reg_blk|register_20|data_out\(13))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\reg_blk|read_mux_2|Mux18~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_20|data_out\(13),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datac => \reg_blk|read_mux_2|Mux18~6_combout\,
	datad => \reg_blk|register_28|data_out\(13),
	combout => \reg_blk|read_mux_2|Mux18~7_combout\);

-- Location: LCCOMB_X24_Y8_N6
\reg_blk|read_mux_2|Mux18~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux18~8_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16)) # ((\reg_blk|read_mux_2|Mux18~5_combout\)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|read_mux_2|Mux18~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datac => \reg_blk|read_mux_2|Mux18~5_combout\,
	datad => \reg_blk|read_mux_2|Mux18~7_combout\,
	combout => \reg_blk|read_mux_2|Mux18~8_combout\);

-- Location: LCFF_X21_Y8_N25
\reg_blk|register_2|data_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_2|data_out[13]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_2|data_out\(13));

-- Location: LCFF_X25_Y8_N31
\reg_blk|register_5|data_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_5|data_out[13]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_5|data_out\(13));

-- Location: LCCOMB_X17_Y8_N2
\reg_blk|read_mux_2|Mux18~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux18~12_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|register_6|data_out\(13)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (((\reg_blk|register_4|data_out\(13) & !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_6|data_out\(13),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datac => \reg_blk|register_4|data_out\(13),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	combout => \reg_blk|read_mux_2|Mux18~12_combout\);

-- Location: LCCOMB_X22_Y8_N12
\reg_blk|read_mux_2|Mux18~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux18~13_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|read_mux_2|Mux18~12_combout\ & ((\reg_blk|register_7|data_out\(13)))) # (!\reg_blk|read_mux_2|Mux18~12_combout\ & 
-- (\reg_blk|register_5|data_out\(13))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (((\reg_blk|read_mux_2|Mux18~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_5|data_out\(13),
	datab => \reg_blk|register_7|data_out\(13),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datad => \reg_blk|read_mux_2|Mux18~12_combout\,
	combout => \reg_blk|read_mux_2|Mux18~13_combout\);

-- Location: LCFF_X22_Y9_N13
\reg_blk|register_13|data_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_13|data_out[13]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_13|data_out\(13));

-- Location: LCFF_X20_Y9_N1
\reg_blk|register_21|data_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[14]~14_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_21|data_out\(14));

-- Location: LCCOMB_X19_Y9_N30
\reg_blk|read_mux_2|Mux17~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux17~2_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (\reg_blk|register_25|data_out\(14))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\reg_blk|register_17|data_out\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_25|data_out\(14),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datac => \reg_blk|register_17|data_out\(14),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	combout => \reg_blk|read_mux_2|Mux17~2_combout\);

-- Location: LCCOMB_X20_Y9_N0
\reg_blk|read_mux_2|Mux17~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux17~3_combout\ = (\reg_blk|read_mux_2|Mux17~2_combout\ & ((\reg_blk|register_29|data_out\(14)) # ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18))))) # (!\reg_blk|read_mux_2|Mux17~2_combout\ & 
-- (((\reg_blk|register_21|data_out\(14) & \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux17~2_combout\,
	datab => \reg_blk|register_29|data_out\(14),
	datac => \reg_blk|register_21|data_out\(14),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	combout => \reg_blk|read_mux_2|Mux17~3_combout\);

-- Location: LCFF_X22_Y10_N21
\reg_blk|register_20|data_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[14]~14_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_20|data_out\(14));

-- Location: LCFF_X20_Y11_N13
\reg_blk|register_10|data_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[14]~14_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_10|data_out\(14));

-- Location: LCFF_X24_Y7_N23
\reg_blk|register_8|data_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[14]~14_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_8|data_out\(14));

-- Location: LCCOMB_X24_Y7_N22
\reg_blk|read_mux_2|Mux17~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux17~10_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (\reg_blk|register_10|data_out\(14))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|register_8|data_out\(14))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_10|data_out\(14),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datac => \reg_blk|register_8|data_out\(14),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	combout => \reg_blk|read_mux_2|Mux17~10_combout\);

-- Location: LCFF_X17_Y8_N13
\reg_blk|register_6|data_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[14]~14_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_6|data_out\(14));

-- Location: LCCOMB_X17_Y8_N30
\reg_blk|read_mux_2|Mux17~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux17~12_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|register_5|data_out\(14)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (((\reg_blk|register_4|data_out\(14) & !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datab => \reg_blk|register_5|data_out\(14),
	datac => \reg_blk|register_4|data_out\(14),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	combout => \reg_blk|read_mux_2|Mux17~12_combout\);

-- Location: LCCOMB_X17_Y8_N12
\reg_blk|read_mux_2|Mux17~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux17~13_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|read_mux_2|Mux17~12_combout\ & (\reg_blk|register_7|data_out\(14))) # (!\reg_blk|read_mux_2|Mux17~12_combout\ & 
-- ((\reg_blk|register_6|data_out\(14)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (((\reg_blk|read_mux_2|Mux17~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datab => \reg_blk|register_7|data_out\(14),
	datac => \reg_blk|register_6|data_out\(14),
	datad => \reg_blk|read_mux_2|Mux17~12_combout\,
	combout => \reg_blk|read_mux_2|Mux17~13_combout\);

-- Location: LCCOMB_X21_Y9_N2
\reg_blk|read_mux_2|Mux17~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux17~17_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|register_13|data_out\(14)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (((\reg_blk|register_12|data_out\(14) & !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_13|data_out\(14),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datac => \reg_blk|register_12|data_out\(14),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	combout => \reg_blk|read_mux_2|Mux17~17_combout\);

-- Location: LCFF_X20_Y11_N29
\reg_blk|register_10|data_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_10|data_out[15]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_10|data_out\(15));

-- Location: LCCOMB_X24_Y7_N30
\reg_blk|read_mux_2|Mux16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux16~0_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|register_9|data_out\(15)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (((\reg_blk|register_8|data_out\(15) & !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_9|data_out\(15),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datac => \reg_blk|register_8|data_out\(15),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	combout => \reg_blk|read_mux_2|Mux16~0_combout\);

-- Location: LCFF_X20_Y11_N31
\reg_blk|register_11|data_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[15]~15_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_11|data_out\(15));

-- Location: LCCOMB_X20_Y11_N30
\reg_blk|read_mux_2|Mux16~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux16~1_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|read_mux_2|Mux16~0_combout\ & ((\reg_blk|register_11|data_out\(15)))) # (!\reg_blk|read_mux_2|Mux16~0_combout\ & 
-- (\reg_blk|register_10|data_out\(15))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (((\reg_blk|read_mux_2|Mux16~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datab => \reg_blk|register_10|data_out\(15),
	datac => \reg_blk|register_11|data_out\(15),
	datad => \reg_blk|read_mux_2|Mux16~0_combout\,
	combout => \reg_blk|read_mux_2|Mux16~1_combout\);

-- Location: LCFF_X18_Y10_N21
\reg_blk|register_24|data_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[15]~15_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_24|data_out\(15));

-- Location: LCFF_X18_Y10_N27
\reg_blk|register_16|data_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[15]~15_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_16|data_out\(15));

-- Location: LCCOMB_X18_Y10_N26
\reg_blk|read_mux_2|Mux16~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux16~6_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\reg_blk|register_24|data_out\(15)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (((\reg_blk|register_16|data_out\(15) & !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_24|data_out\(15),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datac => \reg_blk|register_16|data_out\(15),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	combout => \reg_blk|read_mux_2|Mux16~6_combout\);

-- Location: LCFF_X14_Y11_N21
\reg_blk|register_27|data_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_27|data_out[15]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_27|data_out\(15));

-- Location: LCFF_X15_Y11_N25
\reg_blk|register_23|data_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_23|data_out[15]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_23|data_out\(15));

-- Location: LCCOMB_X14_Y7_N28
\reg_blk|read_mux_2|Mux16~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux16~9_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19)) # (\reg_blk|register_23|data_out\(15))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (\reg_blk|register_19|data_out\(15) & (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datab => \reg_blk|register_19|data_out\(15),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datad => \reg_blk|register_23|data_out\(15),
	combout => \reg_blk|read_mux_2|Mux16~9_combout\);

-- Location: LCCOMB_X14_Y11_N16
\reg_blk|read_mux_2|Mux16~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux16~10_combout\ = (\reg_blk|read_mux_2|Mux16~9_combout\ & (((\reg_blk|register_31|data_out\(15)) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19))))) # (!\reg_blk|read_mux_2|Mux16~9_combout\ & 
-- (\reg_blk|register_27|data_out\(15) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_27|data_out\(15),
	datab => \reg_blk|register_31|data_out\(15),
	datac => \reg_blk|read_mux_2|Mux16~9_combout\,
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	combout => \reg_blk|read_mux_2|Mux16~10_combout\);

-- Location: LCFF_X24_Y11_N23
\reg_blk|register_4|data_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[15]~15_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_4|data_out\(15));

-- Location: LCCOMB_X24_Y11_N0
\reg_blk|read_mux_2|Mux16~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux16~12_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (\reg_blk|register_6|data_out\(15))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|register_4|data_out\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_6|data_out\(15),
	datab => \reg_blk|register_4|data_out\(15),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	combout => \reg_blk|read_mux_2|Mux16~12_combout\);

-- Location: LCFF_X22_Y8_N17
\reg_blk|register_7|data_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_7|data_out[15]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_7|data_out\(15));

-- Location: LCCOMB_X24_Y11_N2
\reg_blk|read_mux_2|Mux16~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux16~13_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|read_mux_2|Mux16~12_combout\ & ((\reg_blk|register_7|data_out\(15)))) # (!\reg_blk|read_mux_2|Mux16~12_combout\ & 
-- (\reg_blk|register_5|data_out\(15))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (((\reg_blk|read_mux_2|Mux16~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_5|data_out\(15),
	datab => \reg_blk|register_7|data_out\(15),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datad => \reg_blk|read_mux_2|Mux16~12_combout\,
	combout => \reg_blk|read_mux_2|Mux16~13_combout\);

-- Location: LCFF_X12_Y7_N25
\reg_blk|register_26|data_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[16]~16_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_26|data_out\(16));

-- Location: LCFF_X12_Y3_N17
\reg_blk|register_18|data_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[16]~16_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_18|data_out\(16));

-- Location: LCFF_X13_Y10_N11
\reg_blk|register_28|data_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[16]~16_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_28|data_out\(16));

-- Location: LCFF_X20_Y11_N25
\reg_blk|register_10|data_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[16]~16_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_10|data_out\(16));

-- Location: LCCOMB_X24_Y7_N2
\reg_blk|read_mux_2|Mux15~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux15~10_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|register_10|data_out\(16)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (((\reg_blk|register_8|data_out\(16) & !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datab => \reg_blk|register_10|data_out\(16),
	datac => \reg_blk|register_8|data_out\(16),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	combout => \reg_blk|read_mux_2|Mux15~10_combout\);

-- Location: LCCOMB_X20_Y11_N2
\reg_blk|read_mux_2|Mux15~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux15~11_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|read_mux_2|Mux15~10_combout\ & ((\reg_blk|register_11|data_out\(16)))) # (!\reg_blk|read_mux_2|Mux15~10_combout\ & 
-- (\reg_blk|register_9|data_out\(16))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (((\reg_blk|read_mux_2|Mux15~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_9|data_out\(16),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datac => \reg_blk|register_11|data_out\(16),
	datad => \reg_blk|read_mux_2|Mux15~10_combout\,
	combout => \reg_blk|read_mux_2|Mux15~11_combout\);

-- Location: LCFF_X17_Y4_N17
\reg_blk|register_10|data_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \regblk_data_in_mux|output[17]~17_combout\,
	ena => \reg_blk|decoder|Ram0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_10|data_out\(17));

-- Location: LCFF_X15_Y7_N17
\reg_blk|register_8|data_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_8|data_out[17]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_8|data_out\(17));

-- Location: LCCOMB_X15_Y7_N22
\reg_blk|read_mux_2|Mux14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux14~0_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|register_9|data_out\(17)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (\reg_blk|register_8|data_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_8|data_out\(17),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datad => \reg_blk|register_9|data_out\(17),
	combout => \reg_blk|read_mux_2|Mux14~0_combout\);

-- Location: LCCOMB_X17_Y11_N26
\reg_blk|read_mux_2|Mux14~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux14~1_combout\ = (\reg_blk|read_mux_2|Mux14~0_combout\ & ((\reg_blk|register_11|data_out\(17)) # ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17))))) # (!\reg_blk|read_mux_2|Mux14~0_combout\ & 
-- (((\reg_blk|register_10|data_out\(17) & \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_11|data_out\(17),
	datab => \reg_blk|read_mux_2|Mux14~0_combout\,
	datac => \reg_blk|register_10|data_out\(17),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	combout => \reg_blk|read_mux_2|Mux14~1_combout\);

-- Location: LCFF_X24_Y4_N21
\reg_blk|register_21|data_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_21|data_out[17]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_21|data_out\(17));

-- Location: LCFF_X18_Y11_N7
\reg_blk|register_26|data_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[17]~17_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_26|data_out\(17));

-- Location: LCFF_X18_Y8_N11
\reg_blk|register_3|data_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_3|data_out[17]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_3|data_out\(17));

-- Location: LCCOMB_X18_Y3_N30
\reg_blk|read_mux_2|Mux13~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux13~4_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (\reg_blk|register_24|data_out\(18))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\reg_blk|register_16|data_out\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_24|data_out\(18),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datac => \reg_blk|register_16|data_out\(18),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	combout => \reg_blk|read_mux_2|Mux13~4_combout\);

-- Location: LCFF_X25_Y7_N7
\reg_blk|register_28|data_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_28|data_out[18]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_28|data_out\(18));

-- Location: LCCOMB_X25_Y7_N28
\reg_blk|read_mux_2|Mux13~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux13~5_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|read_mux_2|Mux13~4_combout\ & (\reg_blk|register_28|data_out\(18))) # (!\reg_blk|read_mux_2|Mux13~4_combout\ & 
-- ((\reg_blk|register_20|data_out\(18)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\reg_blk|read_mux_2|Mux13~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_28|data_out\(18),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datac => \reg_blk|register_20|data_out\(18),
	datad => \reg_blk|read_mux_2|Mux13~4_combout\,
	combout => \reg_blk|read_mux_2|Mux13~5_combout\);

-- Location: LCFF_X25_Y6_N25
\reg_blk|register_27|data_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[18]~18_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_27|data_out\(18));

-- Location: LCFF_X20_Y3_N13
\reg_blk|register_23|data_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[18]~18_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_23|data_out\(18));

-- Location: LCFF_X17_Y3_N29
\reg_blk|register_10|data_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_10|data_out[18]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_10|data_out\(18));

-- Location: LCFF_X20_Y7_N11
\reg_blk|register_8|data_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[18]~18_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_8|data_out\(18));

-- Location: LCCOMB_X20_Y7_N10
\reg_blk|read_mux_2|Mux13~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux13~10_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16)) # ((\reg_blk|register_10|data_out\(18))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (\reg_blk|register_8|data_out\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datac => \reg_blk|register_8|data_out\(18),
	datad => \reg_blk|register_10|data_out\(18),
	combout => \reg_blk|read_mux_2|Mux13~10_combout\);

-- Location: LCCOMB_X17_Y3_N8
\reg_blk|read_mux_2|Mux13~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux13~11_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|read_mux_2|Mux13~10_combout\ & (\reg_blk|register_11|data_out\(18))) # (!\reg_blk|read_mux_2|Mux13~10_combout\ & 
-- ((\reg_blk|register_9|data_out\(18)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (((\reg_blk|read_mux_2|Mux13~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_11|data_out\(18),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datac => \reg_blk|register_9|data_out\(18),
	datad => \reg_blk|read_mux_2|Mux13~10_combout\,
	combout => \reg_blk|read_mux_2|Mux13~11_combout\);

-- Location: LCFF_X14_Y1_N7
\reg_blk|register_2|data_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_2|data_out[18]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_2|data_out\(18));

-- Location: LCFF_X20_Y5_N25
\reg_blk|register_5|data_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_5|data_out[18]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_5|data_out\(18));

-- Location: LCFF_X17_Y9_N3
\reg_blk|register_11|data_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[19]~19_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_11|data_out\(19));

-- Location: LCFF_X13_Y6_N11
\reg_blk|register_21|data_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[19]~19_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_21|data_out\(19));

-- Location: LCFF_X19_Y11_N15
\reg_blk|register_6|data_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_6|data_out[19]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_6|data_out\(19));

-- Location: LCFF_X19_Y8_N11
\reg_blk|register_4|data_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[19]~19_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_4|data_out\(19));

-- Location: LCCOMB_X19_Y8_N10
\reg_blk|read_mux_2|Mux12~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux12~12_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (\reg_blk|register_6|data_out\(19))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|register_4|data_out\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_6|data_out\(19),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datac => \reg_blk|register_4|data_out\(19),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	combout => \reg_blk|read_mux_2|Mux12~12_combout\);

-- Location: LCCOMB_X22_Y8_N0
\reg_blk|read_mux_2|Mux12~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux12~13_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|read_mux_2|Mux12~12_combout\ & ((\reg_blk|register_7|data_out\(19)))) # (!\reg_blk|read_mux_2|Mux12~12_combout\ & 
-- (\reg_blk|register_5|data_out\(19))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (((\reg_blk|read_mux_2|Mux12~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datab => \reg_blk|register_5|data_out\(19),
	datac => \reg_blk|register_7|data_out\(19),
	datad => \reg_blk|read_mux_2|Mux12~12_combout\,
	combout => \reg_blk|read_mux_2|Mux12~13_combout\);

-- Location: LCCOMB_X22_Y8_N26
\reg_blk|read_mux_2|Mux12~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux12~14_combout\ = (\reg_blk|read_mux_2|Mux8~2_combout\ & ((\reg_blk|read_mux_2|Mux12~13_combout\) # ((!\reg_blk|read_mux_2|Mux8~1_combout\)))) # (!\reg_blk|read_mux_2|Mux8~2_combout\ & (((\reg_blk|register_1|data_out\(19) & 
-- \reg_blk|read_mux_2|Mux8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux8~2_combout\,
	datab => \reg_blk|read_mux_2|Mux12~13_combout\,
	datac => \reg_blk|register_1|data_out\(19),
	datad => \reg_blk|read_mux_2|Mux8~1_combout\,
	combout => \reg_blk|read_mux_2|Mux12~14_combout\);

-- Location: LCFF_X15_Y8_N17
\reg_blk|register_13|data_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[19]~19_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_13|data_out\(19));

-- Location: LCFF_X17_Y5_N31
\reg_blk|register_14|data_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_14|data_out[19]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_14|data_out\(19));

-- Location: LCFF_X15_Y11_N11
\reg_blk|register_12|data_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_12|data_out[19]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_12|data_out\(19));

-- Location: LCCOMB_X15_Y11_N0
\reg_blk|read_mux_2|Mux12~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux12~17_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|register_14|data_out\(19)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (\reg_blk|register_12|data_out\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_12|data_out\(19),
	datab => \reg_blk|register_14|data_out\(19),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	combout => \reg_blk|read_mux_2|Mux12~17_combout\);

-- Location: LCFF_X17_Y5_N9
\reg_blk|register_15|data_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_15|data_out[19]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_15|data_out\(19));

-- Location: LCCOMB_X15_Y7_N28
\reg_blk|read_mux_2|Mux12~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux12~18_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|read_mux_2|Mux12~17_combout\ & ((\reg_blk|register_15|data_out\(19)))) # (!\reg_blk|read_mux_2|Mux12~17_combout\ & 
-- (\reg_blk|register_13|data_out\(19))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (\reg_blk|read_mux_2|Mux12~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datab => \reg_blk|read_mux_2|Mux12~17_combout\,
	datac => \reg_blk|register_13|data_out\(19),
	datad => \reg_blk|register_15|data_out\(19),
	combout => \reg_blk|read_mux_2|Mux12~18_combout\);

-- Location: LCFF_X24_Y8_N21
\reg_blk|register_28|data_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[20]~20_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_28|data_out\(20));

-- Location: LCFF_X24_Y7_N17
\reg_blk|register_8|data_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_8|data_out[20]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_8|data_out\(20));

-- Location: LCFF_X19_Y12_N25
\reg_blk|register_4|data_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_4|data_out[20]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_4|data_out\(20));

-- Location: LCCOMB_X21_Y9_N26
\reg_blk|read_mux_2|Mux11~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux11~17_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|register_13|data_out\(20)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (((\reg_blk|register_12|data_out\(20) & !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datab => \reg_blk|register_13|data_out\(20),
	datac => \reg_blk|register_12|data_out\(20),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	combout => \reg_blk|read_mux_2|Mux11~17_combout\);

-- Location: LCCOMB_X22_Y9_N20
\reg_blk|read_mux_2|Mux11~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux11~18_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|read_mux_2|Mux11~17_combout\ & (\reg_blk|register_15|data_out\(20))) # (!\reg_blk|read_mux_2|Mux11~17_combout\ & 
-- ((\reg_blk|register_14|data_out\(20)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (((\reg_blk|read_mux_2|Mux11~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datab => \reg_blk|register_15|data_out\(20),
	datac => \reg_blk|register_14|data_out\(20),
	datad => \reg_blk|read_mux_2|Mux11~17_combout\,
	combout => \reg_blk|read_mux_2|Mux11~18_combout\);

-- Location: LCFF_X20_Y4_N1
\reg_blk|register_10|data_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \regblk_data_in_mux|output[21]~21_combout\,
	ena => \reg_blk|decoder|Ram0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_10|data_out\(21));

-- Location: LCFF_X17_Y9_N5
\reg_blk|register_9|data_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_9|data_out[21]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_9|data_out\(21));

-- Location: LCFF_X17_Y11_N21
\reg_blk|register_8|data_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_8|data_out[21]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_8|data_out\(21));

-- Location: LCCOMB_X17_Y11_N30
\reg_blk|read_mux_2|Mux10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux10~0_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|register_9|data_out\(21)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (((\reg_blk|register_8|data_out\(21) & !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_9|data_out\(21),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datac => \reg_blk|register_8|data_out\(21),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	combout => \reg_blk|read_mux_2|Mux10~0_combout\);

-- Location: LCFF_X17_Y9_N15
\reg_blk|register_11|data_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_11|data_out[21]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_11|data_out\(21));

-- Location: LCCOMB_X17_Y11_N16
\reg_blk|read_mux_2|Mux10~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux10~1_combout\ = (\reg_blk|read_mux_2|Mux10~0_combout\ & ((\reg_blk|register_11|data_out\(21)) # ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17))))) # (!\reg_blk|read_mux_2|Mux10~0_combout\ & 
-- (((\reg_blk|register_10|data_out\(21) & \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux10~0_combout\,
	datab => \reg_blk|register_11|data_out\(21),
	datac => \reg_blk|register_10|data_out\(21),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	combout => \reg_blk|read_mux_2|Mux10~1_combout\);

-- Location: LCFF_X15_Y11_N19
\reg_blk|register_23|data_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_23|data_out[21]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_23|data_out\(21));

-- Location: LCFF_X19_Y11_N5
\reg_blk|register_19|data_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_19|data_out[21]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_19|data_out\(21));

-- Location: LCCOMB_X19_Y11_N10
\reg_blk|read_mux_2|Mux10~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux10~9_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|register_23|data_out\(21)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\reg_blk|register_19|data_out\(21) & !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_23|data_out\(21),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datac => \reg_blk|register_19|data_out\(21),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	combout => \reg_blk|read_mux_2|Mux10~9_combout\);

-- Location: LCFF_X12_Y11_N29
\reg_blk|register_7|data_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_7|data_out[21]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_7|data_out\(21));

-- Location: LCFF_X17_Y5_N15
\reg_blk|register_14|data_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_14|data_out[21]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_14|data_out\(21));

-- Location: LCFF_X22_Y7_N31
\reg_blk|register_22|data_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[22]~22_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_22|data_out\(22));

-- Location: LCCOMB_X22_Y7_N30
\reg_blk|read_mux_2|Mux9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux9~0_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\reg_blk|register_22|data_out\(22)) # (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (\reg_blk|register_18|data_out\(22) & ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datab => \reg_blk|register_18|data_out\(22),
	datac => \reg_blk|register_22|data_out\(22),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	combout => \reg_blk|read_mux_2|Mux9~0_combout\);

-- Location: LCFF_X24_Y9_N7
\reg_blk|register_30|data_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_30|data_out[22]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_30|data_out\(22));

-- Location: LCCOMB_X22_Y7_N14
\reg_blk|read_mux_2|Mux9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux9~1_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\reg_blk|read_mux_2|Mux9~0_combout\ & (\reg_blk|register_30|data_out\(22))) # (!\reg_blk|read_mux_2|Mux9~0_combout\ & 
-- ((\reg_blk|register_26|data_out\(22)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (((\reg_blk|read_mux_2|Mux9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_30|data_out\(22),
	datab => \reg_blk|register_26|data_out\(22),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datad => \reg_blk|read_mux_2|Mux9~0_combout\,
	combout => \reg_blk|read_mux_2|Mux9~1_combout\);

-- Location: LCFF_X21_Y3_N25
\reg_blk|register_25|data_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[22]~22_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_25|data_out\(22));

-- Location: LCCOMB_X21_Y10_N20
\reg_blk|read_mux_2|Mux9~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux9~2_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\reg_blk|register_25|data_out\(22)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (\reg_blk|register_17|data_out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datab => \reg_blk|register_17|data_out\(22),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datad => \reg_blk|register_25|data_out\(22),
	combout => \reg_blk|read_mux_2|Mux9~2_combout\);

-- Location: LCCOMB_X21_Y3_N10
\reg_blk|read_mux_2|Mux9~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux9~3_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|read_mux_2|Mux9~2_combout\ & (\reg_blk|register_29|data_out\(22))) # (!\reg_blk|read_mux_2|Mux9~2_combout\ & 
-- ((\reg_blk|register_21|data_out\(22)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\reg_blk|read_mux_2|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datab => \reg_blk|register_29|data_out\(22),
	datac => \reg_blk|register_21|data_out\(22),
	datad => \reg_blk|read_mux_2|Mux9~2_combout\,
	combout => \reg_blk|read_mux_2|Mux9~3_combout\);

-- Location: LCFF_X24_Y8_N11
\reg_blk|register_20|data_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_20|data_out[22]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_20|data_out\(22));

-- Location: LCFF_X20_Y8_N29
\reg_blk|register_24|data_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_24|data_out[22]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_24|data_out\(22));

-- Location: LCCOMB_X21_Y10_N26
\reg_blk|read_mux_2|Mux9~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux9~4_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\reg_blk|register_24|data_out\(22)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (((\reg_blk|register_16|data_out\(22) & !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datab => \reg_blk|register_24|data_out\(22),
	datac => \reg_blk|register_16|data_out\(22),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	combout => \reg_blk|read_mux_2|Mux9~4_combout\);

-- Location: LCCOMB_X24_Y8_N4
\reg_blk|read_mux_2|Mux9~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux9~5_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|read_mux_2|Mux9~4_combout\ & ((\reg_blk|register_28|data_out\(22)))) # (!\reg_blk|read_mux_2|Mux9~4_combout\ & 
-- (\reg_blk|register_20|data_out\(22))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\reg_blk|read_mux_2|Mux9~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_20|data_out\(22),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datac => \reg_blk|register_28|data_out\(22),
	datad => \reg_blk|read_mux_2|Mux9~4_combout\,
	combout => \reg_blk|read_mux_2|Mux9~5_combout\);

-- Location: LCCOMB_X8_Y6_N10
\reg_blk|read_mux_2|Mux9~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux9~6_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17)) # ((\reg_blk|read_mux_2|Mux9~3_combout\)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|read_mux_2|Mux9~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datac => \reg_blk|read_mux_2|Mux9~3_combout\,
	datad => \reg_blk|read_mux_2|Mux9~5_combout\,
	combout => \reg_blk|read_mux_2|Mux9~6_combout\);

-- Location: LCFF_X19_Y10_N13
\reg_blk|register_27|data_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_27|data_out[22]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_27|data_out\(22));

-- Location: LCCOMB_X17_Y6_N6
\reg_blk|read_mux_2|Mux9~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux9~7_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|register_23|data_out\(22)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (\reg_blk|register_19|data_out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_19|data_out\(22),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datac => \reg_blk|register_23|data_out\(22),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	combout => \reg_blk|read_mux_2|Mux9~7_combout\);

-- Location: LCCOMB_X8_Y6_N12
\reg_blk|read_mux_2|Mux9~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux9~8_combout\ = (\reg_blk|read_mux_2|Mux9~7_combout\ & (((\reg_blk|register_31|data_out\(22)) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19))))) # (!\reg_blk|read_mux_2|Mux9~7_combout\ & 
-- (\reg_blk|register_27|data_out\(22) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_27|data_out\(22),
	datab => \reg_blk|register_31|data_out\(22),
	datac => \reg_blk|read_mux_2|Mux9~7_combout\,
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	combout => \reg_blk|read_mux_2|Mux9~8_combout\);

-- Location: LCCOMB_X8_Y6_N30
\reg_blk|read_mux_2|Mux9~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux9~9_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|read_mux_2|Mux9~6_combout\ & (\reg_blk|read_mux_2|Mux9~8_combout\)) # (!\reg_blk|read_mux_2|Mux9~6_combout\ & 
-- ((\reg_blk|read_mux_2|Mux9~1_combout\))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (((\reg_blk|read_mux_2|Mux9~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux9~8_combout\,
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datac => \reg_blk|read_mux_2|Mux9~1_combout\,
	datad => \reg_blk|read_mux_2|Mux9~6_combout\,
	combout => \reg_blk|read_mux_2|Mux9~9_combout\);

-- Location: LCFF_X20_Y4_N7
\reg_blk|register_10|data_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[22]~22_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_10|data_out\(22));

-- Location: LCFF_X25_Y4_N29
\reg_blk|register_9|data_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[23]~23_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_9|data_out\(23));

-- Location: LCFF_X24_Y7_N5
\reg_blk|register_8|data_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[23]~23_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_8|data_out\(23));

-- Location: LCCOMB_X24_Y7_N4
\reg_blk|read_mux_2|Mux8~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux8~5_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (\reg_blk|register_9|data_out\(23))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|register_8|data_out\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_9|data_out\(23),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datac => \reg_blk|register_8|data_out\(23),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	combout => \reg_blk|read_mux_2|Mux8~5_combout\);

-- Location: LCFF_X21_Y12_N13
\reg_blk|register_30|data_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[23]~23_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_30|data_out\(23));

-- Location: LCFF_X22_Y4_N13
\reg_blk|register_1|data_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_1|data_out[23]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_1|data_out\(23));

-- Location: LCFF_X10_Y4_N1
\reg_blk|register_4|data_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_4|data_out[23]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_4|data_out\(23));

-- Location: LCFF_X26_Y7_N25
\reg_blk|register_30|data_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_30|data_out[24]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_30|data_out\(24));

-- Location: LCFF_X17_Y1_N21
\reg_blk|register_29|data_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_29|data_out[24]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_29|data_out\(24));

-- Location: LCFF_X20_Y11_N27
\reg_blk|register_11|data_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_11|data_out[24]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_11|data_out\(24));

-- Location: LCFF_X18_Y8_N25
\reg_blk|register_3|data_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_3|data_out[24]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_3|data_out\(24));

-- Location: LCFF_X14_Y5_N7
\reg_blk|register_7|data_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_7|data_out[24]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_7|data_out\(24));

-- Location: LCFF_X18_Y7_N23
\reg_blk|register_14|data_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_14|data_out[24]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_14|data_out\(24));

-- Location: LCFF_X22_Y3_N17
\reg_blk|register_13|data_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_13|data_out[24]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_13|data_out\(24));

-- Location: LCCOMB_X22_Y3_N18
\reg_blk|read_mux_2|Mux7~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux7~17_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (\reg_blk|register_13|data_out\(24))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|register_12|data_out\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_13|data_out\(24),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datac => \reg_blk|register_12|data_out\(24),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	combout => \reg_blk|read_mux_2|Mux7~17_combout\);

-- Location: LCCOMB_X22_Y3_N20
\reg_blk|read_mux_2|Mux7~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux7~18_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|read_mux_2|Mux7~17_combout\ & (\reg_blk|register_15|data_out\(24))) # (!\reg_blk|read_mux_2|Mux7~17_combout\ & 
-- ((\reg_blk|register_14|data_out\(24)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (((\reg_blk|read_mux_2|Mux7~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datab => \reg_blk|register_15|data_out\(24),
	datac => \reg_blk|register_14|data_out\(24),
	datad => \reg_blk|read_mux_2|Mux7~17_combout\,
	combout => \reg_blk|read_mux_2|Mux7~18_combout\);

-- Location: LCFF_X15_Y2_N13
\reg_blk|register_21|data_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_21|data_out[25]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_21|data_out\(25));

-- Location: LCFF_X18_Y2_N15
\reg_blk|register_17|data_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[25]~25_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_17|data_out\(25));

-- Location: LCCOMB_X18_Y2_N14
\reg_blk|read_mux_2|Mux6~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux6~2_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (\reg_blk|register_25|data_out\(25))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\reg_blk|register_17|data_out\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_25|data_out\(25),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datac => \reg_blk|register_17|data_out\(25),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	combout => \reg_blk|read_mux_2|Mux6~2_combout\);

-- Location: LCCOMB_X19_Y2_N8
\reg_blk|read_mux_2|Mux6~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux6~3_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|read_mux_2|Mux6~2_combout\ & (\reg_blk|register_29|data_out\(25))) # (!\reg_blk|read_mux_2|Mux6~2_combout\ & 
-- ((\reg_blk|register_21|data_out\(25)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\reg_blk|read_mux_2|Mux6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datab => \reg_blk|register_29|data_out\(25),
	datac => \reg_blk|register_21|data_out\(25),
	datad => \reg_blk|read_mux_2|Mux6~2_combout\,
	combout => \reg_blk|read_mux_2|Mux6~3_combout\);

-- Location: LCCOMB_X19_Y11_N26
\reg_blk|read_mux_2|Mux6~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux6~4_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\reg_blk|register_22|data_out\(25)) # (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (\reg_blk|register_18|data_out\(25) & ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_18|data_out\(25),
	datab => \reg_blk|register_22|data_out\(25),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	combout => \reg_blk|read_mux_2|Mux6~4_combout\);

-- Location: LCFF_X18_Y11_N31
\reg_blk|register_30|data_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[25]~25_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_30|data_out\(25));

-- Location: LCCOMB_X19_Y11_N24
\reg_blk|read_mux_2|Mux6~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux6~5_combout\ = (\reg_blk|read_mux_2|Mux6~4_combout\ & ((\reg_blk|register_30|data_out\(25)) # ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19))))) # (!\reg_blk|read_mux_2|Mux6~4_combout\ & 
-- (((\reg_blk|register_26|data_out\(25) & \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_30|data_out\(25),
	datab => \reg_blk|read_mux_2|Mux6~4_combout\,
	datac => \reg_blk|register_26|data_out\(25),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	combout => \reg_blk|read_mux_2|Mux6~5_combout\);

-- Location: LCCOMB_X18_Y3_N14
\reg_blk|read_mux_2|Mux6~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux6~6_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (\reg_blk|register_24|data_out\(25))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\reg_blk|register_16|data_out\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_24|data_out\(25),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datac => \reg_blk|register_16|data_out\(25),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	combout => \reg_blk|read_mux_2|Mux6~6_combout\);

-- Location: LCCOMB_X19_Y3_N28
\reg_blk|read_mux_2|Mux6~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux6~7_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|read_mux_2|Mux6~6_combout\ & (\reg_blk|register_28|data_out\(25))) # (!\reg_blk|read_mux_2|Mux6~6_combout\ & 
-- ((\reg_blk|register_20|data_out\(25)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\reg_blk|read_mux_2|Mux6~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datab => \reg_blk|register_28|data_out\(25),
	datac => \reg_blk|register_20|data_out\(25),
	datad => \reg_blk|read_mux_2|Mux6~6_combout\,
	combout => \reg_blk|read_mux_2|Mux6~7_combout\);

-- Location: LCCOMB_X19_Y7_N18
\reg_blk|read_mux_2|Mux6~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux6~8_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16)) # ((\reg_blk|read_mux_2|Mux6~5_combout\)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (\reg_blk|read_mux_2|Mux6~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datac => \reg_blk|read_mux_2|Mux6~7_combout\,
	datad => \reg_blk|read_mux_2|Mux6~5_combout\,
	combout => \reg_blk|read_mux_2|Mux6~8_combout\);

-- Location: LCFF_X20_Y1_N13
\reg_blk|register_27|data_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[25]~25_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_27|data_out\(25));

-- Location: LCCOMB_X20_Y3_N22
\reg_blk|read_mux_2|Mux6~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux6~9_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (\reg_blk|register_23|data_out\(25))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|register_19|data_out\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_23|data_out\(25),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datac => \reg_blk|register_19|data_out\(25),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	combout => \reg_blk|read_mux_2|Mux6~9_combout\);

-- Location: LCCOMB_X20_Y1_N12
\reg_blk|read_mux_2|Mux6~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux6~10_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\reg_blk|read_mux_2|Mux6~9_combout\ & ((\reg_blk|register_31|data_out\(25)))) # (!\reg_blk|read_mux_2|Mux6~9_combout\ & 
-- (\reg_blk|register_27|data_out\(25))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (\reg_blk|read_mux_2|Mux6~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datab => \reg_blk|read_mux_2|Mux6~9_combout\,
	datac => \reg_blk|register_27|data_out\(25),
	datad => \reg_blk|register_31|data_out\(25),
	combout => \reg_blk|read_mux_2|Mux6~10_combout\);

-- Location: LCCOMB_X19_Y7_N20
\reg_blk|read_mux_2|Mux6~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux6~11_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|read_mux_2|Mux6~8_combout\ & ((\reg_blk|read_mux_2|Mux6~10_combout\))) # (!\reg_blk|read_mux_2|Mux6~8_combout\ & 
-- (\reg_blk|read_mux_2|Mux6~3_combout\)))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (((\reg_blk|read_mux_2|Mux6~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datab => \reg_blk|read_mux_2|Mux6~3_combout\,
	datac => \reg_blk|read_mux_2|Mux6~10_combout\,
	datad => \reg_blk|read_mux_2|Mux6~8_combout\,
	combout => \reg_blk|read_mux_2|Mux6~11_combout\);

-- Location: LCFF_X19_Y1_N17
\reg_blk|register_3|data_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[25]~25_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_3|data_out\(25));

-- Location: LCFF_X18_Y6_N29
\reg_blk|register_7|data_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_7|data_out[25]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_7|data_out\(25));

-- Location: LCCOMB_X18_Y5_N22
\reg_blk|read_mux_2|Mux6~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux6~17_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (\reg_blk|register_14|data_out\(25))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|register_12|data_out\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datab => \reg_blk|register_14|data_out\(25),
	datac => \reg_blk|register_12|data_out\(25),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	combout => \reg_blk|read_mux_2|Mux6~17_combout\);

-- Location: LCCOMB_X19_Y7_N24
\reg_blk|read_mux_2|Mux6~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux6~18_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|read_mux_2|Mux6~17_combout\ & (\reg_blk|register_15|data_out\(25))) # (!\reg_blk|read_mux_2|Mux6~17_combout\ & 
-- ((\reg_blk|register_13|data_out\(25)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (((\reg_blk|read_mux_2|Mux6~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_15|data_out\(25),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datac => \reg_blk|read_mux_2|Mux6~17_combout\,
	datad => \reg_blk|register_13|data_out\(25),
	combout => \reg_blk|read_mux_2|Mux6~18_combout\);

-- Location: LCFF_X19_Y1_N25
\reg_blk|register_3|data_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_3|data_out[26]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_3|data_out\(26));

-- Location: LCFF_X19_Y8_N13
\reg_blk|register_5|data_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[26]~26_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_5|data_out\(26));

-- Location: LCFF_X18_Y5_N17
\reg_blk|register_13|data_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[26]~26_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_13|data_out\(26));

-- Location: LCFF_X19_Y4_N23
\reg_blk|register_15|data_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \regblk_data_in_mux|output[26]~26_combout\,
	ena => \reg_blk|decoder|Ram0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_15|data_out\(26));

-- Location: LCFF_X20_Y7_N7
\reg_blk|register_8|data_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[27]~27_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_8|data_out\(27));

-- Location: LCCOMB_X20_Y7_N6
\reg_blk|read_mux_2|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux4~0_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|register_9|data_out\(27)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (\reg_blk|register_8|data_out\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datac => \reg_blk|register_8|data_out\(27),
	datad => \reg_blk|register_9|data_out\(27),
	combout => \reg_blk|read_mux_2|Mux4~0_combout\);

-- Location: LCFF_X18_Y2_N25
\reg_blk|register_25|data_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[27]~27_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_25|data_out\(27));

-- Location: LCFF_X20_Y2_N27
\reg_blk|register_30|data_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[27]~27_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_30|data_out\(27));

-- Location: LCFF_X18_Y1_N9
\reg_blk|register_13|data_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[27]~27_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_13|data_out\(27));

-- Location: LCFF_X17_Y2_N17
\reg_blk|register_14|data_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[27]~27_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_14|data_out\(27));

-- Location: LCCOMB_X18_Y1_N20
\reg_blk|read_mux_2|Mux4~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux4~17_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|register_14|data_out\(27)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (((\reg_blk|register_12|data_out\(27) & !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_14|data_out\(27),
	datab => \reg_blk|register_12|data_out\(27),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	combout => \reg_blk|read_mux_2|Mux4~17_combout\);

-- Location: LCCOMB_X18_Y1_N8
\reg_blk|read_mux_2|Mux4~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux4~18_combout\ = (\reg_blk|read_mux_2|Mux4~17_combout\ & ((\reg_blk|register_15|data_out\(27)) # ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16))))) # (!\reg_blk|read_mux_2|Mux4~17_combout\ & 
-- (((\reg_blk|register_13|data_out\(27) & \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux4~17_combout\,
	datab => \reg_blk|register_15|data_out\(27),
	datac => \reg_blk|register_13|data_out\(27),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	combout => \reg_blk|read_mux_2|Mux4~18_combout\);

-- Location: LCFF_X20_Y2_N17
\reg_blk|register_26|data_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[28]~28_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_26|data_out\(28));

-- Location: LCFF_X19_Y2_N7
\reg_blk|register_22|data_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[28]~28_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_22|data_out\(28));

-- Location: LCFF_X19_Y2_N13
\reg_blk|register_18|data_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[28]~28_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_18|data_out\(28));

-- Location: LCCOMB_X19_Y2_N12
\reg_blk|read_mux_2|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux3~0_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|register_22|data_out\(28)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\reg_blk|register_18|data_out\(28) & !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_22|data_out\(28),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datac => \reg_blk|register_18|data_out\(28),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	combout => \reg_blk|read_mux_2|Mux3~0_combout\);

-- Location: LCFF_X20_Y2_N3
\reg_blk|register_30|data_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[28]~28_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_30|data_out\(28));

-- Location: LCCOMB_X20_Y2_N2
\reg_blk|read_mux_2|Mux3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux3~1_combout\ = (\reg_blk|read_mux_2|Mux3~0_combout\ & (((\reg_blk|register_30|data_out\(28)) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19))))) # (!\reg_blk|read_mux_2|Mux3~0_combout\ & 
-- (\reg_blk|register_26|data_out\(28) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_26|data_out\(28),
	datab => \reg_blk|read_mux_2|Mux3~0_combout\,
	datac => \reg_blk|register_30|data_out\(28),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	combout => \reg_blk|read_mux_2|Mux3~1_combout\);

-- Location: LCFF_X18_Y2_N31
\reg_blk|register_17|data_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[28]~28_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_17|data_out\(28));

-- Location: LCCOMB_X18_Y2_N30
\reg_blk|read_mux_2|Mux3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux3~2_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18)) # ((\reg_blk|register_25|data_out\(28))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (\reg_blk|register_17|data_out\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datac => \reg_blk|register_17|data_out\(28),
	datad => \reg_blk|register_25|data_out\(28),
	combout => \reg_blk|read_mux_2|Mux3~2_combout\);

-- Location: LCFF_X13_Y6_N13
\reg_blk|register_29|data_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[28]~28_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_29|data_out\(28));

-- Location: LCCOMB_X13_Y6_N12
\reg_blk|read_mux_2|Mux3~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux3~3_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|read_mux_2|Mux3~2_combout\ & ((\reg_blk|register_29|data_out\(28)))) # (!\reg_blk|read_mux_2|Mux3~2_combout\ & 
-- (\reg_blk|register_21|data_out\(28))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\reg_blk|read_mux_2|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datab => \reg_blk|register_21|data_out\(28),
	datac => \reg_blk|register_29|data_out\(28),
	datad => \reg_blk|read_mux_2|Mux3~2_combout\,
	combout => \reg_blk|read_mux_2|Mux3~3_combout\);

-- Location: LCFF_X19_Y3_N5
\reg_blk|register_20|data_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[28]~28_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_20|data_out\(28));

-- Location: LCFF_X18_Y3_N9
\reg_blk|register_24|data_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[28]~28_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_24|data_out\(28));

-- Location: LCFF_X18_Y3_N11
\reg_blk|register_16|data_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[28]~28_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_16|data_out\(28));

-- Location: LCCOMB_X18_Y3_N10
\reg_blk|read_mux_2|Mux3~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux3~4_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (\reg_blk|register_24|data_out\(28))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\reg_blk|register_16|data_out\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_24|data_out\(28),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datac => \reg_blk|register_16|data_out\(28),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	combout => \reg_blk|read_mux_2|Mux3~4_combout\);

-- Location: LCFF_X19_Y3_N7
\reg_blk|register_28|data_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[28]~28_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_28|data_out\(28));

-- Location: LCCOMB_X19_Y3_N6
\reg_blk|read_mux_2|Mux3~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux3~5_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|read_mux_2|Mux3~4_combout\ & ((\reg_blk|register_28|data_out\(28)))) # (!\reg_blk|read_mux_2|Mux3~4_combout\ & 
-- (\reg_blk|register_20|data_out\(28))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\reg_blk|read_mux_2|Mux3~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datab => \reg_blk|register_20|data_out\(28),
	datac => \reg_blk|register_28|data_out\(28),
	datad => \reg_blk|read_mux_2|Mux3~4_combout\,
	combout => \reg_blk|read_mux_2|Mux3~5_combout\);

-- Location: LCCOMB_X17_Y3_N22
\reg_blk|read_mux_2|Mux3~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux3~6_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (\reg_blk|read_mux_2|Mux3~3_combout\)) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|read_mux_2|Mux3~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datac => \reg_blk|read_mux_2|Mux3~3_combout\,
	datad => \reg_blk|read_mux_2|Mux3~5_combout\,
	combout => \reg_blk|read_mux_2|Mux3~6_combout\);

-- Location: LCCOMB_X20_Y3_N0
\reg_blk|read_mux_2|Mux3~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux3~7_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|register_23|data_out\(28)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\reg_blk|register_19|data_out\(28) & !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datab => \reg_blk|register_23|data_out\(28),
	datac => \reg_blk|register_19|data_out\(28),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	combout => \reg_blk|read_mux_2|Mux3~7_combout\);

-- Location: LCFF_X15_Y1_N25
\reg_blk|register_31|data_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_31|data_out[28]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_31|data_out\(28));

-- Location: LCCOMB_X17_Y1_N28
\reg_blk|read_mux_2|Mux3~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux3~8_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\reg_blk|read_mux_2|Mux3~7_combout\ & ((\reg_blk|register_31|data_out\(28)))) # (!\reg_blk|read_mux_2|Mux3~7_combout\ & 
-- (\reg_blk|register_27|data_out\(28))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (((\reg_blk|read_mux_2|Mux3~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_27|data_out\(28),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datac => \reg_blk|register_31|data_out\(28),
	datad => \reg_blk|read_mux_2|Mux3~7_combout\,
	combout => \reg_blk|read_mux_2|Mux3~8_combout\);

-- Location: LCCOMB_X17_Y3_N24
\reg_blk|read_mux_2|Mux3~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux3~9_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|read_mux_2|Mux3~6_combout\ & (\reg_blk|read_mux_2|Mux3~8_combout\)) # (!\reg_blk|read_mux_2|Mux3~6_combout\ & 
-- ((\reg_blk|read_mux_2|Mux3~1_combout\))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (((\reg_blk|read_mux_2|Mux3~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datab => \reg_blk|read_mux_2|Mux3~8_combout\,
	datac => \reg_blk|read_mux_2|Mux3~1_combout\,
	datad => \reg_blk|read_mux_2|Mux3~6_combout\,
	combout => \reg_blk|read_mux_2|Mux3~9_combout\);

-- Location: LCFF_X9_Y2_N9
\reg_blk|register_10|data_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_10|data_out[28]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_10|data_out\(28));

-- Location: LCFF_X14_Y3_N19
\reg_blk|register_13|data_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_13|data_out[28]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_13|data_out\(28));

-- Location: LCFF_X22_Y4_N27
\reg_blk|register_10|data_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[29]~29_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_10|data_out\(29));

-- Location: LCFF_X13_Y6_N19
\reg_blk|register_21|data_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_21|data_out[29]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_21|data_out\(29));

-- Location: LCFF_X18_Y2_N17
\reg_blk|register_25|data_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[29]~29_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_25|data_out\(29));

-- Location: LCFF_X18_Y2_N27
\reg_blk|register_17|data_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[29]~29_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_17|data_out\(29));

-- Location: LCCOMB_X18_Y2_N26
\reg_blk|read_mux_2|Mux2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux2~2_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (\reg_blk|register_25|data_out\(29))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\reg_blk|register_17|data_out\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_25|data_out\(29),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datac => \reg_blk|register_17|data_out\(29),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	combout => \reg_blk|read_mux_2|Mux2~2_combout\);

-- Location: LCFF_X17_Y6_N21
\reg_blk|register_29|data_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_29|data_out[29]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_29|data_out\(29));

-- Location: LCCOMB_X17_Y6_N22
\reg_blk|read_mux_2|Mux2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux2~3_combout\ = (\reg_blk|read_mux_2|Mux2~2_combout\ & ((\reg_blk|register_29|data_out\(29)) # ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18))))) # (!\reg_blk|read_mux_2|Mux2~2_combout\ & 
-- (((\reg_blk|register_21|data_out\(29) & \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_29|data_out\(29),
	datab => \reg_blk|register_21|data_out\(29),
	datac => \reg_blk|read_mux_2|Mux2~2_combout\,
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	combout => \reg_blk|read_mux_2|Mux2~3_combout\);

-- Location: LCFF_X19_Y3_N25
\reg_blk|register_20|data_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[29]~29_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_20|data_out\(29));

-- Location: LCFF_X18_Y3_N21
\reg_blk|register_24|data_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[29]~29_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_24|data_out\(29));

-- Location: LCFF_X17_Y2_N13
\reg_blk|register_12|data_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[29]~29_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_12|data_out\(29));

-- Location: LCCOMB_X17_Y2_N12
\reg_blk|read_mux_2|Mux2~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux2~17_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|register_14|data_out\(29)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (\reg_blk|register_12|data_out\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datac => \reg_blk|register_12|data_out\(29),
	datad => \reg_blk|register_14|data_out\(29),
	combout => \reg_blk|read_mux_2|Mux2~17_combout\);

-- Location: LCFF_X19_Y4_N31
\reg_blk|register_15|data_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \regblk_data_in_mux|output[29]~29_combout\,
	ena => \reg_blk|decoder|Ram0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_15|data_out\(29));

-- Location: LCCOMB_X17_Y2_N2
\reg_blk|read_mux_2|Mux2~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux2~18_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|read_mux_2|Mux2~17_combout\ & (\reg_blk|register_15|data_out\(29))) # (!\reg_blk|read_mux_2|Mux2~17_combout\ & 
-- ((\reg_blk|register_13|data_out\(29)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (((\reg_blk|read_mux_2|Mux2~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_15|data_out\(29),
	datab => \reg_blk|register_13|data_out\(29),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datad => \reg_blk|read_mux_2|Mux2~17_combout\,
	combout => \reg_blk|read_mux_2|Mux2~18_combout\);

-- Location: LCFF_X20_Y2_N13
\reg_blk|register_26|data_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[30]~30_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_26|data_out\(30));

-- Location: LCFF_X19_Y2_N25
\reg_blk|register_22|data_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[30]~30_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_22|data_out\(30));

-- Location: LCCOMB_X18_Y2_N2
\reg_blk|read_mux_2|Mux1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux1~2_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18)) # ((\reg_blk|register_25|data_out\(30))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (\reg_blk|register_17|data_out\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datac => \reg_blk|register_17|data_out\(30),
	datad => \reg_blk|register_25|data_out\(30),
	combout => \reg_blk|read_mux_2|Mux1~2_combout\);

-- Location: LCFF_X24_Y4_N25
\reg_blk|register_29|data_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_29|data_out[30]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_29|data_out\(30));

-- Location: LCCOMB_X24_Y4_N26
\reg_blk|read_mux_2|Mux1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux1~3_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|read_mux_2|Mux1~2_combout\ & (\reg_blk|register_29|data_out\(30))) # (!\reg_blk|read_mux_2|Mux1~2_combout\ & 
-- ((\reg_blk|register_21|data_out\(30)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\reg_blk|read_mux_2|Mux1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_29|data_out\(30),
	datab => \reg_blk|register_21|data_out\(30),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datad => \reg_blk|read_mux_2|Mux1~2_combout\,
	combout => \reg_blk|read_mux_2|Mux1~3_combout\);

-- Location: LCFF_X19_Y3_N9
\reg_blk|register_20|data_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[30]~30_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_20|data_out\(30));

-- Location: LCFF_X18_Y3_N5
\reg_blk|register_24|data_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[30]~30_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_24|data_out\(30));

-- Location: LCFF_X18_Y3_N3
\reg_blk|register_16|data_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[30]~30_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_16|data_out\(30));

-- Location: LCCOMB_X18_Y3_N2
\reg_blk|read_mux_2|Mux1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux1~4_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (\reg_blk|register_24|data_out\(30))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\reg_blk|register_16|data_out\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datab => \reg_blk|register_24|data_out\(30),
	datac => \reg_blk|register_16|data_out\(30),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	combout => \reg_blk|read_mux_2|Mux1~4_combout\);

-- Location: LCFF_X19_Y3_N11
\reg_blk|register_28|data_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[30]~30_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_28|data_out\(30));

-- Location: LCCOMB_X19_Y3_N10
\reg_blk|read_mux_2|Mux1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux1~5_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|read_mux_2|Mux1~4_combout\ & ((\reg_blk|register_28|data_out\(30)))) # (!\reg_blk|read_mux_2|Mux1~4_combout\ & 
-- (\reg_blk|register_20|data_out\(30))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\reg_blk|read_mux_2|Mux1~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datab => \reg_blk|register_20|data_out\(30),
	datac => \reg_blk|register_28|data_out\(30),
	datad => \reg_blk|read_mux_2|Mux1~4_combout\,
	combout => \reg_blk|read_mux_2|Mux1~5_combout\);

-- Location: LCCOMB_X21_Y4_N20
\reg_blk|read_mux_2|Mux1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux1~6_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|read_mux_2|Mux1~3_combout\))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (\reg_blk|read_mux_2|Mux1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datac => \reg_blk|read_mux_2|Mux1~5_combout\,
	datad => \reg_blk|read_mux_2|Mux1~3_combout\,
	combout => \reg_blk|read_mux_2|Mux1~6_combout\);

-- Location: LCFF_X17_Y3_N17
\reg_blk|register_11|data_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_11|data_out[30]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_11|data_out\(30));

-- Location: LCFF_X19_Y8_N7
\reg_blk|register_4|data_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[30]~30_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_4|data_out\(30));

-- Location: LCCOMB_X19_Y8_N6
\reg_blk|read_mux_2|Mux1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux1~12_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (\reg_blk|register_5|data_out\(30))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|register_4|data_out\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datab => \reg_blk|register_5|data_out\(30),
	datac => \reg_blk|register_4|data_out\(30),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	combout => \reg_blk|read_mux_2|Mux1~12_combout\);

-- Location: LCFF_X20_Y12_N27
\reg_blk|register_7|data_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[30]~30_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_7|data_out\(30));

-- Location: LCCOMB_X19_Y5_N16
\reg_blk|read_mux_2|Mux1~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux1~13_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|read_mux_2|Mux1~12_combout\ & (\reg_blk|register_7|data_out\(30))) # (!\reg_blk|read_mux_2|Mux1~12_combout\ & 
-- ((\reg_blk|register_6|data_out\(30)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (((\reg_blk|read_mux_2|Mux1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datab => \reg_blk|register_7|data_out\(30),
	datac => \reg_blk|register_6|data_out\(30),
	datad => \reg_blk|read_mux_2|Mux1~12_combout\,
	combout => \reg_blk|read_mux_2|Mux1~13_combout\);

-- Location: LCCOMB_X18_Y1_N26
\reg_blk|read_mux_2|Mux1~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux1~17_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (\reg_blk|register_13|data_out\(30))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|register_12|data_out\(30))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datab => \reg_blk|register_13|data_out\(30),
	datac => \reg_blk|register_12|data_out\(30),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	combout => \reg_blk|read_mux_2|Mux1~17_combout\);

-- Location: LCFF_X21_Y4_N13
\reg_blk|register_15|data_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \regblk_data_in_mux|output[30]~30_combout\,
	ena => \reg_blk|decoder|Ram0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_15|data_out\(30));

-- Location: LCCOMB_X21_Y4_N10
\reg_blk|read_mux_2|Mux1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux1~18_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|read_mux_2|Mux1~17_combout\ & ((\reg_blk|register_15|data_out\(30)))) # (!\reg_blk|read_mux_2|Mux1~17_combout\ & 
-- (\reg_blk|register_14|data_out\(30))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (((\reg_blk|read_mux_2|Mux1~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datab => \reg_blk|register_14|data_out\(30),
	datac => \reg_blk|read_mux_2|Mux1~17_combout\,
	datad => \reg_blk|register_15|data_out\(30),
	combout => \reg_blk|read_mux_2|Mux1~18_combout\);

-- Location: LCCOMB_X20_Y7_N2
\reg_blk|read_mux_2|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux0~0_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (\reg_blk|register_9|data_out\(31))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|register_8|data_out\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datab => \reg_blk|register_9|data_out\(31),
	datac => \reg_blk|register_8|data_out\(31),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	combout => \reg_blk|read_mux_2|Mux0~0_combout\);

-- Location: LCFF_X22_Y2_N1
\reg_blk|register_11|data_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_11|data_out[31]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_11|data_out\(31));

-- Location: LCCOMB_X22_Y6_N4
\reg_blk|read_mux_2|Mux0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux0~1_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|read_mux_2|Mux0~0_combout\ & ((\reg_blk|register_11|data_out\(31)))) # (!\reg_blk|read_mux_2|Mux0~0_combout\ & 
-- (\reg_blk|register_10|data_out\(31))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (((\reg_blk|read_mux_2|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datab => \reg_blk|register_10|data_out\(31),
	datac => \reg_blk|register_11|data_out\(31),
	datad => \reg_blk|read_mux_2|Mux0~0_combout\,
	combout => \reg_blk|read_mux_2|Mux0~1_combout\);

-- Location: LCFF_X18_Y3_N13
\reg_blk|register_24|data_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[31]~31_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_24|data_out\(31));

-- Location: LCFF_X15_Y6_N17
\reg_blk|register_5|data_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_5|data_out[31]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_5|data_out\(31));

-- Location: LCFF_X18_Y6_N21
\reg_blk|register_6|data_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[31]~31_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_6|data_out\(31));

-- Location: LCFF_X14_Y3_N17
\reg_blk|register_13|data_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[31]~31_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_13|data_out\(31));

-- Location: LCCOMB_X19_Y2_N16
\reg_blk|read_mux_1|Mux0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux0~4_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\reg_blk|register_22|data_out\(31)) # (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (\reg_blk|register_18|data_out\(31) & ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datab => \reg_blk|register_18|data_out\(31),
	datac => \reg_blk|register_22|data_out\(31),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	combout => \reg_blk|read_mux_1|Mux0~4_combout\);

-- Location: LCCOMB_X20_Y2_N18
\reg_blk|read_mux_1|Mux0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux0~5_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\reg_blk|read_mux_1|Mux0~4_combout\ & ((\reg_blk|register_30|data_out\(31)))) # (!\reg_blk|read_mux_1|Mux0~4_combout\ & 
-- (\reg_blk|register_26|data_out\(31))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (((\reg_blk|read_mux_1|Mux0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datab => \reg_blk|register_26|data_out\(31),
	datac => \reg_blk|register_30|data_out\(31),
	datad => \reg_blk|read_mux_1|Mux0~4_combout\,
	combout => \reg_blk|read_mux_1|Mux0~5_combout\);

-- Location: LCCOMB_X18_Y3_N12
\reg_blk|read_mux_1|Mux0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux0~6_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (((\reg_blk|register_24|data_out\(31)) # (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (\reg_blk|register_16|data_out\(31) & ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datab => \reg_blk|register_16|data_out\(31),
	datac => \reg_blk|register_24|data_out\(31),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	combout => \reg_blk|read_mux_1|Mux0~6_combout\);

-- Location: LCCOMB_X19_Y3_N12
\reg_blk|read_mux_1|Mux0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux0~7_combout\ = (\reg_blk|read_mux_1|Mux0~6_combout\ & ((\reg_blk|register_28|data_out\(31)) # ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23))))) # (!\reg_blk|read_mux_1|Mux0~6_combout\ & 
-- (((\reg_blk|register_20|data_out\(31) & \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux0~6_combout\,
	datab => \reg_blk|register_28|data_out\(31),
	datac => \reg_blk|register_20|data_out\(31),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	combout => \reg_blk|read_mux_1|Mux0~7_combout\);

-- Location: LCCOMB_X20_Y2_N4
\reg_blk|read_mux_1|Mux0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux0~8_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21)) # (\reg_blk|read_mux_1|Mux0~5_combout\)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (\reg_blk|read_mux_1|Mux0~7_combout\ & (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux0~7_combout\,
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datad => \reg_blk|read_mux_1|Mux0~5_combout\,
	combout => \reg_blk|read_mux_1|Mux0~8_combout\);

-- Location: LCCOMB_X17_Y2_N14
\reg_blk|read_mux_1|Mux0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux0~17_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\reg_blk|register_14|data_out\(31)) # (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (\reg_blk|register_12|data_out\(31) & ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_12|data_out\(31),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datac => \reg_blk|register_14|data_out\(31),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	combout => \reg_blk|read_mux_1|Mux0~17_combout\);

-- Location: LCCOMB_X17_Y2_N24
\reg_blk|read_mux_1|Mux0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux0~18_combout\ = (\reg_blk|read_mux_1|Mux0~17_combout\ & (((\reg_blk|register_15|data_out\(31)) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21))))) # (!\reg_blk|read_mux_1|Mux0~17_combout\ & 
-- (\reg_blk|register_13|data_out\(31) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_13|data_out\(31),
	datab => \reg_blk|register_15|data_out\(31),
	datac => \reg_blk|read_mux_1|Mux0~17_combout\,
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	combout => \reg_blk|read_mux_1|Mux0~18_combout\);

-- Location: LCCOMB_X19_Y2_N24
\reg_blk|read_mux_1|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux1~0_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\reg_blk|register_22|data_out\(30)) # (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (\reg_blk|register_18|data_out\(30) & ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datab => \reg_blk|register_18|data_out\(30),
	datac => \reg_blk|register_22|data_out\(30),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	combout => \reg_blk|read_mux_1|Mux1~0_combout\);

-- Location: LCCOMB_X20_Y2_N12
\reg_blk|read_mux_1|Mux1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux1~1_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\reg_blk|read_mux_1|Mux1~0_combout\ & (\reg_blk|register_30|data_out\(30))) # (!\reg_blk|read_mux_1|Mux1~0_combout\ & 
-- ((\reg_blk|register_26|data_out\(30)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (((\reg_blk|read_mux_1|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datab => \reg_blk|register_30|data_out\(30),
	datac => \reg_blk|register_26|data_out\(30),
	datad => \reg_blk|read_mux_1|Mux1~0_combout\,
	combout => \reg_blk|read_mux_1|Mux1~1_combout\);

-- Location: LCCOMB_X18_Y3_N4
\reg_blk|read_mux_1|Mux1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux1~4_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23)) # ((\reg_blk|register_24|data_out\(30))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\reg_blk|register_16|data_out\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datac => \reg_blk|register_24|data_out\(30),
	datad => \reg_blk|register_16|data_out\(30),
	combout => \reg_blk|read_mux_1|Mux1~4_combout\);

-- Location: LCCOMB_X19_Y3_N8
\reg_blk|read_mux_1|Mux1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux1~5_combout\ = (\reg_blk|read_mux_1|Mux1~4_combout\ & ((\reg_blk|register_28|data_out\(30)) # ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23))))) # (!\reg_blk|read_mux_1|Mux1~4_combout\ & 
-- (((\reg_blk|register_20|data_out\(30) & \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_28|data_out\(30),
	datab => \reg_blk|read_mux_1|Mux1~4_combout\,
	datac => \reg_blk|register_20|data_out\(30),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	combout => \reg_blk|read_mux_1|Mux1~5_combout\);

-- Location: LCCOMB_X20_Y3_N18
\reg_blk|read_mux_1|Mux1~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux1~7_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\reg_blk|register_23|data_out\(30)) # (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (\reg_blk|register_19|data_out\(30) & ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datab => \reg_blk|register_19|data_out\(30),
	datac => \reg_blk|register_23|data_out\(30),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	combout => \reg_blk|read_mux_1|Mux1~7_combout\);

-- Location: LCCOMB_X17_Y3_N2
\reg_blk|read_mux_1|Mux1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux1~10_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21)) # (\reg_blk|register_10|data_out\(30))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (\reg_blk|register_8|data_out\(30) & (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_8|data_out\(30),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datad => \reg_blk|register_10|data_out\(30),
	combout => \reg_blk|read_mux_1|Mux1~10_combout\);

-- Location: LCCOMB_X17_Y3_N12
\reg_blk|read_mux_1|Mux1~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux1~11_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|read_mux_1|Mux1~10_combout\ & (\reg_blk|register_11|data_out\(30))) # (!\reg_blk|read_mux_1|Mux1~10_combout\ & 
-- ((\reg_blk|register_9|data_out\(30)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (((\reg_blk|read_mux_1|Mux1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_11|data_out\(30),
	datab => \reg_blk|register_9|data_out\(30),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datad => \reg_blk|read_mux_1|Mux1~10_combout\,
	combout => \reg_blk|read_mux_1|Mux1~11_combout\);

-- Location: LCCOMB_X18_Y2_N16
\reg_blk|read_mux_1|Mux2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux2~2_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\reg_blk|register_25|data_out\(29)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (\reg_blk|register_17|data_out\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datab => \reg_blk|register_17|data_out\(29),
	datac => \reg_blk|register_25|data_out\(29),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	combout => \reg_blk|read_mux_1|Mux2~2_combout\);

-- Location: LCCOMB_X17_Y6_N16
\reg_blk|read_mux_1|Mux2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux2~3_combout\ = (\reg_blk|read_mux_1|Mux2~2_combout\ & ((\reg_blk|register_29|data_out\(29)) # ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23))))) # (!\reg_blk|read_mux_1|Mux2~2_combout\ & 
-- (((\reg_blk|register_21|data_out\(29) & \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_29|data_out\(29),
	datab => \reg_blk|register_21|data_out\(29),
	datac => \reg_blk|read_mux_1|Mux2~2_combout\,
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	combout => \reg_blk|read_mux_1|Mux2~3_combout\);

-- Location: LCCOMB_X18_Y3_N20
\reg_blk|read_mux_1|Mux2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux2~6_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23)) # ((\reg_blk|register_24|data_out\(29))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\reg_blk|register_16|data_out\(29)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datac => \reg_blk|register_24|data_out\(29),
	datad => \reg_blk|register_16|data_out\(29),
	combout => \reg_blk|read_mux_1|Mux2~6_combout\);

-- Location: LCCOMB_X19_Y3_N24
\reg_blk|read_mux_1|Mux2~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux2~7_combout\ = (\reg_blk|read_mux_1|Mux2~6_combout\ & ((\reg_blk|register_28|data_out\(29)) # ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23))))) # (!\reg_blk|read_mux_1|Mux2~6_combout\ & 
-- (((\reg_blk|register_20|data_out\(29) & \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux2~6_combout\,
	datab => \reg_blk|register_28|data_out\(29),
	datac => \reg_blk|register_20|data_out\(29),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	combout => \reg_blk|read_mux_1|Mux2~7_combout\);

-- Location: LCCOMB_X19_Y2_N6
\reg_blk|read_mux_1|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux3~0_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\reg_blk|register_22|data_out\(28)) # (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (\reg_blk|register_18|data_out\(28) & ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_18|data_out\(28),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datac => \reg_blk|register_22|data_out\(28),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	combout => \reg_blk|read_mux_1|Mux3~0_combout\);

-- Location: LCCOMB_X20_Y2_N16
\reg_blk|read_mux_1|Mux3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux3~1_combout\ = (\reg_blk|read_mux_1|Mux3~0_combout\ & (((\reg_blk|register_30|data_out\(28))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24)))) # (!\reg_blk|read_mux_1|Mux3~0_combout\ & 
-- (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (\reg_blk|register_26|data_out\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux3~0_combout\,
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datac => \reg_blk|register_26|data_out\(28),
	datad => \reg_blk|register_30|data_out\(28),
	combout => \reg_blk|read_mux_1|Mux3~1_combout\);

-- Location: LCCOMB_X18_Y3_N8
\reg_blk|read_mux_1|Mux3~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux3~4_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23)) # ((\reg_blk|register_24|data_out\(28))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\reg_blk|register_16|data_out\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datac => \reg_blk|register_24|data_out\(28),
	datad => \reg_blk|register_16|data_out\(28),
	combout => \reg_blk|read_mux_1|Mux3~4_combout\);

-- Location: LCCOMB_X19_Y3_N4
\reg_blk|read_mux_1|Mux3~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux3~5_combout\ = (\reg_blk|read_mux_1|Mux3~4_combout\ & (((\reg_blk|register_28|data_out\(28))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23)))) # (!\reg_blk|read_mux_1|Mux3~4_combout\ & 
-- (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (\reg_blk|register_20|data_out\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux3~4_combout\,
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datac => \reg_blk|register_20|data_out\(28),
	datad => \reg_blk|register_28|data_out\(28),
	combout => \reg_blk|read_mux_1|Mux3~5_combout\);

-- Location: LCCOMB_X9_Y2_N22
\reg_blk|read_mux_1|Mux3~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux3~10_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\reg_blk|register_10|data_out\(28)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & \reg_blk|register_8|data_out\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_10|data_out\(28),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datad => \reg_blk|register_8|data_out\(28),
	combout => \reg_blk|read_mux_1|Mux3~10_combout\);

-- Location: LCCOMB_X12_Y2_N24
\reg_blk|read_mux_1|Mux3~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux3~11_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|read_mux_1|Mux3~10_combout\ & ((\reg_blk|register_11|data_out\(28)))) # (!\reg_blk|read_mux_1|Mux3~10_combout\ & 
-- (\reg_blk|register_9|data_out\(28))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (((\reg_blk|read_mux_1|Mux3~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_9|data_out\(28),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datac => \reg_blk|read_mux_1|Mux3~10_combout\,
	datad => \reg_blk|register_11|data_out\(28),
	combout => \reg_blk|read_mux_1|Mux3~11_combout\);

-- Location: LCCOMB_X14_Y3_N14
\reg_blk|read_mux_1|Mux3~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux3~17_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|register_13|data_out\(28)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (\reg_blk|register_12|data_out\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_12|data_out\(28),
	datab => \reg_blk|register_13|data_out\(28),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	combout => \reg_blk|read_mux_1|Mux3~17_combout\);

-- Location: LCCOMB_X17_Y3_N30
\reg_blk|read_mux_1|Mux3~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux3~18_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\reg_blk|read_mux_1|Mux3~17_combout\ & ((\reg_blk|register_15|data_out\(28)))) # (!\reg_blk|read_mux_1|Mux3~17_combout\ & 
-- (\reg_blk|register_14|data_out\(28))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\reg_blk|read_mux_1|Mux3~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_14|data_out\(28),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datac => \reg_blk|register_15|data_out\(28),
	datad => \reg_blk|read_mux_1|Mux3~17_combout\,
	combout => \reg_blk|read_mux_1|Mux3~18_combout\);

-- Location: LCCOMB_X18_Y2_N24
\reg_blk|read_mux_1|Mux4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux4~2_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\reg_blk|register_25|data_out\(27)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (\reg_blk|register_17|data_out\(27)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_17|data_out\(27),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datac => \reg_blk|register_25|data_out\(27),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	combout => \reg_blk|read_mux_1|Mux4~2_combout\);

-- Location: LCCOMB_X19_Y2_N26
\reg_blk|read_mux_1|Mux4~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux4~4_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\reg_blk|register_22|data_out\(27)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\reg_blk|register_18|data_out\(27) & !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_22|data_out\(27),
	datab => \reg_blk|register_18|data_out\(27),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	combout => \reg_blk|read_mux_1|Mux4~4_combout\);

-- Location: LCCOMB_X20_Y2_N22
\reg_blk|read_mux_1|Mux4~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux4~5_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\reg_blk|read_mux_1|Mux4~4_combout\ & ((\reg_blk|register_30|data_out\(27)))) # (!\reg_blk|read_mux_1|Mux4~4_combout\ & 
-- (\reg_blk|register_26|data_out\(27))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (((\reg_blk|read_mux_1|Mux4~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_26|data_out\(27),
	datab => \reg_blk|register_30|data_out\(27),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datad => \reg_blk|read_mux_1|Mux4~4_combout\,
	combout => \reg_blk|read_mux_1|Mux4~5_combout\);

-- Location: LCCOMB_X18_Y3_N28
\reg_blk|read_mux_1|Mux4~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux4~6_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (((\reg_blk|register_24|data_out\(27)) # (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (\reg_blk|register_16|data_out\(27) & ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datab => \reg_blk|register_16|data_out\(27),
	datac => \reg_blk|register_24|data_out\(27),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	combout => \reg_blk|read_mux_1|Mux4~6_combout\);

-- Location: LCCOMB_X19_Y3_N26
\reg_blk|read_mux_1|Mux4~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux4~7_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\reg_blk|read_mux_1|Mux4~6_combout\ & ((\reg_blk|register_28|data_out\(27)))) # (!\reg_blk|read_mux_1|Mux4~6_combout\ & 
-- (\reg_blk|register_20|data_out\(27))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\reg_blk|read_mux_1|Mux4~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_20|data_out\(27),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datac => \reg_blk|register_28|data_out\(27),
	datad => \reg_blk|read_mux_1|Mux4~6_combout\,
	combout => \reg_blk|read_mux_1|Mux4~7_combout\);

-- Location: LCCOMB_X18_Y1_N6
\reg_blk|read_mux_1|Mux4~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux4~8_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21)) # ((\reg_blk|read_mux_1|Mux4~5_combout\)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|read_mux_1|Mux4~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datac => \reg_blk|read_mux_1|Mux4~5_combout\,
	datad => \reg_blk|read_mux_1|Mux4~7_combout\,
	combout => \reg_blk|read_mux_1|Mux4~8_combout\);

-- Location: LCCOMB_X20_Y3_N8
\reg_blk|read_mux_1|Mux4~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux4~9_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\reg_blk|register_23|data_out\(27)) # (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (\reg_blk|register_19|data_out\(27) & ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datab => \reg_blk|register_19|data_out\(27),
	datac => \reg_blk|register_23|data_out\(27),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	combout => \reg_blk|read_mux_1|Mux4~9_combout\);

-- Location: LCCOMB_X20_Y3_N4
\reg_blk|read_mux_1|Mux5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux5~7_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\reg_blk|register_23|data_out\(26)) # (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (\reg_blk|register_19|data_out\(26) & ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datab => \reg_blk|register_19|data_out\(26),
	datac => \reg_blk|register_23|data_out\(26),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	combout => \reg_blk|read_mux_1|Mux5~7_combout\);

-- Location: LCCOMB_X19_Y8_N12
\reg_blk|read_mux_1|Mux5~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux5~12_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|register_5|data_out\(26)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (\reg_blk|register_4|data_out\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datab => \reg_blk|register_4|data_out\(26),
	datac => \reg_blk|register_5|data_out\(26),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	combout => \reg_blk|read_mux_1|Mux5~12_combout\);

-- Location: LCCOMB_X18_Y5_N16
\reg_blk|read_mux_1|Mux5~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux5~17_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|register_13|data_out\(26)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (\reg_blk|register_12|data_out\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datab => \reg_blk|register_12|data_out\(26),
	datac => \reg_blk|register_13|data_out\(26),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	combout => \reg_blk|read_mux_1|Mux5~17_combout\);

-- Location: LCCOMB_X12_Y4_N26
\reg_blk|read_mux_1|Mux5~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux5~18_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\reg_blk|read_mux_1|Mux5~17_combout\ & ((\reg_blk|register_15|data_out\(26)))) # (!\reg_blk|read_mux_1|Mux5~17_combout\ & 
-- (\reg_blk|register_14|data_out\(26))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\reg_blk|read_mux_1|Mux5~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datab => \reg_blk|register_14|data_out\(26),
	datac => \reg_blk|register_15|data_out\(26),
	datad => \reg_blk|read_mux_1|Mux5~17_combout\,
	combout => \reg_blk|read_mux_1|Mux5~18_combout\);

-- Location: LCCOMB_X24_Y7_N26
\reg_blk|read_mux_1|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux6~0_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|register_9|data_out\(25)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (\reg_blk|register_8|data_out\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_8|data_out\(25),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datac => \reg_blk|register_9|data_out\(25),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	combout => \reg_blk|read_mux_1|Mux6~0_combout\);

-- Location: LCCOMB_X21_Y3_N28
\reg_blk|read_mux_1|Mux7~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux7~7_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23)) # ((\reg_blk|register_25|data_out\(24))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\reg_blk|register_17|data_out\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datac => \reg_blk|register_25|data_out\(24),
	datad => \reg_blk|register_17|data_out\(24),
	combout => \reg_blk|read_mux_1|Mux7~7_combout\);

-- Location: LCCOMB_X21_Y3_N14
\reg_blk|read_mux_1|Mux7~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux7~8_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\reg_blk|read_mux_1|Mux7~7_combout\ & (\reg_blk|register_29|data_out\(24))) # (!\reg_blk|read_mux_1|Mux7~7_combout\ & 
-- ((\reg_blk|register_21|data_out\(24)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\reg_blk|read_mux_1|Mux7~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_29|data_out\(24),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datac => \reg_blk|register_21|data_out\(24),
	datad => \reg_blk|read_mux_1|Mux7~7_combout\,
	combout => \reg_blk|read_mux_1|Mux7~8_combout\);

-- Location: LCCOMB_X17_Y5_N6
\reg_blk|read_mux_1|Mux8~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux8~17_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|register_13|data_out\(23)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (((\reg_blk|register_12|data_out\(23) & !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datab => \reg_blk|register_13|data_out\(23),
	datac => \reg_blk|register_12|data_out\(23),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	combout => \reg_blk|read_mux_1|Mux8~17_combout\);

-- Location: LCCOMB_X24_Y7_N8
\reg_blk|read_mux_1|Mux9~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux9~0_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|register_9|data_out\(22)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (\reg_blk|register_8|data_out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datab => \reg_blk|register_8|data_out\(22),
	datac => \reg_blk|register_9|data_out\(22),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	combout => \reg_blk|read_mux_1|Mux9~0_combout\);

-- Location: LCCOMB_X24_Y7_N6
\reg_blk|read_mux_1|Mux9~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux9~1_combout\ = (\reg_blk|read_mux_1|Mux9~0_combout\ & (((\reg_blk|register_11|data_out\(22)) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22))))) # (!\reg_blk|read_mux_1|Mux9~0_combout\ & 
-- (\reg_blk|register_10|data_out\(22) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_10|data_out\(22),
	datab => \reg_blk|register_11|data_out\(22),
	datac => \reg_blk|read_mux_1|Mux9~0_combout\,
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	combout => \reg_blk|read_mux_1|Mux9~1_combout\);

-- Location: LCCOMB_X15_Y11_N16
\reg_blk|read_mux_1|Mux10~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux10~7_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\reg_blk|register_23|data_out\(21)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\reg_blk|register_19|data_out\(21) & !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datab => \reg_blk|register_23|data_out\(21),
	datac => \reg_blk|register_19|data_out\(21),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	combout => \reg_blk|read_mux_1|Mux10~7_combout\);

-- Location: LCCOMB_X19_Y10_N26
\reg_blk|read_mux_1|Mux10~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux10~8_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\reg_blk|read_mux_1|Mux10~7_combout\ & (\reg_blk|register_31|data_out\(21))) # (!\reg_blk|read_mux_1|Mux10~7_combout\ & 
-- ((\reg_blk|register_27|data_out\(21)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (((\reg_blk|read_mux_1|Mux10~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_31|data_out\(21),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datac => \reg_blk|read_mux_1|Mux10~7_combout\,
	datad => \reg_blk|register_27|data_out\(21),
	combout => \reg_blk|read_mux_1|Mux10~8_combout\);

-- Location: LCCOMB_X17_Y11_N18
\reg_blk|read_mux_1|Mux10~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux10~10_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\reg_blk|register_10|data_out\(21)) # (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (\reg_blk|register_8|data_out\(21) & ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_8|data_out\(21),
	datab => \reg_blk|register_10|data_out\(21),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	combout => \reg_blk|read_mux_1|Mux10~10_combout\);

-- Location: LCCOMB_X17_Y9_N28
\reg_blk|read_mux_1|Mux10~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux10~11_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|read_mux_1|Mux10~10_combout\ & (\reg_blk|register_11|data_out\(21))) # (!\reg_blk|read_mux_1|Mux10~10_combout\ & 
-- ((\reg_blk|register_9|data_out\(21)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (((\reg_blk|read_mux_1|Mux10~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datab => \reg_blk|register_11|data_out\(21),
	datac => \reg_blk|register_9|data_out\(21),
	datad => \reg_blk|read_mux_1|Mux10~10_combout\,
	combout => \reg_blk|read_mux_1|Mux10~11_combout\);

-- Location: LCCOMB_X25_Y5_N30
\reg_blk|read_mux_1|Mux11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux11~0_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (\reg_blk|register_9|data_out\(20))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|register_8|data_out\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datab => \reg_blk|register_9|data_out\(20),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datad => \reg_blk|register_8|data_out\(20),
	combout => \reg_blk|read_mux_1|Mux11~0_combout\);

-- Location: LCCOMB_X24_Y5_N12
\reg_blk|read_mux_1|Mux11~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux11~1_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\reg_blk|read_mux_1|Mux11~0_combout\ & (\reg_blk|register_11|data_out\(20))) # (!\reg_blk|read_mux_1|Mux11~0_combout\ & 
-- ((\reg_blk|register_10|data_out\(20)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\reg_blk|read_mux_1|Mux11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datab => \reg_blk|register_11|data_out\(20),
	datac => \reg_blk|register_10|data_out\(20),
	datad => \reg_blk|read_mux_1|Mux11~0_combout\,
	combout => \reg_blk|read_mux_1|Mux11~1_combout\);

-- Location: LCCOMB_X15_Y1_N28
\reg_blk|read_mux_1|Mux12~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux12~7_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\reg_blk|register_23|data_out\(19)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & \reg_blk|register_19|data_out\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datab => \reg_blk|register_23|data_out\(19),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datad => \reg_blk|register_19|data_out\(19),
	combout => \reg_blk|read_mux_1|Mux12~7_combout\);

-- Location: LCCOMB_X15_Y1_N10
\reg_blk|read_mux_1|Mux12~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux12~8_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\reg_blk|read_mux_1|Mux12~7_combout\ & (\reg_blk|register_31|data_out\(19))) # (!\reg_blk|read_mux_1|Mux12~7_combout\ & 
-- ((\reg_blk|register_27|data_out\(19)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (((\reg_blk|read_mux_1|Mux12~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_31|data_out\(19),
	datab => \reg_blk|register_27|data_out\(19),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datad => \reg_blk|read_mux_1|Mux12~7_combout\,
	combout => \reg_blk|read_mux_1|Mux12~8_combout\);

-- Location: LCCOMB_X15_Y7_N8
\reg_blk|read_mux_1|Mux12~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux12~10_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\reg_blk|register_10|data_out\(19)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (\reg_blk|register_8|data_out\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datab => \reg_blk|register_8|data_out\(19),
	datac => \reg_blk|register_10|data_out\(19),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	combout => \reg_blk|read_mux_1|Mux12~10_combout\);

-- Location: LCCOMB_X17_Y9_N10
\reg_blk|read_mux_1|Mux12~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux12~11_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|read_mux_1|Mux12~10_combout\ & (\reg_blk|register_11|data_out\(19))) # (!\reg_blk|read_mux_1|Mux12~10_combout\ & 
-- ((\reg_blk|register_9|data_out\(19)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (((\reg_blk|read_mux_1|Mux12~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datab => \reg_blk|register_11|data_out\(19),
	datac => \reg_blk|register_9|data_out\(19),
	datad => \reg_blk|read_mux_1|Mux12~10_combout\,
	combout => \reg_blk|read_mux_1|Mux12~11_combout\);

-- Location: LCCOMB_X15_Y8_N16
\reg_blk|read_mux_1|Mux12~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux12~17_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (((\reg_blk|register_13|data_out\(19)) # (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (\reg_blk|register_12|data_out\(19) & ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_12|data_out\(19),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datac => \reg_blk|register_13|data_out\(19),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	combout => \reg_blk|read_mux_1|Mux12~17_combout\);

-- Location: LCCOMB_X15_Y8_N30
\reg_blk|read_mux_1|Mux12~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux12~18_combout\ = (\reg_blk|read_mux_1|Mux12~17_combout\ & (((\reg_blk|register_15|data_out\(19)) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22))))) # (!\reg_blk|read_mux_1|Mux12~17_combout\ & 
-- (\reg_blk|register_14|data_out\(19) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_14|data_out\(19),
	datab => \reg_blk|register_15|data_out\(19),
	datac => \reg_blk|read_mux_1|Mux12~17_combout\,
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	combout => \reg_blk|read_mux_1|Mux12~18_combout\);

-- Location: LCCOMB_X20_Y3_N12
\reg_blk|read_mux_1|Mux13~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux13~9_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\reg_blk|register_23|data_out\(18)) # (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (\reg_blk|register_19|data_out\(18) & ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datab => \reg_blk|register_19|data_out\(18),
	datac => \reg_blk|register_23|data_out\(18),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	combout => \reg_blk|read_mux_1|Mux13~9_combout\);

-- Location: LCCOMB_X26_Y7_N6
\reg_blk|read_mux_1|Mux13~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux13~10_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\reg_blk|read_mux_1|Mux13~9_combout\ & ((\reg_blk|register_31|data_out\(18)))) # (!\reg_blk|read_mux_1|Mux13~9_combout\ & 
-- (\reg_blk|register_27|data_out\(18))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (((\reg_blk|read_mux_1|Mux13~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_27|data_out\(18),
	datab => \reg_blk|register_31|data_out\(18),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datad => \reg_blk|read_mux_1|Mux13~9_combout\,
	combout => \reg_blk|read_mux_1|Mux13~10_combout\);

-- Location: LCCOMB_X14_Y3_N20
\reg_blk|read_mux_1|Mux14~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux14~10_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (\reg_blk|register_10|data_out\(17))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\reg_blk|register_8|data_out\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_10|data_out\(17),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datad => \reg_blk|register_8|data_out\(17),
	combout => \reg_blk|read_mux_1|Mux14~10_combout\);

-- Location: LCCOMB_X19_Y9_N4
\reg_blk|read_mux_1|Mux15~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux15~2_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\reg_blk|register_25|data_out\(16)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (\reg_blk|register_17|data_out\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_17|data_out\(16),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datac => \reg_blk|register_25|data_out\(16),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	combout => \reg_blk|read_mux_1|Mux15~2_combout\);

-- Location: LCCOMB_X20_Y9_N8
\reg_blk|read_mux_1|Mux15~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux15~3_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\reg_blk|read_mux_1|Mux15~2_combout\ & ((\reg_blk|register_29|data_out\(16)))) # (!\reg_blk|read_mux_1|Mux15~2_combout\ & 
-- (\reg_blk|register_21|data_out\(16))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (\reg_blk|read_mux_1|Mux15~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datab => \reg_blk|read_mux_1|Mux15~2_combout\,
	datac => \reg_blk|register_21|data_out\(16),
	datad => \reg_blk|register_29|data_out\(16),
	combout => \reg_blk|read_mux_1|Mux15~3_combout\);

-- Location: LCCOMB_X12_Y3_N16
\reg_blk|read_mux_1|Mux15~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux15~4_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24)) # ((\reg_blk|register_22|data_out\(16))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (\reg_blk|register_18|data_out\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datac => \reg_blk|register_18|data_out\(16),
	datad => \reg_blk|register_22|data_out\(16),
	combout => \reg_blk|read_mux_1|Mux15~4_combout\);

-- Location: LCCOMB_X13_Y3_N16
\reg_blk|read_mux_1|Mux15~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux15~5_combout\ = (\reg_blk|read_mux_1|Mux15~4_combout\ & (((\reg_blk|register_30|data_out\(16)) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24))))) # (!\reg_blk|read_mux_1|Mux15~4_combout\ & 
-- (\reg_blk|register_26|data_out\(16) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_26|data_out\(16),
	datab => \reg_blk|register_30|data_out\(16),
	datac => \reg_blk|read_mux_1|Mux15~4_combout\,
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	combout => \reg_blk|read_mux_1|Mux15~5_combout\);

-- Location: LCCOMB_X17_Y5_N2
\reg_blk|read_mux_1|Mux15~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux15~17_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\reg_blk|register_14|data_out\(16)) # (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (\reg_blk|register_12|data_out\(16) & ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_12|data_out\(16),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datac => \reg_blk|register_14|data_out\(16),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	combout => \reg_blk|read_mux_1|Mux15~17_combout\);

-- Location: LCCOMB_X13_Y3_N20
\reg_blk|read_mux_1|Mux15~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux15~18_combout\ = (\reg_blk|read_mux_1|Mux15~17_combout\ & ((\reg_blk|register_15|data_out\(16)) # ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21))))) # (!\reg_blk|read_mux_1|Mux15~17_combout\ & 
-- (((\reg_blk|register_13|data_out\(16) & \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_15|data_out\(16),
	datab => \reg_blk|register_13|data_out\(16),
	datac => \reg_blk|read_mux_1|Mux15~17_combout\,
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	combout => \reg_blk|read_mux_1|Mux15~18_combout\);

-- Location: LCCOMB_X18_Y10_N20
\reg_blk|read_mux_1|Mux16~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux16~4_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\reg_blk|register_24|data_out\(15)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (\reg_blk|register_16|data_out\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datab => \reg_blk|register_16|data_out\(15),
	datac => \reg_blk|register_24|data_out\(15),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	combout => \reg_blk|read_mux_1|Mux16~4_combout\);

-- Location: LCCOMB_X15_Y10_N28
\reg_blk|read_mux_1|Mux16~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux16~5_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\reg_blk|read_mux_1|Mux16~4_combout\ & ((\reg_blk|register_28|data_out\(15)))) # (!\reg_blk|read_mux_1|Mux16~4_combout\ & 
-- (\reg_blk|register_20|data_out\(15))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\reg_blk|read_mux_1|Mux16~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datab => \reg_blk|register_20|data_out\(15),
	datac => \reg_blk|register_28|data_out\(15),
	datad => \reg_blk|read_mux_1|Mux16~4_combout\,
	combout => \reg_blk|read_mux_1|Mux16~5_combout\);

-- Location: LCCOMB_X24_Y7_N10
\reg_blk|read_mux_1|Mux17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux17~0_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|register_9|data_out\(14)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (\reg_blk|register_8|data_out\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datab => \reg_blk|register_8|data_out\(14),
	datac => \reg_blk|register_9|data_out\(14),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	combout => \reg_blk|read_mux_1|Mux17~0_combout\);

-- Location: LCCOMB_X20_Y11_N10
\reg_blk|read_mux_1|Mux17~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux17~1_combout\ = (\reg_blk|read_mux_1|Mux17~0_combout\ & (((\reg_blk|register_11|data_out\(14)) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22))))) # (!\reg_blk|read_mux_1|Mux17~0_combout\ & 
-- (\reg_blk|register_10|data_out\(14) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_10|data_out\(14),
	datab => \reg_blk|register_11|data_out\(14),
	datac => \reg_blk|read_mux_1|Mux17~0_combout\,
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	combout => \reg_blk|read_mux_1|Mux17~1_combout\);

-- Location: LCCOMB_X22_Y11_N20
\reg_blk|read_mux_1|Mux18~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux18~7_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (\reg_blk|register_23|data_out\(13))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\reg_blk|register_19|data_out\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_23|data_out\(13),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datad => \reg_blk|register_19|data_out\(13),
	combout => \reg_blk|read_mux_1|Mux18~7_combout\);

-- Location: LCCOMB_X22_Y11_N30
\reg_blk|read_mux_1|Mux18~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux18~8_combout\ = (\reg_blk|read_mux_1|Mux18~7_combout\ & ((\reg_blk|register_31|data_out\(13)) # ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24))))) # (!\reg_blk|read_mux_1|Mux18~7_combout\ & 
-- (((\reg_blk|register_27|data_out\(13) & \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux18~7_combout\,
	datab => \reg_blk|register_31|data_out\(13),
	datac => \reg_blk|register_27|data_out\(13),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	combout => \reg_blk|read_mux_1|Mux18~8_combout\);

-- Location: LCCOMB_X21_Y9_N12
\reg_blk|read_mux_1|Mux18~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux18~17_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|register_13|data_out\(13)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & \reg_blk|register_12|data_out\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datab => \reg_blk|register_13|data_out\(13),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datad => \reg_blk|register_12|data_out\(13),
	combout => \reg_blk|read_mux_1|Mux18~17_combout\);

-- Location: LCCOMB_X19_Y9_N12
\reg_blk|read_mux_1|Mux19~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux19~2_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (((\reg_blk|register_25|data_out\(12)) # (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (\reg_blk|register_17|data_out\(12) & ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datab => \reg_blk|register_17|data_out\(12),
	datac => \reg_blk|register_25|data_out\(12),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	combout => \reg_blk|read_mux_1|Mux19~2_combout\);

-- Location: LCCOMB_X20_Y9_N20
\reg_blk|read_mux_1|Mux19~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux19~3_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\reg_blk|read_mux_1|Mux19~2_combout\ & (\reg_blk|register_29|data_out\(12))) # (!\reg_blk|read_mux_1|Mux19~2_combout\ & 
-- ((\reg_blk|register_21|data_out\(12)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\reg_blk|read_mux_1|Mux19~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datab => \reg_blk|register_29|data_out\(12),
	datac => \reg_blk|register_21|data_out\(12),
	datad => \reg_blk|read_mux_1|Mux19~2_combout\,
	combout => \reg_blk|read_mux_1|Mux19~3_combout\);

-- Location: LCCOMB_X21_Y5_N26
\reg_blk|read_mux_1|Mux20~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux20~7_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\reg_blk|register_23|data_out\(11)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\reg_blk|register_19|data_out\(11) & !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_23|data_out\(11),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datac => \reg_blk|register_19|data_out\(11),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	combout => \reg_blk|read_mux_1|Mux20~7_combout\);

-- Location: LCCOMB_X21_Y5_N10
\reg_blk|read_mux_1|Mux20~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux20~8_combout\ = (\reg_blk|read_mux_1|Mux20~7_combout\ & ((\reg_blk|register_31|data_out\(11)) # ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24))))) # (!\reg_blk|read_mux_1|Mux20~7_combout\ & 
-- (((\reg_blk|register_27|data_out\(11) & \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux20~7_combout\,
	datab => \reg_blk|register_31|data_out\(11),
	datac => \reg_blk|register_27|data_out\(11),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	combout => \reg_blk|read_mux_1|Mux20~8_combout\);

-- Location: LCCOMB_X8_Y9_N28
\reg_blk|read_mux_1|Mux21~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux21~9_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\reg_blk|register_23|data_out\(10)) # (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (\reg_blk|register_19|data_out\(10) & ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datab => \reg_blk|register_19|data_out\(10),
	datac => \reg_blk|register_23|data_out\(10),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	combout => \reg_blk|read_mux_1|Mux21~9_combout\);

-- Location: LCCOMB_X8_Y9_N0
\reg_blk|read_mux_1|Mux21~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux21~10_combout\ = (\reg_blk|read_mux_1|Mux21~9_combout\ & (((\reg_blk|register_31|data_out\(10)) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24))))) # (!\reg_blk|read_mux_1|Mux21~9_combout\ & 
-- (\reg_blk|register_27|data_out\(10) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_27|data_out\(10),
	datab => \reg_blk|read_mux_1|Mux21~9_combout\,
	datac => \reg_blk|register_31|data_out\(10),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	combout => \reg_blk|read_mux_1|Mux21~10_combout\);

-- Location: LCCOMB_X15_Y5_N10
\reg_blk|read_mux_1|Mux22~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux22~12_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (\reg_blk|register_5|data_out\(9))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|register_4|data_out\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_5|data_out\(9),
	datab => \reg_blk|register_4|data_out\(9),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	combout => \reg_blk|read_mux_1|Mux22~12_combout\);

-- Location: LCCOMB_X15_Y5_N4
\reg_blk|read_mux_1|Mux22~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux22~13_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\reg_blk|read_mux_1|Mux22~12_combout\ & ((\reg_blk|register_7|data_out\(9)))) # (!\reg_blk|read_mux_1|Mux22~12_combout\ & 
-- (\reg_blk|register_6|data_out\(9))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\reg_blk|read_mux_1|Mux22~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datab => \reg_blk|register_6|data_out\(9),
	datac => \reg_blk|register_7|data_out\(9),
	datad => \reg_blk|read_mux_1|Mux22~12_combout\,
	combout => \reg_blk|read_mux_1|Mux22~13_combout\);

-- Location: LCCOMB_X13_Y9_N12
\reg_blk|read_mux_1|Mux23~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux23~0_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22)) # ((\reg_blk|register_9|data_out\(8))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (\reg_blk|register_8|data_out\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datac => \reg_blk|register_8|data_out\(8),
	datad => \reg_blk|register_9|data_out\(8),
	combout => \reg_blk|read_mux_1|Mux23~0_combout\);

-- Location: LCCOMB_X12_Y9_N14
\reg_blk|read_mux_1|Mux23~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux23~1_combout\ = (\reg_blk|read_mux_1|Mux23~0_combout\ & ((\reg_blk|register_11|data_out\(8)) # ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22))))) # (!\reg_blk|read_mux_1|Mux23~0_combout\ & 
-- (((\reg_blk|register_10|data_out\(8) & \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_11|data_out\(8),
	datab => \reg_blk|register_10|data_out\(8),
	datac => \reg_blk|read_mux_1|Mux23~0_combout\,
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	combout => \reg_blk|read_mux_1|Mux23~1_combout\);

-- Location: LCCOMB_X15_Y1_N26
\reg_blk|read_mux_1|Mux23~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux23~9_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (\reg_blk|register_23|data_out\(8))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\reg_blk|register_19|data_out\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_23|data_out\(8),
	datab => \reg_blk|register_19|data_out\(8),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	combout => \reg_blk|read_mux_1|Mux23~9_combout\);

-- Location: LCCOMB_X18_Y7_N16
\reg_blk|read_mux_1|Mux23~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux23~17_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\reg_blk|register_14|data_out\(8)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\reg_blk|register_12|data_out\(8) & !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datab => \reg_blk|register_14|data_out\(8),
	datac => \reg_blk|register_12|data_out\(8),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	combout => \reg_blk|read_mux_1|Mux23~17_combout\);

-- Location: LCCOMB_X13_Y9_N10
\reg_blk|read_mux_1|Mux24~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux24~10_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\reg_blk|register_10|data_out\(7)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (\reg_blk|register_8|data_out\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datac => \reg_blk|register_8|data_out\(7),
	datad => \reg_blk|register_10|data_out\(7),
	combout => \reg_blk|read_mux_1|Mux24~10_combout\);

-- Location: LCCOMB_X13_Y9_N14
\reg_blk|read_mux_1|Mux25~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux25~0_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (\reg_blk|register_9|data_out\(6))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|register_8|data_out\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_9|data_out\(6),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datac => \reg_blk|register_8|data_out\(6),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	combout => \reg_blk|read_mux_1|Mux25~0_combout\);

-- Location: LCCOMB_X12_Y9_N10
\reg_blk|read_mux_1|Mux25~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux25~1_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\reg_blk|read_mux_1|Mux25~0_combout\ & (\reg_blk|register_11|data_out\(6))) # (!\reg_blk|read_mux_1|Mux25~0_combout\ & 
-- ((\reg_blk|register_10|data_out\(6)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (\reg_blk|read_mux_1|Mux25~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datab => \reg_blk|read_mux_1|Mux25~0_combout\,
	datac => \reg_blk|register_11|data_out\(6),
	datad => \reg_blk|register_10|data_out\(6),
	combout => \reg_blk|read_mux_1|Mux25~1_combout\);

-- Location: LCCOMB_X7_Y5_N20
\reg_blk|read_mux_1|Mux25~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux25~2_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (\reg_blk|register_25|data_out\(6))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\reg_blk|register_17|data_out\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_25|data_out\(6),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datad => \reg_blk|register_17|data_out\(6),
	combout => \reg_blk|read_mux_1|Mux25~2_combout\);

-- Location: LCCOMB_X7_Y5_N14
\reg_blk|read_mux_1|Mux25~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux25~3_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\reg_blk|read_mux_1|Mux25~2_combout\ & ((\reg_blk|register_29|data_out\(6)))) # (!\reg_blk|read_mux_1|Mux25~2_combout\ & 
-- (\reg_blk|register_21|data_out\(6))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\reg_blk|read_mux_1|Mux25~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_21|data_out\(6),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datac => \reg_blk|read_mux_1|Mux25~2_combout\,
	datad => \reg_blk|register_29|data_out\(6),
	combout => \reg_blk|read_mux_1|Mux25~3_combout\);

-- Location: LCCOMB_X9_Y8_N22
\reg_blk|read_mux_1|Mux25~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux25~4_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (\reg_blk|register_22|data_out\(6))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\reg_blk|register_18|data_out\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_22|data_out\(6),
	datab => \reg_blk|register_18|data_out\(6),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	combout => \reg_blk|read_mux_1|Mux25~4_combout\);

-- Location: LCCOMB_X10_Y9_N16
\reg_blk|read_mux_1|Mux25~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux25~5_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\reg_blk|read_mux_1|Mux25~4_combout\ & ((\reg_blk|register_30|data_out\(6)))) # (!\reg_blk|read_mux_1|Mux25~4_combout\ & 
-- (\reg_blk|register_26|data_out\(6))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (((\reg_blk|read_mux_1|Mux25~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_26|data_out\(6),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datac => \reg_blk|register_30|data_out\(6),
	datad => \reg_blk|read_mux_1|Mux25~4_combout\,
	combout => \reg_blk|read_mux_1|Mux25~5_combout\);

-- Location: LCCOMB_X12_Y10_N22
\reg_blk|read_mux_1|Mux25~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux25~6_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\reg_blk|register_24|data_out\(6)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (\reg_blk|register_16|data_out\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datab => \reg_blk|register_16|data_out\(6),
	datac => \reg_blk|register_24|data_out\(6),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	combout => \reg_blk|read_mux_1|Mux25~6_combout\);

-- Location: LCCOMB_X13_Y10_N26
\reg_blk|read_mux_1|Mux25~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux25~7_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\reg_blk|read_mux_1|Mux25~6_combout\ & ((\reg_blk|register_28|data_out\(6)))) # (!\reg_blk|read_mux_1|Mux25~6_combout\ & 
-- (\reg_blk|register_20|data_out\(6))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\reg_blk|read_mux_1|Mux25~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_20|data_out\(6),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datac => \reg_blk|register_28|data_out\(6),
	datad => \reg_blk|read_mux_1|Mux25~6_combout\,
	combout => \reg_blk|read_mux_1|Mux25~7_combout\);

-- Location: LCCOMB_X8_Y5_N30
\reg_blk|read_mux_1|Mux25~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux25~8_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21)) # ((\reg_blk|read_mux_1|Mux25~5_combout\)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (\reg_blk|read_mux_1|Mux25~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datac => \reg_blk|read_mux_1|Mux25~7_combout\,
	datad => \reg_blk|read_mux_1|Mux25~5_combout\,
	combout => \reg_blk|read_mux_1|Mux25~8_combout\);

-- Location: LCCOMB_X8_Y9_N14
\reg_blk|read_mux_1|Mux25~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux25~9_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\reg_blk|register_23|data_out\(6)) # (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (\reg_blk|register_19|data_out\(6) & ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datab => \reg_blk|register_19|data_out\(6),
	datac => \reg_blk|register_23|data_out\(6),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	combout => \reg_blk|read_mux_1|Mux25~9_combout\);

-- Location: LCCOMB_X9_Y9_N14
\reg_blk|read_mux_1|Mux25~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux25~10_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\reg_blk|read_mux_1|Mux25~9_combout\ & (\reg_blk|register_31|data_out\(6))) # (!\reg_blk|read_mux_1|Mux25~9_combout\ & 
-- ((\reg_blk|register_27|data_out\(6)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (((\reg_blk|read_mux_1|Mux25~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datab => \reg_blk|register_31|data_out\(6),
	datac => \reg_blk|register_27|data_out\(6),
	datad => \reg_blk|read_mux_1|Mux25~9_combout\,
	combout => \reg_blk|read_mux_1|Mux25~10_combout\);

-- Location: LCCOMB_X8_Y5_N12
\reg_blk|read_mux_1|Mux25~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux25~11_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|read_mux_1|Mux25~8_combout\ & ((\reg_blk|read_mux_1|Mux25~10_combout\))) # (!\reg_blk|read_mux_1|Mux25~8_combout\ & 
-- (\reg_blk|read_mux_1|Mux25~3_combout\)))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (((\reg_blk|read_mux_1|Mux25~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux25~3_combout\,
	datab => \reg_blk|read_mux_1|Mux25~10_combout\,
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datad => \reg_blk|read_mux_1|Mux25~8_combout\,
	combout => \reg_blk|read_mux_1|Mux25~11_combout\);

-- Location: LCCOMB_X9_Y10_N20
\reg_blk|read_mux_1|Mux26~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux26~0_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\reg_blk|register_22|data_out\(5)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & \reg_blk|register_18|data_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datab => \reg_blk|register_22|data_out\(5),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datad => \reg_blk|register_18|data_out\(5),
	combout => \reg_blk|read_mux_1|Mux26~0_combout\);

-- Location: LCCOMB_X9_Y7_N20
\reg_blk|read_mux_1|Mux26~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux26~17_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (((\reg_blk|register_13|data_out\(5)) # (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (\reg_blk|register_12|data_out\(5) & ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_12|data_out\(5),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datac => \reg_blk|register_13|data_out\(5),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	combout => \reg_blk|read_mux_1|Mux26~17_combout\);

-- Location: LCCOMB_X18_Y7_N14
\reg_blk|read_mux_1|Mux26~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux26~18_combout\ = (\reg_blk|read_mux_1|Mux26~17_combout\ & ((\reg_blk|register_15|data_out\(5)) # ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22))))) # (!\reg_blk|read_mux_1|Mux26~17_combout\ & 
-- (((\reg_blk|register_14|data_out\(5) & \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_15|data_out\(5),
	datab => \reg_blk|read_mux_1|Mux26~17_combout\,
	datac => \reg_blk|register_14|data_out\(5),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	combout => \reg_blk|read_mux_1|Mux26~18_combout\);

-- Location: LCCOMB_X9_Y11_N12
\reg_blk|read_mux_1|Mux27~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux27~2_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\reg_blk|register_25|data_out\(4)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & \reg_blk|register_17|data_out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datab => \reg_blk|register_25|data_out\(4),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datad => \reg_blk|register_17|data_out\(4),
	combout => \reg_blk|read_mux_1|Mux27~2_combout\);

-- Location: LCCOMB_X9_Y7_N0
\reg_blk|read_mux_1|Mux27~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux27~17_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (\reg_blk|register_14|data_out\(4))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\reg_blk|register_12|data_out\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datab => \reg_blk|register_14|data_out\(4),
	datac => \reg_blk|register_12|data_out\(4),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	combout => \reg_blk|read_mux_1|Mux27~17_combout\);

-- Location: LCCOMB_X9_Y7_N12
\reg_blk|read_mux_1|Mux27~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux27~18_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|read_mux_1|Mux27~17_combout\ & (\reg_blk|register_15|data_out\(4))) # (!\reg_blk|read_mux_1|Mux27~17_combout\ & 
-- ((\reg_blk|register_13|data_out\(4)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (((\reg_blk|read_mux_1|Mux27~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datab => \reg_blk|register_15|data_out\(4),
	datac => \reg_blk|register_13|data_out\(4),
	datad => \reg_blk|read_mux_1|Mux27~17_combout\,
	combout => \reg_blk|read_mux_1|Mux27~18_combout\);

-- Location: LCCOMB_X10_Y6_N10
\reg_blk|read_mux_1|Mux28~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux28~2_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23)) # ((\reg_blk|register_25|data_out\(3))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\reg_blk|register_17|data_out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datac => \reg_blk|register_25|data_out\(3),
	datad => \reg_blk|register_17|data_out\(3),
	combout => \reg_blk|read_mux_1|Mux28~2_combout\);

-- Location: LCCOMB_X12_Y10_N10
\reg_blk|read_mux_1|Mux28~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux28~4_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\reg_blk|register_24|data_out\(3)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (\reg_blk|register_16|data_out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datab => \reg_blk|register_16|data_out\(3),
	datac => \reg_blk|register_24|data_out\(3),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	combout => \reg_blk|read_mux_1|Mux28~4_combout\);

-- Location: LCCOMB_X8_Y8_N30
\reg_blk|read_mux_1|Mux28~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux28~10_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\reg_blk|register_10|data_out\(3)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (\reg_blk|register_8|data_out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datac => \reg_blk|register_8|data_out\(3),
	datad => \reg_blk|register_10|data_out\(3),
	combout => \reg_blk|read_mux_1|Mux28~10_combout\);

-- Location: LCCOMB_X8_Y8_N22
\reg_blk|read_mux_1|Mux28~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux28~11_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|read_mux_1|Mux28~10_combout\ & (\reg_blk|register_11|data_out\(3))) # (!\reg_blk|read_mux_1|Mux28~10_combout\ & 
-- ((\reg_blk|register_9|data_out\(3)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (((\reg_blk|read_mux_1|Mux28~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datab => \reg_blk|register_11|data_out\(3),
	datac => \reg_blk|register_9|data_out\(3),
	datad => \reg_blk|read_mux_1|Mux28~10_combout\,
	combout => \reg_blk|read_mux_1|Mux28~11_combout\);

-- Location: LCCOMB_X9_Y7_N8
\reg_blk|read_mux_1|Mux28~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux28~17_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (\reg_blk|register_13|data_out\(3))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|register_12|data_out\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datac => \reg_blk|register_13|data_out\(3),
	datad => \reg_blk|register_12|data_out\(3),
	combout => \reg_blk|read_mux_1|Mux28~17_combout\);

-- Location: LCCOMB_X13_Y5_N0
\reg_blk|read_mux_1|Mux28~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux28~18_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\reg_blk|read_mux_1|Mux28~17_combout\ & (\reg_blk|register_15|data_out\(3))) # (!\reg_blk|read_mux_1|Mux28~17_combout\ & 
-- ((\reg_blk|register_14|data_out\(3)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\reg_blk|read_mux_1|Mux28~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_15|data_out\(3),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datac => \reg_blk|register_14|data_out\(3),
	datad => \reg_blk|read_mux_1|Mux28~17_combout\,
	combout => \reg_blk|read_mux_1|Mux28~18_combout\);

-- Location: LCCOMB_X8_Y9_N20
\reg_blk|read_mux_1|Mux29~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux29~9_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24)) # ((\reg_blk|register_23|data_out\(2))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\reg_blk|register_19|data_out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datac => \reg_blk|register_23|data_out\(2),
	datad => \reg_blk|register_19|data_out\(2),
	combout => \reg_blk|read_mux_1|Mux29~9_combout\);

-- Location: LCCOMB_X21_Y2_N6
\alu|func_mux_unit|Mux1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux1~3_combout\ = (\alu|func_mux_unit|Mux6~2_combout\) # ((\reg_blk|read_mux_1|Mux1~19_combout\ & (\controller|ctrl_alu_op[0]~2_combout\ & \alu|func_mux_unit|Mux6~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux1~19_combout\,
	datab => \alu|func_mux_unit|Mux6~2_combout\,
	datac => \controller|ctrl_alu_op[0]~2_combout\,
	datad => \alu|func_mux_unit|Mux6~3_combout\,
	combout => \alu|func_mux_unit|Mux1~3_combout\);

-- Location: LCCOMB_X19_Y7_N12
\alu|func_mux_unit|Mux4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux4~2_combout\ = (\reg_blk|read_mux_1|Mux4~19_combout\) # ((\controller|Equal6~1_combout\ & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(15)))) # (!\controller|Equal6~1_combout\ & 
-- (\reg_blk|read_mux_2|Mux4~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux4~19_combout\,
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(15),
	datac => \reg_blk|read_mux_1|Mux4~19_combout\,
	datad => \controller|Equal6~1_combout\,
	combout => \alu|func_mux_unit|Mux4~2_combout\);

-- Location: LCCOMB_X20_Y4_N2
\alu|func_mux_unit|Mux3~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux3~1_combout\ = (\alu_source_mux|output[28]~67_combout\ & (\controller|ctrl_alu_op[0]~2_combout\ & (\reg_blk|read_mux_1|Mux3~19_combout\ & \alu|func_mux_unit|Mux6~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_source_mux|output[28]~67_combout\,
	datab => \controller|ctrl_alu_op[0]~2_combout\,
	datac => \reg_blk|read_mux_1|Mux3~19_combout\,
	datad => \alu|func_mux_unit|Mux6~3_combout\,
	combout => \alu|func_mux_unit|Mux3~1_combout\);

-- Location: LCCOMB_X12_Y7_N30
\alu|func_mux_unit|Mux2~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux2~2_combout\ = (\alu_source_mux|output[29]~66_combout\ & (((\alu|func_mux_unit|Mux2~6_combout\)))) # (!\alu_source_mux|output[29]~66_combout\ & (((\reg_blk|read_mux_1|Mux2~19_combout\ & \alu|func_mux_unit|Mux6~2_combout\)) # 
-- (!\alu|func_mux_unit|Mux2~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux2~19_combout\,
	datab => \alu|func_mux_unit|Mux6~2_combout\,
	datac => \alu_source_mux|output[29]~66_combout\,
	datad => \alu|func_mux_unit|Mux2~6_combout\,
	combout => \alu|func_mux_unit|Mux2~2_combout\);

-- Location: LCCOMB_X22_Y4_N24
\alu|func_mux_unit|Mux18~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux18~2_combout\ = (\alu|func_mux_unit|Mux18~4_combout\) # ((\alu|func_mux_unit|Mux6~2_combout\ & ((\reg_blk|read_mux_1|Mux18~19_combout\) # (\alu_source_mux|output[13]~82_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux18~19_combout\,
	datab => \alu|func_mux_unit|Mux6~2_combout\,
	datac => \alu|func_mux_unit|Mux18~4_combout\,
	datad => \alu_source_mux|output[13]~82_combout\,
	combout => \alu|func_mux_unit|Mux18~2_combout\);

-- Location: LCCOMB_X15_Y4_N26
\alu|Equal0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Equal0~9_combout\ = (!\alu|func_mux_unit|Mux23~2_combout\ & (!\alu|func_mux_unit|Mux24~2_combout\ & (!\alu|func_mux_unit|Mux22~2_combout\ & !\alu|func_mux_unit|Mux21~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|func_mux_unit|Mux23~2_combout\,
	datab => \alu|func_mux_unit|Mux24~2_combout\,
	datac => \alu|func_mux_unit|Mux22~2_combout\,
	datad => \alu|func_mux_unit|Mux21~2_combout\,
	combout => \alu|Equal0~9_combout\);

-- Location: LCCOMB_X18_Y6_N4
\breq_adder|bit_1|xor_2|output~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \breq_adder|bit_1|xor_2|output~0_combout\ = \pc_register|data_out\(1) $ (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(1) $ (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(0)) # (\pc_register|data_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc_register|data_out\(1),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(0),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(1),
	datad => \pc_register|data_out\(0),
	combout => \breq_adder|bit_1|xor_2|output~0_combout\);

-- Location: LCCOMB_X18_Y6_N20
\pc_adder|bit_2|xor_2|output\ : cycloneii_lcell_comb
-- Equation(s):
-- \pc_adder|bit_2|xor_2|output~combout\ = \pc_register|data_out\(2) $ (((\pc_register|data_out\(1) & \pc_register|data_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc_register|data_out\(2),
	datab => \pc_register|data_out\(1),
	datad => \pc_register|data_out\(0),
	combout => \pc_adder|bit_2|xor_2|output~combout\);

-- Location: LCCOMB_X24_Y6_N20
\breq_adder|bit_3|xor_2|output\ : cycloneii_lcell_comb
-- Equation(s):
-- \breq_adder|bit_3|xor_2|output~combout\ = \pc_adder|bit_2|and_2|output~combout\ $ (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(3) $ (\pc_register|data_out\(3) $ (\breq_adder|bit_2|or_1|output~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc_adder|bit_2|and_2|output~combout\,
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(3),
	datac => \pc_register|data_out\(3),
	datad => \breq_adder|bit_2|or_1|output~0_combout\,
	combout => \breq_adder|bit_3|xor_2|output~combout\);

-- Location: LCCOMB_X20_Y6_N14
\pc_adder|bit_4|xor_2|output\ : cycloneii_lcell_comb
-- Equation(s):
-- \pc_adder|bit_4|xor_2|output~combout\ = \pc_adder|bit_3|and_2|output~combout\ $ (\pc_register|data_out\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pc_adder|bit_3|and_2|output~combout\,
	datad => \pc_register|data_out\(4),
	combout => \pc_adder|bit_4|xor_2|output~combout\);

-- Location: LCCOMB_X20_Y6_N6
\breq_adder|bit_5|xor_2|output\ : cycloneii_lcell_comb
-- Equation(s):
-- \breq_adder|bit_5|xor_2|output~combout\ = \pc_adder|bit_4|and_2|output~combout\ $ (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(5) $ (\pc_register|data_out\(5) $ (\breq_adder|bit_4|or_1|output~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc_adder|bit_4|and_2|output~combout\,
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(5),
	datac => \pc_register|data_out\(5),
	datad => \breq_adder|bit_4|or_1|output~0_combout\,
	combout => \breq_adder|bit_5|xor_2|output~combout\);

-- Location: LCCOMB_X24_Y6_N30
\breq_adder|bit_6|xor_2|output\ : cycloneii_lcell_comb
-- Equation(s):
-- \breq_adder|bit_6|xor_2|output~combout\ = \pc_register|data_out\(6) $ (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(6) $ (\pc_adder|bit_5|and_2|output~combout\ $ (\breq_adder|bit_5|or_1|output~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc_register|data_out\(6),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(6),
	datac => \pc_adder|bit_5|and_2|output~combout\,
	datad => \breq_adder|bit_5|or_1|output~0_combout\,
	combout => \breq_adder|bit_6|xor_2|output~combout\);

-- Location: LCCOMB_X21_Y6_N28
\pc_adder|bit_7|xor_2|output\ : cycloneii_lcell_comb
-- Equation(s):
-- \pc_adder|bit_7|xor_2|output~combout\ = \pc_adder|bit_6|and_2|output~combout\ $ (\pc_register|data_out\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pc_adder|bit_6|and_2|output~combout\,
	datac => \pc_register|data_out\(7),
	combout => \pc_adder|bit_7|xor_2|output~combout\);

-- Location: LCCOMB_X24_Y6_N4
\breq_adder|bit_8|xor_2|output\ : cycloneii_lcell_comb
-- Equation(s):
-- \breq_adder|bit_8|xor_2|output~combout\ = \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(8) $ (\pc_register|data_out\(8) $ (\pc_adder|bit_7|and_2|output~combout\ $ (\breq_adder|bit_7|or_1|output~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(8),
	datab => \pc_register|data_out\(8),
	datac => \pc_adder|bit_7|and_2|output~combout\,
	datad => \breq_adder|bit_7|or_1|output~0_combout\,
	combout => \breq_adder|bit_8|xor_2|output~combout\);

-- Location: LCCOMB_X12_Y8_N26
\controller|Equal7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \controller|Equal7~0_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(29) & (\controller|Equal6~0_combout\ & \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(29),
	datab => \controller|Equal6~0_combout\,
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31),
	combout => \controller|Equal7~0_combout\);

-- Location: LCCOMB_X17_Y3_N0
\alu_source_mux|output[28]~67\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu_source_mux|output[28]~67_combout\ = (\controller|Equal6~0_combout\ & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31) & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(15))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31) & ((\reg_blk|read_mux_2|Mux3~19_combout\))))) # (!\controller|Equal6~0_combout\ & (((\reg_blk|read_mux_2|Mux3~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(15),
	datab => \controller|Equal6~0_combout\,
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31),
	datad => \reg_blk|read_mux_2|Mux3~19_combout\,
	combout => \alu_source_mux|output[28]~67_combout\);

-- Location: LCCOMB_X10_Y6_N22
\alu_source_mux|output[20]~75\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu_source_mux|output[20]~75_combout\ = (\controller|Equal6~0_combout\ & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31) & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(15))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31) & ((\reg_blk|read_mux_2|Mux11~19_combout\))))) # (!\controller|Equal6~0_combout\ & (((\reg_blk|read_mux_2|Mux11~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|Equal6~0_combout\,
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(15),
	datad => \reg_blk|read_mux_2|Mux11~19_combout\,
	combout => \alu_source_mux|output[20]~75_combout\);

-- Location: LCCOMB_X14_Y6_N6
\alu|func_mux_unit|Mux27~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux27~3_combout\ = (\controller|ctrl_alu_op[1]~4_combout\ & (!\controller|ctrl_alu_op[2]~5_combout\ & (\alu_source_mux|output[4]~91_combout\ & \reg_blk|read_mux_1|Mux27~19_combout\))) # (!\controller|ctrl_alu_op[1]~4_combout\ & 
-- (\controller|ctrl_alu_op[2]~5_combout\ $ (\alu_source_mux|output[4]~91_combout\ $ (\reg_blk|read_mux_1|Mux27~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100100000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ctrl_alu_op[2]~5_combout\,
	datab => \alu_source_mux|output[4]~91_combout\,
	datac => \controller|ctrl_alu_op[1]~4_combout\,
	datad => \reg_blk|read_mux_1|Mux27~19_combout\,
	combout => \alu|func_mux_unit|Mux27~3_combout\);

-- Location: LCCOMB_X14_Y6_N10
\alu|func_mux_unit|Mux26~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux26~3_combout\ = (\controller|ctrl_alu_op[1]~4_combout\ & (\reg_blk|read_mux_1|Mux26~19_combout\ & (\alu_source_mux|output[5]~90_combout\ & !\controller|ctrl_alu_op[2]~5_combout\))) # (!\controller|ctrl_alu_op[1]~4_combout\ & 
-- (\reg_blk|read_mux_1|Mux26~19_combout\ $ (\alu_source_mux|output[5]~90_combout\ $ (\controller|ctrl_alu_op[2]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000110010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ctrl_alu_op[1]~4_combout\,
	datab => \reg_blk|read_mux_1|Mux26~19_combout\,
	datac => \alu_source_mux|output[5]~90_combout\,
	datad => \controller|ctrl_alu_op[2]~5_combout\,
	combout => \alu|func_mux_unit|Mux26~3_combout\);

-- Location: LCCOMB_X22_Y4_N4
\alu|func_mux_unit|Mux18~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux18~3_combout\ = (\controller|ctrl_alu_op[1]~4_combout\ & (\reg_blk|read_mux_1|Mux18~19_combout\ & (!\controller|ctrl_alu_op[2]~5_combout\ & \alu_source_mux|output[13]~82_combout\))) # (!\controller|ctrl_alu_op[1]~4_combout\ & 
-- (\reg_blk|read_mux_1|Mux18~19_combout\ $ (\controller|ctrl_alu_op[2]~5_combout\ $ (\alu_source_mux|output[13]~82_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100100010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux18~19_combout\,
	datab => \controller|ctrl_alu_op[1]~4_combout\,
	datac => \controller|ctrl_alu_op[2]~5_combout\,
	datad => \alu_source_mux|output[13]~82_combout\,
	combout => \alu|func_mux_unit|Mux18~3_combout\);

-- Location: LCCOMB_X22_Y4_N14
\alu|func_mux_unit|Mux18~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux18~4_combout\ = (\controller|ctrl_alu_op[0]~2_combout\ & (\alu|func_mux_unit|Mux18~3_combout\ $ (((!\controller|ctrl_alu_op[1]~4_combout\ & \alu|addsub_unit|addder|bit_12|or_1|output~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ctrl_alu_op[1]~4_combout\,
	datab => \controller|ctrl_alu_op[0]~2_combout\,
	datac => \alu|func_mux_unit|Mux18~3_combout\,
	datad => \alu|addsub_unit|addder|bit_12|or_1|output~0_combout\,
	combout => \alu|func_mux_unit|Mux18~4_combout\);

-- Location: LCCOMB_X15_Y7_N20
\alu|func_mux_unit|Mux12~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux12~3_combout\ = (\controller|ctrl_alu_op[1]~4_combout\ & (!\controller|ctrl_alu_op[2]~5_combout\ & (\reg_blk|read_mux_1|Mux12~19_combout\ & \alu_source_mux|output[19]~76_combout\))) # (!\controller|ctrl_alu_op[1]~4_combout\ & 
-- (\controller|ctrl_alu_op[2]~5_combout\ $ (\reg_blk|read_mux_1|Mux12~19_combout\ $ (\alu_source_mux|output[19]~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000100010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ctrl_alu_op[1]~4_combout\,
	datab => \controller|ctrl_alu_op[2]~5_combout\,
	datac => \reg_blk|read_mux_1|Mux12~19_combout\,
	datad => \alu_source_mux|output[19]~76_combout\,
	combout => \alu|func_mux_unit|Mux12~3_combout\);

-- Location: LCCOMB_X12_Y7_N12
\alu|func_mux_unit|Mux15~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux15~3_combout\ = (\controller|ctrl_alu_op[1]~4_combout\ & (!\controller|ctrl_alu_op[2]~5_combout\ & (\reg_blk|read_mux_1|Mux15~19_combout\ & \alu_source_mux|output[16]~79_combout\))) # (!\controller|ctrl_alu_op[1]~4_combout\ & 
-- (\controller|ctrl_alu_op[2]~5_combout\ $ (\reg_blk|read_mux_1|Mux15~19_combout\ $ (\alu_source_mux|output[16]~79_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100100000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ctrl_alu_op[2]~5_combout\,
	datab => \reg_blk|read_mux_1|Mux15~19_combout\,
	datac => \controller|ctrl_alu_op[1]~4_combout\,
	datad => \alu_source_mux|output[16]~79_combout\,
	combout => \alu|func_mux_unit|Mux15~3_combout\);

-- Location: LCCOMB_X12_Y7_N10
\alu|func_mux_unit|Mux15~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux15~4_combout\ = (\controller|ctrl_alu_op[0]~2_combout\ & (\alu|func_mux_unit|Mux15~3_combout\ $ (((\alu|addsub_unit|addder|bit_15|or_1|output~0_combout\ & !\controller|ctrl_alu_op[1]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ctrl_alu_op[0]~2_combout\,
	datab => \alu|addsub_unit|addder|bit_15|or_1|output~0_combout\,
	datac => \controller|ctrl_alu_op[1]~4_combout\,
	datad => \alu|func_mux_unit|Mux15~3_combout\,
	combout => \alu|func_mux_unit|Mux15~4_combout\);

-- Location: LCCOMB_X17_Y6_N4
\alu|func_mux_unit|Mux11~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux11~3_combout\ = (\controller|ctrl_alu_op[1]~4_combout\ & (\reg_blk|read_mux_1|Mux11~19_combout\ & (\alu_source_mux|output[20]~75_combout\ & !\controller|ctrl_alu_op[2]~5_combout\))) # (!\controller|ctrl_alu_op[1]~4_combout\ & 
-- (\reg_blk|read_mux_1|Mux11~19_combout\ $ (\alu_source_mux|output[20]~75_combout\ $ (\controller|ctrl_alu_op[2]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000110010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ctrl_alu_op[1]~4_combout\,
	datab => \reg_blk|read_mux_1|Mux11~19_combout\,
	datac => \alu_source_mux|output[20]~75_combout\,
	datad => \controller|ctrl_alu_op[2]~5_combout\,
	combout => \alu|func_mux_unit|Mux11~3_combout\);

-- Location: LCCOMB_X15_Y8_N4
\alu|func_mux_unit|Mux5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux5~3_combout\ = (\controller|ctrl_alu_op[1]~4_combout\ & (\reg_blk|read_mux_1|Mux5~19_combout\ & (!\controller|ctrl_alu_op[2]~5_combout\ & \alu_source_mux|output[26]~69_combout\))) # (!\controller|ctrl_alu_op[1]~4_combout\ & 
-- (\reg_blk|read_mux_1|Mux5~19_combout\ $ (\controller|ctrl_alu_op[2]~5_combout\ $ (\alu_source_mux|output[26]~69_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100100010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux5~19_combout\,
	datab => \controller|ctrl_alu_op[1]~4_combout\,
	datac => \controller|ctrl_alu_op[2]~5_combout\,
	datad => \alu_source_mux|output[26]~69_combout\,
	combout => \alu|func_mux_unit|Mux5~3_combout\);

-- Location: LCCOMB_X19_Y7_N28
\alu|func_mux_unit|Mux6~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux6~5_combout\ = (\controller|ctrl_alu_op[1]~4_combout\ & (!\controller|ctrl_alu_op[2]~5_combout\ & (\alu_source_mux|output[25]~70_combout\ & \reg_blk|read_mux_1|Mux6~19_combout\))) # (!\controller|ctrl_alu_op[1]~4_combout\ & 
-- (\controller|ctrl_alu_op[2]~5_combout\ $ (\alu_source_mux|output[25]~70_combout\ $ (\reg_blk|read_mux_1|Mux6~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100100000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ctrl_alu_op[2]~5_combout\,
	datab => \alu_source_mux|output[25]~70_combout\,
	datac => \controller|ctrl_alu_op[1]~4_combout\,
	datad => \reg_blk|read_mux_1|Mux6~19_combout\,
	combout => \alu|func_mux_unit|Mux6~5_combout\);

-- Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\clk4~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_clk4,
	combout => \clk4~combout\);

-- Location: CLKCTRL_G2
\clk4~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk4~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk4~clkctrl_outclk\);

-- Location: LCCOMB_X12_Y5_N10
\reg_blk|register_12|data_out[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_12|data_out[0]~feeder_combout\ = \regblk_data_in_mux|output[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[0]~0_combout\,
	combout => \reg_blk|register_12|data_out[0]~feeder_combout\);

-- Location: LCCOMB_X12_Y3_N20
\reg_blk|register_22|data_out[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_22|data_out[2]~feeder_combout\ = \regblk_data_in_mux|output[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[2]~2_combout\,
	combout => \reg_blk|register_22|data_out[2]~feeder_combout\);

-- Location: LCCOMB_X10_Y8_N28
\reg_blk|register_10|data_out[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_10|data_out[3]~feeder_combout\ = \regblk_data_in_mux|output[3]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[3]~3_combout\,
	combout => \reg_blk|register_10|data_out[3]~feeder_combout\);

-- Location: LCCOMB_X12_Y4_N8
\reg_blk|register_15|data_out[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_15|data_out[4]~feeder_combout\ = \regblk_data_in_mux|output[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[4]~4_combout\,
	combout => \reg_blk|register_15|data_out[4]~feeder_combout\);

-- Location: LCCOMB_X14_Y10_N12
\reg_blk|register_23|data_out[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_23|data_out[5]~feeder_combout\ = \regblk_data_in_mux|output[5]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[5]~5_combout\,
	combout => \reg_blk|register_23|data_out[5]~feeder_combout\);

-- Location: LCCOMB_X9_Y10_N30
\reg_blk|register_22|data_out[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_22|data_out[5]~feeder_combout\ = \regblk_data_in_mux|output[5]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[5]~5_combout\,
	combout => \reg_blk|register_22|data_out[5]~feeder_combout\);

-- Location: LCCOMB_X9_Y8_N6
\reg_blk|register_22|data_out[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_22|data_out[6]~feeder_combout\ = \regblk_data_in_mux|output[6]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[6]~6_combout\,
	combout => \reg_blk|register_22|data_out[6]~feeder_combout\);

-- Location: LCCOMB_X9_Y8_N8
\reg_blk|register_18|data_out[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_18|data_out[6]~feeder_combout\ = \regblk_data_in_mux|output[6]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[6]~6_combout\,
	combout => \reg_blk|register_18|data_out[6]~feeder_combout\);

-- Location: LCCOMB_X10_Y11_N20
\reg_blk|register_6|data_out[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_6|data_out[6]~feeder_combout\ = \regblk_data_in_mux|output[6]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[6]~6_combout\,
	combout => \reg_blk|register_6|data_out[6]~feeder_combout\);

-- Location: LCCOMB_X9_Y9_N12
\reg_blk|register_19|data_out[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_19|data_out[6]~feeder_combout\ = \regblk_data_in_mux|output[6]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[6]~6_combout\,
	combout => \reg_blk|register_19|data_out[6]~feeder_combout\);

-- Location: LCCOMB_X15_Y10_N24
\reg_blk|register_20|data_out[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_20|data_out[7]~feeder_combout\ = \regblk_data_in_mux|output[7]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[7]~7_combout\,
	combout => \reg_blk|register_20|data_out[7]~feeder_combout\);

-- Location: LCCOMB_X12_Y11_N20
\reg_blk|register_7|data_out[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_7|data_out[7]~feeder_combout\ = \regblk_data_in_mux|output[7]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[7]~7_combout\,
	combout => \reg_blk|register_7|data_out[7]~feeder_combout\);

-- Location: LCCOMB_X22_Y5_N4
\reg_blk|register_26|data_out[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_26|data_out[7]~feeder_combout\ = \regblk_data_in_mux|output[7]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[7]~7_combout\,
	combout => \reg_blk|register_26|data_out[7]~feeder_combout\);

-- Location: LCCOMB_X8_Y10_N12
\reg_blk|register_21|data_out[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_21|data_out[7]~feeder_combout\ = \regblk_data_in_mux|output[7]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[7]~7_combout\,
	combout => \reg_blk|register_21|data_out[7]~feeder_combout\);

-- Location: LCCOMB_X21_Y3_N20
\reg_blk|register_21|data_out[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_21|data_out[8]~feeder_combout\ = \regblk_data_in_mux|output[8]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[8]~8_combout\,
	combout => \reg_blk|register_21|data_out[8]~feeder_combout\);

-- Location: LCCOMB_X9_Y8_N10
\reg_blk|register_22|data_out[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_22|data_out[8]~feeder_combout\ = \regblk_data_in_mux|output[8]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[8]~8_combout\,
	combout => \reg_blk|register_22|data_out[8]~feeder_combout\);

-- Location: LCCOMB_X18_Y6_N16
\reg_blk|register_6|data_out[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_6|data_out[9]~feeder_combout\ = \regblk_data_in_mux|output[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[9]~9_combout\,
	combout => \reg_blk|register_6|data_out[9]~feeder_combout\);

-- Location: LCCOMB_X25_Y9_N24
\reg_blk|register_22|data_out[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_22|data_out[10]~feeder_combout\ = \regblk_data_in_mux|output[10]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[10]~10_combout\,
	combout => \reg_blk|register_22|data_out[10]~feeder_combout\);

-- Location: LCCOMB_X7_Y9_N30
\reg_blk|register_19|data_out[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_19|data_out[10]~feeder_combout\ = \regblk_data_in_mux|output[10]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[10]~10_combout\,
	combout => \reg_blk|register_19|data_out[10]~feeder_combout\);

-- Location: LCCOMB_X22_Y1_N12
\reg_blk|register_31|data_out[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_31|data_out[11]~feeder_combout\ = \regblk_data_in_mux|output[11]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[11]~11_combout\,
	combout => \reg_blk|register_31|data_out[11]~feeder_combout\);

-- Location: LCCOMB_X21_Y1_N10
\reg_blk|register_12|data_out[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_12|data_out[11]~feeder_combout\ = \regblk_data_in_mux|output[11]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[11]~11_combout\,
	combout => \reg_blk|register_12|data_out[11]~feeder_combout\);

-- Location: LCCOMB_X21_Y1_N12
\reg_blk|register_23|data_out[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_23|data_out[11]~feeder_combout\ = \regblk_data_in_mux|output[11]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[11]~11_combout\,
	combout => \reg_blk|register_23|data_out[11]~feeder_combout\);

-- Location: LCCOMB_X25_Y9_N20
\reg_blk|register_18|data_out[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_18|data_out[12]~feeder_combout\ = \regblk_data_in_mux|output[12]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[12]~12_combout\,
	combout => \reg_blk|register_18|data_out[12]~feeder_combout\);

-- Location: LCCOMB_X22_Y11_N10
\reg_blk|register_31|data_out[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_31|data_out[12]~feeder_combout\ = \regblk_data_in_mux|output[12]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[12]~12_combout\,
	combout => \reg_blk|register_31|data_out[12]~feeder_combout\);

-- Location: LCCOMB_X21_Y5_N18
\reg_blk|register_19|data_out[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_19|data_out[12]~feeder_combout\ = \regblk_data_in_mux|output[12]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[12]~12_combout\,
	combout => \reg_blk|register_19|data_out[12]~feeder_combout\);

-- Location: LCCOMB_X21_Y8_N12
\reg_blk|register_2|data_out[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_2|data_out[12]~feeder_combout\ = \regblk_data_in_mux|output[12]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[12]~12_combout\,
	combout => \reg_blk|register_2|data_out[12]~feeder_combout\);

-- Location: LCCOMB_X22_Y12_N8
\reg_blk|register_8|data_out[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_8|data_out[13]~feeder_combout\ = \regblk_data_in_mux|output[13]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[13]~13_combout\,
	combout => \reg_blk|register_8|data_out[13]~feeder_combout\);

-- Location: LCCOMB_X21_Y8_N24
\reg_blk|register_2|data_out[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_2|data_out[13]~feeder_combout\ = \regblk_data_in_mux|output[13]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[13]~13_combout\,
	combout => \reg_blk|register_2|data_out[13]~feeder_combout\);

-- Location: LCCOMB_X20_Y10_N28
\reg_blk|register_18|data_out[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_18|data_out[13]~feeder_combout\ = \regblk_data_in_mux|output[13]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[13]~13_combout\,
	combout => \reg_blk|register_18|data_out[13]~feeder_combout\);

-- Location: LCCOMB_X18_Y11_N16
\reg_blk|register_26|data_out[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_26|data_out[13]~feeder_combout\ = \regblk_data_in_mux|output[13]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[13]~13_combout\,
	combout => \reg_blk|register_26|data_out[13]~feeder_combout\);

-- Location: LCCOMB_X22_Y9_N12
\reg_blk|register_13|data_out[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_13|data_out[13]~feeder_combout\ = \regblk_data_in_mux|output[13]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[13]~13_combout\,
	combout => \reg_blk|register_13|data_out[13]~feeder_combout\);

-- Location: LCCOMB_X25_Y8_N30
\reg_blk|register_5|data_out[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_5|data_out[13]~feeder_combout\ = \regblk_data_in_mux|output[13]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[13]~13_combout\,
	combout => \reg_blk|register_5|data_out[13]~feeder_combout\);

-- Location: LCCOMB_X22_Y8_N16
\reg_blk|register_7|data_out[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_7|data_out[15]~feeder_combout\ = \regblk_data_in_mux|output[15]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[15]~15_combout\,
	combout => \reg_blk|register_7|data_out[15]~feeder_combout\);

-- Location: LCCOMB_X20_Y11_N28
\reg_blk|register_10|data_out[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_10|data_out[15]~feeder_combout\ = \regblk_data_in_mux|output[15]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[15]~15_combout\,
	combout => \reg_blk|register_10|data_out[15]~feeder_combout\);

-- Location: LCCOMB_X15_Y11_N24
\reg_blk|register_23|data_out[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_23|data_out[15]~feeder_combout\ = \regblk_data_in_mux|output[15]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[15]~15_combout\,
	combout => \reg_blk|register_23|data_out[15]~feeder_combout\);

-- Location: LCCOMB_X14_Y11_N20
\reg_blk|register_27|data_out[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_27|data_out[15]~feeder_combout\ = \regblk_data_in_mux|output[15]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[15]~15_combout\,
	combout => \reg_blk|register_27|data_out[15]~feeder_combout\);

-- Location: LCCOMB_X24_Y4_N20
\reg_blk|register_21|data_out[17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_21|data_out[17]~feeder_combout\ = \regblk_data_in_mux|output[17]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[17]~17_combout\,
	combout => \reg_blk|register_21|data_out[17]~feeder_combout\);

-- Location: LCCOMB_X15_Y7_N16
\reg_blk|register_8|data_out[17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_8|data_out[17]~feeder_combout\ = \regblk_data_in_mux|output[17]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[17]~17_combout\,
	combout => \reg_blk|register_8|data_out[17]~feeder_combout\);

-- Location: LCCOMB_X18_Y8_N10
\reg_blk|register_3|data_out[17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_3|data_out[17]~feeder_combout\ = \regblk_data_in_mux|output[17]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[17]~17_combout\,
	combout => \reg_blk|register_3|data_out[17]~feeder_combout\);

-- Location: LCCOMB_X17_Y3_N28
\reg_blk|register_10|data_out[18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_10|data_out[18]~feeder_combout\ = \regblk_data_in_mux|output[18]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[18]~18_combout\,
	combout => \reg_blk|register_10|data_out[18]~feeder_combout\);

-- Location: LCCOMB_X20_Y5_N24
\reg_blk|register_5|data_out[18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_5|data_out[18]~feeder_combout\ = \regblk_data_in_mux|output[18]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[18]~18_combout\,
	combout => \reg_blk|register_5|data_out[18]~feeder_combout\);

-- Location: LCCOMB_X14_Y1_N6
\reg_blk|register_2|data_out[18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_2|data_out[18]~feeder_combout\ = \regblk_data_in_mux|output[18]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[18]~18_combout\,
	combout => \reg_blk|register_2|data_out[18]~feeder_combout\);

-- Location: LCCOMB_X25_Y7_N6
\reg_blk|register_28|data_out[18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_28|data_out[18]~feeder_combout\ = \regblk_data_in_mux|output[18]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[18]~18_combout\,
	combout => \reg_blk|register_28|data_out[18]~feeder_combout\);

-- Location: LCCOMB_X19_Y11_N14
\reg_blk|register_6|data_out[19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_6|data_out[19]~feeder_combout\ = \regblk_data_in_mux|output[19]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[19]~19_combout\,
	combout => \reg_blk|register_6|data_out[19]~feeder_combout\);

-- Location: LCCOMB_X15_Y11_N10
\reg_blk|register_12|data_out[19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_12|data_out[19]~feeder_combout\ = \regblk_data_in_mux|output[19]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[19]~19_combout\,
	combout => \reg_blk|register_12|data_out[19]~feeder_combout\);

-- Location: LCCOMB_X17_Y5_N30
\reg_blk|register_14|data_out[19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_14|data_out[19]~feeder_combout\ = \regblk_data_in_mux|output[19]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[19]~19_combout\,
	combout => \reg_blk|register_14|data_out[19]~feeder_combout\);

-- Location: LCCOMB_X17_Y5_N8
\reg_blk|register_15|data_out[19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_15|data_out[19]~feeder_combout\ = \regblk_data_in_mux|output[19]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[19]~19_combout\,
	combout => \reg_blk|register_15|data_out[19]~feeder_combout\);

-- Location: LCCOMB_X24_Y7_N16
\reg_blk|register_8|data_out[20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_8|data_out[20]~feeder_combout\ = \regblk_data_in_mux|output[20]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[20]~20_combout\,
	combout => \reg_blk|register_8|data_out[20]~feeder_combout\);

-- Location: LCCOMB_X19_Y12_N24
\reg_blk|register_4|data_out[20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_4|data_out[20]~feeder_combout\ = \regblk_data_in_mux|output[20]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[20]~20_combout\,
	combout => \reg_blk|register_4|data_out[20]~feeder_combout\);

-- Location: LCCOMB_X12_Y11_N28
\reg_blk|register_7|data_out[21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_7|data_out[21]~feeder_combout\ = \regblk_data_in_mux|output[21]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[21]~21_combout\,
	combout => \reg_blk|register_7|data_out[21]~feeder_combout\);

-- Location: LCCOMB_X17_Y11_N20
\reg_blk|register_8|data_out[21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_8|data_out[21]~feeder_combout\ = \regblk_data_in_mux|output[21]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[21]~21_combout\,
	combout => \reg_blk|register_8|data_out[21]~feeder_combout\);

-- Location: LCCOMB_X19_Y11_N4
\reg_blk|register_19|data_out[21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_19|data_out[21]~feeder_combout\ = \regblk_data_in_mux|output[21]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[21]~21_combout\,
	combout => \reg_blk|register_19|data_out[21]~feeder_combout\);

-- Location: LCCOMB_X17_Y5_N14
\reg_blk|register_14|data_out[21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_14|data_out[21]~feeder_combout\ = \regblk_data_in_mux|output[21]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[21]~21_combout\,
	combout => \reg_blk|register_14|data_out[21]~feeder_combout\);

-- Location: LCCOMB_X17_Y9_N4
\reg_blk|register_9|data_out[21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_9|data_out[21]~feeder_combout\ = \regblk_data_in_mux|output[21]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[21]~21_combout\,
	combout => \reg_blk|register_9|data_out[21]~feeder_combout\);

-- Location: LCCOMB_X17_Y9_N14
\reg_blk|register_11|data_out[21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_11|data_out[21]~feeder_combout\ = \regblk_data_in_mux|output[21]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[21]~21_combout\,
	combout => \reg_blk|register_11|data_out[21]~feeder_combout\);

-- Location: LCCOMB_X15_Y11_N18
\reg_blk|register_23|data_out[21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_23|data_out[21]~feeder_combout\ = \regblk_data_in_mux|output[21]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[21]~21_combout\,
	combout => \reg_blk|register_23|data_out[21]~feeder_combout\);

-- Location: LCCOMB_X19_Y10_N12
\reg_blk|register_27|data_out[22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_27|data_out[22]~feeder_combout\ = \regblk_data_in_mux|output[22]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[22]~22_combout\,
	combout => \reg_blk|register_27|data_out[22]~feeder_combout\);

-- Location: LCCOMB_X24_Y8_N10
\reg_blk|register_20|data_out[22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_20|data_out[22]~feeder_combout\ = \regblk_data_in_mux|output[22]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[22]~22_combout\,
	combout => \reg_blk|register_20|data_out[22]~feeder_combout\);

-- Location: LCCOMB_X20_Y8_N28
\reg_blk|register_24|data_out[22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_24|data_out[22]~feeder_combout\ = \regblk_data_in_mux|output[22]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[22]~22_combout\,
	combout => \reg_blk|register_24|data_out[22]~feeder_combout\);

-- Location: LCCOMB_X24_Y9_N6
\reg_blk|register_30|data_out[22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_30|data_out[22]~feeder_combout\ = \regblk_data_in_mux|output[22]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[22]~22_combout\,
	combout => \reg_blk|register_30|data_out[22]~feeder_combout\);

-- Location: LCCOMB_X22_Y4_N12
\reg_blk|register_1|data_out[23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_1|data_out[23]~feeder_combout\ = \regblk_data_in_mux|output[23]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[23]~23_combout\,
	combout => \reg_blk|register_1|data_out[23]~feeder_combout\);

-- Location: LCCOMB_X10_Y4_N0
\reg_blk|register_4|data_out[23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_4|data_out[23]~feeder_combout\ = \regblk_data_in_mux|output[23]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[23]~23_combout\,
	combout => \reg_blk|register_4|data_out[23]~feeder_combout\);

-- Location: LCCOMB_X18_Y8_N24
\reg_blk|register_3|data_out[24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_3|data_out[24]~feeder_combout\ = \regblk_data_in_mux|output[24]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[24]~24_combout\,
	combout => \reg_blk|register_3|data_out[24]~feeder_combout\);

-- Location: LCCOMB_X20_Y11_N26
\reg_blk|register_11|data_out[24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_11|data_out[24]~feeder_combout\ = \regblk_data_in_mux|output[24]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[24]~24_combout\,
	combout => \reg_blk|register_11|data_out[24]~feeder_combout\);

-- Location: LCCOMB_X14_Y5_N6
\reg_blk|register_7|data_out[24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_7|data_out[24]~feeder_combout\ = \regblk_data_in_mux|output[24]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[24]~24_combout\,
	combout => \reg_blk|register_7|data_out[24]~feeder_combout\);

-- Location: LCCOMB_X17_Y1_N20
\reg_blk|register_29|data_out[24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_29|data_out[24]~feeder_combout\ = \regblk_data_in_mux|output[24]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[24]~24_combout\,
	combout => \reg_blk|register_29|data_out[24]~feeder_combout\);

-- Location: LCCOMB_X26_Y7_N24
\reg_blk|register_30|data_out[24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_30|data_out[24]~feeder_combout\ = \regblk_data_in_mux|output[24]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[24]~24_combout\,
	combout => \reg_blk|register_30|data_out[24]~feeder_combout\);

-- Location: LCCOMB_X22_Y3_N16
\reg_blk|register_13|data_out[24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_13|data_out[24]~feeder_combout\ = \regblk_data_in_mux|output[24]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[24]~24_combout\,
	combout => \reg_blk|register_13|data_out[24]~feeder_combout\);

-- Location: LCCOMB_X18_Y7_N22
\reg_blk|register_14|data_out[24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_14|data_out[24]~feeder_combout\ = \regblk_data_in_mux|output[24]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[24]~24_combout\,
	combout => \reg_blk|register_14|data_out[24]~feeder_combout\);

-- Location: LCCOMB_X18_Y6_N28
\reg_blk|register_7|data_out[25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_7|data_out[25]~feeder_combout\ = \regblk_data_in_mux|output[25]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[25]~25_combout\,
	combout => \reg_blk|register_7|data_out[25]~feeder_combout\);

-- Location: LCCOMB_X15_Y2_N12
\reg_blk|register_21|data_out[25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_21|data_out[25]~feeder_combout\ = \regblk_data_in_mux|output[25]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[25]~25_combout\,
	combout => \reg_blk|register_21|data_out[25]~feeder_combout\);

-- Location: LCCOMB_X19_Y1_N24
\reg_blk|register_3|data_out[26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_3|data_out[26]~feeder_combout\ = \regblk_data_in_mux|output[26]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[26]~26_combout\,
	combout => \reg_blk|register_3|data_out[26]~feeder_combout\);

-- Location: LCCOMB_X15_Y1_N24
\reg_blk|register_31|data_out[28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_31|data_out[28]~feeder_combout\ = \regblk_data_in_mux|output[28]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[28]~28_combout\,
	combout => \reg_blk|register_31|data_out[28]~feeder_combout\);

-- Location: LCCOMB_X14_Y3_N18
\reg_blk|register_13|data_out[28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_13|data_out[28]~feeder_combout\ = \regblk_data_in_mux|output[28]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[28]~28_combout\,
	combout => \reg_blk|register_13|data_out[28]~feeder_combout\);

-- Location: LCCOMB_X9_Y2_N8
\reg_blk|register_10|data_out[28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_10|data_out[28]~feeder_combout\ = \regblk_data_in_mux|output[28]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[28]~28_combout\,
	combout => \reg_blk|register_10|data_out[28]~feeder_combout\);

-- Location: LCCOMB_X17_Y6_N20
\reg_blk|register_29|data_out[29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_29|data_out[29]~feeder_combout\ = \regblk_data_in_mux|output[29]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[29]~29_combout\,
	combout => \reg_blk|register_29|data_out[29]~feeder_combout\);

-- Location: LCCOMB_X13_Y6_N18
\reg_blk|register_21|data_out[29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_21|data_out[29]~feeder_combout\ = \regblk_data_in_mux|output[29]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[29]~29_combout\,
	combout => \reg_blk|register_21|data_out[29]~feeder_combout\);

-- Location: LCCOMB_X24_Y4_N24
\reg_blk|register_29|data_out[30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_29|data_out[30]~feeder_combout\ = \regblk_data_in_mux|output[30]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[30]~30_combout\,
	combout => \reg_blk|register_29|data_out[30]~feeder_combout\);

-- Location: LCCOMB_X17_Y3_N16
\reg_blk|register_11|data_out[30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_11|data_out[30]~feeder_combout\ = \regblk_data_in_mux|output[30]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[30]~30_combout\,
	combout => \reg_blk|register_11|data_out[30]~feeder_combout\);

-- Location: LCCOMB_X22_Y2_N0
\reg_blk|register_11|data_out[31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_11|data_out[31]~feeder_combout\ = \regblk_data_in_mux|output[31]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[31]~31_combout\,
	combout => \reg_blk|register_11|data_out[31]~feeder_combout\);

-- Location: LCCOMB_X15_Y6_N16
\reg_blk|register_5|data_out[31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_5|data_out[31]~feeder_combout\ = \regblk_data_in_mux|output[31]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[31]~31_combout\,
	combout => \reg_blk|register_5|data_out[31]~feeder_combout\);

-- Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\clk1~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_clk1,
	combout => \clk1~combout\);

-- Location: CLKCTRL_G6
\clk1~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk1~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk1~clkctrl_outclk\);

-- Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\rst~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_rst,
	combout => \rst~combout\);

-- Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\clk2~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_clk2,
	combout => \clk2~combout\);

-- Location: CLKCTRL_G1
\clk2~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk2~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk2~clkctrl_outclk\);

-- Location: LCCOMB_X20_Y11_N12
\~GND\ : cycloneii_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LCCOMB_X18_Y6_N18
\pc_adder|bit_1|xor_2|output\ : cycloneii_lcell_comb
-- Equation(s):
-- \pc_adder|bit_1|xor_2|output~combout\ = \pc_register|data_out\(1) $ (\pc_register|data_out\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pc_register|data_out\(1),
	datad => \pc_register|data_out\(0),
	combout => \pc_adder|bit_1|xor_2|output~combout\);

-- Location: LCCOMB_X20_Y6_N26
\pc_adder|bit_3|xor_2|output\ : cycloneii_lcell_comb
-- Equation(s):
-- \pc_adder|bit_3|xor_2|output~combout\ = \pc_register|data_out\(3) $ (((\pc_register|data_out\(2) & (\pc_register|data_out\(0) & \pc_register|data_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc_register|data_out\(2),
	datab => \pc_register|data_out\(0),
	datac => \pc_register|data_out\(3),
	datad => \pc_register|data_out\(1),
	combout => \pc_adder|bit_3|xor_2|output~combout\);

-- Location: LCCOMB_X20_Y6_N20
\pc_register|data_out[3]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pc_register|data_out[3]~2_combout\ = (\controller|ctrl_pc_source~0_combout\ & (\breq_adder|bit_3|xor_2|output~combout\)) # (!\controller|ctrl_pc_source~0_combout\ & ((\pc_adder|bit_3|xor_2|output~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breq_adder|bit_3|xor_2|output~combout\,
	datab => \pc_adder|bit_3|xor_2|output~combout\,
	datad => \controller|ctrl_pc_source~0_combout\,
	combout => \pc_register|data_out[3]~2_combout\);

-- Location: LCCOMB_X20_Y6_N4
\pc_adder|bit_3|and_2|output\ : cycloneii_lcell_comb
-- Equation(s):
-- \pc_adder|bit_3|and_2|output~combout\ = (\pc_register|data_out\(2) & (\pc_register|data_out\(1) & (\pc_register|data_out\(3) & \pc_register|data_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc_register|data_out\(2),
	datab => \pc_register|data_out\(1),
	datac => \pc_register|data_out\(3),
	datad => \pc_register|data_out\(0),
	combout => \pc_adder|bit_3|and_2|output~combout\);

-- Location: LCCOMB_X20_Y6_N18
\pc_adder|bit_5|xor_2|output\ : cycloneii_lcell_comb
-- Equation(s):
-- \pc_adder|bit_5|xor_2|output~combout\ = \pc_register|data_out\(5) $ (((\pc_adder|bit_3|and_2|output~combout\ & \pc_register|data_out\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pc_register|data_out\(5),
	datac => \pc_adder|bit_3|and_2|output~combout\,
	datad => \pc_register|data_out\(4),
	combout => \pc_adder|bit_5|xor_2|output~combout\);

-- Location: LCCOMB_X20_Y6_N8
\pc_register|data_out[5]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \pc_register|data_out[5]~4_combout\ = (\controller|ctrl_pc_source~0_combout\ & (\breq_adder|bit_5|xor_2|output~combout\)) # (!\controller|ctrl_pc_source~0_combout\ & ((\pc_adder|bit_5|xor_2|output~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breq_adder|bit_5|xor_2|output~combout\,
	datab => \pc_adder|bit_5|xor_2|output~combout\,
	datad => \controller|ctrl_pc_source~0_combout\,
	combout => \pc_register|data_out[5]~4_combout\);

-- Location: LCCOMB_X22_Y6_N6
\pc_adder|bit_6|xor_2|output\ : cycloneii_lcell_comb
-- Equation(s):
-- \pc_adder|bit_6|xor_2|output~combout\ = \pc_register|data_out\(6) $ (((\pc_register|data_out\(4) & (\pc_register|data_out\(5) & \pc_adder|bit_3|and_2|output~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc_register|data_out\(4),
	datab => \pc_register|data_out\(5),
	datac => \pc_adder|bit_3|and_2|output~combout\,
	datad => \pc_register|data_out\(6),
	combout => \pc_adder|bit_6|xor_2|output~combout\);

-- Location: LCCOMB_X20_Y6_N22
\pc_register|data_out[6]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \pc_register|data_out[6]~5_combout\ = (\controller|ctrl_pc_source~0_combout\ & (\breq_adder|bit_6|xor_2|output~combout\)) # (!\controller|ctrl_pc_source~0_combout\ & ((\pc_adder|bit_6|xor_2|output~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breq_adder|bit_6|xor_2|output~combout\,
	datab => \pc_adder|bit_6|xor_2|output~combout\,
	datad => \controller|ctrl_pc_source~0_combout\,
	combout => \pc_register|data_out[6]~5_combout\);

-- Location: LCCOMB_X22_Y6_N0
\pc_adder|bit_6|and_2|output\ : cycloneii_lcell_comb
-- Equation(s):
-- \pc_adder|bit_6|and_2|output~combout\ = (\pc_register|data_out\(4) & (\pc_register|data_out\(5) & (\pc_adder|bit_3|and_2|output~combout\ & \pc_register|data_out\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc_register|data_out\(4),
	datab => \pc_register|data_out\(5),
	datac => \pc_adder|bit_3|and_2|output~combout\,
	datad => \pc_register|data_out\(6),
	combout => \pc_adder|bit_6|and_2|output~combout\);

-- Location: LCCOMB_X24_Y6_N14
\pc_adder|bit_5|and_2|output\ : cycloneii_lcell_comb
-- Equation(s):
-- \pc_adder|bit_5|and_2|output~combout\ = (\pc_register|data_out\(4) & (\pc_adder|bit_3|and_2|output~combout\ & \pc_register|data_out\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pc_register|data_out\(4),
	datac => \pc_adder|bit_3|and_2|output~combout\,
	datad => \pc_register|data_out\(5),
	combout => \pc_adder|bit_5|and_2|output~combout\);

-- Location: LCCOMB_X20_Y6_N12
\pc_adder|bit_4|and_2|output\ : cycloneii_lcell_comb
-- Equation(s):
-- \pc_adder|bit_4|and_2|output~combout\ = (\pc_adder|bit_3|and_2|output~combout\ & \pc_register|data_out\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pc_adder|bit_3|and_2|output~combout\,
	datad => \pc_register|data_out\(4),
	combout => \pc_adder|bit_4|and_2|output~combout\);

-- Location: LCCOMB_X24_Y6_N16
\pc_adder|bit_2|and_2|output\ : cycloneii_lcell_comb
-- Equation(s):
-- \pc_adder|bit_2|and_2|output~combout\ = (\pc_register|data_out\(2) & (\pc_register|data_out\(1) & \pc_register|data_out\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pc_register|data_out\(2),
	datac => \pc_register|data_out\(1),
	datad => \pc_register|data_out\(0),
	combout => \pc_adder|bit_2|and_2|output~combout\);

-- Location: LCCOMB_X21_Y6_N24
\pc_adder|bit_8|xor_2|output\ : cycloneii_lcell_comb
-- Equation(s):
-- \pc_adder|bit_8|xor_2|output~combout\ = \pc_register|data_out\(8) $ (((\pc_adder|bit_6|and_2|output~combout\ & \pc_register|data_out\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pc_adder|bit_6|and_2|output~combout\,
	datac => \pc_register|data_out\(7),
	datad => \pc_register|data_out\(8),
	combout => \pc_adder|bit_8|xor_2|output~combout\);

-- Location: LCCOMB_X20_Y6_N16
\pc_register|data_out[8]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \pc_register|data_out[8]~7_combout\ = (\controller|ctrl_pc_source~0_combout\ & (\breq_adder|bit_8|xor_2|output~combout\)) # (!\controller|ctrl_pc_source~0_combout\ & ((\pc_adder|bit_8|xor_2|output~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breq_adder|bit_8|xor_2|output~combout\,
	datab => \pc_adder|bit_8|xor_2|output~combout\,
	datad => \controller|ctrl_pc_source~0_combout\,
	combout => \pc_register|data_out[8]~7_combout\);

-- Location: LCCOMB_X21_Y6_N26
\pc_adder|bit_9|xor_2|output\ : cycloneii_lcell_comb
-- Equation(s):
-- \pc_adder|bit_9|xor_2|output~combout\ = \pc_register|data_out\(9) $ (((\pc_register|data_out\(8) & (\pc_adder|bit_6|and_2|output~combout\ & \pc_register|data_out\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc_register|data_out\(8),
	datab => \pc_register|data_out\(9),
	datac => \pc_adder|bit_6|and_2|output~combout\,
	datad => \pc_register|data_out\(7),
	combout => \pc_adder|bit_9|xor_2|output~combout\);

-- Location: M4K_X23_Y10
\instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a8\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000808080000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "ins_cache_mif.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ins_cache:instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 10,
	port_b_data_width => 4,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	clk0 => \clk2~clkctrl_outclk\,
	portadatain => \instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: LCCOMB_X24_Y6_N24
\pc_adder|bit_7|and_2|output\ : cycloneii_lcell_comb
-- Equation(s):
-- \pc_adder|bit_7|and_2|output~combout\ = (\pc_register|data_out\(7) & \pc_adder|bit_6|and_2|output~combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc_register|data_out\(7),
	datad => \pc_adder|bit_6|and_2|output~combout\,
	combout => \pc_adder|bit_7|and_2|output~combout\);

-- Location: M4K_X23_Y12
\instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a4\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000222222000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "ins_cache_mif.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ins_cache:instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 10,
	port_b_data_width => 4,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	clk0 => \clk2~clkctrl_outclk\,
	portadatain => \instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: LCCOMB_X24_Y6_N10
\breq_adder|bit_7|or_1|output~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \breq_adder|bit_7|or_1|output~0_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(7) & ((\breq_adder|bit_6|or_1|output~0_combout\) # (\pc_adder|bit_6|and_2|output~combout\ $ (\pc_register|data_out\(7))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(7) & (\breq_adder|bit_6|or_1|output~0_combout\ & (\pc_adder|bit_6|and_2|output~combout\ $ (\pc_register|data_out\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc_adder|bit_6|and_2|output~combout\,
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(7),
	datac => \pc_register|data_out\(7),
	datad => \breq_adder|bit_6|or_1|output~0_combout\,
	combout => \breq_adder|bit_7|or_1|output~0_combout\);

-- Location: LCCOMB_X24_Y6_N18
\breq_adder|bit_8|or_1|output~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \breq_adder|bit_8|or_1|output~0_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(8) & ((\breq_adder|bit_7|or_1|output~0_combout\) # (\pc_register|data_out\(8) $ (\pc_adder|bit_7|and_2|output~combout\)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(8) & (\breq_adder|bit_7|or_1|output~0_combout\ & (\pc_register|data_out\(8) $ (\pc_adder|bit_7|and_2|output~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(8),
	datab => \pc_register|data_out\(8),
	datac => \pc_adder|bit_7|and_2|output~combout\,
	datad => \breq_adder|bit_7|or_1|output~0_combout\,
	combout => \breq_adder|bit_8|or_1|output~0_combout\);

-- Location: LCCOMB_X19_Y6_N2
\breq_adder|bit_9|xor_2|output\ : cycloneii_lcell_comb
-- Equation(s):
-- \breq_adder|bit_9|xor_2|output~combout\ = \pc_adder|bit_9|xor_2|output~combout\ $ (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(9) $ (\breq_adder|bit_8|or_1|output~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \pc_adder|bit_9|xor_2|output~combout\,
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(9),
	datad => \breq_adder|bit_8|or_1|output~0_combout\,
	combout => \breq_adder|bit_9|xor_2|output~combout\);

-- Location: LCCOMB_X19_Y6_N0
\pc_register|data_out[9]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \pc_register|data_out[9]~8_combout\ = (\controller|ctrl_pc_source~0_combout\ & ((\breq_adder|bit_9|xor_2|output~combout\))) # (!\controller|ctrl_pc_source~0_combout\ & (\pc_adder|bit_9|xor_2|output~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc_adder|bit_9|xor_2|output~combout\,
	datab => \controller|ctrl_pc_source~0_combout\,
	datad => \breq_adder|bit_9|xor_2|output~combout\,
	combout => \pc_register|data_out[9]~8_combout\);

-- Location: M4K_X23_Y8
\instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a28\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000AAA888",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "ins_cache_mif.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ins_cache:instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 10,
	port_b_data_width => 4,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	clk0 => \clk2~clkctrl_outclk\,
	portadatain => \instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\);

-- Location: LCCOMB_X12_Y8_N18
\controller|Equal8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \controller|Equal8~0_combout\ = (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(30) & (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(29) & 
-- !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(30),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(29),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31),
	combout => \controller|Equal8~0_combout\);

-- Location: M4K_X11_Y5
\instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a24\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008004000000CCCCCC",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "ins_cache_mif.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ins_cache:instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 10,
	port_b_data_width => 4,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	clk0 => \clk2~clkctrl_outclk\,
	portadatain => \instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\);

-- Location: LCCOMB_X12_Y8_N20
\controller|ctrl_jump~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \controller|ctrl_jump~0_combout\ = (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(28) & (\controller|Equal8~0_combout\ & (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(26) & 
-- \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(28),
	datab => \controller|Equal8~0_combout\,
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(26),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(27),
	combout => \controller|ctrl_jump~0_combout\);

-- Location: LCFF_X19_Y6_N1
\pc_register|data_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk1~clkctrl_outclk\,
	datain => \pc_register|data_out[9]~8_combout\,
	sdata => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(9),
	sclr => \rst~combout\,
	sload => \controller|ctrl_jump~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pc_register|data_out\(9));

-- Location: LCFF_X20_Y6_N17
\pc_register|data_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk1~clkctrl_outclk\,
	datain => \pc_register|data_out[8]~7_combout\,
	sdata => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(8),
	sclr => \rst~combout\,
	sload => \controller|ctrl_jump~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pc_register|data_out\(8));

-- Location: M4K_X23_Y9
\instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002222000543210",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "ins_cache_mif.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ins_cache:instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 10,
	port_b_data_width => 4,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	clk0 => \clk2~clkctrl_outclk\,
	portadatain => \instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X24_Y6_N22
\pc_adder|bit_1|and_2|output\ : cycloneii_lcell_comb
-- Equation(s):
-- \pc_adder|bit_1|and_2|output~combout\ = (\pc_register|data_out\(1) & \pc_register|data_out\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \pc_register|data_out\(1),
	datad => \pc_register|data_out\(0),
	combout => \pc_adder|bit_1|and_2|output~combout\);

-- Location: LCCOMB_X24_Y6_N2
\breq_adder|bit_2|or_1|output~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \breq_adder|bit_2|or_1|output~0_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(2) & ((\breq_adder|bit_1|or_1|output~0_combout\) # (\pc_register|data_out\(2) $ (\pc_adder|bit_1|and_2|output~combout\)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(2) & (\breq_adder|bit_1|or_1|output~0_combout\ & (\pc_register|data_out\(2) $ (\pc_adder|bit_1|and_2|output~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc_register|data_out\(2),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(2),
	datac => \breq_adder|bit_1|or_1|output~0_combout\,
	datad => \pc_adder|bit_1|and_2|output~combout\,
	combout => \breq_adder|bit_2|or_1|output~0_combout\);

-- Location: LCCOMB_X24_Y6_N6
\breq_adder|bit_3|or_1|output~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \breq_adder|bit_3|or_1|output~0_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(3) & ((\breq_adder|bit_2|or_1|output~0_combout\) # (\pc_register|data_out\(3) $ (\pc_adder|bit_2|and_2|output~combout\)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(3) & (\breq_adder|bit_2|or_1|output~0_combout\ & (\pc_register|data_out\(3) $ (\pc_adder|bit_2|and_2|output~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc_register|data_out\(3),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(3),
	datac => \pc_adder|bit_2|and_2|output~combout\,
	datad => \breq_adder|bit_2|or_1|output~0_combout\,
	combout => \breq_adder|bit_3|or_1|output~0_combout\);

-- Location: LCCOMB_X24_Y6_N28
\breq_adder|bit_4|or_1|output~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \breq_adder|bit_4|or_1|output~0_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(4) & ((\breq_adder|bit_3|or_1|output~0_combout\) # (\pc_register|data_out\(4) $ (\pc_adder|bit_3|and_2|output~combout\)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(4) & (\breq_adder|bit_3|or_1|output~0_combout\ & (\pc_register|data_out\(4) $ (\pc_adder|bit_3|and_2|output~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(4),
	datab => \pc_register|data_out\(4),
	datac => \pc_adder|bit_3|and_2|output~combout\,
	datad => \breq_adder|bit_3|or_1|output~0_combout\,
	combout => \breq_adder|bit_4|or_1|output~0_combout\);

-- Location: LCCOMB_X24_Y6_N12
\breq_adder|bit_5|or_1|output~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \breq_adder|bit_5|or_1|output~0_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(5) & ((\breq_adder|bit_4|or_1|output~0_combout\) # (\pc_register|data_out\(5) $ (\pc_adder|bit_4|and_2|output~combout\)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(5) & (\breq_adder|bit_4|or_1|output~0_combout\ & (\pc_register|data_out\(5) $ (\pc_adder|bit_4|and_2|output~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(5),
	datab => \pc_register|data_out\(5),
	datac => \pc_adder|bit_4|and_2|output~combout\,
	datad => \breq_adder|bit_4|or_1|output~0_combout\,
	combout => \breq_adder|bit_5|or_1|output~0_combout\);

-- Location: LCCOMB_X24_Y6_N0
\breq_adder|bit_6|or_1|output~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \breq_adder|bit_6|or_1|output~0_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(6) & ((\breq_adder|bit_5|or_1|output~0_combout\) # (\pc_register|data_out\(6) $ (\pc_adder|bit_5|and_2|output~combout\)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(6) & (\breq_adder|bit_5|or_1|output~0_combout\ & (\pc_register|data_out\(6) $ (\pc_adder|bit_5|and_2|output~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc_register|data_out\(6),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(6),
	datac => \pc_adder|bit_5|and_2|output~combout\,
	datad => \breq_adder|bit_5|or_1|output~0_combout\,
	combout => \breq_adder|bit_6|or_1|output~0_combout\);

-- Location: LCCOMB_X21_Y6_N22
\breq_adder|bit_7|xor_2|output\ : cycloneii_lcell_comb
-- Equation(s):
-- \breq_adder|bit_7|xor_2|output~combout\ = \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(7) $ (\pc_register|data_out\(7) $ (\pc_adder|bit_6|and_2|output~combout\ $ (\breq_adder|bit_6|or_1|output~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(7),
	datab => \pc_register|data_out\(7),
	datac => \pc_adder|bit_6|and_2|output~combout\,
	datad => \breq_adder|bit_6|or_1|output~0_combout\,
	combout => \breq_adder|bit_7|xor_2|output~combout\);

-- Location: LCCOMB_X21_Y6_N16
\pc_register|data_out[7]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \pc_register|data_out[7]~6_combout\ = (\controller|ctrl_pc_source~0_combout\ & ((\breq_adder|bit_7|xor_2|output~combout\))) # (!\controller|ctrl_pc_source~0_combout\ & (\pc_adder|bit_7|xor_2|output~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc_adder|bit_7|xor_2|output~combout\,
	datab => \breq_adder|bit_7|xor_2|output~combout\,
	datad => \controller|ctrl_pc_source~0_combout\,
	combout => \pc_register|data_out[7]~6_combout\);

-- Location: LCFF_X21_Y6_N17
\pc_register|data_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk1~clkctrl_outclk\,
	datain => \pc_register|data_out[7]~6_combout\,
	sdata => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(7),
	sclr => \rst~combout\,
	sload => \controller|ctrl_jump~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pc_register|data_out\(7));

-- Location: LCFF_X20_Y6_N23
\pc_register|data_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk1~clkctrl_outclk\,
	datain => \pc_register|data_out[6]~5_combout\,
	sdata => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(6),
	sclr => \rst~combout\,
	sload => \controller|ctrl_jump~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pc_register|data_out\(6));

-- Location: LCFF_X20_Y6_N9
\pc_register|data_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk1~clkctrl_outclk\,
	datain => \pc_register|data_out[5]~4_combout\,
	sdata => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(5),
	sclr => \rst~combout\,
	sload => \controller|ctrl_jump~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pc_register|data_out\(5));

-- Location: LCCOMB_X20_Y6_N0
\breq_adder|bit_4|xor_2|output\ : cycloneii_lcell_comb
-- Equation(s):
-- \breq_adder|bit_4|xor_2|output~combout\ = \breq_adder|bit_3|or_1|output~0_combout\ $ (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(4) $ (\pc_adder|bit_3|and_2|output~combout\ $ (\pc_register|data_out\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breq_adder|bit_3|or_1|output~0_combout\,
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(4),
	datac => \pc_adder|bit_3|and_2|output~combout\,
	datad => \pc_register|data_out\(4),
	combout => \breq_adder|bit_4|xor_2|output~combout\);

-- Location: LCCOMB_X20_Y6_N2
\pc_register|data_out[4]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \pc_register|data_out[4]~3_combout\ = (\controller|ctrl_pc_source~0_combout\ & ((\breq_adder|bit_4|xor_2|output~combout\))) # (!\controller|ctrl_pc_source~0_combout\ & (\pc_adder|bit_4|xor_2|output~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc_adder|bit_4|xor_2|output~combout\,
	datab => \breq_adder|bit_4|xor_2|output~combout\,
	datad => \controller|ctrl_pc_source~0_combout\,
	combout => \pc_register|data_out[4]~3_combout\);

-- Location: LCFF_X20_Y6_N3
\pc_register|data_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk1~clkctrl_outclk\,
	datain => \pc_register|data_out[4]~3_combout\,
	sdata => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(4),
	sclr => \rst~combout\,
	sload => \controller|ctrl_jump~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pc_register|data_out\(4));

-- Location: LCFF_X20_Y6_N21
\pc_register|data_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk1~clkctrl_outclk\,
	datain => \pc_register|data_out[3]~2_combout\,
	sdata => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(3),
	sclr => \rst~combout\,
	sload => \controller|ctrl_jump~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pc_register|data_out\(3));

-- Location: LCCOMB_X24_Y6_N8
\breq_adder|bit_1|or_1|output~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \breq_adder|bit_1|or_1|output~0_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(0) & ((\pc_register|data_out\(1) & ((!\pc_register|data_out\(0)))) # (!\pc_register|data_out\(1) & 
-- (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(1))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(0) & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(1) & (\pc_register|data_out\(1) $ 
-- (\pc_register|data_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(0),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(1),
	datac => \pc_register|data_out\(1),
	datad => \pc_register|data_out\(0),
	combout => \breq_adder|bit_1|or_1|output~0_combout\);

-- Location: LCCOMB_X24_Y6_N26
\breq_adder|bit_2|xor_2|output\ : cycloneii_lcell_comb
-- Equation(s):
-- \breq_adder|bit_2|xor_2|output~combout\ = \pc_register|data_out\(2) $ (\breq_adder|bit_1|or_1|output~0_combout\ $ (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(2) $ (\pc_adder|bit_1|and_2|output~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc_register|data_out\(2),
	datab => \breq_adder|bit_1|or_1|output~0_combout\,
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(2),
	datad => \pc_adder|bit_1|and_2|output~combout\,
	combout => \breq_adder|bit_2|xor_2|output~combout\);

-- Location: LCCOMB_X20_Y6_N10
\pc_register|data_out[2]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pc_register|data_out[2]~1_combout\ = (\controller|ctrl_pc_source~0_combout\ & ((\breq_adder|bit_2|xor_2|output~combout\))) # (!\controller|ctrl_pc_source~0_combout\ & (\pc_adder|bit_2|xor_2|output~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pc_adder|bit_2|xor_2|output~combout\,
	datab => \breq_adder|bit_2|xor_2|output~combout\,
	datad => \controller|ctrl_pc_source~0_combout\,
	combout => \pc_register|data_out[2]~1_combout\);

-- Location: LCFF_X20_Y6_N11
\pc_register|data_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk1~clkctrl_outclk\,
	datain => \pc_register|data_out[2]~1_combout\,
	sdata => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(2),
	sclr => \rst~combout\,
	sload => \controller|ctrl_jump~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pc_register|data_out\(2));

-- Location: LCCOMB_X12_Y8_N14
\controller|Equal8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \controller|Equal8~1_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(28) & (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(27) & \controller|Equal8~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(28),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(27),
	datad => \controller|Equal8~0_combout\,
	combout => \controller|Equal8~1_combout\);

-- Location: LCCOMB_X9_Y4_N16
\reg_blk|read_mux_1|Mux7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux7~1_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(25)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & 
-- \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(25),
	combout => \reg_blk|read_mux_1|Mux7~1_combout\);

-- Location: M4K_X11_Y6
\instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a20\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002222422000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "ins_cache_mif.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ins_cache:instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 10,
	port_b_data_width => 4,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	clk0 => \clk2~clkctrl_outclk\,
	portadatain => \instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\);

-- Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
\clk3~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "input",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => GND,
	padio => ww_clk3,
	combout => \clk3~combout\);

-- Location: CLKCTRL_G3
\clk3~clkctrl\ : cycloneii_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk3~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk3~clkctrl_outclk\);

-- Location: M4K_X11_Y10
\instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a16\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002132332321321",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "ins_cache_mif.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ins_cache:instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 10,
	port_b_data_width => 4,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	clk0 => \clk2~clkctrl_outclk\,
	portadatain => \instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: LCCOMB_X12_Y8_N4
\controller|Equal6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \controller|Equal6~0_combout\ = (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(30) & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(27) & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(26) 
-- & !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(28))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(30),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(27),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(26),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(28),
	combout => \controller|Equal6~0_combout\);

-- Location: LCCOMB_X12_Y8_N2
\controller|Equal6~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \controller|Equal6~2_combout\ = (\controller|Equal6~0_combout\ & (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(29) & \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controller|Equal6~0_combout\,
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(29),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31),
	combout => \controller|Equal6~2_combout\);

-- Location: LCCOMB_X12_Y4_N20
\alu_source_mux|output[4]~91\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu_source_mux|output[4]~91_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31) & ((\controller|Equal6~0_combout\ & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(4))) # 
-- (!\controller|Equal6~0_combout\ & ((\reg_blk|read_mux_2|Mux27~19_combout\))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31) & (((\reg_blk|read_mux_2|Mux27~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31),
	datab => \controller|Equal6~0_combout\,
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(4),
	datad => \reg_blk|read_mux_2|Mux27~19_combout\,
	combout => \alu_source_mux|output[4]~91_combout\);

-- Location: LCCOMB_X13_Y4_N24
\controller|Equal6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \controller|Equal6~1_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31) & \controller|Equal6~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31),
	datac => \controller|Equal6~0_combout\,
	combout => \controller|Equal6~1_combout\);

-- Location: LCCOMB_X10_Y4_N2
\controller|ctrl_alu_op[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \controller|ctrl_alu_op[0]~1_combout\ = (\controller|ctrl_alu_op[2]~0_combout\ & (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(3) & ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(1)) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ctrl_alu_op[2]~0_combout\,
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(3),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(2),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(1),
	combout => \controller|ctrl_alu_op[0]~1_combout\);

-- Location: LCCOMB_X10_Y4_N20
\controller|ctrl_alu_op[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \controller|ctrl_alu_op[0]~2_combout\ = (\controller|ctrl_alu_op[0]~1_combout\) # ((\controller|Equal0~0_combout\ & ((\controller|Equal8~1_combout\) # (\controller|Equal6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|Equal0~0_combout\,
	datab => \controller|Equal8~1_combout\,
	datac => \controller|Equal6~1_combout\,
	datad => \controller|ctrl_alu_op[0]~1_combout\,
	combout => \controller|ctrl_alu_op[0]~2_combout\);

-- Location: LCCOMB_X10_Y8_N0
\controller|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \controller|Equal0~0_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(28)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(27)) # 
-- ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(26)) # (!\controller|Equal8~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(28),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(27),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(26),
	datad => \controller|Equal8~0_combout\,
	combout => \controller|Equal0~0_combout\);

-- Location: LCCOMB_X10_Y4_N26
\controller|ctrl_alu_op[1]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \controller|ctrl_alu_op[1]~3_combout\ = (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(3) & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(2) & 
-- !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(3),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(2),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(1),
	combout => \controller|ctrl_alu_op[1]~3_combout\);

-- Location: LCCOMB_X10_Y4_N16
\controller|ctrl_alu_op[1]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \controller|ctrl_alu_op[1]~4_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(5) & (!\controller|Equal0~0_combout\ & (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(4) & 
-- \controller|ctrl_alu_op[1]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(5),
	datab => \controller|Equal0~0_combout\,
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(4),
	datad => \controller|ctrl_alu_op[1]~3_combout\,
	combout => \controller|ctrl_alu_op[1]~4_combout\);

-- Location: LCCOMB_X9_Y4_N18
\reg_blk|read_mux_1|Mux7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux7~0_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(25))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(25),
	combout => \reg_blk|read_mux_1|Mux7~0_combout\);

-- Location: LCCOMB_X9_Y4_N20
\reg_blk|read_mux_1|Mux7~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux7~2_combout\ = (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	combout => \reg_blk|read_mux_1|Mux7~2_combout\);

-- Location: LCCOMB_X12_Y10_N0
\reg_blk|read_mux_2|Mux8~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux8~4_combout\ = (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(20) & \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(20),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	combout => \reg_blk|read_mux_2|Mux8~4_combout\);

-- Location: M4K_X11_Y2
\instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a12\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000443322000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "ins_cache_mif.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ins_cache:instruction_cache|ins_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_uif1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 4,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 10,
	port_b_data_width => 4,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	clk0 => \clk2~clkctrl_outclk\,
	portadatain => \instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \instruction_cache|block_1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: LCCOMB_X17_Y8_N14
\write_reg_mux|output[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \write_reg_mux|output[2]~2_combout\ = (\controller|Equal0~0_combout\ & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18))) # (!\controller|Equal0~0_combout\ & 
-- ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datab => \controller|Equal0~0_combout\,
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(13),
	combout => \write_reg_mux|output[2]~2_combout\);

-- Location: LCCOMB_X21_Y4_N24
\write_reg_mux|output[1]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \write_reg_mux|output[1]~4_combout\ = (\controller|Equal0~0_combout\ & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17))) # (!\controller|Equal0~0_combout\ & 
-- ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(12))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(12),
	datad => \controller|Equal0~0_combout\,
	combout => \write_reg_mux|output[1]~4_combout\);

-- Location: LCCOMB_X21_Y4_N18
\reg_blk|decoder|Ram0~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|decoder|Ram0~30_combout\ = (\write_reg_mux|output[0]~3_combout\ & (\write_reg_mux|output[1]~4_combout\ & ((\controller|Equal6~2_combout\) # (!\controller|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \write_reg_mux|output[0]~3_combout\,
	datab => \controller|Equal6~2_combout\,
	datac => \write_reg_mux|output[1]~4_combout\,
	datad => \controller|Equal0~0_combout\,
	combout => \reg_blk|decoder|Ram0~30_combout\);

-- Location: LCCOMB_X24_Y11_N16
\reg_blk|decoder|Ram0~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|decoder|Ram0~49_combout\ = (\reg_blk|decoder|Ram0~53_combout\ & (\write_reg_mux|output[2]~2_combout\ & \reg_blk|decoder|Ram0~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|decoder|Ram0~53_combout\,
	datab => \write_reg_mux|output[2]~2_combout\,
	datad => \reg_blk|decoder|Ram0~30_combout\,
	combout => \reg_blk|decoder|Ram0~49_combout\);

-- Location: LCFF_X13_Y5_N11
\reg_blk|register_15|data_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[3]~3_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_15|data_out\(3));

-- Location: LCCOMB_X18_Y9_N20
\write_reg_mux|output[0]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \write_reg_mux|output[0]~3_combout\ = (\controller|Equal0~0_combout\ & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16))) # (!\controller|Equal0~0_combout\ & 
-- ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|Equal0~0_combout\,
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(11),
	combout => \write_reg_mux|output[0]~3_combout\);

-- Location: LCCOMB_X17_Y7_N14
\write_reg_mux|output[4]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \write_reg_mux|output[4]~0_combout\ = (\controller|Equal0~0_combout\ & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(20)))) # (!\controller|Equal0~0_combout\ & 
-- (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(15)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(15),
	datab => \controller|Equal0~0_combout\,
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(20),
	combout => \write_reg_mux|output[4]~0_combout\);

-- Location: LCCOMB_X18_Y9_N4
\reg_blk|decoder|Ram0~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|decoder|Ram0~53_combout\ = (!\write_reg_mux|output[4]~0_combout\ & ((\controller|Equal0~0_combout\ & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19)))) # (!\controller|Equal0~0_combout\ & 
-- (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(14),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datac => \write_reg_mux|output[4]~0_combout\,
	datad => \controller|Equal0~0_combout\,
	combout => \reg_blk|decoder|Ram0~53_combout\);

-- Location: LCCOMB_X10_Y4_N24
\reg_blk|decoder|Ram0~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|decoder|Ram0~21_combout\ = (\controller|Equal0~0_combout\ & (((\controller|Equal6~2_combout\ & !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17))))) # (!\controller|Equal0~0_combout\ & 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000111010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(12),
	datab => \controller|Equal0~0_combout\,
	datac => \controller|Equal6~2_combout\,
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	combout => \reg_blk|decoder|Ram0~21_combout\);

-- Location: LCCOMB_X13_Y2_N30
\reg_blk|decoder|Ram0~48\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|decoder|Ram0~48_combout\ = (\write_reg_mux|output[2]~2_combout\ & (!\write_reg_mux|output[0]~3_combout\ & (\reg_blk|decoder|Ram0~53_combout\ & \reg_blk|decoder|Ram0~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \write_reg_mux|output[2]~2_combout\,
	datab => \write_reg_mux|output[0]~3_combout\,
	datac => \reg_blk|decoder|Ram0~53_combout\,
	datad => \reg_blk|decoder|Ram0~21_combout\,
	combout => \reg_blk|decoder|Ram0~48_combout\);

-- Location: LCFF_X9_Y7_N23
\reg_blk|register_12|data_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[3]~3_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_12|data_out\(3));

-- Location: LCCOMB_X13_Y5_N24
\reg_blk|register_14|data_out[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_14|data_out[3]~feeder_combout\ = \regblk_data_in_mux|output[3]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[3]~3_combout\,
	combout => \reg_blk|register_14|data_out[3]~feeder_combout\);

-- Location: LCCOMB_X13_Y2_N18
\reg_blk|decoder|Ram0~46\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|decoder|Ram0~46_combout\ = (\reg_blk|decoder|Ram0~16_combout\ & (\reg_blk|decoder|Ram0~53_combout\ & (!\write_reg_mux|output[0]~3_combout\ & \write_reg_mux|output[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|decoder|Ram0~16_combout\,
	datab => \reg_blk|decoder|Ram0~53_combout\,
	datac => \write_reg_mux|output[0]~3_combout\,
	datad => \write_reg_mux|output[2]~2_combout\,
	combout => \reg_blk|decoder|Ram0~46_combout\);

-- Location: LCFF_X13_Y5_N25
\reg_blk|register_14|data_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_14|data_out[3]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_14|data_out\(3));

-- Location: LCCOMB_X9_Y7_N22
\reg_blk|read_mux_2|Mux28~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux28~17_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16)) # ((\reg_blk|register_14|data_out\(3))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (\reg_blk|register_12|data_out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datac => \reg_blk|register_12|data_out\(3),
	datad => \reg_blk|register_14|data_out\(3),
	combout => \reg_blk|read_mux_2|Mux28~17_combout\);

-- Location: LCCOMB_X13_Y5_N10
\reg_blk|read_mux_2|Mux28~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux28~18_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|read_mux_2|Mux28~17_combout\ & ((\reg_blk|register_15|data_out\(3)))) # (!\reg_blk|read_mux_2|Mux28~17_combout\ & 
-- (\reg_blk|register_13|data_out\(3))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (((\reg_blk|read_mux_2|Mux28~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_13|data_out\(3),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datac => \reg_blk|register_15|data_out\(3),
	datad => \reg_blk|read_mux_2|Mux28~17_combout\,
	combout => \reg_blk|read_mux_2|Mux28~18_combout\);

-- Location: LCCOMB_X13_Y6_N8
\reg_blk|register_21|data_out[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_21|data_out[3]~feeder_combout\ = \regblk_data_in_mux|output[3]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[3]~3_combout\,
	combout => \reg_blk|register_21|data_out[3]~feeder_combout\);

-- Location: LCCOMB_X17_Y7_N16
\reg_blk|decoder|Ram0~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|decoder|Ram0~51_combout\ = (!\write_reg_mux|output[3]~1_combout\ & ((\controller|Equal0~0_combout\ & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(20))) # (!\controller|Equal0~0_combout\ & 
-- ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \write_reg_mux|output[3]~1_combout\,
	datab => \controller|Equal0~0_combout\,
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(20),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(15),
	combout => \reg_blk|decoder|Ram0~51_combout\);

-- Location: LCCOMB_X13_Y2_N28
\reg_blk|decoder|Ram0~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|decoder|Ram0~22_combout\ = (\write_reg_mux|output[2]~2_combout\ & (\write_reg_mux|output[0]~3_combout\ & (\reg_blk|decoder|Ram0~21_combout\ & \reg_blk|decoder|Ram0~51_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \write_reg_mux|output[2]~2_combout\,
	datab => \write_reg_mux|output[0]~3_combout\,
	datac => \reg_blk|decoder|Ram0~21_combout\,
	datad => \reg_blk|decoder|Ram0~51_combout\,
	combout => \reg_blk|decoder|Ram0~22_combout\);

-- Location: LCFF_X13_Y6_N9
\reg_blk|register_21|data_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_21|data_out[3]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_21|data_out\(3));

-- Location: LCCOMB_X13_Y2_N10
\reg_blk|decoder|Ram0~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|decoder|Ram0~24_combout\ = (!\write_reg_mux|output[2]~2_combout\ & (\write_reg_mux|output[0]~3_combout\ & (\reg_blk|decoder|Ram0~21_combout\ & \reg_blk|decoder|Ram0~51_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \write_reg_mux|output[2]~2_combout\,
	datab => \write_reg_mux|output[0]~3_combout\,
	datac => \reg_blk|decoder|Ram0~21_combout\,
	datad => \reg_blk|decoder|Ram0~51_combout\,
	combout => \reg_blk|decoder|Ram0~24_combout\);

-- Location: LCFF_X10_Y6_N13
\reg_blk|register_17|data_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[3]~3_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_17|data_out\(3));

-- Location: LCCOMB_X10_Y6_N12
\reg_blk|read_mux_2|Mux28~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux28~2_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (\reg_blk|register_25|data_out\(3))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\reg_blk|register_17|data_out\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_25|data_out\(3),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datac => \reg_blk|register_17|data_out\(3),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	combout => \reg_blk|read_mux_2|Mux28~2_combout\);

-- Location: LCCOMB_X13_Y6_N26
\reg_blk|register_29|data_out[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_29|data_out[3]~feeder_combout\ = \regblk_data_in_mux|output[3]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[3]~3_combout\,
	combout => \reg_blk|register_29|data_out[3]~feeder_combout\);

-- Location: LCCOMB_X17_Y7_N22
\reg_blk|decoder|Ram0~50\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|decoder|Ram0~50_combout\ = (\write_reg_mux|output[3]~1_combout\ & ((\controller|Equal0~0_combout\ & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(20))) # (!\controller|Equal0~0_combout\ & 
-- ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \write_reg_mux|output[3]~1_combout\,
	datab => \controller|Equal0~0_combout\,
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(20),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(15),
	combout => \reg_blk|decoder|Ram0~50_combout\);

-- Location: LCCOMB_X24_Y11_N12
\reg_blk|decoder|Ram0~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|decoder|Ram0~25_combout\ = (\reg_blk|decoder|Ram0~21_combout\ & (\reg_blk|decoder|Ram0~50_combout\ & (\write_reg_mux|output[2]~2_combout\ & \write_reg_mux|output[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|decoder|Ram0~21_combout\,
	datab => \reg_blk|decoder|Ram0~50_combout\,
	datac => \write_reg_mux|output[2]~2_combout\,
	datad => \write_reg_mux|output[0]~3_combout\,
	combout => \reg_blk|decoder|Ram0~25_combout\);

-- Location: LCFF_X13_Y6_N27
\reg_blk|register_29|data_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_29|data_out[3]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_29|data_out\(3));

-- Location: LCCOMB_X13_Y6_N16
\reg_blk|read_mux_2|Mux28~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux28~3_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|read_mux_2|Mux28~2_combout\ & ((\reg_blk|register_29|data_out\(3)))) # (!\reg_blk|read_mux_2|Mux28~2_combout\ & 
-- (\reg_blk|register_21|data_out\(3))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\reg_blk|read_mux_2|Mux28~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datab => \reg_blk|register_21|data_out\(3),
	datac => \reg_blk|read_mux_2|Mux28~2_combout\,
	datad => \reg_blk|register_29|data_out\(3),
	combout => \reg_blk|read_mux_2|Mux28~3_combout\);

-- Location: LCCOMB_X25_Y8_N12
\reg_blk|decoder|Ram0~34\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|decoder|Ram0~34_combout\ = (\reg_blk|decoder|Ram0~30_combout\ & (\reg_blk|decoder|Ram0~50_combout\ & \write_reg_mux|output[2]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|decoder|Ram0~30_combout\,
	datab => \reg_blk|decoder|Ram0~50_combout\,
	datad => \write_reg_mux|output[2]~2_combout\,
	combout => \reg_blk|decoder|Ram0~34_combout\);

-- Location: LCFF_X8_Y9_N17
\reg_blk|register_31|data_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[3]~3_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_31|data_out\(3));

-- Location: LCCOMB_X7_Y10_N0
\reg_blk|register_19|data_out[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_19|data_out[3]~feeder_combout\ = \regblk_data_in_mux|output[3]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[3]~3_combout\,
	combout => \reg_blk|register_19|data_out[3]~feeder_combout\);

-- Location: LCCOMB_X17_Y7_N28
\write_reg_mux|output[3]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \write_reg_mux|output[3]~1_combout\ = (\controller|Equal0~0_combout\ & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19)))) # (!\controller|Equal0~0_combout\ & 
-- (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(14)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(14),
	datab => \controller|Equal0~0_combout\,
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	combout => \write_reg_mux|output[3]~1_combout\);

-- Location: LCCOMB_X24_Y11_N20
\reg_blk|decoder|Ram0~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|decoder|Ram0~33_combout\ = (\write_reg_mux|output[4]~0_combout\ & (!\write_reg_mux|output[2]~2_combout\ & (!\write_reg_mux|output[3]~1_combout\ & \reg_blk|decoder|Ram0~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \write_reg_mux|output[4]~0_combout\,
	datab => \write_reg_mux|output[2]~2_combout\,
	datac => \write_reg_mux|output[3]~1_combout\,
	datad => \reg_blk|decoder|Ram0~30_combout\,
	combout => \reg_blk|decoder|Ram0~33_combout\);

-- Location: LCFF_X7_Y10_N1
\reg_blk|register_19|data_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_19|data_out[3]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_19|data_out\(3));

-- Location: LCCOMB_X24_Y11_N30
\reg_blk|decoder|Ram0~32\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|decoder|Ram0~32_combout\ = (\write_reg_mux|output[4]~0_combout\ & (\write_reg_mux|output[2]~2_combout\ & (!\write_reg_mux|output[3]~1_combout\ & \reg_blk|decoder|Ram0~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \write_reg_mux|output[4]~0_combout\,
	datab => \write_reg_mux|output[2]~2_combout\,
	datac => \write_reg_mux|output[3]~1_combout\,
	datad => \reg_blk|decoder|Ram0~30_combout\,
	combout => \reg_blk|decoder|Ram0~32_combout\);

-- Location: LCFF_X7_Y8_N23
\reg_blk|register_23|data_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[3]~3_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_23|data_out\(3));

-- Location: LCCOMB_X7_Y10_N6
\reg_blk|read_mux_2|Mux28~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux28~9_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19)) # (\reg_blk|register_23|data_out\(3))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (\reg_blk|register_19|data_out\(3) & (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datab => \reg_blk|register_19|data_out\(3),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datad => \reg_blk|register_23|data_out\(3),
	combout => \reg_blk|read_mux_2|Mux28~9_combout\);

-- Location: LCCOMB_X8_Y9_N16
\reg_blk|read_mux_2|Mux28~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux28~10_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\reg_blk|read_mux_2|Mux28~9_combout\ & ((\reg_blk|register_31|data_out\(3)))) # (!\reg_blk|read_mux_2|Mux28~9_combout\ & 
-- (\reg_blk|register_27|data_out\(3))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (((\reg_blk|read_mux_2|Mux28~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_27|data_out\(3),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datac => \reg_blk|register_31|data_out\(3),
	datad => \reg_blk|read_mux_2|Mux28~9_combout\,
	combout => \reg_blk|read_mux_2|Mux28~10_combout\);

-- Location: LCCOMB_X10_Y10_N14
\reg_blk|register_18|data_out[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_18|data_out[3]~feeder_combout\ = \regblk_data_in_mux|output[3]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[3]~3_combout\,
	combout => \reg_blk|register_18|data_out[3]~feeder_combout\);

-- Location: LCCOMB_X21_Y4_N30
\reg_blk|decoder|Ram0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|decoder|Ram0~16_combout\ = (\controller|Equal0~0_combout\ & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\controller|Equal6~2_combout\)))) # (!\controller|Equal0~0_combout\ & 
-- (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(12),
	datac => \controller|Equal6~2_combout\,
	datad => \controller|Equal0~0_combout\,
	combout => \reg_blk|decoder|Ram0~16_combout\);

-- Location: LCCOMB_X17_Y2_N4
\reg_blk|decoder|Ram0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|decoder|Ram0~19_combout\ = (!\write_reg_mux|output[0]~3_combout\ & (\reg_blk|decoder|Ram0~51_combout\ & (\reg_blk|decoder|Ram0~16_combout\ & !\write_reg_mux|output[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \write_reg_mux|output[0]~3_combout\,
	datab => \reg_blk|decoder|Ram0~51_combout\,
	datac => \reg_blk|decoder|Ram0~16_combout\,
	datad => \write_reg_mux|output[2]~2_combout\,
	combout => \reg_blk|decoder|Ram0~19_combout\);

-- Location: LCFF_X10_Y10_N15
\reg_blk|register_18|data_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_18|data_out[3]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_18|data_out\(3));

-- Location: LCCOMB_X9_Y10_N28
\reg_blk|register_22|data_out[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_22|data_out[3]~feeder_combout\ = \regblk_data_in_mux|output[3]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[3]~3_combout\,
	combout => \reg_blk|register_22|data_out[3]~feeder_combout\);

-- Location: LCCOMB_X13_Y2_N22
\reg_blk|decoder|Ram0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|decoder|Ram0~18_combout\ = (\reg_blk|decoder|Ram0~16_combout\ & (!\write_reg_mux|output[0]~3_combout\ & (\reg_blk|decoder|Ram0~51_combout\ & \write_reg_mux|output[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|decoder|Ram0~16_combout\,
	datab => \write_reg_mux|output[0]~3_combout\,
	datac => \reg_blk|decoder|Ram0~51_combout\,
	datad => \write_reg_mux|output[2]~2_combout\,
	combout => \reg_blk|decoder|Ram0~18_combout\);

-- Location: LCFF_X9_Y10_N29
\reg_blk|register_22|data_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_22|data_out[3]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_22|data_out\(3));

-- Location: LCCOMB_X10_Y10_N4
\reg_blk|read_mux_2|Mux28~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux28~4_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19)) # ((\reg_blk|register_22|data_out\(3))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (\reg_blk|register_18|data_out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datac => \reg_blk|register_18|data_out\(3),
	datad => \reg_blk|register_22|data_out\(3),
	combout => \reg_blk|read_mux_2|Mux28~4_combout\);

-- Location: LCCOMB_X24_Y11_N26
\reg_blk|decoder|Ram0~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|decoder|Ram0~20_combout\ = (\reg_blk|decoder|Ram0~16_combout\ & (!\write_reg_mux|output[0]~3_combout\ & (\write_reg_mux|output[2]~2_combout\ & \reg_blk|decoder|Ram0~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|decoder|Ram0~16_combout\,
	datab => \write_reg_mux|output[0]~3_combout\,
	datac => \write_reg_mux|output[2]~2_combout\,
	datad => \reg_blk|decoder|Ram0~50_combout\,
	combout => \reg_blk|decoder|Ram0~20_combout\);

-- Location: LCFF_X10_Y9_N13
\reg_blk|register_30|data_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[3]~3_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_30|data_out\(3));

-- Location: LCCOMB_X24_Y11_N8
\reg_blk|decoder|Ram0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|decoder|Ram0~17_combout\ = (\reg_blk|decoder|Ram0~16_combout\ & (!\write_reg_mux|output[0]~3_combout\ & (!\write_reg_mux|output[2]~2_combout\ & \reg_blk|decoder|Ram0~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|decoder|Ram0~16_combout\,
	datab => \write_reg_mux|output[0]~3_combout\,
	datac => \write_reg_mux|output[2]~2_combout\,
	datad => \reg_blk|decoder|Ram0~50_combout\,
	combout => \reg_blk|decoder|Ram0~17_combout\);

-- Location: LCFF_X10_Y9_N31
\reg_blk|register_26|data_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[3]~3_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_26|data_out\(3));

-- Location: LCCOMB_X10_Y9_N12
\reg_blk|read_mux_2|Mux28~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux28~5_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\reg_blk|read_mux_2|Mux28~4_combout\ & (\reg_blk|register_30|data_out\(3))) # (!\reg_blk|read_mux_2|Mux28~4_combout\ & 
-- ((\reg_blk|register_26|data_out\(3)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (\reg_blk|read_mux_2|Mux28~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datab => \reg_blk|read_mux_2|Mux28~4_combout\,
	datac => \reg_blk|register_30|data_out\(3),
	datad => \reg_blk|register_26|data_out\(3),
	combout => \reg_blk|read_mux_2|Mux28~5_combout\);

-- Location: LCCOMB_X13_Y10_N30
\reg_blk|register_28|data_out[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_28|data_out[3]~feeder_combout\ = \regblk_data_in_mux|output[3]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[3]~3_combout\,
	combout => \reg_blk|register_28|data_out[3]~feeder_combout\);

-- Location: LCCOMB_X24_Y11_N24
\reg_blk|decoder|Ram0~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|decoder|Ram0~29_combout\ = (\reg_blk|decoder|Ram0~21_combout\ & (\reg_blk|decoder|Ram0~50_combout\ & (\write_reg_mux|output[2]~2_combout\ & !\write_reg_mux|output[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|decoder|Ram0~21_combout\,
	datab => \reg_blk|decoder|Ram0~50_combout\,
	datac => \write_reg_mux|output[2]~2_combout\,
	datad => \write_reg_mux|output[0]~3_combout\,
	combout => \reg_blk|decoder|Ram0~29_combout\);

-- Location: LCFF_X13_Y10_N31
\reg_blk|register_28|data_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_28|data_out[3]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_28|data_out\(3));

-- Location: LCCOMB_X13_Y10_N24
\reg_blk|register_20|data_out[3]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_20|data_out[3]~feeder_combout\ = \regblk_data_in_mux|output[3]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[3]~3_combout\,
	combout => \reg_blk|register_20|data_out[3]~feeder_combout\);

-- Location: LCCOMB_X13_Y2_N12
\reg_blk|decoder|Ram0~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|decoder|Ram0~27_combout\ = (\write_reg_mux|output[2]~2_combout\ & (!\write_reg_mux|output[0]~3_combout\ & (\reg_blk|decoder|Ram0~21_combout\ & \reg_blk|decoder|Ram0~51_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \write_reg_mux|output[2]~2_combout\,
	datab => \write_reg_mux|output[0]~3_combout\,
	datac => \reg_blk|decoder|Ram0~21_combout\,
	datad => \reg_blk|decoder|Ram0~51_combout\,
	combout => \reg_blk|decoder|Ram0~27_combout\);

-- Location: LCFF_X13_Y10_N25
\reg_blk|register_20|data_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_20|data_out[3]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_20|data_out\(3));

-- Location: LCCOMB_X13_Y2_N26
\reg_blk|decoder|Ram0~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|decoder|Ram0~28_combout\ = (!\write_reg_mux|output[2]~2_combout\ & (!\write_reg_mux|output[0]~3_combout\ & (\reg_blk|decoder|Ram0~21_combout\ & \reg_blk|decoder|Ram0~51_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \write_reg_mux|output[2]~2_combout\,
	datab => \write_reg_mux|output[0]~3_combout\,
	datac => \reg_blk|decoder|Ram0~21_combout\,
	datad => \reg_blk|decoder|Ram0~51_combout\,
	combout => \reg_blk|decoder|Ram0~28_combout\);

-- Location: LCFF_X12_Y10_N29
\reg_blk|register_16|data_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[3]~3_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_16|data_out\(3));

-- Location: LCCOMB_X24_Y11_N6
\reg_blk|decoder|Ram0~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|decoder|Ram0~26_combout\ = (\reg_blk|decoder|Ram0~21_combout\ & (\reg_blk|decoder|Ram0~50_combout\ & (!\write_reg_mux|output[2]~2_combout\ & !\write_reg_mux|output[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|decoder|Ram0~21_combout\,
	datab => \reg_blk|decoder|Ram0~50_combout\,
	datac => \write_reg_mux|output[2]~2_combout\,
	datad => \write_reg_mux|output[0]~3_combout\,
	combout => \reg_blk|decoder|Ram0~26_combout\);

-- Location: LCFF_X12_Y10_N11
\reg_blk|register_24|data_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[3]~3_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_24|data_out\(3));

-- Location: LCCOMB_X12_Y10_N28
\reg_blk|read_mux_2|Mux28~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux28~6_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18)) # ((\reg_blk|register_24|data_out\(3))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (\reg_blk|register_16|data_out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datac => \reg_blk|register_16|data_out\(3),
	datad => \reg_blk|register_24|data_out\(3),
	combout => \reg_blk|read_mux_2|Mux28~6_combout\);

-- Location: LCCOMB_X13_Y10_N12
\reg_blk|read_mux_2|Mux28~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux28~7_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|read_mux_2|Mux28~6_combout\ & (\reg_blk|register_28|data_out\(3))) # (!\reg_blk|read_mux_2|Mux28~6_combout\ & 
-- ((\reg_blk|register_20|data_out\(3)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\reg_blk|read_mux_2|Mux28~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datab => \reg_blk|register_28|data_out\(3),
	datac => \reg_blk|register_20|data_out\(3),
	datad => \reg_blk|read_mux_2|Mux28~6_combout\,
	combout => \reg_blk|read_mux_2|Mux28~7_combout\);

-- Location: LCCOMB_X12_Y5_N2
\reg_blk|read_mux_2|Mux28~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux28~8_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16)) # ((\reg_blk|read_mux_2|Mux28~5_combout\)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|read_mux_2|Mux28~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datac => \reg_blk|read_mux_2|Mux28~5_combout\,
	datad => \reg_blk|read_mux_2|Mux28~7_combout\,
	combout => \reg_blk|read_mux_2|Mux28~8_combout\);

-- Location: LCCOMB_X12_Y5_N24
\reg_blk|read_mux_2|Mux28~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux28~11_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|read_mux_2|Mux28~8_combout\ & ((\reg_blk|read_mux_2|Mux28~10_combout\))) # (!\reg_blk|read_mux_2|Mux28~8_combout\ & 
-- (\reg_blk|read_mux_2|Mux28~3_combout\)))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (((\reg_blk|read_mux_2|Mux28~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datab => \reg_blk|read_mux_2|Mux28~3_combout\,
	datac => \reg_blk|read_mux_2|Mux28~10_combout\,
	datad => \reg_blk|read_mux_2|Mux28~8_combout\,
	combout => \reg_blk|read_mux_2|Mux28~11_combout\);

-- Location: LCCOMB_X13_Y2_N2
\reg_blk|decoder|Ram0~36\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|decoder|Ram0~36_combout\ = (\reg_blk|decoder|Ram0~52_combout\ & (!\write_reg_mux|output[0]~3_combout\ & (\reg_blk|decoder|Ram0~16_combout\ & !\write_reg_mux|output[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|decoder|Ram0~52_combout\,
	datab => \write_reg_mux|output[0]~3_combout\,
	datac => \reg_blk|decoder|Ram0~16_combout\,
	datad => \write_reg_mux|output[2]~2_combout\,
	combout => \reg_blk|decoder|Ram0~36_combout\);

-- Location: LCFF_X9_Y5_N21
\reg_blk|register_2|data_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[3]~3_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_2|data_out\(3));

-- Location: LCCOMB_X10_Y10_N12
\reg_blk|read_mux_2|Mux8~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux8~2_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & 
-- \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	combout => \reg_blk|read_mux_2|Mux8~2_combout\);

-- Location: LCCOMB_X17_Y7_N6
\reg_blk|decoder|Ram0~52\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|decoder|Ram0~52_combout\ = (!\write_reg_mux|output[3]~1_combout\ & ((\controller|Equal0~0_combout\ & (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(20))) # (!\controller|Equal0~0_combout\ & 
-- ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \write_reg_mux|output[3]~1_combout\,
	datab => \controller|Equal0~0_combout\,
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(20),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(15),
	combout => \reg_blk|decoder|Ram0~52_combout\);

-- Location: LCCOMB_X13_Y2_N24
\reg_blk|decoder|Ram0~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|decoder|Ram0~35_combout\ = (!\write_reg_mux|output[2]~2_combout\ & (\write_reg_mux|output[0]~3_combout\ & (\reg_blk|decoder|Ram0~21_combout\ & \reg_blk|decoder|Ram0~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \write_reg_mux|output[2]~2_combout\,
	datab => \write_reg_mux|output[0]~3_combout\,
	datac => \reg_blk|decoder|Ram0~21_combout\,
	datad => \reg_blk|decoder|Ram0~52_combout\,
	combout => \reg_blk|decoder|Ram0~35_combout\);

-- Location: LCFF_X10_Y5_N31
\reg_blk|register_1|data_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[3]~3_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_1|data_out\(3));

-- Location: LCCOMB_X24_Y11_N14
\reg_blk|decoder|Ram0~40\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|decoder|Ram0~40_combout\ = (!\write_reg_mux|output[4]~0_combout\ & (\write_reg_mux|output[2]~2_combout\ & (!\write_reg_mux|output[3]~1_combout\ & \reg_blk|decoder|Ram0~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \write_reg_mux|output[4]~0_combout\,
	datab => \write_reg_mux|output[2]~2_combout\,
	datac => \write_reg_mux|output[3]~1_combout\,
	datad => \reg_blk|decoder|Ram0~30_combout\,
	combout => \reg_blk|decoder|Ram0~40_combout\);

-- Location: LCFF_X12_Y8_N9
\reg_blk|register_7|data_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[3]~3_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_7|data_out\(3));

-- Location: LCCOMB_X24_Y11_N28
\reg_blk|decoder|Ram0~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|decoder|Ram0~41_combout\ = (\reg_blk|decoder|Ram0~21_combout\ & (\reg_blk|decoder|Ram0~52_combout\ & (\write_reg_mux|output[2]~2_combout\ & !\write_reg_mux|output[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|decoder|Ram0~21_combout\,
	datab => \reg_blk|decoder|Ram0~52_combout\,
	datac => \write_reg_mux|output[2]~2_combout\,
	datad => \write_reg_mux|output[0]~3_combout\,
	combout => \reg_blk|decoder|Ram0~41_combout\);

-- Location: LCFF_X10_Y7_N3
\reg_blk|register_4|data_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[3]~3_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_4|data_out\(3));

-- Location: LCCOMB_X13_Y2_N8
\reg_blk|decoder|Ram0~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|decoder|Ram0~39_combout\ = (\reg_blk|decoder|Ram0~52_combout\ & (!\write_reg_mux|output[0]~3_combout\ & (\reg_blk|decoder|Ram0~16_combout\ & \write_reg_mux|output[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|decoder|Ram0~52_combout\,
	datab => \write_reg_mux|output[0]~3_combout\,
	datac => \reg_blk|decoder|Ram0~16_combout\,
	datad => \write_reg_mux|output[2]~2_combout\,
	combout => \reg_blk|decoder|Ram0~39_combout\);

-- Location: LCFF_X10_Y5_N13
\reg_blk|register_6|data_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[3]~3_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_6|data_out\(3));

-- Location: LCCOMB_X10_Y7_N2
\reg_blk|read_mux_2|Mux28~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux28~12_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|register_6|data_out\(3)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (\reg_blk|register_4|data_out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datac => \reg_blk|register_4|data_out\(3),
	datad => \reg_blk|register_6|data_out\(3),
	combout => \reg_blk|read_mux_2|Mux28~12_combout\);

-- Location: LCCOMB_X12_Y8_N8
\reg_blk|read_mux_2|Mux28~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux28~13_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|read_mux_2|Mux28~12_combout\ & ((\reg_blk|register_7|data_out\(3)))) # (!\reg_blk|read_mux_2|Mux28~12_combout\ & 
-- (\reg_blk|register_5|data_out\(3))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (((\reg_blk|read_mux_2|Mux28~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_5|data_out\(3),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datac => \reg_blk|register_7|data_out\(3),
	datad => \reg_blk|read_mux_2|Mux28~12_combout\,
	combout => \reg_blk|read_mux_2|Mux28~13_combout\);

-- Location: LCCOMB_X10_Y5_N30
\reg_blk|read_mux_2|Mux28~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux28~14_combout\ = (\reg_blk|read_mux_2|Mux8~1_combout\ & ((\reg_blk|read_mux_2|Mux8~2_combout\ & ((\reg_blk|read_mux_2|Mux28~13_combout\))) # (!\reg_blk|read_mux_2|Mux8~2_combout\ & (\reg_blk|register_1|data_out\(3))))) # 
-- (!\reg_blk|read_mux_2|Mux8~1_combout\ & (\reg_blk|read_mux_2|Mux8~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux8~1_combout\,
	datab => \reg_blk|read_mux_2|Mux8~2_combout\,
	datac => \reg_blk|register_1|data_out\(3),
	datad => \reg_blk|read_mux_2|Mux28~13_combout\,
	combout => \reg_blk|read_mux_2|Mux28~14_combout\);

-- Location: LCCOMB_X9_Y5_N20
\reg_blk|read_mux_2|Mux28~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux28~15_combout\ = (\reg_blk|read_mux_2|Mux8~3_combout\ & ((\reg_blk|read_mux_2|Mux28~14_combout\ & (\reg_blk|register_3|data_out\(3))) # (!\reg_blk|read_mux_2|Mux28~14_combout\ & ((\reg_blk|register_2|data_out\(3)))))) # 
-- (!\reg_blk|read_mux_2|Mux8~3_combout\ & (((\reg_blk|read_mux_2|Mux28~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux8~3_combout\,
	datab => \reg_blk|register_3|data_out\(3),
	datac => \reg_blk|register_2|data_out\(3),
	datad => \reg_blk|read_mux_2|Mux28~14_combout\,
	combout => \reg_blk|read_mux_2|Mux28~15_combout\);

-- Location: LCCOMB_X12_Y5_N6
\reg_blk|read_mux_2|Mux28~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux28~16_combout\ = (\reg_blk|read_mux_2|Mux8~0_combout\ & ((\reg_blk|read_mux_2|Mux8~4_combout\) # ((\reg_blk|read_mux_2|Mux28~11_combout\)))) # (!\reg_blk|read_mux_2|Mux8~0_combout\ & (!\reg_blk|read_mux_2|Mux8~4_combout\ & 
-- ((\reg_blk|read_mux_2|Mux28~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux8~0_combout\,
	datab => \reg_blk|read_mux_2|Mux8~4_combout\,
	datac => \reg_blk|read_mux_2|Mux28~11_combout\,
	datad => \reg_blk|read_mux_2|Mux28~15_combout\,
	combout => \reg_blk|read_mux_2|Mux28~16_combout\);

-- Location: LCCOMB_X12_Y5_N28
\reg_blk|read_mux_2|Mux28~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux28~19_combout\ = (\reg_blk|read_mux_2|Mux8~4_combout\ & ((\reg_blk|read_mux_2|Mux28~16_combout\ & ((\reg_blk|read_mux_2|Mux28~18_combout\))) # (!\reg_blk|read_mux_2|Mux28~16_combout\ & (\reg_blk|read_mux_2|Mux28~1_combout\)))) # 
-- (!\reg_blk|read_mux_2|Mux8~4_combout\ & (((\reg_blk|read_mux_2|Mux28~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux28~1_combout\,
	datab => \reg_blk|read_mux_2|Mux8~4_combout\,
	datac => \reg_blk|read_mux_2|Mux28~18_combout\,
	datad => \reg_blk|read_mux_2|Mux28~16_combout\,
	combout => \reg_blk|read_mux_2|Mux28~19_combout\);

-- Location: LCCOMB_X12_Y5_N26
\alu_source_mux|output[3]~92\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu_source_mux|output[3]~92_combout\ = (\controller|Equal6~0_combout\ & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31) & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(3))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31) & ((\reg_blk|read_mux_2|Mux28~19_combout\))))) # (!\controller|Equal6~0_combout\ & (((\reg_blk|read_mux_2|Mux28~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(3),
	datab => \controller|Equal6~0_combout\,
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31),
	datad => \reg_blk|read_mux_2|Mux28~19_combout\,
	combout => \alu_source_mux|output[3]~92_combout\);

-- Location: LCCOMB_X14_Y8_N8
\reg_blk|read_mux_2|Mux8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux8~0_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(20)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & 
-- \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(20),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	combout => \reg_blk|read_mux_2|Mux8~0_combout\);

-- Location: LCFF_X8_Y9_N23
\reg_blk|register_31|data_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[2]~2_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_31|data_out\(2));

-- Location: LCCOMB_X9_Y9_N8
\reg_blk|register_27|data_out[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_27|data_out[2]~feeder_combout\ = \regblk_data_in_mux|output[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[2]~2_combout\,
	combout => \reg_blk|register_27|data_out[2]~feeder_combout\);

-- Location: LCCOMB_X25_Y8_N22
\reg_blk|decoder|Ram0~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|decoder|Ram0~31_combout\ = (\reg_blk|decoder|Ram0~50_combout\ & (\reg_blk|decoder|Ram0~30_combout\ & !\write_reg_mux|output[2]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_blk|decoder|Ram0~50_combout\,
	datac => \reg_blk|decoder|Ram0~30_combout\,
	datad => \write_reg_mux|output[2]~2_combout\,
	combout => \reg_blk|decoder|Ram0~31_combout\);

-- Location: LCFF_X9_Y9_N9
\reg_blk|register_27|data_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_27|data_out[2]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_27|data_out\(2));

-- Location: LCFF_X8_Y9_N21
\reg_blk|register_23|data_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[2]~2_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_23|data_out\(2));

-- Location: LCCOMB_X9_Y9_N2
\reg_blk|register_19|data_out[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_19|data_out[2]~feeder_combout\ = \regblk_data_in_mux|output[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[2]~2_combout\,
	combout => \reg_blk|register_19|data_out[2]~feeder_combout\);

-- Location: LCFF_X9_Y9_N3
\reg_blk|register_19|data_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_19|data_out[2]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_19|data_out\(2));

-- Location: LCCOMB_X9_Y9_N0
\reg_blk|read_mux_2|Mux29~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux29~7_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19)) # ((\reg_blk|register_23|data_out\(2))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\reg_blk|register_19|data_out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datac => \reg_blk|register_23|data_out\(2),
	datad => \reg_blk|register_19|data_out\(2),
	combout => \reg_blk|read_mux_2|Mux29~7_combout\);

-- Location: LCCOMB_X9_Y9_N18
\reg_blk|read_mux_2|Mux29~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux29~8_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\reg_blk|read_mux_2|Mux29~7_combout\ & (\reg_blk|register_31|data_out\(2))) # (!\reg_blk|read_mux_2|Mux29~7_combout\ & 
-- ((\reg_blk|register_27|data_out\(2)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (((\reg_blk|read_mux_2|Mux29~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datab => \reg_blk|register_31|data_out\(2),
	datac => \reg_blk|register_27|data_out\(2),
	datad => \reg_blk|read_mux_2|Mux29~7_combout\,
	combout => \reg_blk|read_mux_2|Mux29~8_combout\);

-- Location: LCCOMB_X12_Y8_N16
\reg_blk|register_26|data_out[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_26|data_out[2]~feeder_combout\ = \regblk_data_in_mux|output[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[2]~2_combout\,
	combout => \reg_blk|register_26|data_out[2]~feeder_combout\);

-- Location: LCFF_X12_Y8_N17
\reg_blk|register_26|data_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_26|data_out[2]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_26|data_out\(2));

-- Location: LCCOMB_X12_Y3_N18
\reg_blk|register_18|data_out[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_18|data_out[2]~feeder_combout\ = \regblk_data_in_mux|output[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[2]~2_combout\,
	combout => \reg_blk|register_18|data_out[2]~feeder_combout\);

-- Location: LCFF_X12_Y3_N19
\reg_blk|register_18|data_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_18|data_out[2]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_18|data_out\(2));

-- Location: LCCOMB_X12_Y3_N0
\reg_blk|read_mux_2|Mux29~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux29~0_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|register_22|data_out\(2)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\reg_blk|register_18|data_out\(2) & !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_22|data_out\(2),
	datab => \reg_blk|register_18|data_out\(2),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	combout => \reg_blk|read_mux_2|Mux29~0_combout\);

-- Location: LCCOMB_X13_Y3_N24
\reg_blk|register_30|data_out[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_30|data_out[2]~feeder_combout\ = \regblk_data_in_mux|output[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[2]~2_combout\,
	combout => \reg_blk|register_30|data_out[2]~feeder_combout\);

-- Location: LCFF_X13_Y3_N25
\reg_blk|register_30|data_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_30|data_out[2]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_30|data_out\(2));

-- Location: LCCOMB_X14_Y8_N20
\reg_blk|read_mux_2|Mux29~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux29~1_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\reg_blk|read_mux_2|Mux29~0_combout\ & ((\reg_blk|register_30|data_out\(2)))) # (!\reg_blk|read_mux_2|Mux29~0_combout\ & 
-- (\reg_blk|register_26|data_out\(2))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (((\reg_blk|read_mux_2|Mux29~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datab => \reg_blk|register_26|data_out\(2),
	datac => \reg_blk|read_mux_2|Mux29~0_combout\,
	datad => \reg_blk|register_30|data_out\(2),
	combout => \reg_blk|read_mux_2|Mux29~1_combout\);

-- Location: LCFF_X12_Y6_N15
\reg_blk|register_28|data_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[2]~2_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_28|data_out\(2));

-- Location: LCFF_X12_Y10_N15
\reg_blk|register_24|data_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[2]~2_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_24|data_out\(2));

-- Location: LCFF_X12_Y10_N9
\reg_blk|register_16|data_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[2]~2_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_16|data_out\(2));

-- Location: LCCOMB_X12_Y10_N8
\reg_blk|read_mux_2|Mux29~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux29~4_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\reg_blk|register_24|data_out\(2)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (((\reg_blk|register_16|data_out\(2) & !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datab => \reg_blk|register_24|data_out\(2),
	datac => \reg_blk|register_16|data_out\(2),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	combout => \reg_blk|read_mux_2|Mux29~4_combout\);

-- Location: LCCOMB_X12_Y6_N14
\reg_blk|read_mux_2|Mux29~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux29~5_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|read_mux_2|Mux29~4_combout\ & ((\reg_blk|register_28|data_out\(2)))) # (!\reg_blk|read_mux_2|Mux29~4_combout\ & 
-- (\reg_blk|register_20|data_out\(2))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\reg_blk|read_mux_2|Mux29~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_20|data_out\(2),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datac => \reg_blk|register_28|data_out\(2),
	datad => \reg_blk|read_mux_2|Mux29~4_combout\,
	combout => \reg_blk|read_mux_2|Mux29~5_combout\);

-- Location: LCFF_X9_Y6_N23
\reg_blk|register_21|data_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[2]~2_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_21|data_out\(2));

-- Location: LCFF_X9_Y6_N1
\reg_blk|register_29|data_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[2]~2_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_29|data_out\(2));

-- Location: LCFF_X10_Y6_N25
\reg_blk|register_17|data_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[2]~2_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_17|data_out\(2));

-- Location: LCCOMB_X10_Y6_N24
\reg_blk|read_mux_2|Mux29~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux29~2_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (\reg_blk|register_25|data_out\(2))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\reg_blk|register_17|data_out\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_25|data_out\(2),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datac => \reg_blk|register_17|data_out\(2),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	combout => \reg_blk|read_mux_2|Mux29~2_combout\);

-- Location: LCCOMB_X9_Y6_N0
\reg_blk|read_mux_2|Mux29~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux29~3_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|read_mux_2|Mux29~2_combout\ & ((\reg_blk|register_29|data_out\(2)))) # (!\reg_blk|read_mux_2|Mux29~2_combout\ & 
-- (\reg_blk|register_21|data_out\(2))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\reg_blk|read_mux_2|Mux29~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datab => \reg_blk|register_21|data_out\(2),
	datac => \reg_blk|register_29|data_out\(2),
	datad => \reg_blk|read_mux_2|Mux29~2_combout\,
	combout => \reg_blk|read_mux_2|Mux29~3_combout\);

-- Location: LCCOMB_X14_Y8_N22
\reg_blk|read_mux_2|Mux29~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux29~6_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|read_mux_2|Mux29~3_combout\))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (\reg_blk|read_mux_2|Mux29~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datac => \reg_blk|read_mux_2|Mux29~5_combout\,
	datad => \reg_blk|read_mux_2|Mux29~3_combout\,
	combout => \reg_blk|read_mux_2|Mux29~6_combout\);

-- Location: LCCOMB_X14_Y8_N4
\reg_blk|read_mux_2|Mux29~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux29~9_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|read_mux_2|Mux29~6_combout\ & (\reg_blk|read_mux_2|Mux29~8_combout\)) # (!\reg_blk|read_mux_2|Mux29~6_combout\ & 
-- ((\reg_blk|read_mux_2|Mux29~1_combout\))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (((\reg_blk|read_mux_2|Mux29~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datab => \reg_blk|read_mux_2|Mux29~8_combout\,
	datac => \reg_blk|read_mux_2|Mux29~1_combout\,
	datad => \reg_blk|read_mux_2|Mux29~6_combout\,
	combout => \reg_blk|read_mux_2|Mux29~9_combout\);

-- Location: LCCOMB_X13_Y2_N14
\reg_blk|decoder|Ram0~42\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|decoder|Ram0~42_combout\ = (!\write_reg_mux|output[2]~2_combout\ & (\write_reg_mux|output[0]~3_combout\ & (\reg_blk|decoder|Ram0~53_combout\ & \reg_blk|decoder|Ram0~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \write_reg_mux|output[2]~2_combout\,
	datab => \write_reg_mux|output[0]~3_combout\,
	datac => \reg_blk|decoder|Ram0~53_combout\,
	datad => \reg_blk|decoder|Ram0~21_combout\,
	combout => \reg_blk|decoder|Ram0~42_combout\);

-- Location: LCFF_X8_Y8_N5
\reg_blk|register_9|data_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[2]~2_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_9|data_out\(2));

-- Location: LCCOMB_X24_Y11_N18
\reg_blk|decoder|Ram0~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|decoder|Ram0~43_combout\ = (\reg_blk|decoder|Ram0~16_combout\ & (!\write_reg_mux|output[2]~2_combout\ & (\reg_blk|decoder|Ram0~53_combout\ & !\write_reg_mux|output[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|decoder|Ram0~16_combout\,
	datab => \write_reg_mux|output[2]~2_combout\,
	datac => \reg_blk|decoder|Ram0~53_combout\,
	datad => \write_reg_mux|output[0]~3_combout\,
	combout => \reg_blk|decoder|Ram0~43_combout\);

-- Location: LCFF_X10_Y8_N19
\reg_blk|register_10|data_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[2]~2_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_10|data_out\(2));

-- Location: LCCOMB_X8_Y8_N12
\reg_blk|read_mux_2|Mux29~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux29~10_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16)) # (\reg_blk|register_10|data_out\(2))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (\reg_blk|register_8|data_out\(2) & (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_8|data_out\(2),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datad => \reg_blk|register_10|data_out\(2),
	combout => \reg_blk|read_mux_2|Mux29~10_combout\);

-- Location: LCCOMB_X10_Y8_N14
\reg_blk|read_mux_2|Mux29~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux29~11_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|read_mux_2|Mux29~10_combout\ & (\reg_blk|register_11|data_out\(2))) # (!\reg_blk|read_mux_2|Mux29~10_combout\ & 
-- ((\reg_blk|register_9|data_out\(2)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (((\reg_blk|read_mux_2|Mux29~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_11|data_out\(2),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datac => \reg_blk|register_9|data_out\(2),
	datad => \reg_blk|read_mux_2|Mux29~10_combout\,
	combout => \reg_blk|read_mux_2|Mux29~11_combout\);

-- Location: LCCOMB_X15_Y6_N0
\reg_blk|register_3|data_out[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_3|data_out[2]~feeder_combout\ = \regblk_data_in_mux|output[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[2]~2_combout\,
	combout => \reg_blk|register_3|data_out[2]~feeder_combout\);

-- Location: LCCOMB_X24_Y11_N10
\reg_blk|decoder|Ram0~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|decoder|Ram0~37_combout\ = (!\write_reg_mux|output[4]~0_combout\ & (!\write_reg_mux|output[2]~2_combout\ & (!\write_reg_mux|output[3]~1_combout\ & \reg_blk|decoder|Ram0~30_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \write_reg_mux|output[4]~0_combout\,
	datab => \write_reg_mux|output[2]~2_combout\,
	datac => \write_reg_mux|output[3]~1_combout\,
	datad => \reg_blk|decoder|Ram0~30_combout\,
	combout => \reg_blk|decoder|Ram0~37_combout\);

-- Location: LCFF_X15_Y6_N1
\reg_blk|register_3|data_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_3|data_out[2]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_3|data_out\(2));

-- Location: LCFF_X14_Y8_N19
\reg_blk|register_2|data_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[2]~2_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_2|data_out\(2));

-- Location: LCCOMB_X14_Y8_N28
\reg_blk|read_mux_2|Mux8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux8~1_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18)) # ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & 
-- \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	combout => \reg_blk|read_mux_2|Mux8~1_combout\);

-- Location: LCFF_X14_Y8_N13
\reg_blk|register_1|data_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[2]~2_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_1|data_out\(2));

-- Location: LCFF_X12_Y8_N27
\reg_blk|register_7|data_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[2]~2_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_7|data_out\(2));

-- Location: LCFF_X17_Y8_N25
\reg_blk|register_6|data_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[2]~2_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_6|data_out\(2));

-- Location: LCFF_X17_Y8_N15
\reg_blk|register_4|data_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[2]~2_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_4|data_out\(2));

-- Location: LCCOMB_X15_Y6_N30
\reg_blk|register_5|data_out[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_5|data_out[2]~feeder_combout\ = \regblk_data_in_mux|output[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[2]~2_combout\,
	combout => \reg_blk|register_5|data_out[2]~feeder_combout\);

-- Location: LCCOMB_X24_Y11_N4
\reg_blk|decoder|Ram0~38\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|decoder|Ram0~38_combout\ = (\reg_blk|decoder|Ram0~21_combout\ & (\reg_blk|decoder|Ram0~52_combout\ & (\write_reg_mux|output[2]~2_combout\ & \write_reg_mux|output[0]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|decoder|Ram0~21_combout\,
	datab => \reg_blk|decoder|Ram0~52_combout\,
	datac => \write_reg_mux|output[2]~2_combout\,
	datad => \write_reg_mux|output[0]~3_combout\,
	combout => \reg_blk|decoder|Ram0~38_combout\);

-- Location: LCFF_X15_Y6_N31
\reg_blk|register_5|data_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_5|data_out[2]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_5|data_out\(2));

-- Location: LCCOMB_X17_Y8_N20
\reg_blk|read_mux_2|Mux29~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux29~12_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|register_5|data_out\(2)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (\reg_blk|register_4|data_out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datab => \reg_blk|register_4|data_out\(2),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datad => \reg_blk|register_5|data_out\(2),
	combout => \reg_blk|read_mux_2|Mux29~12_combout\);

-- Location: LCCOMB_X12_Y8_N12
\reg_blk|read_mux_2|Mux29~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux29~13_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|read_mux_2|Mux29~12_combout\ & (\reg_blk|register_7|data_out\(2))) # (!\reg_blk|read_mux_2|Mux29~12_combout\ & 
-- ((\reg_blk|register_6|data_out\(2)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (((\reg_blk|read_mux_2|Mux29~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datab => \reg_blk|register_7|data_out\(2),
	datac => \reg_blk|register_6|data_out\(2),
	datad => \reg_blk|read_mux_2|Mux29~12_combout\,
	combout => \reg_blk|read_mux_2|Mux29~13_combout\);

-- Location: LCCOMB_X14_Y8_N12
\reg_blk|read_mux_2|Mux29~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux29~14_combout\ = (\reg_blk|read_mux_2|Mux8~2_combout\ & (((\reg_blk|read_mux_2|Mux29~13_combout\)) # (!\reg_blk|read_mux_2|Mux8~1_combout\))) # (!\reg_blk|read_mux_2|Mux8~2_combout\ & (\reg_blk|read_mux_2|Mux8~1_combout\ & 
-- (\reg_blk|register_1|data_out\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux8~2_combout\,
	datab => \reg_blk|read_mux_2|Mux8~1_combout\,
	datac => \reg_blk|register_1|data_out\(2),
	datad => \reg_blk|read_mux_2|Mux29~13_combout\,
	combout => \reg_blk|read_mux_2|Mux29~14_combout\);

-- Location: LCCOMB_X14_Y8_N18
\reg_blk|read_mux_2|Mux29~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux29~15_combout\ = (\reg_blk|read_mux_2|Mux8~3_combout\ & ((\reg_blk|read_mux_2|Mux29~14_combout\ & (\reg_blk|register_3|data_out\(2))) # (!\reg_blk|read_mux_2|Mux29~14_combout\ & ((\reg_blk|register_2|data_out\(2)))))) # 
-- (!\reg_blk|read_mux_2|Mux8~3_combout\ & (((\reg_blk|read_mux_2|Mux29~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux8~3_combout\,
	datab => \reg_blk|register_3|data_out\(2),
	datac => \reg_blk|register_2|data_out\(2),
	datad => \reg_blk|read_mux_2|Mux29~14_combout\,
	combout => \reg_blk|read_mux_2|Mux29~15_combout\);

-- Location: LCCOMB_X14_Y8_N6
\reg_blk|read_mux_2|Mux29~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux29~16_combout\ = (\reg_blk|read_mux_2|Mux8~4_combout\ & ((\reg_blk|read_mux_2|Mux8~0_combout\) # ((\reg_blk|read_mux_2|Mux29~11_combout\)))) # (!\reg_blk|read_mux_2|Mux8~4_combout\ & (!\reg_blk|read_mux_2|Mux8~0_combout\ & 
-- ((\reg_blk|read_mux_2|Mux29~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux8~4_combout\,
	datab => \reg_blk|read_mux_2|Mux8~0_combout\,
	datac => \reg_blk|read_mux_2|Mux29~11_combout\,
	datad => \reg_blk|read_mux_2|Mux29~15_combout\,
	combout => \reg_blk|read_mux_2|Mux29~16_combout\);

-- Location: LCCOMB_X14_Y8_N0
\alu_source_mux|output[2]~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu_source_mux|output[2]~62_combout\ = (\reg_blk|read_mux_2|Mux8~0_combout\ & ((\reg_blk|read_mux_2|Mux29~16_combout\ & (\reg_blk|read_mux_2|Mux29~18_combout\)) # (!\reg_blk|read_mux_2|Mux29~16_combout\ & ((\reg_blk|read_mux_2|Mux29~9_combout\))))) # 
-- (!\reg_blk|read_mux_2|Mux8~0_combout\ & (((\reg_blk|read_mux_2|Mux29~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux29~18_combout\,
	datab => \reg_blk|read_mux_2|Mux8~0_combout\,
	datac => \reg_blk|read_mux_2|Mux29~9_combout\,
	datad => \reg_blk|read_mux_2|Mux29~16_combout\,
	combout => \alu_source_mux|output[2]~62_combout\);

-- Location: LCCOMB_X14_Y8_N16
\alu_source_mux|output[2]~93\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu_source_mux|output[2]~93_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31) & ((\controller|Equal6~0_combout\ & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(2))) # 
-- (!\controller|Equal6~0_combout\ & ((\alu_source_mux|output[2]~62_combout\))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31) & (((\alu_source_mux|output[2]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(2),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31),
	datac => \controller|Equal6~0_combout\,
	datad => \alu_source_mux|output[2]~62_combout\,
	combout => \alu_source_mux|output[2]~93_combout\);

-- Location: LCCOMB_X10_Y4_N12
\controller|ctrl_alu_op[2]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \controller|ctrl_alu_op[2]~0_combout\ = (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(0) & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(5) & 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(4) & !\controller|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(0),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(5),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(4),
	datad => \controller|Equal0~0_combout\,
	combout => \controller|ctrl_alu_op[2]~0_combout\);

-- Location: LCCOMB_X10_Y4_N14
\controller|ctrl_alu_op[2]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \controller|ctrl_alu_op[2]~5_combout\ = (\controller|Equal8~1_combout\) # ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(2) & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(1) & 
-- \controller|ctrl_alu_op[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(2),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(1),
	datac => \controller|Equal8~1_combout\,
	datad => \controller|ctrl_alu_op[2]~0_combout\,
	combout => \controller|ctrl_alu_op[2]~5_combout\);

-- Location: LCCOMB_X13_Y5_N2
\reg_blk|register_15|data_out[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_15|data_out[0]~feeder_combout\ = \regblk_data_in_mux|output[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[0]~0_combout\,
	combout => \reg_blk|register_15|data_out[0]~feeder_combout\);

-- Location: LCFF_X13_Y5_N3
\reg_blk|register_15|data_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_15|data_out[0]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_15|data_out\(0));

-- Location: LCCOMB_X13_Y2_N16
\reg_blk|decoder|Ram0~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|decoder|Ram0~47_combout\ = (\write_reg_mux|output[2]~2_combout\ & (\write_reg_mux|output[0]~3_combout\ & (\reg_blk|decoder|Ram0~53_combout\ & \reg_blk|decoder|Ram0~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \write_reg_mux|output[2]~2_combout\,
	datab => \write_reg_mux|output[0]~3_combout\,
	datac => \reg_blk|decoder|Ram0~53_combout\,
	datad => \reg_blk|decoder|Ram0~21_combout\,
	combout => \reg_blk|decoder|Ram0~47_combout\);

-- Location: LCFF_X12_Y5_N5
\reg_blk|register_13|data_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[0]~0_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_13|data_out\(0));

-- Location: LCCOMB_X12_Y5_N4
\reg_blk|read_mux_1|Mux31~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux31~23_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (((\reg_blk|register_13|data_out\(0)) # (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (\reg_blk|register_12|data_out\(0) & ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_12|data_out\(0),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datac => \reg_blk|register_13|data_out\(0),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	combout => \reg_blk|read_mux_1|Mux31~23_combout\);

-- Location: LCCOMB_X13_Y5_N28
\reg_blk|register_14|data_out[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_14|data_out[0]~feeder_combout\ = \regblk_data_in_mux|output[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[0]~0_combout\,
	combout => \reg_blk|register_14|data_out[0]~feeder_combout\);

-- Location: LCFF_X13_Y5_N29
\reg_blk|register_14|data_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_14|data_out[0]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_14|data_out\(0));

-- Location: LCCOMB_X13_Y5_N8
\reg_blk|read_mux_1|Mux31~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux31~24_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\reg_blk|read_mux_1|Mux31~23_combout\ & (\reg_blk|register_15|data_out\(0))) # (!\reg_blk|read_mux_1|Mux31~23_combout\ & 
-- ((\reg_blk|register_14|data_out\(0)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\reg_blk|read_mux_1|Mux31~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datab => \reg_blk|register_15|data_out\(0),
	datac => \reg_blk|read_mux_1|Mux31~23_combout\,
	datad => \reg_blk|register_14|data_out\(0),
	combout => \reg_blk|read_mux_1|Mux31~24_combout\);

-- Location: LCCOMB_X10_Y3_N4
\reg_blk|register_23|data_out[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_23|data_out[0]~feeder_combout\ = \regblk_data_in_mux|output[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[0]~0_combout\,
	combout => \reg_blk|register_23|data_out[0]~feeder_combout\);

-- Location: LCFF_X10_Y3_N5
\reg_blk|register_23|data_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_23|data_out[0]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_23|data_out\(0));

-- Location: LCFF_X9_Y9_N7
\reg_blk|register_19|data_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[0]~0_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_19|data_out\(0));

-- Location: LCCOMB_X10_Y3_N24
\reg_blk|read_mux_1|Mux31~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux31~11_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (\reg_blk|register_23|data_out\(0))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\reg_blk|register_19|data_out\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datac => \reg_blk|register_23|data_out\(0),
	datad => \reg_blk|register_19|data_out\(0),
	combout => \reg_blk|read_mux_1|Mux31~11_combout\);

-- Location: LCFF_X9_Y9_N25
\reg_blk|register_27|data_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[0]~0_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_27|data_out\(0));

-- Location: LCCOMB_X10_Y3_N10
\reg_blk|read_mux_1|Mux31~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux31~12_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\reg_blk|read_mux_1|Mux31~11_combout\ & (\reg_blk|register_31|data_out\(0))) # (!\reg_blk|read_mux_1|Mux31~11_combout\ & 
-- ((\reg_blk|register_27|data_out\(0)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (((\reg_blk|read_mux_1|Mux31~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datab => \reg_blk|register_31|data_out\(0),
	datac => \reg_blk|read_mux_1|Mux31~11_combout\,
	datad => \reg_blk|register_27|data_out\(0),
	combout => \reg_blk|read_mux_1|Mux31~12_combout\);

-- Location: LCFF_X10_Y9_N25
\reg_blk|register_26|data_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[0]~0_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_26|data_out\(0));

-- Location: LCFF_X10_Y9_N23
\reg_blk|register_30|data_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[0]~0_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_30|data_out\(0));

-- Location: LCFF_X10_Y10_N21
\reg_blk|register_18|data_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[0]~0_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_18|data_out\(0));

-- Location: LCCOMB_X10_Y12_N30
\reg_blk|read_mux_1|Mux31~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux31~4_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\reg_blk|register_22|data_out\(0)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\reg_blk|register_18|data_out\(0) & !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_22|data_out\(0),
	datab => \reg_blk|register_18|data_out\(0),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	combout => \reg_blk|read_mux_1|Mux31~4_combout\);

-- Location: LCCOMB_X10_Y12_N8
\reg_blk|read_mux_1|Mux31~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux31~5_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\reg_blk|read_mux_1|Mux31~4_combout\ & ((\reg_blk|register_30|data_out\(0)))) # (!\reg_blk|read_mux_1|Mux31~4_combout\ & 
-- (\reg_blk|register_26|data_out\(0))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (((\reg_blk|read_mux_1|Mux31~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datab => \reg_blk|register_26|data_out\(0),
	datac => \reg_blk|register_30|data_out\(0),
	datad => \reg_blk|read_mux_1|Mux31~4_combout\,
	combout => \reg_blk|read_mux_1|Mux31~5_combout\);

-- Location: LCFF_X9_Y6_N19
\reg_blk|register_29|data_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[0]~0_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_29|data_out\(0));

-- Location: LCFF_X9_Y6_N25
\reg_blk|register_21|data_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[0]~0_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_21|data_out\(0));

-- Location: LCCOMB_X10_Y6_N8
\reg_blk|register_25|data_out[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_25|data_out[0]~feeder_combout\ = \regblk_data_in_mux|output[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[0]~0_combout\,
	combout => \reg_blk|register_25|data_out[0]~feeder_combout\);

-- Location: LCCOMB_X17_Y2_N22
\reg_blk|decoder|Ram0~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|decoder|Ram0~23_combout\ = (\write_reg_mux|output[0]~3_combout\ & (!\write_reg_mux|output[2]~2_combout\ & (\reg_blk|decoder|Ram0~21_combout\ & \reg_blk|decoder|Ram0~50_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \write_reg_mux|output[0]~3_combout\,
	datab => \write_reg_mux|output[2]~2_combout\,
	datac => \reg_blk|decoder|Ram0~21_combout\,
	datad => \reg_blk|decoder|Ram0~50_combout\,
	combout => \reg_blk|decoder|Ram0~23_combout\);

-- Location: LCFF_X10_Y6_N9
\reg_blk|register_25|data_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_25|data_out[0]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_25|data_out\(0));

-- Location: LCCOMB_X10_Y6_N18
\reg_blk|register_17|data_out[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_17|data_out[0]~feeder_combout\ = \regblk_data_in_mux|output[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[0]~0_combout\,
	combout => \reg_blk|register_17|data_out[0]~feeder_combout\);

-- Location: LCFF_X10_Y6_N19
\reg_blk|register_17|data_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_17|data_out[0]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_17|data_out\(0));

-- Location: LCCOMB_X10_Y6_N4
\reg_blk|read_mux_1|Mux31~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux31~6_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23)) # ((\reg_blk|register_25|data_out\(0))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\reg_blk|register_17|data_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datac => \reg_blk|register_25|data_out\(0),
	datad => \reg_blk|register_17|data_out\(0),
	combout => \reg_blk|read_mux_1|Mux31~6_combout\);

-- Location: LCCOMB_X9_Y6_N26
\reg_blk|read_mux_1|Mux31~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux31~7_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\reg_blk|read_mux_1|Mux31~6_combout\ & (\reg_blk|register_29|data_out\(0))) # (!\reg_blk|read_mux_1|Mux31~6_combout\ & 
-- ((\reg_blk|register_21|data_out\(0)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\reg_blk|read_mux_1|Mux31~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datab => \reg_blk|register_29|data_out\(0),
	datac => \reg_blk|register_21|data_out\(0),
	datad => \reg_blk|read_mux_1|Mux31~6_combout\,
	combout => \reg_blk|read_mux_1|Mux31~7_combout\);

-- Location: LCCOMB_X12_Y6_N2
\reg_blk|register_28|data_out[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_28|data_out[0]~feeder_combout\ = \regblk_data_in_mux|output[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[0]~0_combout\,
	combout => \reg_blk|register_28|data_out[0]~feeder_combout\);

-- Location: LCFF_X12_Y6_N3
\reg_blk|register_28|data_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_28|data_out[0]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_28|data_out\(0));

-- Location: LCFF_X10_Y10_N25
\reg_blk|register_16|data_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[0]~0_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_16|data_out\(0));

-- Location: LCCOMB_X12_Y6_N8
\reg_blk|read_mux_1|Mux31~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux31~8_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (\reg_blk|register_20|data_out\(0))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\reg_blk|register_16|data_out\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_20|data_out\(0),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datad => \reg_blk|register_16|data_out\(0),
	combout => \reg_blk|read_mux_1|Mux31~8_combout\);

-- Location: LCCOMB_X10_Y4_N8
\reg_blk|register_24|data_out[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_24|data_out[0]~feeder_combout\ = \regblk_data_in_mux|output[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[0]~0_combout\,
	combout => \reg_blk|register_24|data_out[0]~feeder_combout\);

-- Location: LCFF_X10_Y4_N9
\reg_blk|register_24|data_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_24|data_out[0]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_24|data_out\(0));

-- Location: LCCOMB_X12_Y6_N26
\reg_blk|read_mux_1|Mux31~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux31~9_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\reg_blk|read_mux_1|Mux31~8_combout\ & (\reg_blk|register_28|data_out\(0))) # (!\reg_blk|read_mux_1|Mux31~8_combout\ & 
-- ((\reg_blk|register_24|data_out\(0)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (((\reg_blk|read_mux_1|Mux31~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datab => \reg_blk|register_28|data_out\(0),
	datac => \reg_blk|read_mux_1|Mux31~8_combout\,
	datad => \reg_blk|register_24|data_out\(0),
	combout => \reg_blk|read_mux_1|Mux31~9_combout\);

-- Location: LCCOMB_X12_Y6_N16
\reg_blk|read_mux_1|Mux31~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux31~10_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (\reg_blk|read_mux_1|Mux31~7_combout\)) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|read_mux_1|Mux31~9_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datac => \reg_blk|read_mux_1|Mux31~7_combout\,
	datad => \reg_blk|read_mux_1|Mux31~9_combout\,
	combout => \reg_blk|read_mux_1|Mux31~10_combout\);

-- Location: LCCOMB_X9_Y4_N14
\reg_blk|read_mux_1|Mux31~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux31~13_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\reg_blk|read_mux_1|Mux31~10_combout\ & (\reg_blk|read_mux_1|Mux31~12_combout\)) # (!\reg_blk|read_mux_1|Mux31~10_combout\ & 
-- ((\reg_blk|read_mux_1|Mux31~5_combout\))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\reg_blk|read_mux_1|Mux31~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datab => \reg_blk|read_mux_1|Mux31~12_combout\,
	datac => \reg_blk|read_mux_1|Mux31~5_combout\,
	datad => \reg_blk|read_mux_1|Mux31~10_combout\,
	combout => \reg_blk|read_mux_1|Mux31~13_combout\);

-- Location: LCCOMB_X10_Y12_N22
\reg_blk|register_3|data_out[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_3|data_out[0]~feeder_combout\ = \regblk_data_in_mux|output[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[0]~0_combout\,
	combout => \reg_blk|register_3|data_out[0]~feeder_combout\);

-- Location: LCFF_X10_Y12_N23
\reg_blk|register_3|data_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_3|data_out[0]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_3|data_out\(0));

-- Location: LCCOMB_X10_Y5_N16
\reg_blk|read_mux_1|Mux7~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux7~4_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & 
-- \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	combout => \reg_blk|read_mux_1|Mux7~4_combout\);

-- Location: LCFF_X14_Y8_N11
\reg_blk|register_1|data_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[0]~0_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_1|data_out\(0));

-- Location: LCCOMB_X9_Y4_N24
\reg_blk|read_mux_1|Mux31~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux31~14_combout\ = (\reg_blk|read_mux_1|Mux7~3_combout\ & (!\reg_blk|read_mux_1|Mux7~4_combout\ & \reg_blk|register_1|data_out\(0))) # (!\reg_blk|read_mux_1|Mux7~3_combout\ & (\reg_blk|read_mux_1|Mux7~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux7~3_combout\,
	datab => \reg_blk|read_mux_1|Mux7~4_combout\,
	datac => \reg_blk|register_1|data_out\(0),
	combout => \reg_blk|read_mux_1|Mux31~14_combout\);

-- Location: LCCOMB_X9_Y4_N4
\reg_blk|read_mux_1|Mux31~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux31~21_combout\ = (\reg_blk|read_mux_1|Mux7~0_combout\) # ((\reg_blk|read_mux_1|Mux31~14_combout\ & ((\reg_blk|register_3|data_out\(0)) # (!\reg_blk|read_mux_1|Mux7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux7~2_combout\,
	datab => \reg_blk|register_3|data_out\(0),
	datac => \reg_blk|read_mux_1|Mux31~14_combout\,
	datad => \reg_blk|read_mux_1|Mux7~0_combout\,
	combout => \reg_blk|read_mux_1|Mux31~21_combout\);

-- Location: LCCOMB_X10_Y2_N20
\reg_blk|register_11|data_out[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_11|data_out[0]~feeder_combout\ = \regblk_data_in_mux|output[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[0]~0_combout\,
	combout => \reg_blk|register_11|data_out[0]~feeder_combout\);

-- Location: LCCOMB_X24_Y11_N22
\reg_blk|decoder|Ram0~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|decoder|Ram0~45_combout\ = (\reg_blk|decoder|Ram0~53_combout\ & (!\write_reg_mux|output[2]~2_combout\ & \reg_blk|decoder|Ram0~30_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|decoder|Ram0~53_combout\,
	datab => \write_reg_mux|output[2]~2_combout\,
	datad => \reg_blk|decoder|Ram0~30_combout\,
	combout => \reg_blk|decoder|Ram0~45_combout\);

-- Location: LCFF_X10_Y2_N21
\reg_blk|register_11|data_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_11|data_out[0]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_11|data_out\(0));

-- Location: LCCOMB_X9_Y2_N16
\reg_blk|register_9|data_out[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_9|data_out[0]~feeder_combout\ = \regblk_data_in_mux|output[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[0]~0_combout\,
	combout => \reg_blk|register_9|data_out[0]~feeder_combout\);

-- Location: LCFF_X9_Y2_N17
\reg_blk|register_9|data_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_9|data_out[0]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_9|data_out\(0));

-- Location: LCCOMB_X10_Y2_N28
\reg_blk|register_8|data_out[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_8|data_out[0]~feeder_combout\ = \regblk_data_in_mux|output[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[0]~0_combout\,
	combout => \reg_blk|register_8|data_out[0]~feeder_combout\);

-- Location: LCCOMB_X13_Y2_N20
\reg_blk|decoder|Ram0~44\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|decoder|Ram0~44_combout\ = (!\write_reg_mux|output[2]~2_combout\ & (!\write_reg_mux|output[0]~3_combout\ & (\reg_blk|decoder|Ram0~53_combout\ & \reg_blk|decoder|Ram0~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \write_reg_mux|output[2]~2_combout\,
	datab => \write_reg_mux|output[0]~3_combout\,
	datac => \reg_blk|decoder|Ram0~53_combout\,
	datad => \reg_blk|decoder|Ram0~21_combout\,
	combout => \reg_blk|decoder|Ram0~44_combout\);

-- Location: LCFF_X10_Y2_N29
\reg_blk|register_8|data_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_8|data_out[0]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_8|data_out\(0));

-- Location: LCCOMB_X9_Y2_N14
\reg_blk|register_10|data_out[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_10|data_out[0]~feeder_combout\ = \regblk_data_in_mux|output[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[0]~0_combout\,
	combout => \reg_blk|register_10|data_out[0]~feeder_combout\);

-- Location: LCFF_X9_Y2_N15
\reg_blk|register_10|data_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_10|data_out[0]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_10|data_out\(0));

-- Location: LCCOMB_X9_Y2_N28
\reg_blk|read_mux_1|Mux31~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux31~19_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\reg_blk|register_10|data_out\(0)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (\reg_blk|register_8|data_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datab => \reg_blk|register_8|data_out\(0),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datad => \reg_blk|register_10|data_out\(0),
	combout => \reg_blk|read_mux_1|Mux31~19_combout\);

-- Location: LCCOMB_X9_Y2_N26
\reg_blk|read_mux_1|Mux31~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux31~20_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|read_mux_1|Mux31~19_combout\ & (\reg_blk|register_11|data_out\(0))) # (!\reg_blk|read_mux_1|Mux31~19_combout\ & 
-- ((\reg_blk|register_9|data_out\(0)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (((\reg_blk|read_mux_1|Mux31~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datab => \reg_blk|register_11|data_out\(0),
	datac => \reg_blk|register_9|data_out\(0),
	datad => \reg_blk|read_mux_1|Mux31~19_combout\,
	combout => \reg_blk|read_mux_1|Mux31~20_combout\);

-- Location: LCCOMB_X9_Y2_N4
\reg_blk|read_mux_1|Mux31~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux31~26_combout\ = (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(25) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23)) # ((\reg_blk|read_mux_1|Mux31~20_combout\) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(25),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datad => \reg_blk|read_mux_1|Mux31~20_combout\,
	combout => \reg_blk|read_mux_1|Mux31~26_combout\);

-- Location: LCFF_X14_Y8_N3
\reg_blk|register_2|data_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[0]~0_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_2|data_out\(0));

-- Location: LCFF_X10_Y7_N1
\reg_blk|register_5|data_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[0]~0_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_5|data_out\(0));

-- Location: LCCOMB_X12_Y11_N18
\reg_blk|register_7|data_out[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_7|data_out[0]~feeder_combout\ = \regblk_data_in_mux|output[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[0]~0_combout\,
	combout => \reg_blk|register_7|data_out[0]~feeder_combout\);

-- Location: LCFF_X12_Y11_N19
\reg_blk|register_7|data_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_7|data_out[0]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_7|data_out\(0));

-- Location: LCCOMB_X12_Y11_N14
\reg_blk|read_mux_1|Mux31~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux31~15_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|register_7|data_out\(0)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (\reg_blk|register_6|data_out\(0))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & 
-- (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_6|data_out\(0),
	datab => \reg_blk|register_7|data_out\(0),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	combout => \reg_blk|read_mux_1|Mux31~15_combout\);

-- Location: LCFF_X10_Y7_N31
\reg_blk|register_4|data_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[0]~0_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_4|data_out\(0));

-- Location: LCCOMB_X9_Y4_N2
\reg_blk|read_mux_1|Mux31~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux31~16_combout\ = (\reg_blk|read_mux_1|Mux7~4_combout\ & ((\reg_blk|register_4|data_out\(0)) # (\reg_blk|read_mux_1|Mux31~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_blk|read_mux_1|Mux7~4_combout\,
	datac => \reg_blk|register_4|data_out\(0),
	datad => \reg_blk|read_mux_1|Mux31~15_combout\,
	combout => \reg_blk|read_mux_1|Mux31~16_combout\);

-- Location: LCCOMB_X9_Y4_N28
\reg_blk|read_mux_1|Mux31~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux31~17_combout\ = (\reg_blk|read_mux_1|Mux31~16_combout\ & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\reg_blk|read_mux_1|Mux31~15_combout\))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\reg_blk|register_5|data_out\(0)) # (!\reg_blk|read_mux_1|Mux31~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datab => \reg_blk|register_5|data_out\(0),
	datac => \reg_blk|read_mux_1|Mux31~15_combout\,
	datad => \reg_blk|read_mux_1|Mux31~16_combout\,
	combout => \reg_blk|read_mux_1|Mux31~17_combout\);

-- Location: LCCOMB_X9_Y4_N30
\reg_blk|read_mux_1|Mux31~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux31~18_combout\ = (\reg_blk|read_mux_1|Mux7~2_combout\ & ((\reg_blk|read_mux_1|Mux31~17_combout\ & (\reg_blk|register_3|data_out\(0))) # (!\reg_blk|read_mux_1|Mux31~17_combout\ & ((\reg_blk|register_2|data_out\(0)))))) # 
-- (!\reg_blk|read_mux_1|Mux7~2_combout\ & (((\reg_blk|read_mux_1|Mux31~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux7~2_combout\,
	datab => \reg_blk|register_3|data_out\(0),
	datac => \reg_blk|register_2|data_out\(0),
	datad => \reg_blk|read_mux_1|Mux31~17_combout\,
	combout => \reg_blk|read_mux_1|Mux31~18_combout\);

-- Location: LCCOMB_X9_Y4_N26
\reg_blk|read_mux_1|Mux31~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux31~22_combout\ = (\reg_blk|read_mux_1|Mux31~26_combout\ & ((\reg_blk|read_mux_1|Mux31~21_combout\) # ((!\reg_blk|read_mux_1|Mux31~14_combout\ & \reg_blk|read_mux_1|Mux31~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux31~14_combout\,
	datab => \reg_blk|read_mux_1|Mux31~21_combout\,
	datac => \reg_blk|read_mux_1|Mux31~26_combout\,
	datad => \reg_blk|read_mux_1|Mux31~18_combout\,
	combout => \reg_blk|read_mux_1|Mux31~22_combout\);

-- Location: LCCOMB_X9_Y4_N8
\reg_blk|read_mux_1|Mux31~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux31~25_combout\ = (\reg_blk|read_mux_1|Mux7~1_combout\ & ((\reg_blk|read_mux_1|Mux31~22_combout\ & (\reg_blk|read_mux_1|Mux31~24_combout\)) # (!\reg_blk|read_mux_1|Mux31~22_combout\ & ((\reg_blk|read_mux_1|Mux31~13_combout\))))) # 
-- (!\reg_blk|read_mux_1|Mux7~1_combout\ & (((\reg_blk|read_mux_1|Mux31~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux7~1_combout\,
	datab => \reg_blk|read_mux_1|Mux31~24_combout\,
	datac => \reg_blk|read_mux_1|Mux31~13_combout\,
	datad => \reg_blk|read_mux_1|Mux31~22_combout\,
	combout => \reg_blk|read_mux_1|Mux31~25_combout\);

-- Location: LCCOMB_X13_Y4_N2
\alu_source_mux|output[0]~63\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu_source_mux|output[0]~63_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31) & ((\controller|Equal6~0_combout\ & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(0))) # 
-- (!\controller|Equal6~0_combout\ & ((\reg_blk|read_mux_2|Mux31~25_combout\))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31) & (((\reg_blk|read_mux_2|Mux31~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(0),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31),
	datac => \controller|Equal6~0_combout\,
	datad => \reg_blk|read_mux_2|Mux31~25_combout\,
	combout => \alu_source_mux|output[0]~63_combout\);

-- Location: LCCOMB_X12_Y7_N14
\alu|func_mux_unit|Mux31~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux31~0_combout\ = (\alu|func_mux_unit|Mux6~3_combout\ & ((\reg_blk|read_mux_1|Mux31~25_combout\ & ((\alu_source_mux|output[0]~63_combout\) # (!\controller|ctrl_alu_op[0]~2_combout\))) # (!\reg_blk|read_mux_1|Mux31~25_combout\ & 
-- (!\controller|ctrl_alu_op[0]~2_combout\ & \alu_source_mux|output[0]~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|func_mux_unit|Mux6~3_combout\,
	datab => \reg_blk|read_mux_1|Mux31~25_combout\,
	datac => \controller|ctrl_alu_op[0]~2_combout\,
	datad => \alu_source_mux|output[0]~63_combout\,
	combout => \alu|func_mux_unit|Mux31~0_combout\);

-- Location: LCCOMB_X12_Y7_N20
\alu|func_mux_unit|Mux31~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux31~1_combout\ = (\controller|ctrl_alu_op[0]~2_combout\ & (\reg_blk|read_mux_1|Mux31~25_combout\ $ (\alu_source_mux|output[0]~63_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux31~25_combout\,
	datac => \controller|ctrl_alu_op[0]~2_combout\,
	datad => \alu_source_mux|output[0]~63_combout\,
	combout => \alu|func_mux_unit|Mux31~1_combout\);

-- Location: LCCOMB_X13_Y4_N14
\alu_source_mux|output[1]~94\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu_source_mux|output[1]~94_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31) & ((\controller|Equal6~0_combout\ & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(1))) # 
-- (!\controller|Equal6~0_combout\ & ((\reg_blk|read_mux_2|Mux30~19_combout\))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31) & (((\reg_blk|read_mux_2|Mux30~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(1),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31),
	datac => \controller|Equal6~0_combout\,
	datad => \reg_blk|read_mux_2|Mux30~19_combout\,
	combout => \alu_source_mux|output[1]~94_combout\);

-- Location: LCCOMB_X8_Y4_N2
\reg_blk|register_15|data_out[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_15|data_out[1]~feeder_combout\ = \regblk_data_in_mux|output[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[1]~1_combout\,
	combout => \reg_blk|register_15|data_out[1]~feeder_combout\);

-- Location: LCFF_X8_Y4_N3
\reg_blk|register_15|data_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_15|data_out[1]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_15|data_out\(1));

-- Location: LCFF_X12_Y5_N19
\reg_blk|register_13|data_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[1]~1_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_13|data_out\(1));

-- Location: LCFF_X12_Y5_N1
\reg_blk|register_12|data_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[1]~1_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_12|data_out\(1));

-- Location: LCCOMB_X12_Y5_N16
\reg_blk|read_mux_1|Mux30~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux30~17_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|register_13|data_out\(1)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (((\reg_blk|register_12|data_out\(1) & !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datab => \reg_blk|register_13|data_out\(1),
	datac => \reg_blk|register_12|data_out\(1),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	combout => \reg_blk|read_mux_1|Mux30~17_combout\);

-- Location: LCCOMB_X12_Y12_N28
\reg_blk|register_14|data_out[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_14|data_out[1]~feeder_combout\ = \regblk_data_in_mux|output[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[1]~1_combout\,
	combout => \reg_blk|register_14|data_out[1]~feeder_combout\);

-- Location: LCFF_X12_Y12_N29
\reg_blk|register_14|data_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_14|data_out[1]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_14|data_out\(1));

-- Location: LCCOMB_X8_Y4_N14
\reg_blk|read_mux_1|Mux30~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux30~18_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\reg_blk|read_mux_1|Mux30~17_combout\ & (\reg_blk|register_15|data_out\(1))) # (!\reg_blk|read_mux_1|Mux30~17_combout\ & 
-- ((\reg_blk|register_14|data_out\(1)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\reg_blk|read_mux_1|Mux30~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datab => \reg_blk|register_15|data_out\(1),
	datac => \reg_blk|read_mux_1|Mux30~17_combout\,
	datad => \reg_blk|register_14|data_out\(1),
	combout => \reg_blk|read_mux_1|Mux30~18_combout\);

-- Location: LCFF_X8_Y8_N29
\reg_blk|register_9|data_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[1]~1_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_9|data_out\(1));

-- Location: LCFF_X8_Y8_N15
\reg_blk|register_8|data_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[1]~1_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_8|data_out\(1));

-- Location: LCCOMB_X10_Y8_N20
\reg_blk|register_10|data_out[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_10|data_out[1]~feeder_combout\ = \regblk_data_in_mux|output[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[1]~1_combout\,
	combout => \reg_blk|register_10|data_out[1]~feeder_combout\);

-- Location: LCFF_X10_Y8_N21
\reg_blk|register_10|data_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_10|data_out[1]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_10|data_out\(1));

-- Location: LCCOMB_X8_Y8_N20
\reg_blk|read_mux_1|Mux30~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux30~10_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\reg_blk|register_10|data_out\(1)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (\reg_blk|register_8|data_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datab => \reg_blk|register_8|data_out\(1),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datad => \reg_blk|register_10|data_out\(1),
	combout => \reg_blk|read_mux_1|Mux30~10_combout\);

-- Location: LCCOMB_X10_Y8_N30
\reg_blk|register_11|data_out[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_11|data_out[1]~feeder_combout\ = \regblk_data_in_mux|output[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[1]~1_combout\,
	combout => \reg_blk|register_11|data_out[1]~feeder_combout\);

-- Location: LCFF_X10_Y8_N31
\reg_blk|register_11|data_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_11|data_out[1]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_11|data_out\(1));

-- Location: LCCOMB_X8_Y8_N6
\reg_blk|read_mux_1|Mux30~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux30~11_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|read_mux_1|Mux30~10_combout\ & ((\reg_blk|register_11|data_out\(1)))) # (!\reg_blk|read_mux_1|Mux30~10_combout\ & 
-- (\reg_blk|register_9|data_out\(1))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (((\reg_blk|read_mux_1|Mux30~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datab => \reg_blk|register_9|data_out\(1),
	datac => \reg_blk|read_mux_1|Mux30~10_combout\,
	datad => \reg_blk|register_11|data_out\(1),
	combout => \reg_blk|read_mux_1|Mux30~11_combout\);

-- Location: LCFF_X9_Y4_N1
\reg_blk|register_1|data_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[1]~1_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_1|data_out\(1));

-- Location: LCFF_X9_Y4_N23
\reg_blk|register_7|data_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[1]~1_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_7|data_out\(1));

-- Location: LCFF_X10_Y5_N1
\reg_blk|register_6|data_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[1]~1_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_6|data_out\(1));

-- Location: LCFF_X10_Y7_N25
\reg_blk|register_5|data_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[1]~1_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_5|data_out\(1));

-- Location: LCFF_X10_Y7_N27
\reg_blk|register_4|data_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[1]~1_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_4|data_out\(1));

-- Location: LCCOMB_X10_Y7_N24
\reg_blk|read_mux_1|Mux30~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux30~12_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (\reg_blk|register_5|data_out\(1))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|register_4|data_out\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datac => \reg_blk|register_5|data_out\(1),
	datad => \reg_blk|register_4|data_out\(1),
	combout => \reg_blk|read_mux_1|Mux30~12_combout\);

-- Location: LCCOMB_X10_Y5_N0
\reg_blk|read_mux_1|Mux30~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux30~13_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\reg_blk|read_mux_1|Mux30~12_combout\ & (\reg_blk|register_7|data_out\(1))) # (!\reg_blk|read_mux_1|Mux30~12_combout\ & 
-- ((\reg_blk|register_6|data_out\(1)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\reg_blk|read_mux_1|Mux30~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datab => \reg_blk|register_7|data_out\(1),
	datac => \reg_blk|register_6|data_out\(1),
	datad => \reg_blk|read_mux_1|Mux30~12_combout\,
	combout => \reg_blk|read_mux_1|Mux30~13_combout\);

-- Location: LCCOMB_X9_Y4_N6
\reg_blk|read_mux_1|Mux30~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux30~14_combout\ = (\reg_blk|read_mux_1|Mux7~3_combout\ & ((\reg_blk|read_mux_1|Mux7~4_combout\ & ((\reg_blk|read_mux_1|Mux30~13_combout\))) # (!\reg_blk|read_mux_1|Mux7~4_combout\ & (\reg_blk|register_1|data_out\(1))))) # 
-- (!\reg_blk|read_mux_1|Mux7~3_combout\ & (((\reg_blk|read_mux_1|Mux7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux7~3_combout\,
	datab => \reg_blk|register_1|data_out\(1),
	datac => \reg_blk|read_mux_1|Mux7~4_combout\,
	datad => \reg_blk|read_mux_1|Mux30~13_combout\,
	combout => \reg_blk|read_mux_1|Mux30~14_combout\);

-- Location: LCCOMB_X8_Y4_N30
\reg_blk|read_mux_1|Mux30~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux30~15_combout\ = (\reg_blk|read_mux_1|Mux7~2_combout\ & ((\reg_blk|read_mux_1|Mux30~14_combout\ & (\reg_blk|register_3|data_out\(1))) # (!\reg_blk|read_mux_1|Mux30~14_combout\ & ((\reg_blk|register_2|data_out\(1)))))) # 
-- (!\reg_blk|read_mux_1|Mux7~2_combout\ & (((\reg_blk|read_mux_1|Mux30~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_3|data_out\(1),
	datab => \reg_blk|read_mux_1|Mux7~2_combout\,
	datac => \reg_blk|register_2|data_out\(1),
	datad => \reg_blk|read_mux_1|Mux30~14_combout\,
	combout => \reg_blk|read_mux_1|Mux30~15_combout\);

-- Location: LCCOMB_X8_Y4_N24
\reg_blk|read_mux_1|Mux30~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux30~16_combout\ = (\reg_blk|read_mux_1|Mux7~1_combout\ & (\reg_blk|read_mux_1|Mux7~0_combout\)) # (!\reg_blk|read_mux_1|Mux7~1_combout\ & ((\reg_blk|read_mux_1|Mux7~0_combout\ & (\reg_blk|read_mux_1|Mux30~11_combout\)) # 
-- (!\reg_blk|read_mux_1|Mux7~0_combout\ & ((\reg_blk|read_mux_1|Mux30~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux7~1_combout\,
	datab => \reg_blk|read_mux_1|Mux7~0_combout\,
	datac => \reg_blk|read_mux_1|Mux30~11_combout\,
	datad => \reg_blk|read_mux_1|Mux30~15_combout\,
	combout => \reg_blk|read_mux_1|Mux30~16_combout\);

-- Location: LCCOMB_X7_Y4_N4
\reg_blk|register_31|data_out[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_31|data_out[1]~feeder_combout\ = \regblk_data_in_mux|output[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[1]~1_combout\,
	combout => \reg_blk|register_31|data_out[1]~feeder_combout\);

-- Location: LCFF_X7_Y4_N5
\reg_blk|register_31|data_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_31|data_out[1]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_31|data_out\(1));

-- Location: LCFF_X7_Y8_N3
\reg_blk|register_23|data_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[1]~1_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_23|data_out\(1));

-- Location: LCCOMB_X7_Y10_N12
\reg_blk|register_19|data_out[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_19|data_out[1]~feeder_combout\ = \regblk_data_in_mux|output[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[1]~1_combout\,
	combout => \reg_blk|register_19|data_out[1]~feeder_combout\);

-- Location: LCFF_X7_Y10_N13
\reg_blk|register_19|data_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_19|data_out[1]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_19|data_out\(1));

-- Location: LCCOMB_X7_Y8_N28
\reg_blk|read_mux_1|Mux30~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux30~7_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\reg_blk|register_23|data_out\(1)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & \reg_blk|register_19|data_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datab => \reg_blk|register_23|data_out\(1),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datad => \reg_blk|register_19|data_out\(1),
	combout => \reg_blk|read_mux_1|Mux30~7_combout\);

-- Location: LCCOMB_X7_Y8_N6
\reg_blk|read_mux_1|Mux30~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux30~8_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\reg_blk|read_mux_1|Mux30~7_combout\ & ((\reg_blk|register_31|data_out\(1)))) # (!\reg_blk|read_mux_1|Mux30~7_combout\ & 
-- (\reg_blk|register_27|data_out\(1))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (((\reg_blk|read_mux_1|Mux30~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_27|data_out\(1),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datac => \reg_blk|register_31|data_out\(1),
	datad => \reg_blk|read_mux_1|Mux30~7_combout\,
	combout => \reg_blk|read_mux_1|Mux30~8_combout\);

-- Location: LCCOMB_X10_Y9_N20
\reg_blk|register_26|data_out[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_26|data_out[1]~feeder_combout\ = \regblk_data_in_mux|output[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[1]~1_combout\,
	combout => \reg_blk|register_26|data_out[1]~feeder_combout\);

-- Location: LCFF_X10_Y9_N21
\reg_blk|register_26|data_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_26|data_out[1]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_26|data_out\(1));

-- Location: LCCOMB_X9_Y8_N4
\reg_blk|register_22|data_out[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_22|data_out[1]~feeder_combout\ = \regblk_data_in_mux|output[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[1]~1_combout\,
	combout => \reg_blk|register_22|data_out[1]~feeder_combout\);

-- Location: LCFF_X9_Y8_N5
\reg_blk|register_22|data_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_22|data_out[1]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_22|data_out\(1));

-- Location: LCFF_X10_Y10_N27
\reg_blk|register_18|data_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[1]~1_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_18|data_out\(1));

-- Location: LCCOMB_X9_Y8_N24
\reg_blk|read_mux_1|Mux30~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux30~0_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (\reg_blk|register_22|data_out\(1))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\reg_blk|register_18|data_out\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datac => \reg_blk|register_22|data_out\(1),
	datad => \reg_blk|register_18|data_out\(1),
	combout => \reg_blk|read_mux_1|Mux30~0_combout\);

-- Location: LCCOMB_X10_Y9_N18
\reg_blk|read_mux_1|Mux30~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux30~1_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\reg_blk|read_mux_1|Mux30~0_combout\ & (\reg_blk|register_30|data_out\(1))) # (!\reg_blk|read_mux_1|Mux30~0_combout\ & 
-- ((\reg_blk|register_26|data_out\(1)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (((\reg_blk|read_mux_1|Mux30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_30|data_out\(1),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datac => \reg_blk|register_26|data_out\(1),
	datad => \reg_blk|read_mux_1|Mux30~0_combout\,
	combout => \reg_blk|read_mux_1|Mux30~1_combout\);

-- Location: LCCOMB_X9_Y6_N4
\reg_blk|register_29|data_out[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_29|data_out[1]~feeder_combout\ = \regblk_data_in_mux|output[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[1]~1_combout\,
	combout => \reg_blk|register_29|data_out[1]~feeder_combout\);

-- Location: LCFF_X9_Y6_N5
\reg_blk|register_29|data_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_29|data_out[1]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_29|data_out\(1));

-- Location: LCFF_X10_Y6_N31
\reg_blk|register_25|data_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[1]~1_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_25|data_out\(1));

-- Location: LCCOMB_X10_Y6_N30
\reg_blk|read_mux_1|Mux30~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux30~2_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\reg_blk|register_25|data_out\(1)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (\reg_blk|register_17|data_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_17|data_out\(1),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datac => \reg_blk|register_25|data_out\(1),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	combout => \reg_blk|read_mux_1|Mux30~2_combout\);

-- Location: LCCOMB_X9_Y6_N16
\reg_blk|read_mux_1|Mux30~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux30~3_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\reg_blk|read_mux_1|Mux30~2_combout\ & ((\reg_blk|register_29|data_out\(1)))) # (!\reg_blk|read_mux_1|Mux30~2_combout\ & 
-- (\reg_blk|register_21|data_out\(1))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\reg_blk|read_mux_1|Mux30~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_21|data_out\(1),
	datab => \reg_blk|register_29|data_out\(1),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datad => \reg_blk|read_mux_1|Mux30~2_combout\,
	combout => \reg_blk|read_mux_1|Mux30~3_combout\);

-- Location: LCCOMB_X12_Y6_N22
\reg_blk|register_28|data_out[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_28|data_out[1]~feeder_combout\ = \regblk_data_in_mux|output[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[1]~1_combout\,
	combout => \reg_blk|register_28|data_out[1]~feeder_combout\);

-- Location: LCFF_X12_Y6_N23
\reg_blk|register_28|data_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_28|data_out[1]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_28|data_out\(1));

-- Location: LCCOMB_X12_Y6_N24
\reg_blk|register_20|data_out[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_20|data_out[1]~feeder_combout\ = \regblk_data_in_mux|output[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[1]~1_combout\,
	combout => \reg_blk|register_20|data_out[1]~feeder_combout\);

-- Location: LCFF_X12_Y6_N25
\reg_blk|register_20|data_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_20|data_out[1]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_20|data_out\(1));

-- Location: LCFF_X12_Y10_N19
\reg_blk|register_24|data_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[1]~1_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_24|data_out\(1));

-- Location: LCCOMB_X12_Y10_N18
\reg_blk|read_mux_1|Mux30~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux30~4_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\reg_blk|register_24|data_out\(1)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (\reg_blk|register_16|data_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_16|data_out\(1),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datac => \reg_blk|register_24|data_out\(1),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	combout => \reg_blk|read_mux_1|Mux30~4_combout\);

-- Location: LCCOMB_X12_Y6_N6
\reg_blk|read_mux_1|Mux30~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux30~5_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\reg_blk|read_mux_1|Mux30~4_combout\ & (\reg_blk|register_28|data_out\(1))) # (!\reg_blk|read_mux_1|Mux30~4_combout\ & 
-- ((\reg_blk|register_20|data_out\(1)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\reg_blk|read_mux_1|Mux30~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datab => \reg_blk|register_28|data_out\(1),
	datac => \reg_blk|register_20|data_out\(1),
	datad => \reg_blk|read_mux_1|Mux30~4_combout\,
	combout => \reg_blk|read_mux_1|Mux30~5_combout\);

-- Location: LCCOMB_X8_Y4_N22
\reg_blk|read_mux_1|Mux30~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux30~6_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (\reg_blk|read_mux_1|Mux30~3_combout\)) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|read_mux_1|Mux30~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datac => \reg_blk|read_mux_1|Mux30~3_combout\,
	datad => \reg_blk|read_mux_1|Mux30~5_combout\,
	combout => \reg_blk|read_mux_1|Mux30~6_combout\);

-- Location: LCCOMB_X8_Y4_N12
\reg_blk|read_mux_1|Mux30~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux30~9_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\reg_blk|read_mux_1|Mux30~6_combout\ & (\reg_blk|read_mux_1|Mux30~8_combout\)) # (!\reg_blk|read_mux_1|Mux30~6_combout\ & 
-- ((\reg_blk|read_mux_1|Mux30~1_combout\))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\reg_blk|read_mux_1|Mux30~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datab => \reg_blk|read_mux_1|Mux30~8_combout\,
	datac => \reg_blk|read_mux_1|Mux30~1_combout\,
	datad => \reg_blk|read_mux_1|Mux30~6_combout\,
	combout => \reg_blk|read_mux_1|Mux30~9_combout\);

-- Location: LCCOMB_X8_Y4_N20
\reg_blk|read_mux_1|Mux30~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux30~19_combout\ = (\reg_blk|read_mux_1|Mux7~1_combout\ & ((\reg_blk|read_mux_1|Mux30~16_combout\ & (\reg_blk|read_mux_1|Mux30~18_combout\)) # (!\reg_blk|read_mux_1|Mux30~16_combout\ & ((\reg_blk|read_mux_1|Mux30~9_combout\))))) # 
-- (!\reg_blk|read_mux_1|Mux7~1_combout\ & (((\reg_blk|read_mux_1|Mux30~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux7~1_combout\,
	datab => \reg_blk|read_mux_1|Mux30~18_combout\,
	datac => \reg_blk|read_mux_1|Mux30~16_combout\,
	datad => \reg_blk|read_mux_1|Mux30~9_combout\,
	combout => \reg_blk|read_mux_1|Mux30~19_combout\);

-- Location: LCCOMB_X13_Y4_N6
\alu|addsub_unit|addder|bit_0|and_1|output\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|addsub_unit|addder|bit_0|and_1|output~combout\ = (\reg_blk|read_mux_1|Mux31~25_combout\ & (\controller|ctrl_alu_op[2]~5_combout\ $ (\alu_source_mux|output[0]~63_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controller|ctrl_alu_op[2]~5_combout\,
	datac => \reg_blk|read_mux_1|Mux31~25_combout\,
	datad => \alu_source_mux|output[0]~63_combout\,
	combout => \alu|addsub_unit|addder|bit_0|and_1|output~combout\);

-- Location: LCCOMB_X18_Y4_N8
\alu|addsub_unit|addder|bit_1|xor_2|output\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|addsub_unit|addder|bit_1|xor_2|output~combout\ = \reg_blk|read_mux_1|Mux30~19_combout\ $ (\alu|addsub_unit|sub_inv|output\(1) $ (((\alu|addsub_unit|addder|bit_0|and_2|output~combout\) # (\alu|addsub_unit|addder|bit_0|and_1|output~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|addsub_unit|addder|bit_0|and_2|output~combout\,
	datab => \reg_blk|read_mux_1|Mux30~19_combout\,
	datac => \alu|addsub_unit|sub_inv|output\(1),
	datad => \alu|addsub_unit|addder|bit_0|and_1|output~combout\,
	combout => \alu|addsub_unit|addder|bit_1|xor_2|output~combout\);

-- Location: LCCOMB_X15_Y4_N24
\alu|func_mux_unit|Mux30~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux30~4_combout\ = (!\controller|ctrl_alu_op[2]~5_combout\ & (\controller|ctrl_alu_op[1]~4_combout\ & (\alu_source_mux|output[1]~94_combout\ & \reg_blk|read_mux_1|Mux30~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ctrl_alu_op[2]~5_combout\,
	datab => \controller|ctrl_alu_op[1]~4_combout\,
	datac => \alu_source_mux|output[1]~94_combout\,
	datad => \reg_blk|read_mux_1|Mux30~19_combout\,
	combout => \alu|func_mux_unit|Mux30~4_combout\);

-- Location: LCCOMB_X18_Y4_N14
\alu|func_mux_unit|Mux30~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux30~2_combout\ = (\controller|ctrl_alu_op[0]~2_combout\ & ((\alu|func_mux_unit|Mux30~4_combout\) # ((!\controller|ctrl_alu_op[1]~4_combout\ & \alu|addsub_unit|addder|bit_1|xor_2|output~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ctrl_alu_op[0]~2_combout\,
	datab => \controller|ctrl_alu_op[1]~4_combout\,
	datac => \alu|addsub_unit|addder|bit_1|xor_2|output~combout\,
	datad => \alu|func_mux_unit|Mux30~4_combout\,
	combout => \alu|func_mux_unit|Mux30~2_combout\);

-- Location: LCCOMB_X15_Y7_N24
\alu|func_mux_unit|Mux6~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux6~2_combout\ = (\controller|ctrl_alu_op[1]~4_combout\ & (!\controller|ctrl_alu_op[2]~5_combout\ & !\controller|ctrl_alu_op[0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ctrl_alu_op[1]~4_combout\,
	datac => \controller|ctrl_alu_op[2]~5_combout\,
	datad => \controller|ctrl_alu_op[0]~2_combout\,
	combout => \alu|func_mux_unit|Mux6~2_combout\);

-- Location: LCCOMB_X18_Y4_N4
\alu|func_mux_unit|Mux30~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux30~3_combout\ = (\alu|func_mux_unit|Mux30~2_combout\) # ((\alu|func_mux_unit|Mux6~2_combout\ & ((\reg_blk|read_mux_1|Mux30~19_combout\) # (\alu_source_mux|output[1]~94_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux30~19_combout\,
	datab => \alu_source_mux|output[1]~94_combout\,
	datac => \alu|func_mux_unit|Mux30~2_combout\,
	datad => \alu|func_mux_unit|Mux6~2_combout\,
	combout => \alu|func_mux_unit|Mux30~3_combout\);

-- Location: LCFF_X8_Y9_N27
\reg_blk|register_31|data_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[6]~6_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_31|data_out\(6));

-- Location: LCFF_X9_Y9_N15
\reg_blk|register_27|data_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[6]~6_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_27|data_out\(6));

-- Location: LCCOMB_X8_Y9_N26
\reg_blk|read_mux_2|Mux25~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux25~8_combout\ = (\reg_blk|read_mux_2|Mux25~7_combout\ & (((\reg_blk|register_31|data_out\(6))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19)))) # (!\reg_blk|read_mux_2|Mux25~7_combout\ & 
-- (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\reg_blk|register_27|data_out\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux25~7_combout\,
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datac => \reg_blk|register_31|data_out\(6),
	datad => \reg_blk|register_27|data_out\(6),
	combout => \reg_blk|read_mux_2|Mux25~8_combout\);

-- Location: LCFF_X8_Y7_N31
\reg_blk|register_17|data_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[6]~6_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_17|data_out\(6));

-- Location: LCCOMB_X7_Y5_N10
\reg_blk|register_25|data_out[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_25|data_out[6]~feeder_combout\ = \regblk_data_in_mux|output[6]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[6]~6_combout\,
	combout => \reg_blk|register_25|data_out[6]~feeder_combout\);

-- Location: LCFF_X7_Y5_N11
\reg_blk|register_25|data_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_25|data_out[6]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_25|data_out\(6));

-- Location: LCCOMB_X8_Y7_N30
\reg_blk|read_mux_2|Mux25~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux25~2_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18)) # ((\reg_blk|register_25|data_out\(6))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (\reg_blk|register_17|data_out\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datac => \reg_blk|register_17|data_out\(6),
	datad => \reg_blk|register_25|data_out\(6),
	combout => \reg_blk|read_mux_2|Mux25~2_combout\);

-- Location: LCFF_X8_Y7_N13
\reg_blk|register_29|data_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[6]~6_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_29|data_out\(6));

-- Location: LCCOMB_X7_Y5_N16
\reg_blk|register_21|data_out[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_21|data_out[6]~feeder_combout\ = \regblk_data_in_mux|output[6]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[6]~6_combout\,
	combout => \reg_blk|register_21|data_out[6]~feeder_combout\);

-- Location: LCFF_X7_Y5_N17
\reg_blk|register_21|data_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_21|data_out[6]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_21|data_out\(6));

-- Location: LCCOMB_X8_Y7_N12
\reg_blk|read_mux_2|Mux25~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux25~3_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|read_mux_2|Mux25~2_combout\ & (\reg_blk|register_29|data_out\(6))) # (!\reg_blk|read_mux_2|Mux25~2_combout\ & 
-- ((\reg_blk|register_21|data_out\(6)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (\reg_blk|read_mux_2|Mux25~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datab => \reg_blk|read_mux_2|Mux25~2_combout\,
	datac => \reg_blk|register_29|data_out\(6),
	datad => \reg_blk|register_21|data_out\(6),
	combout => \reg_blk|read_mux_2|Mux25~3_combout\);

-- Location: LCFF_X12_Y10_N23
\reg_blk|register_24|data_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[6]~6_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_24|data_out\(6));

-- Location: LCFF_X12_Y10_N5
\reg_blk|register_16|data_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[6]~6_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_16|data_out\(6));

-- Location: LCCOMB_X12_Y10_N4
\reg_blk|read_mux_2|Mux25~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux25~4_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\reg_blk|register_24|data_out\(6)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (((\reg_blk|register_16|data_out\(6) & !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datab => \reg_blk|register_24|data_out\(6),
	datac => \reg_blk|register_16|data_out\(6),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	combout => \reg_blk|read_mux_2|Mux25~4_combout\);

-- Location: LCFF_X13_Y10_N29
\reg_blk|register_20|data_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[6]~6_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_20|data_out\(6));

-- Location: LCFF_X13_Y10_N27
\reg_blk|register_28|data_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[6]~6_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_28|data_out\(6));

-- Location: LCCOMB_X13_Y10_N28
\reg_blk|read_mux_2|Mux25~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux25~5_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|read_mux_2|Mux25~4_combout\ & ((\reg_blk|register_28|data_out\(6)))) # (!\reg_blk|read_mux_2|Mux25~4_combout\ & 
-- (\reg_blk|register_20|data_out\(6))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (\reg_blk|read_mux_2|Mux25~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datab => \reg_blk|read_mux_2|Mux25~4_combout\,
	datac => \reg_blk|register_20|data_out\(6),
	datad => \reg_blk|register_28|data_out\(6),
	combout => \reg_blk|read_mux_2|Mux25~5_combout\);

-- Location: LCCOMB_X9_Y8_N14
\reg_blk|read_mux_2|Mux25~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux25~6_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|read_mux_2|Mux25~3_combout\) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (((\reg_blk|read_mux_2|Mux25~5_combout\ & !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datab => \reg_blk|read_mux_2|Mux25~3_combout\,
	datac => \reg_blk|read_mux_2|Mux25~5_combout\,
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	combout => \reg_blk|read_mux_2|Mux25~6_combout\);

-- Location: LCFF_X10_Y9_N7
\reg_blk|register_26|data_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \regblk_data_in_mux|output[6]~6_combout\,
	ena => \reg_blk|decoder|Ram0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_26|data_out\(6));

-- Location: LCFF_X10_Y9_N17
\reg_blk|register_30|data_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[6]~6_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_30|data_out\(6));

-- Location: LCCOMB_X9_Y8_N12
\reg_blk|read_mux_2|Mux25~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux25~1_combout\ = (\reg_blk|read_mux_2|Mux25~0_combout\ & (((\reg_blk|register_30|data_out\(6)) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19))))) # (!\reg_blk|read_mux_2|Mux25~0_combout\ & 
-- (\reg_blk|register_26|data_out\(6) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux25~0_combout\,
	datab => \reg_blk|register_26|data_out\(6),
	datac => \reg_blk|register_30|data_out\(6),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	combout => \reg_blk|read_mux_2|Mux25~1_combout\);

-- Location: LCCOMB_X9_Y8_N28
\reg_blk|read_mux_2|Mux25~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux25~9_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|read_mux_2|Mux25~6_combout\ & (\reg_blk|read_mux_2|Mux25~8_combout\)) # (!\reg_blk|read_mux_2|Mux25~6_combout\ & 
-- ((\reg_blk|read_mux_2|Mux25~1_combout\))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (((\reg_blk|read_mux_2|Mux25~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datab => \reg_blk|read_mux_2|Mux25~8_combout\,
	datac => \reg_blk|read_mux_2|Mux25~6_combout\,
	datad => \reg_blk|read_mux_2|Mux25~1_combout\,
	combout => \reg_blk|read_mux_2|Mux25~9_combout\);

-- Location: LCFF_X18_Y7_N9
\reg_blk|register_14|data_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[6]~6_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_14|data_out\(6));

-- Location: LCFF_X9_Y7_N27
\reg_blk|register_12|data_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[6]~6_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_12|data_out\(6));

-- Location: LCFF_X9_Y7_N29
\reg_blk|register_13|data_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[6]~6_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_13|data_out\(6));

-- Location: LCCOMB_X9_Y7_N26
\reg_blk|read_mux_2|Mux25~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux25~17_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|register_13|data_out\(6)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (\reg_blk|register_12|data_out\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datac => \reg_blk|register_12|data_out\(6),
	datad => \reg_blk|register_13|data_out\(6),
	combout => \reg_blk|read_mux_2|Mux25~17_combout\);

-- Location: LCCOMB_X18_Y7_N8
\reg_blk|read_mux_2|Mux25~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux25~18_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|read_mux_2|Mux25~17_combout\ & (\reg_blk|register_15|data_out\(6))) # (!\reg_blk|read_mux_2|Mux25~17_combout\ & 
-- ((\reg_blk|register_14|data_out\(6)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (((\reg_blk|read_mux_2|Mux25~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_15|data_out\(6),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datac => \reg_blk|register_14|data_out\(6),
	datad => \reg_blk|read_mux_2|Mux25~17_combout\,
	combout => \reg_blk|read_mux_2|Mux25~18_combout\);

-- Location: LCFF_X9_Y5_N19
\reg_blk|register_3|data_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[6]~6_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_3|data_out\(6));

-- Location: LCFF_X9_Y5_N9
\reg_blk|register_2|data_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[6]~6_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_2|data_out\(6));

-- Location: LCFF_X10_Y5_N25
\reg_blk|register_1|data_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[6]~6_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_1|data_out\(6));

-- Location: LCFF_X10_Y7_N21
\reg_blk|register_4|data_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[6]~6_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_4|data_out\(6));

-- Location: LCCOMB_X10_Y7_N20
\reg_blk|read_mux_2|Mux25~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux25~12_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (\reg_blk|register_5|data_out\(6))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|register_4|data_out\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_5|data_out\(6),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datac => \reg_blk|register_4|data_out\(6),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	combout => \reg_blk|read_mux_2|Mux25~12_combout\);

-- Location: LCCOMB_X10_Y11_N14
\reg_blk|register_7|data_out[6]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_7|data_out[6]~feeder_combout\ = \regblk_data_in_mux|output[6]~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[6]~6_combout\,
	combout => \reg_blk|register_7|data_out[6]~feeder_combout\);

-- Location: LCFF_X10_Y11_N15
\reg_blk|register_7|data_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_7|data_out[6]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_7|data_out\(6));

-- Location: LCCOMB_X10_Y11_N24
\reg_blk|read_mux_2|Mux25~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux25~13_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|read_mux_2|Mux25~12_combout\ & ((\reg_blk|register_7|data_out\(6)))) # (!\reg_blk|read_mux_2|Mux25~12_combout\ & 
-- (\reg_blk|register_6|data_out\(6))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (((\reg_blk|read_mux_2|Mux25~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_6|data_out\(6),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datac => \reg_blk|read_mux_2|Mux25~12_combout\,
	datad => \reg_blk|register_7|data_out\(6),
	combout => \reg_blk|read_mux_2|Mux25~13_combout\);

-- Location: LCCOMB_X10_Y5_N24
\reg_blk|read_mux_2|Mux25~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux25~14_combout\ = (\reg_blk|read_mux_2|Mux8~1_combout\ & ((\reg_blk|read_mux_2|Mux8~2_combout\ & ((\reg_blk|read_mux_2|Mux25~13_combout\))) # (!\reg_blk|read_mux_2|Mux8~2_combout\ & (\reg_blk|register_1|data_out\(6))))) # 
-- (!\reg_blk|read_mux_2|Mux8~1_combout\ & (\reg_blk|read_mux_2|Mux8~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux8~1_combout\,
	datab => \reg_blk|read_mux_2|Mux8~2_combout\,
	datac => \reg_blk|register_1|data_out\(6),
	datad => \reg_blk|read_mux_2|Mux25~13_combout\,
	combout => \reg_blk|read_mux_2|Mux25~14_combout\);

-- Location: LCCOMB_X9_Y5_N8
\reg_blk|read_mux_2|Mux25~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux25~15_combout\ = (\reg_blk|read_mux_2|Mux8~3_combout\ & ((\reg_blk|read_mux_2|Mux25~14_combout\ & (\reg_blk|register_3|data_out\(6))) # (!\reg_blk|read_mux_2|Mux25~14_combout\ & ((\reg_blk|register_2|data_out\(6)))))) # 
-- (!\reg_blk|read_mux_2|Mux8~3_combout\ & (((\reg_blk|read_mux_2|Mux25~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux8~3_combout\,
	datab => \reg_blk|register_3|data_out\(6),
	datac => \reg_blk|register_2|data_out\(6),
	datad => \reg_blk|read_mux_2|Mux25~14_combout\,
	combout => \reg_blk|read_mux_2|Mux25~15_combout\);

-- Location: LCCOMB_X9_Y8_N2
\reg_blk|read_mux_2|Mux25~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux25~16_combout\ = (\reg_blk|read_mux_2|Mux8~4_combout\ & ((\reg_blk|read_mux_2|Mux25~11_combout\) # ((\reg_blk|read_mux_2|Mux8~0_combout\)))) # (!\reg_blk|read_mux_2|Mux8~4_combout\ & (((!\reg_blk|read_mux_2|Mux8~0_combout\ & 
-- \reg_blk|read_mux_2|Mux25~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux25~11_combout\,
	datab => \reg_blk|read_mux_2|Mux8~4_combout\,
	datac => \reg_blk|read_mux_2|Mux8~0_combout\,
	datad => \reg_blk|read_mux_2|Mux25~15_combout\,
	combout => \reg_blk|read_mux_2|Mux25~16_combout\);

-- Location: LCCOMB_X9_Y8_N0
\reg_blk|read_mux_2|Mux25~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux25~19_combout\ = (\reg_blk|read_mux_2|Mux8~0_combout\ & ((\reg_blk|read_mux_2|Mux25~16_combout\ & ((\reg_blk|read_mux_2|Mux25~18_combout\))) # (!\reg_blk|read_mux_2|Mux25~16_combout\ & (\reg_blk|read_mux_2|Mux25~9_combout\)))) # 
-- (!\reg_blk|read_mux_2|Mux8~0_combout\ & (((\reg_blk|read_mux_2|Mux25~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux8~0_combout\,
	datab => \reg_blk|read_mux_2|Mux25~9_combout\,
	datac => \reg_blk|read_mux_2|Mux25~18_combout\,
	datad => \reg_blk|read_mux_2|Mux25~16_combout\,
	combout => \reg_blk|read_mux_2|Mux25~19_combout\);

-- Location: LCFF_X12_Y9_N25
\reg_blk|register_11|data_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[8]~8_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_11|data_out\(8));

-- Location: LCFF_X13_Y9_N7
\reg_blk|register_9|data_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[8]~8_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_9|data_out\(8));

-- Location: LCFF_X13_Y9_N29
\reg_blk|register_8|data_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[8]~8_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_8|data_out\(8));

-- Location: LCFF_X12_Y9_N19
\reg_blk|register_10|data_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[8]~8_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_10|data_out\(8));

-- Location: LCCOMB_X13_Y9_N28
\reg_blk|read_mux_2|Mux23~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux23~10_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|register_10|data_out\(8)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (\reg_blk|register_8|data_out\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datac => \reg_blk|register_8|data_out\(8),
	datad => \reg_blk|register_10|data_out\(8),
	combout => \reg_blk|read_mux_2|Mux23~10_combout\);

-- Location: LCCOMB_X13_Y9_N6
\reg_blk|read_mux_2|Mux23~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux23~11_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|read_mux_2|Mux23~10_combout\ & (\reg_blk|register_11|data_out\(8))) # (!\reg_blk|read_mux_2|Mux23~10_combout\ & 
-- ((\reg_blk|register_9|data_out\(8)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (((\reg_blk|read_mux_2|Mux23~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datab => \reg_blk|register_11|data_out\(8),
	datac => \reg_blk|register_9|data_out\(8),
	datad => \reg_blk|read_mux_2|Mux23~10_combout\,
	combout => \reg_blk|read_mux_2|Mux23~11_combout\);

-- Location: LCCOMB_X14_Y8_N24
\reg_blk|read_mux_2|Mux8~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux8~3_combout\ = (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	combout => \reg_blk|read_mux_2|Mux8~3_combout\);

-- Location: LCCOMB_X13_Y1_N26
\reg_blk|register_3|data_out[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_3|data_out[8]~feeder_combout\ = \regblk_data_in_mux|output[8]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[8]~8_combout\,
	combout => \reg_blk|register_3|data_out[8]~feeder_combout\);

-- Location: LCFF_X13_Y1_N27
\reg_blk|register_3|data_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_3|data_out[8]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_3|data_out\(8));

-- Location: LCFF_X14_Y5_N31
\reg_blk|register_7|data_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[8]~8_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_7|data_out\(8));

-- Location: LCCOMB_X15_Y3_N24
\reg_blk|register_6|data_out[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_6|data_out[8]~feeder_combout\ = \regblk_data_in_mux|output[8]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[8]~8_combout\,
	combout => \reg_blk|register_6|data_out[8]~feeder_combout\);

-- Location: LCFF_X15_Y3_N25
\reg_blk|register_6|data_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_6|data_out[8]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_6|data_out\(8));

-- Location: LCFF_X14_Y5_N9
\reg_blk|register_5|data_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[8]~8_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_5|data_out\(8));

-- Location: LCCOMB_X15_Y3_N12
\reg_blk|read_mux_2|Mux23~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux23~12_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|register_5|data_out\(8)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (\reg_blk|register_4|data_out\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_4|data_out\(8),
	datab => \reg_blk|register_5|data_out\(8),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	combout => \reg_blk|read_mux_2|Mux23~12_combout\);

-- Location: LCCOMB_X14_Y5_N28
\reg_blk|read_mux_2|Mux23~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux23~13_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|read_mux_2|Mux23~12_combout\ & (\reg_blk|register_7|data_out\(8))) # (!\reg_blk|read_mux_2|Mux23~12_combout\ & 
-- ((\reg_blk|register_6|data_out\(8)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (((\reg_blk|read_mux_2|Mux23~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datab => \reg_blk|register_7|data_out\(8),
	datac => \reg_blk|register_6|data_out\(8),
	datad => \reg_blk|read_mux_2|Mux23~12_combout\,
	combout => \reg_blk|read_mux_2|Mux23~13_combout\);

-- Location: LCCOMB_X15_Y9_N12
\reg_blk|read_mux_2|Mux23~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux23~14_combout\ = (\reg_blk|read_mux_2|Mux8~1_combout\ & ((\reg_blk|read_mux_2|Mux8~2_combout\ & ((\reg_blk|read_mux_2|Mux23~13_combout\))) # (!\reg_blk|read_mux_2|Mux8~2_combout\ & (\reg_blk|register_1|data_out\(8))))) # 
-- (!\reg_blk|read_mux_2|Mux8~1_combout\ & (((\reg_blk|read_mux_2|Mux8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_1|data_out\(8),
	datab => \reg_blk|read_mux_2|Mux8~1_combout\,
	datac => \reg_blk|read_mux_2|Mux8~2_combout\,
	datad => \reg_blk|read_mux_2|Mux23~13_combout\,
	combout => \reg_blk|read_mux_2|Mux23~14_combout\);

-- Location: LCCOMB_X15_Y9_N6
\reg_blk|read_mux_2|Mux23~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux23~15_combout\ = (\reg_blk|read_mux_2|Mux8~3_combout\ & ((\reg_blk|read_mux_2|Mux23~14_combout\ & ((\reg_blk|register_3|data_out\(8)))) # (!\reg_blk|read_mux_2|Mux23~14_combout\ & (\reg_blk|register_2|data_out\(8))))) # 
-- (!\reg_blk|read_mux_2|Mux8~3_combout\ & (((\reg_blk|read_mux_2|Mux23~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_2|data_out\(8),
	datab => \reg_blk|read_mux_2|Mux8~3_combout\,
	datac => \reg_blk|register_3|data_out\(8),
	datad => \reg_blk|read_mux_2|Mux23~14_combout\,
	combout => \reg_blk|read_mux_2|Mux23~15_combout\);

-- Location: LCCOMB_X14_Y1_N14
\reg_blk|read_mux_2|Mux23~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux23~16_combout\ = (\reg_blk|read_mux_2|Mux8~4_combout\ & ((\reg_blk|read_mux_2|Mux8~0_combout\) # ((\reg_blk|read_mux_2|Mux23~11_combout\)))) # (!\reg_blk|read_mux_2|Mux8~4_combout\ & (!\reg_blk|read_mux_2|Mux8~0_combout\ & 
-- ((\reg_blk|read_mux_2|Mux23~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux8~4_combout\,
	datab => \reg_blk|read_mux_2|Mux8~0_combout\,
	datac => \reg_blk|read_mux_2|Mux23~11_combout\,
	datad => \reg_blk|read_mux_2|Mux23~15_combout\,
	combout => \reg_blk|read_mux_2|Mux23~16_combout\);

-- Location: LCCOMB_X14_Y9_N4
\reg_blk|register_27|data_out[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_27|data_out[8]~feeder_combout\ = \regblk_data_in_mux|output[8]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[8]~8_combout\,
	combout => \reg_blk|register_27|data_out[8]~feeder_combout\);

-- Location: LCFF_X14_Y9_N5
\reg_blk|register_27|data_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_27|data_out[8]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_27|data_out\(8));

-- Location: LCCOMB_X14_Y9_N18
\reg_blk|register_19|data_out[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_19|data_out[8]~feeder_combout\ = \regblk_data_in_mux|output[8]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[8]~8_combout\,
	combout => \reg_blk|register_19|data_out[8]~feeder_combout\);

-- Location: LCFF_X14_Y9_N19
\reg_blk|register_19|data_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_19|data_out[8]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_19|data_out\(8));

-- Location: LCCOMB_X14_Y9_N28
\reg_blk|read_mux_2|Mux23~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux23~7_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|register_23|data_out\(8)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\reg_blk|register_19|data_out\(8) & !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_23|data_out\(8),
	datab => \reg_blk|register_19|data_out\(8),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	combout => \reg_blk|read_mux_2|Mux23~7_combout\);

-- Location: LCCOMB_X14_Y9_N10
\reg_blk|read_mux_2|Mux23~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux23~8_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\reg_blk|read_mux_2|Mux23~7_combout\ & (\reg_blk|register_31|data_out\(8))) # (!\reg_blk|read_mux_2|Mux23~7_combout\ & 
-- ((\reg_blk|register_27|data_out\(8)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (((\reg_blk|read_mux_2|Mux23~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_31|data_out\(8),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datac => \reg_blk|register_27|data_out\(8),
	datad => \reg_blk|read_mux_2|Mux23~7_combout\,
	combout => \reg_blk|read_mux_2|Mux23~8_combout\);

-- Location: LCFF_X8_Y7_N21
\reg_blk|register_29|data_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[8]~8_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_29|data_out\(8));

-- Location: LCFF_X8_Y7_N27
\reg_blk|register_17|data_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[8]~8_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_17|data_out\(8));

-- Location: LCCOMB_X21_Y3_N26
\reg_blk|register_25|data_out[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_25|data_out[8]~feeder_combout\ = \regblk_data_in_mux|output[8]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[8]~8_combout\,
	combout => \reg_blk|register_25|data_out[8]~feeder_combout\);

-- Location: LCFF_X21_Y3_N27
\reg_blk|register_25|data_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_25|data_out[8]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_25|data_out\(8));

-- Location: LCCOMB_X8_Y7_N26
\reg_blk|read_mux_2|Mux23~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux23~2_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18)) # ((\reg_blk|register_25|data_out\(8))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (\reg_blk|register_17|data_out\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datac => \reg_blk|register_17|data_out\(8),
	datad => \reg_blk|register_25|data_out\(8),
	combout => \reg_blk|read_mux_2|Mux23~2_combout\);

-- Location: LCCOMB_X8_Y7_N20
\reg_blk|read_mux_2|Mux23~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux23~3_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|read_mux_2|Mux23~2_combout\ & ((\reg_blk|register_29|data_out\(8)))) # (!\reg_blk|read_mux_2|Mux23~2_combout\ & 
-- (\reg_blk|register_21|data_out\(8))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\reg_blk|read_mux_2|Mux23~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_21|data_out\(8),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datac => \reg_blk|register_29|data_out\(8),
	datad => \reg_blk|read_mux_2|Mux23~2_combout\,
	combout => \reg_blk|read_mux_2|Mux23~3_combout\);

-- Location: LCCOMB_X8_Y5_N2
\reg_blk|register_20|data_out[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_20|data_out[8]~feeder_combout\ = \regblk_data_in_mux|output[8]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[8]~8_combout\,
	combout => \reg_blk|register_20|data_out[8]~feeder_combout\);

-- Location: LCFF_X8_Y5_N3
\reg_blk|register_20|data_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_20|data_out[8]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_20|data_out\(8));

-- Location: LCCOMB_X8_Y5_N8
\reg_blk|register_28|data_out[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_28|data_out[8]~feeder_combout\ = \regblk_data_in_mux|output[8]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[8]~8_combout\,
	combout => \reg_blk|register_28|data_out[8]~feeder_combout\);

-- Location: LCFF_X8_Y5_N9
\reg_blk|register_28|data_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_28|data_out[8]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_28|data_out\(8));

-- Location: LCFF_X10_Y10_N23
\reg_blk|register_16|data_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[8]~8_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_16|data_out\(8));

-- Location: LCCOMB_X9_Y1_N20
\reg_blk|register_24|data_out[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_24|data_out[8]~feeder_combout\ = \regblk_data_in_mux|output[8]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[8]~8_combout\,
	combout => \reg_blk|register_24|data_out[8]~feeder_combout\);

-- Location: LCFF_X9_Y1_N21
\reg_blk|register_24|data_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_24|data_out[8]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_24|data_out\(8));

-- Location: LCCOMB_X10_Y10_N22
\reg_blk|read_mux_2|Mux23~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux23~4_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\reg_blk|register_24|data_out\(8)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (\reg_blk|register_16|data_out\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datac => \reg_blk|register_16|data_out\(8),
	datad => \reg_blk|register_24|data_out\(8),
	combout => \reg_blk|read_mux_2|Mux23~4_combout\);

-- Location: LCCOMB_X8_Y5_N18
\reg_blk|read_mux_2|Mux23~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux23~5_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|read_mux_2|Mux23~4_combout\ & ((\reg_blk|register_28|data_out\(8)))) # (!\reg_blk|read_mux_2|Mux23~4_combout\ & 
-- (\reg_blk|register_20|data_out\(8))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\reg_blk|read_mux_2|Mux23~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datab => \reg_blk|register_20|data_out\(8),
	datac => \reg_blk|register_28|data_out\(8),
	datad => \reg_blk|read_mux_2|Mux23~4_combout\,
	combout => \reg_blk|read_mux_2|Mux23~5_combout\);

-- Location: LCCOMB_X12_Y1_N14
\reg_blk|read_mux_2|Mux23~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux23~6_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17)) # ((\reg_blk|read_mux_2|Mux23~3_combout\)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|read_mux_2|Mux23~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datac => \reg_blk|read_mux_2|Mux23~3_combout\,
	datad => \reg_blk|read_mux_2|Mux23~5_combout\,
	combout => \reg_blk|read_mux_2|Mux23~6_combout\);

-- Location: LCCOMB_X13_Y1_N16
\reg_blk|read_mux_2|Mux23~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux23~9_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|read_mux_2|Mux23~6_combout\ & ((\reg_blk|read_mux_2|Mux23~8_combout\))) # (!\reg_blk|read_mux_2|Mux23~6_combout\ & 
-- (\reg_blk|read_mux_2|Mux23~1_combout\)))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (((\reg_blk|read_mux_2|Mux23~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux23~1_combout\,
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datac => \reg_blk|read_mux_2|Mux23~8_combout\,
	datad => \reg_blk|read_mux_2|Mux23~6_combout\,
	combout => \reg_blk|read_mux_2|Mux23~9_combout\);

-- Location: LCCOMB_X14_Y1_N24
\reg_blk|read_mux_2|Mux23~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux23~19_combout\ = (\reg_blk|read_mux_2|Mux8~0_combout\ & ((\reg_blk|read_mux_2|Mux23~16_combout\ & (\reg_blk|read_mux_2|Mux23~18_combout\)) # (!\reg_blk|read_mux_2|Mux23~16_combout\ & ((\reg_blk|read_mux_2|Mux23~9_combout\))))) # 
-- (!\reg_blk|read_mux_2|Mux8~0_combout\ & (((\reg_blk|read_mux_2|Mux23~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux23~18_combout\,
	datab => \reg_blk|read_mux_2|Mux8~0_combout\,
	datac => \reg_blk|read_mux_2|Mux23~16_combout\,
	datad => \reg_blk|read_mux_2|Mux23~9_combout\,
	combout => \reg_blk|read_mux_2|Mux23~19_combout\);

-- Location: LCFF_X18_Y7_N21
\reg_blk|register_14|data_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[10]~10_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_14|data_out\(10));

-- Location: LCCOMB_X22_Y3_N30
\reg_blk|register_12|data_out[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_12|data_out[10]~feeder_combout\ = \regblk_data_in_mux|output[10]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[10]~10_combout\,
	combout => \reg_blk|register_12|data_out[10]~feeder_combout\);

-- Location: LCFF_X22_Y3_N31
\reg_blk|register_12|data_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_12|data_out[10]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_12|data_out\(10));

-- Location: LCCOMB_X22_Y3_N12
\reg_blk|read_mux_2|Mux21~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux21~17_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (\reg_blk|register_13|data_out\(10))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|register_12|data_out\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_13|data_out\(10),
	datab => \reg_blk|register_12|data_out\(10),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	combout => \reg_blk|read_mux_2|Mux21~17_combout\);

-- Location: LCCOMB_X18_Y7_N26
\reg_blk|read_mux_2|Mux21~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux21~18_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|read_mux_2|Mux21~17_combout\ & ((\reg_blk|register_15|data_out\(10)))) # (!\reg_blk|read_mux_2|Mux21~17_combout\ & 
-- (\reg_blk|register_14|data_out\(10))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (((\reg_blk|read_mux_2|Mux21~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datab => \reg_blk|register_14|data_out\(10),
	datac => \reg_blk|register_15|data_out\(10),
	datad => \reg_blk|read_mux_2|Mux21~17_combout\,
	combout => \reg_blk|read_mux_2|Mux21~18_combout\);

-- Location: LCFF_X8_Y8_N3
\reg_blk|register_9|data_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[10]~10_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_9|data_out\(10));

-- Location: LCFF_X12_Y9_N23
\reg_blk|register_11|data_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[10]~10_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_11|data_out\(10));

-- Location: LCCOMB_X12_Y9_N0
\reg_blk|register_10|data_out[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_10|data_out[10]~feeder_combout\ = \regblk_data_in_mux|output[10]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[10]~10_combout\,
	combout => \reg_blk|register_10|data_out[10]~feeder_combout\);

-- Location: LCFF_X12_Y9_N1
\reg_blk|register_10|data_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_10|data_out[10]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_10|data_out\(10));

-- Location: LCCOMB_X17_Y11_N6
\reg_blk|read_mux_2|Mux21~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux21~10_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|register_10|data_out\(10)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (\reg_blk|register_8|data_out\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_8|data_out\(10),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datac => \reg_blk|register_10|data_out\(10),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	combout => \reg_blk|read_mux_2|Mux21~10_combout\);

-- Location: LCCOMB_X12_Y9_N22
\reg_blk|read_mux_2|Mux21~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux21~11_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|read_mux_2|Mux21~10_combout\ & ((\reg_blk|register_11|data_out\(10)))) # (!\reg_blk|read_mux_2|Mux21~10_combout\ & 
-- (\reg_blk|register_9|data_out\(10))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (((\reg_blk|read_mux_2|Mux21~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datab => \reg_blk|register_9|data_out\(10),
	datac => \reg_blk|register_11|data_out\(10),
	datad => \reg_blk|read_mux_2|Mux21~10_combout\,
	combout => \reg_blk|read_mux_2|Mux21~11_combout\);

-- Location: LCFF_X15_Y9_N17
\reg_blk|register_2|data_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[10]~10_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_2|data_out\(10));

-- Location: LCFF_X12_Y11_N5
\reg_blk|register_7|data_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[10]~10_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_7|data_out\(10));

-- Location: LCCOMB_X19_Y12_N16
\reg_blk|register_4|data_out[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_4|data_out[10]~feeder_combout\ = \regblk_data_in_mux|output[10]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[10]~10_combout\,
	combout => \reg_blk|register_4|data_out[10]~feeder_combout\);

-- Location: LCFF_X19_Y12_N17
\reg_blk|register_4|data_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_4|data_out[10]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_4|data_out\(10));

-- Location: LCCOMB_X19_Y12_N26
\reg_blk|read_mux_2|Mux21~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux21~12_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (\reg_blk|register_5|data_out\(10))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|register_4|data_out\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_5|data_out\(10),
	datab => \reg_blk|register_4|data_out\(10),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	combout => \reg_blk|read_mux_2|Mux21~12_combout\);

-- Location: LCCOMB_X12_Y11_N26
\reg_blk|read_mux_2|Mux21~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux21~13_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|read_mux_2|Mux21~12_combout\ & ((\reg_blk|register_7|data_out\(10)))) # (!\reg_blk|read_mux_2|Mux21~12_combout\ & 
-- (\reg_blk|register_6|data_out\(10))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (((\reg_blk|read_mux_2|Mux21~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_6|data_out\(10),
	datab => \reg_blk|register_7|data_out\(10),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datad => \reg_blk|read_mux_2|Mux21~12_combout\,
	combout => \reg_blk|read_mux_2|Mux21~13_combout\);

-- Location: LCCOMB_X15_Y9_N0
\reg_blk|read_mux_2|Mux21~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux21~14_combout\ = (\reg_blk|read_mux_2|Mux8~1_combout\ & ((\reg_blk|read_mux_2|Mux8~2_combout\ & ((\reg_blk|read_mux_2|Mux21~13_combout\))) # (!\reg_blk|read_mux_2|Mux8~2_combout\ & (\reg_blk|register_1|data_out\(10))))) # 
-- (!\reg_blk|read_mux_2|Mux8~1_combout\ & (((\reg_blk|read_mux_2|Mux8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_1|data_out\(10),
	datab => \reg_blk|read_mux_2|Mux8~1_combout\,
	datac => \reg_blk|read_mux_2|Mux8~2_combout\,
	datad => \reg_blk|read_mux_2|Mux21~13_combout\,
	combout => \reg_blk|read_mux_2|Mux21~14_combout\);

-- Location: LCCOMB_X15_Y9_N16
\reg_blk|read_mux_2|Mux21~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux21~15_combout\ = (\reg_blk|read_mux_2|Mux8~3_combout\ & ((\reg_blk|read_mux_2|Mux21~14_combout\ & (\reg_blk|register_3|data_out\(10))) # (!\reg_blk|read_mux_2|Mux21~14_combout\ & ((\reg_blk|register_2|data_out\(10)))))) # 
-- (!\reg_blk|read_mux_2|Mux8~3_combout\ & (((\reg_blk|read_mux_2|Mux21~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_3|data_out\(10),
	datab => \reg_blk|read_mux_2|Mux8~3_combout\,
	datac => \reg_blk|register_2|data_out\(10),
	datad => \reg_blk|read_mux_2|Mux21~14_combout\,
	combout => \reg_blk|read_mux_2|Mux21~15_combout\);

-- Location: LCCOMB_X12_Y9_N12
\reg_blk|read_mux_2|Mux21~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux21~16_combout\ = (\reg_blk|read_mux_2|Mux8~0_combout\ & (((\reg_blk|read_mux_2|Mux8~4_combout\)))) # (!\reg_blk|read_mux_2|Mux8~0_combout\ & ((\reg_blk|read_mux_2|Mux8~4_combout\ & (\reg_blk|read_mux_2|Mux21~11_combout\)) # 
-- (!\reg_blk|read_mux_2|Mux8~4_combout\ & ((\reg_blk|read_mux_2|Mux21~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux8~0_combout\,
	datab => \reg_blk|read_mux_2|Mux21~11_combout\,
	datac => \reg_blk|read_mux_2|Mux8~4_combout\,
	datad => \reg_blk|read_mux_2|Mux21~15_combout\,
	combout => \reg_blk|read_mux_2|Mux21~16_combout\);

-- Location: LCCOMB_X12_Y9_N2
\reg_blk|read_mux_2|Mux21~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux21~19_combout\ = (\reg_blk|read_mux_2|Mux8~0_combout\ & ((\reg_blk|read_mux_2|Mux21~16_combout\ & ((\reg_blk|read_mux_2|Mux21~18_combout\))) # (!\reg_blk|read_mux_2|Mux21~16_combout\ & (\reg_blk|read_mux_2|Mux21~9_combout\)))) # 
-- (!\reg_blk|read_mux_2|Mux8~0_combout\ & (((\reg_blk|read_mux_2|Mux21~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux21~9_combout\,
	datab => \reg_blk|read_mux_2|Mux8~0_combout\,
	datac => \reg_blk|read_mux_2|Mux21~18_combout\,
	datad => \reg_blk|read_mux_2|Mux21~16_combout\,
	combout => \reg_blk|read_mux_2|Mux21~19_combout\);

-- Location: M4K_X23_Y5
\data_cache|block_1|altsyncram_component|auto_generated|ram_block1a10\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "dat_cache_mif.mif",
	init_file_layout => "port_a",
	logical_ram_name => "dat_cache:data_cache|dat_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_lif1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 11,
	port_b_data_width => 2,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \controller|Equal7~0_combout\,
	clk0 => \clk3~clkctrl_outclk\,
	portadatain => \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

-- Location: LCCOMB_X22_Y3_N26
\reg_blk|read_mux_1|Mux20~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux20~17_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|register_13|data_out\(11)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (\reg_blk|register_12|data_out\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_12|data_out\(11),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datad => \reg_blk|register_13|data_out\(11),
	combout => \reg_blk|read_mux_1|Mux20~17_combout\);

-- Location: LCFF_X17_Y5_N23
\reg_blk|register_14|data_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[11]~11_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_14|data_out\(11));

-- Location: LCCOMB_X17_Y5_N18
\reg_blk|read_mux_1|Mux20~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux20~18_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\reg_blk|read_mux_1|Mux20~17_combout\ & (\reg_blk|register_15|data_out\(11))) # (!\reg_blk|read_mux_1|Mux20~17_combout\ & 
-- ((\reg_blk|register_14|data_out\(11)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\reg_blk|read_mux_1|Mux20~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_15|data_out\(11),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datac => \reg_blk|read_mux_1|Mux20~17_combout\,
	datad => \reg_blk|register_14|data_out\(11),
	combout => \reg_blk|read_mux_1|Mux20~18_combout\);

-- Location: LCFF_X22_Y5_N9
\reg_blk|register_30|data_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[11]~11_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_30|data_out\(11));

-- Location: LCCOMB_X20_Y8_N0
\reg_blk|register_22|data_out[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_22|data_out[11]~feeder_combout\ = \regblk_data_in_mux|output[11]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[11]~11_combout\,
	combout => \reg_blk|register_22|data_out[11]~feeder_combout\);

-- Location: LCFF_X20_Y8_N1
\reg_blk|register_22|data_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_22|data_out[11]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_22|data_out\(11));

-- Location: LCCOMB_X20_Y8_N18
\reg_blk|read_mux_1|Mux20~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux20~0_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\reg_blk|register_22|data_out\(11)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (\reg_blk|register_18|data_out\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_18|data_out\(11),
	datab => \reg_blk|register_22|data_out\(11),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	combout => \reg_blk|read_mux_1|Mux20~0_combout\);

-- Location: LCCOMB_X22_Y5_N8
\reg_blk|read_mux_1|Mux20~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux20~1_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\reg_blk|read_mux_1|Mux20~0_combout\ & ((\reg_blk|register_30|data_out\(11)))) # (!\reg_blk|read_mux_1|Mux20~0_combout\ & 
-- (\reg_blk|register_26|data_out\(11))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (((\reg_blk|read_mux_1|Mux20~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_26|data_out\(11),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datac => \reg_blk|register_30|data_out\(11),
	datad => \reg_blk|read_mux_1|Mux20~0_combout\,
	combout => \reg_blk|read_mux_1|Mux20~1_combout\);

-- Location: LCFF_X20_Y9_N31
\reg_blk|register_29|data_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[11]~11_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_29|data_out\(11));

-- Location: LCFF_X20_Y9_N25
\reg_blk|register_21|data_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[11]~11_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_21|data_out\(11));

-- Location: LCCOMB_X9_Y10_N26
\reg_blk|register_25|data_out[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_25|data_out[11]~feeder_combout\ = \regblk_data_in_mux|output[11]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[11]~11_combout\,
	combout => \reg_blk|register_25|data_out[11]~feeder_combout\);

-- Location: LCFF_X9_Y10_N27
\reg_blk|register_25|data_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_25|data_out[11]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_25|data_out\(11));

-- Location: LCCOMB_X21_Y10_N28
\reg_blk|register_17|data_out[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_17|data_out[11]~feeder_combout\ = \regblk_data_in_mux|output[11]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[11]~11_combout\,
	combout => \reg_blk|register_17|data_out[11]~feeder_combout\);

-- Location: LCFF_X21_Y10_N29
\reg_blk|register_17|data_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_17|data_out[11]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_17|data_out\(11));

-- Location: LCCOMB_X9_Y10_N16
\reg_blk|read_mux_1|Mux20~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux20~2_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\reg_blk|register_25|data_out\(11)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & \reg_blk|register_17|data_out\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datab => \reg_blk|register_25|data_out\(11),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datad => \reg_blk|register_17|data_out\(11),
	combout => \reg_blk|read_mux_1|Mux20~2_combout\);

-- Location: LCCOMB_X20_Y9_N24
\reg_blk|read_mux_1|Mux20~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux20~3_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\reg_blk|read_mux_1|Mux20~2_combout\ & (\reg_blk|register_29|data_out\(11))) # (!\reg_blk|read_mux_1|Mux20~2_combout\ & 
-- ((\reg_blk|register_21|data_out\(11)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\reg_blk|read_mux_1|Mux20~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datab => \reg_blk|register_29|data_out\(11),
	datac => \reg_blk|register_21|data_out\(11),
	datad => \reg_blk|read_mux_1|Mux20~2_combout\,
	combout => \reg_blk|read_mux_1|Mux20~3_combout\);

-- Location: LCFF_X15_Y10_N27
\reg_blk|register_20|data_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[11]~11_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_20|data_out\(11));

-- Location: LCFF_X10_Y10_N11
\reg_blk|register_16|data_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[11]~11_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_16|data_out\(11));

-- Location: LCFF_X12_Y10_N27
\reg_blk|register_24|data_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[11]~11_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_24|data_out\(11));

-- Location: LCCOMB_X12_Y10_N26
\reg_blk|read_mux_1|Mux20~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux20~4_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\reg_blk|register_24|data_out\(11)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (\reg_blk|register_16|data_out\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datab => \reg_blk|register_16|data_out\(11),
	datac => \reg_blk|register_24|data_out\(11),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	combout => \reg_blk|read_mux_1|Mux20~4_combout\);

-- Location: LCCOMB_X15_Y10_N26
\reg_blk|read_mux_1|Mux20~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux20~5_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\reg_blk|read_mux_1|Mux20~4_combout\ & (\reg_blk|register_28|data_out\(11))) # (!\reg_blk|read_mux_1|Mux20~4_combout\ & 
-- ((\reg_blk|register_20|data_out\(11)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\reg_blk|read_mux_1|Mux20~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_28|data_out\(11),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datac => \reg_blk|register_20|data_out\(11),
	datad => \reg_blk|read_mux_1|Mux20~4_combout\,
	combout => \reg_blk|read_mux_1|Mux20~5_combout\);

-- Location: LCCOMB_X21_Y5_N12
\reg_blk|read_mux_1|Mux20~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux20~6_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22)) # ((\reg_blk|read_mux_1|Mux20~3_combout\)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\reg_blk|read_mux_1|Mux20~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datac => \reg_blk|read_mux_1|Mux20~3_combout\,
	datad => \reg_blk|read_mux_1|Mux20~5_combout\,
	combout => \reg_blk|read_mux_1|Mux20~6_combout\);

-- Location: LCCOMB_X21_Y5_N4
\reg_blk|read_mux_1|Mux20~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux20~9_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\reg_blk|read_mux_1|Mux20~6_combout\ & (\reg_blk|read_mux_1|Mux20~8_combout\)) # (!\reg_blk|read_mux_1|Mux20~6_combout\ & 
-- ((\reg_blk|read_mux_1|Mux20~1_combout\))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\reg_blk|read_mux_1|Mux20~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux20~8_combout\,
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datac => \reg_blk|read_mux_1|Mux20~1_combout\,
	datad => \reg_blk|read_mux_1|Mux20~6_combout\,
	combout => \reg_blk|read_mux_1|Mux20~9_combout\);

-- Location: LCFF_X25_Y5_N9
\reg_blk|register_9|data_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[11]~11_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_9|data_out\(11));

-- Location: LCCOMB_X24_Y5_N16
\reg_blk|register_10|data_out[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_10|data_out[11]~feeder_combout\ = \regblk_data_in_mux|output[11]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[11]~11_combout\,
	combout => \reg_blk|register_10|data_out[11]~feeder_combout\);

-- Location: LCFF_X24_Y5_N17
\reg_blk|register_10|data_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_10|data_out[11]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_10|data_out\(11));

-- Location: LCCOMB_X24_Y5_N22
\reg_blk|read_mux_1|Mux20~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux20~10_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\reg_blk|register_10|data_out\(11)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (\reg_blk|register_8|data_out\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_8|data_out\(11),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datac => \reg_blk|register_10|data_out\(11),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	combout => \reg_blk|read_mux_1|Mux20~10_combout\);

-- Location: LCCOMB_X24_Y5_N20
\reg_blk|read_mux_1|Mux20~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux20~11_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|read_mux_1|Mux20~10_combout\ & (\reg_blk|register_11|data_out\(11))) # (!\reg_blk|read_mux_1|Mux20~10_combout\ & 
-- ((\reg_blk|register_9|data_out\(11)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (((\reg_blk|read_mux_1|Mux20~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_11|data_out\(11),
	datab => \reg_blk|register_9|data_out\(11),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datad => \reg_blk|read_mux_1|Mux20~10_combout\,
	combout => \reg_blk|read_mux_1|Mux20~11_combout\);

-- Location: LCCOMB_X18_Y9_N28
\reg_blk|register_3|data_out[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_3|data_out[11]~feeder_combout\ = \regblk_data_in_mux|output[11]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[11]~11_combout\,
	combout => \reg_blk|register_3|data_out[11]~feeder_combout\);

-- Location: LCFF_X18_Y9_N29
\reg_blk|register_3|data_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_3|data_out[11]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_3|data_out\(11));

-- Location: LCFF_X15_Y9_N29
\reg_blk|register_1|data_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[11]~11_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_1|data_out\(11));

-- Location: LCCOMB_X10_Y5_N22
\reg_blk|read_mux_1|Mux7~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux7~3_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & 
-- !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	combout => \reg_blk|read_mux_1|Mux7~3_combout\);

-- Location: LCFF_X17_Y8_N11
\reg_blk|register_6|data_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[11]~11_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_6|data_out\(11));

-- Location: LCFF_X17_Y8_N29
\reg_blk|register_4|data_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[11]~11_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_4|data_out\(11));

-- Location: LCCOMB_X17_Y8_N22
\reg_blk|read_mux_1|Mux20~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux20~12_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (\reg_blk|register_5|data_out\(11))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|register_4|data_out\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_5|data_out\(11),
	datab => \reg_blk|register_4|data_out\(11),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	combout => \reg_blk|read_mux_1|Mux20~12_combout\);

-- Location: LCCOMB_X17_Y8_N10
\reg_blk|read_mux_1|Mux20~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux20~13_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\reg_blk|read_mux_1|Mux20~12_combout\ & (\reg_blk|register_7|data_out\(11))) # (!\reg_blk|read_mux_1|Mux20~12_combout\ & 
-- ((\reg_blk|register_6|data_out\(11)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\reg_blk|read_mux_1|Mux20~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_7|data_out\(11),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datac => \reg_blk|register_6|data_out\(11),
	datad => \reg_blk|read_mux_1|Mux20~12_combout\,
	combout => \reg_blk|read_mux_1|Mux20~13_combout\);

-- Location: LCCOMB_X18_Y9_N12
\reg_blk|read_mux_1|Mux20~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux20~14_combout\ = (\reg_blk|read_mux_1|Mux7~4_combout\ & (((\reg_blk|read_mux_1|Mux20~13_combout\) # (!\reg_blk|read_mux_1|Mux7~3_combout\)))) # (!\reg_blk|read_mux_1|Mux7~4_combout\ & (\reg_blk|register_1|data_out\(11) & 
-- (\reg_blk|read_mux_1|Mux7~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux7~4_combout\,
	datab => \reg_blk|register_1|data_out\(11),
	datac => \reg_blk|read_mux_1|Mux7~3_combout\,
	datad => \reg_blk|read_mux_1|Mux20~13_combout\,
	combout => \reg_blk|read_mux_1|Mux20~14_combout\);

-- Location: LCCOMB_X18_Y9_N22
\reg_blk|read_mux_1|Mux20~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux20~15_combout\ = (\reg_blk|read_mux_1|Mux7~2_combout\ & ((\reg_blk|read_mux_1|Mux20~14_combout\ & ((\reg_blk|register_3|data_out\(11)))) # (!\reg_blk|read_mux_1|Mux20~14_combout\ & (\reg_blk|register_2|data_out\(11))))) # 
-- (!\reg_blk|read_mux_1|Mux7~2_combout\ & (((\reg_blk|read_mux_1|Mux20~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_2|data_out\(11),
	datab => \reg_blk|register_3|data_out\(11),
	datac => \reg_blk|read_mux_1|Mux7~2_combout\,
	datad => \reg_blk|read_mux_1|Mux20~14_combout\,
	combout => \reg_blk|read_mux_1|Mux20~15_combout\);

-- Location: LCCOMB_X21_Y5_N22
\reg_blk|read_mux_1|Mux20~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux20~16_combout\ = (\reg_blk|read_mux_1|Mux7~1_combout\ & (((\reg_blk|read_mux_1|Mux7~0_combout\)))) # (!\reg_blk|read_mux_1|Mux7~1_combout\ & ((\reg_blk|read_mux_1|Mux7~0_combout\ & (\reg_blk|read_mux_1|Mux20~11_combout\)) # 
-- (!\reg_blk|read_mux_1|Mux7~0_combout\ & ((\reg_blk|read_mux_1|Mux20~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux7~1_combout\,
	datab => \reg_blk|read_mux_1|Mux20~11_combout\,
	datac => \reg_blk|read_mux_1|Mux7~0_combout\,
	datad => \reg_blk|read_mux_1|Mux20~15_combout\,
	combout => \reg_blk|read_mux_1|Mux20~16_combout\);

-- Location: LCCOMB_X17_Y5_N4
\reg_blk|read_mux_1|Mux20~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux20~19_combout\ = (\reg_blk|read_mux_1|Mux7~1_combout\ & ((\reg_blk|read_mux_1|Mux20~16_combout\ & (\reg_blk|read_mux_1|Mux20~18_combout\)) # (!\reg_blk|read_mux_1|Mux20~16_combout\ & ((\reg_blk|read_mux_1|Mux20~9_combout\))))) # 
-- (!\reg_blk|read_mux_1|Mux7~1_combout\ & (((\reg_blk|read_mux_1|Mux20~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux7~1_combout\,
	datab => \reg_blk|read_mux_1|Mux20~18_combout\,
	datac => \reg_blk|read_mux_1|Mux20~9_combout\,
	datad => \reg_blk|read_mux_1|Mux20~16_combout\,
	combout => \reg_blk|read_mux_1|Mux20~19_combout\);

-- Location: LCCOMB_X15_Y8_N10
\alu_source_mux|output[10]~85\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu_source_mux|output[10]~85_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31) & ((\controller|Equal6~0_combout\ & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(10))) # 
-- (!\controller|Equal6~0_combout\ & ((\reg_blk|read_mux_2|Mux21~19_combout\))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31) & (((\reg_blk|read_mux_2|Mux21~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(10),
	datac => \controller|Equal6~0_combout\,
	datad => \reg_blk|read_mux_2|Mux21~19_combout\,
	combout => \alu_source_mux|output[10]~85_combout\);

-- Location: LCCOMB_X13_Y5_N6
\reg_blk|register_15|data_out[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_15|data_out[9]~feeder_combout\ = \regblk_data_in_mux|output[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[9]~9_combout\,
	combout => \reg_blk|register_15|data_out[9]~feeder_combout\);

-- Location: LCFF_X13_Y5_N7
\reg_blk|register_15|data_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_15|data_out[9]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_15|data_out\(9));

-- Location: LCFF_X18_Y5_N7
\reg_blk|register_12|data_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[9]~9_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_12|data_out\(9));

-- Location: LCFF_X18_Y5_N5
\reg_blk|register_13|data_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[9]~9_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_13|data_out\(9));

-- Location: LCCOMB_X18_Y5_N26
\reg_blk|read_mux_1|Mux22~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux22~17_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (((\reg_blk|register_13|data_out\(9)) # (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (\reg_blk|register_12|data_out\(9) & ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datab => \reg_blk|register_12|data_out\(9),
	datac => \reg_blk|register_13|data_out\(9),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	combout => \reg_blk|read_mux_1|Mux22~17_combout\);

-- Location: LCCOMB_X17_Y5_N28
\reg_blk|register_14|data_out[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_14|data_out[9]~feeder_combout\ = \regblk_data_in_mux|output[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[9]~9_combout\,
	combout => \reg_blk|register_14|data_out[9]~feeder_combout\);

-- Location: LCFF_X17_Y5_N29
\reg_blk|register_14|data_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_14|data_out[9]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_14|data_out\(9));

-- Location: LCCOMB_X17_Y5_N10
\reg_blk|read_mux_1|Mux22~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux22~18_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\reg_blk|read_mux_1|Mux22~17_combout\ & (\reg_blk|register_15|data_out\(9))) # (!\reg_blk|read_mux_1|Mux22~17_combout\ & 
-- ((\reg_blk|register_14|data_out\(9)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\reg_blk|read_mux_1|Mux22~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datab => \reg_blk|register_15|data_out\(9),
	datac => \reg_blk|read_mux_1|Mux22~17_combout\,
	datad => \reg_blk|register_14|data_out\(9),
	combout => \reg_blk|read_mux_1|Mux22~18_combout\);

-- Location: LCCOMB_X8_Y10_N2
\reg_blk|register_25|data_out[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_25|data_out[9]~feeder_combout\ = \regblk_data_in_mux|output[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[9]~9_combout\,
	combout => \reg_blk|register_25|data_out[9]~feeder_combout\);

-- Location: LCFF_X8_Y10_N3
\reg_blk|register_25|data_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_25|data_out[9]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_25|data_out\(9));

-- Location: LCFF_X8_Y7_N11
\reg_blk|register_17|data_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[9]~9_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_17|data_out\(9));

-- Location: LCCOMB_X8_Y10_N28
\reg_blk|read_mux_1|Mux22~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux22~2_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (\reg_blk|register_25|data_out\(9))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\reg_blk|register_17|data_out\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datab => \reg_blk|register_25|data_out\(9),
	datac => \reg_blk|register_17|data_out\(9),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	combout => \reg_blk|read_mux_1|Mux22~2_combout\);

-- Location: LCCOMB_X8_Y10_N20
\reg_blk|register_21|data_out[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_21|data_out[9]~feeder_combout\ = \regblk_data_in_mux|output[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[9]~9_combout\,
	combout => \reg_blk|register_21|data_out[9]~feeder_combout\);

-- Location: LCFF_X8_Y10_N21
\reg_blk|register_21|data_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_21|data_out[9]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_21|data_out\(9));

-- Location: LCFF_X8_Y7_N25
\reg_blk|register_29|data_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[9]~9_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_29|data_out\(9));

-- Location: LCCOMB_X8_Y10_N10
\reg_blk|read_mux_1|Mux22~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux22~3_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\reg_blk|read_mux_1|Mux22~2_combout\ & ((\reg_blk|register_29|data_out\(9)))) # (!\reg_blk|read_mux_1|Mux22~2_combout\ & 
-- (\reg_blk|register_21|data_out\(9))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (\reg_blk|read_mux_1|Mux22~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datab => \reg_blk|read_mux_1|Mux22~2_combout\,
	datac => \reg_blk|register_21|data_out\(9),
	datad => \reg_blk|register_29|data_out\(9),
	combout => \reg_blk|read_mux_1|Mux22~3_combout\);

-- Location: LCCOMB_X13_Y10_N14
\reg_blk|register_28|data_out[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_28|data_out[9]~feeder_combout\ = \regblk_data_in_mux|output[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[9]~9_combout\,
	combout => \reg_blk|register_28|data_out[9]~feeder_combout\);

-- Location: LCFF_X13_Y10_N15
\reg_blk|register_28|data_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_28|data_out[9]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_28|data_out\(9));

-- Location: LCFF_X12_Y10_N3
\reg_blk|register_24|data_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[9]~9_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_24|data_out\(9));

-- Location: LCFF_X12_Y10_N13
\reg_blk|register_16|data_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[9]~9_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_16|data_out\(9));

-- Location: LCCOMB_X12_Y10_N2
\reg_blk|read_mux_1|Mux22~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux22~4_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (\reg_blk|register_24|data_out\(9))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\reg_blk|register_16|data_out\(9))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datac => \reg_blk|register_24|data_out\(9),
	datad => \reg_blk|register_16|data_out\(9),
	combout => \reg_blk|read_mux_1|Mux22~4_combout\);

-- Location: LCCOMB_X13_Y10_N16
\reg_blk|read_mux_1|Mux22~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux22~5_combout\ = (\reg_blk|read_mux_1|Mux22~4_combout\ & (((\reg_blk|register_28|data_out\(9)) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23))))) # (!\reg_blk|read_mux_1|Mux22~4_combout\ & 
-- (\reg_blk|register_20|data_out\(9) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_20|data_out\(9),
	datab => \reg_blk|register_28|data_out\(9),
	datac => \reg_blk|read_mux_1|Mux22~4_combout\,
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	combout => \reg_blk|read_mux_1|Mux22~5_combout\);

-- Location: LCCOMB_X13_Y9_N18
\reg_blk|read_mux_1|Mux22~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux22~6_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (\reg_blk|read_mux_1|Mux22~3_combout\)) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|read_mux_1|Mux22~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datab => \reg_blk|read_mux_1|Mux22~3_combout\,
	datac => \reg_blk|read_mux_1|Mux22~5_combout\,
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	combout => \reg_blk|read_mux_1|Mux22~6_combout\);

-- Location: LCFF_X14_Y9_N1
\reg_blk|register_19|data_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[9]~9_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_19|data_out\(9));

-- Location: LCFF_X8_Y9_N9
\reg_blk|register_23|data_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[9]~9_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_23|data_out\(9));

-- Location: LCCOMB_X8_Y9_N8
\reg_blk|read_mux_1|Mux22~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux22~7_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\reg_blk|register_23|data_out\(9)) # (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (\reg_blk|register_19|data_out\(9) & ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datab => \reg_blk|register_19|data_out\(9),
	datac => \reg_blk|register_23|data_out\(9),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	combout => \reg_blk|read_mux_1|Mux22~7_combout\);

-- Location: LCFF_X8_Y9_N11
\reg_blk|register_31|data_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[9]~9_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_31|data_out\(9));

-- Location: LCFF_X14_Y9_N27
\reg_blk|register_27|data_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[9]~9_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_27|data_out\(9));

-- Location: LCCOMB_X8_Y9_N10
\reg_blk|read_mux_1|Mux22~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux22~8_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\reg_blk|read_mux_1|Mux22~7_combout\ & (\reg_blk|register_31|data_out\(9))) # (!\reg_blk|read_mux_1|Mux22~7_combout\ & 
-- ((\reg_blk|register_27|data_out\(9)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (\reg_blk|read_mux_1|Mux22~7_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datab => \reg_blk|read_mux_1|Mux22~7_combout\,
	datac => \reg_blk|register_31|data_out\(9),
	datad => \reg_blk|register_27|data_out\(9),
	combout => \reg_blk|read_mux_1|Mux22~8_combout\);

-- Location: LCFF_X22_Y5_N27
\reg_blk|register_26|data_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[9]~9_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_26|data_out\(9));

-- Location: LCFF_X22_Y5_N13
\reg_blk|register_30|data_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[9]~9_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_30|data_out\(9));

-- Location: LCCOMB_X9_Y10_N14
\reg_blk|register_22|data_out[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_22|data_out[9]~feeder_combout\ = \regblk_data_in_mux|output[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[9]~9_combout\,
	combout => \reg_blk|register_22|data_out[9]~feeder_combout\);

-- Location: LCFF_X9_Y10_N15
\reg_blk|register_22|data_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_22|data_out[9]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_22|data_out\(9));

-- Location: LCFF_X10_Y10_N29
\reg_blk|register_18|data_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[9]~9_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_18|data_out\(9));

-- Location: LCCOMB_X9_Y10_N4
\reg_blk|read_mux_1|Mux22~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux22~0_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24)) # ((\reg_blk|register_22|data_out\(9))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\reg_blk|register_18|data_out\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datac => \reg_blk|register_22|data_out\(9),
	datad => \reg_blk|register_18|data_out\(9),
	combout => \reg_blk|read_mux_1|Mux22~0_combout\);

-- Location: LCCOMB_X22_Y5_N12
\reg_blk|read_mux_1|Mux22~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux22~1_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\reg_blk|read_mux_1|Mux22~0_combout\ & ((\reg_blk|register_30|data_out\(9)))) # (!\reg_blk|read_mux_1|Mux22~0_combout\ & 
-- (\reg_blk|register_26|data_out\(9))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (((\reg_blk|read_mux_1|Mux22~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datab => \reg_blk|register_26|data_out\(9),
	datac => \reg_blk|register_30|data_out\(9),
	datad => \reg_blk|read_mux_1|Mux22~0_combout\,
	combout => \reg_blk|read_mux_1|Mux22~1_combout\);

-- Location: LCCOMB_X13_Y9_N8
\reg_blk|read_mux_1|Mux22~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux22~9_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\reg_blk|read_mux_1|Mux22~6_combout\ & (\reg_blk|read_mux_1|Mux22~8_combout\)) # (!\reg_blk|read_mux_1|Mux22~6_combout\ & 
-- ((\reg_blk|read_mux_1|Mux22~1_combout\))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (\reg_blk|read_mux_1|Mux22~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datab => \reg_blk|read_mux_1|Mux22~6_combout\,
	datac => \reg_blk|read_mux_1|Mux22~8_combout\,
	datad => \reg_blk|read_mux_1|Mux22~1_combout\,
	combout => \reg_blk|read_mux_1|Mux22~9_combout\);

-- Location: LCFF_X12_Y9_N31
\reg_blk|register_10|data_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \regblk_data_in_mux|output[9]~9_combout\,
	ena => \reg_blk|decoder|Ram0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_10|data_out\(9));

-- Location: LCCOMB_X13_Y9_N2
\reg_blk|read_mux_1|Mux22~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux22~10_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\reg_blk|register_10|data_out\(9)) # (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (\reg_blk|register_8|data_out\(9) & ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_8|data_out\(9),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datac => \reg_blk|register_10|data_out\(9),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	combout => \reg_blk|read_mux_1|Mux22~10_combout\);

-- Location: LCFF_X13_Y9_N27
\reg_blk|register_9|data_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[9]~9_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_9|data_out\(9));

-- Location: LCCOMB_X13_Y9_N26
\reg_blk|read_mux_1|Mux22~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux22~11_combout\ = (\reg_blk|read_mux_1|Mux22~10_combout\ & ((\reg_blk|register_11|data_out\(9)) # ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21))))) # (!\reg_blk|read_mux_1|Mux22~10_combout\ & 
-- (((\reg_blk|register_9|data_out\(9) & \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_11|data_out\(9),
	datab => \reg_blk|read_mux_1|Mux22~10_combout\,
	datac => \reg_blk|register_9|data_out\(9),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	combout => \reg_blk|read_mux_1|Mux22~11_combout\);

-- Location: LCFF_X18_Y9_N9
\reg_blk|register_3|data_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[9]~9_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_3|data_out\(9));

-- Location: LCCOMB_X15_Y9_N18
\reg_blk|register_1|data_out[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_1|data_out[9]~feeder_combout\ = \regblk_data_in_mux|output[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[9]~9_combout\,
	combout => \reg_blk|register_1|data_out[9]~feeder_combout\);

-- Location: LCFF_X15_Y9_N19
\reg_blk|register_1|data_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_1|data_out[9]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_1|data_out\(9));

-- Location: LCCOMB_X14_Y5_N12
\reg_blk|read_mux_1|Mux22~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux22~14_combout\ = (\reg_blk|read_mux_1|Mux7~3_combout\ & ((\reg_blk|read_mux_1|Mux7~4_combout\ & (\reg_blk|read_mux_1|Mux22~13_combout\)) # (!\reg_blk|read_mux_1|Mux7~4_combout\ & ((\reg_blk|register_1|data_out\(9)))))) # 
-- (!\reg_blk|read_mux_1|Mux7~3_combout\ & (((\reg_blk|read_mux_1|Mux7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux22~13_combout\,
	datab => \reg_blk|register_1|data_out\(9),
	datac => \reg_blk|read_mux_1|Mux7~3_combout\,
	datad => \reg_blk|read_mux_1|Mux7~4_combout\,
	combout => \reg_blk|read_mux_1|Mux22~14_combout\);

-- Location: LCCOMB_X18_Y9_N30
\reg_blk|read_mux_1|Mux22~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux22~15_combout\ = (\reg_blk|read_mux_1|Mux7~2_combout\ & ((\reg_blk|read_mux_1|Mux22~14_combout\ & ((\reg_blk|register_3|data_out\(9)))) # (!\reg_blk|read_mux_1|Mux22~14_combout\ & (\reg_blk|register_2|data_out\(9))))) # 
-- (!\reg_blk|read_mux_1|Mux7~2_combout\ & (((\reg_blk|read_mux_1|Mux22~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_2|data_out\(9),
	datab => \reg_blk|register_3|data_out\(9),
	datac => \reg_blk|read_mux_1|Mux7~2_combout\,
	datad => \reg_blk|read_mux_1|Mux22~14_combout\,
	combout => \reg_blk|read_mux_1|Mux22~15_combout\);

-- Location: LCCOMB_X13_Y9_N0
\reg_blk|read_mux_1|Mux22~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux22~16_combout\ = (\reg_blk|read_mux_1|Mux7~0_combout\ & ((\reg_blk|read_mux_1|Mux22~11_combout\) # ((\reg_blk|read_mux_1|Mux7~1_combout\)))) # (!\reg_blk|read_mux_1|Mux7~0_combout\ & (((!\reg_blk|read_mux_1|Mux7~1_combout\ & 
-- \reg_blk|read_mux_1|Mux22~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux7~0_combout\,
	datab => \reg_blk|read_mux_1|Mux22~11_combout\,
	datac => \reg_blk|read_mux_1|Mux7~1_combout\,
	datad => \reg_blk|read_mux_1|Mux22~15_combout\,
	combout => \reg_blk|read_mux_1|Mux22~16_combout\);

-- Location: LCCOMB_X13_Y9_N30
\reg_blk|read_mux_1|Mux22~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux22~19_combout\ = (\reg_blk|read_mux_1|Mux7~1_combout\ & ((\reg_blk|read_mux_1|Mux22~16_combout\ & (\reg_blk|read_mux_1|Mux22~18_combout\)) # (!\reg_blk|read_mux_1|Mux22~16_combout\ & ((\reg_blk|read_mux_1|Mux22~9_combout\))))) # 
-- (!\reg_blk|read_mux_1|Mux7~1_combout\ & (((\reg_blk|read_mux_1|Mux22~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux7~1_combout\,
	datab => \reg_blk|read_mux_1|Mux22~18_combout\,
	datac => \reg_blk|read_mux_1|Mux22~9_combout\,
	datad => \reg_blk|read_mux_1|Mux22~16_combout\,
	combout => \reg_blk|read_mux_1|Mux22~19_combout\);

-- Location: LCCOMB_X14_Y4_N8
\alu_source_mux|output[8]~87\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu_source_mux|output[8]~87_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31) & ((\controller|Equal6~0_combout\ & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(8))) # 
-- (!\controller|Equal6~0_combout\ & ((\reg_blk|read_mux_2|Mux23~19_combout\))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31) & (((\reg_blk|read_mux_2|Mux23~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(8),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31),
	datac => \controller|Equal6~0_combout\,
	datad => \reg_blk|read_mux_2|Mux23~19_combout\,
	combout => \alu_source_mux|output[8]~87_combout\);

-- Location: LCCOMB_X12_Y9_N26
\reg_blk|register_11|data_out[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_11|data_out[7]~feeder_combout\ = \regblk_data_in_mux|output[7]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[7]~7_combout\,
	combout => \reg_blk|register_11|data_out[7]~feeder_combout\);

-- Location: LCFF_X12_Y9_N27
\reg_blk|register_11|data_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_11|data_out[7]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_11|data_out\(7));

-- Location: LCCOMB_X12_Y9_N8
\reg_blk|register_10|data_out[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_10|data_out[7]~feeder_combout\ = \regblk_data_in_mux|output[7]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[7]~7_combout\,
	combout => \reg_blk|register_10|data_out[7]~feeder_combout\);

-- Location: LCFF_X12_Y9_N9
\reg_blk|register_10|data_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_10|data_out[7]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_10|data_out\(7));

-- Location: LCCOMB_X12_Y9_N20
\reg_blk|read_mux_2|Mux24~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux24~1_combout\ = (\reg_blk|read_mux_2|Mux24~0_combout\ & ((\reg_blk|register_11|data_out\(7)) # ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17))))) # (!\reg_blk|read_mux_2|Mux24~0_combout\ & 
-- (((\reg_blk|register_10|data_out\(7) & \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux24~0_combout\,
	datab => \reg_blk|register_11|data_out\(7),
	datac => \reg_blk|register_10|data_out\(7),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	combout => \reg_blk|read_mux_2|Mux24~1_combout\);

-- Location: LCCOMB_X8_Y4_N16
\reg_blk|register_3|data_out[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_3|data_out[7]~feeder_combout\ = \regblk_data_in_mux|output[7]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[7]~7_combout\,
	combout => \reg_blk|register_3|data_out[7]~feeder_combout\);

-- Location: LCFF_X8_Y4_N17
\reg_blk|register_3|data_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_3|data_out[7]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_3|data_out\(7));

-- Location: LCCOMB_X14_Y4_N26
\reg_blk|register_1|data_out[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_1|data_out[7]~feeder_combout\ = \regblk_data_in_mux|output[7]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[7]~7_combout\,
	combout => \reg_blk|register_1|data_out[7]~feeder_combout\);

-- Location: LCFF_X14_Y4_N27
\reg_blk|register_1|data_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_1|data_out[7]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_1|data_out\(7));

-- Location: LCFF_X13_Y11_N17
\reg_blk|register_5|data_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[7]~7_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_5|data_out\(7));

-- Location: LCFF_X13_Y11_N19
\reg_blk|register_4|data_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[7]~7_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_4|data_out\(7));

-- Location: LCCOMB_X13_Y11_N12
\reg_blk|read_mux_2|Mux24~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux24~12_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|register_6|data_out\(7)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (((\reg_blk|register_4|data_out\(7) & !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_6|data_out\(7),
	datab => \reg_blk|register_4|data_out\(7),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	combout => \reg_blk|read_mux_2|Mux24~12_combout\);

-- Location: LCCOMB_X13_Y11_N2
\reg_blk|read_mux_2|Mux24~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux24~13_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|read_mux_2|Mux24~12_combout\ & (\reg_blk|register_7|data_out\(7))) # (!\reg_blk|read_mux_2|Mux24~12_combout\ & 
-- ((\reg_blk|register_5|data_out\(7)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (((\reg_blk|read_mux_2|Mux24~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_7|data_out\(7),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datac => \reg_blk|register_5|data_out\(7),
	datad => \reg_blk|read_mux_2|Mux24~12_combout\,
	combout => \reg_blk|read_mux_2|Mux24~13_combout\);

-- Location: LCCOMB_X14_Y4_N24
\reg_blk|read_mux_2|Mux24~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux24~14_combout\ = (\reg_blk|read_mux_2|Mux8~2_combout\ & (((\reg_blk|read_mux_2|Mux24~13_combout\) # (!\reg_blk|read_mux_2|Mux8~1_combout\)))) # (!\reg_blk|read_mux_2|Mux8~2_combout\ & (\reg_blk|register_1|data_out\(7) & 
-- (\reg_blk|read_mux_2|Mux8~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux8~2_combout\,
	datab => \reg_blk|register_1|data_out\(7),
	datac => \reg_blk|read_mux_2|Mux8~1_combout\,
	datad => \reg_blk|read_mux_2|Mux24~13_combout\,
	combout => \reg_blk|read_mux_2|Mux24~14_combout\);

-- Location: LCCOMB_X14_Y4_N14
\reg_blk|read_mux_2|Mux24~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux24~15_combout\ = (\reg_blk|read_mux_2|Mux24~14_combout\ & (((\reg_blk|register_3|data_out\(7)) # (!\reg_blk|read_mux_2|Mux8~3_combout\)))) # (!\reg_blk|read_mux_2|Mux24~14_combout\ & (\reg_blk|register_2|data_out\(7) & 
-- ((\reg_blk|read_mux_2|Mux8~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_2|data_out\(7),
	datab => \reg_blk|register_3|data_out\(7),
	datac => \reg_blk|read_mux_2|Mux24~14_combout\,
	datad => \reg_blk|read_mux_2|Mux8~3_combout\,
	combout => \reg_blk|read_mux_2|Mux24~15_combout\);

-- Location: LCFF_X8_Y9_N19
\reg_blk|register_31|data_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[7]~7_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_31|data_out\(7));

-- Location: LCFF_X14_Y9_N15
\reg_blk|register_19|data_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[7]~7_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_19|data_out\(7));

-- Location: LCCOMB_X14_Y9_N8
\reg_blk|read_mux_2|Mux24~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux24~9_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|register_23|data_out\(7)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\reg_blk|register_19|data_out\(7) & !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_23|data_out\(7),
	datab => \reg_blk|register_19|data_out\(7),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	combout => \reg_blk|read_mux_2|Mux24~9_combout\);

-- Location: LCCOMB_X14_Y9_N30
\reg_blk|read_mux_2|Mux24~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux24~10_combout\ = (\reg_blk|read_mux_2|Mux24~9_combout\ & (((\reg_blk|register_31|data_out\(7)) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19))))) # (!\reg_blk|read_mux_2|Mux24~9_combout\ & 
-- (\reg_blk|register_27|data_out\(7) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_27|data_out\(7),
	datab => \reg_blk|register_31|data_out\(7),
	datac => \reg_blk|read_mux_2|Mux24~9_combout\,
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	combout => \reg_blk|read_mux_2|Mux24~10_combout\);

-- Location: LCCOMB_X15_Y10_N18
\reg_blk|register_28|data_out[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_28|data_out[7]~feeder_combout\ = \regblk_data_in_mux|output[7]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[7]~7_combout\,
	combout => \reg_blk|register_28|data_out[7]~feeder_combout\);

-- Location: LCFF_X15_Y10_N19
\reg_blk|register_28|data_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_28|data_out[7]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_28|data_out\(7));

-- Location: LCFF_X12_Y10_N31
\reg_blk|register_24|data_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[7]~7_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_24|data_out\(7));

-- Location: LCFF_X12_Y10_N17
\reg_blk|register_16|data_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[7]~7_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_16|data_out\(7));

-- Location: LCCOMB_X12_Y10_N16
\reg_blk|read_mux_2|Mux24~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux24~6_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\reg_blk|register_24|data_out\(7)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (((\reg_blk|register_16|data_out\(7) & !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datab => \reg_blk|register_24|data_out\(7),
	datac => \reg_blk|register_16|data_out\(7),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	combout => \reg_blk|read_mux_2|Mux24~6_combout\);

-- Location: LCCOMB_X15_Y10_N8
\reg_blk|read_mux_2|Mux24~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux24~7_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|read_mux_2|Mux24~6_combout\ & ((\reg_blk|register_28|data_out\(7)))) # (!\reg_blk|read_mux_2|Mux24~6_combout\ & 
-- (\reg_blk|register_20|data_out\(7))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\reg_blk|read_mux_2|Mux24~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_20|data_out\(7),
	datab => \reg_blk|register_28|data_out\(7),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datad => \reg_blk|read_mux_2|Mux24~6_combout\,
	combout => \reg_blk|read_mux_2|Mux24~7_combout\);

-- Location: LCCOMB_X22_Y5_N30
\reg_blk|register_30|data_out[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_30|data_out[7]~feeder_combout\ = \regblk_data_in_mux|output[7]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[7]~7_combout\,
	combout => \reg_blk|register_30|data_out[7]~feeder_combout\);

-- Location: LCFF_X22_Y5_N31
\reg_blk|register_30|data_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_30|data_out[7]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_30|data_out\(7));

-- Location: LCFF_X10_Y10_N1
\reg_blk|register_18|data_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[7]~7_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_18|data_out\(7));

-- Location: LCCOMB_X9_Y10_N8
\reg_blk|register_22|data_out[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_22|data_out[7]~feeder_combout\ = \regblk_data_in_mux|output[7]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[7]~7_combout\,
	combout => \reg_blk|register_22|data_out[7]~feeder_combout\);

-- Location: LCFF_X9_Y10_N9
\reg_blk|register_22|data_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_22|data_out[7]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_22|data_out\(7));

-- Location: LCCOMB_X10_Y10_N0
\reg_blk|read_mux_2|Mux24~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux24~4_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|register_22|data_out\(7)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (\reg_blk|register_18|data_out\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datac => \reg_blk|register_18|data_out\(7),
	datad => \reg_blk|register_22|data_out\(7),
	combout => \reg_blk|read_mux_2|Mux24~4_combout\);

-- Location: LCCOMB_X22_Y5_N28
\reg_blk|read_mux_2|Mux24~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux24~5_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\reg_blk|read_mux_2|Mux24~4_combout\ & ((\reg_blk|register_30|data_out\(7)))) # (!\reg_blk|read_mux_2|Mux24~4_combout\ & 
-- (\reg_blk|register_26|data_out\(7))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (((\reg_blk|read_mux_2|Mux24~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_26|data_out\(7),
	datab => \reg_blk|register_30|data_out\(7),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datad => \reg_blk|read_mux_2|Mux24~4_combout\,
	combout => \reg_blk|read_mux_2|Mux24~5_combout\);

-- Location: LCCOMB_X14_Y3_N28
\reg_blk|read_mux_2|Mux24~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux24~8_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|read_mux_2|Mux24~5_combout\))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (\reg_blk|read_mux_2|Mux24~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datac => \reg_blk|read_mux_2|Mux24~7_combout\,
	datad => \reg_blk|read_mux_2|Mux24~5_combout\,
	combout => \reg_blk|read_mux_2|Mux24~8_combout\);

-- Location: LCCOMB_X14_Y3_N6
\reg_blk|read_mux_2|Mux24~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux24~11_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|read_mux_2|Mux24~8_combout\ & ((\reg_blk|read_mux_2|Mux24~10_combout\))) # (!\reg_blk|read_mux_2|Mux24~8_combout\ & 
-- (\reg_blk|read_mux_2|Mux24~3_combout\)))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (((\reg_blk|read_mux_2|Mux24~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux24~3_combout\,
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datac => \reg_blk|read_mux_2|Mux24~10_combout\,
	datad => \reg_blk|read_mux_2|Mux24~8_combout\,
	combout => \reg_blk|read_mux_2|Mux24~11_combout\);

-- Location: LCCOMB_X14_Y4_N16
\reg_blk|read_mux_2|Mux24~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux24~16_combout\ = (\reg_blk|read_mux_2|Mux8~4_combout\ & (\reg_blk|read_mux_2|Mux8~0_combout\)) # (!\reg_blk|read_mux_2|Mux8~4_combout\ & ((\reg_blk|read_mux_2|Mux8~0_combout\ & ((\reg_blk|read_mux_2|Mux24~11_combout\))) # 
-- (!\reg_blk|read_mux_2|Mux8~0_combout\ & (\reg_blk|read_mux_2|Mux24~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux8~4_combout\,
	datab => \reg_blk|read_mux_2|Mux8~0_combout\,
	datac => \reg_blk|read_mux_2|Mux24~15_combout\,
	datad => \reg_blk|read_mux_2|Mux24~11_combout\,
	combout => \reg_blk|read_mux_2|Mux24~16_combout\);

-- Location: LCFF_X12_Y4_N11
\reg_blk|register_15|data_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[7]~7_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_15|data_out\(7));

-- Location: LCCOMB_X12_Y5_N14
\reg_blk|read_mux_2|Mux24~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux24~18_combout\ = (\reg_blk|read_mux_2|Mux24~17_combout\ & (((\reg_blk|register_15|data_out\(7))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16)))) # (!\reg_blk|read_mux_2|Mux24~17_combout\ & 
-- (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (\reg_blk|register_13|data_out\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux24~17_combout\,
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datac => \reg_blk|register_13|data_out\(7),
	datad => \reg_blk|register_15|data_out\(7),
	combout => \reg_blk|read_mux_2|Mux24~18_combout\);

-- Location: LCCOMB_X14_Y4_N18
\reg_blk|read_mux_2|Mux24~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux24~19_combout\ = (\reg_blk|read_mux_2|Mux8~4_combout\ & ((\reg_blk|read_mux_2|Mux24~16_combout\ & ((\reg_blk|read_mux_2|Mux24~18_combout\))) # (!\reg_blk|read_mux_2|Mux24~16_combout\ & (\reg_blk|read_mux_2|Mux24~1_combout\)))) # 
-- (!\reg_blk|read_mux_2|Mux8~4_combout\ & (((\reg_blk|read_mux_2|Mux24~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux8~4_combout\,
	datab => \reg_blk|read_mux_2|Mux24~1_combout\,
	datac => \reg_blk|read_mux_2|Mux24~16_combout\,
	datad => \reg_blk|read_mux_2|Mux24~18_combout\,
	combout => \reg_blk|read_mux_2|Mux24~19_combout\);

-- Location: LCCOMB_X14_Y4_N2
\alu_source_mux|output[7]~88\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu_source_mux|output[7]~88_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31) & ((\controller|Equal6~0_combout\ & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(7))) # 
-- (!\controller|Equal6~0_combout\ & ((\reg_blk|read_mux_2|Mux24~19_combout\))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31) & (((\reg_blk|read_mux_2|Mux24~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(7),
	datac => \controller|Equal6~0_combout\,
	datad => \reg_blk|read_mux_2|Mux24~19_combout\,
	combout => \alu_source_mux|output[7]~88_combout\);

-- Location: LCCOMB_X18_Y7_N6
\reg_blk|register_15|data_out[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_15|data_out[5]~feeder_combout\ = \regblk_data_in_mux|output[5]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[5]~5_combout\,
	combout => \reg_blk|register_15|data_out[5]~feeder_combout\);

-- Location: LCFF_X18_Y7_N7
\reg_blk|register_15|data_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_15|data_out[5]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_15|data_out\(5));

-- Location: LCFF_X9_Y7_N5
\reg_blk|register_13|data_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[5]~5_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_13|data_out\(5));

-- Location: LCFF_X9_Y7_N7
\reg_blk|register_12|data_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[5]~5_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_12|data_out\(5));

-- Location: LCCOMB_X18_Y7_N4
\reg_blk|register_14|data_out[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_14|data_out[5]~feeder_combout\ = \regblk_data_in_mux|output[5]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[5]~5_combout\,
	combout => \reg_blk|register_14|data_out[5]~feeder_combout\);

-- Location: LCFF_X18_Y7_N5
\reg_blk|register_14|data_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_14|data_out[5]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_14|data_out\(5));

-- Location: LCCOMB_X9_Y7_N6
\reg_blk|read_mux_2|Mux26~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux26~17_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16)) # ((\reg_blk|register_14|data_out\(5))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (\reg_blk|register_12|data_out\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datac => \reg_blk|register_12|data_out\(5),
	datad => \reg_blk|register_14|data_out\(5),
	combout => \reg_blk|read_mux_2|Mux26~17_combout\);

-- Location: LCCOMB_X9_Y7_N4
\reg_blk|read_mux_2|Mux26~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux26~18_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|read_mux_2|Mux26~17_combout\ & (\reg_blk|register_15|data_out\(5))) # (!\reg_blk|read_mux_2|Mux26~17_combout\ & 
-- ((\reg_blk|register_13|data_out\(5)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (((\reg_blk|read_mux_2|Mux26~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datab => \reg_blk|register_15|data_out\(5),
	datac => \reg_blk|register_13|data_out\(5),
	datad => \reg_blk|read_mux_2|Mux26~17_combout\,
	combout => \reg_blk|read_mux_2|Mux26~18_combout\);

-- Location: LCFF_X8_Y8_N9
\reg_blk|register_8|data_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[5]~5_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_8|data_out\(5));

-- Location: LCCOMB_X8_Y8_N8
\reg_blk|read_mux_2|Mux26~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux26~0_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17)) # ((\reg_blk|register_9|data_out\(5))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (\reg_blk|register_8|data_out\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datac => \reg_blk|register_8|data_out\(5),
	datad => \reg_blk|register_9|data_out\(5),
	combout => \reg_blk|read_mux_2|Mux26~0_combout\);

-- Location: LCFF_X10_Y8_N7
\reg_blk|register_11|data_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[5]~5_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_11|data_out\(5));

-- Location: LCCOMB_X10_Y8_N6
\reg_blk|read_mux_2|Mux26~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux26~1_combout\ = (\reg_blk|read_mux_2|Mux26~0_combout\ & (((\reg_blk|register_11|data_out\(5)) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17))))) # (!\reg_blk|read_mux_2|Mux26~0_combout\ & 
-- (\reg_blk|register_10|data_out\(5) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_10|data_out\(5),
	datab => \reg_blk|read_mux_2|Mux26~0_combout\,
	datac => \reg_blk|register_11|data_out\(5),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	combout => \reg_blk|read_mux_2|Mux26~1_combout\);

-- Location: LCCOMB_X8_Y10_N16
\reg_blk|register_21|data_out[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_21|data_out[5]~feeder_combout\ = \regblk_data_in_mux|output[5]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[5]~5_combout\,
	combout => \reg_blk|register_21|data_out[5]~feeder_combout\);

-- Location: LCFF_X8_Y10_N17
\reg_blk|register_21|data_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_21|data_out[5]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_21|data_out\(5));

-- Location: LCFF_X8_Y7_N1
\reg_blk|register_29|data_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[5]~5_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_29|data_out\(5));

-- Location: LCFF_X8_Y7_N3
\reg_blk|register_17|data_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[5]~5_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_17|data_out\(5));

-- Location: LCCOMB_X8_Y10_N14
\reg_blk|register_25|data_out[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_25|data_out[5]~feeder_combout\ = \regblk_data_in_mux|output[5]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[5]~5_combout\,
	combout => \reg_blk|register_25|data_out[5]~feeder_combout\);

-- Location: LCFF_X8_Y10_N15
\reg_blk|register_25|data_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_25|data_out[5]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_25|data_out\(5));

-- Location: LCCOMB_X8_Y7_N2
\reg_blk|read_mux_2|Mux26~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux26~2_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18)) # ((\reg_blk|register_25|data_out\(5))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (\reg_blk|register_17|data_out\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datac => \reg_blk|register_17|data_out\(5),
	datad => \reg_blk|register_25|data_out\(5),
	combout => \reg_blk|read_mux_2|Mux26~2_combout\);

-- Location: LCCOMB_X8_Y7_N0
\reg_blk|read_mux_2|Mux26~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux26~3_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|read_mux_2|Mux26~2_combout\ & ((\reg_blk|register_29|data_out\(5)))) # (!\reg_blk|read_mux_2|Mux26~2_combout\ & 
-- (\reg_blk|register_21|data_out\(5))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\reg_blk|read_mux_2|Mux26~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datab => \reg_blk|register_21|data_out\(5),
	datac => \reg_blk|register_29|data_out\(5),
	datad => \reg_blk|read_mux_2|Mux26~2_combout\,
	combout => \reg_blk|read_mux_2|Mux26~3_combout\);

-- Location: LCCOMB_X8_Y5_N22
\reg_blk|register_28|data_out[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_28|data_out[5]~feeder_combout\ = \regblk_data_in_mux|output[5]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[5]~5_combout\,
	combout => \reg_blk|register_28|data_out[5]~feeder_combout\);

-- Location: LCFF_X8_Y5_N23
\reg_blk|register_28|data_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_28|data_out[5]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_28|data_out\(5));

-- Location: LCCOMB_X8_Y5_N20
\reg_blk|register_20|data_out[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_20|data_out[5]~feeder_combout\ = \regblk_data_in_mux|output[5]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[5]~5_combout\,
	combout => \reg_blk|register_20|data_out[5]~feeder_combout\);

-- Location: LCFF_X8_Y5_N21
\reg_blk|register_20|data_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_20|data_out[5]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_20|data_out\(5));

-- Location: LCFF_X10_Y10_N9
\reg_blk|register_16|data_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[5]~5_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_16|data_out\(5));

-- Location: LCCOMB_X8_Y6_N28
\reg_blk|register_24|data_out[5]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_24|data_out[5]~feeder_combout\ = \regblk_data_in_mux|output[5]~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[5]~5_combout\,
	combout => \reg_blk|register_24|data_out[5]~feeder_combout\);

-- Location: LCFF_X8_Y6_N29
\reg_blk|register_24|data_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_24|data_out[5]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_24|data_out\(5));

-- Location: LCCOMB_X10_Y10_N18
\reg_blk|read_mux_2|Mux26~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux26~6_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\reg_blk|register_24|data_out\(5)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (\reg_blk|register_16|data_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datac => \reg_blk|register_16|data_out\(5),
	datad => \reg_blk|register_24|data_out\(5),
	combout => \reg_blk|read_mux_2|Mux26~6_combout\);

-- Location: LCCOMB_X8_Y5_N24
\reg_blk|read_mux_2|Mux26~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux26~7_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|read_mux_2|Mux26~6_combout\ & (\reg_blk|register_28|data_out\(5))) # (!\reg_blk|read_mux_2|Mux26~6_combout\ & 
-- ((\reg_blk|register_20|data_out\(5)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\reg_blk|read_mux_2|Mux26~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datab => \reg_blk|register_28|data_out\(5),
	datac => \reg_blk|register_20|data_out\(5),
	datad => \reg_blk|read_mux_2|Mux26~6_combout\,
	combout => \reg_blk|read_mux_2|Mux26~7_combout\);

-- Location: LCCOMB_X12_Y8_N10
\reg_blk|read_mux_2|Mux26~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux26~8_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (\reg_blk|read_mux_2|Mux26~5_combout\)) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|read_mux_2|Mux26~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux26~5_combout\,
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datad => \reg_blk|read_mux_2|Mux26~7_combout\,
	combout => \reg_blk|read_mux_2|Mux26~8_combout\);

-- Location: LCCOMB_X12_Y8_N24
\reg_blk|read_mux_2|Mux26~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux26~11_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|read_mux_2|Mux26~8_combout\ & (\reg_blk|read_mux_2|Mux26~10_combout\)) # (!\reg_blk|read_mux_2|Mux26~8_combout\ & 
-- ((\reg_blk|read_mux_2|Mux26~3_combout\))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (((\reg_blk|read_mux_2|Mux26~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux26~10_combout\,
	datab => \reg_blk|read_mux_2|Mux26~3_combout\,
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datad => \reg_blk|read_mux_2|Mux26~8_combout\,
	combout => \reg_blk|read_mux_2|Mux26~11_combout\);

-- Location: LCFF_X9_Y5_N15
\reg_blk|register_3|data_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[5]~5_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_3|data_out\(5));

-- Location: LCFF_X9_Y5_N13
\reg_blk|register_2|data_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[5]~5_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_2|data_out\(5));

-- Location: LCFF_X10_Y5_N21
\reg_blk|register_1|data_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[5]~5_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_1|data_out\(5));

-- Location: LCCOMB_X10_Y5_N20
\reg_blk|read_mux_2|Mux26~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux26~14_combout\ = (\reg_blk|read_mux_2|Mux8~2_combout\ & ((\reg_blk|read_mux_2|Mux26~13_combout\) # ((!\reg_blk|read_mux_2|Mux8~1_combout\)))) # (!\reg_blk|read_mux_2|Mux8~2_combout\ & (((\reg_blk|register_1|data_out\(5) & 
-- \reg_blk|read_mux_2|Mux8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux26~13_combout\,
	datab => \reg_blk|read_mux_2|Mux8~2_combout\,
	datac => \reg_blk|register_1|data_out\(5),
	datad => \reg_blk|read_mux_2|Mux8~1_combout\,
	combout => \reg_blk|read_mux_2|Mux26~14_combout\);

-- Location: LCCOMB_X9_Y5_N12
\reg_blk|read_mux_2|Mux26~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux26~15_combout\ = (\reg_blk|read_mux_2|Mux8~3_combout\ & ((\reg_blk|read_mux_2|Mux26~14_combout\ & (\reg_blk|register_3|data_out\(5))) # (!\reg_blk|read_mux_2|Mux26~14_combout\ & ((\reg_blk|register_2|data_out\(5)))))) # 
-- (!\reg_blk|read_mux_2|Mux8~3_combout\ & (((\reg_blk|read_mux_2|Mux26~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux8~3_combout\,
	datab => \reg_blk|register_3|data_out\(5),
	datac => \reg_blk|register_2|data_out\(5),
	datad => \reg_blk|read_mux_2|Mux26~14_combout\,
	combout => \reg_blk|read_mux_2|Mux26~15_combout\);

-- Location: LCCOMB_X12_Y8_N6
\reg_blk|read_mux_2|Mux26~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux26~16_combout\ = (\reg_blk|read_mux_2|Mux8~4_combout\ & (\reg_blk|read_mux_2|Mux8~0_combout\)) # (!\reg_blk|read_mux_2|Mux8~4_combout\ & ((\reg_blk|read_mux_2|Mux8~0_combout\ & (\reg_blk|read_mux_2|Mux26~11_combout\)) # 
-- (!\reg_blk|read_mux_2|Mux8~0_combout\ & ((\reg_blk|read_mux_2|Mux26~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux8~4_combout\,
	datab => \reg_blk|read_mux_2|Mux8~0_combout\,
	datac => \reg_blk|read_mux_2|Mux26~11_combout\,
	datad => \reg_blk|read_mux_2|Mux26~15_combout\,
	combout => \reg_blk|read_mux_2|Mux26~16_combout\);

-- Location: LCCOMB_X12_Y8_N28
\reg_blk|read_mux_2|Mux26~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux26~19_combout\ = (\reg_blk|read_mux_2|Mux8~4_combout\ & ((\reg_blk|read_mux_2|Mux26~16_combout\ & (\reg_blk|read_mux_2|Mux26~18_combout\)) # (!\reg_blk|read_mux_2|Mux26~16_combout\ & ((\reg_blk|read_mux_2|Mux26~1_combout\))))) # 
-- (!\reg_blk|read_mux_2|Mux8~4_combout\ & (((\reg_blk|read_mux_2|Mux26~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux8~4_combout\,
	datab => \reg_blk|read_mux_2|Mux26~18_combout\,
	datac => \reg_blk|read_mux_2|Mux26~1_combout\,
	datad => \reg_blk|read_mux_2|Mux26~16_combout\,
	combout => \reg_blk|read_mux_2|Mux26~19_combout\);

-- Location: LCCOMB_X12_Y8_N30
\alu_source_mux|output[5]~90\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu_source_mux|output[5]~90_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31) & ((\controller|Equal6~0_combout\ & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(5))) # 
-- (!\controller|Equal6~0_combout\ & ((\reg_blk|read_mux_2|Mux26~19_combout\))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31) & (((\reg_blk|read_mux_2|Mux26~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(5),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31),
	datac => \controller|Equal6~0_combout\,
	datad => \reg_blk|read_mux_2|Mux26~19_combout\,
	combout => \alu_source_mux|output[5]~90_combout\);

-- Location: LCCOMB_X7_Y7_N18
\reg_blk|register_11|data_out[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_11|data_out[4]~feeder_combout\ = \regblk_data_in_mux|output[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[4]~4_combout\,
	combout => \reg_blk|register_11|data_out[4]~feeder_combout\);

-- Location: LCFF_X7_Y7_N19
\reg_blk|register_11|data_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_11|data_out[4]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_11|data_out\(4));

-- Location: LCFF_X8_Y8_N27
\reg_blk|register_9|data_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[4]~4_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_9|data_out\(4));

-- Location: LCFF_X8_Y8_N17
\reg_blk|register_8|data_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[4]~4_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_8|data_out\(4));

-- Location: LCCOMB_X7_Y7_N8
\reg_blk|read_mux_1|Mux27~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux27~0_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|register_9|data_out\(4)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & \reg_blk|register_8|data_out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datab => \reg_blk|register_9|data_out\(4),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datad => \reg_blk|register_8|data_out\(4),
	combout => \reg_blk|read_mux_1|Mux27~0_combout\);

-- Location: LCFF_X7_Y9_N17
\reg_blk|register_10|data_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[4]~4_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_10|data_out\(4));

-- Location: LCCOMB_X7_Y7_N6
\reg_blk|read_mux_1|Mux27~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux27~1_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\reg_blk|read_mux_1|Mux27~0_combout\ & (\reg_blk|register_11|data_out\(4))) # (!\reg_blk|read_mux_1|Mux27~0_combout\ & 
-- ((\reg_blk|register_10|data_out\(4)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\reg_blk|read_mux_1|Mux27~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datab => \reg_blk|register_11|data_out\(4),
	datac => \reg_blk|read_mux_1|Mux27~0_combout\,
	datad => \reg_blk|register_10|data_out\(4),
	combout => \reg_blk|read_mux_1|Mux27~1_combout\);

-- Location: LCFF_X8_Y9_N5
\reg_blk|register_31|data_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[4]~4_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_31|data_out\(4));

-- Location: LCFF_X9_Y9_N17
\reg_blk|register_27|data_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[4]~4_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_27|data_out\(4));

-- Location: LCFF_X8_Y9_N3
\reg_blk|register_23|data_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[4]~4_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_23|data_out\(4));

-- Location: LCFF_X9_Y9_N23
\reg_blk|register_19|data_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[4]~4_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_19|data_out\(4));

-- Location: LCCOMB_X8_Y9_N2
\reg_blk|read_mux_1|Mux27~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux27~9_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (\reg_blk|register_23|data_out\(4))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\reg_blk|register_19|data_out\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datac => \reg_blk|register_23|data_out\(4),
	datad => \reg_blk|register_19|data_out\(4),
	combout => \reg_blk|read_mux_1|Mux27~9_combout\);

-- Location: LCCOMB_X9_Y9_N16
\reg_blk|read_mux_1|Mux27~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux27~10_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\reg_blk|read_mux_1|Mux27~9_combout\ & (\reg_blk|register_31|data_out\(4))) # (!\reg_blk|read_mux_1|Mux27~9_combout\ & 
-- ((\reg_blk|register_27|data_out\(4)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (((\reg_blk|read_mux_1|Mux27~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datab => \reg_blk|register_31|data_out\(4),
	datac => \reg_blk|register_27|data_out\(4),
	datad => \reg_blk|read_mux_1|Mux27~9_combout\,
	combout => \reg_blk|read_mux_1|Mux27~10_combout\);

-- Location: LCCOMB_X9_Y11_N20
\reg_blk|register_21|data_out[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_21|data_out[4]~feeder_combout\ = \regblk_data_in_mux|output[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[4]~4_combout\,
	combout => \reg_blk|register_21|data_out[4]~feeder_combout\);

-- Location: LCFF_X9_Y11_N21
\reg_blk|register_21|data_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_21|data_out[4]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_21|data_out\(4));

-- Location: LCFF_X8_Y7_N17
\reg_blk|register_29|data_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[4]~4_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_29|data_out\(4));

-- Location: LCCOMB_X9_Y11_N14
\reg_blk|read_mux_1|Mux27~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux27~3_combout\ = (\reg_blk|read_mux_1|Mux27~2_combout\ & (((\reg_blk|register_29|data_out\(4))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23)))) # (!\reg_blk|read_mux_1|Mux27~2_combout\ & 
-- (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (\reg_blk|register_21|data_out\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux27~2_combout\,
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datac => \reg_blk|register_21|data_out\(4),
	datad => \reg_blk|register_29|data_out\(4),
	combout => \reg_blk|read_mux_1|Mux27~3_combout\);

-- Location: LCFF_X13_Y10_N3
\reg_blk|register_20|data_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[4]~4_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_20|data_out\(4));

-- Location: LCFF_X12_Y10_N7
\reg_blk|register_24|data_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[4]~4_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_24|data_out\(4));

-- Location: LCCOMB_X12_Y10_N6
\reg_blk|read_mux_1|Mux27~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux27~6_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\reg_blk|register_24|data_out\(4)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (\reg_blk|register_16|data_out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_16|data_out\(4),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datac => \reg_blk|register_24|data_out\(4),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	combout => \reg_blk|read_mux_1|Mux27~6_combout\);

-- Location: LCCOMB_X7_Y7_N4
\reg_blk|read_mux_1|Mux27~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux27~7_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\reg_blk|read_mux_1|Mux27~6_combout\ & (\reg_blk|register_28|data_out\(4))) # (!\reg_blk|read_mux_1|Mux27~6_combout\ & 
-- ((\reg_blk|register_20|data_out\(4)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\reg_blk|read_mux_1|Mux27~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_28|data_out\(4),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datac => \reg_blk|register_20|data_out\(4),
	datad => \reg_blk|read_mux_1|Mux27~6_combout\,
	combout => \reg_blk|read_mux_1|Mux27~7_combout\);

-- Location: LCFF_X10_Y9_N1
\reg_blk|register_30|data_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[4]~4_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_30|data_out\(4));

-- Location: LCCOMB_X12_Y3_N4
\reg_blk|register_18|data_out[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_18|data_out[4]~feeder_combout\ = \regblk_data_in_mux|output[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[4]~4_combout\,
	combout => \reg_blk|register_18|data_out[4]~feeder_combout\);

-- Location: LCFF_X12_Y3_N5
\reg_blk|register_18|data_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_18|data_out[4]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_18|data_out\(4));

-- Location: LCCOMB_X12_Y3_N30
\reg_blk|register_22|data_out[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_22|data_out[4]~feeder_combout\ = \regblk_data_in_mux|output[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[4]~4_combout\,
	combout => \reg_blk|register_22|data_out[4]~feeder_combout\);

-- Location: LCFF_X12_Y3_N31
\reg_blk|register_22|data_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_22|data_out[4]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_22|data_out\(4));

-- Location: LCCOMB_X12_Y3_N6
\reg_blk|read_mux_1|Mux27~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux27~4_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24)) # (\reg_blk|register_22|data_out\(4))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (\reg_blk|register_18|data_out\(4) & (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datab => \reg_blk|register_18|data_out\(4),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datad => \reg_blk|register_22|data_out\(4),
	combout => \reg_blk|read_mux_1|Mux27~4_combout\);

-- Location: LCCOMB_X10_Y9_N0
\reg_blk|read_mux_1|Mux27~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux27~5_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\reg_blk|read_mux_1|Mux27~4_combout\ & ((\reg_blk|register_30|data_out\(4)))) # (!\reg_blk|read_mux_1|Mux27~4_combout\ & 
-- (\reg_blk|register_26|data_out\(4))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (((\reg_blk|read_mux_1|Mux27~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_26|data_out\(4),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datac => \reg_blk|register_30|data_out\(4),
	datad => \reg_blk|read_mux_1|Mux27~4_combout\,
	combout => \reg_blk|read_mux_1|Mux27~5_combout\);

-- Location: LCCOMB_X9_Y7_N18
\reg_blk|read_mux_1|Mux27~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux27~8_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21)) # ((\reg_blk|read_mux_1|Mux27~5_combout\)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (\reg_blk|read_mux_1|Mux27~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datac => \reg_blk|read_mux_1|Mux27~7_combout\,
	datad => \reg_blk|read_mux_1|Mux27~5_combout\,
	combout => \reg_blk|read_mux_1|Mux27~8_combout\);

-- Location: LCCOMB_X9_Y7_N24
\reg_blk|read_mux_1|Mux27~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux27~11_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|read_mux_1|Mux27~8_combout\ & (\reg_blk|read_mux_1|Mux27~10_combout\)) # (!\reg_blk|read_mux_1|Mux27~8_combout\ & 
-- ((\reg_blk|read_mux_1|Mux27~3_combout\))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (((\reg_blk|read_mux_1|Mux27~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datab => \reg_blk|read_mux_1|Mux27~10_combout\,
	datac => \reg_blk|read_mux_1|Mux27~3_combout\,
	datad => \reg_blk|read_mux_1|Mux27~8_combout\,
	combout => \reg_blk|read_mux_1|Mux27~11_combout\);

-- Location: LCFF_X9_Y5_N3
\reg_blk|register_3|data_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[4]~4_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_3|data_out\(4));

-- Location: LCFF_X10_Y5_N15
\reg_blk|register_1|data_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[4]~4_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_1|data_out\(4));

-- Location: LCCOMB_X8_Y3_N28
\reg_blk|register_5|data_out[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_5|data_out[4]~feeder_combout\ = \regblk_data_in_mux|output[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[4]~4_combout\,
	combout => \reg_blk|register_5|data_out[4]~feeder_combout\);

-- Location: LCFF_X8_Y3_N29
\reg_blk|register_5|data_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_5|data_out[4]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_5|data_out\(4));

-- Location: LCCOMB_X9_Y3_N12
\reg_blk|register_7|data_out[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_7|data_out[4]~feeder_combout\ = \regblk_data_in_mux|output[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[4]~4_combout\,
	combout => \reg_blk|register_7|data_out[4]~feeder_combout\);

-- Location: LCFF_X9_Y3_N13
\reg_blk|register_7|data_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_7|data_out[4]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_7|data_out\(4));

-- Location: LCCOMB_X9_Y3_N14
\reg_blk|register_6|data_out[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_6|data_out[4]~feeder_combout\ = \regblk_data_in_mux|output[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[4]~4_combout\,
	combout => \reg_blk|register_6|data_out[4]~feeder_combout\);

-- Location: LCFF_X9_Y3_N15
\reg_blk|register_6|data_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_6|data_out[4]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_6|data_out\(4));

-- Location: LCFF_X10_Y7_N17
\reg_blk|register_4|data_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[4]~4_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_4|data_out\(4));

-- Location: LCCOMB_X9_Y3_N4
\reg_blk|read_mux_1|Mux27~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux27~12_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\reg_blk|register_6|data_out\(4)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\reg_blk|register_4|data_out\(4) & !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datab => \reg_blk|register_6|data_out\(4),
	datac => \reg_blk|register_4|data_out\(4),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	combout => \reg_blk|read_mux_1|Mux27~12_combout\);

-- Location: LCCOMB_X8_Y3_N10
\reg_blk|read_mux_1|Mux27~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux27~13_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|read_mux_1|Mux27~12_combout\ & ((\reg_blk|register_7|data_out\(4)))) # (!\reg_blk|read_mux_1|Mux27~12_combout\ & 
-- (\reg_blk|register_5|data_out\(4))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (((\reg_blk|read_mux_1|Mux27~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datab => \reg_blk|register_5|data_out\(4),
	datac => \reg_blk|register_7|data_out\(4),
	datad => \reg_blk|read_mux_1|Mux27~12_combout\,
	combout => \reg_blk|read_mux_1|Mux27~13_combout\);

-- Location: LCCOMB_X9_Y5_N10
\reg_blk|read_mux_1|Mux27~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux27~14_combout\ = (\reg_blk|read_mux_1|Mux7~3_combout\ & ((\reg_blk|read_mux_1|Mux7~4_combout\ & ((\reg_blk|read_mux_1|Mux27~13_combout\))) # (!\reg_blk|read_mux_1|Mux7~4_combout\ & (\reg_blk|register_1|data_out\(4))))) # 
-- (!\reg_blk|read_mux_1|Mux7~3_combout\ & (\reg_blk|read_mux_1|Mux7~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux7~3_combout\,
	datab => \reg_blk|read_mux_1|Mux7~4_combout\,
	datac => \reg_blk|register_1|data_out\(4),
	datad => \reg_blk|read_mux_1|Mux27~13_combout\,
	combout => \reg_blk|read_mux_1|Mux27~14_combout\);

-- Location: LCCOMB_X9_Y5_N2
\reg_blk|read_mux_1|Mux27~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux27~15_combout\ = (\reg_blk|read_mux_1|Mux7~2_combout\ & ((\reg_blk|read_mux_1|Mux27~14_combout\ & ((\reg_blk|register_3|data_out\(4)))) # (!\reg_blk|read_mux_1|Mux27~14_combout\ & (\reg_blk|register_2|data_out\(4))))) # 
-- (!\reg_blk|read_mux_1|Mux7~2_combout\ & (((\reg_blk|read_mux_1|Mux27~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_2|data_out\(4),
	datab => \reg_blk|read_mux_1|Mux7~2_combout\,
	datac => \reg_blk|register_3|data_out\(4),
	datad => \reg_blk|read_mux_1|Mux27~14_combout\,
	combout => \reg_blk|read_mux_1|Mux27~15_combout\);

-- Location: LCCOMB_X9_Y7_N30
\reg_blk|read_mux_1|Mux27~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux27~16_combout\ = (\reg_blk|read_mux_1|Mux7~1_combout\ & ((\reg_blk|read_mux_1|Mux7~0_combout\) # ((\reg_blk|read_mux_1|Mux27~11_combout\)))) # (!\reg_blk|read_mux_1|Mux7~1_combout\ & (!\reg_blk|read_mux_1|Mux7~0_combout\ & 
-- ((\reg_blk|read_mux_1|Mux27~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux7~1_combout\,
	datab => \reg_blk|read_mux_1|Mux7~0_combout\,
	datac => \reg_blk|read_mux_1|Mux27~11_combout\,
	datad => \reg_blk|read_mux_1|Mux27~15_combout\,
	combout => \reg_blk|read_mux_1|Mux27~16_combout\);

-- Location: LCCOMB_X9_Y7_N10
\reg_blk|read_mux_1|Mux27~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux27~19_combout\ = (\reg_blk|read_mux_1|Mux7~0_combout\ & ((\reg_blk|read_mux_1|Mux27~16_combout\ & (\reg_blk|read_mux_1|Mux27~18_combout\)) # (!\reg_blk|read_mux_1|Mux27~16_combout\ & ((\reg_blk|read_mux_1|Mux27~1_combout\))))) # 
-- (!\reg_blk|read_mux_1|Mux7~0_combout\ & (((\reg_blk|read_mux_1|Mux27~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux27~18_combout\,
	datab => \reg_blk|read_mux_1|Mux27~1_combout\,
	datac => \reg_blk|read_mux_1|Mux7~0_combout\,
	datad => \reg_blk|read_mux_1|Mux27~16_combout\,
	combout => \reg_blk|read_mux_1|Mux27~19_combout\);

-- Location: LCCOMB_X13_Y4_N28
\alu|addsub_unit|addder|bit_4|or_1|output~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|addsub_unit|addder|bit_4|or_1|output~0_combout\ = (\reg_blk|read_mux_1|Mux27~19_combout\ & ((\alu|addsub_unit|addder|bit_3|or_1|output~0_combout\) # (\controller|ctrl_alu_op[2]~5_combout\ $ (\alu_source_mux|output[4]~91_combout\)))) # 
-- (!\reg_blk|read_mux_1|Mux27~19_combout\ & (\alu|addsub_unit|addder|bit_3|or_1|output~0_combout\ & (\controller|ctrl_alu_op[2]~5_combout\ $ (\alu_source_mux|output[4]~91_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ctrl_alu_op[2]~5_combout\,
	datab => \reg_blk|read_mux_1|Mux27~19_combout\,
	datac => \alu_source_mux|output[4]~91_combout\,
	datad => \alu|addsub_unit|addder|bit_3|or_1|output~0_combout\,
	combout => \alu|addsub_unit|addder|bit_4|or_1|output~0_combout\);

-- Location: LCCOMB_X13_Y4_N26
\alu|addsub_unit|addder|bit_5|or_1|output~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|addsub_unit|addder|bit_5|or_1|output~0_combout\ = (\reg_blk|read_mux_1|Mux26~19_combout\ & ((\alu|addsub_unit|addder|bit_4|or_1|output~0_combout\) # (\controller|ctrl_alu_op[2]~5_combout\ $ (\alu_source_mux|output[5]~90_combout\)))) # 
-- (!\reg_blk|read_mux_1|Mux26~19_combout\ & (\alu|addsub_unit|addder|bit_4|or_1|output~0_combout\ & (\controller|ctrl_alu_op[2]~5_combout\ $ (\alu_source_mux|output[5]~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux26~19_combout\,
	datab => \controller|ctrl_alu_op[2]~5_combout\,
	datac => \alu_source_mux|output[5]~90_combout\,
	datad => \alu|addsub_unit|addder|bit_4|or_1|output~0_combout\,
	combout => \alu|addsub_unit|addder|bit_5|or_1|output~0_combout\);

-- Location: LCCOMB_X13_Y4_N16
\alu|addsub_unit|addder|bit_6|or_1|output~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|addsub_unit|addder|bit_6|or_1|output~0_combout\ = (\reg_blk|read_mux_1|Mux25~19_combout\ & ((\alu|addsub_unit|addder|bit_5|or_1|output~0_combout\) # (\alu_source_mux|output[6]~89_combout\ $ (\controller|ctrl_alu_op[2]~5_combout\)))) # 
-- (!\reg_blk|read_mux_1|Mux25~19_combout\ & (\alu|addsub_unit|addder|bit_5|or_1|output~0_combout\ & (\alu_source_mux|output[6]~89_combout\ $ (\controller|ctrl_alu_op[2]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_source_mux|output[6]~89_combout\,
	datab => \reg_blk|read_mux_1|Mux25~19_combout\,
	datac => \controller|ctrl_alu_op[2]~5_combout\,
	datad => \alu|addsub_unit|addder|bit_5|or_1|output~0_combout\,
	combout => \alu|addsub_unit|addder|bit_6|or_1|output~0_combout\);

-- Location: LCCOMB_X14_Y4_N28
\alu|addsub_unit|addder|bit_7|or_1|output~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|addsub_unit|addder|bit_7|or_1|output~0_combout\ = (\reg_blk|read_mux_1|Mux24~19_combout\ & ((\alu|addsub_unit|addder|bit_6|or_1|output~0_combout\) # (\controller|ctrl_alu_op[2]~5_combout\ $ (\alu_source_mux|output[7]~88_combout\)))) # 
-- (!\reg_blk|read_mux_1|Mux24~19_combout\ & (\alu|addsub_unit|addder|bit_6|or_1|output~0_combout\ & (\controller|ctrl_alu_op[2]~5_combout\ $ (\alu_source_mux|output[7]~88_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ctrl_alu_op[2]~5_combout\,
	datab => \alu_source_mux|output[7]~88_combout\,
	datac => \reg_blk|read_mux_1|Mux24~19_combout\,
	datad => \alu|addsub_unit|addder|bit_6|or_1|output~0_combout\,
	combout => \alu|addsub_unit|addder|bit_7|or_1|output~0_combout\);

-- Location: LCCOMB_X14_Y4_N10
\alu|addsub_unit|addder|bit_8|or_1|output~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|addsub_unit|addder|bit_8|or_1|output~0_combout\ = (\reg_blk|read_mux_1|Mux23~19_combout\ & ((\alu|addsub_unit|addder|bit_7|or_1|output~0_combout\) # (\controller|ctrl_alu_op[2]~5_combout\ $ (\alu_source_mux|output[8]~87_combout\)))) # 
-- (!\reg_blk|read_mux_1|Mux23~19_combout\ & (\alu|addsub_unit|addder|bit_7|or_1|output~0_combout\ & (\controller|ctrl_alu_op[2]~5_combout\ $ (\alu_source_mux|output[8]~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux23~19_combout\,
	datab => \controller|ctrl_alu_op[2]~5_combout\,
	datac => \alu_source_mux|output[8]~87_combout\,
	datad => \alu|addsub_unit|addder|bit_7|or_1|output~0_combout\,
	combout => \alu|addsub_unit|addder|bit_8|or_1|output~0_combout\);

-- Location: LCCOMB_X14_Y4_N12
\alu|addsub_unit|addder|bit_9|or_1|output~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|addsub_unit|addder|bit_9|or_1|output~0_combout\ = (\reg_blk|read_mux_1|Mux22~19_combout\ & ((\alu|addsub_unit|addder|bit_8|or_1|output~0_combout\) # (\controller|ctrl_alu_op[2]~5_combout\ $ (\alu_source_mux|output[9]~86_combout\)))) # 
-- (!\reg_blk|read_mux_1|Mux22~19_combout\ & (\alu|addsub_unit|addder|bit_8|or_1|output~0_combout\ & (\controller|ctrl_alu_op[2]~5_combout\ $ (\alu_source_mux|output[9]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ctrl_alu_op[2]~5_combout\,
	datab => \alu_source_mux|output[9]~86_combout\,
	datac => \reg_blk|read_mux_1|Mux22~19_combout\,
	datad => \alu|addsub_unit|addder|bit_8|or_1|output~0_combout\,
	combout => \alu|addsub_unit|addder|bit_9|or_1|output~0_combout\);

-- Location: LCCOMB_X14_Y4_N30
\alu|addsub_unit|addder|bit_10|or_1|output~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|addsub_unit|addder|bit_10|or_1|output~0_combout\ = (\reg_blk|read_mux_1|Mux21~19_combout\ & ((\alu|addsub_unit|addder|bit_9|or_1|output~0_combout\) # (\controller|ctrl_alu_op[2]~5_combout\ $ (\alu_source_mux|output[10]~85_combout\)))) # 
-- (!\reg_blk|read_mux_1|Mux21~19_combout\ & (\alu|addsub_unit|addder|bit_9|or_1|output~0_combout\ & (\controller|ctrl_alu_op[2]~5_combout\ $ (\alu_source_mux|output[10]~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ctrl_alu_op[2]~5_combout\,
	datab => \reg_blk|read_mux_1|Mux21~19_combout\,
	datac => \alu_source_mux|output[10]~85_combout\,
	datad => \alu|addsub_unit|addder|bit_9|or_1|output~0_combout\,
	combout => \alu|addsub_unit|addder|bit_10|or_1|output~0_combout\);

-- Location: LCCOMB_X14_Y8_N30
\alu_source_mux|output[11]~84\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu_source_mux|output[11]~84_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31) & ((\controller|Equal6~0_combout\ & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(11))) # 
-- (!\controller|Equal6~0_combout\ & ((\reg_blk|read_mux_2|Mux20~19_combout\))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31) & (((\reg_blk|read_mux_2|Mux20~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(11),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31),
	datac => \controller|Equal6~0_combout\,
	datad => \reg_blk|read_mux_2|Mux20~19_combout\,
	combout => \alu_source_mux|output[11]~84_combout\);

-- Location: LCCOMB_X14_Y6_N12
\alu|func_mux_unit|Mux20~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux20~3_combout\ = (\controller|ctrl_alu_op[1]~4_combout\ & (!\controller|ctrl_alu_op[2]~5_combout\ & (\reg_blk|read_mux_1|Mux20~19_combout\ & \alu_source_mux|output[11]~84_combout\))) # (!\controller|ctrl_alu_op[1]~4_combout\ & 
-- (\controller|ctrl_alu_op[2]~5_combout\ $ (\reg_blk|read_mux_1|Mux20~19_combout\ $ (\alu_source_mux|output[11]~84_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000100010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ctrl_alu_op[1]~4_combout\,
	datab => \controller|ctrl_alu_op[2]~5_combout\,
	datac => \reg_blk|read_mux_1|Mux20~19_combout\,
	datad => \alu_source_mux|output[11]~84_combout\,
	combout => \alu|func_mux_unit|Mux20~3_combout\);

-- Location: LCCOMB_X14_Y6_N2
\alu|func_mux_unit|Mux20~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux20~4_combout\ = (\controller|ctrl_alu_op[0]~2_combout\ & (\alu|func_mux_unit|Mux20~3_combout\ $ (((!\controller|ctrl_alu_op[1]~4_combout\ & \alu|addsub_unit|addder|bit_10|or_1|output~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ctrl_alu_op[1]~4_combout\,
	datab => \controller|ctrl_alu_op[0]~2_combout\,
	datac => \alu|addsub_unit|addder|bit_10|or_1|output~0_combout\,
	datad => \alu|func_mux_unit|Mux20~3_combout\,
	combout => \alu|func_mux_unit|Mux20~4_combout\);

-- Location: LCCOMB_X14_Y6_N18
\alu|func_mux_unit|Mux20~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux20~2_combout\ = (\alu|func_mux_unit|Mux20~4_combout\) # ((\alu|func_mux_unit|Mux6~2_combout\ & ((\alu_source_mux|output[11]~84_combout\) # (\reg_blk|read_mux_1|Mux20~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_source_mux|output[11]~84_combout\,
	datab => \reg_blk|read_mux_1|Mux20~19_combout\,
	datac => \alu|func_mux_unit|Mux6~2_combout\,
	datad => \alu|func_mux_unit|Mux20~4_combout\,
	combout => \alu|func_mux_unit|Mux20~2_combout\);

-- Location: LCCOMB_X24_Y5_N6
\regblk_data_in_mux|output[11]~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \regblk_data_in_mux|output[11]~11_combout\ = (\controller|Equal6~2_combout\ & (\data_cache|block_1|altsyncram_component|auto_generated|q_a\(11))) # (!\controller|Equal6~2_combout\ & ((\alu|func_mux_unit|Mux20~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controller|Equal6~2_combout\,
	datac => \data_cache|block_1|altsyncram_component|auto_generated|q_a\(11),
	datad => \alu|func_mux_unit|Mux20~2_combout\,
	combout => \regblk_data_in_mux|output[11]~11_combout\);

-- Location: LCCOMB_X22_Y3_N2
\reg_blk|register_13|data_out[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_13|data_out[11]~feeder_combout\ = \regblk_data_in_mux|output[11]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[11]~11_combout\,
	combout => \reg_blk|register_13|data_out[11]~feeder_combout\);

-- Location: LCFF_X22_Y3_N3
\reg_blk|register_13|data_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_13|data_out[11]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_13|data_out\(11));

-- Location: LCFF_X17_Y5_N25
\reg_blk|register_15|data_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[11]~11_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_15|data_out\(11));

-- Location: LCCOMB_X21_Y1_N28
\reg_blk|read_mux_2|Mux20~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux20~17_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (((\reg_blk|register_14|data_out\(11)) # (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (\reg_blk|register_12|data_out\(11) & ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_12|data_out\(11),
	datab => \reg_blk|register_14|data_out\(11),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	combout => \reg_blk|read_mux_2|Mux20~17_combout\);

-- Location: LCCOMB_X17_Y5_N24
\reg_blk|read_mux_2|Mux20~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux20~18_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|read_mux_2|Mux20~17_combout\ & ((\reg_blk|register_15|data_out\(11)))) # (!\reg_blk|read_mux_2|Mux20~17_combout\ & 
-- (\reg_blk|register_13|data_out\(11))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (((\reg_blk|read_mux_2|Mux20~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datab => \reg_blk|register_13|data_out\(11),
	datac => \reg_blk|register_15|data_out\(11),
	datad => \reg_blk|read_mux_2|Mux20~17_combout\,
	combout => \reg_blk|read_mux_2|Mux20~18_combout\);

-- Location: LCCOMB_X24_Y5_N24
\reg_blk|register_11|data_out[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_11|data_out[11]~feeder_combout\ = \regblk_data_in_mux|output[11]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[11]~11_combout\,
	combout => \reg_blk|register_11|data_out[11]~feeder_combout\);

-- Location: LCFF_X24_Y5_N25
\reg_blk|register_11|data_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_11|data_out[11]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_11|data_out\(11));

-- Location: LCCOMB_X24_Y5_N26
\reg_blk|read_mux_2|Mux20~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux20~0_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (((\reg_blk|register_9|data_out\(11)) # (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (\reg_blk|register_8|data_out\(11) & ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_8|data_out\(11),
	datab => \reg_blk|register_9|data_out\(11),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	combout => \reg_blk|read_mux_2|Mux20~0_combout\);

-- Location: LCCOMB_X24_Y5_N30
\reg_blk|read_mux_2|Mux20~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux20~1_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|read_mux_2|Mux20~0_combout\ & ((\reg_blk|register_11|data_out\(11)))) # (!\reg_blk|read_mux_2|Mux20~0_combout\ & 
-- (\reg_blk|register_10|data_out\(11))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (((\reg_blk|read_mux_2|Mux20~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_10|data_out\(11),
	datab => \reg_blk|register_11|data_out\(11),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datad => \reg_blk|read_mux_2|Mux20~0_combout\,
	combout => \reg_blk|read_mux_2|Mux20~1_combout\);

-- Location: LCFF_X15_Y9_N27
\reg_blk|register_2|data_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[11]~11_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_2|data_out\(11));

-- Location: LCCOMB_X15_Y5_N2
\reg_blk|register_5|data_out[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_5|data_out[11]~feeder_combout\ = \regblk_data_in_mux|output[11]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[11]~11_combout\,
	combout => \reg_blk|register_5|data_out[11]~feeder_combout\);

-- Location: LCFF_X15_Y5_N3
\reg_blk|register_5|data_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_5|data_out[11]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_5|data_out\(11));

-- Location: LCFF_X15_Y5_N29
\reg_blk|register_7|data_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[11]~11_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_7|data_out\(11));

-- Location: LCCOMB_X17_Y8_N28
\reg_blk|read_mux_2|Mux20~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux20~12_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|register_6|data_out\(11)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (((\reg_blk|register_4|data_out\(11) & !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_6|data_out\(11),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datac => \reg_blk|register_4|data_out\(11),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	combout => \reg_blk|read_mux_2|Mux20~12_combout\);

-- Location: LCCOMB_X15_Y5_N28
\reg_blk|read_mux_2|Mux20~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux20~13_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|read_mux_2|Mux20~12_combout\ & ((\reg_blk|register_7|data_out\(11)))) # (!\reg_blk|read_mux_2|Mux20~12_combout\ & 
-- (\reg_blk|register_5|data_out\(11))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (((\reg_blk|read_mux_2|Mux20~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datab => \reg_blk|register_5|data_out\(11),
	datac => \reg_blk|register_7|data_out\(11),
	datad => \reg_blk|read_mux_2|Mux20~12_combout\,
	combout => \reg_blk|read_mux_2|Mux20~13_combout\);

-- Location: LCCOMB_X15_Y9_N28
\reg_blk|read_mux_2|Mux20~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux20~14_combout\ = (\reg_blk|read_mux_2|Mux8~2_combout\ & (((\reg_blk|read_mux_2|Mux20~13_combout\)) # (!\reg_blk|read_mux_2|Mux8~1_combout\))) # (!\reg_blk|read_mux_2|Mux8~2_combout\ & (\reg_blk|read_mux_2|Mux8~1_combout\ & 
-- (\reg_blk|register_1|data_out\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux8~2_combout\,
	datab => \reg_blk|read_mux_2|Mux8~1_combout\,
	datac => \reg_blk|register_1|data_out\(11),
	datad => \reg_blk|read_mux_2|Mux20~13_combout\,
	combout => \reg_blk|read_mux_2|Mux20~14_combout\);

-- Location: LCCOMB_X15_Y9_N26
\reg_blk|read_mux_2|Mux20~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux20~15_combout\ = (\reg_blk|read_mux_2|Mux8~3_combout\ & ((\reg_blk|read_mux_2|Mux20~14_combout\ & (\reg_blk|register_3|data_out\(11))) # (!\reg_blk|read_mux_2|Mux20~14_combout\ & ((\reg_blk|register_2|data_out\(11)))))) # 
-- (!\reg_blk|read_mux_2|Mux8~3_combout\ & (((\reg_blk|read_mux_2|Mux20~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_3|data_out\(11),
	datab => \reg_blk|read_mux_2|Mux8~3_combout\,
	datac => \reg_blk|register_2|data_out\(11),
	datad => \reg_blk|read_mux_2|Mux20~14_combout\,
	combout => \reg_blk|read_mux_2|Mux20~15_combout\);

-- Location: LCCOMB_X21_Y10_N10
\reg_blk|read_mux_2|Mux20~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux20~2_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18)) # (\reg_blk|register_25|data_out\(11))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (\reg_blk|register_17|data_out\(11) & (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_17|data_out\(11),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datad => \reg_blk|register_25|data_out\(11),
	combout => \reg_blk|read_mux_2|Mux20~2_combout\);

-- Location: LCCOMB_X20_Y9_N30
\reg_blk|read_mux_2|Mux20~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux20~3_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|read_mux_2|Mux20~2_combout\ & ((\reg_blk|register_29|data_out\(11)))) # (!\reg_blk|read_mux_2|Mux20~2_combout\ & 
-- (\reg_blk|register_21|data_out\(11))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\reg_blk|read_mux_2|Mux20~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_21|data_out\(11),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datac => \reg_blk|register_29|data_out\(11),
	datad => \reg_blk|read_mux_2|Mux20~2_combout\,
	combout => \reg_blk|read_mux_2|Mux20~3_combout\);

-- Location: LCFF_X22_Y5_N7
\reg_blk|register_26|data_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[11]~11_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_26|data_out\(11));

-- Location: LCCOMB_X20_Y10_N8
\reg_blk|register_18|data_out[11]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_18|data_out[11]~feeder_combout\ = \regblk_data_in_mux|output[11]~11_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[11]~11_combout\,
	combout => \reg_blk|register_18|data_out[11]~feeder_combout\);

-- Location: LCFF_X20_Y10_N9
\reg_blk|register_18|data_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_18|data_out[11]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_18|data_out\(11));

-- Location: LCCOMB_X20_Y10_N2
\reg_blk|read_mux_2|Mux20~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux20~4_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (\reg_blk|register_22|data_out\(11))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|register_18|data_out\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_22|data_out\(11),
	datab => \reg_blk|register_18|data_out\(11),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	combout => \reg_blk|read_mux_2|Mux20~4_combout\);

-- Location: LCCOMB_X22_Y5_N6
\reg_blk|read_mux_2|Mux20~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux20~5_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\reg_blk|read_mux_2|Mux20~4_combout\ & (\reg_blk|register_30|data_out\(11))) # (!\reg_blk|read_mux_2|Mux20~4_combout\ & 
-- ((\reg_blk|register_26|data_out\(11)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (((\reg_blk|read_mux_2|Mux20~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datab => \reg_blk|register_30|data_out\(11),
	datac => \reg_blk|register_26|data_out\(11),
	datad => \reg_blk|read_mux_2|Mux20~4_combout\,
	combout => \reg_blk|read_mux_2|Mux20~5_combout\);

-- Location: LCFF_X15_Y10_N17
\reg_blk|register_28|data_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[11]~11_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_28|data_out\(11));

-- Location: LCCOMB_X10_Y10_N10
\reg_blk|read_mux_2|Mux20~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux20~6_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\reg_blk|register_24|data_out\(11)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (\reg_blk|register_16|data_out\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datac => \reg_blk|register_16|data_out\(11),
	datad => \reg_blk|register_24|data_out\(11),
	combout => \reg_blk|read_mux_2|Mux20~6_combout\);

-- Location: LCCOMB_X15_Y10_N16
\reg_blk|read_mux_2|Mux20~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux20~7_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|read_mux_2|Mux20~6_combout\ & ((\reg_blk|register_28|data_out\(11)))) # (!\reg_blk|read_mux_2|Mux20~6_combout\ & 
-- (\reg_blk|register_20|data_out\(11))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\reg_blk|read_mux_2|Mux20~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datab => \reg_blk|register_20|data_out\(11),
	datac => \reg_blk|register_28|data_out\(11),
	datad => \reg_blk|read_mux_2|Mux20~6_combout\,
	combout => \reg_blk|read_mux_2|Mux20~7_combout\);

-- Location: LCCOMB_X18_Y5_N24
\reg_blk|read_mux_2|Mux20~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux20~8_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (\reg_blk|read_mux_2|Mux20~5_combout\)) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|read_mux_2|Mux20~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datac => \reg_blk|read_mux_2|Mux20~5_combout\,
	datad => \reg_blk|read_mux_2|Mux20~7_combout\,
	combout => \reg_blk|read_mux_2|Mux20~8_combout\);

-- Location: LCFF_X21_Y5_N21
\reg_blk|register_27|data_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[11]~11_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_27|data_out\(11));

-- Location: LCFF_X21_Y5_N27
\reg_blk|register_19|data_out[11]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[11]~11_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_19|data_out\(11));

-- Location: LCCOMB_X21_Y5_N8
\reg_blk|read_mux_2|Mux20~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux20~9_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (\reg_blk|register_23|data_out\(11))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|register_19|data_out\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_23|data_out\(11),
	datab => \reg_blk|register_19|data_out\(11),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	combout => \reg_blk|read_mux_2|Mux20~9_combout\);

-- Location: LCCOMB_X22_Y1_N18
\reg_blk|read_mux_2|Mux20~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux20~10_combout\ = (\reg_blk|read_mux_2|Mux20~9_combout\ & ((\reg_blk|register_31|data_out\(11)) # ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19))))) # (!\reg_blk|read_mux_2|Mux20~9_combout\ & 
-- (((\reg_blk|register_27|data_out\(11) & \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_31|data_out\(11),
	datab => \reg_blk|register_27|data_out\(11),
	datac => \reg_blk|read_mux_2|Mux20~9_combout\,
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	combout => \reg_blk|read_mux_2|Mux20~10_combout\);

-- Location: LCCOMB_X18_Y5_N2
\reg_blk|read_mux_2|Mux20~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux20~11_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|read_mux_2|Mux20~8_combout\ & ((\reg_blk|read_mux_2|Mux20~10_combout\))) # (!\reg_blk|read_mux_2|Mux20~8_combout\ & 
-- (\reg_blk|read_mux_2|Mux20~3_combout\)))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (((\reg_blk|read_mux_2|Mux20~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datab => \reg_blk|read_mux_2|Mux20~3_combout\,
	datac => \reg_blk|read_mux_2|Mux20~8_combout\,
	datad => \reg_blk|read_mux_2|Mux20~10_combout\,
	combout => \reg_blk|read_mux_2|Mux20~11_combout\);

-- Location: LCCOMB_X14_Y5_N26
\reg_blk|read_mux_2|Mux20~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux20~16_combout\ = (\reg_blk|read_mux_2|Mux8~4_combout\ & (\reg_blk|read_mux_2|Mux8~0_combout\)) # (!\reg_blk|read_mux_2|Mux8~4_combout\ & ((\reg_blk|read_mux_2|Mux8~0_combout\ & ((\reg_blk|read_mux_2|Mux20~11_combout\))) # 
-- (!\reg_blk|read_mux_2|Mux8~0_combout\ & (\reg_blk|read_mux_2|Mux20~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux8~4_combout\,
	datab => \reg_blk|read_mux_2|Mux8~0_combout\,
	datac => \reg_blk|read_mux_2|Mux20~15_combout\,
	datad => \reg_blk|read_mux_2|Mux20~11_combout\,
	combout => \reg_blk|read_mux_2|Mux20~16_combout\);

-- Location: LCCOMB_X14_Y5_N20
\reg_blk|read_mux_2|Mux20~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux20~19_combout\ = (\reg_blk|read_mux_2|Mux8~4_combout\ & ((\reg_blk|read_mux_2|Mux20~16_combout\ & (\reg_blk|read_mux_2|Mux20~18_combout\)) # (!\reg_blk|read_mux_2|Mux20~16_combout\ & ((\reg_blk|read_mux_2|Mux20~1_combout\))))) # 
-- (!\reg_blk|read_mux_2|Mux8~4_combout\ & (((\reg_blk|read_mux_2|Mux20~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux8~4_combout\,
	datab => \reg_blk|read_mux_2|Mux20~18_combout\,
	datac => \reg_blk|read_mux_2|Mux20~1_combout\,
	datad => \reg_blk|read_mux_2|Mux20~16_combout\,
	combout => \reg_blk|read_mux_2|Mux20~19_combout\);

-- Location: LCCOMB_X22_Y5_N10
\regblk_data_in_mux|output[10]~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \regblk_data_in_mux|output[10]~10_combout\ = (\controller|Equal6~2_combout\ & ((\data_cache|block_1|altsyncram_component|auto_generated|q_a\(10)))) # (!\controller|Equal6~2_combout\ & (\alu|func_mux_unit|Mux21~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controller|Equal6~2_combout\,
	datac => \alu|func_mux_unit|Mux21~2_combout\,
	datad => \data_cache|block_1|altsyncram_component|auto_generated|q_a\(10),
	combout => \regblk_data_in_mux|output[10]~10_combout\);

-- Location: LCFF_X18_Y7_N27
\reg_blk|register_15|data_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[10]~10_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_15|data_out\(10));

-- Location: LCCOMB_X18_Y7_N20
\reg_blk|read_mux_1|Mux21~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux21~17_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\reg_blk|register_14|data_out\(10)) # (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (\reg_blk|register_12|data_out\(10) & ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datab => \reg_blk|register_12|data_out\(10),
	datac => \reg_blk|register_14|data_out\(10),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	combout => \reg_blk|read_mux_1|Mux21~17_combout\);

-- Location: LCCOMB_X22_Y3_N8
\reg_blk|register_13|data_out[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_13|data_out[10]~feeder_combout\ = \regblk_data_in_mux|output[10]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[10]~10_combout\,
	combout => \reg_blk|register_13|data_out[10]~feeder_combout\);

-- Location: LCFF_X22_Y3_N9
\reg_blk|register_13|data_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_13|data_out[10]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_13|data_out\(10));

-- Location: LCCOMB_X18_Y7_N10
\reg_blk|read_mux_1|Mux21~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux21~18_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|read_mux_1|Mux21~17_combout\ & (\reg_blk|register_15|data_out\(10))) # (!\reg_blk|read_mux_1|Mux21~17_combout\ & 
-- ((\reg_blk|register_13|data_out\(10)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (((\reg_blk|read_mux_1|Mux21~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datab => \reg_blk|register_15|data_out\(10),
	datac => \reg_blk|read_mux_1|Mux21~17_combout\,
	datad => \reg_blk|register_13|data_out\(10),
	combout => \reg_blk|read_mux_1|Mux21~18_combout\);

-- Location: LCCOMB_X17_Y11_N12
\reg_blk|register_8|data_out[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_8|data_out[10]~feeder_combout\ = \regblk_data_in_mux|output[10]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[10]~10_combout\,
	combout => \reg_blk|register_8|data_out[10]~feeder_combout\);

-- Location: LCFF_X17_Y11_N13
\reg_blk|register_8|data_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_8|data_out[10]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_8|data_out\(10));

-- Location: LCCOMB_X8_Y8_N2
\reg_blk|read_mux_1|Mux21~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux21~0_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22)) # ((\reg_blk|register_9|data_out\(10))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\reg_blk|register_8|data_out\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datac => \reg_blk|register_9|data_out\(10),
	datad => \reg_blk|register_8|data_out\(10),
	combout => \reg_blk|read_mux_1|Mux21~0_combout\);

-- Location: LCCOMB_X12_Y9_N4
\reg_blk|read_mux_1|Mux21~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux21~1_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\reg_blk|read_mux_1|Mux21~0_combout\ & (\reg_blk|register_11|data_out\(10))) # (!\reg_blk|read_mux_1|Mux21~0_combout\ & 
-- ((\reg_blk|register_10|data_out\(10)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\reg_blk|read_mux_1|Mux21~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datab => \reg_blk|register_11|data_out\(10),
	datac => \reg_blk|register_10|data_out\(10),
	datad => \reg_blk|read_mux_1|Mux21~0_combout\,
	combout => \reg_blk|read_mux_1|Mux21~1_combout\);

-- Location: LCFF_X18_Y9_N27
\reg_blk|register_3|data_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[10]~10_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_3|data_out\(10));

-- Location: LCCOMB_X15_Y9_N2
\reg_blk|register_1|data_out[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_1|data_out[10]~feeder_combout\ = \regblk_data_in_mux|output[10]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[10]~10_combout\,
	combout => \reg_blk|register_1|data_out[10]~feeder_combout\);

-- Location: LCFF_X15_Y9_N3
\reg_blk|register_1|data_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_1|data_out[10]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_1|data_out\(10));

-- Location: LCCOMB_X18_Y12_N20
\reg_blk|register_5|data_out[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_5|data_out[10]~feeder_combout\ = \regblk_data_in_mux|output[10]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[10]~10_combout\,
	combout => \reg_blk|register_5|data_out[10]~feeder_combout\);

-- Location: LCFF_X18_Y12_N21
\reg_blk|register_5|data_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_5|data_out[10]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_5|data_out\(10));

-- Location: LCCOMB_X12_Y11_N22
\reg_blk|read_mux_1|Mux21~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux21~12_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\reg_blk|register_6|data_out\(10)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & \reg_blk|register_4|data_out\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_6|data_out\(10),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datad => \reg_blk|register_4|data_out\(10),
	combout => \reg_blk|read_mux_1|Mux21~12_combout\);

-- Location: LCCOMB_X12_Y11_N12
\reg_blk|read_mux_1|Mux21~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux21~13_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|read_mux_1|Mux21~12_combout\ & (\reg_blk|register_7|data_out\(10))) # (!\reg_blk|read_mux_1|Mux21~12_combout\ & 
-- ((\reg_blk|register_5|data_out\(10)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (((\reg_blk|read_mux_1|Mux21~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datab => \reg_blk|register_7|data_out\(10),
	datac => \reg_blk|register_5|data_out\(10),
	datad => \reg_blk|read_mux_1|Mux21~12_combout\,
	combout => \reg_blk|read_mux_1|Mux21~13_combout\);

-- Location: LCCOMB_X15_Y9_N30
\reg_blk|read_mux_1|Mux21~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux21~14_combout\ = (\reg_blk|read_mux_1|Mux7~3_combout\ & ((\reg_blk|read_mux_1|Mux7~4_combout\ & ((\reg_blk|read_mux_1|Mux21~13_combout\))) # (!\reg_blk|read_mux_1|Mux7~4_combout\ & (\reg_blk|register_1|data_out\(10))))) # 
-- (!\reg_blk|read_mux_1|Mux7~3_combout\ & (((\reg_blk|read_mux_1|Mux7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux7~3_combout\,
	datab => \reg_blk|register_1|data_out\(10),
	datac => \reg_blk|read_mux_1|Mux7~4_combout\,
	datad => \reg_blk|read_mux_1|Mux21~13_combout\,
	combout => \reg_blk|read_mux_1|Mux21~14_combout\);

-- Location: LCCOMB_X18_Y9_N0
\reg_blk|read_mux_1|Mux21~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux21~15_combout\ = (\reg_blk|read_mux_1|Mux7~2_combout\ & ((\reg_blk|read_mux_1|Mux21~14_combout\ & ((\reg_blk|register_3|data_out\(10)))) # (!\reg_blk|read_mux_1|Mux21~14_combout\ & (\reg_blk|register_2|data_out\(10))))) # 
-- (!\reg_blk|read_mux_1|Mux7~2_combout\ & (((\reg_blk|read_mux_1|Mux21~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_2|data_out\(10),
	datab => \reg_blk|register_3|data_out\(10),
	datac => \reg_blk|read_mux_1|Mux7~2_combout\,
	datad => \reg_blk|read_mux_1|Mux21~14_combout\,
	combout => \reg_blk|read_mux_1|Mux21~15_combout\);

-- Location: LCFF_X20_Y9_N19
\reg_blk|register_29|data_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[10]~10_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_29|data_out\(10));

-- Location: LCFF_X20_Y9_N13
\reg_blk|register_21|data_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[10]~10_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_21|data_out\(10));

-- Location: LCCOMB_X9_Y10_N0
\reg_blk|register_25|data_out[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_25|data_out[10]~feeder_combout\ = \regblk_data_in_mux|output[10]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[10]~10_combout\,
	combout => \reg_blk|register_25|data_out[10]~feeder_combout\);

-- Location: LCFF_X9_Y10_N1
\reg_blk|register_25|data_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_25|data_out[10]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_25|data_out\(10));

-- Location: LCCOMB_X21_Y10_N0
\reg_blk|register_17|data_out[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_17|data_out[10]~feeder_combout\ = \regblk_data_in_mux|output[10]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[10]~10_combout\,
	combout => \reg_blk|register_17|data_out[10]~feeder_combout\);

-- Location: LCFF_X21_Y10_N1
\reg_blk|register_17|data_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_17|data_out[10]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_17|data_out\(10));

-- Location: LCCOMB_X9_Y10_N22
\reg_blk|read_mux_1|Mux21~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux21~2_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (\reg_blk|register_25|data_out\(10))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\reg_blk|register_17|data_out\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datab => \reg_blk|register_25|data_out\(10),
	datac => \reg_blk|register_17|data_out\(10),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	combout => \reg_blk|read_mux_1|Mux21~2_combout\);

-- Location: LCCOMB_X20_Y9_N12
\reg_blk|read_mux_1|Mux21~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux21~3_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\reg_blk|read_mux_1|Mux21~2_combout\ & (\reg_blk|register_29|data_out\(10))) # (!\reg_blk|read_mux_1|Mux21~2_combout\ & 
-- ((\reg_blk|register_21|data_out\(10)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\reg_blk|read_mux_1|Mux21~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datab => \reg_blk|register_29|data_out\(10),
	datac => \reg_blk|register_21|data_out\(10),
	datad => \reg_blk|read_mux_1|Mux21~2_combout\,
	combout => \reg_blk|read_mux_1|Mux21~3_combout\);

-- Location: LCFF_X15_Y10_N5
\reg_blk|register_28|data_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[10]~10_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_28|data_out\(10));

-- Location: LCFF_X15_Y10_N15
\reg_blk|register_20|data_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[10]~10_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_20|data_out\(10));

-- Location: LCCOMB_X14_Y10_N14
\reg_blk|register_24|data_out[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_24|data_out[10]~feeder_combout\ = \regblk_data_in_mux|output[10]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[10]~10_combout\,
	combout => \reg_blk|register_24|data_out[10]~feeder_combout\);

-- Location: LCFF_X14_Y10_N15
\reg_blk|register_24|data_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_24|data_out[10]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_24|data_out\(10));

-- Location: LCCOMB_X21_Y10_N16
\reg_blk|register_16|data_out[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_16|data_out[10]~feeder_combout\ = \regblk_data_in_mux|output[10]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[10]~10_combout\,
	combout => \reg_blk|register_16|data_out[10]~feeder_combout\);

-- Location: LCFF_X21_Y10_N17
\reg_blk|register_16|data_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_16|data_out[10]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_16|data_out\(10));

-- Location: LCCOMB_X14_Y10_N26
\reg_blk|read_mux_1|Mux21~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux21~6_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (\reg_blk|register_24|data_out\(10))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\reg_blk|register_16|data_out\(10))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datab => \reg_blk|register_24|data_out\(10),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datad => \reg_blk|register_16|data_out\(10),
	combout => \reg_blk|read_mux_1|Mux21~6_combout\);

-- Location: LCCOMB_X15_Y10_N14
\reg_blk|read_mux_1|Mux21~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux21~7_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\reg_blk|read_mux_1|Mux21~6_combout\ & (\reg_blk|register_28|data_out\(10))) # (!\reg_blk|read_mux_1|Mux21~6_combout\ & 
-- ((\reg_blk|register_20|data_out\(10)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\reg_blk|read_mux_1|Mux21~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datab => \reg_blk|register_28|data_out\(10),
	datac => \reg_blk|register_20|data_out\(10),
	datad => \reg_blk|read_mux_1|Mux21~6_combout\,
	combout => \reg_blk|read_mux_1|Mux21~7_combout\);

-- Location: LCFF_X22_Y5_N19
\reg_blk|register_26|data_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[10]~10_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_26|data_out\(10));

-- Location: LCFF_X22_Y5_N21
\reg_blk|register_30|data_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[10]~10_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_30|data_out\(10));

-- Location: LCCOMB_X25_Y9_N2
\reg_blk|register_18|data_out[10]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_18|data_out[10]~feeder_combout\ = \regblk_data_in_mux|output[10]~10_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[10]~10_combout\,
	combout => \reg_blk|register_18|data_out[10]~feeder_combout\);

-- Location: LCFF_X25_Y9_N3
\reg_blk|register_18|data_out[10]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_18|data_out[10]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_18|data_out\(10));

-- Location: LCCOMB_X25_Y9_N8
\reg_blk|read_mux_1|Mux21~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux21~4_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\reg_blk|register_22|data_out\(10)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\reg_blk|register_18|data_out\(10) & !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_22|data_out\(10),
	datab => \reg_blk|register_18|data_out\(10),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	combout => \reg_blk|read_mux_1|Mux21~4_combout\);

-- Location: LCCOMB_X22_Y5_N20
\reg_blk|read_mux_1|Mux21~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux21~5_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\reg_blk|read_mux_1|Mux21~4_combout\ & ((\reg_blk|register_30|data_out\(10)))) # (!\reg_blk|read_mux_1|Mux21~4_combout\ & 
-- (\reg_blk|register_26|data_out\(10))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (((\reg_blk|read_mux_1|Mux21~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datab => \reg_blk|register_26|data_out\(10),
	datac => \reg_blk|register_30|data_out\(10),
	datad => \reg_blk|read_mux_1|Mux21~4_combout\,
	combout => \reg_blk|read_mux_1|Mux21~5_combout\);

-- Location: LCCOMB_X15_Y10_N2
\reg_blk|read_mux_1|Mux21~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux21~8_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21)) # ((\reg_blk|read_mux_1|Mux21~5_combout\)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (\reg_blk|read_mux_1|Mux21~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datac => \reg_blk|read_mux_1|Mux21~7_combout\,
	datad => \reg_blk|read_mux_1|Mux21~5_combout\,
	combout => \reg_blk|read_mux_1|Mux21~8_combout\);

-- Location: LCCOMB_X15_Y10_N0
\reg_blk|read_mux_1|Mux21~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux21~11_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|read_mux_1|Mux21~8_combout\ & (\reg_blk|read_mux_1|Mux21~10_combout\)) # (!\reg_blk|read_mux_1|Mux21~8_combout\ & 
-- ((\reg_blk|read_mux_1|Mux21~3_combout\))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (((\reg_blk|read_mux_1|Mux21~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux21~10_combout\,
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datac => \reg_blk|read_mux_1|Mux21~3_combout\,
	datad => \reg_blk|read_mux_1|Mux21~8_combout\,
	combout => \reg_blk|read_mux_1|Mux21~11_combout\);

-- Location: LCCOMB_X15_Y10_N30
\reg_blk|read_mux_1|Mux21~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux21~16_combout\ = (\reg_blk|read_mux_1|Mux7~0_combout\ & (((\reg_blk|read_mux_1|Mux7~1_combout\)))) # (!\reg_blk|read_mux_1|Mux7~0_combout\ & ((\reg_blk|read_mux_1|Mux7~1_combout\ & ((\reg_blk|read_mux_1|Mux21~11_combout\))) # 
-- (!\reg_blk|read_mux_1|Mux7~1_combout\ & (\reg_blk|read_mux_1|Mux21~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux7~0_combout\,
	datab => \reg_blk|read_mux_1|Mux21~15_combout\,
	datac => \reg_blk|read_mux_1|Mux7~1_combout\,
	datad => \reg_blk|read_mux_1|Mux21~11_combout\,
	combout => \reg_blk|read_mux_1|Mux21~16_combout\);

-- Location: LCCOMB_X15_Y10_N20
\reg_blk|read_mux_1|Mux21~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux21~19_combout\ = (\reg_blk|read_mux_1|Mux7~0_combout\ & ((\reg_blk|read_mux_1|Mux21~16_combout\ & (\reg_blk|read_mux_1|Mux21~18_combout\)) # (!\reg_blk|read_mux_1|Mux21~16_combout\ & ((\reg_blk|read_mux_1|Mux21~1_combout\))))) # 
-- (!\reg_blk|read_mux_1|Mux7~0_combout\ & (((\reg_blk|read_mux_1|Mux21~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux7~0_combout\,
	datab => \reg_blk|read_mux_1|Mux21~18_combout\,
	datac => \reg_blk|read_mux_1|Mux21~1_combout\,
	datad => \reg_blk|read_mux_1|Mux21~16_combout\,
	combout => \reg_blk|read_mux_1|Mux21~19_combout\);

-- Location: LCCOMB_X15_Y4_N20
\alu|func_mux_unit|Mux21~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux21~3_combout\ = (\controller|ctrl_alu_op[1]~4_combout\ & (!\controller|ctrl_alu_op[2]~5_combout\ & (\reg_blk|read_mux_1|Mux21~19_combout\ & \alu_source_mux|output[10]~85_combout\))) # (!\controller|ctrl_alu_op[1]~4_combout\ & 
-- (\controller|ctrl_alu_op[2]~5_combout\ $ (\reg_blk|read_mux_1|Mux21~19_combout\ $ (\alu_source_mux|output[10]~85_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000100010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ctrl_alu_op[2]~5_combout\,
	datab => \controller|ctrl_alu_op[1]~4_combout\,
	datac => \reg_blk|read_mux_1|Mux21~19_combout\,
	datad => \alu_source_mux|output[10]~85_combout\,
	combout => \alu|func_mux_unit|Mux21~3_combout\);

-- Location: LCCOMB_X15_Y4_N18
\alu|func_mux_unit|Mux21~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux21~4_combout\ = (\controller|ctrl_alu_op[0]~2_combout\ & (\alu|func_mux_unit|Mux21~3_combout\ $ (((!\controller|ctrl_alu_op[1]~4_combout\ & \alu|addsub_unit|addder|bit_9|or_1|output~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ctrl_alu_op[0]~2_combout\,
	datab => \controller|ctrl_alu_op[1]~4_combout\,
	datac => \alu|func_mux_unit|Mux21~3_combout\,
	datad => \alu|addsub_unit|addder|bit_9|or_1|output~0_combout\,
	combout => \alu|func_mux_unit|Mux21~4_combout\);

-- Location: LCCOMB_X15_Y4_N2
\alu|func_mux_unit|Mux21~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux21~2_combout\ = (\alu|func_mux_unit|Mux21~4_combout\) # ((\alu|func_mux_unit|Mux6~2_combout\ & ((\alu_source_mux|output[10]~85_combout\) # (\reg_blk|read_mux_1|Mux21~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_source_mux|output[10]~85_combout\,
	datab => \alu|func_mux_unit|Mux6~2_combout\,
	datac => \reg_blk|read_mux_1|Mux21~19_combout\,
	datad => \alu|func_mux_unit|Mux21~4_combout\,
	combout => \alu|func_mux_unit|Mux21~2_combout\);

-- Location: M4K_X11_Y1
\data_cache|block_1|altsyncram_component|auto_generated|ram_block1a8\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "dat_cache_mif.mif",
	init_file_layout => "port_a",
	logical_ram_name => "dat_cache:data_cache|dat_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_lif1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 11,
	port_b_data_width => 2,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \controller|Equal7~0_combout\,
	clk0 => \clk3~clkctrl_outclk\,
	portadatain => \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: LCCOMB_X12_Y9_N30
\regblk_data_in_mux|output[9]~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \regblk_data_in_mux|output[9]~9_combout\ = (\controller|Equal6~2_combout\ & ((\data_cache|block_1|altsyncram_component|auto_generated|q_a\(9)))) # (!\controller|Equal6~2_combout\ & (\alu|func_mux_unit|Mux22~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|func_mux_unit|Mux22~2_combout\,
	datac => \controller|Equal6~2_combout\,
	datad => \data_cache|block_1|altsyncram_component|auto_generated|q_a\(9),
	combout => \regblk_data_in_mux|output[9]~9_combout\);

-- Location: LCCOMB_X15_Y9_N4
\reg_blk|register_2|data_out[9]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_2|data_out[9]~feeder_combout\ = \regblk_data_in_mux|output[9]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[9]~9_combout\,
	combout => \reg_blk|register_2|data_out[9]~feeder_combout\);

-- Location: LCFF_X15_Y9_N5
\reg_blk|register_2|data_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_2|data_out[9]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_2|data_out\(9));

-- Location: LCFF_X15_Y5_N5
\reg_blk|register_7|data_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[9]~9_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_7|data_out\(9));

-- Location: LCFF_X19_Y8_N1
\reg_blk|register_5|data_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[9]~9_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_5|data_out\(9));

-- Location: LCFF_X19_Y8_N3
\reg_blk|register_4|data_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[9]~9_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_4|data_out\(9));

-- Location: LCCOMB_X19_Y8_N2
\reg_blk|read_mux_2|Mux22~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux22~12_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|register_6|data_out\(9)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (((\reg_blk|register_4|data_out\(9) & !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_6|data_out\(9),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datac => \reg_blk|register_4|data_out\(9),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	combout => \reg_blk|read_mux_2|Mux22~12_combout\);

-- Location: LCCOMB_X19_Y8_N0
\reg_blk|read_mux_2|Mux22~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux22~13_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|read_mux_2|Mux22~12_combout\ & (\reg_blk|register_7|data_out\(9))) # (!\reg_blk|read_mux_2|Mux22~12_combout\ & 
-- ((\reg_blk|register_5|data_out\(9)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (((\reg_blk|read_mux_2|Mux22~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datab => \reg_blk|register_7|data_out\(9),
	datac => \reg_blk|register_5|data_out\(9),
	datad => \reg_blk|read_mux_2|Mux22~12_combout\,
	combout => \reg_blk|read_mux_2|Mux22~13_combout\);

-- Location: LCCOMB_X15_Y9_N24
\reg_blk|read_mux_2|Mux22~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux22~14_combout\ = (\reg_blk|read_mux_2|Mux8~1_combout\ & ((\reg_blk|read_mux_2|Mux8~2_combout\ & ((\reg_blk|read_mux_2|Mux22~13_combout\))) # (!\reg_blk|read_mux_2|Mux8~2_combout\ & (\reg_blk|register_1|data_out\(9))))) # 
-- (!\reg_blk|read_mux_2|Mux8~1_combout\ & (((\reg_blk|read_mux_2|Mux8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_1|data_out\(9),
	datab => \reg_blk|read_mux_2|Mux8~1_combout\,
	datac => \reg_blk|read_mux_2|Mux8~2_combout\,
	datad => \reg_blk|read_mux_2|Mux22~13_combout\,
	combout => \reg_blk|read_mux_2|Mux22~14_combout\);

-- Location: LCCOMB_X15_Y9_N14
\reg_blk|read_mux_2|Mux22~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux22~15_combout\ = (\reg_blk|read_mux_2|Mux22~14_combout\ & ((\reg_blk|register_3|data_out\(9)) # ((!\reg_blk|read_mux_2|Mux8~3_combout\)))) # (!\reg_blk|read_mux_2|Mux22~14_combout\ & (((\reg_blk|register_2|data_out\(9) & 
-- \reg_blk|read_mux_2|Mux8~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_3|data_out\(9),
	datab => \reg_blk|register_2|data_out\(9),
	datac => \reg_blk|read_mux_2|Mux22~14_combout\,
	datad => \reg_blk|read_mux_2|Mux8~3_combout\,
	combout => \reg_blk|read_mux_2|Mux22~15_combout\);

-- Location: LCCOMB_X14_Y9_N0
\reg_blk|read_mux_2|Mux22~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux22~9_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|register_23|data_out\(9)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\reg_blk|register_19|data_out\(9) & !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_23|data_out\(9),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datac => \reg_blk|register_19|data_out\(9),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	combout => \reg_blk|read_mux_2|Mux22~9_combout\);

-- Location: LCCOMB_X14_Y9_N26
\reg_blk|read_mux_2|Mux22~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux22~10_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\reg_blk|read_mux_2|Mux22~9_combout\ & (\reg_blk|register_31|data_out\(9))) # (!\reg_blk|read_mux_2|Mux22~9_combout\ & 
-- ((\reg_blk|register_27|data_out\(9)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (((\reg_blk|read_mux_2|Mux22~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_31|data_out\(9),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datac => \reg_blk|register_27|data_out\(9),
	datad => \reg_blk|read_mux_2|Mux22~9_combout\,
	combout => \reg_blk|read_mux_2|Mux22~10_combout\);

-- Location: LCCOMB_X8_Y7_N10
\reg_blk|read_mux_2|Mux22~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux22~2_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18)) # ((\reg_blk|register_25|data_out\(9))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (\reg_blk|register_17|data_out\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datac => \reg_blk|register_17|data_out\(9),
	datad => \reg_blk|register_25|data_out\(9),
	combout => \reg_blk|read_mux_2|Mux22~2_combout\);

-- Location: LCCOMB_X8_Y7_N24
\reg_blk|read_mux_2|Mux22~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux22~3_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|read_mux_2|Mux22~2_combout\ & ((\reg_blk|register_29|data_out\(9)))) # (!\reg_blk|read_mux_2|Mux22~2_combout\ & 
-- (\reg_blk|register_21|data_out\(9))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\reg_blk|read_mux_2|Mux22~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_21|data_out\(9),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datac => \reg_blk|register_29|data_out\(9),
	datad => \reg_blk|read_mux_2|Mux22~2_combout\,
	combout => \reg_blk|read_mux_2|Mux22~3_combout\);

-- Location: LCFF_X13_Y10_N9
\reg_blk|register_20|data_out[9]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[9]~9_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_20|data_out\(9));

-- Location: LCCOMB_X12_Y10_N12
\reg_blk|read_mux_2|Mux22~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux22~6_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\reg_blk|register_24|data_out\(9)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (((\reg_blk|register_16|data_out\(9) & !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datab => \reg_blk|register_24|data_out\(9),
	datac => \reg_blk|register_16|data_out\(9),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	combout => \reg_blk|read_mux_2|Mux22~6_combout\);

-- Location: LCCOMB_X13_Y10_N8
\reg_blk|read_mux_2|Mux22~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux22~7_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|read_mux_2|Mux22~6_combout\ & (\reg_blk|register_28|data_out\(9))) # (!\reg_blk|read_mux_2|Mux22~6_combout\ & 
-- ((\reg_blk|register_20|data_out\(9)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\reg_blk|read_mux_2|Mux22~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datab => \reg_blk|register_28|data_out\(9),
	datac => \reg_blk|register_20|data_out\(9),
	datad => \reg_blk|read_mux_2|Mux22~6_combout\,
	combout => \reg_blk|read_mux_2|Mux22~7_combout\);

-- Location: LCCOMB_X10_Y10_N28
\reg_blk|read_mux_2|Mux22~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux22~4_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|register_22|data_out\(9)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (\reg_blk|register_18|data_out\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datac => \reg_blk|register_18|data_out\(9),
	datad => \reg_blk|register_22|data_out\(9),
	combout => \reg_blk|read_mux_2|Mux22~4_combout\);

-- Location: LCCOMB_X22_Y5_N26
\reg_blk|read_mux_2|Mux22~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux22~5_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\reg_blk|read_mux_2|Mux22~4_combout\ & (\reg_blk|register_30|data_out\(9))) # (!\reg_blk|read_mux_2|Mux22~4_combout\ & 
-- ((\reg_blk|register_26|data_out\(9)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (((\reg_blk|read_mux_2|Mux22~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_30|data_out\(9),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datac => \reg_blk|register_26|data_out\(9),
	datad => \reg_blk|read_mux_2|Mux22~4_combout\,
	combout => \reg_blk|read_mux_2|Mux22~5_combout\);

-- Location: LCCOMB_X14_Y9_N12
\reg_blk|read_mux_2|Mux22~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux22~8_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|read_mux_2|Mux22~5_combout\))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (\reg_blk|read_mux_2|Mux22~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datac => \reg_blk|read_mux_2|Mux22~7_combout\,
	datad => \reg_blk|read_mux_2|Mux22~5_combout\,
	combout => \reg_blk|read_mux_2|Mux22~8_combout\);

-- Location: LCCOMB_X14_Y9_N6
\reg_blk|read_mux_2|Mux22~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux22~11_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|read_mux_2|Mux22~8_combout\ & (\reg_blk|read_mux_2|Mux22~10_combout\)) # (!\reg_blk|read_mux_2|Mux22~8_combout\ & 
-- ((\reg_blk|read_mux_2|Mux22~3_combout\))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (((\reg_blk|read_mux_2|Mux22~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datab => \reg_blk|read_mux_2|Mux22~10_combout\,
	datac => \reg_blk|read_mux_2|Mux22~3_combout\,
	datad => \reg_blk|read_mux_2|Mux22~8_combout\,
	combout => \reg_blk|read_mux_2|Mux22~11_combout\);

-- Location: LCCOMB_X14_Y9_N24
\reg_blk|read_mux_2|Mux22~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux22~16_combout\ = (\reg_blk|read_mux_2|Mux8~0_combout\ & ((\reg_blk|read_mux_2|Mux8~4_combout\) # ((\reg_blk|read_mux_2|Mux22~11_combout\)))) # (!\reg_blk|read_mux_2|Mux8~0_combout\ & (!\reg_blk|read_mux_2|Mux8~4_combout\ & 
-- (\reg_blk|read_mux_2|Mux22~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux8~0_combout\,
	datab => \reg_blk|read_mux_2|Mux8~4_combout\,
	datac => \reg_blk|read_mux_2|Mux22~15_combout\,
	datad => \reg_blk|read_mux_2|Mux22~11_combout\,
	combout => \reg_blk|read_mux_2|Mux22~16_combout\);

-- Location: LCCOMB_X18_Y5_N4
\reg_blk|read_mux_2|Mux22~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux22~18_combout\ = (\reg_blk|read_mux_2|Mux22~17_combout\ & (((\reg_blk|register_15|data_out\(9))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16)))) # (!\reg_blk|read_mux_2|Mux22~17_combout\ & 
-- (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (\reg_blk|register_13|data_out\(9))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux22~17_combout\,
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datac => \reg_blk|register_13|data_out\(9),
	datad => \reg_blk|register_15|data_out\(9),
	combout => \reg_blk|read_mux_2|Mux22~18_combout\);

-- Location: LCCOMB_X14_Y9_N22
\reg_blk|read_mux_2|Mux22~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux22~19_combout\ = (\reg_blk|read_mux_2|Mux8~4_combout\ & ((\reg_blk|read_mux_2|Mux22~16_combout\ & ((\reg_blk|read_mux_2|Mux22~18_combout\))) # (!\reg_blk|read_mux_2|Mux22~16_combout\ & (\reg_blk|read_mux_2|Mux22~1_combout\)))) # 
-- (!\reg_blk|read_mux_2|Mux8~4_combout\ & (((\reg_blk|read_mux_2|Mux22~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux22~1_combout\,
	datab => \reg_blk|read_mux_2|Mux8~4_combout\,
	datac => \reg_blk|read_mux_2|Mux22~16_combout\,
	datad => \reg_blk|read_mux_2|Mux22~18_combout\,
	combout => \reg_blk|read_mux_2|Mux22~19_combout\);

-- Location: LCCOMB_X14_Y9_N2
\alu_source_mux|output[9]~86\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu_source_mux|output[9]~86_combout\ = (\controller|Equal6~0_combout\ & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31) & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(9))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31) & ((\reg_blk|read_mux_2|Mux22~19_combout\))))) # (!\controller|Equal6~0_combout\ & (((\reg_blk|read_mux_2|Mux22~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|Equal6~0_combout\,
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(9),
	datad => \reg_blk|read_mux_2|Mux22~19_combout\,
	combout => \alu_source_mux|output[9]~86_combout\);

-- Location: LCCOMB_X14_Y6_N22
\alu|func_mux_unit|Mux22~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux22~3_combout\ = (\controller|ctrl_alu_op[1]~4_combout\ & (!\controller|ctrl_alu_op[2]~5_combout\ & (\reg_blk|read_mux_1|Mux22~19_combout\ & \alu_source_mux|output[9]~86_combout\))) # (!\controller|ctrl_alu_op[1]~4_combout\ & 
-- (\controller|ctrl_alu_op[2]~5_combout\ $ (\reg_blk|read_mux_1|Mux22~19_combout\ $ (\alu_source_mux|output[9]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100100000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ctrl_alu_op[2]~5_combout\,
	datab => \reg_blk|read_mux_1|Mux22~19_combout\,
	datac => \controller|ctrl_alu_op[1]~4_combout\,
	datad => \alu_source_mux|output[9]~86_combout\,
	combout => \alu|func_mux_unit|Mux22~3_combout\);

-- Location: LCCOMB_X15_Y4_N22
\alu|func_mux_unit|Mux22~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux22~4_combout\ = (\controller|ctrl_alu_op[0]~2_combout\ & (\alu|func_mux_unit|Mux22~3_combout\ $ (((!\controller|ctrl_alu_op[1]~4_combout\ & \alu|addsub_unit|addder|bit_8|or_1|output~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ctrl_alu_op[0]~2_combout\,
	datab => \controller|ctrl_alu_op[1]~4_combout\,
	datac => \alu|func_mux_unit|Mux22~3_combout\,
	datad => \alu|addsub_unit|addder|bit_8|or_1|output~0_combout\,
	combout => \alu|func_mux_unit|Mux22~4_combout\);

-- Location: LCCOMB_X15_Y4_N16
\alu|func_mux_unit|Mux22~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux22~2_combout\ = (\alu|func_mux_unit|Mux22~4_combout\) # ((\alu|func_mux_unit|Mux6~2_combout\ & ((\reg_blk|read_mux_1|Mux22~19_combout\) # (\alu_source_mux|output[9]~86_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux22~19_combout\,
	datab => \alu|func_mux_unit|Mux6~2_combout\,
	datac => \alu_source_mux|output[9]~86_combout\,
	datad => \alu|func_mux_unit|Mux22~4_combout\,
	combout => \alu|func_mux_unit|Mux22~2_combout\);

-- Location: LCCOMB_X12_Y1_N0
\regblk_data_in_mux|output[8]~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \regblk_data_in_mux|output[8]~8_combout\ = (\controller|Equal6~2_combout\ & ((\data_cache|block_1|altsyncram_component|auto_generated|q_a\(8)))) # (!\controller|Equal6~2_combout\ & (\alu|func_mux_unit|Mux23~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|func_mux_unit|Mux23~2_combout\,
	datac => \data_cache|block_1|altsyncram_component|auto_generated|q_a\(8),
	datad => \controller|Equal6~2_combout\,
	combout => \regblk_data_in_mux|output[8]~8_combout\);

-- Location: LCCOMB_X14_Y1_N28
\reg_blk|register_31|data_out[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_31|data_out[8]~feeder_combout\ = \regblk_data_in_mux|output[8]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[8]~8_combout\,
	combout => \reg_blk|register_31|data_out[8]~feeder_combout\);

-- Location: LCFF_X14_Y1_N29
\reg_blk|register_31|data_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_31|data_out[8]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_31|data_out\(8));

-- Location: LCCOMB_X14_Y1_N30
\reg_blk|read_mux_1|Mux23~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux23~10_combout\ = (\reg_blk|read_mux_1|Mux23~9_combout\ & ((\reg_blk|register_31|data_out\(8)) # ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24))))) # (!\reg_blk|read_mux_1|Mux23~9_combout\ & 
-- (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & \reg_blk|register_27|data_out\(8)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux23~9_combout\,
	datab => \reg_blk|register_31|data_out\(8),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datad => \reg_blk|register_27|data_out\(8),
	combout => \reg_blk|read_mux_1|Mux23~10_combout\);

-- Location: LCCOMB_X21_Y3_N12
\reg_blk|read_mux_1|Mux23~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux23~2_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\reg_blk|register_25|data_out\(8)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (((\reg_blk|register_17|data_out\(8) & !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datab => \reg_blk|register_25|data_out\(8),
	datac => \reg_blk|register_17|data_out\(8),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	combout => \reg_blk|read_mux_1|Mux23~2_combout\);

-- Location: LCCOMB_X21_Y3_N6
\reg_blk|read_mux_1|Mux23~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux23~3_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\reg_blk|read_mux_1|Mux23~2_combout\ & ((\reg_blk|register_29|data_out\(8)))) # (!\reg_blk|read_mux_1|Mux23~2_combout\ & 
-- (\reg_blk|register_21|data_out\(8))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\reg_blk|read_mux_1|Mux23~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_21|data_out\(8),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datac => \reg_blk|register_29|data_out\(8),
	datad => \reg_blk|read_mux_1|Mux23~2_combout\,
	combout => \reg_blk|read_mux_1|Mux23~3_combout\);

-- Location: LCCOMB_X9_Y1_N30
\reg_blk|read_mux_1|Mux23~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux23~6_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (\reg_blk|register_24|data_out\(8))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\reg_blk|register_16|data_out\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datab => \reg_blk|register_24|data_out\(8),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datad => \reg_blk|register_16|data_out\(8),
	combout => \reg_blk|read_mux_1|Mux23~6_combout\);

-- Location: LCCOMB_X8_Y5_N4
\reg_blk|read_mux_1|Mux23~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux23~7_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\reg_blk|read_mux_1|Mux23~6_combout\ & ((\reg_blk|register_28|data_out\(8)))) # (!\reg_blk|read_mux_1|Mux23~6_combout\ & 
-- (\reg_blk|register_20|data_out\(8))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\reg_blk|read_mux_1|Mux23~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datab => \reg_blk|register_20|data_out\(8),
	datac => \reg_blk|register_28|data_out\(8),
	datad => \reg_blk|read_mux_1|Mux23~6_combout\,
	combout => \reg_blk|read_mux_1|Mux23~7_combout\);

-- Location: LCCOMB_X12_Y1_N18
\reg_blk|register_30|data_out[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_30|data_out[8]~feeder_combout\ = \regblk_data_in_mux|output[8]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[8]~8_combout\,
	combout => \reg_blk|register_30|data_out[8]~feeder_combout\);

-- Location: LCFF_X12_Y1_N19
\reg_blk|register_30|data_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_30|data_out[8]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_30|data_out\(8));

-- Location: LCCOMB_X12_Y1_N20
\reg_blk|register_26|data_out[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_26|data_out[8]~feeder_combout\ = \regblk_data_in_mux|output[8]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[8]~8_combout\,
	combout => \reg_blk|register_26|data_out[8]~feeder_combout\);

-- Location: LCFF_X12_Y1_N21
\reg_blk|register_26|data_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_26|data_out[8]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_26|data_out\(8));

-- Location: LCCOMB_X9_Y8_N16
\reg_blk|register_18|data_out[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_18|data_out[8]~feeder_combout\ = \regblk_data_in_mux|output[8]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[8]~8_combout\,
	combout => \reg_blk|register_18|data_out[8]~feeder_combout\);

-- Location: LCFF_X9_Y8_N17
\reg_blk|register_18|data_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_18|data_out[8]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_18|data_out\(8));

-- Location: LCCOMB_X9_Y8_N20
\reg_blk|read_mux_1|Mux23~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux23~4_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (\reg_blk|register_22|data_out\(8))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\reg_blk|register_18|data_out\(8))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_22|data_out\(8),
	datab => \reg_blk|register_18|data_out\(8),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	combout => \reg_blk|read_mux_1|Mux23~4_combout\);

-- Location: LCCOMB_X12_Y1_N28
\reg_blk|read_mux_1|Mux23~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux23~5_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\reg_blk|read_mux_1|Mux23~4_combout\ & (\reg_blk|register_30|data_out\(8))) # (!\reg_blk|read_mux_1|Mux23~4_combout\ & 
-- ((\reg_blk|register_26|data_out\(8)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (((\reg_blk|read_mux_1|Mux23~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datab => \reg_blk|register_30|data_out\(8),
	datac => \reg_blk|register_26|data_out\(8),
	datad => \reg_blk|read_mux_1|Mux23~4_combout\,
	combout => \reg_blk|read_mux_1|Mux23~5_combout\);

-- Location: LCCOMB_X12_Y1_N26
\reg_blk|read_mux_1|Mux23~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux23~8_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21)) # ((\reg_blk|read_mux_1|Mux23~5_combout\)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (\reg_blk|read_mux_1|Mux23~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datac => \reg_blk|read_mux_1|Mux23~7_combout\,
	datad => \reg_blk|read_mux_1|Mux23~5_combout\,
	combout => \reg_blk|read_mux_1|Mux23~8_combout\);

-- Location: LCCOMB_X13_Y1_N20
\reg_blk|read_mux_1|Mux23~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux23~11_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|read_mux_1|Mux23~8_combout\ & (\reg_blk|read_mux_1|Mux23~10_combout\)) # (!\reg_blk|read_mux_1|Mux23~8_combout\ & 
-- ((\reg_blk|read_mux_1|Mux23~3_combout\))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (((\reg_blk|read_mux_1|Mux23~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datab => \reg_blk|read_mux_1|Mux23~10_combout\,
	datac => \reg_blk|read_mux_1|Mux23~3_combout\,
	datad => \reg_blk|read_mux_1|Mux23~8_combout\,
	combout => \reg_blk|read_mux_1|Mux23~11_combout\);

-- Location: LCCOMB_X15_Y9_N10
\reg_blk|register_1|data_out[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_1|data_out[8]~feeder_combout\ = \regblk_data_in_mux|output[8]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[8]~8_combout\,
	combout => \reg_blk|register_1|data_out[8]~feeder_combout\);

-- Location: LCFF_X15_Y9_N11
\reg_blk|register_1|data_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_1|data_out[8]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_1|data_out\(8));

-- Location: LCCOMB_X15_Y3_N14
\reg_blk|register_4|data_out[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_4|data_out[8]~feeder_combout\ = \regblk_data_in_mux|output[8]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[8]~8_combout\,
	combout => \reg_blk|register_4|data_out[8]~feeder_combout\);

-- Location: LCFF_X15_Y3_N15
\reg_blk|register_4|data_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_4|data_out[8]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_4|data_out\(8));

-- Location: LCCOMB_X15_Y3_N0
\reg_blk|read_mux_1|Mux23~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux23~12_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\reg_blk|register_6|data_out\(8)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\reg_blk|register_4|data_out\(8) & !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_6|data_out\(8),
	datab => \reg_blk|register_4|data_out\(8),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	combout => \reg_blk|read_mux_1|Mux23~12_combout\);

-- Location: LCCOMB_X14_Y5_N18
\reg_blk|read_mux_1|Mux23~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux23~13_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|read_mux_1|Mux23~12_combout\ & ((\reg_blk|register_7|data_out\(8)))) # (!\reg_blk|read_mux_1|Mux23~12_combout\ & 
-- (\reg_blk|register_5|data_out\(8))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (((\reg_blk|read_mux_1|Mux23~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_5|data_out\(8),
	datab => \reg_blk|register_7|data_out\(8),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datad => \reg_blk|read_mux_1|Mux23~12_combout\,
	combout => \reg_blk|read_mux_1|Mux23~13_combout\);

-- Location: LCCOMB_X14_Y5_N16
\reg_blk|read_mux_1|Mux23~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux23~14_combout\ = (\reg_blk|read_mux_1|Mux7~3_combout\ & ((\reg_blk|read_mux_1|Mux7~4_combout\ & ((\reg_blk|read_mux_1|Mux23~13_combout\))) # (!\reg_blk|read_mux_1|Mux7~4_combout\ & (\reg_blk|register_1|data_out\(8))))) # 
-- (!\reg_blk|read_mux_1|Mux7~3_combout\ & (\reg_blk|read_mux_1|Mux7~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux7~3_combout\,
	datab => \reg_blk|read_mux_1|Mux7~4_combout\,
	datac => \reg_blk|register_1|data_out\(8),
	datad => \reg_blk|read_mux_1|Mux23~13_combout\,
	combout => \reg_blk|read_mux_1|Mux23~14_combout\);

-- Location: LCCOMB_X15_Y9_N8
\reg_blk|register_2|data_out[8]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_2|data_out[8]~feeder_combout\ = \regblk_data_in_mux|output[8]~8_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[8]~8_combout\,
	combout => \reg_blk|register_2|data_out[8]~feeder_combout\);

-- Location: LCFF_X15_Y9_N9
\reg_blk|register_2|data_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_2|data_out[8]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_2|data_out\(8));

-- Location: LCCOMB_X13_Y1_N18
\reg_blk|read_mux_1|Mux23~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux23~15_combout\ = (\reg_blk|read_mux_1|Mux7~2_combout\ & ((\reg_blk|read_mux_1|Mux23~14_combout\ & (\reg_blk|register_3|data_out\(8))) # (!\reg_blk|read_mux_1|Mux23~14_combout\ & ((\reg_blk|register_2|data_out\(8)))))) # 
-- (!\reg_blk|read_mux_1|Mux7~2_combout\ & (((\reg_blk|read_mux_1|Mux23~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_3|data_out\(8),
	datab => \reg_blk|read_mux_1|Mux7~2_combout\,
	datac => \reg_blk|read_mux_1|Mux23~14_combout\,
	datad => \reg_blk|register_2|data_out\(8),
	combout => \reg_blk|read_mux_1|Mux23~15_combout\);

-- Location: LCCOMB_X13_Y1_N4
\reg_blk|read_mux_1|Mux23~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux23~16_combout\ = (\reg_blk|read_mux_1|Mux7~1_combout\ & ((\reg_blk|read_mux_1|Mux7~0_combout\) # ((\reg_blk|read_mux_1|Mux23~11_combout\)))) # (!\reg_blk|read_mux_1|Mux7~1_combout\ & (!\reg_blk|read_mux_1|Mux7~0_combout\ & 
-- ((\reg_blk|read_mux_1|Mux23~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux7~1_combout\,
	datab => \reg_blk|read_mux_1|Mux7~0_combout\,
	datac => \reg_blk|read_mux_1|Mux23~11_combout\,
	datad => \reg_blk|read_mux_1|Mux23~15_combout\,
	combout => \reg_blk|read_mux_1|Mux23~16_combout\);

-- Location: LCFF_X18_Y5_N21
\reg_blk|register_13|data_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[8]~8_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_13|data_out\(8));

-- Location: LCFF_X18_Y7_N3
\reg_blk|register_15|data_out[8]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[8]~8_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_15|data_out\(8));

-- Location: LCCOMB_X18_Y7_N2
\reg_blk|read_mux_1|Mux23~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux23~18_combout\ = (\reg_blk|read_mux_1|Mux23~17_combout\ & (((\reg_blk|register_15|data_out\(8)) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21))))) # (!\reg_blk|read_mux_1|Mux23~17_combout\ & 
-- (\reg_blk|register_13|data_out\(8) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux23~17_combout\,
	datab => \reg_blk|register_13|data_out\(8),
	datac => \reg_blk|register_15|data_out\(8),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	combout => \reg_blk|read_mux_1|Mux23~18_combout\);

-- Location: LCCOMB_X13_Y1_N22
\reg_blk|read_mux_1|Mux23~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux23~19_combout\ = (\reg_blk|read_mux_1|Mux7~0_combout\ & ((\reg_blk|read_mux_1|Mux23~16_combout\ & ((\reg_blk|read_mux_1|Mux23~18_combout\))) # (!\reg_blk|read_mux_1|Mux23~16_combout\ & (\reg_blk|read_mux_1|Mux23~1_combout\)))) # 
-- (!\reg_blk|read_mux_1|Mux7~0_combout\ & (((\reg_blk|read_mux_1|Mux23~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux23~1_combout\,
	datab => \reg_blk|read_mux_1|Mux7~0_combout\,
	datac => \reg_blk|read_mux_1|Mux23~16_combout\,
	datad => \reg_blk|read_mux_1|Mux23~18_combout\,
	combout => \reg_blk|read_mux_1|Mux23~19_combout\);

-- Location: LCCOMB_X15_Y4_N14
\alu|func_mux_unit|Mux23~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux23~3_combout\ = (\controller|ctrl_alu_op[1]~4_combout\ & (\reg_blk|read_mux_1|Mux23~19_combout\ & (!\controller|ctrl_alu_op[2]~5_combout\ & \alu_source_mux|output[8]~87_combout\))) # (!\controller|ctrl_alu_op[1]~4_combout\ & 
-- (\reg_blk|read_mux_1|Mux23~19_combout\ $ (\controller|ctrl_alu_op[2]~5_combout\ $ (\alu_source_mux|output[8]~87_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100100010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux23~19_combout\,
	datab => \controller|ctrl_alu_op[1]~4_combout\,
	datac => \controller|ctrl_alu_op[2]~5_combout\,
	datad => \alu_source_mux|output[8]~87_combout\,
	combout => \alu|func_mux_unit|Mux23~3_combout\);

-- Location: LCCOMB_X15_Y4_N0
\alu|func_mux_unit|Mux23~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux23~4_combout\ = (\controller|ctrl_alu_op[0]~2_combout\ & (\alu|func_mux_unit|Mux23~3_combout\ $ (((!\controller|ctrl_alu_op[1]~4_combout\ & \alu|addsub_unit|addder|bit_7|or_1|output~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ctrl_alu_op[0]~2_combout\,
	datab => \controller|ctrl_alu_op[1]~4_combout\,
	datac => \alu|func_mux_unit|Mux23~3_combout\,
	datad => \alu|addsub_unit|addder|bit_7|or_1|output~0_combout\,
	combout => \alu|func_mux_unit|Mux23~4_combout\);

-- Location: LCCOMB_X15_Y4_N6
\alu|func_mux_unit|Mux23~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux23~2_combout\ = (\alu|func_mux_unit|Mux23~4_combout\) # ((\alu|func_mux_unit|Mux6~2_combout\ & ((\alu_source_mux|output[8]~87_combout\) # (\reg_blk|read_mux_1|Mux23~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_source_mux|output[8]~87_combout\,
	datab => \alu|func_mux_unit|Mux6~2_combout\,
	datac => \reg_blk|read_mux_1|Mux23~19_combout\,
	datad => \alu|func_mux_unit|Mux23~4_combout\,
	combout => \alu|func_mux_unit|Mux23~2_combout\);

-- Location: M4K_X11_Y9
\data_cache|block_1|altsyncram_component|auto_generated|ram_block1a6\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001B",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "dat_cache_mif.mif",
	init_file_layout => "port_a",
	logical_ram_name => "dat_cache:data_cache|dat_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_lif1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 11,
	port_b_data_width => 2,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \controller|Equal7~0_combout\,
	clk0 => \clk3~clkctrl_outclk\,
	portadatain => \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: LCCOMB_X12_Y9_N24
\regblk_data_in_mux|output[7]~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \regblk_data_in_mux|output[7]~7_combout\ = (\controller|Equal6~2_combout\ & ((\data_cache|block_1|altsyncram_component|auto_generated|q_a\(7)))) # (!\controller|Equal6~2_combout\ & (\alu|func_mux_unit|Mux24~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|func_mux_unit|Mux24~2_combout\,
	datab => \controller|Equal6~2_combout\,
	datad => \data_cache|block_1|altsyncram_component|auto_generated|q_a\(7),
	combout => \regblk_data_in_mux|output[7]~7_combout\);

-- Location: LCFF_X12_Y5_N15
\reg_blk|register_13|data_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[7]~7_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_13|data_out\(7));

-- Location: LCFF_X12_Y5_N13
\reg_blk|register_12|data_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[7]~7_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_12|data_out\(7));

-- Location: LCCOMB_X12_Y5_N30
\reg_blk|read_mux_1|Mux24~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux24~17_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|register_13|data_out\(7)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (((\reg_blk|register_12|data_out\(7) & !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datab => \reg_blk|register_13|data_out\(7),
	datac => \reg_blk|register_12|data_out\(7),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	combout => \reg_blk|read_mux_1|Mux24~17_combout\);

-- Location: LCFF_X13_Y5_N13
\reg_blk|register_14|data_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[7]~7_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_14|data_out\(7));

-- Location: LCCOMB_X12_Y4_N16
\reg_blk|read_mux_1|Mux24~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux24~18_combout\ = (\reg_blk|read_mux_1|Mux24~17_combout\ & ((\reg_blk|register_15|data_out\(7)) # ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22))))) # (!\reg_blk|read_mux_1|Mux24~17_combout\ & 
-- (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & \reg_blk|register_14|data_out\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_15|data_out\(7),
	datab => \reg_blk|read_mux_1|Mux24~17_combout\,
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datad => \reg_blk|register_14|data_out\(7),
	combout => \reg_blk|read_mux_1|Mux24~18_combout\);

-- Location: LCFF_X14_Y9_N21
\reg_blk|register_27|data_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[7]~7_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_27|data_out\(7));

-- Location: LCFF_X8_Y9_N13
\reg_blk|register_23|data_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[7]~7_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_23|data_out\(7));

-- Location: LCCOMB_X8_Y9_N12
\reg_blk|read_mux_1|Mux24~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux24~7_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (\reg_blk|register_23|data_out\(7))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\reg_blk|register_19|data_out\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datac => \reg_blk|register_23|data_out\(7),
	datad => \reg_blk|register_19|data_out\(7),
	combout => \reg_blk|read_mux_1|Mux24~7_combout\);

-- Location: LCCOMB_X8_Y9_N18
\reg_blk|read_mux_1|Mux24~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux24~8_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\reg_blk|read_mux_1|Mux24~7_combout\ & ((\reg_blk|register_31|data_out\(7)))) # (!\reg_blk|read_mux_1|Mux24~7_combout\ & 
-- (\reg_blk|register_27|data_out\(7))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (((\reg_blk|read_mux_1|Mux24~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datab => \reg_blk|register_27|data_out\(7),
	datac => \reg_blk|register_31|data_out\(7),
	datad => \reg_blk|read_mux_1|Mux24~7_combout\,
	combout => \reg_blk|read_mux_1|Mux24~8_combout\);

-- Location: LCCOMB_X9_Y10_N18
\reg_blk|read_mux_1|Mux24~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux24~0_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\reg_blk|register_22|data_out\(7)) # (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (\reg_blk|register_18|data_out\(7) & ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datab => \reg_blk|register_18|data_out\(7),
	datac => \reg_blk|register_22|data_out\(7),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	combout => \reg_blk|read_mux_1|Mux24~0_combout\);

-- Location: LCCOMB_X22_Y5_N16
\reg_blk|read_mux_1|Mux24~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux24~1_combout\ = (\reg_blk|read_mux_1|Mux24~0_combout\ & (((\reg_blk|register_30|data_out\(7)) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24))))) # (!\reg_blk|read_mux_1|Mux24~0_combout\ & 
-- (\reg_blk|register_26|data_out\(7) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_26|data_out\(7),
	datab => \reg_blk|register_30|data_out\(7),
	datac => \reg_blk|read_mux_1|Mux24~0_combout\,
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	combout => \reg_blk|read_mux_1|Mux24~1_combout\);

-- Location: LCCOMB_X8_Y10_N26
\reg_blk|register_25|data_out[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_25|data_out[7]~feeder_combout\ = \regblk_data_in_mux|output[7]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[7]~7_combout\,
	combout => \reg_blk|register_25|data_out[7]~feeder_combout\);

-- Location: LCFF_X8_Y10_N27
\reg_blk|register_25|data_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_25|data_out[7]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_25|data_out\(7));

-- Location: LCFF_X8_Y7_N7
\reg_blk|register_17|data_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[7]~7_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_17|data_out\(7));

-- Location: LCCOMB_X8_Y10_N8
\reg_blk|read_mux_1|Mux24~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux24~2_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (\reg_blk|register_25|data_out\(7))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\reg_blk|register_17|data_out\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datab => \reg_blk|register_25|data_out\(7),
	datac => \reg_blk|register_17|data_out\(7),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	combout => \reg_blk|read_mux_1|Mux24~2_combout\);

-- Location: LCFF_X8_Y7_N5
\reg_blk|register_29|data_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[7]~7_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_29|data_out\(7));

-- Location: LCCOMB_X8_Y10_N18
\reg_blk|read_mux_1|Mux24~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux24~3_combout\ = (\reg_blk|read_mux_1|Mux24~2_combout\ & (((\reg_blk|register_29|data_out\(7)) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23))))) # (!\reg_blk|read_mux_1|Mux24~2_combout\ & 
-- (\reg_blk|register_21|data_out\(7) & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_21|data_out\(7),
	datab => \reg_blk|read_mux_1|Mux24~2_combout\,
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datad => \reg_blk|register_29|data_out\(7),
	combout => \reg_blk|read_mux_1|Mux24~3_combout\);

-- Location: LCCOMB_X12_Y10_N30
\reg_blk|read_mux_1|Mux24~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux24~4_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\reg_blk|register_24|data_out\(7)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (\reg_blk|register_16|data_out\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_16|data_out\(7),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datac => \reg_blk|register_24|data_out\(7),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	combout => \reg_blk|read_mux_1|Mux24~4_combout\);

-- Location: LCCOMB_X15_Y10_N10
\reg_blk|read_mux_1|Mux24~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux24~5_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\reg_blk|read_mux_1|Mux24~4_combout\ & ((\reg_blk|register_28|data_out\(7)))) # (!\reg_blk|read_mux_1|Mux24~4_combout\ & 
-- (\reg_blk|register_20|data_out\(7))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\reg_blk|read_mux_1|Mux24~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_20|data_out\(7),
	datab => \reg_blk|register_28|data_out\(7),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datad => \reg_blk|read_mux_1|Mux24~4_combout\,
	combout => \reg_blk|read_mux_1|Mux24~5_combout\);

-- Location: LCCOMB_X8_Y4_N6
\reg_blk|read_mux_1|Mux24~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux24~6_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (\reg_blk|read_mux_1|Mux24~3_combout\)) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|read_mux_1|Mux24~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datac => \reg_blk|read_mux_1|Mux24~3_combout\,
	datad => \reg_blk|read_mux_1|Mux24~5_combout\,
	combout => \reg_blk|read_mux_1|Mux24~6_combout\);

-- Location: LCCOMB_X8_Y4_N8
\reg_blk|read_mux_1|Mux24~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux24~9_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\reg_blk|read_mux_1|Mux24~6_combout\ & (\reg_blk|read_mux_1|Mux24~8_combout\)) # (!\reg_blk|read_mux_1|Mux24~6_combout\ & 
-- ((\reg_blk|read_mux_1|Mux24~1_combout\))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\reg_blk|read_mux_1|Mux24~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datab => \reg_blk|read_mux_1|Mux24~8_combout\,
	datac => \reg_blk|read_mux_1|Mux24~1_combout\,
	datad => \reg_blk|read_mux_1|Mux24~6_combout\,
	combout => \reg_blk|read_mux_1|Mux24~9_combout\);

-- Location: LCCOMB_X14_Y4_N20
\reg_blk|register_2|data_out[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_2|data_out[7]~feeder_combout\ = \regblk_data_in_mux|output[7]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[7]~7_combout\,
	combout => \reg_blk|register_2|data_out[7]~feeder_combout\);

-- Location: LCFF_X14_Y4_N21
\reg_blk|register_2|data_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_2|data_out[7]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_2|data_out\(7));

-- Location: LCCOMB_X12_Y11_N30
\reg_blk|register_6|data_out[7]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_6|data_out[7]~feeder_combout\ = \regblk_data_in_mux|output[7]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[7]~7_combout\,
	combout => \reg_blk|register_6|data_out[7]~feeder_combout\);

-- Location: LCFF_X12_Y11_N31
\reg_blk|register_6|data_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_6|data_out[7]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_6|data_out\(7));

-- Location: LCCOMB_X12_Y11_N2
\reg_blk|read_mux_1|Mux24~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux24~12_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (\reg_blk|register_5|data_out\(7))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|register_4|data_out\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_5|data_out\(7),
	datab => \reg_blk|register_4|data_out\(7),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	combout => \reg_blk|read_mux_1|Mux24~12_combout\);

-- Location: LCCOMB_X12_Y11_N8
\reg_blk|read_mux_1|Mux24~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux24~13_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\reg_blk|read_mux_1|Mux24~12_combout\ & (\reg_blk|register_7|data_out\(7))) # (!\reg_blk|read_mux_1|Mux24~12_combout\ & 
-- ((\reg_blk|register_6|data_out\(7)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\reg_blk|read_mux_1|Mux24~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_7|data_out\(7),
	datab => \reg_blk|register_6|data_out\(7),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datad => \reg_blk|read_mux_1|Mux24~12_combout\,
	combout => \reg_blk|read_mux_1|Mux24~13_combout\);

-- Location: LCCOMB_X8_Y4_N18
\reg_blk|read_mux_1|Mux24~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux24~14_combout\ = (\reg_blk|read_mux_1|Mux7~4_combout\ & (((\reg_blk|read_mux_1|Mux24~13_combout\)) # (!\reg_blk|read_mux_1|Mux7~3_combout\))) # (!\reg_blk|read_mux_1|Mux7~4_combout\ & (\reg_blk|read_mux_1|Mux7~3_combout\ & 
-- (\reg_blk|register_1|data_out\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux7~4_combout\,
	datab => \reg_blk|read_mux_1|Mux7~3_combout\,
	datac => \reg_blk|register_1|data_out\(7),
	datad => \reg_blk|read_mux_1|Mux24~13_combout\,
	combout => \reg_blk|read_mux_1|Mux24~14_combout\);

-- Location: LCCOMB_X8_Y4_N4
\reg_blk|read_mux_1|Mux24~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux24~15_combout\ = (\reg_blk|read_mux_1|Mux7~2_combout\ & ((\reg_blk|read_mux_1|Mux24~14_combout\ & (\reg_blk|register_3|data_out\(7))) # (!\reg_blk|read_mux_1|Mux24~14_combout\ & ((\reg_blk|register_2|data_out\(7)))))) # 
-- (!\reg_blk|read_mux_1|Mux7~2_combout\ & (((\reg_blk|read_mux_1|Mux24~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_3|data_out\(7),
	datab => \reg_blk|read_mux_1|Mux7~2_combout\,
	datac => \reg_blk|register_2|data_out\(7),
	datad => \reg_blk|read_mux_1|Mux24~14_combout\,
	combout => \reg_blk|read_mux_1|Mux24~15_combout\);

-- Location: LCFF_X13_Y9_N23
\reg_blk|register_9|data_out[7]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[7]~7_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_9|data_out\(7));

-- Location: LCCOMB_X13_Y9_N22
\reg_blk|read_mux_1|Mux24~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux24~11_combout\ = (\reg_blk|read_mux_1|Mux24~10_combout\ & ((\reg_blk|register_11|data_out\(7)) # ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21))))) # (!\reg_blk|read_mux_1|Mux24~10_combout\ & 
-- (((\reg_blk|register_9|data_out\(7) & \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux24~10_combout\,
	datab => \reg_blk|register_11|data_out\(7),
	datac => \reg_blk|register_9|data_out\(7),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	combout => \reg_blk|read_mux_1|Mux24~11_combout\);

-- Location: LCCOMB_X8_Y4_N26
\reg_blk|read_mux_1|Mux24~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux24~16_combout\ = (\reg_blk|read_mux_1|Mux7~1_combout\ & (\reg_blk|read_mux_1|Mux7~0_combout\)) # (!\reg_blk|read_mux_1|Mux7~1_combout\ & ((\reg_blk|read_mux_1|Mux7~0_combout\ & ((\reg_blk|read_mux_1|Mux24~11_combout\))) # 
-- (!\reg_blk|read_mux_1|Mux7~0_combout\ & (\reg_blk|read_mux_1|Mux24~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux7~1_combout\,
	datab => \reg_blk|read_mux_1|Mux7~0_combout\,
	datac => \reg_blk|read_mux_1|Mux24~15_combout\,
	datad => \reg_blk|read_mux_1|Mux24~11_combout\,
	combout => \reg_blk|read_mux_1|Mux24~16_combout\);

-- Location: LCCOMB_X8_Y4_N28
\reg_blk|read_mux_1|Mux24~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux24~19_combout\ = (\reg_blk|read_mux_1|Mux7~1_combout\ & ((\reg_blk|read_mux_1|Mux24~16_combout\ & (\reg_blk|read_mux_1|Mux24~18_combout\)) # (!\reg_blk|read_mux_1|Mux24~16_combout\ & ((\reg_blk|read_mux_1|Mux24~9_combout\))))) # 
-- (!\reg_blk|read_mux_1|Mux7~1_combout\ & (((\reg_blk|read_mux_1|Mux24~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux7~1_combout\,
	datab => \reg_blk|read_mux_1|Mux24~18_combout\,
	datac => \reg_blk|read_mux_1|Mux24~9_combout\,
	datad => \reg_blk|read_mux_1|Mux24~16_combout\,
	combout => \reg_blk|read_mux_1|Mux24~19_combout\);

-- Location: LCCOMB_X15_Y4_N30
\alu|func_mux_unit|Mux24~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux24~3_combout\ = (\controller|ctrl_alu_op[1]~4_combout\ & (\reg_blk|read_mux_1|Mux24~19_combout\ & (!\controller|ctrl_alu_op[2]~5_combout\ & \alu_source_mux|output[7]~88_combout\))) # (!\controller|ctrl_alu_op[1]~4_combout\ & 
-- (\reg_blk|read_mux_1|Mux24~19_combout\ $ (\controller|ctrl_alu_op[2]~5_combout\ $ (\alu_source_mux|output[7]~88_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100100010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux24~19_combout\,
	datab => \controller|ctrl_alu_op[1]~4_combout\,
	datac => \controller|ctrl_alu_op[2]~5_combout\,
	datad => \alu_source_mux|output[7]~88_combout\,
	combout => \alu|func_mux_unit|Mux24~3_combout\);

-- Location: LCCOMB_X15_Y4_N12
\alu|func_mux_unit|Mux24~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux24~4_combout\ = (\controller|ctrl_alu_op[0]~2_combout\ & (\alu|func_mux_unit|Mux24~3_combout\ $ (((!\controller|ctrl_alu_op[1]~4_combout\ & \alu|addsub_unit|addder|bit_6|or_1|output~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ctrl_alu_op[0]~2_combout\,
	datab => \controller|ctrl_alu_op[1]~4_combout\,
	datac => \alu|addsub_unit|addder|bit_6|or_1|output~0_combout\,
	datad => \alu|func_mux_unit|Mux24~3_combout\,
	combout => \alu|func_mux_unit|Mux24~4_combout\);

-- Location: LCCOMB_X15_Y4_N8
\alu|func_mux_unit|Mux24~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux24~2_combout\ = (\alu|func_mux_unit|Mux24~4_combout\) # ((\alu|func_mux_unit|Mux6~2_combout\ & ((\alu_source_mux|output[7]~88_combout\) # (\reg_blk|read_mux_1|Mux24~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_source_mux|output[7]~88_combout\,
	datab => \alu|func_mux_unit|Mux6~2_combout\,
	datac => \reg_blk|read_mux_1|Mux24~19_combout\,
	datad => \alu|func_mux_unit|Mux24~4_combout\,
	combout => \alu|func_mux_unit|Mux24~2_combout\);

-- Location: LCCOMB_X10_Y9_N6
\regblk_data_in_mux|output[6]~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \regblk_data_in_mux|output[6]~6_combout\ = (\controller|Equal6~2_combout\ & ((\data_cache|block_1|altsyncram_component|auto_generated|q_a\(6)))) # (!\controller|Equal6~2_combout\ & (\alu|func_mux_unit|Mux25~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controller|Equal6~2_combout\,
	datac => \alu|func_mux_unit|Mux25~2_combout\,
	datad => \data_cache|block_1|altsyncram_component|auto_generated|q_a\(6),
	combout => \regblk_data_in_mux|output[6]~6_combout\);

-- Location: LCFF_X18_Y7_N31
\reg_blk|register_15|data_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[6]~6_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_15|data_out\(6));

-- Location: LCCOMB_X10_Y7_N22
\reg_blk|read_mux_1|Mux25~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux25~17_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21)) # (\reg_blk|register_14|data_out\(6))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (\reg_blk|register_12|data_out\(6) & (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datab => \reg_blk|register_12|data_out\(6),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datad => \reg_blk|register_14|data_out\(6),
	combout => \reg_blk|read_mux_1|Mux25~17_combout\);

-- Location: LCCOMB_X9_Y7_N28
\reg_blk|read_mux_1|Mux25~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux25~18_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|read_mux_1|Mux25~17_combout\ & (\reg_blk|register_15|data_out\(6))) # (!\reg_blk|read_mux_1|Mux25~17_combout\ & 
-- ((\reg_blk|register_13|data_out\(6)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (((\reg_blk|read_mux_1|Mux25~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datab => \reg_blk|register_15|data_out\(6),
	datac => \reg_blk|register_13|data_out\(6),
	datad => \reg_blk|read_mux_1|Mux25~17_combout\,
	combout => \reg_blk|read_mux_1|Mux25~18_combout\);

-- Location: LCFF_X10_Y7_N11
\reg_blk|register_5|data_out[6]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[6]~6_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_5|data_out\(6));

-- Location: LCCOMB_X10_Y11_N18
\reg_blk|read_mux_1|Mux25~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux25~12_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\reg_blk|register_6|data_out\(6)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & \reg_blk|register_4|data_out\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_6|data_out\(6),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datad => \reg_blk|register_4|data_out\(6),
	combout => \reg_blk|read_mux_1|Mux25~12_combout\);

-- Location: LCCOMB_X10_Y7_N10
\reg_blk|read_mux_1|Mux25~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux25~13_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|read_mux_1|Mux25~12_combout\ & (\reg_blk|register_7|data_out\(6))) # (!\reg_blk|read_mux_1|Mux25~12_combout\ & 
-- ((\reg_blk|register_5|data_out\(6)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (((\reg_blk|read_mux_1|Mux25~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datab => \reg_blk|register_7|data_out\(6),
	datac => \reg_blk|register_5|data_out\(6),
	datad => \reg_blk|read_mux_1|Mux25~12_combout\,
	combout => \reg_blk|read_mux_1|Mux25~13_combout\);

-- Location: LCCOMB_X10_Y5_N4
\reg_blk|read_mux_1|Mux25~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux25~14_combout\ = (\reg_blk|read_mux_1|Mux7~4_combout\ & (((\reg_blk|read_mux_1|Mux25~13_combout\)) # (!\reg_blk|read_mux_1|Mux7~3_combout\))) # (!\reg_blk|read_mux_1|Mux7~4_combout\ & (\reg_blk|read_mux_1|Mux7~3_combout\ & 
-- (\reg_blk|register_1|data_out\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux7~4_combout\,
	datab => \reg_blk|read_mux_1|Mux7~3_combout\,
	datac => \reg_blk|register_1|data_out\(6),
	datad => \reg_blk|read_mux_1|Mux25~13_combout\,
	combout => \reg_blk|read_mux_1|Mux25~14_combout\);

-- Location: LCCOMB_X9_Y5_N18
\reg_blk|read_mux_1|Mux25~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux25~15_combout\ = (\reg_blk|read_mux_1|Mux7~2_combout\ & ((\reg_blk|read_mux_1|Mux25~14_combout\ & ((\reg_blk|register_3|data_out\(6)))) # (!\reg_blk|read_mux_1|Mux25~14_combout\ & (\reg_blk|register_2|data_out\(6))))) # 
-- (!\reg_blk|read_mux_1|Mux7~2_combout\ & (((\reg_blk|read_mux_1|Mux25~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux7~2_combout\,
	datab => \reg_blk|register_2|data_out\(6),
	datac => \reg_blk|register_3|data_out\(6),
	datad => \reg_blk|read_mux_1|Mux25~14_combout\,
	combout => \reg_blk|read_mux_1|Mux25~15_combout\);

-- Location: LCCOMB_X8_Y5_N6
\reg_blk|read_mux_1|Mux25~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux25~16_combout\ = (\reg_blk|read_mux_1|Mux7~1_combout\ & ((\reg_blk|read_mux_1|Mux25~11_combout\) # ((\reg_blk|read_mux_1|Mux7~0_combout\)))) # (!\reg_blk|read_mux_1|Mux7~1_combout\ & (((!\reg_blk|read_mux_1|Mux7~0_combout\ & 
-- \reg_blk|read_mux_1|Mux25~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux25~11_combout\,
	datab => \reg_blk|read_mux_1|Mux7~1_combout\,
	datac => \reg_blk|read_mux_1|Mux7~0_combout\,
	datad => \reg_blk|read_mux_1|Mux25~15_combout\,
	combout => \reg_blk|read_mux_1|Mux25~16_combout\);

-- Location: LCCOMB_X13_Y5_N18
\reg_blk|read_mux_1|Mux25~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux25~19_combout\ = (\reg_blk|read_mux_1|Mux7~0_combout\ & ((\reg_blk|read_mux_1|Mux25~16_combout\ & ((\reg_blk|read_mux_1|Mux25~18_combout\))) # (!\reg_blk|read_mux_1|Mux25~16_combout\ & (\reg_blk|read_mux_1|Mux25~1_combout\)))) # 
-- (!\reg_blk|read_mux_1|Mux7~0_combout\ & (((\reg_blk|read_mux_1|Mux25~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux25~1_combout\,
	datab => \reg_blk|read_mux_1|Mux7~0_combout\,
	datac => \reg_blk|read_mux_1|Mux25~18_combout\,
	datad => \reg_blk|read_mux_1|Mux25~16_combout\,
	combout => \reg_blk|read_mux_1|Mux25~19_combout\);

-- Location: LCCOMB_X9_Y8_N30
\alu_source_mux|output[6]~89\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu_source_mux|output[6]~89_combout\ = (\controller|Equal6~0_combout\ & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31) & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(6))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31) & ((\reg_blk|read_mux_2|Mux25~19_combout\))))) # (!\controller|Equal6~0_combout\ & (((\reg_blk|read_mux_2|Mux25~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(6),
	datab => \controller|Equal6~0_combout\,
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31),
	datad => \reg_blk|read_mux_2|Mux25~19_combout\,
	combout => \alu_source_mux|output[6]~89_combout\);

-- Location: LCCOMB_X14_Y6_N14
\alu|func_mux_unit|Mux25~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux25~3_combout\ = (\controller|ctrl_alu_op[1]~4_combout\ & (\reg_blk|read_mux_1|Mux25~19_combout\ & (\alu_source_mux|output[6]~89_combout\ & !\controller|ctrl_alu_op[2]~5_combout\))) # (!\controller|ctrl_alu_op[1]~4_combout\ & 
-- (\reg_blk|read_mux_1|Mux25~19_combout\ $ (\alu_source_mux|output[6]~89_combout\ $ (\controller|ctrl_alu_op[2]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000110010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ctrl_alu_op[1]~4_combout\,
	datab => \reg_blk|read_mux_1|Mux25~19_combout\,
	datac => \alu_source_mux|output[6]~89_combout\,
	datad => \controller|ctrl_alu_op[2]~5_combout\,
	combout => \alu|func_mux_unit|Mux25~3_combout\);

-- Location: LCCOMB_X14_Y6_N0
\alu|func_mux_unit|Mux25~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux25~4_combout\ = (\controller|ctrl_alu_op[0]~2_combout\ & (\alu|func_mux_unit|Mux25~3_combout\ $ (((!\controller|ctrl_alu_op[1]~4_combout\ & \alu|addsub_unit|addder|bit_5|or_1|output~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ctrl_alu_op[1]~4_combout\,
	datab => \controller|ctrl_alu_op[0]~2_combout\,
	datac => \alu|func_mux_unit|Mux25~3_combout\,
	datad => \alu|addsub_unit|addder|bit_5|or_1|output~0_combout\,
	combout => \alu|func_mux_unit|Mux25~4_combout\);

-- Location: LCCOMB_X14_Y6_N24
\alu|func_mux_unit|Mux25~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux25~2_combout\ = (\alu|func_mux_unit|Mux25~4_combout\) # ((\alu|func_mux_unit|Mux6~2_combout\ & ((\reg_blk|read_mux_1|Mux25~19_combout\) # (\alu_source_mux|output[6]~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|func_mux_unit|Mux6~2_combout\,
	datab => \reg_blk|read_mux_1|Mux25~19_combout\,
	datac => \alu_source_mux|output[6]~89_combout\,
	datad => \alu|func_mux_unit|Mux25~4_combout\,
	combout => \alu|func_mux_unit|Mux25~2_combout\);

-- Location: LCCOMB_X17_Y5_N20
\reg_blk|register_15|data_out[31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_15|data_out[31]~feeder_combout\ = \regblk_data_in_mux|output[31]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[31]~31_combout\,
	combout => \reg_blk|register_15|data_out[31]~feeder_combout\);

-- Location: LCFF_X17_Y5_N21
\reg_blk|register_15|data_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_15|data_out[31]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_15|data_out\(31));

-- Location: LCCOMB_X17_Y2_N8
\reg_blk|register_14|data_out[31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_14|data_out[31]~feeder_combout\ = \regblk_data_in_mux|output[31]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[31]~31_combout\,
	combout => \reg_blk|register_14|data_out[31]~feeder_combout\);

-- Location: LCFF_X17_Y2_N9
\reg_blk|register_14|data_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_14|data_out[31]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_14|data_out\(31));

-- Location: LCFF_X17_Y2_N19
\reg_blk|register_12|data_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[31]~31_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_12|data_out\(31));

-- Location: LCCOMB_X17_Y2_N18
\reg_blk|read_mux_2|Mux0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux0~17_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (\reg_blk|register_14|data_out\(31))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|register_12|data_out\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datab => \reg_blk|register_14|data_out\(31),
	datac => \reg_blk|register_12|data_out\(31),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	combout => \reg_blk|read_mux_2|Mux0~17_combout\);

-- Location: LCCOMB_X17_Y2_N0
\reg_blk|read_mux_2|Mux0~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux0~18_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|read_mux_2|Mux0~17_combout\ & ((\reg_blk|register_15|data_out\(31)))) # (!\reg_blk|read_mux_2|Mux0~17_combout\ & 
-- (\reg_blk|register_13|data_out\(31))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (((\reg_blk|read_mux_2|Mux0~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_13|data_out\(31),
	datab => \reg_blk|register_15|data_out\(31),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datad => \reg_blk|read_mux_2|Mux0~17_combout\,
	combout => \reg_blk|read_mux_2|Mux0~18_combout\);

-- Location: LCCOMB_X13_Y6_N24
\reg_blk|register_21|data_out[31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_21|data_out[31]~feeder_combout\ = \regblk_data_in_mux|output[31]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[31]~31_combout\,
	combout => \reg_blk|register_21|data_out[31]~feeder_combout\);

-- Location: LCFF_X13_Y6_N25
\reg_blk|register_21|data_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_21|data_out[31]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_21|data_out\(31));

-- Location: LCCOMB_X17_Y6_N24
\reg_blk|register_29|data_out[31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_29|data_out[31]~feeder_combout\ = \regblk_data_in_mux|output[31]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[31]~31_combout\,
	combout => \reg_blk|register_29|data_out[31]~feeder_combout\);

-- Location: LCFF_X17_Y6_N25
\reg_blk|register_29|data_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_29|data_out[31]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_29|data_out\(31));

-- Location: LCFF_X18_Y2_N7
\reg_blk|register_17|data_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[31]~31_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_17|data_out\(31));

-- Location: LCCOMB_X18_Y2_N6
\reg_blk|read_mux_2|Mux0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux0~2_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (\reg_blk|register_25|data_out\(31))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\reg_blk|register_17|data_out\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_25|data_out\(31),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datac => \reg_blk|register_17|data_out\(31),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	combout => \reg_blk|read_mux_2|Mux0~2_combout\);

-- Location: LCCOMB_X17_Y6_N18
\reg_blk|read_mux_2|Mux0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux0~3_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|read_mux_2|Mux0~2_combout\ & ((\reg_blk|register_29|data_out\(31)))) # (!\reg_blk|read_mux_2|Mux0~2_combout\ & 
-- (\reg_blk|register_21|data_out\(31))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\reg_blk|read_mux_2|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datab => \reg_blk|register_21|data_out\(31),
	datac => \reg_blk|register_29|data_out\(31),
	datad => \reg_blk|read_mux_2|Mux0~2_combout\,
	combout => \reg_blk|read_mux_2|Mux0~3_combout\);

-- Location: LCCOMB_X22_Y6_N28
\reg_blk|register_31|data_out[31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_31|data_out[31]~feeder_combout\ = \regblk_data_in_mux|output[31]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[31]~31_combout\,
	combout => \reg_blk|register_31|data_out[31]~feeder_combout\);

-- Location: LCFF_X22_Y6_N29
\reg_blk|register_31|data_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_31|data_out[31]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_31|data_out\(31));

-- Location: LCCOMB_X25_Y6_N8
\reg_blk|register_27|data_out[31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_27|data_out[31]~feeder_combout\ = \regblk_data_in_mux|output[31]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[31]~31_combout\,
	combout => \reg_blk|register_27|data_out[31]~feeder_combout\);

-- Location: LCFF_X25_Y6_N9
\reg_blk|register_27|data_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_27|data_out[31]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_27|data_out\(31));

-- Location: LCFF_X20_Y3_N27
\reg_blk|register_23|data_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[31]~31_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_23|data_out\(31));

-- Location: LCCOMB_X17_Y6_N8
\reg_blk|register_19|data_out[31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_19|data_out[31]~feeder_combout\ = \regblk_data_in_mux|output[31]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[31]~31_combout\,
	combout => \reg_blk|register_19|data_out[31]~feeder_combout\);

-- Location: LCFF_X17_Y6_N9
\reg_blk|register_19|data_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_19|data_out[31]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_19|data_out\(31));

-- Location: LCCOMB_X22_Y6_N30
\reg_blk|read_mux_2|Mux0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux0~9_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|register_23|data_out\(31)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\reg_blk|register_19|data_out\(31) & !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datab => \reg_blk|register_23|data_out\(31),
	datac => \reg_blk|register_19|data_out\(31),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	combout => \reg_blk|read_mux_2|Mux0~9_combout\);

-- Location: LCCOMB_X22_Y6_N10
\reg_blk|read_mux_2|Mux0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux0~10_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\reg_blk|read_mux_2|Mux0~9_combout\ & (\reg_blk|register_31|data_out\(31))) # (!\reg_blk|read_mux_2|Mux0~9_combout\ & 
-- ((\reg_blk|register_27|data_out\(31)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (((\reg_blk|read_mux_2|Mux0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datab => \reg_blk|register_31|data_out\(31),
	datac => \reg_blk|register_27|data_out\(31),
	datad => \reg_blk|read_mux_2|Mux0~9_combout\,
	combout => \reg_blk|read_mux_2|Mux0~10_combout\);

-- Location: LCFF_X20_Y2_N19
\reg_blk|register_30|data_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[31]~31_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_30|data_out\(31));

-- Location: LCFF_X20_Y2_N1
\reg_blk|register_26|data_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[31]~31_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_26|data_out\(31));

-- Location: LCFF_X19_Y2_N17
\reg_blk|register_22|data_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[31]~31_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_22|data_out\(31));

-- Location: LCFF_X19_Y2_N3
\reg_blk|register_18|data_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[31]~31_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_18|data_out\(31));

-- Location: LCCOMB_X19_Y2_N2
\reg_blk|read_mux_2|Mux0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux0~4_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|register_22|data_out\(31)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\reg_blk|register_18|data_out\(31) & !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datab => \reg_blk|register_22|data_out\(31),
	datac => \reg_blk|register_18|data_out\(31),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	combout => \reg_blk|read_mux_2|Mux0~4_combout\);

-- Location: LCCOMB_X20_Y2_N0
\reg_blk|read_mux_2|Mux0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux0~5_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\reg_blk|read_mux_2|Mux0~4_combout\ & (\reg_blk|register_30|data_out\(31))) # (!\reg_blk|read_mux_2|Mux0~4_combout\ & 
-- ((\reg_blk|register_26|data_out\(31)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (((\reg_blk|read_mux_2|Mux0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datab => \reg_blk|register_30|data_out\(31),
	datac => \reg_blk|register_26|data_out\(31),
	datad => \reg_blk|read_mux_2|Mux0~4_combout\,
	combout => \reg_blk|read_mux_2|Mux0~5_combout\);

-- Location: LCFF_X18_Y3_N23
\reg_blk|register_16|data_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[31]~31_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_16|data_out\(31));

-- Location: LCCOMB_X18_Y3_N22
\reg_blk|read_mux_2|Mux0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux0~6_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (\reg_blk|register_24|data_out\(31))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\reg_blk|register_16|data_out\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_24|data_out\(31),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datac => \reg_blk|register_16|data_out\(31),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	combout => \reg_blk|read_mux_2|Mux0~6_combout\);

-- Location: LCFF_X19_Y3_N15
\reg_blk|register_28|data_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[31]~31_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_28|data_out\(31));

-- Location: LCFF_X19_Y3_N13
\reg_blk|register_20|data_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[31]~31_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_20|data_out\(31));

-- Location: LCCOMB_X19_Y3_N14
\reg_blk|read_mux_2|Mux0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux0~7_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|read_mux_2|Mux0~6_combout\ & (\reg_blk|register_28|data_out\(31))) # (!\reg_blk|read_mux_2|Mux0~6_combout\ & 
-- ((\reg_blk|register_20|data_out\(31)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (\reg_blk|read_mux_2|Mux0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datab => \reg_blk|read_mux_2|Mux0~6_combout\,
	datac => \reg_blk|register_28|data_out\(31),
	datad => \reg_blk|register_20|data_out\(31),
	combout => \reg_blk|read_mux_2|Mux0~7_combout\);

-- Location: LCCOMB_X24_Y3_N12
\reg_blk|read_mux_2|Mux0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux0~8_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16)) # ((\reg_blk|read_mux_2|Mux0~5_combout\)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|read_mux_2|Mux0~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datac => \reg_blk|read_mux_2|Mux0~5_combout\,
	datad => \reg_blk|read_mux_2|Mux0~7_combout\,
	combout => \reg_blk|read_mux_2|Mux0~8_combout\);

-- Location: LCCOMB_X24_Y3_N14
\reg_blk|read_mux_2|Mux0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux0~11_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|read_mux_2|Mux0~8_combout\ & ((\reg_blk|read_mux_2|Mux0~10_combout\))) # (!\reg_blk|read_mux_2|Mux0~8_combout\ & 
-- (\reg_blk|read_mux_2|Mux0~3_combout\)))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (((\reg_blk|read_mux_2|Mux0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datab => \reg_blk|read_mux_2|Mux0~3_combout\,
	datac => \reg_blk|read_mux_2|Mux0~10_combout\,
	datad => \reg_blk|read_mux_2|Mux0~8_combout\,
	combout => \reg_blk|read_mux_2|Mux0~11_combout\);

-- Location: LCCOMB_X21_Y6_N30
\reg_blk|register_2|data_out[31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_2|data_out[31]~feeder_combout\ = \regblk_data_in_mux|output[31]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[31]~31_combout\,
	combout => \reg_blk|register_2|data_out[31]~feeder_combout\);

-- Location: LCFF_X21_Y6_N31
\reg_blk|register_2|data_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_2|data_out[31]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_2|data_out\(31));

-- Location: LCCOMB_X15_Y6_N6
\reg_blk|register_3|data_out[31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_3|data_out[31]~feeder_combout\ = \regblk_data_in_mux|output[31]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[31]~31_combout\,
	combout => \reg_blk|register_3|data_out[31]~feeder_combout\);

-- Location: LCFF_X15_Y6_N7
\reg_blk|register_3|data_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_3|data_out[31]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_3|data_out\(31));

-- Location: LCFF_X19_Y5_N31
\reg_blk|register_1|data_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[31]~31_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_1|data_out\(31));

-- Location: LCCOMB_X15_Y3_N18
\reg_blk|register_4|data_out[31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_4|data_out[31]~feeder_combout\ = \regblk_data_in_mux|output[31]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[31]~31_combout\,
	combout => \reg_blk|register_4|data_out[31]~feeder_combout\);

-- Location: LCFF_X15_Y3_N19
\reg_blk|register_4|data_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_4|data_out[31]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_4|data_out\(31));

-- Location: LCCOMB_X15_Y3_N16
\reg_blk|read_mux_2|Mux0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux0~12_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|register_6|data_out\(31)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (((\reg_blk|register_4|data_out\(31) & !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_6|data_out\(31),
	datab => \reg_blk|register_4|data_out\(31),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	combout => \reg_blk|read_mux_2|Mux0~12_combout\);

-- Location: LCCOMB_X15_Y6_N18
\reg_blk|read_mux_2|Mux0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux0~13_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|read_mux_2|Mux0~12_combout\ & ((\reg_blk|register_7|data_out\(31)))) # (!\reg_blk|read_mux_2|Mux0~12_combout\ & 
-- (\reg_blk|register_5|data_out\(31))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (((\reg_blk|read_mux_2|Mux0~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_5|data_out\(31),
	datab => \reg_blk|register_7|data_out\(31),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datad => \reg_blk|read_mux_2|Mux0~12_combout\,
	combout => \reg_blk|read_mux_2|Mux0~13_combout\);

-- Location: LCCOMB_X19_Y5_N30
\reg_blk|read_mux_2|Mux0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux0~14_combout\ = (\reg_blk|read_mux_2|Mux8~2_combout\ & (((\reg_blk|read_mux_2|Mux0~13_combout\)) # (!\reg_blk|read_mux_2|Mux8~1_combout\))) # (!\reg_blk|read_mux_2|Mux8~2_combout\ & (\reg_blk|read_mux_2|Mux8~1_combout\ & 
-- (\reg_blk|register_1|data_out\(31))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux8~2_combout\,
	datab => \reg_blk|read_mux_2|Mux8~1_combout\,
	datac => \reg_blk|register_1|data_out\(31),
	datad => \reg_blk|read_mux_2|Mux0~13_combout\,
	combout => \reg_blk|read_mux_2|Mux0~14_combout\);

-- Location: LCCOMB_X24_Y5_N2
\reg_blk|read_mux_2|Mux0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux0~15_combout\ = (\reg_blk|read_mux_2|Mux8~3_combout\ & ((\reg_blk|read_mux_2|Mux0~14_combout\ & ((\reg_blk|register_3|data_out\(31)))) # (!\reg_blk|read_mux_2|Mux0~14_combout\ & (\reg_blk|register_2|data_out\(31))))) # 
-- (!\reg_blk|read_mux_2|Mux8~3_combout\ & (((\reg_blk|read_mux_2|Mux0~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux8~3_combout\,
	datab => \reg_blk|register_2|data_out\(31),
	datac => \reg_blk|register_3|data_out\(31),
	datad => \reg_blk|read_mux_2|Mux0~14_combout\,
	combout => \reg_blk|read_mux_2|Mux0~15_combout\);

-- Location: LCCOMB_X24_Y3_N0
\reg_blk|read_mux_2|Mux0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux0~16_combout\ = (\reg_blk|read_mux_2|Mux8~0_combout\ & ((\reg_blk|read_mux_2|Mux8~4_combout\) # ((\reg_blk|read_mux_2|Mux0~11_combout\)))) # (!\reg_blk|read_mux_2|Mux8~0_combout\ & (!\reg_blk|read_mux_2|Mux8~4_combout\ & 
-- ((\reg_blk|read_mux_2|Mux0~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux8~0_combout\,
	datab => \reg_blk|read_mux_2|Mux8~4_combout\,
	datac => \reg_blk|read_mux_2|Mux0~11_combout\,
	datad => \reg_blk|read_mux_2|Mux0~15_combout\,
	combout => \reg_blk|read_mux_2|Mux0~16_combout\);

-- Location: LCCOMB_X24_Y3_N6
\reg_blk|read_mux_2|Mux0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux0~19_combout\ = (\reg_blk|read_mux_2|Mux8~4_combout\ & ((\reg_blk|read_mux_2|Mux0~16_combout\ & ((\reg_blk|read_mux_2|Mux0~18_combout\))) # (!\reg_blk|read_mux_2|Mux0~16_combout\ & (\reg_blk|read_mux_2|Mux0~1_combout\)))) # 
-- (!\reg_blk|read_mux_2|Mux8~4_combout\ & (((\reg_blk|read_mux_2|Mux0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux0~1_combout\,
	datab => \reg_blk|read_mux_2|Mux8~4_combout\,
	datac => \reg_blk|read_mux_2|Mux0~18_combout\,
	datad => \reg_blk|read_mux_2|Mux0~16_combout\,
	combout => \reg_blk|read_mux_2|Mux0~19_combout\);

-- Location: M4K_X23_Y6
\data_cache|block_1|altsyncram_component|auto_generated|ram_block1a30\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "dat_cache_mif.mif",
	init_file_layout => "port_a",
	logical_ram_name => "dat_cache:data_cache|dat_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_lif1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 11,
	port_b_data_width => 2,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \controller|Equal7~0_combout\,
	clk0 => \clk3~clkctrl_outclk\,
	portadatain => \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\);

-- Location: LCCOMB_X21_Y4_N12
\regblk_data_in_mux|output[30]~30\ : cycloneii_lcell_comb
-- Equation(s):
-- \regblk_data_in_mux|output[30]~30_combout\ = (\controller|Equal6~2_combout\ & ((\data_cache|block_1|altsyncram_component|auto_generated|q_a\(30)))) # (!\controller|Equal6~2_combout\ & (\alu|func_mux_unit|Mux1~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|func_mux_unit|Mux1~5_combout\,
	datab => \controller|Equal6~2_combout\,
	datad => \data_cache|block_1|altsyncram_component|auto_generated|q_a\(30),
	combout => \regblk_data_in_mux|output[30]~30_combout\);

-- Location: LCFF_X20_Y7_N5
\reg_blk|register_9|data_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[30]~30_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_9|data_out\(30));

-- Location: LCFF_X20_Y7_N19
\reg_blk|register_8|data_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[30]~30_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_8|data_out\(30));

-- Location: LCCOMB_X22_Y4_N16
\reg_blk|register_10|data_out[30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_10|data_out[30]~feeder_combout\ = \regblk_data_in_mux|output[30]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[30]~30_combout\,
	combout => \reg_blk|register_10|data_out[30]~feeder_combout\);

-- Location: LCFF_X22_Y4_N17
\reg_blk|register_10|data_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_10|data_out[30]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_10|data_out\(30));

-- Location: LCCOMB_X20_Y7_N18
\reg_blk|read_mux_2|Mux1~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux1~10_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16)) # ((\reg_blk|register_10|data_out\(30))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (\reg_blk|register_8|data_out\(30))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datac => \reg_blk|register_8|data_out\(30),
	datad => \reg_blk|register_10|data_out\(30),
	combout => \reg_blk|read_mux_2|Mux1~10_combout\);

-- Location: LCCOMB_X20_Y7_N4
\reg_blk|read_mux_2|Mux1~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux1~11_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|read_mux_2|Mux1~10_combout\ & (\reg_blk|register_11|data_out\(30))) # (!\reg_blk|read_mux_2|Mux1~10_combout\ & 
-- ((\reg_blk|register_9|data_out\(30)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (((\reg_blk|read_mux_2|Mux1~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_11|data_out\(30),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datac => \reg_blk|register_9|data_out\(30),
	datad => \reg_blk|read_mux_2|Mux1~10_combout\,
	combout => \reg_blk|read_mux_2|Mux1~11_combout\);

-- Location: LCCOMB_X22_Y2_N8
\reg_blk|register_2|data_out[30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_2|data_out[30]~feeder_combout\ = \regblk_data_in_mux|output[30]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[30]~30_combout\,
	combout => \reg_blk|register_2|data_out[30]~feeder_combout\);

-- Location: LCFF_X22_Y2_N9
\reg_blk|register_2|data_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_2|data_out[30]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_2|data_out\(30));

-- Location: LCFF_X19_Y5_N7
\reg_blk|register_1|data_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[30]~30_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_1|data_out\(30));

-- Location: LCCOMB_X19_Y5_N6
\reg_blk|read_mux_2|Mux1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux1~14_combout\ = (\reg_blk|read_mux_2|Mux8~1_combout\ & ((\reg_blk|read_mux_2|Mux8~2_combout\ & (\reg_blk|read_mux_2|Mux1~13_combout\)) # (!\reg_blk|read_mux_2|Mux8~2_combout\ & ((\reg_blk|register_1|data_out\(30)))))) # 
-- (!\reg_blk|read_mux_2|Mux8~1_combout\ & (((\reg_blk|read_mux_2|Mux8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux1~13_combout\,
	datab => \reg_blk|read_mux_2|Mux8~1_combout\,
	datac => \reg_blk|register_1|data_out\(30),
	datad => \reg_blk|read_mux_2|Mux8~2_combout\,
	combout => \reg_blk|read_mux_2|Mux1~14_combout\);

-- Location: LCCOMB_X22_Y2_N6
\reg_blk|read_mux_2|Mux1~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux1~15_combout\ = (\reg_blk|read_mux_2|Mux8~3_combout\ & ((\reg_blk|read_mux_2|Mux1~14_combout\ & (\reg_blk|register_3|data_out\(30))) # (!\reg_blk|read_mux_2|Mux1~14_combout\ & ((\reg_blk|register_2|data_out\(30)))))) # 
-- (!\reg_blk|read_mux_2|Mux8~3_combout\ & (((\reg_blk|read_mux_2|Mux1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_3|data_out\(30),
	datab => \reg_blk|register_2|data_out\(30),
	datac => \reg_blk|read_mux_2|Mux8~3_combout\,
	datad => \reg_blk|read_mux_2|Mux1~14_combout\,
	combout => \reg_blk|read_mux_2|Mux1~15_combout\);

-- Location: LCCOMB_X21_Y4_N4
\reg_blk|read_mux_2|Mux1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux1~16_combout\ = (\reg_blk|read_mux_2|Mux8~4_combout\ & ((\reg_blk|read_mux_2|Mux8~0_combout\) # ((\reg_blk|read_mux_2|Mux1~11_combout\)))) # (!\reg_blk|read_mux_2|Mux8~4_combout\ & (!\reg_blk|read_mux_2|Mux8~0_combout\ & 
-- ((\reg_blk|read_mux_2|Mux1~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux8~4_combout\,
	datab => \reg_blk|read_mux_2|Mux8~0_combout\,
	datac => \reg_blk|read_mux_2|Mux1~11_combout\,
	datad => \reg_blk|read_mux_2|Mux1~15_combout\,
	combout => \reg_blk|read_mux_2|Mux1~16_combout\);

-- Location: LCFF_X20_Y1_N1
\reg_blk|register_31|data_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[30]~30_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_31|data_out\(30));

-- Location: LCFF_X20_Y1_N23
\reg_blk|register_27|data_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[30]~30_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_27|data_out\(30));

-- Location: LCFF_X20_Y3_N19
\reg_blk|register_23|data_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[30]~30_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_23|data_out\(30));

-- Location: LCFF_X20_Y3_N25
\reg_blk|register_19|data_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[30]~30_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_19|data_out\(30));

-- Location: LCCOMB_X20_Y3_N24
\reg_blk|read_mux_2|Mux1~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux1~7_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|register_23|data_out\(30)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\reg_blk|register_19|data_out\(30) & !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datab => \reg_blk|register_23|data_out\(30),
	datac => \reg_blk|register_19|data_out\(30),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	combout => \reg_blk|read_mux_2|Mux1~7_combout\);

-- Location: LCCOMB_X20_Y1_N22
\reg_blk|read_mux_2|Mux1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux1~8_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\reg_blk|read_mux_2|Mux1~7_combout\ & (\reg_blk|register_31|data_out\(30))) # (!\reg_blk|read_mux_2|Mux1~7_combout\ & 
-- ((\reg_blk|register_27|data_out\(30)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (((\reg_blk|read_mux_2|Mux1~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datab => \reg_blk|register_31|data_out\(30),
	datac => \reg_blk|register_27|data_out\(30),
	datad => \reg_blk|read_mux_2|Mux1~7_combout\,
	combout => \reg_blk|read_mux_2|Mux1~8_combout\);

-- Location: LCFF_X19_Y2_N23
\reg_blk|register_18|data_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[30]~30_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_18|data_out\(30));

-- Location: LCCOMB_X19_Y2_N22
\reg_blk|read_mux_2|Mux1~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux1~0_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|register_22|data_out\(30)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\reg_blk|register_18|data_out\(30) & !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_22|data_out\(30),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datac => \reg_blk|register_18|data_out\(30),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	combout => \reg_blk|read_mux_2|Mux1~0_combout\);

-- Location: LCFF_X20_Y2_N15
\reg_blk|register_30|data_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[30]~30_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_30|data_out\(30));

-- Location: LCCOMB_X20_Y2_N14
\reg_blk|read_mux_2|Mux1~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux1~1_combout\ = (\reg_blk|read_mux_2|Mux1~0_combout\ & (((\reg_blk|register_30|data_out\(30)) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19))))) # (!\reg_blk|read_mux_2|Mux1~0_combout\ & 
-- (\reg_blk|register_26|data_out\(30) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_26|data_out\(30),
	datab => \reg_blk|read_mux_2|Mux1~0_combout\,
	datac => \reg_blk|register_30|data_out\(30),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	combout => \reg_blk|read_mux_2|Mux1~1_combout\);

-- Location: LCCOMB_X21_Y4_N6
\reg_blk|read_mux_2|Mux1~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux1~9_combout\ = (\reg_blk|read_mux_2|Mux1~6_combout\ & (((\reg_blk|read_mux_2|Mux1~8_combout\)) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17)))) # (!\reg_blk|read_mux_2|Mux1~6_combout\ & 
-- (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|read_mux_2|Mux1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux1~6_combout\,
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datac => \reg_blk|read_mux_2|Mux1~8_combout\,
	datad => \reg_blk|read_mux_2|Mux1~1_combout\,
	combout => \reg_blk|read_mux_2|Mux1~9_combout\);

-- Location: LCCOMB_X21_Y4_N8
\reg_blk|read_mux_2|Mux1~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux1~19_combout\ = (\reg_blk|read_mux_2|Mux8~0_combout\ & ((\reg_blk|read_mux_2|Mux1~16_combout\ & (\reg_blk|read_mux_2|Mux1~18_combout\)) # (!\reg_blk|read_mux_2|Mux1~16_combout\ & ((\reg_blk|read_mux_2|Mux1~9_combout\))))) # 
-- (!\reg_blk|read_mux_2|Mux8~0_combout\ & (((\reg_blk|read_mux_2|Mux1~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux1~18_combout\,
	datab => \reg_blk|read_mux_2|Mux8~0_combout\,
	datac => \reg_blk|read_mux_2|Mux1~16_combout\,
	datad => \reg_blk|read_mux_2|Mux1~9_combout\,
	combout => \reg_blk|read_mux_2|Mux1~19_combout\);

-- Location: LCCOMB_X20_Y4_N26
\alu|func_mux_unit|Mux6~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux6~3_combout\ = (!\controller|ctrl_alu_op[2]~5_combout\ & \controller|ctrl_alu_op[1]~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \controller|ctrl_alu_op[2]~5_combout\,
	datad => \controller|ctrl_alu_op[1]~4_combout\,
	combout => \alu|func_mux_unit|Mux6~3_combout\);

-- Location: LCCOMB_X21_Y6_N8
\alu|func_mux_unit|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux0~0_combout\ = (\alu_source_mux|output[31]~64_combout\ & (\controller|ctrl_alu_op[0]~2_combout\ & (\alu|func_mux_unit|Mux6~3_combout\ & \reg_blk|read_mux_1|Mux0~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_source_mux|output[31]~64_combout\,
	datab => \controller|ctrl_alu_op[0]~2_combout\,
	datac => \alu|func_mux_unit|Mux6~3_combout\,
	datad => \reg_blk|read_mux_1|Mux0~19_combout\,
	combout => \alu|func_mux_unit|Mux0~0_combout\);

-- Location: LCCOMB_X21_Y6_N14
\alu|func_mux_unit|Mux0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux0~1_combout\ = (\alu|func_mux_unit|Mux6~2_combout\ & ((\alu_source_mux|output[31]~64_combout\) # (\reg_blk|read_mux_1|Mux0~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_source_mux|output[31]~64_combout\,
	datac => \alu|func_mux_unit|Mux6~2_combout\,
	datad => \reg_blk|read_mux_1|Mux0~19_combout\,
	combout => \alu|func_mux_unit|Mux0~1_combout\);

-- Location: LCCOMB_X24_Y3_N28
\alu_source_mux|output[31]~64\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu_source_mux|output[31]~64_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31) & ((\controller|Equal6~0_combout\ & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(15))) # 
-- (!\controller|Equal6~0_combout\ & ((\reg_blk|read_mux_2|Mux0~19_combout\))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31) & (((\reg_blk|read_mux_2|Mux0~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31),
	datab => \controller|Equal6~0_combout\,
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(15),
	datad => \reg_blk|read_mux_2|Mux0~19_combout\,
	combout => \alu_source_mux|output[31]~64_combout\);

-- Location: LCCOMB_X21_Y4_N16
\alu_source_mux|output[30]~65\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu_source_mux|output[30]~65_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31) & ((\controller|Equal6~0_combout\ & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(15)))) # 
-- (!\controller|Equal6~0_combout\ & (\reg_blk|read_mux_2|Mux1~19_combout\)))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31) & (((\reg_blk|read_mux_2|Mux1~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31),
	datab => \controller|Equal6~0_combout\,
	datac => \reg_blk|read_mux_2|Mux1~19_combout\,
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(15),
	combout => \alu_source_mux|output[30]~65_combout\);

-- Location: LCCOMB_X20_Y4_N30
\alu|func_mux_unit|Mux3~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux3~0_combout\ = (!\controller|ctrl_alu_op[1]~4_combout\ & \controller|ctrl_alu_op[0]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controller|ctrl_alu_op[1]~4_combout\,
	datad => \controller|ctrl_alu_op[0]~2_combout\,
	combout => \alu|func_mux_unit|Mux3~0_combout\);

-- Location: LCCOMB_X19_Y4_N4
\alu|func_mux_unit|Mux3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux3~2_combout\ = (\alu|func_mux_unit|Mux6~2_combout\ & ((\alu_source_mux|output[28]~67_combout\) # (\reg_blk|read_mux_1|Mux3~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_source_mux|output[28]~67_combout\,
	datab => \alu|func_mux_unit|Mux6~2_combout\,
	datad => \reg_blk|read_mux_1|Mux3~19_combout\,
	combout => \alu|func_mux_unit|Mux3~2_combout\);

-- Location: LCFF_X19_Y4_N17
\reg_blk|register_15|data_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \regblk_data_in_mux|output[27]~27_combout\,
	ena => \reg_blk|decoder|Ram0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_15|data_out\(27));

-- Location: LCFF_X18_Y1_N23
\reg_blk|register_12|data_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[27]~27_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_12|data_out\(27));

-- Location: LCCOMB_X18_Y1_N0
\reg_blk|read_mux_1|Mux4~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux4~17_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (\reg_blk|register_14|data_out\(27))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\reg_blk|register_12|data_out\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_14|data_out\(27),
	datab => \reg_blk|register_12|data_out\(27),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	combout => \reg_blk|read_mux_1|Mux4~17_combout\);

-- Location: LCCOMB_X18_Y1_N30
\reg_blk|read_mux_1|Mux4~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux4~18_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|read_mux_1|Mux4~17_combout\ & ((\reg_blk|register_15|data_out\(27)))) # (!\reg_blk|read_mux_1|Mux4~17_combout\ & 
-- (\reg_blk|register_13|data_out\(27))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (((\reg_blk|read_mux_1|Mux4~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_13|data_out\(27),
	datab => \reg_blk|register_15|data_out\(27),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datad => \reg_blk|read_mux_1|Mux4~17_combout\,
	combout => \reg_blk|read_mux_1|Mux4~18_combout\);

-- Location: LCCOMB_X20_Y1_N8
\reg_blk|register_27|data_out[27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_27|data_out[27]~feeder_combout\ = \regblk_data_in_mux|output[27]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[27]~27_combout\,
	combout => \reg_blk|register_27|data_out[27]~feeder_combout\);

-- Location: LCFF_X20_Y1_N9
\reg_blk|register_27|data_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_27|data_out[27]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_27|data_out\(27));

-- Location: LCCOMB_X20_Y1_N10
\reg_blk|register_31|data_out[27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_31|data_out[27]~feeder_combout\ = \regblk_data_in_mux|output[27]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[27]~27_combout\,
	combout => \reg_blk|register_31|data_out[27]~feeder_combout\);

-- Location: LCFF_X20_Y1_N11
\reg_blk|register_31|data_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_31|data_out[27]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_31|data_out\(27));

-- Location: LCCOMB_X20_Y1_N4
\reg_blk|read_mux_1|Mux4~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux4~10_combout\ = (\reg_blk|read_mux_1|Mux4~9_combout\ & (((\reg_blk|register_31|data_out\(27)) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24))))) # (!\reg_blk|read_mux_1|Mux4~9_combout\ & 
-- (\reg_blk|register_27|data_out\(27) & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux4~9_combout\,
	datab => \reg_blk|register_27|data_out\(27),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datad => \reg_blk|register_31|data_out\(27),
	combout => \reg_blk|read_mux_1|Mux4~10_combout\);

-- Location: LCFF_X17_Y6_N1
\reg_blk|register_29|data_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[27]~27_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_29|data_out\(27));

-- Location: LCFF_X15_Y4_N5
\reg_blk|register_21|data_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[27]~27_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_21|data_out\(27));

-- Location: LCCOMB_X15_Y4_N4
\reg_blk|read_mux_1|Mux4~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux4~3_combout\ = (\reg_blk|read_mux_1|Mux4~2_combout\ & ((\reg_blk|register_29|data_out\(27)) # ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23))))) # (!\reg_blk|read_mux_1|Mux4~2_combout\ & 
-- (((\reg_blk|register_21|data_out\(27) & \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux4~2_combout\,
	datab => \reg_blk|register_29|data_out\(27),
	datac => \reg_blk|register_21|data_out\(27),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	combout => \reg_blk|read_mux_1|Mux4~3_combout\);

-- Location: LCCOMB_X17_Y1_N30
\reg_blk|read_mux_1|Mux4~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux4~11_combout\ = (\reg_blk|read_mux_1|Mux4~8_combout\ & (((\reg_blk|read_mux_1|Mux4~10_combout\)) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21)))) # (!\reg_blk|read_mux_1|Mux4~8_combout\ & 
-- (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|read_mux_1|Mux4~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux4~8_combout\,
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datac => \reg_blk|read_mux_1|Mux4~10_combout\,
	datad => \reg_blk|read_mux_1|Mux4~3_combout\,
	combout => \reg_blk|read_mux_1|Mux4~11_combout\);

-- Location: LCCOMB_X19_Y1_N20
\reg_blk|register_3|data_out[27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_3|data_out[27]~feeder_combout\ = \regblk_data_in_mux|output[27]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[27]~27_combout\,
	combout => \reg_blk|register_3|data_out[27]~feeder_combout\);

-- Location: LCFF_X19_Y1_N21
\reg_blk|register_3|data_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_3|data_out[27]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_3|data_out\(27));

-- Location: LCCOMB_X19_Y1_N26
\reg_blk|register_2|data_out[27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_2|data_out[27]~feeder_combout\ = \regblk_data_in_mux|output[27]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[27]~27_combout\,
	combout => \reg_blk|register_2|data_out[27]~feeder_combout\);

-- Location: LCFF_X19_Y1_N27
\reg_blk|register_2|data_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_2|data_out[27]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_2|data_out\(27));

-- Location: LCFF_X15_Y5_N15
\reg_blk|register_7|data_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[27]~27_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_7|data_out\(27));

-- Location: LCFF_X17_Y8_N5
\reg_blk|register_6|data_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[27]~27_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_6|data_out\(27));

-- Location: LCCOMB_X17_Y8_N4
\reg_blk|read_mux_1|Mux4~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux4~12_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\reg_blk|register_6|data_out\(27)) # (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (\reg_blk|register_4|data_out\(27) & ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_4|data_out\(27),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datac => \reg_blk|register_6|data_out\(27),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	combout => \reg_blk|read_mux_1|Mux4~12_combout\);

-- Location: LCCOMB_X15_Y5_N14
\reg_blk|read_mux_1|Mux4~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux4~13_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|read_mux_1|Mux4~12_combout\ & ((\reg_blk|register_7|data_out\(27)))) # (!\reg_blk|read_mux_1|Mux4~12_combout\ & 
-- (\reg_blk|register_5|data_out\(27))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (((\reg_blk|read_mux_1|Mux4~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_5|data_out\(27),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datac => \reg_blk|register_7|data_out\(27),
	datad => \reg_blk|read_mux_1|Mux4~12_combout\,
	combout => \reg_blk|read_mux_1|Mux4~13_combout\);

-- Location: LCCOMB_X17_Y1_N12
\reg_blk|read_mux_1|Mux4~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux4~14_combout\ = (\reg_blk|read_mux_1|Mux7~3_combout\ & ((\reg_blk|read_mux_1|Mux7~4_combout\ & ((\reg_blk|read_mux_1|Mux4~13_combout\))) # (!\reg_blk|read_mux_1|Mux7~4_combout\ & (\reg_blk|register_1|data_out\(27))))) # 
-- (!\reg_blk|read_mux_1|Mux7~3_combout\ & (((\reg_blk|read_mux_1|Mux7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_1|data_out\(27),
	datab => \reg_blk|read_mux_1|Mux7~3_combout\,
	datac => \reg_blk|read_mux_1|Mux7~4_combout\,
	datad => \reg_blk|read_mux_1|Mux4~13_combout\,
	combout => \reg_blk|read_mux_1|Mux4~14_combout\);

-- Location: LCCOMB_X17_Y1_N18
\reg_blk|read_mux_1|Mux4~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux4~15_combout\ = (\reg_blk|read_mux_1|Mux7~2_combout\ & ((\reg_blk|read_mux_1|Mux4~14_combout\ & (\reg_blk|register_3|data_out\(27))) # (!\reg_blk|read_mux_1|Mux4~14_combout\ & ((\reg_blk|register_2|data_out\(27)))))) # 
-- (!\reg_blk|read_mux_1|Mux7~2_combout\ & (((\reg_blk|read_mux_1|Mux4~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux7~2_combout\,
	datab => \reg_blk|register_3|data_out\(27),
	datac => \reg_blk|register_2|data_out\(27),
	datad => \reg_blk|read_mux_1|Mux4~14_combout\,
	combout => \reg_blk|read_mux_1|Mux4~15_combout\);

-- Location: LCCOMB_X17_Y1_N24
\reg_blk|read_mux_1|Mux4~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux4~16_combout\ = (\reg_blk|read_mux_1|Mux7~0_combout\ & (((\reg_blk|read_mux_1|Mux7~1_combout\)))) # (!\reg_blk|read_mux_1|Mux7~0_combout\ & ((\reg_blk|read_mux_1|Mux7~1_combout\ & (\reg_blk|read_mux_1|Mux4~11_combout\)) # 
-- (!\reg_blk|read_mux_1|Mux7~1_combout\ & ((\reg_blk|read_mux_1|Mux4~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux7~0_combout\,
	datab => \reg_blk|read_mux_1|Mux4~11_combout\,
	datac => \reg_blk|read_mux_1|Mux7~1_combout\,
	datad => \reg_blk|read_mux_1|Mux4~15_combout\,
	combout => \reg_blk|read_mux_1|Mux4~16_combout\);

-- Location: LCFF_X20_Y4_N25
\reg_blk|register_10|data_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[27]~27_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_10|data_out\(27));

-- Location: LCFF_X20_Y7_N29
\reg_blk|register_9|data_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[27]~27_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_9|data_out\(27));

-- Location: LCCOMB_X20_Y7_N28
\reg_blk|read_mux_1|Mux4~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux4~0_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (((\reg_blk|register_9|data_out\(27)) # (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (\reg_blk|register_8|data_out\(27) & ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_8|data_out\(27),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datac => \reg_blk|register_9|data_out\(27),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	combout => \reg_blk|read_mux_1|Mux4~0_combout\);

-- Location: LCCOMB_X19_Y1_N0
\reg_blk|read_mux_1|Mux4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux4~1_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\reg_blk|read_mux_1|Mux4~0_combout\ & (\reg_blk|register_11|data_out\(27))) # (!\reg_blk|read_mux_1|Mux4~0_combout\ & 
-- ((\reg_blk|register_10|data_out\(27)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\reg_blk|read_mux_1|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_11|data_out\(27),
	datab => \reg_blk|register_10|data_out\(27),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datad => \reg_blk|read_mux_1|Mux4~0_combout\,
	combout => \reg_blk|read_mux_1|Mux4~1_combout\);

-- Location: LCCOMB_X17_Y1_N2
\reg_blk|read_mux_1|Mux4~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux4~19_combout\ = (\reg_blk|read_mux_1|Mux7~0_combout\ & ((\reg_blk|read_mux_1|Mux4~16_combout\ & (\reg_blk|read_mux_1|Mux4~18_combout\)) # (!\reg_blk|read_mux_1|Mux4~16_combout\ & ((\reg_blk|read_mux_1|Mux4~1_combout\))))) # 
-- (!\reg_blk|read_mux_1|Mux7~0_combout\ & (((\reg_blk|read_mux_1|Mux4~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux7~0_combout\,
	datab => \reg_blk|read_mux_1|Mux4~18_combout\,
	datac => \reg_blk|read_mux_1|Mux4~16_combout\,
	datad => \reg_blk|read_mux_1|Mux4~1_combout\,
	combout => \reg_blk|read_mux_1|Mux4~19_combout\);

-- Location: LCCOMB_X19_Y7_N22
\alu|func_mux_unit|Mux4~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux4~4_combout\ = (\controller|ctrl_alu_op[1]~4_combout\ & (!\controller|ctrl_alu_op[2]~5_combout\ & (\reg_blk|read_mux_1|Mux4~19_combout\ & \alu_source_mux|output[27]~68_combout\))) # (!\controller|ctrl_alu_op[1]~4_combout\ & 
-- (\controller|ctrl_alu_op[2]~5_combout\ $ (\reg_blk|read_mux_1|Mux4~19_combout\ $ (\alu_source_mux|output[27]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100100000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ctrl_alu_op[2]~5_combout\,
	datab => \reg_blk|read_mux_1|Mux4~19_combout\,
	datac => \controller|ctrl_alu_op[1]~4_combout\,
	datad => \alu_source_mux|output[27]~68_combout\,
	combout => \alu|func_mux_unit|Mux4~4_combout\);

-- Location: LCCOMB_X20_Y11_N8
\reg_blk|register_10|data_out[24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_10|data_out[24]~feeder_combout\ = \regblk_data_in_mux|output[24]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[24]~24_combout\,
	combout => \reg_blk|register_10|data_out[24]~feeder_combout\);

-- Location: LCFF_X20_Y11_N9
\reg_blk|register_10|data_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_10|data_out[24]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_10|data_out\(24));

-- Location: LCFF_X20_Y7_N1
\reg_blk|register_9|data_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[24]~24_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_9|data_out\(24));

-- Location: LCFF_X20_Y7_N27
\reg_blk|register_8|data_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[24]~24_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_8|data_out\(24));

-- Location: LCCOMB_X20_Y7_N14
\reg_blk|read_mux_1|Mux7~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux7~5_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|register_9|data_out\(24)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (((\reg_blk|register_8|data_out\(24) & !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datab => \reg_blk|register_9|data_out\(24),
	datac => \reg_blk|register_8|data_out\(24),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	combout => \reg_blk|read_mux_1|Mux7~5_combout\);

-- Location: LCCOMB_X21_Y7_N24
\reg_blk|read_mux_1|Mux7~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux7~6_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\reg_blk|read_mux_1|Mux7~5_combout\ & (\reg_blk|register_11|data_out\(24))) # (!\reg_blk|read_mux_1|Mux7~5_combout\ & 
-- ((\reg_blk|register_10|data_out\(24)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\reg_blk|read_mux_1|Mux7~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_11|data_out\(24),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datac => \reg_blk|register_10|data_out\(24),
	datad => \reg_blk|read_mux_1|Mux7~5_combout\,
	combout => \reg_blk|read_mux_1|Mux7~6_combout\);

-- Location: LCFF_X22_Y3_N19
\reg_blk|register_12|data_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[24]~24_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_12|data_out\(24));

-- Location: LCCOMB_X22_Y3_N22
\reg_blk|read_mux_1|Mux7~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux7~22_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\reg_blk|register_14|data_out\(24)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & \reg_blk|register_12|data_out\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_14|data_out\(24),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datad => \reg_blk|register_12|data_out\(24),
	combout => \reg_blk|read_mux_1|Mux7~22_combout\);

-- Location: LCFF_X18_Y7_N13
\reg_blk|register_15|data_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \regblk_data_in_mux|output[24]~24_combout\,
	ena => \reg_blk|decoder|Ram0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_15|data_out\(24));

-- Location: LCCOMB_X22_Y3_N28
\reg_blk|read_mux_1|Mux7~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux7~23_combout\ = (\reg_blk|read_mux_1|Mux7~22_combout\ & (((\reg_blk|register_15|data_out\(24)) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21))))) # (!\reg_blk|read_mux_1|Mux7~22_combout\ & 
-- (\reg_blk|register_13|data_out\(24) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_13|data_out\(24),
	datab => \reg_blk|read_mux_1|Mux7~22_combout\,
	datac => \reg_blk|register_15|data_out\(24),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	combout => \reg_blk|read_mux_1|Mux7~23_combout\);

-- Location: LCFF_X18_Y8_N31
\reg_blk|register_2|data_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[24]~24_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_2|data_out\(24));

-- Location: LCFF_X19_Y5_N23
\reg_blk|register_1|data_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[24]~24_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_1|data_out\(24));

-- Location: LCFF_X10_Y7_N15
\reg_blk|register_5|data_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[24]~24_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_5|data_out\(24));

-- Location: LCCOMB_X15_Y3_N22
\reg_blk|register_6|data_out[24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_6|data_out[24]~feeder_combout\ = \regblk_data_in_mux|output[24]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[24]~24_combout\,
	combout => \reg_blk|register_6|data_out[24]~feeder_combout\);

-- Location: LCFF_X15_Y3_N23
\reg_blk|register_6|data_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_6|data_out[24]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_6|data_out\(24));

-- Location: LCCOMB_X15_Y3_N30
\reg_blk|read_mux_1|Mux7~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux7~17_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\reg_blk|register_6|data_out\(24)) # (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (\reg_blk|register_4|data_out\(24) & ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_4|data_out\(24),
	datab => \reg_blk|register_6|data_out\(24),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	combout => \reg_blk|read_mux_1|Mux7~17_combout\);

-- Location: LCCOMB_X10_Y7_N14
\reg_blk|read_mux_1|Mux7~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux7~18_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|read_mux_1|Mux7~17_combout\ & (\reg_blk|register_7|data_out\(24))) # (!\reg_blk|read_mux_1|Mux7~17_combout\ & 
-- ((\reg_blk|register_5|data_out\(24)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (((\reg_blk|read_mux_1|Mux7~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_7|data_out\(24),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datac => \reg_blk|register_5|data_out\(24),
	datad => \reg_blk|read_mux_1|Mux7~17_combout\,
	combout => \reg_blk|read_mux_1|Mux7~18_combout\);

-- Location: LCCOMB_X21_Y7_N22
\reg_blk|read_mux_1|Mux7~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux7~19_combout\ = (\reg_blk|read_mux_1|Mux7~3_combout\ & ((\reg_blk|read_mux_1|Mux7~4_combout\ & ((\reg_blk|read_mux_1|Mux7~18_combout\))) # (!\reg_blk|read_mux_1|Mux7~4_combout\ & (\reg_blk|register_1|data_out\(24))))) # 
-- (!\reg_blk|read_mux_1|Mux7~3_combout\ & (((\reg_blk|read_mux_1|Mux7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux7~3_combout\,
	datab => \reg_blk|register_1|data_out\(24),
	datac => \reg_blk|read_mux_1|Mux7~4_combout\,
	datad => \reg_blk|read_mux_1|Mux7~18_combout\,
	combout => \reg_blk|read_mux_1|Mux7~19_combout\);

-- Location: LCCOMB_X21_Y7_N20
\reg_blk|read_mux_1|Mux7~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux7~20_combout\ = (\reg_blk|read_mux_1|Mux7~2_combout\ & ((\reg_blk|read_mux_1|Mux7~19_combout\ & (\reg_blk|register_3|data_out\(24))) # (!\reg_blk|read_mux_1|Mux7~19_combout\ & ((\reg_blk|register_2|data_out\(24)))))) # 
-- (!\reg_blk|read_mux_1|Mux7~2_combout\ & (((\reg_blk|read_mux_1|Mux7~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_3|data_out\(24),
	datab => \reg_blk|read_mux_1|Mux7~2_combout\,
	datac => \reg_blk|register_2|data_out\(24),
	datad => \reg_blk|read_mux_1|Mux7~19_combout\,
	combout => \reg_blk|read_mux_1|Mux7~20_combout\);

-- Location: LCFF_X22_Y7_N19
\reg_blk|register_18|data_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[24]~24_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_18|data_out\(24));

-- Location: LCCOMB_X22_Y7_N18
\reg_blk|read_mux_1|Mux7~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux7~9_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\reg_blk|register_22|data_out\(24)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\reg_blk|register_18|data_out\(24) & !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_22|data_out\(24),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datac => \reg_blk|register_18|data_out\(24),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	combout => \reg_blk|read_mux_1|Mux7~9_combout\);

-- Location: LCCOMB_X26_Y7_N12
\reg_blk|read_mux_1|Mux7~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux7~10_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\reg_blk|read_mux_1|Mux7~9_combout\ & (\reg_blk|register_30|data_out\(24))) # (!\reg_blk|read_mux_1|Mux7~9_combout\ & 
-- ((\reg_blk|register_26|data_out\(24)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (((\reg_blk|read_mux_1|Mux7~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_30|data_out\(24),
	datab => \reg_blk|register_26|data_out\(24),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datad => \reg_blk|read_mux_1|Mux7~9_combout\,
	combout => \reg_blk|read_mux_1|Mux7~10_combout\);

-- Location: LCFF_X19_Y3_N31
\reg_blk|register_28|data_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[24]~24_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_28|data_out\(24));

-- Location: LCFF_X20_Y8_N17
\reg_blk|register_24|data_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[24]~24_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_24|data_out\(24));

-- Location: LCCOMB_X20_Y8_N16
\reg_blk|read_mux_1|Mux7~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux7~11_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (((\reg_blk|register_24|data_out\(24)) # (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (\reg_blk|register_16|data_out\(24) & ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_16|data_out\(24),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datac => \reg_blk|register_24|data_out\(24),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	combout => \reg_blk|read_mux_1|Mux7~11_combout\);

-- Location: LCCOMB_X19_Y3_N30
\reg_blk|read_mux_1|Mux7~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux7~12_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\reg_blk|read_mux_1|Mux7~11_combout\ & ((\reg_blk|register_28|data_out\(24)))) # (!\reg_blk|read_mux_1|Mux7~11_combout\ & 
-- (\reg_blk|register_20|data_out\(24))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\reg_blk|read_mux_1|Mux7~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_20|data_out\(24),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datac => \reg_blk|register_28|data_out\(24),
	datad => \reg_blk|read_mux_1|Mux7~11_combout\,
	combout => \reg_blk|read_mux_1|Mux7~12_combout\);

-- Location: LCCOMB_X22_Y7_N16
\reg_blk|read_mux_1|Mux7~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux7~13_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21)) # ((\reg_blk|read_mux_1|Mux7~10_combout\)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|read_mux_1|Mux7~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datac => \reg_blk|read_mux_1|Mux7~10_combout\,
	datad => \reg_blk|read_mux_1|Mux7~12_combout\,
	combout => \reg_blk|read_mux_1|Mux7~13_combout\);

-- Location: LCFF_X25_Y6_N27
\reg_blk|register_27|data_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[24]~24_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_27|data_out\(24));

-- Location: LCCOMB_X14_Y10_N30
\reg_blk|register_23|data_out[24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_23|data_out[24]~feeder_combout\ = \regblk_data_in_mux|output[24]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[24]~24_combout\,
	combout => \reg_blk|register_23|data_out[24]~feeder_combout\);

-- Location: LCFF_X14_Y10_N31
\reg_blk|register_23|data_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_23|data_out[24]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_23|data_out\(24));

-- Location: LCFF_X14_Y7_N9
\reg_blk|register_19|data_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[24]~24_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_19|data_out\(24));

-- Location: LCCOMB_X14_Y10_N20
\reg_blk|read_mux_1|Mux7~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux7~14_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (\reg_blk|register_23|data_out\(24))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\reg_blk|register_19|data_out\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datab => \reg_blk|register_23|data_out\(24),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datad => \reg_blk|register_19|data_out\(24),
	combout => \reg_blk|read_mux_1|Mux7~14_combout\);

-- Location: LCCOMB_X25_Y6_N6
\reg_blk|read_mux_1|Mux7~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux7~15_combout\ = (\reg_blk|read_mux_1|Mux7~14_combout\ & ((\reg_blk|register_31|data_out\(24)) # ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24))))) # (!\reg_blk|read_mux_1|Mux7~14_combout\ & 
-- (((\reg_blk|register_27|data_out\(24) & \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_31|data_out\(24),
	datab => \reg_blk|register_27|data_out\(24),
	datac => \reg_blk|read_mux_1|Mux7~14_combout\,
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	combout => \reg_blk|read_mux_1|Mux7~15_combout\);

-- Location: LCCOMB_X22_Y7_N26
\reg_blk|read_mux_1|Mux7~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux7~16_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|read_mux_1|Mux7~13_combout\ & ((\reg_blk|read_mux_1|Mux7~15_combout\))) # (!\reg_blk|read_mux_1|Mux7~13_combout\ & 
-- (\reg_blk|read_mux_1|Mux7~8_combout\)))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (((\reg_blk|read_mux_1|Mux7~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux7~8_combout\,
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datac => \reg_blk|read_mux_1|Mux7~13_combout\,
	datad => \reg_blk|read_mux_1|Mux7~15_combout\,
	combout => \reg_blk|read_mux_1|Mux7~16_combout\);

-- Location: LCCOMB_X22_Y7_N12
\reg_blk|read_mux_1|Mux7~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux7~21_combout\ = (\reg_blk|read_mux_1|Mux7~0_combout\ & (\reg_blk|read_mux_1|Mux7~1_combout\)) # (!\reg_blk|read_mux_1|Mux7~0_combout\ & ((\reg_blk|read_mux_1|Mux7~1_combout\ & ((\reg_blk|read_mux_1|Mux7~16_combout\))) # 
-- (!\reg_blk|read_mux_1|Mux7~1_combout\ & (\reg_blk|read_mux_1|Mux7~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux7~0_combout\,
	datab => \reg_blk|read_mux_1|Mux7~1_combout\,
	datac => \reg_blk|read_mux_1|Mux7~20_combout\,
	datad => \reg_blk|read_mux_1|Mux7~16_combout\,
	combout => \reg_blk|read_mux_1|Mux7~21_combout\);

-- Location: LCCOMB_X22_Y7_N10
\reg_blk|read_mux_1|Mux7~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux7~24_combout\ = (\reg_blk|read_mux_1|Mux7~0_combout\ & ((\reg_blk|read_mux_1|Mux7~21_combout\ & ((\reg_blk|read_mux_1|Mux7~23_combout\))) # (!\reg_blk|read_mux_1|Mux7~21_combout\ & (\reg_blk|read_mux_1|Mux7~6_combout\)))) # 
-- (!\reg_blk|read_mux_1|Mux7~0_combout\ & (((\reg_blk|read_mux_1|Mux7~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux7~0_combout\,
	datab => \reg_blk|read_mux_1|Mux7~6_combout\,
	datac => \reg_blk|read_mux_1|Mux7~23_combout\,
	datad => \reg_blk|read_mux_1|Mux7~21_combout\,
	combout => \reg_blk|read_mux_1|Mux7~24_combout\);

-- Location: LCCOMB_X14_Y1_N0
\alu_source_mux|output[24]~71\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu_source_mux|output[24]~71_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31) & ((\controller|Equal6~0_combout\ & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(15))) # 
-- (!\controller|Equal6~0_combout\ & ((\reg_blk|read_mux_2|Mux7~19_combout\))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31) & (((\reg_blk|read_mux_2|Mux7~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(15),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31),
	datac => \controller|Equal6~0_combout\,
	datad => \reg_blk|read_mux_2|Mux7~19_combout\,
	combout => \alu_source_mux|output[24]~71_combout\);

-- Location: LCCOMB_X14_Y5_N10
\alu|func_mux_unit|Mux7~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux7~3_combout\ = (\controller|ctrl_alu_op[1]~4_combout\ & (\reg_blk|read_mux_1|Mux7~24_combout\ & (!\controller|ctrl_alu_op[2]~5_combout\ & \alu_source_mux|output[24]~71_combout\))) # (!\controller|ctrl_alu_op[1]~4_combout\ & 
-- (\reg_blk|read_mux_1|Mux7~24_combout\ $ (\controller|ctrl_alu_op[2]~5_combout\ $ (\alu_source_mux|output[24]~71_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux7~24_combout\,
	datab => \controller|ctrl_alu_op[2]~5_combout\,
	datac => \alu_source_mux|output[24]~71_combout\,
	datad => \controller|ctrl_alu_op[1]~4_combout\,
	combout => \alu|func_mux_unit|Mux7~3_combout\);

-- Location: LCFF_X25_Y4_N27
\reg_blk|register_11|data_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[23]~23_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_11|data_out\(23));

-- Location: LCFF_X22_Y4_N11
\reg_blk|register_10|data_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[23]~23_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_10|data_out\(23));

-- Location: LCCOMB_X25_Y4_N4
\reg_blk|read_mux_2|Mux8~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux8~6_combout\ = (\reg_blk|read_mux_2|Mux8~5_combout\ & ((\reg_blk|register_11|data_out\(23)) # ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17))))) # (!\reg_blk|read_mux_2|Mux8~5_combout\ & 
-- (((\reg_blk|register_10|data_out\(23) & \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux8~5_combout\,
	datab => \reg_blk|register_11|data_out\(23),
	datac => \reg_blk|register_10|data_out\(23),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	combout => \reg_blk|read_mux_2|Mux8~6_combout\);

-- Location: LCFF_X18_Y5_N15
\reg_blk|register_13|data_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[23]~23_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_13|data_out\(23));

-- Location: LCFF_X18_Y5_N1
\reg_blk|register_12|data_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[23]~23_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_12|data_out\(23));

-- Location: LCCOMB_X18_Y5_N0
\reg_blk|read_mux_2|Mux8~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux8~22_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (\reg_blk|register_14|data_out\(23))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|register_12|data_out\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_14|data_out\(23),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datac => \reg_blk|register_12|data_out\(23),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	combout => \reg_blk|read_mux_2|Mux8~22_combout\);

-- Location: LCCOMB_X18_Y5_N14
\reg_blk|read_mux_2|Mux8~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux8~23_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|read_mux_2|Mux8~22_combout\ & (\reg_blk|register_15|data_out\(23))) # (!\reg_blk|read_mux_2|Mux8~22_combout\ & 
-- ((\reg_blk|register_13|data_out\(23)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (((\reg_blk|read_mux_2|Mux8~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datab => \reg_blk|register_15|data_out\(23),
	datac => \reg_blk|register_13|data_out\(23),
	datad => \reg_blk|read_mux_2|Mux8~22_combout\,
	combout => \reg_blk|read_mux_2|Mux8~23_combout\);

-- Location: LCFF_X18_Y8_N5
\reg_blk|register_2|data_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[23]~23_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_2|data_out\(23));

-- Location: LCFF_X15_Y5_N27
\reg_blk|register_7|data_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[23]~23_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_7|data_out\(23));

-- Location: LCFF_X15_Y5_N25
\reg_blk|register_5|data_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[23]~23_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_5|data_out\(23));

-- Location: LCCOMB_X18_Y6_N6
\reg_blk|register_6|data_out[23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_6|data_out[23]~feeder_combout\ = \regblk_data_in_mux|output[23]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[23]~23_combout\,
	combout => \reg_blk|register_6|data_out[23]~feeder_combout\);

-- Location: LCFF_X18_Y6_N7
\reg_blk|register_6|data_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_6|data_out[23]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_6|data_out\(23));

-- Location: LCCOMB_X10_Y4_N10
\reg_blk|read_mux_2|Mux8~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux8~17_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (((\reg_blk|register_6|data_out\(23)) # (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (\reg_blk|register_4|data_out\(23) & ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_4|data_out\(23),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datac => \reg_blk|register_6|data_out\(23),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	combout => \reg_blk|read_mux_2|Mux8~17_combout\);

-- Location: LCCOMB_X15_Y5_N24
\reg_blk|read_mux_2|Mux8~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux8~18_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|read_mux_2|Mux8~17_combout\ & (\reg_blk|register_7|data_out\(23))) # (!\reg_blk|read_mux_2|Mux8~17_combout\ & 
-- ((\reg_blk|register_5|data_out\(23)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (((\reg_blk|read_mux_2|Mux8~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datab => \reg_blk|register_7|data_out\(23),
	datac => \reg_blk|register_5|data_out\(23),
	datad => \reg_blk|read_mux_2|Mux8~17_combout\,
	combout => \reg_blk|read_mux_2|Mux8~18_combout\);

-- Location: LCCOMB_X18_Y8_N0
\reg_blk|read_mux_2|Mux8~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux8~19_combout\ = (\reg_blk|read_mux_2|Mux8~1_combout\ & ((\reg_blk|read_mux_2|Mux8~2_combout\ & ((\reg_blk|read_mux_2|Mux8~18_combout\))) # (!\reg_blk|read_mux_2|Mux8~2_combout\ & (\reg_blk|register_1|data_out\(23))))) # 
-- (!\reg_blk|read_mux_2|Mux8~1_combout\ & (((\reg_blk|read_mux_2|Mux8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_1|data_out\(23),
	datab => \reg_blk|read_mux_2|Mux8~1_combout\,
	datac => \reg_blk|read_mux_2|Mux8~2_combout\,
	datad => \reg_blk|read_mux_2|Mux8~18_combout\,
	combout => \reg_blk|read_mux_2|Mux8~19_combout\);

-- Location: LCCOMB_X18_Y8_N4
\reg_blk|read_mux_2|Mux8~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux8~20_combout\ = (\reg_blk|read_mux_2|Mux8~3_combout\ & ((\reg_blk|read_mux_2|Mux8~19_combout\ & (\reg_blk|register_3|data_out\(23))) # (!\reg_blk|read_mux_2|Mux8~19_combout\ & ((\reg_blk|register_2|data_out\(23)))))) # 
-- (!\reg_blk|read_mux_2|Mux8~3_combout\ & (((\reg_blk|read_mux_2|Mux8~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_3|data_out\(23),
	datab => \reg_blk|read_mux_2|Mux8~3_combout\,
	datac => \reg_blk|register_2|data_out\(23),
	datad => \reg_blk|read_mux_2|Mux8~19_combout\,
	combout => \reg_blk|read_mux_2|Mux8~20_combout\);

-- Location: LCCOMB_X10_Y3_N14
\reg_blk|register_31|data_out[23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_31|data_out[23]~feeder_combout\ = \regblk_data_in_mux|output[23]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[23]~23_combout\,
	combout => \reg_blk|register_31|data_out[23]~feeder_combout\);

-- Location: LCFF_X10_Y3_N15
\reg_blk|register_31|data_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_31|data_out[23]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_31|data_out\(23));

-- Location: LCFF_X14_Y7_N21
\reg_blk|register_27|data_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[23]~23_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_27|data_out\(23));

-- Location: LCFF_X14_Y7_N31
\reg_blk|register_19|data_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[23]~23_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_19|data_out\(23));

-- Location: LCCOMB_X10_Y3_N8
\reg_blk|register_23|data_out[23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_23|data_out[23]~feeder_combout\ = \regblk_data_in_mux|output[23]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[23]~23_combout\,
	combout => \reg_blk|register_23|data_out[23]~feeder_combout\);

-- Location: LCFF_X10_Y3_N9
\reg_blk|register_23|data_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_23|data_out[23]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_23|data_out\(23));

-- Location: LCCOMB_X14_Y7_N30
\reg_blk|read_mux_2|Mux8~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux8~14_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|register_23|data_out\(23)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (\reg_blk|register_19|data_out\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datac => \reg_blk|register_19|data_out\(23),
	datad => \reg_blk|register_23|data_out\(23),
	combout => \reg_blk|read_mux_2|Mux8~14_combout\);

-- Location: LCCOMB_X14_Y7_N20
\reg_blk|read_mux_2|Mux8~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux8~15_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\reg_blk|read_mux_2|Mux8~14_combout\ & (\reg_blk|register_31|data_out\(23))) # (!\reg_blk|read_mux_2|Mux8~14_combout\ & 
-- ((\reg_blk|register_27|data_out\(23)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (((\reg_blk|read_mux_2|Mux8~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datab => \reg_blk|register_31|data_out\(23),
	datac => \reg_blk|register_27|data_out\(23),
	datad => \reg_blk|read_mux_2|Mux8~14_combout\,
	combout => \reg_blk|read_mux_2|Mux8~15_combout\);

-- Location: LCFF_X24_Y8_N15
\reg_blk|register_20|data_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[23]~23_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_20|data_out\(23));

-- Location: LCCOMB_X20_Y8_N20
\reg_blk|register_24|data_out[23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_24|data_out[23]~feeder_combout\ = \regblk_data_in_mux|output[23]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[23]~23_combout\,
	combout => \reg_blk|register_24|data_out[23]~feeder_combout\);

-- Location: LCFF_X20_Y8_N21
\reg_blk|register_24|data_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_24|data_out[23]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_24|data_out\(23));

-- Location: LCFF_X21_Y10_N23
\reg_blk|register_16|data_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[23]~23_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_16|data_out\(23));

-- Location: LCCOMB_X21_Y10_N22
\reg_blk|read_mux_2|Mux8~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux8~11_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\reg_blk|register_24|data_out\(23)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (((\reg_blk|register_16|data_out\(23) & !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datab => \reg_blk|register_24|data_out\(23),
	datac => \reg_blk|register_16|data_out\(23),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	combout => \reg_blk|read_mux_2|Mux8~11_combout\);

-- Location: LCCOMB_X24_Y8_N14
\reg_blk|read_mux_2|Mux8~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux8~12_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|read_mux_2|Mux8~11_combout\ & (\reg_blk|register_28|data_out\(23))) # (!\reg_blk|read_mux_2|Mux8~11_combout\ & 
-- ((\reg_blk|register_20|data_out\(23)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\reg_blk|read_mux_2|Mux8~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_28|data_out\(23),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datac => \reg_blk|register_20|data_out\(23),
	datad => \reg_blk|read_mux_2|Mux8~11_combout\,
	combout => \reg_blk|read_mux_2|Mux8~12_combout\);

-- Location: LCFF_X21_Y12_N3
\reg_blk|register_26|data_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[23]~23_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_26|data_out\(23));

-- Location: LCCOMB_X20_Y8_N22
\reg_blk|register_22|data_out[23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_22|data_out[23]~feeder_combout\ = \regblk_data_in_mux|output[23]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[23]~23_combout\,
	combout => \reg_blk|register_22|data_out[23]~feeder_combout\);

-- Location: LCFF_X20_Y8_N23
\reg_blk|register_22|data_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_22|data_out[23]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_22|data_out\(23));

-- Location: LCFF_X20_Y10_N15
\reg_blk|register_18|data_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[23]~23_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_18|data_out\(23));

-- Location: LCCOMB_X20_Y10_N14
\reg_blk|read_mux_2|Mux8~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux8~9_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|register_22|data_out\(23)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\reg_blk|register_18|data_out\(23) & !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datab => \reg_blk|register_22|data_out\(23),
	datac => \reg_blk|register_18|data_out\(23),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	combout => \reg_blk|read_mux_2|Mux8~9_combout\);

-- Location: LCCOMB_X21_Y12_N18
\reg_blk|read_mux_2|Mux8~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux8~10_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\reg_blk|read_mux_2|Mux8~9_combout\ & (\reg_blk|register_30|data_out\(23))) # (!\reg_blk|read_mux_2|Mux8~9_combout\ & 
-- ((\reg_blk|register_26|data_out\(23)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (((\reg_blk|read_mux_2|Mux8~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_30|data_out\(23),
	datab => \reg_blk|register_26|data_out\(23),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datad => \reg_blk|read_mux_2|Mux8~9_combout\,
	combout => \reg_blk|read_mux_2|Mux8~10_combout\);

-- Location: LCCOMB_X20_Y8_N14
\reg_blk|read_mux_2|Mux8~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux8~13_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16)) # (\reg_blk|read_mux_2|Mux8~10_combout\)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (\reg_blk|read_mux_2|Mux8~12_combout\ & (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datab => \reg_blk|read_mux_2|Mux8~12_combout\,
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datad => \reg_blk|read_mux_2|Mux8~10_combout\,
	combout => \reg_blk|read_mux_2|Mux8~13_combout\);

-- Location: LCFF_X21_Y10_N5
\reg_blk|register_17|data_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[23]~23_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_17|data_out\(23));

-- Location: LCFF_X21_Y3_N1
\reg_blk|register_25|data_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[23]~23_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_25|data_out\(23));

-- Location: LCCOMB_X21_Y10_N4
\reg_blk|read_mux_2|Mux8~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux8~7_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\reg_blk|register_25|data_out\(23)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (\reg_blk|register_17|data_out\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datac => \reg_blk|register_17|data_out\(23),
	datad => \reg_blk|register_25|data_out\(23),
	combout => \reg_blk|read_mux_2|Mux8~7_combout\);

-- Location: LCFF_X13_Y6_N29
\reg_blk|register_29|data_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[23]~23_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_29|data_out\(23));

-- Location: LCCOMB_X13_Y6_N28
\reg_blk|read_mux_2|Mux8~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux8~8_combout\ = (\reg_blk|read_mux_2|Mux8~7_combout\ & (((\reg_blk|register_29|data_out\(23)) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18))))) # (!\reg_blk|read_mux_2|Mux8~7_combout\ & 
-- (\reg_blk|register_21|data_out\(23) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_21|data_out\(23),
	datab => \reg_blk|read_mux_2|Mux8~7_combout\,
	datac => \reg_blk|register_29|data_out\(23),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	combout => \reg_blk|read_mux_2|Mux8~8_combout\);

-- Location: LCCOMB_X19_Y8_N18
\reg_blk|read_mux_2|Mux8~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux8~16_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|read_mux_2|Mux8~13_combout\ & (\reg_blk|read_mux_2|Mux8~15_combout\)) # (!\reg_blk|read_mux_2|Mux8~13_combout\ & 
-- ((\reg_blk|read_mux_2|Mux8~8_combout\))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (((\reg_blk|read_mux_2|Mux8~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datab => \reg_blk|read_mux_2|Mux8~15_combout\,
	datac => \reg_blk|read_mux_2|Mux8~13_combout\,
	datad => \reg_blk|read_mux_2|Mux8~8_combout\,
	combout => \reg_blk|read_mux_2|Mux8~16_combout\);

-- Location: LCCOMB_X18_Y8_N22
\reg_blk|read_mux_2|Mux8~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux8~21_combout\ = (\reg_blk|read_mux_2|Mux8~4_combout\ & (\reg_blk|read_mux_2|Mux8~0_combout\)) # (!\reg_blk|read_mux_2|Mux8~4_combout\ & ((\reg_blk|read_mux_2|Mux8~0_combout\ & ((\reg_blk|read_mux_2|Mux8~16_combout\))) # 
-- (!\reg_blk|read_mux_2|Mux8~0_combout\ & (\reg_blk|read_mux_2|Mux8~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux8~4_combout\,
	datab => \reg_blk|read_mux_2|Mux8~0_combout\,
	datac => \reg_blk|read_mux_2|Mux8~20_combout\,
	datad => \reg_blk|read_mux_2|Mux8~16_combout\,
	combout => \reg_blk|read_mux_2|Mux8~21_combout\);

-- Location: LCCOMB_X18_Y8_N20
\reg_blk|read_mux_2|Mux8~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux8~24_combout\ = (\reg_blk|read_mux_2|Mux8~4_combout\ & ((\reg_blk|read_mux_2|Mux8~21_combout\ & ((\reg_blk|read_mux_2|Mux8~23_combout\))) # (!\reg_blk|read_mux_2|Mux8~21_combout\ & (\reg_blk|read_mux_2|Mux8~6_combout\)))) # 
-- (!\reg_blk|read_mux_2|Mux8~4_combout\ & (((\reg_blk|read_mux_2|Mux8~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux8~4_combout\,
	datab => \reg_blk|read_mux_2|Mux8~6_combout\,
	datac => \reg_blk|read_mux_2|Mux8~23_combout\,
	datad => \reg_blk|read_mux_2|Mux8~21_combout\,
	combout => \reg_blk|read_mux_2|Mux8~24_combout\);

-- Location: LCCOMB_X17_Y7_N24
\alu_source_mux|output[23]~72\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu_source_mux|output[23]~72_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31) & ((\controller|Equal6~0_combout\ & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(15))) # 
-- (!\controller|Equal6~0_combout\ & ((\reg_blk|read_mux_2|Mux8~24_combout\))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31) & (((\reg_blk|read_mux_2|Mux8~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(15),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31),
	datac => \controller|Equal6~0_combout\,
	datad => \reg_blk|read_mux_2|Mux8~24_combout\,
	combout => \alu_source_mux|output[23]~72_combout\);

-- Location: LCCOMB_X22_Y4_N20
\alu|func_mux_unit|Mux8~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux8~3_combout\ = (\controller|ctrl_alu_op[1]~4_combout\ & (\alu_source_mux|output[23]~72_combout\ & (!\controller|ctrl_alu_op[2]~5_combout\ & \reg_blk|read_mux_1|Mux8~19_combout\))) # (!\controller|ctrl_alu_op[1]~4_combout\ & 
-- (\alu_source_mux|output[23]~72_combout\ $ (\controller|ctrl_alu_op[2]~5_combout\ $ (\reg_blk|read_mux_1|Mux8~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100100010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_source_mux|output[23]~72_combout\,
	datab => \controller|ctrl_alu_op[1]~4_combout\,
	datac => \controller|ctrl_alu_op[2]~5_combout\,
	datad => \reg_blk|read_mux_1|Mux8~19_combout\,
	combout => \alu|func_mux_unit|Mux8~3_combout\);

-- Location: LCFF_X21_Y9_N23
\reg_blk|register_12|data_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[22]~22_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_12|data_out\(22));

-- Location: LCFF_X22_Y3_N7
\reg_blk|register_13|data_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[22]~22_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_13|data_out\(22));

-- Location: LCCOMB_X19_Y7_N4
\reg_blk|read_mux_2|Mux9~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux9~17_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|register_13|data_out\(22)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (\reg_blk|register_12|data_out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datab => \reg_blk|register_12|data_out\(22),
	datac => \reg_blk|register_13|data_out\(22),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	combout => \reg_blk|read_mux_2|Mux9~17_combout\);

-- Location: LCFF_X21_Y9_N29
\reg_blk|register_14|data_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[22]~22_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_14|data_out\(22));

-- Location: LCCOMB_X19_Y7_N16
\reg_blk|read_mux_2|Mux9~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux9~18_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|read_mux_2|Mux9~17_combout\ & (\reg_blk|register_15|data_out\(22))) # (!\reg_blk|read_mux_2|Mux9~17_combout\ & 
-- ((\reg_blk|register_14|data_out\(22)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (((\reg_blk|read_mux_2|Mux9~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datab => \reg_blk|register_15|data_out\(22),
	datac => \reg_blk|read_mux_2|Mux9~17_combout\,
	datad => \reg_blk|register_14|data_out\(22),
	combout => \reg_blk|read_mux_2|Mux9~18_combout\);

-- Location: LCFF_X24_Y7_N9
\reg_blk|register_9|data_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[22]~22_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_9|data_out\(22));

-- Location: LCFF_X24_Y7_N15
\reg_blk|register_8|data_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[22]~22_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_8|data_out\(22));

-- Location: LCCOMB_X24_Y7_N14
\reg_blk|read_mux_2|Mux9~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux9~10_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (\reg_blk|register_10|data_out\(22))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|register_8|data_out\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_10|data_out\(22),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datac => \reg_blk|register_8|data_out\(22),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	combout => \reg_blk|read_mux_2|Mux9~10_combout\);

-- Location: LCFF_X7_Y4_N17
\reg_blk|register_11|data_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[22]~22_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_11|data_out\(22));

-- Location: LCCOMB_X8_Y6_N8
\reg_blk|read_mux_2|Mux9~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux9~11_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|read_mux_2|Mux9~10_combout\ & ((\reg_blk|register_11|data_out\(22)))) # (!\reg_blk|read_mux_2|Mux9~10_combout\ & 
-- (\reg_blk|register_9|data_out\(22))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (((\reg_blk|read_mux_2|Mux9~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datab => \reg_blk|register_9|data_out\(22),
	datac => \reg_blk|read_mux_2|Mux9~10_combout\,
	datad => \reg_blk|register_11|data_out\(22),
	combout => \reg_blk|read_mux_2|Mux9~11_combout\);

-- Location: LCFF_X21_Y8_N9
\reg_blk|register_3|data_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[22]~22_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_3|data_out\(22));

-- Location: LCFF_X21_Y8_N3
\reg_blk|register_2|data_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[22]~22_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_2|data_out\(22));

-- Location: LCFF_X19_Y5_N9
\reg_blk|register_1|data_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[22]~22_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_1|data_out\(22));

-- Location: LCCOMB_X19_Y5_N2
\reg_blk|register_6|data_out[22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_6|data_out[22]~feeder_combout\ = \regblk_data_in_mux|output[22]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[22]~22_combout\,
	combout => \reg_blk|register_6|data_out[22]~feeder_combout\);

-- Location: LCFF_X19_Y5_N3
\reg_blk|register_6|data_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_6|data_out[22]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_6|data_out\(22));

-- Location: LCFF_X19_Y8_N9
\reg_blk|register_5|data_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[22]~22_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_5|data_out\(22));

-- Location: LCCOMB_X19_Y8_N20
\reg_blk|read_mux_2|Mux9~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux9~12_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|register_5|data_out\(22)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (\reg_blk|register_4|data_out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_4|data_out\(22),
	datab => \reg_blk|register_5|data_out\(22),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	combout => \reg_blk|read_mux_2|Mux9~12_combout\);

-- Location: LCCOMB_X19_Y5_N28
\reg_blk|read_mux_2|Mux9~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux9~13_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|read_mux_2|Mux9~12_combout\ & (\reg_blk|register_7|data_out\(22))) # (!\reg_blk|read_mux_2|Mux9~12_combout\ & 
-- ((\reg_blk|register_6|data_out\(22)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (((\reg_blk|read_mux_2|Mux9~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_7|data_out\(22),
	datab => \reg_blk|register_6|data_out\(22),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datad => \reg_blk|read_mux_2|Mux9~12_combout\,
	combout => \reg_blk|read_mux_2|Mux9~13_combout\);

-- Location: LCCOMB_X19_Y5_N8
\reg_blk|read_mux_2|Mux9~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux9~14_combout\ = (\reg_blk|read_mux_2|Mux8~2_combout\ & (((\reg_blk|read_mux_2|Mux9~13_combout\)) # (!\reg_blk|read_mux_2|Mux8~1_combout\))) # (!\reg_blk|read_mux_2|Mux8~2_combout\ & (\reg_blk|read_mux_2|Mux8~1_combout\ & 
-- (\reg_blk|register_1|data_out\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux8~2_combout\,
	datab => \reg_blk|read_mux_2|Mux8~1_combout\,
	datac => \reg_blk|register_1|data_out\(22),
	datad => \reg_blk|read_mux_2|Mux9~13_combout\,
	combout => \reg_blk|read_mux_2|Mux9~14_combout\);

-- Location: LCCOMB_X21_Y8_N2
\reg_blk|read_mux_2|Mux9~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux9~15_combout\ = (\reg_blk|read_mux_2|Mux8~3_combout\ & ((\reg_blk|read_mux_2|Mux9~14_combout\ & (\reg_blk|register_3|data_out\(22))) # (!\reg_blk|read_mux_2|Mux9~14_combout\ & ((\reg_blk|register_2|data_out\(22)))))) # 
-- (!\reg_blk|read_mux_2|Mux8~3_combout\ & (((\reg_blk|read_mux_2|Mux9~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux8~3_combout\,
	datab => \reg_blk|register_3|data_out\(22),
	datac => \reg_blk|register_2|data_out\(22),
	datad => \reg_blk|read_mux_2|Mux9~14_combout\,
	combout => \reg_blk|read_mux_2|Mux9~15_combout\);

-- Location: LCCOMB_X8_Y6_N14
\reg_blk|read_mux_2|Mux9~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux9~16_combout\ = (\reg_blk|read_mux_2|Mux8~0_combout\ & (((\reg_blk|read_mux_2|Mux8~4_combout\)))) # (!\reg_blk|read_mux_2|Mux8~0_combout\ & ((\reg_blk|read_mux_2|Mux8~4_combout\ & (\reg_blk|read_mux_2|Mux9~11_combout\)) # 
-- (!\reg_blk|read_mux_2|Mux8~4_combout\ & ((\reg_blk|read_mux_2|Mux9~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux8~0_combout\,
	datab => \reg_blk|read_mux_2|Mux9~11_combout\,
	datac => \reg_blk|read_mux_2|Mux8~4_combout\,
	datad => \reg_blk|read_mux_2|Mux9~15_combout\,
	combout => \reg_blk|read_mux_2|Mux9~16_combout\);

-- Location: LCCOMB_X9_Y6_N6
\reg_blk|read_mux_2|Mux9~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux9~19_combout\ = (\reg_blk|read_mux_2|Mux8~0_combout\ & ((\reg_blk|read_mux_2|Mux9~16_combout\ & ((\reg_blk|read_mux_2|Mux9~18_combout\))) # (!\reg_blk|read_mux_2|Mux9~16_combout\ & (\reg_blk|read_mux_2|Mux9~9_combout\)))) # 
-- (!\reg_blk|read_mux_2|Mux8~0_combout\ & (((\reg_blk|read_mux_2|Mux9~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux9~9_combout\,
	datab => \reg_blk|read_mux_2|Mux8~0_combout\,
	datac => \reg_blk|read_mux_2|Mux9~18_combout\,
	datad => \reg_blk|read_mux_2|Mux9~16_combout\,
	combout => \reg_blk|read_mux_2|Mux9~19_combout\);

-- Location: LCCOMB_X9_Y6_N2
\alu_source_mux|output[22]~73\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu_source_mux|output[22]~73_combout\ = (\controller|Equal6~0_combout\ & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31) & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(15))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31) & ((\reg_blk|read_mux_2|Mux9~19_combout\))))) # (!\controller|Equal6~0_combout\ & (((\reg_blk|read_mux_2|Mux9~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(15),
	datab => \controller|Equal6~0_combout\,
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31),
	datad => \reg_blk|read_mux_2|Mux9~19_combout\,
	combout => \alu_source_mux|output[22]~73_combout\);

-- Location: LCCOMB_X20_Y4_N10
\alu|func_mux_unit|Mux9~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux9~3_combout\ = (\controller|ctrl_alu_op[1]~4_combout\ & (\reg_blk|read_mux_1|Mux9~19_combout\ & (\alu_source_mux|output[22]~73_combout\ & !\controller|ctrl_alu_op[2]~5_combout\))) # (!\controller|ctrl_alu_op[1]~4_combout\ & 
-- (\reg_blk|read_mux_1|Mux9~19_combout\ $ (\alu_source_mux|output[22]~73_combout\ $ (\controller|ctrl_alu_op[2]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux9~19_combout\,
	datab => \alu_source_mux|output[22]~73_combout\,
	datac => \controller|ctrl_alu_op[2]~5_combout\,
	datad => \controller|ctrl_alu_op[1]~4_combout\,
	combout => \alu|func_mux_unit|Mux9~3_combout\);

-- Location: LCCOMB_X20_Y4_N12
\alu|func_mux_unit|Mux10~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux10~3_combout\ = (\controller|ctrl_alu_op[1]~4_combout\ & (\reg_blk|read_mux_1|Mux10~19_combout\ & (!\controller|ctrl_alu_op[2]~5_combout\ & \alu_source_mux|output[21]~74_combout\))) # (!\controller|ctrl_alu_op[1]~4_combout\ & 
-- (\reg_blk|read_mux_1|Mux10~19_combout\ $ (\controller|ctrl_alu_op[2]~5_combout\ $ (\alu_source_mux|output[21]~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100100010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux10~19_combout\,
	datab => \controller|ctrl_alu_op[1]~4_combout\,
	datac => \controller|ctrl_alu_op[2]~5_combout\,
	datad => \alu_source_mux|output[21]~74_combout\,
	combout => \alu|func_mux_unit|Mux10~3_combout\);

-- Location: LCFF_X22_Y7_N29
\reg_blk|register_18|data_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[20]~20_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_18|data_out\(20));

-- Location: LCFF_X22_Y7_N7
\reg_blk|register_22|data_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[20]~20_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_22|data_out\(20));

-- Location: LCCOMB_X22_Y7_N6
\reg_blk|read_mux_2|Mux11~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux11~0_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\reg_blk|register_22|data_out\(20)) # (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (\reg_blk|register_18|data_out\(20) & ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datab => \reg_blk|register_18|data_out\(20),
	datac => \reg_blk|register_22|data_out\(20),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	combout => \reg_blk|read_mux_2|Mux11~0_combout\);

-- Location: LCFF_X22_Y5_N3
\reg_blk|register_30|data_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[20]~20_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_30|data_out\(20));

-- Location: LCCOMB_X22_Y6_N12
\reg_blk|read_mux_2|Mux11~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux11~1_combout\ = (\reg_blk|read_mux_2|Mux11~0_combout\ & (((\reg_blk|register_30|data_out\(20)) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19))))) # (!\reg_blk|read_mux_2|Mux11~0_combout\ & 
-- (\reg_blk|register_26|data_out\(20) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_26|data_out\(20),
	datab => \reg_blk|read_mux_2|Mux11~0_combout\,
	datac => \reg_blk|register_30|data_out\(20),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	combout => \reg_blk|read_mux_2|Mux11~1_combout\);

-- Location: LCCOMB_X15_Y8_N22
\reg_blk|register_31|data_out[20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_31|data_out[20]~feeder_combout\ = \regblk_data_in_mux|output[20]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[20]~20_combout\,
	combout => \reg_blk|register_31|data_out[20]~feeder_combout\);

-- Location: LCFF_X15_Y8_N23
\reg_blk|register_31|data_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_31|data_out[20]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_31|data_out\(20));

-- Location: LCCOMB_X21_Y11_N16
\reg_blk|register_27|data_out[20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_27|data_out[20]~feeder_combout\ = \regblk_data_in_mux|output[20]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[20]~20_combout\,
	combout => \reg_blk|register_27|data_out[20]~feeder_combout\);

-- Location: LCFF_X21_Y11_N17
\reg_blk|register_27|data_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_27|data_out[20]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_27|data_out\(20));

-- Location: LCCOMB_X21_Y11_N6
\reg_blk|register_19|data_out[20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_19|data_out[20]~feeder_combout\ = \regblk_data_in_mux|output[20]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[20]~20_combout\,
	combout => \reg_blk|register_19|data_out[20]~feeder_combout\);

-- Location: LCFF_X21_Y11_N7
\reg_blk|register_19|data_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_19|data_out[20]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_19|data_out\(20));

-- Location: LCCOMB_X15_Y1_N20
\reg_blk|register_23|data_out[20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_23|data_out[20]~feeder_combout\ = \regblk_data_in_mux|output[20]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[20]~20_combout\,
	combout => \reg_blk|register_23|data_out[20]~feeder_combout\);

-- Location: LCFF_X15_Y1_N21
\reg_blk|register_23|data_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_23|data_out[20]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_23|data_out\(20));

-- Location: LCCOMB_X21_Y11_N0
\reg_blk|read_mux_2|Mux11~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux11~7_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|register_23|data_out\(20)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (\reg_blk|register_19|data_out\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datab => \reg_blk|register_19|data_out\(20),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datad => \reg_blk|register_23|data_out\(20),
	combout => \reg_blk|read_mux_2|Mux11~7_combout\);

-- Location: LCCOMB_X21_Y11_N26
\reg_blk|read_mux_2|Mux11~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux11~8_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\reg_blk|read_mux_2|Mux11~7_combout\ & (\reg_blk|register_31|data_out\(20))) # (!\reg_blk|read_mux_2|Mux11~7_combout\ & 
-- ((\reg_blk|register_27|data_out\(20)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (((\reg_blk|read_mux_2|Mux11~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datab => \reg_blk|register_31|data_out\(20),
	datac => \reg_blk|register_27|data_out\(20),
	datad => \reg_blk|read_mux_2|Mux11~7_combout\,
	combout => \reg_blk|read_mux_2|Mux11~8_combout\);

-- Location: LCFF_X24_Y8_N31
\reg_blk|register_20|data_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[20]~20_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_20|data_out\(20));

-- Location: LCFF_X18_Y10_N1
\reg_blk|register_24|data_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[20]~20_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_24|data_out\(20));

-- Location: LCFF_X18_Y10_N15
\reg_blk|register_16|data_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[20]~20_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_16|data_out\(20));

-- Location: LCCOMB_X18_Y10_N14
\reg_blk|read_mux_2|Mux11~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux11~4_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (\reg_blk|register_24|data_out\(20))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\reg_blk|register_16|data_out\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datab => \reg_blk|register_24|data_out\(20),
	datac => \reg_blk|register_16|data_out\(20),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	combout => \reg_blk|read_mux_2|Mux11~4_combout\);

-- Location: LCCOMB_X24_Y8_N30
\reg_blk|read_mux_2|Mux11~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux11~5_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|read_mux_2|Mux11~4_combout\ & (\reg_blk|register_28|data_out\(20))) # (!\reg_blk|read_mux_2|Mux11~4_combout\ & 
-- ((\reg_blk|register_20|data_out\(20)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\reg_blk|read_mux_2|Mux11~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_28|data_out\(20),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datac => \reg_blk|register_20|data_out\(20),
	datad => \reg_blk|read_mux_2|Mux11~4_combout\,
	combout => \reg_blk|read_mux_2|Mux11~5_combout\);

-- Location: LCFF_X9_Y6_N15
\reg_blk|register_21|data_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[20]~20_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_21|data_out\(20));

-- Location: LCFF_X19_Y9_N15
\reg_blk|register_17|data_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[20]~20_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_17|data_out\(20));

-- Location: LCCOMB_X19_Y9_N14
\reg_blk|read_mux_2|Mux11~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux11~2_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (\reg_blk|register_25|data_out\(20))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\reg_blk|register_17|data_out\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_25|data_out\(20),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datac => \reg_blk|register_17|data_out\(20),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	combout => \reg_blk|read_mux_2|Mux11~2_combout\);

-- Location: LCCOMB_X9_Y6_N14
\reg_blk|read_mux_2|Mux11~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux11~3_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|read_mux_2|Mux11~2_combout\ & (\reg_blk|register_29|data_out\(20))) # (!\reg_blk|read_mux_2|Mux11~2_combout\ & 
-- ((\reg_blk|register_21|data_out\(20)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\reg_blk|read_mux_2|Mux11~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_29|data_out\(20),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datac => \reg_blk|register_21|data_out\(20),
	datad => \reg_blk|read_mux_2|Mux11~2_combout\,
	combout => \reg_blk|read_mux_2|Mux11~3_combout\);

-- Location: LCCOMB_X10_Y6_N2
\reg_blk|read_mux_2|Mux11~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux11~6_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17)) # (\reg_blk|read_mux_2|Mux11~3_combout\)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (\reg_blk|read_mux_2|Mux11~5_combout\ & (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datab => \reg_blk|read_mux_2|Mux11~5_combout\,
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datad => \reg_blk|read_mux_2|Mux11~3_combout\,
	combout => \reg_blk|read_mux_2|Mux11~6_combout\);

-- Location: LCCOMB_X10_Y6_N16
\reg_blk|read_mux_2|Mux11~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux11~9_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|read_mux_2|Mux11~6_combout\ & ((\reg_blk|read_mux_2|Mux11~8_combout\))) # (!\reg_blk|read_mux_2|Mux11~6_combout\ & 
-- (\reg_blk|read_mux_2|Mux11~1_combout\)))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (((\reg_blk|read_mux_2|Mux11~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datab => \reg_blk|read_mux_2|Mux11~1_combout\,
	datac => \reg_blk|read_mux_2|Mux11~8_combout\,
	datad => \reg_blk|read_mux_2|Mux11~6_combout\,
	combout => \reg_blk|read_mux_2|Mux11~9_combout\);

-- Location: LCFF_X25_Y5_N29
\reg_blk|register_9|data_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[20]~20_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_9|data_out\(20));

-- Location: LCCOMB_X24_Y5_N14
\reg_blk|register_11|data_out[20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_11|data_out[20]~feeder_combout\ = \regblk_data_in_mux|output[20]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[20]~20_combout\,
	combout => \reg_blk|register_11|data_out[20]~feeder_combout\);

-- Location: LCFF_X24_Y5_N15
\reg_blk|register_11|data_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_11|data_out[20]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_11|data_out\(20));

-- Location: LCCOMB_X24_Y5_N8
\reg_blk|register_10|data_out[20]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_10|data_out[20]~feeder_combout\ = \regblk_data_in_mux|output[20]~20_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[20]~20_combout\,
	combout => \reg_blk|register_10|data_out[20]~feeder_combout\);

-- Location: LCFF_X24_Y5_N9
\reg_blk|register_10|data_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_10|data_out[20]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_10|data_out\(20));

-- Location: LCCOMB_X24_Y7_N18
\reg_blk|read_mux_2|Mux11~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux11~10_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (((\reg_blk|register_10|data_out\(20)) # (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (\reg_blk|register_8|data_out\(20) & ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_8|data_out\(20),
	datab => \reg_blk|register_10|data_out\(20),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	combout => \reg_blk|read_mux_2|Mux11~10_combout\);

-- Location: LCCOMB_X24_Y5_N28
\reg_blk|read_mux_2|Mux11~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux11~11_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|read_mux_2|Mux11~10_combout\ & ((\reg_blk|register_11|data_out\(20)))) # (!\reg_blk|read_mux_2|Mux11~10_combout\ & 
-- (\reg_blk|register_9|data_out\(20))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (((\reg_blk|read_mux_2|Mux11~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datab => \reg_blk|register_9|data_out\(20),
	datac => \reg_blk|register_11|data_out\(20),
	datad => \reg_blk|read_mux_2|Mux11~10_combout\,
	combout => \reg_blk|read_mux_2|Mux11~11_combout\);

-- Location: LCFF_X9_Y5_N27
\reg_blk|register_3|data_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[20]~20_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_3|data_out\(20));

-- Location: LCFF_X9_Y5_N5
\reg_blk|register_2|data_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[20]~20_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_2|data_out\(20));

-- Location: LCFF_X19_Y5_N21
\reg_blk|register_1|data_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[20]~20_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_1|data_out\(20));

-- Location: LCFF_X19_Y5_N15
\reg_blk|register_6|data_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[20]~20_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_6|data_out\(20));

-- Location: LCFF_X15_Y5_N17
\reg_blk|register_5|data_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[20]~20_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_5|data_out\(20));

-- Location: LCCOMB_X19_Y12_N22
\reg_blk|read_mux_2|Mux11~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux11~12_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|register_5|data_out\(20)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (\reg_blk|register_4|data_out\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_4|data_out\(20),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datad => \reg_blk|register_5|data_out\(20),
	combout => \reg_blk|read_mux_2|Mux11~12_combout\);

-- Location: LCCOMB_X19_Y5_N12
\reg_blk|read_mux_2|Mux11~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux11~13_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|read_mux_2|Mux11~12_combout\ & (\reg_blk|register_7|data_out\(20))) # (!\reg_blk|read_mux_2|Mux11~12_combout\ & 
-- ((\reg_blk|register_6|data_out\(20)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (((\reg_blk|read_mux_2|Mux11~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_7|data_out\(20),
	datab => \reg_blk|register_6|data_out\(20),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datad => \reg_blk|read_mux_2|Mux11~12_combout\,
	combout => \reg_blk|read_mux_2|Mux11~13_combout\);

-- Location: LCCOMB_X19_Y5_N20
\reg_blk|read_mux_2|Mux11~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux11~14_combout\ = (\reg_blk|read_mux_2|Mux8~2_combout\ & (((\reg_blk|read_mux_2|Mux11~13_combout\)) # (!\reg_blk|read_mux_2|Mux8~1_combout\))) # (!\reg_blk|read_mux_2|Mux8~2_combout\ & (\reg_blk|read_mux_2|Mux8~1_combout\ & 
-- (\reg_blk|register_1|data_out\(20))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux8~2_combout\,
	datab => \reg_blk|read_mux_2|Mux8~1_combout\,
	datac => \reg_blk|register_1|data_out\(20),
	datad => \reg_blk|read_mux_2|Mux11~13_combout\,
	combout => \reg_blk|read_mux_2|Mux11~14_combout\);

-- Location: LCCOMB_X9_Y5_N4
\reg_blk|read_mux_2|Mux11~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux11~15_combout\ = (\reg_blk|read_mux_2|Mux8~3_combout\ & ((\reg_blk|read_mux_2|Mux11~14_combout\ & (\reg_blk|register_3|data_out\(20))) # (!\reg_blk|read_mux_2|Mux11~14_combout\ & ((\reg_blk|register_2|data_out\(20)))))) # 
-- (!\reg_blk|read_mux_2|Mux8~3_combout\ & (((\reg_blk|read_mux_2|Mux11~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux8~3_combout\,
	datab => \reg_blk|register_3|data_out\(20),
	datac => \reg_blk|register_2|data_out\(20),
	datad => \reg_blk|read_mux_2|Mux11~14_combout\,
	combout => \reg_blk|read_mux_2|Mux11~15_combout\);

-- Location: LCCOMB_X10_Y6_N26
\reg_blk|read_mux_2|Mux11~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux11~16_combout\ = (\reg_blk|read_mux_2|Mux8~4_combout\ & ((\reg_blk|read_mux_2|Mux8~0_combout\) # ((\reg_blk|read_mux_2|Mux11~11_combout\)))) # (!\reg_blk|read_mux_2|Mux8~4_combout\ & (!\reg_blk|read_mux_2|Mux8~0_combout\ & 
-- ((\reg_blk|read_mux_2|Mux11~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux8~4_combout\,
	datab => \reg_blk|read_mux_2|Mux8~0_combout\,
	datac => \reg_blk|read_mux_2|Mux11~11_combout\,
	datad => \reg_blk|read_mux_2|Mux11~15_combout\,
	combout => \reg_blk|read_mux_2|Mux11~16_combout\);

-- Location: LCCOMB_X10_Y6_N28
\reg_blk|read_mux_2|Mux11~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux11~19_combout\ = (\reg_blk|read_mux_2|Mux8~0_combout\ & ((\reg_blk|read_mux_2|Mux11~16_combout\ & (\reg_blk|read_mux_2|Mux11~18_combout\)) # (!\reg_blk|read_mux_2|Mux11~16_combout\ & ((\reg_blk|read_mux_2|Mux11~9_combout\))))) # 
-- (!\reg_blk|read_mux_2|Mux8~0_combout\ & (((\reg_blk|read_mux_2|Mux11~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux11~18_combout\,
	datab => \reg_blk|read_mux_2|Mux8~0_combout\,
	datac => \reg_blk|read_mux_2|Mux11~9_combout\,
	datad => \reg_blk|read_mux_2|Mux11~16_combout\,
	combout => \reg_blk|read_mux_2|Mux11~19_combout\);

-- Location: M4K_X23_Y1
\data_cache|block_1|altsyncram_component|auto_generated|ram_block1a20\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "dat_cache_mif.mif",
	init_file_layout => "port_a",
	logical_ram_name => "dat_cache:data_cache|dat_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_lif1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 11,
	port_b_data_width => 2,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \controller|Equal7~0_combout\,
	clk0 => \clk3~clkctrl_outclk\,
	portadatain => \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\);

-- Location: LCCOMB_X22_Y5_N0
\regblk_data_in_mux|output[20]~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \regblk_data_in_mux|output[20]~20_combout\ = (\controller|Equal6~2_combout\ & ((\data_cache|block_1|altsyncram_component|auto_generated|q_a\(20)))) # (!\controller|Equal6~2_combout\ & (\alu|func_mux_unit|Mux11~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|func_mux_unit|Mux11~2_combout\,
	datac => \controller|Equal6~2_combout\,
	datad => \data_cache|block_1|altsyncram_component|auto_generated|q_a\(20),
	combout => \regblk_data_in_mux|output[20]~20_combout\);

-- Location: LCFF_X22_Y9_N9
\reg_blk|register_13|data_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[20]~20_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_13|data_out\(20));

-- Location: LCFF_X21_Y9_N5
\reg_blk|register_14|data_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[20]~20_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_14|data_out\(20));

-- Location: LCFF_X21_Y9_N27
\reg_blk|register_12|data_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[20]~20_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_12|data_out\(20));

-- Location: LCCOMB_X21_Y9_N4
\reg_blk|read_mux_1|Mux11~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux11~17_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (\reg_blk|register_14|data_out\(20))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\reg_blk|register_12|data_out\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datac => \reg_blk|register_14|data_out\(20),
	datad => \reg_blk|register_12|data_out\(20),
	combout => \reg_blk|read_mux_1|Mux11~17_combout\);

-- Location: LCFF_X22_Y9_N31
\reg_blk|register_15|data_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[20]~20_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_15|data_out\(20));

-- Location: LCCOMB_X21_Y9_N8
\reg_blk|read_mux_1|Mux11~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux11~18_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|read_mux_1|Mux11~17_combout\ & ((\reg_blk|register_15|data_out\(20)))) # (!\reg_blk|read_mux_1|Mux11~17_combout\ & 
-- (\reg_blk|register_13|data_out\(20))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (((\reg_blk|read_mux_1|Mux11~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datab => \reg_blk|register_13|data_out\(20),
	datac => \reg_blk|read_mux_1|Mux11~17_combout\,
	datad => \reg_blk|register_15|data_out\(20),
	combout => \reg_blk|read_mux_1|Mux11~18_combout\);

-- Location: LCCOMB_X15_Y1_N2
\reg_blk|read_mux_1|Mux11~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux11~9_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (\reg_blk|register_23|data_out\(20))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\reg_blk|register_19|data_out\(20))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_23|data_out\(20),
	datab => \reg_blk|register_19|data_out\(20),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	combout => \reg_blk|read_mux_1|Mux11~9_combout\);

-- Location: LCCOMB_X15_Y8_N20
\reg_blk|read_mux_1|Mux11~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux11~10_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\reg_blk|read_mux_1|Mux11~9_combout\ & (\reg_blk|register_31|data_out\(20))) # (!\reg_blk|read_mux_1|Mux11~9_combout\ & 
-- ((\reg_blk|register_27|data_out\(20)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (((\reg_blk|read_mux_1|Mux11~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_31|data_out\(20),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datac => \reg_blk|read_mux_1|Mux11~9_combout\,
	datad => \reg_blk|register_27|data_out\(20),
	combout => \reg_blk|read_mux_1|Mux11~10_combout\);

-- Location: LCFF_X9_Y6_N13
\reg_blk|register_29|data_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[20]~20_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_29|data_out\(20));

-- Location: LCFF_X19_Y9_N17
\reg_blk|register_25|data_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[20]~20_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_25|data_out\(20));

-- Location: LCCOMB_X19_Y9_N16
\reg_blk|read_mux_1|Mux11~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux11~2_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\reg_blk|register_25|data_out\(20)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (\reg_blk|register_17|data_out\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datab => \reg_blk|register_17|data_out\(20),
	datac => \reg_blk|register_25|data_out\(20),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	combout => \reg_blk|read_mux_1|Mux11~2_combout\);

-- Location: LCCOMB_X9_Y6_N12
\reg_blk|read_mux_1|Mux11~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux11~3_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\reg_blk|read_mux_1|Mux11~2_combout\ & ((\reg_blk|register_29|data_out\(20)))) # (!\reg_blk|read_mux_1|Mux11~2_combout\ & 
-- (\reg_blk|register_21|data_out\(20))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\reg_blk|read_mux_1|Mux11~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datab => \reg_blk|register_21|data_out\(20),
	datac => \reg_blk|register_29|data_out\(20),
	datad => \reg_blk|read_mux_1|Mux11~2_combout\,
	combout => \reg_blk|read_mux_1|Mux11~3_combout\);

-- Location: LCCOMB_X18_Y10_N0
\reg_blk|read_mux_1|Mux11~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux11~6_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\reg_blk|register_24|data_out\(20)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (\reg_blk|register_16|data_out\(20)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datab => \reg_blk|register_16|data_out\(20),
	datac => \reg_blk|register_24|data_out\(20),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	combout => \reg_blk|read_mux_1|Mux11~6_combout\);

-- Location: LCCOMB_X24_Y8_N0
\reg_blk|read_mux_1|Mux11~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux11~7_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\reg_blk|read_mux_1|Mux11~6_combout\ & (\reg_blk|register_28|data_out\(20))) # (!\reg_blk|read_mux_1|Mux11~6_combout\ & 
-- ((\reg_blk|register_20|data_out\(20)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\reg_blk|read_mux_1|Mux11~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_28|data_out\(20),
	datab => \reg_blk|register_20|data_out\(20),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datad => \reg_blk|read_mux_1|Mux11~6_combout\,
	combout => \reg_blk|read_mux_1|Mux11~7_combout\);

-- Location: LCFF_X22_Y5_N1
\reg_blk|register_26|data_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \regblk_data_in_mux|output[20]~20_combout\,
	ena => \reg_blk|decoder|Ram0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_26|data_out\(20));

-- Location: LCCOMB_X22_Y7_N28
\reg_blk|read_mux_1|Mux11~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux11~4_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\reg_blk|register_22|data_out\(20)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\reg_blk|register_18|data_out\(20) & !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_22|data_out\(20),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datac => \reg_blk|register_18|data_out\(20),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	combout => \reg_blk|read_mux_1|Mux11~4_combout\);

-- Location: LCCOMB_X22_Y5_N2
\reg_blk|read_mux_1|Mux11~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux11~5_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\reg_blk|read_mux_1|Mux11~4_combout\ & ((\reg_blk|register_30|data_out\(20)))) # (!\reg_blk|read_mux_1|Mux11~4_combout\ & 
-- (\reg_blk|register_26|data_out\(20))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (((\reg_blk|read_mux_1|Mux11~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datab => \reg_blk|register_26|data_out\(20),
	datac => \reg_blk|register_30|data_out\(20),
	datad => \reg_blk|read_mux_1|Mux11~4_combout\,
	combout => \reg_blk|read_mux_1|Mux11~5_combout\);

-- Location: LCCOMB_X17_Y9_N6
\reg_blk|read_mux_1|Mux11~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux11~8_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\reg_blk|read_mux_1|Mux11~5_combout\))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (\reg_blk|read_mux_1|Mux11~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datac => \reg_blk|read_mux_1|Mux11~7_combout\,
	datad => \reg_blk|read_mux_1|Mux11~5_combout\,
	combout => \reg_blk|read_mux_1|Mux11~8_combout\);

-- Location: LCCOMB_X17_Y9_N8
\reg_blk|read_mux_1|Mux11~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux11~11_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|read_mux_1|Mux11~8_combout\ & (\reg_blk|read_mux_1|Mux11~10_combout\)) # (!\reg_blk|read_mux_1|Mux11~8_combout\ & 
-- ((\reg_blk|read_mux_1|Mux11~3_combout\))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (((\reg_blk|read_mux_1|Mux11~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datab => \reg_blk|read_mux_1|Mux11~10_combout\,
	datac => \reg_blk|read_mux_1|Mux11~3_combout\,
	datad => \reg_blk|read_mux_1|Mux11~8_combout\,
	combout => \reg_blk|read_mux_1|Mux11~11_combout\);

-- Location: LCFF_X15_Y5_N31
\reg_blk|register_7|data_out[20]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[20]~20_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_7|data_out\(20));

-- Location: LCCOMB_X19_Y12_N18
\reg_blk|read_mux_1|Mux11~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux11~12_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\reg_blk|register_6|data_out\(20)) # (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (\reg_blk|register_4|data_out\(20) & ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_4|data_out\(20),
	datab => \reg_blk|register_6|data_out\(20),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	combout => \reg_blk|read_mux_1|Mux11~12_combout\);

-- Location: LCCOMB_X15_Y5_N30
\reg_blk|read_mux_1|Mux11~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux11~13_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|read_mux_1|Mux11~12_combout\ & ((\reg_blk|register_7|data_out\(20)))) # (!\reg_blk|read_mux_1|Mux11~12_combout\ & 
-- (\reg_blk|register_5|data_out\(20))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (((\reg_blk|read_mux_1|Mux11~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_5|data_out\(20),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datac => \reg_blk|register_7|data_out\(20),
	datad => \reg_blk|read_mux_1|Mux11~12_combout\,
	combout => \reg_blk|read_mux_1|Mux11~13_combout\);

-- Location: LCCOMB_X10_Y5_N2
\reg_blk|read_mux_1|Mux11~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux11~14_combout\ = (\reg_blk|read_mux_1|Mux7~3_combout\ & ((\reg_blk|read_mux_1|Mux7~4_combout\ & ((\reg_blk|read_mux_1|Mux11~13_combout\))) # (!\reg_blk|read_mux_1|Mux7~4_combout\ & (\reg_blk|register_1|data_out\(20))))) # 
-- (!\reg_blk|read_mux_1|Mux7~3_combout\ & (((\reg_blk|read_mux_1|Mux7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_1|data_out\(20),
	datab => \reg_blk|read_mux_1|Mux7~3_combout\,
	datac => \reg_blk|read_mux_1|Mux7~4_combout\,
	datad => \reg_blk|read_mux_1|Mux11~13_combout\,
	combout => \reg_blk|read_mux_1|Mux11~14_combout\);

-- Location: LCCOMB_X9_Y5_N26
\reg_blk|read_mux_1|Mux11~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux11~15_combout\ = (\reg_blk|read_mux_1|Mux7~2_combout\ & ((\reg_blk|read_mux_1|Mux11~14_combout\ & ((\reg_blk|register_3|data_out\(20)))) # (!\reg_blk|read_mux_1|Mux11~14_combout\ & (\reg_blk|register_2|data_out\(20))))) # 
-- (!\reg_blk|read_mux_1|Mux7~2_combout\ & (((\reg_blk|read_mux_1|Mux11~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux7~2_combout\,
	datab => \reg_blk|register_2|data_out\(20),
	datac => \reg_blk|register_3|data_out\(20),
	datad => \reg_blk|read_mux_1|Mux11~14_combout\,
	combout => \reg_blk|read_mux_1|Mux11~15_combout\);

-- Location: LCCOMB_X17_Y9_N18
\reg_blk|read_mux_1|Mux11~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux11~16_combout\ = (\reg_blk|read_mux_1|Mux7~0_combout\ & (\reg_blk|read_mux_1|Mux7~1_combout\)) # (!\reg_blk|read_mux_1|Mux7~0_combout\ & ((\reg_blk|read_mux_1|Mux7~1_combout\ & (\reg_blk|read_mux_1|Mux11~11_combout\)) # 
-- (!\reg_blk|read_mux_1|Mux7~1_combout\ & ((\reg_blk|read_mux_1|Mux11~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux7~0_combout\,
	datab => \reg_blk|read_mux_1|Mux7~1_combout\,
	datac => \reg_blk|read_mux_1|Mux11~11_combout\,
	datad => \reg_blk|read_mux_1|Mux11~15_combout\,
	combout => \reg_blk|read_mux_1|Mux11~16_combout\);

-- Location: LCCOMB_X17_Y9_N12
\reg_blk|read_mux_1|Mux11~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux11~19_combout\ = (\reg_blk|read_mux_1|Mux7~0_combout\ & ((\reg_blk|read_mux_1|Mux11~16_combout\ & ((\reg_blk|read_mux_1|Mux11~18_combout\))) # (!\reg_blk|read_mux_1|Mux11~16_combout\ & (\reg_blk|read_mux_1|Mux11~1_combout\)))) # 
-- (!\reg_blk|read_mux_1|Mux7~0_combout\ & (((\reg_blk|read_mux_1|Mux11~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux11~1_combout\,
	datab => \reg_blk|read_mux_1|Mux7~0_combout\,
	datac => \reg_blk|read_mux_1|Mux11~18_combout\,
	datad => \reg_blk|read_mux_1|Mux11~16_combout\,
	combout => \reg_blk|read_mux_1|Mux11~19_combout\);

-- Location: LCFF_X13_Y2_N5
\reg_blk|register_14|data_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[18]~18_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_14|data_out\(18));

-- Location: LCCOMB_X9_Y7_N16
\reg_blk|register_13|data_out[18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_13|data_out[18]~feeder_combout\ = \regblk_data_in_mux|output[18]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[18]~18_combout\,
	combout => \reg_blk|register_13|data_out[18]~feeder_combout\);

-- Location: LCFF_X9_Y7_N17
\reg_blk|register_13|data_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_13|data_out[18]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_13|data_out\(18));

-- Location: LCFF_X13_Y2_N7
\reg_blk|register_12|data_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[18]~18_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_12|data_out\(18));

-- Location: LCCOMB_X13_Y2_N6
\reg_blk|read_mux_2|Mux13~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux13~17_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (\reg_blk|register_13|data_out\(18))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|register_12|data_out\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datab => \reg_blk|register_13|data_out\(18),
	datac => \reg_blk|register_12|data_out\(18),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	combout => \reg_blk|read_mux_2|Mux13~17_combout\);

-- Location: LCCOMB_X13_Y2_N4
\reg_blk|read_mux_2|Mux13~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux13~18_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|read_mux_2|Mux13~17_combout\ & (\reg_blk|register_15|data_out\(18))) # (!\reg_blk|read_mux_2|Mux13~17_combout\ & 
-- ((\reg_blk|register_14|data_out\(18)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (((\reg_blk|read_mux_2|Mux13~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_15|data_out\(18),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datac => \reg_blk|register_14|data_out\(18),
	datad => \reg_blk|read_mux_2|Mux13~17_combout\,
	combout => \reg_blk|read_mux_2|Mux13~18_combout\);

-- Location: LCCOMB_X26_Y7_N4
\reg_blk|register_30|data_out[18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_30|data_out[18]~feeder_combout\ = \regblk_data_in_mux|output[18]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[18]~18_combout\,
	combout => \reg_blk|register_30|data_out[18]~feeder_combout\);

-- Location: LCFF_X26_Y7_N5
\reg_blk|register_30|data_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_30|data_out[18]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_30|data_out\(18));

-- Location: LCFF_X12_Y3_N11
\reg_blk|register_22|data_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[18]~18_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_22|data_out\(18));

-- Location: LCCOMB_X12_Y3_N10
\reg_blk|read_mux_2|Mux13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux13~0_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\reg_blk|register_22|data_out\(18)) # (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (\reg_blk|register_18|data_out\(18) & ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_18|data_out\(18),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datac => \reg_blk|register_22|data_out\(18),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	combout => \reg_blk|read_mux_2|Mux13~0_combout\);

-- Location: LCCOMB_X12_Y3_N22
\reg_blk|read_mux_2|Mux13~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux13~1_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\reg_blk|read_mux_2|Mux13~0_combout\ & ((\reg_blk|register_30|data_out\(18)))) # (!\reg_blk|read_mux_2|Mux13~0_combout\ & 
-- (\reg_blk|register_26|data_out\(18))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (((\reg_blk|read_mux_2|Mux13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_26|data_out\(18),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datac => \reg_blk|register_30|data_out\(18),
	datad => \reg_blk|read_mux_2|Mux13~0_combout\,
	combout => \reg_blk|read_mux_2|Mux13~1_combout\);

-- Location: LCFF_X25_Y6_N11
\reg_blk|register_31|data_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[18]~18_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_31|data_out\(18));

-- Location: LCFF_X20_Y3_N31
\reg_blk|register_19|data_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[18]~18_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_19|data_out\(18));

-- Location: LCCOMB_X20_Y3_N30
\reg_blk|read_mux_2|Mux13~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux13~7_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (\reg_blk|register_23|data_out\(18))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|register_19|data_out\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_23|data_out\(18),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datac => \reg_blk|register_19|data_out\(18),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	combout => \reg_blk|read_mux_2|Mux13~7_combout\);

-- Location: LCCOMB_X25_Y6_N12
\reg_blk|read_mux_2|Mux13~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux13~8_combout\ = (\reg_blk|read_mux_2|Mux13~7_combout\ & (((\reg_blk|register_31|data_out\(18)) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19))))) # (!\reg_blk|read_mux_2|Mux13~7_combout\ & 
-- (\reg_blk|register_27|data_out\(18) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_27|data_out\(18),
	datab => \reg_blk|register_31|data_out\(18),
	datac => \reg_blk|read_mux_2|Mux13~7_combout\,
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	combout => \reg_blk|read_mux_2|Mux13~8_combout\);

-- Location: LCFF_X18_Y2_N23
\reg_blk|register_17|data_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[18]~18_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_17|data_out\(18));

-- Location: LCCOMB_X18_Y2_N22
\reg_blk|read_mux_2|Mux13~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux13~2_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (\reg_blk|register_25|data_out\(18))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\reg_blk|register_17|data_out\(18))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_25|data_out\(18),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datac => \reg_blk|register_17|data_out\(18),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	combout => \reg_blk|read_mux_2|Mux13~2_combout\);

-- Location: LCFF_X13_Y6_N21
\reg_blk|register_29|data_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[18]~18_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_29|data_out\(18));

-- Location: LCCOMB_X13_Y6_N20
\reg_blk|read_mux_2|Mux13~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux13~3_combout\ = (\reg_blk|read_mux_2|Mux13~2_combout\ & (((\reg_blk|register_29|data_out\(18)) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18))))) # (!\reg_blk|read_mux_2|Mux13~2_combout\ & 
-- (\reg_blk|register_21|data_out\(18) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_21|data_out\(18),
	datab => \reg_blk|read_mux_2|Mux13~2_combout\,
	datac => \reg_blk|register_29|data_out\(18),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	combout => \reg_blk|read_mux_2|Mux13~3_combout\);

-- Location: LCCOMB_X12_Y3_N12
\reg_blk|read_mux_2|Mux13~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux13~6_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17)) # (\reg_blk|read_mux_2|Mux13~3_combout\)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (\reg_blk|read_mux_2|Mux13~5_combout\ & (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux13~5_combout\,
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datad => \reg_blk|read_mux_2|Mux13~3_combout\,
	combout => \reg_blk|read_mux_2|Mux13~6_combout\);

-- Location: LCCOMB_X12_Y3_N14
\reg_blk|read_mux_2|Mux13~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux13~9_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|read_mux_2|Mux13~6_combout\ & ((\reg_blk|read_mux_2|Mux13~8_combout\))) # (!\reg_blk|read_mux_2|Mux13~6_combout\ & 
-- (\reg_blk|read_mux_2|Mux13~1_combout\)))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (((\reg_blk|read_mux_2|Mux13~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datab => \reg_blk|read_mux_2|Mux13~1_combout\,
	datac => \reg_blk|read_mux_2|Mux13~8_combout\,
	datad => \reg_blk|read_mux_2|Mux13~6_combout\,
	combout => \reg_blk|read_mux_2|Mux13~9_combout\);

-- Location: LCFF_X15_Y6_N13
\reg_blk|register_3|data_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[18]~18_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_3|data_out\(18));

-- Location: LCFF_X10_Y5_N27
\reg_blk|register_1|data_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[18]~18_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_1|data_out\(18));

-- Location: LCFF_X15_Y5_N19
\reg_blk|register_7|data_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[18]~18_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_7|data_out\(18));

-- Location: LCFF_X10_Y5_N9
\reg_blk|register_6|data_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[18]~18_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_6|data_out\(18));

-- Location: LCCOMB_X20_Y5_N18
\reg_blk|register_4|data_out[18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_4|data_out[18]~feeder_combout\ = \regblk_data_in_mux|output[18]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[18]~18_combout\,
	combout => \reg_blk|register_4|data_out[18]~feeder_combout\);

-- Location: LCFF_X20_Y5_N19
\reg_blk|register_4|data_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_4|data_out[18]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_4|data_out\(18));

-- Location: LCCOMB_X20_Y5_N4
\reg_blk|read_mux_2|Mux13~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux13~12_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|register_5|data_out\(18)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (((\reg_blk|register_4|data_out\(18) & !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_5|data_out\(18),
	datab => \reg_blk|register_4|data_out\(18),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	combout => \reg_blk|read_mux_2|Mux13~12_combout\);

-- Location: LCCOMB_X10_Y5_N8
\reg_blk|read_mux_2|Mux13~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux13~13_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|read_mux_2|Mux13~12_combout\ & (\reg_blk|register_7|data_out\(18))) # (!\reg_blk|read_mux_2|Mux13~12_combout\ & 
-- ((\reg_blk|register_6|data_out\(18)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (((\reg_blk|read_mux_2|Mux13~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datab => \reg_blk|register_7|data_out\(18),
	datac => \reg_blk|register_6|data_out\(18),
	datad => \reg_blk|read_mux_2|Mux13~12_combout\,
	combout => \reg_blk|read_mux_2|Mux13~13_combout\);

-- Location: LCCOMB_X10_Y5_N26
\reg_blk|read_mux_2|Mux13~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux13~14_combout\ = (\reg_blk|read_mux_2|Mux8~1_combout\ & ((\reg_blk|read_mux_2|Mux8~2_combout\ & ((\reg_blk|read_mux_2|Mux13~13_combout\))) # (!\reg_blk|read_mux_2|Mux8~2_combout\ & (\reg_blk|register_1|data_out\(18))))) # 
-- (!\reg_blk|read_mux_2|Mux8~1_combout\ & (\reg_blk|read_mux_2|Mux8~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux8~1_combout\,
	datab => \reg_blk|read_mux_2|Mux8~2_combout\,
	datac => \reg_blk|register_1|data_out\(18),
	datad => \reg_blk|read_mux_2|Mux13~13_combout\,
	combout => \reg_blk|read_mux_2|Mux13~14_combout\);

-- Location: LCCOMB_X14_Y1_N4
\reg_blk|read_mux_2|Mux13~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux13~15_combout\ = (\reg_blk|read_mux_2|Mux8~3_combout\ & ((\reg_blk|read_mux_2|Mux13~14_combout\ & ((\reg_blk|register_3|data_out\(18)))) # (!\reg_blk|read_mux_2|Mux13~14_combout\ & (\reg_blk|register_2|data_out\(18))))) # 
-- (!\reg_blk|read_mux_2|Mux8~3_combout\ & (((\reg_blk|read_mux_2|Mux13~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_2|data_out\(18),
	datab => \reg_blk|read_mux_2|Mux8~3_combout\,
	datac => \reg_blk|register_3|data_out\(18),
	datad => \reg_blk|read_mux_2|Mux13~14_combout\,
	combout => \reg_blk|read_mux_2|Mux13~15_combout\);

-- Location: LCCOMB_X13_Y3_N30
\reg_blk|read_mux_2|Mux13~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux13~16_combout\ = (\reg_blk|read_mux_2|Mux8~0_combout\ & (((\reg_blk|read_mux_2|Mux8~4_combout\)))) # (!\reg_blk|read_mux_2|Mux8~0_combout\ & ((\reg_blk|read_mux_2|Mux8~4_combout\ & (\reg_blk|read_mux_2|Mux13~11_combout\)) # 
-- (!\reg_blk|read_mux_2|Mux8~4_combout\ & ((\reg_blk|read_mux_2|Mux13~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux13~11_combout\,
	datab => \reg_blk|read_mux_2|Mux8~0_combout\,
	datac => \reg_blk|read_mux_2|Mux8~4_combout\,
	datad => \reg_blk|read_mux_2|Mux13~15_combout\,
	combout => \reg_blk|read_mux_2|Mux13~16_combout\);

-- Location: LCCOMB_X12_Y3_N28
\reg_blk|read_mux_2|Mux13~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux13~19_combout\ = (\reg_blk|read_mux_2|Mux8~0_combout\ & ((\reg_blk|read_mux_2|Mux13~16_combout\ & (\reg_blk|read_mux_2|Mux13~18_combout\)) # (!\reg_blk|read_mux_2|Mux13~16_combout\ & ((\reg_blk|read_mux_2|Mux13~9_combout\))))) # 
-- (!\reg_blk|read_mux_2|Mux8~0_combout\ & (((\reg_blk|read_mux_2|Mux13~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux8~0_combout\,
	datab => \reg_blk|read_mux_2|Mux13~18_combout\,
	datac => \reg_blk|read_mux_2|Mux13~9_combout\,
	datad => \reg_blk|read_mux_2|Mux13~16_combout\,
	combout => \reg_blk|read_mux_2|Mux13~19_combout\);

-- Location: LCFF_X15_Y7_N9
\reg_blk|register_10|data_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[19]~19_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_10|data_out\(19));

-- Location: LCCOMB_X15_Y7_N2
\reg_blk|register_8|data_out[19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_8|data_out[19]~feeder_combout\ = \regblk_data_in_mux|output[19]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[19]~19_combout\,
	combout => \reg_blk|register_8|data_out[19]~feeder_combout\);

-- Location: LCFF_X15_Y7_N3
\reg_blk|register_8|data_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_8|data_out[19]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_8|data_out\(19));

-- Location: LCFF_X17_Y9_N17
\reg_blk|register_9|data_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[19]~19_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_9|data_out\(19));

-- Location: LCCOMB_X15_Y7_N12
\reg_blk|read_mux_2|Mux12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux12~0_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (((\reg_blk|register_9|data_out\(19)) # (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (\reg_blk|register_8|data_out\(19) & ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datab => \reg_blk|register_8|data_out\(19),
	datac => \reg_blk|register_9|data_out\(19),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	combout => \reg_blk|read_mux_2|Mux12~0_combout\);

-- Location: LCCOMB_X15_Y7_N30
\reg_blk|read_mux_2|Mux12~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux12~1_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|read_mux_2|Mux12~0_combout\ & (\reg_blk|register_11|data_out\(19))) # (!\reg_blk|read_mux_2|Mux12~0_combout\ & 
-- ((\reg_blk|register_10|data_out\(19)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (((\reg_blk|read_mux_2|Mux12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_11|data_out\(19),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datac => \reg_blk|register_10|data_out\(19),
	datad => \reg_blk|read_mux_2|Mux12~0_combout\,
	combout => \reg_blk|read_mux_2|Mux12~1_combout\);

-- Location: LCFF_X18_Y8_N15
\reg_blk|register_3|data_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[19]~19_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_3|data_out\(19));

-- Location: LCFF_X18_Y8_N17
\reg_blk|register_2|data_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[19]~19_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_2|data_out\(19));

-- Location: LCCOMB_X18_Y8_N16
\reg_blk|read_mux_2|Mux12~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux12~15_combout\ = (\reg_blk|read_mux_2|Mux12~14_combout\ & ((\reg_blk|register_3|data_out\(19)) # ((!\reg_blk|read_mux_2|Mux8~3_combout\)))) # (!\reg_blk|read_mux_2|Mux12~14_combout\ & (((\reg_blk|register_2|data_out\(19) & 
-- \reg_blk|read_mux_2|Mux8~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux12~14_combout\,
	datab => \reg_blk|register_3|data_out\(19),
	datac => \reg_blk|register_2|data_out\(19),
	datad => \reg_blk|read_mux_2|Mux8~3_combout\,
	combout => \reg_blk|read_mux_2|Mux12~15_combout\);

-- Location: LCFF_X19_Y9_N29
\reg_blk|register_25|data_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[19]~19_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_25|data_out\(19));

-- Location: LCFF_X19_Y9_N7
\reg_blk|register_17|data_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[19]~19_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_17|data_out\(19));

-- Location: LCCOMB_X19_Y9_N6
\reg_blk|read_mux_2|Mux12~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux12~2_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\reg_blk|register_25|data_out\(19)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (((\reg_blk|register_17|data_out\(19) & !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datab => \reg_blk|register_25|data_out\(19),
	datac => \reg_blk|register_17|data_out\(19),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	combout => \reg_blk|read_mux_2|Mux12~2_combout\);

-- Location: LCCOMB_X8_Y7_N18
\reg_blk|read_mux_2|Mux12~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux12~3_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|read_mux_2|Mux12~2_combout\ & ((\reg_blk|register_29|data_out\(19)))) # (!\reg_blk|read_mux_2|Mux12~2_combout\ & 
-- (\reg_blk|register_21|data_out\(19))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\reg_blk|read_mux_2|Mux12~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_21|data_out\(19),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datac => \reg_blk|register_29|data_out\(19),
	datad => \reg_blk|read_mux_2|Mux12~2_combout\,
	combout => \reg_blk|read_mux_2|Mux12~3_combout\);

-- Location: LCFF_X15_Y1_N31
\reg_blk|register_31|data_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[19]~19_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_31|data_out\(19));

-- Location: LCFF_X21_Y5_N15
\reg_blk|register_27|data_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[19]~19_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_27|data_out\(19));

-- Location: LCCOMB_X21_Y5_N28
\reg_blk|register_19|data_out[19]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_19|data_out[19]~feeder_combout\ = \regblk_data_in_mux|output[19]~19_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[19]~19_combout\,
	combout => \reg_blk|register_19|data_out[19]~feeder_combout\);

-- Location: LCFF_X21_Y5_N29
\reg_blk|register_19|data_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_19|data_out[19]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_19|data_out\(19));

-- Location: LCFF_X15_Y1_N9
\reg_blk|register_23|data_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[19]~19_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_23|data_out\(19));

-- Location: LCCOMB_X21_Y5_N30
\reg_blk|read_mux_2|Mux12~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux12~9_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|register_23|data_out\(19)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (\reg_blk|register_19|data_out\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datab => \reg_blk|register_19|data_out\(19),
	datac => \reg_blk|register_23|data_out\(19),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	combout => \reg_blk|read_mux_2|Mux12~9_combout\);

-- Location: LCCOMB_X21_Y5_N14
\reg_blk|read_mux_2|Mux12~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux12~10_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\reg_blk|read_mux_2|Mux12~9_combout\ & (\reg_blk|register_31|data_out\(19))) # (!\reg_blk|read_mux_2|Mux12~9_combout\ & 
-- ((\reg_blk|register_27|data_out\(19)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (((\reg_blk|read_mux_2|Mux12~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datab => \reg_blk|register_31|data_out\(19),
	datac => \reg_blk|register_27|data_out\(19),
	datad => \reg_blk|read_mux_2|Mux12~9_combout\,
	combout => \reg_blk|read_mux_2|Mux12~10_combout\);

-- Location: LCFF_X10_Y9_N29
\reg_blk|register_30|data_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[19]~19_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_30|data_out\(19));

-- Location: LCFF_X10_Y9_N11
\reg_blk|register_26|data_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[19]~19_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_26|data_out\(19));

-- Location: LCFF_X22_Y7_N21
\reg_blk|register_18|data_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[19]~19_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_18|data_out\(19));

-- Location: LCCOMB_X22_Y7_N20
\reg_blk|read_mux_2|Mux12~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux12~4_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (\reg_blk|register_22|data_out\(19))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|register_18|data_out\(19))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_22|data_out\(19),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datac => \reg_blk|register_18|data_out\(19),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	combout => \reg_blk|read_mux_2|Mux12~4_combout\);

-- Location: LCCOMB_X10_Y9_N10
\reg_blk|read_mux_2|Mux12~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux12~5_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\reg_blk|read_mux_2|Mux12~4_combout\ & (\reg_blk|register_30|data_out\(19))) # (!\reg_blk|read_mux_2|Mux12~4_combout\ & 
-- ((\reg_blk|register_26|data_out\(19)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (((\reg_blk|read_mux_2|Mux12~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datab => \reg_blk|register_30|data_out\(19),
	datac => \reg_blk|register_26|data_out\(19),
	datad => \reg_blk|read_mux_2|Mux12~4_combout\,
	combout => \reg_blk|read_mux_2|Mux12~5_combout\);

-- Location: LCFF_X15_Y10_N7
\reg_blk|register_20|data_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[19]~19_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_20|data_out\(19));

-- Location: LCFF_X18_Y10_N11
\reg_blk|register_16|data_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[19]~19_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_16|data_out\(19));

-- Location: LCCOMB_X18_Y10_N10
\reg_blk|read_mux_2|Mux12~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux12~6_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\reg_blk|register_24|data_out\(19)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (((\reg_blk|register_16|data_out\(19) & !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_24|data_out\(19),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datac => \reg_blk|register_16|data_out\(19),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	combout => \reg_blk|read_mux_2|Mux12~6_combout\);

-- Location: LCCOMB_X15_Y10_N6
\reg_blk|read_mux_2|Mux12~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux12~7_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|read_mux_2|Mux12~6_combout\ & (\reg_blk|register_28|data_out\(19))) # (!\reg_blk|read_mux_2|Mux12~6_combout\ & 
-- ((\reg_blk|register_20|data_out\(19)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\reg_blk|read_mux_2|Mux12~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_28|data_out\(19),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datac => \reg_blk|register_20|data_out\(19),
	datad => \reg_blk|read_mux_2|Mux12~6_combout\,
	combout => \reg_blk|read_mux_2|Mux12~7_combout\);

-- Location: LCCOMB_X15_Y9_N22
\reg_blk|read_mux_2|Mux12~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux12~8_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16)) # ((\reg_blk|read_mux_2|Mux12~5_combout\)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|read_mux_2|Mux12~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datac => \reg_blk|read_mux_2|Mux12~5_combout\,
	datad => \reg_blk|read_mux_2|Mux12~7_combout\,
	combout => \reg_blk|read_mux_2|Mux12~8_combout\);

-- Location: LCCOMB_X15_Y7_N4
\reg_blk|read_mux_2|Mux12~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux12~11_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|read_mux_2|Mux12~8_combout\ & ((\reg_blk|read_mux_2|Mux12~10_combout\))) # (!\reg_blk|read_mux_2|Mux12~8_combout\ & 
-- (\reg_blk|read_mux_2|Mux12~3_combout\)))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (((\reg_blk|read_mux_2|Mux12~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datab => \reg_blk|read_mux_2|Mux12~3_combout\,
	datac => \reg_blk|read_mux_2|Mux12~10_combout\,
	datad => \reg_blk|read_mux_2|Mux12~8_combout\,
	combout => \reg_blk|read_mux_2|Mux12~11_combout\);

-- Location: LCCOMB_X15_Y7_N10
\reg_blk|read_mux_2|Mux12~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux12~16_combout\ = (\reg_blk|read_mux_2|Mux8~0_combout\ & ((\reg_blk|read_mux_2|Mux8~4_combout\) # ((\reg_blk|read_mux_2|Mux12~11_combout\)))) # (!\reg_blk|read_mux_2|Mux8~0_combout\ & (!\reg_blk|read_mux_2|Mux8~4_combout\ & 
-- (\reg_blk|read_mux_2|Mux12~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux8~0_combout\,
	datab => \reg_blk|read_mux_2|Mux8~4_combout\,
	datac => \reg_blk|read_mux_2|Mux12~15_combout\,
	datad => \reg_blk|read_mux_2|Mux12~11_combout\,
	combout => \reg_blk|read_mux_2|Mux12~16_combout\);

-- Location: LCCOMB_X15_Y7_N18
\reg_blk|read_mux_2|Mux12~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux12~19_combout\ = (\reg_blk|read_mux_2|Mux8~4_combout\ & ((\reg_blk|read_mux_2|Mux12~16_combout\ & (\reg_blk|read_mux_2|Mux12~18_combout\)) # (!\reg_blk|read_mux_2|Mux12~16_combout\ & ((\reg_blk|read_mux_2|Mux12~1_combout\))))) # 
-- (!\reg_blk|read_mux_2|Mux8~4_combout\ & (((\reg_blk|read_mux_2|Mux12~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux12~18_combout\,
	datab => \reg_blk|read_mux_2|Mux12~1_combout\,
	datac => \reg_blk|read_mux_2|Mux8~4_combout\,
	datad => \reg_blk|read_mux_2|Mux12~16_combout\,
	combout => \reg_blk|read_mux_2|Mux12~19_combout\);

-- Location: M4K_X11_Y7
\data_cache|block_1|altsyncram_component|auto_generated|ram_block1a18\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "dat_cache_mif.mif",
	init_file_layout => "port_a",
	logical_ram_name => "dat_cache:data_cache|dat_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_lif1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 11,
	port_b_data_width => 2,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \controller|Equal7~0_combout\,
	clk0 => \clk3~clkctrl_outclk\,
	portadatain => \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

-- Location: LCCOMB_X12_Y7_N26
\regblk_data_in_mux|output[18]~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \regblk_data_in_mux|output[18]~18_combout\ = (\controller|Equal6~2_combout\ & ((\data_cache|block_1|altsyncram_component|auto_generated|q_a\(18)))) # (!\controller|Equal6~2_combout\ & (\alu|func_mux_unit|Mux13~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|func_mux_unit|Mux13~2_combout\,
	datab => \data_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datad => \controller|Equal6~2_combout\,
	combout => \regblk_data_in_mux|output[18]~18_combout\);

-- Location: LCCOMB_X17_Y3_N10
\reg_blk|register_11|data_out[18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_11|data_out[18]~feeder_combout\ = \regblk_data_in_mux|output[18]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[18]~18_combout\,
	combout => \reg_blk|register_11|data_out[18]~feeder_combout\);

-- Location: LCFF_X17_Y3_N11
\reg_blk|register_11|data_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_11|data_out[18]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_11|data_out\(18));

-- Location: LCFF_X20_Y7_N13
\reg_blk|register_9|data_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[18]~18_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_9|data_out\(18));

-- Location: LCCOMB_X20_Y7_N12
\reg_blk|read_mux_1|Mux13~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux13~0_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|register_9|data_out\(18)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (\reg_blk|register_8|data_out\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_8|data_out\(18),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datac => \reg_blk|register_9|data_out\(18),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	combout => \reg_blk|read_mux_1|Mux13~0_combout\);

-- Location: LCCOMB_X25_Y7_N18
\reg_blk|read_mux_1|Mux13~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux13~1_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\reg_blk|read_mux_1|Mux13~0_combout\ & ((\reg_blk|register_11|data_out\(18)))) # (!\reg_blk|read_mux_1|Mux13~0_combout\ & 
-- (\reg_blk|register_10|data_out\(18))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\reg_blk|read_mux_1|Mux13~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_10|data_out\(18),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datac => \reg_blk|register_11|data_out\(18),
	datad => \reg_blk|read_mux_1|Mux13~0_combout\,
	combout => \reg_blk|read_mux_1|Mux13~1_combout\);

-- Location: LCFF_X18_Y7_N25
\reg_blk|register_15|data_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[18]~18_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_15|data_out\(18));

-- Location: LCCOMB_X14_Y2_N6
\reg_blk|read_mux_1|Mux13~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux13~17_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\reg_blk|register_14|data_out\(18)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\reg_blk|register_12|data_out\(18) & !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datab => \reg_blk|register_14|data_out\(18),
	datac => \reg_blk|register_12|data_out\(18),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	combout => \reg_blk|read_mux_1|Mux13~17_combout\);

-- Location: LCCOMB_X18_Y7_N24
\reg_blk|read_mux_1|Mux13~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux13~18_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|read_mux_1|Mux13~17_combout\ & ((\reg_blk|register_15|data_out\(18)))) # (!\reg_blk|read_mux_1|Mux13~17_combout\ & 
-- (\reg_blk|register_13|data_out\(18))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (((\reg_blk|read_mux_1|Mux13~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datab => \reg_blk|register_13|data_out\(18),
	datac => \reg_blk|register_15|data_out\(18),
	datad => \reg_blk|read_mux_1|Mux13~17_combout\,
	combout => \reg_blk|read_mux_1|Mux13~18_combout\);

-- Location: LCCOMB_X15_Y5_N12
\reg_blk|read_mux_1|Mux13~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux13~12_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\reg_blk|register_6|data_out\(18)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\reg_blk|register_4|data_out\(18) & !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_6|data_out\(18),
	datab => \reg_blk|register_4|data_out\(18),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	combout => \reg_blk|read_mux_1|Mux13~12_combout\);

-- Location: LCCOMB_X15_Y5_N18
\reg_blk|read_mux_1|Mux13~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux13~13_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|read_mux_1|Mux13~12_combout\ & ((\reg_blk|register_7|data_out\(18)))) # (!\reg_blk|read_mux_1|Mux13~12_combout\ & 
-- (\reg_blk|register_5|data_out\(18))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (((\reg_blk|read_mux_1|Mux13~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_5|data_out\(18),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datac => \reg_blk|register_7|data_out\(18),
	datad => \reg_blk|read_mux_1|Mux13~12_combout\,
	combout => \reg_blk|read_mux_1|Mux13~13_combout\);

-- Location: LCCOMB_X15_Y5_N6
\reg_blk|read_mux_1|Mux13~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux13~14_combout\ = (\reg_blk|read_mux_1|Mux7~3_combout\ & ((\reg_blk|read_mux_1|Mux7~4_combout\ & ((\reg_blk|read_mux_1|Mux13~13_combout\))) # (!\reg_blk|read_mux_1|Mux7~4_combout\ & (\reg_blk|register_1|data_out\(18))))) # 
-- (!\reg_blk|read_mux_1|Mux7~3_combout\ & (((\reg_blk|read_mux_1|Mux7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux7~3_combout\,
	datab => \reg_blk|register_1|data_out\(18),
	datac => \reg_blk|read_mux_1|Mux7~4_combout\,
	datad => \reg_blk|read_mux_1|Mux13~13_combout\,
	combout => \reg_blk|read_mux_1|Mux13~14_combout\);

-- Location: LCCOMB_X15_Y6_N12
\reg_blk|read_mux_1|Mux13~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux13~15_combout\ = (\reg_blk|read_mux_1|Mux7~2_combout\ & ((\reg_blk|read_mux_1|Mux13~14_combout\ & ((\reg_blk|register_3|data_out\(18)))) # (!\reg_blk|read_mux_1|Mux13~14_combout\ & (\reg_blk|register_2|data_out\(18))))) # 
-- (!\reg_blk|read_mux_1|Mux7~2_combout\ & (((\reg_blk|read_mux_1|Mux13~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_2|data_out\(18),
	datab => \reg_blk|read_mux_1|Mux7~2_combout\,
	datac => \reg_blk|register_3|data_out\(18),
	datad => \reg_blk|read_mux_1|Mux13~14_combout\,
	combout => \reg_blk|read_mux_1|Mux13~15_combout\);

-- Location: LCCOMB_X12_Y7_N28
\reg_blk|register_26|data_out[18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_26|data_out[18]~feeder_combout\ = \regblk_data_in_mux|output[18]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[18]~18_combout\,
	combout => \reg_blk|register_26|data_out[18]~feeder_combout\);

-- Location: LCFF_X12_Y7_N29
\reg_blk|register_26|data_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_26|data_out[18]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_26|data_out\(18));

-- Location: LCFF_X12_Y3_N25
\reg_blk|register_18|data_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[18]~18_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_18|data_out\(18));

-- Location: LCCOMB_X12_Y3_N24
\reg_blk|read_mux_1|Mux13~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux13~4_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\reg_blk|register_22|data_out\(18)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\reg_blk|register_18|data_out\(18) & !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datab => \reg_blk|register_22|data_out\(18),
	datac => \reg_blk|register_18|data_out\(18),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	combout => \reg_blk|read_mux_1|Mux13~4_combout\);

-- Location: LCCOMB_X26_Y7_N14
\reg_blk|read_mux_1|Mux13~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux13~5_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\reg_blk|read_mux_1|Mux13~4_combout\ & (\reg_blk|register_30|data_out\(18))) # (!\reg_blk|read_mux_1|Mux13~4_combout\ & 
-- ((\reg_blk|register_26|data_out\(18)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (((\reg_blk|read_mux_1|Mux13~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datab => \reg_blk|register_30|data_out\(18),
	datac => \reg_blk|register_26|data_out\(18),
	datad => \reg_blk|read_mux_1|Mux13~4_combout\,
	combout => \reg_blk|read_mux_1|Mux13~5_combout\);

-- Location: LCCOMB_X25_Y7_N4
\reg_blk|register_20|data_out[18]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_20|data_out[18]~feeder_combout\ = \regblk_data_in_mux|output[18]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[18]~18_combout\,
	combout => \reg_blk|register_20|data_out[18]~feeder_combout\);

-- Location: LCFF_X25_Y7_N5
\reg_blk|register_20|data_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_20|data_out[18]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_20|data_out\(18));

-- Location: LCFF_X18_Y3_N31
\reg_blk|register_16|data_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[18]~18_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_16|data_out\(18));

-- Location: LCFF_X18_Y3_N1
\reg_blk|register_24|data_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[18]~18_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_24|data_out\(18));

-- Location: LCCOMB_X18_Y3_N0
\reg_blk|read_mux_1|Mux13~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux13~6_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (((\reg_blk|register_24|data_out\(18)) # (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (\reg_blk|register_16|data_out\(18) & ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datab => \reg_blk|register_16|data_out\(18),
	datac => \reg_blk|register_24|data_out\(18),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	combout => \reg_blk|read_mux_1|Mux13~6_combout\);

-- Location: LCCOMB_X25_Y7_N12
\reg_blk|read_mux_1|Mux13~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux13~7_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\reg_blk|read_mux_1|Mux13~6_combout\ & (\reg_blk|register_28|data_out\(18))) # (!\reg_blk|read_mux_1|Mux13~6_combout\ & 
-- ((\reg_blk|register_20|data_out\(18)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\reg_blk|read_mux_1|Mux13~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_28|data_out\(18),
	datab => \reg_blk|register_20|data_out\(18),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datad => \reg_blk|read_mux_1|Mux13~6_combout\,
	combout => \reg_blk|read_mux_1|Mux13~7_combout\);

-- Location: LCCOMB_X26_Y7_N16
\reg_blk|read_mux_1|Mux13~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux13~8_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21)) # ((\reg_blk|read_mux_1|Mux13~5_combout\)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|read_mux_1|Mux13~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datac => \reg_blk|read_mux_1|Mux13~5_combout\,
	datad => \reg_blk|read_mux_1|Mux13~7_combout\,
	combout => \reg_blk|read_mux_1|Mux13~8_combout\);

-- Location: LCFF_X13_Y6_N7
\reg_blk|register_21|data_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[18]~18_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_21|data_out\(18));

-- Location: LCFF_X18_Y2_N21
\reg_blk|register_25|data_out[18]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[18]~18_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_25|data_out\(18));

-- Location: LCCOMB_X18_Y2_N20
\reg_blk|read_mux_1|Mux13~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux13~2_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\reg_blk|register_25|data_out\(18)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (\reg_blk|register_17|data_out\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datab => \reg_blk|register_17|data_out\(18),
	datac => \reg_blk|register_25|data_out\(18),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	combout => \reg_blk|read_mux_1|Mux13~2_combout\);

-- Location: LCCOMB_X13_Y6_N6
\reg_blk|read_mux_1|Mux13~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux13~3_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\reg_blk|read_mux_1|Mux13~2_combout\ & (\reg_blk|register_29|data_out\(18))) # (!\reg_blk|read_mux_1|Mux13~2_combout\ & 
-- ((\reg_blk|register_21|data_out\(18)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\reg_blk|read_mux_1|Mux13~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_29|data_out\(18),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datac => \reg_blk|register_21|data_out\(18),
	datad => \reg_blk|read_mux_1|Mux13~2_combout\,
	combout => \reg_blk|read_mux_1|Mux13~3_combout\);

-- Location: LCCOMB_X26_Y7_N0
\reg_blk|read_mux_1|Mux13~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux13~11_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|read_mux_1|Mux13~8_combout\ & (\reg_blk|read_mux_1|Mux13~10_combout\)) # (!\reg_blk|read_mux_1|Mux13~8_combout\ & 
-- ((\reg_blk|read_mux_1|Mux13~3_combout\))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (((\reg_blk|read_mux_1|Mux13~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux13~10_combout\,
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datac => \reg_blk|read_mux_1|Mux13~8_combout\,
	datad => \reg_blk|read_mux_1|Mux13~3_combout\,
	combout => \reg_blk|read_mux_1|Mux13~11_combout\);

-- Location: LCCOMB_X26_Y7_N26
\reg_blk|read_mux_1|Mux13~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux13~16_combout\ = (\reg_blk|read_mux_1|Mux7~0_combout\ & (\reg_blk|read_mux_1|Mux7~1_combout\)) # (!\reg_blk|read_mux_1|Mux7~0_combout\ & ((\reg_blk|read_mux_1|Mux7~1_combout\ & ((\reg_blk|read_mux_1|Mux13~11_combout\))) # 
-- (!\reg_blk|read_mux_1|Mux7~1_combout\ & (\reg_blk|read_mux_1|Mux13~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux7~0_combout\,
	datab => \reg_blk|read_mux_1|Mux7~1_combout\,
	datac => \reg_blk|read_mux_1|Mux13~15_combout\,
	datad => \reg_blk|read_mux_1|Mux13~11_combout\,
	combout => \reg_blk|read_mux_1|Mux13~16_combout\);

-- Location: LCCOMB_X26_Y7_N20
\reg_blk|read_mux_1|Mux13~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux13~19_combout\ = (\reg_blk|read_mux_1|Mux7~0_combout\ & ((\reg_blk|read_mux_1|Mux13~16_combout\ & ((\reg_blk|read_mux_1|Mux13~18_combout\))) # (!\reg_blk|read_mux_1|Mux13~16_combout\ & (\reg_blk|read_mux_1|Mux13~1_combout\)))) # 
-- (!\reg_blk|read_mux_1|Mux7~0_combout\ & (((\reg_blk|read_mux_1|Mux13~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux7~0_combout\,
	datab => \reg_blk|read_mux_1|Mux13~1_combout\,
	datac => \reg_blk|read_mux_1|Mux13~18_combout\,
	datad => \reg_blk|read_mux_1|Mux13~16_combout\,
	combout => \reg_blk|read_mux_1|Mux13~19_combout\);

-- Location: LCCOMB_X12_Y3_N2
\alu_source_mux|output[18]~77\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu_source_mux|output[18]~77_combout\ = (\controller|Equal6~0_combout\ & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31) & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(15))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31) & ((\reg_blk|read_mux_2|Mux13~19_combout\))))) # (!\controller|Equal6~0_combout\ & (((\reg_blk|read_mux_2|Mux13~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(15),
	datab => \controller|Equal6~0_combout\,
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31),
	datad => \reg_blk|read_mux_2|Mux13~19_combout\,
	combout => \alu_source_mux|output[18]~77_combout\);

-- Location: LCFF_X20_Y11_N3
\reg_blk|register_11|data_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[16]~16_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_11|data_out\(16));

-- Location: LCFF_X24_Y7_N3
\reg_blk|register_8|data_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[16]~16_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_8|data_out\(16));

-- Location: LCFF_X24_Y7_N29
\reg_blk|register_9|data_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[16]~16_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_9|data_out\(16));

-- Location: LCCOMB_X24_Y7_N28
\reg_blk|read_mux_1|Mux15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux15~0_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|register_9|data_out\(16)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (\reg_blk|register_8|data_out\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datab => \reg_blk|register_8|data_out\(16),
	datac => \reg_blk|register_9|data_out\(16),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	combout => \reg_blk|read_mux_1|Mux15~0_combout\);

-- Location: LCCOMB_X20_Y11_N14
\reg_blk|read_mux_1|Mux15~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux15~1_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\reg_blk|read_mux_1|Mux15~0_combout\ & ((\reg_blk|register_11|data_out\(16)))) # (!\reg_blk|read_mux_1|Mux15~0_combout\ & 
-- (\reg_blk|register_10|data_out\(16))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\reg_blk|read_mux_1|Mux15~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_10|data_out\(16),
	datab => \reg_blk|register_11|data_out\(16),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datad => \reg_blk|read_mux_1|Mux15~0_combout\,
	combout => \reg_blk|read_mux_1|Mux15~1_combout\);

-- Location: LCCOMB_X21_Y7_N16
\reg_blk|register_2|data_out[16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_2|data_out[16]~feeder_combout\ = \regblk_data_in_mux|output[16]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[16]~16_combout\,
	combout => \reg_blk|register_2|data_out[16]~feeder_combout\);

-- Location: LCFF_X21_Y7_N17
\reg_blk|register_2|data_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_2|data_out[16]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_2|data_out\(16));

-- Location: LCCOMB_X21_Y7_N26
\reg_blk|register_1|data_out[16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_1|data_out[16]~feeder_combout\ = \regblk_data_in_mux|output[16]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[16]~16_combout\,
	combout => \reg_blk|register_1|data_out[16]~feeder_combout\);

-- Location: LCFF_X21_Y7_N27
\reg_blk|register_1|data_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_1|data_out[16]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_1|data_out\(16));

-- Location: LCCOMB_X15_Y5_N8
\reg_blk|register_7|data_out[16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_7|data_out[16]~feeder_combout\ = \regblk_data_in_mux|output[16]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[16]~16_combout\,
	combout => \reg_blk|register_7|data_out[16]~feeder_combout\);

-- Location: LCFF_X15_Y5_N9
\reg_blk|register_7|data_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_7|data_out[16]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_7|data_out\(16));

-- Location: LCFF_X15_Y5_N23
\reg_blk|register_5|data_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[16]~16_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_5|data_out\(16));

-- Location: LCFF_X17_Y7_N15
\reg_blk|register_4|data_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[16]~16_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_4|data_out\(16));

-- Location: LCFF_X15_Y3_N27
\reg_blk|register_6|data_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[16]~16_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_6|data_out\(16));

-- Location: LCCOMB_X15_Y5_N0
\reg_blk|read_mux_1|Mux15~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux15~12_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\reg_blk|register_6|data_out\(16)) # (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (\reg_blk|register_4|data_out\(16) & ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datab => \reg_blk|register_4|data_out\(16),
	datac => \reg_blk|register_6|data_out\(16),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	combout => \reg_blk|read_mux_1|Mux15~12_combout\);

-- Location: LCCOMB_X15_Y5_N22
\reg_blk|read_mux_1|Mux15~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux15~13_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|read_mux_1|Mux15~12_combout\ & (\reg_blk|register_7|data_out\(16))) # (!\reg_blk|read_mux_1|Mux15~12_combout\ & 
-- ((\reg_blk|register_5|data_out\(16)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (((\reg_blk|read_mux_1|Mux15~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datab => \reg_blk|register_7|data_out\(16),
	datac => \reg_blk|register_5|data_out\(16),
	datad => \reg_blk|read_mux_1|Mux15~12_combout\,
	combout => \reg_blk|read_mux_1|Mux15~13_combout\);

-- Location: LCCOMB_X12_Y7_N2
\reg_blk|read_mux_1|Mux15~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux15~14_combout\ = (\reg_blk|read_mux_1|Mux7~4_combout\ & (((\reg_blk|read_mux_1|Mux15~13_combout\)) # (!\reg_blk|read_mux_1|Mux7~3_combout\))) # (!\reg_blk|read_mux_1|Mux7~4_combout\ & (\reg_blk|read_mux_1|Mux7~3_combout\ & 
-- (\reg_blk|register_1|data_out\(16))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux7~4_combout\,
	datab => \reg_blk|read_mux_1|Mux7~3_combout\,
	datac => \reg_blk|register_1|data_out\(16),
	datad => \reg_blk|read_mux_1|Mux15~13_combout\,
	combout => \reg_blk|read_mux_1|Mux15~14_combout\);

-- Location: LCCOMB_X12_Y7_N8
\reg_blk|read_mux_1|Mux15~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux15~15_combout\ = (\reg_blk|read_mux_1|Mux7~2_combout\ & ((\reg_blk|read_mux_1|Mux15~14_combout\ & (\reg_blk|register_3|data_out\(16))) # (!\reg_blk|read_mux_1|Mux15~14_combout\ & ((\reg_blk|register_2|data_out\(16)))))) # 
-- (!\reg_blk|read_mux_1|Mux7~2_combout\ & (((\reg_blk|read_mux_1|Mux15~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_3|data_out\(16),
	datab => \reg_blk|read_mux_1|Mux7~2_combout\,
	datac => \reg_blk|register_2|data_out\(16),
	datad => \reg_blk|read_mux_1|Mux15~14_combout\,
	combout => \reg_blk|read_mux_1|Mux15~15_combout\);

-- Location: LCFF_X17_Y7_N29
\reg_blk|register_31|data_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[16]~16_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_31|data_out\(16));

-- Location: LCFF_X9_Y9_N31
\reg_blk|register_19|data_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[16]~16_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_19|data_out\(16));

-- Location: LCCOMB_X14_Y10_N4
\reg_blk|read_mux_1|Mux15~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux15~9_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\reg_blk|register_23|data_out\(16)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & \reg_blk|register_19|data_out\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_23|data_out\(16),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datad => \reg_blk|register_19|data_out\(16),
	combout => \reg_blk|read_mux_1|Mux15~9_combout\);

-- Location: LCCOMB_X17_Y7_N2
\reg_blk|read_mux_1|Mux15~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux15~10_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\reg_blk|read_mux_1|Mux15~9_combout\ & ((\reg_blk|register_31|data_out\(16)))) # (!\reg_blk|read_mux_1|Mux15~9_combout\ & 
-- (\reg_blk|register_27|data_out\(16))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (((\reg_blk|read_mux_1|Mux15~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_27|data_out\(16),
	datab => \reg_blk|register_31|data_out\(16),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datad => \reg_blk|read_mux_1|Mux15~9_combout\,
	combout => \reg_blk|read_mux_1|Mux15~10_combout\);

-- Location: LCFF_X13_Y10_N1
\reg_blk|register_20|data_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[16]~16_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_20|data_out\(16));

-- Location: LCFF_X14_Y10_N1
\reg_blk|register_24|data_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[16]~16_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_24|data_out\(16));

-- Location: LCFF_X13_Y8_N31
\reg_blk|register_16|data_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[16]~16_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_16|data_out\(16));

-- Location: LCCOMB_X14_Y10_N22
\reg_blk|read_mux_1|Mux15~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux15~6_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\reg_blk|register_24|data_out\(16)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (((\reg_blk|register_16|data_out\(16) & !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datab => \reg_blk|register_24|data_out\(16),
	datac => \reg_blk|register_16|data_out\(16),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	combout => \reg_blk|read_mux_1|Mux15~6_combout\);

-- Location: LCCOMB_X13_Y10_N0
\reg_blk|read_mux_1|Mux15~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux15~7_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\reg_blk|read_mux_1|Mux15~6_combout\ & (\reg_blk|register_28|data_out\(16))) # (!\reg_blk|read_mux_1|Mux15~6_combout\ & 
-- ((\reg_blk|register_20|data_out\(16)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\reg_blk|read_mux_1|Mux15~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_28|data_out\(16),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datac => \reg_blk|register_20|data_out\(16),
	datad => \reg_blk|read_mux_1|Mux15~6_combout\,
	combout => \reg_blk|read_mux_1|Mux15~7_combout\);

-- Location: LCCOMB_X13_Y3_N6
\reg_blk|read_mux_1|Mux15~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux15~8_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (\reg_blk|read_mux_1|Mux15~5_combout\)) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\reg_blk|read_mux_1|Mux15~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux15~5_combout\,
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datac => \reg_blk|read_mux_1|Mux15~7_combout\,
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	combout => \reg_blk|read_mux_1|Mux15~8_combout\);

-- Location: LCCOMB_X13_Y3_N12
\reg_blk|read_mux_1|Mux15~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux15~11_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|read_mux_1|Mux15~8_combout\ & ((\reg_blk|read_mux_1|Mux15~10_combout\))) # (!\reg_blk|read_mux_1|Mux15~8_combout\ & 
-- (\reg_blk|read_mux_1|Mux15~3_combout\)))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (((\reg_blk|read_mux_1|Mux15~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux15~3_combout\,
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datac => \reg_blk|read_mux_1|Mux15~10_combout\,
	datad => \reg_blk|read_mux_1|Mux15~8_combout\,
	combout => \reg_blk|read_mux_1|Mux15~11_combout\);

-- Location: LCCOMB_X13_Y3_N22
\reg_blk|read_mux_1|Mux15~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux15~16_combout\ = (\reg_blk|read_mux_1|Mux7~1_combout\ & ((\reg_blk|read_mux_1|Mux7~0_combout\) # ((\reg_blk|read_mux_1|Mux15~11_combout\)))) # (!\reg_blk|read_mux_1|Mux7~1_combout\ & (!\reg_blk|read_mux_1|Mux7~0_combout\ & 
-- (\reg_blk|read_mux_1|Mux15~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux7~1_combout\,
	datab => \reg_blk|read_mux_1|Mux7~0_combout\,
	datac => \reg_blk|read_mux_1|Mux15~15_combout\,
	datad => \reg_blk|read_mux_1|Mux15~11_combout\,
	combout => \reg_blk|read_mux_1|Mux15~16_combout\);

-- Location: LCCOMB_X13_Y3_N10
\reg_blk|read_mux_1|Mux15~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux15~19_combout\ = (\reg_blk|read_mux_1|Mux7~0_combout\ & ((\reg_blk|read_mux_1|Mux15~16_combout\ & (\reg_blk|read_mux_1|Mux15~18_combout\)) # (!\reg_blk|read_mux_1|Mux15~16_combout\ & ((\reg_blk|read_mux_1|Mux15~1_combout\))))) # 
-- (!\reg_blk|read_mux_1|Mux7~0_combout\ & (((\reg_blk|read_mux_1|Mux15~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux15~18_combout\,
	datab => \reg_blk|read_mux_1|Mux7~0_combout\,
	datac => \reg_blk|read_mux_1|Mux15~1_combout\,
	datad => \reg_blk|read_mux_1|Mux15~16_combout\,
	combout => \reg_blk|read_mux_1|Mux15~19_combout\);

-- Location: LCCOMB_X12_Y7_N22
\alu|func_mux_unit|Mux15~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux15~2_combout\ = (\alu|func_mux_unit|Mux15~4_combout\) # ((\alu|func_mux_unit|Mux6~2_combout\ & ((\alu_source_mux|output[16]~79_combout\) # (\reg_blk|read_mux_1|Mux15~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|func_mux_unit|Mux15~4_combout\,
	datab => \alu_source_mux|output[16]~79_combout\,
	datac => \reg_blk|read_mux_1|Mux15~19_combout\,
	datad => \alu|func_mux_unit|Mux6~2_combout\,
	combout => \alu|func_mux_unit|Mux15~2_combout\);

-- Location: M4K_X11_Y3
\data_cache|block_1|altsyncram_component|auto_generated|ram_block1a16\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "dat_cache_mif.mif",
	init_file_layout => "port_a",
	logical_ram_name => "dat_cache:data_cache|dat_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_lif1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 11,
	port_b_data_width => 2,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \controller|Equal7~0_combout\,
	clk0 => \clk3~clkctrl_outclk\,
	portadatain => \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: LCCOMB_X12_Y7_N0
\regblk_data_in_mux|output[16]~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \regblk_data_in_mux|output[16]~16_combout\ = (\controller|Equal6~2_combout\ & ((\data_cache|block_1|altsyncram_component|auto_generated|q_a\(16)))) # (!\controller|Equal6~2_combout\ & (\alu|func_mux_unit|Mux15~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controller|Equal6~2_combout\,
	datac => \alu|func_mux_unit|Mux15~2_combout\,
	datad => \data_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	combout => \regblk_data_in_mux|output[16]~16_combout\);

-- Location: LCFF_X20_Y8_N27
\reg_blk|register_22|data_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[16]~16_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_22|data_out\(16));

-- Location: LCCOMB_X20_Y8_N26
\reg_blk|read_mux_2|Mux15~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux15~0_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|register_22|data_out\(16)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (\reg_blk|register_18|data_out\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_18|data_out\(16),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datac => \reg_blk|register_22|data_out\(16),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	combout => \reg_blk|read_mux_2|Mux15~0_combout\);

-- Location: LCCOMB_X13_Y3_N26
\reg_blk|register_30|data_out[16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_30|data_out[16]~feeder_combout\ = \regblk_data_in_mux|output[16]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[16]~16_combout\,
	combout => \reg_blk|register_30|data_out[16]~feeder_combout\);

-- Location: LCFF_X13_Y3_N27
\reg_blk|register_30|data_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_30|data_out[16]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_30|data_out\(16));

-- Location: LCCOMB_X20_Y8_N8
\reg_blk|read_mux_2|Mux15~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux15~1_combout\ = (\reg_blk|read_mux_2|Mux15~0_combout\ & (((\reg_blk|register_30|data_out\(16)) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19))))) # (!\reg_blk|read_mux_2|Mux15~0_combout\ & 
-- (\reg_blk|register_26|data_out\(16) & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_26|data_out\(16),
	datab => \reg_blk|read_mux_2|Mux15~0_combout\,
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datad => \reg_blk|register_30|data_out\(16),
	combout => \reg_blk|read_mux_2|Mux15~1_combout\);

-- Location: LCCOMB_X13_Y11_N28
\reg_blk|read_mux_2|Mux15~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux15~4_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18)) # ((\reg_blk|register_24|data_out\(16))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|register_16|data_out\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datac => \reg_blk|register_24|data_out\(16),
	datad => \reg_blk|register_16|data_out\(16),
	combout => \reg_blk|read_mux_2|Mux15~4_combout\);

-- Location: LCCOMB_X13_Y11_N30
\reg_blk|read_mux_2|Mux15~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux15~5_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|read_mux_2|Mux15~4_combout\ & (\reg_blk|register_28|data_out\(16))) # (!\reg_blk|read_mux_2|Mux15~4_combout\ & 
-- ((\reg_blk|register_20|data_out\(16)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\reg_blk|read_mux_2|Mux15~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_28|data_out\(16),
	datab => \reg_blk|register_20|data_out\(16),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datad => \reg_blk|read_mux_2|Mux15~4_combout\,
	combout => \reg_blk|read_mux_2|Mux15~5_combout\);

-- Location: LCFF_X20_Y9_N9
\reg_blk|register_21|data_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[16]~16_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_21|data_out\(16));

-- Location: LCFF_X20_Y9_N3
\reg_blk|register_29|data_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[16]~16_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_29|data_out\(16));

-- Location: LCFF_X19_Y9_N5
\reg_blk|register_25|data_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[16]~16_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_25|data_out\(16));

-- Location: LCFF_X19_Y9_N11
\reg_blk|register_17|data_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[16]~16_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_17|data_out\(16));

-- Location: LCCOMB_X19_Y9_N10
\reg_blk|read_mux_2|Mux15~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux15~2_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\reg_blk|register_25|data_out\(16)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (((\reg_blk|register_17|data_out\(16) & !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datab => \reg_blk|register_25|data_out\(16),
	datac => \reg_blk|register_17|data_out\(16),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	combout => \reg_blk|read_mux_2|Mux15~2_combout\);

-- Location: LCCOMB_X20_Y9_N2
\reg_blk|read_mux_2|Mux15~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux15~3_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|read_mux_2|Mux15~2_combout\ & ((\reg_blk|register_29|data_out\(16)))) # (!\reg_blk|read_mux_2|Mux15~2_combout\ & 
-- (\reg_blk|register_21|data_out\(16))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\reg_blk|read_mux_2|Mux15~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datab => \reg_blk|register_21|data_out\(16),
	datac => \reg_blk|register_29|data_out\(16),
	datad => \reg_blk|read_mux_2|Mux15~2_combout\,
	combout => \reg_blk|read_mux_2|Mux15~3_combout\);

-- Location: LCCOMB_X17_Y11_N4
\reg_blk|read_mux_2|Mux15~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux15~6_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|read_mux_2|Mux15~3_combout\))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (\reg_blk|read_mux_2|Mux15~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datab => \reg_blk|read_mux_2|Mux15~5_combout\,
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datad => \reg_blk|read_mux_2|Mux15~3_combout\,
	combout => \reg_blk|read_mux_2|Mux15~6_combout\);

-- Location: LCFF_X9_Y9_N21
\reg_blk|register_27|data_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[16]~16_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_27|data_out\(16));

-- Location: LCFF_X14_Y10_N11
\reg_blk|register_23|data_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[16]~16_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_23|data_out\(16));

-- Location: LCCOMB_X9_Y9_N30
\reg_blk|read_mux_2|Mux15~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux15~7_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|register_23|data_out\(16)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\reg_blk|register_19|data_out\(16) & !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datab => \reg_blk|register_23|data_out\(16),
	datac => \reg_blk|register_19|data_out\(16),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	combout => \reg_blk|read_mux_2|Mux15~7_combout\);

-- Location: LCCOMB_X9_Y9_N20
\reg_blk|read_mux_2|Mux15~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux15~8_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\reg_blk|read_mux_2|Mux15~7_combout\ & (\reg_blk|register_31|data_out\(16))) # (!\reg_blk|read_mux_2|Mux15~7_combout\ & 
-- ((\reg_blk|register_27|data_out\(16)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (((\reg_blk|read_mux_2|Mux15~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_31|data_out\(16),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datac => \reg_blk|register_27|data_out\(16),
	datad => \reg_blk|read_mux_2|Mux15~7_combout\,
	combout => \reg_blk|read_mux_2|Mux15~8_combout\);

-- Location: LCCOMB_X17_Y11_N22
\reg_blk|read_mux_2|Mux15~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux15~9_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|read_mux_2|Mux15~6_combout\ & ((\reg_blk|read_mux_2|Mux15~8_combout\))) # (!\reg_blk|read_mux_2|Mux15~6_combout\ & 
-- (\reg_blk|read_mux_2|Mux15~1_combout\)))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (((\reg_blk|read_mux_2|Mux15~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datab => \reg_blk|read_mux_2|Mux15~1_combout\,
	datac => \reg_blk|read_mux_2|Mux15~6_combout\,
	datad => \reg_blk|read_mux_2|Mux15~8_combout\,
	combout => \reg_blk|read_mux_2|Mux15~9_combout\);

-- Location: LCFF_X17_Y5_N3
\reg_blk|register_14|data_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[16]~16_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_14|data_out\(16));

-- Location: LCFF_X17_Y5_N17
\reg_blk|register_15|data_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[16]~16_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_15|data_out\(16));

-- Location: LCCOMB_X13_Y3_N28
\reg_blk|register_13|data_out[16]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_13|data_out[16]~feeder_combout\ = \regblk_data_in_mux|output[16]~16_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[16]~16_combout\,
	combout => \reg_blk|register_13|data_out[16]~feeder_combout\);

-- Location: LCFF_X13_Y3_N29
\reg_blk|register_13|data_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_13|data_out[16]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_13|data_out\(16));

-- Location: LCFF_X18_Y5_N13
\reg_blk|register_12|data_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[16]~16_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_12|data_out\(16));

-- Location: LCCOMB_X18_Y5_N12
\reg_blk|read_mux_2|Mux15~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux15~17_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|register_13|data_out\(16)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (((\reg_blk|register_12|data_out\(16) & !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datab => \reg_blk|register_13|data_out\(16),
	datac => \reg_blk|register_12|data_out\(16),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	combout => \reg_blk|read_mux_2|Mux15~17_combout\);

-- Location: LCCOMB_X17_Y5_N16
\reg_blk|read_mux_2|Mux15~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux15~18_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|read_mux_2|Mux15~17_combout\ & ((\reg_blk|register_15|data_out\(16)))) # (!\reg_blk|read_mux_2|Mux15~17_combout\ & 
-- (\reg_blk|register_14|data_out\(16))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (((\reg_blk|read_mux_2|Mux15~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datab => \reg_blk|register_14|data_out\(16),
	datac => \reg_blk|register_15|data_out\(16),
	datad => \reg_blk|read_mux_2|Mux15~17_combout\,
	combout => \reg_blk|read_mux_2|Mux15~18_combout\);

-- Location: LCFF_X12_Y7_N27
\reg_blk|register_3|data_out[16]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[16]~16_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_3|data_out\(16));

-- Location: LCCOMB_X17_Y7_N12
\reg_blk|read_mux_2|Mux15~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux15~12_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|register_5|data_out\(16)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (\reg_blk|register_4|data_out\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datab => \reg_blk|register_4|data_out\(16),
	datac => \reg_blk|register_5|data_out\(16),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	combout => \reg_blk|read_mux_2|Mux15~12_combout\);

-- Location: LCCOMB_X15_Y3_N8
\reg_blk|read_mux_2|Mux15~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux15~13_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|read_mux_2|Mux15~12_combout\ & (\reg_blk|register_7|data_out\(16))) # (!\reg_blk|read_mux_2|Mux15~12_combout\ & 
-- ((\reg_blk|register_6|data_out\(16)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (((\reg_blk|read_mux_2|Mux15~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_7|data_out\(16),
	datab => \reg_blk|register_6|data_out\(16),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datad => \reg_blk|read_mux_2|Mux15~12_combout\,
	combout => \reg_blk|read_mux_2|Mux15~13_combout\);

-- Location: LCCOMB_X21_Y7_N0
\reg_blk|read_mux_2|Mux15~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux15~14_combout\ = (\reg_blk|read_mux_2|Mux8~1_combout\ & ((\reg_blk|read_mux_2|Mux8~2_combout\ & ((\reg_blk|read_mux_2|Mux15~13_combout\))) # (!\reg_blk|read_mux_2|Mux8~2_combout\ & (\reg_blk|register_1|data_out\(16))))) # 
-- (!\reg_blk|read_mux_2|Mux8~1_combout\ & (((\reg_blk|read_mux_2|Mux8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux8~1_combout\,
	datab => \reg_blk|register_1|data_out\(16),
	datac => \reg_blk|read_mux_2|Mux8~2_combout\,
	datad => \reg_blk|read_mux_2|Mux15~13_combout\,
	combout => \reg_blk|read_mux_2|Mux15~14_combout\);

-- Location: LCCOMB_X21_Y7_N10
\reg_blk|read_mux_2|Mux15~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux15~15_combout\ = (\reg_blk|read_mux_2|Mux8~3_combout\ & ((\reg_blk|read_mux_2|Mux15~14_combout\ & ((\reg_blk|register_3|data_out\(16)))) # (!\reg_blk|read_mux_2|Mux15~14_combout\ & (\reg_blk|register_2|data_out\(16))))) # 
-- (!\reg_blk|read_mux_2|Mux8~3_combout\ & (((\reg_blk|read_mux_2|Mux15~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_2|data_out\(16),
	datab => \reg_blk|register_3|data_out\(16),
	datac => \reg_blk|read_mux_2|Mux8~3_combout\,
	datad => \reg_blk|read_mux_2|Mux15~14_combout\,
	combout => \reg_blk|read_mux_2|Mux15~15_combout\);

-- Location: LCCOMB_X17_Y11_N28
\reg_blk|read_mux_2|Mux15~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux15~16_combout\ = (\reg_blk|read_mux_2|Mux8~4_combout\ & ((\reg_blk|read_mux_2|Mux15~11_combout\) # ((\reg_blk|read_mux_2|Mux8~0_combout\)))) # (!\reg_blk|read_mux_2|Mux8~4_combout\ & (((!\reg_blk|read_mux_2|Mux8~0_combout\ & 
-- \reg_blk|read_mux_2|Mux15~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux15~11_combout\,
	datab => \reg_blk|read_mux_2|Mux8~4_combout\,
	datac => \reg_blk|read_mux_2|Mux8~0_combout\,
	datad => \reg_blk|read_mux_2|Mux15~15_combout\,
	combout => \reg_blk|read_mux_2|Mux15~16_combout\);

-- Location: LCCOMB_X17_Y11_N14
\reg_blk|read_mux_2|Mux15~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux15~19_combout\ = (\reg_blk|read_mux_2|Mux8~0_combout\ & ((\reg_blk|read_mux_2|Mux15~16_combout\ & ((\reg_blk|read_mux_2|Mux15~18_combout\))) # (!\reg_blk|read_mux_2|Mux15~16_combout\ & (\reg_blk|read_mux_2|Mux15~9_combout\)))) # 
-- (!\reg_blk|read_mux_2|Mux8~0_combout\ & (((\reg_blk|read_mux_2|Mux15~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux8~0_combout\,
	datab => \reg_blk|read_mux_2|Mux15~9_combout\,
	datac => \reg_blk|read_mux_2|Mux15~18_combout\,
	datad => \reg_blk|read_mux_2|Mux15~16_combout\,
	combout => \reg_blk|read_mux_2|Mux15~19_combout\);

-- Location: LCCOMB_X17_Y7_N20
\alu_source_mux|output[16]~79\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu_source_mux|output[16]~79_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31) & ((\controller|Equal6~0_combout\ & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(15))) # 
-- (!\controller|Equal6~0_combout\ & ((\reg_blk|read_mux_2|Mux15~19_combout\))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31) & (((\reg_blk|read_mux_2|Mux15~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(15),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31),
	datac => \controller|Equal6~0_combout\,
	datad => \reg_blk|read_mux_2|Mux15~19_combout\,
	combout => \alu_source_mux|output[16]~79_combout\);

-- Location: LCCOMB_X17_Y8_N0
\alu_source_mux|output[14]~81\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu_source_mux|output[14]~81_combout\ = (\controller|Equal6~0_combout\ & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31) & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(14))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31) & ((\reg_blk|read_mux_2|Mux17~19_combout\))))) # (!\controller|Equal6~0_combout\ & (((\reg_blk|read_mux_2|Mux17~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|Equal6~0_combout\,
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(14),
	datad => \reg_blk|read_mux_2|Mux17~19_combout\,
	combout => \alu_source_mux|output[14]~81_combout\);

-- Location: LCCOMB_X21_Y4_N26
\alu_source_mux|output[12]~83\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu_source_mux|output[12]~83_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31) & ((\controller|Equal6~0_combout\ & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(12))) # 
-- (!\controller|Equal6~0_combout\ & ((\reg_blk|read_mux_2|Mux19~19_combout\))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31) & (((\reg_blk|read_mux_2|Mux19~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(12),
	datac => \controller|Equal6~0_combout\,
	datad => \reg_blk|read_mux_2|Mux19~19_combout\,
	combout => \alu_source_mux|output[12]~83_combout\);

-- Location: LCFF_X21_Y2_N21
\reg_blk|register_10|data_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[12]~12_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_10|data_out\(12));

-- Location: LCFF_X21_Y2_N1
\reg_blk|register_11|data_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[12]~12_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_11|data_out\(12));

-- Location: LCCOMB_X12_Y2_N20
\reg_blk|register_9|data_out[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_9|data_out[12]~feeder_combout\ = \regblk_data_in_mux|output[12]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[12]~12_combout\,
	combout => \reg_blk|register_9|data_out[12]~feeder_combout\);

-- Location: LCFF_X12_Y2_N21
\reg_blk|register_9|data_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_9|data_out[12]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_9|data_out\(12));

-- Location: LCCOMB_X14_Y2_N28
\reg_blk|read_mux_1|Mux19~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux19~0_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|register_9|data_out\(12)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (\reg_blk|register_8|data_out\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_8|data_out\(12),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datac => \reg_blk|register_9|data_out\(12),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	combout => \reg_blk|read_mux_1|Mux19~0_combout\);

-- Location: LCCOMB_X14_Y2_N22
\reg_blk|read_mux_1|Mux19~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux19~1_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\reg_blk|read_mux_1|Mux19~0_combout\ & ((\reg_blk|register_11|data_out\(12)))) # (!\reg_blk|read_mux_1|Mux19~0_combout\ & 
-- (\reg_blk|register_10|data_out\(12))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\reg_blk|read_mux_1|Mux19~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datab => \reg_blk|register_10|data_out\(12),
	datac => \reg_blk|register_11|data_out\(12),
	datad => \reg_blk|read_mux_1|Mux19~0_combout\,
	combout => \reg_blk|read_mux_1|Mux19~1_combout\);

-- Location: LCCOMB_X22_Y3_N4
\reg_blk|register_13|data_out[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_13|data_out[12]~feeder_combout\ = \regblk_data_in_mux|output[12]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[12]~12_combout\,
	combout => \reg_blk|register_13|data_out[12]~feeder_combout\);

-- Location: LCFF_X22_Y3_N5
\reg_blk|register_13|data_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_13|data_out[12]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_13|data_out\(12));

-- Location: LCCOMB_X22_Y3_N14
\reg_blk|register_12|data_out[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_12|data_out[12]~feeder_combout\ = \regblk_data_in_mux|output[12]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[12]~12_combout\,
	combout => \reg_blk|register_12|data_out[12]~feeder_combout\);

-- Location: LCFF_X22_Y3_N15
\reg_blk|register_12|data_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_12|data_out[12]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_12|data_out\(12));

-- Location: LCFF_X21_Y4_N15
\reg_blk|register_14|data_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[12]~12_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_14|data_out\(12));

-- Location: LCCOMB_X22_Y3_N10
\reg_blk|read_mux_1|Mux19~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux19~17_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\reg_blk|register_14|data_out\(12)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (\reg_blk|register_12|data_out\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datab => \reg_blk|register_12|data_out\(12),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datad => \reg_blk|register_14|data_out\(12),
	combout => \reg_blk|read_mux_1|Mux19~17_combout\);

-- Location: LCCOMB_X22_Y3_N24
\reg_blk|read_mux_1|Mux19~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux19~18_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|read_mux_1|Mux19~17_combout\ & (\reg_blk|register_15|data_out\(12))) # (!\reg_blk|read_mux_1|Mux19~17_combout\ & 
-- ((\reg_blk|register_13|data_out\(12)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (((\reg_blk|read_mux_1|Mux19~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_15|data_out\(12),
	datab => \reg_blk|register_13|data_out\(12),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datad => \reg_blk|read_mux_1|Mux19~17_combout\,
	combout => \reg_blk|read_mux_1|Mux19~18_combout\);

-- Location: LCCOMB_X18_Y9_N18
\reg_blk|register_3|data_out[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_3|data_out[12]~feeder_combout\ = \regblk_data_in_mux|output[12]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[12]~12_combout\,
	combout => \reg_blk|register_3|data_out[12]~feeder_combout\);

-- Location: LCFF_X18_Y9_N19
\reg_blk|register_3|data_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_3|data_out[12]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_3|data_out\(12));

-- Location: LCFF_X22_Y8_N5
\reg_blk|register_1|data_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[12]~12_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_1|data_out\(12));

-- Location: LCFF_X25_Y8_N13
\reg_blk|register_5|data_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[12]~12_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_5|data_out\(12));

-- Location: LCCOMB_X25_Y8_N26
\reg_blk|register_4|data_out[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_4|data_out[12]~feeder_combout\ = \regblk_data_in_mux|output[12]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[12]~12_combout\,
	combout => \reg_blk|register_4|data_out[12]~feeder_combout\);

-- Location: LCFF_X25_Y8_N27
\reg_blk|register_4|data_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_4|data_out[12]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_4|data_out\(12));

-- Location: LCFF_X17_Y8_N27
\reg_blk|register_6|data_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[12]~12_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_6|data_out\(12));

-- Location: LCCOMB_X17_Y8_N26
\reg_blk|read_mux_1|Mux19~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux19~12_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\reg_blk|register_6|data_out\(12)) # (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (\reg_blk|register_4|data_out\(12) & ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datab => \reg_blk|register_4|data_out\(12),
	datac => \reg_blk|register_6|data_out\(12),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	combout => \reg_blk|read_mux_1|Mux19~12_combout\);

-- Location: LCCOMB_X24_Y8_N22
\reg_blk|read_mux_1|Mux19~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux19~13_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|read_mux_1|Mux19~12_combout\ & (\reg_blk|register_7|data_out\(12))) # (!\reg_blk|read_mux_1|Mux19~12_combout\ & 
-- ((\reg_blk|register_5|data_out\(12)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (((\reg_blk|read_mux_1|Mux19~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_7|data_out\(12),
	datab => \reg_blk|register_5|data_out\(12),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datad => \reg_blk|read_mux_1|Mux19~12_combout\,
	combout => \reg_blk|read_mux_1|Mux19~13_combout\);

-- Location: LCCOMB_X22_Y8_N10
\reg_blk|read_mux_1|Mux19~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux19~14_combout\ = (\reg_blk|read_mux_1|Mux7~3_combout\ & ((\reg_blk|read_mux_1|Mux7~4_combout\ & ((\reg_blk|read_mux_1|Mux19~13_combout\))) # (!\reg_blk|read_mux_1|Mux7~4_combout\ & (\reg_blk|register_1|data_out\(12))))) # 
-- (!\reg_blk|read_mux_1|Mux7~3_combout\ & (((\reg_blk|read_mux_1|Mux7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux7~3_combout\,
	datab => \reg_blk|register_1|data_out\(12),
	datac => \reg_blk|read_mux_1|Mux7~4_combout\,
	datad => \reg_blk|read_mux_1|Mux19~13_combout\,
	combout => \reg_blk|read_mux_1|Mux19~14_combout\);

-- Location: LCCOMB_X18_Y9_N10
\reg_blk|read_mux_1|Mux19~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux19~15_combout\ = (\reg_blk|read_mux_1|Mux7~2_combout\ & ((\reg_blk|read_mux_1|Mux19~14_combout\ & ((\reg_blk|register_3|data_out\(12)))) # (!\reg_blk|read_mux_1|Mux19~14_combout\ & (\reg_blk|register_2|data_out\(12))))) # 
-- (!\reg_blk|read_mux_1|Mux7~2_combout\ & (((\reg_blk|read_mux_1|Mux19~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_2|data_out\(12),
	datab => \reg_blk|register_3|data_out\(12),
	datac => \reg_blk|read_mux_1|Mux7~2_combout\,
	datad => \reg_blk|read_mux_1|Mux19~14_combout\,
	combout => \reg_blk|read_mux_1|Mux19~15_combout\);

-- Location: LCCOMB_X21_Y5_N24
\reg_blk|register_27|data_out[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_27|data_out[12]~feeder_combout\ = \regblk_data_in_mux|output[12]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[12]~12_combout\,
	combout => \reg_blk|register_27|data_out[12]~feeder_combout\);

-- Location: LCFF_X21_Y5_N25
\reg_blk|register_27|data_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_27|data_out[12]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_27|data_out\(12));

-- Location: LCCOMB_X22_Y11_N28
\reg_blk|register_23|data_out[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_23|data_out[12]~feeder_combout\ = \regblk_data_in_mux|output[12]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[12]~12_combout\,
	combout => \reg_blk|register_23|data_out[12]~feeder_combout\);

-- Location: LCFF_X22_Y11_N29
\reg_blk|register_23|data_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_23|data_out[12]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_23|data_out\(12));

-- Location: LCCOMB_X22_Y11_N12
\reg_blk|read_mux_1|Mux19~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux19~9_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\reg_blk|register_23|data_out\(12)) # (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (\reg_blk|register_19|data_out\(12) & ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_19|data_out\(12),
	datab => \reg_blk|register_23|data_out\(12),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	combout => \reg_blk|read_mux_1|Mux19~9_combout\);

-- Location: LCCOMB_X22_Y11_N26
\reg_blk|read_mux_1|Mux19~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux19~10_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\reg_blk|read_mux_1|Mux19~9_combout\ & (\reg_blk|register_31|data_out\(12))) # (!\reg_blk|read_mux_1|Mux19~9_combout\ & 
-- ((\reg_blk|register_27|data_out\(12)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (((\reg_blk|read_mux_1|Mux19~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_31|data_out\(12),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datac => \reg_blk|register_27|data_out\(12),
	datad => \reg_blk|read_mux_1|Mux19~9_combout\,
	combout => \reg_blk|read_mux_1|Mux19~10_combout\);

-- Location: LCCOMB_X8_Y5_N0
\reg_blk|register_28|data_out[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_28|data_out[12]~feeder_combout\ = \regblk_data_in_mux|output[12]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[12]~12_combout\,
	combout => \reg_blk|register_28|data_out[12]~feeder_combout\);

-- Location: LCFF_X8_Y5_N1
\reg_blk|register_28|data_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_28|data_out[12]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_28|data_out\(12));

-- Location: LCFF_X22_Y10_N13
\reg_blk|register_20|data_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[12]~12_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_20|data_out\(12));

-- Location: LCFF_X18_Y10_N19
\reg_blk|register_16|data_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[12]~12_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_16|data_out\(12));

-- Location: LCFF_X18_Y10_N17
\reg_blk|register_24|data_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[12]~12_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_24|data_out\(12));

-- Location: LCCOMB_X18_Y10_N16
\reg_blk|read_mux_1|Mux19~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux19~6_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\reg_blk|register_24|data_out\(12)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (\reg_blk|register_16|data_out\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datab => \reg_blk|register_16|data_out\(12),
	datac => \reg_blk|register_24|data_out\(12),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	combout => \reg_blk|read_mux_1|Mux19~6_combout\);

-- Location: LCCOMB_X8_Y5_N14
\reg_blk|read_mux_1|Mux19~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux19~7_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\reg_blk|read_mux_1|Mux19~6_combout\ & (\reg_blk|register_28|data_out\(12))) # (!\reg_blk|read_mux_1|Mux19~6_combout\ & 
-- ((\reg_blk|register_20|data_out\(12)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\reg_blk|read_mux_1|Mux19~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datab => \reg_blk|register_28|data_out\(12),
	datac => \reg_blk|register_20|data_out\(12),
	datad => \reg_blk|read_mux_1|Mux19~6_combout\,
	combout => \reg_blk|read_mux_1|Mux19~7_combout\);

-- Location: LCFF_X22_Y5_N23
\reg_blk|register_26|data_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \regblk_data_in_mux|output[12]~12_combout\,
	ena => \reg_blk|decoder|Ram0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_26|data_out\(12));

-- Location: LCFF_X22_Y5_N25
\reg_blk|register_30|data_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[12]~12_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_30|data_out\(12));

-- Location: LCCOMB_X25_Y9_N14
\reg_blk|register_22|data_out[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_22|data_out[12]~feeder_combout\ = \regblk_data_in_mux|output[12]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[12]~12_combout\,
	combout => \reg_blk|register_22|data_out[12]~feeder_combout\);

-- Location: LCFF_X25_Y9_N15
\reg_blk|register_22|data_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_22|data_out[12]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_22|data_out\(12));

-- Location: LCCOMB_X25_Y9_N22
\reg_blk|read_mux_1|Mux19~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux19~4_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\reg_blk|register_22|data_out\(12)) # (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (\reg_blk|register_18|data_out\(12) & ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_18|data_out\(12),
	datab => \reg_blk|register_22|data_out\(12),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	combout => \reg_blk|read_mux_1|Mux19~4_combout\);

-- Location: LCCOMB_X22_Y5_N24
\reg_blk|read_mux_1|Mux19~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux19~5_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\reg_blk|read_mux_1|Mux19~4_combout\ & ((\reg_blk|register_30|data_out\(12)))) # (!\reg_blk|read_mux_1|Mux19~4_combout\ & 
-- (\reg_blk|register_26|data_out\(12))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (((\reg_blk|read_mux_1|Mux19~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datab => \reg_blk|register_26|data_out\(12),
	datac => \reg_blk|register_30|data_out\(12),
	datad => \reg_blk|read_mux_1|Mux19~4_combout\,
	combout => \reg_blk|read_mux_1|Mux19~5_combout\);

-- Location: LCCOMB_X8_Y5_N28
\reg_blk|read_mux_1|Mux19~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux19~8_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21)) # ((\reg_blk|read_mux_1|Mux19~5_combout\)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (\reg_blk|read_mux_1|Mux19~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datac => \reg_blk|read_mux_1|Mux19~7_combout\,
	datad => \reg_blk|read_mux_1|Mux19~5_combout\,
	combout => \reg_blk|read_mux_1|Mux19~8_combout\);

-- Location: LCCOMB_X8_Y5_N26
\reg_blk|read_mux_1|Mux19~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux19~11_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|read_mux_1|Mux19~8_combout\ & ((\reg_blk|read_mux_1|Mux19~10_combout\))) # (!\reg_blk|read_mux_1|Mux19~8_combout\ & 
-- (\reg_blk|read_mux_1|Mux19~3_combout\)))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (((\reg_blk|read_mux_1|Mux19~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux19~3_combout\,
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datac => \reg_blk|read_mux_1|Mux19~10_combout\,
	datad => \reg_blk|read_mux_1|Mux19~8_combout\,
	combout => \reg_blk|read_mux_1|Mux19~11_combout\);

-- Location: LCCOMB_X15_Y9_N20
\reg_blk|read_mux_1|Mux19~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux19~16_combout\ = (\reg_blk|read_mux_1|Mux7~0_combout\ & (\reg_blk|read_mux_1|Mux7~1_combout\)) # (!\reg_blk|read_mux_1|Mux7~0_combout\ & ((\reg_blk|read_mux_1|Mux7~1_combout\ & ((\reg_blk|read_mux_1|Mux19~11_combout\))) # 
-- (!\reg_blk|read_mux_1|Mux7~1_combout\ & (\reg_blk|read_mux_1|Mux19~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux7~0_combout\,
	datab => \reg_blk|read_mux_1|Mux7~1_combout\,
	datac => \reg_blk|read_mux_1|Mux19~15_combout\,
	datad => \reg_blk|read_mux_1|Mux19~11_combout\,
	combout => \reg_blk|read_mux_1|Mux19~16_combout\);

-- Location: LCCOMB_X14_Y9_N16
\reg_blk|read_mux_1|Mux19~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux19~19_combout\ = (\reg_blk|read_mux_1|Mux7~0_combout\ & ((\reg_blk|read_mux_1|Mux19~16_combout\ & ((\reg_blk|read_mux_1|Mux19~18_combout\))) # (!\reg_blk|read_mux_1|Mux19~16_combout\ & (\reg_blk|read_mux_1|Mux19~1_combout\)))) # 
-- (!\reg_blk|read_mux_1|Mux7~0_combout\ & (((\reg_blk|read_mux_1|Mux19~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux7~0_combout\,
	datab => \reg_blk|read_mux_1|Mux19~1_combout\,
	datac => \reg_blk|read_mux_1|Mux19~18_combout\,
	datad => \reg_blk|read_mux_1|Mux19~16_combout\,
	combout => \reg_blk|read_mux_1|Mux19~19_combout\);

-- Location: LCCOMB_X13_Y5_N14
\alu|func_mux_unit|Mux19~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux19~3_combout\ = (\controller|ctrl_alu_op[1]~4_combout\ & (!\controller|ctrl_alu_op[2]~5_combout\ & (\reg_blk|read_mux_1|Mux19~19_combout\ & \alu_source_mux|output[12]~83_combout\))) # (!\controller|ctrl_alu_op[1]~4_combout\ & 
-- (\controller|ctrl_alu_op[2]~5_combout\ $ (\reg_blk|read_mux_1|Mux19~19_combout\ $ (\alu_source_mux|output[12]~83_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000100010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ctrl_alu_op[2]~5_combout\,
	datab => \controller|ctrl_alu_op[1]~4_combout\,
	datac => \reg_blk|read_mux_1|Mux19~19_combout\,
	datad => \alu_source_mux|output[12]~83_combout\,
	combout => \alu|func_mux_unit|Mux19~3_combout\);

-- Location: LCCOMB_X14_Y4_N0
\alu|addsub_unit|addder|bit_11|or_1|output~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|addsub_unit|addder|bit_11|or_1|output~0_combout\ = (\reg_blk|read_mux_1|Mux20~19_combout\ & ((\alu|addsub_unit|addder|bit_10|or_1|output~0_combout\) # (\controller|ctrl_alu_op[2]~5_combout\ $ (\alu_source_mux|output[11]~84_combout\)))) # 
-- (!\reg_blk|read_mux_1|Mux20~19_combout\ & (\alu|addsub_unit|addder|bit_10|or_1|output~0_combout\ & (\controller|ctrl_alu_op[2]~5_combout\ $ (\alu_source_mux|output[11]~84_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ctrl_alu_op[2]~5_combout\,
	datab => \alu_source_mux|output[11]~84_combout\,
	datac => \reg_blk|read_mux_1|Mux20~19_combout\,
	datad => \alu|addsub_unit|addder|bit_10|or_1|output~0_combout\,
	combout => \alu|addsub_unit|addder|bit_11|or_1|output~0_combout\);

-- Location: LCCOMB_X18_Y4_N30
\alu|func_mux_unit|Mux19~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux19~4_combout\ = (\controller|ctrl_alu_op[0]~2_combout\ & (\alu|func_mux_unit|Mux19~3_combout\ $ (((!\controller|ctrl_alu_op[1]~4_combout\ & \alu|addsub_unit|addder|bit_11|or_1|output~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ctrl_alu_op[0]~2_combout\,
	datab => \controller|ctrl_alu_op[1]~4_combout\,
	datac => \alu|func_mux_unit|Mux19~3_combout\,
	datad => \alu|addsub_unit|addder|bit_11|or_1|output~0_combout\,
	combout => \alu|func_mux_unit|Mux19~4_combout\);

-- Location: LCCOMB_X18_Y4_N26
\alu|func_mux_unit|Mux19~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux19~2_combout\ = (\alu|func_mux_unit|Mux19~4_combout\) # ((\alu|func_mux_unit|Mux6~2_combout\ & ((\reg_blk|read_mux_1|Mux19~19_combout\) # (\alu_source_mux|output[12]~83_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux19~19_combout\,
	datab => \alu|func_mux_unit|Mux6~2_combout\,
	datac => \alu_source_mux|output[12]~83_combout\,
	datad => \alu|func_mux_unit|Mux19~4_combout\,
	combout => \alu|func_mux_unit|Mux19~2_combout\);

-- Location: M4K_X23_Y3
\data_cache|block_1|altsyncram_component|auto_generated|ram_block1a12\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "dat_cache_mif.mif",
	init_file_layout => "port_a",
	logical_ram_name => "dat_cache:data_cache|dat_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_lif1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 11,
	port_b_data_width => 2,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \controller|Equal7~0_combout\,
	clk0 => \clk3~clkctrl_outclk\,
	portadatain => \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: LCCOMB_X22_Y5_N22
\regblk_data_in_mux|output[12]~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \regblk_data_in_mux|output[12]~12_combout\ = (\controller|Equal6~2_combout\ & ((\data_cache|block_1|altsyncram_component|auto_generated|q_a\(12)))) # (!\controller|Equal6~2_combout\ & (\alu|func_mux_unit|Mux19~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu|func_mux_unit|Mux19~2_combout\,
	datac => \controller|Equal6~2_combout\,
	datad => \data_cache|block_1|altsyncram_component|auto_generated|q_a\(12),
	combout => \regblk_data_in_mux|output[12]~12_combout\);

-- Location: LCFF_X21_Y4_N29
\reg_blk|register_15|data_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[12]~12_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_15|data_out\(12));

-- Location: LCCOMB_X22_Y3_N0
\reg_blk|read_mux_2|Mux19~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux19~17_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|register_13|data_out\(12)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (\reg_blk|register_12|data_out\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datab => \reg_blk|register_12|data_out\(12),
	datac => \reg_blk|register_13|data_out\(12),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	combout => \reg_blk|read_mux_2|Mux19~17_combout\);

-- Location: LCCOMB_X21_Y4_N14
\reg_blk|read_mux_2|Mux19~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux19~18_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|read_mux_2|Mux19~17_combout\ & (\reg_blk|register_15|data_out\(12))) # (!\reg_blk|read_mux_2|Mux19~17_combout\ & 
-- ((\reg_blk|register_14|data_out\(12)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (((\reg_blk|read_mux_2|Mux19~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datab => \reg_blk|register_15|data_out\(12),
	datac => \reg_blk|register_14|data_out\(12),
	datad => \reg_blk|read_mux_2|Mux19~17_combout\,
	combout => \reg_blk|read_mux_2|Mux19~18_combout\);

-- Location: LCCOMB_X14_Y2_N12
\reg_blk|register_8|data_out[12]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_8|data_out[12]~feeder_combout\ = \regblk_data_in_mux|output[12]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[12]~12_combout\,
	combout => \reg_blk|register_8|data_out[12]~feeder_combout\);

-- Location: LCFF_X14_Y2_N13
\reg_blk|register_8|data_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_8|data_out[12]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_8|data_out\(12));

-- Location: LCCOMB_X21_Y2_N14
\reg_blk|read_mux_2|Mux19~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux19~10_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|register_10|data_out\(12)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (((\reg_blk|register_8|data_out\(12) & !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_10|data_out\(12),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datac => \reg_blk|register_8|data_out\(12),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	combout => \reg_blk|read_mux_2|Mux19~10_combout\);

-- Location: LCCOMB_X21_Y2_N10
\reg_blk|read_mux_2|Mux19~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux19~11_combout\ = (\reg_blk|read_mux_2|Mux19~10_combout\ & (((\reg_blk|register_11|data_out\(12)) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16))))) # (!\reg_blk|read_mux_2|Mux19~10_combout\ & 
-- (\reg_blk|register_9|data_out\(12) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_9|data_out\(12),
	datab => \reg_blk|register_11|data_out\(12),
	datac => \reg_blk|read_mux_2|Mux19~10_combout\,
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	combout => \reg_blk|read_mux_2|Mux19~11_combout\);

-- Location: LCFF_X22_Y8_N15
\reg_blk|register_7|data_out[12]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[12]~12_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_7|data_out\(12));

-- Location: LCCOMB_X25_Y8_N8
\reg_blk|read_mux_2|Mux19~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux19~12_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (\reg_blk|register_5|data_out\(12))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|register_4|data_out\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_5|data_out\(12),
	datab => \reg_blk|register_4|data_out\(12),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	combout => \reg_blk|read_mux_2|Mux19~12_combout\);

-- Location: LCCOMB_X22_Y8_N14
\reg_blk|read_mux_2|Mux19~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux19~13_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|read_mux_2|Mux19~12_combout\ & ((\reg_blk|register_7|data_out\(12)))) # (!\reg_blk|read_mux_2|Mux19~12_combout\ & 
-- (\reg_blk|register_6|data_out\(12))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (((\reg_blk|read_mux_2|Mux19~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datab => \reg_blk|register_6|data_out\(12),
	datac => \reg_blk|register_7|data_out\(12),
	datad => \reg_blk|read_mux_2|Mux19~12_combout\,
	combout => \reg_blk|read_mux_2|Mux19~13_combout\);

-- Location: LCCOMB_X22_Y8_N4
\reg_blk|read_mux_2|Mux19~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux19~14_combout\ = (\reg_blk|read_mux_2|Mux8~1_combout\ & ((\reg_blk|read_mux_2|Mux8~2_combout\ & (\reg_blk|read_mux_2|Mux19~13_combout\)) # (!\reg_blk|read_mux_2|Mux8~2_combout\ & ((\reg_blk|register_1|data_out\(12)))))) # 
-- (!\reg_blk|read_mux_2|Mux8~1_combout\ & (((\reg_blk|read_mux_2|Mux8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux8~1_combout\,
	datab => \reg_blk|read_mux_2|Mux19~13_combout\,
	datac => \reg_blk|register_1|data_out\(12),
	datad => \reg_blk|read_mux_2|Mux8~2_combout\,
	combout => \reg_blk|read_mux_2|Mux19~14_combout\);

-- Location: LCCOMB_X21_Y8_N18
\reg_blk|read_mux_2|Mux19~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux19~15_combout\ = (\reg_blk|read_mux_2|Mux8~3_combout\ & ((\reg_blk|read_mux_2|Mux19~14_combout\ & ((\reg_blk|register_3|data_out\(12)))) # (!\reg_blk|read_mux_2|Mux19~14_combout\ & (\reg_blk|register_2|data_out\(12))))) # 
-- (!\reg_blk|read_mux_2|Mux8~3_combout\ & (((\reg_blk|read_mux_2|Mux19~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_2|data_out\(12),
	datab => \reg_blk|register_3|data_out\(12),
	datac => \reg_blk|read_mux_2|Mux8~3_combout\,
	datad => \reg_blk|read_mux_2|Mux19~14_combout\,
	combout => \reg_blk|read_mux_2|Mux19~15_combout\);

-- Location: LCCOMB_X21_Y4_N0
\reg_blk|read_mux_2|Mux19~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux19~16_combout\ = (\reg_blk|read_mux_2|Mux8~4_combout\ & ((\reg_blk|read_mux_2|Mux8~0_combout\) # ((\reg_blk|read_mux_2|Mux19~11_combout\)))) # (!\reg_blk|read_mux_2|Mux8~4_combout\ & (!\reg_blk|read_mux_2|Mux8~0_combout\ & 
-- ((\reg_blk|read_mux_2|Mux19~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux8~4_combout\,
	datab => \reg_blk|read_mux_2|Mux8~0_combout\,
	datac => \reg_blk|read_mux_2|Mux19~11_combout\,
	datad => \reg_blk|read_mux_2|Mux19~15_combout\,
	combout => \reg_blk|read_mux_2|Mux19~16_combout\);

-- Location: LCCOMB_X21_Y4_N2
\reg_blk|read_mux_2|Mux19~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux19~19_combout\ = (\reg_blk|read_mux_2|Mux8~0_combout\ & ((\reg_blk|read_mux_2|Mux19~16_combout\ & ((\reg_blk|read_mux_2|Mux19~18_combout\))) # (!\reg_blk|read_mux_2|Mux19~16_combout\ & (\reg_blk|read_mux_2|Mux19~9_combout\)))) # 
-- (!\reg_blk|read_mux_2|Mux8~0_combout\ & (((\reg_blk|read_mux_2|Mux19~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux19~9_combout\,
	datab => \reg_blk|read_mux_2|Mux8~0_combout\,
	datac => \reg_blk|read_mux_2|Mux19~18_combout\,
	datad => \reg_blk|read_mux_2|Mux19~16_combout\,
	combout => \reg_blk|read_mux_2|Mux19~19_combout\);

-- Location: LCCOMB_X22_Y4_N6
\regblk_data_in_mux|output[13]~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \regblk_data_in_mux|output[13]~13_combout\ = (\controller|Equal6~2_combout\ & ((\data_cache|block_1|altsyncram_component|auto_generated|q_a\(13)))) # (!\controller|Equal6~2_combout\ & (\alu|func_mux_unit|Mux18~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|func_mux_unit|Mux18~2_combout\,
	datac => \data_cache|block_1|altsyncram_component|auto_generated|q_a\(13),
	datad => \controller|Equal6~2_combout\,
	combout => \regblk_data_in_mux|output[13]~13_combout\);

-- Location: LCCOMB_X22_Y9_N22
\reg_blk|register_15|data_out[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_15|data_out[13]~feeder_combout\ = \regblk_data_in_mux|output[13]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[13]~13_combout\,
	combout => \reg_blk|register_15|data_out[13]~feeder_combout\);

-- Location: LCFF_X22_Y9_N23
\reg_blk|register_15|data_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_15|data_out[13]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_15|data_out\(13));

-- Location: LCFF_X21_Y9_N25
\reg_blk|register_14|data_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[13]~13_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_14|data_out\(13));

-- Location: LCFF_X21_Y9_N31
\reg_blk|register_12|data_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[13]~13_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_12|data_out\(13));

-- Location: LCCOMB_X21_Y9_N30
\reg_blk|read_mux_2|Mux18~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux18~17_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|register_14|data_out\(13)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (((\reg_blk|register_12|data_out\(13) & !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datab => \reg_blk|register_14|data_out\(13),
	datac => \reg_blk|register_12|data_out\(13),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	combout => \reg_blk|read_mux_2|Mux18~17_combout\);

-- Location: LCCOMB_X22_Y9_N16
\reg_blk|read_mux_2|Mux18~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux18~18_combout\ = (\reg_blk|read_mux_2|Mux18~17_combout\ & (((\reg_blk|register_15|data_out\(13)) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16))))) # (!\reg_blk|read_mux_2|Mux18~17_combout\ & 
-- (\reg_blk|register_13|data_out\(13) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_13|data_out\(13),
	datab => \reg_blk|register_15|data_out\(13),
	datac => \reg_blk|read_mux_2|Mux18~17_combout\,
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	combout => \reg_blk|read_mux_2|Mux18~18_combout\);

-- Location: LCCOMB_X25_Y4_N0
\reg_blk|register_11|data_out[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_11|data_out[13]~feeder_combout\ = \regblk_data_in_mux|output[13]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[13]~13_combout\,
	combout => \reg_blk|register_11|data_out[13]~feeder_combout\);

-- Location: LCFF_X25_Y4_N1
\reg_blk|register_11|data_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_11|data_out[13]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_11|data_out\(13));

-- Location: LCCOMB_X25_Y4_N20
\reg_blk|register_9|data_out[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_9|data_out[13]~feeder_combout\ = \regblk_data_in_mux|output[13]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[13]~13_combout\,
	combout => \reg_blk|register_9|data_out[13]~feeder_combout\);

-- Location: LCFF_X25_Y4_N21
\reg_blk|register_9|data_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_9|data_out[13]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_9|data_out\(13));

-- Location: LCCOMB_X25_Y4_N14
\reg_blk|read_mux_2|Mux18~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux18~0_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (((\reg_blk|register_9|data_out\(13)) # (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (\reg_blk|register_8|data_out\(13) & ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_8|data_out\(13),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datac => \reg_blk|register_9|data_out\(13),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	combout => \reg_blk|read_mux_2|Mux18~0_combout\);

-- Location: LCCOMB_X25_Y4_N6
\reg_blk|read_mux_2|Mux18~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux18~1_combout\ = (\reg_blk|read_mux_2|Mux18~0_combout\ & (((\reg_blk|register_11|data_out\(13)) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17))))) # (!\reg_blk|read_mux_2|Mux18~0_combout\ & 
-- (\reg_blk|register_10|data_out\(13) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_10|data_out\(13),
	datab => \reg_blk|register_11|data_out\(13),
	datac => \reg_blk|read_mux_2|Mux18~0_combout\,
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	combout => \reg_blk|read_mux_2|Mux18~1_combout\);

-- Location: LCFF_X20_Y9_N15
\reg_blk|register_29|data_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[13]~13_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_29|data_out\(13));

-- Location: LCFF_X20_Y9_N5
\reg_blk|register_21|data_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[13]~13_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_21|data_out\(13));

-- Location: LCFF_X19_Y9_N9
\reg_blk|register_25|data_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[13]~13_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_25|data_out\(13));

-- Location: LCFF_X19_Y9_N27
\reg_blk|register_17|data_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[13]~13_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_17|data_out\(13));

-- Location: LCCOMB_X19_Y9_N26
\reg_blk|read_mux_2|Mux18~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux18~2_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\reg_blk|register_25|data_out\(13)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (((\reg_blk|register_17|data_out\(13) & !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datab => \reg_blk|register_25|data_out\(13),
	datac => \reg_blk|register_17|data_out\(13),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	combout => \reg_blk|read_mux_2|Mux18~2_combout\);

-- Location: LCCOMB_X20_Y9_N4
\reg_blk|read_mux_2|Mux18~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux18~3_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|read_mux_2|Mux18~2_combout\ & (\reg_blk|register_29|data_out\(13))) # (!\reg_blk|read_mux_2|Mux18~2_combout\ & 
-- ((\reg_blk|register_21|data_out\(13)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\reg_blk|read_mux_2|Mux18~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datab => \reg_blk|register_29|data_out\(13),
	datac => \reg_blk|register_21|data_out\(13),
	datad => \reg_blk|read_mux_2|Mux18~2_combout\,
	combout => \reg_blk|read_mux_2|Mux18~3_combout\);

-- Location: LCCOMB_X22_Y11_N22
\reg_blk|register_31|data_out[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_31|data_out[13]~feeder_combout\ = \regblk_data_in_mux|output[13]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[13]~13_combout\,
	combout => \reg_blk|register_31|data_out[13]~feeder_combout\);

-- Location: LCFF_X22_Y11_N23
\reg_blk|register_31|data_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_31|data_out[13]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_31|data_out\(13));

-- Location: LCFF_X21_Y11_N5
\reg_blk|register_27|data_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[13]~13_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_27|data_out\(13));

-- Location: LCCOMB_X22_Y11_N0
\reg_blk|register_23|data_out[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_23|data_out[13]~feeder_combout\ = \regblk_data_in_mux|output[13]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[13]~13_combout\,
	combout => \reg_blk|register_23|data_out[13]~feeder_combout\);

-- Location: LCFF_X22_Y11_N1
\reg_blk|register_23|data_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_23|data_out[13]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_23|data_out\(13));

-- Location: LCFF_X21_Y11_N3
\reg_blk|register_19|data_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[13]~13_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_19|data_out\(13));

-- Location: LCCOMB_X21_Y11_N12
\reg_blk|read_mux_2|Mux18~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux18~9_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (\reg_blk|register_23|data_out\(13))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|register_19|data_out\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datab => \reg_blk|register_23|data_out\(13),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datad => \reg_blk|register_19|data_out\(13),
	combout => \reg_blk|read_mux_2|Mux18~9_combout\);

-- Location: LCCOMB_X21_Y11_N18
\reg_blk|read_mux_2|Mux18~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux18~10_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\reg_blk|read_mux_2|Mux18~9_combout\ & (\reg_blk|register_31|data_out\(13))) # (!\reg_blk|read_mux_2|Mux18~9_combout\ & 
-- ((\reg_blk|register_27|data_out\(13)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (((\reg_blk|read_mux_2|Mux18~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datab => \reg_blk|register_31|data_out\(13),
	datac => \reg_blk|register_27|data_out\(13),
	datad => \reg_blk|read_mux_2|Mux18~9_combout\,
	combout => \reg_blk|read_mux_2|Mux18~10_combout\);

-- Location: LCCOMB_X24_Y8_N8
\reg_blk|read_mux_2|Mux18~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux18~11_combout\ = (\reg_blk|read_mux_2|Mux18~8_combout\ & (((\reg_blk|read_mux_2|Mux18~10_combout\)) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16)))) # (!\reg_blk|read_mux_2|Mux18~8_combout\ & 
-- (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (\reg_blk|read_mux_2|Mux18~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux18~8_combout\,
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datac => \reg_blk|read_mux_2|Mux18~3_combout\,
	datad => \reg_blk|read_mux_2|Mux18~10_combout\,
	combout => \reg_blk|read_mux_2|Mux18~11_combout\);

-- Location: LCCOMB_X21_Y8_N30
\reg_blk|register_3|data_out[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_3|data_out[13]~feeder_combout\ = \regblk_data_in_mux|output[13]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[13]~13_combout\,
	combout => \reg_blk|register_3|data_out[13]~feeder_combout\);

-- Location: LCFF_X21_Y8_N31
\reg_blk|register_3|data_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_3|data_out[13]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_3|data_out\(13));

-- Location: LCFF_X22_Y8_N29
\reg_blk|register_1|data_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[13]~13_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_1|data_out\(13));

-- Location: LCCOMB_X22_Y8_N28
\reg_blk|read_mux_2|Mux18~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux18~14_combout\ = (\reg_blk|read_mux_2|Mux8~1_combout\ & ((\reg_blk|read_mux_2|Mux8~2_combout\ & (\reg_blk|read_mux_2|Mux18~13_combout\)) # (!\reg_blk|read_mux_2|Mux8~2_combout\ & ((\reg_blk|register_1|data_out\(13)))))) # 
-- (!\reg_blk|read_mux_2|Mux8~1_combout\ & (((\reg_blk|read_mux_2|Mux8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux18~13_combout\,
	datab => \reg_blk|read_mux_2|Mux8~1_combout\,
	datac => \reg_blk|register_1|data_out\(13),
	datad => \reg_blk|read_mux_2|Mux8~2_combout\,
	combout => \reg_blk|read_mux_2|Mux18~14_combout\);

-- Location: LCCOMB_X21_Y8_N20
\reg_blk|read_mux_2|Mux18~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux18~15_combout\ = (\reg_blk|read_mux_2|Mux8~3_combout\ & ((\reg_blk|read_mux_2|Mux18~14_combout\ & ((\reg_blk|register_3|data_out\(13)))) # (!\reg_blk|read_mux_2|Mux18~14_combout\ & (\reg_blk|register_2|data_out\(13))))) # 
-- (!\reg_blk|read_mux_2|Mux8~3_combout\ & (((\reg_blk|read_mux_2|Mux18~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_2|data_out\(13),
	datab => \reg_blk|register_3|data_out\(13),
	datac => \reg_blk|read_mux_2|Mux8~3_combout\,
	datad => \reg_blk|read_mux_2|Mux18~14_combout\,
	combout => \reg_blk|read_mux_2|Mux18~15_combout\);

-- Location: LCCOMB_X24_Y8_N18
\reg_blk|read_mux_2|Mux18~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux18~16_combout\ = (\reg_blk|read_mux_2|Mux8~4_combout\ & (\reg_blk|read_mux_2|Mux8~0_combout\)) # (!\reg_blk|read_mux_2|Mux8~4_combout\ & ((\reg_blk|read_mux_2|Mux8~0_combout\ & (\reg_blk|read_mux_2|Mux18~11_combout\)) # 
-- (!\reg_blk|read_mux_2|Mux8~0_combout\ & ((\reg_blk|read_mux_2|Mux18~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux8~4_combout\,
	datab => \reg_blk|read_mux_2|Mux8~0_combout\,
	datac => \reg_blk|read_mux_2|Mux18~11_combout\,
	datad => \reg_blk|read_mux_2|Mux18~15_combout\,
	combout => \reg_blk|read_mux_2|Mux18~16_combout\);

-- Location: LCCOMB_X24_Y8_N24
\reg_blk|read_mux_2|Mux18~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux18~19_combout\ = (\reg_blk|read_mux_2|Mux8~4_combout\ & ((\reg_blk|read_mux_2|Mux18~16_combout\ & (\reg_blk|read_mux_2|Mux18~18_combout\)) # (!\reg_blk|read_mux_2|Mux18~16_combout\ & ((\reg_blk|read_mux_2|Mux18~1_combout\))))) # 
-- (!\reg_blk|read_mux_2|Mux8~4_combout\ & (((\reg_blk|read_mux_2|Mux18~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux8~4_combout\,
	datab => \reg_blk|read_mux_2|Mux18~18_combout\,
	datac => \reg_blk|read_mux_2|Mux18~1_combout\,
	datad => \reg_blk|read_mux_2|Mux18~16_combout\,
	combout => \reg_blk|read_mux_2|Mux18~19_combout\);

-- Location: LCCOMB_X17_Y8_N18
\alu_source_mux|output[13]~82\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu_source_mux|output[13]~82_combout\ = (\controller|Equal6~0_combout\ & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31) & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(13))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31) & ((\reg_blk|read_mux_2|Mux18~19_combout\))))) # (!\controller|Equal6~0_combout\ & (((\reg_blk|read_mux_2|Mux18~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|Equal6~0_combout\,
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(13),
	datad => \reg_blk|read_mux_2|Mux18~19_combout\,
	combout => \alu_source_mux|output[13]~82_combout\);

-- Location: LCCOMB_X24_Y8_N2
\reg_blk|register_28|data_out[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_28|data_out[13]~feeder_combout\ = \regblk_data_in_mux|output[13]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[13]~13_combout\,
	combout => \reg_blk|register_28|data_out[13]~feeder_combout\);

-- Location: LCFF_X24_Y8_N3
\reg_blk|register_28|data_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_28|data_out[13]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_28|data_out\(13));

-- Location: LCCOMB_X24_Y8_N12
\reg_blk|register_20|data_out[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_20|data_out[13]~feeder_combout\ = \regblk_data_in_mux|output[13]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[13]~13_combout\,
	combout => \reg_blk|register_20|data_out[13]~feeder_combout\);

-- Location: LCFF_X24_Y8_N13
\reg_blk|register_20|data_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_20|data_out[13]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_20|data_out\(13));

-- Location: LCFF_X18_Y10_N23
\reg_blk|register_16|data_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[13]~13_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_16|data_out\(13));

-- Location: LCFF_X18_Y10_N9
\reg_blk|register_24|data_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[13]~13_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_24|data_out\(13));

-- Location: LCCOMB_X18_Y10_N8
\reg_blk|read_mux_1|Mux18~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux18~4_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\reg_blk|register_24|data_out\(13)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (\reg_blk|register_16|data_out\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datab => \reg_blk|register_16|data_out\(13),
	datac => \reg_blk|register_24|data_out\(13),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	combout => \reg_blk|read_mux_1|Mux18~4_combout\);

-- Location: LCCOMB_X17_Y9_N24
\reg_blk|read_mux_1|Mux18~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux18~5_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\reg_blk|read_mux_1|Mux18~4_combout\ & (\reg_blk|register_28|data_out\(13))) # (!\reg_blk|read_mux_1|Mux18~4_combout\ & 
-- ((\reg_blk|register_20|data_out\(13)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\reg_blk|read_mux_1|Mux18~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datab => \reg_blk|register_28|data_out\(13),
	datac => \reg_blk|register_20|data_out\(13),
	datad => \reg_blk|read_mux_1|Mux18~4_combout\,
	combout => \reg_blk|read_mux_1|Mux18~5_combout\);

-- Location: LCCOMB_X19_Y9_N8
\reg_blk|read_mux_1|Mux18~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux18~2_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23)) # ((\reg_blk|register_25|data_out\(13))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\reg_blk|register_17|data_out\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datac => \reg_blk|register_25|data_out\(13),
	datad => \reg_blk|register_17|data_out\(13),
	combout => \reg_blk|read_mux_1|Mux18~2_combout\);

-- Location: LCCOMB_X20_Y9_N14
\reg_blk|read_mux_1|Mux18~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux18~3_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\reg_blk|read_mux_1|Mux18~2_combout\ & ((\reg_blk|register_29|data_out\(13)))) # (!\reg_blk|read_mux_1|Mux18~2_combout\ & 
-- (\reg_blk|register_21|data_out\(13))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\reg_blk|read_mux_1|Mux18~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datab => \reg_blk|register_21|data_out\(13),
	datac => \reg_blk|register_29|data_out\(13),
	datad => \reg_blk|read_mux_1|Mux18~2_combout\,
	combout => \reg_blk|read_mux_1|Mux18~3_combout\);

-- Location: LCCOMB_X21_Y9_N14
\reg_blk|read_mux_1|Mux18~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux18~6_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22)) # ((\reg_blk|read_mux_1|Mux18~3_combout\)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (\reg_blk|read_mux_1|Mux18~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datac => \reg_blk|read_mux_1|Mux18~5_combout\,
	datad => \reg_blk|read_mux_1|Mux18~3_combout\,
	combout => \reg_blk|read_mux_1|Mux18~6_combout\);

-- Location: LCCOMB_X18_Y11_N2
\reg_blk|register_30|data_out[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_30|data_out[13]~feeder_combout\ = \regblk_data_in_mux|output[13]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[13]~13_combout\,
	combout => \reg_blk|register_30|data_out[13]~feeder_combout\);

-- Location: LCFF_X18_Y11_N3
\reg_blk|register_30|data_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_30|data_out[13]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_30|data_out\(13));

-- Location: LCFF_X22_Y7_N1
\reg_blk|register_22|data_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[13]~13_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_22|data_out\(13));

-- Location: LCCOMB_X22_Y7_N0
\reg_blk|read_mux_1|Mux18~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux18~0_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\reg_blk|register_22|data_out\(13)) # (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (\reg_blk|register_18|data_out\(13) & ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_18|data_out\(13),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datac => \reg_blk|register_22|data_out\(13),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	combout => \reg_blk|read_mux_1|Mux18~0_combout\);

-- Location: LCCOMB_X18_Y11_N22
\reg_blk|read_mux_1|Mux18~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux18~1_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\reg_blk|read_mux_1|Mux18~0_combout\ & ((\reg_blk|register_30|data_out\(13)))) # (!\reg_blk|read_mux_1|Mux18~0_combout\ & 
-- (\reg_blk|register_26|data_out\(13))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (((\reg_blk|read_mux_1|Mux18~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_26|data_out\(13),
	datab => \reg_blk|register_30|data_out\(13),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datad => \reg_blk|read_mux_1|Mux18~0_combout\,
	combout => \reg_blk|read_mux_1|Mux18~1_combout\);

-- Location: LCCOMB_X21_Y9_N0
\reg_blk|read_mux_1|Mux18~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux18~9_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\reg_blk|read_mux_1|Mux18~6_combout\ & (\reg_blk|read_mux_1|Mux18~8_combout\)) # (!\reg_blk|read_mux_1|Mux18~6_combout\ & 
-- ((\reg_blk|read_mux_1|Mux18~1_combout\))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\reg_blk|read_mux_1|Mux18~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux18~8_combout\,
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datac => \reg_blk|read_mux_1|Mux18~6_combout\,
	datad => \reg_blk|read_mux_1|Mux18~1_combout\,
	combout => \reg_blk|read_mux_1|Mux18~9_combout\);

-- Location: LCCOMB_X21_Y9_N24
\reg_blk|read_mux_1|Mux18~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux18~18_combout\ = (\reg_blk|read_mux_1|Mux18~17_combout\ & (((\reg_blk|register_15|data_out\(13))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22)))) # (!\reg_blk|read_mux_1|Mux18~17_combout\ & 
-- (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (\reg_blk|register_14|data_out\(13))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux18~17_combout\,
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datac => \reg_blk|register_14|data_out\(13),
	datad => \reg_blk|register_15|data_out\(13),
	combout => \reg_blk|read_mux_1|Mux18~18_combout\);

-- Location: LCCOMB_X22_Y4_N28
\reg_blk|register_10|data_out[13]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_10|data_out[13]~feeder_combout\ = \regblk_data_in_mux|output[13]~13_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[13]~13_combout\,
	combout => \reg_blk|register_10|data_out[13]~feeder_combout\);

-- Location: LCFF_X22_Y4_N29
\reg_blk|register_10|data_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_10|data_out[13]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_10|data_out\(13));

-- Location: LCCOMB_X25_Y4_N24
\reg_blk|read_mux_1|Mux18~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux18~10_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\reg_blk|register_10|data_out\(13)) # (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (\reg_blk|register_8|data_out\(13) & ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_8|data_out\(13),
	datab => \reg_blk|register_10|data_out\(13),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	combout => \reg_blk|read_mux_1|Mux18~10_combout\);

-- Location: LCCOMB_X25_Y4_N22
\reg_blk|read_mux_1|Mux18~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux18~11_combout\ = (\reg_blk|read_mux_1|Mux18~10_combout\ & (((\reg_blk|register_11|data_out\(13)) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21))))) # (!\reg_blk|read_mux_1|Mux18~10_combout\ & 
-- (\reg_blk|register_9|data_out\(13) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_9|data_out\(13),
	datab => \reg_blk|register_11|data_out\(13),
	datac => \reg_blk|read_mux_1|Mux18~10_combout\,
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	combout => \reg_blk|read_mux_1|Mux18~11_combout\);

-- Location: LCFF_X17_Y8_N9
\reg_blk|register_6|data_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[13]~13_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_6|data_out\(13));

-- Location: LCFF_X22_Y8_N19
\reg_blk|register_7|data_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[13]~13_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_7|data_out\(13));

-- Location: LCFF_X17_Y8_N3
\reg_blk|register_4|data_out[13]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[13]~13_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_4|data_out\(13));

-- Location: LCCOMB_X22_Y8_N22
\reg_blk|read_mux_1|Mux18~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux18~12_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (\reg_blk|register_5|data_out\(13))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|register_4|data_out\(13))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_5|data_out\(13),
	datab => \reg_blk|register_4|data_out\(13),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	combout => \reg_blk|read_mux_1|Mux18~12_combout\);

-- Location: LCCOMB_X22_Y8_N18
\reg_blk|read_mux_1|Mux18~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux18~13_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\reg_blk|read_mux_1|Mux18~12_combout\ & ((\reg_blk|register_7|data_out\(13)))) # (!\reg_blk|read_mux_1|Mux18~12_combout\ & 
-- (\reg_blk|register_6|data_out\(13))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\reg_blk|read_mux_1|Mux18~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datab => \reg_blk|register_6|data_out\(13),
	datac => \reg_blk|register_7|data_out\(13),
	datad => \reg_blk|read_mux_1|Mux18~12_combout\,
	combout => \reg_blk|read_mux_1|Mux18~13_combout\);

-- Location: LCCOMB_X22_Y8_N20
\reg_blk|read_mux_1|Mux18~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux18~14_combout\ = (\reg_blk|read_mux_1|Mux7~3_combout\ & ((\reg_blk|read_mux_1|Mux7~4_combout\ & ((\reg_blk|read_mux_1|Mux18~13_combout\))) # (!\reg_blk|read_mux_1|Mux7~4_combout\ & (\reg_blk|register_1|data_out\(13))))) # 
-- (!\reg_blk|read_mux_1|Mux7~3_combout\ & (((\reg_blk|read_mux_1|Mux7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux7~3_combout\,
	datab => \reg_blk|register_1|data_out\(13),
	datac => \reg_blk|read_mux_1|Mux7~4_combout\,
	datad => \reg_blk|read_mux_1|Mux18~13_combout\,
	combout => \reg_blk|read_mux_1|Mux18~14_combout\);

-- Location: LCCOMB_X21_Y8_N0
\reg_blk|read_mux_1|Mux18~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux18~15_combout\ = (\reg_blk|read_mux_1|Mux7~2_combout\ & ((\reg_blk|read_mux_1|Mux18~14_combout\ & ((\reg_blk|register_3|data_out\(13)))) # (!\reg_blk|read_mux_1|Mux18~14_combout\ & (\reg_blk|register_2|data_out\(13))))) # 
-- (!\reg_blk|read_mux_1|Mux7~2_combout\ & (((\reg_blk|read_mux_1|Mux18~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_2|data_out\(13),
	datab => \reg_blk|register_3|data_out\(13),
	datac => \reg_blk|read_mux_1|Mux7~2_combout\,
	datad => \reg_blk|read_mux_1|Mux18~14_combout\,
	combout => \reg_blk|read_mux_1|Mux18~15_combout\);

-- Location: LCCOMB_X21_Y9_N10
\reg_blk|read_mux_1|Mux18~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux18~16_combout\ = (\reg_blk|read_mux_1|Mux7~1_combout\ & (\reg_blk|read_mux_1|Mux7~0_combout\)) # (!\reg_blk|read_mux_1|Mux7~1_combout\ & ((\reg_blk|read_mux_1|Mux7~0_combout\ & (\reg_blk|read_mux_1|Mux18~11_combout\)) # 
-- (!\reg_blk|read_mux_1|Mux7~0_combout\ & ((\reg_blk|read_mux_1|Mux18~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux7~1_combout\,
	datab => \reg_blk|read_mux_1|Mux7~0_combout\,
	datac => \reg_blk|read_mux_1|Mux18~11_combout\,
	datad => \reg_blk|read_mux_1|Mux18~15_combout\,
	combout => \reg_blk|read_mux_1|Mux18~16_combout\);

-- Location: LCCOMB_X21_Y9_N6
\reg_blk|read_mux_1|Mux18~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux18~19_combout\ = (\reg_blk|read_mux_1|Mux7~1_combout\ & ((\reg_blk|read_mux_1|Mux18~16_combout\ & ((\reg_blk|read_mux_1|Mux18~18_combout\))) # (!\reg_blk|read_mux_1|Mux18~16_combout\ & (\reg_blk|read_mux_1|Mux18~9_combout\)))) # 
-- (!\reg_blk|read_mux_1|Mux7~1_combout\ & (((\reg_blk|read_mux_1|Mux18~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux7~1_combout\,
	datab => \reg_blk|read_mux_1|Mux18~9_combout\,
	datac => \reg_blk|read_mux_1|Mux18~18_combout\,
	datad => \reg_blk|read_mux_1|Mux18~16_combout\,
	combout => \reg_blk|read_mux_1|Mux18~19_combout\);

-- Location: LCCOMB_X14_Y4_N22
\alu|addsub_unit|addder|bit_12|or_1|output~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|addsub_unit|addder|bit_12|or_1|output~0_combout\ = (\reg_blk|read_mux_1|Mux19~19_combout\ & ((\alu|addsub_unit|addder|bit_11|or_1|output~0_combout\) # (\controller|ctrl_alu_op[2]~5_combout\ $ (\alu_source_mux|output[12]~83_combout\)))) # 
-- (!\reg_blk|read_mux_1|Mux19~19_combout\ & (\alu|addsub_unit|addder|bit_11|or_1|output~0_combout\ & (\controller|ctrl_alu_op[2]~5_combout\ $ (\alu_source_mux|output[12]~83_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ctrl_alu_op[2]~5_combout\,
	datab => \alu_source_mux|output[12]~83_combout\,
	datac => \reg_blk|read_mux_1|Mux19~19_combout\,
	datad => \alu|addsub_unit|addder|bit_11|or_1|output~0_combout\,
	combout => \alu|addsub_unit|addder|bit_12|or_1|output~0_combout\);

-- Location: LCCOMB_X17_Y4_N12
\alu|addsub_unit|addder|bit_13|or_1|output~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|addsub_unit|addder|bit_13|or_1|output~0_combout\ = (\reg_blk|read_mux_1|Mux18~19_combout\ & ((\alu|addsub_unit|addder|bit_12|or_1|output~0_combout\) # (\controller|ctrl_alu_op[2]~5_combout\ $ (\alu_source_mux|output[13]~82_combout\)))) # 
-- (!\reg_blk|read_mux_1|Mux18~19_combout\ & (\alu|addsub_unit|addder|bit_12|or_1|output~0_combout\ & (\controller|ctrl_alu_op[2]~5_combout\ $ (\alu_source_mux|output[13]~82_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ctrl_alu_op[2]~5_combout\,
	datab => \alu_source_mux|output[13]~82_combout\,
	datac => \reg_blk|read_mux_1|Mux18~19_combout\,
	datad => \alu|addsub_unit|addder|bit_12|or_1|output~0_combout\,
	combout => \alu|addsub_unit|addder|bit_13|or_1|output~0_combout\);

-- Location: LCCOMB_X22_Y9_N2
\reg_blk|register_13|data_out[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_13|data_out[14]~feeder_combout\ = \regblk_data_in_mux|output[14]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[14]~14_combout\,
	combout => \reg_blk|register_13|data_out[14]~feeder_combout\);

-- Location: LCFF_X22_Y9_N3
\reg_blk|register_13|data_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_13|data_out[14]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_13|data_out\(14));

-- Location: LCFF_X21_Y9_N3
\reg_blk|register_12|data_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[14]~14_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_12|data_out\(14));

-- Location: LCCOMB_X21_Y9_N18
\reg_blk|read_mux_1|Mux17~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux17~17_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\reg_blk|register_14|data_out\(14)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & \reg_blk|register_12|data_out\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_14|data_out\(14),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datad => \reg_blk|register_12|data_out\(14),
	combout => \reg_blk|read_mux_1|Mux17~17_combout\);

-- Location: LCCOMB_X22_Y9_N14
\reg_blk|read_mux_1|Mux17~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux17~18_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|read_mux_1|Mux17~17_combout\ & ((\reg_blk|register_15|data_out\(14)))) # (!\reg_blk|read_mux_1|Mux17~17_combout\ & 
-- (\reg_blk|register_13|data_out\(14))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (((\reg_blk|read_mux_1|Mux17~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datab => \reg_blk|register_13|data_out\(14),
	datac => \reg_blk|register_15|data_out\(14),
	datad => \reg_blk|read_mux_1|Mux17~17_combout\,
	combout => \reg_blk|read_mux_1|Mux17~18_combout\);

-- Location: LCCOMB_X21_Y8_N4
\reg_blk|register_3|data_out[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_3|data_out[14]~feeder_combout\ = \regblk_data_in_mux|output[14]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[14]~14_combout\,
	combout => \reg_blk|register_3|data_out[14]~feeder_combout\);

-- Location: LCFF_X21_Y8_N5
\reg_blk|register_3|data_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_3|data_out[14]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_3|data_out\(14));

-- Location: LCFF_X22_Y8_N31
\reg_blk|register_1|data_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[14]~14_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_1|data_out\(14));

-- Location: LCCOMB_X25_Y8_N28
\reg_blk|register_5|data_out[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_5|data_out[14]~feeder_combout\ = \regblk_data_in_mux|output[14]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[14]~14_combout\,
	combout => \reg_blk|register_5|data_out[14]~feeder_combout\);

-- Location: LCFF_X25_Y8_N29
\reg_blk|register_5|data_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_5|data_out[14]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_5|data_out\(14));

-- Location: LCFF_X22_Y8_N9
\reg_blk|register_7|data_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[14]~14_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_7|data_out\(14));

-- Location: LCFF_X17_Y8_N31
\reg_blk|register_4|data_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[14]~14_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_4|data_out\(14));

-- Location: LCCOMB_X17_Y8_N16
\reg_blk|read_mux_1|Mux17~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux17~12_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\reg_blk|register_6|data_out\(14)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\reg_blk|register_4|data_out\(14) & !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_6|data_out\(14),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datac => \reg_blk|register_4|data_out\(14),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	combout => \reg_blk|read_mux_1|Mux17~12_combout\);

-- Location: LCCOMB_X22_Y8_N2
\reg_blk|read_mux_1|Mux17~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux17~13_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|read_mux_1|Mux17~12_combout\ & ((\reg_blk|register_7|data_out\(14)))) # (!\reg_blk|read_mux_1|Mux17~12_combout\ & 
-- (\reg_blk|register_5|data_out\(14))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (((\reg_blk|read_mux_1|Mux17~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datab => \reg_blk|register_5|data_out\(14),
	datac => \reg_blk|register_7|data_out\(14),
	datad => \reg_blk|read_mux_1|Mux17~12_combout\,
	combout => \reg_blk|read_mux_1|Mux17~13_combout\);

-- Location: LCCOMB_X22_Y8_N24
\reg_blk|read_mux_1|Mux17~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux17~14_combout\ = (\reg_blk|read_mux_1|Mux7~3_combout\ & ((\reg_blk|read_mux_1|Mux7~4_combout\ & ((\reg_blk|read_mux_1|Mux17~13_combout\))) # (!\reg_blk|read_mux_1|Mux7~4_combout\ & (\reg_blk|register_1|data_out\(14))))) # 
-- (!\reg_blk|read_mux_1|Mux7~3_combout\ & (((\reg_blk|read_mux_1|Mux7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux7~3_combout\,
	datab => \reg_blk|register_1|data_out\(14),
	datac => \reg_blk|read_mux_1|Mux7~4_combout\,
	datad => \reg_blk|read_mux_1|Mux17~13_combout\,
	combout => \reg_blk|read_mux_1|Mux17~14_combout\);

-- Location: LCCOMB_X21_Y8_N22
\reg_blk|read_mux_1|Mux17~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux17~15_combout\ = (\reg_blk|read_mux_1|Mux7~2_combout\ & ((\reg_blk|read_mux_1|Mux17~14_combout\ & ((\reg_blk|register_3|data_out\(14)))) # (!\reg_blk|read_mux_1|Mux17~14_combout\ & (\reg_blk|register_2|data_out\(14))))) # 
-- (!\reg_blk|read_mux_1|Mux7~2_combout\ & (((\reg_blk|read_mux_1|Mux17~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_2|data_out\(14),
	datab => \reg_blk|register_3|data_out\(14),
	datac => \reg_blk|read_mux_1|Mux7~2_combout\,
	datad => \reg_blk|read_mux_1|Mux17~14_combout\,
	combout => \reg_blk|read_mux_1|Mux17~15_combout\);

-- Location: LCFF_X18_Y10_N3
\reg_blk|register_16|data_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[14]~14_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_16|data_out\(14));

-- Location: LCFF_X18_Y10_N13
\reg_blk|register_24|data_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[14]~14_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_24|data_out\(14));

-- Location: LCCOMB_X18_Y10_N12
\reg_blk|read_mux_1|Mux17~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux17~6_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\reg_blk|register_24|data_out\(14)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (\reg_blk|register_16|data_out\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datab => \reg_blk|register_16|data_out\(14),
	datac => \reg_blk|register_24|data_out\(14),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	combout => \reg_blk|read_mux_1|Mux17~6_combout\);

-- Location: LCFF_X22_Y10_N7
\reg_blk|register_28|data_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[14]~14_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_28|data_out\(14));

-- Location: LCCOMB_X22_Y10_N18
\reg_blk|read_mux_1|Mux17~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux17~7_combout\ = (\reg_blk|read_mux_1|Mux17~6_combout\ & (((\reg_blk|register_28|data_out\(14)) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23))))) # (!\reg_blk|read_mux_1|Mux17~6_combout\ & 
-- (\reg_blk|register_20|data_out\(14) & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_20|data_out\(14),
	datab => \reg_blk|read_mux_1|Mux17~6_combout\,
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datad => \reg_blk|register_28|data_out\(14),
	combout => \reg_blk|read_mux_1|Mux17~7_combout\);

-- Location: LCCOMB_X24_Y9_N28
\reg_blk|register_30|data_out[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_30|data_out[14]~feeder_combout\ = \regblk_data_in_mux|output[14]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[14]~14_combout\,
	combout => \reg_blk|register_30|data_out[14]~feeder_combout\);

-- Location: LCFF_X24_Y9_N29
\reg_blk|register_30|data_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_30|data_out[14]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_30|data_out\(14));

-- Location: LCCOMB_X25_Y9_N28
\reg_blk|register_18|data_out[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_18|data_out[14]~feeder_combout\ = \regblk_data_in_mux|output[14]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[14]~14_combout\,
	combout => \reg_blk|register_18|data_out[14]~feeder_combout\);

-- Location: LCFF_X25_Y9_N29
\reg_blk|register_18|data_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_18|data_out[14]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_18|data_out\(14));

-- Location: LCFF_X18_Y9_N21
\reg_blk|register_22|data_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[14]~14_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_22|data_out\(14));

-- Location: LCCOMB_X24_Y9_N0
\reg_blk|read_mux_1|Mux17~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux17~4_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24)) # (\reg_blk|register_22|data_out\(14))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (\reg_blk|register_18|data_out\(14) & (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datab => \reg_blk|register_18|data_out\(14),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datad => \reg_blk|register_22|data_out\(14),
	combout => \reg_blk|read_mux_1|Mux17~4_combout\);

-- Location: LCCOMB_X24_Y9_N2
\reg_blk|read_mux_1|Mux17~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux17~5_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\reg_blk|read_mux_1|Mux17~4_combout\ & ((\reg_blk|register_30|data_out\(14)))) # (!\reg_blk|read_mux_1|Mux17~4_combout\ & 
-- (\reg_blk|register_26|data_out\(14))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (((\reg_blk|read_mux_1|Mux17~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_26|data_out\(14),
	datab => \reg_blk|register_30|data_out\(14),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datad => \reg_blk|read_mux_1|Mux17~4_combout\,
	combout => \reg_blk|read_mux_1|Mux17~5_combout\);

-- Location: LCCOMB_X22_Y9_N4
\reg_blk|read_mux_1|Mux17~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux17~8_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\reg_blk|read_mux_1|Mux17~5_combout\))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (\reg_blk|read_mux_1|Mux17~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datac => \reg_blk|read_mux_1|Mux17~7_combout\,
	datad => \reg_blk|read_mux_1|Mux17~5_combout\,
	combout => \reg_blk|read_mux_1|Mux17~8_combout\);

-- Location: LCFF_X22_Y11_N15
\reg_blk|register_31|data_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[14]~14_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_31|data_out\(14));

-- Location: LCFF_X22_Y11_N25
\reg_blk|register_23|data_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[14]~14_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_23|data_out\(14));

-- Location: LCCOMB_X21_Y11_N20
\reg_blk|register_19|data_out[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_19|data_out[14]~feeder_combout\ = \regblk_data_in_mux|output[14]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[14]~14_combout\,
	combout => \reg_blk|register_19|data_out[14]~feeder_combout\);

-- Location: LCFF_X21_Y11_N21
\reg_blk|register_19|data_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_19|data_out[14]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_19|data_out\(14));

-- Location: LCCOMB_X22_Y11_N8
\reg_blk|read_mux_1|Mux17~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux17~9_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\reg_blk|register_23|data_out\(14)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\reg_blk|register_19|data_out\(14) & !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datab => \reg_blk|register_23|data_out\(14),
	datac => \reg_blk|register_19|data_out\(14),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	combout => \reg_blk|read_mux_1|Mux17~9_combout\);

-- Location: LCCOMB_X22_Y11_N6
\reg_blk|read_mux_1|Mux17~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux17~10_combout\ = (\reg_blk|read_mux_1|Mux17~9_combout\ & (((\reg_blk|register_31|data_out\(14)) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24))))) # (!\reg_blk|read_mux_1|Mux17~9_combout\ & 
-- (\reg_blk|register_27|data_out\(14) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_27|data_out\(14),
	datab => \reg_blk|register_31|data_out\(14),
	datac => \reg_blk|read_mux_1|Mux17~9_combout\,
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	combout => \reg_blk|read_mux_1|Mux17~10_combout\);

-- Location: LCFF_X20_Y9_N23
\reg_blk|register_29|data_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[14]~14_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_29|data_out\(14));

-- Location: LCFF_X19_Y9_N21
\reg_blk|register_25|data_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[14]~14_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_25|data_out\(14));

-- Location: LCFF_X19_Y9_N31
\reg_blk|register_17|data_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[14]~14_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_17|data_out\(14));

-- Location: LCCOMB_X19_Y9_N20
\reg_blk|read_mux_1|Mux17~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux17~2_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23)) # ((\reg_blk|register_25|data_out\(14))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\reg_blk|register_17|data_out\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datac => \reg_blk|register_25|data_out\(14),
	datad => \reg_blk|register_17|data_out\(14),
	combout => \reg_blk|read_mux_1|Mux17~2_combout\);

-- Location: LCCOMB_X20_Y9_N22
\reg_blk|read_mux_1|Mux17~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux17~3_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\reg_blk|read_mux_1|Mux17~2_combout\ & ((\reg_blk|register_29|data_out\(14)))) # (!\reg_blk|read_mux_1|Mux17~2_combout\ & 
-- (\reg_blk|register_21|data_out\(14))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\reg_blk|read_mux_1|Mux17~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_21|data_out\(14),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datac => \reg_blk|register_29|data_out\(14),
	datad => \reg_blk|read_mux_1|Mux17~2_combout\,
	combout => \reg_blk|read_mux_1|Mux17~3_combout\);

-- Location: LCCOMB_X22_Y9_N18
\reg_blk|read_mux_1|Mux17~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux17~11_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|read_mux_1|Mux17~8_combout\ & (\reg_blk|read_mux_1|Mux17~10_combout\)) # (!\reg_blk|read_mux_1|Mux17~8_combout\ & 
-- ((\reg_blk|read_mux_1|Mux17~3_combout\))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (\reg_blk|read_mux_1|Mux17~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datab => \reg_blk|read_mux_1|Mux17~8_combout\,
	datac => \reg_blk|read_mux_1|Mux17~10_combout\,
	datad => \reg_blk|read_mux_1|Mux17~3_combout\,
	combout => \reg_blk|read_mux_1|Mux17~11_combout\);

-- Location: LCCOMB_X22_Y9_N28
\reg_blk|read_mux_1|Mux17~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux17~16_combout\ = (\reg_blk|read_mux_1|Mux7~1_combout\ & ((\reg_blk|read_mux_1|Mux7~0_combout\) # ((\reg_blk|read_mux_1|Mux17~11_combout\)))) # (!\reg_blk|read_mux_1|Mux7~1_combout\ & (!\reg_blk|read_mux_1|Mux7~0_combout\ & 
-- (\reg_blk|read_mux_1|Mux17~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux7~1_combout\,
	datab => \reg_blk|read_mux_1|Mux7~0_combout\,
	datac => \reg_blk|read_mux_1|Mux17~15_combout\,
	datad => \reg_blk|read_mux_1|Mux17~11_combout\,
	combout => \reg_blk|read_mux_1|Mux17~16_combout\);

-- Location: LCCOMB_X21_Y9_N16
\reg_blk|read_mux_1|Mux17~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux17~19_combout\ = (\reg_blk|read_mux_1|Mux7~0_combout\ & ((\reg_blk|read_mux_1|Mux17~16_combout\ & ((\reg_blk|read_mux_1|Mux17~18_combout\))) # (!\reg_blk|read_mux_1|Mux17~16_combout\ & (\reg_blk|read_mux_1|Mux17~1_combout\)))) # 
-- (!\reg_blk|read_mux_1|Mux7~0_combout\ & (((\reg_blk|read_mux_1|Mux17~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux17~1_combout\,
	datab => \reg_blk|read_mux_1|Mux17~18_combout\,
	datac => \reg_blk|read_mux_1|Mux7~0_combout\,
	datad => \reg_blk|read_mux_1|Mux17~16_combout\,
	combout => \reg_blk|read_mux_1|Mux17~19_combout\);

-- Location: LCCOMB_X22_Y4_N0
\alu|func_mux_unit|Mux17~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux17~3_combout\ = (\controller|ctrl_alu_op[1]~4_combout\ & (!\controller|ctrl_alu_op[2]~5_combout\ & (\alu_source_mux|output[14]~81_combout\ & \reg_blk|read_mux_1|Mux17~19_combout\))) # (!\controller|ctrl_alu_op[1]~4_combout\ & 
-- (\controller|ctrl_alu_op[2]~5_combout\ $ (\alu_source_mux|output[14]~81_combout\ $ (\reg_blk|read_mux_1|Mux17~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110000100010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ctrl_alu_op[2]~5_combout\,
	datab => \controller|ctrl_alu_op[1]~4_combout\,
	datac => \alu_source_mux|output[14]~81_combout\,
	datad => \reg_blk|read_mux_1|Mux17~19_combout\,
	combout => \alu|func_mux_unit|Mux17~3_combout\);

-- Location: LCCOMB_X22_Y4_N22
\alu|func_mux_unit|Mux17~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux17~4_combout\ = (\controller|ctrl_alu_op[0]~2_combout\ & (\alu|func_mux_unit|Mux17~3_combout\ $ (((!\controller|ctrl_alu_op[1]~4_combout\ & \alu|addsub_unit|addder|bit_13|or_1|output~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ctrl_alu_op[1]~4_combout\,
	datab => \controller|ctrl_alu_op[0]~2_combout\,
	datac => \alu|addsub_unit|addder|bit_13|or_1|output~0_combout\,
	datad => \alu|func_mux_unit|Mux17~3_combout\,
	combout => \alu|func_mux_unit|Mux17~4_combout\);

-- Location: LCCOMB_X22_Y4_N30
\alu|func_mux_unit|Mux17~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux17~2_combout\ = (\alu|func_mux_unit|Mux17~4_combout\) # ((\alu|func_mux_unit|Mux6~2_combout\ & ((\reg_blk|read_mux_1|Mux17~19_combout\) # (\alu_source_mux|output[14]~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux17~19_combout\,
	datab => \alu|func_mux_unit|Mux6~2_combout\,
	datac => \alu_source_mux|output[14]~81_combout\,
	datad => \alu|func_mux_unit|Mux17~4_combout\,
	combout => \alu|func_mux_unit|Mux17~2_combout\);

-- Location: LCCOMB_X22_Y9_N0
\reg_blk|register_15|data_out[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_15|data_out[15]~feeder_combout\ = \regblk_data_in_mux|output[15]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[15]~15_combout\,
	combout => \reg_blk|register_15|data_out[15]~feeder_combout\);

-- Location: LCFF_X22_Y9_N1
\reg_blk|register_15|data_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_15|data_out[15]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_15|data_out\(15));

-- Location: LCCOMB_X22_Y9_N6
\reg_blk|register_13|data_out[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_13|data_out[15]~feeder_combout\ = \regblk_data_in_mux|output[15]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[15]~15_combout\,
	combout => \reg_blk|register_13|data_out[15]~feeder_combout\);

-- Location: LCFF_X22_Y9_N7
\reg_blk|register_13|data_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_13|data_out[15]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_13|data_out\(15));

-- Location: LCCOMB_X15_Y11_N12
\reg_blk|read_mux_2|Mux16~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux16~17_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|register_14|data_out\(15)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (\reg_blk|register_12|data_out\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_12|data_out\(15),
	datab => \reg_blk|register_14|data_out\(15),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	combout => \reg_blk|read_mux_2|Mux16~17_combout\);

-- Location: LCCOMB_X22_Y9_N26
\reg_blk|read_mux_2|Mux16~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux16~18_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|read_mux_2|Mux16~17_combout\ & (\reg_blk|register_15|data_out\(15))) # (!\reg_blk|read_mux_2|Mux16~17_combout\ & 
-- ((\reg_blk|register_13|data_out\(15)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (((\reg_blk|read_mux_2|Mux16~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datab => \reg_blk|register_15|data_out\(15),
	datac => \reg_blk|register_13|data_out\(15),
	datad => \reg_blk|read_mux_2|Mux16~17_combout\,
	combout => \reg_blk|read_mux_2|Mux16~18_combout\);

-- Location: LCFF_X21_Y8_N27
\reg_blk|register_2|data_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[15]~15_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_2|data_out\(15));

-- Location: LCFF_X22_Y8_N7
\reg_blk|register_1|data_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[15]~15_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_1|data_out\(15));

-- Location: LCCOMB_X22_Y8_N6
\reg_blk|read_mux_2|Mux16~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux16~14_combout\ = (\reg_blk|read_mux_2|Mux8~1_combout\ & ((\reg_blk|read_mux_2|Mux8~2_combout\ & (\reg_blk|read_mux_2|Mux16~13_combout\)) # (!\reg_blk|read_mux_2|Mux8~2_combout\ & ((\reg_blk|register_1|data_out\(15)))))) # 
-- (!\reg_blk|read_mux_2|Mux8~1_combout\ & (((\reg_blk|read_mux_2|Mux8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux16~13_combout\,
	datab => \reg_blk|read_mux_2|Mux8~1_combout\,
	datac => \reg_blk|register_1|data_out\(15),
	datad => \reg_blk|read_mux_2|Mux8~2_combout\,
	combout => \reg_blk|read_mux_2|Mux16~14_combout\);

-- Location: LCCOMB_X21_Y8_N26
\reg_blk|read_mux_2|Mux16~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux16~15_combout\ = (\reg_blk|read_mux_2|Mux8~3_combout\ & ((\reg_blk|read_mux_2|Mux16~14_combout\ & (\reg_blk|register_3|data_out\(15))) # (!\reg_blk|read_mux_2|Mux16~14_combout\ & ((\reg_blk|register_2|data_out\(15)))))) # 
-- (!\reg_blk|read_mux_2|Mux8~3_combout\ & (((\reg_blk|read_mux_2|Mux16~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_3|data_out\(15),
	datab => \reg_blk|read_mux_2|Mux8~3_combout\,
	datac => \reg_blk|register_2|data_out\(15),
	datad => \reg_blk|read_mux_2|Mux16~14_combout\,
	combout => \reg_blk|read_mux_2|Mux16~15_combout\);

-- Location: LCFF_X20_Y9_N11
\reg_blk|register_29|data_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[15]~15_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_29|data_out\(15));

-- Location: LCFF_X19_Y9_N25
\reg_blk|register_25|data_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[15]~15_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_25|data_out\(15));

-- Location: LCFF_X19_Y9_N23
\reg_blk|register_17|data_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[15]~15_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_17|data_out\(15));

-- Location: LCCOMB_X19_Y9_N22
\reg_blk|read_mux_2|Mux16~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux16~2_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\reg_blk|register_25|data_out\(15)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (((\reg_blk|register_17|data_out\(15) & !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datab => \reg_blk|register_25|data_out\(15),
	datac => \reg_blk|register_17|data_out\(15),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	combout => \reg_blk|read_mux_2|Mux16~2_combout\);

-- Location: LCCOMB_X20_Y9_N10
\reg_blk|read_mux_2|Mux16~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux16~3_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|read_mux_2|Mux16~2_combout\ & ((\reg_blk|register_29|data_out\(15)))) # (!\reg_blk|read_mux_2|Mux16~2_combout\ & 
-- (\reg_blk|register_21|data_out\(15))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\reg_blk|read_mux_2|Mux16~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_21|data_out\(15),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datac => \reg_blk|register_29|data_out\(15),
	datad => \reg_blk|read_mux_2|Mux16~2_combout\,
	combout => \reg_blk|read_mux_2|Mux16~3_combout\);

-- Location: LCFF_X20_Y10_N5
\reg_blk|register_30|data_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[15]~15_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_30|data_out\(15));

-- Location: LCFF_X20_Y10_N31
\reg_blk|register_18|data_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[15]~15_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_18|data_out\(15));

-- Location: LCFF_X20_Y12_N5
\reg_blk|register_22|data_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[15]~15_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_22|data_out\(15));

-- Location: LCCOMB_X20_Y10_N30
\reg_blk|read_mux_2|Mux16~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux16~4_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19)) # ((\reg_blk|register_22|data_out\(15))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (\reg_blk|register_18|data_out\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datac => \reg_blk|register_18|data_out\(15),
	datad => \reg_blk|register_22|data_out\(15),
	combout => \reg_blk|read_mux_2|Mux16~4_combout\);

-- Location: LCCOMB_X20_Y10_N4
\reg_blk|read_mux_2|Mux16~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux16~5_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\reg_blk|read_mux_2|Mux16~4_combout\ & ((\reg_blk|register_30|data_out\(15)))) # (!\reg_blk|read_mux_2|Mux16~4_combout\ & 
-- (\reg_blk|register_26|data_out\(15))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (((\reg_blk|read_mux_2|Mux16~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_26|data_out\(15),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datac => \reg_blk|register_30|data_out\(15),
	datad => \reg_blk|read_mux_2|Mux16~4_combout\,
	combout => \reg_blk|read_mux_2|Mux16~5_combout\);

-- Location: LCFF_X15_Y10_N23
\reg_blk|register_20|data_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[15]~15_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_20|data_out\(15));

-- Location: LCFF_X15_Y10_N29
\reg_blk|register_28|data_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[15]~15_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_28|data_out\(15));

-- Location: LCCOMB_X15_Y10_N22
\reg_blk|read_mux_2|Mux16~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux16~7_combout\ = (\reg_blk|read_mux_2|Mux16~6_combout\ & (((\reg_blk|register_28|data_out\(15))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18)))) # (!\reg_blk|read_mux_2|Mux16~6_combout\ & 
-- (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (\reg_blk|register_20|data_out\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux16~6_combout\,
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datac => \reg_blk|register_20|data_out\(15),
	datad => \reg_blk|register_28|data_out\(15),
	combout => \reg_blk|read_mux_2|Mux16~7_combout\);

-- Location: LCCOMB_X20_Y10_N22
\reg_blk|read_mux_2|Mux16~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux16~8_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16)) # ((\reg_blk|read_mux_2|Mux16~5_combout\)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|read_mux_2|Mux16~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datac => \reg_blk|read_mux_2|Mux16~5_combout\,
	datad => \reg_blk|read_mux_2|Mux16~7_combout\,
	combout => \reg_blk|read_mux_2|Mux16~8_combout\);

-- Location: LCCOMB_X20_Y10_N16
\reg_blk|read_mux_2|Mux16~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux16~11_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|read_mux_2|Mux16~8_combout\ & (\reg_blk|read_mux_2|Mux16~10_combout\)) # (!\reg_blk|read_mux_2|Mux16~8_combout\ & 
-- ((\reg_blk|read_mux_2|Mux16~3_combout\))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (((\reg_blk|read_mux_2|Mux16~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux16~10_combout\,
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datac => \reg_blk|read_mux_2|Mux16~3_combout\,
	datad => \reg_blk|read_mux_2|Mux16~8_combout\,
	combout => \reg_blk|read_mux_2|Mux16~11_combout\);

-- Location: LCCOMB_X21_Y8_N6
\reg_blk|read_mux_2|Mux16~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux16~16_combout\ = (\reg_blk|read_mux_2|Mux8~0_combout\ & (((\reg_blk|read_mux_2|Mux8~4_combout\) # (\reg_blk|read_mux_2|Mux16~11_combout\)))) # (!\reg_blk|read_mux_2|Mux8~0_combout\ & (\reg_blk|read_mux_2|Mux16~15_combout\ & 
-- (!\reg_blk|read_mux_2|Mux8~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux8~0_combout\,
	datab => \reg_blk|read_mux_2|Mux16~15_combout\,
	datac => \reg_blk|read_mux_2|Mux8~4_combout\,
	datad => \reg_blk|read_mux_2|Mux16~11_combout\,
	combout => \reg_blk|read_mux_2|Mux16~16_combout\);

-- Location: LCCOMB_X21_Y8_N28
\reg_blk|read_mux_2|Mux16~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux16~19_combout\ = (\reg_blk|read_mux_2|Mux8~4_combout\ & ((\reg_blk|read_mux_2|Mux16~16_combout\ & ((\reg_blk|read_mux_2|Mux16~18_combout\))) # (!\reg_blk|read_mux_2|Mux16~16_combout\ & (\reg_blk|read_mux_2|Mux16~1_combout\)))) # 
-- (!\reg_blk|read_mux_2|Mux8~4_combout\ & (((\reg_blk|read_mux_2|Mux16~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux16~1_combout\,
	datab => \reg_blk|read_mux_2|Mux8~4_combout\,
	datac => \reg_blk|read_mux_2|Mux16~18_combout\,
	datad => \reg_blk|read_mux_2|Mux16~16_combout\,
	combout => \reg_blk|read_mux_2|Mux16~19_combout\);

-- Location: M4K_X23_Y11
\data_cache|block_1|altsyncram_component|auto_generated|ram_block1a14\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "dat_cache_mif.mif",
	init_file_layout => "port_a",
	logical_ram_name => "dat_cache:data_cache|dat_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_lif1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 11,
	port_b_data_width => 2,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \controller|Equal7~0_combout\,
	clk0 => \clk3~clkctrl_outclk\,
	portadatain => \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

-- Location: LCCOMB_X22_Y11_N16
\regblk_data_in_mux|output[14]~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \regblk_data_in_mux|output[14]~14_combout\ = (\controller|Equal6~2_combout\ & ((\data_cache|block_1|altsyncram_component|auto_generated|q_a\(14)))) # (!\controller|Equal6~2_combout\ & (\alu|func_mux_unit|Mux17~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu|func_mux_unit|Mux17~2_combout\,
	datac => \controller|Equal6~2_combout\,
	datad => \data_cache|block_1|altsyncram_component|auto_generated|q_a\(14),
	combout => \regblk_data_in_mux|output[14]~14_combout\);

-- Location: LCCOMB_X22_Y9_N24
\reg_blk|register_15|data_out[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_15|data_out[14]~feeder_combout\ = \regblk_data_in_mux|output[14]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[14]~14_combout\,
	combout => \reg_blk|register_15|data_out[14]~feeder_combout\);

-- Location: LCFF_X22_Y9_N25
\reg_blk|register_15|data_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_15|data_out[14]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_15|data_out\(14));

-- Location: LCFF_X21_Y9_N21
\reg_blk|register_14|data_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[14]~14_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_14|data_out\(14));

-- Location: LCCOMB_X21_Y9_N20
\reg_blk|read_mux_2|Mux17~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux17~18_combout\ = (\reg_blk|read_mux_2|Mux17~17_combout\ & ((\reg_blk|register_15|data_out\(14)) # ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17))))) # (!\reg_blk|read_mux_2|Mux17~17_combout\ & 
-- (((\reg_blk|register_14|data_out\(14) & \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux17~17_combout\,
	datab => \reg_blk|register_15|data_out\(14),
	datac => \reg_blk|register_14|data_out\(14),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	combout => \reg_blk|read_mux_2|Mux17~18_combout\);

-- Location: LCFF_X20_Y11_N19
\reg_blk|register_11|data_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[14]~14_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_11|data_out\(14));

-- Location: LCFF_X24_Y7_N25
\reg_blk|register_9|data_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[14]~14_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_9|data_out\(14));

-- Location: LCCOMB_X24_Y7_N24
\reg_blk|read_mux_2|Mux17~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux17~11_combout\ = (\reg_blk|read_mux_2|Mux17~10_combout\ & ((\reg_blk|register_11|data_out\(14)) # ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16))))) # (!\reg_blk|read_mux_2|Mux17~10_combout\ & 
-- (((\reg_blk|register_9|data_out\(14) & \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux17~10_combout\,
	datab => \reg_blk|register_11|data_out\(14),
	datac => \reg_blk|register_9|data_out\(14),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	combout => \reg_blk|read_mux_2|Mux17~11_combout\);

-- Location: LCFF_X21_Y8_N11
\reg_blk|register_2|data_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[14]~14_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_2|data_out\(14));

-- Location: LCCOMB_X22_Y8_N30
\reg_blk|read_mux_2|Mux17~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux17~14_combout\ = (\reg_blk|read_mux_2|Mux8~1_combout\ & ((\reg_blk|read_mux_2|Mux8~2_combout\ & (\reg_blk|read_mux_2|Mux17~13_combout\)) # (!\reg_blk|read_mux_2|Mux8~2_combout\ & ((\reg_blk|register_1|data_out\(14)))))) # 
-- (!\reg_blk|read_mux_2|Mux8~1_combout\ & (((\reg_blk|read_mux_2|Mux8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux17~13_combout\,
	datab => \reg_blk|read_mux_2|Mux8~1_combout\,
	datac => \reg_blk|register_1|data_out\(14),
	datad => \reg_blk|read_mux_2|Mux8~2_combout\,
	combout => \reg_blk|read_mux_2|Mux17~14_combout\);

-- Location: LCCOMB_X21_Y8_N10
\reg_blk|read_mux_2|Mux17~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux17~15_combout\ = (\reg_blk|read_mux_2|Mux8~3_combout\ & ((\reg_blk|read_mux_2|Mux17~14_combout\ & (\reg_blk|register_3|data_out\(14))) # (!\reg_blk|read_mux_2|Mux17~14_combout\ & ((\reg_blk|register_2|data_out\(14)))))) # 
-- (!\reg_blk|read_mux_2|Mux8~3_combout\ & (((\reg_blk|read_mux_2|Mux17~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux8~3_combout\,
	datab => \reg_blk|register_3|data_out\(14),
	datac => \reg_blk|register_2|data_out\(14),
	datad => \reg_blk|read_mux_2|Mux17~14_combout\,
	combout => \reg_blk|read_mux_2|Mux17~15_combout\);

-- Location: LCCOMB_X21_Y11_N8
\reg_blk|read_mux_2|Mux17~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux17~16_combout\ = (\reg_blk|read_mux_2|Mux8~0_combout\ & (\reg_blk|read_mux_2|Mux8~4_combout\)) # (!\reg_blk|read_mux_2|Mux8~0_combout\ & ((\reg_blk|read_mux_2|Mux8~4_combout\ & (\reg_blk|read_mux_2|Mux17~11_combout\)) # 
-- (!\reg_blk|read_mux_2|Mux8~4_combout\ & ((\reg_blk|read_mux_2|Mux17~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux8~0_combout\,
	datab => \reg_blk|read_mux_2|Mux8~4_combout\,
	datac => \reg_blk|read_mux_2|Mux17~11_combout\,
	datad => \reg_blk|read_mux_2|Mux17~15_combout\,
	combout => \reg_blk|read_mux_2|Mux17~16_combout\);

-- Location: LCCOMB_X18_Y10_N2
\reg_blk|read_mux_2|Mux17~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux17~4_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\reg_blk|register_24|data_out\(14)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (((\reg_blk|register_16|data_out\(14) & !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_24|data_out\(14),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datac => \reg_blk|register_16|data_out\(14),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	combout => \reg_blk|read_mux_2|Mux17~4_combout\);

-- Location: LCCOMB_X22_Y10_N4
\reg_blk|read_mux_2|Mux17~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux17~5_combout\ = (\reg_blk|read_mux_2|Mux17~4_combout\ & (((\reg_blk|register_28|data_out\(14)) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18))))) # (!\reg_blk|read_mux_2|Mux17~4_combout\ & 
-- (\reg_blk|register_20|data_out\(14) & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_20|data_out\(14),
	datab => \reg_blk|read_mux_2|Mux17~4_combout\,
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datad => \reg_blk|register_28|data_out\(14),
	combout => \reg_blk|read_mux_2|Mux17~5_combout\);

-- Location: LCCOMB_X21_Y11_N28
\reg_blk|read_mux_2|Mux17~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux17~6_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (\reg_blk|read_mux_2|Mux17~3_combout\)) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|read_mux_2|Mux17~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux17~3_combout\,
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datad => \reg_blk|read_mux_2|Mux17~5_combout\,
	combout => \reg_blk|read_mux_2|Mux17~6_combout\);

-- Location: LCCOMB_X21_Y11_N14
\reg_blk|read_mux_2|Mux17~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux17~7_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|register_23|data_out\(14)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (\reg_blk|register_19|data_out\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datac => \reg_blk|register_19|data_out\(14),
	datad => \reg_blk|register_23|data_out\(14),
	combout => \reg_blk|read_mux_2|Mux17~7_combout\);

-- Location: LCCOMB_X21_Y11_N30
\reg_blk|register_27|data_out[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_27|data_out[14]~feeder_combout\ = \regblk_data_in_mux|output[14]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[14]~14_combout\,
	combout => \reg_blk|register_27|data_out[14]~feeder_combout\);

-- Location: LCFF_X21_Y11_N31
\reg_blk|register_27|data_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_27|data_out[14]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_27|data_out\(14));

-- Location: LCCOMB_X21_Y11_N24
\reg_blk|read_mux_2|Mux17~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux17~8_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\reg_blk|read_mux_2|Mux17~7_combout\ & (\reg_blk|register_31|data_out\(14))) # (!\reg_blk|read_mux_2|Mux17~7_combout\ & 
-- ((\reg_blk|register_27|data_out\(14)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (((\reg_blk|read_mux_2|Mux17~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datab => \reg_blk|register_31|data_out\(14),
	datac => \reg_blk|read_mux_2|Mux17~7_combout\,
	datad => \reg_blk|register_27|data_out\(14),
	combout => \reg_blk|read_mux_2|Mux17~8_combout\);

-- Location: LCCOMB_X18_Y11_N28
\reg_blk|register_26|data_out[14]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_26|data_out[14]~feeder_combout\ = \regblk_data_in_mux|output[14]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[14]~14_combout\,
	combout => \reg_blk|register_26|data_out[14]~feeder_combout\);

-- Location: LCFF_X18_Y11_N29
\reg_blk|register_26|data_out[14]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_26|data_out[14]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_26|data_out\(14));

-- Location: LCCOMB_X18_Y9_N14
\reg_blk|read_mux_2|Mux17~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux17~0_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|register_22|data_out\(14)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\reg_blk|register_18|data_out\(14) & !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_22|data_out\(14),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datac => \reg_blk|register_18|data_out\(14),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	combout => \reg_blk|read_mux_2|Mux17~0_combout\);

-- Location: LCCOMB_X18_Y9_N24
\reg_blk|read_mux_2|Mux17~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux17~1_combout\ = (\reg_blk|read_mux_2|Mux17~0_combout\ & ((\reg_blk|register_30|data_out\(14)) # ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19))))) # (!\reg_blk|read_mux_2|Mux17~0_combout\ & 
-- (((\reg_blk|register_26|data_out\(14) & \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_30|data_out\(14),
	datab => \reg_blk|register_26|data_out\(14),
	datac => \reg_blk|read_mux_2|Mux17~0_combout\,
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	combout => \reg_blk|read_mux_2|Mux17~1_combout\);

-- Location: LCCOMB_X21_Y11_N10
\reg_blk|read_mux_2|Mux17~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux17~9_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|read_mux_2|Mux17~6_combout\ & (\reg_blk|read_mux_2|Mux17~8_combout\)) # (!\reg_blk|read_mux_2|Mux17~6_combout\ & 
-- ((\reg_blk|read_mux_2|Mux17~1_combout\))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (\reg_blk|read_mux_2|Mux17~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datab => \reg_blk|read_mux_2|Mux17~6_combout\,
	datac => \reg_blk|read_mux_2|Mux17~8_combout\,
	datad => \reg_blk|read_mux_2|Mux17~1_combout\,
	combout => \reg_blk|read_mux_2|Mux17~9_combout\);

-- Location: LCCOMB_X21_Y11_N22
\reg_blk|read_mux_2|Mux17~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux17~19_combout\ = (\reg_blk|read_mux_2|Mux8~0_combout\ & ((\reg_blk|read_mux_2|Mux17~16_combout\ & (\reg_blk|read_mux_2|Mux17~18_combout\)) # (!\reg_blk|read_mux_2|Mux17~16_combout\ & ((\reg_blk|read_mux_2|Mux17~9_combout\))))) # 
-- (!\reg_blk|read_mux_2|Mux8~0_combout\ & (((\reg_blk|read_mux_2|Mux17~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux8~0_combout\,
	datab => \reg_blk|read_mux_2|Mux17~18_combout\,
	datac => \reg_blk|read_mux_2|Mux17~16_combout\,
	datad => \reg_blk|read_mux_2|Mux17~9_combout\,
	combout => \reg_blk|read_mux_2|Mux17~19_combout\);

-- Location: LCCOMB_X20_Y11_N4
\regblk_data_in_mux|output[15]~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \regblk_data_in_mux|output[15]~15_combout\ = (\controller|Equal6~2_combout\ & ((\data_cache|block_1|altsyncram_component|auto_generated|q_a\(15)))) # (!\controller|Equal6~2_combout\ & (\alu|func_mux_unit|Mux16~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|func_mux_unit|Mux16~2_combout\,
	datab => \controller|Equal6~2_combout\,
	datad => \data_cache|block_1|altsyncram_component|auto_generated|q_a\(15),
	combout => \regblk_data_in_mux|output[15]~15_combout\);

-- Location: LCCOMB_X19_Y10_N0
\reg_blk|register_14|data_out[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_14|data_out[15]~feeder_combout\ = \regblk_data_in_mux|output[15]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[15]~15_combout\,
	combout => \reg_blk|register_14|data_out[15]~feeder_combout\);

-- Location: LCFF_X19_Y10_N1
\reg_blk|register_14|data_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_14|data_out[15]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_14|data_out\(15));

-- Location: LCCOMB_X15_Y11_N6
\reg_blk|register_12|data_out[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_12|data_out[15]~feeder_combout\ = \regblk_data_in_mux|output[15]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[15]~15_combout\,
	combout => \reg_blk|register_12|data_out[15]~feeder_combout\);

-- Location: LCFF_X15_Y11_N7
\reg_blk|register_12|data_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_12|data_out[15]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_12|data_out\(15));

-- Location: LCCOMB_X19_Y10_N28
\reg_blk|read_mux_1|Mux16~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux16~17_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (\reg_blk|register_13|data_out\(15))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|register_12|data_out\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_13|data_out\(15),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datac => \reg_blk|register_12|data_out\(15),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	combout => \reg_blk|read_mux_1|Mux16~17_combout\);

-- Location: LCCOMB_X19_Y10_N14
\reg_blk|read_mux_1|Mux16~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux16~18_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\reg_blk|read_mux_1|Mux16~17_combout\ & (\reg_blk|register_15|data_out\(15))) # (!\reg_blk|read_mux_1|Mux16~17_combout\ & 
-- ((\reg_blk|register_14|data_out\(15)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\reg_blk|read_mux_1|Mux16~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_15|data_out\(15),
	datab => \reg_blk|register_14|data_out\(15),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datad => \reg_blk|read_mux_1|Mux16~17_combout\,
	combout => \reg_blk|read_mux_1|Mux16~18_combout\);

-- Location: LCFF_X24_Y7_N13
\reg_blk|register_9|data_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[15]~15_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_9|data_out\(15));

-- Location: LCFF_X24_Y7_N31
\reg_blk|register_8|data_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[15]~15_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_8|data_out\(15));

-- Location: LCCOMB_X24_Y7_N0
\reg_blk|read_mux_1|Mux16~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux16~10_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (\reg_blk|register_10|data_out\(15))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\reg_blk|register_8|data_out\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_10|data_out\(15),
	datab => \reg_blk|register_8|data_out\(15),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	combout => \reg_blk|read_mux_1|Mux16~10_combout\);

-- Location: LCCOMB_X24_Y7_N12
\reg_blk|read_mux_1|Mux16~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux16~11_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|read_mux_1|Mux16~10_combout\ & (\reg_blk|register_11|data_out\(15))) # (!\reg_blk|read_mux_1|Mux16~10_combout\ & 
-- ((\reg_blk|register_9|data_out\(15)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (((\reg_blk|read_mux_1|Mux16~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_11|data_out\(15),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datac => \reg_blk|register_9|data_out\(15),
	datad => \reg_blk|read_mux_1|Mux16~10_combout\,
	combout => \reg_blk|read_mux_1|Mux16~11_combout\);

-- Location: LCFF_X21_Y8_N17
\reg_blk|register_3|data_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[15]~15_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_3|data_out\(15));

-- Location: LCCOMB_X19_Y11_N0
\reg_blk|register_6|data_out[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_6|data_out[15]~feeder_combout\ = \regblk_data_in_mux|output[15]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[15]~15_combout\,
	combout => \reg_blk|register_6|data_out[15]~feeder_combout\);

-- Location: LCFF_X19_Y11_N1
\reg_blk|register_6|data_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_6|data_out[15]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_6|data_out\(15));

-- Location: LCFF_X24_Y11_N17
\reg_blk|register_5|data_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[15]~15_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_5|data_out\(15));

-- Location: LCCOMB_X19_Y11_N8
\reg_blk|read_mux_1|Mux16~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux16~12_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (((\reg_blk|register_5|data_out\(15)) # (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (\reg_blk|register_4|data_out\(15) & ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_4|data_out\(15),
	datab => \reg_blk|register_5|data_out\(15),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	combout => \reg_blk|read_mux_1|Mux16~12_combout\);

-- Location: LCCOMB_X19_Y11_N18
\reg_blk|read_mux_1|Mux16~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux16~13_combout\ = (\reg_blk|read_mux_1|Mux16~12_combout\ & ((\reg_blk|register_7|data_out\(15)) # ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22))))) # (!\reg_blk|read_mux_1|Mux16~12_combout\ & 
-- (((\reg_blk|register_6|data_out\(15) & \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_7|data_out\(15),
	datab => \reg_blk|register_6|data_out\(15),
	datac => \reg_blk|read_mux_1|Mux16~12_combout\,
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	combout => \reg_blk|read_mux_1|Mux16~13_combout\);

-- Location: LCCOMB_X20_Y11_N16
\reg_blk|read_mux_1|Mux16~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux16~14_combout\ = (\reg_blk|read_mux_1|Mux7~3_combout\ & ((\reg_blk|read_mux_1|Mux7~4_combout\ & ((\reg_blk|read_mux_1|Mux16~13_combout\))) # (!\reg_blk|read_mux_1|Mux7~4_combout\ & (\reg_blk|register_1|data_out\(15))))) # 
-- (!\reg_blk|read_mux_1|Mux7~3_combout\ & (((\reg_blk|read_mux_1|Mux7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_1|data_out\(15),
	datab => \reg_blk|read_mux_1|Mux7~3_combout\,
	datac => \reg_blk|read_mux_1|Mux7~4_combout\,
	datad => \reg_blk|read_mux_1|Mux16~13_combout\,
	combout => \reg_blk|read_mux_1|Mux16~14_combout\);

-- Location: LCCOMB_X21_Y8_N16
\reg_blk|read_mux_1|Mux16~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux16~15_combout\ = (\reg_blk|read_mux_1|Mux7~2_combout\ & ((\reg_blk|read_mux_1|Mux16~14_combout\ & ((\reg_blk|register_3|data_out\(15)))) # (!\reg_blk|read_mux_1|Mux16~14_combout\ & (\reg_blk|register_2|data_out\(15))))) # 
-- (!\reg_blk|read_mux_1|Mux7~2_combout\ & (((\reg_blk|read_mux_1|Mux16~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux7~2_combout\,
	datab => \reg_blk|register_2|data_out\(15),
	datac => \reg_blk|register_3|data_out\(15),
	datad => \reg_blk|read_mux_1|Mux16~14_combout\,
	combout => \reg_blk|read_mux_1|Mux16~15_combout\);

-- Location: LCCOMB_X14_Y3_N24
\reg_blk|read_mux_1|Mux16~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux16~16_combout\ = (\reg_blk|read_mux_1|Mux7~1_combout\ & (\reg_blk|read_mux_1|Mux7~0_combout\)) # (!\reg_blk|read_mux_1|Mux7~1_combout\ & ((\reg_blk|read_mux_1|Mux7~0_combout\ & (\reg_blk|read_mux_1|Mux16~11_combout\)) # 
-- (!\reg_blk|read_mux_1|Mux7~0_combout\ & ((\reg_blk|read_mux_1|Mux16~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux7~1_combout\,
	datab => \reg_blk|read_mux_1|Mux7~0_combout\,
	datac => \reg_blk|read_mux_1|Mux16~11_combout\,
	datad => \reg_blk|read_mux_1|Mux16~15_combout\,
	combout => \reg_blk|read_mux_1|Mux16~16_combout\);

-- Location: LCCOMB_X14_Y11_N2
\reg_blk|register_31|data_out[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_31|data_out[15]~feeder_combout\ = \regblk_data_in_mux|output[15]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[15]~15_combout\,
	combout => \reg_blk|register_31|data_out[15]~feeder_combout\);

-- Location: LCFF_X14_Y11_N3
\reg_blk|register_31|data_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_31|data_out[15]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_31|data_out\(15));

-- Location: LCCOMB_X14_Y7_N22
\reg_blk|register_19|data_out[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_19|data_out[15]~feeder_combout\ = \regblk_data_in_mux|output[15]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[15]~15_combout\,
	combout => \reg_blk|register_19|data_out[15]~feeder_combout\);

-- Location: LCFF_X14_Y7_N23
\reg_blk|register_19|data_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_19|data_out[15]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_19|data_out\(15));

-- Location: LCCOMB_X15_Y11_N30
\reg_blk|read_mux_1|Mux16~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux16~7_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (\reg_blk|register_23|data_out\(15))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\reg_blk|register_19|data_out\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_23|data_out\(15),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datac => \reg_blk|register_19|data_out\(15),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	combout => \reg_blk|read_mux_1|Mux16~7_combout\);

-- Location: LCCOMB_X14_Y11_N18
\reg_blk|read_mux_1|Mux16~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux16~8_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\reg_blk|read_mux_1|Mux16~7_combout\ & ((\reg_blk|register_31|data_out\(15)))) # (!\reg_blk|read_mux_1|Mux16~7_combout\ & 
-- (\reg_blk|register_27|data_out\(15))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (((\reg_blk|read_mux_1|Mux16~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_27|data_out\(15),
	datab => \reg_blk|register_31|data_out\(15),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datad => \reg_blk|read_mux_1|Mux16~7_combout\,
	combout => \reg_blk|read_mux_1|Mux16~8_combout\);

-- Location: LCCOMB_X21_Y12_N4
\reg_blk|register_26|data_out[15]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_26|data_out[15]~feeder_combout\ = \regblk_data_in_mux|output[15]~15_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[15]~15_combout\,
	combout => \reg_blk|register_26|data_out[15]~feeder_combout\);

-- Location: LCFF_X21_Y12_N5
\reg_blk|register_26|data_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_26|data_out[15]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_26|data_out\(15));

-- Location: LCCOMB_X21_Y12_N20
\reg_blk|read_mux_1|Mux16~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux16~0_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\reg_blk|register_22|data_out\(15)) # (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (\reg_blk|register_18|data_out\(15) & ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_18|data_out\(15),
	datab => \reg_blk|register_22|data_out\(15),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	combout => \reg_blk|read_mux_1|Mux16~0_combout\);

-- Location: LCCOMB_X21_Y12_N6
\reg_blk|read_mux_1|Mux16~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux16~1_combout\ = (\reg_blk|read_mux_1|Mux16~0_combout\ & ((\reg_blk|register_30|data_out\(15)) # ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24))))) # (!\reg_blk|read_mux_1|Mux16~0_combout\ & 
-- (((\reg_blk|register_26|data_out\(15) & \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_30|data_out\(15),
	datab => \reg_blk|register_26|data_out\(15),
	datac => \reg_blk|read_mux_1|Mux16~0_combout\,
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	combout => \reg_blk|read_mux_1|Mux16~1_combout\);

-- Location: LCCOMB_X19_Y9_N24
\reg_blk|read_mux_1|Mux16~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux16~2_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\reg_blk|register_25|data_out\(15)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (\reg_blk|register_17|data_out\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datab => \reg_blk|register_17|data_out\(15),
	datac => \reg_blk|register_25|data_out\(15),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	combout => \reg_blk|read_mux_1|Mux16~2_combout\);

-- Location: LCFF_X20_Y9_N17
\reg_blk|register_21|data_out[15]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[15]~15_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_21|data_out\(15));

-- Location: LCCOMB_X20_Y9_N16
\reg_blk|read_mux_1|Mux16~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux16~3_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\reg_blk|read_mux_1|Mux16~2_combout\ & ((\reg_blk|register_29|data_out\(15)))) # (!\reg_blk|read_mux_1|Mux16~2_combout\ & 
-- (\reg_blk|register_21|data_out\(15))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (\reg_blk|read_mux_1|Mux16~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datab => \reg_blk|read_mux_1|Mux16~2_combout\,
	datac => \reg_blk|register_21|data_out\(15),
	datad => \reg_blk|register_29|data_out\(15),
	combout => \reg_blk|read_mux_1|Mux16~3_combout\);

-- Location: LCCOMB_X14_Y3_N12
\reg_blk|read_mux_1|Mux16~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux16~6_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22)) # (\reg_blk|read_mux_1|Mux16~3_combout\)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (\reg_blk|read_mux_1|Mux16~5_combout\ & (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux16~5_combout\,
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datad => \reg_blk|read_mux_1|Mux16~3_combout\,
	combout => \reg_blk|read_mux_1|Mux16~6_combout\);

-- Location: LCCOMB_X14_Y3_N22
\reg_blk|read_mux_1|Mux16~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux16~9_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\reg_blk|read_mux_1|Mux16~6_combout\ & (\reg_blk|read_mux_1|Mux16~8_combout\)) # (!\reg_blk|read_mux_1|Mux16~6_combout\ & 
-- ((\reg_blk|read_mux_1|Mux16~1_combout\))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\reg_blk|read_mux_1|Mux16~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datab => \reg_blk|read_mux_1|Mux16~8_combout\,
	datac => \reg_blk|read_mux_1|Mux16~1_combout\,
	datad => \reg_blk|read_mux_1|Mux16~6_combout\,
	combout => \reg_blk|read_mux_1|Mux16~9_combout\);

-- Location: LCCOMB_X14_Y3_N26
\reg_blk|read_mux_1|Mux16~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux16~19_combout\ = (\reg_blk|read_mux_1|Mux7~1_combout\ & ((\reg_blk|read_mux_1|Mux16~16_combout\ & (\reg_blk|read_mux_1|Mux16~18_combout\)) # (!\reg_blk|read_mux_1|Mux16~16_combout\ & ((\reg_blk|read_mux_1|Mux16~9_combout\))))) # 
-- (!\reg_blk|read_mux_1|Mux7~1_combout\ & (((\reg_blk|read_mux_1|Mux16~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux7~1_combout\,
	datab => \reg_blk|read_mux_1|Mux16~18_combout\,
	datac => \reg_blk|read_mux_1|Mux16~16_combout\,
	datad => \reg_blk|read_mux_1|Mux16~9_combout\,
	combout => \reg_blk|read_mux_1|Mux16~19_combout\);

-- Location: LCCOMB_X21_Y8_N14
\alu_source_mux|output[15]~80\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu_source_mux|output[15]~80_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31) & ((\controller|Equal6~0_combout\ & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(15))) # 
-- (!\controller|Equal6~0_combout\ & ((\reg_blk|read_mux_2|Mux16~19_combout\))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31) & (((\reg_blk|read_mux_2|Mux16~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31),
	datab => \controller|Equal6~0_combout\,
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(15),
	datad => \reg_blk|read_mux_2|Mux16~19_combout\,
	combout => \alu_source_mux|output[15]~80_combout\);

-- Location: LCCOMB_X17_Y4_N30
\alu|addsub_unit|addder|bit_14|or_1|output~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|addsub_unit|addder|bit_14|or_1|output~0_combout\ = (\reg_blk|read_mux_1|Mux17~19_combout\ & ((\alu|addsub_unit|addder|bit_13|or_1|output~0_combout\) # (\controller|ctrl_alu_op[2]~5_combout\ $ (\alu_source_mux|output[14]~81_combout\)))) # 
-- (!\reg_blk|read_mux_1|Mux17~19_combout\ & (\alu|addsub_unit|addder|bit_13|or_1|output~0_combout\ & (\controller|ctrl_alu_op[2]~5_combout\ $ (\alu_source_mux|output[14]~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ctrl_alu_op[2]~5_combout\,
	datab => \alu_source_mux|output[14]~81_combout\,
	datac => \reg_blk|read_mux_1|Mux17~19_combout\,
	datad => \alu|addsub_unit|addder|bit_13|or_1|output~0_combout\,
	combout => \alu|addsub_unit|addder|bit_14|or_1|output~0_combout\);

-- Location: LCCOMB_X17_Y4_N28
\alu|addsub_unit|addder|bit_15|or_1|output~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|addsub_unit|addder|bit_15|or_1|output~0_combout\ = (\reg_blk|read_mux_1|Mux16~19_combout\ & ((\alu|addsub_unit|addder|bit_14|or_1|output~0_combout\) # (\controller|ctrl_alu_op[2]~5_combout\ $ (\alu_source_mux|output[15]~80_combout\)))) # 
-- (!\reg_blk|read_mux_1|Mux16~19_combout\ & (\alu|addsub_unit|addder|bit_14|or_1|output~0_combout\ & (\controller|ctrl_alu_op[2]~5_combout\ $ (\alu_source_mux|output[15]~80_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ctrl_alu_op[2]~5_combout\,
	datab => \reg_blk|read_mux_1|Mux16~19_combout\,
	datac => \alu_source_mux|output[15]~80_combout\,
	datad => \alu|addsub_unit|addder|bit_14|or_1|output~0_combout\,
	combout => \alu|addsub_unit|addder|bit_15|or_1|output~0_combout\);

-- Location: LCCOMB_X17_Y4_N26
\alu|addsub_unit|addder|bit_16|or_1|output~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|addsub_unit|addder|bit_16|or_1|output~0_combout\ = (\reg_blk|read_mux_1|Mux15~19_combout\ & ((\alu|addsub_unit|addder|bit_15|or_1|output~0_combout\) # (\alu_source_mux|output[16]~79_combout\ $ (\controller|ctrl_alu_op[2]~5_combout\)))) # 
-- (!\reg_blk|read_mux_1|Mux15~19_combout\ & (\alu|addsub_unit|addder|bit_15|or_1|output~0_combout\ & (\alu_source_mux|output[16]~79_combout\ $ (\controller|ctrl_alu_op[2]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux15~19_combout\,
	datab => \alu_source_mux|output[16]~79_combout\,
	datac => \controller|ctrl_alu_op[2]~5_combout\,
	datad => \alu|addsub_unit|addder|bit_15|or_1|output~0_combout\,
	combout => \alu|addsub_unit|addder|bit_16|or_1|output~0_combout\);

-- Location: LCCOMB_X17_Y4_N20
\alu|func_mux_unit|Mux14~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux14~3_combout\ = (\controller|ctrl_alu_op[1]~4_combout\ & (\reg_blk|read_mux_1|Mux14~19_combout\ & (!\controller|ctrl_alu_op[2]~5_combout\ & \alu_source_mux|output[17]~78_combout\))) # (!\controller|ctrl_alu_op[1]~4_combout\ & 
-- (\reg_blk|read_mux_1|Mux14~19_combout\ $ (\controller|ctrl_alu_op[2]~5_combout\ $ (\alu_source_mux|output[17]~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux14~19_combout\,
	datab => \controller|ctrl_alu_op[2]~5_combout\,
	datac => \alu_source_mux|output[17]~78_combout\,
	datad => \controller|ctrl_alu_op[1]~4_combout\,
	combout => \alu|func_mux_unit|Mux14~3_combout\);

-- Location: LCCOMB_X17_Y4_N10
\alu|func_mux_unit|Mux14~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux14~4_combout\ = (\controller|ctrl_alu_op[0]~2_combout\ & (\alu|func_mux_unit|Mux14~3_combout\ $ (((\alu|addsub_unit|addder|bit_16|or_1|output~0_combout\ & !\controller|ctrl_alu_op[1]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ctrl_alu_op[0]~2_combout\,
	datab => \alu|addsub_unit|addder|bit_16|or_1|output~0_combout\,
	datac => \alu|func_mux_unit|Mux14~3_combout\,
	datad => \controller|ctrl_alu_op[1]~4_combout\,
	combout => \alu|func_mux_unit|Mux14~4_combout\);

-- Location: LCCOMB_X17_Y4_N4
\alu|func_mux_unit|Mux14~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux14~2_combout\ = (\alu|func_mux_unit|Mux14~4_combout\) # ((\alu|func_mux_unit|Mux6~2_combout\ & ((\reg_blk|read_mux_1|Mux14~19_combout\) # (\alu_source_mux|output[17]~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux14~19_combout\,
	datab => \alu|func_mux_unit|Mux6~2_combout\,
	datac => \alu_source_mux|output[17]~78_combout\,
	datad => \alu|func_mux_unit|Mux14~4_combout\,
	combout => \alu|func_mux_unit|Mux14~2_combout\);

-- Location: LCCOMB_X17_Y4_N16
\regblk_data_in_mux|output[17]~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \regblk_data_in_mux|output[17]~17_combout\ = (\controller|Equal6~2_combout\ & ((\data_cache|block_1|altsyncram_component|auto_generated|q_a\(17)))) # (!\controller|Equal6~2_combout\ & (\alu|func_mux_unit|Mux14~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controller|Equal6~2_combout\,
	datac => \alu|func_mux_unit|Mux14~2_combout\,
	datad => \data_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	combout => \regblk_data_in_mux|output[17]~17_combout\);

-- Location: LCCOMB_X18_Y1_N24
\reg_blk|register_13|data_out[17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_13|data_out[17]~feeder_combout\ = \regblk_data_in_mux|output[17]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[17]~17_combout\,
	combout => \reg_blk|register_13|data_out[17]~feeder_combout\);

-- Location: LCFF_X18_Y1_N25
\reg_blk|register_13|data_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_13|data_out[17]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_13|data_out\(17));

-- Location: LCFF_X17_Y10_N25
\reg_blk|register_15|data_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[17]~17_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_15|data_out\(17));

-- Location: LCFF_X17_Y2_N29
\reg_blk|register_12|data_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[17]~17_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_12|data_out\(17));

-- Location: LCFF_X17_Y10_N23
\reg_blk|register_14|data_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[17]~17_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_14|data_out\(17));

-- Location: LCCOMB_X17_Y2_N28
\reg_blk|read_mux_2|Mux14~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux14~17_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|register_14|data_out\(17)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (\reg_blk|register_12|data_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datac => \reg_blk|register_12|data_out\(17),
	datad => \reg_blk|register_14|data_out\(17),
	combout => \reg_blk|read_mux_2|Mux14~17_combout\);

-- Location: LCCOMB_X17_Y10_N24
\reg_blk|read_mux_2|Mux14~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux14~18_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|read_mux_2|Mux14~17_combout\ & ((\reg_blk|register_15|data_out\(17)))) # (!\reg_blk|read_mux_2|Mux14~17_combout\ & 
-- (\reg_blk|register_13|data_out\(17))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (((\reg_blk|read_mux_2|Mux14~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datab => \reg_blk|register_13|data_out\(17),
	datac => \reg_blk|register_15|data_out\(17),
	datad => \reg_blk|read_mux_2|Mux14~17_combout\,
	combout => \reg_blk|read_mux_2|Mux14~18_combout\);

-- Location: LCFF_X18_Y8_N9
\reg_blk|register_2|data_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[17]~17_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_2|data_out\(17));

-- Location: LCFF_X9_Y4_N11
\reg_blk|register_1|data_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[17]~17_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_1|data_out\(17));

-- Location: LCFF_X10_Y7_N19
\reg_blk|register_5|data_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[17]~17_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_5|data_out\(17));

-- Location: LCFF_X9_Y4_N13
\reg_blk|register_7|data_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[17]~17_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_7|data_out\(17));

-- Location: LCFF_X10_Y7_N5
\reg_blk|register_4|data_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[17]~17_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_4|data_out\(17));

-- Location: LCFF_X17_Y4_N7
\reg_blk|register_6|data_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[17]~17_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_6|data_out\(17));

-- Location: LCCOMB_X10_Y7_N4
\reg_blk|read_mux_2|Mux14~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux14~12_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|register_6|data_out\(17)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (\reg_blk|register_4|data_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datac => \reg_blk|register_4|data_out\(17),
	datad => \reg_blk|register_6|data_out\(17),
	combout => \reg_blk|read_mux_2|Mux14~12_combout\);

-- Location: LCCOMB_X9_Y4_N12
\reg_blk|read_mux_2|Mux14~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux14~13_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|read_mux_2|Mux14~12_combout\ & ((\reg_blk|register_7|data_out\(17)))) # (!\reg_blk|read_mux_2|Mux14~12_combout\ & 
-- (\reg_blk|register_5|data_out\(17))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (((\reg_blk|read_mux_2|Mux14~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datab => \reg_blk|register_5|data_out\(17),
	datac => \reg_blk|register_7|data_out\(17),
	datad => \reg_blk|read_mux_2|Mux14~12_combout\,
	combout => \reg_blk|read_mux_2|Mux14~13_combout\);

-- Location: LCCOMB_X9_Y4_N10
\reg_blk|read_mux_2|Mux14~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux14~14_combout\ = (\reg_blk|read_mux_2|Mux8~2_combout\ & (((\reg_blk|read_mux_2|Mux14~13_combout\)) # (!\reg_blk|read_mux_2|Mux8~1_combout\))) # (!\reg_blk|read_mux_2|Mux8~2_combout\ & (\reg_blk|read_mux_2|Mux8~1_combout\ & 
-- (\reg_blk|register_1|data_out\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux8~2_combout\,
	datab => \reg_blk|read_mux_2|Mux8~1_combout\,
	datac => \reg_blk|register_1|data_out\(17),
	datad => \reg_blk|read_mux_2|Mux14~13_combout\,
	combout => \reg_blk|read_mux_2|Mux14~14_combout\);

-- Location: LCCOMB_X18_Y8_N8
\reg_blk|read_mux_2|Mux14~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux14~15_combout\ = (\reg_blk|read_mux_2|Mux8~3_combout\ & ((\reg_blk|read_mux_2|Mux14~14_combout\ & (\reg_blk|register_3|data_out\(17))) # (!\reg_blk|read_mux_2|Mux14~14_combout\ & ((\reg_blk|register_2|data_out\(17)))))) # 
-- (!\reg_blk|read_mux_2|Mux8~3_combout\ & (((\reg_blk|read_mux_2|Mux14~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_3|data_out\(17),
	datab => \reg_blk|read_mux_2|Mux8~3_combout\,
	datac => \reg_blk|register_2|data_out\(17),
	datad => \reg_blk|read_mux_2|Mux14~14_combout\,
	combout => \reg_blk|read_mux_2|Mux14~15_combout\);

-- Location: LCFF_X14_Y7_N27
\reg_blk|register_27|data_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[17]~17_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_27|data_out\(17));

-- Location: LCFF_X14_Y7_N5
\reg_blk|register_19|data_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[17]~17_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_19|data_out\(17));

-- Location: LCCOMB_X15_Y1_N22
\reg_blk|register_23|data_out[17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_23|data_out[17]~feeder_combout\ = \regblk_data_in_mux|output[17]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[17]~17_combout\,
	combout => \reg_blk|register_23|data_out[17]~feeder_combout\);

-- Location: LCFF_X15_Y1_N23
\reg_blk|register_23|data_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_23|data_out[17]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_23|data_out\(17));

-- Location: LCCOMB_X14_Y7_N14
\reg_blk|read_mux_2|Mux14~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux14~9_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|register_23|data_out\(17)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (\reg_blk|register_19|data_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datab => \reg_blk|register_19|data_out\(17),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datad => \reg_blk|register_23|data_out\(17),
	combout => \reg_blk|read_mux_2|Mux14~9_combout\);

-- Location: LCCOMB_X15_Y1_N6
\reg_blk|read_mux_2|Mux14~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux14~10_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\reg_blk|read_mux_2|Mux14~9_combout\ & (\reg_blk|register_31|data_out\(17))) # (!\reg_blk|read_mux_2|Mux14~9_combout\ & 
-- ((\reg_blk|register_27|data_out\(17)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (((\reg_blk|read_mux_2|Mux14~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_31|data_out\(17),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datac => \reg_blk|register_27|data_out\(17),
	datad => \reg_blk|read_mux_2|Mux14~9_combout\,
	combout => \reg_blk|read_mux_2|Mux14~10_combout\);

-- Location: LCFF_X13_Y10_N23
\reg_blk|register_28|data_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[17]~17_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_28|data_out\(17));

-- Location: LCFF_X13_Y10_N21
\reg_blk|register_20|data_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[17]~17_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_20|data_out\(17));

-- Location: LCFF_X18_Y10_N29
\reg_blk|register_24|data_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[17]~17_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_24|data_out\(17));

-- Location: LCFF_X18_Y10_N31
\reg_blk|register_16|data_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[17]~17_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_16|data_out\(17));

-- Location: LCCOMB_X18_Y10_N30
\reg_blk|read_mux_2|Mux14~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux14~6_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (\reg_blk|register_24|data_out\(17))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\reg_blk|register_16|data_out\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datab => \reg_blk|register_24|data_out\(17),
	datac => \reg_blk|register_16|data_out\(17),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	combout => \reg_blk|read_mux_2|Mux14~6_combout\);

-- Location: LCCOMB_X13_Y10_N20
\reg_blk|read_mux_2|Mux14~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux14~7_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|read_mux_2|Mux14~6_combout\ & (\reg_blk|register_28|data_out\(17))) # (!\reg_blk|read_mux_2|Mux14~6_combout\ & 
-- ((\reg_blk|register_20|data_out\(17)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\reg_blk|read_mux_2|Mux14~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datab => \reg_blk|register_28|data_out\(17),
	datac => \reg_blk|register_20|data_out\(17),
	datad => \reg_blk|read_mux_2|Mux14~6_combout\,
	combout => \reg_blk|read_mux_2|Mux14~7_combout\);

-- Location: LCFF_X18_Y11_N1
\reg_blk|register_30|data_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[17]~17_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_30|data_out\(17));

-- Location: LCFF_X20_Y8_N7
\reg_blk|register_22|data_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[17]~17_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_22|data_out\(17));

-- Location: LCCOMB_X20_Y10_N0
\reg_blk|read_mux_2|Mux14~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux14~4_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\reg_blk|register_22|data_out\(17)) # (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (\reg_blk|register_18|data_out\(17) & ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_18|data_out\(17),
	datab => \reg_blk|register_22|data_out\(17),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	combout => \reg_blk|read_mux_2|Mux14~4_combout\);

-- Location: LCCOMB_X18_Y11_N10
\reg_blk|read_mux_2|Mux14~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux14~5_combout\ = (\reg_blk|read_mux_2|Mux14~4_combout\ & (((\reg_blk|register_30|data_out\(17)) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19))))) # (!\reg_blk|read_mux_2|Mux14~4_combout\ & 
-- (\reg_blk|register_26|data_out\(17) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_26|data_out\(17),
	datab => \reg_blk|register_30|data_out\(17),
	datac => \reg_blk|read_mux_2|Mux14~4_combout\,
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	combout => \reg_blk|read_mux_2|Mux14~5_combout\);

-- Location: LCCOMB_X17_Y10_N8
\reg_blk|read_mux_2|Mux14~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux14~8_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|read_mux_2|Mux14~5_combout\))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (\reg_blk|read_mux_2|Mux14~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datac => \reg_blk|read_mux_2|Mux14~7_combout\,
	datad => \reg_blk|read_mux_2|Mux14~5_combout\,
	combout => \reg_blk|read_mux_2|Mux14~8_combout\);

-- Location: LCCOMB_X24_Y4_N2
\reg_blk|register_29|data_out[17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_29|data_out[17]~feeder_combout\ = \regblk_data_in_mux|output[17]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[17]~17_combout\,
	combout => \reg_blk|register_29|data_out[17]~feeder_combout\);

-- Location: LCFF_X24_Y4_N3
\reg_blk|register_29|data_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_29|data_out[17]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_29|data_out\(17));

-- Location: LCFF_X19_Y9_N1
\reg_blk|register_25|data_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[17]~17_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_25|data_out\(17));

-- Location: LCFF_X19_Y9_N19
\reg_blk|register_17|data_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[17]~17_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_17|data_out\(17));

-- Location: LCCOMB_X19_Y9_N18
\reg_blk|read_mux_2|Mux14~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux14~2_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\reg_blk|register_25|data_out\(17)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (((\reg_blk|register_17|data_out\(17) & !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datab => \reg_blk|register_25|data_out\(17),
	datac => \reg_blk|register_17|data_out\(17),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	combout => \reg_blk|read_mux_2|Mux14~2_combout\);

-- Location: LCCOMB_X24_Y4_N8
\reg_blk|read_mux_2|Mux14~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux14~3_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|read_mux_2|Mux14~2_combout\ & ((\reg_blk|register_29|data_out\(17)))) # (!\reg_blk|read_mux_2|Mux14~2_combout\ & 
-- (\reg_blk|register_21|data_out\(17))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\reg_blk|read_mux_2|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_21|data_out\(17),
	datab => \reg_blk|register_29|data_out\(17),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datad => \reg_blk|read_mux_2|Mux14~2_combout\,
	combout => \reg_blk|read_mux_2|Mux14~3_combout\);

-- Location: LCCOMB_X17_Y10_N30
\reg_blk|read_mux_2|Mux14~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux14~11_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|read_mux_2|Mux14~8_combout\ & (\reg_blk|read_mux_2|Mux14~10_combout\)) # (!\reg_blk|read_mux_2|Mux14~8_combout\ & 
-- ((\reg_blk|read_mux_2|Mux14~3_combout\))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (((\reg_blk|read_mux_2|Mux14~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datab => \reg_blk|read_mux_2|Mux14~10_combout\,
	datac => \reg_blk|read_mux_2|Mux14~8_combout\,
	datad => \reg_blk|read_mux_2|Mux14~3_combout\,
	combout => \reg_blk|read_mux_2|Mux14~11_combout\);

-- Location: LCCOMB_X17_Y10_N12
\reg_blk|read_mux_2|Mux14~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux14~16_combout\ = (\reg_blk|read_mux_2|Mux8~0_combout\ & ((\reg_blk|read_mux_2|Mux8~4_combout\) # ((\reg_blk|read_mux_2|Mux14~11_combout\)))) # (!\reg_blk|read_mux_2|Mux8~0_combout\ & (!\reg_blk|read_mux_2|Mux8~4_combout\ & 
-- (\reg_blk|read_mux_2|Mux14~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux8~0_combout\,
	datab => \reg_blk|read_mux_2|Mux8~4_combout\,
	datac => \reg_blk|read_mux_2|Mux14~15_combout\,
	datad => \reg_blk|read_mux_2|Mux14~11_combout\,
	combout => \reg_blk|read_mux_2|Mux14~16_combout\);

-- Location: LCCOMB_X17_Y10_N6
\reg_blk|read_mux_2|Mux14~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux14~19_combout\ = (\reg_blk|read_mux_2|Mux8~4_combout\ & ((\reg_blk|read_mux_2|Mux14~16_combout\ & ((\reg_blk|read_mux_2|Mux14~18_combout\))) # (!\reg_blk|read_mux_2|Mux14~16_combout\ & (\reg_blk|read_mux_2|Mux14~1_combout\)))) # 
-- (!\reg_blk|read_mux_2|Mux8~4_combout\ & (((\reg_blk|read_mux_2|Mux14~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux14~1_combout\,
	datab => \reg_blk|read_mux_2|Mux8~4_combout\,
	datac => \reg_blk|read_mux_2|Mux14~18_combout\,
	datad => \reg_blk|read_mux_2|Mux14~16_combout\,
	combout => \reg_blk|read_mux_2|Mux14~19_combout\);

-- Location: LCCOMB_X17_Y10_N26
\alu_source_mux|output[17]~78\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu_source_mux|output[17]~78_combout\ = (\controller|Equal6~0_combout\ & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31) & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(15))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31) & ((\reg_blk|read_mux_2|Mux14~19_combout\))))) # (!\controller|Equal6~0_combout\ & (((\reg_blk|read_mux_2|Mux14~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|Equal6~0_combout\,
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(15),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31),
	datad => \reg_blk|read_mux_2|Mux14~19_combout\,
	combout => \alu_source_mux|output[17]~78_combout\);

-- Location: LCCOMB_X18_Y1_N16
\reg_blk|read_mux_1|Mux14~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux14~17_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (\reg_blk|register_13|data_out\(17))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|register_12|data_out\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_13|data_out\(17),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datac => \reg_blk|register_12|data_out\(17),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	combout => \reg_blk|read_mux_1|Mux14~17_combout\);

-- Location: LCCOMB_X17_Y10_N18
\reg_blk|read_mux_1|Mux14~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux14~18_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\reg_blk|read_mux_1|Mux14~17_combout\ & ((\reg_blk|register_15|data_out\(17)))) # (!\reg_blk|read_mux_1|Mux14~17_combout\ & 
-- (\reg_blk|register_14|data_out\(17))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\reg_blk|read_mux_1|Mux14~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datab => \reg_blk|register_14|data_out\(17),
	datac => \reg_blk|register_15|data_out\(17),
	datad => \reg_blk|read_mux_1|Mux14~17_combout\,
	combout => \reg_blk|read_mux_1|Mux14~18_combout\);

-- Location: LCCOMB_X10_Y7_N18
\reg_blk|read_mux_1|Mux14~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux14~12_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|register_5|data_out\(17)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (\reg_blk|register_4|data_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datab => \reg_blk|register_4|data_out\(17),
	datac => \reg_blk|register_5|data_out\(17),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	combout => \reg_blk|read_mux_1|Mux14~12_combout\);

-- Location: LCCOMB_X17_Y4_N6
\reg_blk|read_mux_1|Mux14~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux14~13_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\reg_blk|read_mux_1|Mux14~12_combout\ & (\reg_blk|register_7|data_out\(17))) # (!\reg_blk|read_mux_1|Mux14~12_combout\ & 
-- ((\reg_blk|register_6|data_out\(17)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\reg_blk|read_mux_1|Mux14~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datab => \reg_blk|register_7|data_out\(17),
	datac => \reg_blk|register_6|data_out\(17),
	datad => \reg_blk|read_mux_1|Mux14~12_combout\,
	combout => \reg_blk|read_mux_1|Mux14~13_combout\);

-- Location: LCCOMB_X18_Y8_N12
\reg_blk|read_mux_1|Mux14~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux14~14_combout\ = (\reg_blk|read_mux_1|Mux7~4_combout\ & (((\reg_blk|read_mux_1|Mux14~13_combout\) # (!\reg_blk|read_mux_1|Mux7~3_combout\)))) # (!\reg_blk|read_mux_1|Mux7~4_combout\ & (\reg_blk|register_1|data_out\(17) & 
-- ((\reg_blk|read_mux_1|Mux7~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_1|data_out\(17),
	datab => \reg_blk|read_mux_1|Mux7~4_combout\,
	datac => \reg_blk|read_mux_1|Mux14~13_combout\,
	datad => \reg_blk|read_mux_1|Mux7~3_combout\,
	combout => \reg_blk|read_mux_1|Mux14~14_combout\);

-- Location: LCCOMB_X18_Y8_N26
\reg_blk|read_mux_1|Mux14~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux14~15_combout\ = (\reg_blk|read_mux_1|Mux7~2_combout\ & ((\reg_blk|read_mux_1|Mux14~14_combout\ & (\reg_blk|register_3|data_out\(17))) # (!\reg_blk|read_mux_1|Mux14~14_combout\ & ((\reg_blk|register_2|data_out\(17)))))) # 
-- (!\reg_blk|read_mux_1|Mux7~2_combout\ & (((\reg_blk|read_mux_1|Mux14~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_3|data_out\(17),
	datab => \reg_blk|read_mux_1|Mux7~2_combout\,
	datac => \reg_blk|register_2|data_out\(17),
	datad => \reg_blk|read_mux_1|Mux14~14_combout\,
	combout => \reg_blk|read_mux_1|Mux14~15_combout\);

-- Location: LCFF_X14_Y3_N9
\reg_blk|register_9|data_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[17]~17_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_9|data_out\(17));

-- Location: LCCOMB_X17_Y11_N24
\reg_blk|register_11|data_out[17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_11|data_out[17]~feeder_combout\ = \regblk_data_in_mux|output[17]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[17]~17_combout\,
	combout => \reg_blk|register_11|data_out[17]~feeder_combout\);

-- Location: LCFF_X17_Y11_N25
\reg_blk|register_11|data_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_11|data_out[17]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_11|data_out\(17));

-- Location: LCCOMB_X14_Y3_N2
\reg_blk|read_mux_1|Mux14~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux14~11_combout\ = (\reg_blk|read_mux_1|Mux14~10_combout\ & (((\reg_blk|register_11|data_out\(17))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21)))) # (!\reg_blk|read_mux_1|Mux14~10_combout\ & 
-- (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (\reg_blk|register_9|data_out\(17))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux14~10_combout\,
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datac => \reg_blk|register_9|data_out\(17),
	datad => \reg_blk|register_11|data_out\(17),
	combout => \reg_blk|read_mux_1|Mux14~11_combout\);

-- Location: LCCOMB_X17_Y10_N4
\reg_blk|read_mux_1|Mux14~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux14~16_combout\ = (\reg_blk|read_mux_1|Mux7~1_combout\ & (((\reg_blk|read_mux_1|Mux7~0_combout\)))) # (!\reg_blk|read_mux_1|Mux7~1_combout\ & ((\reg_blk|read_mux_1|Mux7~0_combout\ & ((\reg_blk|read_mux_1|Mux14~11_combout\))) # 
-- (!\reg_blk|read_mux_1|Mux7~0_combout\ & (\reg_blk|read_mux_1|Mux14~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux7~1_combout\,
	datab => \reg_blk|read_mux_1|Mux14~15_combout\,
	datac => \reg_blk|read_mux_1|Mux7~0_combout\,
	datad => \reg_blk|read_mux_1|Mux14~11_combout\,
	combout => \reg_blk|read_mux_1|Mux14~16_combout\);

-- Location: LCFF_X20_Y10_N11
\reg_blk|register_18|data_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[17]~17_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_18|data_out\(17));

-- Location: LCCOMB_X20_Y8_N6
\reg_blk|read_mux_1|Mux14~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux14~0_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\reg_blk|register_22|data_out\(17)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (\reg_blk|register_18|data_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datab => \reg_blk|register_18|data_out\(17),
	datac => \reg_blk|register_22|data_out\(17),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	combout => \reg_blk|read_mux_1|Mux14~0_combout\);

-- Location: LCCOMB_X18_Y11_N8
\reg_blk|read_mux_1|Mux14~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux14~1_combout\ = (\reg_blk|read_mux_1|Mux14~0_combout\ & (((\reg_blk|register_30|data_out\(17)) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24))))) # (!\reg_blk|read_mux_1|Mux14~0_combout\ & 
-- (\reg_blk|register_26|data_out\(17) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_26|data_out\(17),
	datab => \reg_blk|register_30|data_out\(17),
	datac => \reg_blk|read_mux_1|Mux14~0_combout\,
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	combout => \reg_blk|read_mux_1|Mux14~1_combout\);

-- Location: LCCOMB_X15_Y1_N12
\reg_blk|register_31|data_out[17]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_31|data_out[17]~feeder_combout\ = \regblk_data_in_mux|output[17]~17_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[17]~17_combout\,
	combout => \reg_blk|register_31|data_out[17]~feeder_combout\);

-- Location: LCFF_X15_Y1_N13
\reg_blk|register_31|data_out[17]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_31|data_out[17]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_31|data_out\(17));

-- Location: LCCOMB_X15_Y1_N4
\reg_blk|read_mux_1|Mux14~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux14~7_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (\reg_blk|register_23|data_out\(17))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\reg_blk|register_19|data_out\(17))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datab => \reg_blk|register_23|data_out\(17),
	datac => \reg_blk|register_19|data_out\(17),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	combout => \reg_blk|read_mux_1|Mux14~7_combout\);

-- Location: LCCOMB_X14_Y7_N10
\reg_blk|read_mux_1|Mux14~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux14~8_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\reg_blk|read_mux_1|Mux14~7_combout\ & ((\reg_blk|register_31|data_out\(17)))) # (!\reg_blk|read_mux_1|Mux14~7_combout\ & 
-- (\reg_blk|register_27|data_out\(17))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (((\reg_blk|read_mux_1|Mux14~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datab => \reg_blk|register_27|data_out\(17),
	datac => \reg_blk|register_31|data_out\(17),
	datad => \reg_blk|read_mux_1|Mux14~7_combout\,
	combout => \reg_blk|read_mux_1|Mux14~8_combout\);

-- Location: LCCOMB_X18_Y10_N28
\reg_blk|read_mux_1|Mux14~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux14~4_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\reg_blk|register_24|data_out\(17)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (\reg_blk|register_16|data_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datab => \reg_blk|register_16|data_out\(17),
	datac => \reg_blk|register_24|data_out\(17),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	combout => \reg_blk|read_mux_1|Mux14~4_combout\);

-- Location: LCCOMB_X13_Y10_N22
\reg_blk|read_mux_1|Mux14~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux14~5_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\reg_blk|read_mux_1|Mux14~4_combout\ & ((\reg_blk|register_28|data_out\(17)))) # (!\reg_blk|read_mux_1|Mux14~4_combout\ & 
-- (\reg_blk|register_20|data_out\(17))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\reg_blk|read_mux_1|Mux14~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_20|data_out\(17),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datac => \reg_blk|register_28|data_out\(17),
	datad => \reg_blk|read_mux_1|Mux14~4_combout\,
	combout => \reg_blk|read_mux_1|Mux14~5_combout\);

-- Location: LCCOMB_X19_Y9_N0
\reg_blk|read_mux_1|Mux14~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux14~2_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\reg_blk|register_25|data_out\(17)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (\reg_blk|register_17|data_out\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datab => \reg_blk|register_17|data_out\(17),
	datac => \reg_blk|register_25|data_out\(17),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	combout => \reg_blk|read_mux_1|Mux14~2_combout\);

-- Location: LCCOMB_X24_Y4_N14
\reg_blk|read_mux_1|Mux14~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux14~3_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\reg_blk|read_mux_1|Mux14~2_combout\ & ((\reg_blk|register_29|data_out\(17)))) # (!\reg_blk|read_mux_1|Mux14~2_combout\ & 
-- (\reg_blk|register_21|data_out\(17))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\reg_blk|read_mux_1|Mux14~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_21|data_out\(17),
	datab => \reg_blk|register_29|data_out\(17),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datad => \reg_blk|read_mux_1|Mux14~2_combout\,
	combout => \reg_blk|read_mux_1|Mux14~3_combout\);

-- Location: LCCOMB_X17_Y10_N0
\reg_blk|read_mux_1|Mux14~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux14~6_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|read_mux_1|Mux14~3_combout\))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (\reg_blk|read_mux_1|Mux14~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datac => \reg_blk|read_mux_1|Mux14~5_combout\,
	datad => \reg_blk|read_mux_1|Mux14~3_combout\,
	combout => \reg_blk|read_mux_1|Mux14~6_combout\);

-- Location: LCCOMB_X17_Y10_N2
\reg_blk|read_mux_1|Mux14~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux14~9_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\reg_blk|read_mux_1|Mux14~6_combout\ & ((\reg_blk|read_mux_1|Mux14~8_combout\))) # (!\reg_blk|read_mux_1|Mux14~6_combout\ & 
-- (\reg_blk|read_mux_1|Mux14~1_combout\)))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\reg_blk|read_mux_1|Mux14~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datab => \reg_blk|read_mux_1|Mux14~1_combout\,
	datac => \reg_blk|read_mux_1|Mux14~8_combout\,
	datad => \reg_blk|read_mux_1|Mux14~6_combout\,
	combout => \reg_blk|read_mux_1|Mux14~9_combout\);

-- Location: LCCOMB_X17_Y10_N28
\reg_blk|read_mux_1|Mux14~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux14~19_combout\ = (\reg_blk|read_mux_1|Mux7~1_combout\ & ((\reg_blk|read_mux_1|Mux14~16_combout\ & (\reg_blk|read_mux_1|Mux14~18_combout\)) # (!\reg_blk|read_mux_1|Mux14~16_combout\ & ((\reg_blk|read_mux_1|Mux14~9_combout\))))) # 
-- (!\reg_blk|read_mux_1|Mux7~1_combout\ & (((\reg_blk|read_mux_1|Mux14~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux7~1_combout\,
	datab => \reg_blk|read_mux_1|Mux14~18_combout\,
	datac => \reg_blk|read_mux_1|Mux14~16_combout\,
	datad => \reg_blk|read_mux_1|Mux14~9_combout\,
	combout => \reg_blk|read_mux_1|Mux14~19_combout\);

-- Location: LCCOMB_X17_Y4_N0
\alu|addsub_unit|addder|bit_17|or_1|output~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|addsub_unit|addder|bit_17|or_1|output~0_combout\ = (\reg_blk|read_mux_1|Mux14~19_combout\ & ((\alu|addsub_unit|addder|bit_16|or_1|output~0_combout\) # (\controller|ctrl_alu_op[2]~5_combout\ $ (\alu_source_mux|output[17]~78_combout\)))) # 
-- (!\reg_blk|read_mux_1|Mux14~19_combout\ & (\alu|addsub_unit|addder|bit_16|or_1|output~0_combout\ & (\controller|ctrl_alu_op[2]~5_combout\ $ (\alu_source_mux|output[17]~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ctrl_alu_op[2]~5_combout\,
	datab => \alu_source_mux|output[17]~78_combout\,
	datac => \reg_blk|read_mux_1|Mux14~19_combout\,
	datad => \alu|addsub_unit|addder|bit_16|or_1|output~0_combout\,
	combout => \alu|addsub_unit|addder|bit_17|or_1|output~0_combout\);

-- Location: LCCOMB_X17_Y4_N18
\alu|addsub_unit|addder|bit_18|or_1|output~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|addsub_unit|addder|bit_18|or_1|output~0_combout\ = (\reg_blk|read_mux_1|Mux13~19_combout\ & ((\alu|addsub_unit|addder|bit_17|or_1|output~0_combout\) # (\controller|ctrl_alu_op[2]~5_combout\ $ (\alu_source_mux|output[18]~77_combout\)))) # 
-- (!\reg_blk|read_mux_1|Mux13~19_combout\ & (\alu|addsub_unit|addder|bit_17|or_1|output~0_combout\ & (\controller|ctrl_alu_op[2]~5_combout\ $ (\alu_source_mux|output[18]~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ctrl_alu_op[2]~5_combout\,
	datab => \reg_blk|read_mux_1|Mux13~19_combout\,
	datac => \alu_source_mux|output[18]~77_combout\,
	datad => \alu|addsub_unit|addder|bit_17|or_1|output~0_combout\,
	combout => \alu|addsub_unit|addder|bit_18|or_1|output~0_combout\);

-- Location: LCCOMB_X15_Y7_N26
\alu|func_mux_unit|Mux12~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux12~4_combout\ = (\controller|ctrl_alu_op[0]~2_combout\ & (\alu|func_mux_unit|Mux12~3_combout\ $ (((\alu|addsub_unit|addder|bit_18|or_1|output~0_combout\ & !\controller|ctrl_alu_op[1]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|func_mux_unit|Mux12~3_combout\,
	datab => \controller|ctrl_alu_op[0]~2_combout\,
	datac => \alu|addsub_unit|addder|bit_18|or_1|output~0_combout\,
	datad => \controller|ctrl_alu_op[1]~4_combout\,
	combout => \alu|func_mux_unit|Mux12~4_combout\);

-- Location: LCCOMB_X15_Y7_N14
\alu|func_mux_unit|Mux12~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux12~2_combout\ = (\alu|func_mux_unit|Mux12~4_combout\) # ((\alu|func_mux_unit|Mux6~2_combout\ & ((\alu_source_mux|output[19]~76_combout\) # (\reg_blk|read_mux_1|Mux12~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_source_mux|output[19]~76_combout\,
	datab => \alu|func_mux_unit|Mux6~2_combout\,
	datac => \reg_blk|read_mux_1|Mux12~19_combout\,
	datad => \alu|func_mux_unit|Mux12~4_combout\,
	combout => \alu|func_mux_unit|Mux12~2_combout\);

-- Location: LCCOMB_X15_Y7_N0
\regblk_data_in_mux|output[19]~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \regblk_data_in_mux|output[19]~19_combout\ = (\controller|Equal6~2_combout\ & ((\data_cache|block_1|altsyncram_component|auto_generated|q_a\(19)))) # (!\controller|Equal6~2_combout\ & (\alu|func_mux_unit|Mux12~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controller|Equal6~2_combout\,
	datac => \alu|func_mux_unit|Mux12~2_combout\,
	datad => \data_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	combout => \regblk_data_in_mux|output[19]~19_combout\);

-- Location: LCFF_X8_Y7_N19
\reg_blk|register_29|data_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[19]~19_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_29|data_out\(19));

-- Location: LCCOMB_X19_Y9_N28
\reg_blk|read_mux_1|Mux12~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux12~2_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\reg_blk|register_25|data_out\(19)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (\reg_blk|register_17|data_out\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_17|data_out\(19),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datac => \reg_blk|register_25|data_out\(19),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	combout => \reg_blk|read_mux_1|Mux12~2_combout\);

-- Location: LCCOMB_X8_Y6_N16
\reg_blk|read_mux_1|Mux12~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux12~3_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\reg_blk|read_mux_1|Mux12~2_combout\ & ((\reg_blk|register_29|data_out\(19)))) # (!\reg_blk|read_mux_1|Mux12~2_combout\ & 
-- (\reg_blk|register_21|data_out\(19))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\reg_blk|read_mux_1|Mux12~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_21|data_out\(19),
	datab => \reg_blk|register_29|data_out\(19),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datad => \reg_blk|read_mux_1|Mux12~2_combout\,
	combout => \reg_blk|read_mux_1|Mux12~3_combout\);

-- Location: LCFF_X15_Y10_N13
\reg_blk|register_28|data_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[19]~19_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_28|data_out\(19));

-- Location: LCFF_X18_Y10_N25
\reg_blk|register_24|data_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[19]~19_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_24|data_out\(19));

-- Location: LCCOMB_X18_Y10_N24
\reg_blk|read_mux_1|Mux12~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux12~4_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\reg_blk|register_24|data_out\(19)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (\reg_blk|register_16|data_out\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datab => \reg_blk|register_16|data_out\(19),
	datac => \reg_blk|register_24|data_out\(19),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	combout => \reg_blk|read_mux_1|Mux12~4_combout\);

-- Location: LCCOMB_X15_Y10_N12
\reg_blk|read_mux_1|Mux12~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux12~5_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\reg_blk|read_mux_1|Mux12~4_combout\ & ((\reg_blk|register_28|data_out\(19)))) # (!\reg_blk|read_mux_1|Mux12~4_combout\ & 
-- (\reg_blk|register_20|data_out\(19))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\reg_blk|read_mux_1|Mux12~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_20|data_out\(19),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datac => \reg_blk|register_28|data_out\(19),
	datad => \reg_blk|read_mux_1|Mux12~4_combout\,
	combout => \reg_blk|read_mux_1|Mux12~5_combout\);

-- Location: LCCOMB_X9_Y6_N20
\reg_blk|read_mux_1|Mux12~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux12~6_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (\reg_blk|read_mux_1|Mux12~3_combout\)) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|read_mux_1|Mux12~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datab => \reg_blk|read_mux_1|Mux12~3_combout\,
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datad => \reg_blk|read_mux_1|Mux12~5_combout\,
	combout => \reg_blk|read_mux_1|Mux12~6_combout\);

-- Location: LCFF_X22_Y7_N3
\reg_blk|register_22|data_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[19]~19_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_22|data_out\(19));

-- Location: LCCOMB_X22_Y7_N2
\reg_blk|read_mux_1|Mux12~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux12~0_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\reg_blk|register_22|data_out\(19)) # (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (\reg_blk|register_18|data_out\(19) & ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_18|data_out\(19),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datac => \reg_blk|register_22|data_out\(19),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	combout => \reg_blk|read_mux_1|Mux12~0_combout\);

-- Location: LCCOMB_X10_Y9_N28
\reg_blk|read_mux_1|Mux12~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux12~1_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\reg_blk|read_mux_1|Mux12~0_combout\ & ((\reg_blk|register_30|data_out\(19)))) # (!\reg_blk|read_mux_1|Mux12~0_combout\ & 
-- (\reg_blk|register_26|data_out\(19))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (((\reg_blk|read_mux_1|Mux12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_26|data_out\(19),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datac => \reg_blk|register_30|data_out\(19),
	datad => \reg_blk|read_mux_1|Mux12~0_combout\,
	combout => \reg_blk|read_mux_1|Mux12~1_combout\);

-- Location: LCCOMB_X9_Y6_N30
\reg_blk|read_mux_1|Mux12~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux12~9_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\reg_blk|read_mux_1|Mux12~6_combout\ & (\reg_blk|read_mux_1|Mux12~8_combout\)) # (!\reg_blk|read_mux_1|Mux12~6_combout\ & 
-- ((\reg_blk|read_mux_1|Mux12~1_combout\))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\reg_blk|read_mux_1|Mux12~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux12~8_combout\,
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datac => \reg_blk|read_mux_1|Mux12~6_combout\,
	datad => \reg_blk|read_mux_1|Mux12~1_combout\,
	combout => \reg_blk|read_mux_1|Mux12~9_combout\);

-- Location: LCFF_X22_Y8_N27
\reg_blk|register_1|data_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[19]~19_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_1|data_out\(19));

-- Location: LCFF_X22_Y8_N1
\reg_blk|register_7|data_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[19]~19_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_7|data_out\(19));

-- Location: LCFF_X19_Y8_N25
\reg_blk|register_5|data_out[19]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[19]~19_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_5|data_out\(19));

-- Location: LCCOMB_X19_Y8_N24
\reg_blk|read_mux_1|Mux12~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux12~12_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|register_5|data_out\(19)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (\reg_blk|register_4|data_out\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_4|data_out\(19),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datac => \reg_blk|register_5|data_out\(19),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	combout => \reg_blk|read_mux_1|Mux12~12_combout\);

-- Location: LCCOMB_X19_Y11_N30
\reg_blk|read_mux_1|Mux12~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux12~13_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\reg_blk|read_mux_1|Mux12~12_combout\ & ((\reg_blk|register_7|data_out\(19)))) # (!\reg_blk|read_mux_1|Mux12~12_combout\ & 
-- (\reg_blk|register_6|data_out\(19))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\reg_blk|read_mux_1|Mux12~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_6|data_out\(19),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datac => \reg_blk|register_7|data_out\(19),
	datad => \reg_blk|read_mux_1|Mux12~12_combout\,
	combout => \reg_blk|read_mux_1|Mux12~13_combout\);

-- Location: LCCOMB_X18_Y8_N2
\reg_blk|read_mux_1|Mux12~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux12~14_combout\ = (\reg_blk|read_mux_1|Mux7~4_combout\ & (((\reg_blk|read_mux_1|Mux12~13_combout\) # (!\reg_blk|read_mux_1|Mux7~3_combout\)))) # (!\reg_blk|read_mux_1|Mux7~4_combout\ & (\reg_blk|register_1|data_out\(19) & 
-- (\reg_blk|read_mux_1|Mux7~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux7~4_combout\,
	datab => \reg_blk|register_1|data_out\(19),
	datac => \reg_blk|read_mux_1|Mux7~3_combout\,
	datad => \reg_blk|read_mux_1|Mux12~13_combout\,
	combout => \reg_blk|read_mux_1|Mux12~14_combout\);

-- Location: LCCOMB_X18_Y8_N14
\reg_blk|read_mux_1|Mux12~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux12~15_combout\ = (\reg_blk|read_mux_1|Mux7~2_combout\ & ((\reg_blk|read_mux_1|Mux12~14_combout\ & ((\reg_blk|register_3|data_out\(19)))) # (!\reg_blk|read_mux_1|Mux12~14_combout\ & (\reg_blk|register_2|data_out\(19))))) # 
-- (!\reg_blk|read_mux_1|Mux7~2_combout\ & (((\reg_blk|read_mux_1|Mux12~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_2|data_out\(19),
	datab => \reg_blk|read_mux_1|Mux7~2_combout\,
	datac => \reg_blk|register_3|data_out\(19),
	datad => \reg_blk|read_mux_1|Mux12~14_combout\,
	combout => \reg_blk|read_mux_1|Mux12~15_combout\);

-- Location: LCCOMB_X17_Y9_N0
\reg_blk|read_mux_1|Mux12~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux12~16_combout\ = (\reg_blk|read_mux_1|Mux7~1_combout\ & (((\reg_blk|read_mux_1|Mux7~0_combout\)))) # (!\reg_blk|read_mux_1|Mux7~1_combout\ & ((\reg_blk|read_mux_1|Mux7~0_combout\ & (\reg_blk|read_mux_1|Mux12~11_combout\)) # 
-- (!\reg_blk|read_mux_1|Mux7~0_combout\ & ((\reg_blk|read_mux_1|Mux12~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux12~11_combout\,
	datab => \reg_blk|read_mux_1|Mux7~1_combout\,
	datac => \reg_blk|read_mux_1|Mux12~15_combout\,
	datad => \reg_blk|read_mux_1|Mux7~0_combout\,
	combout => \reg_blk|read_mux_1|Mux12~16_combout\);

-- Location: LCCOMB_X17_Y9_N30
\reg_blk|read_mux_1|Mux12~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux12~19_combout\ = (\reg_blk|read_mux_1|Mux7~1_combout\ & ((\reg_blk|read_mux_1|Mux12~16_combout\ & (\reg_blk|read_mux_1|Mux12~18_combout\)) # (!\reg_blk|read_mux_1|Mux12~16_combout\ & ((\reg_blk|read_mux_1|Mux12~9_combout\))))) # 
-- (!\reg_blk|read_mux_1|Mux7~1_combout\ & (((\reg_blk|read_mux_1|Mux12~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux12~18_combout\,
	datab => \reg_blk|read_mux_1|Mux7~1_combout\,
	datac => \reg_blk|read_mux_1|Mux12~9_combout\,
	datad => \reg_blk|read_mux_1|Mux12~16_combout\,
	combout => \reg_blk|read_mux_1|Mux12~19_combout\);

-- Location: LCCOMB_X17_Y4_N8
\alu|addsub_unit|addder|bit_19|or_1|output~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|addsub_unit|addder|bit_19|or_1|output~0_combout\ = (\reg_blk|read_mux_1|Mux12~19_combout\ & ((\alu|addsub_unit|addder|bit_18|or_1|output~0_combout\) # (\alu_source_mux|output[19]~76_combout\ $ (\controller|ctrl_alu_op[2]~5_combout\)))) # 
-- (!\reg_blk|read_mux_1|Mux12~19_combout\ & (\alu|addsub_unit|addder|bit_18|or_1|output~0_combout\ & (\alu_source_mux|output[19]~76_combout\ $ (\controller|ctrl_alu_op[2]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_source_mux|output[19]~76_combout\,
	datab => \controller|ctrl_alu_op[2]~5_combout\,
	datac => \reg_blk|read_mux_1|Mux12~19_combout\,
	datad => \alu|addsub_unit|addder|bit_18|or_1|output~0_combout\,
	combout => \alu|addsub_unit|addder|bit_19|or_1|output~0_combout\);

-- Location: LCCOMB_X17_Y4_N14
\alu|addsub_unit|addder|bit_20|or_1|output~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|addsub_unit|addder|bit_20|or_1|output~0_combout\ = (\reg_blk|read_mux_1|Mux11~19_combout\ & ((\alu|addsub_unit|addder|bit_19|or_1|output~0_combout\) # (\alu_source_mux|output[20]~75_combout\ $ (\controller|ctrl_alu_op[2]~5_combout\)))) # 
-- (!\reg_blk|read_mux_1|Mux11~19_combout\ & (\alu|addsub_unit|addder|bit_19|or_1|output~0_combout\ & (\alu_source_mux|output[20]~75_combout\ $ (\controller|ctrl_alu_op[2]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_source_mux|output[20]~75_combout\,
	datab => \reg_blk|read_mux_1|Mux11~19_combout\,
	datac => \alu|addsub_unit|addder|bit_19|or_1|output~0_combout\,
	datad => \controller|ctrl_alu_op[2]~5_combout\,
	combout => \alu|addsub_unit|addder|bit_20|or_1|output~0_combout\);

-- Location: LCCOMB_X17_Y4_N22
\alu|func_mux_unit|Mux10~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux10~4_combout\ = (\controller|ctrl_alu_op[0]~2_combout\ & (\alu|func_mux_unit|Mux10~3_combout\ $ (((\alu|addsub_unit|addder|bit_20|or_1|output~0_combout\ & !\controller|ctrl_alu_op[1]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ctrl_alu_op[0]~2_combout\,
	datab => \alu|func_mux_unit|Mux10~3_combout\,
	datac => \alu|addsub_unit|addder|bit_20|or_1|output~0_combout\,
	datad => \controller|ctrl_alu_op[1]~4_combout\,
	combout => \alu|func_mux_unit|Mux10~4_combout\);

-- Location: LCCOMB_X20_Y4_N14
\alu|func_mux_unit|Mux10~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux10~2_combout\ = (\alu|func_mux_unit|Mux10~4_combout\) # ((\alu|func_mux_unit|Mux6~2_combout\ & ((\reg_blk|read_mux_1|Mux10~19_combout\) # (\alu_source_mux|output[21]~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux10~19_combout\,
	datab => \alu_source_mux|output[21]~74_combout\,
	datac => \alu|func_mux_unit|Mux6~2_combout\,
	datad => \alu|func_mux_unit|Mux10~4_combout\,
	combout => \alu|func_mux_unit|Mux10~2_combout\);

-- Location: LCCOMB_X20_Y4_N0
\regblk_data_in_mux|output[21]~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \regblk_data_in_mux|output[21]~21_combout\ = (\controller|Equal6~2_combout\ & ((\data_cache|block_1|altsyncram_component|auto_generated|q_a\(21)))) # (!\controller|Equal6~2_combout\ & (\alu|func_mux_unit|Mux10~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|Equal6~2_combout\,
	datac => \alu|func_mux_unit|Mux10~2_combout\,
	datad => \data_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	combout => \regblk_data_in_mux|output[21]~21_combout\);

-- Location: LCFF_X18_Y5_N11
\reg_blk|register_13|data_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[21]~21_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_13|data_out\(21));

-- Location: LCFF_X18_Y5_N9
\reg_blk|register_12|data_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[21]~21_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_12|data_out\(21));

-- Location: LCCOMB_X18_Y5_N8
\reg_blk|read_mux_2|Mux10~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux10~17_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (\reg_blk|register_14|data_out\(21))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|register_12|data_out\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_14|data_out\(21),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datac => \reg_blk|register_12|data_out\(21),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	combout => \reg_blk|read_mux_2|Mux10~17_combout\);

-- Location: LCCOMB_X18_Y5_N10
\reg_blk|read_mux_2|Mux10~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux10~18_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|read_mux_2|Mux10~17_combout\ & (\reg_blk|register_15|data_out\(21))) # (!\reg_blk|read_mux_2|Mux10~17_combout\ & 
-- ((\reg_blk|register_13|data_out\(21)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (((\reg_blk|read_mux_2|Mux10~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_15|data_out\(21),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datac => \reg_blk|register_13|data_out\(21),
	datad => \reg_blk|read_mux_2|Mux10~17_combout\,
	combout => \reg_blk|read_mux_2|Mux10~18_combout\);

-- Location: LCCOMB_X19_Y10_N18
\reg_blk|register_27|data_out[21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_27|data_out[21]~feeder_combout\ = \regblk_data_in_mux|output[21]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[21]~21_combout\,
	combout => \reg_blk|register_27|data_out[21]~feeder_combout\);

-- Location: LCFF_X19_Y10_N19
\reg_blk|register_27|data_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_27|data_out[21]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_27|data_out\(21));

-- Location: LCCOMB_X17_Y7_N4
\reg_blk|register_31|data_out[21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_31|data_out[21]~feeder_combout\ = \regblk_data_in_mux|output[21]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[21]~21_combout\,
	combout => \reg_blk|register_31|data_out[21]~feeder_combout\);

-- Location: LCFF_X17_Y7_N5
\reg_blk|register_31|data_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_31|data_out[21]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_31|data_out\(21));

-- Location: LCCOMB_X17_Y7_N30
\reg_blk|read_mux_2|Mux10~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux10~10_combout\ = (\reg_blk|read_mux_2|Mux10~9_combout\ & (((\reg_blk|register_31|data_out\(21)) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19))))) # (!\reg_blk|read_mux_2|Mux10~9_combout\ & 
-- (\reg_blk|register_27|data_out\(21) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux10~9_combout\,
	datab => \reg_blk|register_27|data_out\(21),
	datac => \reg_blk|register_31|data_out\(21),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	combout => \reg_blk|read_mux_2|Mux10~10_combout\);

-- Location: LCFF_X20_Y9_N29
\reg_blk|register_21|data_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[21]~21_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_21|data_out\(21));

-- Location: LCCOMB_X21_Y3_N16
\reg_blk|register_25|data_out[21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_25|data_out[21]~feeder_combout\ = \regblk_data_in_mux|output[21]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[21]~21_combout\,
	combout => \reg_blk|register_25|data_out[21]~feeder_combout\);

-- Location: LCFF_X21_Y3_N17
\reg_blk|register_25|data_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_25|data_out[21]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_25|data_out\(21));

-- Location: LCCOMB_X21_Y10_N18
\reg_blk|read_mux_2|Mux10~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux10~2_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (((\reg_blk|register_25|data_out\(21)) # (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (\reg_blk|register_17|data_out\(21) & ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_17|data_out\(21),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datac => \reg_blk|register_25|data_out\(21),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	combout => \reg_blk|read_mux_2|Mux10~2_combout\);

-- Location: LCCOMB_X20_Y9_N28
\reg_blk|read_mux_2|Mux10~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux10~3_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|read_mux_2|Mux10~2_combout\ & (\reg_blk|register_29|data_out\(21))) # (!\reg_blk|read_mux_2|Mux10~2_combout\ & 
-- ((\reg_blk|register_21|data_out\(21)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\reg_blk|read_mux_2|Mux10~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_29|data_out\(21),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datac => \reg_blk|register_21|data_out\(21),
	datad => \reg_blk|read_mux_2|Mux10~2_combout\,
	combout => \reg_blk|read_mux_2|Mux10~3_combout\);

-- Location: LCFF_X13_Y10_N5
\reg_blk|register_20|data_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[21]~21_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_20|data_out\(21));

-- Location: LCFF_X13_Y10_N7
\reg_blk|register_28|data_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[21]~21_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_28|data_out\(21));

-- Location: LCFF_X20_Y8_N11
\reg_blk|register_24|data_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[21]~21_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_24|data_out\(21));

-- Location: LCFF_X21_Y10_N25
\reg_blk|register_16|data_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[21]~21_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_16|data_out\(21));

-- Location: LCCOMB_X21_Y10_N24
\reg_blk|read_mux_2|Mux10~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux10~6_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (\reg_blk|register_24|data_out\(21))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\reg_blk|register_16|data_out\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datab => \reg_blk|register_24|data_out\(21),
	datac => \reg_blk|register_16|data_out\(21),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	combout => \reg_blk|read_mux_2|Mux10~6_combout\);

-- Location: LCCOMB_X13_Y10_N6
\reg_blk|read_mux_2|Mux10~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux10~7_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|read_mux_2|Mux10~6_combout\ & ((\reg_blk|register_28|data_out\(21)))) # (!\reg_blk|read_mux_2|Mux10~6_combout\ & 
-- (\reg_blk|register_20|data_out\(21))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\reg_blk|read_mux_2|Mux10~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datab => \reg_blk|register_20|data_out\(21),
	datac => \reg_blk|register_28|data_out\(21),
	datad => \reg_blk|read_mux_2|Mux10~6_combout\,
	combout => \reg_blk|read_mux_2|Mux10~7_combout\);

-- Location: LCFF_X20_Y4_N31
\reg_blk|register_26|data_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[21]~21_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_26|data_out\(21));

-- Location: LCFF_X20_Y10_N21
\reg_blk|register_30|data_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[21]~21_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_30|data_out\(21));

-- Location: LCFF_X20_Y8_N13
\reg_blk|register_22|data_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[21]~21_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_22|data_out\(21));

-- Location: LCFF_X20_Y10_N7
\reg_blk|register_18|data_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[21]~21_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_18|data_out\(21));

-- Location: LCCOMB_X20_Y10_N6
\reg_blk|read_mux_2|Mux10~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux10~4_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|register_22|data_out\(21)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\reg_blk|register_18|data_out\(21) & !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datab => \reg_blk|register_22|data_out\(21),
	datac => \reg_blk|register_18|data_out\(21),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	combout => \reg_blk|read_mux_2|Mux10~4_combout\);

-- Location: LCCOMB_X20_Y10_N20
\reg_blk|read_mux_2|Mux10~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux10~5_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\reg_blk|read_mux_2|Mux10~4_combout\ & ((\reg_blk|register_30|data_out\(21)))) # (!\reg_blk|read_mux_2|Mux10~4_combout\ & 
-- (\reg_blk|register_26|data_out\(21))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (((\reg_blk|read_mux_2|Mux10~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datab => \reg_blk|register_26|data_out\(21),
	datac => \reg_blk|register_30|data_out\(21),
	datad => \reg_blk|read_mux_2|Mux10~4_combout\,
	combout => \reg_blk|read_mux_2|Mux10~5_combout\);

-- Location: LCCOMB_X17_Y7_N10
\reg_blk|read_mux_2|Mux10~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux10~8_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16)) # ((\reg_blk|read_mux_2|Mux10~5_combout\)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (\reg_blk|read_mux_2|Mux10~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datac => \reg_blk|read_mux_2|Mux10~7_combout\,
	datad => \reg_blk|read_mux_2|Mux10~5_combout\,
	combout => \reg_blk|read_mux_2|Mux10~8_combout\);

-- Location: LCCOMB_X17_Y7_N8
\reg_blk|read_mux_2|Mux10~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux10~11_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|read_mux_2|Mux10~8_combout\ & (\reg_blk|read_mux_2|Mux10~10_combout\)) # (!\reg_blk|read_mux_2|Mux10~8_combout\ & 
-- ((\reg_blk|read_mux_2|Mux10~3_combout\))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (((\reg_blk|read_mux_2|Mux10~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datab => \reg_blk|read_mux_2|Mux10~10_combout\,
	datac => \reg_blk|read_mux_2|Mux10~3_combout\,
	datad => \reg_blk|read_mux_2|Mux10~8_combout\,
	combout => \reg_blk|read_mux_2|Mux10~11_combout\);

-- Location: LCCOMB_X9_Y5_N24
\reg_blk|register_2|data_out[21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_2|data_out[21]~feeder_combout\ = \regblk_data_in_mux|output[21]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[21]~21_combout\,
	combout => \reg_blk|register_2|data_out[21]~feeder_combout\);

-- Location: LCFF_X9_Y5_N25
\reg_blk|register_2|data_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_2|data_out[21]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_2|data_out\(21));

-- Location: LCFF_X19_Y5_N27
\reg_blk|register_1|data_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[21]~21_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_1|data_out\(21));

-- Location: LCFF_X19_Y8_N5
\reg_blk|register_5|data_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[21]~21_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_5|data_out\(21));

-- Location: LCCOMB_X19_Y11_N20
\reg_blk|register_6|data_out[21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_6|data_out[21]~feeder_combout\ = \regblk_data_in_mux|output[21]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[21]~21_combout\,
	combout => \reg_blk|register_6|data_out[21]~feeder_combout\);

-- Location: LCFF_X19_Y11_N21
\reg_blk|register_6|data_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_6|data_out[21]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_6|data_out\(21));

-- Location: LCFF_X19_Y8_N31
\reg_blk|register_4|data_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[21]~21_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_4|data_out\(21));

-- Location: LCCOMB_X19_Y8_N30
\reg_blk|read_mux_2|Mux10~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux10~12_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (\reg_blk|register_6|data_out\(21))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|register_4|data_out\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datab => \reg_blk|register_6|data_out\(21),
	datac => \reg_blk|register_4|data_out\(21),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	combout => \reg_blk|read_mux_2|Mux10~12_combout\);

-- Location: LCCOMB_X12_Y11_N10
\reg_blk|read_mux_2|Mux10~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux10~13_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|read_mux_2|Mux10~12_combout\ & (\reg_blk|register_7|data_out\(21))) # (!\reg_blk|read_mux_2|Mux10~12_combout\ & 
-- ((\reg_blk|register_5|data_out\(21)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (((\reg_blk|read_mux_2|Mux10~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_7|data_out\(21),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datac => \reg_blk|register_5|data_out\(21),
	datad => \reg_blk|read_mux_2|Mux10~12_combout\,
	combout => \reg_blk|read_mux_2|Mux10~13_combout\);

-- Location: LCCOMB_X19_Y5_N26
\reg_blk|read_mux_2|Mux10~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux10~14_combout\ = (\reg_blk|read_mux_2|Mux8~2_combout\ & (((\reg_blk|read_mux_2|Mux10~13_combout\)) # (!\reg_blk|read_mux_2|Mux8~1_combout\))) # (!\reg_blk|read_mux_2|Mux8~2_combout\ & (\reg_blk|read_mux_2|Mux8~1_combout\ & 
-- (\reg_blk|register_1|data_out\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux8~2_combout\,
	datab => \reg_blk|read_mux_2|Mux8~1_combout\,
	datac => \reg_blk|register_1|data_out\(21),
	datad => \reg_blk|read_mux_2|Mux10~13_combout\,
	combout => \reg_blk|read_mux_2|Mux10~14_combout\);

-- Location: LCCOMB_X18_Y1_N18
\reg_blk|read_mux_2|Mux10~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux10~15_combout\ = (\reg_blk|read_mux_2|Mux8~3_combout\ & ((\reg_blk|read_mux_2|Mux10~14_combout\ & (\reg_blk|register_3|data_out\(21))) # (!\reg_blk|read_mux_2|Mux10~14_combout\ & ((\reg_blk|register_2|data_out\(21)))))) # 
-- (!\reg_blk|read_mux_2|Mux8~3_combout\ & (((\reg_blk|read_mux_2|Mux10~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_3|data_out\(21),
	datab => \reg_blk|register_2|data_out\(21),
	datac => \reg_blk|read_mux_2|Mux8~3_combout\,
	datad => \reg_blk|read_mux_2|Mux10~14_combout\,
	combout => \reg_blk|read_mux_2|Mux10~15_combout\);

-- Location: LCCOMB_X17_Y7_N26
\reg_blk|read_mux_2|Mux10~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux10~16_combout\ = (\reg_blk|read_mux_2|Mux8~0_combout\ & ((\reg_blk|read_mux_2|Mux8~4_combout\) # ((\reg_blk|read_mux_2|Mux10~11_combout\)))) # (!\reg_blk|read_mux_2|Mux8~0_combout\ & (!\reg_blk|read_mux_2|Mux8~4_combout\ & 
-- ((\reg_blk|read_mux_2|Mux10~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux8~0_combout\,
	datab => \reg_blk|read_mux_2|Mux8~4_combout\,
	datac => \reg_blk|read_mux_2|Mux10~11_combout\,
	datad => \reg_blk|read_mux_2|Mux10~15_combout\,
	combout => \reg_blk|read_mux_2|Mux10~16_combout\);

-- Location: LCCOMB_X17_Y7_N0
\reg_blk|read_mux_2|Mux10~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux10~19_combout\ = (\reg_blk|read_mux_2|Mux8~4_combout\ & ((\reg_blk|read_mux_2|Mux10~16_combout\ & ((\reg_blk|read_mux_2|Mux10~18_combout\))) # (!\reg_blk|read_mux_2|Mux10~16_combout\ & (\reg_blk|read_mux_2|Mux10~1_combout\)))) # 
-- (!\reg_blk|read_mux_2|Mux8~4_combout\ & (((\reg_blk|read_mux_2|Mux10~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux10~1_combout\,
	datab => \reg_blk|read_mux_2|Mux8~4_combout\,
	datac => \reg_blk|read_mux_2|Mux10~18_combout\,
	datad => \reg_blk|read_mux_2|Mux10~16_combout\,
	combout => \reg_blk|read_mux_2|Mux10~19_combout\);

-- Location: LCCOMB_X17_Y7_N18
\alu_source_mux|output[21]~74\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu_source_mux|output[21]~74_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31) & ((\controller|Equal6~0_combout\ & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(15))) # 
-- (!\controller|Equal6~0_combout\ & ((\reg_blk|read_mux_2|Mux10~19_combout\))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31) & (((\reg_blk|read_mux_2|Mux10~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(15),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31),
	datac => \controller|Equal6~0_combout\,
	datad => \reg_blk|read_mux_2|Mux10~19_combout\,
	combout => \alu_source_mux|output[21]~74_combout\);

-- Location: LCCOMB_X20_Y8_N4
\reg_blk|read_mux_1|Mux10~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux10~4_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\reg_blk|register_24|data_out\(21)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (\reg_blk|register_16|data_out\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_16|data_out\(21),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datad => \reg_blk|register_24|data_out\(21),
	combout => \reg_blk|read_mux_1|Mux10~4_combout\);

-- Location: LCCOMB_X13_Y10_N4
\reg_blk|read_mux_1|Mux10~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux10~5_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\reg_blk|read_mux_1|Mux10~4_combout\ & (\reg_blk|register_28|data_out\(21))) # (!\reg_blk|read_mux_1|Mux10~4_combout\ & 
-- ((\reg_blk|register_20|data_out\(21)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\reg_blk|read_mux_1|Mux10~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_28|data_out\(21),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datac => \reg_blk|register_20|data_out\(21),
	datad => \reg_blk|read_mux_1|Mux10~4_combout\,
	combout => \reg_blk|read_mux_1|Mux10~5_combout\);

-- Location: LCFF_X20_Y9_N7
\reg_blk|register_29|data_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[21]~21_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_29|data_out\(21));

-- Location: LCFF_X21_Y10_N13
\reg_blk|register_17|data_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[21]~21_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_17|data_out\(21));

-- Location: LCCOMB_X21_Y3_N2
\reg_blk|read_mux_1|Mux10~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux10~2_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\reg_blk|register_25|data_out\(21)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (((\reg_blk|register_17|data_out\(21) & !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_25|data_out\(21),
	datab => \reg_blk|register_17|data_out\(21),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	combout => \reg_blk|read_mux_1|Mux10~2_combout\);

-- Location: LCCOMB_X20_Y9_N6
\reg_blk|read_mux_1|Mux10~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux10~3_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\reg_blk|read_mux_1|Mux10~2_combout\ & ((\reg_blk|register_29|data_out\(21)))) # (!\reg_blk|read_mux_1|Mux10~2_combout\ & 
-- (\reg_blk|register_21|data_out\(21))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\reg_blk|read_mux_1|Mux10~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datab => \reg_blk|register_21|data_out\(21),
	datac => \reg_blk|register_29|data_out\(21),
	datad => \reg_blk|read_mux_1|Mux10~2_combout\,
	combout => \reg_blk|read_mux_1|Mux10~3_combout\);

-- Location: LCCOMB_X18_Y10_N4
\reg_blk|read_mux_1|Mux10~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux10~6_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22)) # ((\reg_blk|read_mux_1|Mux10~3_combout\)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (\reg_blk|read_mux_1|Mux10~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datac => \reg_blk|read_mux_1|Mux10~5_combout\,
	datad => \reg_blk|read_mux_1|Mux10~3_combout\,
	combout => \reg_blk|read_mux_1|Mux10~6_combout\);

-- Location: LCCOMB_X20_Y8_N12
\reg_blk|read_mux_1|Mux10~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux10~0_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\reg_blk|register_22|data_out\(21)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (\reg_blk|register_18|data_out\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_18|data_out\(21),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datac => \reg_blk|register_22|data_out\(21),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	combout => \reg_blk|read_mux_1|Mux10~0_combout\);

-- Location: LCCOMB_X20_Y10_N26
\reg_blk|read_mux_1|Mux10~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux10~1_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\reg_blk|read_mux_1|Mux10~0_combout\ & (\reg_blk|register_30|data_out\(21))) # (!\reg_blk|read_mux_1|Mux10~0_combout\ & 
-- ((\reg_blk|register_26|data_out\(21)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (((\reg_blk|read_mux_1|Mux10~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_30|data_out\(21),
	datab => \reg_blk|register_26|data_out\(21),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datad => \reg_blk|read_mux_1|Mux10~0_combout\,
	combout => \reg_blk|read_mux_1|Mux10~1_combout\);

-- Location: LCCOMB_X18_Y10_N6
\reg_blk|read_mux_1|Mux10~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux10~9_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\reg_blk|read_mux_1|Mux10~6_combout\ & (\reg_blk|read_mux_1|Mux10~8_combout\)) # (!\reg_blk|read_mux_1|Mux10~6_combout\ & 
-- ((\reg_blk|read_mux_1|Mux10~1_combout\))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\reg_blk|read_mux_1|Mux10~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux10~8_combout\,
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datac => \reg_blk|read_mux_1|Mux10~6_combout\,
	datad => \reg_blk|read_mux_1|Mux10~1_combout\,
	combout => \reg_blk|read_mux_1|Mux10~9_combout\);

-- Location: LCCOMB_X13_Y5_N4
\reg_blk|register_15|data_out[21]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_15|data_out[21]~feeder_combout\ = \regblk_data_in_mux|output[21]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[21]~21_combout\,
	combout => \reg_blk|register_15|data_out[21]~feeder_combout\);

-- Location: LCFF_X13_Y5_N5
\reg_blk|register_15|data_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_15|data_out[21]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_15|data_out\(21));

-- Location: LCCOMB_X18_Y5_N28
\reg_blk|read_mux_1|Mux10~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux10~17_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (\reg_blk|register_13|data_out\(21))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|register_12|data_out\(21))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_13|data_out\(21),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datac => \reg_blk|register_12|data_out\(21),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	combout => \reg_blk|read_mux_1|Mux10~17_combout\);

-- Location: LCCOMB_X17_Y5_N0
\reg_blk|read_mux_1|Mux10~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux10~18_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\reg_blk|read_mux_1|Mux10~17_combout\ & ((\reg_blk|register_15|data_out\(21)))) # (!\reg_blk|read_mux_1|Mux10~17_combout\ & 
-- (\reg_blk|register_14|data_out\(21))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\reg_blk|read_mux_1|Mux10~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_14|data_out\(21),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datac => \reg_blk|register_15|data_out\(21),
	datad => \reg_blk|read_mux_1|Mux10~17_combout\,
	combout => \reg_blk|read_mux_1|Mux10~18_combout\);

-- Location: LCFF_X9_Y5_N23
\reg_blk|register_3|data_out[21]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[21]~21_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_3|data_out\(21));

-- Location: LCCOMB_X19_Y8_N4
\reg_blk|read_mux_1|Mux10~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux10~12_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (((\reg_blk|register_5|data_out\(21)) # (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (\reg_blk|register_4|data_out\(21) & ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datab => \reg_blk|register_4|data_out\(21),
	datac => \reg_blk|register_5|data_out\(21),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	combout => \reg_blk|read_mux_1|Mux10~12_combout\);

-- Location: LCCOMB_X12_Y11_N16
\reg_blk|read_mux_1|Mux10~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux10~13_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\reg_blk|read_mux_1|Mux10~12_combout\ & (\reg_blk|register_7|data_out\(21))) # (!\reg_blk|read_mux_1|Mux10~12_combout\ & 
-- ((\reg_blk|register_6|data_out\(21)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\reg_blk|read_mux_1|Mux10~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_7|data_out\(21),
	datab => \reg_blk|register_6|data_out\(21),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datad => \reg_blk|read_mux_1|Mux10~12_combout\,
	combout => \reg_blk|read_mux_1|Mux10~13_combout\);

-- Location: LCCOMB_X9_Y5_N0
\reg_blk|read_mux_1|Mux10~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux10~14_combout\ = (\reg_blk|read_mux_1|Mux7~3_combout\ & ((\reg_blk|read_mux_1|Mux7~4_combout\ & ((\reg_blk|read_mux_1|Mux10~13_combout\))) # (!\reg_blk|read_mux_1|Mux7~4_combout\ & (\reg_blk|register_1|data_out\(21))))) # 
-- (!\reg_blk|read_mux_1|Mux7~3_combout\ & (\reg_blk|read_mux_1|Mux7~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux7~3_combout\,
	datab => \reg_blk|read_mux_1|Mux7~4_combout\,
	datac => \reg_blk|register_1|data_out\(21),
	datad => \reg_blk|read_mux_1|Mux10~13_combout\,
	combout => \reg_blk|read_mux_1|Mux10~14_combout\);

-- Location: LCCOMB_X9_Y5_N22
\reg_blk|read_mux_1|Mux10~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux10~15_combout\ = (\reg_blk|read_mux_1|Mux7~2_combout\ & ((\reg_blk|read_mux_1|Mux10~14_combout\ & ((\reg_blk|register_3|data_out\(21)))) # (!\reg_blk|read_mux_1|Mux10~14_combout\ & (\reg_blk|register_2|data_out\(21))))) # 
-- (!\reg_blk|read_mux_1|Mux7~2_combout\ & (((\reg_blk|read_mux_1|Mux10~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_2|data_out\(21),
	datab => \reg_blk|read_mux_1|Mux7~2_combout\,
	datac => \reg_blk|register_3|data_out\(21),
	datad => \reg_blk|read_mux_1|Mux10~14_combout\,
	combout => \reg_blk|read_mux_1|Mux10~15_combout\);

-- Location: LCCOMB_X17_Y9_N22
\reg_blk|read_mux_1|Mux10~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux10~16_combout\ = (\reg_blk|read_mux_1|Mux7~0_combout\ & ((\reg_blk|read_mux_1|Mux10~11_combout\) # ((\reg_blk|read_mux_1|Mux7~1_combout\)))) # (!\reg_blk|read_mux_1|Mux7~0_combout\ & (((!\reg_blk|read_mux_1|Mux7~1_combout\ & 
-- \reg_blk|read_mux_1|Mux10~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux10~11_combout\,
	datab => \reg_blk|read_mux_1|Mux7~0_combout\,
	datac => \reg_blk|read_mux_1|Mux7~1_combout\,
	datad => \reg_blk|read_mux_1|Mux10~15_combout\,
	combout => \reg_blk|read_mux_1|Mux10~16_combout\);

-- Location: LCCOMB_X17_Y9_N20
\reg_blk|read_mux_1|Mux10~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux10~19_combout\ = (\reg_blk|read_mux_1|Mux7~1_combout\ & ((\reg_blk|read_mux_1|Mux10~16_combout\ & ((\reg_blk|read_mux_1|Mux10~18_combout\))) # (!\reg_blk|read_mux_1|Mux10~16_combout\ & (\reg_blk|read_mux_1|Mux10~9_combout\)))) # 
-- (!\reg_blk|read_mux_1|Mux7~1_combout\ & (((\reg_blk|read_mux_1|Mux10~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux7~1_combout\,
	datab => \reg_blk|read_mux_1|Mux10~9_combout\,
	datac => \reg_blk|read_mux_1|Mux10~18_combout\,
	datad => \reg_blk|read_mux_1|Mux10~16_combout\,
	combout => \reg_blk|read_mux_1|Mux10~19_combout\);

-- Location: LCCOMB_X18_Y4_N28
\alu|addsub_unit|addder|bit_21|or_1|output~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|addsub_unit|addder|bit_21|or_1|output~0_combout\ = (\reg_blk|read_mux_1|Mux10~19_combout\ & ((\alu|addsub_unit|addder|bit_20|or_1|output~0_combout\) # (\controller|ctrl_alu_op[2]~5_combout\ $ (\alu_source_mux|output[21]~74_combout\)))) # 
-- (!\reg_blk|read_mux_1|Mux10~19_combout\ & (\alu|addsub_unit|addder|bit_20|or_1|output~0_combout\ & (\controller|ctrl_alu_op[2]~5_combout\ $ (\alu_source_mux|output[21]~74_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ctrl_alu_op[2]~5_combout\,
	datab => \alu_source_mux|output[21]~74_combout\,
	datac => \reg_blk|read_mux_1|Mux10~19_combout\,
	datad => \alu|addsub_unit|addder|bit_20|or_1|output~0_combout\,
	combout => \alu|addsub_unit|addder|bit_21|or_1|output~0_combout\);

-- Location: LCCOMB_X19_Y4_N26
\alu|func_mux_unit|Mux9~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux9~4_combout\ = (\controller|ctrl_alu_op[0]~2_combout\ & (\alu|func_mux_unit|Mux9~3_combout\ $ (((!\controller|ctrl_alu_op[1]~4_combout\ & \alu|addsub_unit|addder|bit_21|or_1|output~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ctrl_alu_op[1]~4_combout\,
	datab => \controller|ctrl_alu_op[0]~2_combout\,
	datac => \alu|func_mux_unit|Mux9~3_combout\,
	datad => \alu|addsub_unit|addder|bit_21|or_1|output~0_combout\,
	combout => \alu|func_mux_unit|Mux9~4_combout\);

-- Location: LCCOMB_X20_Y4_N20
\alu|func_mux_unit|Mux9~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux9~2_combout\ = (\alu|func_mux_unit|Mux9~4_combout\) # ((\alu|func_mux_unit|Mux6~2_combout\ & ((\alu_source_mux|output[22]~73_combout\) # (\reg_blk|read_mux_1|Mux9~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_source_mux|output[22]~73_combout\,
	datab => \alu|func_mux_unit|Mux6~2_combout\,
	datac => \reg_blk|read_mux_1|Mux9~19_combout\,
	datad => \alu|func_mux_unit|Mux9~4_combout\,
	combout => \alu|func_mux_unit|Mux9~2_combout\);

-- Location: M4K_X23_Y2
\data_cache|block_1|altsyncram_component|auto_generated|ram_block1a22\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "dat_cache_mif.mif",
	init_file_layout => "port_a",
	logical_ram_name => "dat_cache:data_cache|dat_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_lif1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 11,
	port_b_data_width => 2,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \controller|Equal7~0_combout\,
	clk0 => \clk3~clkctrl_outclk\,
	portadatain => \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\);

-- Location: LCCOMB_X20_Y4_N16
\regblk_data_in_mux|output[22]~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \regblk_data_in_mux|output[22]~22_combout\ = (\controller|Equal6~2_combout\ & ((\data_cache|block_1|altsyncram_component|auto_generated|q_a\(22)))) # (!\controller|Equal6~2_combout\ & (\alu|func_mux_unit|Mux9~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|Equal6~2_combout\,
	datac => \alu|func_mux_unit|Mux9~2_combout\,
	datad => \data_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	combout => \regblk_data_in_mux|output[22]~22_combout\);

-- Location: LCFF_X19_Y7_N31
\reg_blk|register_15|data_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[22]~22_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_15|data_out\(22));

-- Location: LCCOMB_X21_Y9_N28
\reg_blk|read_mux_1|Mux9~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux9~17_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (\reg_blk|register_14|data_out\(22))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\reg_blk|register_12|data_out\(22))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datac => \reg_blk|register_14|data_out\(22),
	datad => \reg_blk|register_12|data_out\(22),
	combout => \reg_blk|read_mux_1|Mux9~17_combout\);

-- Location: LCCOMB_X22_Y9_N10
\reg_blk|read_mux_1|Mux9~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux9~18_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|read_mux_1|Mux9~17_combout\ & (\reg_blk|register_15|data_out\(22))) # (!\reg_blk|read_mux_1|Mux9~17_combout\ & 
-- ((\reg_blk|register_13|data_out\(22)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (((\reg_blk|read_mux_1|Mux9~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datab => \reg_blk|register_15|data_out\(22),
	datac => \reg_blk|register_13|data_out\(22),
	datad => \reg_blk|read_mux_1|Mux9~17_combout\,
	combout => \reg_blk|read_mux_1|Mux9~18_combout\);

-- Location: LCFF_X21_Y3_N11
\reg_blk|register_21|data_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[22]~22_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_21|data_out\(22));

-- Location: LCCOMB_X24_Y9_N8
\reg_blk|register_29|data_out[22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_29|data_out[22]~feeder_combout\ = \regblk_data_in_mux|output[22]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[22]~22_combout\,
	combout => \reg_blk|register_29|data_out[22]~feeder_combout\);

-- Location: LCFF_X24_Y9_N9
\reg_blk|register_29|data_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_29|data_out[22]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_29|data_out\(22));

-- Location: LCFF_X21_Y10_N3
\reg_blk|register_17|data_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[22]~22_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_17|data_out\(22));

-- Location: LCCOMB_X24_Y9_N18
\reg_blk|read_mux_1|Mux9~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux9~2_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\reg_blk|register_25|data_out\(22)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (((\reg_blk|register_17|data_out\(22) & !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_25|data_out\(22),
	datab => \reg_blk|register_17|data_out\(22),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	combout => \reg_blk|read_mux_1|Mux9~2_combout\);

-- Location: LCCOMB_X24_Y9_N4
\reg_blk|read_mux_1|Mux9~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux9~3_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\reg_blk|read_mux_1|Mux9~2_combout\ & ((\reg_blk|register_29|data_out\(22)))) # (!\reg_blk|read_mux_1|Mux9~2_combout\ & 
-- (\reg_blk|register_21|data_out\(22))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\reg_blk|read_mux_1|Mux9~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datab => \reg_blk|register_21|data_out\(22),
	datac => \reg_blk|register_29|data_out\(22),
	datad => \reg_blk|read_mux_1|Mux9~2_combout\,
	combout => \reg_blk|read_mux_1|Mux9~3_combout\);

-- Location: LCFF_X24_Y6_N25
\reg_blk|register_31|data_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[22]~22_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_31|data_out\(22));

-- Location: LCCOMB_X17_Y6_N12
\reg_blk|register_19|data_out[22]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_19|data_out[22]~feeder_combout\ = \regblk_data_in_mux|output[22]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[22]~22_combout\,
	combout => \reg_blk|register_19|data_out[22]~feeder_combout\);

-- Location: LCFF_X17_Y6_N13
\reg_blk|register_19|data_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_19|data_out[22]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_19|data_out\(22));

-- Location: LCFF_X14_Y10_N25
\reg_blk|register_23|data_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[22]~22_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_23|data_out\(22));

-- Location: LCCOMB_X14_Y10_N24
\reg_blk|read_mux_1|Mux9~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux9~9_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\reg_blk|register_23|data_out\(22)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (\reg_blk|register_19|data_out\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datab => \reg_blk|register_19|data_out\(22),
	datac => \reg_blk|register_23|data_out\(22),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	combout => \reg_blk|read_mux_1|Mux9~9_combout\);

-- Location: LCCOMB_X19_Y10_N16
\reg_blk|read_mux_1|Mux9~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux9~10_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\reg_blk|read_mux_1|Mux9~9_combout\ & ((\reg_blk|register_31|data_out\(22)))) # (!\reg_blk|read_mux_1|Mux9~9_combout\ & 
-- (\reg_blk|register_27|data_out\(22))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (((\reg_blk|read_mux_1|Mux9~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_27|data_out\(22),
	datab => \reg_blk|register_31|data_out\(22),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datad => \reg_blk|read_mux_1|Mux9~9_combout\,
	combout => \reg_blk|read_mux_1|Mux9~10_combout\);

-- Location: LCFF_X24_Y8_N5
\reg_blk|register_28|data_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[22]~22_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_28|data_out\(22));

-- Location: LCFF_X21_Y10_N27
\reg_blk|register_16|data_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[22]~22_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_16|data_out\(22));

-- Location: LCCOMB_X20_Y8_N2
\reg_blk|read_mux_1|Mux9~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux9~6_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\reg_blk|register_24|data_out\(22)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (((\reg_blk|register_16|data_out\(22) & !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_24|data_out\(22),
	datab => \reg_blk|register_16|data_out\(22),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	combout => \reg_blk|read_mux_1|Mux9~6_combout\);

-- Location: LCCOMB_X24_Y8_N26
\reg_blk|read_mux_1|Mux9~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux9~7_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\reg_blk|read_mux_1|Mux9~6_combout\ & ((\reg_blk|register_28|data_out\(22)))) # (!\reg_blk|read_mux_1|Mux9~6_combout\ & 
-- (\reg_blk|register_20|data_out\(22))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\reg_blk|read_mux_1|Mux9~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_20|data_out\(22),
	datab => \reg_blk|register_28|data_out\(22),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datad => \reg_blk|read_mux_1|Mux9~6_combout\,
	combout => \reg_blk|read_mux_1|Mux9~7_combout\);

-- Location: LCFF_X20_Y4_N29
\reg_blk|register_26|data_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[22]~22_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_26|data_out\(22));

-- Location: LCFF_X22_Y7_N9
\reg_blk|register_18|data_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[22]~22_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_18|data_out\(22));

-- Location: LCCOMB_X22_Y7_N8
\reg_blk|read_mux_1|Mux9~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux9~4_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\reg_blk|register_22|data_out\(22)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\reg_blk|register_18|data_out\(22) & !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_22|data_out\(22),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datac => \reg_blk|register_18|data_out\(22),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	combout => \reg_blk|read_mux_1|Mux9~4_combout\);

-- Location: LCCOMB_X24_Y9_N10
\reg_blk|read_mux_1|Mux9~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux9~5_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\reg_blk|read_mux_1|Mux9~4_combout\ & (\reg_blk|register_30|data_out\(22))) # (!\reg_blk|read_mux_1|Mux9~4_combout\ & 
-- ((\reg_blk|register_26|data_out\(22)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (((\reg_blk|read_mux_1|Mux9~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_30|data_out\(22),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datac => \reg_blk|register_26|data_out\(22),
	datad => \reg_blk|read_mux_1|Mux9~4_combout\,
	combout => \reg_blk|read_mux_1|Mux9~5_combout\);

-- Location: LCCOMB_X24_Y9_N12
\reg_blk|read_mux_1|Mux9~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux9~8_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\reg_blk|read_mux_1|Mux9~5_combout\))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (\reg_blk|read_mux_1|Mux9~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datac => \reg_blk|read_mux_1|Mux9~7_combout\,
	datad => \reg_blk|read_mux_1|Mux9~5_combout\,
	combout => \reg_blk|read_mux_1|Mux9~8_combout\);

-- Location: LCCOMB_X24_Y9_N22
\reg_blk|read_mux_1|Mux9~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux9~11_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|read_mux_1|Mux9~8_combout\ & ((\reg_blk|read_mux_1|Mux9~10_combout\))) # (!\reg_blk|read_mux_1|Mux9~8_combout\ & 
-- (\reg_blk|read_mux_1|Mux9~3_combout\)))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (((\reg_blk|read_mux_1|Mux9~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datab => \reg_blk|read_mux_1|Mux9~3_combout\,
	datac => \reg_blk|read_mux_1|Mux9~10_combout\,
	datad => \reg_blk|read_mux_1|Mux9~8_combout\,
	combout => \reg_blk|read_mux_1|Mux9~11_combout\);

-- Location: LCFF_X19_Y12_N21
\reg_blk|register_7|data_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[22]~22_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_7|data_out\(22));

-- Location: LCFF_X19_Y8_N23
\reg_blk|register_4|data_out[22]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[22]~22_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_4|data_out\(22));

-- Location: LCCOMB_X19_Y8_N22
\reg_blk|read_mux_1|Mux9~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux9~12_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\reg_blk|register_6|data_out\(22)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\reg_blk|register_4|data_out\(22) & !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_6|data_out\(22),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datac => \reg_blk|register_4|data_out\(22),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	combout => \reg_blk|read_mux_1|Mux9~12_combout\);

-- Location: LCCOMB_X19_Y8_N8
\reg_blk|read_mux_1|Mux9~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux9~13_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|read_mux_1|Mux9~12_combout\ & (\reg_blk|register_7|data_out\(22))) # (!\reg_blk|read_mux_1|Mux9~12_combout\ & 
-- ((\reg_blk|register_5|data_out\(22)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (((\reg_blk|read_mux_1|Mux9~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datab => \reg_blk|register_7|data_out\(22),
	datac => \reg_blk|register_5|data_out\(22),
	datad => \reg_blk|read_mux_1|Mux9~12_combout\,
	combout => \reg_blk|read_mux_1|Mux9~13_combout\);

-- Location: LCCOMB_X18_Y8_N28
\reg_blk|read_mux_1|Mux9~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux9~14_combout\ = (\reg_blk|read_mux_1|Mux7~4_combout\ & (((\reg_blk|read_mux_1|Mux9~13_combout\) # (!\reg_blk|read_mux_1|Mux7~3_combout\)))) # (!\reg_blk|read_mux_1|Mux7~4_combout\ & (\reg_blk|register_1|data_out\(22) & 
-- ((\reg_blk|read_mux_1|Mux7~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_1|data_out\(22),
	datab => \reg_blk|read_mux_1|Mux7~4_combout\,
	datac => \reg_blk|read_mux_1|Mux9~13_combout\,
	datad => \reg_blk|read_mux_1|Mux7~3_combout\,
	combout => \reg_blk|read_mux_1|Mux9~14_combout\);

-- Location: LCCOMB_X21_Y8_N8
\reg_blk|read_mux_1|Mux9~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux9~15_combout\ = (\reg_blk|read_mux_1|Mux7~2_combout\ & ((\reg_blk|read_mux_1|Mux9~14_combout\ & ((\reg_blk|register_3|data_out\(22)))) # (!\reg_blk|read_mux_1|Mux9~14_combout\ & (\reg_blk|register_2|data_out\(22))))) # 
-- (!\reg_blk|read_mux_1|Mux7~2_combout\ & (((\reg_blk|read_mux_1|Mux9~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux7~2_combout\,
	datab => \reg_blk|register_2|data_out\(22),
	datac => \reg_blk|register_3|data_out\(22),
	datad => \reg_blk|read_mux_1|Mux9~14_combout\,
	combout => \reg_blk|read_mux_1|Mux9~15_combout\);

-- Location: LCCOMB_X22_Y7_N4
\reg_blk|read_mux_1|Mux9~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux9~16_combout\ = (\reg_blk|read_mux_1|Mux7~0_combout\ & (\reg_blk|read_mux_1|Mux7~1_combout\)) # (!\reg_blk|read_mux_1|Mux7~0_combout\ & ((\reg_blk|read_mux_1|Mux7~1_combout\ & (\reg_blk|read_mux_1|Mux9~11_combout\)) # 
-- (!\reg_blk|read_mux_1|Mux7~1_combout\ & ((\reg_blk|read_mux_1|Mux9~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux7~0_combout\,
	datab => \reg_blk|read_mux_1|Mux7~1_combout\,
	datac => \reg_blk|read_mux_1|Mux9~11_combout\,
	datad => \reg_blk|read_mux_1|Mux9~15_combout\,
	combout => \reg_blk|read_mux_1|Mux9~16_combout\);

-- Location: LCCOMB_X22_Y7_N22
\reg_blk|read_mux_1|Mux9~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux9~19_combout\ = (\reg_blk|read_mux_1|Mux9~16_combout\ & (((\reg_blk|read_mux_1|Mux9~18_combout\) # (!\reg_blk|read_mux_1|Mux7~0_combout\)))) # (!\reg_blk|read_mux_1|Mux9~16_combout\ & (\reg_blk|read_mux_1|Mux9~1_combout\ & 
-- ((\reg_blk|read_mux_1|Mux7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux9~1_combout\,
	datab => \reg_blk|read_mux_1|Mux9~18_combout\,
	datac => \reg_blk|read_mux_1|Mux9~16_combout\,
	datad => \reg_blk|read_mux_1|Mux7~0_combout\,
	combout => \reg_blk|read_mux_1|Mux9~19_combout\);

-- Location: LCCOMB_X18_Y4_N2
\alu|addsub_unit|addder|bit_22|or_1|output~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|addsub_unit|addder|bit_22|or_1|output~0_combout\ = (\reg_blk|read_mux_1|Mux9~19_combout\ & ((\alu|addsub_unit|addder|bit_21|or_1|output~0_combout\) # (\alu_source_mux|output[22]~73_combout\ $ (\controller|ctrl_alu_op[2]~5_combout\)))) # 
-- (!\reg_blk|read_mux_1|Mux9~19_combout\ & (\alu|addsub_unit|addder|bit_21|or_1|output~0_combout\ & (\alu_source_mux|output[22]~73_combout\ $ (\controller|ctrl_alu_op[2]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_source_mux|output[22]~73_combout\,
	datab => \controller|ctrl_alu_op[2]~5_combout\,
	datac => \reg_blk|read_mux_1|Mux9~19_combout\,
	datad => \alu|addsub_unit|addder|bit_21|or_1|output~0_combout\,
	combout => \alu|addsub_unit|addder|bit_22|or_1|output~0_combout\);

-- Location: LCCOMB_X22_Y4_N18
\alu|func_mux_unit|Mux8~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux8~4_combout\ = (\controller|ctrl_alu_op[0]~2_combout\ & (\alu|func_mux_unit|Mux8~3_combout\ $ (((!\controller|ctrl_alu_op[1]~4_combout\ & \alu|addsub_unit|addder|bit_22|or_1|output~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ctrl_alu_op[1]~4_combout\,
	datab => \controller|ctrl_alu_op[0]~2_combout\,
	datac => \alu|func_mux_unit|Mux8~3_combout\,
	datad => \alu|addsub_unit|addder|bit_22|or_1|output~0_combout\,
	combout => \alu|func_mux_unit|Mux8~4_combout\);

-- Location: LCCOMB_X22_Y4_N2
\alu|func_mux_unit|Mux8~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux8~2_combout\ = (\alu|func_mux_unit|Mux8~4_combout\) # ((\alu|func_mux_unit|Mux6~2_combout\ & ((\reg_blk|read_mux_1|Mux8~19_combout\) # (\alu_source_mux|output[23]~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux8~19_combout\,
	datab => \alu|func_mux_unit|Mux6~2_combout\,
	datac => \alu_source_mux|output[23]~72_combout\,
	datad => \alu|func_mux_unit|Mux8~4_combout\,
	combout => \alu|func_mux_unit|Mux8~2_combout\);

-- Location: LCCOMB_X22_Y4_N26
\regblk_data_in_mux|output[23]~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \regblk_data_in_mux|output[23]~23_combout\ = (\controller|Equal6~2_combout\ & ((\data_cache|block_1|altsyncram_component|auto_generated|q_a\(23)))) # (!\controller|Equal6~2_combout\ & (\alu|func_mux_unit|Mux8~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|Equal6~2_combout\,
	datab => \alu|func_mux_unit|Mux8~2_combout\,
	datad => \data_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	combout => \regblk_data_in_mux|output[23]~23_combout\);

-- Location: LCCOMB_X17_Y5_N26
\reg_blk|register_15|data_out[23]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_15|data_out[23]~feeder_combout\ = \regblk_data_in_mux|output[23]~23_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[23]~23_combout\,
	combout => \reg_blk|register_15|data_out[23]~feeder_combout\);

-- Location: LCFF_X17_Y5_N27
\reg_blk|register_15|data_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_15|data_out[23]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_15|data_out\(23));

-- Location: LCFF_X17_Y5_N13
\reg_blk|register_14|data_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[23]~23_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_14|data_out\(23));

-- Location: LCCOMB_X17_Y5_N12
\reg_blk|read_mux_1|Mux8~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux8~18_combout\ = (\reg_blk|read_mux_1|Mux8~17_combout\ & ((\reg_blk|register_15|data_out\(23)) # ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22))))) # (!\reg_blk|read_mux_1|Mux8~17_combout\ & 
-- (((\reg_blk|register_14|data_out\(23) & \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux8~17_combout\,
	datab => \reg_blk|register_15|data_out\(23),
	datac => \reg_blk|register_14|data_out\(23),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	combout => \reg_blk|read_mux_1|Mux8~18_combout\);

-- Location: LCCOMB_X10_Y3_N28
\reg_blk|read_mux_1|Mux8~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux8~7_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (\reg_blk|register_23|data_out\(23))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\reg_blk|register_19|data_out\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datac => \reg_blk|register_23|data_out\(23),
	datad => \reg_blk|register_19|data_out\(23),
	combout => \reg_blk|read_mux_1|Mux8~7_combout\);

-- Location: LCCOMB_X10_Y3_N30
\reg_blk|read_mux_1|Mux8~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux8~8_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\reg_blk|read_mux_1|Mux8~7_combout\ & (\reg_blk|register_31|data_out\(23))) # (!\reg_blk|read_mux_1|Mux8~7_combout\ & 
-- ((\reg_blk|register_27|data_out\(23)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (((\reg_blk|read_mux_1|Mux8~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datab => \reg_blk|register_31|data_out\(23),
	datac => \reg_blk|register_27|data_out\(23),
	datad => \reg_blk|read_mux_1|Mux8~7_combout\,
	combout => \reg_blk|read_mux_1|Mux8~8_combout\);

-- Location: LCCOMB_X21_Y12_N24
\reg_blk|read_mux_1|Mux8~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux8~0_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (\reg_blk|register_22|data_out\(23))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\reg_blk|register_18|data_out\(23))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datab => \reg_blk|register_22|data_out\(23),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datad => \reg_blk|register_18|data_out\(23),
	combout => \reg_blk|read_mux_1|Mux8~0_combout\);

-- Location: LCCOMB_X21_Y12_N26
\reg_blk|read_mux_1|Mux8~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux8~1_combout\ = (\reg_blk|read_mux_1|Mux8~0_combout\ & ((\reg_blk|register_30|data_out\(23)) # ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24))))) # (!\reg_blk|read_mux_1|Mux8~0_combout\ & 
-- (((\reg_blk|register_26|data_out\(23) & \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_30|data_out\(23),
	datab => \reg_blk|register_26|data_out\(23),
	datac => \reg_blk|read_mux_1|Mux8~0_combout\,
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	combout => \reg_blk|read_mux_1|Mux8~1_combout\);

-- Location: LCFF_X24_Y8_N17
\reg_blk|register_28|data_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[23]~23_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_28|data_out\(23));

-- Location: LCCOMB_X20_Y8_N24
\reg_blk|read_mux_1|Mux8~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux8~4_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\reg_blk|register_24|data_out\(23)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (((\reg_blk|register_16|data_out\(23) & !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_24|data_out\(23),
	datab => \reg_blk|register_16|data_out\(23),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	combout => \reg_blk|read_mux_1|Mux8~4_combout\);

-- Location: LCCOMB_X24_Y8_N16
\reg_blk|read_mux_1|Mux8~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux8~5_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\reg_blk|read_mux_1|Mux8~4_combout\ & ((\reg_blk|register_28|data_out\(23)))) # (!\reg_blk|read_mux_1|Mux8~4_combout\ & 
-- (\reg_blk|register_20|data_out\(23))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\reg_blk|read_mux_1|Mux8~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datab => \reg_blk|register_20|data_out\(23),
	datac => \reg_blk|register_28|data_out\(23),
	datad => \reg_blk|read_mux_1|Mux8~4_combout\,
	combout => \reg_blk|read_mux_1|Mux8~5_combout\);

-- Location: LCFF_X21_Y3_N23
\reg_blk|register_21|data_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[23]~23_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_21|data_out\(23));

-- Location: LCCOMB_X21_Y3_N0
\reg_blk|read_mux_1|Mux8~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux8~2_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23)) # ((\reg_blk|register_25|data_out\(23))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\reg_blk|register_17|data_out\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datac => \reg_blk|register_25|data_out\(23),
	datad => \reg_blk|register_17|data_out\(23),
	combout => \reg_blk|read_mux_1|Mux8~2_combout\);

-- Location: LCCOMB_X21_Y3_N22
\reg_blk|read_mux_1|Mux8~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux8~3_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\reg_blk|read_mux_1|Mux8~2_combout\ & (\reg_blk|register_29|data_out\(23))) # (!\reg_blk|read_mux_1|Mux8~2_combout\ & 
-- ((\reg_blk|register_21|data_out\(23)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\reg_blk|read_mux_1|Mux8~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_29|data_out\(23),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datac => \reg_blk|register_21|data_out\(23),
	datad => \reg_blk|read_mux_1|Mux8~2_combout\,
	combout => \reg_blk|read_mux_1|Mux8~3_combout\);

-- Location: LCCOMB_X21_Y3_N30
\reg_blk|read_mux_1|Mux8~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux8~6_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|read_mux_1|Mux8~3_combout\))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (\reg_blk|read_mux_1|Mux8~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datac => \reg_blk|read_mux_1|Mux8~5_combout\,
	datad => \reg_blk|read_mux_1|Mux8~3_combout\,
	combout => \reg_blk|read_mux_1|Mux8~6_combout\);

-- Location: LCCOMB_X21_Y3_N8
\reg_blk|read_mux_1|Mux8~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux8~9_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\reg_blk|read_mux_1|Mux8~6_combout\ & (\reg_blk|read_mux_1|Mux8~8_combout\)) # (!\reg_blk|read_mux_1|Mux8~6_combout\ & 
-- ((\reg_blk|read_mux_1|Mux8~1_combout\))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\reg_blk|read_mux_1|Mux8~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datab => \reg_blk|read_mux_1|Mux8~8_combout\,
	datac => \reg_blk|read_mux_1|Mux8~1_combout\,
	datad => \reg_blk|read_mux_1|Mux8~6_combout\,
	combout => \reg_blk|read_mux_1|Mux8~9_combout\);

-- Location: LCCOMB_X22_Y4_N10
\reg_blk|read_mux_1|Mux8~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux8~10_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\reg_blk|register_10|data_out\(23)) # (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (\reg_blk|register_8|data_out\(23) & ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_8|data_out\(23),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datac => \reg_blk|register_10|data_out\(23),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	combout => \reg_blk|read_mux_1|Mux8~10_combout\);

-- Location: LCCOMB_X25_Y4_N2
\reg_blk|read_mux_1|Mux8~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux8~11_combout\ = (\reg_blk|read_mux_1|Mux8~10_combout\ & (((\reg_blk|register_11|data_out\(23)) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21))))) # (!\reg_blk|read_mux_1|Mux8~10_combout\ & 
-- (\reg_blk|register_9|data_out\(23) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_9|data_out\(23),
	datab => \reg_blk|register_11|data_out\(23),
	datac => \reg_blk|read_mux_1|Mux8~10_combout\,
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	combout => \reg_blk|read_mux_1|Mux8~11_combout\);

-- Location: LCFF_X18_Y8_N7
\reg_blk|register_3|data_out[23]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[23]~23_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_3|data_out\(23));

-- Location: LCCOMB_X14_Y5_N14
\reg_blk|read_mux_1|Mux8~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux8~12_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22)) # (\reg_blk|register_5|data_out\(23))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (\reg_blk|register_4|data_out\(23) & (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_4|data_out\(23),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datad => \reg_blk|register_5|data_out\(23),
	combout => \reg_blk|read_mux_1|Mux8~12_combout\);

-- Location: LCCOMB_X15_Y5_N26
\reg_blk|read_mux_1|Mux8~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux8~13_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\reg_blk|read_mux_1|Mux8~12_combout\ & ((\reg_blk|register_7|data_out\(23)))) # (!\reg_blk|read_mux_1|Mux8~12_combout\ & 
-- (\reg_blk|register_6|data_out\(23))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\reg_blk|read_mux_1|Mux8~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datab => \reg_blk|register_6|data_out\(23),
	datac => \reg_blk|register_7|data_out\(23),
	datad => \reg_blk|read_mux_1|Mux8~12_combout\,
	combout => \reg_blk|read_mux_1|Mux8~13_combout\);

-- Location: LCCOMB_X18_Y8_N18
\reg_blk|read_mux_1|Mux8~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux8~14_combout\ = (\reg_blk|read_mux_1|Mux7~4_combout\ & (((\reg_blk|read_mux_1|Mux8~13_combout\) # (!\reg_blk|read_mux_1|Mux7~3_combout\)))) # (!\reg_blk|read_mux_1|Mux7~4_combout\ & (\reg_blk|register_1|data_out\(23) & 
-- ((\reg_blk|read_mux_1|Mux7~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_1|data_out\(23),
	datab => \reg_blk|read_mux_1|Mux7~4_combout\,
	datac => \reg_blk|read_mux_1|Mux8~13_combout\,
	datad => \reg_blk|read_mux_1|Mux7~3_combout\,
	combout => \reg_blk|read_mux_1|Mux8~14_combout\);

-- Location: LCCOMB_X18_Y8_N6
\reg_blk|read_mux_1|Mux8~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux8~15_combout\ = (\reg_blk|read_mux_1|Mux7~2_combout\ & ((\reg_blk|read_mux_1|Mux8~14_combout\ & ((\reg_blk|register_3|data_out\(23)))) # (!\reg_blk|read_mux_1|Mux8~14_combout\ & (\reg_blk|register_2|data_out\(23))))) # 
-- (!\reg_blk|read_mux_1|Mux7~2_combout\ & (((\reg_blk|read_mux_1|Mux8~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_2|data_out\(23),
	datab => \reg_blk|read_mux_1|Mux7~2_combout\,
	datac => \reg_blk|register_3|data_out\(23),
	datad => \reg_blk|read_mux_1|Mux8~14_combout\,
	combout => \reg_blk|read_mux_1|Mux8~15_combout\);

-- Location: LCCOMB_X21_Y3_N18
\reg_blk|read_mux_1|Mux8~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux8~16_combout\ = (\reg_blk|read_mux_1|Mux7~0_combout\ & ((\reg_blk|read_mux_1|Mux7~1_combout\) # ((\reg_blk|read_mux_1|Mux8~11_combout\)))) # (!\reg_blk|read_mux_1|Mux7~0_combout\ & (!\reg_blk|read_mux_1|Mux7~1_combout\ & 
-- ((\reg_blk|read_mux_1|Mux8~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux7~0_combout\,
	datab => \reg_blk|read_mux_1|Mux7~1_combout\,
	datac => \reg_blk|read_mux_1|Mux8~11_combout\,
	datad => \reg_blk|read_mux_1|Mux8~15_combout\,
	combout => \reg_blk|read_mux_1|Mux8~16_combout\);

-- Location: LCCOMB_X21_Y3_N4
\reg_blk|read_mux_1|Mux8~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux8~19_combout\ = (\reg_blk|read_mux_1|Mux7~1_combout\ & ((\reg_blk|read_mux_1|Mux8~16_combout\ & (\reg_blk|read_mux_1|Mux8~18_combout\)) # (!\reg_blk|read_mux_1|Mux8~16_combout\ & ((\reg_blk|read_mux_1|Mux8~9_combout\))))) # 
-- (!\reg_blk|read_mux_1|Mux7~1_combout\ & (((\reg_blk|read_mux_1|Mux8~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux7~1_combout\,
	datab => \reg_blk|read_mux_1|Mux8~18_combout\,
	datac => \reg_blk|read_mux_1|Mux8~9_combout\,
	datad => \reg_blk|read_mux_1|Mux8~16_combout\,
	combout => \reg_blk|read_mux_1|Mux8~19_combout\);

-- Location: LCCOMB_X18_Y4_N12
\alu|addsub_unit|addder|bit_23|or_1|output~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|addsub_unit|addder|bit_23|or_1|output~0_combout\ = (\reg_blk|read_mux_1|Mux8~19_combout\ & ((\alu|addsub_unit|addder|bit_22|or_1|output~0_combout\) # (\alu_source_mux|output[23]~72_combout\ $ (\controller|ctrl_alu_op[2]~5_combout\)))) # 
-- (!\reg_blk|read_mux_1|Mux8~19_combout\ & (\alu|addsub_unit|addder|bit_22|or_1|output~0_combout\ & (\alu_source_mux|output[23]~72_combout\ $ (\controller|ctrl_alu_op[2]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_source_mux|output[23]~72_combout\,
	datab => \controller|ctrl_alu_op[2]~5_combout\,
	datac => \reg_blk|read_mux_1|Mux8~19_combout\,
	datad => \alu|addsub_unit|addder|bit_22|or_1|output~0_combout\,
	combout => \alu|addsub_unit|addder|bit_23|or_1|output~0_combout\);

-- Location: LCCOMB_X18_Y4_N20
\alu|func_mux_unit|Mux7~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux7~4_combout\ = (\controller|ctrl_alu_op[0]~2_combout\ & (\alu|func_mux_unit|Mux7~3_combout\ $ (((!\controller|ctrl_alu_op[1]~4_combout\ & \alu|addsub_unit|addder|bit_23|or_1|output~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ctrl_alu_op[0]~2_combout\,
	datab => \controller|ctrl_alu_op[1]~4_combout\,
	datac => \alu|func_mux_unit|Mux7~3_combout\,
	datad => \alu|addsub_unit|addder|bit_23|or_1|output~0_combout\,
	combout => \alu|func_mux_unit|Mux7~4_combout\);

-- Location: LCCOMB_X18_Y4_N24
\alu|func_mux_unit|Mux7~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux7~2_combout\ = (\alu|func_mux_unit|Mux7~4_combout\) # ((\alu|func_mux_unit|Mux6~2_combout\ & ((\alu_source_mux|output[24]~71_combout\) # (\reg_blk|read_mux_1|Mux7~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_source_mux|output[24]~71_combout\,
	datab => \reg_blk|read_mux_1|Mux7~24_combout\,
	datac => \alu|func_mux_unit|Mux7~4_combout\,
	datad => \alu|func_mux_unit|Mux6~2_combout\,
	combout => \alu|func_mux_unit|Mux7~2_combout\);

-- Location: LCFF_X20_Y11_N5
\reg_blk|register_10|data_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[25]~25_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_10|data_out\(25));

-- Location: LCFF_X24_Y7_N27
\reg_blk|register_9|data_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[25]~25_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_9|data_out\(25));

-- Location: LCFF_X24_Y7_N21
\reg_blk|register_8|data_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[25]~25_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_8|data_out\(25));

-- Location: LCCOMB_X24_Y7_N20
\reg_blk|read_mux_2|Mux6~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux6~0_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (\reg_blk|register_9|data_out\(25))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|register_8|data_out\(25))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datab => \reg_blk|register_9|data_out\(25),
	datac => \reg_blk|register_8|data_out\(25),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	combout => \reg_blk|read_mux_2|Mux6~0_combout\);

-- Location: LCCOMB_X20_Y11_N0
\reg_blk|read_mux_2|Mux6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux6~1_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|read_mux_2|Mux6~0_combout\ & (\reg_blk|register_11|data_out\(25))) # (!\reg_blk|read_mux_2|Mux6~0_combout\ & 
-- ((\reg_blk|register_10|data_out\(25)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (((\reg_blk|read_mux_2|Mux6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_11|data_out\(25),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datac => \reg_blk|register_10|data_out\(25),
	datad => \reg_blk|read_mux_2|Mux6~0_combout\,
	combout => \reg_blk|read_mux_2|Mux6~1_combout\);

-- Location: LCFF_X21_Y7_N9
\reg_blk|register_2|data_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[25]~25_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_2|data_out\(25));

-- Location: LCFF_X21_Y7_N19
\reg_blk|register_1|data_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[25]~25_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_1|data_out\(25));

-- Location: LCFF_X20_Y5_N27
\reg_blk|register_5|data_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[25]~25_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_5|data_out\(25));

-- Location: LCFF_X15_Y3_N5
\reg_blk|register_6|data_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[25]~25_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_6|data_out\(25));

-- Location: LCFF_X20_Y5_N13
\reg_blk|register_4|data_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[25]~25_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_4|data_out\(25));

-- Location: LCCOMB_X20_Y5_N12
\reg_blk|read_mux_2|Mux6~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux6~12_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|register_6|data_out\(25)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (((\reg_blk|register_4|data_out\(25) & !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datab => \reg_blk|register_6|data_out\(25),
	datac => \reg_blk|register_4|data_out\(25),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	combout => \reg_blk|read_mux_2|Mux6~12_combout\);

-- Location: LCCOMB_X20_Y5_N26
\reg_blk|read_mux_2|Mux6~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux6~13_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|read_mux_2|Mux6~12_combout\ & (\reg_blk|register_7|data_out\(25))) # (!\reg_blk|read_mux_2|Mux6~12_combout\ & 
-- ((\reg_blk|register_5|data_out\(25)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (((\reg_blk|read_mux_2|Mux6~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_7|data_out\(25),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datac => \reg_blk|register_5|data_out\(25),
	datad => \reg_blk|read_mux_2|Mux6~12_combout\,
	combout => \reg_blk|read_mux_2|Mux6~13_combout\);

-- Location: LCCOMB_X21_Y7_N12
\reg_blk|read_mux_2|Mux6~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux6~14_combout\ = (\reg_blk|read_mux_2|Mux8~2_combout\ & (((\reg_blk|read_mux_2|Mux6~13_combout\) # (!\reg_blk|read_mux_2|Mux8~1_combout\)))) # (!\reg_blk|read_mux_2|Mux8~2_combout\ & (\reg_blk|register_1|data_out\(25) & 
-- ((\reg_blk|read_mux_2|Mux8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux8~2_combout\,
	datab => \reg_blk|register_1|data_out\(25),
	datac => \reg_blk|read_mux_2|Mux6~13_combout\,
	datad => \reg_blk|read_mux_2|Mux8~1_combout\,
	combout => \reg_blk|read_mux_2|Mux6~14_combout\);

-- Location: LCCOMB_X21_Y7_N14
\reg_blk|read_mux_2|Mux6~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux6~15_combout\ = (\reg_blk|read_mux_2|Mux8~3_combout\ & ((\reg_blk|read_mux_2|Mux6~14_combout\ & (\reg_blk|register_3|data_out\(25))) # (!\reg_blk|read_mux_2|Mux6~14_combout\ & ((\reg_blk|register_2|data_out\(25)))))) # 
-- (!\reg_blk|read_mux_2|Mux8~3_combout\ & (((\reg_blk|read_mux_2|Mux6~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_3|data_out\(25),
	datab => \reg_blk|register_2|data_out\(25),
	datac => \reg_blk|read_mux_2|Mux8~3_combout\,
	datad => \reg_blk|read_mux_2|Mux6~14_combout\,
	combout => \reg_blk|read_mux_2|Mux6~15_combout\);

-- Location: LCCOMB_X19_Y7_N6
\reg_blk|read_mux_2|Mux6~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux6~16_combout\ = (\reg_blk|read_mux_2|Mux8~0_combout\ & ((\reg_blk|read_mux_2|Mux6~11_combout\) # ((\reg_blk|read_mux_2|Mux8~4_combout\)))) # (!\reg_blk|read_mux_2|Mux8~0_combout\ & (((\reg_blk|read_mux_2|Mux6~15_combout\ & 
-- !\reg_blk|read_mux_2|Mux8~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux6~11_combout\,
	datab => \reg_blk|read_mux_2|Mux8~0_combout\,
	datac => \reg_blk|read_mux_2|Mux6~15_combout\,
	datad => \reg_blk|read_mux_2|Mux8~4_combout\,
	combout => \reg_blk|read_mux_2|Mux6~16_combout\);

-- Location: LCCOMB_X19_Y7_N10
\reg_blk|read_mux_2|Mux6~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux6~19_combout\ = (\reg_blk|read_mux_2|Mux8~4_combout\ & ((\reg_blk|read_mux_2|Mux6~16_combout\ & (\reg_blk|read_mux_2|Mux6~18_combout\)) # (!\reg_blk|read_mux_2|Mux6~16_combout\ & ((\reg_blk|read_mux_2|Mux6~1_combout\))))) # 
-- (!\reg_blk|read_mux_2|Mux8~4_combout\ & (((\reg_blk|read_mux_2|Mux6~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux6~18_combout\,
	datab => \reg_blk|read_mux_2|Mux8~4_combout\,
	datac => \reg_blk|read_mux_2|Mux6~1_combout\,
	datad => \reg_blk|read_mux_2|Mux6~16_combout\,
	combout => \reg_blk|read_mux_2|Mux6~19_combout\);

-- Location: M4K_X23_Y7
\data_cache|block_1|altsyncram_component|auto_generated|ram_block1a24\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "dat_cache_mif.mif",
	init_file_layout => "port_a",
	logical_ram_name => "dat_cache:data_cache|dat_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_lif1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 11,
	port_b_data_width => 2,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \controller|Equal7~0_combout\,
	clk0 => \clk3~clkctrl_outclk\,
	portadatain => \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\);

-- Location: LCCOMB_X18_Y7_N12
\regblk_data_in_mux|output[24]~24\ : cycloneii_lcell_comb
-- Equation(s):
-- \regblk_data_in_mux|output[24]~24_combout\ = (\controller|Equal6~2_combout\ & ((\data_cache|block_1|altsyncram_component|auto_generated|q_a\(24)))) # (!\controller|Equal6~2_combout\ & (\alu|func_mux_unit|Mux7~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controller|Equal6~2_combout\,
	datac => \alu|func_mux_unit|Mux7~2_combout\,
	datad => \data_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	combout => \regblk_data_in_mux|output[24]~24_combout\);

-- Location: LCCOMB_X26_Y7_N18
\reg_blk|register_26|data_out[24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_26|data_out[24]~feeder_combout\ = \regblk_data_in_mux|output[24]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[24]~24_combout\,
	combout => \reg_blk|register_26|data_out[24]~feeder_combout\);

-- Location: LCFF_X26_Y7_N19
\reg_blk|register_26|data_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_26|data_out[24]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_26|data_out\(24));

-- Location: LCFF_X22_Y7_N25
\reg_blk|register_22|data_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[24]~24_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_22|data_out\(24));

-- Location: LCCOMB_X22_Y7_N24
\reg_blk|read_mux_2|Mux7~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux7~0_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\reg_blk|register_22|data_out\(24)) # (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (\reg_blk|register_18|data_out\(24) & ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datab => \reg_blk|register_18|data_out\(24),
	datac => \reg_blk|register_22|data_out\(24),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	combout => \reg_blk|read_mux_2|Mux7~0_combout\);

-- Location: LCCOMB_X26_Y7_N22
\reg_blk|read_mux_2|Mux7~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux7~1_combout\ = (\reg_blk|read_mux_2|Mux7~0_combout\ & ((\reg_blk|register_30|data_out\(24)) # ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19))))) # (!\reg_blk|read_mux_2|Mux7~0_combout\ & 
-- (((\reg_blk|register_26|data_out\(24) & \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_30|data_out\(24),
	datab => \reg_blk|register_26|data_out\(24),
	datac => \reg_blk|read_mux_2|Mux7~0_combout\,
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	combout => \reg_blk|read_mux_2|Mux7~1_combout\);

-- Location: LCCOMB_X22_Y6_N2
\reg_blk|register_31|data_out[24]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_31|data_out[24]~feeder_combout\ = \regblk_data_in_mux|output[24]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[24]~24_combout\,
	combout => \reg_blk|register_31|data_out[24]~feeder_combout\);

-- Location: LCFF_X22_Y6_N3
\reg_blk|register_31|data_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_31|data_out[24]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_31|data_out\(24));

-- Location: LCCOMB_X14_Y7_N8
\reg_blk|read_mux_2|Mux7~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux7~7_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|register_23|data_out\(24)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (\reg_blk|register_19|data_out\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datac => \reg_blk|register_19|data_out\(24),
	datad => \reg_blk|register_23|data_out\(24),
	combout => \reg_blk|read_mux_2|Mux7~7_combout\);

-- Location: LCCOMB_X22_Y6_N16
\reg_blk|read_mux_2|Mux7~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux7~8_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\reg_blk|read_mux_2|Mux7~7_combout\ & (\reg_blk|register_31|data_out\(24))) # (!\reg_blk|read_mux_2|Mux7~7_combout\ & 
-- ((\reg_blk|register_27|data_out\(24)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (((\reg_blk|read_mux_2|Mux7~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datab => \reg_blk|register_31|data_out\(24),
	datac => \reg_blk|read_mux_2|Mux7~7_combout\,
	datad => \reg_blk|register_27|data_out\(24),
	combout => \reg_blk|read_mux_2|Mux7~8_combout\);

-- Location: LCFF_X19_Y3_N21
\reg_blk|register_20|data_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[24]~24_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_20|data_out\(24));

-- Location: LCFF_X21_Y10_N15
\reg_blk|register_16|data_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[24]~24_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_16|data_out\(24));

-- Location: LCCOMB_X21_Y10_N14
\reg_blk|read_mux_2|Mux7~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux7~4_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (\reg_blk|register_24|data_out\(24))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\reg_blk|register_16|data_out\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_24|data_out\(24),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datac => \reg_blk|register_16|data_out\(24),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	combout => \reg_blk|read_mux_2|Mux7~4_combout\);

-- Location: LCCOMB_X19_Y3_N20
\reg_blk|read_mux_2|Mux7~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux7~5_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|read_mux_2|Mux7~4_combout\ & (\reg_blk|register_28|data_out\(24))) # (!\reg_blk|read_mux_2|Mux7~4_combout\ & 
-- ((\reg_blk|register_20|data_out\(24)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\reg_blk|read_mux_2|Mux7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datab => \reg_blk|register_28|data_out\(24),
	datac => \reg_blk|register_20|data_out\(24),
	datad => \reg_blk|read_mux_2|Mux7~4_combout\,
	combout => \reg_blk|read_mux_2|Mux7~5_combout\);

-- Location: LCFF_X21_Y3_N15
\reg_blk|register_21|data_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[24]~24_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_21|data_out\(24));

-- Location: LCFF_X21_Y10_N9
\reg_blk|register_17|data_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[24]~24_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_17|data_out\(24));

-- Location: LCFF_X21_Y3_N29
\reg_blk|register_25|data_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[24]~24_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_25|data_out\(24));

-- Location: LCCOMB_X21_Y10_N8
\reg_blk|read_mux_2|Mux7~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux7~2_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\reg_blk|register_25|data_out\(24)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (\reg_blk|register_17|data_out\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datac => \reg_blk|register_17|data_out\(24),
	datad => \reg_blk|register_25|data_out\(24),
	combout => \reg_blk|read_mux_2|Mux7~2_combout\);

-- Location: LCCOMB_X17_Y1_N26
\reg_blk|read_mux_2|Mux7~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux7~3_combout\ = (\reg_blk|read_mux_2|Mux7~2_combout\ & ((\reg_blk|register_29|data_out\(24)) # ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18))))) # (!\reg_blk|read_mux_2|Mux7~2_combout\ & 
-- (((\reg_blk|register_21|data_out\(24) & \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_29|data_out\(24),
	datab => \reg_blk|register_21|data_out\(24),
	datac => \reg_blk|read_mux_2|Mux7~2_combout\,
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	combout => \reg_blk|read_mux_2|Mux7~3_combout\);

-- Location: LCCOMB_X15_Y1_N18
\reg_blk|read_mux_2|Mux7~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux7~6_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17)) # ((\reg_blk|read_mux_2|Mux7~3_combout\)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (\reg_blk|read_mux_2|Mux7~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datac => \reg_blk|read_mux_2|Mux7~5_combout\,
	datad => \reg_blk|read_mux_2|Mux7~3_combout\,
	combout => \reg_blk|read_mux_2|Mux7~6_combout\);

-- Location: LCCOMB_X14_Y1_N18
\reg_blk|read_mux_2|Mux7~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux7~9_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|read_mux_2|Mux7~6_combout\ & ((\reg_blk|read_mux_2|Mux7~8_combout\))) # (!\reg_blk|read_mux_2|Mux7~6_combout\ & 
-- (\reg_blk|read_mux_2|Mux7~1_combout\)))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (((\reg_blk|read_mux_2|Mux7~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datab => \reg_blk|read_mux_2|Mux7~1_combout\,
	datac => \reg_blk|read_mux_2|Mux7~8_combout\,
	datad => \reg_blk|read_mux_2|Mux7~6_combout\,
	combout => \reg_blk|read_mux_2|Mux7~9_combout\);

-- Location: LCCOMB_X20_Y7_N26
\reg_blk|read_mux_2|Mux7~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux7~10_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16)) # ((\reg_blk|register_10|data_out\(24))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (\reg_blk|register_8|data_out\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datac => \reg_blk|register_8|data_out\(24),
	datad => \reg_blk|register_10|data_out\(24),
	combout => \reg_blk|read_mux_2|Mux7~10_combout\);

-- Location: LCCOMB_X20_Y7_N0
\reg_blk|read_mux_2|Mux7~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux7~11_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|read_mux_2|Mux7~10_combout\ & (\reg_blk|register_11|data_out\(24))) # (!\reg_blk|read_mux_2|Mux7~10_combout\ & 
-- ((\reg_blk|register_9|data_out\(24)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (((\reg_blk|read_mux_2|Mux7~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_11|data_out\(24),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datac => \reg_blk|register_9|data_out\(24),
	datad => \reg_blk|read_mux_2|Mux7~10_combout\,
	combout => \reg_blk|read_mux_2|Mux7~11_combout\);

-- Location: LCFF_X10_Y7_N29
\reg_blk|register_4|data_out[24]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[24]~24_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_4|data_out\(24));

-- Location: LCCOMB_X10_Y7_N28
\reg_blk|read_mux_2|Mux7~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux7~12_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (\reg_blk|register_5|data_out\(24))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|register_4|data_out\(24))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datab => \reg_blk|register_5|data_out\(24),
	datac => \reg_blk|register_4|data_out\(24),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	combout => \reg_blk|read_mux_2|Mux7~12_combout\);

-- Location: LCCOMB_X14_Y5_N24
\reg_blk|read_mux_2|Mux7~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux7~13_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|read_mux_2|Mux7~12_combout\ & (\reg_blk|register_7|data_out\(24))) # (!\reg_blk|read_mux_2|Mux7~12_combout\ & 
-- ((\reg_blk|register_6|data_out\(24)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (((\reg_blk|read_mux_2|Mux7~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_7|data_out\(24),
	datab => \reg_blk|register_6|data_out\(24),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datad => \reg_blk|read_mux_2|Mux7~12_combout\,
	combout => \reg_blk|read_mux_2|Mux7~13_combout\);

-- Location: LCCOMB_X19_Y5_N22
\reg_blk|read_mux_2|Mux7~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux7~14_combout\ = (\reg_blk|read_mux_2|Mux8~2_combout\ & (((\reg_blk|read_mux_2|Mux7~13_combout\)) # (!\reg_blk|read_mux_2|Mux8~1_combout\))) # (!\reg_blk|read_mux_2|Mux8~2_combout\ & (\reg_blk|read_mux_2|Mux8~1_combout\ & 
-- (\reg_blk|register_1|data_out\(24))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux8~2_combout\,
	datab => \reg_blk|read_mux_2|Mux8~1_combout\,
	datac => \reg_blk|register_1|data_out\(24),
	datad => \reg_blk|read_mux_2|Mux7~13_combout\,
	combout => \reg_blk|read_mux_2|Mux7~14_combout\);

-- Location: LCCOMB_X18_Y8_N30
\reg_blk|read_mux_2|Mux7~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux7~15_combout\ = (\reg_blk|read_mux_2|Mux8~3_combout\ & ((\reg_blk|read_mux_2|Mux7~14_combout\ & (\reg_blk|register_3|data_out\(24))) # (!\reg_blk|read_mux_2|Mux7~14_combout\ & ((\reg_blk|register_2|data_out\(24)))))) # 
-- (!\reg_blk|read_mux_2|Mux8~3_combout\ & (((\reg_blk|read_mux_2|Mux7~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_3|data_out\(24),
	datab => \reg_blk|read_mux_2|Mux8~3_combout\,
	datac => \reg_blk|register_2|data_out\(24),
	datad => \reg_blk|read_mux_2|Mux7~14_combout\,
	combout => \reg_blk|read_mux_2|Mux7~15_combout\);

-- Location: LCCOMB_X14_Y1_N12
\reg_blk|read_mux_2|Mux7~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux7~16_combout\ = (\reg_blk|read_mux_2|Mux8~4_combout\ & ((\reg_blk|read_mux_2|Mux8~0_combout\) # ((\reg_blk|read_mux_2|Mux7~11_combout\)))) # (!\reg_blk|read_mux_2|Mux8~4_combout\ & (!\reg_blk|read_mux_2|Mux8~0_combout\ & 
-- ((\reg_blk|read_mux_2|Mux7~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux8~4_combout\,
	datab => \reg_blk|read_mux_2|Mux8~0_combout\,
	datac => \reg_blk|read_mux_2|Mux7~11_combout\,
	datad => \reg_blk|read_mux_2|Mux7~15_combout\,
	combout => \reg_blk|read_mux_2|Mux7~16_combout\);

-- Location: LCCOMB_X14_Y1_N22
\reg_blk|read_mux_2|Mux7~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux7~19_combout\ = (\reg_blk|read_mux_2|Mux8~0_combout\ & ((\reg_blk|read_mux_2|Mux7~16_combout\ & (\reg_blk|read_mux_2|Mux7~18_combout\)) # (!\reg_blk|read_mux_2|Mux7~16_combout\ & ((\reg_blk|read_mux_2|Mux7~9_combout\))))) # 
-- (!\reg_blk|read_mux_2|Mux8~0_combout\ & (((\reg_blk|read_mux_2|Mux7~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux7~18_combout\,
	datab => \reg_blk|read_mux_2|Mux7~9_combout\,
	datac => \reg_blk|read_mux_2|Mux8~0_combout\,
	datad => \reg_blk|read_mux_2|Mux7~16_combout\,
	combout => \reg_blk|read_mux_2|Mux7~19_combout\);

-- Location: LCCOMB_X19_Y7_N14
\regblk_data_in_mux|output[25]~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \regblk_data_in_mux|output[25]~25_combout\ = (\controller|Equal6~2_combout\ & ((\data_cache|block_1|altsyncram_component|auto_generated|q_a\(25)))) # (!\controller|Equal6~2_combout\ & (\alu|func_mux_unit|Mux6~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|func_mux_unit|Mux6~4_combout\,
	datab => \controller|Equal6~2_combout\,
	datad => \data_cache|block_1|altsyncram_component|auto_generated|q_a\(25),
	combout => \regblk_data_in_mux|output[25]~25_combout\);

-- Location: LCFF_X19_Y7_N15
\reg_blk|register_15|data_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \regblk_data_in_mux|output[25]~25_combout\,
	ena => \reg_blk|decoder|Ram0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_15|data_out\(25));

-- Location: LCFF_X19_Y7_N9
\reg_blk|register_13|data_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[25]~25_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_13|data_out\(25));

-- Location: LCFF_X18_Y5_N23
\reg_blk|register_12|data_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[25]~25_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_12|data_out\(25));

-- Location: LCFF_X18_Y7_N19
\reg_blk|register_14|data_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[25]~25_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_14|data_out\(25));

-- Location: LCCOMB_X18_Y7_N18
\reg_blk|read_mux_1|Mux6~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux6~17_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\reg_blk|register_14|data_out\(25)) # (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (\reg_blk|register_12|data_out\(25) & ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datab => \reg_blk|register_12|data_out\(25),
	datac => \reg_blk|register_14|data_out\(25),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	combout => \reg_blk|read_mux_1|Mux6~17_combout\);

-- Location: LCCOMB_X18_Y7_N0
\reg_blk|read_mux_1|Mux6~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux6~18_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|read_mux_1|Mux6~17_combout\ & (\reg_blk|register_15|data_out\(25))) # (!\reg_blk|read_mux_1|Mux6~17_combout\ & 
-- ((\reg_blk|register_13|data_out\(25)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (((\reg_blk|read_mux_1|Mux6~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datab => \reg_blk|register_15|data_out\(25),
	datac => \reg_blk|register_13|data_out\(25),
	datad => \reg_blk|read_mux_1|Mux6~17_combout\,
	combout => \reg_blk|read_mux_1|Mux6~18_combout\);

-- Location: LCCOMB_X19_Y1_N14
\reg_blk|read_mux_1|Mux6~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux6~12_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\reg_blk|register_6|data_out\(25)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\reg_blk|register_4|data_out\(25) & !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_6|data_out\(25),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datac => \reg_blk|register_4|data_out\(25),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	combout => \reg_blk|read_mux_1|Mux6~12_combout\);

-- Location: LCCOMB_X19_Y1_N28
\reg_blk|read_mux_1|Mux6~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux6~13_combout\ = (\reg_blk|read_mux_1|Mux6~12_combout\ & ((\reg_blk|register_7|data_out\(25)) # ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21))))) # (!\reg_blk|read_mux_1|Mux6~12_combout\ & 
-- (((\reg_blk|register_5|data_out\(25) & \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_7|data_out\(25),
	datab => \reg_blk|register_5|data_out\(25),
	datac => \reg_blk|read_mux_1|Mux6~12_combout\,
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	combout => \reg_blk|read_mux_1|Mux6~13_combout\);

-- Location: LCCOMB_X19_Y1_N30
\reg_blk|read_mux_1|Mux6~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux6~14_combout\ = (\reg_blk|read_mux_1|Mux7~3_combout\ & ((\reg_blk|read_mux_1|Mux7~4_combout\ & ((\reg_blk|read_mux_1|Mux6~13_combout\))) # (!\reg_blk|read_mux_1|Mux7~4_combout\ & (\reg_blk|register_1|data_out\(25))))) # 
-- (!\reg_blk|read_mux_1|Mux7~3_combout\ & (((\reg_blk|read_mux_1|Mux7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux7~3_combout\,
	datab => \reg_blk|register_1|data_out\(25),
	datac => \reg_blk|read_mux_1|Mux7~4_combout\,
	datad => \reg_blk|read_mux_1|Mux6~13_combout\,
	combout => \reg_blk|read_mux_1|Mux6~14_combout\);

-- Location: LCCOMB_X19_Y1_N4
\reg_blk|read_mux_1|Mux6~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux6~15_combout\ = (\reg_blk|read_mux_1|Mux7~2_combout\ & ((\reg_blk|read_mux_1|Mux6~14_combout\ & (\reg_blk|register_3|data_out\(25))) # (!\reg_blk|read_mux_1|Mux6~14_combout\ & ((\reg_blk|register_2|data_out\(25)))))) # 
-- (!\reg_blk|read_mux_1|Mux7~2_combout\ & (((\reg_blk|read_mux_1|Mux6~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_3|data_out\(25),
	datab => \reg_blk|register_2|data_out\(25),
	datac => \reg_blk|read_mux_1|Mux7~2_combout\,
	datad => \reg_blk|read_mux_1|Mux6~14_combout\,
	combout => \reg_blk|read_mux_1|Mux6~15_combout\);

-- Location: LCCOMB_X15_Y2_N26
\reg_blk|register_29|data_out[25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_29|data_out[25]~feeder_combout\ = \regblk_data_in_mux|output[25]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[25]~25_combout\,
	combout => \reg_blk|register_29|data_out[25]~feeder_combout\);

-- Location: LCFF_X15_Y2_N27
\reg_blk|register_29|data_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_29|data_out[25]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_29|data_out\(25));

-- Location: LCFF_X18_Y2_N5
\reg_blk|register_25|data_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[25]~25_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_25|data_out\(25));

-- Location: LCCOMB_X18_Y2_N4
\reg_blk|read_mux_1|Mux6~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux6~2_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\reg_blk|register_25|data_out\(25)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (\reg_blk|register_17|data_out\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_17|data_out\(25),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datac => \reg_blk|register_25|data_out\(25),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	combout => \reg_blk|read_mux_1|Mux6~2_combout\);

-- Location: LCCOMB_X15_Y2_N4
\reg_blk|read_mux_1|Mux6~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux6~3_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\reg_blk|read_mux_1|Mux6~2_combout\ & ((\reg_blk|register_29|data_out\(25)))) # (!\reg_blk|read_mux_1|Mux6~2_combout\ & 
-- (\reg_blk|register_21|data_out\(25))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\reg_blk|read_mux_1|Mux6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_21|data_out\(25),
	datab => \reg_blk|register_29|data_out\(25),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datad => \reg_blk|read_mux_1|Mux6~2_combout\,
	combout => \reg_blk|read_mux_1|Mux6~3_combout\);

-- Location: LCCOMB_X20_Y1_N18
\reg_blk|register_31|data_out[25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_31|data_out[25]~feeder_combout\ = \regblk_data_in_mux|output[25]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[25]~25_combout\,
	combout => \reg_blk|register_31|data_out[25]~feeder_combout\);

-- Location: LCFF_X20_Y1_N19
\reg_blk|register_31|data_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_31|data_out[25]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_31|data_out\(25));

-- Location: LCFF_X20_Y3_N23
\reg_blk|register_19|data_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[25]~25_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_19|data_out\(25));

-- Location: LCFF_X20_Y3_N17
\reg_blk|register_23|data_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[25]~25_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_23|data_out\(25));

-- Location: LCCOMB_X20_Y3_N16
\reg_blk|read_mux_1|Mux6~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux6~9_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\reg_blk|register_23|data_out\(25)) # (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (\reg_blk|register_19|data_out\(25) & ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datab => \reg_blk|register_19|data_out\(25),
	datac => \reg_blk|register_23|data_out\(25),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	combout => \reg_blk|read_mux_1|Mux6~9_combout\);

-- Location: LCCOMB_X20_Y1_N26
\reg_blk|read_mux_1|Mux6~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux6~10_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\reg_blk|read_mux_1|Mux6~9_combout\ & ((\reg_blk|register_31|data_out\(25)))) # (!\reg_blk|read_mux_1|Mux6~9_combout\ & 
-- (\reg_blk|register_27|data_out\(25))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (((\reg_blk|read_mux_1|Mux6~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_27|data_out\(25),
	datab => \reg_blk|register_31|data_out\(25),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datad => \reg_blk|read_mux_1|Mux6~9_combout\,
	combout => \reg_blk|read_mux_1|Mux6~10_combout\);

-- Location: LCFF_X18_Y11_N5
\reg_blk|register_26|data_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[25]~25_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_26|data_out\(25));

-- Location: LCCOMB_X20_Y10_N12
\reg_blk|register_18|data_out[25]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_18|data_out[25]~feeder_combout\ = \regblk_data_in_mux|output[25]~25_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[25]~25_combout\,
	combout => \reg_blk|register_18|data_out[25]~feeder_combout\);

-- Location: LCFF_X20_Y10_N13
\reg_blk|register_18|data_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_18|data_out[25]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_18|data_out\(25));

-- Location: LCFF_X20_Y8_N31
\reg_blk|register_22|data_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[25]~25_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_22|data_out\(25));

-- Location: LCCOMB_X20_Y8_N30
\reg_blk|read_mux_1|Mux6~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux6~4_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\reg_blk|register_22|data_out\(25)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (\reg_blk|register_18|data_out\(25)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datab => \reg_blk|register_18|data_out\(25),
	datac => \reg_blk|register_22|data_out\(25),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	combout => \reg_blk|read_mux_1|Mux6~4_combout\);

-- Location: LCCOMB_X19_Y11_N28
\reg_blk|read_mux_1|Mux6~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux6~5_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\reg_blk|read_mux_1|Mux6~4_combout\ & (\reg_blk|register_30|data_out\(25))) # (!\reg_blk|read_mux_1|Mux6~4_combout\ & 
-- ((\reg_blk|register_26|data_out\(25)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (((\reg_blk|read_mux_1|Mux6~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_30|data_out\(25),
	datab => \reg_blk|register_26|data_out\(25),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datad => \reg_blk|read_mux_1|Mux6~4_combout\,
	combout => \reg_blk|read_mux_1|Mux6~5_combout\);

-- Location: LCFF_X19_Y3_N29
\reg_blk|register_20|data_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[25]~25_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_20|data_out\(25));

-- Location: LCFF_X19_Y3_N19
\reg_blk|register_28|data_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[25]~25_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_28|data_out\(25));

-- Location: LCFF_X18_Y3_N15
\reg_blk|register_16|data_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[25]~25_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_16|data_out\(25));

-- Location: LCFF_X18_Y3_N25
\reg_blk|register_24|data_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[25]~25_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_24|data_out\(25));

-- Location: LCCOMB_X18_Y3_N24
\reg_blk|read_mux_1|Mux6~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux6~6_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (((\reg_blk|register_24|data_out\(25)) # (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (\reg_blk|register_16|data_out\(25) & ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datab => \reg_blk|register_16|data_out\(25),
	datac => \reg_blk|register_24|data_out\(25),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	combout => \reg_blk|read_mux_1|Mux6~6_combout\);

-- Location: LCCOMB_X19_Y3_N18
\reg_blk|read_mux_1|Mux6~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux6~7_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\reg_blk|read_mux_1|Mux6~6_combout\ & ((\reg_blk|register_28|data_out\(25)))) # (!\reg_blk|read_mux_1|Mux6~6_combout\ & 
-- (\reg_blk|register_20|data_out\(25))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\reg_blk|read_mux_1|Mux6~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datab => \reg_blk|register_20|data_out\(25),
	datac => \reg_blk|register_28|data_out\(25),
	datad => \reg_blk|read_mux_1|Mux6~6_combout\,
	combout => \reg_blk|read_mux_1|Mux6~7_combout\);

-- Location: LCCOMB_X15_Y2_N2
\reg_blk|read_mux_1|Mux6~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux6~8_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (\reg_blk|read_mux_1|Mux6~5_combout\)) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\reg_blk|read_mux_1|Mux6~7_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datac => \reg_blk|read_mux_1|Mux6~5_combout\,
	datad => \reg_blk|read_mux_1|Mux6~7_combout\,
	combout => \reg_blk|read_mux_1|Mux6~8_combout\);

-- Location: LCCOMB_X15_Y2_N0
\reg_blk|read_mux_1|Mux6~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux6~11_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|read_mux_1|Mux6~8_combout\ & ((\reg_blk|read_mux_1|Mux6~10_combout\))) # (!\reg_blk|read_mux_1|Mux6~8_combout\ & 
-- (\reg_blk|read_mux_1|Mux6~3_combout\)))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (((\reg_blk|read_mux_1|Mux6~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datab => \reg_blk|read_mux_1|Mux6~3_combout\,
	datac => \reg_blk|read_mux_1|Mux6~10_combout\,
	datad => \reg_blk|read_mux_1|Mux6~8_combout\,
	combout => \reg_blk|read_mux_1|Mux6~11_combout\);

-- Location: LCCOMB_X15_Y2_N14
\reg_blk|read_mux_1|Mux6~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux6~16_combout\ = (\reg_blk|read_mux_1|Mux7~0_combout\ & (\reg_blk|read_mux_1|Mux7~1_combout\)) # (!\reg_blk|read_mux_1|Mux7~0_combout\ & ((\reg_blk|read_mux_1|Mux7~1_combout\ & ((\reg_blk|read_mux_1|Mux6~11_combout\))) # 
-- (!\reg_blk|read_mux_1|Mux7~1_combout\ & (\reg_blk|read_mux_1|Mux6~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux7~0_combout\,
	datab => \reg_blk|read_mux_1|Mux7~1_combout\,
	datac => \reg_blk|read_mux_1|Mux6~15_combout\,
	datad => \reg_blk|read_mux_1|Mux6~11_combout\,
	combout => \reg_blk|read_mux_1|Mux6~16_combout\);

-- Location: LCFF_X20_Y11_N7
\reg_blk|register_11|data_out[25]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[25]~25_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_11|data_out\(25));

-- Location: LCCOMB_X20_Y11_N6
\reg_blk|read_mux_1|Mux6~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux6~1_combout\ = (\reg_blk|read_mux_1|Mux6~0_combout\ & (((\reg_blk|register_11|data_out\(25)) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22))))) # (!\reg_blk|read_mux_1|Mux6~0_combout\ & 
-- (\reg_blk|register_10|data_out\(25) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux6~0_combout\,
	datab => \reg_blk|register_10|data_out\(25),
	datac => \reg_blk|register_11|data_out\(25),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	combout => \reg_blk|read_mux_1|Mux6~1_combout\);

-- Location: LCCOMB_X14_Y2_N8
\reg_blk|read_mux_1|Mux6~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux6~19_combout\ = (\reg_blk|read_mux_1|Mux7~0_combout\ & ((\reg_blk|read_mux_1|Mux6~16_combout\ & (\reg_blk|read_mux_1|Mux6~18_combout\)) # (!\reg_blk|read_mux_1|Mux6~16_combout\ & ((\reg_blk|read_mux_1|Mux6~1_combout\))))) # 
-- (!\reg_blk|read_mux_1|Mux7~0_combout\ & (((\reg_blk|read_mux_1|Mux6~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux7~0_combout\,
	datab => \reg_blk|read_mux_1|Mux6~18_combout\,
	datac => \reg_blk|read_mux_1|Mux6~16_combout\,
	datad => \reg_blk|read_mux_1|Mux6~1_combout\,
	combout => \reg_blk|read_mux_1|Mux6~19_combout\);

-- Location: LCCOMB_X18_Y4_N6
\alu|addsub_unit|addder|bit_24|or_1|output~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|addsub_unit|addder|bit_24|or_1|output~0_combout\ = (\reg_blk|read_mux_1|Mux7~24_combout\ & ((\alu|addsub_unit|addder|bit_23|or_1|output~0_combout\) # (\alu_source_mux|output[24]~71_combout\ $ (\controller|ctrl_alu_op[2]~5_combout\)))) # 
-- (!\reg_blk|read_mux_1|Mux7~24_combout\ & (\alu|addsub_unit|addder|bit_23|or_1|output~0_combout\ & (\alu_source_mux|output[24]~71_combout\ $ (\controller|ctrl_alu_op[2]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_source_mux|output[24]~71_combout\,
	datab => \controller|ctrl_alu_op[2]~5_combout\,
	datac => \reg_blk|read_mux_1|Mux7~24_combout\,
	datad => \alu|addsub_unit|addder|bit_23|or_1|output~0_combout\,
	combout => \alu|addsub_unit|addder|bit_24|or_1|output~0_combout\);

-- Location: LCCOMB_X18_Y4_N16
\alu|addsub_unit|addder|bit_25|or_1|output~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|addsub_unit|addder|bit_25|or_1|output~0_combout\ = (\reg_blk|read_mux_1|Mux6~19_combout\ & ((\alu|addsub_unit|addder|bit_24|or_1|output~0_combout\) # (\alu_source_mux|output[25]~70_combout\ $ (\controller|ctrl_alu_op[2]~5_combout\)))) # 
-- (!\reg_blk|read_mux_1|Mux6~19_combout\ & (\alu|addsub_unit|addder|bit_24|or_1|output~0_combout\ & (\alu_source_mux|output[25]~70_combout\ $ (\controller|ctrl_alu_op[2]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_source_mux|output[25]~70_combout\,
	datab => \controller|ctrl_alu_op[2]~5_combout\,
	datac => \reg_blk|read_mux_1|Mux6~19_combout\,
	datad => \alu|addsub_unit|addder|bit_24|or_1|output~0_combout\,
	combout => \alu|addsub_unit|addder|bit_25|or_1|output~0_combout\);

-- Location: LCCOMB_X19_Y4_N18
\alu|func_mux_unit|Mux5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux5~4_combout\ = (\controller|ctrl_alu_op[0]~2_combout\ & (\alu|func_mux_unit|Mux5~3_combout\ $ (((!\controller|ctrl_alu_op[1]~4_combout\ & \alu|addsub_unit|addder|bit_25|or_1|output~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|func_mux_unit|Mux5~3_combout\,
	datab => \controller|ctrl_alu_op[0]~2_combout\,
	datac => \controller|ctrl_alu_op[1]~4_combout\,
	datad => \alu|addsub_unit|addder|bit_25|or_1|output~0_combout\,
	combout => \alu|func_mux_unit|Mux5~4_combout\);

-- Location: LCCOMB_X19_Y4_N6
\alu|func_mux_unit|Mux5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux5~2_combout\ = (\alu|func_mux_unit|Mux5~4_combout\) # ((\alu|func_mux_unit|Mux6~2_combout\ & ((\alu_source_mux|output[26]~69_combout\) # (\reg_blk|read_mux_1|Mux5~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_source_mux|output[26]~69_combout\,
	datab => \reg_blk|read_mux_1|Mux5~19_combout\,
	datac => \alu|func_mux_unit|Mux6~2_combout\,
	datad => \alu|func_mux_unit|Mux5~4_combout\,
	combout => \alu|func_mux_unit|Mux5~2_combout\);

-- Location: LCFF_X12_Y4_N1
\reg_blk|register_14|data_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[26]~26_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_14|data_out\(26));

-- Location: LCFF_X18_Y5_N19
\reg_blk|register_12|data_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[26]~26_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_12|data_out\(26));

-- Location: LCCOMB_X18_Y5_N18
\reg_blk|read_mux_2|Mux5~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux5~17_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|register_13|data_out\(26)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (((\reg_blk|register_12|data_out\(26) & !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_13|data_out\(26),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datac => \reg_blk|register_12|data_out\(26),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	combout => \reg_blk|read_mux_2|Mux5~17_combout\);

-- Location: LCCOMB_X12_Y4_N0
\reg_blk|read_mux_2|Mux5~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux5~18_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|read_mux_2|Mux5~17_combout\ & (\reg_blk|register_15|data_out\(26))) # (!\reg_blk|read_mux_2|Mux5~17_combout\ & 
-- ((\reg_blk|register_14|data_out\(26)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (((\reg_blk|read_mux_2|Mux5~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_15|data_out\(26),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datac => \reg_blk|register_14|data_out\(26),
	datad => \reg_blk|read_mux_2|Mux5~17_combout\,
	combout => \reg_blk|read_mux_2|Mux5~18_combout\);

-- Location: LCFF_X20_Y1_N3
\reg_blk|register_31|data_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[26]~26_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_31|data_out\(26));

-- Location: LCFF_X20_Y3_N5
\reg_blk|register_23|data_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[26]~26_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_23|data_out\(26));

-- Location: LCFF_X20_Y3_N3
\reg_blk|register_19|data_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[26]~26_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_19|data_out\(26));

-- Location: LCCOMB_X20_Y3_N2
\reg_blk|read_mux_2|Mux5~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux5~7_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|register_23|data_out\(26)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\reg_blk|register_19|data_out\(26) & !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datab => \reg_blk|register_23|data_out\(26),
	datac => \reg_blk|register_19|data_out\(26),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	combout => \reg_blk|read_mux_2|Mux5~7_combout\);

-- Location: LCCOMB_X20_Y1_N2
\reg_blk|read_mux_2|Mux5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux5~8_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\reg_blk|read_mux_2|Mux5~7_combout\ & ((\reg_blk|register_31|data_out\(26)))) # (!\reg_blk|read_mux_2|Mux5~7_combout\ & 
-- (\reg_blk|register_27|data_out\(26))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (((\reg_blk|read_mux_2|Mux5~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_27|data_out\(26),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datac => \reg_blk|register_31|data_out\(26),
	datad => \reg_blk|read_mux_2|Mux5~7_combout\,
	combout => \reg_blk|read_mux_2|Mux5~8_combout\);

-- Location: LCFF_X19_Y2_N19
\reg_blk|register_22|data_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[26]~26_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_22|data_out\(26));

-- Location: LCFF_X19_Y2_N29
\reg_blk|register_18|data_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[26]~26_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_18|data_out\(26));

-- Location: LCCOMB_X19_Y2_N28
\reg_blk|read_mux_2|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux5~0_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|register_22|data_out\(26)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\reg_blk|register_18|data_out\(26) & !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datab => \reg_blk|register_22|data_out\(26),
	datac => \reg_blk|register_18|data_out\(26),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	combout => \reg_blk|read_mux_2|Mux5~0_combout\);

-- Location: LCFF_X20_Y2_N9
\reg_blk|register_26|data_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[26]~26_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_26|data_out\(26));

-- Location: LCCOMB_X20_Y2_N8
\reg_blk|read_mux_2|Mux5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux5~1_combout\ = (\reg_blk|read_mux_2|Mux5~0_combout\ & ((\reg_blk|register_30|data_out\(26)) # ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19))))) # (!\reg_blk|read_mux_2|Mux5~0_combout\ & 
-- (((\reg_blk|register_26|data_out\(26) & \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_30|data_out\(26),
	datab => \reg_blk|read_mux_2|Mux5~0_combout\,
	datac => \reg_blk|register_26|data_out\(26),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	combout => \reg_blk|read_mux_2|Mux5~1_combout\);

-- Location: LCFF_X19_Y3_N23
\reg_blk|register_28|data_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[26]~26_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_28|data_out\(26));

-- Location: LCFF_X19_Y3_N1
\reg_blk|register_20|data_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[26]~26_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_20|data_out\(26));

-- Location: LCFF_X18_Y3_N27
\reg_blk|register_16|data_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[26]~26_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_16|data_out\(26));

-- Location: LCCOMB_X18_Y3_N26
\reg_blk|read_mux_2|Mux5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux5~4_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (\reg_blk|register_24|data_out\(26))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\reg_blk|register_16|data_out\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_24|data_out\(26),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datac => \reg_blk|register_16|data_out\(26),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	combout => \reg_blk|read_mux_2|Mux5~4_combout\);

-- Location: LCCOMB_X19_Y3_N0
\reg_blk|read_mux_2|Mux5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux5~5_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|read_mux_2|Mux5~4_combout\ & (\reg_blk|register_28|data_out\(26))) # (!\reg_blk|read_mux_2|Mux5~4_combout\ & 
-- ((\reg_blk|register_20|data_out\(26)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\reg_blk|read_mux_2|Mux5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datab => \reg_blk|register_28|data_out\(26),
	datac => \reg_blk|register_20|data_out\(26),
	datad => \reg_blk|read_mux_2|Mux5~4_combout\,
	combout => \reg_blk|read_mux_2|Mux5~5_combout\);

-- Location: LCCOMB_X15_Y2_N22
\reg_blk|register_29|data_out[26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_29|data_out[26]~feeder_combout\ = \regblk_data_in_mux|output[26]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[26]~26_combout\,
	combout => \reg_blk|register_29|data_out[26]~feeder_combout\);

-- Location: LCFF_X15_Y2_N23
\reg_blk|register_29|data_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_29|data_out[26]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_29|data_out\(26));

-- Location: LCCOMB_X15_Y2_N8
\reg_blk|register_21|data_out[26]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_21|data_out[26]~feeder_combout\ = \regblk_data_in_mux|output[26]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[26]~26_combout\,
	combout => \reg_blk|register_21|data_out[26]~feeder_combout\);

-- Location: LCFF_X15_Y2_N9
\reg_blk|register_21|data_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_21|data_out[26]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_21|data_out\(26));

-- Location: LCFF_X18_Y2_N19
\reg_blk|register_17|data_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[26]~26_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_17|data_out\(26));

-- Location: LCCOMB_X18_Y2_N18
\reg_blk|read_mux_2|Mux5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux5~2_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (\reg_blk|register_25|data_out\(26))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\reg_blk|register_17|data_out\(26))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_25|data_out\(26),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datac => \reg_blk|register_17|data_out\(26),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	combout => \reg_blk|read_mux_2|Mux5~2_combout\);

-- Location: LCCOMB_X17_Y2_N10
\reg_blk|read_mux_2|Mux5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux5~3_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|read_mux_2|Mux5~2_combout\ & (\reg_blk|register_29|data_out\(26))) # (!\reg_blk|read_mux_2|Mux5~2_combout\ & 
-- ((\reg_blk|register_21|data_out\(26)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\reg_blk|read_mux_2|Mux5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datab => \reg_blk|register_29|data_out\(26),
	datac => \reg_blk|register_21|data_out\(26),
	datad => \reg_blk|read_mux_2|Mux5~2_combout\,
	combout => \reg_blk|read_mux_2|Mux5~3_combout\);

-- Location: LCCOMB_X20_Y5_N10
\reg_blk|read_mux_2|Mux5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux5~6_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|read_mux_2|Mux5~3_combout\))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (\reg_blk|read_mux_2|Mux5~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datac => \reg_blk|read_mux_2|Mux5~5_combout\,
	datad => \reg_blk|read_mux_2|Mux5~3_combout\,
	combout => \reg_blk|read_mux_2|Mux5~6_combout\);

-- Location: LCCOMB_X20_Y5_N8
\reg_blk|read_mux_2|Mux5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux5~9_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|read_mux_2|Mux5~6_combout\ & (\reg_blk|read_mux_2|Mux5~8_combout\)) # (!\reg_blk|read_mux_2|Mux5~6_combout\ & 
-- ((\reg_blk|read_mux_2|Mux5~1_combout\))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (((\reg_blk|read_mux_2|Mux5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datab => \reg_blk|read_mux_2|Mux5~8_combout\,
	datac => \reg_blk|read_mux_2|Mux5~1_combout\,
	datad => \reg_blk|read_mux_2|Mux5~6_combout\,
	combout => \reg_blk|read_mux_2|Mux5~9_combout\);

-- Location: LCFF_X20_Y11_N21
\reg_blk|register_11|data_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[26]~26_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_11|data_out\(26));

-- Location: LCFF_X20_Y7_N21
\reg_blk|register_9|data_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[26]~26_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_9|data_out\(26));

-- Location: LCFF_X20_Y7_N23
\reg_blk|register_8|data_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[26]~26_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_8|data_out\(26));

-- Location: LCFF_X20_Y11_N23
\reg_blk|register_10|data_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[26]~26_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_10|data_out\(26));

-- Location: LCCOMB_X20_Y7_N22
\reg_blk|read_mux_2|Mux5~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux5~10_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16)) # ((\reg_blk|register_10|data_out\(26))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (\reg_blk|register_8|data_out\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datac => \reg_blk|register_8|data_out\(26),
	datad => \reg_blk|register_10|data_out\(26),
	combout => \reg_blk|read_mux_2|Mux5~10_combout\);

-- Location: LCCOMB_X20_Y7_N20
\reg_blk|read_mux_2|Mux5~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux5~11_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|read_mux_2|Mux5~10_combout\ & (\reg_blk|register_11|data_out\(26))) # (!\reg_blk|read_mux_2|Mux5~10_combout\ & 
-- ((\reg_blk|register_9|data_out\(26)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (((\reg_blk|read_mux_2|Mux5~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datab => \reg_blk|register_11|data_out\(26),
	datac => \reg_blk|register_9|data_out\(26),
	datad => \reg_blk|read_mux_2|Mux5~10_combout\,
	combout => \reg_blk|read_mux_2|Mux5~11_combout\);

-- Location: LCFF_X19_Y1_N23
\reg_blk|register_2|data_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[26]~26_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_2|data_out\(26));

-- Location: LCFF_X19_Y5_N25
\reg_blk|register_1|data_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[26]~26_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_1|data_out\(26));

-- Location: LCFF_X19_Y5_N19
\reg_blk|register_6|data_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[26]~26_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_6|data_out\(26));

-- Location: LCFF_X19_Y8_N27
\reg_blk|register_4|data_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[26]~26_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_4|data_out\(26));

-- Location: LCCOMB_X19_Y8_N26
\reg_blk|read_mux_2|Mux5~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux5~12_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|register_5|data_out\(26)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (((\reg_blk|register_4|data_out\(26) & !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_5|data_out\(26),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datac => \reg_blk|register_4|data_out\(26),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	combout => \reg_blk|read_mux_2|Mux5~12_combout\);

-- Location: LCCOMB_X19_Y5_N18
\reg_blk|read_mux_2|Mux5~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux5~13_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|read_mux_2|Mux5~12_combout\ & (\reg_blk|register_7|data_out\(26))) # (!\reg_blk|read_mux_2|Mux5~12_combout\ & 
-- ((\reg_blk|register_6|data_out\(26)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (((\reg_blk|read_mux_2|Mux5~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_7|data_out\(26),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datac => \reg_blk|register_6|data_out\(26),
	datad => \reg_blk|read_mux_2|Mux5~12_combout\,
	combout => \reg_blk|read_mux_2|Mux5~13_combout\);

-- Location: LCCOMB_X19_Y5_N24
\reg_blk|read_mux_2|Mux5~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux5~14_combout\ = (\reg_blk|read_mux_2|Mux8~2_combout\ & (((\reg_blk|read_mux_2|Mux5~13_combout\)) # (!\reg_blk|read_mux_2|Mux8~1_combout\))) # (!\reg_blk|read_mux_2|Mux8~2_combout\ & (\reg_blk|read_mux_2|Mux8~1_combout\ & 
-- (\reg_blk|register_1|data_out\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux8~2_combout\,
	datab => \reg_blk|read_mux_2|Mux8~1_combout\,
	datac => \reg_blk|register_1|data_out\(26),
	datad => \reg_blk|read_mux_2|Mux5~13_combout\,
	combout => \reg_blk|read_mux_2|Mux5~14_combout\);

-- Location: LCCOMB_X19_Y1_N22
\reg_blk|read_mux_2|Mux5~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux5~15_combout\ = (\reg_blk|read_mux_2|Mux8~3_combout\ & ((\reg_blk|read_mux_2|Mux5~14_combout\ & (\reg_blk|register_3|data_out\(26))) # (!\reg_blk|read_mux_2|Mux5~14_combout\ & ((\reg_blk|register_2|data_out\(26)))))) # 
-- (!\reg_blk|read_mux_2|Mux8~3_combout\ & (((\reg_blk|read_mux_2|Mux5~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_3|data_out\(26),
	datab => \reg_blk|read_mux_2|Mux8~3_combout\,
	datac => \reg_blk|register_2|data_out\(26),
	datad => \reg_blk|read_mux_2|Mux5~14_combout\,
	combout => \reg_blk|read_mux_2|Mux5~15_combout\);

-- Location: LCCOMB_X20_Y5_N2
\reg_blk|read_mux_2|Mux5~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux5~16_combout\ = (\reg_blk|read_mux_2|Mux8~0_combout\ & (\reg_blk|read_mux_2|Mux8~4_combout\)) # (!\reg_blk|read_mux_2|Mux8~0_combout\ & ((\reg_blk|read_mux_2|Mux8~4_combout\ & (\reg_blk|read_mux_2|Mux5~11_combout\)) # 
-- (!\reg_blk|read_mux_2|Mux8~4_combout\ & ((\reg_blk|read_mux_2|Mux5~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux8~0_combout\,
	datab => \reg_blk|read_mux_2|Mux8~4_combout\,
	datac => \reg_blk|read_mux_2|Mux5~11_combout\,
	datad => \reg_blk|read_mux_2|Mux5~15_combout\,
	combout => \reg_blk|read_mux_2|Mux5~16_combout\);

-- Location: LCCOMB_X20_Y5_N16
\reg_blk|read_mux_2|Mux5~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux5~19_combout\ = (\reg_blk|read_mux_2|Mux8~0_combout\ & ((\reg_blk|read_mux_2|Mux5~16_combout\ & (\reg_blk|read_mux_2|Mux5~18_combout\)) # (!\reg_blk|read_mux_2|Mux5~16_combout\ & ((\reg_blk|read_mux_2|Mux5~9_combout\))))) # 
-- (!\reg_blk|read_mux_2|Mux8~0_combout\ & (((\reg_blk|read_mux_2|Mux5~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux8~0_combout\,
	datab => \reg_blk|read_mux_2|Mux5~18_combout\,
	datac => \reg_blk|read_mux_2|Mux5~9_combout\,
	datad => \reg_blk|read_mux_2|Mux5~16_combout\,
	combout => \reg_blk|read_mux_2|Mux5~19_combout\);

-- Location: M4K_X23_Y4
\data_cache|block_1|altsyncram_component|auto_generated|ram_block1a26\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "dat_cache_mif.mif",
	init_file_layout => "port_a",
	logical_ram_name => "dat_cache:data_cache|dat_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_lif1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 11,
	port_b_data_width => 2,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \controller|Equal7~0_combout\,
	clk0 => \clk3~clkctrl_outclk\,
	portadatain => \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\);

-- Location: LCCOMB_X19_Y4_N22
\regblk_data_in_mux|output[26]~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \regblk_data_in_mux|output[26]~26_combout\ = (\controller|Equal6~2_combout\ & ((\data_cache|block_1|altsyncram_component|auto_generated|q_a\(26)))) # (!\controller|Equal6~2_combout\ & (\alu|func_mux_unit|Mux5~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controller|Equal6~2_combout\,
	datac => \alu|func_mux_unit|Mux5~2_combout\,
	datad => \data_cache|block_1|altsyncram_component|auto_generated|q_a\(26),
	combout => \regblk_data_in_mux|output[26]~26_combout\);

-- Location: LCFF_X20_Y1_N25
\reg_blk|register_27|data_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[26]~26_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_27|data_out\(26));

-- Location: LCCOMB_X20_Y1_N24
\reg_blk|read_mux_1|Mux5~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux5~8_combout\ = (\reg_blk|read_mux_1|Mux5~7_combout\ & (((\reg_blk|register_31|data_out\(26))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24)))) # (!\reg_blk|read_mux_1|Mux5~7_combout\ & 
-- (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (\reg_blk|register_27|data_out\(26))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux5~7_combout\,
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datac => \reg_blk|register_27|data_out\(26),
	datad => \reg_blk|register_31|data_out\(26),
	combout => \reg_blk|read_mux_1|Mux5~8_combout\);

-- Location: LCFF_X20_Y2_N11
\reg_blk|register_30|data_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[26]~26_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_30|data_out\(26));

-- Location: LCCOMB_X19_Y2_N18
\reg_blk|read_mux_1|Mux5~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux5~0_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\reg_blk|register_22|data_out\(26)) # (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (\reg_blk|register_18|data_out\(26) & ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datab => \reg_blk|register_18|data_out\(26),
	datac => \reg_blk|register_22|data_out\(26),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	combout => \reg_blk|read_mux_1|Mux5~0_combout\);

-- Location: LCCOMB_X20_Y2_N10
\reg_blk|read_mux_1|Mux5~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux5~1_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\reg_blk|read_mux_1|Mux5~0_combout\ & ((\reg_blk|register_30|data_out\(26)))) # (!\reg_blk|read_mux_1|Mux5~0_combout\ & 
-- (\reg_blk|register_26|data_out\(26))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (((\reg_blk|read_mux_1|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datab => \reg_blk|register_26|data_out\(26),
	datac => \reg_blk|register_30|data_out\(26),
	datad => \reg_blk|read_mux_1|Mux5~0_combout\,
	combout => \reg_blk|read_mux_1|Mux5~1_combout\);

-- Location: LCFF_X18_Y2_N9
\reg_blk|register_25|data_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[26]~26_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_25|data_out\(26));

-- Location: LCCOMB_X18_Y2_N8
\reg_blk|read_mux_1|Mux5~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux5~2_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\reg_blk|register_25|data_out\(26)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (\reg_blk|register_17|data_out\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datab => \reg_blk|register_17|data_out\(26),
	datac => \reg_blk|register_25|data_out\(26),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	combout => \reg_blk|read_mux_1|Mux5~2_combout\);

-- Location: LCCOMB_X15_Y2_N20
\reg_blk|read_mux_1|Mux5~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux5~3_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\reg_blk|read_mux_1|Mux5~2_combout\ & (\reg_blk|register_29|data_out\(26))) # (!\reg_blk|read_mux_1|Mux5~2_combout\ & 
-- ((\reg_blk|register_21|data_out\(26)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\reg_blk|read_mux_1|Mux5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datab => \reg_blk|register_29|data_out\(26),
	datac => \reg_blk|register_21|data_out\(26),
	datad => \reg_blk|read_mux_1|Mux5~2_combout\,
	combout => \reg_blk|read_mux_1|Mux5~3_combout\);

-- Location: LCFF_X18_Y3_N17
\reg_blk|register_24|data_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[26]~26_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_24|data_out\(26));

-- Location: LCCOMB_X18_Y3_N16
\reg_blk|read_mux_1|Mux5~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux5~4_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (((\reg_blk|register_24|data_out\(26)) # (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (\reg_blk|register_16|data_out\(26) & ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datab => \reg_blk|register_16|data_out\(26),
	datac => \reg_blk|register_24|data_out\(26),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	combout => \reg_blk|read_mux_1|Mux5~4_combout\);

-- Location: LCCOMB_X19_Y3_N22
\reg_blk|read_mux_1|Mux5~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux5~5_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\reg_blk|read_mux_1|Mux5~4_combout\ & ((\reg_blk|register_28|data_out\(26)))) # (!\reg_blk|read_mux_1|Mux5~4_combout\ & 
-- (\reg_blk|register_20|data_out\(26))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\reg_blk|read_mux_1|Mux5~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datab => \reg_blk|register_20|data_out\(26),
	datac => \reg_blk|register_28|data_out\(26),
	datad => \reg_blk|read_mux_1|Mux5~4_combout\,
	combout => \reg_blk|read_mux_1|Mux5~5_combout\);

-- Location: LCCOMB_X15_Y2_N10
\reg_blk|read_mux_1|Mux5~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux5~6_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22)) # ((\reg_blk|read_mux_1|Mux5~3_combout\)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\reg_blk|read_mux_1|Mux5~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datac => \reg_blk|read_mux_1|Mux5~3_combout\,
	datad => \reg_blk|read_mux_1|Mux5~5_combout\,
	combout => \reg_blk|read_mux_1|Mux5~6_combout\);

-- Location: LCCOMB_X15_Y2_N16
\reg_blk|read_mux_1|Mux5~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux5~9_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\reg_blk|read_mux_1|Mux5~6_combout\ & (\reg_blk|read_mux_1|Mux5~8_combout\)) # (!\reg_blk|read_mux_1|Mux5~6_combout\ & 
-- ((\reg_blk|read_mux_1|Mux5~1_combout\))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\reg_blk|read_mux_1|Mux5~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datab => \reg_blk|read_mux_1|Mux5~8_combout\,
	datac => \reg_blk|read_mux_1|Mux5~1_combout\,
	datad => \reg_blk|read_mux_1|Mux5~6_combout\,
	combout => \reg_blk|read_mux_1|Mux5~9_combout\);

-- Location: LCCOMB_X20_Y11_N22
\reg_blk|read_mux_1|Mux5~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux5~10_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\reg_blk|register_10|data_out\(26)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (\reg_blk|register_8|data_out\(26)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datab => \reg_blk|register_8|data_out\(26),
	datac => \reg_blk|register_10|data_out\(26),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	combout => \reg_blk|read_mux_1|Mux5~10_combout\);

-- Location: LCCOMB_X20_Y11_N20
\reg_blk|read_mux_1|Mux5~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux5~11_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|read_mux_1|Mux5~10_combout\ & ((\reg_blk|register_11|data_out\(26)))) # (!\reg_blk|read_mux_1|Mux5~10_combout\ & 
-- (\reg_blk|register_9|data_out\(26))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (((\reg_blk|read_mux_1|Mux5~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datab => \reg_blk|register_9|data_out\(26),
	datac => \reg_blk|register_11|data_out\(26),
	datad => \reg_blk|read_mux_1|Mux5~10_combout\,
	combout => \reg_blk|read_mux_1|Mux5~11_combout\);

-- Location: LCFF_X19_Y4_N5
\reg_blk|register_7|data_out[26]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[26]~26_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_7|data_out\(26));

-- Location: LCCOMB_X19_Y4_N8
\reg_blk|read_mux_1|Mux5~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux5~13_combout\ = (\reg_blk|read_mux_1|Mux5~12_combout\ & (((\reg_blk|register_7|data_out\(26)) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22))))) # (!\reg_blk|read_mux_1|Mux5~12_combout\ & 
-- (\reg_blk|register_6|data_out\(26) & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux5~12_combout\,
	datab => \reg_blk|register_6|data_out\(26),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datad => \reg_blk|register_7|data_out\(26),
	combout => \reg_blk|read_mux_1|Mux5~13_combout\);

-- Location: LCCOMB_X19_Y1_N10
\reg_blk|read_mux_1|Mux5~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux5~14_combout\ = (\reg_blk|read_mux_1|Mux7~3_combout\ & ((\reg_blk|read_mux_1|Mux7~4_combout\ & ((\reg_blk|read_mux_1|Mux5~13_combout\))) # (!\reg_blk|read_mux_1|Mux7~4_combout\ & (\reg_blk|register_1|data_out\(26))))) # 
-- (!\reg_blk|read_mux_1|Mux7~3_combout\ & (((\reg_blk|read_mux_1|Mux7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux7~3_combout\,
	datab => \reg_blk|register_1|data_out\(26),
	datac => \reg_blk|read_mux_1|Mux7~4_combout\,
	datad => \reg_blk|read_mux_1|Mux5~13_combout\,
	combout => \reg_blk|read_mux_1|Mux5~14_combout\);

-- Location: LCCOMB_X19_Y1_N12
\reg_blk|read_mux_1|Mux5~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux5~15_combout\ = (\reg_blk|read_mux_1|Mux7~2_combout\ & ((\reg_blk|read_mux_1|Mux5~14_combout\ & (\reg_blk|register_3|data_out\(26))) # (!\reg_blk|read_mux_1|Mux5~14_combout\ & ((\reg_blk|register_2|data_out\(26)))))) # 
-- (!\reg_blk|read_mux_1|Mux7~2_combout\ & (((\reg_blk|read_mux_1|Mux5~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_3|data_out\(26),
	datab => \reg_blk|register_2|data_out\(26),
	datac => \reg_blk|read_mux_1|Mux7~2_combout\,
	datad => \reg_blk|read_mux_1|Mux5~14_combout\,
	combout => \reg_blk|read_mux_1|Mux5~15_combout\);

-- Location: LCCOMB_X15_Y2_N30
\reg_blk|read_mux_1|Mux5~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux5~16_combout\ = (\reg_blk|read_mux_1|Mux7~0_combout\ & ((\reg_blk|read_mux_1|Mux7~1_combout\) # ((\reg_blk|read_mux_1|Mux5~11_combout\)))) # (!\reg_blk|read_mux_1|Mux7~0_combout\ & (!\reg_blk|read_mux_1|Mux7~1_combout\ & 
-- ((\reg_blk|read_mux_1|Mux5~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux7~0_combout\,
	datab => \reg_blk|read_mux_1|Mux7~1_combout\,
	datac => \reg_blk|read_mux_1|Mux5~11_combout\,
	datad => \reg_blk|read_mux_1|Mux5~15_combout\,
	combout => \reg_blk|read_mux_1|Mux5~16_combout\);

-- Location: LCCOMB_X14_Y2_N14
\reg_blk|read_mux_1|Mux5~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux5~19_combout\ = (\reg_blk|read_mux_1|Mux7~1_combout\ & ((\reg_blk|read_mux_1|Mux5~16_combout\ & (\reg_blk|read_mux_1|Mux5~18_combout\)) # (!\reg_blk|read_mux_1|Mux5~16_combout\ & ((\reg_blk|read_mux_1|Mux5~9_combout\))))) # 
-- (!\reg_blk|read_mux_1|Mux7~1_combout\ & (((\reg_blk|read_mux_1|Mux5~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux5~18_combout\,
	datab => \reg_blk|read_mux_1|Mux7~1_combout\,
	datac => \reg_blk|read_mux_1|Mux5~9_combout\,
	datad => \reg_blk|read_mux_1|Mux5~16_combout\,
	combout => \reg_blk|read_mux_1|Mux5~19_combout\);

-- Location: LCCOMB_X19_Y4_N2
\alu|addsub_unit|addder|bit_26|or_1|output~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|addsub_unit|addder|bit_26|or_1|output~0_combout\ = (\reg_blk|read_mux_1|Mux5~19_combout\ & ((\alu|addsub_unit|addder|bit_25|or_1|output~0_combout\) # (\alu_source_mux|output[26]~69_combout\ $ (\controller|ctrl_alu_op[2]~5_combout\)))) # 
-- (!\reg_blk|read_mux_1|Mux5~19_combout\ & (\alu|addsub_unit|addder|bit_25|or_1|output~0_combout\ & (\alu_source_mux|output[26]~69_combout\ $ (\controller|ctrl_alu_op[2]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_source_mux|output[26]~69_combout\,
	datab => \reg_blk|read_mux_1|Mux5~19_combout\,
	datac => \controller|ctrl_alu_op[2]~5_combout\,
	datad => \alu|addsub_unit|addder|bit_25|or_1|output~0_combout\,
	combout => \alu|addsub_unit|addder|bit_26|or_1|output~0_combout\);

-- Location: LCCOMB_X19_Y4_N20
\alu|func_mux_unit|Mux4~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux4~5_combout\ = (\controller|ctrl_alu_op[0]~2_combout\ & (\alu|func_mux_unit|Mux4~4_combout\ $ (((!\controller|ctrl_alu_op[1]~4_combout\ & \alu|addsub_unit|addder|bit_26|or_1|output~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ctrl_alu_op[1]~4_combout\,
	datab => \controller|ctrl_alu_op[0]~2_combout\,
	datac => \alu|func_mux_unit|Mux4~4_combout\,
	datad => \alu|addsub_unit|addder|bit_26|or_1|output~0_combout\,
	combout => \alu|func_mux_unit|Mux4~5_combout\);

-- Location: LCCOMB_X19_Y4_N24
\alu|func_mux_unit|Mux4~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux4~3_combout\ = (\alu|func_mux_unit|Mux4~5_combout\) # ((\alu|func_mux_unit|Mux6~2_combout\ & ((\alu_source_mux|output[27]~68_combout\) # (\reg_blk|read_mux_1|Mux4~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_source_mux|output[27]~68_combout\,
	datab => \alu|func_mux_unit|Mux6~2_combout\,
	datac => \alu|func_mux_unit|Mux4~5_combout\,
	datad => \reg_blk|read_mux_1|Mux4~19_combout\,
	combout => \alu|func_mux_unit|Mux4~3_combout\);

-- Location: LCCOMB_X19_Y4_N16
\regblk_data_in_mux|output[27]~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \regblk_data_in_mux|output[27]~27_combout\ = (\controller|Equal6~2_combout\ & ((\data_cache|block_1|altsyncram_component|auto_generated|q_a\(27)))) # (!\controller|Equal6~2_combout\ & (\alu|func_mux_unit|Mux4~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controller|Equal6~2_combout\,
	datac => \alu|func_mux_unit|Mux4~3_combout\,
	datad => \data_cache|block_1|altsyncram_component|auto_generated|q_a\(27),
	combout => \regblk_data_in_mux|output[27]~27_combout\);

-- Location: LCCOMB_X21_Y2_N8
\reg_blk|register_11|data_out[27]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_11|data_out[27]~feeder_combout\ = \regblk_data_in_mux|output[27]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[27]~27_combout\,
	combout => \reg_blk|register_11|data_out[27]~feeder_combout\);

-- Location: LCFF_X21_Y2_N9
\reg_blk|register_11|data_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_11|data_out[27]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_11|data_out\(27));

-- Location: LCCOMB_X20_Y4_N24
\reg_blk|read_mux_2|Mux4~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux4~1_combout\ = (\reg_blk|read_mux_2|Mux4~0_combout\ & ((\reg_blk|register_11|data_out\(27)) # ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17))))) # (!\reg_blk|read_mux_2|Mux4~0_combout\ & 
-- (((\reg_blk|register_10|data_out\(27) & \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux4~0_combout\,
	datab => \reg_blk|register_11|data_out\(27),
	datac => \reg_blk|register_10|data_out\(27),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	combout => \reg_blk|read_mux_2|Mux4~1_combout\);

-- Location: LCFF_X20_Y3_N9
\reg_blk|register_23|data_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[27]~27_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_23|data_out\(27));

-- Location: LCFF_X20_Y3_N11
\reg_blk|register_19|data_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[27]~27_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_19|data_out\(27));

-- Location: LCCOMB_X20_Y3_N10
\reg_blk|read_mux_2|Mux4~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux4~9_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|register_23|data_out\(27)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\reg_blk|register_19|data_out\(27) & !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datab => \reg_blk|register_23|data_out\(27),
	datac => \reg_blk|register_19|data_out\(27),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	combout => \reg_blk|read_mux_2|Mux4~9_combout\);

-- Location: LCCOMB_X20_Y3_N28
\reg_blk|read_mux_2|Mux4~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux4~10_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\reg_blk|read_mux_2|Mux4~9_combout\ & (\reg_blk|register_31|data_out\(27))) # (!\reg_blk|read_mux_2|Mux4~9_combout\ & 
-- ((\reg_blk|register_27|data_out\(27)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (((\reg_blk|read_mux_2|Mux4~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_31|data_out\(27),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datac => \reg_blk|register_27|data_out\(27),
	datad => \reg_blk|read_mux_2|Mux4~9_combout\,
	combout => \reg_blk|read_mux_2|Mux4~10_combout\);

-- Location: LCFF_X19_Y2_N11
\reg_blk|register_22|data_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[27]~27_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_22|data_out\(27));

-- Location: LCFF_X19_Y2_N1
\reg_blk|register_18|data_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[27]~27_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_18|data_out\(27));

-- Location: LCCOMB_X19_Y2_N0
\reg_blk|read_mux_2|Mux4~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux4~4_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|register_22|data_out\(27)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\reg_blk|register_18|data_out\(27) & !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datab => \reg_blk|register_22|data_out\(27),
	datac => \reg_blk|register_18|data_out\(27),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	combout => \reg_blk|read_mux_2|Mux4~4_combout\);

-- Location: LCFF_X20_Y2_N21
\reg_blk|register_26|data_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[27]~27_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_26|data_out\(27));

-- Location: LCCOMB_X20_Y2_N20
\reg_blk|read_mux_2|Mux4~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux4~5_combout\ = (\reg_blk|read_mux_2|Mux4~4_combout\ & ((\reg_blk|register_30|data_out\(27)) # ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19))))) # (!\reg_blk|read_mux_2|Mux4~4_combout\ & 
-- (((\reg_blk|register_26|data_out\(27) & \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_30|data_out\(27),
	datab => \reg_blk|read_mux_2|Mux4~4_combout\,
	datac => \reg_blk|register_26|data_out\(27),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	combout => \reg_blk|read_mux_2|Mux4~5_combout\);

-- Location: LCFF_X19_Y3_N27
\reg_blk|register_28|data_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[27]~27_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_28|data_out\(27));

-- Location: LCFF_X19_Y3_N17
\reg_blk|register_20|data_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[27]~27_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_20|data_out\(27));

-- Location: LCFF_X18_Y3_N29
\reg_blk|register_24|data_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[27]~27_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_24|data_out\(27));

-- Location: LCFF_X18_Y3_N19
\reg_blk|register_16|data_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[27]~27_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_16|data_out\(27));

-- Location: LCCOMB_X18_Y3_N18
\reg_blk|read_mux_2|Mux4~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux4~6_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (\reg_blk|register_24|data_out\(27))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\reg_blk|register_16|data_out\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datab => \reg_blk|register_24|data_out\(27),
	datac => \reg_blk|register_16|data_out\(27),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	combout => \reg_blk|read_mux_2|Mux4~6_combout\);

-- Location: LCCOMB_X19_Y3_N16
\reg_blk|read_mux_2|Mux4~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux4~7_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|read_mux_2|Mux4~6_combout\ & (\reg_blk|register_28|data_out\(27))) # (!\reg_blk|read_mux_2|Mux4~6_combout\ & 
-- ((\reg_blk|register_20|data_out\(27)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\reg_blk|read_mux_2|Mux4~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datab => \reg_blk|register_28|data_out\(27),
	datac => \reg_blk|register_20|data_out\(27),
	datad => \reg_blk|read_mux_2|Mux4~6_combout\,
	combout => \reg_blk|read_mux_2|Mux4~7_combout\);

-- Location: LCCOMB_X20_Y5_N14
\reg_blk|read_mux_2|Mux4~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux4~8_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16)) # ((\reg_blk|read_mux_2|Mux4~5_combout\)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|read_mux_2|Mux4~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datac => \reg_blk|read_mux_2|Mux4~5_combout\,
	datad => \reg_blk|read_mux_2|Mux4~7_combout\,
	combout => \reg_blk|read_mux_2|Mux4~8_combout\);

-- Location: LCFF_X18_Y2_N11
\reg_blk|register_17|data_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[27]~27_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_17|data_out\(27));

-- Location: LCCOMB_X18_Y2_N10
\reg_blk|read_mux_2|Mux4~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux4~2_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (\reg_blk|register_25|data_out\(27))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\reg_blk|register_17|data_out\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_25|data_out\(27),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datac => \reg_blk|register_17|data_out\(27),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	combout => \reg_blk|read_mux_2|Mux4~2_combout\);

-- Location: LCCOMB_X17_Y6_N14
\reg_blk|read_mux_2|Mux4~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux4~3_combout\ = (\reg_blk|read_mux_2|Mux4~2_combout\ & (((\reg_blk|register_29|data_out\(27)) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18))))) # (!\reg_blk|read_mux_2|Mux4~2_combout\ & 
-- (\reg_blk|register_21|data_out\(27) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_21|data_out\(27),
	datab => \reg_blk|register_29|data_out\(27),
	datac => \reg_blk|read_mux_2|Mux4~2_combout\,
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	combout => \reg_blk|read_mux_2|Mux4~3_combout\);

-- Location: LCCOMB_X20_Y5_N28
\reg_blk|read_mux_2|Mux4~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux4~11_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|read_mux_2|Mux4~8_combout\ & (\reg_blk|read_mux_2|Mux4~10_combout\)) # (!\reg_blk|read_mux_2|Mux4~8_combout\ & 
-- ((\reg_blk|read_mux_2|Mux4~3_combout\))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (((\reg_blk|read_mux_2|Mux4~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datab => \reg_blk|read_mux_2|Mux4~10_combout\,
	datac => \reg_blk|read_mux_2|Mux4~8_combout\,
	datad => \reg_blk|read_mux_2|Mux4~3_combout\,
	combout => \reg_blk|read_mux_2|Mux4~11_combout\);

-- Location: LCFF_X19_Y5_N1
\reg_blk|register_1|data_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[27]~27_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_1|data_out\(27));

-- Location: LCFF_X15_Y5_N21
\reg_blk|register_5|data_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[27]~27_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_5|data_out\(27));

-- Location: LCFF_X17_Y8_N7
\reg_blk|register_4|data_out[27]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[27]~27_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_4|data_out\(27));

-- Location: LCCOMB_X17_Y8_N6
\reg_blk|read_mux_2|Mux4~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux4~12_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (\reg_blk|register_6|data_out\(27))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|register_4|data_out\(27))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datab => \reg_blk|register_6|data_out\(27),
	datac => \reg_blk|register_4|data_out\(27),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	combout => \reg_blk|read_mux_2|Mux4~12_combout\);

-- Location: LCCOMB_X15_Y5_N20
\reg_blk|read_mux_2|Mux4~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux4~13_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|read_mux_2|Mux4~12_combout\ & (\reg_blk|register_7|data_out\(27))) # (!\reg_blk|read_mux_2|Mux4~12_combout\ & 
-- ((\reg_blk|register_5|data_out\(27)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (((\reg_blk|read_mux_2|Mux4~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datab => \reg_blk|register_7|data_out\(27),
	datac => \reg_blk|register_5|data_out\(27),
	datad => \reg_blk|read_mux_2|Mux4~12_combout\,
	combout => \reg_blk|read_mux_2|Mux4~13_combout\);

-- Location: LCCOMB_X19_Y5_N0
\reg_blk|read_mux_2|Mux4~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux4~14_combout\ = (\reg_blk|read_mux_2|Mux8~2_combout\ & (((\reg_blk|read_mux_2|Mux4~13_combout\)) # (!\reg_blk|read_mux_2|Mux8~1_combout\))) # (!\reg_blk|read_mux_2|Mux8~2_combout\ & (\reg_blk|read_mux_2|Mux8~1_combout\ & 
-- (\reg_blk|register_1|data_out\(27))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux8~2_combout\,
	datab => \reg_blk|read_mux_2|Mux8~1_combout\,
	datac => \reg_blk|register_1|data_out\(27),
	datad => \reg_blk|read_mux_2|Mux4~13_combout\,
	combout => \reg_blk|read_mux_2|Mux4~14_combout\);

-- Location: LCCOMB_X19_Y1_N2
\reg_blk|read_mux_2|Mux4~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux4~15_combout\ = (\reg_blk|read_mux_2|Mux4~14_combout\ & ((\reg_blk|register_3|data_out\(27)) # ((!\reg_blk|read_mux_2|Mux8~3_combout\)))) # (!\reg_blk|read_mux_2|Mux4~14_combout\ & (((\reg_blk|register_2|data_out\(27) & 
-- \reg_blk|read_mux_2|Mux8~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_3|data_out\(27),
	datab => \reg_blk|register_2|data_out\(27),
	datac => \reg_blk|read_mux_2|Mux4~14_combout\,
	datad => \reg_blk|read_mux_2|Mux8~3_combout\,
	combout => \reg_blk|read_mux_2|Mux4~15_combout\);

-- Location: LCCOMB_X20_Y5_N22
\reg_blk|read_mux_2|Mux4~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux4~16_combout\ = (\reg_blk|read_mux_2|Mux8~4_combout\ & (((\reg_blk|read_mux_2|Mux8~0_combout\)))) # (!\reg_blk|read_mux_2|Mux8~4_combout\ & ((\reg_blk|read_mux_2|Mux8~0_combout\ & (\reg_blk|read_mux_2|Mux4~11_combout\)) # 
-- (!\reg_blk|read_mux_2|Mux8~0_combout\ & ((\reg_blk|read_mux_2|Mux4~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux8~4_combout\,
	datab => \reg_blk|read_mux_2|Mux4~11_combout\,
	datac => \reg_blk|read_mux_2|Mux8~0_combout\,
	datad => \reg_blk|read_mux_2|Mux4~15_combout\,
	combout => \reg_blk|read_mux_2|Mux4~16_combout\);

-- Location: LCCOMB_X20_Y5_N20
\reg_blk|read_mux_2|Mux4~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux4~19_combout\ = (\reg_blk|read_mux_2|Mux8~4_combout\ & ((\reg_blk|read_mux_2|Mux4~16_combout\ & (\reg_blk|read_mux_2|Mux4~18_combout\)) # (!\reg_blk|read_mux_2|Mux4~16_combout\ & ((\reg_blk|read_mux_2|Mux4~1_combout\))))) # 
-- (!\reg_blk|read_mux_2|Mux8~4_combout\ & (((\reg_blk|read_mux_2|Mux4~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux4~18_combout\,
	datab => \reg_blk|read_mux_2|Mux8~4_combout\,
	datac => \reg_blk|read_mux_2|Mux4~1_combout\,
	datad => \reg_blk|read_mux_2|Mux4~16_combout\,
	combout => \reg_blk|read_mux_2|Mux4~19_combout\);

-- Location: LCCOMB_X19_Y7_N26
\alu_source_mux|output[27]~68\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu_source_mux|output[27]~68_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31) & ((\controller|Equal6~0_combout\ & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(15))) # 
-- (!\controller|Equal6~0_combout\ & ((\reg_blk|read_mux_2|Mux4~19_combout\))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31) & (((\reg_blk|read_mux_2|Mux4~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(15),
	datac => \controller|Equal6~0_combout\,
	datad => \reg_blk|read_mux_2|Mux4~19_combout\,
	combout => \alu_source_mux|output[27]~68_combout\);

-- Location: LCCOMB_X19_Y4_N12
\alu|addsub_unit|addder|bit_27|or_1|output~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|addsub_unit|addder|bit_27|or_1|output~0_combout\ = (\reg_blk|read_mux_1|Mux4~19_combout\ & ((\alu|addsub_unit|addder|bit_26|or_1|output~0_combout\) # (\controller|ctrl_alu_op[2]~5_combout\ $ (\alu_source_mux|output[27]~68_combout\)))) # 
-- (!\reg_blk|read_mux_1|Mux4~19_combout\ & (\alu|addsub_unit|addder|bit_26|or_1|output~0_combout\ & (\controller|ctrl_alu_op[2]~5_combout\ $ (\alu_source_mux|output[27]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux4~19_combout\,
	datab => \controller|ctrl_alu_op[2]~5_combout\,
	datac => \alu_source_mux|output[27]~68_combout\,
	datad => \alu|addsub_unit|addder|bit_26|or_1|output~0_combout\,
	combout => \alu|addsub_unit|addder|bit_27|or_1|output~0_combout\);

-- Location: LCCOMB_X19_Y4_N0
\alu|addsub_unit|addder|bit_28|xor_2|output\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|addsub_unit|addder|bit_28|xor_2|output~combout\ = \alu_source_mux|output[28]~67_combout\ $ (\reg_blk|read_mux_1|Mux3~19_combout\ $ (\controller|ctrl_alu_op[2]~5_combout\ $ (\alu|addsub_unit|addder|bit_27|or_1|output~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_source_mux|output[28]~67_combout\,
	datab => \reg_blk|read_mux_1|Mux3~19_combout\,
	datac => \controller|ctrl_alu_op[2]~5_combout\,
	datad => \alu|addsub_unit|addder|bit_27|or_1|output~0_combout\,
	combout => \alu|addsub_unit|addder|bit_28|xor_2|output~combout\);

-- Location: LCCOMB_X19_Y4_N10
\alu|func_mux_unit|Mux3~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux3~3_combout\ = (\alu|func_mux_unit|Mux3~1_combout\) # ((\alu|func_mux_unit|Mux3~2_combout\) # ((\alu|func_mux_unit|Mux3~0_combout\ & \alu|addsub_unit|addder|bit_28|xor_2|output~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|func_mux_unit|Mux3~1_combout\,
	datab => \alu|func_mux_unit|Mux3~0_combout\,
	datac => \alu|func_mux_unit|Mux3~2_combout\,
	datad => \alu|addsub_unit|addder|bit_28|xor_2|output~combout\,
	combout => \alu|func_mux_unit|Mux3~3_combout\);

-- Location: LCCOMB_X12_Y4_N30
\reg_blk|register_14|data_out[28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_14|data_out[28]~feeder_combout\ = \regblk_data_in_mux|output[28]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[28]~28_combout\,
	combout => \reg_blk|register_14|data_out[28]~feeder_combout\);

-- Location: LCFF_X12_Y4_N31
\reg_blk|register_14|data_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_14|data_out[28]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_14|data_out\(28));

-- Location: LCCOMB_X12_Y4_N24
\reg_blk|register_15|data_out[28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_15|data_out[28]~feeder_combout\ = \regblk_data_in_mux|output[28]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[28]~28_combout\,
	combout => \reg_blk|register_15|data_out[28]~feeder_combout\);

-- Location: LCFF_X12_Y4_N25
\reg_blk|register_15|data_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_15|data_out[28]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_15|data_out\(28));

-- Location: LCFF_X13_Y2_N1
\reg_blk|register_12|data_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[28]~28_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_12|data_out\(28));

-- Location: LCCOMB_X13_Y2_N0
\reg_blk|read_mux_2|Mux3~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux3~17_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (\reg_blk|register_13|data_out\(28))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|register_12|data_out\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_13|data_out\(28),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datac => \reg_blk|register_12|data_out\(28),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	combout => \reg_blk|read_mux_2|Mux3~17_combout\);

-- Location: LCCOMB_X17_Y3_N4
\reg_blk|read_mux_2|Mux3~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux3~18_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|read_mux_2|Mux3~17_combout\ & ((\reg_blk|register_15|data_out\(28)))) # (!\reg_blk|read_mux_2|Mux3~17_combout\ & 
-- (\reg_blk|register_14|data_out\(28))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (((\reg_blk|read_mux_2|Mux3~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datab => \reg_blk|register_14|data_out\(28),
	datac => \reg_blk|register_15|data_out\(28),
	datad => \reg_blk|read_mux_2|Mux3~17_combout\,
	combout => \reg_blk|read_mux_2|Mux3~18_combout\);

-- Location: LCCOMB_X12_Y2_N6
\reg_blk|register_9|data_out[28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_9|data_out[28]~feeder_combout\ = \regblk_data_in_mux|output[28]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[28]~28_combout\,
	combout => \reg_blk|register_9|data_out[28]~feeder_combout\);

-- Location: LCFF_X12_Y2_N7
\reg_blk|register_9|data_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_9|data_out[28]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_9|data_out\(28));

-- Location: LCCOMB_X12_Y2_N28
\reg_blk|register_8|data_out[28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_8|data_out[28]~feeder_combout\ = \regblk_data_in_mux|output[28]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[28]~28_combout\,
	combout => \reg_blk|register_8|data_out[28]~feeder_combout\);

-- Location: LCFF_X12_Y2_N29
\reg_blk|register_8|data_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_8|data_out[28]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_8|data_out\(28));

-- Location: LCCOMB_X12_Y2_N14
\reg_blk|read_mux_2|Mux3~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux3~10_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (\reg_blk|register_10|data_out\(28))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|register_8|data_out\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_10|data_out\(28),
	datab => \reg_blk|register_8|data_out\(28),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	combout => \reg_blk|read_mux_2|Mux3~10_combout\);

-- Location: LCCOMB_X14_Y2_N10
\reg_blk|register_11|data_out[28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_11|data_out[28]~feeder_combout\ = \regblk_data_in_mux|output[28]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[28]~28_combout\,
	combout => \reg_blk|register_11|data_out[28]~feeder_combout\);

-- Location: LCFF_X14_Y2_N11
\reg_blk|register_11|data_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_11|data_out[28]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_11|data_out\(28));

-- Location: LCCOMB_X14_Y2_N0
\reg_blk|read_mux_2|Mux3~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux3~11_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|read_mux_2|Mux3~10_combout\ & ((\reg_blk|register_11|data_out\(28)))) # (!\reg_blk|read_mux_2|Mux3~10_combout\ & 
-- (\reg_blk|register_9|data_out\(28))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (((\reg_blk|read_mux_2|Mux3~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datab => \reg_blk|register_9|data_out\(28),
	datac => \reg_blk|read_mux_2|Mux3~10_combout\,
	datad => \reg_blk|register_11|data_out\(28),
	combout => \reg_blk|read_mux_2|Mux3~11_combout\);

-- Location: LCCOMB_X14_Y1_N8
\reg_blk|register_2|data_out[28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_2|data_out[28]~feeder_combout\ = \regblk_data_in_mux|output[28]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[28]~28_combout\,
	combout => \reg_blk|register_2|data_out[28]~feeder_combout\);

-- Location: LCFF_X14_Y1_N9
\reg_blk|register_2|data_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_2|data_out[28]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_2|data_out\(28));

-- Location: LCCOMB_X13_Y1_N14
\reg_blk|register_1|data_out[28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_1|data_out[28]~feeder_combout\ = \regblk_data_in_mux|output[28]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[28]~28_combout\,
	combout => \reg_blk|register_1|data_out[28]~feeder_combout\);

-- Location: LCFF_X13_Y1_N15
\reg_blk|register_1|data_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_1|data_out[28]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_1|data_out\(28));

-- Location: LCCOMB_X9_Y3_N22
\reg_blk|register_7|data_out[28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_7|data_out[28]~feeder_combout\ = \regblk_data_in_mux|output[28]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[28]~28_combout\,
	combout => \reg_blk|register_7|data_out[28]~feeder_combout\);

-- Location: LCFF_X9_Y3_N23
\reg_blk|register_7|data_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_7|data_out[28]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_7|data_out\(28));

-- Location: LCFF_X19_Y8_N15
\reg_blk|register_4|data_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[28]~28_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_4|data_out\(28));

-- Location: LCCOMB_X19_Y8_N14
\reg_blk|read_mux_2|Mux3~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux3~12_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (\reg_blk|register_5|data_out\(28))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|register_4|data_out\(28))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_5|data_out\(28),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datac => \reg_blk|register_4|data_out\(28),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	combout => \reg_blk|read_mux_2|Mux3~12_combout\);

-- Location: LCCOMB_X9_Y3_N0
\reg_blk|register_6|data_out[28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_6|data_out[28]~feeder_combout\ = \regblk_data_in_mux|output[28]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[28]~28_combout\,
	combout => \reg_blk|register_6|data_out[28]~feeder_combout\);

-- Location: LCFF_X9_Y3_N1
\reg_blk|register_6|data_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_6|data_out[28]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_6|data_out\(28));

-- Location: LCCOMB_X9_Y3_N28
\reg_blk|read_mux_2|Mux3~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux3~13_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|read_mux_2|Mux3~12_combout\ & (\reg_blk|register_7|data_out\(28))) # (!\reg_blk|read_mux_2|Mux3~12_combout\ & 
-- ((\reg_blk|register_6|data_out\(28)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (((\reg_blk|read_mux_2|Mux3~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datab => \reg_blk|register_7|data_out\(28),
	datac => \reg_blk|read_mux_2|Mux3~12_combout\,
	datad => \reg_blk|register_6|data_out\(28),
	combout => \reg_blk|read_mux_2|Mux3~13_combout\);

-- Location: LCCOMB_X13_Y1_N0
\reg_blk|read_mux_2|Mux3~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux3~14_combout\ = (\reg_blk|read_mux_2|Mux8~1_combout\ & ((\reg_blk|read_mux_2|Mux8~2_combout\ & ((\reg_blk|read_mux_2|Mux3~13_combout\))) # (!\reg_blk|read_mux_2|Mux8~2_combout\ & (\reg_blk|register_1|data_out\(28))))) # 
-- (!\reg_blk|read_mux_2|Mux8~1_combout\ & (\reg_blk|read_mux_2|Mux8~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux8~1_combout\,
	datab => \reg_blk|read_mux_2|Mux8~2_combout\,
	datac => \reg_blk|register_1|data_out\(28),
	datad => \reg_blk|read_mux_2|Mux3~13_combout\,
	combout => \reg_blk|read_mux_2|Mux3~14_combout\);

-- Location: LCCOMB_X13_Y1_N30
\reg_blk|read_mux_2|Mux3~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux3~15_combout\ = (\reg_blk|read_mux_2|Mux8~3_combout\ & ((\reg_blk|read_mux_2|Mux3~14_combout\ & (\reg_blk|register_3|data_out\(28))) # (!\reg_blk|read_mux_2|Mux3~14_combout\ & ((\reg_blk|register_2|data_out\(28)))))) # 
-- (!\reg_blk|read_mux_2|Mux8~3_combout\ & (((\reg_blk|read_mux_2|Mux3~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_3|data_out\(28),
	datab => \reg_blk|read_mux_2|Mux8~3_combout\,
	datac => \reg_blk|register_2|data_out\(28),
	datad => \reg_blk|read_mux_2|Mux3~14_combout\,
	combout => \reg_blk|read_mux_2|Mux3~15_combout\);

-- Location: LCCOMB_X17_Y3_N6
\reg_blk|read_mux_2|Mux3~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux3~16_combout\ = (\reg_blk|read_mux_2|Mux8~4_combout\ & ((\reg_blk|read_mux_2|Mux8~0_combout\) # ((\reg_blk|read_mux_2|Mux3~11_combout\)))) # (!\reg_blk|read_mux_2|Mux8~4_combout\ & (!\reg_blk|read_mux_2|Mux8~0_combout\ & 
-- ((\reg_blk|read_mux_2|Mux3~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux8~4_combout\,
	datab => \reg_blk|read_mux_2|Mux8~0_combout\,
	datac => \reg_blk|read_mux_2|Mux3~11_combout\,
	datad => \reg_blk|read_mux_2|Mux3~15_combout\,
	combout => \reg_blk|read_mux_2|Mux3~16_combout\);

-- Location: LCCOMB_X17_Y3_N18
\reg_blk|read_mux_2|Mux3~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux3~19_combout\ = (\reg_blk|read_mux_2|Mux8~0_combout\ & ((\reg_blk|read_mux_2|Mux3~16_combout\ & ((\reg_blk|read_mux_2|Mux3~18_combout\))) # (!\reg_blk|read_mux_2|Mux3~16_combout\ & (\reg_blk|read_mux_2|Mux3~9_combout\)))) # 
-- (!\reg_blk|read_mux_2|Mux8~0_combout\ & (((\reg_blk|read_mux_2|Mux3~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux3~9_combout\,
	datab => \reg_blk|read_mux_2|Mux8~0_combout\,
	datac => \reg_blk|read_mux_2|Mux3~18_combout\,
	datad => \reg_blk|read_mux_2|Mux3~16_combout\,
	combout => \reg_blk|read_mux_2|Mux3~19_combout\);

-- Location: LCCOMB_X21_Y2_N2
\reg_blk|register_11|data_out[29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_11|data_out[29]~feeder_combout\ = \regblk_data_in_mux|output[29]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[29]~29_combout\,
	combout => \reg_blk|register_11|data_out[29]~feeder_combout\);

-- Location: LCFF_X21_Y2_N3
\reg_blk|register_11|data_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_11|data_out[29]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~45_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_11|data_out\(29));

-- Location: LCFF_X20_Y7_N31
\reg_blk|register_8|data_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[29]~29_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_8|data_out\(29));

-- Location: LCCOMB_X20_Y7_N30
\reg_blk|read_mux_2|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux2~0_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|register_9|data_out\(29)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (((\reg_blk|register_8|data_out\(29) & !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_9|data_out\(29),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datac => \reg_blk|register_8|data_out\(29),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	combout => \reg_blk|read_mux_2|Mux2~0_combout\);

-- Location: LCCOMB_X19_Y10_N30
\reg_blk|read_mux_2|Mux2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux2~1_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|read_mux_2|Mux2~0_combout\ & ((\reg_blk|register_11|data_out\(29)))) # (!\reg_blk|read_mux_2|Mux2~0_combout\ & 
-- (\reg_blk|register_10|data_out\(29))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (((\reg_blk|read_mux_2|Mux2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_10|data_out\(29),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datac => \reg_blk|register_11|data_out\(29),
	datad => \reg_blk|read_mux_2|Mux2~0_combout\,
	combout => \reg_blk|read_mux_2|Mux2~1_combout\);

-- Location: LCCOMB_X21_Y7_N28
\reg_blk|register_2|data_out[29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_2|data_out[29]~feeder_combout\ = \regblk_data_in_mux|output[29]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[29]~29_combout\,
	combout => \reg_blk|register_2|data_out[29]~feeder_combout\);

-- Location: LCFF_X21_Y7_N29
\reg_blk|register_2|data_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_2|data_out[29]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_2|data_out\(29));

-- Location: LCFF_X19_Y5_N11
\reg_blk|register_1|data_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[29]~29_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~35_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_1|data_out\(29));

-- Location: LCFF_X20_Y5_N31
\reg_blk|register_5|data_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[29]~29_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_5|data_out\(29));

-- Location: LCFF_X19_Y5_N5
\reg_blk|register_6|data_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[29]~29_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_6|data_out\(29));

-- Location: LCFF_X20_Y5_N1
\reg_blk|register_4|data_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[29]~29_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_4|data_out\(29));

-- Location: LCCOMB_X20_Y5_N0
\reg_blk|read_mux_2|Mux2~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux2~12_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|register_6|data_out\(29)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (((\reg_blk|register_4|data_out\(29) & !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datab => \reg_blk|register_6|data_out\(29),
	datac => \reg_blk|register_4|data_out\(29),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	combout => \reg_blk|read_mux_2|Mux2~12_combout\);

-- Location: LCCOMB_X20_Y5_N30
\reg_blk|read_mux_2|Mux2~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux2~13_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|read_mux_2|Mux2~12_combout\ & (\reg_blk|register_7|data_out\(29))) # (!\reg_blk|read_mux_2|Mux2~12_combout\ & 
-- ((\reg_blk|register_5|data_out\(29)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (((\reg_blk|read_mux_2|Mux2~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_7|data_out\(29),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datac => \reg_blk|register_5|data_out\(29),
	datad => \reg_blk|read_mux_2|Mux2~12_combout\,
	combout => \reg_blk|read_mux_2|Mux2~13_combout\);

-- Location: LCCOMB_X19_Y5_N10
\reg_blk|read_mux_2|Mux2~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux2~14_combout\ = (\reg_blk|read_mux_2|Mux8~2_combout\ & (((\reg_blk|read_mux_2|Mux2~13_combout\)) # (!\reg_blk|read_mux_2|Mux8~1_combout\))) # (!\reg_blk|read_mux_2|Mux8~2_combout\ & (\reg_blk|read_mux_2|Mux8~1_combout\ & 
-- (\reg_blk|register_1|data_out\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux8~2_combout\,
	datab => \reg_blk|read_mux_2|Mux8~1_combout\,
	datac => \reg_blk|register_1|data_out\(29),
	datad => \reg_blk|read_mux_2|Mux2~13_combout\,
	combout => \reg_blk|read_mux_2|Mux2~14_combout\);

-- Location: LCCOMB_X21_Y7_N6
\reg_blk|read_mux_2|Mux2~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux2~15_combout\ = (\reg_blk|read_mux_2|Mux8~3_combout\ & ((\reg_blk|read_mux_2|Mux2~14_combout\ & ((\reg_blk|register_3|data_out\(29)))) # (!\reg_blk|read_mux_2|Mux2~14_combout\ & (\reg_blk|register_2|data_out\(29))))) # 
-- (!\reg_blk|read_mux_2|Mux8~3_combout\ & (((\reg_blk|read_mux_2|Mux2~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux8~3_combout\,
	datab => \reg_blk|register_2|data_out\(29),
	datac => \reg_blk|register_3|data_out\(29),
	datad => \reg_blk|read_mux_2|Mux2~14_combout\,
	combout => \reg_blk|read_mux_2|Mux2~15_combout\);

-- Location: LCFF_X20_Y2_N31
\reg_blk|register_30|data_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[29]~29_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_30|data_out\(29));

-- Location: LCFF_X20_Y2_N25
\reg_blk|register_26|data_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[29]~29_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_26|data_out\(29));

-- Location: LCFF_X19_Y2_N31
\reg_blk|register_22|data_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[29]~29_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_22|data_out\(29));

-- Location: LCFF_X19_Y2_N21
\reg_blk|register_18|data_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[29]~29_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_18|data_out\(29));

-- Location: LCCOMB_X19_Y2_N14
\reg_blk|read_mux_2|Mux2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux2~4_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|register_22|data_out\(29)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\reg_blk|register_18|data_out\(29) & !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datab => \reg_blk|register_22|data_out\(29),
	datac => \reg_blk|register_18|data_out\(29),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	combout => \reg_blk|read_mux_2|Mux2~4_combout\);

-- Location: LCCOMB_X20_Y2_N24
\reg_blk|read_mux_2|Mux2~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux2~5_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\reg_blk|read_mux_2|Mux2~4_combout\ & (\reg_blk|register_30|data_out\(29))) # (!\reg_blk|read_mux_2|Mux2~4_combout\ & 
-- ((\reg_blk|register_26|data_out\(29)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (((\reg_blk|read_mux_2|Mux2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datab => \reg_blk|register_30|data_out\(29),
	datac => \reg_blk|register_26|data_out\(29),
	datad => \reg_blk|read_mux_2|Mux2~4_combout\,
	combout => \reg_blk|read_mux_2|Mux2~5_combout\);

-- Location: LCFF_X18_Y3_N7
\reg_blk|register_16|data_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[29]~29_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_16|data_out\(29));

-- Location: LCCOMB_X18_Y3_N6
\reg_blk|read_mux_2|Mux2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux2~6_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (\reg_blk|register_24|data_out\(29))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\reg_blk|register_16|data_out\(29))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_24|data_out\(29),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datac => \reg_blk|register_16|data_out\(29),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	combout => \reg_blk|read_mux_2|Mux2~6_combout\);

-- Location: LCFF_X19_Y3_N3
\reg_blk|register_28|data_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[29]~29_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_28|data_out\(29));

-- Location: LCCOMB_X19_Y3_N2
\reg_blk|read_mux_2|Mux2~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux2~7_combout\ = (\reg_blk|read_mux_2|Mux2~6_combout\ & (((\reg_blk|register_28|data_out\(29)) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18))))) # (!\reg_blk|read_mux_2|Mux2~6_combout\ & 
-- (\reg_blk|register_20|data_out\(29) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_20|data_out\(29),
	datab => \reg_blk|read_mux_2|Mux2~6_combout\,
	datac => \reg_blk|register_28|data_out\(29),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	combout => \reg_blk|read_mux_2|Mux2~7_combout\);

-- Location: LCCOMB_X14_Y10_N8
\reg_blk|read_mux_2|Mux2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux2~8_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16)) # ((\reg_blk|read_mux_2|Mux2~5_combout\)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|read_mux_2|Mux2~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datac => \reg_blk|read_mux_2|Mux2~5_combout\,
	datad => \reg_blk|read_mux_2|Mux2~7_combout\,
	combout => \reg_blk|read_mux_2|Mux2~8_combout\);

-- Location: LCFF_X20_Y3_N21
\reg_blk|register_19|data_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[29]~29_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_19|data_out\(29));

-- Location: LCFF_X20_Y3_N7
\reg_blk|register_23|data_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[29]~29_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_23|data_out\(29));

-- Location: LCCOMB_X20_Y1_N16
\reg_blk|read_mux_2|Mux2~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux2~9_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19)) # ((\reg_blk|register_23|data_out\(29))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (\reg_blk|register_19|data_out\(29))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datac => \reg_blk|register_19|data_out\(29),
	datad => \reg_blk|register_23|data_out\(29),
	combout => \reg_blk|read_mux_2|Mux2~9_combout\);

-- Location: LCCOMB_X20_Y1_N6
\reg_blk|register_27|data_out[29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_27|data_out[29]~feeder_combout\ = \regblk_data_in_mux|output[29]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[29]~29_combout\,
	combout => \reg_blk|register_27|data_out[29]~feeder_combout\);

-- Location: LCFF_X20_Y1_N7
\reg_blk|register_27|data_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_27|data_out[29]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_27|data_out\(29));

-- Location: LCCOMB_X20_Y1_N20
\reg_blk|read_mux_2|Mux2~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux2~10_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\reg_blk|read_mux_2|Mux2~9_combout\ & (\reg_blk|register_31|data_out\(29))) # (!\reg_blk|read_mux_2|Mux2~9_combout\ & 
-- ((\reg_blk|register_27|data_out\(29)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (((\reg_blk|read_mux_2|Mux2~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_31|data_out\(29),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datac => \reg_blk|read_mux_2|Mux2~9_combout\,
	datad => \reg_blk|register_27|data_out\(29),
	combout => \reg_blk|read_mux_2|Mux2~10_combout\);

-- Location: LCCOMB_X14_Y10_N2
\reg_blk|read_mux_2|Mux2~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux2~11_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|read_mux_2|Mux2~8_combout\ & ((\reg_blk|read_mux_2|Mux2~10_combout\))) # (!\reg_blk|read_mux_2|Mux2~8_combout\ & 
-- (\reg_blk|read_mux_2|Mux2~3_combout\)))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (((\reg_blk|read_mux_2|Mux2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux2~3_combout\,
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datac => \reg_blk|read_mux_2|Mux2~8_combout\,
	datad => \reg_blk|read_mux_2|Mux2~10_combout\,
	combout => \reg_blk|read_mux_2|Mux2~11_combout\);

-- Location: LCCOMB_X14_Y10_N28
\reg_blk|read_mux_2|Mux2~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux2~16_combout\ = (\reg_blk|read_mux_2|Mux8~4_combout\ & (\reg_blk|read_mux_2|Mux8~0_combout\)) # (!\reg_blk|read_mux_2|Mux8~4_combout\ & ((\reg_blk|read_mux_2|Mux8~0_combout\ & ((\reg_blk|read_mux_2|Mux2~11_combout\))) # 
-- (!\reg_blk|read_mux_2|Mux8~0_combout\ & (\reg_blk|read_mux_2|Mux2~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux8~4_combout\,
	datab => \reg_blk|read_mux_2|Mux8~0_combout\,
	datac => \reg_blk|read_mux_2|Mux2~15_combout\,
	datad => \reg_blk|read_mux_2|Mux2~11_combout\,
	combout => \reg_blk|read_mux_2|Mux2~16_combout\);

-- Location: LCCOMB_X14_Y10_N6
\reg_blk|read_mux_2|Mux2~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux2~19_combout\ = (\reg_blk|read_mux_2|Mux8~4_combout\ & ((\reg_blk|read_mux_2|Mux2~16_combout\ & (\reg_blk|read_mux_2|Mux2~18_combout\)) # (!\reg_blk|read_mux_2|Mux2~16_combout\ & ((\reg_blk|read_mux_2|Mux2~1_combout\))))) # 
-- (!\reg_blk|read_mux_2|Mux8~4_combout\ & (((\reg_blk|read_mux_2|Mux2~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux2~18_combout\,
	datab => \reg_blk|read_mux_2|Mux8~4_combout\,
	datac => \reg_blk|read_mux_2|Mux2~1_combout\,
	datad => \reg_blk|read_mux_2|Mux2~16_combout\,
	combout => \reg_blk|read_mux_2|Mux2~19_combout\);

-- Location: M4K_X11_Y4
\data_cache|block_1|altsyncram_component|auto_generated|ram_block1a28\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "dat_cache_mif.mif",
	init_file_layout => "port_a",
	logical_ram_name => "dat_cache:data_cache|dat_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_lif1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 11,
	port_b_data_width => 2,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \controller|Equal7~0_combout\,
	clk0 => \clk3~clkctrl_outclk\,
	portadatain => \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\);

-- Location: LCCOMB_X12_Y4_N18
\regblk_data_in_mux|output[28]~28\ : cycloneii_lcell_comb
-- Equation(s):
-- \regblk_data_in_mux|output[28]~28_combout\ = (\controller|Equal6~2_combout\ & ((\data_cache|block_1|altsyncram_component|auto_generated|q_a\(28)))) # (!\controller|Equal6~2_combout\ & (\alu|func_mux_unit|Mux3~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controller|Equal6~2_combout\,
	datac => \alu|func_mux_unit|Mux3~3_combout\,
	datad => \data_cache|block_1|altsyncram_component|auto_generated|q_a\(28),
	combout => \regblk_data_in_mux|output[28]~28_combout\);

-- Location: LCFF_X20_Y1_N29
\reg_blk|register_27|data_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[28]~28_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_27|data_out\(28));

-- Location: LCFF_X20_Y3_N1
\reg_blk|register_19|data_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[28]~28_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_19|data_out\(28));

-- Location: LCFF_X20_Y3_N15
\reg_blk|register_23|data_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[28]~28_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_23|data_out\(28));

-- Location: LCCOMB_X20_Y3_N14
\reg_blk|read_mux_1|Mux3~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux3~7_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\reg_blk|register_23|data_out\(28)) # (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (\reg_blk|register_19|data_out\(28) & ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datab => \reg_blk|register_19|data_out\(28),
	datac => \reg_blk|register_23|data_out\(28),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	combout => \reg_blk|read_mux_1|Mux3~7_combout\);

-- Location: LCCOMB_X20_Y1_N28
\reg_blk|read_mux_1|Mux3~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux3~8_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\reg_blk|read_mux_1|Mux3~7_combout\ & (\reg_blk|register_31|data_out\(28))) # (!\reg_blk|read_mux_1|Mux3~7_combout\ & 
-- ((\reg_blk|register_27|data_out\(28)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (((\reg_blk|read_mux_1|Mux3~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_31|data_out\(28),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datac => \reg_blk|register_27|data_out\(28),
	datad => \reg_blk|read_mux_1|Mux3~7_combout\,
	combout => \reg_blk|read_mux_1|Mux3~8_combout\);

-- Location: LCFF_X13_Y6_N31
\reg_blk|register_21|data_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[28]~28_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_21|data_out\(28));

-- Location: LCFF_X18_Y2_N1
\reg_blk|register_25|data_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[28]~28_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_25|data_out\(28));

-- Location: LCCOMB_X18_Y2_N0
\reg_blk|read_mux_1|Mux3~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux3~2_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\reg_blk|register_25|data_out\(28)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (\reg_blk|register_17|data_out\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_17|data_out\(28),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datac => \reg_blk|register_25|data_out\(28),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	combout => \reg_blk|read_mux_1|Mux3~2_combout\);

-- Location: LCCOMB_X13_Y6_N30
\reg_blk|read_mux_1|Mux3~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux3~3_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\reg_blk|read_mux_1|Mux3~2_combout\ & (\reg_blk|register_29|data_out\(28))) # (!\reg_blk|read_mux_1|Mux3~2_combout\ & 
-- ((\reg_blk|register_21|data_out\(28)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\reg_blk|read_mux_1|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_29|data_out\(28),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datac => \reg_blk|register_21|data_out\(28),
	datad => \reg_blk|read_mux_1|Mux3~2_combout\,
	combout => \reg_blk|read_mux_1|Mux3~3_combout\);

-- Location: LCCOMB_X18_Y6_N24
\reg_blk|read_mux_1|Mux3~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux3~6_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|read_mux_1|Mux3~3_combout\))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (\reg_blk|read_mux_1|Mux3~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux3~5_combout\,
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datad => \reg_blk|read_mux_1|Mux3~3_combout\,
	combout => \reg_blk|read_mux_1|Mux3~6_combout\);

-- Location: LCCOMB_X18_Y6_N14
\reg_blk|read_mux_1|Mux3~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux3~9_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\reg_blk|read_mux_1|Mux3~6_combout\ & ((\reg_blk|read_mux_1|Mux3~8_combout\))) # (!\reg_blk|read_mux_1|Mux3~6_combout\ & 
-- (\reg_blk|read_mux_1|Mux3~1_combout\)))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\reg_blk|read_mux_1|Mux3~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux3~1_combout\,
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datac => \reg_blk|read_mux_1|Mux3~8_combout\,
	datad => \reg_blk|read_mux_1|Mux3~6_combout\,
	combout => \reg_blk|read_mux_1|Mux3~9_combout\);

-- Location: LCCOMB_X13_Y1_N24
\reg_blk|register_3|data_out[28]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_3|data_out[28]~feeder_combout\ = \regblk_data_in_mux|output[28]~28_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[28]~28_combout\,
	combout => \reg_blk|register_3|data_out[28]~feeder_combout\);

-- Location: LCFF_X13_Y1_N25
\reg_blk|register_3|data_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_3|data_out[28]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_3|data_out\(28));

-- Location: LCFF_X19_Y8_N17
\reg_blk|register_5|data_out[28]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[28]~28_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_5|data_out\(28));

-- Location: LCCOMB_X19_Y8_N16
\reg_blk|read_mux_1|Mux3~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux3~12_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|register_5|data_out\(28)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (\reg_blk|register_4|data_out\(28)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datab => \reg_blk|register_4|data_out\(28),
	datac => \reg_blk|register_5|data_out\(28),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	combout => \reg_blk|read_mux_1|Mux3~12_combout\);

-- Location: LCCOMB_X9_Y3_N6
\reg_blk|read_mux_1|Mux3~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux3~13_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\reg_blk|read_mux_1|Mux3~12_combout\ & ((\reg_blk|register_7|data_out\(28)))) # (!\reg_blk|read_mux_1|Mux3~12_combout\ & 
-- (\reg_blk|register_6|data_out\(28))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\reg_blk|read_mux_1|Mux3~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datab => \reg_blk|register_6|data_out\(28),
	datac => \reg_blk|read_mux_1|Mux3~12_combout\,
	datad => \reg_blk|register_7|data_out\(28),
	combout => \reg_blk|read_mux_1|Mux3~13_combout\);

-- Location: LCCOMB_X17_Y1_N22
\reg_blk|read_mux_1|Mux3~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux3~14_combout\ = (\reg_blk|read_mux_1|Mux7~3_combout\ & ((\reg_blk|read_mux_1|Mux7~4_combout\ & ((\reg_blk|read_mux_1|Mux3~13_combout\))) # (!\reg_blk|read_mux_1|Mux7~4_combout\ & (\reg_blk|register_1|data_out\(28))))) # 
-- (!\reg_blk|read_mux_1|Mux7~3_combout\ & (((\reg_blk|read_mux_1|Mux7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_1|data_out\(28),
	datab => \reg_blk|read_mux_1|Mux7~3_combout\,
	datac => \reg_blk|read_mux_1|Mux7~4_combout\,
	datad => \reg_blk|read_mux_1|Mux3~13_combout\,
	combout => \reg_blk|read_mux_1|Mux3~14_combout\);

-- Location: LCCOMB_X17_Y1_N4
\reg_blk|read_mux_1|Mux3~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux3~15_combout\ = (\reg_blk|read_mux_1|Mux7~2_combout\ & ((\reg_blk|read_mux_1|Mux3~14_combout\ & ((\reg_blk|register_3|data_out\(28)))) # (!\reg_blk|read_mux_1|Mux3~14_combout\ & (\reg_blk|register_2|data_out\(28))))) # 
-- (!\reg_blk|read_mux_1|Mux7~2_combout\ & (((\reg_blk|read_mux_1|Mux3~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_2|data_out\(28),
	datab => \reg_blk|register_3|data_out\(28),
	datac => \reg_blk|read_mux_1|Mux7~2_combout\,
	datad => \reg_blk|read_mux_1|Mux3~14_combout\,
	combout => \reg_blk|read_mux_1|Mux3~15_combout\);

-- Location: LCCOMB_X18_Y6_N8
\reg_blk|read_mux_1|Mux3~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux3~16_combout\ = (\reg_blk|read_mux_1|Mux7~1_combout\ & (((\reg_blk|read_mux_1|Mux7~0_combout\)))) # (!\reg_blk|read_mux_1|Mux7~1_combout\ & ((\reg_blk|read_mux_1|Mux7~0_combout\ & (\reg_blk|read_mux_1|Mux3~11_combout\)) # 
-- (!\reg_blk|read_mux_1|Mux7~0_combout\ & ((\reg_blk|read_mux_1|Mux3~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux3~11_combout\,
	datab => \reg_blk|read_mux_1|Mux7~1_combout\,
	datac => \reg_blk|read_mux_1|Mux7~0_combout\,
	datad => \reg_blk|read_mux_1|Mux3~15_combout\,
	combout => \reg_blk|read_mux_1|Mux3~16_combout\);

-- Location: LCCOMB_X18_Y6_N2
\reg_blk|read_mux_1|Mux3~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux3~19_combout\ = (\reg_blk|read_mux_1|Mux3~16_combout\ & ((\reg_blk|read_mux_1|Mux3~18_combout\) # ((!\reg_blk|read_mux_1|Mux7~1_combout\)))) # (!\reg_blk|read_mux_1|Mux3~16_combout\ & (((\reg_blk|read_mux_1|Mux3~9_combout\ & 
-- \reg_blk|read_mux_1|Mux7~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux3~18_combout\,
	datab => \reg_blk|read_mux_1|Mux3~9_combout\,
	datac => \reg_blk|read_mux_1|Mux3~16_combout\,
	datad => \reg_blk|read_mux_1|Mux7~1_combout\,
	combout => \reg_blk|read_mux_1|Mux3~19_combout\);

-- Location: LCCOMB_X19_Y4_N14
\alu|addsub_unit|addder|bit_28|or_1|output~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|addsub_unit|addder|bit_28|or_1|output~0_combout\ = (\reg_blk|read_mux_1|Mux3~19_combout\ & ((\alu|addsub_unit|addder|bit_27|or_1|output~0_combout\) # (\alu_source_mux|output[28]~67_combout\ $ (\controller|ctrl_alu_op[2]~5_combout\)))) # 
-- (!\reg_blk|read_mux_1|Mux3~19_combout\ & (\alu|addsub_unit|addder|bit_27|or_1|output~0_combout\ & (\alu_source_mux|output[28]~67_combout\ $ (\controller|ctrl_alu_op[2]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_source_mux|output[28]~67_combout\,
	datab => \reg_blk|read_mux_1|Mux3~19_combout\,
	datac => \controller|ctrl_alu_op[2]~5_combout\,
	datad => \alu|addsub_unit|addder|bit_27|or_1|output~0_combout\,
	combout => \alu|addsub_unit|addder|bit_28|or_1|output~0_combout\);

-- Location: LCCOMB_X12_Y7_N4
\alu|func_mux_unit|Mux2~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux2~3_combout\ = (\alu|func_mux_unit|Mux6~2_combout\) # ((\controller|ctrl_alu_op[0]~2_combout\ & (\alu|func_mux_unit|Mux6~3_combout\ & \reg_blk|read_mux_1|Mux2~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ctrl_alu_op[0]~2_combout\,
	datab => \alu|func_mux_unit|Mux6~2_combout\,
	datac => \alu|func_mux_unit|Mux6~3_combout\,
	datad => \reg_blk|read_mux_1|Mux2~19_combout\,
	combout => \alu|func_mux_unit|Mux2~3_combout\);

-- Location: LCCOMB_X12_Y7_N6
\alu|func_mux_unit|Mux2~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux2~6_combout\ = (\controller|ctrl_alu_op[2]~5_combout\ & (((\reg_blk|read_mux_1|Mux2~19_combout\)))) # (!\controller|ctrl_alu_op[2]~5_combout\ & (((!\controller|ctrl_alu_op[0]~2_combout\ & \controller|ctrl_alu_op[1]~4_combout\)) # 
-- (!\reg_blk|read_mux_1|Mux2~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ctrl_alu_op[0]~2_combout\,
	datab => \controller|ctrl_alu_op[2]~5_combout\,
	datac => \controller|ctrl_alu_op[1]~4_combout\,
	datad => \reg_blk|read_mux_1|Mux2~19_combout\,
	combout => \alu|func_mux_unit|Mux2~6_combout\);

-- Location: LCCOMB_X12_Y7_N24
\alu|func_mux_unit|Mux2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux2~4_combout\ = (\alu|func_mux_unit|Mux2~3_combout\ & (\alu|func_mux_unit|Mux2~2_combout\ $ (!\alu|func_mux_unit|Mux2~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|func_mux_unit|Mux2~2_combout\,
	datab => \alu|func_mux_unit|Mux2~3_combout\,
	datad => \alu|func_mux_unit|Mux2~6_combout\,
	combout => \alu|func_mux_unit|Mux2~4_combout\);

-- Location: LCCOMB_X19_Y4_N28
\alu|func_mux_unit|Mux2~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux2~5_combout\ = (\alu|func_mux_unit|Mux2~4_combout\) # ((\alu|func_mux_unit|Mux3~0_combout\ & (\alu|func_mux_unit|Mux2~2_combout\ $ (\alu|addsub_unit|addder|bit_28|or_1|output~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|func_mux_unit|Mux2~2_combout\,
	datab => \alu|func_mux_unit|Mux3~0_combout\,
	datac => \alu|addsub_unit|addder|bit_28|or_1|output~0_combout\,
	datad => \alu|func_mux_unit|Mux2~4_combout\,
	combout => \alu|func_mux_unit|Mux2~5_combout\);

-- Location: LCCOMB_X19_Y4_N30
\regblk_data_in_mux|output[29]~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \regblk_data_in_mux|output[29]~29_combout\ = (\controller|Equal6~2_combout\ & ((\data_cache|block_1|altsyncram_component|auto_generated|q_a\(29)))) # (!\controller|Equal6~2_combout\ & (\alu|func_mux_unit|Mux2~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu|func_mux_unit|Mux2~5_combout\,
	datac => \controller|Equal6~2_combout\,
	datad => \data_cache|block_1|altsyncram_component|auto_generated|q_a\(29),
	combout => \regblk_data_in_mux|output[29]~29_combout\);

-- Location: LCCOMB_X15_Y4_N10
\reg_blk|register_3|data_out[29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_3|data_out[29]~feeder_combout\ = \regblk_data_in_mux|output[29]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[29]~29_combout\,
	combout => \reg_blk|register_3|data_out[29]~feeder_combout\);

-- Location: LCFF_X15_Y4_N11
\reg_blk|register_3|data_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_3|data_out[29]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_3|data_out\(29));

-- Location: LCCOMB_X19_Y5_N4
\reg_blk|read_mux_1|Mux2~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux2~12_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\reg_blk|register_6|data_out\(29)) # (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (\reg_blk|register_4|data_out\(29) & ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_4|data_out\(29),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datac => \reg_blk|register_6|data_out\(29),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	combout => \reg_blk|read_mux_1|Mux2~12_combout\);

-- Location: LCFF_X18_Y6_N19
\reg_blk|register_7|data_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[29]~29_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_7|data_out\(29));

-- Location: LCCOMB_X18_Y6_N26
\reg_blk|read_mux_1|Mux2~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux2~13_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|read_mux_1|Mux2~12_combout\ & ((\reg_blk|register_7|data_out\(29)))) # (!\reg_blk|read_mux_1|Mux2~12_combout\ & 
-- (\reg_blk|register_5|data_out\(29))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (\reg_blk|read_mux_1|Mux2~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datab => \reg_blk|read_mux_1|Mux2~12_combout\,
	datac => \reg_blk|register_5|data_out\(29),
	datad => \reg_blk|register_7|data_out\(29),
	combout => \reg_blk|read_mux_1|Mux2~13_combout\);

-- Location: LCCOMB_X15_Y6_N2
\reg_blk|read_mux_1|Mux2~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux2~14_combout\ = (\reg_blk|read_mux_1|Mux7~4_combout\ & (((\reg_blk|read_mux_1|Mux2~13_combout\) # (!\reg_blk|read_mux_1|Mux7~3_combout\)))) # (!\reg_blk|read_mux_1|Mux7~4_combout\ & (\reg_blk|register_1|data_out\(29) & 
-- (\reg_blk|read_mux_1|Mux7~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux7~4_combout\,
	datab => \reg_blk|register_1|data_out\(29),
	datac => \reg_blk|read_mux_1|Mux7~3_combout\,
	datad => \reg_blk|read_mux_1|Mux2~13_combout\,
	combout => \reg_blk|read_mux_1|Mux2~14_combout\);

-- Location: LCCOMB_X15_Y6_N24
\reg_blk|read_mux_1|Mux2~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux2~15_combout\ = (\reg_blk|read_mux_1|Mux7~2_combout\ & ((\reg_blk|read_mux_1|Mux2~14_combout\ & ((\reg_blk|register_3|data_out\(29)))) # (!\reg_blk|read_mux_1|Mux2~14_combout\ & (\reg_blk|register_2|data_out\(29))))) # 
-- (!\reg_blk|read_mux_1|Mux7~2_combout\ & (((\reg_blk|read_mux_1|Mux2~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_2|data_out\(29),
	datab => \reg_blk|register_3|data_out\(29),
	datac => \reg_blk|read_mux_1|Mux7~2_combout\,
	datad => \reg_blk|read_mux_1|Mux2~14_combout\,
	combout => \reg_blk|read_mux_1|Mux2~15_combout\);

-- Location: LCCOMB_X19_Y2_N4
\reg_blk|read_mux_1|Mux2~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux2~4_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\reg_blk|register_22|data_out\(29)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\reg_blk|register_18|data_out\(29) & !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datab => \reg_blk|register_22|data_out\(29),
	datac => \reg_blk|register_18|data_out\(29),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	combout => \reg_blk|read_mux_1|Mux2~4_combout\);

-- Location: LCCOMB_X20_Y2_N6
\reg_blk|read_mux_1|Mux2~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux2~5_combout\ = (\reg_blk|read_mux_1|Mux2~4_combout\ & (((\reg_blk|register_30|data_out\(29)) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24))))) # (!\reg_blk|read_mux_1|Mux2~4_combout\ & 
-- (\reg_blk|register_26|data_out\(29) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_26|data_out\(29),
	datab => \reg_blk|register_30|data_out\(29),
	datac => \reg_blk|read_mux_1|Mux2~4_combout\,
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	combout => \reg_blk|read_mux_1|Mux2~5_combout\);

-- Location: LCCOMB_X20_Y2_N28
\reg_blk|read_mux_1|Mux2~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux2~8_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21)) # (\reg_blk|read_mux_1|Mux2~5_combout\)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (\reg_blk|read_mux_1|Mux2~7_combout\ & (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux2~7_combout\,
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datad => \reg_blk|read_mux_1|Mux2~5_combout\,
	combout => \reg_blk|read_mux_1|Mux2~8_combout\);

-- Location: LCCOMB_X20_Y1_N14
\reg_blk|register_31|data_out[29]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_31|data_out[29]~feeder_combout\ = \regblk_data_in_mux|output[29]~29_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[29]~29_combout\,
	combout => \reg_blk|register_31|data_out[29]~feeder_combout\);

-- Location: LCFF_X20_Y1_N15
\reg_blk|register_31|data_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_31|data_out[29]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_31|data_out\(29));

-- Location: LCCOMB_X20_Y3_N6
\reg_blk|read_mux_1|Mux2~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux2~9_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\reg_blk|register_23|data_out\(29)) # (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (\reg_blk|register_19|data_out\(29) & ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datab => \reg_blk|register_19|data_out\(29),
	datac => \reg_blk|register_23|data_out\(29),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	combout => \reg_blk|read_mux_1|Mux2~9_combout\);

-- Location: LCCOMB_X20_Y1_N30
\reg_blk|read_mux_1|Mux2~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux2~10_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\reg_blk|read_mux_1|Mux2~9_combout\ & ((\reg_blk|register_31|data_out\(29)))) # (!\reg_blk|read_mux_1|Mux2~9_combout\ & 
-- (\reg_blk|register_27|data_out\(29))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (((\reg_blk|read_mux_1|Mux2~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_27|data_out\(29),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datac => \reg_blk|register_31|data_out\(29),
	datad => \reg_blk|read_mux_1|Mux2~9_combout\,
	combout => \reg_blk|read_mux_1|Mux2~10_combout\);

-- Location: LCCOMB_X17_Y2_N30
\reg_blk|read_mux_1|Mux2~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux2~11_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|read_mux_1|Mux2~8_combout\ & ((\reg_blk|read_mux_1|Mux2~10_combout\))) # (!\reg_blk|read_mux_1|Mux2~8_combout\ & 
-- (\reg_blk|read_mux_1|Mux2~3_combout\)))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (((\reg_blk|read_mux_1|Mux2~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux2~3_combout\,
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datac => \reg_blk|read_mux_1|Mux2~8_combout\,
	datad => \reg_blk|read_mux_1|Mux2~10_combout\,
	combout => \reg_blk|read_mux_1|Mux2~11_combout\);

-- Location: LCCOMB_X14_Y2_N18
\reg_blk|read_mux_1|Mux2~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux2~16_combout\ = (\reg_blk|read_mux_1|Mux7~0_combout\ & (\reg_blk|read_mux_1|Mux7~1_combout\)) # (!\reg_blk|read_mux_1|Mux7~0_combout\ & ((\reg_blk|read_mux_1|Mux7~1_combout\ & ((\reg_blk|read_mux_1|Mux2~11_combout\))) # 
-- (!\reg_blk|read_mux_1|Mux7~1_combout\ & (\reg_blk|read_mux_1|Mux2~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux7~0_combout\,
	datab => \reg_blk|read_mux_1|Mux7~1_combout\,
	datac => \reg_blk|read_mux_1|Mux2~15_combout\,
	datad => \reg_blk|read_mux_1|Mux2~11_combout\,
	combout => \reg_blk|read_mux_1|Mux2~16_combout\);

-- Location: LCFF_X18_Y1_N11
\reg_blk|register_13|data_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[29]~29_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_13|data_out\(29));

-- Location: LCFF_X17_Y2_N27
\reg_blk|register_14|data_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[29]~29_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_14|data_out\(29));

-- Location: LCCOMB_X17_Y2_N20
\reg_blk|read_mux_1|Mux2~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux2~17_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\reg_blk|register_14|data_out\(29)) # (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (\reg_blk|register_12|data_out\(29) & ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_12|data_out\(29),
	datab => \reg_blk|register_14|data_out\(29),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	combout => \reg_blk|read_mux_1|Mux2~17_combout\);

-- Location: LCCOMB_X17_Y2_N6
\reg_blk|read_mux_1|Mux2~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux2~18_combout\ = (\reg_blk|read_mux_1|Mux2~17_combout\ & ((\reg_blk|register_15|data_out\(29)) # ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21))))) # (!\reg_blk|read_mux_1|Mux2~17_combout\ & 
-- (((\reg_blk|register_13|data_out\(29) & \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_15|data_out\(29),
	datab => \reg_blk|register_13|data_out\(29),
	datac => \reg_blk|read_mux_1|Mux2~17_combout\,
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	combout => \reg_blk|read_mux_1|Mux2~18_combout\);

-- Location: LCFF_X20_Y7_N17
\reg_blk|register_9|data_out[29]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[29]~29_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_9|data_out\(29));

-- Location: LCCOMB_X20_Y7_N16
\reg_blk|read_mux_1|Mux2~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux2~0_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (((\reg_blk|register_9|data_out\(29)) # (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (\reg_blk|register_8|data_out\(29) & ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datab => \reg_blk|register_8|data_out\(29),
	datac => \reg_blk|register_9|data_out\(29),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	combout => \reg_blk|read_mux_1|Mux2~0_combout\);

-- Location: LCCOMB_X21_Y2_N16
\reg_blk|read_mux_1|Mux2~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux2~1_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\reg_blk|read_mux_1|Mux2~0_combout\ & ((\reg_blk|register_11|data_out\(29)))) # (!\reg_blk|read_mux_1|Mux2~0_combout\ & 
-- (\reg_blk|register_10|data_out\(29))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\reg_blk|read_mux_1|Mux2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_10|data_out\(29),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datac => \reg_blk|read_mux_1|Mux2~0_combout\,
	datad => \reg_blk|register_11|data_out\(29),
	combout => \reg_blk|read_mux_1|Mux2~1_combout\);

-- Location: LCCOMB_X14_Y2_N24
\reg_blk|read_mux_1|Mux2~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux2~19_combout\ = (\reg_blk|read_mux_1|Mux7~0_combout\ & ((\reg_blk|read_mux_1|Mux2~16_combout\ & (\reg_blk|read_mux_1|Mux2~18_combout\)) # (!\reg_blk|read_mux_1|Mux2~16_combout\ & ((\reg_blk|read_mux_1|Mux2~1_combout\))))) # 
-- (!\reg_blk|read_mux_1|Mux7~0_combout\ & (\reg_blk|read_mux_1|Mux2~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux7~0_combout\,
	datab => \reg_blk|read_mux_1|Mux2~16_combout\,
	datac => \reg_blk|read_mux_1|Mux2~18_combout\,
	datad => \reg_blk|read_mux_1|Mux2~1_combout\,
	combout => \reg_blk|read_mux_1|Mux2~19_combout\);

-- Location: LCCOMB_X20_Y4_N22
\alu|addsub_unit|addder|bit_29|or_1|output~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|addsub_unit|addder|bit_29|or_1|output~0_combout\ = (\reg_blk|read_mux_1|Mux2~19_combout\ & ((\alu|addsub_unit|addder|bit_28|or_1|output~0_combout\) # (\alu_source_mux|output[29]~66_combout\ $ (\controller|ctrl_alu_op[2]~5_combout\)))) # 
-- (!\reg_blk|read_mux_1|Mux2~19_combout\ & (\alu|addsub_unit|addder|bit_28|or_1|output~0_combout\ & (\alu_source_mux|output[29]~66_combout\ $ (\controller|ctrl_alu_op[2]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_source_mux|output[29]~66_combout\,
	datab => \reg_blk|read_mux_1|Mux2~19_combout\,
	datac => \controller|ctrl_alu_op[2]~5_combout\,
	datad => \alu|addsub_unit|addder|bit_28|or_1|output~0_combout\,
	combout => \alu|addsub_unit|addder|bit_29|or_1|output~0_combout\);

-- Location: LCCOMB_X20_Y6_N30
\alu|addsub_unit|addder|bit_30|or_1|output~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|addsub_unit|addder|bit_30|or_1|output~0_combout\ = (\reg_blk|read_mux_1|Mux1~19_combout\ & ((\alu|addsub_unit|addder|bit_29|or_1|output~0_combout\) # (\alu_source_mux|output[30]~65_combout\ $ (\controller|ctrl_alu_op[2]~5_combout\)))) # 
-- (!\reg_blk|read_mux_1|Mux1~19_combout\ & (\alu|addsub_unit|addder|bit_29|or_1|output~0_combout\ & (\alu_source_mux|output[30]~65_combout\ $ (\controller|ctrl_alu_op[2]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux1~19_combout\,
	datab => \alu_source_mux|output[30]~65_combout\,
	datac => \controller|ctrl_alu_op[2]~5_combout\,
	datad => \alu|addsub_unit|addder|bit_29|or_1|output~0_combout\,
	combout => \alu|addsub_unit|addder|bit_30|or_1|output~0_combout\);

-- Location: LCCOMB_X20_Y6_N24
\alu|addsub_unit|addder|bit_31|xor_2|output\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|addsub_unit|addder|bit_31|xor_2|output~combout\ = \controller|ctrl_alu_op[2]~5_combout\ $ (\alu_source_mux|output[31]~64_combout\ $ (\reg_blk|read_mux_1|Mux0~19_combout\ $ (\alu|addsub_unit|addder|bit_30|or_1|output~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ctrl_alu_op[2]~5_combout\,
	datab => \alu_source_mux|output[31]~64_combout\,
	datac => \reg_blk|read_mux_1|Mux0~19_combout\,
	datad => \alu|addsub_unit|addder|bit_30|or_1|output~0_combout\,
	combout => \alu|addsub_unit|addder|bit_31|xor_2|output~combout\);

-- Location: LCCOMB_X19_Y6_N28
\alu|func_mux_unit|Mux0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux0~2_combout\ = (\alu|func_mux_unit|Mux0~0_combout\) # ((\alu|func_mux_unit|Mux0~1_combout\) # ((\alu|func_mux_unit|Mux3~0_combout\ & \alu|addsub_unit|addder|bit_31|xor_2|output~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|func_mux_unit|Mux3~0_combout\,
	datab => \alu|func_mux_unit|Mux0~0_combout\,
	datac => \alu|func_mux_unit|Mux0~1_combout\,
	datad => \alu|addsub_unit|addder|bit_31|xor_2|output~combout\,
	combout => \alu|func_mux_unit|Mux0~2_combout\);

-- Location: LCCOMB_X18_Y6_N22
\regblk_data_in_mux|output[31]~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \regblk_data_in_mux|output[31]~31_combout\ = (\controller|Equal6~2_combout\ & (\data_cache|block_1|altsyncram_component|auto_generated|q_a\(31))) # (!\controller|Equal6~2_combout\ & ((\alu|func_mux_unit|Mux0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|Equal6~2_combout\,
	datac => \data_cache|block_1|altsyncram_component|auto_generated|q_a\(31),
	datad => \alu|func_mux_unit|Mux0~2_combout\,
	combout => \regblk_data_in_mux|output[31]~31_combout\);

-- Location: LCCOMB_X18_Y6_N10
\reg_blk|register_7|data_out[31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_7|data_out[31]~feeder_combout\ = \regblk_data_in_mux|output[31]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[31]~31_combout\,
	combout => \reg_blk|register_7|data_out[31]~feeder_combout\);

-- Location: LCFF_X18_Y6_N11
\reg_blk|register_7|data_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_7|data_out[31]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_7|data_out\(31));

-- Location: LCCOMB_X18_Y6_N12
\reg_blk|read_mux_1|Mux0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux0~12_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\reg_blk|register_6|data_out\(31)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & \reg_blk|register_4|data_out\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_6|data_out\(31),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datad => \reg_blk|register_4|data_out\(31),
	combout => \reg_blk|read_mux_1|Mux0~12_combout\);

-- Location: LCCOMB_X15_Y6_N8
\reg_blk|read_mux_1|Mux0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux0~13_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|read_mux_1|Mux0~12_combout\ & ((\reg_blk|register_7|data_out\(31)))) # (!\reg_blk|read_mux_1|Mux0~12_combout\ & 
-- (\reg_blk|register_5|data_out\(31))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (((\reg_blk|read_mux_1|Mux0~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_5|data_out\(31),
	datab => \reg_blk|register_7|data_out\(31),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datad => \reg_blk|read_mux_1|Mux0~12_combout\,
	combout => \reg_blk|read_mux_1|Mux0~13_combout\);

-- Location: LCCOMB_X15_Y6_N22
\reg_blk|read_mux_1|Mux0~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux0~14_combout\ = (\reg_blk|read_mux_1|Mux7~3_combout\ & ((\reg_blk|read_mux_1|Mux7~4_combout\ & ((\reg_blk|read_mux_1|Mux0~13_combout\))) # (!\reg_blk|read_mux_1|Mux7~4_combout\ & (\reg_blk|register_1|data_out\(31))))) # 
-- (!\reg_blk|read_mux_1|Mux7~3_combout\ & (((\reg_blk|read_mux_1|Mux7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_1|data_out\(31),
	datab => \reg_blk|read_mux_1|Mux0~13_combout\,
	datac => \reg_blk|read_mux_1|Mux7~3_combout\,
	datad => \reg_blk|read_mux_1|Mux7~4_combout\,
	combout => \reg_blk|read_mux_1|Mux0~14_combout\);

-- Location: LCCOMB_X15_Y6_N28
\reg_blk|read_mux_1|Mux0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux0~15_combout\ = (\reg_blk|read_mux_1|Mux0~14_combout\ & (((\reg_blk|register_3|data_out\(31)) # (!\reg_blk|read_mux_1|Mux7~2_combout\)))) # (!\reg_blk|read_mux_1|Mux0~14_combout\ & (\reg_blk|register_2|data_out\(31) & 
-- (\reg_blk|read_mux_1|Mux7~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_2|data_out\(31),
	datab => \reg_blk|read_mux_1|Mux0~14_combout\,
	datac => \reg_blk|read_mux_1|Mux7~2_combout\,
	datad => \reg_blk|register_3|data_out\(31),
	combout => \reg_blk|read_mux_1|Mux0~15_combout\);

-- Location: LCFF_X18_Y2_N13
\reg_blk|register_25|data_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[31]~31_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_25|data_out\(31));

-- Location: LCCOMB_X18_Y2_N12
\reg_blk|read_mux_1|Mux0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux0~2_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23)) # ((\reg_blk|register_25|data_out\(31))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\reg_blk|register_17|data_out\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datac => \reg_blk|register_25|data_out\(31),
	datad => \reg_blk|register_17|data_out\(31),
	combout => \reg_blk|read_mux_1|Mux0~2_combout\);

-- Location: LCCOMB_X17_Y6_N30
\reg_blk|read_mux_1|Mux0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux0~3_combout\ = (\reg_blk|read_mux_1|Mux0~2_combout\ & ((\reg_blk|register_29|data_out\(31)) # ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23))))) # (!\reg_blk|read_mux_1|Mux0~2_combout\ & 
-- (((\reg_blk|register_21|data_out\(31) & \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_29|data_out\(31),
	datab => \reg_blk|register_21|data_out\(31),
	datac => \reg_blk|read_mux_1|Mux0~2_combout\,
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	combout => \reg_blk|read_mux_1|Mux0~3_combout\);

-- Location: LCCOMB_X20_Y3_N26
\reg_blk|read_mux_1|Mux0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux0~9_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24)) # ((\reg_blk|register_23|data_out\(31))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\reg_blk|register_19|data_out\(31)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datac => \reg_blk|register_23|data_out\(31),
	datad => \reg_blk|register_19|data_out\(31),
	combout => \reg_blk|read_mux_1|Mux0~9_combout\);

-- Location: LCCOMB_X21_Y6_N12
\reg_blk|read_mux_1|Mux0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux0~10_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\reg_blk|read_mux_1|Mux0~9_combout\ & ((\reg_blk|register_31|data_out\(31)))) # (!\reg_blk|read_mux_1|Mux0~9_combout\ & 
-- (\reg_blk|register_27|data_out\(31))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (((\reg_blk|read_mux_1|Mux0~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_27|data_out\(31),
	datab => \reg_blk|register_31|data_out\(31),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datad => \reg_blk|read_mux_1|Mux0~9_combout\,
	combout => \reg_blk|read_mux_1|Mux0~10_combout\);

-- Location: LCCOMB_X21_Y6_N2
\reg_blk|read_mux_1|Mux0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux0~11_combout\ = (\reg_blk|read_mux_1|Mux0~8_combout\ & (((\reg_blk|read_mux_1|Mux0~10_combout\) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21))))) # (!\reg_blk|read_mux_1|Mux0~8_combout\ & 
-- (\reg_blk|read_mux_1|Mux0~3_combout\ & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux0~8_combout\,
	datab => \reg_blk|read_mux_1|Mux0~3_combout\,
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datad => \reg_blk|read_mux_1|Mux0~10_combout\,
	combout => \reg_blk|read_mux_1|Mux0~11_combout\);

-- Location: LCCOMB_X21_Y6_N20
\reg_blk|read_mux_1|Mux0~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux0~16_combout\ = (\reg_blk|read_mux_1|Mux7~1_combout\ & (((\reg_blk|read_mux_1|Mux7~0_combout\) # (\reg_blk|read_mux_1|Mux0~11_combout\)))) # (!\reg_blk|read_mux_1|Mux7~1_combout\ & (\reg_blk|read_mux_1|Mux0~15_combout\ & 
-- (!\reg_blk|read_mux_1|Mux7~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux7~1_combout\,
	datab => \reg_blk|read_mux_1|Mux0~15_combout\,
	datac => \reg_blk|read_mux_1|Mux7~0_combout\,
	datad => \reg_blk|read_mux_1|Mux0~11_combout\,
	combout => \reg_blk|read_mux_1|Mux0~16_combout\);

-- Location: LCCOMB_X20_Y7_N8
\reg_blk|register_9|data_out[31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_9|data_out[31]~feeder_combout\ = \regblk_data_in_mux|output[31]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[31]~31_combout\,
	combout => \reg_blk|register_9|data_out[31]~feeder_combout\);

-- Location: LCFF_X20_Y7_N9
\reg_blk|register_9|data_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_9|data_out[31]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_9|data_out\(31));

-- Location: LCFF_X20_Y7_N3
\reg_blk|register_8|data_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[31]~31_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~44_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_8|data_out\(31));

-- Location: LCCOMB_X20_Y7_N24
\reg_blk|read_mux_1|Mux0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux0~0_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (\reg_blk|register_9|data_out\(31))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|register_8|data_out\(31))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datab => \reg_blk|register_9|data_out\(31),
	datac => \reg_blk|register_8|data_out\(31),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	combout => \reg_blk|read_mux_1|Mux0~0_combout\);

-- Location: LCCOMB_X22_Y6_N18
\reg_blk|register_10|data_out[31]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_10|data_out[31]~feeder_combout\ = \regblk_data_in_mux|output[31]~31_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[31]~31_combout\,
	combout => \reg_blk|register_10|data_out[31]~feeder_combout\);

-- Location: LCFF_X22_Y6_N19
\reg_blk|register_10|data_out[31]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_10|data_out[31]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_10|data_out\(31));

-- Location: LCCOMB_X22_Y6_N24
\reg_blk|read_mux_1|Mux0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux0~1_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\reg_blk|read_mux_1|Mux0~0_combout\ & (\reg_blk|register_11|data_out\(31))) # (!\reg_blk|read_mux_1|Mux0~0_combout\ & 
-- ((\reg_blk|register_10|data_out\(31)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\reg_blk|read_mux_1|Mux0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_11|data_out\(31),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datac => \reg_blk|read_mux_1|Mux0~0_combout\,
	datad => \reg_blk|register_10|data_out\(31),
	combout => \reg_blk|read_mux_1|Mux0~1_combout\);

-- Location: LCCOMB_X21_Y6_N18
\reg_blk|read_mux_1|Mux0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux0~19_combout\ = (\reg_blk|read_mux_1|Mux7~0_combout\ & ((\reg_blk|read_mux_1|Mux0~16_combout\ & (\reg_blk|read_mux_1|Mux0~18_combout\)) # (!\reg_blk|read_mux_1|Mux0~16_combout\ & ((\reg_blk|read_mux_1|Mux0~1_combout\))))) # 
-- (!\reg_blk|read_mux_1|Mux7~0_combout\ & (((\reg_blk|read_mux_1|Mux0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux0~18_combout\,
	datab => \reg_blk|read_mux_1|Mux7~0_combout\,
	datac => \reg_blk|read_mux_1|Mux0~16_combout\,
	datad => \reg_blk|read_mux_1|Mux0~1_combout\,
	combout => \reg_blk|read_mux_1|Mux0~19_combout\);

-- Location: LCFF_X21_Y4_N23
\reg_blk|register_14|data_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[30]~30_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_14|data_out\(30));

-- Location: LCFF_X18_Y1_N27
\reg_blk|register_12|data_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[30]~30_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_12|data_out\(30));

-- Location: LCCOMB_X18_Y1_N4
\reg_blk|register_13|data_out[30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_13|data_out[30]~feeder_combout\ = \regblk_data_in_mux|output[30]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[30]~30_combout\,
	combout => \reg_blk|register_13|data_out[30]~feeder_combout\);

-- Location: LCFF_X18_Y1_N5
\reg_blk|register_13|data_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_13|data_out[30]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_13|data_out\(30));

-- Location: LCCOMB_X18_Y1_N28
\reg_blk|read_mux_1|Mux1~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux1~17_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (((\reg_blk|register_13|data_out\(30)) # (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (\reg_blk|register_12|data_out\(30) & ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datab => \reg_blk|register_12|data_out\(30),
	datac => \reg_blk|register_13|data_out\(30),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	combout => \reg_blk|read_mux_1|Mux1~17_combout\);

-- Location: LCCOMB_X21_Y4_N22
\reg_blk|read_mux_1|Mux1~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux1~18_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\reg_blk|read_mux_1|Mux1~17_combout\ & (\reg_blk|register_15|data_out\(30))) # (!\reg_blk|read_mux_1|Mux1~17_combout\ & 
-- ((\reg_blk|register_14|data_out\(30)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\reg_blk|read_mux_1|Mux1~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_15|data_out\(30),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datac => \reg_blk|register_14|data_out\(30),
	datad => \reg_blk|read_mux_1|Mux1~17_combout\,
	combout => \reg_blk|read_mux_1|Mux1~18_combout\);

-- Location: LCCOMB_X15_Y4_N28
\reg_blk|register_3|data_out[30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_3|data_out[30]~feeder_combout\ = \regblk_data_in_mux|output[30]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[30]~30_combout\,
	combout => \reg_blk|register_3|data_out[30]~feeder_combout\);

-- Location: LCFF_X15_Y4_N29
\reg_blk|register_3|data_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_3|data_out[30]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_3|data_out\(30));

-- Location: LCFF_X19_Y5_N17
\reg_blk|register_6|data_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[30]~30_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_6|data_out\(30));

-- Location: LCFF_X19_Y8_N29
\reg_blk|register_5|data_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[30]~30_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_5|data_out\(30));

-- Location: LCCOMB_X19_Y8_N28
\reg_blk|read_mux_1|Mux1~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux1~12_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|register_5|data_out\(30)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (\reg_blk|register_4|data_out\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_4|data_out\(30),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datac => \reg_blk|register_5|data_out\(30),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	combout => \reg_blk|read_mux_1|Mux1~12_combout\);

-- Location: LCCOMB_X19_Y11_N6
\reg_blk|read_mux_1|Mux1~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux1~13_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\reg_blk|read_mux_1|Mux1~12_combout\ & (\reg_blk|register_7|data_out\(30))) # (!\reg_blk|read_mux_1|Mux1~12_combout\ & 
-- ((\reg_blk|register_6|data_out\(30)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\reg_blk|read_mux_1|Mux1~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_7|data_out\(30),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datac => \reg_blk|register_6|data_out\(30),
	datad => \reg_blk|read_mux_1|Mux1~12_combout\,
	combout => \reg_blk|read_mux_1|Mux1~13_combout\);

-- Location: LCCOMB_X15_Y6_N26
\reg_blk|read_mux_1|Mux1~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux1~14_combout\ = (\reg_blk|read_mux_1|Mux7~3_combout\ & ((\reg_blk|read_mux_1|Mux7~4_combout\ & ((\reg_blk|read_mux_1|Mux1~13_combout\))) # (!\reg_blk|read_mux_1|Mux7~4_combout\ & (\reg_blk|register_1|data_out\(30))))) # 
-- (!\reg_blk|read_mux_1|Mux7~3_combout\ & (((\reg_blk|read_mux_1|Mux7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_1|data_out\(30),
	datab => \reg_blk|read_mux_1|Mux1~13_combout\,
	datac => \reg_blk|read_mux_1|Mux7~3_combout\,
	datad => \reg_blk|read_mux_1|Mux7~4_combout\,
	combout => \reg_blk|read_mux_1|Mux1~14_combout\);

-- Location: LCCOMB_X15_Y6_N20
\reg_blk|read_mux_1|Mux1~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux1~15_combout\ = (\reg_blk|read_mux_1|Mux7~2_combout\ & ((\reg_blk|read_mux_1|Mux1~14_combout\ & ((\reg_blk|register_3|data_out\(30)))) # (!\reg_blk|read_mux_1|Mux1~14_combout\ & (\reg_blk|register_2|data_out\(30))))) # 
-- (!\reg_blk|read_mux_1|Mux7~2_combout\ & (((\reg_blk|read_mux_1|Mux1~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_2|data_out\(30),
	datab => \reg_blk|read_mux_1|Mux7~2_combout\,
	datac => \reg_blk|register_3|data_out\(30),
	datad => \reg_blk|read_mux_1|Mux1~14_combout\,
	combout => \reg_blk|read_mux_1|Mux1~15_combout\);

-- Location: LCCOMB_X21_Y6_N4
\reg_blk|read_mux_1|Mux1~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux1~16_combout\ = (\reg_blk|read_mux_1|Mux7~0_combout\ & ((\reg_blk|read_mux_1|Mux1~11_combout\) # ((\reg_blk|read_mux_1|Mux7~1_combout\)))) # (!\reg_blk|read_mux_1|Mux7~0_combout\ & (((\reg_blk|read_mux_1|Mux1~15_combout\ & 
-- !\reg_blk|read_mux_1|Mux7~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux1~11_combout\,
	datab => \reg_blk|read_mux_1|Mux7~0_combout\,
	datac => \reg_blk|read_mux_1|Mux1~15_combout\,
	datad => \reg_blk|read_mux_1|Mux7~1_combout\,
	combout => \reg_blk|read_mux_1|Mux1~16_combout\);

-- Location: LCCOMB_X20_Y1_N0
\reg_blk|read_mux_1|Mux1~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux1~8_combout\ = (\reg_blk|read_mux_1|Mux1~7_combout\ & (((\reg_blk|register_31|data_out\(30))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24)))) # (!\reg_blk|read_mux_1|Mux1~7_combout\ & 
-- (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\reg_blk|register_27|data_out\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux1~7_combout\,
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datac => \reg_blk|register_31|data_out\(30),
	datad => \reg_blk|register_27|data_out\(30),
	combout => \reg_blk|read_mux_1|Mux1~8_combout\);

-- Location: LCCOMB_X24_Y4_N22
\reg_blk|register_21|data_out[30]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_21|data_out[30]~feeder_combout\ = \regblk_data_in_mux|output[30]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[30]~30_combout\,
	combout => \reg_blk|register_21|data_out[30]~feeder_combout\);

-- Location: LCFF_X24_Y4_N23
\reg_blk|register_21|data_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_21|data_out[30]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_21|data_out\(30));

-- Location: LCFF_X18_Y2_N3
\reg_blk|register_17|data_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[30]~30_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_17|data_out\(30));

-- Location: LCFF_X18_Y2_N29
\reg_blk|register_25|data_out[30]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[30]~30_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_25|data_out\(30));

-- Location: LCCOMB_X18_Y2_N28
\reg_blk|read_mux_1|Mux1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux1~2_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\reg_blk|register_25|data_out\(30)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (\reg_blk|register_17|data_out\(30)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datab => \reg_blk|register_17|data_out\(30),
	datac => \reg_blk|register_25|data_out\(30),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	combout => \reg_blk|read_mux_1|Mux1~2_combout\);

-- Location: LCCOMB_X24_Y4_N0
\reg_blk|read_mux_1|Mux1~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux1~3_combout\ = (\reg_blk|read_mux_1|Mux1~2_combout\ & ((\reg_blk|register_29|data_out\(30)) # ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23))))) # (!\reg_blk|read_mux_1|Mux1~2_combout\ & 
-- (((\reg_blk|register_21|data_out\(30) & \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_29|data_out\(30),
	datab => \reg_blk|register_21|data_out\(30),
	datac => \reg_blk|read_mux_1|Mux1~2_combout\,
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	combout => \reg_blk|read_mux_1|Mux1~3_combout\);

-- Location: LCCOMB_X22_Y6_N26
\reg_blk|read_mux_1|Mux1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux1~6_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|read_mux_1|Mux1~3_combout\))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (\reg_blk|read_mux_1|Mux1~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux1~5_combout\,
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datad => \reg_blk|read_mux_1|Mux1~3_combout\,
	combout => \reg_blk|read_mux_1|Mux1~6_combout\);

-- Location: LCCOMB_X22_Y6_N20
\reg_blk|read_mux_1|Mux1~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux1~9_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\reg_blk|read_mux_1|Mux1~6_combout\ & ((\reg_blk|read_mux_1|Mux1~8_combout\))) # (!\reg_blk|read_mux_1|Mux1~6_combout\ & 
-- (\reg_blk|read_mux_1|Mux1~1_combout\)))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\reg_blk|read_mux_1|Mux1~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux1~1_combout\,
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datac => \reg_blk|read_mux_1|Mux1~8_combout\,
	datad => \reg_blk|read_mux_1|Mux1~6_combout\,
	combout => \reg_blk|read_mux_1|Mux1~9_combout\);

-- Location: LCCOMB_X21_Y6_N6
\reg_blk|read_mux_1|Mux1~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux1~19_combout\ = (\reg_blk|read_mux_1|Mux7~1_combout\ & ((\reg_blk|read_mux_1|Mux1~16_combout\ & (\reg_blk|read_mux_1|Mux1~18_combout\)) # (!\reg_blk|read_mux_1|Mux1~16_combout\ & ((\reg_blk|read_mux_1|Mux1~9_combout\))))) # 
-- (!\reg_blk|read_mux_1|Mux7~1_combout\ & (((\reg_blk|read_mux_1|Mux1~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux7~1_combout\,
	datab => \reg_blk|read_mux_1|Mux1~18_combout\,
	datac => \reg_blk|read_mux_1|Mux1~16_combout\,
	datad => \reg_blk|read_mux_1|Mux1~9_combout\,
	combout => \reg_blk|read_mux_1|Mux1~19_combout\);

-- Location: LCCOMB_X14_Y10_N18
\alu_source_mux|output[29]~66\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu_source_mux|output[29]~66_combout\ = (\controller|Equal6~0_combout\ & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31) & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(15))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31) & ((\reg_blk|read_mux_2|Mux2~19_combout\))))) # (!\controller|Equal6~0_combout\ & (((\reg_blk|read_mux_2|Mux2~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|Equal6~0_combout\,
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(15),
	datad => \reg_blk|read_mux_2|Mux2~19_combout\,
	combout => \alu_source_mux|output[29]~66_combout\);

-- Location: LCCOMB_X20_Y5_N6
\alu_source_mux|output[26]~69\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu_source_mux|output[26]~69_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31) & ((\controller|Equal6~0_combout\ & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(15)))) # 
-- (!\controller|Equal6~0_combout\ & (\reg_blk|read_mux_2|Mux5~19_combout\)))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31) & (((\reg_blk|read_mux_2|Mux5~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31),
	datab => \controller|Equal6~0_combout\,
	datac => \reg_blk|read_mux_2|Mux5~19_combout\,
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(15),
	combout => \alu_source_mux|output[26]~69_combout\);

-- Location: LCCOMB_X19_Y7_N0
\alu_source_mux|output[25]~70\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu_source_mux|output[25]~70_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31) & ((\controller|Equal6~0_combout\ & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(15))) # 
-- (!\controller|Equal6~0_combout\ & ((\reg_blk|read_mux_2|Mux6~19_combout\))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31) & (((\reg_blk|read_mux_2|Mux6~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(15),
	datac => \controller|Equal6~0_combout\,
	datad => \reg_blk|read_mux_2|Mux6~19_combout\,
	combout => \alu_source_mux|output[25]~70_combout\);

-- Location: LCCOMB_X15_Y7_N6
\alu_source_mux|output[19]~76\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu_source_mux|output[19]~76_combout\ = (\controller|Equal6~0_combout\ & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31) & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(15))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31) & ((\reg_blk|read_mux_2|Mux12~19_combout\))))) # (!\controller|Equal6~0_combout\ & (((\reg_blk|read_mux_2|Mux12~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|Equal6~0_combout\,
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(15),
	datad => \reg_blk|read_mux_2|Mux12~19_combout\,
	combout => \alu_source_mux|output[19]~76_combout\);

-- Location: LCCOMB_X13_Y8_N0
\alu|slt_unit|LessThan0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|slt_unit|LessThan0~1_cout\ = CARRY((!\alu_source_mux|output[0]~63_combout\ & \reg_blk|read_mux_1|Mux31~25_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_source_mux|output[0]~63_combout\,
	datab => \reg_blk|read_mux_1|Mux31~25_combout\,
	datad => VCC,
	cout => \alu|slt_unit|LessThan0~1_cout\);

-- Location: LCCOMB_X13_Y8_N2
\alu|slt_unit|LessThan0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|slt_unit|LessThan0~3_cout\ = CARRY((\alu_source_mux|output[1]~94_combout\ & ((!\alu|slt_unit|LessThan0~1_cout\) # (!\reg_blk|read_mux_1|Mux30~19_combout\))) # (!\alu_source_mux|output[1]~94_combout\ & (!\reg_blk|read_mux_1|Mux30~19_combout\ & 
-- !\alu|slt_unit|LessThan0~1_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_source_mux|output[1]~94_combout\,
	datab => \reg_blk|read_mux_1|Mux30~19_combout\,
	datad => VCC,
	cin => \alu|slt_unit|LessThan0~1_cout\,
	cout => \alu|slt_unit|LessThan0~3_cout\);

-- Location: LCCOMB_X13_Y8_N4
\alu|slt_unit|LessThan0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|slt_unit|LessThan0~5_cout\ = CARRY((\alu_source_mux|output[2]~93_combout\ & (\reg_blk|read_mux_1|Mux29~19_combout\ & !\alu|slt_unit|LessThan0~3_cout\)) # (!\alu_source_mux|output[2]~93_combout\ & ((\reg_blk|read_mux_1|Mux29~19_combout\) # 
-- (!\alu|slt_unit|LessThan0~3_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_source_mux|output[2]~93_combout\,
	datab => \reg_blk|read_mux_1|Mux29~19_combout\,
	datad => VCC,
	cin => \alu|slt_unit|LessThan0~3_cout\,
	cout => \alu|slt_unit|LessThan0~5_cout\);

-- Location: LCCOMB_X13_Y8_N6
\alu|slt_unit|LessThan0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|slt_unit|LessThan0~7_cout\ = CARRY((\reg_blk|read_mux_1|Mux28~19_combout\ & (\alu_source_mux|output[3]~92_combout\ & !\alu|slt_unit|LessThan0~5_cout\)) # (!\reg_blk|read_mux_1|Mux28~19_combout\ & ((\alu_source_mux|output[3]~92_combout\) # 
-- (!\alu|slt_unit|LessThan0~5_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux28~19_combout\,
	datab => \alu_source_mux|output[3]~92_combout\,
	datad => VCC,
	cin => \alu|slt_unit|LessThan0~5_cout\,
	cout => \alu|slt_unit|LessThan0~7_cout\);

-- Location: LCCOMB_X13_Y8_N8
\alu|slt_unit|LessThan0~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|slt_unit|LessThan0~9_cout\ = CARRY((\reg_blk|read_mux_1|Mux27~19_combout\ & ((!\alu|slt_unit|LessThan0~7_cout\) # (!\alu_source_mux|output[4]~91_combout\))) # (!\reg_blk|read_mux_1|Mux27~19_combout\ & (!\alu_source_mux|output[4]~91_combout\ & 
-- !\alu|slt_unit|LessThan0~7_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux27~19_combout\,
	datab => \alu_source_mux|output[4]~91_combout\,
	datad => VCC,
	cin => \alu|slt_unit|LessThan0~7_cout\,
	cout => \alu|slt_unit|LessThan0~9_cout\);

-- Location: LCCOMB_X13_Y8_N10
\alu|slt_unit|LessThan0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|slt_unit|LessThan0~11_cout\ = CARRY((\alu_source_mux|output[5]~90_combout\ & ((!\alu|slt_unit|LessThan0~9_cout\) # (!\reg_blk|read_mux_1|Mux26~19_combout\))) # (!\alu_source_mux|output[5]~90_combout\ & (!\reg_blk|read_mux_1|Mux26~19_combout\ & 
-- !\alu|slt_unit|LessThan0~9_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_source_mux|output[5]~90_combout\,
	datab => \reg_blk|read_mux_1|Mux26~19_combout\,
	datad => VCC,
	cin => \alu|slt_unit|LessThan0~9_cout\,
	cout => \alu|slt_unit|LessThan0~11_cout\);

-- Location: LCCOMB_X13_Y8_N12
\alu|slt_unit|LessThan0~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|slt_unit|LessThan0~13_cout\ = CARRY((\reg_blk|read_mux_1|Mux25~19_combout\ & ((!\alu|slt_unit|LessThan0~11_cout\) # (!\alu_source_mux|output[6]~89_combout\))) # (!\reg_blk|read_mux_1|Mux25~19_combout\ & (!\alu_source_mux|output[6]~89_combout\ & 
-- !\alu|slt_unit|LessThan0~11_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux25~19_combout\,
	datab => \alu_source_mux|output[6]~89_combout\,
	datad => VCC,
	cin => \alu|slt_unit|LessThan0~11_cout\,
	cout => \alu|slt_unit|LessThan0~13_cout\);

-- Location: LCCOMB_X13_Y8_N14
\alu|slt_unit|LessThan0~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|slt_unit|LessThan0~15_cout\ = CARRY((\alu_source_mux|output[7]~88_combout\ & ((!\alu|slt_unit|LessThan0~13_cout\) # (!\reg_blk|read_mux_1|Mux24~19_combout\))) # (!\alu_source_mux|output[7]~88_combout\ & (!\reg_blk|read_mux_1|Mux24~19_combout\ & 
-- !\alu|slt_unit|LessThan0~13_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_source_mux|output[7]~88_combout\,
	datab => \reg_blk|read_mux_1|Mux24~19_combout\,
	datad => VCC,
	cin => \alu|slt_unit|LessThan0~13_cout\,
	cout => \alu|slt_unit|LessThan0~15_cout\);

-- Location: LCCOMB_X13_Y8_N16
\alu|slt_unit|LessThan0~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|slt_unit|LessThan0~17_cout\ = CARRY((\reg_blk|read_mux_1|Mux23~19_combout\ & ((!\alu|slt_unit|LessThan0~15_cout\) # (!\alu_source_mux|output[8]~87_combout\))) # (!\reg_blk|read_mux_1|Mux23~19_combout\ & (!\alu_source_mux|output[8]~87_combout\ & 
-- !\alu|slt_unit|LessThan0~15_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux23~19_combout\,
	datab => \alu_source_mux|output[8]~87_combout\,
	datad => VCC,
	cin => \alu|slt_unit|LessThan0~15_cout\,
	cout => \alu|slt_unit|LessThan0~17_cout\);

-- Location: LCCOMB_X13_Y8_N18
\alu|slt_unit|LessThan0~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|slt_unit|LessThan0~19_cout\ = CARRY((\reg_blk|read_mux_1|Mux22~19_combout\ & (\alu_source_mux|output[9]~86_combout\ & !\alu|slt_unit|LessThan0~17_cout\)) # (!\reg_blk|read_mux_1|Mux22~19_combout\ & ((\alu_source_mux|output[9]~86_combout\) # 
-- (!\alu|slt_unit|LessThan0~17_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux22~19_combout\,
	datab => \alu_source_mux|output[9]~86_combout\,
	datad => VCC,
	cin => \alu|slt_unit|LessThan0~17_cout\,
	cout => \alu|slt_unit|LessThan0~19_cout\);

-- Location: LCCOMB_X13_Y8_N20
\alu|slt_unit|LessThan0~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|slt_unit|LessThan0~21_cout\ = CARRY((\reg_blk|read_mux_1|Mux21~19_combout\ & ((!\alu|slt_unit|LessThan0~19_cout\) # (!\alu_source_mux|output[10]~85_combout\))) # (!\reg_blk|read_mux_1|Mux21~19_combout\ & (!\alu_source_mux|output[10]~85_combout\ & 
-- !\alu|slt_unit|LessThan0~19_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux21~19_combout\,
	datab => \alu_source_mux|output[10]~85_combout\,
	datad => VCC,
	cin => \alu|slt_unit|LessThan0~19_cout\,
	cout => \alu|slt_unit|LessThan0~21_cout\);

-- Location: LCCOMB_X13_Y8_N22
\alu|slt_unit|LessThan0~23\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|slt_unit|LessThan0~23_cout\ = CARRY((\reg_blk|read_mux_1|Mux20~19_combout\ & (\alu_source_mux|output[11]~84_combout\ & !\alu|slt_unit|LessThan0~21_cout\)) # (!\reg_blk|read_mux_1|Mux20~19_combout\ & ((\alu_source_mux|output[11]~84_combout\) # 
-- (!\alu|slt_unit|LessThan0~21_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux20~19_combout\,
	datab => \alu_source_mux|output[11]~84_combout\,
	datad => VCC,
	cin => \alu|slt_unit|LessThan0~21_cout\,
	cout => \alu|slt_unit|LessThan0~23_cout\);

-- Location: LCCOMB_X13_Y8_N24
\alu|slt_unit|LessThan0~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|slt_unit|LessThan0~25_cout\ = CARRY((\alu_source_mux|output[12]~83_combout\ & (\reg_blk|read_mux_1|Mux19~19_combout\ & !\alu|slt_unit|LessThan0~23_cout\)) # (!\alu_source_mux|output[12]~83_combout\ & ((\reg_blk|read_mux_1|Mux19~19_combout\) # 
-- (!\alu|slt_unit|LessThan0~23_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_source_mux|output[12]~83_combout\,
	datab => \reg_blk|read_mux_1|Mux19~19_combout\,
	datad => VCC,
	cin => \alu|slt_unit|LessThan0~23_cout\,
	cout => \alu|slt_unit|LessThan0~25_cout\);

-- Location: LCCOMB_X13_Y8_N26
\alu|slt_unit|LessThan0~27\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|slt_unit|LessThan0~27_cout\ = CARRY((\reg_blk|read_mux_1|Mux18~19_combout\ & (\alu_source_mux|output[13]~82_combout\ & !\alu|slt_unit|LessThan0~25_cout\)) # (!\reg_blk|read_mux_1|Mux18~19_combout\ & ((\alu_source_mux|output[13]~82_combout\) # 
-- (!\alu|slt_unit|LessThan0~25_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux18~19_combout\,
	datab => \alu_source_mux|output[13]~82_combout\,
	datad => VCC,
	cin => \alu|slt_unit|LessThan0~25_cout\,
	cout => \alu|slt_unit|LessThan0~27_cout\);

-- Location: LCCOMB_X13_Y8_N28
\alu|slt_unit|LessThan0~29\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|slt_unit|LessThan0~29_cout\ = CARRY((\reg_blk|read_mux_1|Mux17~19_combout\ & ((!\alu|slt_unit|LessThan0~27_cout\) # (!\alu_source_mux|output[14]~81_combout\))) # (!\reg_blk|read_mux_1|Mux17~19_combout\ & (!\alu_source_mux|output[14]~81_combout\ & 
-- !\alu|slt_unit|LessThan0~27_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux17~19_combout\,
	datab => \alu_source_mux|output[14]~81_combout\,
	datad => VCC,
	cin => \alu|slt_unit|LessThan0~27_cout\,
	cout => \alu|slt_unit|LessThan0~29_cout\);

-- Location: LCCOMB_X13_Y8_N30
\alu|slt_unit|LessThan0~31\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|slt_unit|LessThan0~31_cout\ = CARRY((\alu_source_mux|output[15]~80_combout\ & ((!\alu|slt_unit|LessThan0~29_cout\) # (!\reg_blk|read_mux_1|Mux16~19_combout\))) # (!\alu_source_mux|output[15]~80_combout\ & (!\reg_blk|read_mux_1|Mux16~19_combout\ & 
-- !\alu|slt_unit|LessThan0~29_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_source_mux|output[15]~80_combout\,
	datab => \reg_blk|read_mux_1|Mux16~19_combout\,
	datad => VCC,
	cin => \alu|slt_unit|LessThan0~29_cout\,
	cout => \alu|slt_unit|LessThan0~31_cout\);

-- Location: LCCOMB_X13_Y7_N0
\alu|slt_unit|LessThan0~33\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|slt_unit|LessThan0~33_cout\ = CARRY((\reg_blk|read_mux_1|Mux15~19_combout\ & ((!\alu|slt_unit|LessThan0~31_cout\) # (!\alu_source_mux|output[16]~79_combout\))) # (!\reg_blk|read_mux_1|Mux15~19_combout\ & (!\alu_source_mux|output[16]~79_combout\ & 
-- !\alu|slt_unit|LessThan0~31_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux15~19_combout\,
	datab => \alu_source_mux|output[16]~79_combout\,
	datad => VCC,
	cin => \alu|slt_unit|LessThan0~31_cout\,
	cout => \alu|slt_unit|LessThan0~33_cout\);

-- Location: LCCOMB_X13_Y7_N2
\alu|slt_unit|LessThan0~35\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|slt_unit|LessThan0~35_cout\ = CARRY((\reg_blk|read_mux_1|Mux14~19_combout\ & (\alu_source_mux|output[17]~78_combout\ & !\alu|slt_unit|LessThan0~33_cout\)) # (!\reg_blk|read_mux_1|Mux14~19_combout\ & ((\alu_source_mux|output[17]~78_combout\) # 
-- (!\alu|slt_unit|LessThan0~33_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux14~19_combout\,
	datab => \alu_source_mux|output[17]~78_combout\,
	datad => VCC,
	cin => \alu|slt_unit|LessThan0~33_cout\,
	cout => \alu|slt_unit|LessThan0~35_cout\);

-- Location: LCCOMB_X13_Y7_N4
\alu|slt_unit|LessThan0~37\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|slt_unit|LessThan0~37_cout\ = CARRY((\alu_source_mux|output[18]~77_combout\ & (\reg_blk|read_mux_1|Mux13~19_combout\ & !\alu|slt_unit|LessThan0~35_cout\)) # (!\alu_source_mux|output[18]~77_combout\ & ((\reg_blk|read_mux_1|Mux13~19_combout\) # 
-- (!\alu|slt_unit|LessThan0~35_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_source_mux|output[18]~77_combout\,
	datab => \reg_blk|read_mux_1|Mux13~19_combout\,
	datad => VCC,
	cin => \alu|slt_unit|LessThan0~35_cout\,
	cout => \alu|slt_unit|LessThan0~37_cout\);

-- Location: LCCOMB_X13_Y7_N6
\alu|slt_unit|LessThan0~39\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|slt_unit|LessThan0~39_cout\ = CARRY((\reg_blk|read_mux_1|Mux12~19_combout\ & (\alu_source_mux|output[19]~76_combout\ & !\alu|slt_unit|LessThan0~37_cout\)) # (!\reg_blk|read_mux_1|Mux12~19_combout\ & ((\alu_source_mux|output[19]~76_combout\) # 
-- (!\alu|slt_unit|LessThan0~37_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux12~19_combout\,
	datab => \alu_source_mux|output[19]~76_combout\,
	datad => VCC,
	cin => \alu|slt_unit|LessThan0~37_cout\,
	cout => \alu|slt_unit|LessThan0~39_cout\);

-- Location: LCCOMB_X13_Y7_N8
\alu|slt_unit|LessThan0~41\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|slt_unit|LessThan0~41_cout\ = CARRY((\alu_source_mux|output[20]~75_combout\ & (\reg_blk|read_mux_1|Mux11~19_combout\ & !\alu|slt_unit|LessThan0~39_cout\)) # (!\alu_source_mux|output[20]~75_combout\ & ((\reg_blk|read_mux_1|Mux11~19_combout\) # 
-- (!\alu|slt_unit|LessThan0~39_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_source_mux|output[20]~75_combout\,
	datab => \reg_blk|read_mux_1|Mux11~19_combout\,
	datad => VCC,
	cin => \alu|slt_unit|LessThan0~39_cout\,
	cout => \alu|slt_unit|LessThan0~41_cout\);

-- Location: LCCOMB_X13_Y7_N10
\alu|slt_unit|LessThan0~43\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|slt_unit|LessThan0~43_cout\ = CARRY((\reg_blk|read_mux_1|Mux10~19_combout\ & (\alu_source_mux|output[21]~74_combout\ & !\alu|slt_unit|LessThan0~41_cout\)) # (!\reg_blk|read_mux_1|Mux10~19_combout\ & ((\alu_source_mux|output[21]~74_combout\) # 
-- (!\alu|slt_unit|LessThan0~41_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux10~19_combout\,
	datab => \alu_source_mux|output[21]~74_combout\,
	datad => VCC,
	cin => \alu|slt_unit|LessThan0~41_cout\,
	cout => \alu|slt_unit|LessThan0~43_cout\);

-- Location: LCCOMB_X13_Y7_N12
\alu|slt_unit|LessThan0~45\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|slt_unit|LessThan0~45_cout\ = CARRY((\reg_blk|read_mux_1|Mux9~19_combout\ & ((!\alu|slt_unit|LessThan0~43_cout\) # (!\alu_source_mux|output[22]~73_combout\))) # (!\reg_blk|read_mux_1|Mux9~19_combout\ & (!\alu_source_mux|output[22]~73_combout\ & 
-- !\alu|slt_unit|LessThan0~43_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux9~19_combout\,
	datab => \alu_source_mux|output[22]~73_combout\,
	datad => VCC,
	cin => \alu|slt_unit|LessThan0~43_cout\,
	cout => \alu|slt_unit|LessThan0~45_cout\);

-- Location: LCCOMB_X13_Y7_N14
\alu|slt_unit|LessThan0~47\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|slt_unit|LessThan0~47_cout\ = CARRY((\alu_source_mux|output[23]~72_combout\ & ((!\alu|slt_unit|LessThan0~45_cout\) # (!\reg_blk|read_mux_1|Mux8~19_combout\))) # (!\alu_source_mux|output[23]~72_combout\ & (!\reg_blk|read_mux_1|Mux8~19_combout\ & 
-- !\alu|slt_unit|LessThan0~45_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_source_mux|output[23]~72_combout\,
	datab => \reg_blk|read_mux_1|Mux8~19_combout\,
	datad => VCC,
	cin => \alu|slt_unit|LessThan0~45_cout\,
	cout => \alu|slt_unit|LessThan0~47_cout\);

-- Location: LCCOMB_X13_Y7_N16
\alu|slt_unit|LessThan0~49\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|slt_unit|LessThan0~49_cout\ = CARRY((\reg_blk|read_mux_1|Mux7~24_combout\ & ((!\alu|slt_unit|LessThan0~47_cout\) # (!\alu_source_mux|output[24]~71_combout\))) # (!\reg_blk|read_mux_1|Mux7~24_combout\ & (!\alu_source_mux|output[24]~71_combout\ & 
-- !\alu|slt_unit|LessThan0~47_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux7~24_combout\,
	datab => \alu_source_mux|output[24]~71_combout\,
	datad => VCC,
	cin => \alu|slt_unit|LessThan0~47_cout\,
	cout => \alu|slt_unit|LessThan0~49_cout\);

-- Location: LCCOMB_X13_Y7_N18
\alu|slt_unit|LessThan0~51\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|slt_unit|LessThan0~51_cout\ = CARRY((\reg_blk|read_mux_1|Mux6~19_combout\ & (\alu_source_mux|output[25]~70_combout\ & !\alu|slt_unit|LessThan0~49_cout\)) # (!\reg_blk|read_mux_1|Mux6~19_combout\ & ((\alu_source_mux|output[25]~70_combout\) # 
-- (!\alu|slt_unit|LessThan0~49_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux6~19_combout\,
	datab => \alu_source_mux|output[25]~70_combout\,
	datad => VCC,
	cin => \alu|slt_unit|LessThan0~49_cout\,
	cout => \alu|slt_unit|LessThan0~51_cout\);

-- Location: LCCOMB_X13_Y7_N20
\alu|slt_unit|LessThan0~53\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|slt_unit|LessThan0~53_cout\ = CARRY((\reg_blk|read_mux_1|Mux5~19_combout\ & ((!\alu|slt_unit|LessThan0~51_cout\) # (!\alu_source_mux|output[26]~69_combout\))) # (!\reg_blk|read_mux_1|Mux5~19_combout\ & (!\alu_source_mux|output[26]~69_combout\ & 
-- !\alu|slt_unit|LessThan0~51_cout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux5~19_combout\,
	datab => \alu_source_mux|output[26]~69_combout\,
	datad => VCC,
	cin => \alu|slt_unit|LessThan0~51_cout\,
	cout => \alu|slt_unit|LessThan0~53_cout\);

-- Location: LCCOMB_X13_Y7_N22
\alu|slt_unit|LessThan0~55\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|slt_unit|LessThan0~55_cout\ = CARRY((\reg_blk|read_mux_1|Mux4~19_combout\ & (\alu_source_mux|output[27]~68_combout\ & !\alu|slt_unit|LessThan0~53_cout\)) # (!\reg_blk|read_mux_1|Mux4~19_combout\ & ((\alu_source_mux|output[27]~68_combout\) # 
-- (!\alu|slt_unit|LessThan0~53_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux4~19_combout\,
	datab => \alu_source_mux|output[27]~68_combout\,
	datad => VCC,
	cin => \alu|slt_unit|LessThan0~53_cout\,
	cout => \alu|slt_unit|LessThan0~55_cout\);

-- Location: LCCOMB_X13_Y7_N24
\alu|slt_unit|LessThan0~57\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|slt_unit|LessThan0~57_cout\ = CARRY((\alu_source_mux|output[28]~67_combout\ & (\reg_blk|read_mux_1|Mux3~19_combout\ & !\alu|slt_unit|LessThan0~55_cout\)) # (!\alu_source_mux|output[28]~67_combout\ & ((\reg_blk|read_mux_1|Mux3~19_combout\) # 
-- (!\alu|slt_unit|LessThan0~55_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_source_mux|output[28]~67_combout\,
	datab => \reg_blk|read_mux_1|Mux3~19_combout\,
	datad => VCC,
	cin => \alu|slt_unit|LessThan0~55_cout\,
	cout => \alu|slt_unit|LessThan0~57_cout\);

-- Location: LCCOMB_X13_Y7_N26
\alu|slt_unit|LessThan0~59\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|slt_unit|LessThan0~59_cout\ = CARRY((\reg_blk|read_mux_1|Mux2~19_combout\ & (\alu_source_mux|output[29]~66_combout\ & !\alu|slt_unit|LessThan0~57_cout\)) # (!\reg_blk|read_mux_1|Mux2~19_combout\ & ((\alu_source_mux|output[29]~66_combout\) # 
-- (!\alu|slt_unit|LessThan0~57_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux2~19_combout\,
	datab => \alu_source_mux|output[29]~66_combout\,
	datad => VCC,
	cin => \alu|slt_unit|LessThan0~57_cout\,
	cout => \alu|slt_unit|LessThan0~59_cout\);

-- Location: LCCOMB_X13_Y7_N28
\alu|slt_unit|LessThan0~61\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|slt_unit|LessThan0~61_cout\ = CARRY((\alu_source_mux|output[30]~65_combout\ & (\reg_blk|read_mux_1|Mux1~19_combout\ & !\alu|slt_unit|LessThan0~59_cout\)) # (!\alu_source_mux|output[30]~65_combout\ & ((\reg_blk|read_mux_1|Mux1~19_combout\) # 
-- (!\alu|slt_unit|LessThan0~59_cout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \alu_source_mux|output[30]~65_combout\,
	datab => \reg_blk|read_mux_1|Mux1~19_combout\,
	datad => VCC,
	cin => \alu|slt_unit|LessThan0~59_cout\,
	cout => \alu|slt_unit|LessThan0~61_cout\);

-- Location: LCCOMB_X13_Y7_N30
\alu|slt_unit|LessThan0~62\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|slt_unit|LessThan0~62_combout\ = (\reg_blk|read_mux_1|Mux0~19_combout\ & ((\alu|slt_unit|LessThan0~61_cout\) # (!\alu_source_mux|output[31]~64_combout\))) # (!\reg_blk|read_mux_1|Mux0~19_combout\ & (\alu|slt_unit|LessThan0~61_cout\ & 
-- !\alu_source_mux|output[31]~64_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \reg_blk|read_mux_1|Mux0~19_combout\,
	datad => \alu_source_mux|output[31]~64_combout\,
	cin => \alu|slt_unit|LessThan0~61_cout\,
	combout => \alu|slt_unit|LessThan0~62_combout\);

-- Location: LCCOMB_X12_Y7_N18
\alu|func_mux_unit|Mux31~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux31~2_combout\ = (\alu|func_mux_unit|Mux31~1_combout\) # ((!\controller|ctrl_alu_op[0]~2_combout\ & (\controller|ctrl_alu_op[2]~5_combout\ & \alu|slt_unit|LessThan0~62_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ctrl_alu_op[0]~2_combout\,
	datab => \controller|ctrl_alu_op[2]~5_combout\,
	datac => \alu|func_mux_unit|Mux31~1_combout\,
	datad => \alu|slt_unit|LessThan0~62_combout\,
	combout => \alu|func_mux_unit|Mux31~2_combout\);

-- Location: LCCOMB_X12_Y7_N16
\alu|func_mux_unit|Mux31~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux31~3_combout\ = (\alu|func_mux_unit|Mux31~0_combout\) # ((!\controller|ctrl_alu_op[1]~4_combout\ & \alu|func_mux_unit|Mux31~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controller|ctrl_alu_op[1]~4_combout\,
	datac => \alu|func_mux_unit|Mux31~0_combout\,
	datad => \alu|func_mux_unit|Mux31~2_combout\,
	combout => \alu|func_mux_unit|Mux31~3_combout\);

-- Location: M4K_X11_Y11
\data_cache|block_1|altsyncram_component|auto_generated|ram_block1a0\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "dat_cache_mif.mif",
	init_file_layout => "port_a",
	logical_ram_name => "dat_cache:data_cache|dat_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_lif1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 11,
	port_b_data_width => 2,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \controller|Equal7~0_combout\,
	clk0 => \clk3~clkctrl_outclk\,
	portadatain => \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LCCOMB_X10_Y11_N16
\regblk_data_in_mux|output[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \regblk_data_in_mux|output[0]~0_combout\ = (\controller|Equal6~2_combout\ & ((\data_cache|block_1|altsyncram_component|auto_generated|q_a\(0)))) # (!\controller|Equal6~2_combout\ & (\alu|func_mux_unit|Mux31~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|Equal6~2_combout\,
	datac => \alu|func_mux_unit|Mux31~3_combout\,
	datad => \data_cache|block_1|altsyncram_component|auto_generated|q_a\(0),
	combout => \regblk_data_in_mux|output[0]~0_combout\);

-- Location: LCCOMB_X10_Y3_N26
\reg_blk|register_31|data_out[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_31|data_out[0]~feeder_combout\ = \regblk_data_in_mux|output[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[0]~0_combout\,
	combout => \reg_blk|register_31|data_out[0]~feeder_combout\);

-- Location: LCFF_X10_Y3_N27
\reg_blk|register_31|data_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_31|data_out[0]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_31|data_out\(0));

-- Location: LCCOMB_X9_Y9_N28
\reg_blk|read_mux_2|Mux31~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux31~11_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|register_23|data_out\(0)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (\reg_blk|register_19|data_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_19|data_out\(0),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datad => \reg_blk|register_23|data_out\(0),
	combout => \reg_blk|read_mux_2|Mux31~11_combout\);

-- Location: LCCOMB_X9_Y9_N10
\reg_blk|read_mux_2|Mux31~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux31~12_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\reg_blk|read_mux_2|Mux31~11_combout\ & (\reg_blk|register_31|data_out\(0))) # (!\reg_blk|read_mux_2|Mux31~11_combout\ & 
-- ((\reg_blk|register_27|data_out\(0)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (((\reg_blk|read_mux_2|Mux31~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datab => \reg_blk|register_31|data_out\(0),
	datac => \reg_blk|register_27|data_out\(0),
	datad => \reg_blk|read_mux_2|Mux31~11_combout\,
	combout => \reg_blk|read_mux_2|Mux31~12_combout\);

-- Location: LCCOMB_X10_Y12_N12
\reg_blk|register_22|data_out[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_22|data_out[0]~feeder_combout\ = \regblk_data_in_mux|output[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[0]~0_combout\,
	combout => \reg_blk|register_22|data_out[0]~feeder_combout\);

-- Location: LCFF_X10_Y12_N13
\reg_blk|register_22|data_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_22|data_out[0]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_22|data_out\(0));

-- Location: LCCOMB_X10_Y10_N2
\reg_blk|read_mux_2|Mux31~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux31~4_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19)) # ((\reg_blk|register_22|data_out\(0))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (\reg_blk|register_18|data_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datac => \reg_blk|register_18|data_out\(0),
	datad => \reg_blk|register_22|data_out\(0),
	combout => \reg_blk|read_mux_2|Mux31~4_combout\);

-- Location: LCCOMB_X10_Y9_N22
\reg_blk|read_mux_2|Mux31~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux31~5_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\reg_blk|read_mux_2|Mux31~4_combout\ & ((\reg_blk|register_30|data_out\(0)))) # (!\reg_blk|read_mux_2|Mux31~4_combout\ & 
-- (\reg_blk|register_26|data_out\(0))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (((\reg_blk|read_mux_2|Mux31~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_26|data_out\(0),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datac => \reg_blk|register_30|data_out\(0),
	datad => \reg_blk|read_mux_2|Mux31~4_combout\,
	combout => \reg_blk|read_mux_2|Mux31~5_combout\);

-- Location: LCCOMB_X10_Y6_N0
\reg_blk|read_mux_2|Mux31~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux31~6_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (\reg_blk|register_25|data_out\(0))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\reg_blk|register_17|data_out\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datac => \reg_blk|register_25|data_out\(0),
	datad => \reg_blk|register_17|data_out\(0),
	combout => \reg_blk|read_mux_2|Mux31~6_combout\);

-- Location: LCCOMB_X9_Y6_N28
\reg_blk|read_mux_2|Mux31~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux31~7_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|read_mux_2|Mux31~6_combout\ & ((\reg_blk|register_29|data_out\(0)))) # (!\reg_blk|read_mux_2|Mux31~6_combout\ & 
-- (\reg_blk|register_21|data_out\(0))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\reg_blk|read_mux_2|Mux31~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_21|data_out\(0),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datac => \reg_blk|read_mux_2|Mux31~6_combout\,
	datad => \reg_blk|register_29|data_out\(0),
	combout => \reg_blk|read_mux_2|Mux31~7_combout\);

-- Location: LCCOMB_X12_Y6_N12
\reg_blk|register_20|data_out[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_20|data_out[0]~feeder_combout\ = \regblk_data_in_mux|output[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[0]~0_combout\,
	combout => \reg_blk|register_20|data_out[0]~feeder_combout\);

-- Location: LCFF_X12_Y6_N13
\reg_blk|register_20|data_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_20|data_out[0]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_20|data_out\(0));

-- Location: LCCOMB_X10_Y10_N30
\reg_blk|read_mux_2|Mux31~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux31~8_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19)) # ((\reg_blk|register_20|data_out\(0))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (\reg_blk|register_16|data_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datac => \reg_blk|register_16|data_out\(0),
	datad => \reg_blk|register_20|data_out\(0),
	combout => \reg_blk|read_mux_2|Mux31~8_combout\);

-- Location: LCCOMB_X10_Y4_N22
\reg_blk|read_mux_2|Mux31~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux31~9_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\reg_blk|read_mux_2|Mux31~8_combout\ & ((\reg_blk|register_28|data_out\(0)))) # (!\reg_blk|read_mux_2|Mux31~8_combout\ & 
-- (\reg_blk|register_24|data_out\(0))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (((\reg_blk|read_mux_2|Mux31~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_24|data_out\(0),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datac => \reg_blk|register_28|data_out\(0),
	datad => \reg_blk|read_mux_2|Mux31~8_combout\,
	combout => \reg_blk|read_mux_2|Mux31~9_combout\);

-- Location: LCCOMB_X10_Y4_N28
\reg_blk|read_mux_2|Mux31~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux31~10_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17)) # ((\reg_blk|read_mux_2|Mux31~7_combout\)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|read_mux_2|Mux31~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datac => \reg_blk|read_mux_2|Mux31~7_combout\,
	datad => \reg_blk|read_mux_2|Mux31~9_combout\,
	combout => \reg_blk|read_mux_2|Mux31~10_combout\);

-- Location: LCCOMB_X10_Y4_N30
\reg_blk|read_mux_2|Mux31~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux31~13_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|read_mux_2|Mux31~10_combout\ & (\reg_blk|read_mux_2|Mux31~12_combout\)) # (!\reg_blk|read_mux_2|Mux31~10_combout\ & 
-- ((\reg_blk|read_mux_2|Mux31~5_combout\))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (((\reg_blk|read_mux_2|Mux31~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datab => \reg_blk|read_mux_2|Mux31~12_combout\,
	datac => \reg_blk|read_mux_2|Mux31~5_combout\,
	datad => \reg_blk|read_mux_2|Mux31~10_combout\,
	combout => \reg_blk|read_mux_2|Mux31~13_combout\);

-- Location: LCCOMB_X10_Y2_N18
\reg_blk|read_mux_2|Mux31~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux31~19_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|register_10|data_out\(0)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (\reg_blk|register_8|data_out\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datab => \reg_blk|register_8|data_out\(0),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datad => \reg_blk|register_10|data_out\(0),
	combout => \reg_blk|read_mux_2|Mux31~19_combout\);

-- Location: LCCOMB_X10_Y2_N26
\reg_blk|read_mux_2|Mux31~20\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux31~20_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|read_mux_2|Mux31~19_combout\ & ((\reg_blk|register_11|data_out\(0)))) # (!\reg_blk|read_mux_2|Mux31~19_combout\ & 
-- (\reg_blk|register_9|data_out\(0))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (((\reg_blk|read_mux_2|Mux31~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datab => \reg_blk|register_9|data_out\(0),
	datac => \reg_blk|register_11|data_out\(0),
	datad => \reg_blk|read_mux_2|Mux31~19_combout\,
	combout => \reg_blk|read_mux_2|Mux31~20_combout\);

-- Location: LCCOMB_X14_Y8_N14
\reg_blk|read_mux_2|Mux31~26\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux31~26_combout\ = (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(20) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18)) # ((\reg_blk|read_mux_2|Mux31~20_combout\) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(20),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datad => \reg_blk|read_mux_2|Mux31~20_combout\,
	combout => \reg_blk|read_mux_2|Mux31~26_combout\);

-- Location: LCCOMB_X14_Y8_N10
\reg_blk|read_mux_2|Mux31~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux31~14_combout\ = (\reg_blk|read_mux_2|Mux8~1_combout\ & (\reg_blk|register_1|data_out\(0) & !\reg_blk|read_mux_2|Mux8~2_combout\)) # (!\reg_blk|read_mux_2|Mux8~1_combout\ & ((\reg_blk|read_mux_2|Mux8~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \reg_blk|read_mux_2|Mux8~1_combout\,
	datac => \reg_blk|register_1|data_out\(0),
	datad => \reg_blk|read_mux_2|Mux8~2_combout\,
	combout => \reg_blk|read_mux_2|Mux31~14_combout\);

-- Location: LCCOMB_X10_Y12_N4
\reg_blk|read_mux_2|Mux31~21\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux31~21_combout\ = (\reg_blk|read_mux_2|Mux8~4_combout\) # ((\reg_blk|read_mux_2|Mux31~14_combout\ & ((\reg_blk|register_3|data_out\(0)) # (!\reg_blk|read_mux_2|Mux8~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux8~4_combout\,
	datab => \reg_blk|register_3|data_out\(0),
	datac => \reg_blk|read_mux_2|Mux8~3_combout\,
	datad => \reg_blk|read_mux_2|Mux31~14_combout\,
	combout => \reg_blk|read_mux_2|Mux31~21_combout\);

-- Location: LCCOMB_X12_Y11_N24
\reg_blk|register_6|data_out[0]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_6|data_out[0]~feeder_combout\ = \regblk_data_in_mux|output[0]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[0]~0_combout\,
	combout => \reg_blk|register_6|data_out[0]~feeder_combout\);

-- Location: LCFF_X12_Y11_N25
\reg_blk|register_6|data_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_6|data_out[0]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_6|data_out\(0));

-- Location: LCCOMB_X12_Y11_N0
\reg_blk|read_mux_2|Mux31~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux31~15_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (((\reg_blk|register_7|data_out\(0))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (\reg_blk|register_6|data_out\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datac => \reg_blk|register_6|data_out\(0),
	datad => \reg_blk|register_7|data_out\(0),
	combout => \reg_blk|read_mux_2|Mux31~15_combout\);

-- Location: LCCOMB_X10_Y7_N30
\reg_blk|read_mux_2|Mux31~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux31~16_combout\ = (\reg_blk|read_mux_2|Mux8~2_combout\ & ((\reg_blk|register_4|data_out\(0)) # (\reg_blk|read_mux_2|Mux31~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux8~2_combout\,
	datac => \reg_blk|register_4|data_out\(0),
	datad => \reg_blk|read_mux_2|Mux31~15_combout\,
	combout => \reg_blk|read_mux_2|Mux31~16_combout\);

-- Location: LCCOMB_X10_Y7_N0
\reg_blk|read_mux_2|Mux31~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux31~17_combout\ = (\reg_blk|read_mux_2|Mux31~16_combout\ & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (\reg_blk|read_mux_2|Mux31~15_combout\)) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|register_5|data_out\(0)) # (!\reg_blk|read_mux_2|Mux31~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datab => \reg_blk|read_mux_2|Mux31~15_combout\,
	datac => \reg_blk|register_5|data_out\(0),
	datad => \reg_blk|read_mux_2|Mux31~16_combout\,
	combout => \reg_blk|read_mux_2|Mux31~17_combout\);

-- Location: LCCOMB_X14_Y8_N2
\reg_blk|read_mux_2|Mux31~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux31~18_combout\ = (\reg_blk|read_mux_2|Mux8~3_combout\ & ((\reg_blk|read_mux_2|Mux31~17_combout\ & (\reg_blk|register_3|data_out\(0))) # (!\reg_blk|read_mux_2|Mux31~17_combout\ & ((\reg_blk|register_2|data_out\(0)))))) # 
-- (!\reg_blk|read_mux_2|Mux8~3_combout\ & (((\reg_blk|read_mux_2|Mux31~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux8~3_combout\,
	datab => \reg_blk|register_3|data_out\(0),
	datac => \reg_blk|register_2|data_out\(0),
	datad => \reg_blk|read_mux_2|Mux31~17_combout\,
	combout => \reg_blk|read_mux_2|Mux31~18_combout\);

-- Location: LCCOMB_X14_Y8_N26
\reg_blk|read_mux_2|Mux31~22\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux31~22_combout\ = (\reg_blk|read_mux_2|Mux31~26_combout\ & ((\reg_blk|read_mux_2|Mux31~21_combout\) # ((!\reg_blk|read_mux_2|Mux31~14_combout\ & \reg_blk|read_mux_2|Mux31~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux31~14_combout\,
	datab => \reg_blk|read_mux_2|Mux31~26_combout\,
	datac => \reg_blk|read_mux_2|Mux31~21_combout\,
	datad => \reg_blk|read_mux_2|Mux31~18_combout\,
	combout => \reg_blk|read_mux_2|Mux31~22_combout\);

-- Location: LCCOMB_X13_Y4_N12
\reg_blk|read_mux_2|Mux31~25\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux31~25_combout\ = (\reg_blk|read_mux_2|Mux8~0_combout\ & ((\reg_blk|read_mux_2|Mux31~22_combout\ & (\reg_blk|read_mux_2|Mux31~24_combout\)) # (!\reg_blk|read_mux_2|Mux31~22_combout\ & ((\reg_blk|read_mux_2|Mux31~13_combout\))))) # 
-- (!\reg_blk|read_mux_2|Mux8~0_combout\ & (((\reg_blk|read_mux_2|Mux31~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux31~24_combout\,
	datab => \reg_blk|read_mux_2|Mux8~0_combout\,
	datac => \reg_blk|read_mux_2|Mux31~13_combout\,
	datad => \reg_blk|read_mux_2|Mux31~22_combout\,
	combout => \reg_blk|read_mux_2|Mux31~25_combout\);

-- Location: LCCOMB_X10_Y11_N22
\regblk_data_in_mux|output[1]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \regblk_data_in_mux|output[1]~1_combout\ = (\controller|Equal6~2_combout\ & ((\data_cache|block_1|altsyncram_component|auto_generated|q_a\(1)))) # (!\controller|Equal6~2_combout\ & (\alu|func_mux_unit|Mux30~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|func_mux_unit|Mux30~3_combout\,
	datac => \controller|Equal6~2_combout\,
	datad => \data_cache|block_1|altsyncram_component|auto_generated|q_a\(1),
	combout => \regblk_data_in_mux|output[1]~1_combout\);

-- Location: LCCOMB_X9_Y5_N28
\reg_blk|register_2|data_out[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_2|data_out[1]~feeder_combout\ = \regblk_data_in_mux|output[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[1]~1_combout\,
	combout => \reg_blk|register_2|data_out[1]~feeder_combout\);

-- Location: LCFF_X9_Y5_N29
\reg_blk|register_2|data_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_2|data_out[1]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_2|data_out\(1));

-- Location: LCCOMB_X8_Y4_N0
\reg_blk|register_3|data_out[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_3|data_out[1]~feeder_combout\ = \regblk_data_in_mux|output[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[1]~1_combout\,
	combout => \reg_blk|register_3|data_out[1]~feeder_combout\);

-- Location: LCFF_X8_Y4_N1
\reg_blk|register_3|data_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_3|data_out[1]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_3|data_out\(1));

-- Location: LCCOMB_X10_Y7_N26
\reg_blk|read_mux_2|Mux30~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux30~12_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|register_6|data_out\(1)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (\reg_blk|register_4|data_out\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datac => \reg_blk|register_4|data_out\(1),
	datad => \reg_blk|register_6|data_out\(1),
	combout => \reg_blk|read_mux_2|Mux30~12_combout\);

-- Location: LCCOMB_X9_Y4_N22
\reg_blk|read_mux_2|Mux30~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux30~13_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|read_mux_2|Mux30~12_combout\ & ((\reg_blk|register_7|data_out\(1)))) # (!\reg_blk|read_mux_2|Mux30~12_combout\ & 
-- (\reg_blk|register_5|data_out\(1))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (((\reg_blk|read_mux_2|Mux30~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_5|data_out\(1),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datac => \reg_blk|register_7|data_out\(1),
	datad => \reg_blk|read_mux_2|Mux30~12_combout\,
	combout => \reg_blk|read_mux_2|Mux30~13_combout\);

-- Location: LCCOMB_X9_Y4_N0
\reg_blk|read_mux_2|Mux30~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux30~14_combout\ = (\reg_blk|read_mux_2|Mux8~2_combout\ & (((\reg_blk|read_mux_2|Mux30~13_combout\)) # (!\reg_blk|read_mux_2|Mux8~1_combout\))) # (!\reg_blk|read_mux_2|Mux8~2_combout\ & (\reg_blk|read_mux_2|Mux8~1_combout\ & 
-- (\reg_blk|register_1|data_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux8~2_combout\,
	datab => \reg_blk|read_mux_2|Mux8~1_combout\,
	datac => \reg_blk|register_1|data_out\(1),
	datad => \reg_blk|read_mux_2|Mux30~13_combout\,
	combout => \reg_blk|read_mux_2|Mux30~14_combout\);

-- Location: LCCOMB_X9_Y5_N6
\reg_blk|read_mux_2|Mux30~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux30~15_combout\ = (\reg_blk|read_mux_2|Mux8~3_combout\ & ((\reg_blk|read_mux_2|Mux30~14_combout\ & ((\reg_blk|register_3|data_out\(1)))) # (!\reg_blk|read_mux_2|Mux30~14_combout\ & (\reg_blk|register_2|data_out\(1))))) # 
-- (!\reg_blk|read_mux_2|Mux8~3_combout\ & (((\reg_blk|read_mux_2|Mux30~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux8~3_combout\,
	datab => \reg_blk|register_2|data_out\(1),
	datac => \reg_blk|register_3|data_out\(1),
	datad => \reg_blk|read_mux_2|Mux30~14_combout\,
	combout => \reg_blk|read_mux_2|Mux30~15_combout\);

-- Location: LCFF_X9_Y6_N11
\reg_blk|register_21|data_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[1]~1_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_21|data_out\(1));

-- Location: LCFF_X10_Y6_N21
\reg_blk|register_17|data_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[1]~1_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_17|data_out\(1));

-- Location: LCCOMB_X10_Y6_N20
\reg_blk|read_mux_2|Mux30~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux30~2_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (\reg_blk|register_25|data_out\(1))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\reg_blk|register_17|data_out\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datab => \reg_blk|register_25|data_out\(1),
	datac => \reg_blk|register_17|data_out\(1),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	combout => \reg_blk|read_mux_2|Mux30~2_combout\);

-- Location: LCCOMB_X9_Y6_N10
\reg_blk|read_mux_2|Mux30~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux30~3_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|read_mux_2|Mux30~2_combout\ & (\reg_blk|register_29|data_out\(1))) # (!\reg_blk|read_mux_2|Mux30~2_combout\ & 
-- ((\reg_blk|register_21|data_out\(1)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\reg_blk|read_mux_2|Mux30~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datab => \reg_blk|register_29|data_out\(1),
	datac => \reg_blk|register_21|data_out\(1),
	datad => \reg_blk|read_mux_2|Mux30~2_combout\,
	combout => \reg_blk|read_mux_2|Mux30~3_combout\);

-- Location: LCFF_X7_Y8_N13
\reg_blk|register_27|data_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[1]~1_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_27|data_out\(1));

-- Location: LCCOMB_X7_Y10_N26
\reg_blk|read_mux_2|Mux30~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux30~9_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19)) # (\reg_blk|register_23|data_out\(1))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (\reg_blk|register_19|data_out\(1) & (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_19|data_out\(1),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datad => \reg_blk|register_23|data_out\(1),
	combout => \reg_blk|read_mux_2|Mux30~9_combout\);

-- Location: LCCOMB_X7_Y4_N10
\reg_blk|read_mux_2|Mux30~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux30~10_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\reg_blk|read_mux_2|Mux30~9_combout\ & (\reg_blk|register_31|data_out\(1))) # (!\reg_blk|read_mux_2|Mux30~9_combout\ & 
-- ((\reg_blk|register_27|data_out\(1)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (((\reg_blk|read_mux_2|Mux30~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datab => \reg_blk|register_31|data_out\(1),
	datac => \reg_blk|register_27|data_out\(1),
	datad => \reg_blk|read_mux_2|Mux30~9_combout\,
	combout => \reg_blk|read_mux_2|Mux30~10_combout\);

-- Location: LCFF_X12_Y10_N21
\reg_blk|register_16|data_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[1]~1_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_16|data_out\(1));

-- Location: LCCOMB_X12_Y10_N20
\reg_blk|read_mux_2|Mux30~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux30~6_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18)) # ((\reg_blk|register_24|data_out\(1))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (\reg_blk|register_16|data_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datac => \reg_blk|register_16|data_out\(1),
	datad => \reg_blk|register_24|data_out\(1),
	combout => \reg_blk|read_mux_2|Mux30~6_combout\);

-- Location: LCCOMB_X12_Y6_N20
\reg_blk|read_mux_2|Mux30~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux30~7_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|read_mux_2|Mux30~6_combout\ & ((\reg_blk|register_28|data_out\(1)))) # (!\reg_blk|read_mux_2|Mux30~6_combout\ & 
-- (\reg_blk|register_20|data_out\(1))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\reg_blk|read_mux_2|Mux30~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_20|data_out\(1),
	datab => \reg_blk|register_28|data_out\(1),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datad => \reg_blk|read_mux_2|Mux30~6_combout\,
	combout => \reg_blk|read_mux_2|Mux30~7_combout\);

-- Location: LCCOMB_X10_Y10_N16
\reg_blk|read_mux_2|Mux30~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux30~4_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19)) # ((\reg_blk|register_22|data_out\(1))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (\reg_blk|register_18|data_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datac => \reg_blk|register_18|data_out\(1),
	datad => \reg_blk|register_22|data_out\(1),
	combout => \reg_blk|read_mux_2|Mux30~4_combout\);

-- Location: LCCOMB_X10_Y9_N26
\reg_blk|register_30|data_out[1]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_30|data_out[1]~feeder_combout\ = \regblk_data_in_mux|output[1]~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[1]~1_combout\,
	combout => \reg_blk|register_30|data_out[1]~feeder_combout\);

-- Location: LCFF_X10_Y9_N27
\reg_blk|register_30|data_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_30|data_out[1]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_30|data_out\(1));

-- Location: LCCOMB_X10_Y9_N8
\reg_blk|read_mux_2|Mux30~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux30~5_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\reg_blk|read_mux_2|Mux30~4_combout\ & ((\reg_blk|register_30|data_out\(1)))) # (!\reg_blk|read_mux_2|Mux30~4_combout\ & 
-- (\reg_blk|register_26|data_out\(1))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (((\reg_blk|read_mux_2|Mux30~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_26|data_out\(1),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datac => \reg_blk|read_mux_2|Mux30~4_combout\,
	datad => \reg_blk|register_30|data_out\(1),
	combout => \reg_blk|read_mux_2|Mux30~5_combout\);

-- Location: LCCOMB_X12_Y6_N18
\reg_blk|read_mux_2|Mux30~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux30~8_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|read_mux_2|Mux30~5_combout\))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (\reg_blk|read_mux_2|Mux30~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datac => \reg_blk|read_mux_2|Mux30~7_combout\,
	datad => \reg_blk|read_mux_2|Mux30~5_combout\,
	combout => \reg_blk|read_mux_2|Mux30~8_combout\);

-- Location: LCCOMB_X13_Y4_N22
\reg_blk|read_mux_2|Mux30~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux30~11_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|read_mux_2|Mux30~8_combout\ & ((\reg_blk|read_mux_2|Mux30~10_combout\))) # (!\reg_blk|read_mux_2|Mux30~8_combout\ & 
-- (\reg_blk|read_mux_2|Mux30~3_combout\)))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (((\reg_blk|read_mux_2|Mux30~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datab => \reg_blk|read_mux_2|Mux30~3_combout\,
	datac => \reg_blk|read_mux_2|Mux30~10_combout\,
	datad => \reg_blk|read_mux_2|Mux30~8_combout\,
	combout => \reg_blk|read_mux_2|Mux30~11_combout\);

-- Location: LCCOMB_X13_Y4_N8
\reg_blk|read_mux_2|Mux30~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux30~16_combout\ = (\reg_blk|read_mux_2|Mux8~0_combout\ & ((\reg_blk|read_mux_2|Mux8~4_combout\) # ((\reg_blk|read_mux_2|Mux30~11_combout\)))) # (!\reg_blk|read_mux_2|Mux8~0_combout\ & (!\reg_blk|read_mux_2|Mux8~4_combout\ & 
-- (\reg_blk|read_mux_2|Mux30~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux8~0_combout\,
	datab => \reg_blk|read_mux_2|Mux8~4_combout\,
	datac => \reg_blk|read_mux_2|Mux30~15_combout\,
	datad => \reg_blk|read_mux_2|Mux30~11_combout\,
	combout => \reg_blk|read_mux_2|Mux30~16_combout\);

-- Location: LCCOMB_X10_Y8_N24
\reg_blk|read_mux_2|Mux30~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux30~1_combout\ = (\reg_blk|read_mux_2|Mux30~0_combout\ & (((\reg_blk|register_11|data_out\(1))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17)))) # (!\reg_blk|read_mux_2|Mux30~0_combout\ & 
-- (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (\reg_blk|register_10|data_out\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux30~0_combout\,
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datac => \reg_blk|register_10|data_out\(1),
	datad => \reg_blk|register_11|data_out\(1),
	combout => \reg_blk|read_mux_2|Mux30~1_combout\);

-- Location: LCCOMB_X13_Y4_N10
\reg_blk|read_mux_2|Mux30~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux30~19_combout\ = (\reg_blk|read_mux_2|Mux8~4_combout\ & ((\reg_blk|read_mux_2|Mux30~16_combout\ & (\reg_blk|read_mux_2|Mux30~18_combout\)) # (!\reg_blk|read_mux_2|Mux30~16_combout\ & ((\reg_blk|read_mux_2|Mux30~1_combout\))))) # 
-- (!\reg_blk|read_mux_2|Mux8~4_combout\ & (((\reg_blk|read_mux_2|Mux30~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux30~18_combout\,
	datab => \reg_blk|read_mux_2|Mux8~4_combout\,
	datac => \reg_blk|read_mux_2|Mux30~16_combout\,
	datad => \reg_blk|read_mux_2|Mux30~1_combout\,
	combout => \reg_blk|read_mux_2|Mux30~19_combout\);

-- Location: LCCOMB_X13_Y4_N4
\alu|addsub_unit|sub_inv|output[1]\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|addsub_unit|sub_inv|output\(1) = \controller|ctrl_alu_op[2]~5_combout\ $ (((\controller|Equal6~1_combout\ & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(1))) # (!\controller|Equal6~1_combout\ & 
-- ((\reg_blk|read_mux_2|Mux30~19_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101101111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(1),
	datab => \controller|Equal6~1_combout\,
	datac => \controller|ctrl_alu_op[2]~5_combout\,
	datad => \reg_blk|read_mux_2|Mux30~19_combout\,
	combout => \alu|addsub_unit|sub_inv|output\(1));

-- Location: LCCOMB_X13_Y4_N20
\alu|addsub_unit|addder|bit_0|and_2|output\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|addsub_unit|addder|bit_0|and_2|output~combout\ = (\controller|ctrl_alu_op[2]~5_combout\ & (\reg_blk|read_mux_1|Mux31~25_combout\ $ (!\alu_source_mux|output[0]~63_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controller|ctrl_alu_op[2]~5_combout\,
	datac => \reg_blk|read_mux_1|Mux31~25_combout\,
	datad => \alu_source_mux|output[0]~63_combout\,
	combout => \alu|addsub_unit|addder|bit_0|and_2|output~combout\);

-- Location: LCCOMB_X13_Y4_N30
\alu|addsub_unit|addder|bit_1|or_1|output~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|addsub_unit|addder|bit_1|or_1|output~0_combout\ = (\reg_blk|read_mux_1|Mux30~19_combout\ & ((\alu|addsub_unit|sub_inv|output\(1)) # ((\alu|addsub_unit|addder|bit_0|and_2|output~combout\) # (\alu|addsub_unit|addder|bit_0|and_1|output~combout\)))) # 
-- (!\reg_blk|read_mux_1|Mux30~19_combout\ & (\alu|addsub_unit|sub_inv|output\(1) & ((\alu|addsub_unit|addder|bit_0|and_2|output~combout\) # (\alu|addsub_unit|addder|bit_0|and_1|output~combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux30~19_combout\,
	datab => \alu|addsub_unit|sub_inv|output\(1),
	datac => \alu|addsub_unit|addder|bit_0|and_2|output~combout\,
	datad => \alu|addsub_unit|addder|bit_0|and_1|output~combout\,
	combout => \alu|addsub_unit|addder|bit_1|or_1|output~0_combout\);

-- Location: LCCOMB_X15_Y8_N0
\alu|func_mux_unit|Mux29~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux29~3_combout\ = (\controller|ctrl_alu_op[1]~4_combout\ & (!\controller|ctrl_alu_op[2]~5_combout\ & (\reg_blk|read_mux_1|Mux29~19_combout\ & \alu_source_mux|output[2]~93_combout\))) # (!\controller|ctrl_alu_op[1]~4_combout\ & 
-- (\controller|ctrl_alu_op[2]~5_combout\ $ (\reg_blk|read_mux_1|Mux29~19_combout\ $ (\alu_source_mux|output[2]~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100100000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ctrl_alu_op[2]~5_combout\,
	datab => \reg_blk|read_mux_1|Mux29~19_combout\,
	datac => \controller|ctrl_alu_op[1]~4_combout\,
	datad => \alu_source_mux|output[2]~93_combout\,
	combout => \alu|func_mux_unit|Mux29~3_combout\);

-- Location: LCCOMB_X15_Y8_N26
\alu|func_mux_unit|Mux29~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux29~4_combout\ = (\controller|ctrl_alu_op[0]~2_combout\ & (\alu|func_mux_unit|Mux29~3_combout\ $ (((!\controller|ctrl_alu_op[1]~4_combout\ & \alu|addsub_unit|addder|bit_1|or_1|output~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ctrl_alu_op[0]~2_combout\,
	datab => \controller|ctrl_alu_op[1]~4_combout\,
	datac => \alu|addsub_unit|addder|bit_1|or_1|output~0_combout\,
	datad => \alu|func_mux_unit|Mux29~3_combout\,
	combout => \alu|func_mux_unit|Mux29~4_combout\);

-- Location: LCCOMB_X15_Y8_N28
\alu|func_mux_unit|Mux29~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux29~2_combout\ = (\alu|func_mux_unit|Mux29~4_combout\) # ((\alu|func_mux_unit|Mux6~2_combout\ & ((\alu_source_mux|output[2]~93_combout\) # (\reg_blk|read_mux_1|Mux29~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|func_mux_unit|Mux6~2_combout\,
	datab => \alu_source_mux|output[2]~93_combout\,
	datac => \reg_blk|read_mux_1|Mux29~19_combout\,
	datad => \alu|func_mux_unit|Mux29~4_combout\,
	combout => \alu|func_mux_unit|Mux29~2_combout\);

-- Location: LCFF_X12_Y5_N23
\reg_blk|register_13|data_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[2]~2_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_13|data_out\(2));

-- Location: LCFF_X12_Y5_N9
\reg_blk|register_12|data_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[2]~2_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_12|data_out\(2));

-- Location: LCCOMB_X12_Y5_N8
\reg_blk|read_mux_2|Mux29~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux29~17_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (\reg_blk|register_13|data_out\(2))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|register_12|data_out\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datab => \reg_blk|register_13|data_out\(2),
	datac => \reg_blk|register_12|data_out\(2),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	combout => \reg_blk|read_mux_2|Mux29~17_combout\);

-- Location: LCCOMB_X13_Y5_N30
\reg_blk|read_mux_2|Mux29~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux29~18_combout\ = (\reg_blk|read_mux_2|Mux29~17_combout\ & ((\reg_blk|register_15|data_out\(2)) # ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17))))) # (!\reg_blk|read_mux_2|Mux29~17_combout\ & 
-- (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & \reg_blk|register_14|data_out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_15|data_out\(2),
	datab => \reg_blk|read_mux_2|Mux29~17_combout\,
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datad => \reg_blk|register_14|data_out\(2),
	combout => \reg_blk|read_mux_2|Mux29~18_combout\);

-- Location: LCCOMB_X12_Y8_N22
\reg_blk|read_mux_2|Mux29~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux29~19_combout\ = (\reg_blk|read_mux_2|Mux29~16_combout\ & (((\reg_blk|read_mux_2|Mux29~18_combout\)) # (!\reg_blk|read_mux_2|Mux8~0_combout\))) # (!\reg_blk|read_mux_2|Mux29~16_combout\ & (\reg_blk|read_mux_2|Mux8~0_combout\ & 
-- (\reg_blk|read_mux_2|Mux29~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux29~16_combout\,
	datab => \reg_blk|read_mux_2|Mux8~0_combout\,
	datac => \reg_blk|read_mux_2|Mux29~9_combout\,
	datad => \reg_blk|read_mux_2|Mux29~18_combout\,
	combout => \reg_blk|read_mux_2|Mux29~19_combout\);

-- Location: M4K_X11_Y8
\data_cache|block_1|altsyncram_component|auto_generated|ram_block1a2\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "dat_cache_mif.mif",
	init_file_layout => "port_a",
	logical_ram_name => "dat_cache:data_cache|dat_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_lif1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 11,
	port_b_data_width => 2,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \controller|Equal7~0_combout\,
	clk0 => \clk3~clkctrl_outclk\,
	portadatain => \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: LCCOMB_X12_Y8_N0
\regblk_data_in_mux|output[2]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \regblk_data_in_mux|output[2]~2_combout\ = (\controller|Equal6~2_combout\ & ((\data_cache|block_1|altsyncram_component|auto_generated|q_a\(2)))) # (!\controller|Equal6~2_combout\ & (\alu|func_mux_unit|Mux29~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \alu|func_mux_unit|Mux29~2_combout\,
	datac => \controller|Equal6~2_combout\,
	datad => \data_cache|block_1|altsyncram_component|auto_generated|q_a\(2),
	combout => \regblk_data_in_mux|output[2]~2_combout\);

-- Location: LCCOMB_X13_Y5_N26
\reg_blk|register_14|data_out[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_14|data_out[2]~feeder_combout\ = \regblk_data_in_mux|output[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[2]~2_combout\,
	combout => \reg_blk|register_14|data_out[2]~feeder_combout\);

-- Location: LCFF_X13_Y5_N27
\reg_blk|register_14|data_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_14|data_out[2]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_14|data_out\(2));

-- Location: LCCOMB_X13_Y5_N22
\reg_blk|read_mux_1|Mux29~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux29~17_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\reg_blk|register_14|data_out\(2)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & \reg_blk|register_12|data_out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datab => \reg_blk|register_14|data_out\(2),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datad => \reg_blk|register_12|data_out\(2),
	combout => \reg_blk|read_mux_1|Mux29~17_combout\);

-- Location: LCCOMB_X13_Y5_N20
\reg_blk|register_15|data_out[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_15|data_out[2]~feeder_combout\ = \regblk_data_in_mux|output[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[2]~2_combout\,
	combout => \reg_blk|register_15|data_out[2]~feeder_combout\);

-- Location: LCFF_X13_Y5_N21
\reg_blk|register_15|data_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_15|data_out[2]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~49_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_15|data_out\(2));

-- Location: LCCOMB_X12_Y5_N22
\reg_blk|read_mux_1|Mux29~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux29~18_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|read_mux_1|Mux29~17_combout\ & ((\reg_blk|register_15|data_out\(2)))) # (!\reg_blk|read_mux_1|Mux29~17_combout\ & 
-- (\reg_blk|register_13|data_out\(2))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (\reg_blk|read_mux_1|Mux29~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datab => \reg_blk|read_mux_1|Mux29~17_combout\,
	datac => \reg_blk|register_13|data_out\(2),
	datad => \reg_blk|register_15|data_out\(2),
	combout => \reg_blk|read_mux_1|Mux29~18_combout\);

-- Location: LCCOMB_X8_Y8_N4
\reg_blk|read_mux_1|Mux29~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux29~0_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|register_9|data_out\(2)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (\reg_blk|register_8|data_out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_8|data_out\(2),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datac => \reg_blk|register_9|data_out\(2),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	combout => \reg_blk|read_mux_1|Mux29~0_combout\);

-- Location: LCCOMB_X10_Y8_N22
\reg_blk|read_mux_1|Mux29~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux29~1_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\reg_blk|read_mux_1|Mux29~0_combout\ & (\reg_blk|register_11|data_out\(2))) # (!\reg_blk|read_mux_1|Mux29~0_combout\ & 
-- ((\reg_blk|register_10|data_out\(2)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\reg_blk|read_mux_1|Mux29~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_11|data_out\(2),
	datab => \reg_blk|register_10|data_out\(2),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datad => \reg_blk|read_mux_1|Mux29~0_combout\,
	combout => \reg_blk|read_mux_1|Mux29~1_combout\);

-- Location: LCCOMB_X17_Y8_N24
\reg_blk|read_mux_1|Mux29~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux29~12_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\reg_blk|register_6|data_out\(2)) # (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (\reg_blk|register_4|data_out\(2) & ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datab => \reg_blk|register_4|data_out\(2),
	datac => \reg_blk|register_6|data_out\(2),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	combout => \reg_blk|read_mux_1|Mux29~12_combout\);

-- Location: LCCOMB_X15_Y6_N10
\reg_blk|read_mux_1|Mux29~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux29~13_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|read_mux_1|Mux29~12_combout\ & ((\reg_blk|register_7|data_out\(2)))) # (!\reg_blk|read_mux_1|Mux29~12_combout\ & 
-- (\reg_blk|register_5|data_out\(2))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (((\reg_blk|read_mux_1|Mux29~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datab => \reg_blk|register_5|data_out\(2),
	datac => \reg_blk|register_7|data_out\(2),
	datad => \reg_blk|read_mux_1|Mux29~12_combout\,
	combout => \reg_blk|read_mux_1|Mux29~13_combout\);

-- Location: LCCOMB_X15_Y6_N4
\reg_blk|read_mux_1|Mux29~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux29~14_combout\ = (\reg_blk|read_mux_1|Mux7~4_combout\ & (((\reg_blk|read_mux_1|Mux29~13_combout\) # (!\reg_blk|read_mux_1|Mux7~3_combout\)))) # (!\reg_blk|read_mux_1|Mux7~4_combout\ & (\reg_blk|register_1|data_out\(2) & 
-- (\reg_blk|read_mux_1|Mux7~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux7~4_combout\,
	datab => \reg_blk|register_1|data_out\(2),
	datac => \reg_blk|read_mux_1|Mux7~3_combout\,
	datad => \reg_blk|read_mux_1|Mux29~13_combout\,
	combout => \reg_blk|read_mux_1|Mux29~14_combout\);

-- Location: LCCOMB_X15_Y6_N14
\reg_blk|read_mux_1|Mux29~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux29~15_combout\ = (\reg_blk|read_mux_1|Mux7~2_combout\ & ((\reg_blk|read_mux_1|Mux29~14_combout\ & ((\reg_blk|register_3|data_out\(2)))) # (!\reg_blk|read_mux_1|Mux29~14_combout\ & (\reg_blk|register_2|data_out\(2))))) # 
-- (!\reg_blk|read_mux_1|Mux7~2_combout\ & (((\reg_blk|read_mux_1|Mux29~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_2|data_out\(2),
	datab => \reg_blk|read_mux_1|Mux7~2_combout\,
	datac => \reg_blk|read_mux_1|Mux29~14_combout\,
	datad => \reg_blk|register_3|data_out\(2),
	combout => \reg_blk|read_mux_1|Mux29~15_combout\);

-- Location: LCCOMB_X12_Y3_N8
\reg_blk|read_mux_1|Mux29~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux29~4_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\reg_blk|register_22|data_out\(2)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & \reg_blk|register_18|data_out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_22|data_out\(2),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datad => \reg_blk|register_18|data_out\(2),
	combout => \reg_blk|read_mux_1|Mux29~4_combout\);

-- Location: LCCOMB_X13_Y3_N8
\reg_blk|read_mux_1|Mux29~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux29~5_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\reg_blk|read_mux_1|Mux29~4_combout\ & (\reg_blk|register_30|data_out\(2))) # (!\reg_blk|read_mux_1|Mux29~4_combout\ & 
-- ((\reg_blk|register_26|data_out\(2)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (((\reg_blk|read_mux_1|Mux29~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_30|data_out\(2),
	datab => \reg_blk|register_26|data_out\(2),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datad => \reg_blk|read_mux_1|Mux29~4_combout\,
	combout => \reg_blk|read_mux_1|Mux29~5_combout\);

-- Location: LCFF_X12_Y6_N1
\reg_blk|register_20|data_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[2]~2_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_20|data_out\(2));

-- Location: LCCOMB_X12_Y10_N14
\reg_blk|read_mux_1|Mux29~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux29~6_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\reg_blk|register_24|data_out\(2)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (\reg_blk|register_16|data_out\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datab => \reg_blk|register_16|data_out\(2),
	datac => \reg_blk|register_24|data_out\(2),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	combout => \reg_blk|read_mux_1|Mux29~6_combout\);

-- Location: LCCOMB_X12_Y6_N0
\reg_blk|read_mux_1|Mux29~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux29~7_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\reg_blk|read_mux_1|Mux29~6_combout\ & (\reg_blk|register_28|data_out\(2))) # (!\reg_blk|read_mux_1|Mux29~6_combout\ & 
-- ((\reg_blk|register_20|data_out\(2)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\reg_blk|read_mux_1|Mux29~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datab => \reg_blk|register_28|data_out\(2),
	datac => \reg_blk|register_20|data_out\(2),
	datad => \reg_blk|read_mux_1|Mux29~6_combout\,
	combout => \reg_blk|read_mux_1|Mux29~7_combout\);

-- Location: LCCOMB_X12_Y6_N4
\reg_blk|read_mux_1|Mux29~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux29~8_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21)) # ((\reg_blk|read_mux_1|Mux29~5_combout\)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|read_mux_1|Mux29~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datac => \reg_blk|read_mux_1|Mux29~5_combout\,
	datad => \reg_blk|read_mux_1|Mux29~7_combout\,
	combout => \reg_blk|read_mux_1|Mux29~8_combout\);

-- Location: LCCOMB_X10_Y6_N6
\reg_blk|register_25|data_out[2]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_25|data_out[2]~feeder_combout\ = \regblk_data_in_mux|output[2]~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[2]~2_combout\,
	combout => \reg_blk|register_25|data_out[2]~feeder_combout\);

-- Location: LCFF_X10_Y6_N7
\reg_blk|register_25|data_out[2]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_25|data_out[2]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_25|data_out\(2));

-- Location: LCCOMB_X10_Y6_N14
\reg_blk|read_mux_1|Mux29~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux29~2_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23)) # ((\reg_blk|register_25|data_out\(2))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (\reg_blk|register_17|data_out\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datac => \reg_blk|register_17|data_out\(2),
	datad => \reg_blk|register_25|data_out\(2),
	combout => \reg_blk|read_mux_1|Mux29~2_combout\);

-- Location: LCCOMB_X9_Y6_N8
\reg_blk|read_mux_1|Mux29~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux29~3_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\reg_blk|read_mux_1|Mux29~2_combout\ & ((\reg_blk|register_29|data_out\(2)))) # (!\reg_blk|read_mux_1|Mux29~2_combout\ & 
-- (\reg_blk|register_21|data_out\(2))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\reg_blk|read_mux_1|Mux29~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datab => \reg_blk|register_21|data_out\(2),
	datac => \reg_blk|read_mux_1|Mux29~2_combout\,
	datad => \reg_blk|register_29|data_out\(2),
	combout => \reg_blk|read_mux_1|Mux29~3_combout\);

-- Location: LCCOMB_X8_Y9_N22
\reg_blk|read_mux_1|Mux29~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux29~10_combout\ = (\reg_blk|read_mux_1|Mux29~9_combout\ & (((\reg_blk|register_31|data_out\(2)) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24))))) # (!\reg_blk|read_mux_1|Mux29~9_combout\ & 
-- (\reg_blk|register_27|data_out\(2) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux29~9_combout\,
	datab => \reg_blk|register_27|data_out\(2),
	datac => \reg_blk|register_31|data_out\(2),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	combout => \reg_blk|read_mux_1|Mux29~10_combout\);

-- Location: LCCOMB_X12_Y6_N10
\reg_blk|read_mux_1|Mux29~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux29~11_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|read_mux_1|Mux29~8_combout\ & ((\reg_blk|read_mux_1|Mux29~10_combout\))) # (!\reg_blk|read_mux_1|Mux29~8_combout\ & 
-- (\reg_blk|read_mux_1|Mux29~3_combout\)))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (\reg_blk|read_mux_1|Mux29~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datab => \reg_blk|read_mux_1|Mux29~8_combout\,
	datac => \reg_blk|read_mux_1|Mux29~3_combout\,
	datad => \reg_blk|read_mux_1|Mux29~10_combout\,
	combout => \reg_blk|read_mux_1|Mux29~11_combout\);

-- Location: LCCOMB_X12_Y6_N28
\reg_blk|read_mux_1|Mux29~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux29~16_combout\ = (\reg_blk|read_mux_1|Mux7~1_combout\ & ((\reg_blk|read_mux_1|Mux7~0_combout\) # ((\reg_blk|read_mux_1|Mux29~11_combout\)))) # (!\reg_blk|read_mux_1|Mux7~1_combout\ & (!\reg_blk|read_mux_1|Mux7~0_combout\ & 
-- (\reg_blk|read_mux_1|Mux29~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux7~1_combout\,
	datab => \reg_blk|read_mux_1|Mux7~0_combout\,
	datac => \reg_blk|read_mux_1|Mux29~15_combout\,
	datad => \reg_blk|read_mux_1|Mux29~11_combout\,
	combout => \reg_blk|read_mux_1|Mux29~16_combout\);

-- Location: LCCOMB_X12_Y6_N30
\reg_blk|read_mux_1|Mux29~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux29~19_combout\ = (\reg_blk|read_mux_1|Mux7~0_combout\ & ((\reg_blk|read_mux_1|Mux29~16_combout\ & (\reg_blk|read_mux_1|Mux29~18_combout\)) # (!\reg_blk|read_mux_1|Mux29~16_combout\ & ((\reg_blk|read_mux_1|Mux29~1_combout\))))) # 
-- (!\reg_blk|read_mux_1|Mux7~0_combout\ & (((\reg_blk|read_mux_1|Mux29~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux7~0_combout\,
	datab => \reg_blk|read_mux_1|Mux29~18_combout\,
	datac => \reg_blk|read_mux_1|Mux29~1_combout\,
	datad => \reg_blk|read_mux_1|Mux29~16_combout\,
	combout => \reg_blk|read_mux_1|Mux29~19_combout\);

-- Location: LCCOMB_X13_Y4_N0
\alu|addsub_unit|addder|bit_2|or_1|output~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|addsub_unit|addder|bit_2|or_1|output~0_combout\ = (\reg_blk|read_mux_1|Mux29~19_combout\ & ((\alu|addsub_unit|addder|bit_1|or_1|output~0_combout\) # (\controller|ctrl_alu_op[2]~5_combout\ $ (\alu_source_mux|output[2]~93_combout\)))) # 
-- (!\reg_blk|read_mux_1|Mux29~19_combout\ & (\alu|addsub_unit|addder|bit_1|or_1|output~0_combout\ & (\controller|ctrl_alu_op[2]~5_combout\ $ (\alu_source_mux|output[2]~93_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ctrl_alu_op[2]~5_combout\,
	datab => \reg_blk|read_mux_1|Mux29~19_combout\,
	datac => \alu_source_mux|output[2]~93_combout\,
	datad => \alu|addsub_unit|addder|bit_1|or_1|output~0_combout\,
	combout => \alu|addsub_unit|addder|bit_2|or_1|output~0_combout\);

-- Location: LCCOMB_X10_Y8_N4
\alu|func_mux_unit|Mux28~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux28~3_combout\ = (\controller|ctrl_alu_op[1]~4_combout\ & (\alu_source_mux|output[3]~92_combout\ & (!\controller|ctrl_alu_op[2]~5_combout\ & \reg_blk|read_mux_1|Mux28~19_combout\))) # (!\controller|ctrl_alu_op[1]~4_combout\ & 
-- (\alu_source_mux|output[3]~92_combout\ $ (\controller|ctrl_alu_op[2]~5_combout\ $ (\reg_blk|read_mux_1|Mux28~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100100010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_source_mux|output[3]~92_combout\,
	datab => \controller|ctrl_alu_op[1]~4_combout\,
	datac => \controller|ctrl_alu_op[2]~5_combout\,
	datad => \reg_blk|read_mux_1|Mux28~19_combout\,
	combout => \alu|func_mux_unit|Mux28~3_combout\);

-- Location: LCCOMB_X10_Y8_N10
\alu|func_mux_unit|Mux28~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux28~4_combout\ = (\controller|ctrl_alu_op[0]~2_combout\ & (\alu|func_mux_unit|Mux28~3_combout\ $ (((\alu|addsub_unit|addder|bit_2|or_1|output~0_combout\ & !\controller|ctrl_alu_op[1]~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ctrl_alu_op[0]~2_combout\,
	datab => \alu|addsub_unit|addder|bit_2|or_1|output~0_combout\,
	datac => \alu|func_mux_unit|Mux28~3_combout\,
	datad => \controller|ctrl_alu_op[1]~4_combout\,
	combout => \alu|func_mux_unit|Mux28~4_combout\);

-- Location: LCCOMB_X10_Y8_N12
\alu|func_mux_unit|Mux28~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux28~2_combout\ = (\alu|func_mux_unit|Mux28~4_combout\) # ((\alu|func_mux_unit|Mux6~2_combout\ & ((\reg_blk|read_mux_1|Mux28~19_combout\) # (\alu_source_mux|output[3]~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|func_mux_unit|Mux6~2_combout\,
	datab => \reg_blk|read_mux_1|Mux28~19_combout\,
	datac => \alu_source_mux|output[3]~92_combout\,
	datad => \alu|func_mux_unit|Mux28~4_combout\,
	combout => \alu|func_mux_unit|Mux28~2_combout\);

-- Location: LCCOMB_X10_Y8_N2
\regblk_data_in_mux|output[3]~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \regblk_data_in_mux|output[3]~3_combout\ = (\controller|Equal6~2_combout\ & ((\data_cache|block_1|altsyncram_component|auto_generated|q_a\(3)))) # (!\controller|Equal6~2_combout\ & (\alu|func_mux_unit|Mux28~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|Equal6~2_combout\,
	datac => \alu|func_mux_unit|Mux28~2_combout\,
	datad => \data_cache|block_1|altsyncram_component|auto_generated|q_a\(3),
	combout => \regblk_data_in_mux|output[3]~3_combout\);

-- Location: LCFF_X9_Y5_N31
\reg_blk|register_3|data_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[3]~3_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~37_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_3|data_out\(3));

-- Location: LCFF_X10_Y7_N9
\reg_blk|register_5|data_out[3]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[3]~3_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_5|data_out\(3));

-- Location: LCCOMB_X10_Y7_N8
\reg_blk|read_mux_1|Mux28~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux28~12_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (\reg_blk|register_5|data_out\(3))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|register_4|data_out\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datac => \reg_blk|register_5|data_out\(3),
	datad => \reg_blk|register_4|data_out\(3),
	combout => \reg_blk|read_mux_1|Mux28~12_combout\);

-- Location: LCCOMB_X10_Y5_N12
\reg_blk|read_mux_1|Mux28~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux28~13_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\reg_blk|read_mux_1|Mux28~12_combout\ & ((\reg_blk|register_7|data_out\(3)))) # (!\reg_blk|read_mux_1|Mux28~12_combout\ & 
-- (\reg_blk|register_6|data_out\(3))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (\reg_blk|read_mux_1|Mux28~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datab => \reg_blk|read_mux_1|Mux28~12_combout\,
	datac => \reg_blk|register_6|data_out\(3),
	datad => \reg_blk|register_7|data_out\(3),
	combout => \reg_blk|read_mux_1|Mux28~13_combout\);

-- Location: LCCOMB_X10_Y5_N6
\reg_blk|read_mux_1|Mux28~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux28~14_combout\ = (\reg_blk|read_mux_1|Mux7~3_combout\ & ((\reg_blk|read_mux_1|Mux7~4_combout\ & ((\reg_blk|read_mux_1|Mux28~13_combout\))) # (!\reg_blk|read_mux_1|Mux7~4_combout\ & (\reg_blk|register_1|data_out\(3))))) # 
-- (!\reg_blk|read_mux_1|Mux7~3_combout\ & (((\reg_blk|read_mux_1|Mux7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux7~3_combout\,
	datab => \reg_blk|register_1|data_out\(3),
	datac => \reg_blk|read_mux_1|Mux7~4_combout\,
	datad => \reg_blk|read_mux_1|Mux28~13_combout\,
	combout => \reg_blk|read_mux_1|Mux28~14_combout\);

-- Location: LCCOMB_X9_Y5_N30
\reg_blk|read_mux_1|Mux28~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux28~15_combout\ = (\reg_blk|read_mux_1|Mux7~2_combout\ & ((\reg_blk|read_mux_1|Mux28~14_combout\ & ((\reg_blk|register_3|data_out\(3)))) # (!\reg_blk|read_mux_1|Mux28~14_combout\ & (\reg_blk|register_2|data_out\(3))))) # 
-- (!\reg_blk|read_mux_1|Mux7~2_combout\ & (((\reg_blk|read_mux_1|Mux28~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_2|data_out\(3),
	datab => \reg_blk|read_mux_1|Mux7~2_combout\,
	datac => \reg_blk|register_3|data_out\(3),
	datad => \reg_blk|read_mux_1|Mux28~14_combout\,
	combout => \reg_blk|read_mux_1|Mux28~15_combout\);

-- Location: LCCOMB_X13_Y6_N4
\reg_blk|read_mux_1|Mux28~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux28~16_combout\ = (\reg_blk|read_mux_1|Mux7~1_combout\ & (((\reg_blk|read_mux_1|Mux7~0_combout\)))) # (!\reg_blk|read_mux_1|Mux7~1_combout\ & ((\reg_blk|read_mux_1|Mux7~0_combout\ & (\reg_blk|read_mux_1|Mux28~11_combout\)) # 
-- (!\reg_blk|read_mux_1|Mux7~0_combout\ & ((\reg_blk|read_mux_1|Mux28~15_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux28~11_combout\,
	datab => \reg_blk|read_mux_1|Mux7~1_combout\,
	datac => \reg_blk|read_mux_1|Mux7~0_combout\,
	datad => \reg_blk|read_mux_1|Mux28~15_combout\,
	combout => \reg_blk|read_mux_1|Mux28~16_combout\);

-- Location: LCCOMB_X7_Y8_N0
\reg_blk|read_mux_1|Mux28~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux28~7_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\reg_blk|register_23|data_out\(3)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & \reg_blk|register_19|data_out\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datab => \reg_blk|register_23|data_out\(3),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datad => \reg_blk|register_19|data_out\(3),
	combout => \reg_blk|read_mux_1|Mux28~7_combout\);

-- Location: LCCOMB_X7_Y8_N18
\reg_blk|read_mux_1|Mux28~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux28~8_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\reg_blk|read_mux_1|Mux28~7_combout\ & ((\reg_blk|register_31|data_out\(3)))) # (!\reg_blk|read_mux_1|Mux28~7_combout\ & 
-- (\reg_blk|register_27|data_out\(3))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (((\reg_blk|read_mux_1|Mux28~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_27|data_out\(3),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datac => \reg_blk|register_31|data_out\(3),
	datad => \reg_blk|read_mux_1|Mux28~7_combout\,
	combout => \reg_blk|read_mux_1|Mux28~8_combout\);

-- Location: LCCOMB_X9_Y10_N10
\reg_blk|read_mux_1|Mux28~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux28~0_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24)) # ((\reg_blk|register_22|data_out\(3))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (\reg_blk|register_18|data_out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datac => \reg_blk|register_18|data_out\(3),
	datad => \reg_blk|register_22|data_out\(3),
	combout => \reg_blk|read_mux_1|Mux28~0_combout\);

-- Location: LCCOMB_X10_Y9_N30
\reg_blk|read_mux_1|Mux28~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux28~1_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\reg_blk|read_mux_1|Mux28~0_combout\ & (\reg_blk|register_30|data_out\(3))) # (!\reg_blk|read_mux_1|Mux28~0_combout\ & 
-- ((\reg_blk|register_26|data_out\(3)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (((\reg_blk|read_mux_1|Mux28~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_30|data_out\(3),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datac => \reg_blk|register_26|data_out\(3),
	datad => \reg_blk|read_mux_1|Mux28~0_combout\,
	combout => \reg_blk|read_mux_1|Mux28~1_combout\);

-- Location: LCCOMB_X13_Y6_N14
\reg_blk|read_mux_1|Mux28~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux28~3_combout\ = (\reg_blk|read_mux_1|Mux28~2_combout\ & (((\reg_blk|register_29|data_out\(3))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23)))) # (!\reg_blk|read_mux_1|Mux28~2_combout\ & 
-- (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (\reg_blk|register_21|data_out\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux28~2_combout\,
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datac => \reg_blk|register_21|data_out\(3),
	datad => \reg_blk|register_29|data_out\(3),
	combout => \reg_blk|read_mux_1|Mux28~3_combout\);

-- Location: LCCOMB_X13_Y10_N18
\reg_blk|read_mux_1|Mux28~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux28~5_combout\ = (\reg_blk|read_mux_1|Mux28~4_combout\ & ((\reg_blk|register_28|data_out\(3)) # ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23))))) # (!\reg_blk|read_mux_1|Mux28~4_combout\ & 
-- (((\reg_blk|register_20|data_out\(3) & \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux28~4_combout\,
	datab => \reg_blk|register_28|data_out\(3),
	datac => \reg_blk|register_20|data_out\(3),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	combout => \reg_blk|read_mux_1|Mux28~5_combout\);

-- Location: LCCOMB_X13_Y6_N0
\reg_blk|read_mux_1|Mux28~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux28~6_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (\reg_blk|read_mux_1|Mux28~3_combout\)) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|read_mux_1|Mux28~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datac => \reg_blk|read_mux_1|Mux28~3_combout\,
	datad => \reg_blk|read_mux_1|Mux28~5_combout\,
	combout => \reg_blk|read_mux_1|Mux28~6_combout\);

-- Location: LCCOMB_X13_Y6_N22
\reg_blk|read_mux_1|Mux28~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux28~9_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\reg_blk|read_mux_1|Mux28~6_combout\ & (\reg_blk|read_mux_1|Mux28~8_combout\)) # (!\reg_blk|read_mux_1|Mux28~6_combout\ & 
-- ((\reg_blk|read_mux_1|Mux28~1_combout\))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\reg_blk|read_mux_1|Mux28~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datab => \reg_blk|read_mux_1|Mux28~8_combout\,
	datac => \reg_blk|read_mux_1|Mux28~1_combout\,
	datad => \reg_blk|read_mux_1|Mux28~6_combout\,
	combout => \reg_blk|read_mux_1|Mux28~9_combout\);

-- Location: LCCOMB_X13_Y6_N2
\reg_blk|read_mux_1|Mux28~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux28~19_combout\ = (\reg_blk|read_mux_1|Mux7~1_combout\ & ((\reg_blk|read_mux_1|Mux28~16_combout\ & (\reg_blk|read_mux_1|Mux28~18_combout\)) # (!\reg_blk|read_mux_1|Mux28~16_combout\ & ((\reg_blk|read_mux_1|Mux28~9_combout\))))) # 
-- (!\reg_blk|read_mux_1|Mux7~1_combout\ & (((\reg_blk|read_mux_1|Mux28~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux28~18_combout\,
	datab => \reg_blk|read_mux_1|Mux7~1_combout\,
	datac => \reg_blk|read_mux_1|Mux28~16_combout\,
	datad => \reg_blk|read_mux_1|Mux28~9_combout\,
	combout => \reg_blk|read_mux_1|Mux28~19_combout\);

-- Location: LCCOMB_X13_Y4_N18
\alu|addsub_unit|addder|bit_3|or_1|output~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|addsub_unit|addder|bit_3|or_1|output~0_combout\ = (\reg_blk|read_mux_1|Mux28~19_combout\ & ((\alu|addsub_unit|addder|bit_2|or_1|output~0_combout\) # (\controller|ctrl_alu_op[2]~5_combout\ $ (\alu_source_mux|output[3]~92_combout\)))) # 
-- (!\reg_blk|read_mux_1|Mux28~19_combout\ & (\alu|addsub_unit|addder|bit_2|or_1|output~0_combout\ & (\controller|ctrl_alu_op[2]~5_combout\ $ (\alu_source_mux|output[3]~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ctrl_alu_op[2]~5_combout\,
	datab => \reg_blk|read_mux_1|Mux28~19_combout\,
	datac => \alu_source_mux|output[3]~92_combout\,
	datad => \alu|addsub_unit|addder|bit_2|or_1|output~0_combout\,
	combout => \alu|addsub_unit|addder|bit_3|or_1|output~0_combout\);

-- Location: LCCOMB_X14_Y6_N20
\alu|func_mux_unit|Mux27~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux27~4_combout\ = (\controller|ctrl_alu_op[0]~2_combout\ & (\alu|func_mux_unit|Mux27~3_combout\ $ (((!\controller|ctrl_alu_op[1]~4_combout\ & \alu|addsub_unit|addder|bit_3|or_1|output~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|func_mux_unit|Mux27~3_combout\,
	datab => \controller|ctrl_alu_op[0]~2_combout\,
	datac => \controller|ctrl_alu_op[1]~4_combout\,
	datad => \alu|addsub_unit|addder|bit_3|or_1|output~0_combout\,
	combout => \alu|func_mux_unit|Mux27~4_combout\);

-- Location: LCCOMB_X14_Y6_N16
\alu|func_mux_unit|Mux27~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux27~2_combout\ = (\alu|func_mux_unit|Mux27~4_combout\) # ((\alu|func_mux_unit|Mux6~2_combout\ & ((\alu_source_mux|output[4]~91_combout\) # (\reg_blk|read_mux_1|Mux27~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|func_mux_unit|Mux6~2_combout\,
	datab => \alu_source_mux|output[4]~91_combout\,
	datac => \alu|func_mux_unit|Mux27~4_combout\,
	datad => \reg_blk|read_mux_1|Mux27~19_combout\,
	combout => \alu|func_mux_unit|Mux27~2_combout\);

-- Location: M4K_X11_Y12
\data_cache|block_1|altsyncram_component|auto_generated|ram_block1a4\ : cycloneii_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "dat_cache_mif.mif",
	init_file_layout => "port_a",
	logical_ram_name => "dat_cache:data_cache|dat_cache_m4k_ram_block:block_1|altsyncram:altsyncram_component|altsyncram_lif1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 11,
	port_a_byte_enable_clear => "none",
	port_a_byte_enable_clock => "none",
	port_a_data_in_clear => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 2047,
	port_a_logical_ram_depth => 2048,
	port_a_logical_ram_width => 32,
	port_a_write_enable_clear => "none",
	port_b_address_width => 11,
	port_b_data_width => 2,
	ram_block_type => "M4K",
	safe_write => "err_on_2clk")
-- pragma translate_on
PORT MAP (
	portawe => \controller|Equal7~0_combout\,
	clk0 => \clk3~clkctrl_outclk\,
	portadatain => \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \data_cache|block_1|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: LCCOMB_X10_Y9_N14
\regblk_data_in_mux|output[4]~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \regblk_data_in_mux|output[4]~4_combout\ = (\controller|Equal6~2_combout\ & ((\data_cache|block_1|altsyncram_component|auto_generated|q_a\(4)))) # (!\controller|Equal6~2_combout\ & (\alu|func_mux_unit|Mux27~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \controller|Equal6~2_combout\,
	datac => \alu|func_mux_unit|Mux27~2_combout\,
	datad => \data_cache|block_1|altsyncram_component|auto_generated|q_a\(4),
	combout => \regblk_data_in_mux|output[4]~4_combout\);

-- Location: LCFF_X9_Y7_N15
\reg_blk|register_12|data_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[4]~4_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~48_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_12|data_out\(4));

-- Location: LCFF_X9_Y7_N13
\reg_blk|register_13|data_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[4]~4_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~47_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_13|data_out\(4));

-- Location: LCCOMB_X9_Y7_N14
\reg_blk|read_mux_2|Mux27~17\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux27~17_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|register_13|data_out\(4)))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (\reg_blk|register_12|data_out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datac => \reg_blk|register_12|data_out\(4),
	datad => \reg_blk|register_13|data_out\(4),
	combout => \reg_blk|read_mux_2|Mux27~17_combout\);

-- Location: LCCOMB_X12_Y4_N22
\reg_blk|register_14|data_out[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_14|data_out[4]~feeder_combout\ = \regblk_data_in_mux|output[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[4]~4_combout\,
	combout => \reg_blk|register_14|data_out[4]~feeder_combout\);

-- Location: LCFF_X12_Y4_N23
\reg_blk|register_14|data_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_14|data_out[4]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~46_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_14|data_out\(4));

-- Location: LCCOMB_X12_Y4_N2
\reg_blk|read_mux_2|Mux27~18\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux27~18_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|read_mux_2|Mux27~17_combout\ & (\reg_blk|register_15|data_out\(4))) # (!\reg_blk|read_mux_2|Mux27~17_combout\ & 
-- ((\reg_blk|register_14|data_out\(4)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (((\reg_blk|read_mux_2|Mux27~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_15|data_out\(4),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datac => \reg_blk|read_mux_2|Mux27~17_combout\,
	datad => \reg_blk|register_14|data_out\(4),
	combout => \reg_blk|read_mux_2|Mux27~18_combout\);

-- Location: LCCOMB_X9_Y11_N26
\reg_blk|register_25|data_out[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_25|data_out[4]~feeder_combout\ = \regblk_data_in_mux|output[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[4]~4_combout\,
	combout => \reg_blk|register_25|data_out[4]~feeder_combout\);

-- Location: LCFF_X9_Y11_N27
\reg_blk|register_25|data_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_25|data_out[4]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_25|data_out\(4));

-- Location: LCFF_X8_Y7_N29
\reg_blk|register_17|data_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[4]~4_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_17|data_out\(4));

-- Location: LCCOMB_X8_Y7_N22
\reg_blk|read_mux_2|Mux27~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux27~2_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\reg_blk|register_25|data_out\(4)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & \reg_blk|register_17|data_out\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datab => \reg_blk|register_25|data_out\(4),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datad => \reg_blk|register_17|data_out\(4),
	combout => \reg_blk|read_mux_2|Mux27~2_combout\);

-- Location: LCCOMB_X8_Y7_N16
\reg_blk|read_mux_2|Mux27~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux27~3_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|read_mux_2|Mux27~2_combout\ & (\reg_blk|register_29|data_out\(4))) # (!\reg_blk|read_mux_2|Mux27~2_combout\ & 
-- ((\reg_blk|register_21|data_out\(4)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (\reg_blk|read_mux_2|Mux27~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datab => \reg_blk|read_mux_2|Mux27~2_combout\,
	datac => \reg_blk|register_29|data_out\(4),
	datad => \reg_blk|register_21|data_out\(4),
	combout => \reg_blk|read_mux_2|Mux27~3_combout\);

-- Location: LCFF_X12_Y10_N25
\reg_blk|register_16|data_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[4]~4_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~28_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_16|data_out\(4));

-- Location: LCCOMB_X12_Y10_N24
\reg_blk|read_mux_2|Mux27~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux27~4_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18)) # ((\reg_blk|register_24|data_out\(4))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (\reg_blk|register_16|data_out\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datac => \reg_blk|register_16|data_out\(4),
	datad => \reg_blk|register_24|data_out\(4),
	combout => \reg_blk|read_mux_2|Mux27~4_combout\);

-- Location: LCCOMB_X7_Y7_N16
\reg_blk|register_28|data_out[4]~feeder\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|register_28|data_out[4]~feeder_combout\ = \regblk_data_in_mux|output[4]~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \regblk_data_in_mux|output[4]~4_combout\,
	combout => \reg_blk|register_28|data_out[4]~feeder_combout\);

-- Location: LCFF_X7_Y7_N17
\reg_blk|register_28|data_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \reg_blk|register_28|data_out[4]~feeder_combout\,
	ena => \reg_blk|decoder|Ram0~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_28|data_out\(4));

-- Location: LCCOMB_X13_Y10_N2
\reg_blk|read_mux_2|Mux27~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux27~5_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & ((\reg_blk|read_mux_2|Mux27~4_combout\ & ((\reg_blk|register_28|data_out\(4)))) # (!\reg_blk|read_mux_2|Mux27~4_combout\ & 
-- (\reg_blk|register_20|data_out\(4))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (\reg_blk|read_mux_2|Mux27~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datab => \reg_blk|read_mux_2|Mux27~4_combout\,
	datac => \reg_blk|register_20|data_out\(4),
	datad => \reg_blk|register_28|data_out\(4),
	combout => \reg_blk|read_mux_2|Mux27~5_combout\);

-- Location: LCCOMB_X8_Y7_N14
\reg_blk|read_mux_2|Mux27~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux27~6_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (\reg_blk|read_mux_2|Mux27~3_combout\)) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\reg_blk|read_mux_2|Mux27~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datac => \reg_blk|read_mux_2|Mux27~3_combout\,
	datad => \reg_blk|read_mux_2|Mux27~5_combout\,
	combout => \reg_blk|read_mux_2|Mux27~6_combout\);

-- Location: LCCOMB_X9_Y9_N4
\reg_blk|read_mux_2|Mux27~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux27~7_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (((\reg_blk|register_23|data_out\(4)) # (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18) & (\reg_blk|register_19|data_out\(4) & ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	datab => \reg_blk|register_19|data_out\(4),
	datac => \reg_blk|register_23|data_out\(4),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	combout => \reg_blk|read_mux_2|Mux27~7_combout\);

-- Location: LCCOMB_X8_Y9_N4
\reg_blk|read_mux_2|Mux27~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux27~8_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & ((\reg_blk|read_mux_2|Mux27~7_combout\ & ((\reg_blk|register_31|data_out\(4)))) # (!\reg_blk|read_mux_2|Mux27~7_combout\ & 
-- (\reg_blk|register_27|data_out\(4))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19) & (((\reg_blk|read_mux_2|Mux27~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_27|data_out\(4),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	datac => \reg_blk|register_31|data_out\(4),
	datad => \reg_blk|read_mux_2|Mux27~7_combout\,
	combout => \reg_blk|read_mux_2|Mux27~8_combout\);

-- Location: LCFF_X10_Y9_N15
\reg_blk|register_26|data_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \regblk_data_in_mux|output[4]~4_combout\,
	ena => \reg_blk|decoder|Ram0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_26|data_out\(4));

-- Location: LCCOMB_X9_Y3_N24
\reg_blk|read_mux_2|Mux27~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux27~1_combout\ = (\reg_blk|read_mux_2|Mux27~0_combout\ & ((\reg_blk|register_30|data_out\(4)) # ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19))))) # (!\reg_blk|read_mux_2|Mux27~0_combout\ & 
-- (((\reg_blk|register_26|data_out\(4) & \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux27~0_combout\,
	datab => \reg_blk|register_30|data_out\(4),
	datac => \reg_blk|register_26|data_out\(4),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	combout => \reg_blk|read_mux_2|Mux27~1_combout\);

-- Location: LCCOMB_X8_Y7_N8
\reg_blk|read_mux_2|Mux27~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux27~9_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|read_mux_2|Mux27~6_combout\ & (\reg_blk|read_mux_2|Mux27~8_combout\)) # (!\reg_blk|read_mux_2|Mux27~6_combout\ & 
-- ((\reg_blk|read_mux_2|Mux27~1_combout\))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (\reg_blk|read_mux_2|Mux27~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datab => \reg_blk|read_mux_2|Mux27~6_combout\,
	datac => \reg_blk|read_mux_2|Mux27~8_combout\,
	datad => \reg_blk|read_mux_2|Mux27~1_combout\,
	combout => \reg_blk|read_mux_2|Mux27~9_combout\);

-- Location: LCFF_X9_Y5_N17
\reg_blk|register_2|data_out[4]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[4]~4_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~36_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_2|data_out\(4));

-- Location: LCCOMB_X10_Y7_N16
\reg_blk|read_mux_2|Mux27~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux27~12_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17)) # ((\reg_blk|register_5|data_out\(4))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16) & (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (\reg_blk|register_4|data_out\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datac => \reg_blk|register_4|data_out\(4),
	datad => \reg_blk|register_5|data_out\(4),
	combout => \reg_blk|read_mux_2|Mux27~12_combout\);

-- Location: LCCOMB_X9_Y3_N10
\reg_blk|read_mux_2|Mux27~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux27~13_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & ((\reg_blk|read_mux_2|Mux27~12_combout\ & (\reg_blk|register_7|data_out\(4))) # (!\reg_blk|read_mux_2|Mux27~12_combout\ & 
-- ((\reg_blk|register_6|data_out\(4)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17) & (((\reg_blk|read_mux_2|Mux27~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_7|data_out\(4),
	datab => \reg_blk|register_6|data_out\(4),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	datad => \reg_blk|read_mux_2|Mux27~12_combout\,
	combout => \reg_blk|read_mux_2|Mux27~13_combout\);

-- Location: LCCOMB_X10_Y5_N14
\reg_blk|read_mux_2|Mux27~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux27~14_combout\ = (\reg_blk|read_mux_2|Mux8~1_combout\ & ((\reg_blk|read_mux_2|Mux8~2_combout\ & ((\reg_blk|read_mux_2|Mux27~13_combout\))) # (!\reg_blk|read_mux_2|Mux8~2_combout\ & (\reg_blk|register_1|data_out\(4))))) # 
-- (!\reg_blk|read_mux_2|Mux8~1_combout\ & (\reg_blk|read_mux_2|Mux8~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux8~1_combout\,
	datab => \reg_blk|read_mux_2|Mux8~2_combout\,
	datac => \reg_blk|register_1|data_out\(4),
	datad => \reg_blk|read_mux_2|Mux27~13_combout\,
	combout => \reg_blk|read_mux_2|Mux27~14_combout\);

-- Location: LCCOMB_X9_Y5_N16
\reg_blk|read_mux_2|Mux27~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux27~15_combout\ = (\reg_blk|read_mux_2|Mux8~3_combout\ & ((\reg_blk|read_mux_2|Mux27~14_combout\ & (\reg_blk|register_3|data_out\(4))) # (!\reg_blk|read_mux_2|Mux27~14_combout\ & ((\reg_blk|register_2|data_out\(4)))))) # 
-- (!\reg_blk|read_mux_2|Mux8~3_combout\ & (((\reg_blk|read_mux_2|Mux27~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux8~3_combout\,
	datab => \reg_blk|register_3|data_out\(4),
	datac => \reg_blk|register_2|data_out\(4),
	datad => \reg_blk|read_mux_2|Mux27~14_combout\,
	combout => \reg_blk|read_mux_2|Mux27~15_combout\);

-- Location: LCCOMB_X8_Y8_N26
\reg_blk|read_mux_2|Mux27~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux27~11_combout\ = (\reg_blk|read_mux_2|Mux27~10_combout\ & ((\reg_blk|register_11|data_out\(4)) # ((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16))))) # (!\reg_blk|read_mux_2|Mux27~10_combout\ & 
-- (((\reg_blk|register_9|data_out\(4) & \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux27~10_combout\,
	datab => \reg_blk|register_11|data_out\(4),
	datac => \reg_blk|register_9|data_out\(4),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	combout => \reg_blk|read_mux_2|Mux27~11_combout\);

-- Location: LCCOMB_X12_Y4_N12
\reg_blk|read_mux_2|Mux27~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux27~16_combout\ = (\reg_blk|read_mux_2|Mux8~0_combout\ & (\reg_blk|read_mux_2|Mux8~4_combout\)) # (!\reg_blk|read_mux_2|Mux8~0_combout\ & ((\reg_blk|read_mux_2|Mux8~4_combout\ & ((\reg_blk|read_mux_2|Mux27~11_combout\))) # 
-- (!\reg_blk|read_mux_2|Mux8~4_combout\ & (\reg_blk|read_mux_2|Mux27~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux8~0_combout\,
	datab => \reg_blk|read_mux_2|Mux8~4_combout\,
	datac => \reg_blk|read_mux_2|Mux27~15_combout\,
	datad => \reg_blk|read_mux_2|Mux27~11_combout\,
	combout => \reg_blk|read_mux_2|Mux27~16_combout\);

-- Location: LCCOMB_X12_Y4_N28
\reg_blk|read_mux_2|Mux27~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_2|Mux27~19_combout\ = (\reg_blk|read_mux_2|Mux8~0_combout\ & ((\reg_blk|read_mux_2|Mux27~16_combout\ & (\reg_blk|read_mux_2|Mux27~18_combout\)) # (!\reg_blk|read_mux_2|Mux27~16_combout\ & ((\reg_blk|read_mux_2|Mux27~9_combout\))))) # 
-- (!\reg_blk|read_mux_2|Mux8~0_combout\ & (((\reg_blk|read_mux_2|Mux27~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_2|Mux8~0_combout\,
	datab => \reg_blk|read_mux_2|Mux27~18_combout\,
	datac => \reg_blk|read_mux_2|Mux27~9_combout\,
	datad => \reg_blk|read_mux_2|Mux27~16_combout\,
	combout => \reg_blk|read_mux_2|Mux27~19_combout\);

-- Location: LCCOMB_X10_Y8_N8
\regblk_data_in_mux|output[5]~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \regblk_data_in_mux|output[5]~5_combout\ = (\controller|Equal6~2_combout\ & (\data_cache|block_1|altsyncram_component|auto_generated|q_a\(5))) # (!\controller|Equal6~2_combout\ & ((\alu|func_mux_unit|Mux26~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|Equal6~2_combout\,
	datac => \data_cache|block_1|altsyncram_component|auto_generated|q_a\(5),
	datad => \alu|func_mux_unit|Mux26~2_combout\,
	combout => \regblk_data_in_mux|output[5]~5_combout\);

-- Location: LCFF_X8_Y8_N19
\reg_blk|register_9|data_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[5]~5_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~42_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_9|data_out\(5));

-- Location: LCFF_X10_Y8_N9
\reg_blk|register_10|data_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	datain => \regblk_data_in_mux|output[5]~5_combout\,
	ena => \reg_blk|decoder|Ram0~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_10|data_out\(5));

-- Location: LCCOMB_X8_Y8_N0
\reg_blk|read_mux_1|Mux26~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux26~10_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\reg_blk|register_10|data_out\(5)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\reg_blk|register_8|data_out\(5) & !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datab => \reg_blk|register_10|data_out\(5),
	datac => \reg_blk|register_8|data_out\(5),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	combout => \reg_blk|read_mux_1|Mux26~10_combout\);

-- Location: LCCOMB_X8_Y8_N18
\reg_blk|read_mux_1|Mux26~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux26~11_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|read_mux_1|Mux26~10_combout\ & (\reg_blk|register_11|data_out\(5))) # (!\reg_blk|read_mux_1|Mux26~10_combout\ & 
-- ((\reg_blk|register_9|data_out\(5)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (((\reg_blk|read_mux_1|Mux26~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_11|data_out\(5),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datac => \reg_blk|register_9|data_out\(5),
	datad => \reg_blk|read_mux_1|Mux26~10_combout\,
	combout => \reg_blk|read_mux_1|Mux26~11_combout\);

-- Location: LCFF_X9_Y4_N17
\reg_blk|register_7|data_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[5]~5_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~40_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_7|data_out\(5));

-- Location: LCFF_X10_Y5_N11
\reg_blk|register_6|data_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[5]~5_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~39_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_6|data_out\(5));

-- Location: LCFF_X10_Y7_N7
\reg_blk|register_5|data_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[5]~5_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~38_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_5|data_out\(5));

-- Location: LCFF_X10_Y7_N13
\reg_blk|register_4|data_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[5]~5_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~41_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_4|data_out\(5));

-- Location: LCCOMB_X10_Y5_N18
\reg_blk|read_mux_1|Mux26~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux26~12_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|register_5|data_out\(5)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (((\reg_blk|register_4|data_out\(5) & !\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datab => \reg_blk|register_5|data_out\(5),
	datac => \reg_blk|register_4|data_out\(5),
	datad => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	combout => \reg_blk|read_mux_1|Mux26~12_combout\);

-- Location: LCCOMB_X10_Y5_N10
\reg_blk|read_mux_1|Mux26~13\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux26~13_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\reg_blk|read_mux_1|Mux26~12_combout\ & (\reg_blk|register_7|data_out\(5))) # (!\reg_blk|read_mux_1|Mux26~12_combout\ & 
-- ((\reg_blk|register_6|data_out\(5)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\reg_blk|read_mux_1|Mux26~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datab => \reg_blk|register_7|data_out\(5),
	datac => \reg_blk|register_6|data_out\(5),
	datad => \reg_blk|read_mux_1|Mux26~12_combout\,
	combout => \reg_blk|read_mux_1|Mux26~13_combout\);

-- Location: LCCOMB_X10_Y5_N28
\reg_blk|read_mux_1|Mux26~14\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux26~14_combout\ = (\reg_blk|read_mux_1|Mux7~4_combout\ & (((\reg_blk|read_mux_1|Mux26~13_combout\)) # (!\reg_blk|read_mux_1|Mux7~3_combout\))) # (!\reg_blk|read_mux_1|Mux7~4_combout\ & (\reg_blk|read_mux_1|Mux7~3_combout\ & 
-- (\reg_blk|register_1|data_out\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux7~4_combout\,
	datab => \reg_blk|read_mux_1|Mux7~3_combout\,
	datac => \reg_blk|register_1|data_out\(5),
	datad => \reg_blk|read_mux_1|Mux26~13_combout\,
	combout => \reg_blk|read_mux_1|Mux26~14_combout\);

-- Location: LCCOMB_X9_Y5_N14
\reg_blk|read_mux_1|Mux26~15\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux26~15_combout\ = (\reg_blk|read_mux_1|Mux7~2_combout\ & ((\reg_blk|read_mux_1|Mux26~14_combout\ & ((\reg_blk|register_3|data_out\(5)))) # (!\reg_blk|read_mux_1|Mux26~14_combout\ & (\reg_blk|register_2|data_out\(5))))) # 
-- (!\reg_blk|read_mux_1|Mux7~2_combout\ & (((\reg_blk|read_mux_1|Mux26~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_2|data_out\(5),
	datab => \reg_blk|read_mux_1|Mux7~2_combout\,
	datac => \reg_blk|register_3|data_out\(5),
	datad => \reg_blk|read_mux_1|Mux26~14_combout\,
	combout => \reg_blk|read_mux_1|Mux26~15_combout\);

-- Location: LCCOMB_X14_Y7_N0
\reg_blk|read_mux_1|Mux26~16\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux26~16_combout\ = (\reg_blk|read_mux_1|Mux7~0_combout\ & ((\reg_blk|read_mux_1|Mux7~1_combout\) # ((\reg_blk|read_mux_1|Mux26~11_combout\)))) # (!\reg_blk|read_mux_1|Mux7~0_combout\ & (!\reg_blk|read_mux_1|Mux7~1_combout\ & 
-- ((\reg_blk|read_mux_1|Mux26~15_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux7~0_combout\,
	datab => \reg_blk|read_mux_1|Mux7~1_combout\,
	datac => \reg_blk|read_mux_1|Mux26~11_combout\,
	datad => \reg_blk|read_mux_1|Mux26~15_combout\,
	combout => \reg_blk|read_mux_1|Mux26~16_combout\);

-- Location: LCFF_X10_Y9_N5
\reg_blk|register_30|data_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[5]~5_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_30|data_out\(5));

-- Location: LCFF_X10_Y9_N3
\reg_blk|register_26|data_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[5]~5_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_26|data_out\(5));

-- Location: LCCOMB_X10_Y9_N4
\reg_blk|read_mux_1|Mux26~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux26~1_combout\ = (\reg_blk|read_mux_1|Mux26~0_combout\ & (((\reg_blk|register_30|data_out\(5))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24)))) # (!\reg_blk|read_mux_1|Mux26~0_combout\ & 
-- (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\reg_blk|register_26|data_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux26~0_combout\,
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datac => \reg_blk|register_30|data_out\(5),
	datad => \reg_blk|register_26|data_out\(5),
	combout => \reg_blk|read_mux_1|Mux26~1_combout\);

-- Location: LCFF_X15_Y8_N25
\reg_blk|register_31|data_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[5]~5_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~34_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_31|data_out\(5));

-- Location: LCFF_X14_Y7_N17
\reg_blk|register_27|data_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[5]~5_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_27|data_out\(5));

-- Location: LCFF_X14_Y7_N7
\reg_blk|register_19|data_out[5]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk4~clkctrl_outclk\,
	sdata => \regblk_data_in_mux|output[5]~5_combout\,
	sload => VCC,
	ena => \reg_blk|decoder|Ram0~33_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \reg_blk|register_19|data_out\(5));

-- Location: LCCOMB_X14_Y10_N16
\reg_blk|read_mux_1|Mux26~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux26~7_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\reg_blk|register_23|data_out\(5)) # ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & \reg_blk|register_19|data_out\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_23|data_out\(5),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datad => \reg_blk|register_19|data_out\(5),
	combout => \reg_blk|read_mux_1|Mux26~7_combout\);

-- Location: LCCOMB_X14_Y7_N24
\reg_blk|read_mux_1|Mux26~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux26~8_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\reg_blk|read_mux_1|Mux26~7_combout\ & (\reg_blk|register_31|data_out\(5))) # (!\reg_blk|read_mux_1|Mux26~7_combout\ & 
-- ((\reg_blk|register_27|data_out\(5)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (((\reg_blk|read_mux_1|Mux26~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datab => \reg_blk|register_31|data_out\(5),
	datac => \reg_blk|register_27|data_out\(5),
	datad => \reg_blk|read_mux_1|Mux26~7_combout\,
	combout => \reg_blk|read_mux_1|Mux26~8_combout\);

-- Location: LCCOMB_X8_Y10_N0
\reg_blk|read_mux_1|Mux26~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux26~2_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (\reg_blk|register_25|data_out\(5))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\reg_blk|register_17|data_out\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datac => \reg_blk|register_25|data_out\(5),
	datad => \reg_blk|register_17|data_out\(5),
	combout => \reg_blk|read_mux_1|Mux26~2_combout\);

-- Location: LCCOMB_X8_Y10_N30
\reg_blk|read_mux_1|Mux26~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux26~3_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\reg_blk|read_mux_1|Mux26~2_combout\ & (\reg_blk|register_29|data_out\(5))) # (!\reg_blk|read_mux_1|Mux26~2_combout\ & 
-- ((\reg_blk|register_21|data_out\(5)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\reg_blk|read_mux_1|Mux26~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|register_29|data_out\(5),
	datab => \reg_blk|register_21|data_out\(5),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datad => \reg_blk|read_mux_1|Mux26~2_combout\,
	combout => \reg_blk|read_mux_1|Mux26~3_combout\);

-- Location: LCCOMB_X8_Y6_N2
\reg_blk|read_mux_1|Mux26~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux26~4_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24))))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & (\reg_blk|register_24|data_out\(5))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24) & ((\reg_blk|register_16|data_out\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datab => \reg_blk|register_24|data_out\(5),
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	datad => \reg_blk|register_16|data_out\(5),
	combout => \reg_blk|read_mux_1|Mux26~4_combout\);

-- Location: LCCOMB_X8_Y5_N16
\reg_blk|read_mux_1|Mux26~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux26~5_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & ((\reg_blk|read_mux_1|Mux26~4_combout\ & (\reg_blk|register_28|data_out\(5))) # (!\reg_blk|read_mux_1|Mux26~4_combout\ & 
-- ((\reg_blk|register_20|data_out\(5)))))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23) & (((\reg_blk|read_mux_1|Mux26~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	datab => \reg_blk|register_28|data_out\(5),
	datac => \reg_blk|register_20|data_out\(5),
	datad => \reg_blk|read_mux_1|Mux26~4_combout\,
	combout => \reg_blk|read_mux_1|Mux26~5_combout\);

-- Location: LCCOMB_X9_Y7_N2
\reg_blk|read_mux_1|Mux26~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux26~6_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21))) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & (\reg_blk|read_mux_1|Mux26~3_combout\)) # 
-- (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21) & ((\reg_blk|read_mux_1|Mux26~5_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datab => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	datac => \reg_blk|read_mux_1|Mux26~3_combout\,
	datad => \reg_blk|read_mux_1|Mux26~5_combout\,
	combout => \reg_blk|read_mux_1|Mux26~6_combout\);

-- Location: LCCOMB_X14_Y7_N18
\reg_blk|read_mux_1|Mux26~9\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux26~9_combout\ = (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & ((\reg_blk|read_mux_1|Mux26~6_combout\ & ((\reg_blk|read_mux_1|Mux26~8_combout\))) # (!\reg_blk|read_mux_1|Mux26~6_combout\ & 
-- (\reg_blk|read_mux_1|Mux26~1_combout\)))) # (!\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22) & (((\reg_blk|read_mux_1|Mux26~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	datab => \reg_blk|read_mux_1|Mux26~1_combout\,
	datac => \reg_blk|read_mux_1|Mux26~8_combout\,
	datad => \reg_blk|read_mux_1|Mux26~6_combout\,
	combout => \reg_blk|read_mux_1|Mux26~9_combout\);

-- Location: LCCOMB_X14_Y7_N2
\reg_blk|read_mux_1|Mux26~19\ : cycloneii_lcell_comb
-- Equation(s):
-- \reg_blk|read_mux_1|Mux26~19_combout\ = (\reg_blk|read_mux_1|Mux7~1_combout\ & ((\reg_blk|read_mux_1|Mux26~16_combout\ & (\reg_blk|read_mux_1|Mux26~18_combout\)) # (!\reg_blk|read_mux_1|Mux26~16_combout\ & ((\reg_blk|read_mux_1|Mux26~9_combout\))))) # 
-- (!\reg_blk|read_mux_1|Mux7~1_combout\ & (((\reg_blk|read_mux_1|Mux26~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux26~18_combout\,
	datab => \reg_blk|read_mux_1|Mux7~1_combout\,
	datac => \reg_blk|read_mux_1|Mux26~16_combout\,
	datad => \reg_blk|read_mux_1|Mux26~9_combout\,
	combout => \reg_blk|read_mux_1|Mux26~19_combout\);

-- Location: LCCOMB_X14_Y6_N28
\alu|func_mux_unit|Mux26~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux26~4_combout\ = (\controller|ctrl_alu_op[0]~2_combout\ & (\alu|func_mux_unit|Mux26~3_combout\ $ (((!\controller|ctrl_alu_op[1]~4_combout\ & \alu|addsub_unit|addder|bit_4|or_1|output~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|func_mux_unit|Mux26~3_combout\,
	datab => \controller|ctrl_alu_op[0]~2_combout\,
	datac => \controller|ctrl_alu_op[1]~4_combout\,
	datad => \alu|addsub_unit|addder|bit_4|or_1|output~0_combout\,
	combout => \alu|func_mux_unit|Mux26~4_combout\);

-- Location: LCCOMB_X14_Y6_N30
\alu|func_mux_unit|Mux26~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux26~2_combout\ = (\alu|func_mux_unit|Mux26~4_combout\) # ((\alu|func_mux_unit|Mux6~2_combout\ & ((\reg_blk|read_mux_1|Mux26~19_combout\) # (\alu_source_mux|output[5]~90_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|func_mux_unit|Mux6~2_combout\,
	datab => \reg_blk|read_mux_1|Mux26~19_combout\,
	datac => \alu_source_mux|output[5]~90_combout\,
	datad => \alu|func_mux_unit|Mux26~4_combout\,
	combout => \alu|func_mux_unit|Mux26~2_combout\);

-- Location: LCCOMB_X14_Y3_N0
\alu|Equal0~10\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Equal0~10_combout\ = (!\alu|func_mux_unit|Mux28~2_combout\ & (!\alu|func_mux_unit|Mux26~2_combout\ & (!\alu|func_mux_unit|Mux25~2_combout\ & !\alu|func_mux_unit|Mux27~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|func_mux_unit|Mux28~2_combout\,
	datab => \alu|func_mux_unit|Mux26~2_combout\,
	datac => \alu|func_mux_unit|Mux25~2_combout\,
	datad => \alu|func_mux_unit|Mux27~2_combout\,
	combout => \alu|Equal0~10_combout\);

-- Location: LCCOMB_X18_Y4_N0
\alu|Equal0~11\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Equal0~11_combout\ = (!\alu|func_mux_unit|Mux29~2_combout\ & (\alu|Equal0~10_combout\ & (!\alu|func_mux_unit|Mux7~2_combout\ & !\alu|func_mux_unit|Mux19~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|func_mux_unit|Mux29~2_combout\,
	datab => \alu|Equal0~10_combout\,
	datac => \alu|func_mux_unit|Mux7~2_combout\,
	datad => \alu|func_mux_unit|Mux19~2_combout\,
	combout => \alu|Equal0~11_combout\);

-- Location: LCCOMB_X14_Y6_N4
\alu|func_mux_unit|Mux16~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux16~3_combout\ = (\controller|ctrl_alu_op[1]~4_combout\ & (\alu_source_mux|output[15]~80_combout\ & (\reg_blk|read_mux_1|Mux16~19_combout\ & !\controller|ctrl_alu_op[2]~5_combout\))) # (!\controller|ctrl_alu_op[1]~4_combout\ & 
-- (\alu_source_mux|output[15]~80_combout\ $ (\reg_blk|read_mux_1|Mux16~19_combout\ $ (\controller|ctrl_alu_op[2]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100110000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_source_mux|output[15]~80_combout\,
	datab => \reg_blk|read_mux_1|Mux16~19_combout\,
	datac => \controller|ctrl_alu_op[1]~4_combout\,
	datad => \controller|ctrl_alu_op[2]~5_combout\,
	combout => \alu|func_mux_unit|Mux16~3_combout\);

-- Location: LCCOMB_X14_Y6_N26
\alu|func_mux_unit|Mux16~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux16~4_combout\ = (\controller|ctrl_alu_op[0]~2_combout\ & (\alu|func_mux_unit|Mux16~3_combout\ $ (((!\controller|ctrl_alu_op[1]~4_combout\ & \alu|addsub_unit|addder|bit_14|or_1|output~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ctrl_alu_op[1]~4_combout\,
	datab => \controller|ctrl_alu_op[0]~2_combout\,
	datac => \alu|func_mux_unit|Mux16~3_combout\,
	datad => \alu|addsub_unit|addder|bit_14|or_1|output~0_combout\,
	combout => \alu|func_mux_unit|Mux16~4_combout\);

-- Location: LCCOMB_X14_Y6_N8
\alu|func_mux_unit|Mux16~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux16~2_combout\ = (\alu|func_mux_unit|Mux16~4_combout\) # ((\alu|func_mux_unit|Mux6~2_combout\ & ((\alu_source_mux|output[15]~80_combout\) # (\reg_blk|read_mux_1|Mux16~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_source_mux|output[15]~80_combout\,
	datab => \reg_blk|read_mux_1|Mux16~19_combout\,
	datac => \alu|func_mux_unit|Mux6~2_combout\,
	datad => \alu|func_mux_unit|Mux16~4_combout\,
	combout => \alu|func_mux_unit|Mux16~2_combout\);

-- Location: LCCOMB_X19_Y6_N18
\alu|Equal0~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Equal0~6_combout\ = (!\alu|func_mux_unit|Mux15~2_combout\ & !\alu|func_mux_unit|Mux16~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|func_mux_unit|Mux15~2_combout\,
	datad => \alu|func_mux_unit|Mux16~2_combout\,
	combout => \alu|Equal0~6_combout\);

-- Location: LCCOMB_X17_Y4_N24
\alu|func_mux_unit|Mux11~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux11~4_combout\ = (\controller|ctrl_alu_op[0]~2_combout\ & (\alu|func_mux_unit|Mux11~3_combout\ $ (((!\controller|ctrl_alu_op[1]~4_combout\ & \alu|addsub_unit|addder|bit_19|or_1|output~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|func_mux_unit|Mux11~3_combout\,
	datab => \controller|ctrl_alu_op[1]~4_combout\,
	datac => \alu|addsub_unit|addder|bit_19|or_1|output~0_combout\,
	datad => \controller|ctrl_alu_op[0]~2_combout\,
	combout => \alu|func_mux_unit|Mux11~4_combout\);

-- Location: LCCOMB_X17_Y4_N2
\alu|func_mux_unit|Mux11~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux11~2_combout\ = (\alu|func_mux_unit|Mux11~4_combout\) # ((\alu|func_mux_unit|Mux6~2_combout\ & ((\alu_source_mux|output[20]~75_combout\) # (\reg_blk|read_mux_1|Mux11~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_source_mux|output[20]~75_combout\,
	datab => \alu|func_mux_unit|Mux6~2_combout\,
	datac => \alu|func_mux_unit|Mux11~4_combout\,
	datad => \reg_blk|read_mux_1|Mux11~19_combout\,
	combout => \alu|func_mux_unit|Mux11~2_combout\);

-- Location: LCCOMB_X19_Y6_N24
\alu|Equal0~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Equal0~5_combout\ = (!\alu|func_mux_unit|Mux14~2_combout\ & (!\alu|func_mux_unit|Mux10~2_combout\ & (!\alu|func_mux_unit|Mux11~2_combout\ & !\alu|func_mux_unit|Mux9~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|func_mux_unit|Mux14~2_combout\,
	datab => \alu|func_mux_unit|Mux10~2_combout\,
	datac => \alu|func_mux_unit|Mux11~2_combout\,
	datad => \alu|func_mux_unit|Mux9~2_combout\,
	combout => \alu|Equal0~5_combout\);

-- Location: LCCOMB_X17_Y6_N28
\alu|func_mux_unit|Mux13~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux13~3_combout\ = (\controller|ctrl_alu_op[1]~4_combout\ & (!\controller|ctrl_alu_op[2]~5_combout\ & (\reg_blk|read_mux_1|Mux13~19_combout\ & \alu_source_mux|output[18]~77_combout\))) # (!\controller|ctrl_alu_op[1]~4_combout\ & 
-- (\controller|ctrl_alu_op[2]~5_combout\ $ (\reg_blk|read_mux_1|Mux13~19_combout\ $ (\alu_source_mux|output[18]~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100100000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ctrl_alu_op[2]~5_combout\,
	datab => \reg_blk|read_mux_1|Mux13~19_combout\,
	datac => \controller|ctrl_alu_op[1]~4_combout\,
	datad => \alu_source_mux|output[18]~77_combout\,
	combout => \alu|func_mux_unit|Mux13~3_combout\);

-- Location: LCCOMB_X17_Y6_N2
\alu|func_mux_unit|Mux13~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux13~4_combout\ = (\controller|ctrl_alu_op[0]~2_combout\ & (\alu|func_mux_unit|Mux13~3_combout\ $ (((!\controller|ctrl_alu_op[1]~4_combout\ & \alu|addsub_unit|addder|bit_17|or_1|output~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ctrl_alu_op[1]~4_combout\,
	datab => \alu|func_mux_unit|Mux13~3_combout\,
	datac => \controller|ctrl_alu_op[0]~2_combout\,
	datad => \alu|addsub_unit|addder|bit_17|or_1|output~0_combout\,
	combout => \alu|func_mux_unit|Mux13~4_combout\);

-- Location: LCCOMB_X17_Y6_N26
\alu|func_mux_unit|Mux13~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux13~2_combout\ = (\alu|func_mux_unit|Mux13~4_combout\) # ((\alu|func_mux_unit|Mux6~2_combout\ & ((\alu_source_mux|output[18]~77_combout\) # (\reg_blk|read_mux_1|Mux13~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_source_mux|output[18]~77_combout\,
	datab => \reg_blk|read_mux_1|Mux13~19_combout\,
	datac => \alu|func_mux_unit|Mux6~2_combout\,
	datad => \alu|func_mux_unit|Mux13~4_combout\,
	combout => \alu|func_mux_unit|Mux13~2_combout\);

-- Location: LCCOMB_X19_Y6_N16
\alu|Equal0~7\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Equal0~7_combout\ = (!\alu|func_mux_unit|Mux12~2_combout\ & (\alu|Equal0~6_combout\ & (\alu|Equal0~5_combout\ & !\alu|func_mux_unit|Mux13~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|func_mux_unit|Mux12~2_combout\,
	datab => \alu|Equal0~6_combout\,
	datac => \alu|Equal0~5_combout\,
	datad => \alu|func_mux_unit|Mux13~2_combout\,
	combout => \alu|Equal0~7_combout\);

-- Location: LCCOMB_X22_Y4_N8
\alu|Equal0~8\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Equal0~8_combout\ = (!\alu|func_mux_unit|Mux18~2_combout\ & (!\alu|func_mux_unit|Mux17~2_combout\ & (!\alu|func_mux_unit|Mux20~2_combout\ & !\alu|func_mux_unit|Mux8~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|func_mux_unit|Mux18~2_combout\,
	datab => \alu|func_mux_unit|Mux17~2_combout\,
	datac => \alu|func_mux_unit|Mux20~2_combout\,
	datad => \alu|func_mux_unit|Mux8~2_combout\,
	combout => \alu|Equal0~8_combout\);

-- Location: LCCOMB_X19_Y6_N14
\alu|Equal0~12\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Equal0~12_combout\ = (\alu|Equal0~9_combout\ & (\alu|Equal0~11_combout\ & (\alu|Equal0~7_combout\ & \alu|Equal0~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|Equal0~9_combout\,
	datab => \alu|Equal0~11_combout\,
	datac => \alu|Equal0~7_combout\,
	datad => \alu|Equal0~8_combout\,
	combout => \alu|Equal0~12_combout\);

-- Location: LCCOMB_X20_Y4_N18
\alu|func_mux_unit|Mux1~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux1~6_combout\ = (\reg_blk|read_mux_1|Mux1~19_combout\ & ((\controller|ctrl_alu_op[2]~5_combout\) # ((\controller|ctrl_alu_op[1]~4_combout\ & !\controller|ctrl_alu_op[0]~2_combout\)))) # (!\reg_blk|read_mux_1|Mux1~19_combout\ & 
-- (((!\controller|ctrl_alu_op[2]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \reg_blk|read_mux_1|Mux1~19_combout\,
	datab => \controller|ctrl_alu_op[1]~4_combout\,
	datac => \controller|ctrl_alu_op[2]~5_combout\,
	datad => \controller|ctrl_alu_op[0]~2_combout\,
	combout => \alu|func_mux_unit|Mux1~6_combout\);

-- Location: LCCOMB_X20_Y4_N4
\alu|func_mux_unit|Mux1~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux1~2_combout\ = (\alu_source_mux|output[30]~65_combout\ & (((\alu|func_mux_unit|Mux1~6_combout\)))) # (!\alu_source_mux|output[30]~65_combout\ & (((\alu|func_mux_unit|Mux6~2_combout\ & \reg_blk|read_mux_1|Mux1~19_combout\)) # 
-- (!\alu|func_mux_unit|Mux1~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|func_mux_unit|Mux6~2_combout\,
	datab => \alu_source_mux|output[30]~65_combout\,
	datac => \reg_blk|read_mux_1|Mux1~19_combout\,
	datad => \alu|func_mux_unit|Mux1~6_combout\,
	combout => \alu|func_mux_unit|Mux1~2_combout\);

-- Location: LCCOMB_X20_Y4_N28
\alu|func_mux_unit|Mux1~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux1~4_combout\ = (\alu|func_mux_unit|Mux1~3_combout\ & (\alu|func_mux_unit|Mux1~2_combout\ $ (!\alu|func_mux_unit|Mux1~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|func_mux_unit|Mux1~3_combout\,
	datab => \alu|func_mux_unit|Mux1~2_combout\,
	datad => \alu|func_mux_unit|Mux1~6_combout\,
	combout => \alu|func_mux_unit|Mux1~4_combout\);

-- Location: LCCOMB_X20_Y4_N8
\alu|func_mux_unit|Mux1~5\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux1~5_combout\ = (\alu|func_mux_unit|Mux1~4_combout\) # ((\alu|func_mux_unit|Mux3~0_combout\ & (\alu|func_mux_unit|Mux1~2_combout\ $ (\alu|addsub_unit|addder|bit_29|or_1|output~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|func_mux_unit|Mux3~0_combout\,
	datab => \alu|func_mux_unit|Mux1~4_combout\,
	datac => \alu|func_mux_unit|Mux1~2_combout\,
	datad => \alu|addsub_unit|addder|bit_29|or_1|output~0_combout\,
	combout => \alu|func_mux_unit|Mux1~5_combout\);

-- Location: LCCOMB_X18_Y4_N18
\alu|func_mux_unit|Mux6~6\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux6~6_combout\ = (\controller|ctrl_alu_op[0]~2_combout\ & (\alu|func_mux_unit|Mux6~5_combout\ $ (((!\controller|ctrl_alu_op[1]~4_combout\ & \alu|addsub_unit|addder|bit_24|or_1|output~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|func_mux_unit|Mux6~5_combout\,
	datab => \controller|ctrl_alu_op[1]~4_combout\,
	datac => \controller|ctrl_alu_op[0]~2_combout\,
	datad => \alu|addsub_unit|addder|bit_24|or_1|output~0_combout\,
	combout => \alu|func_mux_unit|Mux6~6_combout\);

-- Location: LCCOMB_X18_Y4_N10
\alu|func_mux_unit|Mux6~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|func_mux_unit|Mux6~4_combout\ = (\alu|func_mux_unit|Mux6~6_combout\) # ((\alu|func_mux_unit|Mux6~2_combout\ & ((\alu_source_mux|output[25]~70_combout\) # (\reg_blk|read_mux_1|Mux6~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu_source_mux|output[25]~70_combout\,
	datab => \alu|func_mux_unit|Mux6~2_combout\,
	datac => \reg_blk|read_mux_1|Mux6~19_combout\,
	datad => \alu|func_mux_unit|Mux6~6_combout\,
	combout => \alu|func_mux_unit|Mux6~4_combout\);

-- Location: LCCOMB_X18_Y4_N22
\alu|Equal0~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Equal0~0_combout\ = (!\alu|func_mux_unit|Mux30~3_combout\ & (!\alu|func_mux_unit|Mux6~4_combout\ & ((!\alu|func_mux_unit|Mux6~2_combout\) # (!\alu|func_mux_unit|Mux4~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|func_mux_unit|Mux4~2_combout\,
	datab => \alu|func_mux_unit|Mux6~2_combout\,
	datac => \alu|func_mux_unit|Mux30~3_combout\,
	datad => \alu|func_mux_unit|Mux6~4_combout\,
	combout => \alu|Equal0~0_combout\);

-- Location: LCCOMB_X19_Y6_N20
\alu|Equal0~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Equal0~1_combout\ = (!\alu|func_mux_unit|Mux0~0_combout\ & (!\alu|func_mux_unit|Mux31~3_combout\ & (!\alu|func_mux_unit|Mux0~1_combout\ & \alu|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|func_mux_unit|Mux0~0_combout\,
	datab => \alu|func_mux_unit|Mux31~3_combout\,
	datac => \alu|func_mux_unit|Mux0~1_combout\,
	datad => \alu|Equal0~0_combout\,
	combout => \alu|Equal0~1_combout\);

-- Location: LCCOMB_X19_Y6_N22
\alu|Equal0~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Equal0~2_combout\ = (!\alu|func_mux_unit|Mux5~2_combout\ & (!\alu|func_mux_unit|Mux4~5_combout\ & (!\alu|func_mux_unit|Mux2~5_combout\ & !\alu|func_mux_unit|Mux3~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|func_mux_unit|Mux5~2_combout\,
	datab => \alu|func_mux_unit|Mux4~5_combout\,
	datac => \alu|func_mux_unit|Mux2~5_combout\,
	datad => \alu|func_mux_unit|Mux3~3_combout\,
	combout => \alu|Equal0~2_combout\);

-- Location: LCCOMB_X19_Y6_N4
\alu|Equal0~3\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Equal0~3_combout\ = (\alu|Equal0~1_combout\ & \alu|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \alu|Equal0~1_combout\,
	datad => \alu|Equal0~2_combout\,
	combout => \alu|Equal0~3_combout\);

-- Location: LCCOMB_X19_Y6_N6
\alu|Equal0~4\ : cycloneii_lcell_comb
-- Equation(s):
-- \alu|Equal0~4_combout\ = (!\alu|func_mux_unit|Mux1~5_combout\ & (\alu|Equal0~3_combout\ & ((!\alu|addsub_unit|addder|bit_31|xor_2|output~combout\) # (!\alu|func_mux_unit|Mux3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \alu|func_mux_unit|Mux3~0_combout\,
	datab => \alu|func_mux_unit|Mux1~5_combout\,
	datac => \alu|Equal0~3_combout\,
	datad => \alu|addsub_unit|addder|bit_31|xor_2|output~combout\,
	combout => \alu|Equal0~4_combout\);

-- Location: LCCOMB_X19_Y6_N8
\controller|ctrl_pc_source~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \controller|ctrl_pc_source~0_combout\ = (\controller|Equal8~1_combout\ & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(26) $ (((\alu|Equal0~12_combout\ & \alu|Equal0~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(26),
	datab => \controller|Equal8~1_combout\,
	datac => \alu|Equal0~12_combout\,
	datad => \alu|Equal0~4_combout\,
	combout => \controller|ctrl_pc_source~0_combout\);

-- Location: LCCOMB_X20_Y6_N28
\pc_register|data_out[1]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pc_register|data_out[1]~0_combout\ = (\controller|ctrl_pc_source~0_combout\ & (\breq_adder|bit_1|xor_2|output~0_combout\)) # (!\controller|ctrl_pc_source~0_combout\ & ((\pc_adder|bit_1|xor_2|output~combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \breq_adder|bit_1|xor_2|output~0_combout\,
	datab => \pc_adder|bit_1|xor_2|output~combout\,
	datad => \controller|ctrl_pc_source~0_combout\,
	combout => \pc_register|data_out[1]~0_combout\);

-- Location: LCFF_X20_Y6_N29
\pc_register|data_out[1]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk1~clkctrl_outclk\,
	datain => \pc_register|data_out[1]~0_combout\,
	sdata => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(1),
	sclr => \rst~combout\,
	sload => \controller|ctrl_jump~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pc_register|data_out\(1));

-- Location: LCCOMB_X19_Y6_N12
\pc_rst_mux|output[0]~0\ : cycloneii_lcell_comb
-- Equation(s):
-- \pc_rst_mux|output[0]~0_combout\ = \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(26) $ (((\alu|Equal0~12_combout\ & \alu|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(26),
	datac => \alu|Equal0~12_combout\,
	datad => \alu|Equal0~4_combout\,
	combout => \pc_rst_mux|output[0]~0_combout\);

-- Location: LCCOMB_X19_Y6_N26
\pc_rst_mux|output[0]~1\ : cycloneii_lcell_comb
-- Equation(s):
-- \pc_rst_mux|output[0]~1_combout\ = \pc_register|data_out\(0) $ (((\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(0) & (\controller|Equal8~1_combout\ & \pc_rst_mux|output[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(0),
	datab => \controller|Equal8~1_combout\,
	datac => \pc_register|data_out\(0),
	datad => \pc_rst_mux|output[0]~0_combout\,
	combout => \pc_rst_mux|output[0]~1_combout\);

-- Location: LCCOMB_X19_Y6_N30
\pc_rst_mux|output[0]~2\ : cycloneii_lcell_comb
-- Equation(s):
-- \pc_rst_mux|output[0]~2_combout\ = (!\rst~combout\ & ((\controller|ctrl_jump~0_combout\ & (\instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(0))) # (!\controller|ctrl_jump~0_combout\ & ((!\pc_rst_mux|output[0]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \controller|ctrl_jump~0_combout\,
	datab => \rst~combout\,
	datac => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(0),
	datad => \pc_rst_mux|output[0]~1_combout\,
	combout => \pc_rst_mux|output[0]~2_combout\);

-- Location: LCFF_X19_Y6_N31
\pc_register|data_out[0]\ : cycloneii_lcell_ff
PORT MAP (
	clk => \clk1~clkctrl_outclk\,
	datain => \pc_rst_mux|output[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	regout => \pc_register|data_out\(0));

-- Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\program_counter[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pc_register|data_out\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_program_counter(0));

-- Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\program_counter[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pc_register|data_out\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_program_counter(1));

-- Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\program_counter[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pc_register|data_out\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_program_counter(2));

-- Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\program_counter[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pc_register|data_out\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_program_counter(3));

-- Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\program_counter[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pc_register|data_out\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_program_counter(4));

-- Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\program_counter[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pc_register|data_out\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_program_counter(5));

-- Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\program_counter[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pc_register|data_out\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_program_counter(6));

-- Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\program_counter[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pc_register|data_out\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_program_counter(7));

-- Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\program_counter[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pc_register|data_out\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_program_counter(8));

-- Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\program_counter[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \pc_register|data_out\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_program_counter(9));

-- Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ins_cache_output[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ins_cache_output(0));

-- Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ins_cache_output[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ins_cache_output(1));

-- Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ins_cache_output[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ins_cache_output(2));

-- Location: PIN_L14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ins_cache_output[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ins_cache_output(3));

-- Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ins_cache_output[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ins_cache_output(4));

-- Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ins_cache_output[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ins_cache_output(5));

-- Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ins_cache_output[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ins_cache_output(6));

-- Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ins_cache_output[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ins_cache_output(7));

-- Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ins_cache_output[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ins_cache_output(8));

-- Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ins_cache_output[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ins_cache_output(9));

-- Location: PIN_E14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ins_cache_output[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ins_cache_output(10));

-- Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ins_cache_output[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ins_cache_output(11));

-- Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ins_cache_output[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ins_cache_output(12));

-- Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ins_cache_output[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ins_cache_output(13));

-- Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ins_cache_output[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ins_cache_output(14));

-- Location: PIN_P12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ins_cache_output[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ins_cache_output(15));

-- Location: PIN_L12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ins_cache_output[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ins_cache_output(16));

-- Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ins_cache_output[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ins_cache_output(17));

-- Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ins_cache_output[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ins_cache_output(18));

-- Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ins_cache_output[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ins_cache_output(19));

-- Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ins_cache_output[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ins_cache_output(20));

-- Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ins_cache_output[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ins_cache_output(21));

-- Location: PIN_R14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ins_cache_output[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ins_cache_output(22));

-- Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ins_cache_output[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ins_cache_output(23));

-- Location: PIN_T14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ins_cache_output[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ins_cache_output(24));

-- Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ins_cache_output[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ins_cache_output(25));

-- Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ins_cache_output[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ins_cache_output(26));

-- Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ins_cache_output[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ins_cache_output(27));

-- Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ins_cache_output[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ins_cache_output(28));

-- Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ins_cache_output[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ins_cache_output(29));

-- Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ins_cache_output[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ins_cache_output(30));

-- Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\ins_cache_output[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \instruction_cache|block_1|altsyncram_component|auto_generated|q_a\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_ins_cache_output(31));

-- Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data_cache_input[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \reg_blk|read_mux_2|Mux31~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data_cache_input(0));

-- Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data_cache_input[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \reg_blk|read_mux_2|Mux30~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data_cache_input(1));

-- Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data_cache_input[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \reg_blk|read_mux_2|Mux29~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data_cache_input(2));

-- Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data_cache_input[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \reg_blk|read_mux_2|Mux28~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data_cache_input(3));

-- Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data_cache_input[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \reg_blk|read_mux_2|Mux27~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data_cache_input(4));

-- Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data_cache_input[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \reg_blk|read_mux_2|Mux26~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data_cache_input(5));

-- Location: PIN_G7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data_cache_input[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \reg_blk|read_mux_2|Mux25~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data_cache_input(6));

-- Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data_cache_input[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \reg_blk|read_mux_2|Mux24~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data_cache_input(7));

-- Location: PIN_R9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data_cache_input[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \reg_blk|read_mux_2|Mux23~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data_cache_input(8));

-- Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data_cache_input[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \reg_blk|read_mux_2|Mux22~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data_cache_input(9));

-- Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data_cache_input[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \reg_blk|read_mux_2|Mux21~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data_cache_input(10));

-- Location: PIN_K11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data_cache_input[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \reg_blk|read_mux_2|Mux20~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data_cache_input(11));

-- Location: PIN_R13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data_cache_input[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \reg_blk|read_mux_2|Mux19~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data_cache_input(12));

-- Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data_cache_input[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \reg_blk|read_mux_2|Mux18~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data_cache_input(13));

-- Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data_cache_input[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \reg_blk|read_mux_2|Mux17~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data_cache_input(14));

-- Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data_cache_input[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \reg_blk|read_mux_2|Mux16~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data_cache_input(15));

-- Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data_cache_input[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \reg_blk|read_mux_2|Mux15~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data_cache_input(16));

-- Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data_cache_input[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \reg_blk|read_mux_2|Mux14~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data_cache_input(17));

-- Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data_cache_input[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \reg_blk|read_mux_2|Mux13~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data_cache_input(18));

-- Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data_cache_input[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \reg_blk|read_mux_2|Mux12~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data_cache_input(19));

-- Location: PIN_N11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data_cache_input[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \reg_blk|read_mux_2|Mux11~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data_cache_input(20));

-- Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data_cache_input[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \reg_blk|read_mux_2|Mux10~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data_cache_input(21));

-- Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data_cache_input[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \reg_blk|read_mux_2|Mux9~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data_cache_input(22));

-- Location: PIN_N13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data_cache_input[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \reg_blk|read_mux_2|Mux8~24_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data_cache_input(23));

-- Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data_cache_input[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \reg_blk|read_mux_2|Mux7~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data_cache_input(24));

-- Location: PIN_P15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data_cache_input[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \reg_blk|read_mux_2|Mux6~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data_cache_input(25));

-- Location: PIN_P13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data_cache_input[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \reg_blk|read_mux_2|Mux5~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data_cache_input(26));

-- Location: PIN_M16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data_cache_input[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \reg_blk|read_mux_2|Mux4~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data_cache_input(27));

-- Location: PIN_P11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data_cache_input[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \reg_blk|read_mux_2|Mux3~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data_cache_input(28));

-- Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data_cache_input[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \reg_blk|read_mux_2|Mux2~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data_cache_input(29));

-- Location: PIN_P16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data_cache_input[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \reg_blk|read_mux_2|Mux1~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data_cache_input(30));

-- Location: PIN_P14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data_cache_input[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \reg_blk|read_mux_2|Mux0~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data_cache_input(31));

-- Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data_cache_output[0]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \data_cache|block_1|altsyncram_component|auto_generated|q_a\(0),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data_cache_output(0));

-- Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data_cache_output[1]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \data_cache|block_1|altsyncram_component|auto_generated|q_a\(1),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data_cache_output(1));

-- Location: PIN_C5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data_cache_output[2]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \data_cache|block_1|altsyncram_component|auto_generated|q_a\(2),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data_cache_output(2));

-- Location: PIN_G6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data_cache_output[3]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \data_cache|block_1|altsyncram_component|auto_generated|q_a\(3),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data_cache_output(3));

-- Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data_cache_output[4]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \data_cache|block_1|altsyncram_component|auto_generated|q_a\(4),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data_cache_output(4));

-- Location: PIN_F7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data_cache_output[5]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \data_cache|block_1|altsyncram_component|auto_generated|q_a\(5),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data_cache_output(5));

-- Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data_cache_output[6]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \data_cache|block_1|altsyncram_component|auto_generated|q_a\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data_cache_output(6));

-- Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data_cache_output[7]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \data_cache|block_1|altsyncram_component|auto_generated|q_a\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data_cache_output(7));

-- Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data_cache_output[8]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \data_cache|block_1|altsyncram_component|auto_generated|q_a\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data_cache_output(8));

-- Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data_cache_output[9]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \data_cache|block_1|altsyncram_component|auto_generated|q_a\(9),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data_cache_output(9));

-- Location: PIN_M14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data_cache_output[10]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \data_cache|block_1|altsyncram_component|auto_generated|q_a\(10),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data_cache_output(10));

-- Location: PIN_L16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data_cache_output[11]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \data_cache|block_1|altsyncram_component|auto_generated|q_a\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data_cache_output(11));

-- Location: PIN_L11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data_cache_output[12]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \data_cache|block_1|altsyncram_component|auto_generated|q_a\(12),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data_cache_output(12));

-- Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data_cache_output[13]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \data_cache|block_1|altsyncram_component|auto_generated|q_a\(13),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data_cache_output(13));

-- Location: PIN_H13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data_cache_output[14]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \data_cache|block_1|altsyncram_component|auto_generated|q_a\(14),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data_cache_output(14));

-- Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data_cache_output[15]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \data_cache|block_1|altsyncram_component|auto_generated|q_a\(15),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data_cache_output(15));

-- Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data_cache_output[16]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \data_cache|block_1|altsyncram_component|auto_generated|q_a\(16),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data_cache_output(16));

-- Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data_cache_output[17]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \data_cache|block_1|altsyncram_component|auto_generated|q_a\(17),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data_cache_output(17));

-- Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data_cache_output[18]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \data_cache|block_1|altsyncram_component|auto_generated|q_a\(18),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data_cache_output(18));

-- Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data_cache_output[19]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \data_cache|block_1|altsyncram_component|auto_generated|q_a\(19),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data_cache_output(19));

-- Location: PIN_N12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data_cache_output[20]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \data_cache|block_1|altsyncram_component|auto_generated|q_a\(20),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data_cache_output(20));

-- Location: PIN_M11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data_cache_output[21]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \data_cache|block_1|altsyncram_component|auto_generated|q_a\(21),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data_cache_output(21));

-- Location: PIN_K10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data_cache_output[22]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \data_cache|block_1|altsyncram_component|auto_generated|q_a\(22),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data_cache_output(22));

-- Location: PIN_R12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data_cache_output[23]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \data_cache|block_1|altsyncram_component|auto_generated|q_a\(23),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data_cache_output(23));

-- Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data_cache_output[24]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \data_cache|block_1|altsyncram_component|auto_generated|q_a\(24),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data_cache_output(24));

-- Location: PIN_L15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data_cache_output[25]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \data_cache|block_1|altsyncram_component|auto_generated|q_a\(25),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data_cache_output(25));

-- Location: PIN_M15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data_cache_output[26]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \data_cache|block_1|altsyncram_component|auto_generated|q_a\(26),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data_cache_output(26));

-- Location: PIN_N16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data_cache_output[27]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \data_cache|block_1|altsyncram_component|auto_generated|q_a\(27),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data_cache_output(27));

-- Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data_cache_output[28]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \data_cache|block_1|altsyncram_component|auto_generated|q_a\(28),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data_cache_output(28));

-- Location: PIN_N10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data_cache_output[29]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \data_cache|block_1|altsyncram_component|auto_generated|q_a\(29),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data_cache_output(29));

-- Location: PIN_N15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data_cache_output[30]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \data_cache|block_1|altsyncram_component|auto_generated|q_a\(30),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data_cache_output(30));

-- Location: PIN_K15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
\data_cache_output[31]~I\ : cycloneii_io
-- pragma translate_off
GENERIC MAP (
	input_async_reset => "none",
	input_power_up => "low",
	input_register_mode => "none",
	input_sync_reset => "none",
	oe_async_reset => "none",
	oe_power_up => "low",
	oe_register_mode => "none",
	oe_sync_reset => "none",
	operation_mode => "output",
	output_async_reset => "none",
	output_power_up => "low",
	output_register_mode => "none",
	output_sync_reset => "none")
-- pragma translate_on
PORT MAP (
	datain => \data_cache|block_1|altsyncram_component|auto_generated|q_a\(31),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	devoe => ww_devoe,
	oe => VCC,
	padio => ww_data_cache_output(31));
END structure;


