

================================================================
== Vivado HLS Report for 'pointwise_conv2d_fix'
================================================================
* Date:           Thu Nov 28 22:31:48 2019

* Version:        2018.3.1 (Build 2489210 on Tue Mar 26 04:40:43 MDT 2019)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.380|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  51121|  51121|  51121|  51121|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |                 |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  51120|  51120|      3195|          -|          -|    16|    no    |
        | + Loop 1.1      |   3192|   3192|       114|          -|          -|    28|    no    |
        |  ++ Loop 1.1.1  |    112|    112|         4|          -|          -|    28|    no    |
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      -|       0|    180|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        0|      -|      13|      4|
|Multiplexer      |        -|      -|       -|     80|
|Register         |        -|      -|     149|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      1|     162|    264|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-----------------------------------+--------------------------------+-----------+
    |              Instance             |             Module             | Expression|
    +-----------------------------------+--------------------------------+-----------+
    |network_mul_mul_16s_12s_28_1_1_U8  |network_mul_mul_16s_12s_28_1_1  |  i0 * i1  |
    +-----------------------------------+--------------------------------+-----------+

    * Memory: 
    +-------------------------+--------------------------------------------+---------+----+----+------+-----+------+-------------+
    |          Memory         |                   Module                   | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+--------------------------------------------+---------+----+----+------+-----+------+-------------+
    |SeparableConv2D_0_b_s_U  |pointwise_conv2d_fix_SeparableConv2D_0_b_s  |        0|  13|   4|    16|   13|     1|          208|
    +-------------------------+--------------------------------------------+---------+----+----+------+-----+------+-------------+
    |Total                    |                                            |        0|  13|   4|    16|   13|     1|          208|
    +-------------------------+--------------------------------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |next_mul_fu_131_p2    |     +    |      0|  0|  19|          14|          10|
    |out_d_1_fu_143_p2     |     +    |      0|  0|  15|           5|           1|
    |out_h_1_fu_164_p2     |     +    |      0|  0|  15|           5|           1|
    |out_w_1_fu_206_p2     |     +    |      0|  0|  15|           5|           1|
    |tmp1_fu_216_p2        |     +    |      0|  0|  13|          11|          11|
    |tmp_3_fu_262_p2       |     +    |      0|  0|  21|          15|          15|
    |tmp_9_fu_225_p2       |     +    |      0|  0|  21|          15|          15|
    |tmp_5_fu_194_p2       |     -    |      0|  0|  13|          11|          11|
    |exitcond2_fu_200_p2   |   icmp   |      0|  0|  11|           5|           4|
    |exitcond3_fu_158_p2   |   icmp   |      0|  0|  11|           5|           4|
    |exitcond4_fu_137_p2   |   icmp   |      0|  0|  11|           5|           6|
    |storemerge_fu_275_p3  |  select  |      0|  0|  15|           1|           1|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 180|          97|          80|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  44|          9|    1|          9|
    |out_d_reg_83    |   9|          2|    5|         10|
    |out_h_reg_105   |   9|          2|    5|         10|
    |out_w_reg_116   |   9|          2|    5|         10|
    |phi_mul_reg_94  |   9|          2|   14|         28|
    +----------------+----+-----------+-----+-----------+
    |Total           |  80|         17|   30|         67|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |SeparableConv2D_0_b_3_reg_318  |  15|   0|   15|          0|
    |ap_CS_fsm                      |   8|   0|    8|          0|
    |input_load_reg_354             |  16|   0|   16|          0|
    |next_mul_reg_300               |  14|   0|   14|          0|
    |out_d_1_reg_308                |   5|   0|    5|          0|
    |out_d_reg_83                   |   5|   0|    5|          0|
    |out_h_1_reg_326                |   5|   0|    5|          0|
    |out_h_reg_105                  |   5|   0|    5|          0|
    |out_w_1_reg_339                |   5|   0|    5|          0|
    |out_w_reg_116                  |   5|   0|    5|          0|
    |phi_mul_cast_reg_295           |  14|   0|   15|          1|
    |phi_mul_reg_94                 |  14|   0|   14|          0|
    |tmp_5_reg_331                  |   9|   0|   11|          2|
    |tmp_8_reg_359                  |  14|   0|   14|          0|
    |tmp_9_reg_344                  |  15|   0|   15|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 149|   0|  152|          3|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------+-----+-----+------------+----------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix | return value |
|ap_start           |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix | return value |
|ap_done            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix | return value |
|ap_idle            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix | return value |
|ap_ready           | out |    1| ap_ctrl_hs | pointwise_conv2d_fix | return value |
|input_r_address0   | out |   14|  ap_memory |        input_r       |     array    |
|input_r_ce0        | out |    1|  ap_memory |        input_r       |     array    |
|input_r_q0         |  in |   16|  ap_memory |        input_r       |     array    |
|output_r_address0  | out |   14|  ap_memory |       output_r       |     array    |
|output_r_ce0       | out |    1|  ap_memory |       output_r       |     array    |
|output_r_we0       | out |    1|  ap_memory |       output_r       |     array    |
|output_r_d0        | out |   16|  ap_memory |       output_r       |     array    |
+-------------------+-----+-----+------------+----------------------+--------------+

