# FPGA_Convolution


This repository is the implementation of a Convolution algorithm on FPGA.

It is developed with OpenCL C/C++ on Xilinx SDAccel environment. The target board we use is ADM-PCIE-7v3.

Details of developing environment and target board can be referred from follows.

SDAccel environment:
http://www.xilinx.com/products/design-tools/software-zone/sdaccel.html

ADM-PCIE-7v3:
https://www.alpha-data.com/dcp/products.php?product=adm-pcie-7v3

2-D Convolution/Deconvolution optimization is in progress.