module instruction_memory(

input  [31:0] address,
output [31:0] instruction

);

reg [31:0] rom [0:255];

initial begin

// Example RISC-V program

rom[0] = 32'h00500093; // addi x1,x0,5
rom[1] = 32'h00A00113; // addi x2,x0,10
rom[2] = 32'h002081B3; // add x3,x1,x2
rom[3] = 32'h00302023; // sw x3,0(x0)
rom[4] = 32'h00002203; // lw x4,0(x0)

end

assign instruction = rom[address[9:2]];

endmodule