Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date             : Tue Nov 30 05:32:38 2021
| Host             : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.4 (Electric Cheetah)
| Command          : report_power -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/intII/r2_FFT/r2_FFT_ED97_14_wrapper_ultrascale2_250/implementedSystem_toplevel_wrapper_power_synth.rpt
| Design           : implementedSystem_toplevel_wrapper
| Device           : xcvu13p-fhga2104-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 4.623        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.646        |
| Device Static (W)        | 2.978        |
| Effective TJA (C/W)      | 0.5          |
| Max Ambient (C)          | 97.5         |
| Junction Temperature (C) | 27.5         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.148 |        3 |       --- |             --- |
| CLB Logic               |     0.585 |    37004 |       --- |             --- |
|   LUT as Logic          |     0.538 |    16607 |   1728000 |            0.96 |
|   Register              |     0.037 |    15861 |   3456000 |            0.46 |
|   CARRY8                |     0.005 |      426 |    216000 |            0.20 |
|   LUT as Shift Register |     0.003 |       89 |    791040 |            0.01 |
|   Others                |     0.000 |      561 |       --- |             --- |
|   F7/F8 Muxes           |     0.000 |      779 |   1728000 |            0.05 |
| Signals                 |     0.806 |    29918 |       --- |             --- |
| DSPs                    |     0.054 |       36 |     12288 |            0.29 |
| I/O                     |     0.053 |      103 |       832 |           12.38 |
| Static Power            |     2.978 |          |           |                 |
| Total                   |     4.623 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+------------+-------------+-----------+-------------+------------+
| Vccint     |       0.850 |     3.054 |       1.874 |      1.180 |
| Vccint_io  |       0.850 |     0.145 |       0.003 |      0.143 |
| Vccbram    |       0.850 |     0.021 |       0.000 |      0.021 |
| Vccaux     |       1.800 |     0.884 |       0.000 |      0.884 |
| Vccaux_io  |       1.800 |     0.114 |       0.010 |      0.104 |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18     |       1.800 |     0.018 |       0.018 |      0.000 |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12     |       1.200 |     0.000 |       0.000 |      0.000 |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccadc     |       1.800 |     0.032 |       0.000 |      0.032 |
| MGTYAVcc   |       0.900 |     0.000 |       0.000 |      0.000 |
| MGTYAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTYVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
+------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 0.5                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 0.7                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+
| clk   | clk    |             4.0 |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------+-----------+
| Name                                    | Power (W) |
+-----------------------------------------+-----------+
| implementedSystem_toplevel_wrapper      |     1.646 |
|   DUT                                   |     1.572 |
|     Add123_impl_instance                |     0.009 |
|       FPAddSubOp_instance               |     0.009 |
|         LZC_component                   |     0.004 |
|         fracAdder                       |     0.001 |
|     Add14_impl_instance                 |     0.009 |
|       FPAddSubOp_instance               |     0.009 |
|         LZC_component                   |     0.004 |
|         fracAdder                       |     0.001 |
|     Add26_impl_instance                 |     0.009 |
|       FPAddSubOp_instance               |     0.009 |
|         LZC_component                   |     0.004 |
|         fracAdder                       |     0.001 |
|     Add2_impl_instance                  |     0.009 |
|       FPAddSubOp_instance               |     0.009 |
|         LZC_component                   |     0.004 |
|         fracAdder                       |     0.001 |
|     Add33_impl_instance                 |     0.009 |
|       FPAddSubOp_instance               |     0.009 |
|         LZC_component                   |     0.005 |
|         fracAdder                       |     0.001 |
|     Add35_impl_instance                 |     0.008 |
|       FPAddSubOp_instance               |     0.008 |
|         LZC_component                   |     0.004 |
|         fracAdder                       |    <0.001 |
|     Add3_impl_instance                  |     0.009 |
|       FPAddSubOp_instance               |     0.009 |
|         LZC_component                   |     0.004 |
|         fracAdder                       |     0.001 |
|     Add55_impl_instance                 |     0.009 |
|       FPAddSubOp_instance               |     0.009 |
|         LZC_component                   |     0.004 |
|         fracAdder                       |     0.001 |
|     Add59_impl_instance                 |     0.009 |
|       FPAddSubOp_instance               |     0.009 |
|         LZC_component                   |     0.004 |
|         fracAdder                       |     0.001 |
|     Add65_impl_instance                 |     0.009 |
|       FPAddSubOp_instance               |     0.009 |
|         LZC_component                   |     0.004 |
|         fracAdder                       |     0.001 |
|     Add6_impl_instance                  |     0.009 |
|       FPAddSubOp_instance               |     0.009 |
|         LZC_component                   |     0.004 |
|         fracAdder                       |     0.001 |
|     Delay1No100_instance                |     0.006 |
|     Delay1No101_instance                |     0.008 |
|     Delay1No102_instance                |     0.006 |
|     Delay1No103_instance                |     0.008 |
|     Delay1No104_instance                |     0.005 |
|     Delay1No105_instance                |     0.008 |
|     Delay1No106_instance                |     0.005 |
|     Delay1No107_instance                |     0.007 |
|     Delay1No108_instance                |     0.005 |
|     Delay1No109_instance                |     0.008 |
|     Delay1No110_instance                |     0.005 |
|     Delay1No111_instance                |     0.008 |
|     Delay1No11_instance                 |     0.007 |
|     Delay1No16_instance                 |     0.003 |
|     Delay1No17_instance                 |     0.002 |
|     Delay1No18_instance                 |     0.002 |
|     Delay1No19_instance                 |     0.002 |
|     Delay1No20_instance                 |     0.004 |
|     Delay1No21_instance                 |     0.005 |
|     Delay1No23_instance                 |     0.003 |
|     Delay1No24_instance                 |     0.002 |
|     Delay1No25_instance                 |     0.004 |
|     Delay1No26_instance                 |     0.002 |
|     Delay1No27_instance                 |     0.006 |
|     Delay1No29_instance                 |     0.002 |
|     Delay1No2_instance                  |     0.003 |
|     Delay1No31_instance                 |     0.002 |
|     Delay1No32_instance                 |     0.005 |
|     Delay1No33_instance                 |     0.008 |
|     Delay1No34_instance                 |     0.005 |
|     Delay1No35_instance                 |     0.008 |
|     Delay1No36_instance                 |     0.005 |
|     Delay1No37_instance                 |     0.008 |
|     Delay1No38_instance                 |     0.005 |
|     Delay1No39_instance                 |     0.008 |
|     Delay1No3_instance                  |     0.003 |
|     Delay1No40_instance                 |     0.006 |
|     Delay1No41_instance                 |     0.008 |
|     Delay1No42_instance                 |     0.005 |
|     Delay1No43_instance                 |     0.008 |
|     Delay1No44_instance                 |     0.005 |
|     Delay1No45_instance                 |     0.008 |
|     Delay1No46_instance                 |     0.005 |
|     Delay1No47_instance                 |     0.008 |
|     Delay1No48_instance                 |    <0.001 |
|     Delay1No49_instance                 |     0.001 |
|     Delay1No50_instance                 |    <0.001 |
|     Delay1No51_instance                 |    <0.001 |
|     Delay1No52_instance                 |    <0.001 |
|     Delay1No53_instance                 |     0.001 |
|     Delay1No54_instance                 |    <0.001 |
|     Delay1No55_instance                 |    <0.001 |
|     Delay1No56_instance                 |     0.006 |
|     Delay1No57_instance                 |     0.008 |
|     Delay1No58_instance                 |    <0.001 |
|     Delay1No59_instance                 |    <0.001 |
|     Delay1No60_instance                 |    <0.001 |
|     Delay1No61_instance                 |    <0.001 |
|     Delay1No62_instance                 |    <0.001 |
|     Delay1No63_instance                 |     0.001 |
|     Delay1No64_instance                 |    <0.001 |
|     Delay1No65_instance                 |    <0.001 |
|     Delay1No66_instance                 |     0.005 |
|     Delay1No67_instance                 |     0.008 |
|     Delay1No68_instance                 |    <0.001 |
|     Delay1No69_instance                 |     0.001 |
|     Delay1No6_instance                  |     0.002 |
|     Delay1No70_instance                 |    <0.001 |
|     Delay1No71_instance                 |    <0.001 |
|     Delay1No72_instance                 |     0.006 |
|     Delay1No73_instance                 |     0.008 |
|     Delay1No74_instance                 |    <0.001 |
|     Delay1No75_instance                 |    <0.001 |
|     Delay1No76_instance                 |    <0.001 |
|     Delay1No77_instance                 |     0.001 |
|     Delay1No78_instance                 |     0.005 |
|     Delay1No79_instance                 |     0.007 |
|     Delay1No7_instance                  |     0.006 |
|     Delay1No80_instance                 |    <0.001 |
|     Delay1No81_instance                 |     0.001 |
|     Delay1No82_instance                 |     0.006 |
|     Delay1No83_instance                 |     0.008 |
|     Delay1No84_instance                 |     0.006 |
|     Delay1No85_instance                 |     0.008 |
|     Delay1No86_instance                 |     0.005 |
|     Delay1No87_instance                 |     0.008 |
|     Delay1No88_instance                 |    <0.001 |
|     Delay1No89_instance                 |    <0.001 |
|     Delay1No8_instance                  |     0.002 |
|     Delay1No90_instance                 |    <0.001 |
|     Delay1No91_instance                 |    <0.001 |
|     Delay1No92_instance                 |    <0.001 |
|     Delay1No93_instance                 |    <0.001 |
|     Delay1No94_instance                 |    <0.001 |
|     Delay1No95_instance                 |    <0.001 |
|     Delay1No96_instance                 |     0.005 |
|     Delay1No97_instance                 |     0.008 |
|     Delay1No98_instance                 |    <0.001 |
|     Delay1No99_instance                 |    <0.001 |
|     Delay1No_instance                   |     0.001 |
|     Delay23No17_instance                |    <0.001 |
|     Delay24No7_instance                 |    <0.001 |
|     Delay2No10_instance                 |    <0.001 |
|     Delay2No11_instance                 |    <0.001 |
|     Delay2No18_instance                 |    <0.001 |
|     Delay2No21_instance                 |    <0.001 |
|     Delay2No47_instance                 |    <0.001 |
|     Delay2No62_instance                 |    <0.001 |
|     Delay2No7_instance                  |    <0.001 |
|     Delay2No_instance                   |    <0.001 |
|     Delay3No1_instance                  |    <0.001 |
|     Delay3No20_instance                 |     0.001 |
|     Delay3No2_instance                  |    <0.001 |
|     Delay3No31_instance                 |    <0.001 |
|     Delay3No35_instance                 |     0.001 |
|     Delay3No3_instance                  |    <0.001 |
|     Delay3No5_instance                  |    <0.001 |
|     Delay3No6_instance                  |     0.001 |
|     Delay3No_instance                   |    <0.001 |
|     Delay4No14_instance                 |     0.001 |
|     Delay4No15_instance                 |    <0.001 |
|     Delay4No16_instance                 |    <0.001 |
|     Delay4No17_instance                 |    <0.001 |
|     Delay4No1_instance                  |     0.001 |
|     Delay4No27_instance                 |     0.002 |
|     Delay4No28_instance                 |     0.001 |
|     Delay4No29_instance                 |     0.001 |
|     Delay4No2_instance                  |    <0.001 |
|     Delay4No30_instance                 |     0.001 |
|     Delay4No34_instance                 |    <0.001 |
|     Delay4No3_instance                  |    <0.001 |
|     Delay4No4_instance                  |    <0.001 |
|     Delay4No5_instance                  |     0.001 |
|     Delay4No6_instance                  |    <0.001 |
|     Delay4No7_instance                  |    <0.001 |
|     Delay4No_instance                   |    <0.001 |
|     Delay5No1_instance                  |     0.002 |
|     Delay5No2_instance                  |    <0.001 |
|     Delay5No3_instance                  |    <0.001 |
|     Delay5No_instance                   |    <0.001 |
|     Delay6No_instance                   |    <0.001 |
|     Delay8No15_instance                 |    <0.001 |
|     Delay9No_instance                   |    <0.001 |
|     MUX_Add123_impl_0_instance          |     0.007 |
|     MUX_Add123_impl_1_instance          |     0.007 |
|     MUX_Add14_impl_0_instance           |     0.004 |
|     MUX_Add14_impl_1_instance           |     0.004 |
|     MUX_Add26_impl_0_instance           |     0.006 |
|     MUX_Add26_impl_1_instance           |     0.008 |
|     MUX_Add2_impl_0_instance            |     0.005 |
|     MUX_Add2_impl_1_instance            |     0.005 |
|     MUX_Add33_impl_0_instance           |     0.007 |
|     MUX_Add33_impl_1_instance           |     0.007 |
|     MUX_Add35_impl_0_instance           |     0.007 |
|     MUX_Add35_impl_1_instance           |     0.006 |
|     MUX_Add3_impl_0_instance            |     0.007 |
|     MUX_Add3_impl_1_instance            |     0.006 |
|     MUX_Add55_impl_0_instance           |     0.007 |
|     MUX_Add55_impl_1_instance           |     0.006 |
|     MUX_Add59_impl_0_instance           |     0.003 |
|     MUX_Add59_impl_1_instance           |     0.003 |
|     MUX_Add65_impl_0_LUT_instance       |    <0.001 |
|       instLUT                           |    <0.001 |
|     MUX_Add65_impl_0_instance           |     0.003 |
|     MUX_Add65_impl_1_LUT_instance       |    <0.001 |
|       instLUT                           |    <0.001 |
|     MUX_Add65_impl_1_instance           |     0.003 |
|     MUX_Add6_impl_0_instance            |     0.007 |
|     MUX_Add6_impl_1_instance            |     0.006 |
|     MUX_Product10_impl_0_instance       |     0.002 |
|     MUX_Product10_impl_1_instance       |     0.004 |
|     MUX_Product11_impl_0_instance       |     0.001 |
|     MUX_Product11_impl_1_instance       |     0.003 |
|     MUX_Product123_impl_0_LUT_instance  |    <0.001 |
|       instLUT                           |    <0.001 |
|     MUX_Product123_impl_0_instance      |     0.001 |
|     MUX_Product123_impl_1_LUT_instance  |     0.001 |
|       instLUT                           |     0.001 |
|     MUX_Product123_impl_1_instance      |     0.004 |
|     MUX_Product126_impl_0_LUT_instance  |    <0.001 |
|       instLUT                           |    <0.001 |
|     MUX_Product126_impl_0_instance      |     0.002 |
|     MUX_Product126_impl_1_instance      |     0.001 |
|     MUX_Product21_impl_0_instance       |    <0.001 |
|     MUX_Product21_impl_1_instance       |     0.005 |
|     MUX_Product222_impl_0_LUT_instance  |     0.001 |
|       instLUT                           |     0.001 |
|     MUX_Product222_impl_0_instance      |     0.002 |
|     MUX_Product222_impl_1_LUT_instance  |    <0.001 |
|       instLUT                           |    <0.001 |
|     MUX_Product222_impl_1_instance      |     0.005 |
|     MUX_Product22_impl_0_instance       |    <0.001 |
|     MUX_Product22_impl_1_instance       |     0.004 |
|     MUX_Product25_impl_1_instance       |     0.004 |
|     MUX_Product28_impl_0_instance       |     0.003 |
|     MUX_Product28_impl_1_instance       |     0.005 |
|     MUX_Product31_impl_0_instance       |     0.003 |
|     MUX_Product31_impl_1_instance       |     0.003 |
|     MUX_Product322_impl_0_LUT_instance  |    <0.001 |
|       instLUT                           |    <0.001 |
|     MUX_Product322_impl_0_instance      |     0.001 |
|     MUX_Product322_impl_1_instance      |     0.003 |
|     MUX_Product35_impl_0_instance       |     0.002 |
|     MUX_Product37_impl_0_instance       |     0.003 |
|     MUX_Product37_impl_1_instance       |     0.004 |
|     MUX_Product38_impl_0_instance       |     0.002 |
|     MUX_Product38_impl_1_instance       |     0.007 |
|     MUX_Product42_impl_0_instance       |     0.002 |
|     MUX_Product42_impl_1_instance       |     0.006 |
|     MUX_Product4_impl_0_instance        |    <0.001 |
|     MUX_Product4_impl_1_instance        |     0.003 |
|     MUX_Product51_impl_0_instance       |     0.003 |
|     MUX_Product51_impl_1_instance       |     0.004 |
|     MUX_Product5_impl_0_instance        |     0.003 |
|     MUX_Product5_impl_1_instance        |     0.004 |
|     MUX_Subtract112_impl_0_LUT_instance |    <0.001 |
|       instLUT                           |    <0.001 |
|     MUX_Subtract112_impl_0_instance     |     0.004 |
|     MUX_Subtract112_impl_1_LUT_instance |    <0.001 |
|       instLUT                           |    <0.001 |
|     MUX_Subtract112_impl_1_instance     |     0.005 |
|     MUX_Subtract115_impl_0_LUT_instance |     0.001 |
|       instLUT                           |     0.001 |
|     MUX_Subtract115_impl_0_instance     |     0.005 |
|     MUX_Subtract115_impl_1_LUT_instance |    <0.001 |
|       instLUT                           |    <0.001 |
|     MUX_Subtract115_impl_1_instance     |     0.003 |
|     MUX_Subtract117_impl_0_LUT_instance |    <0.001 |
|       instLUT                           |    <0.001 |
|     MUX_Subtract117_impl_0_instance     |     0.002 |
|     MUX_Subtract117_impl_1_LUT_instance |     0.002 |
|       instLUT                           |     0.002 |
|     MUX_Subtract117_impl_1_instance     |     0.002 |
|     MUX_Subtract14_impl_0_instance      |     0.007 |
|     MUX_Subtract14_impl_1_instance      |     0.006 |
|     MUX_Subtract17_impl_0_instance      |     0.007 |
|     MUX_Subtract17_impl_1_instance      |     0.007 |
|     MUX_Subtract26_impl_0_instance      |     0.008 |
|     MUX_Subtract26_impl_1_instance      |     0.007 |
|     MUX_Subtract2_impl_0_instance       |     0.004 |
|     MUX_Subtract2_impl_1_instance       |     0.004 |
|     MUX_Subtract52_impl_0_instance      |     0.005 |
|     MUX_Subtract52_impl_1_instance      |     0.005 |
|     MUX_Subtract57_impl_0_LUT_instance  |    <0.001 |
|       instLUT                           |    <0.001 |
|     MUX_Subtract57_impl_0_instance      |     0.002 |
|     MUX_Subtract57_impl_1_LUT_instance  |     0.001 |
|       instLUT                           |     0.001 |
|     MUX_Subtract57_impl_1_instance      |     0.002 |
|     MUX_Subtract6_impl_0_instance       |     0.006 |
|     MUX_Subtract6_impl_1_instance       |     0.006 |
|     MUX_Subtract8_impl_0_instance       |     0.006 |
|     MUX_Subtract8_impl_1_instance       |     0.004 |
|     ModCount111_instance                |     0.148 |
|     Product10_impl_instance             |     0.008 |
|       SignificandMultiplication         |     0.005 |
|     Product11_impl_instance             |     0.007 |
|       SignificandMultiplication         |     0.004 |
|     Product123_impl_instance            |     0.008 |
|       SignificandMultiplication         |     0.005 |
|     Product126_impl_instance            |     0.008 |
|       SignificandMultiplication         |     0.005 |
|     Product21_impl_instance             |     0.006 |
|       SignificandMultiplication         |     0.004 |
|     Product222_impl_instance            |     0.008 |
|       SignificandMultiplication         |     0.005 |
|     Product22_impl_instance             |     0.007 |
|       SignificandMultiplication         |     0.004 |
|     Product25_impl_instance             |     0.007 |
|       SignificandMultiplication         |     0.004 |
|     Product28_impl_instance             |     0.007 |
|       SignificandMultiplication         |     0.005 |
|     Product31_impl_instance             |     0.008 |
|       SignificandMultiplication         |     0.004 |
|     Product322_impl_instance            |     0.008 |
|       SignificandMultiplication         |     0.005 |
|     Product35_impl_instance             |     0.008 |
|       SignificandMultiplication         |     0.004 |
|     Product37_impl_instance             |     0.008 |
|       SignificandMultiplication         |     0.005 |
|     Product38_impl_instance             |     0.007 |
|       SignificandMultiplication         |     0.004 |
|     Product42_impl_instance             |     0.008 |
|       SignificandMultiplication         |     0.004 |
|     Product4_impl_instance              |     0.007 |
|       SignificandMultiplication         |     0.004 |
|     Product51_impl_instance             |     0.007 |
|       SignificandMultiplication         |     0.005 |
|     Product5_impl_instance              |     0.008 |
|       SignificandMultiplication         |     0.004 |
|     SharedReg100_instance               |     0.008 |
|     SharedReg102_instance               |    <0.001 |
|     SharedReg103_instance               |     0.008 |
|     SharedReg104_instance               |     0.003 |
|     SharedReg105_instance               |     0.002 |
|     SharedReg106_instance               |     0.004 |
|     SharedReg107_instance               |     0.002 |
|     SharedReg108_instance               |     0.005 |
|     SharedReg109_instance               |     0.002 |
|     SharedReg10_instance                |    <0.001 |
|     SharedReg110_instance               |     0.004 |
|     SharedReg111_instance               |     0.002 |
|     SharedReg112_instance               |    <0.001 |
|     SharedReg113_instance               |     0.007 |
|     SharedReg114_instance               |     0.003 |
|     SharedReg115_instance               |     0.002 |
|     SharedReg116_instance               |     0.010 |
|     SharedReg118_instance               |     0.007 |
|     SharedReg119_instance               |     0.006 |
|     SharedReg11_instance                |     0.001 |
|     SharedReg120_instance               |     0.005 |
|     SharedReg122_instance               |     0.005 |
|     SharedReg123_instance               |     0.005 |
|     SharedReg129_instance               |    <0.001 |
|     SharedReg12_instance                |    <0.001 |
|     SharedReg130_instance               |    <0.001 |
|     SharedReg131_instance               |    <0.001 |
|     SharedReg132_instance               |    <0.001 |
|     SharedReg134_instance               |    <0.001 |
|     SharedReg135_instance               |    <0.001 |
|     SharedReg137_instance               |    <0.001 |
|     SharedReg13_instance                |    <0.001 |
|     SharedReg149_instance               |    <0.001 |
|     SharedReg14_instance                |     0.001 |
|     SharedReg157_instance               |    <0.001 |
|     SharedReg158_instance               |    <0.001 |
|     SharedReg15_instance                |    <0.001 |
|     SharedReg165_instance               |    <0.001 |
|     SharedReg166_instance               |    <0.001 |
|     SharedReg16_instance                |    <0.001 |
|     SharedReg174_instance               |    <0.001 |
|     SharedReg176_instance               |    <0.001 |
|     SharedReg177_instance               |    <0.001 |
|     SharedReg179_instance               |    <0.001 |
|     SharedReg17_instance                |    <0.001 |
|     SharedReg182_instance               |    <0.001 |
|     SharedReg18_instance                |    <0.001 |
|     SharedReg191_instance               |    <0.001 |
|     SharedReg19_instance                |     0.001 |
|     SharedReg1_instance                 |    <0.001 |
|     SharedReg200_instance               |    <0.001 |
|     SharedReg20_instance                |    <0.001 |
|     SharedReg213_instance               |    <0.001 |
|     SharedReg219_instance               |    <0.001 |
|     SharedReg21_instance                |    <0.001 |
|     SharedReg22_instance                |     0.001 |
|     SharedReg23_instance                |     0.001 |
|     SharedReg24_instance                |    <0.001 |
|     SharedReg25_instance                |    <0.001 |
|     SharedReg26_instance                |    <0.001 |
|     SharedReg27_instance                |     0.001 |
|     SharedReg28_instance                |    <0.001 |
|     SharedReg29_instance                |    <0.001 |
|     SharedReg2_instance                 |     0.001 |
|     SharedReg30_instance                |    <0.001 |
|     SharedReg31_instance                |    <0.001 |
|     SharedReg32_instance                |     0.005 |
|     SharedReg33_instance                |     0.002 |
|     SharedReg34_instance                |     0.006 |
|     SharedReg35_instance                |     0.005 |
|     SharedReg36_instance                |     0.002 |
|     SharedReg37_instance                |     0.006 |
|     SharedReg39_instance                |     0.001 |
|     SharedReg3_instance                 |     0.001 |
|     SharedReg40_instance                |     0.007 |
|     SharedReg42_instance                |     0.001 |
|     SharedReg43_instance                |     0.007 |
|     SharedReg45_instance                |     0.003 |
|     SharedReg46_instance                |     0.002 |
|     SharedReg47_instance                |     0.006 |
|     SharedReg49_instance                |     0.001 |
|     SharedReg4_instance                 |    <0.001 |
|     SharedReg50_instance                |     0.003 |
|     SharedReg51_instance                |     0.008 |
|     SharedReg52_instance                |     0.003 |
|     SharedReg54_instance                |     0.003 |
|     SharedReg55_instance                |     0.003 |
|     SharedReg56_instance                |    <0.001 |
|     SharedReg57_instance                |     0.004 |
|     SharedReg58_instance                |    <0.001 |
|     SharedReg59_instance                |     0.002 |
|     SharedReg5_instance                 |    <0.001 |
|     SharedReg60_instance                |     0.005 |
|     SharedReg61_instance                |    <0.001 |
|     SharedReg62_instance                |     0.001 |
|     SharedReg63_instance                |     0.004 |
|     SharedReg64_instance                |    <0.001 |
|     SharedReg65_instance                |     0.001 |
|     SharedReg66_instance                |     0.008 |
|     SharedReg67_instance                |    <0.001 |
|     SharedReg68_instance                |     0.003 |
|     SharedReg69_instance                |    <0.001 |
|     SharedReg6_instance                 |     0.001 |
|     SharedReg70_instance                |     0.004 |
|     SharedReg71_instance                |     0.002 |
|     SharedReg72_instance                |     0.004 |
|     SharedReg73_instance                |    <0.001 |
|     SharedReg74_instance                |     0.001 |
|     SharedReg75_instance                |     0.004 |
|     SharedReg76_instance                |     0.003 |
|     SharedReg77_instance                |     0.005 |
|     SharedReg78_instance                |     0.009 |
|     SharedReg79_instance                |    <0.001 |
|     SharedReg7_instance                 |     0.001 |
|     SharedReg80_instance                |     0.002 |
|     SharedReg81_instance                |     0.002 |
|     SharedReg82_instance                |     0.004 |
|     SharedReg83_instance                |     0.004 |
|     SharedReg84_instance                |     0.010 |
|     SharedReg86_instance                |     0.001 |
|     SharedReg87_instance                |     0.002 |
|     SharedReg88_instance                |     0.004 |
|     SharedReg89_instance                |     0.002 |
|     SharedReg8_instance                 |    <0.001 |
|     SharedReg90_instance                |     0.005 |
|     SharedReg91_instance                |    <0.001 |
|     SharedReg92_instance                |     0.008 |
|     SharedReg93_instance                |     0.003 |
|     SharedReg94_instance                |    <0.001 |
|     SharedReg95_instance                |     0.004 |
|     SharedReg96_instance                |     0.005 |
|     SharedReg97_instance                |    <0.001 |
|     SharedReg98_instance                |     0.010 |
|     SharedReg9_instance                 |    <0.001 |
|     SharedReg_instance                  |    <0.001 |
|     Subtract112_impl_instance           |     0.009 |
|       FPAddSubOp_instance               |     0.009 |
|         LZC_component                   |     0.004 |
|         fracAdder                       |     0.001 |
|     Subtract115_impl_instance           |     0.009 |
|       FPAddSubOp_instance               |     0.009 |
|         LZC_component                   |     0.004 |
|         fracAdder                       |     0.001 |
|     Subtract117_impl_instance           |     0.010 |
|       FPAddSubOp_instance               |     0.010 |
|         LZC_component                   |     0.005 |
|         fracAdder                       |     0.001 |
|     Subtract14_impl_instance            |     0.009 |
|       FPAddSubOp_instance               |     0.009 |
|         LZC_component                   |     0.004 |
|         fracAdder                       |     0.001 |
|     Subtract17_impl_instance            |     0.009 |
|       FPAddSubOp_instance               |     0.009 |
|         LZC_component                   |     0.004 |
|         fracAdder                       |     0.001 |
|     Subtract26_impl_instance            |     0.009 |
|       FPAddSubOp_instance               |     0.009 |
|         LZC_component                   |     0.004 |
|         fracAdder                       |     0.001 |
|     Subtract2_impl_instance             |     0.009 |
|       FPAddSubOp_instance               |     0.009 |
|         LZC_component                   |     0.004 |
|         fracAdder                       |     0.001 |
|     Subtract52_impl_instance            |     0.009 |
|       FPAddSubOp_instance               |     0.009 |
|         LZC_component                   |     0.004 |
|         fracAdder                       |     0.001 |
|     Subtract57_impl_instance            |     0.009 |
|       FPAddSubOp_instance               |     0.009 |
|         LZC_component                   |     0.004 |
|         fracAdder                       |     0.001 |
|     Subtract6_impl_instance             |     0.009 |
|       FPAddSubOp_instance               |     0.009 |
|         LZC_component                   |     0.004 |
|         fracAdder                       |     0.001 |
|     Subtract8_impl_instance             |     0.009 |
|       FPAddSubOp_instance               |     0.009 |
|         LZC_component                   |     0.004 |
|         fracAdder                       |     0.001 |
|     x0_im_instance                      |    <0.001 |
|     x0_re_instance                      |    <0.001 |
|     x10_im_instance                     |    <0.001 |
|     x10_re_instance                     |    <0.001 |
|     x11_im_instance                     |    <0.001 |
|     x11_re_instance                     |    <0.001 |
|     x12_im_instance                     |    <0.001 |
|     x12_re_instance                     |    <0.001 |
|     x13_im_instance                     |    <0.001 |
|     x13_re_instance                     |    <0.001 |
|     x14_im_instance                     |    <0.001 |
|     x14_re_instance                     |    <0.001 |
|     x15_im_instance                     |    <0.001 |
|     x15_re_instance                     |    <0.001 |
|     x1_im_instance                      |    <0.001 |
|     x1_re_instance                      |    <0.001 |
|     x2_im_instance                      |    <0.001 |
|     x2_re_instance                      |    <0.001 |
|     x3_im_instance                      |    <0.001 |
|     x3_re_instance                      |    <0.001 |
|     x4_im_instance                      |    <0.001 |
|     x4_re_instance                      |    <0.001 |
|     x5_im_instance                      |    <0.001 |
|     x5_re_instance                      |    <0.001 |
|     x6_im_instance                      |    <0.001 |
|     x6_re_instance                      |    <0.001 |
|     x7_im_instance                      |    <0.001 |
|     x7_re_instance                      |    <0.001 |
|     x8_im_instance                      |    <0.001 |
|     x8_re_instance                      |    <0.001 |
|     x9_im_instance                      |    <0.001 |
|     x9_re_instance                      |    <0.001 |
|     y11_im_instance                     |    <0.001 |
|     y13_im_instance                     |     0.001 |
|     y15_im_instance                     |    <0.001 |
|     y3_re_instance                      |    <0.001 |
|     y9_im_instance                      |    <0.001 |
|   clk_IBUF_inst                         |    <0.001 |
|   output_select_IBUF[0]_inst            |    <0.001 |
|   output_select_IBUF[1]_inst            |    <0.001 |
|   output_select_IBUF[2]_inst            |    <0.001 |
|   output_select_IBUF[3]_inst            |    <0.001 |
|   output_select_IBUF[4]_inst            |    <0.001 |
|   rst_IBUF_inst                         |    <0.001 |
|   shared_input_IBUF[0]_inst             |    <0.001 |
|   shared_input_IBUF[10]_inst            |    <0.001 |
|   shared_input_IBUF[11]_inst            |    <0.001 |
|   shared_input_IBUF[12]_inst            |    <0.001 |
|   shared_input_IBUF[13]_inst            |    <0.001 |
|   shared_input_IBUF[14]_inst            |    <0.001 |
|   shared_input_IBUF[15]_inst            |    <0.001 |
|   shared_input_IBUF[16]_inst            |    <0.001 |
|   shared_input_IBUF[17]_inst            |    <0.001 |
|   shared_input_IBUF[18]_inst            |    <0.001 |
|   shared_input_IBUF[19]_inst            |    <0.001 |
|   shared_input_IBUF[1]_inst             |    <0.001 |
|   shared_input_IBUF[20]_inst            |    <0.001 |
|   shared_input_IBUF[21]_inst            |    <0.001 |
|   shared_input_IBUF[22]_inst            |    <0.001 |
|   shared_input_IBUF[23]_inst            |    <0.001 |
|   shared_input_IBUF[24]_inst            |    <0.001 |
|   shared_input_IBUF[25]_inst            |    <0.001 |
|   shared_input_IBUF[26]_inst            |    <0.001 |
|   shared_input_IBUF[27]_inst            |    <0.001 |
|   shared_input_IBUF[28]_inst            |    <0.001 |
|   shared_input_IBUF[29]_inst            |    <0.001 |
|   shared_input_IBUF[2]_inst             |    <0.001 |
|   shared_input_IBUF[30]_inst            |    <0.001 |
|   shared_input_IBUF[31]_inst            |    <0.001 |
|   shared_input_IBUF[3]_inst             |    <0.001 |
|   shared_input_IBUF[4]_inst             |    <0.001 |
|   shared_input_IBUF[5]_inst             |    <0.001 |
|   shared_input_IBUF[6]_inst             |    <0.001 |
|   shared_input_IBUF[7]_inst             |    <0.001 |
|   shared_input_IBUF[8]_inst             |    <0.001 |
|   shared_input_IBUF[9]_inst             |    <0.001 |
|   x0_im_enable_IBUF_inst                |    <0.001 |
|   x0_re_enable_IBUF_inst                |    <0.001 |
|   x10_im_enable_IBUF_inst               |    <0.001 |
|   x10_re_enable_IBUF_inst               |    <0.001 |
|   x11_im_enable_IBUF_inst               |    <0.001 |
|   x11_re_enable_IBUF_inst               |    <0.001 |
|   x12_im_enable_IBUF_inst               |    <0.001 |
|   x12_re_enable_IBUF_inst               |    <0.001 |
|   x13_im_enable_IBUF_inst               |    <0.001 |
|   x13_re_enable_IBUF_inst               |    <0.001 |
|   x14_im_enable_IBUF_inst               |    <0.001 |
|   x14_re_enable_IBUF_inst               |    <0.001 |
|   x15_im_enable_IBUF_inst               |    <0.001 |
|   x15_re_enable_IBUF_inst               |    <0.001 |
|   x1_im_enable_IBUF_inst                |    <0.001 |
|   x1_re_enable_IBUF_inst                |    <0.001 |
|   x2_im_enable_IBUF_inst                |    <0.001 |
|   x2_re_enable_IBUF_inst                |    <0.001 |
|   x3_im_enable_IBUF_inst                |    <0.001 |
|   x3_re_enable_IBUF_inst                |    <0.001 |
|   x4_im_enable_IBUF_inst                |    <0.001 |
|   x4_re_enable_IBUF_inst                |    <0.001 |
|   x5_im_enable_IBUF_inst                |    <0.001 |
|   x5_re_enable_IBUF_inst                |    <0.001 |
|   x6_im_enable_IBUF_inst                |    <0.001 |
|   x6_re_enable_IBUF_inst                |    <0.001 |
|   x7_im_enable_IBUF_inst                |    <0.001 |
|   x7_re_enable_IBUF_inst                |    <0.001 |
|   x8_im_enable_IBUF_inst                |    <0.001 |
|   x8_re_enable_IBUF_inst                |    <0.001 |
|   x9_im_enable_IBUF_inst                |    <0.001 |
|   x9_re_enable_IBUF_inst                |    <0.001 |
+-----------------------------------------+-----------+


