#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Apr 23 18:05:01 2020
# Process ID: 4380
# Current directory: C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3112 C:\Users\anuragchoudhury\Desktop\local_documents\Vivado\LUD_v3_1_test\LUD_v3_1_test.xpr
# Log file: C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/vivado.log
# Journal file: C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_ip_project/Hardware/LUD_v3_1_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 715.727 ; gain = 120.625
update_compile_order -fileset sources_1
open_bd_design {C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/design_101.bd}
Adding cell -- xilinx.com:ip:zynq_ultra_ps_e:3.2 - zynq_ultra_ps_e_0
Adding cell -- xilinx.com:user:myip_LUdecomposition_v2_v1_0:1.0 - myip_LUdecomposition_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - ps8_0_axi_periph
Adding cell -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps8_0_100M
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Successfully read diagram <design_101> from BD file <C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/design_101.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 808.750 ; gain = 87.168
startgroup
set_property -dict [list CONFIG.USE_PHASE_ALIGNMENT {true} CONFIG.SECONDARY_SOURCE {Single_ended_clock_capable_pin} CONFIG.CLKOUT1_DRIVES {Buffer} CONFIG.CLKOUT2_DRIVES {Buffer} CONFIG.CLKOUT3_DRIVES {Buffer} CONFIG.CLKOUT4_DRIVES {Buffer} CONFIG.CLKOUT5_DRIVES {Buffer} CONFIG.CLKOUT6_DRIVES {Buffer} CONFIG.CLKOUT7_DRIVES {Buffer}] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
Wrote  : <C:\Users\anuragchoudhury\Desktop\local_documents\Vivado\LUD_v3_1_test\LUD_v3_1_test.srcs\sources_1\bd\design_101\design_101.bd> 
Wrote  : <C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ui/bd_87750351.ui> 
make_wrapper -files [get_files C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/design_101.bd] -top
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-927] Following properties on pin /myip_LUdecomposition_0/clk_1x have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /myip_LUdecomposition_0/clk_2x have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /myip_LUdecomposition_0/s00_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_101_zynq_ultra_ps_e_0_0_pl_clk0 
Wrote  : <C:\Users\anuragchoudhury\Desktop\local_documents\Vivado\LUD_v3_1_test\LUD_v3_1_test.srcs\sources_1\bd\design_101\design_101.bd> 
VHDL Output written to : C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/synth/design_101.vhd
VHDL Output written to : C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/sim/design_101.vhd
VHDL Output written to : C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/hdl/design_101_wrapper.vhd
WARNING: [Vivado 12-3482] The generated wrapper file has already been imported into the project, the imported file is:
'C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/imports/hdl/design_101_wrapper.vhd'
import_files -force -norecurse C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/hdl/design_101_wrapper.vhd
launch_runs impl_1 -to_step write_bitstream -jobs 3
INFO: [BD 41-1662] The design 'design_101.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/synth/design_101.vhd
VHDL Output written to : C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/sim/design_101.vhd
VHDL Output written to : C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/hdl/design_101_wrapper.vhd
INFO: [xilinx.com:ip:zynq_ultra_ps_e:3.2-0] design_101_zynq_ultra_ps_e_0_0: 
Changes in your design (including the PCW configuration settings) are not automatically exported from Vivado to Xilinx's SDK, Petalinux or Yocto.
This is by design to avoid disrupting existing embedded development efforts. To have any changes of your design taking effect in the embedded software flow please export your
design by going through Vivado's main menu, click on File, then Export finally select Export Hardware, please ensure you click on the Include BitStream option.
The auto-generated HDF file is all you need to import in Xilinx's SDK, Petalinux or Yocto for your changes to be reflected in the Embedded Software Flow.
For more information, please consult PG201, section: Exporting PCW Settings to Embedded Software Flows
INFO: [PSU-0] Address Range of DDR (0x7ff00000 to 0x7fffffff) is reserved by PMU for internal purpose.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_LUdecomposition_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps8_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ip/design_101_auto_ds_0/design_101_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/ip/design_101_auto_pc_0/design_101_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/hw_handoff/design_101.hwh
Generated Block Design Tcl file C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/hw_handoff/design_101_bd.tcl
Generated Hardware Definition File C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.srcs/sources_1/bd/design_101/synth/design_101.hwdef
[Thu Apr 23 18:08:18 2020] Launched design_101_clk_wiz_0_0_synth_1, design_101_myip_LUdecomposition_0_0_synth_1, design_101_rst_ps8_0_100M_0_synth_1, design_101_zynq_ultra_ps_e_0_0_synth_1, design_101_auto_pc_0_synth_1, design_101_auto_ds_0_synth_1, synth_1...
Run output will be captured here:
design_101_clk_wiz_0_0_synth_1: C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.runs/design_101_clk_wiz_0_0_synth_1/runme.log
design_101_myip_LUdecomposition_0_0_synth_1: C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.runs/design_101_myip_LUdecomposition_0_0_synth_1/runme.log
design_101_rst_ps8_0_100M_0_synth_1: C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.runs/design_101_rst_ps8_0_100M_0_synth_1/runme.log
design_101_zynq_ultra_ps_e_0_0_synth_1: C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.runs/design_101_zynq_ultra_ps_e_0_0_synth_1/runme.log
design_101_auto_pc_0_synth_1: C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.runs/design_101_auto_pc_0_synth_1/runme.log
design_101_auto_ds_0_synth_1: C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.runs/design_101_auto_ds_0_synth_1/runme.log
synth_1: C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.runs/synth_1/runme.log
[Thu Apr 23 18:08:20 2020] Launched impl_1...
Run output will be captured here: C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_test/LUD_v3_1_test.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:21 ; elapsed = 00:01:28 . Memory (MB): peak = 2375.332 ; gain = 189.609
open_project C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_ip_project/Hardware/vivadoProjects/project_LUDH/project_LUDH.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_ip_project/Hardware/vivadoProjects/project_LUDH'
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_ip_project/Hardware/lud_ip_v2'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_ip_project/Hardware/LUD_v3_1_ip'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/anuragchoudhury/Desktop/local_documents/Vivado/LUD_v3_1_ip_project/Hardware/lud_ip_v2'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2433.750 ; gain = 58.418
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr 23 19:43:54 2020...
