#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sun Nov 16 11:11:18 2025
# Process ID         : 16612
# Current directory  : D:/Programowanie/Studia/Zastosowania FPGA/zad_1
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent14860 D:\Programowanie\Studia\Zastosowania FPGA\zad_1\zad_1.xpr
# Log file           : D:/Programowanie/Studia/Zastosowania FPGA/zad_1/vivado.log
# Journal file       : D:/Programowanie/Studia/Zastosowania FPGA/zad_1\vivado.jou
# Running On         : PC
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 19045
# Processor Detail   : AMD Ryzen 7 3800X 8-Core Processor             
# CPU Frequency      : 3893 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 34287 MB
# Swap memory        : 5100 MB
# Total Virtual      : 39387 MB
# Available Virtual  : 31389 MB
#-----------------------------------------------------------
start_gui
open_project {D:/Programowanie/Studia/Zastosowania FPGA/zad_1/zad_1.xpr}
update_compile_order -fileset sources_1
launch_simulation
open_wave_config {D:/Programowanie/Studia/Zastosowania FPGA/zad_1/tb_behav.wcfg}
source tb.tcl
run 5 ms
close_sim
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
open_wave_config {D:/Programowanie/Studia/Zastosowania FPGA/zad_1/tb_behav.wcfg}
source tb.tcl
run 1 ms
close_sim
launch_simulation
open_wave_config {D:/Programowanie/Studia/Zastosowania FPGA/zad_1/tb_behav.wcfg}
source tb.tcl
run 5 us
run 5 us
run 5 us
run 5 us
run 5 us
add_bp {D:/Programowanie/Studia/Zastosowania FPGA/zad_1/zad_1.srcs/sources_1/new/top.vhd} 89
relaunch_sim
remove_bps -file {D:/Programowanie/Studia/Zastosowania FPGA/zad_1/zad_1.srcs/sources_1/new/top.vhd} -line 89
add_bp {D:/Programowanie/Studia/Zastosowania FPGA/zad_1/zad_1.srcs/sources_1/new/top.vhd} 90
run 5 us
run 50 us
relaunch_sim
run 50 us
run 50 us
remove_bps -file {D:/Programowanie/Studia/Zastosowania FPGA/zad_1/zad_1.srcs/sources_1/new/top.vhd} -line 90
run 50 us
save_wave_config {D:/Programowanie/Studia/Zastosowania FPGA/zad_1/tb_behav.wcfg}
close_sim
