    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; LCD_Char_1_LCDPort
LCD_Char_1_LCDPort__0__MASK EQU 0x01
LCD_Char_1_LCDPort__0__PC EQU CYREG_PRT2_PC0
LCD_Char_1_LCDPort__0__PORT EQU 2
LCD_Char_1_LCDPort__0__SHIFT EQU 0
LCD_Char_1_LCDPort__1__MASK EQU 0x02
LCD_Char_1_LCDPort__1__PC EQU CYREG_PRT2_PC1
LCD_Char_1_LCDPort__1__PORT EQU 2
LCD_Char_1_LCDPort__1__SHIFT EQU 1
LCD_Char_1_LCDPort__2__MASK EQU 0x04
LCD_Char_1_LCDPort__2__PC EQU CYREG_PRT2_PC2
LCD_Char_1_LCDPort__2__PORT EQU 2
LCD_Char_1_LCDPort__2__SHIFT EQU 2
LCD_Char_1_LCDPort__3__MASK EQU 0x08
LCD_Char_1_LCDPort__3__PC EQU CYREG_PRT2_PC3
LCD_Char_1_LCDPort__3__PORT EQU 2
LCD_Char_1_LCDPort__3__SHIFT EQU 3
LCD_Char_1_LCDPort__4__MASK EQU 0x10
LCD_Char_1_LCDPort__4__PC EQU CYREG_PRT2_PC4
LCD_Char_1_LCDPort__4__PORT EQU 2
LCD_Char_1_LCDPort__4__SHIFT EQU 4
LCD_Char_1_LCDPort__5__MASK EQU 0x20
LCD_Char_1_LCDPort__5__PC EQU CYREG_PRT2_PC5
LCD_Char_1_LCDPort__5__PORT EQU 2
LCD_Char_1_LCDPort__5__SHIFT EQU 5
LCD_Char_1_LCDPort__6__MASK EQU 0x40
LCD_Char_1_LCDPort__6__PC EQU CYREG_PRT2_PC6
LCD_Char_1_LCDPort__6__PORT EQU 2
LCD_Char_1_LCDPort__6__SHIFT EQU 6
LCD_Char_1_LCDPort__AG EQU CYREG_PRT2_AG
LCD_Char_1_LCDPort__AMUX EQU CYREG_PRT2_AMUX
LCD_Char_1_LCDPort__BIE EQU CYREG_PRT2_BIE
LCD_Char_1_LCDPort__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LCD_Char_1_LCDPort__BYP EQU CYREG_PRT2_BYP
LCD_Char_1_LCDPort__CTL EQU CYREG_PRT2_CTL
LCD_Char_1_LCDPort__DM0 EQU CYREG_PRT2_DM0
LCD_Char_1_LCDPort__DM1 EQU CYREG_PRT2_DM1
LCD_Char_1_LCDPort__DM2 EQU CYREG_PRT2_DM2
LCD_Char_1_LCDPort__DR EQU CYREG_PRT2_DR
LCD_Char_1_LCDPort__INP_DIS EQU CYREG_PRT2_INP_DIS
LCD_Char_1_LCDPort__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LCD_Char_1_LCDPort__LCD_EN EQU CYREG_PRT2_LCD_EN
LCD_Char_1_LCDPort__MASK EQU 0x7F
LCD_Char_1_LCDPort__PORT EQU 2
LCD_Char_1_LCDPort__PRT EQU CYREG_PRT2_PRT
LCD_Char_1_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LCD_Char_1_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LCD_Char_1_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LCD_Char_1_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LCD_Char_1_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LCD_Char_1_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LCD_Char_1_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LCD_Char_1_LCDPort__PS EQU CYREG_PRT2_PS
LCD_Char_1_LCDPort__SHIFT EQU 0
LCD_Char_1_LCDPort__SLW EQU CYREG_PRT2_SLW

; UART_IntClock
UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_IntClock__INDEX EQU 0x00
UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_IntClock__PM_ACT_MSK EQU 0x01
UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_IntClock__PM_STBY_MSK EQU 0x01

; UART_BUART
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB07_MSK
UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB07_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB07_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB07_ST
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB07_08_MSK
UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB07_08_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB07_CTL
UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB07_ST_CTL
UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB07_CTL
UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB07_ST_CTL
UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB07_MSK
UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB04_A0
UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB04_A1
UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB04_D0
UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB04_D1
UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB04_F0
UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB04_F1
UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
UART_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_BUART_sRX_RxSts__3__POS EQU 3
UART_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_BUART_sRX_RxSts__4__POS EQU 4
UART_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_BUART_sRX_RxSts__5__POS EQU 5
UART_BUART_sRX_RxSts__MASK EQU 0x38
UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB07_MSK
UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB07_ST
UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B1_UDB07_A0
UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B1_UDB07_A1
UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B1_UDB07_D0
UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B1_UDB07_D1
UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B1_UDB07_F0
UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B1_UDB07_F1
UART_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_BUART_sTX_TxSts__0__POS EQU 0
UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
UART_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_BUART_sTX_TxSts__1__POS EQU 1
UART_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_BUART_sTX_TxSts__2__POS EQU 2
UART_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_BUART_sTX_TxSts__3__POS EQU 3
UART_BUART_sTX_TxSts__MASK EQU 0x0F
UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB04_MSK
UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB04_ST
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB06_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB06_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB06_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB06_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB06_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB06_F1

; ClockLine
ClockLine__0__MASK EQU 0x10
ClockLine__0__PC EQU CYREG_PRT12_PC4
ClockLine__0__PORT EQU 12
ClockLine__0__SHIFT EQU 4
ClockLine__AG EQU CYREG_PRT12_AG
ClockLine__BIE EQU CYREG_PRT12_BIE
ClockLine__BIT_MASK EQU CYREG_PRT12_BIT_MASK
ClockLine__BYP EQU CYREG_PRT12_BYP
ClockLine__DM0 EQU CYREG_PRT12_DM0
ClockLine__DM1 EQU CYREG_PRT12_DM1
ClockLine__DM2 EQU CYREG_PRT12_DM2
ClockLine__DR EQU CYREG_PRT12_DR
ClockLine__INP_DIS EQU CYREG_PRT12_INP_DIS
ClockLine__MASK EQU 0x10
ClockLine__PORT EQU 12
ClockLine__PRT EQU CYREG_PRT12_PRT
ClockLine__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
ClockLine__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
ClockLine__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
ClockLine__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
ClockLine__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
ClockLine__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
ClockLine__PS EQU CYREG_PRT12_PS
ClockLine__SHIFT EQU 4
ClockLine__SIO_CFG EQU CYREG_PRT12_SIO_CFG
ClockLine__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
ClockLine__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
ClockLine__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
ClockLine__SLW EQU CYREG_PRT12_SLW

; DataLine
DataLine__0__MASK EQU 0x20
DataLine__0__PC EQU CYREG_PRT12_PC5
DataLine__0__PORT EQU 12
DataLine__0__SHIFT EQU 5
DataLine__AG EQU CYREG_PRT12_AG
DataLine__BIE EQU CYREG_PRT12_BIE
DataLine__BIT_MASK EQU CYREG_PRT12_BIT_MASK
DataLine__BYP EQU CYREG_PRT12_BYP
DataLine__DM0 EQU CYREG_PRT12_DM0
DataLine__DM1 EQU CYREG_PRT12_DM1
DataLine__DM2 EQU CYREG_PRT12_DM2
DataLine__DR EQU CYREG_PRT12_DR
DataLine__INP_DIS EQU CYREG_PRT12_INP_DIS
DataLine__MASK EQU 0x20
DataLine__PORT EQU 12
DataLine__PRT EQU CYREG_PRT12_PRT
DataLine__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
DataLine__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
DataLine__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
DataLine__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
DataLine__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
DataLine__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
DataLine__PS EQU CYREG_PRT12_PS
DataLine__SHIFT EQU 5
DataLine__SIO_CFG EQU CYREG_PRT12_SIO_CFG
DataLine__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
DataLine__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
DataLine__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
DataLine__SLW EQU CYREG_PRT12_SLW

; isr_HREF
isr_HREF__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_HREF__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_HREF__INTC_MASK EQU 0x01
isr_HREF__INTC_NUMBER EQU 0
isr_HREF__INTC_PRIOR_NUM EQU 7
isr_HREF__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
isr_HREF__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_HREF__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; isr_PCLK
isr_PCLK__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_PCLK__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_PCLK__INTC_MASK EQU 0x02
isr_PCLK__INTC_NUMBER EQU 1
isr_PCLK__INTC_PRIOR_NUM EQU 7
isr_PCLK__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
isr_PCLK__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_PCLK__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; isr_VREF
isr_VREF__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_VREF__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_VREF__INTC_MASK EQU 0x04
isr_VREF__INTC_NUMBER EQU 2
isr_VREF__INTC_PRIOR_NUM EQU 7
isr_VREF__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
isr_VREF__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_VREF__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x01
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x02
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x02

; DataBus
DataBus__0__MASK EQU 0x01
DataBus__0__PC EQU CYREG_PRT4_PC0
DataBus__0__PORT EQU 4
DataBus__0__SHIFT EQU 0
DataBus__1__MASK EQU 0x02
DataBus__1__PC EQU CYREG_PRT4_PC1
DataBus__1__PORT EQU 4
DataBus__1__SHIFT EQU 1
DataBus__2__MASK EQU 0x04
DataBus__2__PC EQU CYREG_PRT4_PC2
DataBus__2__PORT EQU 4
DataBus__2__SHIFT EQU 2
DataBus__3__MASK EQU 0x08
DataBus__3__PC EQU CYREG_PRT4_PC3
DataBus__3__PORT EQU 4
DataBus__3__SHIFT EQU 3
DataBus__4__MASK EQU 0x10
DataBus__4__PC EQU CYREG_PRT4_PC4
DataBus__4__PORT EQU 4
DataBus__4__SHIFT EQU 4
DataBus__5__MASK EQU 0x20
DataBus__5__PC EQU CYREG_PRT4_PC5
DataBus__5__PORT EQU 4
DataBus__5__SHIFT EQU 5
DataBus__6__MASK EQU 0x40
DataBus__6__PC EQU CYREG_PRT4_PC6
DataBus__6__PORT EQU 4
DataBus__6__SHIFT EQU 6
DataBus__7__MASK EQU 0x80
DataBus__7__PC EQU CYREG_PRT4_PC7
DataBus__7__PORT EQU 4
DataBus__7__SHIFT EQU 7
DataBus__AG EQU CYREG_PRT4_AG
DataBus__AMUX EQU CYREG_PRT4_AMUX
DataBus__BIE EQU CYREG_PRT4_BIE
DataBus__BIT_MASK EQU CYREG_PRT4_BIT_MASK
DataBus__BYP EQU CYREG_PRT4_BYP
DataBus__CTL EQU CYREG_PRT4_CTL
DataBus__DM0 EQU CYREG_PRT4_DM0
DataBus__DM1 EQU CYREG_PRT4_DM1
DataBus__DM2 EQU CYREG_PRT4_DM2
DataBus__DR EQU CYREG_PRT4_DR
DataBus__INP_DIS EQU CYREG_PRT4_INP_DIS
DataBus__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
DataBus__LCD_EN EQU CYREG_PRT4_LCD_EN
DataBus__MASK EQU 0xFF
DataBus__PORT EQU 4
DataBus__PRT EQU CYREG_PRT4_PRT
DataBus__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
DataBus__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
DataBus__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
DataBus__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
DataBus__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
DataBus__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
DataBus__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
DataBus__PS EQU CYREG_PRT4_PS
DataBus__SHIFT EQU 0
DataBus__SLW EQU CYREG_PRT4_SLW

; isr_rx
isr_rx__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_rx__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_rx__INTC_MASK EQU 0x08
isr_rx__INTC_NUMBER EQU 3
isr_rx__INTC_PRIOR_NUM EQU 7
isr_rx__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
isr_rx__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_rx__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; isr_tx
isr_tx__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_tx__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_tx__INTC_MASK EQU 0x10
isr_tx__INTC_NUMBER EQU 4
isr_tx__INTC_PRIOR_NUM EQU 7
isr_tx__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
isr_tx__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_tx__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; EXPST
EXPST__0__MASK EQU 0x40
EXPST__0__PC EQU CYREG_PRT3_PC6
EXPST__0__PORT EQU 3
EXPST__0__SHIFT EQU 6
EXPST__AG EQU CYREG_PRT3_AG
EXPST__AMUX EQU CYREG_PRT3_AMUX
EXPST__BIE EQU CYREG_PRT3_BIE
EXPST__BIT_MASK EQU CYREG_PRT3_BIT_MASK
EXPST__BYP EQU CYREG_PRT3_BYP
EXPST__CTL EQU CYREG_PRT3_CTL
EXPST__DM0 EQU CYREG_PRT3_DM0
EXPST__DM1 EQU CYREG_PRT3_DM1
EXPST__DM2 EQU CYREG_PRT3_DM2
EXPST__DR EQU CYREG_PRT3_DR
EXPST__INP_DIS EQU CYREG_PRT3_INP_DIS
EXPST__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
EXPST__LCD_EN EQU CYREG_PRT3_LCD_EN
EXPST__MASK EQU 0x40
EXPST__PORT EQU 3
EXPST__PRT EQU CYREG_PRT3_PRT
EXPST__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
EXPST__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
EXPST__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
EXPST__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
EXPST__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
EXPST__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
EXPST__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
EXPST__PS EQU CYREG_PRT3_PS
EXPST__SHIFT EQU 6
EXPST__SLW EQU CYREG_PRT3_SLW

; Pin_1
Pin_1__0__MASK EQU 0x20
Pin_1__0__PC EQU CYREG_PRT0_PC5
Pin_1__0__PORT EQU 0
Pin_1__0__SHIFT EQU 5
Pin_1__AG EQU CYREG_PRT0_AG
Pin_1__AMUX EQU CYREG_PRT0_AMUX
Pin_1__BIE EQU CYREG_PRT0_BIE
Pin_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_1__BYP EQU CYREG_PRT0_BYP
Pin_1__CTL EQU CYREG_PRT0_CTL
Pin_1__DM0 EQU CYREG_PRT0_DM0
Pin_1__DM1 EQU CYREG_PRT0_DM1
Pin_1__DM2 EQU CYREG_PRT0_DM2
Pin_1__DR EQU CYREG_PRT0_DR
Pin_1__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_1__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_1__MASK EQU 0x20
Pin_1__PORT EQU 0
Pin_1__PRT EQU CYREG_PRT0_PRT
Pin_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_1__PS EQU CYREG_PRT0_PS
Pin_1__SHIFT EQU 5
Pin_1__SLW EQU CYREG_PRT0_SLW

; Pin_2
Pin_2__0__MASK EQU 0x40
Pin_2__0__PC EQU CYREG_PRT0_PC6
Pin_2__0__PORT EQU 0
Pin_2__0__SHIFT EQU 6
Pin_2__AG EQU CYREG_PRT0_AG
Pin_2__AMUX EQU CYREG_PRT0_AMUX
Pin_2__BIE EQU CYREG_PRT0_BIE
Pin_2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_2__BYP EQU CYREG_PRT0_BYP
Pin_2__CTL EQU CYREG_PRT0_CTL
Pin_2__DM0 EQU CYREG_PRT0_DM0
Pin_2__DM1 EQU CYREG_PRT0_DM1
Pin_2__DM2 EQU CYREG_PRT0_DM2
Pin_2__DR EQU CYREG_PRT0_DR
Pin_2__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_2__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_2__MASK EQU 0x40
Pin_2__PORT EQU 0
Pin_2__PRT EQU CYREG_PRT0_PRT
Pin_2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_2__PS EQU CYREG_PRT0_PS
Pin_2__SHIFT EQU 6
Pin_2__SLW EQU CYREG_PRT0_SLW

; Pin_3
Pin_3__0__MASK EQU 0x80
Pin_3__0__PC EQU CYREG_PRT0_PC7
Pin_3__0__PORT EQU 0
Pin_3__0__SHIFT EQU 7
Pin_3__AG EQU CYREG_PRT0_AG
Pin_3__AMUX EQU CYREG_PRT0_AMUX
Pin_3__BIE EQU CYREG_PRT0_BIE
Pin_3__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_3__BYP EQU CYREG_PRT0_BYP
Pin_3__CTL EQU CYREG_PRT0_CTL
Pin_3__DM0 EQU CYREG_PRT0_DM0
Pin_3__DM1 EQU CYREG_PRT0_DM1
Pin_3__DM2 EQU CYREG_PRT0_DM2
Pin_3__DR EQU CYREG_PRT0_DR
Pin_3__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_3__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_3__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_3__MASK EQU 0x80
Pin_3__PORT EQU 0
Pin_3__PRT EQU CYREG_PRT0_PRT
Pin_3__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_3__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_3__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_3__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_3__PS EQU CYREG_PRT0_PS
Pin_3__SHIFT EQU 7
Pin_3__SLW EQU CYREG_PRT0_SLW

; pin_4
pin_4__0__MASK EQU 0x40
pin_4__0__PC EQU CYREG_PRT1_PC6
pin_4__0__PORT EQU 1
pin_4__0__SHIFT EQU 6
pin_4__AG EQU CYREG_PRT1_AG
pin_4__AMUX EQU CYREG_PRT1_AMUX
pin_4__BIE EQU CYREG_PRT1_BIE
pin_4__BIT_MASK EQU CYREG_PRT1_BIT_MASK
pin_4__BYP EQU CYREG_PRT1_BYP
pin_4__CTL EQU CYREG_PRT1_CTL
pin_4__DM0 EQU CYREG_PRT1_DM0
pin_4__DM1 EQU CYREG_PRT1_DM1
pin_4__DM2 EQU CYREG_PRT1_DM2
pin_4__DR EQU CYREG_PRT1_DR
pin_4__INP_DIS EQU CYREG_PRT1_INP_DIS
pin_4__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
pin_4__LCD_EN EQU CYREG_PRT1_LCD_EN
pin_4__MASK EQU 0x40
pin_4__PORT EQU 1
pin_4__PRT EQU CYREG_PRT1_PRT
pin_4__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
pin_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
pin_4__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
pin_4__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
pin_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
pin_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
pin_4__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
pin_4__PS EQU CYREG_PRT1_PS
pin_4__SHIFT EQU 6
pin_4__SLW EQU CYREG_PRT1_SLW

; RST_B
RST_B__0__MASK EQU 0x10
RST_B__0__PC EQU CYREG_PRT3_PC4
RST_B__0__PORT EQU 3
RST_B__0__SHIFT EQU 4
RST_B__AG EQU CYREG_PRT3_AG
RST_B__AMUX EQU CYREG_PRT3_AMUX
RST_B__BIE EQU CYREG_PRT3_BIE
RST_B__BIT_MASK EQU CYREG_PRT3_BIT_MASK
RST_B__BYP EQU CYREG_PRT3_BYP
RST_B__CTL EQU CYREG_PRT3_CTL
RST_B__DM0 EQU CYREG_PRT3_DM0
RST_B__DM1 EQU CYREG_PRT3_DM1
RST_B__DM2 EQU CYREG_PRT3_DM2
RST_B__DR EQU CYREG_PRT3_DR
RST_B__INP_DIS EQU CYREG_PRT3_INP_DIS
RST_B__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
RST_B__LCD_EN EQU CYREG_PRT3_LCD_EN
RST_B__MASK EQU 0x10
RST_B__PORT EQU 3
RST_B__PRT EQU CYREG_PRT3_PRT
RST_B__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
RST_B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
RST_B__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
RST_B__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
RST_B__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
RST_B__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
RST_B__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
RST_B__PS EQU CYREG_PRT3_PS
RST_B__SHIFT EQU 4
RST_B__SLW EQU CYREG_PRT3_SLW

; FREX
FREX__0__MASK EQU 0x20
FREX__0__PC EQU CYREG_PRT3_PC5
FREX__0__PORT EQU 3
FREX__0__SHIFT EQU 5
FREX__AG EQU CYREG_PRT3_AG
FREX__AMUX EQU CYREG_PRT3_AMUX
FREX__BIE EQU CYREG_PRT3_BIE
FREX__BIT_MASK EQU CYREG_PRT3_BIT_MASK
FREX__BYP EQU CYREG_PRT3_BYP
FREX__CTL EQU CYREG_PRT3_CTL
FREX__DM0 EQU CYREG_PRT3_DM0
FREX__DM1 EQU CYREG_PRT3_DM1
FREX__DM2 EQU CYREG_PRT3_DM2
FREX__DR EQU CYREG_PRT3_DR
FREX__INP_DIS EQU CYREG_PRT3_INP_DIS
FREX__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
FREX__LCD_EN EQU CYREG_PRT3_LCD_EN
FREX__MASK EQU 0x20
FREX__PORT EQU 3
FREX__PRT EQU CYREG_PRT3_PRT
FREX__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
FREX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
FREX__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
FREX__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
FREX__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
FREX__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
FREX__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
FREX__PS EQU CYREG_PRT3_PS
FREX__SHIFT EQU 5
FREX__SLW EQU CYREG_PRT3_SLW

; HREF
HREF__0__MASK EQU 0x01
HREF__0__PC EQU CYREG_PRT6_PC0
HREF__0__PORT EQU 6
HREF__0__SHIFT EQU 0
HREF__AG EQU CYREG_PRT6_AG
HREF__AMUX EQU CYREG_PRT6_AMUX
HREF__BIE EQU CYREG_PRT6_BIE
HREF__BIT_MASK EQU CYREG_PRT6_BIT_MASK
HREF__BYP EQU CYREG_PRT6_BYP
HREF__CTL EQU CYREG_PRT6_CTL
HREF__DM0 EQU CYREG_PRT6_DM0
HREF__DM1 EQU CYREG_PRT6_DM1
HREF__DM2 EQU CYREG_PRT6_DM2
HREF__DR EQU CYREG_PRT6_DR
HREF__INP_DIS EQU CYREG_PRT6_INP_DIS
HREF__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
HREF__LCD_EN EQU CYREG_PRT6_LCD_EN
HREF__MASK EQU 0x01
HREF__PORT EQU 6
HREF__PRT EQU CYREG_PRT6_PRT
HREF__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
HREF__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
HREF__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
HREF__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
HREF__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
HREF__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
HREF__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
HREF__PS EQU CYREG_PRT6_PS
HREF__SHIFT EQU 0
HREF__SLW EQU CYREG_PRT6_SLW

; PCLK
PCLK__0__MASK EQU 0x01
PCLK__0__PC EQU CYREG_PRT0_PC0
PCLK__0__PORT EQU 0
PCLK__0__SHIFT EQU 0
PCLK__AG EQU CYREG_PRT0_AG
PCLK__AMUX EQU CYREG_PRT0_AMUX
PCLK__BIE EQU CYREG_PRT0_BIE
PCLK__BIT_MASK EQU CYREG_PRT0_BIT_MASK
PCLK__BYP EQU CYREG_PRT0_BYP
PCLK__CTL EQU CYREG_PRT0_CTL
PCLK__DM0 EQU CYREG_PRT0_DM0
PCLK__DM1 EQU CYREG_PRT0_DM1
PCLK__DM2 EQU CYREG_PRT0_DM2
PCLK__DR EQU CYREG_PRT0_DR
PCLK__INP_DIS EQU CYREG_PRT0_INP_DIS
PCLK__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
PCLK__LCD_EN EQU CYREG_PRT0_LCD_EN
PCLK__MASK EQU 0x01
PCLK__PORT EQU 0
PCLK__PRT EQU CYREG_PRT0_PRT
PCLK__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
PCLK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
PCLK__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
PCLK__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
PCLK__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
PCLK__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
PCLK__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
PCLK__PS EQU CYREG_PRT0_PS
PCLK__SHIFT EQU 0
PCLK__SLW EQU CYREG_PRT0_SLW

; PWND
PWND__0__MASK EQU 0x08
PWND__0__PC EQU CYREG_PRT3_PC3
PWND__0__PORT EQU 3
PWND__0__SHIFT EQU 3
PWND__AG EQU CYREG_PRT3_AG
PWND__AMUX EQU CYREG_PRT3_AMUX
PWND__BIE EQU CYREG_PRT3_BIE
PWND__BIT_MASK EQU CYREG_PRT3_BIT_MASK
PWND__BYP EQU CYREG_PRT3_BYP
PWND__CTL EQU CYREG_PRT3_CTL
PWND__DM0 EQU CYREG_PRT3_DM0
PWND__DM1 EQU CYREG_PRT3_DM1
PWND__DM2 EQU CYREG_PRT3_DM2
PWND__DR EQU CYREG_PRT3_DR
PWND__INP_DIS EQU CYREG_PRT3_INP_DIS
PWND__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
PWND__LCD_EN EQU CYREG_PRT3_LCD_EN
PWND__MASK EQU 0x08
PWND__PORT EQU 3
PWND__PRT EQU CYREG_PRT3_PRT
PWND__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
PWND__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
PWND__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
PWND__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
PWND__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
PWND__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
PWND__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
PWND__PS EQU CYREG_PRT3_PS
PWND__SHIFT EQU 3
PWND__SLW EQU CYREG_PRT3_SLW

; VREF
VREF__0__MASK EQU 0x80
VREF__0__PC EQU CYREG_PRT12_PC7
VREF__0__PORT EQU 12
VREF__0__SHIFT EQU 7
VREF__AG EQU CYREG_PRT12_AG
VREF__BIE EQU CYREG_PRT12_BIE
VREF__BIT_MASK EQU CYREG_PRT12_BIT_MASK
VREF__BYP EQU CYREG_PRT12_BYP
VREF__DM0 EQU CYREG_PRT12_DM0
VREF__DM1 EQU CYREG_PRT12_DM1
VREF__DM2 EQU CYREG_PRT12_DM2
VREF__DR EQU CYREG_PRT12_DR
VREF__INP_DIS EQU CYREG_PRT12_INP_DIS
VREF__MASK EQU 0x80
VREF__PORT EQU 12
VREF__PRT EQU CYREG_PRT12_PRT
VREF__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
VREF__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
VREF__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
VREF__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
VREF__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
VREF__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
VREF__PS EQU CYREG_PRT12_PS
VREF__SHIFT EQU 7
VREF__SIO_CFG EQU CYREG_PRT12_SIO_CFG
VREF__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
VREF__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
VREF__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
VREF__SLW EQU CYREG_PRT12_SLW

; XCLK
XCLK__0__MASK EQU 0x04
XCLK__0__PC EQU CYREG_PRT3_PC2
XCLK__0__PORT EQU 3
XCLK__0__SHIFT EQU 2
XCLK__AG EQU CYREG_PRT3_AG
XCLK__AMUX EQU CYREG_PRT3_AMUX
XCLK__BIE EQU CYREG_PRT3_BIE
XCLK__BIT_MASK EQU CYREG_PRT3_BIT_MASK
XCLK__BYP EQU CYREG_PRT3_BYP
XCLK__CTL EQU CYREG_PRT3_CTL
XCLK__DM0 EQU CYREG_PRT3_DM0
XCLK__DM1 EQU CYREG_PRT3_DM1
XCLK__DM2 EQU CYREG_PRT3_DM2
XCLK__DR EQU CYREG_PRT3_DR
XCLK__INP_DIS EQU CYREG_PRT3_INP_DIS
XCLK__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
XCLK__LCD_EN EQU CYREG_PRT3_LCD_EN
XCLK__MASK EQU 0x04
XCLK__PORT EQU 3
XCLK__PRT EQU CYREG_PRT3_PRT
XCLK__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
XCLK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
XCLK__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
XCLK__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
XCLK__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
XCLK__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
XCLK__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
XCLK__PS EQU CYREG_PRT3_PS
XCLK__SHIFT EQU 2
XCLK__SLW EQU CYREG_PRT3_SLW

; LED
LED__0__MASK EQU 0x04
LED__0__PC EQU CYREG_PRT6_PC2
LED__0__PORT EQU 6
LED__0__SHIFT EQU 2
LED__AG EQU CYREG_PRT6_AG
LED__AMUX EQU CYREG_PRT6_AMUX
LED__BIE EQU CYREG_PRT6_BIE
LED__BIT_MASK EQU CYREG_PRT6_BIT_MASK
LED__BYP EQU CYREG_PRT6_BYP
LED__CTL EQU CYREG_PRT6_CTL
LED__DM0 EQU CYREG_PRT6_DM0
LED__DM1 EQU CYREG_PRT6_DM1
LED__DM2 EQU CYREG_PRT6_DM2
LED__DR EQU CYREG_PRT6_DR
LED__INP_DIS EQU CYREG_PRT6_INP_DIS
LED__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
LED__LCD_EN EQU CYREG_PRT6_LCD_EN
LED__MASK EQU 0x04
LED__PORT EQU 6
LED__PRT EQU CYREG_PRT6_PRT
LED__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
LED__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
LED__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
LED__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
LED__PS EQU CYREG_PRT6_PS
LED__SHIFT EQU 2
LED__SLW EQU CYREG_PRT6_SLW

; RX
RX__0__MASK EQU 0x02
RX__0__PC EQU CYREG_PRT3_PC1
RX__0__PORT EQU 3
RX__0__SHIFT EQU 1
RX__AG EQU CYREG_PRT3_AG
RX__AMUX EQU CYREG_PRT3_AMUX
RX__BIE EQU CYREG_PRT3_BIE
RX__BIT_MASK EQU CYREG_PRT3_BIT_MASK
RX__BYP EQU CYREG_PRT3_BYP
RX__CTL EQU CYREG_PRT3_CTL
RX__DM0 EQU CYREG_PRT3_DM0
RX__DM1 EQU CYREG_PRT3_DM1
RX__DM2 EQU CYREG_PRT3_DM2
RX__DR EQU CYREG_PRT3_DR
RX__INP_DIS EQU CYREG_PRT3_INP_DIS
RX__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
RX__LCD_EN EQU CYREG_PRT3_LCD_EN
RX__MASK EQU 0x02
RX__PORT EQU 3
RX__PRT EQU CYREG_PRT3_PRT
RX__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
RX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
RX__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
RX__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
RX__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
RX__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
RX__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
RX__PS EQU CYREG_PRT3_PS
RX__SHIFT EQU 1
RX__SLW EQU CYREG_PRT3_SLW

; TX
TX__0__MASK EQU 0x01
TX__0__PC EQU CYREG_PRT3_PC0
TX__0__PORT EQU 3
TX__0__SHIFT EQU 0
TX__AG EQU CYREG_PRT3_AG
TX__AMUX EQU CYREG_PRT3_AMUX
TX__BIE EQU CYREG_PRT3_BIE
TX__BIT_MASK EQU CYREG_PRT3_BIT_MASK
TX__BYP EQU CYREG_PRT3_BYP
TX__CTL EQU CYREG_PRT3_CTL
TX__DM0 EQU CYREG_PRT3_DM0
TX__DM1 EQU CYREG_PRT3_DM1
TX__DM2 EQU CYREG_PRT3_DM2
TX__DR EQU CYREG_PRT3_DR
TX__INP_DIS EQU CYREG_PRT3_INP_DIS
TX__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
TX__LCD_EN EQU CYREG_PRT3_LCD_EN
TX__MASK EQU 0x01
TX__PORT EQU 3
TX__PRT EQU CYREG_PRT3_PRT
TX__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
TX__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
TX__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
TX__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
TX__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
TX__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
TX__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
TX__PS EQU CYREG_PRT3_PS
TX__SHIFT EQU 0
TX__SLW EQU CYREG_PRT3_SLW

; Miscellaneous
; -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_MEMBER_5B EQU 3
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_DIE_PSOC5LP EQU 3
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_DIE_PSOC5LP
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_5A EQU 2
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REV_PSOC5LP_PRODUCTION
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_REQXRES EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x1000
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000001F
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x4000
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0 EQU 5
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1 EQU 5
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2 EQU 5
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3 EQU 5
CYDEV_VIO3_MV EQU 5000
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
