// Seed: 3757441875
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  assign module_1.id_10 = 0;
endmodule
module module_1 (
    input tri id_0,
    input wire id_1
    , id_21,
    input wire id_2,
    input supply1 id_3,
    output tri id_4,
    input tri id_5,
    input wand id_6,
    input supply1 id_7,
    output supply0 id_8,
    output wand id_9
    , id_22,
    input tri1 id_10,
    input wor id_11
    , id_23,
    input wire id_12,
    input wire id_13,
    output tri1 id_14,
    output supply0 id_15,
    input uwire id_16,
    input uwire id_17,
    input uwire id_18,
    output wor id_19
);
  parameter id_24 = 1;
  wor id_25, id_26, id_27;
  logic id_28;
  ;
  module_0 modCall_1 (
      id_23,
      id_26,
      id_26
  );
  assign id_27#(.id_16(1)) = id_10 ? (id_26) | -1 : id_28#(.id_17(id_24)) ? 'd0 : 1;
endmodule
