
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03G-Beta7
Install: D:\Program Files\Gowin\1.8\SynplifyPro
OS: Windows 6.1

Hostname: GQG-PC

Implementation : rev_1
Synopsys HDL Compiler, Version comp2018q1p1, Build 149R, Built Jun  5 2018 09:18:21

@N|Running in 64-bit mode

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03G-Beta7
Install: D:\Program Files\Gowin\1.8\SynplifyPro
OS: Windows 6.1

Hostname: GQG-PC

Implementation : rev_1
Synopsys Verilog Compiler, Version comp2018q1p1, Build 149R, Built Jun  5 2018 09:18:21

@N|Running in 64-bit mode
@N:: Running Verilog Compiler in System Verilog mode
@N:: Running Verilog Compiler in Multiple File Compilation Unit mode
@I::"D:\Program Files\Gowin\1.8\SynplifyPro\lib\generic\gw2a.v" (library work)
@I::"D:\Program Files\Gowin\1.8\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Program Files\Gowin\1.8\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Program Files\Gowin\1.8\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Program Files\Gowin\1.8\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\Program Files\Gowin\1.8\IDE\ipcore\MIPI_TX\data\DPHY_TX.v" (library work)
@I:"D:\Program Files\Gowin\1.8\IDE\ipcore\MIPI_TX\data\DPHY_TX.v":"C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180818_V2.1_MIPIIP\sytech_lvds2mipi\src\DPHY_TX_TOP\temp\MIPI_Tx\dphy_define.v" (library work)
@I::"D:\Program Files\Gowin\1.8\IDE\ipcore\MIPI_TX\data\DPHY_TX_TOP.v" (library work)
Verilog syntax check successful!
Options changed - recompiling
Selecting top level module DPHY_TX_TOP
@N: CG364 :"D:\Program Files\Gowin\1.8\IDE\ipcore\MIPI_TX\data\DPHY_TX_TOP.v":22:22:22:22|Synthesizing module DPHY_TX_TOP in library work.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Aug 20 16:28:23 2018

###########################################################]

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03G-Beta7
Install: D:\Program Files\Gowin\1.8\SynplifyPro
OS: Windows 6.1

Hostname: GQG-PC

Implementation : rev_1
Synopsys Synopsys Netlist Linker, Version comp2018q1p1, Build 149R, Built Jun  5 2018 09:18:21

@N|Running in 64-bit mode
File C:\Users\gqg\Desktop\Ivideo_7to1_dynamic_rx18KLQ144_8channal_sytechboard_20180818_MIPIIP\sytech_lvds2mipi\src\DPHY_TX_TOP\temp\MIPI_Tx\rev_1\synwork\layer0.srs changed - recompiling
@N: NF107 :"D:\Program Files\Gowin\1.8\IDE\ipcore\MIPI_TX\data\DPHY_TX_TOP.v":22:22:22:22|Selected library: work cell: DPHY_TX_TOP view verilog as top level
@N: NF107 :"D:\Program Files\Gowin\1.8\IDE\ipcore\MIPI_TX\data\DPHY_TX_TOP.v":22:22:22:22|Selected library: work cell: DPHY_TX_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Aug 20 16:28:23 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Mon Aug 20 16:28:23 2018

###########################################################]
