// Seed: 203690594
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_4;
endmodule
module module_1 (
    output logic id_0,
    input  logic id_1,
    output logic id_2,
    input  tri   id_3,
    input  tri0  id_4
);
  reg id_6;
  always id_2 <= id_1;
  always id_0 <= id_6;
  initial begin : LABEL_0
    if (-1'd0) id_2 = -1;
  end
  parameter id_7 = id_7;
  assign id_2 = -1;
  assign id_2 = -1;
  supply1 id_8 = -1;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8
  );
  wire id_9;
  wire id_10;
endmodule
