
---------- Begin Simulation Statistics ----------
final_tick                               1165906375000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 115418                       # Simulator instruction rate (inst/s)
host_mem_usage                                 693820                       # Number of bytes of host memory used
host_op_rate                                   212570                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   866.42                       # Real time elapsed on the host
host_tick_rate                             1345662155                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     184174839                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.165906                       # Number of seconds simulated
sim_ticks                                1165906375000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.959727                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                10561028                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             10565283                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1456                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          10561891                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 26                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             190                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              164                       # Number of indirect misses.
system.cpu.branchPred.lookups                10569925                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2688                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          100                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     184174839                       # Number of ops (including micro ops) committed
system.cpu.cpi                              11.659064                       # CPI: cycles per instruction
system.cpu.discardedOps                          4239                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           44894103                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           2086042                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           168916                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       907876873                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.085770                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                       1165906375                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640482     53.02%     53.02% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114699      0.06%     53.08% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      8      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      8      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      6      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     1      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               23      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082680      1.13%     54.21% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84336932     45.79%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184174839                       # Class of committed instruction
system.cpu.tickCycles                       258029502                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     10493333                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      21020355                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           62                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     10522085                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          943                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     21049198                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            943                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1165906375000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1317                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     10492987                       # Transaction distribution
system.membus.trans_dist::CleanEvict              335                       # Transaction distribution
system.membus.trans_dist::ReadExReq          10525715                       # Transaction distribution
system.membus.trans_dist::ReadExResp         10525715                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1317                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     31547387                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               31547387                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    672640608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               672640608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          10527033                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                10527033    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            10527033                       # Request fanout histogram
system.membus.respLayer1.occupancy        34354890500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         42006329000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.6                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1165906375000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1387                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     21014665                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1685                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         10525725                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        10525725                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           932                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          455                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            1                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1864                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     31574447                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              31576311                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        29824                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    673531456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              673561280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        10494265                       # Total snoops (count)
system.tol2bus.snoopTraffic                 335775584                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         21021378                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000048                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.006914                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               21020373    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1005      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           21021378                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        31570876000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       21052363997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1864000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1165906375000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   31                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   47                       # number of demand (read+write) hits
system.l2.demand_hits::total                       78                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  31                       # number of overall hits
system.l2.overall_hits::.cpu.data                  47                       # number of overall hits
system.l2.overall_hits::total                      78                       # number of overall hits
system.l2.demand_misses::.cpu.inst                901                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data           10526133                       # number of demand (read+write) misses
system.l2.demand_misses::total               10527034                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               901                       # number of overall misses
system.l2.overall_misses::.cpu.data          10526133                       # number of overall misses
system.l2.overall_misses::total              10527034                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     89046000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 1023627061000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1023716107000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     89046000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 1023627061000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1023716107000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              932                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data         10526180                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             10527112                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             932                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data        10526180                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            10527112                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.966738                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999996                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999993                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.966738                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999996                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999993                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98830.188679                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 97246.259476                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97246.395043                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98830.188679                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 97246.259476                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97246.395043                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks            10492987                       # number of writebacks
system.l2.writebacks::total                  10492987                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           901                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data      10526131                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          10527032                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          901                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data     10526131                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         10527032                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     71026000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 813104148000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 813175174000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     71026000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 813104148000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 813175174000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.966738                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999995                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999992                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.966738                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999995                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999992                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78830.188679                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 77246.250118                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77246.385686                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78830.188679                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 77246.250118                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77246.385686                       # average overall mshr miss latency
system.l2.replacements                       10494265                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     10521678                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         10521678                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     10521678                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     10521678                       # number of WritebackDirty accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                10                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    10                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data        10525715                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total            10525715                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 1023583649000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  1023583649000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data      10525725                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          10525725                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999999                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999999                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 97245.996970                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 97245.996970                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data     10525715                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total       10525715                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 813069349000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 813069349000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999999                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999999                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 77245.996970                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77245.996970                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             31                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 31                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          901                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              901                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     89046000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     89046000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          932                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            932                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.966738                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.966738                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98830.188679                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98830.188679                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          901                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          901                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     71026000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     71026000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.966738                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.966738                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78830.188679                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78830.188679                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            37                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                37                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          418                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             418                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     43412000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     43412000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          455                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           455                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.918681                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.918681                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 103856.459330                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103856.459330                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          416                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          416                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     34799000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     34799000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.914286                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.914286                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 83651.442308                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83651.442308                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               1                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data        29000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total        29000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data        29000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        29000                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1165906375000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32582.718340                       # Cycle average of tags in use
system.l2.tags.total_refs                    21049133                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  10527033                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999531                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.002134                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         4.647497                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32578.068709                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000142                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.994204                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.994346                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          818                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         8162                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        23699                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  52625305                       # Number of tag accesses
system.l2.tags.data_accesses                 52625305                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1165906375000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          28832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      336836192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          336865024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        28832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         28832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    335775584                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       335775584                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             901                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data        10526131                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            10527032                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks     10492987                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           10492987                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             24729                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         288905009                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             288929738                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        24729                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            24729                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      287995324                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            287995324                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      287995324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            24729                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        288905009                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            576925062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5247027.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       901.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples  10526131.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002620231250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       327906                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       327906                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            31498438                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4939029                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    10527032                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   10492987                       # Number of write requests accepted
system.mem_ctrls.readBursts                  10527032                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 10492987                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               5245960                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            657997                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            658030                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            658122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            658095                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            658024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            658085                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            658117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            657849                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            657767                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            657715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           657626                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           657988                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           657994                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           658001                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           657903                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           657719                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            327928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            327980                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            328063                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            328038                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            327993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            328007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            328027                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            327906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            327841                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            327815                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           327746                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           327993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           327973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           327950                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           327896                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           327846                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.60                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  76140875500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                52635160000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            273522725500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7232.89                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25982.89                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  9705110                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4867735                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.19                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.77                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5              10527032                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5             10492987                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                10526649                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     343                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 327904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 327907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 327907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 327907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 327907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 327907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 327907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 327907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 327906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 327906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 327907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 327906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 327906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 327906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 327908                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 327906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1201188                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    840.449342                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   743.221765                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   293.917420                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        28735      2.39%      2.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        40806      3.40%      5.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        85730      7.14%     12.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        44369      3.69%     16.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        65200      5.43%     22.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        69259      5.77%     27.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        47865      3.98%     31.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        31800      2.65%     34.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       787424     65.55%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1201188                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       327906                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.103758                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     32.007662                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     41.338297                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       327903    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-23551            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        327906                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       327906                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.001543                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.001454                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.055533                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           327653     99.92%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              253      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        327906                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              673730048                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               335808128                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               336865024                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            335775584                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       577.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       288.02                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    288.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    288.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.76                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.51                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.25                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1165906342000                       # Total gap between requests
system.mem_ctrls.avgGap                      55466.47                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        28832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    336836192                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    167904064                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 24729.258384919627                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 288905009.203676402569                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 144011618.428623825312                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          901                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data     10526131                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks     10492987                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     24792250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 273497933250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 28497517445250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27516.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     25982.76                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2715863.22                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           4288455360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2279368080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         37575770820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13692373200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     92035578960.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     270640074930                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     219800616480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       640312237830                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        549.196961                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 563984259000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  38932140000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 562989976000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           4288034100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2279140380                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         37587237660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13696977240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     92035578960.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     270655128630                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     219787939680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       640330036650                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        549.212227                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 563941042250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  38932140000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 563033192750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    1165906375000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1165906375000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     42590263                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         42590263                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     42590263                       # number of overall hits
system.cpu.icache.overall_hits::total        42590263                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          932                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            932                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          932                       # number of overall misses
system.cpu.icache.overall_misses::total           932                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     94419000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     94419000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     94419000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     94419000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     42591195                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     42591195                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     42591195                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     42591195                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000022                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000022                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000022                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000022                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 101307.939914                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 101307.939914                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 101307.939914                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 101307.939914                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          932                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          932                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          932                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          932                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     92555000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     92555000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     92555000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     92555000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000022                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000022                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000022                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000022                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 99307.939914                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 99307.939914                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 99307.939914                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 99307.939914                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     42590263                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        42590263                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          932                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           932                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     94419000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     94419000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     42591195                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     42591195                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000022                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000022                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 101307.939914                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 101307.939914                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          932                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          932                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     92555000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     92555000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 99307.939914                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 99307.939914                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1165906375000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           771.273607                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            42591195                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               932                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          45698.707082                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   771.273607                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.188299                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.188299                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          932                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          932                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.227539                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          85183322                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         85183322                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1165906375000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1165906375000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1165906375000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     65333815                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         65333815                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     65333844                       # number of overall hits
system.cpu.dcache.overall_hits::total        65333844                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     21046965                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       21046965                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     21047007                       # number of overall misses
system.cpu.dcache.overall_misses::total      21047007                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 2151912498999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 2151912498999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 2151912498999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 2151912498999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86380780                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86380780                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86380851                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86380851                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.243653                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.243653                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.243654                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.243654                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 102243.363782                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 102243.363782                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 102243.159752                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 102243.159752                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           76                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           38                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     10521678                       # number of writebacks
system.cpu.dcache.writebacks::total          10521678                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data     10520827                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     10520827                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data     10520827                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     10520827                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data     10526138                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     10526138                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data     10526180                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     10526180                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 1055202171999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1055202171999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 1055206592999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1055206592999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.121857                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.121857                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.121858                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.121858                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 100245.899493                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 100245.899493                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 100245.919507                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 100245.919507                       # average overall mshr miss latency
system.cpu.dcache.replacements               10522085                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2043723                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2043723                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          431                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           431                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     43770000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     43770000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2044154                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2044154                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000211                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000211                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 101554.524362                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 101554.524362                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           19                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          412                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          412                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     41080000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     41080000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000202                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000202                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 99708.737864                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 99708.737864                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     63290092                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       63290092                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     21046534                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     21046534                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 2151868728999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 2151868728999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84336626                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84336626                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.249554                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.249554                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 102243.377888                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 102243.377888                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data     10520808                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total     10520808                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data     10525726                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     10525726                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 1055161091999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 1055161091999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.124806                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.124806                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 100245.920519                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 100245.920519                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           29                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            29                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           42                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           42                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.591549                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.591549                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           42                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           42                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      4421000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      4421000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.591549                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.591549                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 105261.904762                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 105261.904762                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           33                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           33                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       109000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       109000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.029412                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.029412                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       109000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       109000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       107000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       107000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.029412                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.029412                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       107000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       107000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1165906375000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          4089.353623                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            75860092                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          10526181                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              7.206801                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  4089.353623                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998377                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998377                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          818                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         3188                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         183288019                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        183288019                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1165906375000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1165906375000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
