{
  "module_name": "intel_pps_regs.h",
  "hash_id": "3ecb4e6d75886717e0d8d58c8f1b9f5d55f90eaab2decd9283896effacb57a2e",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/i915/display/intel_pps_regs.h",
  "human_readable_source": " \n \n\n#ifndef __INTEL_PPS_REGS_H__\n#define __INTEL_PPS_REGS_H__\n\n#include \"intel_display_reg_defs.h\"\n\n \n#define PPS_BASE\t\t\t0x61200\n#define VLV_PPS_BASE\t\t\t(VLV_DISPLAY_BASE + PPS_BASE)\n#define PCH_PPS_BASE\t\t\t0xC7200\n\n#define _MMIO_PPS(pps_idx, reg)\t\t_MMIO(dev_priv->display.pps.mmio_base -\t\\\n\t\t\t\t\t      PPS_BASE + (reg) +\t\\\n\t\t\t\t\t      (pps_idx) * 0x100)\n\n#define _PP_STATUS\t\t\t0x61200\n#define PP_STATUS(pps_idx)\t\t_MMIO_PPS(pps_idx, _PP_STATUS)\n#define   PP_ON\t\t\t\tREG_BIT(31)\n \n#define   PP_READY\t\t\tREG_BIT(30)\n#define   PP_SEQUENCE_MASK\t\tREG_GENMASK(29, 28)\n#define   PP_SEQUENCE_NONE\t\tREG_FIELD_PREP(PP_SEQUENCE_MASK, 0)\n#define   PP_SEQUENCE_POWER_UP\t\tREG_FIELD_PREP(PP_SEQUENCE_MASK, 1)\n#define   PP_SEQUENCE_POWER_DOWN\tREG_FIELD_PREP(PP_SEQUENCE_MASK, 2)\n#define   PP_CYCLE_DELAY_ACTIVE\t\tREG_BIT(27)\n#define   PP_SEQUENCE_STATE_MASK\tREG_GENMASK(3, 0)\n#define   PP_SEQUENCE_STATE_OFF_IDLE\tREG_FIELD_PREP(PP_SEQUENCE_STATE_MASK, 0x0)\n#define   PP_SEQUENCE_STATE_OFF_S0_1\tREG_FIELD_PREP(PP_SEQUENCE_STATE_MASK, 0x1)\n#define   PP_SEQUENCE_STATE_OFF_S0_2\tREG_FIELD_PREP(PP_SEQUENCE_STATE_MASK, 0x2)\n#define   PP_SEQUENCE_STATE_OFF_S0_3\tREG_FIELD_PREP(PP_SEQUENCE_STATE_MASK, 0x3)\n#define   PP_SEQUENCE_STATE_ON_IDLE\tREG_FIELD_PREP(PP_SEQUENCE_STATE_MASK, 0x8)\n#define   PP_SEQUENCE_STATE_ON_S1_1\tREG_FIELD_PREP(PP_SEQUENCE_STATE_MASK, 0x9)\n#define   PP_SEQUENCE_STATE_ON_S1_2\tREG_FIELD_PREP(PP_SEQUENCE_STATE_MASK, 0xa)\n#define   PP_SEQUENCE_STATE_ON_S1_3\tREG_FIELD_PREP(PP_SEQUENCE_STATE_MASK, 0xb)\n#define   PP_SEQUENCE_STATE_RESET\tREG_FIELD_PREP(PP_SEQUENCE_STATE_MASK, 0xf)\n\n#define _PP_CONTROL\t\t\t0x61204\n#define PP_CONTROL(pps_idx)\t\t_MMIO_PPS(pps_idx, _PP_CONTROL)\n#define  PANEL_UNLOCK_MASK\t\tREG_GENMASK(31, 16)\n#define  PANEL_UNLOCK_REGS\t\tREG_FIELD_PREP(PANEL_UNLOCK_MASK, 0xabcd)\n#define  BXT_POWER_CYCLE_DELAY_MASK\tREG_GENMASK(8, 4)\n#define  EDP_FORCE_VDD\t\t\tREG_BIT(3)\n#define  EDP_BLC_ENABLE\t\t\tREG_BIT(2)\n#define  PANEL_POWER_RESET\t\tREG_BIT(1)\n#define  PANEL_POWER_ON\t\t\tREG_BIT(0)\n\n#define _PP_ON_DELAYS\t\t\t0x61208\n#define PP_ON_DELAYS(pps_idx)\t\t_MMIO_PPS(pps_idx, _PP_ON_DELAYS)\n#define  PANEL_PORT_SELECT_MASK\t\tREG_GENMASK(31, 30)\n#define  PANEL_PORT_SELECT_LVDS\t\tREG_FIELD_PREP(PANEL_PORT_SELECT_MASK, 0)\n#define  PANEL_PORT_SELECT_DPA\t\tREG_FIELD_PREP(PANEL_PORT_SELECT_MASK, 1)\n#define  PANEL_PORT_SELECT_DPC\t\tREG_FIELD_PREP(PANEL_PORT_SELECT_MASK, 2)\n#define  PANEL_PORT_SELECT_DPD\t\tREG_FIELD_PREP(PANEL_PORT_SELECT_MASK, 3)\n#define  PANEL_PORT_SELECT_VLV(port)\tREG_FIELD_PREP(PANEL_PORT_SELECT_MASK, port)\n#define  PANEL_POWER_UP_DELAY_MASK\tREG_GENMASK(28, 16)\n#define  PANEL_LIGHT_ON_DELAY_MASK\tREG_GENMASK(12, 0)\n\n#define _PP_OFF_DELAYS\t\t\t0x6120C\n#define PP_OFF_DELAYS(pps_idx)\t\t_MMIO_PPS(pps_idx, _PP_OFF_DELAYS)\n#define  PANEL_POWER_DOWN_DELAY_MASK\tREG_GENMASK(28, 16)\n#define  PANEL_LIGHT_OFF_DELAY_MASK\tREG_GENMASK(12, 0)\n\n#define _PP_DIVISOR\t\t\t0x61210\n#define PP_DIVISOR(pps_idx)\t\t_MMIO_PPS(pps_idx, _PP_DIVISOR)\n#define  PP_REFERENCE_DIVIDER_MASK\tREG_GENMASK(31, 8)\n#define  PANEL_POWER_CYCLE_DELAY_MASK\tREG_GENMASK(4, 0)\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}