

================================================================
== Vivado HLS Report for 'testbench_pe'
================================================================
* Date:           Thu Jan 21 11:34:40 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        hls-syn-pe
* Solution:       sol1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.112 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       11|       11| 55.000 ns | 55.000 ns |   11|   11|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        9|        9|         3|          1|          1|     8|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     72|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|       0|      6|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     93|    -|
|Register         |        -|      -|      30|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      30|    171|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF| LUT| URAM|
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |testbench_pe_mul_bkb_U1  |testbench_pe_mul_bkb  |        0|      0|  0|   3|    0|
    |testbench_pe_mul_bkb_U2  |testbench_pe_mul_bkb  |        0|      0|  0|   3|    0|
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |Total                    |                      |        0|      0|  0|   6|    0|
    +-------------------------+----------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln700_fu_226_p2               |     +    |      0|  0|  15|           5|           5|
    |sf_fu_150_p2                      |     +    |      0|  0|  12|           4|           1|
    |tmp_V_fu_236_p2                   |     +    |      0|  0|  15|           8|           8|
    |ap_block_state4_pp0_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln356_fu_144_p2              |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln382_fu_156_p2              |   icmp   |      0|  0|   9|           4|           3|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  72|          31|          28|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2         |   9|          2|    1|          2|
    |ap_phi_mux_res_V_phi_fu_125_p4  |   9|          2|    8|         16|
    |in_V_V_blk_n                    |   9|          2|    1|          2|
    |out_V_V_blk_n                   |   9|          2|    1|          2|
    |res_V_reg_121                   |   9|          2|    8|         16|
    |sf_0_i_reg_133                  |   9|          2|    4|          8|
    |weights_V_V_blk_n               |   9|          2|    1|          2|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           |  93|         20|   26|         54|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+---+----+-----+-----------+
    |               Name               | FF| LUT| Bits| Const Bits|
    +----------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                         |  3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |  1|   0|    1|          0|
    |icmp_ln356_reg_242                |  1|   0|    1|          0|
    |icmp_ln356_reg_242_pp0_iter1_reg  |  1|   0|    1|          0|
    |icmp_ln382_reg_251                |  1|   0|    1|          0|
    |icmp_ln382_reg_251_pp0_iter1_reg  |  1|   0|    1|          0|
    |res_V_reg_121                     |  8|   0|    8|          0|
    |sf_0_i_reg_133                    |  4|   0|    4|          0|
    |tmp_V_reg_255                     |  8|   0|    8|          0|
    +----------------------------------+---+----+-----+-----------+
    |Total                             | 30|   0|   30|          0|
    +----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | testbench_pe | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | testbench_pe | return value |
|ap_start             |  in |    1| ap_ctrl_hs | testbench_pe | return value |
|ap_done              | out |    1| ap_ctrl_hs | testbench_pe | return value |
|ap_idle              | out |    1| ap_ctrl_hs | testbench_pe | return value |
|ap_ready             | out |    1| ap_ctrl_hs | testbench_pe | return value |
|in_V_V_dout          |  in |    4|   ap_fifo  |    in_V_V    |    pointer   |
|in_V_V_empty_n       |  in |    1|   ap_fifo  |    in_V_V    |    pointer   |
|in_V_V_read          | out |    1|   ap_fifo  |    in_V_V    |    pointer   |
|out_V_V_din          | out |    8|   ap_fifo  |    out_V_V   |    pointer   |
|out_V_V_full_n       |  in |    1|   ap_fifo  |    out_V_V   |    pointer   |
|out_V_V_write        | out |    1|   ap_fifo  |    out_V_V   |    pointer   |
|weights_V_V_dout     |  in |    4|   ap_fifo  |  weights_V_V |    pointer   |
|weights_V_V_empty_n  |  in |    1|   ap_fifo  |  weights_V_V |    pointer   |
|weights_V_V_read     | out |    1|   ap_fifo  |  weights_V_V |    pointer   |
|reps                 |  in |   32|   ap_none  |     reps     |    scalar    |
+---------------------+-----+-----+------------+--------------+--------------+

