
Chronograph_F407.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000064f4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000404  08006684  08006684  00016684  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006a88  08006a88  000200f8  2**0
                  CONTENTS
  4 .ARM          00000008  08006a88  08006a88  00016a88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006a90  08006a90  000200f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006a90  08006a90  00016a90  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006a94  08006a94  00016a94  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000f8  20000000  08006a98  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000200f8  2**0
                  CONTENTS
 10 .bss          00000410  200000f8  200000f8  000200f8  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000508  20000508  000200f8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000200f8  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020128  2**0
                  CONTENTS, READONLY
 14 .debug_info   000116e0  00000000  00000000  0002016b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00002fa3  00000000  00000000  0003184b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001010  00000000  00000000  000347f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000c4b  00000000  00000000  00035800  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00023c03  00000000  00000000  0003644b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0001554f  00000000  00000000  0005a04e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000cf7e8  00000000  00000000  0006f59d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00004884  00000000  00000000  0013ed88  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000059  00000000  00000000  0014360c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000f8 	.word	0x200000f8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800666c 	.word	0x0800666c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000fc 	.word	0x200000fc
 80001cc:	0800666c 	.word	0x0800666c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b970 	b.w	8000568 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9e08      	ldr	r6, [sp, #32]
 80002a6:	460d      	mov	r5, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	460f      	mov	r7, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4694      	mov	ip, r2
 80002b4:	d965      	bls.n	8000382 <__udivmoddi4+0xe2>
 80002b6:	fab2 f382 	clz	r3, r2
 80002ba:	b143      	cbz	r3, 80002ce <__udivmoddi4+0x2e>
 80002bc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002c0:	f1c3 0220 	rsb	r2, r3, #32
 80002c4:	409f      	lsls	r7, r3
 80002c6:	fa20 f202 	lsr.w	r2, r0, r2
 80002ca:	4317      	orrs	r7, r2
 80002cc:	409c      	lsls	r4, r3
 80002ce:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002d2:	fa1f f58c 	uxth.w	r5, ip
 80002d6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002da:	0c22      	lsrs	r2, r4, #16
 80002dc:	fb0e 7711 	mls	r7, lr, r1, r7
 80002e0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002e4:	fb01 f005 	mul.w	r0, r1, r5
 80002e8:	4290      	cmp	r0, r2
 80002ea:	d90a      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ec:	eb1c 0202 	adds.w	r2, ip, r2
 80002f0:	f101 37ff 	add.w	r7, r1, #4294967295
 80002f4:	f080 811c 	bcs.w	8000530 <__udivmoddi4+0x290>
 80002f8:	4290      	cmp	r0, r2
 80002fa:	f240 8119 	bls.w	8000530 <__udivmoddi4+0x290>
 80002fe:	3902      	subs	r1, #2
 8000300:	4462      	add	r2, ip
 8000302:	1a12      	subs	r2, r2, r0
 8000304:	b2a4      	uxth	r4, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000312:	fb00 f505 	mul.w	r5, r0, r5
 8000316:	42a5      	cmp	r5, r4
 8000318:	d90a      	bls.n	8000330 <__udivmoddi4+0x90>
 800031a:	eb1c 0404 	adds.w	r4, ip, r4
 800031e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000322:	f080 8107 	bcs.w	8000534 <__udivmoddi4+0x294>
 8000326:	42a5      	cmp	r5, r4
 8000328:	f240 8104 	bls.w	8000534 <__udivmoddi4+0x294>
 800032c:	4464      	add	r4, ip
 800032e:	3802      	subs	r0, #2
 8000330:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000334:	1b64      	subs	r4, r4, r5
 8000336:	2100      	movs	r1, #0
 8000338:	b11e      	cbz	r6, 8000342 <__udivmoddi4+0xa2>
 800033a:	40dc      	lsrs	r4, r3
 800033c:	2300      	movs	r3, #0
 800033e:	e9c6 4300 	strd	r4, r3, [r6]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d908      	bls.n	800035c <__udivmoddi4+0xbc>
 800034a:	2e00      	cmp	r6, #0
 800034c:	f000 80ed 	beq.w	800052a <__udivmoddi4+0x28a>
 8000350:	2100      	movs	r1, #0
 8000352:	e9c6 0500 	strd	r0, r5, [r6]
 8000356:	4608      	mov	r0, r1
 8000358:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035c:	fab3 f183 	clz	r1, r3
 8000360:	2900      	cmp	r1, #0
 8000362:	d149      	bne.n	80003f8 <__udivmoddi4+0x158>
 8000364:	42ab      	cmp	r3, r5
 8000366:	d302      	bcc.n	800036e <__udivmoddi4+0xce>
 8000368:	4282      	cmp	r2, r0
 800036a:	f200 80f8 	bhi.w	800055e <__udivmoddi4+0x2be>
 800036e:	1a84      	subs	r4, r0, r2
 8000370:	eb65 0203 	sbc.w	r2, r5, r3
 8000374:	2001      	movs	r0, #1
 8000376:	4617      	mov	r7, r2
 8000378:	2e00      	cmp	r6, #0
 800037a:	d0e2      	beq.n	8000342 <__udivmoddi4+0xa2>
 800037c:	e9c6 4700 	strd	r4, r7, [r6]
 8000380:	e7df      	b.n	8000342 <__udivmoddi4+0xa2>
 8000382:	b902      	cbnz	r2, 8000386 <__udivmoddi4+0xe6>
 8000384:	deff      	udf	#255	; 0xff
 8000386:	fab2 f382 	clz	r3, r2
 800038a:	2b00      	cmp	r3, #0
 800038c:	f040 8090 	bne.w	80004b0 <__udivmoddi4+0x210>
 8000390:	1a8a      	subs	r2, r1, r2
 8000392:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000396:	fa1f fe8c 	uxth.w	lr, ip
 800039a:	2101      	movs	r1, #1
 800039c:	fbb2 f5f7 	udiv	r5, r2, r7
 80003a0:	fb07 2015 	mls	r0, r7, r5, r2
 80003a4:	0c22      	lsrs	r2, r4, #16
 80003a6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003aa:	fb0e f005 	mul.w	r0, lr, r5
 80003ae:	4290      	cmp	r0, r2
 80003b0:	d908      	bls.n	80003c4 <__udivmoddi4+0x124>
 80003b2:	eb1c 0202 	adds.w	r2, ip, r2
 80003b6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0x122>
 80003bc:	4290      	cmp	r0, r2
 80003be:	f200 80cb 	bhi.w	8000558 <__udivmoddi4+0x2b8>
 80003c2:	4645      	mov	r5, r8
 80003c4:	1a12      	subs	r2, r2, r0
 80003c6:	b2a4      	uxth	r4, r4
 80003c8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003cc:	fb07 2210 	mls	r2, r7, r0, r2
 80003d0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003d4:	fb0e fe00 	mul.w	lr, lr, r0
 80003d8:	45a6      	cmp	lr, r4
 80003da:	d908      	bls.n	80003ee <__udivmoddi4+0x14e>
 80003dc:	eb1c 0404 	adds.w	r4, ip, r4
 80003e0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003e4:	d202      	bcs.n	80003ec <__udivmoddi4+0x14c>
 80003e6:	45a6      	cmp	lr, r4
 80003e8:	f200 80bb 	bhi.w	8000562 <__udivmoddi4+0x2c2>
 80003ec:	4610      	mov	r0, r2
 80003ee:	eba4 040e 	sub.w	r4, r4, lr
 80003f2:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80003f6:	e79f      	b.n	8000338 <__udivmoddi4+0x98>
 80003f8:	f1c1 0720 	rsb	r7, r1, #32
 80003fc:	408b      	lsls	r3, r1
 80003fe:	fa22 fc07 	lsr.w	ip, r2, r7
 8000402:	ea4c 0c03 	orr.w	ip, ip, r3
 8000406:	fa05 f401 	lsl.w	r4, r5, r1
 800040a:	fa20 f307 	lsr.w	r3, r0, r7
 800040e:	40fd      	lsrs	r5, r7
 8000410:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000414:	4323      	orrs	r3, r4
 8000416:	fbb5 f8f9 	udiv	r8, r5, r9
 800041a:	fa1f fe8c 	uxth.w	lr, ip
 800041e:	fb09 5518 	mls	r5, r9, r8, r5
 8000422:	0c1c      	lsrs	r4, r3, #16
 8000424:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000428:	fb08 f50e 	mul.w	r5, r8, lr
 800042c:	42a5      	cmp	r5, r4
 800042e:	fa02 f201 	lsl.w	r2, r2, r1
 8000432:	fa00 f001 	lsl.w	r0, r0, r1
 8000436:	d90b      	bls.n	8000450 <__udivmoddi4+0x1b0>
 8000438:	eb1c 0404 	adds.w	r4, ip, r4
 800043c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000440:	f080 8088 	bcs.w	8000554 <__udivmoddi4+0x2b4>
 8000444:	42a5      	cmp	r5, r4
 8000446:	f240 8085 	bls.w	8000554 <__udivmoddi4+0x2b4>
 800044a:	f1a8 0802 	sub.w	r8, r8, #2
 800044e:	4464      	add	r4, ip
 8000450:	1b64      	subs	r4, r4, r5
 8000452:	b29d      	uxth	r5, r3
 8000454:	fbb4 f3f9 	udiv	r3, r4, r9
 8000458:	fb09 4413 	mls	r4, r9, r3, r4
 800045c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000460:	fb03 fe0e 	mul.w	lr, r3, lr
 8000464:	45a6      	cmp	lr, r4
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x1da>
 8000468:	eb1c 0404 	adds.w	r4, ip, r4
 800046c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000470:	d26c      	bcs.n	800054c <__udivmoddi4+0x2ac>
 8000472:	45a6      	cmp	lr, r4
 8000474:	d96a      	bls.n	800054c <__udivmoddi4+0x2ac>
 8000476:	3b02      	subs	r3, #2
 8000478:	4464      	add	r4, ip
 800047a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800047e:	fba3 9502 	umull	r9, r5, r3, r2
 8000482:	eba4 040e 	sub.w	r4, r4, lr
 8000486:	42ac      	cmp	r4, r5
 8000488:	46c8      	mov	r8, r9
 800048a:	46ae      	mov	lr, r5
 800048c:	d356      	bcc.n	800053c <__udivmoddi4+0x29c>
 800048e:	d053      	beq.n	8000538 <__udivmoddi4+0x298>
 8000490:	b156      	cbz	r6, 80004a8 <__udivmoddi4+0x208>
 8000492:	ebb0 0208 	subs.w	r2, r0, r8
 8000496:	eb64 040e 	sbc.w	r4, r4, lr
 800049a:	fa04 f707 	lsl.w	r7, r4, r7
 800049e:	40ca      	lsrs	r2, r1
 80004a0:	40cc      	lsrs	r4, r1
 80004a2:	4317      	orrs	r7, r2
 80004a4:	e9c6 7400 	strd	r7, r4, [r6]
 80004a8:	4618      	mov	r0, r3
 80004aa:	2100      	movs	r1, #0
 80004ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004b0:	f1c3 0120 	rsb	r1, r3, #32
 80004b4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004b8:	fa20 f201 	lsr.w	r2, r0, r1
 80004bc:	fa25 f101 	lsr.w	r1, r5, r1
 80004c0:	409d      	lsls	r5, r3
 80004c2:	432a      	orrs	r2, r5
 80004c4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004c8:	fa1f fe8c 	uxth.w	lr, ip
 80004cc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004d0:	fb07 1510 	mls	r5, r7, r0, r1
 80004d4:	0c11      	lsrs	r1, r2, #16
 80004d6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004da:	fb00 f50e 	mul.w	r5, r0, lr
 80004de:	428d      	cmp	r5, r1
 80004e0:	fa04 f403 	lsl.w	r4, r4, r3
 80004e4:	d908      	bls.n	80004f8 <__udivmoddi4+0x258>
 80004e6:	eb1c 0101 	adds.w	r1, ip, r1
 80004ea:	f100 38ff 	add.w	r8, r0, #4294967295
 80004ee:	d22f      	bcs.n	8000550 <__udivmoddi4+0x2b0>
 80004f0:	428d      	cmp	r5, r1
 80004f2:	d92d      	bls.n	8000550 <__udivmoddi4+0x2b0>
 80004f4:	3802      	subs	r0, #2
 80004f6:	4461      	add	r1, ip
 80004f8:	1b49      	subs	r1, r1, r5
 80004fa:	b292      	uxth	r2, r2
 80004fc:	fbb1 f5f7 	udiv	r5, r1, r7
 8000500:	fb07 1115 	mls	r1, r7, r5, r1
 8000504:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000508:	fb05 f10e 	mul.w	r1, r5, lr
 800050c:	4291      	cmp	r1, r2
 800050e:	d908      	bls.n	8000522 <__udivmoddi4+0x282>
 8000510:	eb1c 0202 	adds.w	r2, ip, r2
 8000514:	f105 38ff 	add.w	r8, r5, #4294967295
 8000518:	d216      	bcs.n	8000548 <__udivmoddi4+0x2a8>
 800051a:	4291      	cmp	r1, r2
 800051c:	d914      	bls.n	8000548 <__udivmoddi4+0x2a8>
 800051e:	3d02      	subs	r5, #2
 8000520:	4462      	add	r2, ip
 8000522:	1a52      	subs	r2, r2, r1
 8000524:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000528:	e738      	b.n	800039c <__udivmoddi4+0xfc>
 800052a:	4631      	mov	r1, r6
 800052c:	4630      	mov	r0, r6
 800052e:	e708      	b.n	8000342 <__udivmoddi4+0xa2>
 8000530:	4639      	mov	r1, r7
 8000532:	e6e6      	b.n	8000302 <__udivmoddi4+0x62>
 8000534:	4610      	mov	r0, r2
 8000536:	e6fb      	b.n	8000330 <__udivmoddi4+0x90>
 8000538:	4548      	cmp	r0, r9
 800053a:	d2a9      	bcs.n	8000490 <__udivmoddi4+0x1f0>
 800053c:	ebb9 0802 	subs.w	r8, r9, r2
 8000540:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000544:	3b01      	subs	r3, #1
 8000546:	e7a3      	b.n	8000490 <__udivmoddi4+0x1f0>
 8000548:	4645      	mov	r5, r8
 800054a:	e7ea      	b.n	8000522 <__udivmoddi4+0x282>
 800054c:	462b      	mov	r3, r5
 800054e:	e794      	b.n	800047a <__udivmoddi4+0x1da>
 8000550:	4640      	mov	r0, r8
 8000552:	e7d1      	b.n	80004f8 <__udivmoddi4+0x258>
 8000554:	46d0      	mov	r8, sl
 8000556:	e77b      	b.n	8000450 <__udivmoddi4+0x1b0>
 8000558:	3d02      	subs	r5, #2
 800055a:	4462      	add	r2, ip
 800055c:	e732      	b.n	80003c4 <__udivmoddi4+0x124>
 800055e:	4608      	mov	r0, r1
 8000560:	e70a      	b.n	8000378 <__udivmoddi4+0xd8>
 8000562:	4464      	add	r4, ip
 8000564:	3802      	subs	r0, #2
 8000566:	e742      	b.n	80003ee <__udivmoddi4+0x14e>

08000568 <__aeabi_idiv0>:
 8000568:	4770      	bx	lr
 800056a:	bf00      	nop

0800056c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800056c:	b580      	push	{r7, lr}
 800056e:	b084      	sub	sp, #16
 8000570:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */
    //Initialize all used variables
    tim10_elapsed_cnt = 0;
 8000572:	4b37      	ldr	r3, [pc, #220]	; (8000650 <main+0xe4>)
 8000574:	2200      	movs	r2, #0
 8000576:	601a      	str	r2, [r3, #0]
    tim10_reminder = 0;
 8000578:	4b36      	ldr	r3, [pc, #216]	; (8000654 <main+0xe8>)
 800057a:	2200      	movs	r2, #0
 800057c:	601a      	str	r2, [r3, #0]
    f_calc = false;
 800057e:	4b36      	ldr	r3, [pc, #216]	; (8000658 <main+0xec>)
 8000580:	2200      	movs	r2, #0
 8000582:	701a      	strb	r2, [r3, #0]
    f_error =  false;
 8000584:	4b35      	ldr	r3, [pc, #212]	; (800065c <main+0xf0>)
 8000586:	2200      	movs	r2, #0
 8000588:	701a      	strb	r2, [r3, #0]
    f_start = false;
 800058a:	4b35      	ldr	r3, [pc, #212]	; (8000660 <main+0xf4>)
 800058c:	2200      	movs	r2, #0
 800058e:	701a      	strb	r2, [r3, #0]
    object_speed = 0;
 8000590:	4b34      	ldr	r3, [pc, #208]	; (8000664 <main+0xf8>)
 8000592:	2200      	movs	r2, #0
 8000594:	801a      	strh	r2, [r3, #0]
    object_time_us = 0;
 8000596:	4b34      	ldr	r3, [pc, #208]	; (8000668 <main+0xfc>)
 8000598:	2200      	movs	r2, #0
 800059a:	601a      	str	r2, [r3, #0]
    measure_cnt = 0;
 800059c:	4b33      	ldr	r3, [pc, #204]	; (800066c <main+0x100>)
 800059e:	2200      	movs	r2, #0
 80005a0:	801a      	strh	r2, [r3, #0]
    Modbus_Ctrl_Reg = 0;
 80005a2:	4b33      	ldr	r3, [pc, #204]	; (8000670 <main+0x104>)
 80005a4:	2200      	movs	r2, #0
 80005a6:	701a      	strb	r2, [r3, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005a8:	f000 ffe4 	bl	8001574 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005ac:	f000 f868 	bl	8000680 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005b0:	f000 f9ac 	bl	800090c <MX_GPIO_Init>
  MX_TIM10_Init();
 80005b4:	f000 f932 	bl	800081c <MX_TIM10_Init>
  MX_USART1_UART_Init();
 80005b8:	f000 f97e 	bl	80008b8 <MX_USART1_UART_Init>
  MX_TIM3_Init();
 80005bc:	f000 f8e2 	bl	8000784 <MX_TIM3_Init>
  MX_UART4_Init();
 80005c0:	f000 f950 	bl	8000864 <MX_UART4_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 80005c4:	f000 f8ba 	bl	800073c <MX_NVIC_Init>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80005c8:	b672      	cpsid	i
}
 80005ca:	bf00      	nop
  /* USER CODE BEGIN 2 */
    __disable_irq();

    HAL_GPIO_LockPin(OSC_En_GPIO_Port, OSC_En_Pin); //LOCK this pin settings because they are important - this pin enables HSE generator
 80005cc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80005d0:	4828      	ldr	r0, [pc, #160]	; (8000674 <main+0x108>)
 80005d2:	f001 fc42 	bl	8001e5a <HAL_GPIO_LockPin>

    SET_BIT(Modbus_Ctrl_Reg, INT_EDGE); //default edge for the EXTI0/EXTI1 interrupt is rising
 80005d6:	4b26      	ldr	r3, [pc, #152]	; (8000670 <main+0x104>)
 80005d8:	781b      	ldrb	r3, [r3, #0]
 80005da:	f043 0302 	orr.w	r3, r3, #2
 80005de:	b2da      	uxtb	r2, r3
 80005e0:	4b23      	ldr	r3, [pc, #140]	; (8000670 <main+0x104>)
 80005e2:	701a      	strb	r2, [r3, #0]

    //Disable EXTI0/1 IRQs until measurement process wasn't initiated
    HAL_NVIC_DisableIRQ(Gate_In_EXTI_IRQn);
 80005e4:	2006      	movs	r0, #6
 80005e6:	f001 f9a0 	bl	800192a <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(Gate_Out_EXTI_IRQn);
 80005ea:	2007      	movs	r0, #7
 80005ec:	f001 f99d 	bl	800192a <HAL_NVIC_DisableIRQ>

    //Setup Modbus RTU module and enable it
    MT_PORT_SetTimerModule(&htim3);
 80005f0:	4821      	ldr	r0, [pc, #132]	; (8000678 <main+0x10c>)
 80005f2:	f004 fce7 	bl	8004fc4 <MT_PORT_SetTimerModule>
    MT_PORT_SetUartModule(&huart4);
 80005f6:	4821      	ldr	r0, [pc, #132]	; (800067c <main+0x110>)
 80005f8:	f004 fcf4 	bl	8004fe4 <MT_PORT_SetUartModule>
    eMBErrorCode eStatus;
    eStatus = eMBInit(MB_RTU, MODBUS_SLAVE_ADDRESS, 0, huart4.Init.BaudRate, MB_PAR_NONE);
 80005fc:	4b1f      	ldr	r3, [pc, #124]	; (800067c <main+0x110>)
 80005fe:	685b      	ldr	r3, [r3, #4]
 8000600:	2200      	movs	r2, #0
 8000602:	9200      	str	r2, [sp, #0]
 8000604:	2200      	movs	r2, #0
 8000606:	2102      	movs	r1, #2
 8000608:	2000      	movs	r0, #0
 800060a:	f004 fb65 	bl	8004cd8 <eMBInit>
 800060e:	4603      	mov	r3, r0
 8000610:	71fb      	strb	r3, [r7, #7]
    eStatus = eMBEnable();
 8000612:	f004 fbdd 	bl	8004dd0 <eMBEnable>
 8000616:	4603      	mov	r3, r0
 8000618:	71fb      	strb	r3, [r7, #7]
  __ASM volatile ("cpsie i" : : : "memory");
 800061a:	b662      	cpsie	i
}
 800061c:	bf00      	nop

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
      eMBPoll(); //Modbus polling function
 800061e:	f004 fbf3 	bl	8004e08 <eMBPoll>

      if (f_calc == true)
 8000622:	4b0d      	ldr	r3, [pc, #52]	; (8000658 <main+0xec>)
 8000624:	781b      	ldrb	r3, [r3, #0]
 8000626:	b2db      	uxtb	r3, r3
 8000628:	2b01      	cmp	r3, #1
 800062a:	d104      	bne.n	8000636 <main+0xca>
      {
          f_calc = false;
 800062c:	4b0a      	ldr	r3, [pc, #40]	; (8000658 <main+0xec>)
 800062e:	2200      	movs	r2, #0
 8000630:	701a      	strb	r2, [r3, #0]
          Calculate_Speed();
 8000632:	f000 fb93 	bl	8000d5c <Calculate_Speed>
      }

      if (f_error == true)
 8000636:	4b09      	ldr	r3, [pc, #36]	; (800065c <main+0xf0>)
 8000638:	781b      	ldrb	r3, [r3, #0]
 800063a:	b2db      	uxtb	r3, r3
 800063c:	2b01      	cmp	r3, #1
 800063e:	d1ee      	bne.n	800061e <main+0xb2>
      {
          f_error = false;
 8000640:	4b06      	ldr	r3, [pc, #24]	; (800065c <main+0xf0>)
 8000642:	2200      	movs	r2, #0
 8000644:	701a      	strb	r2, [r3, #0]
          object_speed = FALSE_START_SPEED_VAL;
 8000646:	4b07      	ldr	r3, [pc, #28]	; (8000664 <main+0xf8>)
 8000648:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800064c:	801a      	strh	r2, [r3, #0]
      eMBPoll(); //Modbus polling function
 800064e:	e7e6      	b.n	800061e <main+0xb2>
 8000650:	2000022c 	.word	0x2000022c
 8000654:	20000230 	.word	0x20000230
 8000658:	20000234 	.word	0x20000234
 800065c:	20000235 	.word	0x20000235
 8000660:	20000236 	.word	0x20000236
 8000664:	20000238 	.word	0x20000238
 8000668:	2000023c 	.word	0x2000023c
 800066c:	20000240 	.word	0x20000240
 8000670:	20000242 	.word	0x20000242
 8000674:	40020800 	.word	0x40020800
 8000678:	20000114 	.word	0x20000114
 800067c:	200001a4 	.word	0x200001a4

08000680 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	b094      	sub	sp, #80	; 0x50
 8000684:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000686:	f107 0320 	add.w	r3, r7, #32
 800068a:	2230      	movs	r2, #48	; 0x30
 800068c:	2100      	movs	r1, #0
 800068e:	4618      	mov	r0, r3
 8000690:	f005 f973 	bl	800597a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000694:	f107 030c 	add.w	r3, r7, #12
 8000698:	2200      	movs	r2, #0
 800069a:	601a      	str	r2, [r3, #0]
 800069c:	605a      	str	r2, [r3, #4]
 800069e:	609a      	str	r2, [r3, #8]
 80006a0:	60da      	str	r2, [r3, #12]
 80006a2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006a4:	2300      	movs	r3, #0
 80006a6:	60bb      	str	r3, [r7, #8]
 80006a8:	4b22      	ldr	r3, [pc, #136]	; (8000734 <SystemClock_Config+0xb4>)
 80006aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006ac:	4a21      	ldr	r2, [pc, #132]	; (8000734 <SystemClock_Config+0xb4>)
 80006ae:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80006b2:	6413      	str	r3, [r2, #64]	; 0x40
 80006b4:	4b1f      	ldr	r3, [pc, #124]	; (8000734 <SystemClock_Config+0xb4>)
 80006b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006b8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80006bc:	60bb      	str	r3, [r7, #8]
 80006be:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006c0:	2300      	movs	r3, #0
 80006c2:	607b      	str	r3, [r7, #4]
 80006c4:	4b1c      	ldr	r3, [pc, #112]	; (8000738 <SystemClock_Config+0xb8>)
 80006c6:	681b      	ldr	r3, [r3, #0]
 80006c8:	4a1b      	ldr	r2, [pc, #108]	; (8000738 <SystemClock_Config+0xb8>)
 80006ca:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80006ce:	6013      	str	r3, [r2, #0]
 80006d0:	4b19      	ldr	r3, [pc, #100]	; (8000738 <SystemClock_Config+0xb8>)
 80006d2:	681b      	ldr	r3, [r3, #0]
 80006d4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80006d8:	607b      	str	r3, [r7, #4]
 80006da:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80006dc:	2301      	movs	r3, #1
 80006de:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80006e0:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 80006e4:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80006e6:	2300      	movs	r3, #0
 80006e8:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006ea:	f107 0320 	add.w	r3, r7, #32
 80006ee:	4618      	mov	r0, r3
 80006f0:	f001 fbf4 	bl	8001edc <HAL_RCC_OscConfig>
 80006f4:	4603      	mov	r3, r0
 80006f6:	2b00      	cmp	r3, #0
 80006f8:	d001      	beq.n	80006fe <SystemClock_Config+0x7e>
  {
    Error_Handler();
 80006fa:	f000 fce3 	bl	80010c4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006fe:	230f      	movs	r3, #15
 8000700:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 8000702:	2301      	movs	r3, #1
 8000704:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000706:	2300      	movs	r3, #0
 8000708:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800070a:	2300      	movs	r3, #0
 800070c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800070e:	2300      	movs	r3, #0
 8000710:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000712:	f107 030c 	add.w	r3, r7, #12
 8000716:	2100      	movs	r1, #0
 8000718:	4618      	mov	r0, r3
 800071a:	f001 fe57 	bl	80023cc <HAL_RCC_ClockConfig>
 800071e:	4603      	mov	r3, r0
 8000720:	2b00      	cmp	r3, #0
 8000722:	d001      	beq.n	8000728 <SystemClock_Config+0xa8>
  {
    Error_Handler();
 8000724:	f000 fcce 	bl	80010c4 <Error_Handler>
  }

  /** Enables the Clock Security System
  */
  HAL_RCC_EnableCSS();
 8000728:	f001 ff36 	bl	8002598 <HAL_RCC_EnableCSS>
}
 800072c:	bf00      	nop
 800072e:	3750      	adds	r7, #80	; 0x50
 8000730:	46bd      	mov	sp, r7
 8000732:	bd80      	pop	{r7, pc}
 8000734:	40023800 	.word	0x40023800
 8000738:	40007000 	.word	0x40007000

0800073c <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 800073c:	b580      	push	{r7, lr}
 800073e:	af00      	add	r7, sp, #0
  /* EXTI0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8000740:	2200      	movs	r2, #0
 8000742:	2100      	movs	r1, #0
 8000744:	2006      	movs	r0, #6
 8000746:	f001 f8c6 	bl	80018d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 800074a:	2006      	movs	r0, #6
 800074c:	f001 f8df 	bl	800190e <HAL_NVIC_EnableIRQ>
  /* EXTI1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8000750:	2200      	movs	r2, #0
 8000752:	2100      	movs	r1, #0
 8000754:	2007      	movs	r0, #7
 8000756:	f001 f8be 	bl	80018d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 800075a:	2007      	movs	r0, #7
 800075c:	f001 f8d7 	bl	800190e <HAL_NVIC_EnableIRQ>
  /* TIM1_UP_TIM10_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 1, 0);
 8000760:	2200      	movs	r2, #0
 8000762:	2101      	movs	r1, #1
 8000764:	2019      	movs	r0, #25
 8000766:	f001 f8b6 	bl	80018d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800076a:	2019      	movs	r0, #25
 800076c:	f001 f8cf 	bl	800190e <HAL_NVIC_EnableIRQ>
  /* USART1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USART1_IRQn, 3, 0);
 8000770:	2200      	movs	r2, #0
 8000772:	2103      	movs	r1, #3
 8000774:	2025      	movs	r0, #37	; 0x25
 8000776:	f001 f8ae 	bl	80018d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART1_IRQn);
 800077a:	2025      	movs	r0, #37	; 0x25
 800077c:	f001 f8c7 	bl	800190e <HAL_NVIC_EnableIRQ>
}
 8000780:	bf00      	nop
 8000782:	bd80      	pop	{r7, pc}

08000784 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000784:	b580      	push	{r7, lr}
 8000786:	b086      	sub	sp, #24
 8000788:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800078a:	f107 0308 	add.w	r3, r7, #8
 800078e:	2200      	movs	r2, #0
 8000790:	601a      	str	r2, [r3, #0]
 8000792:	605a      	str	r2, [r3, #4]
 8000794:	609a      	str	r2, [r3, #8]
 8000796:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000798:	463b      	mov	r3, r7
 800079a:	2200      	movs	r2, #0
 800079c:	601a      	str	r2, [r3, #0]
 800079e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80007a0:	4b1c      	ldr	r3, [pc, #112]	; (8000814 <MX_TIM3_Init+0x90>)
 80007a2:	4a1d      	ldr	r2, [pc, #116]	; (8000818 <MX_TIM3_Init+0x94>)
 80007a4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 25;
 80007a6:	4b1b      	ldr	r3, [pc, #108]	; (8000814 <MX_TIM3_Init+0x90>)
 80007a8:	2219      	movs	r2, #25
 80007aa:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80007ac:	4b19      	ldr	r3, [pc, #100]	; (8000814 <MX_TIM3_Init+0x90>)
 80007ae:	2200      	movs	r2, #0
 80007b0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 50;
 80007b2:	4b18      	ldr	r3, [pc, #96]	; (8000814 <MX_TIM3_Init+0x90>)
 80007b4:	2232      	movs	r2, #50	; 0x32
 80007b6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80007b8:	4b16      	ldr	r3, [pc, #88]	; (8000814 <MX_TIM3_Init+0x90>)
 80007ba:	2200      	movs	r2, #0
 80007bc:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80007be:	4b15      	ldr	r3, [pc, #84]	; (8000814 <MX_TIM3_Init+0x90>)
 80007c0:	2200      	movs	r2, #0
 80007c2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80007c4:	4813      	ldr	r0, [pc, #76]	; (8000814 <MX_TIM3_Init+0x90>)
 80007c6:	f002 f808 	bl	80027da <HAL_TIM_Base_Init>
 80007ca:	4603      	mov	r3, r0
 80007cc:	2b00      	cmp	r3, #0
 80007ce:	d001      	beq.n	80007d4 <MX_TIM3_Init+0x50>
  {
    Error_Handler();
 80007d0:	f000 fc78 	bl	80010c4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80007d4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80007d8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80007da:	f107 0308 	add.w	r3, r7, #8
 80007de:	4619      	mov	r1, r3
 80007e0:	480c      	ldr	r0, [pc, #48]	; (8000814 <MX_TIM3_Init+0x90>)
 80007e2:	f002 f9f0 	bl	8002bc6 <HAL_TIM_ConfigClockSource>
 80007e6:	4603      	mov	r3, r0
 80007e8:	2b00      	cmp	r3, #0
 80007ea:	d001      	beq.n	80007f0 <MX_TIM3_Init+0x6c>
  {
    Error_Handler();
 80007ec:	f000 fc6a 	bl	80010c4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80007f0:	2300      	movs	r3, #0
 80007f2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80007f4:	2300      	movs	r3, #0
 80007f6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80007f8:	463b      	mov	r3, r7
 80007fa:	4619      	mov	r1, r3
 80007fc:	4805      	ldr	r0, [pc, #20]	; (8000814 <MX_TIM3_Init+0x90>)
 80007fe:	f002 fc0b 	bl	8003018 <HAL_TIMEx_MasterConfigSynchronization>
 8000802:	4603      	mov	r3, r0
 8000804:	2b00      	cmp	r3, #0
 8000806:	d001      	beq.n	800080c <MX_TIM3_Init+0x88>
  {
    Error_Handler();
 8000808:	f000 fc5c 	bl	80010c4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800080c:	bf00      	nop
 800080e:	3718      	adds	r7, #24
 8000810:	46bd      	mov	sp, r7
 8000812:	bd80      	pop	{r7, pc}
 8000814:	20000114 	.word	0x20000114
 8000818:	40000400 	.word	0x40000400

0800081c <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 800081c:	b580      	push	{r7, lr}
 800081e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8000820:	4b0e      	ldr	r3, [pc, #56]	; (800085c <MX_TIM10_Init+0x40>)
 8000822:	4a0f      	ldr	r2, [pc, #60]	; (8000860 <MX_TIM10_Init+0x44>)
 8000824:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 2599;
 8000826:	4b0d      	ldr	r3, [pc, #52]	; (800085c <MX_TIM10_Init+0x40>)
 8000828:	f640 2227 	movw	r2, #2599	; 0xa27
 800082c:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 800082e:	4b0b      	ldr	r3, [pc, #44]	; (800085c <MX_TIM10_Init+0x40>)
 8000830:	2200      	movs	r2, #0
 8000832:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 9999;
 8000834:	4b09      	ldr	r3, [pc, #36]	; (800085c <MX_TIM10_Init+0x40>)
 8000836:	f242 720f 	movw	r2, #9999	; 0x270f
 800083a:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800083c:	4b07      	ldr	r3, [pc, #28]	; (800085c <MX_TIM10_Init+0x40>)
 800083e:	2200      	movs	r2, #0
 8000840:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000842:	4b06      	ldr	r3, [pc, #24]	; (800085c <MX_TIM10_Init+0x40>)
 8000844:	2280      	movs	r2, #128	; 0x80
 8000846:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8000848:	4804      	ldr	r0, [pc, #16]	; (800085c <MX_TIM10_Init+0x40>)
 800084a:	f001 ffc6 	bl	80027da <HAL_TIM_Base_Init>
 800084e:	4603      	mov	r3, r0
 8000850:	2b00      	cmp	r3, #0
 8000852:	d001      	beq.n	8000858 <MX_TIM10_Init+0x3c>
  {
    Error_Handler();
 8000854:	f000 fc36 	bl	80010c4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 8000858:	bf00      	nop
 800085a:	bd80      	pop	{r7, pc}
 800085c:	2000015c 	.word	0x2000015c
 8000860:	40014400 	.word	0x40014400

08000864 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8000864:	b580      	push	{r7, lr}
 8000866:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8000868:	4b11      	ldr	r3, [pc, #68]	; (80008b0 <MX_UART4_Init+0x4c>)
 800086a:	4a12      	ldr	r2, [pc, #72]	; (80008b4 <MX_UART4_Init+0x50>)
 800086c:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 800086e:	4b10      	ldr	r3, [pc, #64]	; (80008b0 <MX_UART4_Init+0x4c>)
 8000870:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000874:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8000876:	4b0e      	ldr	r3, [pc, #56]	; (80008b0 <MX_UART4_Init+0x4c>)
 8000878:	2200      	movs	r2, #0
 800087a:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 800087c:	4b0c      	ldr	r3, [pc, #48]	; (80008b0 <MX_UART4_Init+0x4c>)
 800087e:	2200      	movs	r2, #0
 8000880:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8000882:	4b0b      	ldr	r3, [pc, #44]	; (80008b0 <MX_UART4_Init+0x4c>)
 8000884:	2200      	movs	r2, #0
 8000886:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8000888:	4b09      	ldr	r3, [pc, #36]	; (80008b0 <MX_UART4_Init+0x4c>)
 800088a:	220c      	movs	r2, #12
 800088c:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800088e:	4b08      	ldr	r3, [pc, #32]	; (80008b0 <MX_UART4_Init+0x4c>)
 8000890:	2200      	movs	r2, #0
 8000892:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8000894:	4b06      	ldr	r3, [pc, #24]	; (80008b0 <MX_UART4_Init+0x4c>)
 8000896:	2200      	movs	r2, #0
 8000898:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 800089a:	4805      	ldr	r0, [pc, #20]	; (80008b0 <MX_UART4_Init+0x4c>)
 800089c:	f002 fc4c 	bl	8003138 <HAL_UART_Init>
 80008a0:	4603      	mov	r3, r0
 80008a2:	2b00      	cmp	r3, #0
 80008a4:	d001      	beq.n	80008aa <MX_UART4_Init+0x46>
  {
    Error_Handler();
 80008a6:	f000 fc0d 	bl	80010c4 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 80008aa:	bf00      	nop
 80008ac:	bd80      	pop	{r7, pc}
 80008ae:	bf00      	nop
 80008b0:	200001a4 	.word	0x200001a4
 80008b4:	40004c00 	.word	0x40004c00

080008b8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80008b8:	b580      	push	{r7, lr}
 80008ba:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80008bc:	4b11      	ldr	r3, [pc, #68]	; (8000904 <MX_USART1_UART_Init+0x4c>)
 80008be:	4a12      	ldr	r2, [pc, #72]	; (8000908 <MX_USART1_UART_Init+0x50>)
 80008c0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80008c2:	4b10      	ldr	r3, [pc, #64]	; (8000904 <MX_USART1_UART_Init+0x4c>)
 80008c4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80008c8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80008ca:	4b0e      	ldr	r3, [pc, #56]	; (8000904 <MX_USART1_UART_Init+0x4c>)
 80008cc:	2200      	movs	r2, #0
 80008ce:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80008d0:	4b0c      	ldr	r3, [pc, #48]	; (8000904 <MX_USART1_UART_Init+0x4c>)
 80008d2:	2200      	movs	r2, #0
 80008d4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80008d6:	4b0b      	ldr	r3, [pc, #44]	; (8000904 <MX_USART1_UART_Init+0x4c>)
 80008d8:	2200      	movs	r2, #0
 80008da:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80008dc:	4b09      	ldr	r3, [pc, #36]	; (8000904 <MX_USART1_UART_Init+0x4c>)
 80008de:	220c      	movs	r2, #12
 80008e0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008e2:	4b08      	ldr	r3, [pc, #32]	; (8000904 <MX_USART1_UART_Init+0x4c>)
 80008e4:	2200      	movs	r2, #0
 80008e6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80008e8:	4b06      	ldr	r3, [pc, #24]	; (8000904 <MX_USART1_UART_Init+0x4c>)
 80008ea:	2200      	movs	r2, #0
 80008ec:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80008ee:	4805      	ldr	r0, [pc, #20]	; (8000904 <MX_USART1_UART_Init+0x4c>)
 80008f0:	f002 fc22 	bl	8003138 <HAL_UART_Init>
 80008f4:	4603      	mov	r3, r0
 80008f6:	2b00      	cmp	r3, #0
 80008f8:	d001      	beq.n	80008fe <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80008fa:	f000 fbe3 	bl	80010c4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80008fe:	bf00      	nop
 8000900:	bd80      	pop	{r7, pc}
 8000902:	bf00      	nop
 8000904:	200001e8 	.word	0x200001e8
 8000908:	40011000 	.word	0x40011000

0800090c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800090c:	b580      	push	{r7, lr}
 800090e:	b08c      	sub	sp, #48	; 0x30
 8000910:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000912:	f107 031c 	add.w	r3, r7, #28
 8000916:	2200      	movs	r2, #0
 8000918:	601a      	str	r2, [r3, #0]
 800091a:	605a      	str	r2, [r3, #4]
 800091c:	609a      	str	r2, [r3, #8]
 800091e:	60da      	str	r2, [r3, #12]
 8000920:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000922:	2300      	movs	r3, #0
 8000924:	61bb      	str	r3, [r7, #24]
 8000926:	4b80      	ldr	r3, [pc, #512]	; (8000b28 <MX_GPIO_Init+0x21c>)
 8000928:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800092a:	4a7f      	ldr	r2, [pc, #508]	; (8000b28 <MX_GPIO_Init+0x21c>)
 800092c:	f043 0302 	orr.w	r3, r3, #2
 8000930:	6313      	str	r3, [r2, #48]	; 0x30
 8000932:	4b7d      	ldr	r3, [pc, #500]	; (8000b28 <MX_GPIO_Init+0x21c>)
 8000934:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000936:	f003 0302 	and.w	r3, r3, #2
 800093a:	61bb      	str	r3, [r7, #24]
 800093c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800093e:	2300      	movs	r3, #0
 8000940:	617b      	str	r3, [r7, #20]
 8000942:	4b79      	ldr	r3, [pc, #484]	; (8000b28 <MX_GPIO_Init+0x21c>)
 8000944:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000946:	4a78      	ldr	r2, [pc, #480]	; (8000b28 <MX_GPIO_Init+0x21c>)
 8000948:	f043 0308 	orr.w	r3, r3, #8
 800094c:	6313      	str	r3, [r2, #48]	; 0x30
 800094e:	4b76      	ldr	r3, [pc, #472]	; (8000b28 <MX_GPIO_Init+0x21c>)
 8000950:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000952:	f003 0308 	and.w	r3, r3, #8
 8000956:	617b      	str	r3, [r7, #20]
 8000958:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800095a:	2300      	movs	r3, #0
 800095c:	613b      	str	r3, [r7, #16]
 800095e:	4b72      	ldr	r3, [pc, #456]	; (8000b28 <MX_GPIO_Init+0x21c>)
 8000960:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000962:	4a71      	ldr	r2, [pc, #452]	; (8000b28 <MX_GPIO_Init+0x21c>)
 8000964:	f043 0304 	orr.w	r3, r3, #4
 8000968:	6313      	str	r3, [r2, #48]	; 0x30
 800096a:	4b6f      	ldr	r3, [pc, #444]	; (8000b28 <MX_GPIO_Init+0x21c>)
 800096c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800096e:	f003 0304 	and.w	r3, r3, #4
 8000972:	613b      	str	r3, [r7, #16]
 8000974:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000976:	2300      	movs	r3, #0
 8000978:	60fb      	str	r3, [r7, #12]
 800097a:	4b6b      	ldr	r3, [pc, #428]	; (8000b28 <MX_GPIO_Init+0x21c>)
 800097c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800097e:	4a6a      	ldr	r2, [pc, #424]	; (8000b28 <MX_GPIO_Init+0x21c>)
 8000980:	f043 0301 	orr.w	r3, r3, #1
 8000984:	6313      	str	r3, [r2, #48]	; 0x30
 8000986:	4b68      	ldr	r3, [pc, #416]	; (8000b28 <MX_GPIO_Init+0x21c>)
 8000988:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800098a:	f003 0301 	and.w	r3, r3, #1
 800098e:	60fb      	str	r3, [r7, #12]
 8000990:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000992:	2300      	movs	r3, #0
 8000994:	60bb      	str	r3, [r7, #8]
 8000996:	4b64      	ldr	r3, [pc, #400]	; (8000b28 <MX_GPIO_Init+0x21c>)
 8000998:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800099a:	4a63      	ldr	r2, [pc, #396]	; (8000b28 <MX_GPIO_Init+0x21c>)
 800099c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80009a0:	6313      	str	r3, [r2, #48]	; 0x30
 80009a2:	4b61      	ldr	r3, [pc, #388]	; (8000b28 <MX_GPIO_Init+0x21c>)
 80009a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80009aa:	60bb      	str	r3, [r7, #8]
 80009ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80009ae:	2300      	movs	r3, #0
 80009b0:	607b      	str	r3, [r7, #4]
 80009b2:	4b5d      	ldr	r3, [pc, #372]	; (8000b28 <MX_GPIO_Init+0x21c>)
 80009b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009b6:	4a5c      	ldr	r2, [pc, #368]	; (8000b28 <MX_GPIO_Init+0x21c>)
 80009b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80009bc:	6313      	str	r3, [r2, #48]	; 0x30
 80009be:	4b5a      	ldr	r3, [pc, #360]	; (8000b28 <MX_GPIO_Init+0x21c>)
 80009c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80009c6:	607b      	str	r3, [r7, #4]
 80009c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80009ca:	2300      	movs	r3, #0
 80009cc:	603b      	str	r3, [r7, #0]
 80009ce:	4b56      	ldr	r3, [pc, #344]	; (8000b28 <MX_GPIO_Init+0x21c>)
 80009d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009d2:	4a55      	ldr	r2, [pc, #340]	; (8000b28 <MX_GPIO_Init+0x21c>)
 80009d4:	f043 0310 	orr.w	r3, r3, #16
 80009d8:	6313      	str	r3, [r2, #48]	; 0x30
 80009da:	4b53      	ldr	r3, [pc, #332]	; (8000b28 <MX_GPIO_Init+0x21c>)
 80009dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009de:	f003 0310 	and.w	r3, r3, #16
 80009e2:	603b      	str	r3, [r7, #0]
 80009e4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RXEN_L_GPIO_Port, RXEN_L_Pin, GPIO_PIN_RESET);
 80009e6:	2200      	movs	r2, #0
 80009e8:	2108      	movs	r1, #8
 80009ea:	4850      	ldr	r0, [pc, #320]	; (8000b2c <MX_GPIO_Init+0x220>)
 80009ec:	f001 fa02 	bl	8001df4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(UART_MOD_H_GPIO_Port, UART_MOD_H_Pin, GPIO_PIN_SET);
 80009f0:	2201      	movs	r2, #1
 80009f2:	2180      	movs	r1, #128	; 0x80
 80009f4:	484e      	ldr	r0, [pc, #312]	; (8000b30 <MX_GPIO_Init+0x224>)
 80009f6:	f001 f9fd 	bl	8001df4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TE_485_L_GPIO_Port, TE_485_L_Pin, GPIO_PIN_RESET);
 80009fa:	2200      	movs	r2, #0
 80009fc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000a00:	484c      	ldr	r0, [pc, #304]	; (8000b34 <MX_GPIO_Init+0x228>)
 8000a02:	f001 f9f7 	bl	8001df4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(HDPLX_H_GPIO_Port, HDPLX_H_Pin, GPIO_PIN_SET);
 8000a06:	2201      	movs	r2, #1
 8000a08:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000a0c:	484a      	ldr	r0, [pc, #296]	; (8000b38 <MX_GPIO_Init+0x22c>)
 8000a0e:	f001 f9f1 	bl	8001df4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DXEN_H_GPIO_Port, DXEN_H_Pin, GPIO_PIN_SET);
 8000a12:	2201      	movs	r2, #1
 8000a14:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000a18:	4848      	ldr	r0, [pc, #288]	; (8000b3c <MX_GPIO_Init+0x230>)
 8000a1a:	f001 f9eb 	bl	8001df4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OSC_En_GPIO_Port, OSC_En_Pin, GPIO_PIN_SET);
 8000a1e:	2201      	movs	r2, #1
 8000a20:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000a24:	4843      	ldr	r0, [pc, #268]	; (8000b34 <MX_GPIO_Init+0x228>)
 8000a26:	f001 f9e5 	bl	8001df4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LedOut_GPIO_Port, LedOut_Pin, GPIO_PIN_RESET);
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000a30:	4843      	ldr	r0, [pc, #268]	; (8000b40 <MX_GPIO_Init+0x234>)
 8000a32:	f001 f9df 	bl	8001df4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : RXEN_L_Pin */
  GPIO_InitStruct.Pin = RXEN_L_Pin;
 8000a36:	2308      	movs	r3, #8
 8000a38:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a3a:	2301      	movs	r3, #1
 8000a3c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000a3e:	2302      	movs	r3, #2
 8000a40:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a42:	2300      	movs	r3, #0
 8000a44:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(RXEN_L_GPIO_Port, &GPIO_InitStruct);
 8000a46:	f107 031c 	add.w	r3, r7, #28
 8000a4a:	4619      	mov	r1, r3
 8000a4c:	4837      	ldr	r0, [pc, #220]	; (8000b2c <MX_GPIO_Init+0x220>)
 8000a4e:	f001 f835 	bl	8001abc <HAL_GPIO_Init>

  /*Configure GPIO pin : UART_MOD_H_Pin */
  GPIO_InitStruct.Pin = UART_MOD_H_Pin;
 8000a52:	2380      	movs	r3, #128	; 0x80
 8000a54:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a56:	2301      	movs	r3, #1
 8000a58:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000a5a:	2301      	movs	r3, #1
 8000a5c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a5e:	2300      	movs	r3, #0
 8000a60:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(UART_MOD_H_GPIO_Port, &GPIO_InitStruct);
 8000a62:	f107 031c 	add.w	r3, r7, #28
 8000a66:	4619      	mov	r1, r3
 8000a68:	4831      	ldr	r0, [pc, #196]	; (8000b30 <MX_GPIO_Init+0x224>)
 8000a6a:	f001 f827 	bl	8001abc <HAL_GPIO_Init>

  /*Configure GPIO pin : TE_485_L_Pin */
  GPIO_InitStruct.Pin = TE_485_L_Pin;
 8000a6e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000a72:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a74:	2301      	movs	r3, #1
 8000a76:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000a78:	2302      	movs	r3, #2
 8000a7a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(TE_485_L_GPIO_Port, &GPIO_InitStruct);
 8000a80:	f107 031c 	add.w	r3, r7, #28
 8000a84:	4619      	mov	r1, r3
 8000a86:	482b      	ldr	r0, [pc, #172]	; (8000b34 <MX_GPIO_Init+0x228>)
 8000a88:	f001 f818 	bl	8001abc <HAL_GPIO_Init>

  /*Configure GPIO pin : HDPLX_H_Pin */
  GPIO_InitStruct.Pin = HDPLX_H_Pin;
 8000a8c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000a90:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a92:	2301      	movs	r3, #1
 8000a94:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000a96:	2301      	movs	r3, #1
 8000a98:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a9a:	2300      	movs	r3, #0
 8000a9c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(HDPLX_H_GPIO_Port, &GPIO_InitStruct);
 8000a9e:	f107 031c 	add.w	r3, r7, #28
 8000aa2:	4619      	mov	r1, r3
 8000aa4:	4824      	ldr	r0, [pc, #144]	; (8000b38 <MX_GPIO_Init+0x22c>)
 8000aa6:	f001 f809 	bl	8001abc <HAL_GPIO_Init>

  /*Configure GPIO pin : DXEN_H_Pin */
  GPIO_InitStruct.Pin = DXEN_H_Pin;
 8000aaa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000aae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ab0:	2301      	movs	r3, #1
 8000ab2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ab4:	2301      	movs	r3, #1
 8000ab6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ab8:	2300      	movs	r3, #0
 8000aba:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(DXEN_H_GPIO_Port, &GPIO_InitStruct);
 8000abc:	f107 031c 	add.w	r3, r7, #28
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	481e      	ldr	r0, [pc, #120]	; (8000b3c <MX_GPIO_Init+0x230>)
 8000ac4:	f000 fffa 	bl	8001abc <HAL_GPIO_Init>

  /*Configure GPIO pin : OSC_En_Pin */
  GPIO_InitStruct.Pin = OSC_En_Pin;
 8000ac8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000acc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ace:	2301      	movs	r3, #1
 8000ad0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ad2:	2301      	movs	r3, #1
 8000ad4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ad6:	2300      	movs	r3, #0
 8000ad8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OSC_En_GPIO_Port, &GPIO_InitStruct);
 8000ada:	f107 031c 	add.w	r3, r7, #28
 8000ade:	4619      	mov	r1, r3
 8000ae0:	4814      	ldr	r0, [pc, #80]	; (8000b34 <MX_GPIO_Init+0x228>)
 8000ae2:	f000 ffeb 	bl	8001abc <HAL_GPIO_Init>

  /*Configure GPIO pins : Gate_Out_Pin Gate_In_Pin */
  GPIO_InitStruct.Pin = Gate_Out_Pin|Gate_In_Pin;
 8000ae6:	2303      	movs	r3, #3
 8000ae8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000aea:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000aee:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000af0:	2302      	movs	r3, #2
 8000af2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000af4:	f107 031c 	add.w	r3, r7, #28
 8000af8:	4619      	mov	r1, r3
 8000afa:	480c      	ldr	r0, [pc, #48]	; (8000b2c <MX_GPIO_Init+0x220>)
 8000afc:	f000 ffde 	bl	8001abc <HAL_GPIO_Init>

  /*Configure GPIO pin : LedOut_Pin */
  GPIO_InitStruct.Pin = LedOut_Pin;
 8000b00:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000b04:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b06:	2301      	movs	r3, #1
 8000b08:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b0a:	2301      	movs	r3, #1
 8000b0c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b0e:	2300      	movs	r3, #0
 8000b10:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LedOut_GPIO_Port, &GPIO_InitStruct);
 8000b12:	f107 031c 	add.w	r3, r7, #28
 8000b16:	4619      	mov	r1, r3
 8000b18:	4809      	ldr	r0, [pc, #36]	; (8000b40 <MX_GPIO_Init+0x234>)
 8000b1a:	f000 ffcf 	bl	8001abc <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000b1e:	bf00      	nop
 8000b20:	3730      	adds	r7, #48	; 0x30
 8000b22:	46bd      	mov	sp, r7
 8000b24:	bd80      	pop	{r7, pc}
 8000b26:	bf00      	nop
 8000b28:	40023800 	.word	0x40023800
 8000b2c:	40020400 	.word	0x40020400
 8000b30:	40020c00 	.word	0x40020c00
 8000b34:	40020800 	.word	0x40020800
 8000b38:	40020000 	.word	0x40020000
 8000b3c:	40021800 	.word	0x40021800
 8000b40:	40021000 	.word	0x40021000

08000b44 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	b082      	sub	sp, #8
 8000b48:	af00      	add	r7, sp, #0
 8000b4a:	4603      	mov	r3, r0
 8000b4c:	80fb      	strh	r3, [r7, #6]
  __ASM volatile ("cpsid i" : : : "memory");
 8000b4e:	b672      	cpsid	i
}
 8000b50:	bf00      	nop
    __disable_irq();
    if (GPIO_Pin == Gate_In_Pin)
 8000b52:	88fb      	ldrh	r3, [r7, #6]
 8000b54:	2b01      	cmp	r3, #1
 8000b56:	d134      	bne.n	8000bc2 <HAL_GPIO_EXTI_Callback+0x7e>
    {
       if (READ_BIT(Modbus_Ctrl_Reg, MEASURE_FLAG) && f_start == false)
 8000b58:	4b33      	ldr	r3, [pc, #204]	; (8000c28 <HAL_GPIO_EXTI_Callback+0xe4>)
 8000b5a:	781b      	ldrb	r3, [r3, #0]
 8000b5c:	f003 0301 	and.w	r3, r3, #1
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	d05a      	beq.n	8000c1a <HAL_GPIO_EXTI_Callback+0xd6>
 8000b64:	4b31      	ldr	r3, [pc, #196]	; (8000c2c <HAL_GPIO_EXTI_Callback+0xe8>)
 8000b66:	781b      	ldrb	r3, [r3, #0]
 8000b68:	b2db      	uxtb	r3, r3
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	d155      	bne.n	8000c1a <HAL_GPIO_EXTI_Callback+0xd6>
       {
           HAL_NVIC_DisableIRQ(Gate_In_EXTI_IRQn); //Disable EXTI0 interrupt to exclude debounce
 8000b6e:	2006      	movs	r0, #6
 8000b70:	f000 fedb 	bl	800192a <HAL_NVIC_DisableIRQ>

           tim10_elapsed_cnt = 0;
 8000b74:	4b2e      	ldr	r3, [pc, #184]	; (8000c30 <HAL_GPIO_EXTI_Callback+0xec>)
 8000b76:	2200      	movs	r2, #0
 8000b78:	601a      	str	r2, [r3, #0]
           tim10_reminder = 0;
 8000b7a:	4b2e      	ldr	r3, [pc, #184]	; (8000c34 <HAL_GPIO_EXTI_Callback+0xf0>)
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	601a      	str	r2, [r3, #0]

           f_start = true;
 8000b80:	4b2a      	ldr	r3, [pc, #168]	; (8000c2c <HAL_GPIO_EXTI_Callback+0xe8>)
 8000b82:	2201      	movs	r2, #1
 8000b84:	701a      	strb	r2, [r3, #0]
           f_error =  false;
 8000b86:	4b2c      	ldr	r3, [pc, #176]	; (8000c38 <HAL_GPIO_EXTI_Callback+0xf4>)
 8000b88:	2200      	movs	r2, #0
 8000b8a:	701a      	strb	r2, [r3, #0]

           //Clear all pending EXTI1 interrupts and enable interrupt
           while (HAL_NVIC_GetPendingIRQ(Gate_Out_EXTI_IRQn))
 8000b8c:	e005      	b.n	8000b9a <HAL_GPIO_EXTI_Callback+0x56>
           {
               __HAL_GPIO_EXTI_CLEAR_IT(Gate_Out_Pin);
 8000b8e:	4b2b      	ldr	r3, [pc, #172]	; (8000c3c <HAL_GPIO_EXTI_Callback+0xf8>)
 8000b90:	2202      	movs	r2, #2
 8000b92:	615a      	str	r2, [r3, #20]
               HAL_NVIC_ClearPendingIRQ(Gate_Out_EXTI_IRQn);
 8000b94:	2007      	movs	r0, #7
 8000b96:	f000 fef1 	bl	800197c <HAL_NVIC_ClearPendingIRQ>
           while (HAL_NVIC_GetPendingIRQ(Gate_Out_EXTI_IRQn))
 8000b9a:	2007      	movs	r0, #7
 8000b9c:	f000 fedf 	bl	800195e <HAL_NVIC_GetPendingIRQ>
 8000ba0:	4603      	mov	r3, r0
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	d1f3      	bne.n	8000b8e <HAL_GPIO_EXTI_Callback+0x4a>
           }
           HAL_NVIC_EnableIRQ(Gate_Out_EXTI_IRQn);
 8000ba6:	2007      	movs	r0, #7
 8000ba8:	f000 feb1 	bl	800190e <HAL_NVIC_EnableIRQ>

           __HAL_TIM_SET_COUNTER(&htim10, 0); //Erase timer counter and start it
 8000bac:	4b24      	ldr	r3, [pc, #144]	; (8000c40 <HAL_GPIO_EXTI_Callback+0xfc>)
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	625a      	str	r2, [r3, #36]	; 0x24
           //HAL_TIM_Base_Start_IT(&htim10);

           HAL_GPIO_WritePin(LedOut_GPIO_Port, LedOut_Pin, GPIO_PIN_SET); //RED LED turned on
 8000bb4:	2201      	movs	r2, #1
 8000bb6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000bba:	4822      	ldr	r0, [pc, #136]	; (8000c44 <HAL_GPIO_EXTI_Callback+0x100>)
 8000bbc:	f001 f91a 	bl	8001df4 <HAL_GPIO_WritePin>
 8000bc0:	e02b      	b.n	8000c1a <HAL_GPIO_EXTI_Callback+0xd6>
       }
    }
    else if (GPIO_Pin == Gate_Out_Pin)
 8000bc2:	88fb      	ldrh	r3, [r7, #6]
 8000bc4:	2b02      	cmp	r3, #2
 8000bc6:	d128      	bne.n	8000c1a <HAL_GPIO_EXTI_Callback+0xd6>
    {
        if (READ_BIT(Modbus_Ctrl_Reg, MEASURE_FLAG) && f_start == true)
 8000bc8:	4b17      	ldr	r3, [pc, #92]	; (8000c28 <HAL_GPIO_EXTI_Callback+0xe4>)
 8000bca:	781b      	ldrb	r3, [r3, #0]
 8000bcc:	f003 0301 	and.w	r3, r3, #1
 8000bd0:	2b00      	cmp	r3, #0
 8000bd2:	d022      	beq.n	8000c1a <HAL_GPIO_EXTI_Callback+0xd6>
 8000bd4:	4b15      	ldr	r3, [pc, #84]	; (8000c2c <HAL_GPIO_EXTI_Callback+0xe8>)
 8000bd6:	781b      	ldrb	r3, [r3, #0]
 8000bd8:	b2db      	uxtb	r3, r3
 8000bda:	2b01      	cmp	r3, #1
 8000bdc:	d11d      	bne.n	8000c1a <HAL_GPIO_EXTI_Callback+0xd6>
        {
            HAL_NVIC_DisableIRQ(Gate_Out_EXTI_IRQn); //Disable EXTI1 interrupt to exclude debounce
 8000bde:	2007      	movs	r0, #7
 8000be0:	f000 fea3 	bl	800192a <HAL_NVIC_DisableIRQ>

            HAL_TIM_Base_Stop_IT(&htim10);  //Stop timer counter and save the counter value
 8000be4:	4816      	ldr	r0, [pc, #88]	; (8000c40 <HAL_GPIO_EXTI_Callback+0xfc>)
 8000be6:	f001 feb7 	bl	8002958 <HAL_TIM_Base_Stop_IT>
            tim10_reminder = __HAL_TIM_GET_COUNTER(&htim10);
 8000bea:	4b15      	ldr	r3, [pc, #84]	; (8000c40 <HAL_GPIO_EXTI_Callback+0xfc>)
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000bf0:	4a10      	ldr	r2, [pc, #64]	; (8000c34 <HAL_GPIO_EXTI_Callback+0xf0>)
 8000bf2:	6013      	str	r3, [r2, #0]

            CLEAR_BIT(Modbus_Ctrl_Reg, MEASURE_FLAG);
 8000bf4:	4b0c      	ldr	r3, [pc, #48]	; (8000c28 <HAL_GPIO_EXTI_Callback+0xe4>)
 8000bf6:	781b      	ldrb	r3, [r3, #0]
 8000bf8:	f023 0301 	bic.w	r3, r3, #1
 8000bfc:	b2da      	uxtb	r2, r3
 8000bfe:	4b0a      	ldr	r3, [pc, #40]	; (8000c28 <HAL_GPIO_EXTI_Callback+0xe4>)
 8000c00:	701a      	strb	r2, [r3, #0]
            f_start = false;
 8000c02:	4b0a      	ldr	r3, [pc, #40]	; (8000c2c <HAL_GPIO_EXTI_Callback+0xe8>)
 8000c04:	2200      	movs	r2, #0
 8000c06:	701a      	strb	r2, [r3, #0]
            f_calc = true;
 8000c08:	4b0f      	ldr	r3, [pc, #60]	; (8000c48 <HAL_GPIO_EXTI_Callback+0x104>)
 8000c0a:	2201      	movs	r2, #1
 8000c0c:	701a      	strb	r2, [r3, #0]

            HAL_GPIO_WritePin(LedOut_GPIO_Port, LedOut_Pin, GPIO_PIN_RESET); //RED LED turned off
 8000c0e:	2200      	movs	r2, #0
 8000c10:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000c14:	480b      	ldr	r0, [pc, #44]	; (8000c44 <HAL_GPIO_EXTI_Callback+0x100>)
 8000c16:	f001 f8ed 	bl	8001df4 <HAL_GPIO_WritePin>
  __ASM volatile ("cpsie i" : : : "memory");
 8000c1a:	b662      	cpsie	i
}
 8000c1c:	bf00      	nop
        }
    }
    __enable_irq();
}
 8000c1e:	bf00      	nop
 8000c20:	3708      	adds	r7, #8
 8000c22:	46bd      	mov	sp, r7
 8000c24:	bd80      	pop	{r7, pc}
 8000c26:	bf00      	nop
 8000c28:	20000242 	.word	0x20000242
 8000c2c:	20000236 	.word	0x20000236
 8000c30:	2000022c 	.word	0x2000022c
 8000c34:	20000230 	.word	0x20000230
 8000c38:	20000235 	.word	0x20000235
 8000c3c:	40013c00 	.word	0x40013c00
 8000c40:	2000015c 	.word	0x2000015c
 8000c44:	40021000 	.word	0x40021000
 8000c48:	20000234 	.word	0x20000234

08000c4c <HAL_UART_RxCpltCallback>:
/**
  * @brief UART RX complete callback
  * @retval None
  */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b082      	sub	sp, #8
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	6078      	str	r0, [r7, #4]
    HAL_UART_RxCpltCallback_modbus(huart);
 8000c54:	6878      	ldr	r0, [r7, #4]
 8000c56:	f004 fab5 	bl	80051c4 <HAL_UART_RxCpltCallback_modbus>
}
 8000c5a:	bf00      	nop
 8000c5c:	3708      	adds	r7, #8
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	bd80      	pop	{r7, pc}

08000c62 <HAL_UART_TxCpltCallback>:
/**
  * @brief UART TX complete callback
  * @retval None
  */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8000c62:	b580      	push	{r7, lr}
 8000c64:	b082      	sub	sp, #8
 8000c66:	af00      	add	r7, sp, #0
 8000c68:	6078      	str	r0, [r7, #4]
    HAL_UART_TxCpltCallback_modbus(huart);
 8000c6a:	6878      	ldr	r0, [r7, #4]
 8000c6c:	f004 fa96 	bl	800519c <HAL_UART_TxCpltCallback_modbus>
}
 8000c70:	bf00      	nop
 8000c72:	3708      	adds	r7, #8
 8000c74:	46bd      	mov	sp, r7
 8000c76:	bd80      	pop	{r7, pc}

08000c78 <HAL_TIM_PeriodElapsedCallback>:
/**
  * @brief Timer tim10 elapsed period callback
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	b082      	sub	sp, #8
 8000c7c:	af00      	add	r7, sp, #0
 8000c7e:	6078      	str	r0, [r7, #4]
    HAL_TIM_PeriodElapsedCallback_Modbus(htim);
 8000c80:	6878      	ldr	r0, [r7, #4]
 8000c82:	f004 faeb 	bl	800525c <HAL_TIM_PeriodElapsedCallback_Modbus>
  __ASM volatile ("cpsid i" : : : "memory");
 8000c86:	b672      	cpsid	i
}
 8000c88:	bf00      	nop

    __disable_irq();
    if (htim->Instance == TIM10)
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	681b      	ldr	r3, [r3, #0]
 8000c8e:	4a1b      	ldr	r2, [pc, #108]	; (8000cfc <HAL_TIM_PeriodElapsedCallback+0x84>)
 8000c90:	4293      	cmp	r3, r2
 8000c92:	d12d      	bne.n	8000cf0 <HAL_TIM_PeriodElapsedCallback+0x78>
    {
        if(f_start == true)
 8000c94:	4b1a      	ldr	r3, [pc, #104]	; (8000d00 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8000c96:	781b      	ldrb	r3, [r3, #0]
 8000c98:	b2db      	uxtb	r3, r3
 8000c9a:	2b01      	cmp	r3, #1
 8000c9c:	d128      	bne.n	8000cf0 <HAL_TIM_PeriodElapsedCallback+0x78>
        {
            //check for the false start case
            if (++tim10_elapsed_cnt == FALSE_START_TIMEOUT)
 8000c9e:	4b19      	ldr	r3, [pc, #100]	; (8000d04 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8000ca0:	681b      	ldr	r3, [r3, #0]
 8000ca2:	3301      	adds	r3, #1
 8000ca4:	4a17      	ldr	r2, [pc, #92]	; (8000d04 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8000ca6:	6013      	str	r3, [r2, #0]
 8000ca8:	2b05      	cmp	r3, #5
 8000caa:	d11c      	bne.n	8000ce6 <HAL_TIM_PeriodElapsedCallback+0x6e>
            {
                HAL_TIM_Base_Stop_IT(&htim10);  //Don't need timer any more -  stop it
 8000cac:	4816      	ldr	r0, [pc, #88]	; (8000d08 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8000cae:	f001 fe53 	bl	8002958 <HAL_TIM_Base_Stop_IT>
                HAL_NVIC_DisableIRQ(Gate_Out_EXTI_IRQn); //Disable EXTI1 interrupt - don't need it any more
 8000cb2:	2007      	movs	r0, #7
 8000cb4:	f000 fe39 	bl	800192a <HAL_NVIC_DisableIRQ>

                f_error =  true;
 8000cb8:	4b14      	ldr	r3, [pc, #80]	; (8000d0c <HAL_TIM_PeriodElapsedCallback+0x94>)
 8000cba:	2201      	movs	r2, #1
 8000cbc:	701a      	strb	r2, [r3, #0]
                CLEAR_BIT(Modbus_Ctrl_Reg, MEASURE_FLAG);
 8000cbe:	4b14      	ldr	r3, [pc, #80]	; (8000d10 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8000cc0:	781b      	ldrb	r3, [r3, #0]
 8000cc2:	f023 0301 	bic.w	r3, r3, #1
 8000cc6:	b2da      	uxtb	r2, r3
 8000cc8:	4b11      	ldr	r3, [pc, #68]	; (8000d10 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8000cca:	701a      	strb	r2, [r3, #0]
                f_start = false;
 8000ccc:	4b0c      	ldr	r3, [pc, #48]	; (8000d00 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8000cce:	2200      	movs	r2, #0
 8000cd0:	701a      	strb	r2, [r3, #0]
                f_calc = false;
 8000cd2:	4b10      	ldr	r3, [pc, #64]	; (8000d14 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	701a      	strb	r2, [r3, #0]

                HAL_GPIO_WritePin(LedOut_GPIO_Port, LedOut_Pin, GPIO_PIN_RESET);  //RED LED turned off
 8000cd8:	2200      	movs	r2, #0
 8000cda:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000cde:	480e      	ldr	r0, [pc, #56]	; (8000d18 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8000ce0:	f001 f888 	bl	8001df4 <HAL_GPIO_WritePin>
 8000ce4:	e004      	b.n	8000cf0 <HAL_TIM_PeriodElapsedCallback+0x78>
            }
            else
            {
                HAL_GPIO_TogglePin(LedOut_GPIO_Port, LedOut_Pin);
 8000ce6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000cea:	480b      	ldr	r0, [pc, #44]	; (8000d18 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8000cec:	f001 f89b 	bl	8001e26 <HAL_GPIO_TogglePin>
  __ASM volatile ("cpsie i" : : : "memory");
 8000cf0:	b662      	cpsie	i
}
 8000cf2:	bf00      	nop
            }
        }
    }
    __enable_irq();
}
 8000cf4:	bf00      	nop
 8000cf6:	3708      	adds	r7, #8
 8000cf8:	46bd      	mov	sp, r7
 8000cfa:	bd80      	pop	{r7, pc}
 8000cfc:	40014400 	.word	0x40014400
 8000d00:	20000236 	.word	0x20000236
 8000d04:	2000022c 	.word	0x2000022c
 8000d08:	2000015c 	.word	0x2000015c
 8000d0c:	20000235 	.word	0x20000235
 8000d10:	20000242 	.word	0x20000242
 8000d14:	20000234 	.word	0x20000234
 8000d18:	40021000 	.word	0x40021000

08000d1c <Init_SpeedMeasure>:
/**
  * @brief Initialize the speed measurement process
  * @retval None
  */
static void Init_SpeedMeasure()
{
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000d20:	b672      	cpsid	i
}
 8000d22:	bf00      	nop
    __disable_irq();
    //Clear all pending EXTI0 interrupts and enable interrupt
    while (HAL_NVIC_GetPendingIRQ(Gate_In_EXTI_IRQn))
 8000d24:	e005      	b.n	8000d32 <Init_SpeedMeasure+0x16>
    {
        __HAL_GPIO_EXTI_CLEAR_IT(Gate_In_Pin);
 8000d26:	4b0b      	ldr	r3, [pc, #44]	; (8000d54 <Init_SpeedMeasure+0x38>)
 8000d28:	2201      	movs	r2, #1
 8000d2a:	615a      	str	r2, [r3, #20]
        HAL_NVIC_ClearPendingIRQ(Gate_In_EXTI_IRQn);
 8000d2c:	2006      	movs	r0, #6
 8000d2e:	f000 fe25 	bl	800197c <HAL_NVIC_ClearPendingIRQ>
    while (HAL_NVIC_GetPendingIRQ(Gate_In_EXTI_IRQn))
 8000d32:	2006      	movs	r0, #6
 8000d34:	f000 fe13 	bl	800195e <HAL_NVIC_GetPendingIRQ>
 8000d38:	4603      	mov	r3, r0
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d1f3      	bne.n	8000d26 <Init_SpeedMeasure+0xa>
    }
    HAL_NVIC_EnableIRQ(Gate_In_EXTI_IRQn);
 8000d3e:	2006      	movs	r0, #6
 8000d40:	f000 fde5 	bl	800190e <HAL_NVIC_EnableIRQ>

    HAL_TIM_Base_Start_IT(&htim10);
 8000d44:	4804      	ldr	r0, [pc, #16]	; (8000d58 <Init_SpeedMeasure+0x3c>)
 8000d46:	f001 fd97 	bl	8002878 <HAL_TIM_Base_Start_IT>
  __ASM volatile ("cpsie i" : : : "memory");
 8000d4a:	b662      	cpsie	i
}
 8000d4c:	bf00      	nop
    __enable_irq();
}
 8000d4e:	bf00      	nop
 8000d50:	bd80      	pop	{r7, pc}
 8000d52:	bf00      	nop
 8000d54:	40013c00 	.word	0x40013c00
 8000d58:	2000015c 	.word	0x2000015c

08000d5c <Calculate_Speed>:
/**
  * @brief Calculate the object speed (m/s) and transmit it through the UART interface
  * @retval None
  */
static void Calculate_Speed()
{
 8000d5c:	b480      	push	{r7}
 8000d5e:	b083      	sub	sp, #12
 8000d60:	af00      	add	r7, sp, #0

    /*time_us =  ONE_TICK_US * (tim10_elapsed_cnt * TIM10_Period + tim10_reminder) ;

    object_speed = ((REEL_LENGTH_CM * 1000000) / time_us) / 100; //speed in meters per second*/

    if (tim10_elapsed_cnt == 0 && tim10_reminder == 0) //case if two sensors were triggered simultaneously
 8000d62:	4b18      	ldr	r3, [pc, #96]	; (8000dc4 <Calculate_Speed+0x68>)
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	d108      	bne.n	8000d7c <Calculate_Speed+0x20>
 8000d6a:	4b17      	ldr	r3, [pc, #92]	; (8000dc8 <Calculate_Speed+0x6c>)
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d104      	bne.n	8000d7c <Calculate_Speed+0x20>
    {
        object_speed = FALSE_START_SPEED_VAL - 1; //to identify this situation from others
 8000d72:	4b16      	ldr	r3, [pc, #88]	; (8000dcc <Calculate_Speed+0x70>)
 8000d74:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8000d78:	801a      	strh	r2, [r3, #0]
 8000d7a:	e01d      	b.n	8000db8 <Calculate_Speed+0x5c>
    }
    else
    {
        time_us = tim10_elapsed_cnt * TIM10_Period + tim10_reminder;
 8000d7c:	4b11      	ldr	r3, [pc, #68]	; (8000dc4 <Calculate_Speed+0x68>)
 8000d7e:	681b      	ldr	r3, [r3, #0]
 8000d80:	f242 7210 	movw	r2, #10000	; 0x2710
 8000d84:	fb03 f202 	mul.w	r2, r3, r2
 8000d88:	4b0f      	ldr	r3, [pc, #60]	; (8000dc8 <Calculate_Speed+0x6c>)
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	4413      	add	r3, r2
 8000d8e:	607b      	str	r3, [r7, #4]

        object_speed = (uint16_t)( ( MAX_CM_PER_SEC / time_us ) / 10); //speed in tenth of centimeters per second
 8000d90:	4a0f      	ldr	r2, [pc, #60]	; (8000dd0 <Calculate_Speed+0x74>)
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d98:	b29a      	uxth	r2, r3
 8000d9a:	4b0c      	ldr	r3, [pc, #48]	; (8000dcc <Calculate_Speed+0x70>)
 8000d9c:	801a      	strh	r2, [r3, #0]

        object_time_us = time_us * ONE_TICK_US; //time in us
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	2264      	movs	r2, #100	; 0x64
 8000da2:	fb02 f303 	mul.w	r3, r2, r3
 8000da6:	4a0b      	ldr	r2, [pc, #44]	; (8000dd4 <Calculate_Speed+0x78>)
 8000da8:	6013      	str	r3, [r2, #0]

        ++measure_cnt;
 8000daa:	4b0b      	ldr	r3, [pc, #44]	; (8000dd8 <Calculate_Speed+0x7c>)
 8000dac:	881b      	ldrh	r3, [r3, #0]
 8000dae:	3301      	adds	r3, #1
 8000db0:	b29a      	uxth	r2, r3
 8000db2:	4b09      	ldr	r3, [pc, #36]	; (8000dd8 <Calculate_Speed+0x7c>)
 8000db4:	801a      	strh	r2, [r3, #0]
    }
}
 8000db6:	bf00      	nop
 8000db8:	bf00      	nop
 8000dba:	370c      	adds	r7, #12
 8000dbc:	46bd      	mov	sp, r7
 8000dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc2:	4770      	bx	lr
 8000dc4:	2000022c 	.word	0x2000022c
 8000dc8:	20000230 	.word	0x20000230
 8000dcc:	20000238 	.word	0x20000238
 8000dd0:	000186a0 	.word	0x000186a0
 8000dd4:	2000023c 	.word	0x2000023c
 8000dd8:	20000240 	.word	0x20000240

08000ddc <eMBRegInputCB>:
/**
  * @brief
  * @retval eMBErrorCode
  */
eMBErrorCode eMBRegInputCB(uint8_t *pucRegBuffer, uint16_t usAddress, uint16_t usNRegs)
{
 8000ddc:	b480      	push	{r7}
 8000dde:	b085      	sub	sp, #20
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	6078      	str	r0, [r7, #4]
 8000de4:	460b      	mov	r3, r1
 8000de6:	807b      	strh	r3, [r7, #2]
 8000de8:	4613      	mov	r3, r2
 8000dea:	803b      	strh	r3, [r7, #0]
    eMBErrorCode eStatus = MB_ENOERR;
 8000dec:	2300      	movs	r3, #0
 8000dee:	73fb      	strb	r3, [r7, #15]
    uint32_t iRegIndex;

    if ((usAddress >= REG_INPUT_START) &&
 8000df0:	887b      	ldrh	r3, [r7, #2]
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	d028      	beq.n	8000e48 <eMBRegInputCB+0x6c>
        (usAddress + usNRegs <= REG_INPUT_START + REG_INPUT_NREGS))
 8000df6:	887a      	ldrh	r2, [r7, #2]
 8000df8:	883b      	ldrh	r3, [r7, #0]
 8000dfa:	4413      	add	r3, r2
    if ((usAddress >= REG_INPUT_START) &&
 8000dfc:	2b05      	cmp	r3, #5
 8000dfe:	dc23      	bgt.n	8000e48 <eMBRegInputCB+0x6c>
    {
        iRegIndex = (uint32_t)(usAddress - REG_INPUT_START);
 8000e00:	887b      	ldrh	r3, [r7, #2]
 8000e02:	3b01      	subs	r3, #1
 8000e04:	60bb      	str	r3, [r7, #8]
        while(usNRegs > 0)
 8000e06:	e01b      	b.n	8000e40 <eMBRegInputCB+0x64>
        {
            *pucRegBuffer++ = *Modbus_Data_Array[iRegIndex] >> 8;
 8000e08:	4a14      	ldr	r2, [pc, #80]	; (8000e5c <eMBRegInputCB+0x80>)
 8000e0a:	68bb      	ldr	r3, [r7, #8]
 8000e0c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e10:	881b      	ldrh	r3, [r3, #0]
 8000e12:	0a1b      	lsrs	r3, r3, #8
 8000e14:	b299      	uxth	r1, r3
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	1c5a      	adds	r2, r3, #1
 8000e1a:	607a      	str	r2, [r7, #4]
 8000e1c:	b2ca      	uxtb	r2, r1
 8000e1e:	701a      	strb	r2, [r3, #0]
            *pucRegBuffer++ = *Modbus_Data_Array[iRegIndex] & 0xFF;
 8000e20:	4a0e      	ldr	r2, [pc, #56]	; (8000e5c <eMBRegInputCB+0x80>)
 8000e22:	68bb      	ldr	r3, [r7, #8]
 8000e24:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000e28:	8819      	ldrh	r1, [r3, #0]
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	1c5a      	adds	r2, r3, #1
 8000e2e:	607a      	str	r2, [r7, #4]
 8000e30:	b2ca      	uxtb	r2, r1
 8000e32:	701a      	strb	r2, [r3, #0]
            iRegIndex++;
 8000e34:	68bb      	ldr	r3, [r7, #8]
 8000e36:	3301      	adds	r3, #1
 8000e38:	60bb      	str	r3, [r7, #8]
            usNRegs--;
 8000e3a:	883b      	ldrh	r3, [r7, #0]
 8000e3c:	3b01      	subs	r3, #1
 8000e3e:	803b      	strh	r3, [r7, #0]
        while(usNRegs > 0)
 8000e40:	883b      	ldrh	r3, [r7, #0]
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	d1e0      	bne.n	8000e08 <eMBRegInputCB+0x2c>
    if ((usAddress >= REG_INPUT_START) &&
 8000e46:	e001      	b.n	8000e4c <eMBRegInputCB+0x70>
        }
    }
    else
    {
        eStatus = MB_ENOREG;
 8000e48:	2301      	movs	r3, #1
 8000e4a:	73fb      	strb	r3, [r7, #15]
    }

    return eStatus;
 8000e4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e4e:	4618      	mov	r0, r3
 8000e50:	3714      	adds	r7, #20
 8000e52:	46bd      	mov	sp, r7
 8000e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e58:	4770      	bx	lr
 8000e5a:	bf00      	nop
 8000e5c:	20000000 	.word	0x20000000

08000e60 <eMBRegHoldingCB>:
/**
  * @brief
  * @retval eMBErrorCode
  */
eMBErrorCode eMBRegHoldingCB(uint8_t * pucRegBuffer, uint16_t usAddress, uint16_t usNRegs, eMBRegisterMode eMode)
{
 8000e60:	b480      	push	{r7}
 8000e62:	b087      	sub	sp, #28
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	60f8      	str	r0, [r7, #12]
 8000e68:	4608      	mov	r0, r1
 8000e6a:	4611      	mov	r1, r2
 8000e6c:	461a      	mov	r2, r3
 8000e6e:	4603      	mov	r3, r0
 8000e70:	817b      	strh	r3, [r7, #10]
 8000e72:	460b      	mov	r3, r1
 8000e74:	813b      	strh	r3, [r7, #8]
 8000e76:	4613      	mov	r3, r2
 8000e78:	71fb      	strb	r3, [r7, #7]
    eMBErrorCode eStatus = MB_ENOERR;
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	75fb      	strb	r3, [r7, #23]
    uint32_t iRegIndex;

    if ( (usAddress >= REG_HOLDING_START) && (usAddress + usNRegs <= REG_HOLDING_START + REG_HOLDING_NREGS) )
 8000e7e:	897b      	ldrh	r3, [r7, #10]
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	d055      	beq.n	8000f30 <eMBRegHoldingCB+0xd0>
 8000e84:	897a      	ldrh	r2, [r7, #10]
 8000e86:	893b      	ldrh	r3, [r7, #8]
 8000e88:	4413      	add	r3, r2
 8000e8a:	2b05      	cmp	r3, #5
 8000e8c:	dc50      	bgt.n	8000f30 <eMBRegHoldingCB+0xd0>
    {
        iRegIndex = (uint32_t)(usAddress - REG_HOLDING_START);
 8000e8e:	897b      	ldrh	r3, [r7, #10]
 8000e90:	3b01      	subs	r3, #1
 8000e92:	613b      	str	r3, [r7, #16]
        switch (eMode)
 8000e94:	79fb      	ldrb	r3, [r7, #7]
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d01e      	beq.n	8000ed8 <eMBRegHoldingCB+0x78>
 8000e9a:	2b01      	cmp	r3, #1
 8000e9c:	d043      	beq.n	8000f26 <eMBRegHoldingCB+0xc6>
 8000e9e:	e049      	b.n	8000f34 <eMBRegHoldingCB+0xd4>
        {
            /* Pass current register values to the protocol stack. */
            case MB_REG_READ:
                while (usNRegs > 0)
                {
                    *pucRegBuffer++ = *Modbus_Data_Array[iRegIndex] >> 8;
 8000ea0:	4a28      	ldr	r2, [pc, #160]	; (8000f44 <eMBRegHoldingCB+0xe4>)
 8000ea2:	693b      	ldr	r3, [r7, #16]
 8000ea4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ea8:	881b      	ldrh	r3, [r3, #0]
 8000eaa:	0a1b      	lsrs	r3, r3, #8
 8000eac:	b299      	uxth	r1, r3
 8000eae:	68fb      	ldr	r3, [r7, #12]
 8000eb0:	1c5a      	adds	r2, r3, #1
 8000eb2:	60fa      	str	r2, [r7, #12]
 8000eb4:	b2ca      	uxtb	r2, r1
 8000eb6:	701a      	strb	r2, [r3, #0]
                    *pucRegBuffer++ = *Modbus_Data_Array[iRegIndex] & 0xFF;
 8000eb8:	4a22      	ldr	r2, [pc, #136]	; (8000f44 <eMBRegHoldingCB+0xe4>)
 8000eba:	693b      	ldr	r3, [r7, #16]
 8000ebc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ec0:	8819      	ldrh	r1, [r3, #0]
 8000ec2:	68fb      	ldr	r3, [r7, #12]
 8000ec4:	1c5a      	adds	r2, r3, #1
 8000ec6:	60fa      	str	r2, [r7, #12]
 8000ec8:	b2ca      	uxtb	r2, r1
 8000eca:	701a      	strb	r2, [r3, #0]
                    iRegIndex++;
 8000ecc:	693b      	ldr	r3, [r7, #16]
 8000ece:	3301      	adds	r3, #1
 8000ed0:	613b      	str	r3, [r7, #16]
                    usNRegs--;
 8000ed2:	893b      	ldrh	r3, [r7, #8]
 8000ed4:	3b01      	subs	r3, #1
 8000ed6:	813b      	strh	r3, [r7, #8]
                while (usNRegs > 0)
 8000ed8:	893b      	ldrh	r3, [r7, #8]
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	d1e0      	bne.n	8000ea0 <eMBRegHoldingCB+0x40>
                }
                break;
 8000ede:	e026      	b.n	8000f2e <eMBRegHoldingCB+0xce>
                /* Update current register values with new values from the
                 * protocol stack. */
            case MB_REG_WRITE:
                while (usNRegs > 0)
                {
                    *Modbus_Data_Array[iRegIndex] = *pucRegBuffer++ << 8;
 8000ee0:	68fb      	ldr	r3, [r7, #12]
 8000ee2:	1c5a      	adds	r2, r3, #1
 8000ee4:	60fa      	str	r2, [r7, #12]
 8000ee6:	781b      	ldrb	r3, [r3, #0]
 8000ee8:	b29a      	uxth	r2, r3
 8000eea:	4916      	ldr	r1, [pc, #88]	; (8000f44 <eMBRegHoldingCB+0xe4>)
 8000eec:	693b      	ldr	r3, [r7, #16]
 8000eee:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000ef2:	0212      	lsls	r2, r2, #8
 8000ef4:	b292      	uxth	r2, r2
 8000ef6:	801a      	strh	r2, [r3, #0]
                    *Modbus_Data_Array[iRegIndex] |= *pucRegBuffer++;
 8000ef8:	68fb      	ldr	r3, [r7, #12]
 8000efa:	1c5a      	adds	r2, r3, #1
 8000efc:	60fa      	str	r2, [r7, #12]
 8000efe:	7818      	ldrb	r0, [r3, #0]
 8000f00:	4a10      	ldr	r2, [pc, #64]	; (8000f44 <eMBRegHoldingCB+0xe4>)
 8000f02:	693b      	ldr	r3, [r7, #16]
 8000f04:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f08:	8819      	ldrh	r1, [r3, #0]
 8000f0a:	b282      	uxth	r2, r0
 8000f0c:	480d      	ldr	r0, [pc, #52]	; (8000f44 <eMBRegHoldingCB+0xe4>)
 8000f0e:	693b      	ldr	r3, [r7, #16]
 8000f10:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 8000f14:	430a      	orrs	r2, r1
 8000f16:	b292      	uxth	r2, r2
 8000f18:	801a      	strh	r2, [r3, #0]
                    iRegIndex++;
 8000f1a:	693b      	ldr	r3, [r7, #16]
 8000f1c:	3301      	adds	r3, #1
 8000f1e:	613b      	str	r3, [r7, #16]
                    usNRegs--;
 8000f20:	893b      	ldrh	r3, [r7, #8]
 8000f22:	3b01      	subs	r3, #1
 8000f24:	813b      	strh	r3, [r7, #8]
                while (usNRegs > 0)
 8000f26:	893b      	ldrh	r3, [r7, #8]
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	d1d9      	bne.n	8000ee0 <eMBRegHoldingCB+0x80>
        switch (eMode)
 8000f2c:	e002      	b.n	8000f34 <eMBRegHoldingCB+0xd4>
 8000f2e:	e001      	b.n	8000f34 <eMBRegHoldingCB+0xd4>
                }
        }
    }
    else
    {
        eStatus = MB_ENOREG;
 8000f30:	2301      	movs	r3, #1
 8000f32:	75fb      	strb	r3, [r7, #23]
    }

    return eStatus;
 8000f34:	7dfb      	ldrb	r3, [r7, #23]
}
 8000f36:	4618      	mov	r0, r3
 8000f38:	371c      	adds	r7, #28
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f40:	4770      	bx	lr
 8000f42:	bf00      	nop
 8000f44:	20000000 	.word	0x20000000

08000f48 <eMBRegCoilsCB>:
/**
  * @brief
  * @retval eMBErrorCode
  */
eMBErrorCode eMBRegCoilsCB(uint8_t * pucRegBuffer, uint16_t usAddress, uint16_t usNCoils, eMBRegisterMode eMode)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b088      	sub	sp, #32
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	60f8      	str	r0, [r7, #12]
 8000f50:	4608      	mov	r0, r1
 8000f52:	4611      	mov	r1, r2
 8000f54:	461a      	mov	r2, r3
 8000f56:	4603      	mov	r3, r0
 8000f58:	817b      	strh	r3, [r7, #10]
 8000f5a:	460b      	mov	r3, r1
 8000f5c:	813b      	strh	r3, [r7, #8]
 8000f5e:	4613      	mov	r3, r2
 8000f60:	71fb      	strb	r3, [r7, #7]
     eMBErrorCode eStatus = MB_ENOERR;
 8000f62:	2300      	movs	r3, #0
 8000f64:	77fb      	strb	r3, [r7, #31]
     uint32_t iBitIndex;

     if ( (usAddress >= REG_COILS_START) && (usAddress + usNCoils <= REG_COILS_START + REG_COILS_NREGS) )
 8000f66:	897b      	ldrh	r3, [r7, #10]
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d04f      	beq.n	800100c <eMBRegCoilsCB+0xc4>
 8000f6c:	897a      	ldrh	r2, [r7, #10]
 8000f6e:	893b      	ldrh	r3, [r7, #8]
 8000f70:	4413      	add	r3, r2
 8000f72:	2b03      	cmp	r3, #3
 8000f74:	dc4a      	bgt.n	800100c <eMBRegCoilsCB+0xc4>
     {
         iBitIndex = (uint32_t)(usAddress - REG_COILS_START);
 8000f76:	897b      	ldrh	r3, [r7, #10]
 8000f78:	3b01      	subs	r3, #1
 8000f7a:	61bb      	str	r3, [r7, #24]

         switch (eMode)
 8000f7c:	79fb      	ldrb	r3, [r7, #7]
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d01d      	beq.n	8000fbe <eMBRegCoilsCB+0x76>
 8000f82:	2b01      	cmp	r3, #1
 8000f84:	d03d      	beq.n	8001002 <eMBRegCoilsCB+0xba>
 8000f86:	e043      	b.n	8001010 <eMBRegCoilsCB+0xc8>
         {
             case MB_REG_READ:
             {
                 while (usNCoils > 0)
                 {
                     UCHAR ucResult = xMBUtilGetBits(&Modbus_Ctrl_Reg, iBitIndex, 1);
 8000f88:	69bb      	ldr	r3, [r7, #24]
 8000f8a:	b29b      	uxth	r3, r3
 8000f8c:	2201      	movs	r2, #1
 8000f8e:	4619      	mov	r1, r3
 8000f90:	4822      	ldr	r0, [pc, #136]	; (800101c <eMBRegCoilsCB+0xd4>)
 8000f92:	f003 fe45 	bl	8004c20 <xMBUtilGetBits>
 8000f96:	4603      	mov	r3, r0
 8000f98:	75bb      	strb	r3, [r7, #22]
                     xMBUtilSetBits(pucRegBuffer, iBitIndex - (usAddress - REG_COILS_START), 1, ucResult);
 8000f9a:	69bb      	ldr	r3, [r7, #24]
 8000f9c:	b29a      	uxth	r2, r3
 8000f9e:	897b      	ldrh	r3, [r7, #10]
 8000fa0:	1ad3      	subs	r3, r2, r3
 8000fa2:	b29b      	uxth	r3, r3
 8000fa4:	3301      	adds	r3, #1
 8000fa6:	b299      	uxth	r1, r3
 8000fa8:	7dbb      	ldrb	r3, [r7, #22]
 8000faa:	2201      	movs	r2, #1
 8000fac:	68f8      	ldr	r0, [r7, #12]
 8000fae:	f003 fdcb 	bl	8004b48 <xMBUtilSetBits>
                     iBitIndex++;
 8000fb2:	69bb      	ldr	r3, [r7, #24]
 8000fb4:	3301      	adds	r3, #1
 8000fb6:	61bb      	str	r3, [r7, #24]
                     usNCoils--;
 8000fb8:	893b      	ldrh	r3, [r7, #8]
 8000fba:	3b01      	subs	r3, #1
 8000fbc:	813b      	strh	r3, [r7, #8]
                 while (usNCoils > 0)
 8000fbe:	893b      	ldrh	r3, [r7, #8]
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d1e1      	bne.n	8000f88 <eMBRegCoilsCB+0x40>
                 }
                 break;
 8000fc4:	e021      	b.n	800100a <eMBRegCoilsCB+0xc2>
             }
             case MB_REG_WRITE:
             {
                 while (usNCoils > 0)
                 {
                     UCHAR ucResult = xMBUtilGetBits(pucRegBuffer, iBitIndex - (usAddress - REG_COILS_START), 1);
 8000fc6:	69bb      	ldr	r3, [r7, #24]
 8000fc8:	b29a      	uxth	r2, r3
 8000fca:	897b      	ldrh	r3, [r7, #10]
 8000fcc:	1ad3      	subs	r3, r2, r3
 8000fce:	b29b      	uxth	r3, r3
 8000fd0:	3301      	adds	r3, #1
 8000fd2:	b29b      	uxth	r3, r3
 8000fd4:	2201      	movs	r2, #1
 8000fd6:	4619      	mov	r1, r3
 8000fd8:	68f8      	ldr	r0, [r7, #12]
 8000fda:	f003 fe21 	bl	8004c20 <xMBUtilGetBits>
 8000fde:	4603      	mov	r3, r0
 8000fe0:	75fb      	strb	r3, [r7, #23]
                     xMBUtilSetBits(&Modbus_Ctrl_Reg, iBitIndex, 1, ucResult );
 8000fe2:	69bb      	ldr	r3, [r7, #24]
 8000fe4:	b299      	uxth	r1, r3
 8000fe6:	7dfb      	ldrb	r3, [r7, #23]
 8000fe8:	2201      	movs	r2, #1
 8000fea:	480c      	ldr	r0, [pc, #48]	; (800101c <eMBRegCoilsCB+0xd4>)
 8000fec:	f003 fdac 	bl	8004b48 <xMBUtilSetBits>

                     CtrlRegister_Handler(iBitIndex); //Control register Bits handler
 8000ff0:	69b8      	ldr	r0, [r7, #24]
 8000ff2:	f000 f825 	bl	8001040 <CtrlRegister_Handler>

                     iBitIndex++;
 8000ff6:	69bb      	ldr	r3, [r7, #24]
 8000ff8:	3301      	adds	r3, #1
 8000ffa:	61bb      	str	r3, [r7, #24]
                     usNCoils--;
 8000ffc:	893b      	ldrh	r3, [r7, #8]
 8000ffe:	3b01      	subs	r3, #1
 8001000:	813b      	strh	r3, [r7, #8]
                 while (usNCoils > 0)
 8001002:	893b      	ldrh	r3, [r7, #8]
 8001004:	2b00      	cmp	r3, #0
 8001006:	d1de      	bne.n	8000fc6 <eMBRegCoilsCB+0x7e>
                 }
                 break;
 8001008:	bf00      	nop
         switch (eMode)
 800100a:	e001      	b.n	8001010 <eMBRegCoilsCB+0xc8>
             }
         }
     }
     else
     {
         eStatus = MB_ENOREG;
 800100c:	2301      	movs	r3, #1
 800100e:	77fb      	strb	r3, [r7, #31]
     }

     return eStatus;
 8001010:	7ffb      	ldrb	r3, [r7, #31]
}
 8001012:	4618      	mov	r0, r3
 8001014:	3720      	adds	r7, #32
 8001016:	46bd      	mov	sp, r7
 8001018:	bd80      	pop	{r7, pc}
 800101a:	bf00      	nop
 800101c:	20000242 	.word	0x20000242

08001020 <eMBRegDiscreteCB>:
/**
  * @brief
  * @retval eMBErrorCode
  */
eMBErrorCode eMBRegDiscreteCB(uint8_t * pucRegBuffer, uint16_t usAddress, uint16_t usNDiscrete)
{
 8001020:	b480      	push	{r7}
 8001022:	b083      	sub	sp, #12
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
 8001028:	460b      	mov	r3, r1
 800102a:	807b      	strh	r3, [r7, #2]
 800102c:	4613      	mov	r3, r2
 800102e:	803b      	strh	r3, [r7, #0]

    return MB_ENOERR;
 8001030:	2300      	movs	r3, #0
}
 8001032:	4618      	mov	r0, r3
 8001034:	370c      	adds	r7, #12
 8001036:	46bd      	mov	sp, r7
 8001038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103c:	4770      	bx	lr
	...

08001040 <CtrlRegister_Handler>:
/**
  * @brief Control register's bits handler
  * @retval None
  */
static void CtrlRegister_Handler(uint32_t bit)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b088      	sub	sp, #32
 8001044:	af00      	add	r7, sp, #0
 8001046:	6078      	str	r0, [r7, #4]
    switch(bit)
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	2b00      	cmp	r3, #0
 800104c:	d003      	beq.n	8001056 <CtrlRegister_Handler+0x16>
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	2b01      	cmp	r3, #1
 8001052:	d009      	beq.n	8001068 <CtrlRegister_Handler+0x28>
            HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
            break;
        }

        default:
            break;
 8001054:	e02d      	b.n	80010b2 <CtrlRegister_Handler+0x72>
            if (READ_BIT(Modbus_Ctrl_Reg, MEASURE_FLAG))
 8001056:	4b19      	ldr	r3, [pc, #100]	; (80010bc <CtrlRegister_Handler+0x7c>)
 8001058:	781b      	ldrb	r3, [r3, #0]
 800105a:	f003 0301 	and.w	r3, r3, #1
 800105e:	2b00      	cmp	r3, #0
 8001060:	d026      	beq.n	80010b0 <CtrlRegister_Handler+0x70>
                Init_SpeedMeasure();
 8001062:	f7ff fe5b 	bl	8000d1c <Init_SpeedMeasure>
            break;
 8001066:	e023      	b.n	80010b0 <CtrlRegister_Handler+0x70>
            GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001068:	f107 030c 	add.w	r3, r7, #12
 800106c:	2200      	movs	r2, #0
 800106e:	601a      	str	r2, [r3, #0]
 8001070:	605a      	str	r2, [r3, #4]
 8001072:	609a      	str	r2, [r3, #8]
 8001074:	60da      	str	r2, [r3, #12]
 8001076:	611a      	str	r2, [r3, #16]
            if (READ_BIT(Modbus_Ctrl_Reg, INT_EDGE))
 8001078:	4b10      	ldr	r3, [pc, #64]	; (80010bc <CtrlRegister_Handler+0x7c>)
 800107a:	781b      	ldrb	r3, [r3, #0]
 800107c:	f003 0302 	and.w	r3, r3, #2
 8001080:	2b00      	cmp	r3, #0
 8001082:	d007      	beq.n	8001094 <CtrlRegister_Handler+0x54>
                GPIO_InitStruct.Pin = Gate_Out_Pin|Gate_In_Pin;
 8001084:	2303      	movs	r3, #3
 8001086:	60fb      	str	r3, [r7, #12]
                GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001088:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800108c:	613b      	str	r3, [r7, #16]
                GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800108e:	2302      	movs	r3, #2
 8001090:	617b      	str	r3, [r7, #20]
 8001092:	e006      	b.n	80010a2 <CtrlRegister_Handler+0x62>
                GPIO_InitStruct.Pin = Gate_Out_Pin|Gate_In_Pin;
 8001094:	2303      	movs	r3, #3
 8001096:	60fb      	str	r3, [r7, #12]
                GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001098:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800109c:	613b      	str	r3, [r7, #16]
                GPIO_InitStruct.Pull = GPIO_PULLUP;
 800109e:	2301      	movs	r3, #1
 80010a0:	617b      	str	r3, [r7, #20]
            HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010a2:	f107 030c 	add.w	r3, r7, #12
 80010a6:	4619      	mov	r1, r3
 80010a8:	4805      	ldr	r0, [pc, #20]	; (80010c0 <CtrlRegister_Handler+0x80>)
 80010aa:	f000 fd07 	bl	8001abc <HAL_GPIO_Init>
            break;
 80010ae:	e000      	b.n	80010b2 <CtrlRegister_Handler+0x72>
            break;
 80010b0:	bf00      	nop
    }
}
 80010b2:	bf00      	nop
 80010b4:	3720      	adds	r7, #32
 80010b6:	46bd      	mov	sp, r7
 80010b8:	bd80      	pop	{r7, pc}
 80010ba:	bf00      	nop
 80010bc:	20000242 	.word	0x20000242
 80010c0:	40020400 	.word	0x40020400

080010c4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80010c4:	b480      	push	{r7}
 80010c6:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80010c8:	b672      	cpsid	i
}
 80010ca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80010cc:	e7fe      	b.n	80010cc <Error_Handler+0x8>
	...

080010d0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80010d0:	b480      	push	{r7}
 80010d2:	b083      	sub	sp, #12
 80010d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010d6:	2300      	movs	r3, #0
 80010d8:	607b      	str	r3, [r7, #4]
 80010da:	4b10      	ldr	r3, [pc, #64]	; (800111c <HAL_MspInit+0x4c>)
 80010dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010de:	4a0f      	ldr	r2, [pc, #60]	; (800111c <HAL_MspInit+0x4c>)
 80010e0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80010e4:	6453      	str	r3, [r2, #68]	; 0x44
 80010e6:	4b0d      	ldr	r3, [pc, #52]	; (800111c <HAL_MspInit+0x4c>)
 80010e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010ea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80010ee:	607b      	str	r3, [r7, #4]
 80010f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80010f2:	2300      	movs	r3, #0
 80010f4:	603b      	str	r3, [r7, #0]
 80010f6:	4b09      	ldr	r3, [pc, #36]	; (800111c <HAL_MspInit+0x4c>)
 80010f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010fa:	4a08      	ldr	r2, [pc, #32]	; (800111c <HAL_MspInit+0x4c>)
 80010fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001100:	6413      	str	r3, [r2, #64]	; 0x40
 8001102:	4b06      	ldr	r3, [pc, #24]	; (800111c <HAL_MspInit+0x4c>)
 8001104:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001106:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800110a:	603b      	str	r3, [r7, #0]
 800110c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800110e:	bf00      	nop
 8001110:	370c      	adds	r7, #12
 8001112:	46bd      	mov	sp, r7
 8001114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001118:	4770      	bx	lr
 800111a:	bf00      	nop
 800111c:	40023800 	.word	0x40023800

08001120 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	b084      	sub	sp, #16
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	4a18      	ldr	r2, [pc, #96]	; (8001190 <HAL_TIM_Base_MspInit+0x70>)
 800112e:	4293      	cmp	r3, r2
 8001130:	d116      	bne.n	8001160 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001132:	2300      	movs	r3, #0
 8001134:	60fb      	str	r3, [r7, #12]
 8001136:	4b17      	ldr	r3, [pc, #92]	; (8001194 <HAL_TIM_Base_MspInit+0x74>)
 8001138:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800113a:	4a16      	ldr	r2, [pc, #88]	; (8001194 <HAL_TIM_Base_MspInit+0x74>)
 800113c:	f043 0302 	orr.w	r3, r3, #2
 8001140:	6413      	str	r3, [r2, #64]	; 0x40
 8001142:	4b14      	ldr	r3, [pc, #80]	; (8001194 <HAL_TIM_Base_MspInit+0x74>)
 8001144:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001146:	f003 0302 	and.w	r3, r3, #2
 800114a:	60fb      	str	r3, [r7, #12]
 800114c:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 2, 0);
 800114e:	2200      	movs	r2, #0
 8001150:	2102      	movs	r1, #2
 8001152:	201d      	movs	r0, #29
 8001154:	f000 fbbf 	bl	80018d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001158:	201d      	movs	r0, #29
 800115a:	f000 fbd8 	bl	800190e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }

}
 800115e:	e012      	b.n	8001186 <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM10)
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	4a0c      	ldr	r2, [pc, #48]	; (8001198 <HAL_TIM_Base_MspInit+0x78>)
 8001166:	4293      	cmp	r3, r2
 8001168:	d10d      	bne.n	8001186 <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM10_CLK_ENABLE();
 800116a:	2300      	movs	r3, #0
 800116c:	60bb      	str	r3, [r7, #8]
 800116e:	4b09      	ldr	r3, [pc, #36]	; (8001194 <HAL_TIM_Base_MspInit+0x74>)
 8001170:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001172:	4a08      	ldr	r2, [pc, #32]	; (8001194 <HAL_TIM_Base_MspInit+0x74>)
 8001174:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001178:	6453      	str	r3, [r2, #68]	; 0x44
 800117a:	4b06      	ldr	r3, [pc, #24]	; (8001194 <HAL_TIM_Base_MspInit+0x74>)
 800117c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800117e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001182:	60bb      	str	r3, [r7, #8]
 8001184:	68bb      	ldr	r3, [r7, #8]
}
 8001186:	bf00      	nop
 8001188:	3710      	adds	r7, #16
 800118a:	46bd      	mov	sp, r7
 800118c:	bd80      	pop	{r7, pc}
 800118e:	bf00      	nop
 8001190:	40000400 	.word	0x40000400
 8001194:	40023800 	.word	0x40023800
 8001198:	40014400 	.word	0x40014400

0800119c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	b08c      	sub	sp, #48	; 0x30
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011a4:	f107 031c 	add.w	r3, r7, #28
 80011a8:	2200      	movs	r2, #0
 80011aa:	601a      	str	r2, [r3, #0]
 80011ac:	605a      	str	r2, [r3, #4]
 80011ae:	609a      	str	r2, [r3, #8]
 80011b0:	60da      	str	r2, [r3, #12]
 80011b2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	4a37      	ldr	r2, [pc, #220]	; (8001298 <HAL_UART_MspInit+0xfc>)
 80011ba:	4293      	cmp	r3, r2
 80011bc:	d135      	bne.n	800122a <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80011be:	2300      	movs	r3, #0
 80011c0:	61bb      	str	r3, [r7, #24]
 80011c2:	4b36      	ldr	r3, [pc, #216]	; (800129c <HAL_UART_MspInit+0x100>)
 80011c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011c6:	4a35      	ldr	r2, [pc, #212]	; (800129c <HAL_UART_MspInit+0x100>)
 80011c8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80011cc:	6413      	str	r3, [r2, #64]	; 0x40
 80011ce:	4b33      	ldr	r3, [pc, #204]	; (800129c <HAL_UART_MspInit+0x100>)
 80011d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011d2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80011d6:	61bb      	str	r3, [r7, #24]
 80011d8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80011da:	2300      	movs	r3, #0
 80011dc:	617b      	str	r3, [r7, #20]
 80011de:	4b2f      	ldr	r3, [pc, #188]	; (800129c <HAL_UART_MspInit+0x100>)
 80011e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011e2:	4a2e      	ldr	r2, [pc, #184]	; (800129c <HAL_UART_MspInit+0x100>)
 80011e4:	f043 0304 	orr.w	r3, r3, #4
 80011e8:	6313      	str	r3, [r2, #48]	; 0x30
 80011ea:	4b2c      	ldr	r3, [pc, #176]	; (800129c <HAL_UART_MspInit+0x100>)
 80011ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80011ee:	f003 0304 	and.w	r3, r3, #4
 80011f2:	617b      	str	r3, [r7, #20]
 80011f4:	697b      	ldr	r3, [r7, #20]
    /**UART4 GPIO Configuration
    PC11     ------> UART4_RX
    PC10     ------> UART4_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_10;
 80011f6:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80011fa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011fc:	2302      	movs	r3, #2
 80011fe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001200:	2300      	movs	r3, #0
 8001202:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001204:	2303      	movs	r3, #3
 8001206:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8001208:	2308      	movs	r3, #8
 800120a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800120c:	f107 031c 	add.w	r3, r7, #28
 8001210:	4619      	mov	r1, r3
 8001212:	4823      	ldr	r0, [pc, #140]	; (80012a0 <HAL_UART_MspInit+0x104>)
 8001214:	f000 fc52 	bl	8001abc <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 3, 0);
 8001218:	2200      	movs	r2, #0
 800121a:	2103      	movs	r1, #3
 800121c:	2034      	movs	r0, #52	; 0x34
 800121e:	f000 fb5a 	bl	80018d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8001222:	2034      	movs	r0, #52	; 0x34
 8001224:	f000 fb73 	bl	800190e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001228:	e031      	b.n	800128e <HAL_UART_MspInit+0xf2>
  else if(huart->Instance==USART1)
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	4a1d      	ldr	r2, [pc, #116]	; (80012a4 <HAL_UART_MspInit+0x108>)
 8001230:	4293      	cmp	r3, r2
 8001232:	d12c      	bne.n	800128e <HAL_UART_MspInit+0xf2>
    __HAL_RCC_USART1_CLK_ENABLE();
 8001234:	2300      	movs	r3, #0
 8001236:	613b      	str	r3, [r7, #16]
 8001238:	4b18      	ldr	r3, [pc, #96]	; (800129c <HAL_UART_MspInit+0x100>)
 800123a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800123c:	4a17      	ldr	r2, [pc, #92]	; (800129c <HAL_UART_MspInit+0x100>)
 800123e:	f043 0310 	orr.w	r3, r3, #16
 8001242:	6453      	str	r3, [r2, #68]	; 0x44
 8001244:	4b15      	ldr	r3, [pc, #84]	; (800129c <HAL_UART_MspInit+0x100>)
 8001246:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001248:	f003 0310 	and.w	r3, r3, #16
 800124c:	613b      	str	r3, [r7, #16]
 800124e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001250:	2300      	movs	r3, #0
 8001252:	60fb      	str	r3, [r7, #12]
 8001254:	4b11      	ldr	r3, [pc, #68]	; (800129c <HAL_UART_MspInit+0x100>)
 8001256:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001258:	4a10      	ldr	r2, [pc, #64]	; (800129c <HAL_UART_MspInit+0x100>)
 800125a:	f043 0301 	orr.w	r3, r3, #1
 800125e:	6313      	str	r3, [r2, #48]	; 0x30
 8001260:	4b0e      	ldr	r3, [pc, #56]	; (800129c <HAL_UART_MspInit+0x100>)
 8001262:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001264:	f003 0301 	and.w	r3, r3, #1
 8001268:	60fb      	str	r3, [r7, #12]
 800126a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_9;
 800126c:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001270:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001272:	2302      	movs	r3, #2
 8001274:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001276:	2300      	movs	r3, #0
 8001278:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800127a:	2303      	movs	r3, #3
 800127c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800127e:	2307      	movs	r3, #7
 8001280:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001282:	f107 031c 	add.w	r3, r7, #28
 8001286:	4619      	mov	r1, r3
 8001288:	4807      	ldr	r0, [pc, #28]	; (80012a8 <HAL_UART_MspInit+0x10c>)
 800128a:	f000 fc17 	bl	8001abc <HAL_GPIO_Init>
}
 800128e:	bf00      	nop
 8001290:	3730      	adds	r7, #48	; 0x30
 8001292:	46bd      	mov	sp, r7
 8001294:	bd80      	pop	{r7, pc}
 8001296:	bf00      	nop
 8001298:	40004c00 	.word	0x40004c00
 800129c:	40023800 	.word	0x40023800
 80012a0:	40020800 	.word	0x40020800
 80012a4:	40011000 	.word	0x40011000
 80012a8:	40020000 	.word	0x40020000

080012ac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  HAL_RCC_NMI_IRQHandler();
 80012b0:	f001 fa78 	bl	80027a4 <HAL_RCC_NMI_IRQHandler>
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80012b4:	e7fe      	b.n	80012b4 <NMI_Handler+0x8>

080012b6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80012b6:	b480      	push	{r7}
 80012b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80012ba:	e7fe      	b.n	80012ba <HardFault_Handler+0x4>

080012bc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80012bc:	b480      	push	{r7}
 80012be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80012c0:	e7fe      	b.n	80012c0 <MemManage_Handler+0x4>

080012c2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80012c2:	b480      	push	{r7}
 80012c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80012c6:	e7fe      	b.n	80012c6 <BusFault_Handler+0x4>

080012c8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80012c8:	b480      	push	{r7}
 80012ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80012cc:	e7fe      	b.n	80012cc <UsageFault_Handler+0x4>

080012ce <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80012ce:	b480      	push	{r7}
 80012d0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80012d2:	bf00      	nop
 80012d4:	46bd      	mov	sp, r7
 80012d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012da:	4770      	bx	lr

080012dc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80012dc:	b480      	push	{r7}
 80012de:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80012e0:	bf00      	nop
 80012e2:	46bd      	mov	sp, r7
 80012e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e8:	4770      	bx	lr

080012ea <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80012ea:	b480      	push	{r7}
 80012ec:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80012ee:	bf00      	nop
 80012f0:	46bd      	mov	sp, r7
 80012f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f6:	4770      	bx	lr

080012f8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80012fc:	f000 f98c 	bl	8001618 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001300:	bf00      	nop
 8001302:	bd80      	pop	{r7, pc}

08001304 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Gate_In_Pin);
 8001308:	2001      	movs	r0, #1
 800130a:	f000 fdcf 	bl	8001eac <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 800130e:	bf00      	nop
 8001310:	bd80      	pop	{r7, pc}

08001312 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8001312:	b580      	push	{r7, lr}
 8001314:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Gate_Out_Pin);
 8001316:	2002      	movs	r0, #2
 8001318:	f000 fdc8 	bl	8001eac <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 800131c:	bf00      	nop
 800131e:	bd80      	pop	{r7, pc}

08001320 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 8001324:	4802      	ldr	r0, [pc, #8]	; (8001330 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8001326:	f001 fb46 	bl	80029b6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800132a:	bf00      	nop
 800132c:	bd80      	pop	{r7, pc}
 800132e:	bf00      	nop
 8001330:	2000015c 	.word	0x2000015c

08001334 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001338:	4802      	ldr	r0, [pc, #8]	; (8001344 <TIM3_IRQHandler+0x10>)
 800133a:	f001 fb3c 	bl	80029b6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800133e:	bf00      	nop
 8001340:	bd80      	pop	{r7, pc}
 8001342:	bf00      	nop
 8001344:	20000114 	.word	0x20000114

08001348 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800134c:	4802      	ldr	r0, [pc, #8]	; (8001358 <USART1_IRQHandler+0x10>)
 800134e:	f002 f8db 	bl	8003508 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001352:	bf00      	nop
 8001354:	bd80      	pop	{r7, pc}
 8001356:	bf00      	nop
 8001358:	200001e8 	.word	0x200001e8

0800135c <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8001360:	4802      	ldr	r0, [pc, #8]	; (800136c <UART4_IRQHandler+0x10>)
 8001362:	f002 f8d1 	bl	8003508 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8001366:	bf00      	nop
 8001368:	bd80      	pop	{r7, pc}
 800136a:	bf00      	nop
 800136c:	200001a4 	.word	0x200001a4

08001370 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001370:	b480      	push	{r7}
 8001372:	af00      	add	r7, sp, #0
  return 1;
 8001374:	2301      	movs	r3, #1
}
 8001376:	4618      	mov	r0, r3
 8001378:	46bd      	mov	sp, r7
 800137a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137e:	4770      	bx	lr

08001380 <_kill>:

int _kill(int pid, int sig)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	b082      	sub	sp, #8
 8001384:	af00      	add	r7, sp, #0
 8001386:	6078      	str	r0, [r7, #4]
 8001388:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800138a:	f004 fb45 	bl	8005a18 <__errno>
 800138e:	4603      	mov	r3, r0
 8001390:	2216      	movs	r2, #22
 8001392:	601a      	str	r2, [r3, #0]
  return -1;
 8001394:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001398:	4618      	mov	r0, r3
 800139a:	3708      	adds	r7, #8
 800139c:	46bd      	mov	sp, r7
 800139e:	bd80      	pop	{r7, pc}

080013a0 <_exit>:

void _exit (int status)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b082      	sub	sp, #8
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80013a8:	f04f 31ff 	mov.w	r1, #4294967295
 80013ac:	6878      	ldr	r0, [r7, #4]
 80013ae:	f7ff ffe7 	bl	8001380 <_kill>
  while (1) {}    /* Make sure we hang here */
 80013b2:	e7fe      	b.n	80013b2 <_exit+0x12>

080013b4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b086      	sub	sp, #24
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	60f8      	str	r0, [r7, #12]
 80013bc:	60b9      	str	r1, [r7, #8]
 80013be:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013c0:	2300      	movs	r3, #0
 80013c2:	617b      	str	r3, [r7, #20]
 80013c4:	e00a      	b.n	80013dc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80013c6:	f3af 8000 	nop.w
 80013ca:	4601      	mov	r1, r0
 80013cc:	68bb      	ldr	r3, [r7, #8]
 80013ce:	1c5a      	adds	r2, r3, #1
 80013d0:	60ba      	str	r2, [r7, #8]
 80013d2:	b2ca      	uxtb	r2, r1
 80013d4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013d6:	697b      	ldr	r3, [r7, #20]
 80013d8:	3301      	adds	r3, #1
 80013da:	617b      	str	r3, [r7, #20]
 80013dc:	697a      	ldr	r2, [r7, #20]
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	429a      	cmp	r2, r3
 80013e2:	dbf0      	blt.n	80013c6 <_read+0x12>
  }

  return len;
 80013e4:	687b      	ldr	r3, [r7, #4]
}
 80013e6:	4618      	mov	r0, r3
 80013e8:	3718      	adds	r7, #24
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bd80      	pop	{r7, pc}

080013ee <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80013ee:	b580      	push	{r7, lr}
 80013f0:	b086      	sub	sp, #24
 80013f2:	af00      	add	r7, sp, #0
 80013f4:	60f8      	str	r0, [r7, #12]
 80013f6:	60b9      	str	r1, [r7, #8]
 80013f8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80013fa:	2300      	movs	r3, #0
 80013fc:	617b      	str	r3, [r7, #20]
 80013fe:	e009      	b.n	8001414 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001400:	68bb      	ldr	r3, [r7, #8]
 8001402:	1c5a      	adds	r2, r3, #1
 8001404:	60ba      	str	r2, [r7, #8]
 8001406:	781b      	ldrb	r3, [r3, #0]
 8001408:	4618      	mov	r0, r3
 800140a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800140e:	697b      	ldr	r3, [r7, #20]
 8001410:	3301      	adds	r3, #1
 8001412:	617b      	str	r3, [r7, #20]
 8001414:	697a      	ldr	r2, [r7, #20]
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	429a      	cmp	r2, r3
 800141a:	dbf1      	blt.n	8001400 <_write+0x12>
  }
  return len;
 800141c:	687b      	ldr	r3, [r7, #4]
}
 800141e:	4618      	mov	r0, r3
 8001420:	3718      	adds	r7, #24
 8001422:	46bd      	mov	sp, r7
 8001424:	bd80      	pop	{r7, pc}

08001426 <_close>:

int _close(int file)
{
 8001426:	b480      	push	{r7}
 8001428:	b083      	sub	sp, #12
 800142a:	af00      	add	r7, sp, #0
 800142c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800142e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001432:	4618      	mov	r0, r3
 8001434:	370c      	adds	r7, #12
 8001436:	46bd      	mov	sp, r7
 8001438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143c:	4770      	bx	lr

0800143e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800143e:	b480      	push	{r7}
 8001440:	b083      	sub	sp, #12
 8001442:	af00      	add	r7, sp, #0
 8001444:	6078      	str	r0, [r7, #4]
 8001446:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001448:	683b      	ldr	r3, [r7, #0]
 800144a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800144e:	605a      	str	r2, [r3, #4]
  return 0;
 8001450:	2300      	movs	r3, #0
}
 8001452:	4618      	mov	r0, r3
 8001454:	370c      	adds	r7, #12
 8001456:	46bd      	mov	sp, r7
 8001458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145c:	4770      	bx	lr

0800145e <_isatty>:

int _isatty(int file)
{
 800145e:	b480      	push	{r7}
 8001460:	b083      	sub	sp, #12
 8001462:	af00      	add	r7, sp, #0
 8001464:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001466:	2301      	movs	r3, #1
}
 8001468:	4618      	mov	r0, r3
 800146a:	370c      	adds	r7, #12
 800146c:	46bd      	mov	sp, r7
 800146e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001472:	4770      	bx	lr

08001474 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001474:	b480      	push	{r7}
 8001476:	b085      	sub	sp, #20
 8001478:	af00      	add	r7, sp, #0
 800147a:	60f8      	str	r0, [r7, #12]
 800147c:	60b9      	str	r1, [r7, #8]
 800147e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001480:	2300      	movs	r3, #0
}
 8001482:	4618      	mov	r0, r3
 8001484:	3714      	adds	r7, #20
 8001486:	46bd      	mov	sp, r7
 8001488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148c:	4770      	bx	lr
	...

08001490 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b086      	sub	sp, #24
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001498:	4a14      	ldr	r2, [pc, #80]	; (80014ec <_sbrk+0x5c>)
 800149a:	4b15      	ldr	r3, [pc, #84]	; (80014f0 <_sbrk+0x60>)
 800149c:	1ad3      	subs	r3, r2, r3
 800149e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80014a0:	697b      	ldr	r3, [r7, #20]
 80014a2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80014a4:	4b13      	ldr	r3, [pc, #76]	; (80014f4 <_sbrk+0x64>)
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d102      	bne.n	80014b2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80014ac:	4b11      	ldr	r3, [pc, #68]	; (80014f4 <_sbrk+0x64>)
 80014ae:	4a12      	ldr	r2, [pc, #72]	; (80014f8 <_sbrk+0x68>)
 80014b0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80014b2:	4b10      	ldr	r3, [pc, #64]	; (80014f4 <_sbrk+0x64>)
 80014b4:	681a      	ldr	r2, [r3, #0]
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	4413      	add	r3, r2
 80014ba:	693a      	ldr	r2, [r7, #16]
 80014bc:	429a      	cmp	r2, r3
 80014be:	d207      	bcs.n	80014d0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80014c0:	f004 faaa 	bl	8005a18 <__errno>
 80014c4:	4603      	mov	r3, r0
 80014c6:	220c      	movs	r2, #12
 80014c8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80014ca:	f04f 33ff 	mov.w	r3, #4294967295
 80014ce:	e009      	b.n	80014e4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80014d0:	4b08      	ldr	r3, [pc, #32]	; (80014f4 <_sbrk+0x64>)
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80014d6:	4b07      	ldr	r3, [pc, #28]	; (80014f4 <_sbrk+0x64>)
 80014d8:	681a      	ldr	r2, [r3, #0]
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	4413      	add	r3, r2
 80014de:	4a05      	ldr	r2, [pc, #20]	; (80014f4 <_sbrk+0x64>)
 80014e0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80014e2:	68fb      	ldr	r3, [r7, #12]
}
 80014e4:	4618      	mov	r0, r3
 80014e6:	3718      	adds	r7, #24
 80014e8:	46bd      	mov	sp, r7
 80014ea:	bd80      	pop	{r7, pc}
 80014ec:	20020000 	.word	0x20020000
 80014f0:	00000400 	.word	0x00000400
 80014f4:	20000244 	.word	0x20000244
 80014f8:	20000508 	.word	0x20000508

080014fc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80014fc:	b480      	push	{r7}
 80014fe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001500:	4b06      	ldr	r3, [pc, #24]	; (800151c <SystemInit+0x20>)
 8001502:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001506:	4a05      	ldr	r2, [pc, #20]	; (800151c <SystemInit+0x20>)
 8001508:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800150c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001510:	bf00      	nop
 8001512:	46bd      	mov	sp, r7
 8001514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001518:	4770      	bx	lr
 800151a:	bf00      	nop
 800151c:	e000ed00 	.word	0xe000ed00

08001520 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001520:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001558 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001524:	480d      	ldr	r0, [pc, #52]	; (800155c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001526:	490e      	ldr	r1, [pc, #56]	; (8001560 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001528:	4a0e      	ldr	r2, [pc, #56]	; (8001564 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800152a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800152c:	e002      	b.n	8001534 <LoopCopyDataInit>

0800152e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800152e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001530:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001532:	3304      	adds	r3, #4

08001534 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001534:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001536:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001538:	d3f9      	bcc.n	800152e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800153a:	4a0b      	ldr	r2, [pc, #44]	; (8001568 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800153c:	4c0b      	ldr	r4, [pc, #44]	; (800156c <LoopFillZerobss+0x26>)
  movs r3, #0
 800153e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001540:	e001      	b.n	8001546 <LoopFillZerobss>

08001542 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001542:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001544:	3204      	adds	r2, #4

08001546 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001546:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001548:	d3fb      	bcc.n	8001542 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800154a:	f7ff ffd7 	bl	80014fc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800154e:	f004 fa69 	bl	8005a24 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001552:	f7ff f80b 	bl	800056c <main>
  bx  lr    
 8001556:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001558:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800155c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001560:	200000f8 	.word	0x200000f8
  ldr r2, =_sidata
 8001564:	08006a98 	.word	0x08006a98
  ldr r2, =_sbss
 8001568:	200000f8 	.word	0x200000f8
  ldr r4, =_ebss
 800156c:	20000508 	.word	0x20000508

08001570 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001570:	e7fe      	b.n	8001570 <ADC_IRQHandler>
	...

08001574 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001578:	4b0e      	ldr	r3, [pc, #56]	; (80015b4 <HAL_Init+0x40>)
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	4a0d      	ldr	r2, [pc, #52]	; (80015b4 <HAL_Init+0x40>)
 800157e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001582:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001584:	4b0b      	ldr	r3, [pc, #44]	; (80015b4 <HAL_Init+0x40>)
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	4a0a      	ldr	r2, [pc, #40]	; (80015b4 <HAL_Init+0x40>)
 800158a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800158e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001590:	4b08      	ldr	r3, [pc, #32]	; (80015b4 <HAL_Init+0x40>)
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	4a07      	ldr	r2, [pc, #28]	; (80015b4 <HAL_Init+0x40>)
 8001596:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800159a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800159c:	2003      	movs	r0, #3
 800159e:	f000 f98f 	bl	80018c0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80015a2:	200f      	movs	r0, #15
 80015a4:	f000 f808 	bl	80015b8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80015a8:	f7ff fd92 	bl	80010d0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80015ac:	2300      	movs	r3, #0
}
 80015ae:	4618      	mov	r0, r3
 80015b0:	bd80      	pop	{r7, pc}
 80015b2:	bf00      	nop
 80015b4:	40023c00 	.word	0x40023c00

080015b8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b082      	sub	sp, #8
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80015c0:	4b12      	ldr	r3, [pc, #72]	; (800160c <HAL_InitTick+0x54>)
 80015c2:	681a      	ldr	r2, [r3, #0]
 80015c4:	4b12      	ldr	r3, [pc, #72]	; (8001610 <HAL_InitTick+0x58>)
 80015c6:	781b      	ldrb	r3, [r3, #0]
 80015c8:	4619      	mov	r1, r3
 80015ca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80015ce:	fbb3 f3f1 	udiv	r3, r3, r1
 80015d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80015d6:	4618      	mov	r0, r3
 80015d8:	f000 f9b5 	bl	8001946 <HAL_SYSTICK_Config>
 80015dc:	4603      	mov	r3, r0
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d001      	beq.n	80015e6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80015e2:	2301      	movs	r3, #1
 80015e4:	e00e      	b.n	8001604 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	2b0f      	cmp	r3, #15
 80015ea:	d80a      	bhi.n	8001602 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80015ec:	2200      	movs	r2, #0
 80015ee:	6879      	ldr	r1, [r7, #4]
 80015f0:	f04f 30ff 	mov.w	r0, #4294967295
 80015f4:	f000 f96f 	bl	80018d6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80015f8:	4a06      	ldr	r2, [pc, #24]	; (8001614 <HAL_InitTick+0x5c>)
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80015fe:	2300      	movs	r3, #0
 8001600:	e000      	b.n	8001604 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001602:	2301      	movs	r3, #1
}
 8001604:	4618      	mov	r0, r3
 8001606:	3708      	adds	r7, #8
 8001608:	46bd      	mov	sp, r7
 800160a:	bd80      	pop	{r7, pc}
 800160c:	20000010 	.word	0x20000010
 8001610:	20000018 	.word	0x20000018
 8001614:	20000014 	.word	0x20000014

08001618 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001618:	b480      	push	{r7}
 800161a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800161c:	4b06      	ldr	r3, [pc, #24]	; (8001638 <HAL_IncTick+0x20>)
 800161e:	781b      	ldrb	r3, [r3, #0]
 8001620:	461a      	mov	r2, r3
 8001622:	4b06      	ldr	r3, [pc, #24]	; (800163c <HAL_IncTick+0x24>)
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	4413      	add	r3, r2
 8001628:	4a04      	ldr	r2, [pc, #16]	; (800163c <HAL_IncTick+0x24>)
 800162a:	6013      	str	r3, [r2, #0]
}
 800162c:	bf00      	nop
 800162e:	46bd      	mov	sp, r7
 8001630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001634:	4770      	bx	lr
 8001636:	bf00      	nop
 8001638:	20000018 	.word	0x20000018
 800163c:	20000248 	.word	0x20000248

08001640 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001640:	b480      	push	{r7}
 8001642:	af00      	add	r7, sp, #0
  return uwTick;
 8001644:	4b03      	ldr	r3, [pc, #12]	; (8001654 <HAL_GetTick+0x14>)
 8001646:	681b      	ldr	r3, [r3, #0]
}
 8001648:	4618      	mov	r0, r3
 800164a:	46bd      	mov	sp, r7
 800164c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001650:	4770      	bx	lr
 8001652:	bf00      	nop
 8001654:	20000248 	.word	0x20000248

08001658 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001658:	b480      	push	{r7}
 800165a:	b085      	sub	sp, #20
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	f003 0307 	and.w	r3, r3, #7
 8001666:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001668:	4b0c      	ldr	r3, [pc, #48]	; (800169c <__NVIC_SetPriorityGrouping+0x44>)
 800166a:	68db      	ldr	r3, [r3, #12]
 800166c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800166e:	68ba      	ldr	r2, [r7, #8]
 8001670:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001674:	4013      	ands	r3, r2
 8001676:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001678:	68fb      	ldr	r3, [r7, #12]
 800167a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800167c:	68bb      	ldr	r3, [r7, #8]
 800167e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001680:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001684:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001688:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800168a:	4a04      	ldr	r2, [pc, #16]	; (800169c <__NVIC_SetPriorityGrouping+0x44>)
 800168c:	68bb      	ldr	r3, [r7, #8]
 800168e:	60d3      	str	r3, [r2, #12]
}
 8001690:	bf00      	nop
 8001692:	3714      	adds	r7, #20
 8001694:	46bd      	mov	sp, r7
 8001696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169a:	4770      	bx	lr
 800169c:	e000ed00 	.word	0xe000ed00

080016a0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80016a0:	b480      	push	{r7}
 80016a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80016a4:	4b04      	ldr	r3, [pc, #16]	; (80016b8 <__NVIC_GetPriorityGrouping+0x18>)
 80016a6:	68db      	ldr	r3, [r3, #12]
 80016a8:	0a1b      	lsrs	r3, r3, #8
 80016aa:	f003 0307 	and.w	r3, r3, #7
}
 80016ae:	4618      	mov	r0, r3
 80016b0:	46bd      	mov	sp, r7
 80016b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b6:	4770      	bx	lr
 80016b8:	e000ed00 	.word	0xe000ed00

080016bc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80016bc:	b480      	push	{r7}
 80016be:	b083      	sub	sp, #12
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	4603      	mov	r3, r0
 80016c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80016c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	db0b      	blt.n	80016e6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80016ce:	79fb      	ldrb	r3, [r7, #7]
 80016d0:	f003 021f 	and.w	r2, r3, #31
 80016d4:	4907      	ldr	r1, [pc, #28]	; (80016f4 <__NVIC_EnableIRQ+0x38>)
 80016d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016da:	095b      	lsrs	r3, r3, #5
 80016dc:	2001      	movs	r0, #1
 80016de:	fa00 f202 	lsl.w	r2, r0, r2
 80016e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80016e6:	bf00      	nop
 80016e8:	370c      	adds	r7, #12
 80016ea:	46bd      	mov	sp, r7
 80016ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f0:	4770      	bx	lr
 80016f2:	bf00      	nop
 80016f4:	e000e100 	.word	0xe000e100

080016f8 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80016f8:	b480      	push	{r7}
 80016fa:	b083      	sub	sp, #12
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	4603      	mov	r3, r0
 8001700:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001702:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001706:	2b00      	cmp	r3, #0
 8001708:	db12      	blt.n	8001730 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800170a:	79fb      	ldrb	r3, [r7, #7]
 800170c:	f003 021f 	and.w	r2, r3, #31
 8001710:	490a      	ldr	r1, [pc, #40]	; (800173c <__NVIC_DisableIRQ+0x44>)
 8001712:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001716:	095b      	lsrs	r3, r3, #5
 8001718:	2001      	movs	r0, #1
 800171a:	fa00 f202 	lsl.w	r2, r0, r2
 800171e:	3320      	adds	r3, #32
 8001720:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001724:	f3bf 8f4f 	dsb	sy
}
 8001728:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800172a:	f3bf 8f6f 	isb	sy
}
 800172e:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8001730:	bf00      	nop
 8001732:	370c      	adds	r7, #12
 8001734:	46bd      	mov	sp, r7
 8001736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173a:	4770      	bx	lr
 800173c:	e000e100 	.word	0xe000e100

08001740 <__NVIC_GetPendingIRQ>:
  \return             0  Interrupt status is not pending.
  \return             1  Interrupt status is pending.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
{
 8001740:	b480      	push	{r7}
 8001742:	b083      	sub	sp, #12
 8001744:	af00      	add	r7, sp, #0
 8001746:	4603      	mov	r3, r0
 8001748:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800174a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800174e:	2b00      	cmp	r3, #0
 8001750:	db0e      	blt.n	8001770 <__NVIC_GetPendingIRQ+0x30>
  {
    return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL))) != 0UL) ? 1UL : 0UL));
 8001752:	4a0b      	ldr	r2, [pc, #44]	; (8001780 <__NVIC_GetPendingIRQ+0x40>)
 8001754:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001758:	095b      	lsrs	r3, r3, #5
 800175a:	3340      	adds	r3, #64	; 0x40
 800175c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001760:	79fb      	ldrb	r3, [r7, #7]
 8001762:	f003 031f 	and.w	r3, r3, #31
 8001766:	fa22 f303 	lsr.w	r3, r2, r3
 800176a:	f003 0301 	and.w	r3, r3, #1
 800176e:	e000      	b.n	8001772 <__NVIC_GetPendingIRQ+0x32>
  }
  else
  {
    return(0U);
 8001770:	2300      	movs	r3, #0
  }
}
 8001772:	4618      	mov	r0, r3
 8001774:	370c      	adds	r7, #12
 8001776:	46bd      	mov	sp, r7
 8001778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177c:	4770      	bx	lr
 800177e:	bf00      	nop
 8001780:	e000e100 	.word	0xe000e100

08001784 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8001784:	b480      	push	{r7}
 8001786:	b083      	sub	sp, #12
 8001788:	af00      	add	r7, sp, #0
 800178a:	4603      	mov	r3, r0
 800178c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800178e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001792:	2b00      	cmp	r3, #0
 8001794:	db0c      	blt.n	80017b0 <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001796:	79fb      	ldrb	r3, [r7, #7]
 8001798:	f003 021f 	and.w	r2, r3, #31
 800179c:	4907      	ldr	r1, [pc, #28]	; (80017bc <__NVIC_ClearPendingIRQ+0x38>)
 800179e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017a2:	095b      	lsrs	r3, r3, #5
 80017a4:	2001      	movs	r0, #1
 80017a6:	fa00 f202 	lsl.w	r2, r0, r2
 80017aa:	3360      	adds	r3, #96	; 0x60
 80017ac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80017b0:	bf00      	nop
 80017b2:	370c      	adds	r7, #12
 80017b4:	46bd      	mov	sp, r7
 80017b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ba:	4770      	bx	lr
 80017bc:	e000e100 	.word	0xe000e100

080017c0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80017c0:	b480      	push	{r7}
 80017c2:	b083      	sub	sp, #12
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	4603      	mov	r3, r0
 80017c8:	6039      	str	r1, [r7, #0]
 80017ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	db0a      	blt.n	80017ea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017d4:	683b      	ldr	r3, [r7, #0]
 80017d6:	b2da      	uxtb	r2, r3
 80017d8:	490c      	ldr	r1, [pc, #48]	; (800180c <__NVIC_SetPriority+0x4c>)
 80017da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017de:	0112      	lsls	r2, r2, #4
 80017e0:	b2d2      	uxtb	r2, r2
 80017e2:	440b      	add	r3, r1
 80017e4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80017e8:	e00a      	b.n	8001800 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017ea:	683b      	ldr	r3, [r7, #0]
 80017ec:	b2da      	uxtb	r2, r3
 80017ee:	4908      	ldr	r1, [pc, #32]	; (8001810 <__NVIC_SetPriority+0x50>)
 80017f0:	79fb      	ldrb	r3, [r7, #7]
 80017f2:	f003 030f 	and.w	r3, r3, #15
 80017f6:	3b04      	subs	r3, #4
 80017f8:	0112      	lsls	r2, r2, #4
 80017fa:	b2d2      	uxtb	r2, r2
 80017fc:	440b      	add	r3, r1
 80017fe:	761a      	strb	r2, [r3, #24]
}
 8001800:	bf00      	nop
 8001802:	370c      	adds	r7, #12
 8001804:	46bd      	mov	sp, r7
 8001806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180a:	4770      	bx	lr
 800180c:	e000e100 	.word	0xe000e100
 8001810:	e000ed00 	.word	0xe000ed00

08001814 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001814:	b480      	push	{r7}
 8001816:	b089      	sub	sp, #36	; 0x24
 8001818:	af00      	add	r7, sp, #0
 800181a:	60f8      	str	r0, [r7, #12]
 800181c:	60b9      	str	r1, [r7, #8]
 800181e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001820:	68fb      	ldr	r3, [r7, #12]
 8001822:	f003 0307 	and.w	r3, r3, #7
 8001826:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001828:	69fb      	ldr	r3, [r7, #28]
 800182a:	f1c3 0307 	rsb	r3, r3, #7
 800182e:	2b04      	cmp	r3, #4
 8001830:	bf28      	it	cs
 8001832:	2304      	movcs	r3, #4
 8001834:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001836:	69fb      	ldr	r3, [r7, #28]
 8001838:	3304      	adds	r3, #4
 800183a:	2b06      	cmp	r3, #6
 800183c:	d902      	bls.n	8001844 <NVIC_EncodePriority+0x30>
 800183e:	69fb      	ldr	r3, [r7, #28]
 8001840:	3b03      	subs	r3, #3
 8001842:	e000      	b.n	8001846 <NVIC_EncodePriority+0x32>
 8001844:	2300      	movs	r3, #0
 8001846:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001848:	f04f 32ff 	mov.w	r2, #4294967295
 800184c:	69bb      	ldr	r3, [r7, #24]
 800184e:	fa02 f303 	lsl.w	r3, r2, r3
 8001852:	43da      	mvns	r2, r3
 8001854:	68bb      	ldr	r3, [r7, #8]
 8001856:	401a      	ands	r2, r3
 8001858:	697b      	ldr	r3, [r7, #20]
 800185a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800185c:	f04f 31ff 	mov.w	r1, #4294967295
 8001860:	697b      	ldr	r3, [r7, #20]
 8001862:	fa01 f303 	lsl.w	r3, r1, r3
 8001866:	43d9      	mvns	r1, r3
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800186c:	4313      	orrs	r3, r2
         );
}
 800186e:	4618      	mov	r0, r3
 8001870:	3724      	adds	r7, #36	; 0x24
 8001872:	46bd      	mov	sp, r7
 8001874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001878:	4770      	bx	lr
	...

0800187c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	b082      	sub	sp, #8
 8001880:	af00      	add	r7, sp, #0
 8001882:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	3b01      	subs	r3, #1
 8001888:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800188c:	d301      	bcc.n	8001892 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800188e:	2301      	movs	r3, #1
 8001890:	e00f      	b.n	80018b2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001892:	4a0a      	ldr	r2, [pc, #40]	; (80018bc <SysTick_Config+0x40>)
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	3b01      	subs	r3, #1
 8001898:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800189a:	210f      	movs	r1, #15
 800189c:	f04f 30ff 	mov.w	r0, #4294967295
 80018a0:	f7ff ff8e 	bl	80017c0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80018a4:	4b05      	ldr	r3, [pc, #20]	; (80018bc <SysTick_Config+0x40>)
 80018a6:	2200      	movs	r2, #0
 80018a8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80018aa:	4b04      	ldr	r3, [pc, #16]	; (80018bc <SysTick_Config+0x40>)
 80018ac:	2207      	movs	r2, #7
 80018ae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80018b0:	2300      	movs	r3, #0
}
 80018b2:	4618      	mov	r0, r3
 80018b4:	3708      	adds	r7, #8
 80018b6:	46bd      	mov	sp, r7
 80018b8:	bd80      	pop	{r7, pc}
 80018ba:	bf00      	nop
 80018bc:	e000e010 	.word	0xe000e010

080018c0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018c0:	b580      	push	{r7, lr}
 80018c2:	b082      	sub	sp, #8
 80018c4:	af00      	add	r7, sp, #0
 80018c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80018c8:	6878      	ldr	r0, [r7, #4]
 80018ca:	f7ff fec5 	bl	8001658 <__NVIC_SetPriorityGrouping>
}
 80018ce:	bf00      	nop
 80018d0:	3708      	adds	r7, #8
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bd80      	pop	{r7, pc}

080018d6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80018d6:	b580      	push	{r7, lr}
 80018d8:	b086      	sub	sp, #24
 80018da:	af00      	add	r7, sp, #0
 80018dc:	4603      	mov	r3, r0
 80018de:	60b9      	str	r1, [r7, #8]
 80018e0:	607a      	str	r2, [r7, #4]
 80018e2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80018e4:	2300      	movs	r3, #0
 80018e6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80018e8:	f7ff feda 	bl	80016a0 <__NVIC_GetPriorityGrouping>
 80018ec:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80018ee:	687a      	ldr	r2, [r7, #4]
 80018f0:	68b9      	ldr	r1, [r7, #8]
 80018f2:	6978      	ldr	r0, [r7, #20]
 80018f4:	f7ff ff8e 	bl	8001814 <NVIC_EncodePriority>
 80018f8:	4602      	mov	r2, r0
 80018fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80018fe:	4611      	mov	r1, r2
 8001900:	4618      	mov	r0, r3
 8001902:	f7ff ff5d 	bl	80017c0 <__NVIC_SetPriority>
}
 8001906:	bf00      	nop
 8001908:	3718      	adds	r7, #24
 800190a:	46bd      	mov	sp, r7
 800190c:	bd80      	pop	{r7, pc}

0800190e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800190e:	b580      	push	{r7, lr}
 8001910:	b082      	sub	sp, #8
 8001912:	af00      	add	r7, sp, #0
 8001914:	4603      	mov	r3, r0
 8001916:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001918:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800191c:	4618      	mov	r0, r3
 800191e:	f7ff fecd 	bl	80016bc <__NVIC_EnableIRQ>
}
 8001922:	bf00      	nop
 8001924:	3708      	adds	r7, #8
 8001926:	46bd      	mov	sp, r7
 8001928:	bd80      	pop	{r7, pc}

0800192a <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800192a:	b580      	push	{r7, lr}
 800192c:	b082      	sub	sp, #8
 800192e:	af00      	add	r7, sp, #0
 8001930:	4603      	mov	r3, r0
 8001932:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8001934:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001938:	4618      	mov	r0, r3
 800193a:	f7ff fedd 	bl	80016f8 <__NVIC_DisableIRQ>
}
 800193e:	bf00      	nop
 8001940:	3708      	adds	r7, #8
 8001942:	46bd      	mov	sp, r7
 8001944:	bd80      	pop	{r7, pc}

08001946 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001946:	b580      	push	{r7, lr}
 8001948:	b082      	sub	sp, #8
 800194a:	af00      	add	r7, sp, #0
 800194c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800194e:	6878      	ldr	r0, [r7, #4]
 8001950:	f7ff ff94 	bl	800187c <SysTick_Config>
 8001954:	4603      	mov	r3, r0
}
 8001956:	4618      	mov	r0, r3
 8001958:	3708      	adds	r7, #8
 800195a:	46bd      	mov	sp, r7
 800195c:	bd80      	pop	{r7, pc}

0800195e <HAL_NVIC_GetPendingIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval status: - 0  Interrupt status is not pending.
  *                 - 1  Interrupt status is pending.
  */
uint32_t HAL_NVIC_GetPendingIRQ(IRQn_Type IRQn)
{
 800195e:	b580      	push	{r7, lr}
 8001960:	b082      	sub	sp, #8
 8001962:	af00      	add	r7, sp, #0
 8001964:	4603      	mov	r3, r0
 8001966:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Return 1 if pending else 0 */
  return NVIC_GetPendingIRQ(IRQn);
 8001968:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800196c:	4618      	mov	r0, r3
 800196e:	f7ff fee7 	bl	8001740 <__NVIC_GetPendingIRQ>
 8001972:	4603      	mov	r3, r0
}
 8001974:	4618      	mov	r0, r3
 8001976:	3708      	adds	r7, #8
 8001978:	46bd      	mov	sp, r7
 800197a:	bd80      	pop	{r7, pc}

0800197c <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 800197c:	b580      	push	{r7, lr}
 800197e:	b082      	sub	sp, #8
 8001980:	af00      	add	r7, sp, #0
 8001982:	4603      	mov	r3, r0
 8001984:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 8001986:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800198a:	4618      	mov	r0, r3
 800198c:	f7ff fefa 	bl	8001784 <__NVIC_ClearPendingIRQ>
}
 8001990:	bf00      	nop
 8001992:	3708      	adds	r7, #8
 8001994:	46bd      	mov	sp, r7
 8001996:	bd80      	pop	{r7, pc}

08001998 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	b084      	sub	sp, #16
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019a4:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80019a6:	f7ff fe4b 	bl	8001640 <HAL_GetTick>
 80019aa:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80019b2:	b2db      	uxtb	r3, r3
 80019b4:	2b02      	cmp	r3, #2
 80019b6:	d008      	beq.n	80019ca <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	2280      	movs	r2, #128	; 0x80
 80019bc:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	2200      	movs	r2, #0
 80019c2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80019c6:	2301      	movs	r3, #1
 80019c8:	e052      	b.n	8001a70 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	681a      	ldr	r2, [r3, #0]
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	f022 0216 	bic.w	r2, r2, #22
 80019d8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	695a      	ldr	r2, [r3, #20]
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80019e8:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d103      	bne.n	80019fa <HAL_DMA_Abort+0x62>
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d007      	beq.n	8001a0a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	681a      	ldr	r2, [r3, #0]
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	f022 0208 	bic.w	r2, r2, #8
 8001a08:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	681a      	ldr	r2, [r3, #0]
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	f022 0201 	bic.w	r2, r2, #1
 8001a18:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001a1a:	e013      	b.n	8001a44 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001a1c:	f7ff fe10 	bl	8001640 <HAL_GetTick>
 8001a20:	4602      	mov	r2, r0
 8001a22:	68bb      	ldr	r3, [r7, #8]
 8001a24:	1ad3      	subs	r3, r2, r3
 8001a26:	2b05      	cmp	r3, #5
 8001a28:	d90c      	bls.n	8001a44 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	2220      	movs	r2, #32
 8001a2e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	2203      	movs	r2, #3
 8001a34:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8001a40:	2303      	movs	r3, #3
 8001a42:	e015      	b.n	8001a70 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	f003 0301 	and.w	r3, r3, #1
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d1e4      	bne.n	8001a1c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001a56:	223f      	movs	r2, #63	; 0x3f
 8001a58:	409a      	lsls	r2, r3
 8001a5a:	68fb      	ldr	r3, [r7, #12]
 8001a5c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	2201      	movs	r2, #1
 8001a62:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	2200      	movs	r2, #0
 8001a6a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8001a6e:	2300      	movs	r3, #0
}
 8001a70:	4618      	mov	r0, r3
 8001a72:	3710      	adds	r7, #16
 8001a74:	46bd      	mov	sp, r7
 8001a76:	bd80      	pop	{r7, pc}

08001a78 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001a78:	b480      	push	{r7}
 8001a7a:	b083      	sub	sp, #12
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001a86:	b2db      	uxtb	r3, r3
 8001a88:	2b02      	cmp	r3, #2
 8001a8a:	d004      	beq.n	8001a96 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	2280      	movs	r2, #128	; 0x80
 8001a90:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001a92:	2301      	movs	r3, #1
 8001a94:	e00c      	b.n	8001ab0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	2205      	movs	r2, #5
 8001a9a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	681a      	ldr	r2, [r3, #0]
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	f022 0201 	bic.w	r2, r2, #1
 8001aac:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001aae:	2300      	movs	r3, #0
}
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	370c      	adds	r7, #12
 8001ab4:	46bd      	mov	sp, r7
 8001ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aba:	4770      	bx	lr

08001abc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001abc:	b480      	push	{r7}
 8001abe:	b089      	sub	sp, #36	; 0x24
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	6078      	str	r0, [r7, #4]
 8001ac4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001aca:	2300      	movs	r3, #0
 8001acc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001ace:	2300      	movs	r3, #0
 8001ad0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	61fb      	str	r3, [r7, #28]
 8001ad6:	e16b      	b.n	8001db0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001ad8:	2201      	movs	r2, #1
 8001ada:	69fb      	ldr	r3, [r7, #28]
 8001adc:	fa02 f303 	lsl.w	r3, r2, r3
 8001ae0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001ae2:	683b      	ldr	r3, [r7, #0]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	697a      	ldr	r2, [r7, #20]
 8001ae8:	4013      	ands	r3, r2
 8001aea:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001aec:	693a      	ldr	r2, [r7, #16]
 8001aee:	697b      	ldr	r3, [r7, #20]
 8001af0:	429a      	cmp	r2, r3
 8001af2:	f040 815a 	bne.w	8001daa <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001af6:	683b      	ldr	r3, [r7, #0]
 8001af8:	685b      	ldr	r3, [r3, #4]
 8001afa:	f003 0303 	and.w	r3, r3, #3
 8001afe:	2b01      	cmp	r3, #1
 8001b00:	d005      	beq.n	8001b0e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001b02:	683b      	ldr	r3, [r7, #0]
 8001b04:	685b      	ldr	r3, [r3, #4]
 8001b06:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001b0a:	2b02      	cmp	r3, #2
 8001b0c:	d130      	bne.n	8001b70 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	689b      	ldr	r3, [r3, #8]
 8001b12:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001b14:	69fb      	ldr	r3, [r7, #28]
 8001b16:	005b      	lsls	r3, r3, #1
 8001b18:	2203      	movs	r2, #3
 8001b1a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b1e:	43db      	mvns	r3, r3
 8001b20:	69ba      	ldr	r2, [r7, #24]
 8001b22:	4013      	ands	r3, r2
 8001b24:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001b26:	683b      	ldr	r3, [r7, #0]
 8001b28:	68da      	ldr	r2, [r3, #12]
 8001b2a:	69fb      	ldr	r3, [r7, #28]
 8001b2c:	005b      	lsls	r3, r3, #1
 8001b2e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b32:	69ba      	ldr	r2, [r7, #24]
 8001b34:	4313      	orrs	r3, r2
 8001b36:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	69ba      	ldr	r2, [r7, #24]
 8001b3c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	685b      	ldr	r3, [r3, #4]
 8001b42:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001b44:	2201      	movs	r2, #1
 8001b46:	69fb      	ldr	r3, [r7, #28]
 8001b48:	fa02 f303 	lsl.w	r3, r2, r3
 8001b4c:	43db      	mvns	r3, r3
 8001b4e:	69ba      	ldr	r2, [r7, #24]
 8001b50:	4013      	ands	r3, r2
 8001b52:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001b54:	683b      	ldr	r3, [r7, #0]
 8001b56:	685b      	ldr	r3, [r3, #4]
 8001b58:	091b      	lsrs	r3, r3, #4
 8001b5a:	f003 0201 	and.w	r2, r3, #1
 8001b5e:	69fb      	ldr	r3, [r7, #28]
 8001b60:	fa02 f303 	lsl.w	r3, r2, r3
 8001b64:	69ba      	ldr	r2, [r7, #24]
 8001b66:	4313      	orrs	r3, r2
 8001b68:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	69ba      	ldr	r2, [r7, #24]
 8001b6e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001b70:	683b      	ldr	r3, [r7, #0]
 8001b72:	685b      	ldr	r3, [r3, #4]
 8001b74:	f003 0303 	and.w	r3, r3, #3
 8001b78:	2b03      	cmp	r3, #3
 8001b7a:	d017      	beq.n	8001bac <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	68db      	ldr	r3, [r3, #12]
 8001b80:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001b82:	69fb      	ldr	r3, [r7, #28]
 8001b84:	005b      	lsls	r3, r3, #1
 8001b86:	2203      	movs	r2, #3
 8001b88:	fa02 f303 	lsl.w	r3, r2, r3
 8001b8c:	43db      	mvns	r3, r3
 8001b8e:	69ba      	ldr	r2, [r7, #24]
 8001b90:	4013      	ands	r3, r2
 8001b92:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001b94:	683b      	ldr	r3, [r7, #0]
 8001b96:	689a      	ldr	r2, [r3, #8]
 8001b98:	69fb      	ldr	r3, [r7, #28]
 8001b9a:	005b      	lsls	r3, r3, #1
 8001b9c:	fa02 f303 	lsl.w	r3, r2, r3
 8001ba0:	69ba      	ldr	r2, [r7, #24]
 8001ba2:	4313      	orrs	r3, r2
 8001ba4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	69ba      	ldr	r2, [r7, #24]
 8001baa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001bac:	683b      	ldr	r3, [r7, #0]
 8001bae:	685b      	ldr	r3, [r3, #4]
 8001bb0:	f003 0303 	and.w	r3, r3, #3
 8001bb4:	2b02      	cmp	r3, #2
 8001bb6:	d123      	bne.n	8001c00 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001bb8:	69fb      	ldr	r3, [r7, #28]
 8001bba:	08da      	lsrs	r2, r3, #3
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	3208      	adds	r2, #8
 8001bc0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001bc4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001bc6:	69fb      	ldr	r3, [r7, #28]
 8001bc8:	f003 0307 	and.w	r3, r3, #7
 8001bcc:	009b      	lsls	r3, r3, #2
 8001bce:	220f      	movs	r2, #15
 8001bd0:	fa02 f303 	lsl.w	r3, r2, r3
 8001bd4:	43db      	mvns	r3, r3
 8001bd6:	69ba      	ldr	r2, [r7, #24]
 8001bd8:	4013      	ands	r3, r2
 8001bda:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001bdc:	683b      	ldr	r3, [r7, #0]
 8001bde:	691a      	ldr	r2, [r3, #16]
 8001be0:	69fb      	ldr	r3, [r7, #28]
 8001be2:	f003 0307 	and.w	r3, r3, #7
 8001be6:	009b      	lsls	r3, r3, #2
 8001be8:	fa02 f303 	lsl.w	r3, r2, r3
 8001bec:	69ba      	ldr	r2, [r7, #24]
 8001bee:	4313      	orrs	r3, r2
 8001bf0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001bf2:	69fb      	ldr	r3, [r7, #28]
 8001bf4:	08da      	lsrs	r2, r3, #3
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	3208      	adds	r2, #8
 8001bfa:	69b9      	ldr	r1, [r7, #24]
 8001bfc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001c06:	69fb      	ldr	r3, [r7, #28]
 8001c08:	005b      	lsls	r3, r3, #1
 8001c0a:	2203      	movs	r2, #3
 8001c0c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c10:	43db      	mvns	r3, r3
 8001c12:	69ba      	ldr	r2, [r7, #24]
 8001c14:	4013      	ands	r3, r2
 8001c16:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001c18:	683b      	ldr	r3, [r7, #0]
 8001c1a:	685b      	ldr	r3, [r3, #4]
 8001c1c:	f003 0203 	and.w	r2, r3, #3
 8001c20:	69fb      	ldr	r3, [r7, #28]
 8001c22:	005b      	lsls	r3, r3, #1
 8001c24:	fa02 f303 	lsl.w	r3, r2, r3
 8001c28:	69ba      	ldr	r2, [r7, #24]
 8001c2a:	4313      	orrs	r3, r2
 8001c2c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	69ba      	ldr	r2, [r7, #24]
 8001c32:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001c34:	683b      	ldr	r3, [r7, #0]
 8001c36:	685b      	ldr	r3, [r3, #4]
 8001c38:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	f000 80b4 	beq.w	8001daa <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c42:	2300      	movs	r3, #0
 8001c44:	60fb      	str	r3, [r7, #12]
 8001c46:	4b60      	ldr	r3, [pc, #384]	; (8001dc8 <HAL_GPIO_Init+0x30c>)
 8001c48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c4a:	4a5f      	ldr	r2, [pc, #380]	; (8001dc8 <HAL_GPIO_Init+0x30c>)
 8001c4c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c50:	6453      	str	r3, [r2, #68]	; 0x44
 8001c52:	4b5d      	ldr	r3, [pc, #372]	; (8001dc8 <HAL_GPIO_Init+0x30c>)
 8001c54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c56:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c5a:	60fb      	str	r3, [r7, #12]
 8001c5c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001c5e:	4a5b      	ldr	r2, [pc, #364]	; (8001dcc <HAL_GPIO_Init+0x310>)
 8001c60:	69fb      	ldr	r3, [r7, #28]
 8001c62:	089b      	lsrs	r3, r3, #2
 8001c64:	3302      	adds	r3, #2
 8001c66:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c6a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001c6c:	69fb      	ldr	r3, [r7, #28]
 8001c6e:	f003 0303 	and.w	r3, r3, #3
 8001c72:	009b      	lsls	r3, r3, #2
 8001c74:	220f      	movs	r2, #15
 8001c76:	fa02 f303 	lsl.w	r3, r2, r3
 8001c7a:	43db      	mvns	r3, r3
 8001c7c:	69ba      	ldr	r2, [r7, #24]
 8001c7e:	4013      	ands	r3, r2
 8001c80:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	4a52      	ldr	r2, [pc, #328]	; (8001dd0 <HAL_GPIO_Init+0x314>)
 8001c86:	4293      	cmp	r3, r2
 8001c88:	d02b      	beq.n	8001ce2 <HAL_GPIO_Init+0x226>
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	4a51      	ldr	r2, [pc, #324]	; (8001dd4 <HAL_GPIO_Init+0x318>)
 8001c8e:	4293      	cmp	r3, r2
 8001c90:	d025      	beq.n	8001cde <HAL_GPIO_Init+0x222>
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	4a50      	ldr	r2, [pc, #320]	; (8001dd8 <HAL_GPIO_Init+0x31c>)
 8001c96:	4293      	cmp	r3, r2
 8001c98:	d01f      	beq.n	8001cda <HAL_GPIO_Init+0x21e>
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	4a4f      	ldr	r2, [pc, #316]	; (8001ddc <HAL_GPIO_Init+0x320>)
 8001c9e:	4293      	cmp	r3, r2
 8001ca0:	d019      	beq.n	8001cd6 <HAL_GPIO_Init+0x21a>
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	4a4e      	ldr	r2, [pc, #312]	; (8001de0 <HAL_GPIO_Init+0x324>)
 8001ca6:	4293      	cmp	r3, r2
 8001ca8:	d013      	beq.n	8001cd2 <HAL_GPIO_Init+0x216>
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	4a4d      	ldr	r2, [pc, #308]	; (8001de4 <HAL_GPIO_Init+0x328>)
 8001cae:	4293      	cmp	r3, r2
 8001cb0:	d00d      	beq.n	8001cce <HAL_GPIO_Init+0x212>
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	4a4c      	ldr	r2, [pc, #304]	; (8001de8 <HAL_GPIO_Init+0x32c>)
 8001cb6:	4293      	cmp	r3, r2
 8001cb8:	d007      	beq.n	8001cca <HAL_GPIO_Init+0x20e>
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	4a4b      	ldr	r2, [pc, #300]	; (8001dec <HAL_GPIO_Init+0x330>)
 8001cbe:	4293      	cmp	r3, r2
 8001cc0:	d101      	bne.n	8001cc6 <HAL_GPIO_Init+0x20a>
 8001cc2:	2307      	movs	r3, #7
 8001cc4:	e00e      	b.n	8001ce4 <HAL_GPIO_Init+0x228>
 8001cc6:	2308      	movs	r3, #8
 8001cc8:	e00c      	b.n	8001ce4 <HAL_GPIO_Init+0x228>
 8001cca:	2306      	movs	r3, #6
 8001ccc:	e00a      	b.n	8001ce4 <HAL_GPIO_Init+0x228>
 8001cce:	2305      	movs	r3, #5
 8001cd0:	e008      	b.n	8001ce4 <HAL_GPIO_Init+0x228>
 8001cd2:	2304      	movs	r3, #4
 8001cd4:	e006      	b.n	8001ce4 <HAL_GPIO_Init+0x228>
 8001cd6:	2303      	movs	r3, #3
 8001cd8:	e004      	b.n	8001ce4 <HAL_GPIO_Init+0x228>
 8001cda:	2302      	movs	r3, #2
 8001cdc:	e002      	b.n	8001ce4 <HAL_GPIO_Init+0x228>
 8001cde:	2301      	movs	r3, #1
 8001ce0:	e000      	b.n	8001ce4 <HAL_GPIO_Init+0x228>
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	69fa      	ldr	r2, [r7, #28]
 8001ce6:	f002 0203 	and.w	r2, r2, #3
 8001cea:	0092      	lsls	r2, r2, #2
 8001cec:	4093      	lsls	r3, r2
 8001cee:	69ba      	ldr	r2, [r7, #24]
 8001cf0:	4313      	orrs	r3, r2
 8001cf2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001cf4:	4935      	ldr	r1, [pc, #212]	; (8001dcc <HAL_GPIO_Init+0x310>)
 8001cf6:	69fb      	ldr	r3, [r7, #28]
 8001cf8:	089b      	lsrs	r3, r3, #2
 8001cfa:	3302      	adds	r3, #2
 8001cfc:	69ba      	ldr	r2, [r7, #24]
 8001cfe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001d02:	4b3b      	ldr	r3, [pc, #236]	; (8001df0 <HAL_GPIO_Init+0x334>)
 8001d04:	689b      	ldr	r3, [r3, #8]
 8001d06:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d08:	693b      	ldr	r3, [r7, #16]
 8001d0a:	43db      	mvns	r3, r3
 8001d0c:	69ba      	ldr	r2, [r7, #24]
 8001d0e:	4013      	ands	r3, r2
 8001d10:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001d12:	683b      	ldr	r3, [r7, #0]
 8001d14:	685b      	ldr	r3, [r3, #4]
 8001d16:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d003      	beq.n	8001d26 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001d1e:	69ba      	ldr	r2, [r7, #24]
 8001d20:	693b      	ldr	r3, [r7, #16]
 8001d22:	4313      	orrs	r3, r2
 8001d24:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001d26:	4a32      	ldr	r2, [pc, #200]	; (8001df0 <HAL_GPIO_Init+0x334>)
 8001d28:	69bb      	ldr	r3, [r7, #24]
 8001d2a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001d2c:	4b30      	ldr	r3, [pc, #192]	; (8001df0 <HAL_GPIO_Init+0x334>)
 8001d2e:	68db      	ldr	r3, [r3, #12]
 8001d30:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d32:	693b      	ldr	r3, [r7, #16]
 8001d34:	43db      	mvns	r3, r3
 8001d36:	69ba      	ldr	r2, [r7, #24]
 8001d38:	4013      	ands	r3, r2
 8001d3a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001d3c:	683b      	ldr	r3, [r7, #0]
 8001d3e:	685b      	ldr	r3, [r3, #4]
 8001d40:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d003      	beq.n	8001d50 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001d48:	69ba      	ldr	r2, [r7, #24]
 8001d4a:	693b      	ldr	r3, [r7, #16]
 8001d4c:	4313      	orrs	r3, r2
 8001d4e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001d50:	4a27      	ldr	r2, [pc, #156]	; (8001df0 <HAL_GPIO_Init+0x334>)
 8001d52:	69bb      	ldr	r3, [r7, #24]
 8001d54:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001d56:	4b26      	ldr	r3, [pc, #152]	; (8001df0 <HAL_GPIO_Init+0x334>)
 8001d58:	685b      	ldr	r3, [r3, #4]
 8001d5a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d5c:	693b      	ldr	r3, [r7, #16]
 8001d5e:	43db      	mvns	r3, r3
 8001d60:	69ba      	ldr	r2, [r7, #24]
 8001d62:	4013      	ands	r3, r2
 8001d64:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001d66:	683b      	ldr	r3, [r7, #0]
 8001d68:	685b      	ldr	r3, [r3, #4]
 8001d6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d003      	beq.n	8001d7a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001d72:	69ba      	ldr	r2, [r7, #24]
 8001d74:	693b      	ldr	r3, [r7, #16]
 8001d76:	4313      	orrs	r3, r2
 8001d78:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001d7a:	4a1d      	ldr	r2, [pc, #116]	; (8001df0 <HAL_GPIO_Init+0x334>)
 8001d7c:	69bb      	ldr	r3, [r7, #24]
 8001d7e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001d80:	4b1b      	ldr	r3, [pc, #108]	; (8001df0 <HAL_GPIO_Init+0x334>)
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001d86:	693b      	ldr	r3, [r7, #16]
 8001d88:	43db      	mvns	r3, r3
 8001d8a:	69ba      	ldr	r2, [r7, #24]
 8001d8c:	4013      	ands	r3, r2
 8001d8e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001d90:	683b      	ldr	r3, [r7, #0]
 8001d92:	685b      	ldr	r3, [r3, #4]
 8001d94:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d003      	beq.n	8001da4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001d9c:	69ba      	ldr	r2, [r7, #24]
 8001d9e:	693b      	ldr	r3, [r7, #16]
 8001da0:	4313      	orrs	r3, r2
 8001da2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001da4:	4a12      	ldr	r2, [pc, #72]	; (8001df0 <HAL_GPIO_Init+0x334>)
 8001da6:	69bb      	ldr	r3, [r7, #24]
 8001da8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001daa:	69fb      	ldr	r3, [r7, #28]
 8001dac:	3301      	adds	r3, #1
 8001dae:	61fb      	str	r3, [r7, #28]
 8001db0:	69fb      	ldr	r3, [r7, #28]
 8001db2:	2b0f      	cmp	r3, #15
 8001db4:	f67f ae90 	bls.w	8001ad8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001db8:	bf00      	nop
 8001dba:	bf00      	nop
 8001dbc:	3724      	adds	r7, #36	; 0x24
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc4:	4770      	bx	lr
 8001dc6:	bf00      	nop
 8001dc8:	40023800 	.word	0x40023800
 8001dcc:	40013800 	.word	0x40013800
 8001dd0:	40020000 	.word	0x40020000
 8001dd4:	40020400 	.word	0x40020400
 8001dd8:	40020800 	.word	0x40020800
 8001ddc:	40020c00 	.word	0x40020c00
 8001de0:	40021000 	.word	0x40021000
 8001de4:	40021400 	.word	0x40021400
 8001de8:	40021800 	.word	0x40021800
 8001dec:	40021c00 	.word	0x40021c00
 8001df0:	40013c00 	.word	0x40013c00

08001df4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001df4:	b480      	push	{r7}
 8001df6:	b083      	sub	sp, #12
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
 8001dfc:	460b      	mov	r3, r1
 8001dfe:	807b      	strh	r3, [r7, #2]
 8001e00:	4613      	mov	r3, r2
 8001e02:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001e04:	787b      	ldrb	r3, [r7, #1]
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d003      	beq.n	8001e12 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001e0a:	887a      	ldrh	r2, [r7, #2]
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001e10:	e003      	b.n	8001e1a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001e12:	887b      	ldrh	r3, [r7, #2]
 8001e14:	041a      	lsls	r2, r3, #16
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	619a      	str	r2, [r3, #24]
}
 8001e1a:	bf00      	nop
 8001e1c:	370c      	adds	r7, #12
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e24:	4770      	bx	lr

08001e26 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001e26:	b480      	push	{r7}
 8001e28:	b085      	sub	sp, #20
 8001e2a:	af00      	add	r7, sp, #0
 8001e2c:	6078      	str	r0, [r7, #4]
 8001e2e:	460b      	mov	r3, r1
 8001e30:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	695b      	ldr	r3, [r3, #20]
 8001e36:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001e38:	887a      	ldrh	r2, [r7, #2]
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	4013      	ands	r3, r2
 8001e3e:	041a      	lsls	r2, r3, #16
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	43d9      	mvns	r1, r3
 8001e44:	887b      	ldrh	r3, [r7, #2]
 8001e46:	400b      	ands	r3, r1
 8001e48:	431a      	orrs	r2, r3
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	619a      	str	r2, [r3, #24]
}
 8001e4e:	bf00      	nop
 8001e50:	3714      	adds	r7, #20
 8001e52:	46bd      	mov	sp, r7
 8001e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e58:	4770      	bx	lr

08001e5a <HAL_GPIO_LockPin>:
  * @param  GPIO_Pin specifies the port bit to be locked.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
HAL_StatusTypeDef HAL_GPIO_LockPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001e5a:	b480      	push	{r7}
 8001e5c:	b085      	sub	sp, #20
 8001e5e:	af00      	add	r7, sp, #0
 8001e60:	6078      	str	r0, [r7, #4]
 8001e62:	460b      	mov	r3, r1
 8001e64:	807b      	strh	r3, [r7, #2]
  __IO uint32_t tmp = GPIO_LCKR_LCKK;
 8001e66:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001e6a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Apply lock key write sequence */
  tmp |= GPIO_Pin;
 8001e6c:	887a      	ldrh	r2, [r7, #2]
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	4313      	orrs	r3, r2
 8001e72:	60fb      	str	r3, [r7, #12]
  /* Set LCKx bit(s): LCKK='1' + LCK[15-0] */
  GPIOx->LCKR = tmp;
 8001e74:	68fa      	ldr	r2, [r7, #12]
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	61da      	str	r2, [r3, #28]
  /* Reset LCKx bit(s): LCKK='0' + LCK[15-0] */
  GPIOx->LCKR = GPIO_Pin;
 8001e7a:	887a      	ldrh	r2, [r7, #2]
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	61da      	str	r2, [r3, #28]
  /* Set LCKx bit(s): LCKK='1' + LCK[15-0] */
  GPIOx->LCKR = tmp;
 8001e80:	68fa      	ldr	r2, [r7, #12]
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	61da      	str	r2, [r3, #28]
  /* Read LCKR register. This read is mandatory to complete key lock sequence */
  tmp = GPIOx->LCKR;
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	69db      	ldr	r3, [r3, #28]
 8001e8a:	60fb      	str	r3, [r7, #12]

  /* Read again in order to confirm lock is active */
 if((GPIOx->LCKR & GPIO_LCKR_LCKK) != RESET)
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	69db      	ldr	r3, [r3, #28]
 8001e90:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d001      	beq.n	8001e9c <HAL_GPIO_LockPin+0x42>
  {
    return HAL_OK;
 8001e98:	2300      	movs	r3, #0
 8001e9a:	e000      	b.n	8001e9e <HAL_GPIO_LockPin+0x44>
  }
  else
  {
    return HAL_ERROR;
 8001e9c:	2301      	movs	r3, #1
  }
}
 8001e9e:	4618      	mov	r0, r3
 8001ea0:	3714      	adds	r7, #20
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea8:	4770      	bx	lr
	...

08001eac <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b082      	sub	sp, #8
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	4603      	mov	r3, r0
 8001eb4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001eb6:	4b08      	ldr	r3, [pc, #32]	; (8001ed8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001eb8:	695a      	ldr	r2, [r3, #20]
 8001eba:	88fb      	ldrh	r3, [r7, #6]
 8001ebc:	4013      	ands	r3, r2
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d006      	beq.n	8001ed0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001ec2:	4a05      	ldr	r2, [pc, #20]	; (8001ed8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001ec4:	88fb      	ldrh	r3, [r7, #6]
 8001ec6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001ec8:	88fb      	ldrh	r3, [r7, #6]
 8001eca:	4618      	mov	r0, r3
 8001ecc:	f7fe fe3a 	bl	8000b44 <HAL_GPIO_EXTI_Callback>
  }
}
 8001ed0:	bf00      	nop
 8001ed2:	3708      	adds	r7, #8
 8001ed4:	46bd      	mov	sp, r7
 8001ed6:	bd80      	pop	{r7, pc}
 8001ed8:	40013c00 	.word	0x40013c00

08001edc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001edc:	b580      	push	{r7, lr}
 8001ede:	b086      	sub	sp, #24
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d101      	bne.n	8001eee <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001eea:	2301      	movs	r3, #1
 8001eec:	e267      	b.n	80023be <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	f003 0301 	and.w	r3, r3, #1
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d075      	beq.n	8001fe6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001efa:	4b88      	ldr	r3, [pc, #544]	; (800211c <HAL_RCC_OscConfig+0x240>)
 8001efc:	689b      	ldr	r3, [r3, #8]
 8001efe:	f003 030c 	and.w	r3, r3, #12
 8001f02:	2b04      	cmp	r3, #4
 8001f04:	d00c      	beq.n	8001f20 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001f06:	4b85      	ldr	r3, [pc, #532]	; (800211c <HAL_RCC_OscConfig+0x240>)
 8001f08:	689b      	ldr	r3, [r3, #8]
 8001f0a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001f0e:	2b08      	cmp	r3, #8
 8001f10:	d112      	bne.n	8001f38 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001f12:	4b82      	ldr	r3, [pc, #520]	; (800211c <HAL_RCC_OscConfig+0x240>)
 8001f14:	685b      	ldr	r3, [r3, #4]
 8001f16:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001f1a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001f1e:	d10b      	bne.n	8001f38 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f20:	4b7e      	ldr	r3, [pc, #504]	; (800211c <HAL_RCC_OscConfig+0x240>)
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d05b      	beq.n	8001fe4 <HAL_RCC_OscConfig+0x108>
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	685b      	ldr	r3, [r3, #4]
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d157      	bne.n	8001fe4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001f34:	2301      	movs	r3, #1
 8001f36:	e242      	b.n	80023be <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	685b      	ldr	r3, [r3, #4]
 8001f3c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f40:	d106      	bne.n	8001f50 <HAL_RCC_OscConfig+0x74>
 8001f42:	4b76      	ldr	r3, [pc, #472]	; (800211c <HAL_RCC_OscConfig+0x240>)
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	4a75      	ldr	r2, [pc, #468]	; (800211c <HAL_RCC_OscConfig+0x240>)
 8001f48:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f4c:	6013      	str	r3, [r2, #0]
 8001f4e:	e01d      	b.n	8001f8c <HAL_RCC_OscConfig+0xb0>
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	685b      	ldr	r3, [r3, #4]
 8001f54:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001f58:	d10c      	bne.n	8001f74 <HAL_RCC_OscConfig+0x98>
 8001f5a:	4b70      	ldr	r3, [pc, #448]	; (800211c <HAL_RCC_OscConfig+0x240>)
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	4a6f      	ldr	r2, [pc, #444]	; (800211c <HAL_RCC_OscConfig+0x240>)
 8001f60:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001f64:	6013      	str	r3, [r2, #0]
 8001f66:	4b6d      	ldr	r3, [pc, #436]	; (800211c <HAL_RCC_OscConfig+0x240>)
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	4a6c      	ldr	r2, [pc, #432]	; (800211c <HAL_RCC_OscConfig+0x240>)
 8001f6c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f70:	6013      	str	r3, [r2, #0]
 8001f72:	e00b      	b.n	8001f8c <HAL_RCC_OscConfig+0xb0>
 8001f74:	4b69      	ldr	r3, [pc, #420]	; (800211c <HAL_RCC_OscConfig+0x240>)
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	4a68      	ldr	r2, [pc, #416]	; (800211c <HAL_RCC_OscConfig+0x240>)
 8001f7a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001f7e:	6013      	str	r3, [r2, #0]
 8001f80:	4b66      	ldr	r3, [pc, #408]	; (800211c <HAL_RCC_OscConfig+0x240>)
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	4a65      	ldr	r2, [pc, #404]	; (800211c <HAL_RCC_OscConfig+0x240>)
 8001f86:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001f8a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	685b      	ldr	r3, [r3, #4]
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d013      	beq.n	8001fbc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f94:	f7ff fb54 	bl	8001640 <HAL_GetTick>
 8001f98:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f9a:	e008      	b.n	8001fae <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001f9c:	f7ff fb50 	bl	8001640 <HAL_GetTick>
 8001fa0:	4602      	mov	r2, r0
 8001fa2:	693b      	ldr	r3, [r7, #16]
 8001fa4:	1ad3      	subs	r3, r2, r3
 8001fa6:	2b64      	cmp	r3, #100	; 0x64
 8001fa8:	d901      	bls.n	8001fae <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001faa:	2303      	movs	r3, #3
 8001fac:	e207      	b.n	80023be <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001fae:	4b5b      	ldr	r3, [pc, #364]	; (800211c <HAL_RCC_OscConfig+0x240>)
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d0f0      	beq.n	8001f9c <HAL_RCC_OscConfig+0xc0>
 8001fba:	e014      	b.n	8001fe6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fbc:	f7ff fb40 	bl	8001640 <HAL_GetTick>
 8001fc0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001fc2:	e008      	b.n	8001fd6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001fc4:	f7ff fb3c 	bl	8001640 <HAL_GetTick>
 8001fc8:	4602      	mov	r2, r0
 8001fca:	693b      	ldr	r3, [r7, #16]
 8001fcc:	1ad3      	subs	r3, r2, r3
 8001fce:	2b64      	cmp	r3, #100	; 0x64
 8001fd0:	d901      	bls.n	8001fd6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001fd2:	2303      	movs	r3, #3
 8001fd4:	e1f3      	b.n	80023be <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001fd6:	4b51      	ldr	r3, [pc, #324]	; (800211c <HAL_RCC_OscConfig+0x240>)
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d1f0      	bne.n	8001fc4 <HAL_RCC_OscConfig+0xe8>
 8001fe2:	e000      	b.n	8001fe6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001fe4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	f003 0302 	and.w	r3, r3, #2
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d063      	beq.n	80020ba <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001ff2:	4b4a      	ldr	r3, [pc, #296]	; (800211c <HAL_RCC_OscConfig+0x240>)
 8001ff4:	689b      	ldr	r3, [r3, #8]
 8001ff6:	f003 030c 	and.w	r3, r3, #12
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d00b      	beq.n	8002016 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001ffe:	4b47      	ldr	r3, [pc, #284]	; (800211c <HAL_RCC_OscConfig+0x240>)
 8002000:	689b      	ldr	r3, [r3, #8]
 8002002:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002006:	2b08      	cmp	r3, #8
 8002008:	d11c      	bne.n	8002044 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800200a:	4b44      	ldr	r3, [pc, #272]	; (800211c <HAL_RCC_OscConfig+0x240>)
 800200c:	685b      	ldr	r3, [r3, #4]
 800200e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002012:	2b00      	cmp	r3, #0
 8002014:	d116      	bne.n	8002044 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002016:	4b41      	ldr	r3, [pc, #260]	; (800211c <HAL_RCC_OscConfig+0x240>)
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	f003 0302 	and.w	r3, r3, #2
 800201e:	2b00      	cmp	r3, #0
 8002020:	d005      	beq.n	800202e <HAL_RCC_OscConfig+0x152>
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	68db      	ldr	r3, [r3, #12]
 8002026:	2b01      	cmp	r3, #1
 8002028:	d001      	beq.n	800202e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800202a:	2301      	movs	r3, #1
 800202c:	e1c7      	b.n	80023be <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800202e:	4b3b      	ldr	r3, [pc, #236]	; (800211c <HAL_RCC_OscConfig+0x240>)
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	691b      	ldr	r3, [r3, #16]
 800203a:	00db      	lsls	r3, r3, #3
 800203c:	4937      	ldr	r1, [pc, #220]	; (800211c <HAL_RCC_OscConfig+0x240>)
 800203e:	4313      	orrs	r3, r2
 8002040:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002042:	e03a      	b.n	80020ba <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	68db      	ldr	r3, [r3, #12]
 8002048:	2b00      	cmp	r3, #0
 800204a:	d020      	beq.n	800208e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800204c:	4b34      	ldr	r3, [pc, #208]	; (8002120 <HAL_RCC_OscConfig+0x244>)
 800204e:	2201      	movs	r2, #1
 8002050:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002052:	f7ff faf5 	bl	8001640 <HAL_GetTick>
 8002056:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002058:	e008      	b.n	800206c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800205a:	f7ff faf1 	bl	8001640 <HAL_GetTick>
 800205e:	4602      	mov	r2, r0
 8002060:	693b      	ldr	r3, [r7, #16]
 8002062:	1ad3      	subs	r3, r2, r3
 8002064:	2b02      	cmp	r3, #2
 8002066:	d901      	bls.n	800206c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002068:	2303      	movs	r3, #3
 800206a:	e1a8      	b.n	80023be <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800206c:	4b2b      	ldr	r3, [pc, #172]	; (800211c <HAL_RCC_OscConfig+0x240>)
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	f003 0302 	and.w	r3, r3, #2
 8002074:	2b00      	cmp	r3, #0
 8002076:	d0f0      	beq.n	800205a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002078:	4b28      	ldr	r3, [pc, #160]	; (800211c <HAL_RCC_OscConfig+0x240>)
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	691b      	ldr	r3, [r3, #16]
 8002084:	00db      	lsls	r3, r3, #3
 8002086:	4925      	ldr	r1, [pc, #148]	; (800211c <HAL_RCC_OscConfig+0x240>)
 8002088:	4313      	orrs	r3, r2
 800208a:	600b      	str	r3, [r1, #0]
 800208c:	e015      	b.n	80020ba <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800208e:	4b24      	ldr	r3, [pc, #144]	; (8002120 <HAL_RCC_OscConfig+0x244>)
 8002090:	2200      	movs	r2, #0
 8002092:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002094:	f7ff fad4 	bl	8001640 <HAL_GetTick>
 8002098:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800209a:	e008      	b.n	80020ae <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800209c:	f7ff fad0 	bl	8001640 <HAL_GetTick>
 80020a0:	4602      	mov	r2, r0
 80020a2:	693b      	ldr	r3, [r7, #16]
 80020a4:	1ad3      	subs	r3, r2, r3
 80020a6:	2b02      	cmp	r3, #2
 80020a8:	d901      	bls.n	80020ae <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80020aa:	2303      	movs	r3, #3
 80020ac:	e187      	b.n	80023be <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80020ae:	4b1b      	ldr	r3, [pc, #108]	; (800211c <HAL_RCC_OscConfig+0x240>)
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	f003 0302 	and.w	r3, r3, #2
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d1f0      	bne.n	800209c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	f003 0308 	and.w	r3, r3, #8
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d036      	beq.n	8002134 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	695b      	ldr	r3, [r3, #20]
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d016      	beq.n	80020fc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80020ce:	4b15      	ldr	r3, [pc, #84]	; (8002124 <HAL_RCC_OscConfig+0x248>)
 80020d0:	2201      	movs	r2, #1
 80020d2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020d4:	f7ff fab4 	bl	8001640 <HAL_GetTick>
 80020d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80020da:	e008      	b.n	80020ee <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80020dc:	f7ff fab0 	bl	8001640 <HAL_GetTick>
 80020e0:	4602      	mov	r2, r0
 80020e2:	693b      	ldr	r3, [r7, #16]
 80020e4:	1ad3      	subs	r3, r2, r3
 80020e6:	2b02      	cmp	r3, #2
 80020e8:	d901      	bls.n	80020ee <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80020ea:	2303      	movs	r3, #3
 80020ec:	e167      	b.n	80023be <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80020ee:	4b0b      	ldr	r3, [pc, #44]	; (800211c <HAL_RCC_OscConfig+0x240>)
 80020f0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80020f2:	f003 0302 	and.w	r3, r3, #2
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d0f0      	beq.n	80020dc <HAL_RCC_OscConfig+0x200>
 80020fa:	e01b      	b.n	8002134 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80020fc:	4b09      	ldr	r3, [pc, #36]	; (8002124 <HAL_RCC_OscConfig+0x248>)
 80020fe:	2200      	movs	r2, #0
 8002100:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002102:	f7ff fa9d 	bl	8001640 <HAL_GetTick>
 8002106:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002108:	e00e      	b.n	8002128 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800210a:	f7ff fa99 	bl	8001640 <HAL_GetTick>
 800210e:	4602      	mov	r2, r0
 8002110:	693b      	ldr	r3, [r7, #16]
 8002112:	1ad3      	subs	r3, r2, r3
 8002114:	2b02      	cmp	r3, #2
 8002116:	d907      	bls.n	8002128 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002118:	2303      	movs	r3, #3
 800211a:	e150      	b.n	80023be <HAL_RCC_OscConfig+0x4e2>
 800211c:	40023800 	.word	0x40023800
 8002120:	42470000 	.word	0x42470000
 8002124:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002128:	4b88      	ldr	r3, [pc, #544]	; (800234c <HAL_RCC_OscConfig+0x470>)
 800212a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800212c:	f003 0302 	and.w	r3, r3, #2
 8002130:	2b00      	cmp	r3, #0
 8002132:	d1ea      	bne.n	800210a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	f003 0304 	and.w	r3, r3, #4
 800213c:	2b00      	cmp	r3, #0
 800213e:	f000 8097 	beq.w	8002270 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002142:	2300      	movs	r3, #0
 8002144:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002146:	4b81      	ldr	r3, [pc, #516]	; (800234c <HAL_RCC_OscConfig+0x470>)
 8002148:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800214a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800214e:	2b00      	cmp	r3, #0
 8002150:	d10f      	bne.n	8002172 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002152:	2300      	movs	r3, #0
 8002154:	60bb      	str	r3, [r7, #8]
 8002156:	4b7d      	ldr	r3, [pc, #500]	; (800234c <HAL_RCC_OscConfig+0x470>)
 8002158:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800215a:	4a7c      	ldr	r2, [pc, #496]	; (800234c <HAL_RCC_OscConfig+0x470>)
 800215c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002160:	6413      	str	r3, [r2, #64]	; 0x40
 8002162:	4b7a      	ldr	r3, [pc, #488]	; (800234c <HAL_RCC_OscConfig+0x470>)
 8002164:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002166:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800216a:	60bb      	str	r3, [r7, #8]
 800216c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800216e:	2301      	movs	r3, #1
 8002170:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002172:	4b77      	ldr	r3, [pc, #476]	; (8002350 <HAL_RCC_OscConfig+0x474>)
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800217a:	2b00      	cmp	r3, #0
 800217c:	d118      	bne.n	80021b0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800217e:	4b74      	ldr	r3, [pc, #464]	; (8002350 <HAL_RCC_OscConfig+0x474>)
 8002180:	681b      	ldr	r3, [r3, #0]
 8002182:	4a73      	ldr	r2, [pc, #460]	; (8002350 <HAL_RCC_OscConfig+0x474>)
 8002184:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002188:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800218a:	f7ff fa59 	bl	8001640 <HAL_GetTick>
 800218e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002190:	e008      	b.n	80021a4 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002192:	f7ff fa55 	bl	8001640 <HAL_GetTick>
 8002196:	4602      	mov	r2, r0
 8002198:	693b      	ldr	r3, [r7, #16]
 800219a:	1ad3      	subs	r3, r2, r3
 800219c:	2b02      	cmp	r3, #2
 800219e:	d901      	bls.n	80021a4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80021a0:	2303      	movs	r3, #3
 80021a2:	e10c      	b.n	80023be <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021a4:	4b6a      	ldr	r3, [pc, #424]	; (8002350 <HAL_RCC_OscConfig+0x474>)
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d0f0      	beq.n	8002192 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	689b      	ldr	r3, [r3, #8]
 80021b4:	2b01      	cmp	r3, #1
 80021b6:	d106      	bne.n	80021c6 <HAL_RCC_OscConfig+0x2ea>
 80021b8:	4b64      	ldr	r3, [pc, #400]	; (800234c <HAL_RCC_OscConfig+0x470>)
 80021ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80021bc:	4a63      	ldr	r2, [pc, #396]	; (800234c <HAL_RCC_OscConfig+0x470>)
 80021be:	f043 0301 	orr.w	r3, r3, #1
 80021c2:	6713      	str	r3, [r2, #112]	; 0x70
 80021c4:	e01c      	b.n	8002200 <HAL_RCC_OscConfig+0x324>
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	689b      	ldr	r3, [r3, #8]
 80021ca:	2b05      	cmp	r3, #5
 80021cc:	d10c      	bne.n	80021e8 <HAL_RCC_OscConfig+0x30c>
 80021ce:	4b5f      	ldr	r3, [pc, #380]	; (800234c <HAL_RCC_OscConfig+0x470>)
 80021d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80021d2:	4a5e      	ldr	r2, [pc, #376]	; (800234c <HAL_RCC_OscConfig+0x470>)
 80021d4:	f043 0304 	orr.w	r3, r3, #4
 80021d8:	6713      	str	r3, [r2, #112]	; 0x70
 80021da:	4b5c      	ldr	r3, [pc, #368]	; (800234c <HAL_RCC_OscConfig+0x470>)
 80021dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80021de:	4a5b      	ldr	r2, [pc, #364]	; (800234c <HAL_RCC_OscConfig+0x470>)
 80021e0:	f043 0301 	orr.w	r3, r3, #1
 80021e4:	6713      	str	r3, [r2, #112]	; 0x70
 80021e6:	e00b      	b.n	8002200 <HAL_RCC_OscConfig+0x324>
 80021e8:	4b58      	ldr	r3, [pc, #352]	; (800234c <HAL_RCC_OscConfig+0x470>)
 80021ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80021ec:	4a57      	ldr	r2, [pc, #348]	; (800234c <HAL_RCC_OscConfig+0x470>)
 80021ee:	f023 0301 	bic.w	r3, r3, #1
 80021f2:	6713      	str	r3, [r2, #112]	; 0x70
 80021f4:	4b55      	ldr	r3, [pc, #340]	; (800234c <HAL_RCC_OscConfig+0x470>)
 80021f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80021f8:	4a54      	ldr	r2, [pc, #336]	; (800234c <HAL_RCC_OscConfig+0x470>)
 80021fa:	f023 0304 	bic.w	r3, r3, #4
 80021fe:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	689b      	ldr	r3, [r3, #8]
 8002204:	2b00      	cmp	r3, #0
 8002206:	d015      	beq.n	8002234 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002208:	f7ff fa1a 	bl	8001640 <HAL_GetTick>
 800220c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800220e:	e00a      	b.n	8002226 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002210:	f7ff fa16 	bl	8001640 <HAL_GetTick>
 8002214:	4602      	mov	r2, r0
 8002216:	693b      	ldr	r3, [r7, #16]
 8002218:	1ad3      	subs	r3, r2, r3
 800221a:	f241 3288 	movw	r2, #5000	; 0x1388
 800221e:	4293      	cmp	r3, r2
 8002220:	d901      	bls.n	8002226 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002222:	2303      	movs	r3, #3
 8002224:	e0cb      	b.n	80023be <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002226:	4b49      	ldr	r3, [pc, #292]	; (800234c <HAL_RCC_OscConfig+0x470>)
 8002228:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800222a:	f003 0302 	and.w	r3, r3, #2
 800222e:	2b00      	cmp	r3, #0
 8002230:	d0ee      	beq.n	8002210 <HAL_RCC_OscConfig+0x334>
 8002232:	e014      	b.n	800225e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002234:	f7ff fa04 	bl	8001640 <HAL_GetTick>
 8002238:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800223a:	e00a      	b.n	8002252 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800223c:	f7ff fa00 	bl	8001640 <HAL_GetTick>
 8002240:	4602      	mov	r2, r0
 8002242:	693b      	ldr	r3, [r7, #16]
 8002244:	1ad3      	subs	r3, r2, r3
 8002246:	f241 3288 	movw	r2, #5000	; 0x1388
 800224a:	4293      	cmp	r3, r2
 800224c:	d901      	bls.n	8002252 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800224e:	2303      	movs	r3, #3
 8002250:	e0b5      	b.n	80023be <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002252:	4b3e      	ldr	r3, [pc, #248]	; (800234c <HAL_RCC_OscConfig+0x470>)
 8002254:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002256:	f003 0302 	and.w	r3, r3, #2
 800225a:	2b00      	cmp	r3, #0
 800225c:	d1ee      	bne.n	800223c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800225e:	7dfb      	ldrb	r3, [r7, #23]
 8002260:	2b01      	cmp	r3, #1
 8002262:	d105      	bne.n	8002270 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002264:	4b39      	ldr	r3, [pc, #228]	; (800234c <HAL_RCC_OscConfig+0x470>)
 8002266:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002268:	4a38      	ldr	r2, [pc, #224]	; (800234c <HAL_RCC_OscConfig+0x470>)
 800226a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800226e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	699b      	ldr	r3, [r3, #24]
 8002274:	2b00      	cmp	r3, #0
 8002276:	f000 80a1 	beq.w	80023bc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800227a:	4b34      	ldr	r3, [pc, #208]	; (800234c <HAL_RCC_OscConfig+0x470>)
 800227c:	689b      	ldr	r3, [r3, #8]
 800227e:	f003 030c 	and.w	r3, r3, #12
 8002282:	2b08      	cmp	r3, #8
 8002284:	d05c      	beq.n	8002340 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	699b      	ldr	r3, [r3, #24]
 800228a:	2b02      	cmp	r3, #2
 800228c:	d141      	bne.n	8002312 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800228e:	4b31      	ldr	r3, [pc, #196]	; (8002354 <HAL_RCC_OscConfig+0x478>)
 8002290:	2200      	movs	r2, #0
 8002292:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002294:	f7ff f9d4 	bl	8001640 <HAL_GetTick>
 8002298:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800229a:	e008      	b.n	80022ae <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800229c:	f7ff f9d0 	bl	8001640 <HAL_GetTick>
 80022a0:	4602      	mov	r2, r0
 80022a2:	693b      	ldr	r3, [r7, #16]
 80022a4:	1ad3      	subs	r3, r2, r3
 80022a6:	2b02      	cmp	r3, #2
 80022a8:	d901      	bls.n	80022ae <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80022aa:	2303      	movs	r3, #3
 80022ac:	e087      	b.n	80023be <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80022ae:	4b27      	ldr	r3, [pc, #156]	; (800234c <HAL_RCC_OscConfig+0x470>)
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d1f0      	bne.n	800229c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	69da      	ldr	r2, [r3, #28]
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	6a1b      	ldr	r3, [r3, #32]
 80022c2:	431a      	orrs	r2, r3
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022c8:	019b      	lsls	r3, r3, #6
 80022ca:	431a      	orrs	r2, r3
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022d0:	085b      	lsrs	r3, r3, #1
 80022d2:	3b01      	subs	r3, #1
 80022d4:	041b      	lsls	r3, r3, #16
 80022d6:	431a      	orrs	r2, r3
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80022dc:	061b      	lsls	r3, r3, #24
 80022de:	491b      	ldr	r1, [pc, #108]	; (800234c <HAL_RCC_OscConfig+0x470>)
 80022e0:	4313      	orrs	r3, r2
 80022e2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80022e4:	4b1b      	ldr	r3, [pc, #108]	; (8002354 <HAL_RCC_OscConfig+0x478>)
 80022e6:	2201      	movs	r2, #1
 80022e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022ea:	f7ff f9a9 	bl	8001640 <HAL_GetTick>
 80022ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80022f0:	e008      	b.n	8002304 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80022f2:	f7ff f9a5 	bl	8001640 <HAL_GetTick>
 80022f6:	4602      	mov	r2, r0
 80022f8:	693b      	ldr	r3, [r7, #16]
 80022fa:	1ad3      	subs	r3, r2, r3
 80022fc:	2b02      	cmp	r3, #2
 80022fe:	d901      	bls.n	8002304 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002300:	2303      	movs	r3, #3
 8002302:	e05c      	b.n	80023be <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002304:	4b11      	ldr	r3, [pc, #68]	; (800234c <HAL_RCC_OscConfig+0x470>)
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800230c:	2b00      	cmp	r3, #0
 800230e:	d0f0      	beq.n	80022f2 <HAL_RCC_OscConfig+0x416>
 8002310:	e054      	b.n	80023bc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002312:	4b10      	ldr	r3, [pc, #64]	; (8002354 <HAL_RCC_OscConfig+0x478>)
 8002314:	2200      	movs	r2, #0
 8002316:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002318:	f7ff f992 	bl	8001640 <HAL_GetTick>
 800231c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800231e:	e008      	b.n	8002332 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002320:	f7ff f98e 	bl	8001640 <HAL_GetTick>
 8002324:	4602      	mov	r2, r0
 8002326:	693b      	ldr	r3, [r7, #16]
 8002328:	1ad3      	subs	r3, r2, r3
 800232a:	2b02      	cmp	r3, #2
 800232c:	d901      	bls.n	8002332 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800232e:	2303      	movs	r3, #3
 8002330:	e045      	b.n	80023be <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002332:	4b06      	ldr	r3, [pc, #24]	; (800234c <HAL_RCC_OscConfig+0x470>)
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800233a:	2b00      	cmp	r3, #0
 800233c:	d1f0      	bne.n	8002320 <HAL_RCC_OscConfig+0x444>
 800233e:	e03d      	b.n	80023bc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	699b      	ldr	r3, [r3, #24]
 8002344:	2b01      	cmp	r3, #1
 8002346:	d107      	bne.n	8002358 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002348:	2301      	movs	r3, #1
 800234a:	e038      	b.n	80023be <HAL_RCC_OscConfig+0x4e2>
 800234c:	40023800 	.word	0x40023800
 8002350:	40007000 	.word	0x40007000
 8002354:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002358:	4b1b      	ldr	r3, [pc, #108]	; (80023c8 <HAL_RCC_OscConfig+0x4ec>)
 800235a:	685b      	ldr	r3, [r3, #4]
 800235c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	699b      	ldr	r3, [r3, #24]
 8002362:	2b01      	cmp	r3, #1
 8002364:	d028      	beq.n	80023b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002370:	429a      	cmp	r2, r3
 8002372:	d121      	bne.n	80023b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800237e:	429a      	cmp	r2, r3
 8002380:	d11a      	bne.n	80023b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002382:	68fa      	ldr	r2, [r7, #12]
 8002384:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002388:	4013      	ands	r3, r2
 800238a:	687a      	ldr	r2, [r7, #4]
 800238c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800238e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002390:	4293      	cmp	r3, r2
 8002392:	d111      	bne.n	80023b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800239e:	085b      	lsrs	r3, r3, #1
 80023a0:	3b01      	subs	r3, #1
 80023a2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80023a4:	429a      	cmp	r2, r3
 80023a6:	d107      	bne.n	80023b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023b2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80023b4:	429a      	cmp	r2, r3
 80023b6:	d001      	beq.n	80023bc <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80023b8:	2301      	movs	r3, #1
 80023ba:	e000      	b.n	80023be <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80023bc:	2300      	movs	r3, #0
}
 80023be:	4618      	mov	r0, r3
 80023c0:	3718      	adds	r7, #24
 80023c2:	46bd      	mov	sp, r7
 80023c4:	bd80      	pop	{r7, pc}
 80023c6:	bf00      	nop
 80023c8:	40023800 	.word	0x40023800

080023cc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80023cc:	b580      	push	{r7, lr}
 80023ce:	b084      	sub	sp, #16
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	6078      	str	r0, [r7, #4]
 80023d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d101      	bne.n	80023e0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80023dc:	2301      	movs	r3, #1
 80023de:	e0cc      	b.n	800257a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80023e0:	4b68      	ldr	r3, [pc, #416]	; (8002584 <HAL_RCC_ClockConfig+0x1b8>)
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	f003 0307 	and.w	r3, r3, #7
 80023e8:	683a      	ldr	r2, [r7, #0]
 80023ea:	429a      	cmp	r2, r3
 80023ec:	d90c      	bls.n	8002408 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023ee:	4b65      	ldr	r3, [pc, #404]	; (8002584 <HAL_RCC_ClockConfig+0x1b8>)
 80023f0:	683a      	ldr	r2, [r7, #0]
 80023f2:	b2d2      	uxtb	r2, r2
 80023f4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80023f6:	4b63      	ldr	r3, [pc, #396]	; (8002584 <HAL_RCC_ClockConfig+0x1b8>)
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	f003 0307 	and.w	r3, r3, #7
 80023fe:	683a      	ldr	r2, [r7, #0]
 8002400:	429a      	cmp	r2, r3
 8002402:	d001      	beq.n	8002408 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002404:	2301      	movs	r3, #1
 8002406:	e0b8      	b.n	800257a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	f003 0302 	and.w	r3, r3, #2
 8002410:	2b00      	cmp	r3, #0
 8002412:	d020      	beq.n	8002456 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	f003 0304 	and.w	r3, r3, #4
 800241c:	2b00      	cmp	r3, #0
 800241e:	d005      	beq.n	800242c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002420:	4b59      	ldr	r3, [pc, #356]	; (8002588 <HAL_RCC_ClockConfig+0x1bc>)
 8002422:	689b      	ldr	r3, [r3, #8]
 8002424:	4a58      	ldr	r2, [pc, #352]	; (8002588 <HAL_RCC_ClockConfig+0x1bc>)
 8002426:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800242a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	f003 0308 	and.w	r3, r3, #8
 8002434:	2b00      	cmp	r3, #0
 8002436:	d005      	beq.n	8002444 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002438:	4b53      	ldr	r3, [pc, #332]	; (8002588 <HAL_RCC_ClockConfig+0x1bc>)
 800243a:	689b      	ldr	r3, [r3, #8]
 800243c:	4a52      	ldr	r2, [pc, #328]	; (8002588 <HAL_RCC_ClockConfig+0x1bc>)
 800243e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002442:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002444:	4b50      	ldr	r3, [pc, #320]	; (8002588 <HAL_RCC_ClockConfig+0x1bc>)
 8002446:	689b      	ldr	r3, [r3, #8]
 8002448:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	689b      	ldr	r3, [r3, #8]
 8002450:	494d      	ldr	r1, [pc, #308]	; (8002588 <HAL_RCC_ClockConfig+0x1bc>)
 8002452:	4313      	orrs	r3, r2
 8002454:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	f003 0301 	and.w	r3, r3, #1
 800245e:	2b00      	cmp	r3, #0
 8002460:	d044      	beq.n	80024ec <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	685b      	ldr	r3, [r3, #4]
 8002466:	2b01      	cmp	r3, #1
 8002468:	d107      	bne.n	800247a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800246a:	4b47      	ldr	r3, [pc, #284]	; (8002588 <HAL_RCC_ClockConfig+0x1bc>)
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002472:	2b00      	cmp	r3, #0
 8002474:	d119      	bne.n	80024aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002476:	2301      	movs	r3, #1
 8002478:	e07f      	b.n	800257a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	685b      	ldr	r3, [r3, #4]
 800247e:	2b02      	cmp	r3, #2
 8002480:	d003      	beq.n	800248a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002486:	2b03      	cmp	r3, #3
 8002488:	d107      	bne.n	800249a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800248a:	4b3f      	ldr	r3, [pc, #252]	; (8002588 <HAL_RCC_ClockConfig+0x1bc>)
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002492:	2b00      	cmp	r3, #0
 8002494:	d109      	bne.n	80024aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002496:	2301      	movs	r3, #1
 8002498:	e06f      	b.n	800257a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800249a:	4b3b      	ldr	r3, [pc, #236]	; (8002588 <HAL_RCC_ClockConfig+0x1bc>)
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	f003 0302 	and.w	r3, r3, #2
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d101      	bne.n	80024aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80024a6:	2301      	movs	r3, #1
 80024a8:	e067      	b.n	800257a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80024aa:	4b37      	ldr	r3, [pc, #220]	; (8002588 <HAL_RCC_ClockConfig+0x1bc>)
 80024ac:	689b      	ldr	r3, [r3, #8]
 80024ae:	f023 0203 	bic.w	r2, r3, #3
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	685b      	ldr	r3, [r3, #4]
 80024b6:	4934      	ldr	r1, [pc, #208]	; (8002588 <HAL_RCC_ClockConfig+0x1bc>)
 80024b8:	4313      	orrs	r3, r2
 80024ba:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80024bc:	f7ff f8c0 	bl	8001640 <HAL_GetTick>
 80024c0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024c2:	e00a      	b.n	80024da <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80024c4:	f7ff f8bc 	bl	8001640 <HAL_GetTick>
 80024c8:	4602      	mov	r2, r0
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	1ad3      	subs	r3, r2, r3
 80024ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80024d2:	4293      	cmp	r3, r2
 80024d4:	d901      	bls.n	80024da <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80024d6:	2303      	movs	r3, #3
 80024d8:	e04f      	b.n	800257a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024da:	4b2b      	ldr	r3, [pc, #172]	; (8002588 <HAL_RCC_ClockConfig+0x1bc>)
 80024dc:	689b      	ldr	r3, [r3, #8]
 80024de:	f003 020c 	and.w	r2, r3, #12
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	685b      	ldr	r3, [r3, #4]
 80024e6:	009b      	lsls	r3, r3, #2
 80024e8:	429a      	cmp	r2, r3
 80024ea:	d1eb      	bne.n	80024c4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80024ec:	4b25      	ldr	r3, [pc, #148]	; (8002584 <HAL_RCC_ClockConfig+0x1b8>)
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	f003 0307 	and.w	r3, r3, #7
 80024f4:	683a      	ldr	r2, [r7, #0]
 80024f6:	429a      	cmp	r2, r3
 80024f8:	d20c      	bcs.n	8002514 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024fa:	4b22      	ldr	r3, [pc, #136]	; (8002584 <HAL_RCC_ClockConfig+0x1b8>)
 80024fc:	683a      	ldr	r2, [r7, #0]
 80024fe:	b2d2      	uxtb	r2, r2
 8002500:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002502:	4b20      	ldr	r3, [pc, #128]	; (8002584 <HAL_RCC_ClockConfig+0x1b8>)
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	f003 0307 	and.w	r3, r3, #7
 800250a:	683a      	ldr	r2, [r7, #0]
 800250c:	429a      	cmp	r2, r3
 800250e:	d001      	beq.n	8002514 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002510:	2301      	movs	r3, #1
 8002512:	e032      	b.n	800257a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	f003 0304 	and.w	r3, r3, #4
 800251c:	2b00      	cmp	r3, #0
 800251e:	d008      	beq.n	8002532 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002520:	4b19      	ldr	r3, [pc, #100]	; (8002588 <HAL_RCC_ClockConfig+0x1bc>)
 8002522:	689b      	ldr	r3, [r3, #8]
 8002524:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	68db      	ldr	r3, [r3, #12]
 800252c:	4916      	ldr	r1, [pc, #88]	; (8002588 <HAL_RCC_ClockConfig+0x1bc>)
 800252e:	4313      	orrs	r3, r2
 8002530:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	f003 0308 	and.w	r3, r3, #8
 800253a:	2b00      	cmp	r3, #0
 800253c:	d009      	beq.n	8002552 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800253e:	4b12      	ldr	r3, [pc, #72]	; (8002588 <HAL_RCC_ClockConfig+0x1bc>)
 8002540:	689b      	ldr	r3, [r3, #8]
 8002542:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	691b      	ldr	r3, [r3, #16]
 800254a:	00db      	lsls	r3, r3, #3
 800254c:	490e      	ldr	r1, [pc, #56]	; (8002588 <HAL_RCC_ClockConfig+0x1bc>)
 800254e:	4313      	orrs	r3, r2
 8002550:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002552:	f000 f82d 	bl	80025b0 <HAL_RCC_GetSysClockFreq>
 8002556:	4602      	mov	r2, r0
 8002558:	4b0b      	ldr	r3, [pc, #44]	; (8002588 <HAL_RCC_ClockConfig+0x1bc>)
 800255a:	689b      	ldr	r3, [r3, #8]
 800255c:	091b      	lsrs	r3, r3, #4
 800255e:	f003 030f 	and.w	r3, r3, #15
 8002562:	490a      	ldr	r1, [pc, #40]	; (800258c <HAL_RCC_ClockConfig+0x1c0>)
 8002564:	5ccb      	ldrb	r3, [r1, r3]
 8002566:	fa22 f303 	lsr.w	r3, r2, r3
 800256a:	4a09      	ldr	r2, [pc, #36]	; (8002590 <HAL_RCC_ClockConfig+0x1c4>)
 800256c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800256e:	4b09      	ldr	r3, [pc, #36]	; (8002594 <HAL_RCC_ClockConfig+0x1c8>)
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	4618      	mov	r0, r3
 8002574:	f7ff f820 	bl	80015b8 <HAL_InitTick>

  return HAL_OK;
 8002578:	2300      	movs	r3, #0
}
 800257a:	4618      	mov	r0, r3
 800257c:	3710      	adds	r7, #16
 800257e:	46bd      	mov	sp, r7
 8002580:	bd80      	pop	{r7, pc}
 8002582:	bf00      	nop
 8002584:	40023c00 	.word	0x40023c00
 8002588:	40023800 	.word	0x40023800
 800258c:	080067a0 	.word	0x080067a0
 8002590:	20000010 	.word	0x20000010
 8002594:	20000014 	.word	0x20000014

08002598 <HAL_RCC_EnableCSS>:
  *         allowing the MCU to perform rescue operations. The CSSI is linked to
  *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 8002598:	b480      	push	{r7}
 800259a:	af00      	add	r7, sp, #0
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 800259c:	4b03      	ldr	r3, [pc, #12]	; (80025ac <HAL_RCC_EnableCSS+0x14>)
 800259e:	2201      	movs	r2, #1
 80025a0:	601a      	str	r2, [r3, #0]
}
 80025a2:	bf00      	nop
 80025a4:	46bd      	mov	sp, r7
 80025a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025aa:	4770      	bx	lr
 80025ac:	4247004c 	.word	0x4247004c

080025b0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80025b0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80025b4:	b090      	sub	sp, #64	; 0x40
 80025b6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80025b8:	2300      	movs	r3, #0
 80025ba:	637b      	str	r3, [r7, #52]	; 0x34
 80025bc:	2300      	movs	r3, #0
 80025be:	63fb      	str	r3, [r7, #60]	; 0x3c
 80025c0:	2300      	movs	r3, #0
 80025c2:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 80025c4:	2300      	movs	r3, #0
 80025c6:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80025c8:	4b59      	ldr	r3, [pc, #356]	; (8002730 <HAL_RCC_GetSysClockFreq+0x180>)
 80025ca:	689b      	ldr	r3, [r3, #8]
 80025cc:	f003 030c 	and.w	r3, r3, #12
 80025d0:	2b08      	cmp	r3, #8
 80025d2:	d00d      	beq.n	80025f0 <HAL_RCC_GetSysClockFreq+0x40>
 80025d4:	2b08      	cmp	r3, #8
 80025d6:	f200 80a1 	bhi.w	800271c <HAL_RCC_GetSysClockFreq+0x16c>
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d002      	beq.n	80025e4 <HAL_RCC_GetSysClockFreq+0x34>
 80025de:	2b04      	cmp	r3, #4
 80025e0:	d003      	beq.n	80025ea <HAL_RCC_GetSysClockFreq+0x3a>
 80025e2:	e09b      	b.n	800271c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80025e4:	4b53      	ldr	r3, [pc, #332]	; (8002734 <HAL_RCC_GetSysClockFreq+0x184>)
 80025e6:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 80025e8:	e09b      	b.n	8002722 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80025ea:	4b53      	ldr	r3, [pc, #332]	; (8002738 <HAL_RCC_GetSysClockFreq+0x188>)
 80025ec:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80025ee:	e098      	b.n	8002722 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80025f0:	4b4f      	ldr	r3, [pc, #316]	; (8002730 <HAL_RCC_GetSysClockFreq+0x180>)
 80025f2:	685b      	ldr	r3, [r3, #4]
 80025f4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80025f8:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80025fa:	4b4d      	ldr	r3, [pc, #308]	; (8002730 <HAL_RCC_GetSysClockFreq+0x180>)
 80025fc:	685b      	ldr	r3, [r3, #4]
 80025fe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002602:	2b00      	cmp	r3, #0
 8002604:	d028      	beq.n	8002658 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002606:	4b4a      	ldr	r3, [pc, #296]	; (8002730 <HAL_RCC_GetSysClockFreq+0x180>)
 8002608:	685b      	ldr	r3, [r3, #4]
 800260a:	099b      	lsrs	r3, r3, #6
 800260c:	2200      	movs	r2, #0
 800260e:	623b      	str	r3, [r7, #32]
 8002610:	627a      	str	r2, [r7, #36]	; 0x24
 8002612:	6a3b      	ldr	r3, [r7, #32]
 8002614:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002618:	2100      	movs	r1, #0
 800261a:	4b47      	ldr	r3, [pc, #284]	; (8002738 <HAL_RCC_GetSysClockFreq+0x188>)
 800261c:	fb03 f201 	mul.w	r2, r3, r1
 8002620:	2300      	movs	r3, #0
 8002622:	fb00 f303 	mul.w	r3, r0, r3
 8002626:	4413      	add	r3, r2
 8002628:	4a43      	ldr	r2, [pc, #268]	; (8002738 <HAL_RCC_GetSysClockFreq+0x188>)
 800262a:	fba0 1202 	umull	r1, r2, r0, r2
 800262e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002630:	460a      	mov	r2, r1
 8002632:	62ba      	str	r2, [r7, #40]	; 0x28
 8002634:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002636:	4413      	add	r3, r2
 8002638:	62fb      	str	r3, [r7, #44]	; 0x2c
 800263a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800263c:	2200      	movs	r2, #0
 800263e:	61bb      	str	r3, [r7, #24]
 8002640:	61fa      	str	r2, [r7, #28]
 8002642:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002646:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800264a:	f7fd fe11 	bl	8000270 <__aeabi_uldivmod>
 800264e:	4602      	mov	r2, r0
 8002650:	460b      	mov	r3, r1
 8002652:	4613      	mov	r3, r2
 8002654:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002656:	e053      	b.n	8002700 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002658:	4b35      	ldr	r3, [pc, #212]	; (8002730 <HAL_RCC_GetSysClockFreq+0x180>)
 800265a:	685b      	ldr	r3, [r3, #4]
 800265c:	099b      	lsrs	r3, r3, #6
 800265e:	2200      	movs	r2, #0
 8002660:	613b      	str	r3, [r7, #16]
 8002662:	617a      	str	r2, [r7, #20]
 8002664:	693b      	ldr	r3, [r7, #16]
 8002666:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800266a:	f04f 0b00 	mov.w	fp, #0
 800266e:	4652      	mov	r2, sl
 8002670:	465b      	mov	r3, fp
 8002672:	f04f 0000 	mov.w	r0, #0
 8002676:	f04f 0100 	mov.w	r1, #0
 800267a:	0159      	lsls	r1, r3, #5
 800267c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002680:	0150      	lsls	r0, r2, #5
 8002682:	4602      	mov	r2, r0
 8002684:	460b      	mov	r3, r1
 8002686:	ebb2 080a 	subs.w	r8, r2, sl
 800268a:	eb63 090b 	sbc.w	r9, r3, fp
 800268e:	f04f 0200 	mov.w	r2, #0
 8002692:	f04f 0300 	mov.w	r3, #0
 8002696:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800269a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800269e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80026a2:	ebb2 0408 	subs.w	r4, r2, r8
 80026a6:	eb63 0509 	sbc.w	r5, r3, r9
 80026aa:	f04f 0200 	mov.w	r2, #0
 80026ae:	f04f 0300 	mov.w	r3, #0
 80026b2:	00eb      	lsls	r3, r5, #3
 80026b4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80026b8:	00e2      	lsls	r2, r4, #3
 80026ba:	4614      	mov	r4, r2
 80026bc:	461d      	mov	r5, r3
 80026be:	eb14 030a 	adds.w	r3, r4, sl
 80026c2:	603b      	str	r3, [r7, #0]
 80026c4:	eb45 030b 	adc.w	r3, r5, fp
 80026c8:	607b      	str	r3, [r7, #4]
 80026ca:	f04f 0200 	mov.w	r2, #0
 80026ce:	f04f 0300 	mov.w	r3, #0
 80026d2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80026d6:	4629      	mov	r1, r5
 80026d8:	028b      	lsls	r3, r1, #10
 80026da:	4621      	mov	r1, r4
 80026dc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80026e0:	4621      	mov	r1, r4
 80026e2:	028a      	lsls	r2, r1, #10
 80026e4:	4610      	mov	r0, r2
 80026e6:	4619      	mov	r1, r3
 80026e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80026ea:	2200      	movs	r2, #0
 80026ec:	60bb      	str	r3, [r7, #8]
 80026ee:	60fa      	str	r2, [r7, #12]
 80026f0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80026f4:	f7fd fdbc 	bl	8000270 <__aeabi_uldivmod>
 80026f8:	4602      	mov	r2, r0
 80026fa:	460b      	mov	r3, r1
 80026fc:	4613      	mov	r3, r2
 80026fe:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002700:	4b0b      	ldr	r3, [pc, #44]	; (8002730 <HAL_RCC_GetSysClockFreq+0x180>)
 8002702:	685b      	ldr	r3, [r3, #4]
 8002704:	0c1b      	lsrs	r3, r3, #16
 8002706:	f003 0303 	and.w	r3, r3, #3
 800270a:	3301      	adds	r3, #1
 800270c:	005b      	lsls	r3, r3, #1
 800270e:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8002710:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002712:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002714:	fbb2 f3f3 	udiv	r3, r2, r3
 8002718:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800271a:	e002      	b.n	8002722 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800271c:	4b05      	ldr	r3, [pc, #20]	; (8002734 <HAL_RCC_GetSysClockFreq+0x184>)
 800271e:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002720:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002722:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8002724:	4618      	mov	r0, r3
 8002726:	3740      	adds	r7, #64	; 0x40
 8002728:	46bd      	mov	sp, r7
 800272a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800272e:	bf00      	nop
 8002730:	40023800 	.word	0x40023800
 8002734:	00f42400 	.word	0x00f42400
 8002738:	018cba80 	.word	0x018cba80

0800273c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800273c:	b480      	push	{r7}
 800273e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002740:	4b03      	ldr	r3, [pc, #12]	; (8002750 <HAL_RCC_GetHCLKFreq+0x14>)
 8002742:	681b      	ldr	r3, [r3, #0]
}
 8002744:	4618      	mov	r0, r3
 8002746:	46bd      	mov	sp, r7
 8002748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800274c:	4770      	bx	lr
 800274e:	bf00      	nop
 8002750:	20000010 	.word	0x20000010

08002754 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002758:	f7ff fff0 	bl	800273c <HAL_RCC_GetHCLKFreq>
 800275c:	4602      	mov	r2, r0
 800275e:	4b05      	ldr	r3, [pc, #20]	; (8002774 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002760:	689b      	ldr	r3, [r3, #8]
 8002762:	0a9b      	lsrs	r3, r3, #10
 8002764:	f003 0307 	and.w	r3, r3, #7
 8002768:	4903      	ldr	r1, [pc, #12]	; (8002778 <HAL_RCC_GetPCLK1Freq+0x24>)
 800276a:	5ccb      	ldrb	r3, [r1, r3]
 800276c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002770:	4618      	mov	r0, r3
 8002772:	bd80      	pop	{r7, pc}
 8002774:	40023800 	.word	0x40023800
 8002778:	080067b0 	.word	0x080067b0

0800277c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800277c:	b580      	push	{r7, lr}
 800277e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002780:	f7ff ffdc 	bl	800273c <HAL_RCC_GetHCLKFreq>
 8002784:	4602      	mov	r2, r0
 8002786:	4b05      	ldr	r3, [pc, #20]	; (800279c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002788:	689b      	ldr	r3, [r3, #8]
 800278a:	0b5b      	lsrs	r3, r3, #13
 800278c:	f003 0307 	and.w	r3, r3, #7
 8002790:	4903      	ldr	r1, [pc, #12]	; (80027a0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002792:	5ccb      	ldrb	r3, [r1, r3]
 8002794:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002798:	4618      	mov	r0, r3
 800279a:	bd80      	pop	{r7, pc}
 800279c:	40023800 	.word	0x40023800
 80027a0:	080067b0 	.word	0x080067b0

080027a4 <HAL_RCC_NMI_IRQHandler>:
  * @brief This function handles the RCC CSS interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 80027a4:	b580      	push	{r7, lr}
 80027a6:	af00      	add	r7, sp, #0
  /* Check RCC CSSF flag  */
  if(__HAL_RCC_GET_IT(RCC_IT_CSS))
 80027a8:	4b06      	ldr	r3, [pc, #24]	; (80027c4 <HAL_RCC_NMI_IRQHandler+0x20>)
 80027aa:	68db      	ldr	r3, [r3, #12]
 80027ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80027b0:	2b80      	cmp	r3, #128	; 0x80
 80027b2:	d104      	bne.n	80027be <HAL_RCC_NMI_IRQHandler+0x1a>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 80027b4:	f000 f80a 	bl	80027cc <HAL_RCC_CSSCallback>

    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 80027b8:	4b03      	ldr	r3, [pc, #12]	; (80027c8 <HAL_RCC_NMI_IRQHandler+0x24>)
 80027ba:	2280      	movs	r2, #128	; 0x80
 80027bc:	701a      	strb	r2, [r3, #0]
  }
}
 80027be:	bf00      	nop
 80027c0:	bd80      	pop	{r7, pc}
 80027c2:	bf00      	nop
 80027c4:	40023800 	.word	0x40023800
 80027c8:	4002380e 	.word	0x4002380e

080027cc <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback
  * @retval None
  */
__weak void HAL_RCC_CSSCallback(void)
{
 80027cc:	b480      	push	{r7}
 80027ce:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RCC_CSSCallback could be implemented in the user file
   */
}
 80027d0:	bf00      	nop
 80027d2:	46bd      	mov	sp, r7
 80027d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d8:	4770      	bx	lr

080027da <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80027da:	b580      	push	{r7, lr}
 80027dc:	b082      	sub	sp, #8
 80027de:	af00      	add	r7, sp, #0
 80027e0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d101      	bne.n	80027ec <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80027e8:	2301      	movs	r3, #1
 80027ea:	e041      	b.n	8002870 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80027f2:	b2db      	uxtb	r3, r3
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d106      	bne.n	8002806 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	2200      	movs	r2, #0
 80027fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002800:	6878      	ldr	r0, [r7, #4]
 8002802:	f7fe fc8d 	bl	8001120 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	2202      	movs	r2, #2
 800280a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681a      	ldr	r2, [r3, #0]
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	3304      	adds	r3, #4
 8002816:	4619      	mov	r1, r3
 8002818:	4610      	mov	r0, r2
 800281a:	f000 fac3 	bl	8002da4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	2201      	movs	r2, #1
 8002822:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	2201      	movs	r2, #1
 800282a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	2201      	movs	r2, #1
 8002832:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	2201      	movs	r2, #1
 800283a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	2201      	movs	r2, #1
 8002842:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	2201      	movs	r2, #1
 800284a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	2201      	movs	r2, #1
 8002852:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	2201      	movs	r2, #1
 800285a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	2201      	movs	r2, #1
 8002862:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	2201      	movs	r2, #1
 800286a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800286e:	2300      	movs	r3, #0
}
 8002870:	4618      	mov	r0, r3
 8002872:	3708      	adds	r7, #8
 8002874:	46bd      	mov	sp, r7
 8002876:	bd80      	pop	{r7, pc}

08002878 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002878:	b480      	push	{r7}
 800287a:	b085      	sub	sp, #20
 800287c:	af00      	add	r7, sp, #0
 800287e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002886:	b2db      	uxtb	r3, r3
 8002888:	2b01      	cmp	r3, #1
 800288a:	d001      	beq.n	8002890 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800288c:	2301      	movs	r3, #1
 800288e:	e04e      	b.n	800292e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	2202      	movs	r2, #2
 8002894:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	68da      	ldr	r2, [r3, #12]
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	f042 0201 	orr.w	r2, r2, #1
 80028a6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	4a23      	ldr	r2, [pc, #140]	; (800293c <HAL_TIM_Base_Start_IT+0xc4>)
 80028ae:	4293      	cmp	r3, r2
 80028b0:	d022      	beq.n	80028f8 <HAL_TIM_Base_Start_IT+0x80>
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80028ba:	d01d      	beq.n	80028f8 <HAL_TIM_Base_Start_IT+0x80>
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	4a1f      	ldr	r2, [pc, #124]	; (8002940 <HAL_TIM_Base_Start_IT+0xc8>)
 80028c2:	4293      	cmp	r3, r2
 80028c4:	d018      	beq.n	80028f8 <HAL_TIM_Base_Start_IT+0x80>
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	4a1e      	ldr	r2, [pc, #120]	; (8002944 <HAL_TIM_Base_Start_IT+0xcc>)
 80028cc:	4293      	cmp	r3, r2
 80028ce:	d013      	beq.n	80028f8 <HAL_TIM_Base_Start_IT+0x80>
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	4a1c      	ldr	r2, [pc, #112]	; (8002948 <HAL_TIM_Base_Start_IT+0xd0>)
 80028d6:	4293      	cmp	r3, r2
 80028d8:	d00e      	beq.n	80028f8 <HAL_TIM_Base_Start_IT+0x80>
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	4a1b      	ldr	r2, [pc, #108]	; (800294c <HAL_TIM_Base_Start_IT+0xd4>)
 80028e0:	4293      	cmp	r3, r2
 80028e2:	d009      	beq.n	80028f8 <HAL_TIM_Base_Start_IT+0x80>
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	4a19      	ldr	r2, [pc, #100]	; (8002950 <HAL_TIM_Base_Start_IT+0xd8>)
 80028ea:	4293      	cmp	r3, r2
 80028ec:	d004      	beq.n	80028f8 <HAL_TIM_Base_Start_IT+0x80>
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	4a18      	ldr	r2, [pc, #96]	; (8002954 <HAL_TIM_Base_Start_IT+0xdc>)
 80028f4:	4293      	cmp	r3, r2
 80028f6:	d111      	bne.n	800291c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	689b      	ldr	r3, [r3, #8]
 80028fe:	f003 0307 	and.w	r3, r3, #7
 8002902:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	2b06      	cmp	r3, #6
 8002908:	d010      	beq.n	800292c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	681a      	ldr	r2, [r3, #0]
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	f042 0201 	orr.w	r2, r2, #1
 8002918:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800291a:	e007      	b.n	800292c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	681a      	ldr	r2, [r3, #0]
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	f042 0201 	orr.w	r2, r2, #1
 800292a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800292c:	2300      	movs	r3, #0
}
 800292e:	4618      	mov	r0, r3
 8002930:	3714      	adds	r7, #20
 8002932:	46bd      	mov	sp, r7
 8002934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002938:	4770      	bx	lr
 800293a:	bf00      	nop
 800293c:	40010000 	.word	0x40010000
 8002940:	40000400 	.word	0x40000400
 8002944:	40000800 	.word	0x40000800
 8002948:	40000c00 	.word	0x40000c00
 800294c:	40010400 	.word	0x40010400
 8002950:	40014000 	.word	0x40014000
 8002954:	40001800 	.word	0x40001800

08002958 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8002958:	b480      	push	{r7}
 800295a:	b083      	sub	sp, #12
 800295c:	af00      	add	r7, sp, #0
 800295e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	68da      	ldr	r2, [r3, #12]
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f022 0201 	bic.w	r2, r2, #1
 800296e:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	6a1a      	ldr	r2, [r3, #32]
 8002976:	f241 1311 	movw	r3, #4369	; 0x1111
 800297a:	4013      	ands	r3, r2
 800297c:	2b00      	cmp	r3, #0
 800297e:	d10f      	bne.n	80029a0 <HAL_TIM_Base_Stop_IT+0x48>
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	6a1a      	ldr	r2, [r3, #32]
 8002986:	f240 4344 	movw	r3, #1092	; 0x444
 800298a:	4013      	ands	r3, r2
 800298c:	2b00      	cmp	r3, #0
 800298e:	d107      	bne.n	80029a0 <HAL_TIM_Base_Stop_IT+0x48>
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	681a      	ldr	r2, [r3, #0]
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	f022 0201 	bic.w	r2, r2, #1
 800299e:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	2201      	movs	r2, #1
 80029a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80029a8:	2300      	movs	r3, #0
}
 80029aa:	4618      	mov	r0, r3
 80029ac:	370c      	adds	r7, #12
 80029ae:	46bd      	mov	sp, r7
 80029b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b4:	4770      	bx	lr

080029b6 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80029b6:	b580      	push	{r7, lr}
 80029b8:	b082      	sub	sp, #8
 80029ba:	af00      	add	r7, sp, #0
 80029bc:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	691b      	ldr	r3, [r3, #16]
 80029c4:	f003 0302 	and.w	r3, r3, #2
 80029c8:	2b02      	cmp	r3, #2
 80029ca:	d122      	bne.n	8002a12 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	68db      	ldr	r3, [r3, #12]
 80029d2:	f003 0302 	and.w	r3, r3, #2
 80029d6:	2b02      	cmp	r3, #2
 80029d8:	d11b      	bne.n	8002a12 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	f06f 0202 	mvn.w	r2, #2
 80029e2:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	2201      	movs	r2, #1
 80029e8:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	699b      	ldr	r3, [r3, #24]
 80029f0:	f003 0303 	and.w	r3, r3, #3
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d003      	beq.n	8002a00 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80029f8:	6878      	ldr	r0, [r7, #4]
 80029fa:	f000 f9b5 	bl	8002d68 <HAL_TIM_IC_CaptureCallback>
 80029fe:	e005      	b.n	8002a0c <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a00:	6878      	ldr	r0, [r7, #4]
 8002a02:	f000 f9a7 	bl	8002d54 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a06:	6878      	ldr	r0, [r7, #4]
 8002a08:	f000 f9b8 	bl	8002d7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	2200      	movs	r2, #0
 8002a10:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	691b      	ldr	r3, [r3, #16]
 8002a18:	f003 0304 	and.w	r3, r3, #4
 8002a1c:	2b04      	cmp	r3, #4
 8002a1e:	d122      	bne.n	8002a66 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	68db      	ldr	r3, [r3, #12]
 8002a26:	f003 0304 	and.w	r3, r3, #4
 8002a2a:	2b04      	cmp	r3, #4
 8002a2c:	d11b      	bne.n	8002a66 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	f06f 0204 	mvn.w	r2, #4
 8002a36:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	2202      	movs	r2, #2
 8002a3c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	699b      	ldr	r3, [r3, #24]
 8002a44:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d003      	beq.n	8002a54 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002a4c:	6878      	ldr	r0, [r7, #4]
 8002a4e:	f000 f98b 	bl	8002d68 <HAL_TIM_IC_CaptureCallback>
 8002a52:	e005      	b.n	8002a60 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a54:	6878      	ldr	r0, [r7, #4]
 8002a56:	f000 f97d 	bl	8002d54 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a5a:	6878      	ldr	r0, [r7, #4]
 8002a5c:	f000 f98e 	bl	8002d7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	2200      	movs	r2, #0
 8002a64:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	691b      	ldr	r3, [r3, #16]
 8002a6c:	f003 0308 	and.w	r3, r3, #8
 8002a70:	2b08      	cmp	r3, #8
 8002a72:	d122      	bne.n	8002aba <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	68db      	ldr	r3, [r3, #12]
 8002a7a:	f003 0308 	and.w	r3, r3, #8
 8002a7e:	2b08      	cmp	r3, #8
 8002a80:	d11b      	bne.n	8002aba <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	f06f 0208 	mvn.w	r2, #8
 8002a8a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	2204      	movs	r2, #4
 8002a90:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	69db      	ldr	r3, [r3, #28]
 8002a98:	f003 0303 	and.w	r3, r3, #3
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d003      	beq.n	8002aa8 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002aa0:	6878      	ldr	r0, [r7, #4]
 8002aa2:	f000 f961 	bl	8002d68 <HAL_TIM_IC_CaptureCallback>
 8002aa6:	e005      	b.n	8002ab4 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002aa8:	6878      	ldr	r0, [r7, #4]
 8002aaa:	f000 f953 	bl	8002d54 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002aae:	6878      	ldr	r0, [r7, #4]
 8002ab0:	f000 f964 	bl	8002d7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	2200      	movs	r2, #0
 8002ab8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	691b      	ldr	r3, [r3, #16]
 8002ac0:	f003 0310 	and.w	r3, r3, #16
 8002ac4:	2b10      	cmp	r3, #16
 8002ac6:	d122      	bne.n	8002b0e <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	68db      	ldr	r3, [r3, #12]
 8002ace:	f003 0310 	and.w	r3, r3, #16
 8002ad2:	2b10      	cmp	r3, #16
 8002ad4:	d11b      	bne.n	8002b0e <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f06f 0210 	mvn.w	r2, #16
 8002ade:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	2208      	movs	r2, #8
 8002ae4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	69db      	ldr	r3, [r3, #28]
 8002aec:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d003      	beq.n	8002afc <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002af4:	6878      	ldr	r0, [r7, #4]
 8002af6:	f000 f937 	bl	8002d68 <HAL_TIM_IC_CaptureCallback>
 8002afa:	e005      	b.n	8002b08 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002afc:	6878      	ldr	r0, [r7, #4]
 8002afe:	f000 f929 	bl	8002d54 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002b02:	6878      	ldr	r0, [r7, #4]
 8002b04:	f000 f93a 	bl	8002d7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	2200      	movs	r2, #0
 8002b0c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	691b      	ldr	r3, [r3, #16]
 8002b14:	f003 0301 	and.w	r3, r3, #1
 8002b18:	2b01      	cmp	r3, #1
 8002b1a:	d10e      	bne.n	8002b3a <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	68db      	ldr	r3, [r3, #12]
 8002b22:	f003 0301 	and.w	r3, r3, #1
 8002b26:	2b01      	cmp	r3, #1
 8002b28:	d107      	bne.n	8002b3a <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	f06f 0201 	mvn.w	r2, #1
 8002b32:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002b34:	6878      	ldr	r0, [r7, #4]
 8002b36:	f7fe f89f 	bl	8000c78 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	691b      	ldr	r3, [r3, #16]
 8002b40:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b44:	2b80      	cmp	r3, #128	; 0x80
 8002b46:	d10e      	bne.n	8002b66 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	68db      	ldr	r3, [r3, #12]
 8002b4e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b52:	2b80      	cmp	r3, #128	; 0x80
 8002b54:	d107      	bne.n	8002b66 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002b5e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002b60:	6878      	ldr	r0, [r7, #4]
 8002b62:	f000 fadf 	bl	8003124 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	691b      	ldr	r3, [r3, #16]
 8002b6c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b70:	2b40      	cmp	r3, #64	; 0x40
 8002b72:	d10e      	bne.n	8002b92 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	68db      	ldr	r3, [r3, #12]
 8002b7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b7e:	2b40      	cmp	r3, #64	; 0x40
 8002b80:	d107      	bne.n	8002b92 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002b8a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002b8c:	6878      	ldr	r0, [r7, #4]
 8002b8e:	f000 f8ff 	bl	8002d90 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	691b      	ldr	r3, [r3, #16]
 8002b98:	f003 0320 	and.w	r3, r3, #32
 8002b9c:	2b20      	cmp	r3, #32
 8002b9e:	d10e      	bne.n	8002bbe <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	68db      	ldr	r3, [r3, #12]
 8002ba6:	f003 0320 	and.w	r3, r3, #32
 8002baa:	2b20      	cmp	r3, #32
 8002bac:	d107      	bne.n	8002bbe <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f06f 0220 	mvn.w	r2, #32
 8002bb6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002bb8:	6878      	ldr	r0, [r7, #4]
 8002bba:	f000 faa9 	bl	8003110 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002bbe:	bf00      	nop
 8002bc0:	3708      	adds	r7, #8
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	bd80      	pop	{r7, pc}

08002bc6 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002bc6:	b580      	push	{r7, lr}
 8002bc8:	b084      	sub	sp, #16
 8002bca:	af00      	add	r7, sp, #0
 8002bcc:	6078      	str	r0, [r7, #4]
 8002bce:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002bd0:	2300      	movs	r3, #0
 8002bd2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002bda:	2b01      	cmp	r3, #1
 8002bdc:	d101      	bne.n	8002be2 <HAL_TIM_ConfigClockSource+0x1c>
 8002bde:	2302      	movs	r3, #2
 8002be0:	e0b4      	b.n	8002d4c <HAL_TIM_ConfigClockSource+0x186>
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	2201      	movs	r2, #1
 8002be6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	2202      	movs	r2, #2
 8002bee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	689b      	ldr	r3, [r3, #8]
 8002bf8:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002bfa:	68bb      	ldr	r3, [r7, #8]
 8002bfc:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002c00:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002c02:	68bb      	ldr	r3, [r7, #8]
 8002c04:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002c08:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	68ba      	ldr	r2, [r7, #8]
 8002c10:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002c12:	683b      	ldr	r3, [r7, #0]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002c1a:	d03e      	beq.n	8002c9a <HAL_TIM_ConfigClockSource+0xd4>
 8002c1c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002c20:	f200 8087 	bhi.w	8002d32 <HAL_TIM_ConfigClockSource+0x16c>
 8002c24:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002c28:	f000 8086 	beq.w	8002d38 <HAL_TIM_ConfigClockSource+0x172>
 8002c2c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002c30:	d87f      	bhi.n	8002d32 <HAL_TIM_ConfigClockSource+0x16c>
 8002c32:	2b70      	cmp	r3, #112	; 0x70
 8002c34:	d01a      	beq.n	8002c6c <HAL_TIM_ConfigClockSource+0xa6>
 8002c36:	2b70      	cmp	r3, #112	; 0x70
 8002c38:	d87b      	bhi.n	8002d32 <HAL_TIM_ConfigClockSource+0x16c>
 8002c3a:	2b60      	cmp	r3, #96	; 0x60
 8002c3c:	d050      	beq.n	8002ce0 <HAL_TIM_ConfigClockSource+0x11a>
 8002c3e:	2b60      	cmp	r3, #96	; 0x60
 8002c40:	d877      	bhi.n	8002d32 <HAL_TIM_ConfigClockSource+0x16c>
 8002c42:	2b50      	cmp	r3, #80	; 0x50
 8002c44:	d03c      	beq.n	8002cc0 <HAL_TIM_ConfigClockSource+0xfa>
 8002c46:	2b50      	cmp	r3, #80	; 0x50
 8002c48:	d873      	bhi.n	8002d32 <HAL_TIM_ConfigClockSource+0x16c>
 8002c4a:	2b40      	cmp	r3, #64	; 0x40
 8002c4c:	d058      	beq.n	8002d00 <HAL_TIM_ConfigClockSource+0x13a>
 8002c4e:	2b40      	cmp	r3, #64	; 0x40
 8002c50:	d86f      	bhi.n	8002d32 <HAL_TIM_ConfigClockSource+0x16c>
 8002c52:	2b30      	cmp	r3, #48	; 0x30
 8002c54:	d064      	beq.n	8002d20 <HAL_TIM_ConfigClockSource+0x15a>
 8002c56:	2b30      	cmp	r3, #48	; 0x30
 8002c58:	d86b      	bhi.n	8002d32 <HAL_TIM_ConfigClockSource+0x16c>
 8002c5a:	2b20      	cmp	r3, #32
 8002c5c:	d060      	beq.n	8002d20 <HAL_TIM_ConfigClockSource+0x15a>
 8002c5e:	2b20      	cmp	r3, #32
 8002c60:	d867      	bhi.n	8002d32 <HAL_TIM_ConfigClockSource+0x16c>
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d05c      	beq.n	8002d20 <HAL_TIM_ConfigClockSource+0x15a>
 8002c66:	2b10      	cmp	r3, #16
 8002c68:	d05a      	beq.n	8002d20 <HAL_TIM_ConfigClockSource+0x15a>
 8002c6a:	e062      	b.n	8002d32 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	6818      	ldr	r0, [r3, #0]
 8002c70:	683b      	ldr	r3, [r7, #0]
 8002c72:	6899      	ldr	r1, [r3, #8]
 8002c74:	683b      	ldr	r3, [r7, #0]
 8002c76:	685a      	ldr	r2, [r3, #4]
 8002c78:	683b      	ldr	r3, [r7, #0]
 8002c7a:	68db      	ldr	r3, [r3, #12]
 8002c7c:	f000 f9ac 	bl	8002fd8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	689b      	ldr	r3, [r3, #8]
 8002c86:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002c88:	68bb      	ldr	r3, [r7, #8]
 8002c8a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002c8e:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	68ba      	ldr	r2, [r7, #8]
 8002c96:	609a      	str	r2, [r3, #8]
      break;
 8002c98:	e04f      	b.n	8002d3a <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	6818      	ldr	r0, [r3, #0]
 8002c9e:	683b      	ldr	r3, [r7, #0]
 8002ca0:	6899      	ldr	r1, [r3, #8]
 8002ca2:	683b      	ldr	r3, [r7, #0]
 8002ca4:	685a      	ldr	r2, [r3, #4]
 8002ca6:	683b      	ldr	r3, [r7, #0]
 8002ca8:	68db      	ldr	r3, [r3, #12]
 8002caa:	f000 f995 	bl	8002fd8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	689a      	ldr	r2, [r3, #8]
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002cbc:	609a      	str	r2, [r3, #8]
      break;
 8002cbe:	e03c      	b.n	8002d3a <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	6818      	ldr	r0, [r3, #0]
 8002cc4:	683b      	ldr	r3, [r7, #0]
 8002cc6:	6859      	ldr	r1, [r3, #4]
 8002cc8:	683b      	ldr	r3, [r7, #0]
 8002cca:	68db      	ldr	r3, [r3, #12]
 8002ccc:	461a      	mov	r2, r3
 8002cce:	f000 f909 	bl	8002ee4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	2150      	movs	r1, #80	; 0x50
 8002cd8:	4618      	mov	r0, r3
 8002cda:	f000 f962 	bl	8002fa2 <TIM_ITRx_SetConfig>
      break;
 8002cde:	e02c      	b.n	8002d3a <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	6818      	ldr	r0, [r3, #0]
 8002ce4:	683b      	ldr	r3, [r7, #0]
 8002ce6:	6859      	ldr	r1, [r3, #4]
 8002ce8:	683b      	ldr	r3, [r7, #0]
 8002cea:	68db      	ldr	r3, [r3, #12]
 8002cec:	461a      	mov	r2, r3
 8002cee:	f000 f928 	bl	8002f42 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	2160      	movs	r1, #96	; 0x60
 8002cf8:	4618      	mov	r0, r3
 8002cfa:	f000 f952 	bl	8002fa2 <TIM_ITRx_SetConfig>
      break;
 8002cfe:	e01c      	b.n	8002d3a <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	6818      	ldr	r0, [r3, #0]
 8002d04:	683b      	ldr	r3, [r7, #0]
 8002d06:	6859      	ldr	r1, [r3, #4]
 8002d08:	683b      	ldr	r3, [r7, #0]
 8002d0a:	68db      	ldr	r3, [r3, #12]
 8002d0c:	461a      	mov	r2, r3
 8002d0e:	f000 f8e9 	bl	8002ee4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	2140      	movs	r1, #64	; 0x40
 8002d18:	4618      	mov	r0, r3
 8002d1a:	f000 f942 	bl	8002fa2 <TIM_ITRx_SetConfig>
      break;
 8002d1e:	e00c      	b.n	8002d3a <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681a      	ldr	r2, [r3, #0]
 8002d24:	683b      	ldr	r3, [r7, #0]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	4619      	mov	r1, r3
 8002d2a:	4610      	mov	r0, r2
 8002d2c:	f000 f939 	bl	8002fa2 <TIM_ITRx_SetConfig>
      break;
 8002d30:	e003      	b.n	8002d3a <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002d32:	2301      	movs	r3, #1
 8002d34:	73fb      	strb	r3, [r7, #15]
      break;
 8002d36:	e000      	b.n	8002d3a <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002d38:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	2201      	movs	r2, #1
 8002d3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	2200      	movs	r2, #0
 8002d46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002d4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d4c:	4618      	mov	r0, r3
 8002d4e:	3710      	adds	r7, #16
 8002d50:	46bd      	mov	sp, r7
 8002d52:	bd80      	pop	{r7, pc}

08002d54 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002d54:	b480      	push	{r7}
 8002d56:	b083      	sub	sp, #12
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002d5c:	bf00      	nop
 8002d5e:	370c      	adds	r7, #12
 8002d60:	46bd      	mov	sp, r7
 8002d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d66:	4770      	bx	lr

08002d68 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002d68:	b480      	push	{r7}
 8002d6a:	b083      	sub	sp, #12
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002d70:	bf00      	nop
 8002d72:	370c      	adds	r7, #12
 8002d74:	46bd      	mov	sp, r7
 8002d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d7a:	4770      	bx	lr

08002d7c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002d7c:	b480      	push	{r7}
 8002d7e:	b083      	sub	sp, #12
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002d84:	bf00      	nop
 8002d86:	370c      	adds	r7, #12
 8002d88:	46bd      	mov	sp, r7
 8002d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d8e:	4770      	bx	lr

08002d90 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002d90:	b480      	push	{r7}
 8002d92:	b083      	sub	sp, #12
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002d98:	bf00      	nop
 8002d9a:	370c      	adds	r7, #12
 8002d9c:	46bd      	mov	sp, r7
 8002d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da2:	4770      	bx	lr

08002da4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002da4:	b480      	push	{r7}
 8002da6:	b085      	sub	sp, #20
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	6078      	str	r0, [r7, #4]
 8002dac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	4a40      	ldr	r2, [pc, #256]	; (8002eb8 <TIM_Base_SetConfig+0x114>)
 8002db8:	4293      	cmp	r3, r2
 8002dba:	d013      	beq.n	8002de4 <TIM_Base_SetConfig+0x40>
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002dc2:	d00f      	beq.n	8002de4 <TIM_Base_SetConfig+0x40>
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	4a3d      	ldr	r2, [pc, #244]	; (8002ebc <TIM_Base_SetConfig+0x118>)
 8002dc8:	4293      	cmp	r3, r2
 8002dca:	d00b      	beq.n	8002de4 <TIM_Base_SetConfig+0x40>
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	4a3c      	ldr	r2, [pc, #240]	; (8002ec0 <TIM_Base_SetConfig+0x11c>)
 8002dd0:	4293      	cmp	r3, r2
 8002dd2:	d007      	beq.n	8002de4 <TIM_Base_SetConfig+0x40>
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	4a3b      	ldr	r2, [pc, #236]	; (8002ec4 <TIM_Base_SetConfig+0x120>)
 8002dd8:	4293      	cmp	r3, r2
 8002dda:	d003      	beq.n	8002de4 <TIM_Base_SetConfig+0x40>
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	4a3a      	ldr	r2, [pc, #232]	; (8002ec8 <TIM_Base_SetConfig+0x124>)
 8002de0:	4293      	cmp	r3, r2
 8002de2:	d108      	bne.n	8002df6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002dea:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002dec:	683b      	ldr	r3, [r7, #0]
 8002dee:	685b      	ldr	r3, [r3, #4]
 8002df0:	68fa      	ldr	r2, [r7, #12]
 8002df2:	4313      	orrs	r3, r2
 8002df4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	4a2f      	ldr	r2, [pc, #188]	; (8002eb8 <TIM_Base_SetConfig+0x114>)
 8002dfa:	4293      	cmp	r3, r2
 8002dfc:	d02b      	beq.n	8002e56 <TIM_Base_SetConfig+0xb2>
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002e04:	d027      	beq.n	8002e56 <TIM_Base_SetConfig+0xb2>
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	4a2c      	ldr	r2, [pc, #176]	; (8002ebc <TIM_Base_SetConfig+0x118>)
 8002e0a:	4293      	cmp	r3, r2
 8002e0c:	d023      	beq.n	8002e56 <TIM_Base_SetConfig+0xb2>
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	4a2b      	ldr	r2, [pc, #172]	; (8002ec0 <TIM_Base_SetConfig+0x11c>)
 8002e12:	4293      	cmp	r3, r2
 8002e14:	d01f      	beq.n	8002e56 <TIM_Base_SetConfig+0xb2>
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	4a2a      	ldr	r2, [pc, #168]	; (8002ec4 <TIM_Base_SetConfig+0x120>)
 8002e1a:	4293      	cmp	r3, r2
 8002e1c:	d01b      	beq.n	8002e56 <TIM_Base_SetConfig+0xb2>
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	4a29      	ldr	r2, [pc, #164]	; (8002ec8 <TIM_Base_SetConfig+0x124>)
 8002e22:	4293      	cmp	r3, r2
 8002e24:	d017      	beq.n	8002e56 <TIM_Base_SetConfig+0xb2>
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	4a28      	ldr	r2, [pc, #160]	; (8002ecc <TIM_Base_SetConfig+0x128>)
 8002e2a:	4293      	cmp	r3, r2
 8002e2c:	d013      	beq.n	8002e56 <TIM_Base_SetConfig+0xb2>
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	4a27      	ldr	r2, [pc, #156]	; (8002ed0 <TIM_Base_SetConfig+0x12c>)
 8002e32:	4293      	cmp	r3, r2
 8002e34:	d00f      	beq.n	8002e56 <TIM_Base_SetConfig+0xb2>
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	4a26      	ldr	r2, [pc, #152]	; (8002ed4 <TIM_Base_SetConfig+0x130>)
 8002e3a:	4293      	cmp	r3, r2
 8002e3c:	d00b      	beq.n	8002e56 <TIM_Base_SetConfig+0xb2>
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	4a25      	ldr	r2, [pc, #148]	; (8002ed8 <TIM_Base_SetConfig+0x134>)
 8002e42:	4293      	cmp	r3, r2
 8002e44:	d007      	beq.n	8002e56 <TIM_Base_SetConfig+0xb2>
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	4a24      	ldr	r2, [pc, #144]	; (8002edc <TIM_Base_SetConfig+0x138>)
 8002e4a:	4293      	cmp	r3, r2
 8002e4c:	d003      	beq.n	8002e56 <TIM_Base_SetConfig+0xb2>
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	4a23      	ldr	r2, [pc, #140]	; (8002ee0 <TIM_Base_SetConfig+0x13c>)
 8002e52:	4293      	cmp	r3, r2
 8002e54:	d108      	bne.n	8002e68 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002e5c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002e5e:	683b      	ldr	r3, [r7, #0]
 8002e60:	68db      	ldr	r3, [r3, #12]
 8002e62:	68fa      	ldr	r2, [r7, #12]
 8002e64:	4313      	orrs	r3, r2
 8002e66:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002e6e:	683b      	ldr	r3, [r7, #0]
 8002e70:	695b      	ldr	r3, [r3, #20]
 8002e72:	4313      	orrs	r3, r2
 8002e74:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	68fa      	ldr	r2, [r7, #12]
 8002e7a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002e7c:	683b      	ldr	r3, [r7, #0]
 8002e7e:	689a      	ldr	r2, [r3, #8]
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002e84:	683b      	ldr	r3, [r7, #0]
 8002e86:	681a      	ldr	r2, [r3, #0]
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	4a0a      	ldr	r2, [pc, #40]	; (8002eb8 <TIM_Base_SetConfig+0x114>)
 8002e90:	4293      	cmp	r3, r2
 8002e92:	d003      	beq.n	8002e9c <TIM_Base_SetConfig+0xf8>
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	4a0c      	ldr	r2, [pc, #48]	; (8002ec8 <TIM_Base_SetConfig+0x124>)
 8002e98:	4293      	cmp	r3, r2
 8002e9a:	d103      	bne.n	8002ea4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002e9c:	683b      	ldr	r3, [r7, #0]
 8002e9e:	691a      	ldr	r2, [r3, #16]
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	2201      	movs	r2, #1
 8002ea8:	615a      	str	r2, [r3, #20]
}
 8002eaa:	bf00      	nop
 8002eac:	3714      	adds	r7, #20
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb4:	4770      	bx	lr
 8002eb6:	bf00      	nop
 8002eb8:	40010000 	.word	0x40010000
 8002ebc:	40000400 	.word	0x40000400
 8002ec0:	40000800 	.word	0x40000800
 8002ec4:	40000c00 	.word	0x40000c00
 8002ec8:	40010400 	.word	0x40010400
 8002ecc:	40014000 	.word	0x40014000
 8002ed0:	40014400 	.word	0x40014400
 8002ed4:	40014800 	.word	0x40014800
 8002ed8:	40001800 	.word	0x40001800
 8002edc:	40001c00 	.word	0x40001c00
 8002ee0:	40002000 	.word	0x40002000

08002ee4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002ee4:	b480      	push	{r7}
 8002ee6:	b087      	sub	sp, #28
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	60f8      	str	r0, [r7, #12]
 8002eec:	60b9      	str	r1, [r7, #8]
 8002eee:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	6a1b      	ldr	r3, [r3, #32]
 8002ef4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	6a1b      	ldr	r3, [r3, #32]
 8002efa:	f023 0201 	bic.w	r2, r3, #1
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	699b      	ldr	r3, [r3, #24]
 8002f06:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002f08:	693b      	ldr	r3, [r7, #16]
 8002f0a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002f0e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	011b      	lsls	r3, r3, #4
 8002f14:	693a      	ldr	r2, [r7, #16]
 8002f16:	4313      	orrs	r3, r2
 8002f18:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002f1a:	697b      	ldr	r3, [r7, #20]
 8002f1c:	f023 030a 	bic.w	r3, r3, #10
 8002f20:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002f22:	697a      	ldr	r2, [r7, #20]
 8002f24:	68bb      	ldr	r3, [r7, #8]
 8002f26:	4313      	orrs	r3, r2
 8002f28:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	693a      	ldr	r2, [r7, #16]
 8002f2e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	697a      	ldr	r2, [r7, #20]
 8002f34:	621a      	str	r2, [r3, #32]
}
 8002f36:	bf00      	nop
 8002f38:	371c      	adds	r7, #28
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f40:	4770      	bx	lr

08002f42 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002f42:	b480      	push	{r7}
 8002f44:	b087      	sub	sp, #28
 8002f46:	af00      	add	r7, sp, #0
 8002f48:	60f8      	str	r0, [r7, #12]
 8002f4a:	60b9      	str	r1, [r7, #8]
 8002f4c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	6a1b      	ldr	r3, [r3, #32]
 8002f52:	f023 0210 	bic.w	r2, r3, #16
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	699b      	ldr	r3, [r3, #24]
 8002f5e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	6a1b      	ldr	r3, [r3, #32]
 8002f64:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002f66:	697b      	ldr	r3, [r7, #20]
 8002f68:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002f6c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	031b      	lsls	r3, r3, #12
 8002f72:	697a      	ldr	r2, [r7, #20]
 8002f74:	4313      	orrs	r3, r2
 8002f76:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002f78:	693b      	ldr	r3, [r7, #16]
 8002f7a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002f7e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002f80:	68bb      	ldr	r3, [r7, #8]
 8002f82:	011b      	lsls	r3, r3, #4
 8002f84:	693a      	ldr	r2, [r7, #16]
 8002f86:	4313      	orrs	r3, r2
 8002f88:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	697a      	ldr	r2, [r7, #20]
 8002f8e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	693a      	ldr	r2, [r7, #16]
 8002f94:	621a      	str	r2, [r3, #32]
}
 8002f96:	bf00      	nop
 8002f98:	371c      	adds	r7, #28
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa0:	4770      	bx	lr

08002fa2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002fa2:	b480      	push	{r7}
 8002fa4:	b085      	sub	sp, #20
 8002fa6:	af00      	add	r7, sp, #0
 8002fa8:	6078      	str	r0, [r7, #4]
 8002faa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	689b      	ldr	r3, [r3, #8]
 8002fb0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002fb8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002fba:	683a      	ldr	r2, [r7, #0]
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	4313      	orrs	r3, r2
 8002fc0:	f043 0307 	orr.w	r3, r3, #7
 8002fc4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	68fa      	ldr	r2, [r7, #12]
 8002fca:	609a      	str	r2, [r3, #8]
}
 8002fcc:	bf00      	nop
 8002fce:	3714      	adds	r7, #20
 8002fd0:	46bd      	mov	sp, r7
 8002fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd6:	4770      	bx	lr

08002fd8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002fd8:	b480      	push	{r7}
 8002fda:	b087      	sub	sp, #28
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	60f8      	str	r0, [r7, #12]
 8002fe0:	60b9      	str	r1, [r7, #8]
 8002fe2:	607a      	str	r2, [r7, #4]
 8002fe4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	689b      	ldr	r3, [r3, #8]
 8002fea:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002fec:	697b      	ldr	r3, [r7, #20]
 8002fee:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002ff2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002ff4:	683b      	ldr	r3, [r7, #0]
 8002ff6:	021a      	lsls	r2, r3, #8
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	431a      	orrs	r2, r3
 8002ffc:	68bb      	ldr	r3, [r7, #8]
 8002ffe:	4313      	orrs	r3, r2
 8003000:	697a      	ldr	r2, [r7, #20]
 8003002:	4313      	orrs	r3, r2
 8003004:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	697a      	ldr	r2, [r7, #20]
 800300a:	609a      	str	r2, [r3, #8]
}
 800300c:	bf00      	nop
 800300e:	371c      	adds	r7, #28
 8003010:	46bd      	mov	sp, r7
 8003012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003016:	4770      	bx	lr

08003018 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003018:	b480      	push	{r7}
 800301a:	b085      	sub	sp, #20
 800301c:	af00      	add	r7, sp, #0
 800301e:	6078      	str	r0, [r7, #4]
 8003020:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003028:	2b01      	cmp	r3, #1
 800302a:	d101      	bne.n	8003030 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800302c:	2302      	movs	r3, #2
 800302e:	e05a      	b.n	80030e6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	2201      	movs	r2, #1
 8003034:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	2202      	movs	r2, #2
 800303c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	685b      	ldr	r3, [r3, #4]
 8003046:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	689b      	ldr	r3, [r3, #8]
 800304e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003056:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003058:	683b      	ldr	r3, [r7, #0]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	68fa      	ldr	r2, [r7, #12]
 800305e:	4313      	orrs	r3, r2
 8003060:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	68fa      	ldr	r2, [r7, #12]
 8003068:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	4a21      	ldr	r2, [pc, #132]	; (80030f4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8003070:	4293      	cmp	r3, r2
 8003072:	d022      	beq.n	80030ba <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800307c:	d01d      	beq.n	80030ba <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	4a1d      	ldr	r2, [pc, #116]	; (80030f8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8003084:	4293      	cmp	r3, r2
 8003086:	d018      	beq.n	80030ba <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	4a1b      	ldr	r2, [pc, #108]	; (80030fc <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800308e:	4293      	cmp	r3, r2
 8003090:	d013      	beq.n	80030ba <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	4a1a      	ldr	r2, [pc, #104]	; (8003100 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8003098:	4293      	cmp	r3, r2
 800309a:	d00e      	beq.n	80030ba <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	4a18      	ldr	r2, [pc, #96]	; (8003104 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80030a2:	4293      	cmp	r3, r2
 80030a4:	d009      	beq.n	80030ba <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	4a17      	ldr	r2, [pc, #92]	; (8003108 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80030ac:	4293      	cmp	r3, r2
 80030ae:	d004      	beq.n	80030ba <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	4a15      	ldr	r2, [pc, #84]	; (800310c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80030b6:	4293      	cmp	r3, r2
 80030b8:	d10c      	bne.n	80030d4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80030ba:	68bb      	ldr	r3, [r7, #8]
 80030bc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80030c0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80030c2:	683b      	ldr	r3, [r7, #0]
 80030c4:	685b      	ldr	r3, [r3, #4]
 80030c6:	68ba      	ldr	r2, [r7, #8]
 80030c8:	4313      	orrs	r3, r2
 80030ca:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	68ba      	ldr	r2, [r7, #8]
 80030d2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	2201      	movs	r2, #1
 80030d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	2200      	movs	r2, #0
 80030e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80030e4:	2300      	movs	r3, #0
}
 80030e6:	4618      	mov	r0, r3
 80030e8:	3714      	adds	r7, #20
 80030ea:	46bd      	mov	sp, r7
 80030ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f0:	4770      	bx	lr
 80030f2:	bf00      	nop
 80030f4:	40010000 	.word	0x40010000
 80030f8:	40000400 	.word	0x40000400
 80030fc:	40000800 	.word	0x40000800
 8003100:	40000c00 	.word	0x40000c00
 8003104:	40010400 	.word	0x40010400
 8003108:	40014000 	.word	0x40014000
 800310c:	40001800 	.word	0x40001800

08003110 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003110:	b480      	push	{r7}
 8003112:	b083      	sub	sp, #12
 8003114:	af00      	add	r7, sp, #0
 8003116:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003118:	bf00      	nop
 800311a:	370c      	adds	r7, #12
 800311c:	46bd      	mov	sp, r7
 800311e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003122:	4770      	bx	lr

08003124 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003124:	b480      	push	{r7}
 8003126:	b083      	sub	sp, #12
 8003128:	af00      	add	r7, sp, #0
 800312a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800312c:	bf00      	nop
 800312e:	370c      	adds	r7, #12
 8003130:	46bd      	mov	sp, r7
 8003132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003136:	4770      	bx	lr

08003138 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003138:	b580      	push	{r7, lr}
 800313a:	b082      	sub	sp, #8
 800313c:	af00      	add	r7, sp, #0
 800313e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	2b00      	cmp	r3, #0
 8003144:	d101      	bne.n	800314a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003146:	2301      	movs	r3, #1
 8003148:	e03f      	b.n	80031ca <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003150:	b2db      	uxtb	r3, r3
 8003152:	2b00      	cmp	r3, #0
 8003154:	d106      	bne.n	8003164 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	2200      	movs	r2, #0
 800315a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800315e:	6878      	ldr	r0, [r7, #4]
 8003160:	f7fe f81c 	bl	800119c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	2224      	movs	r2, #36	; 0x24
 8003168:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	68da      	ldr	r2, [r3, #12]
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800317a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800317c:	6878      	ldr	r0, [r7, #4]
 800317e:	f000 fe81 	bl	8003e84 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	691a      	ldr	r2, [r3, #16]
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003190:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	695a      	ldr	r2, [r3, #20]
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80031a0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	68da      	ldr	r2, [r3, #12]
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80031b0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	2200      	movs	r2, #0
 80031b6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	2220      	movs	r2, #32
 80031bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	2220      	movs	r2, #32
 80031c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80031c8:	2300      	movs	r3, #0
}
 80031ca:	4618      	mov	r0, r3
 80031cc:	3708      	adds	r7, #8
 80031ce:	46bd      	mov	sp, r7
 80031d0:	bd80      	pop	{r7, pc}

080031d2 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80031d2:	b480      	push	{r7}
 80031d4:	b085      	sub	sp, #20
 80031d6:	af00      	add	r7, sp, #0
 80031d8:	60f8      	str	r0, [r7, #12]
 80031da:	60b9      	str	r1, [r7, #8]
 80031dc:	4613      	mov	r3, r2
 80031de:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80031e6:	b2db      	uxtb	r3, r3
 80031e8:	2b20      	cmp	r3, #32
 80031ea:	d130      	bne.n	800324e <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 80031ec:	68bb      	ldr	r3, [r7, #8]
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d002      	beq.n	80031f8 <HAL_UART_Transmit_IT+0x26>
 80031f2:	88fb      	ldrh	r3, [r7, #6]
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d101      	bne.n	80031fc <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 80031f8:	2301      	movs	r3, #1
 80031fa:	e029      	b.n	8003250 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003202:	2b01      	cmp	r3, #1
 8003204:	d101      	bne.n	800320a <HAL_UART_Transmit_IT+0x38>
 8003206:	2302      	movs	r3, #2
 8003208:	e022      	b.n	8003250 <HAL_UART_Transmit_IT+0x7e>
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	2201      	movs	r2, #1
 800320e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	68ba      	ldr	r2, [r7, #8]
 8003216:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	88fa      	ldrh	r2, [r7, #6]
 800321c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	88fa      	ldrh	r2, [r7, #6]
 8003222:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	2200      	movs	r2, #0
 8003228:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	2221      	movs	r2, #33	; 0x21
 800322e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	2200      	movs	r2, #0
 8003236:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	68da      	ldr	r2, [r3, #12]
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003248:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800324a:	2300      	movs	r3, #0
 800324c:	e000      	b.n	8003250 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 800324e:	2302      	movs	r3, #2
  }
}
 8003250:	4618      	mov	r0, r3
 8003252:	3714      	adds	r7, #20
 8003254:	46bd      	mov	sp, r7
 8003256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800325a:	4770      	bx	lr

0800325c <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800325c:	b580      	push	{r7, lr}
 800325e:	b084      	sub	sp, #16
 8003260:	af00      	add	r7, sp, #0
 8003262:	60f8      	str	r0, [r7, #12]
 8003264:	60b9      	str	r1, [r7, #8]
 8003266:	4613      	mov	r3, r2
 8003268:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003270:	b2db      	uxtb	r3, r3
 8003272:	2b20      	cmp	r3, #32
 8003274:	d11d      	bne.n	80032b2 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8003276:	68bb      	ldr	r3, [r7, #8]
 8003278:	2b00      	cmp	r3, #0
 800327a:	d002      	beq.n	8003282 <HAL_UART_Receive_IT+0x26>
 800327c:	88fb      	ldrh	r3, [r7, #6]
 800327e:	2b00      	cmp	r3, #0
 8003280:	d101      	bne.n	8003286 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003282:	2301      	movs	r3, #1
 8003284:	e016      	b.n	80032b4 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800328c:	2b01      	cmp	r3, #1
 800328e:	d101      	bne.n	8003294 <HAL_UART_Receive_IT+0x38>
 8003290:	2302      	movs	r3, #2
 8003292:	e00f      	b.n	80032b4 <HAL_UART_Receive_IT+0x58>
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	2201      	movs	r2, #1
 8003298:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	2200      	movs	r2, #0
 80032a0:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80032a2:	88fb      	ldrh	r3, [r7, #6]
 80032a4:	461a      	mov	r2, r3
 80032a6:	68b9      	ldr	r1, [r7, #8]
 80032a8:	68f8      	ldr	r0, [r7, #12]
 80032aa:	f000 fbe5 	bl	8003a78 <UART_Start_Receive_IT>
 80032ae:	4603      	mov	r3, r0
 80032b0:	e000      	b.n	80032b4 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 80032b2:	2302      	movs	r3, #2
  }
}
 80032b4:	4618      	mov	r0, r3
 80032b6:	3710      	adds	r7, #16
 80032b8:	46bd      	mov	sp, r7
 80032ba:	bd80      	pop	{r7, pc}

080032bc <HAL_UART_AbortTransmit_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortTransmit_IT(UART_HandleTypeDef *huart)
{
 80032bc:	b580      	push	{r7, lr}
 80032be:	b08e      	sub	sp, #56	; 0x38
 80032c0:	af00      	add	r7, sp, #0
 80032c2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	330c      	adds	r3, #12
 80032ca:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80032cc:	6a3b      	ldr	r3, [r7, #32]
 80032ce:	e853 3f00 	ldrex	r3, [r3]
 80032d2:	61fb      	str	r3, [r7, #28]
   return(result);
 80032d4:	69fb      	ldr	r3, [r7, #28]
 80032d6:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80032da:	637b      	str	r3, [r7, #52]	; 0x34
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	330c      	adds	r3, #12
 80032e2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80032e4:	62fa      	str	r2, [r7, #44]	; 0x2c
 80032e6:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80032e8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80032ea:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80032ec:	e841 2300 	strex	r3, r2, [r1]
 80032f0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80032f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d1e5      	bne.n	80032c4 <HAL_UART_AbortTransmit_IT+0x8>

  /* Disable the UART DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	695b      	ldr	r3, [r3, #20]
 80032fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003302:	2b80      	cmp	r3, #128	; 0x80
 8003304:	d13c      	bne.n	8003380 <HAL_UART_AbortTransmit_IT+0xc4>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	3314      	adds	r3, #20
 800330c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	e853 3f00 	ldrex	r3, [r3]
 8003314:	60bb      	str	r3, [r7, #8]
   return(result);
 8003316:	68bb      	ldr	r3, [r7, #8]
 8003318:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800331c:	633b      	str	r3, [r7, #48]	; 0x30
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	3314      	adds	r3, #20
 8003324:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003326:	61ba      	str	r2, [r7, #24]
 8003328:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800332a:	6979      	ldr	r1, [r7, #20]
 800332c:	69ba      	ldr	r2, [r7, #24]
 800332e:	e841 2300 	strex	r3, r2, [r1]
 8003332:	613b      	str	r3, [r7, #16]
   return(result);
 8003334:	693b      	ldr	r3, [r7, #16]
 8003336:	2b00      	cmp	r3, #0
 8003338:	d1e5      	bne.n	8003306 <HAL_UART_AbortTransmit_IT+0x4a>

    /* Abort the UART DMA Tx stream : use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800333e:	2b00      	cmp	r3, #0
 8003340:	d013      	beq.n	800336a <HAL_UART_AbortTransmit_IT+0xae>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = UART_DMATxOnlyAbortCallback;
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003346:	4a16      	ldr	r2, [pc, #88]	; (80033a0 <HAL_UART_AbortTransmit_IT+0xe4>)
 8003348:	651a      	str	r2, [r3, #80]	; 0x50

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(huart->hdmatx) != HAL_OK)
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800334e:	4618      	mov	r0, r3
 8003350:	f7fe fb92 	bl	8001a78 <HAL_DMA_Abort_IT>
 8003354:	4603      	mov	r3, r0
 8003356:	2b00      	cmp	r3, #0
 8003358:	d01c      	beq.n	8003394 <HAL_UART_AbortTransmit_IT+0xd8>
      {
        /* Call Directly huart->hdmatx->XferAbortCallback function in case of error */
        huart->hdmatx->XferAbortCallback(huart->hdmatx);
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800335e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003360:	687a      	ldr	r2, [r7, #4]
 8003362:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003364:	4610      	mov	r0, r2
 8003366:	4798      	blx	r3
 8003368:	e014      	b.n	8003394 <HAL_UART_AbortTransmit_IT+0xd8>
      }
    }
    else
    {
      /* Reset Tx transfer counter */
      huart->TxXferCount = 0x00U;
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	2200      	movs	r2, #0
 800336e:	84da      	strh	r2, [r3, #38]	; 0x26

      /* Restore huart->gState to Ready */
      huart->gState = HAL_UART_STATE_READY;
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	2220      	movs	r2, #32
 8003374:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Transmit Complete Callback */
      huart->AbortTransmitCpltCallback(huart);
#else
      /* Call legacy weak Abort Transmit Complete Callback */
      HAL_UART_AbortTransmitCpltCallback(huart);
 8003378:	6878      	ldr	r0, [r7, #4]
 800337a:	f000 fb5d 	bl	8003a38 <HAL_UART_AbortTransmitCpltCallback>
 800337e:	e009      	b.n	8003394 <HAL_UART_AbortTransmit_IT+0xd8>
    }
  }
  else
  {
    /* Reset Tx transfer counter */
    huart->TxXferCount = 0x00U;
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	2200      	movs	r2, #0
 8003384:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	2220      	movs	r2, #32
 800338a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Transmit Complete Callback */
    huart->AbortTransmitCpltCallback(huart);
#else
    /* Call legacy weak Abort Transmit Complete Callback */
    HAL_UART_AbortTransmitCpltCallback(huart);
 800338e:	6878      	ldr	r0, [r7, #4]
 8003390:	f000 fb52 	bl	8003a38 <HAL_UART_AbortTransmitCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 8003394:	2300      	movs	r3, #0
}
 8003396:	4618      	mov	r0, r3
 8003398:	3738      	adds	r7, #56	; 0x38
 800339a:	46bd      	mov	sp, r7
 800339c:	bd80      	pop	{r7, pc}
 800339e:	bf00      	nop
 80033a0:	08003be3 	.word	0x08003be3

080033a4 <HAL_UART_AbortReceive_IT>:
  * @note   This procedure is executed in Interrupt mode, meaning that abort procedure could be
  *         considered as completed only when user abort complete callback is executed (not when exiting function).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive_IT(UART_HandleTypeDef *huart)
{
 80033a4:	b580      	push	{r7, lr}
 80033a6:	b09a      	sub	sp, #104	; 0x68
 80033a8:	af00      	add	r7, sp, #0
 80033aa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	330c      	adds	r3, #12
 80033b2:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033b4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80033b6:	e853 3f00 	ldrex	r3, [r3]
 80033ba:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 80033bc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80033be:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80033c2:	667b      	str	r3, [r7, #100]	; 0x64
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	330c      	adds	r3, #12
 80033ca:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80033cc:	657a      	str	r2, [r7, #84]	; 0x54
 80033ce:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80033d0:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80033d2:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80033d4:	e841 2300 	strex	r3, r2, [r1]
 80033d8:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 80033da:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d1e5      	bne.n	80033ac <HAL_UART_AbortReceive_IT+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	3314      	adds	r3, #20
 80033e6:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80033e8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80033ea:	e853 3f00 	ldrex	r3, [r3]
 80033ee:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80033f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80033f2:	f023 0301 	bic.w	r3, r3, #1
 80033f6:	663b      	str	r3, [r7, #96]	; 0x60
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	3314      	adds	r3, #20
 80033fe:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8003400:	643a      	str	r2, [r7, #64]	; 0x40
 8003402:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003404:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003406:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003408:	e841 2300 	strex	r3, r2, [r1]
 800340c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800340e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003410:	2b00      	cmp	r3, #0
 8003412:	d1e5      	bne.n	80033e0 <HAL_UART_AbortReceive_IT+0x3c>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003418:	2b01      	cmp	r3, #1
 800341a:	d119      	bne.n	8003450 <HAL_UART_AbortReceive_IT+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	330c      	adds	r3, #12
 8003422:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003424:	6a3b      	ldr	r3, [r7, #32]
 8003426:	e853 3f00 	ldrex	r3, [r3]
 800342a:	61fb      	str	r3, [r7, #28]
   return(result);
 800342c:	69fb      	ldr	r3, [r7, #28]
 800342e:	f023 0310 	bic.w	r3, r3, #16
 8003432:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	330c      	adds	r3, #12
 800343a:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800343c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800343e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003440:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003442:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003444:	e841 2300 	strex	r3, r2, [r1]
 8003448:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800344a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800344c:	2b00      	cmp	r3, #0
 800344e:	d1e5      	bne.n	800341c <HAL_UART_AbortReceive_IT+0x78>
  }

  /* Disable the UART DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	695b      	ldr	r3, [r3, #20]
 8003456:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800345a:	2b40      	cmp	r3, #64	; 0x40
 800345c:	d13f      	bne.n	80034de <HAL_UART_AbortReceive_IT+0x13a>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	3314      	adds	r3, #20
 8003464:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	e853 3f00 	ldrex	r3, [r3]
 800346c:	60bb      	str	r3, [r7, #8]
   return(result);
 800346e:	68bb      	ldr	r3, [r7, #8]
 8003470:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003474:	65bb      	str	r3, [r7, #88]	; 0x58
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	3314      	adds	r3, #20
 800347c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800347e:	61ba      	str	r2, [r7, #24]
 8003480:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003482:	6979      	ldr	r1, [r7, #20]
 8003484:	69ba      	ldr	r2, [r7, #24]
 8003486:	e841 2300 	strex	r3, r2, [r1]
 800348a:	613b      	str	r3, [r7, #16]
   return(result);
 800348c:	693b      	ldr	r3, [r7, #16]
 800348e:	2b00      	cmp	r3, #0
 8003490:	d1e5      	bne.n	800345e <HAL_UART_AbortReceive_IT+0xba>

    /* Abort the UART DMA Rx stream : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003496:	2b00      	cmp	r3, #0
 8003498:	d013      	beq.n	80034c2 <HAL_UART_AbortReceive_IT+0x11e>
    {
      /* Set the UART DMA Abort callback :
         will lead to call HAL_UART_AbortCpltCallback() at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = UART_DMARxOnlyAbortCallback;
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800349e:	4a19      	ldr	r2, [pc, #100]	; (8003504 <HAL_UART_AbortReceive_IT+0x160>)
 80034a0:	651a      	str	r2, [r3, #80]	; 0x50

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034a6:	4618      	mov	r0, r3
 80034a8:	f7fe fae6 	bl	8001a78 <HAL_DMA_Abort_IT>
 80034ac:	4603      	mov	r3, r0
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d022      	beq.n	80034f8 <HAL_UART_AbortReceive_IT+0x154>
      {
        /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
        huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80034b8:	687a      	ldr	r2, [r7, #4]
 80034ba:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80034bc:	4610      	mov	r0, r2
 80034be:	4798      	blx	r3
 80034c0:	e01a      	b.n	80034f8 <HAL_UART_AbortReceive_IT+0x154>
      }
    }
    else
    {
      /* Reset Rx transfer counter */
      huart->RxXferCount = 0x00U;
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	2200      	movs	r2, #0
 80034c6:	85da      	strh	r2, [r3, #46]	; 0x2e

      /* Restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	2220      	movs	r2, #32
 80034cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	2200      	movs	r2, #0
 80034d4:	631a      	str	r2, [r3, #48]	; 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /* Call registered Abort Receive Complete Callback */
      huart->AbortReceiveCpltCallback(huart);
#else
      /* Call legacy weak Abort Receive Complete Callback */
      HAL_UART_AbortReceiveCpltCallback(huart);
 80034d6:	6878      	ldr	r0, [r7, #4]
 80034d8:	f000 fab8 	bl	8003a4c <HAL_UART_AbortReceiveCpltCallback>
 80034dc:	e00c      	b.n	80034f8 <HAL_UART_AbortReceive_IT+0x154>
    }
  }
  else
  {
    /* Reset Rx transfer counter */
    huart->RxXferCount = 0x00U;
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	2200      	movs	r2, #0
 80034e2:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	2220      	movs	r2, #32
 80034e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	2200      	movs	r2, #0
 80034f0:	631a      	str	r2, [r3, #48]	; 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Abort Receive Complete Callback */
    huart->AbortReceiveCpltCallback(huart);
#else
    /* Call legacy weak Abort Receive Complete Callback */
    HAL_UART_AbortReceiveCpltCallback(huart);
 80034f2:	6878      	ldr	r0, [r7, #4]
 80034f4:	f000 faaa 	bl	8003a4c <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 80034f8:	2300      	movs	r3, #0
}
 80034fa:	4618      	mov	r0, r3
 80034fc:	3768      	adds	r7, #104	; 0x68
 80034fe:	46bd      	mov	sp, r7
 8003500:	bd80      	pop	{r7, pc}
 8003502:	bf00      	nop
 8003504:	08003c0d 	.word	0x08003c0d

08003508 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003508:	b580      	push	{r7, lr}
 800350a:	b0ba      	sub	sp, #232	; 0xe8
 800350c:	af00      	add	r7, sp, #0
 800350e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	68db      	ldr	r3, [r3, #12]
 8003520:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	695b      	ldr	r3, [r3, #20]
 800352a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800352e:	2300      	movs	r3, #0
 8003530:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8003534:	2300      	movs	r3, #0
 8003536:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800353a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800353e:	f003 030f 	and.w	r3, r3, #15
 8003542:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8003546:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800354a:	2b00      	cmp	r3, #0
 800354c:	d10f      	bne.n	800356e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800354e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003552:	f003 0320 	and.w	r3, r3, #32
 8003556:	2b00      	cmp	r3, #0
 8003558:	d009      	beq.n	800356e <HAL_UART_IRQHandler+0x66>
 800355a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800355e:	f003 0320 	and.w	r3, r3, #32
 8003562:	2b00      	cmp	r3, #0
 8003564:	d003      	beq.n	800356e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003566:	6878      	ldr	r0, [r7, #4]
 8003568:	f000 fbd0 	bl	8003d0c <UART_Receive_IT>
      return;
 800356c:	e256      	b.n	8003a1c <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800356e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003572:	2b00      	cmp	r3, #0
 8003574:	f000 80de 	beq.w	8003734 <HAL_UART_IRQHandler+0x22c>
 8003578:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800357c:	f003 0301 	and.w	r3, r3, #1
 8003580:	2b00      	cmp	r3, #0
 8003582:	d106      	bne.n	8003592 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003584:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003588:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800358c:	2b00      	cmp	r3, #0
 800358e:	f000 80d1 	beq.w	8003734 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003592:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003596:	f003 0301 	and.w	r3, r3, #1
 800359a:	2b00      	cmp	r3, #0
 800359c:	d00b      	beq.n	80035b6 <HAL_UART_IRQHandler+0xae>
 800359e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80035a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d005      	beq.n	80035b6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035ae:	f043 0201 	orr.w	r2, r3, #1
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80035b6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80035ba:	f003 0304 	and.w	r3, r3, #4
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d00b      	beq.n	80035da <HAL_UART_IRQHandler+0xd2>
 80035c2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80035c6:	f003 0301 	and.w	r3, r3, #1
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d005      	beq.n	80035da <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035d2:	f043 0202 	orr.w	r2, r3, #2
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80035da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80035de:	f003 0302 	and.w	r3, r3, #2
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d00b      	beq.n	80035fe <HAL_UART_IRQHandler+0xf6>
 80035e6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80035ea:	f003 0301 	and.w	r3, r3, #1
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d005      	beq.n	80035fe <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035f6:	f043 0204 	orr.w	r2, r3, #4
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80035fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003602:	f003 0308 	and.w	r3, r3, #8
 8003606:	2b00      	cmp	r3, #0
 8003608:	d011      	beq.n	800362e <HAL_UART_IRQHandler+0x126>
 800360a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800360e:	f003 0320 	and.w	r3, r3, #32
 8003612:	2b00      	cmp	r3, #0
 8003614:	d105      	bne.n	8003622 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003616:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800361a:	f003 0301 	and.w	r3, r3, #1
 800361e:	2b00      	cmp	r3, #0
 8003620:	d005      	beq.n	800362e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003626:	f043 0208 	orr.w	r2, r3, #8
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003632:	2b00      	cmp	r3, #0
 8003634:	f000 81ed 	beq.w	8003a12 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003638:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800363c:	f003 0320 	and.w	r3, r3, #32
 8003640:	2b00      	cmp	r3, #0
 8003642:	d008      	beq.n	8003656 <HAL_UART_IRQHandler+0x14e>
 8003644:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003648:	f003 0320 	and.w	r3, r3, #32
 800364c:	2b00      	cmp	r3, #0
 800364e:	d002      	beq.n	8003656 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003650:	6878      	ldr	r0, [r7, #4]
 8003652:	f000 fb5b 	bl	8003d0c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	695b      	ldr	r3, [r3, #20]
 800365c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003660:	2b40      	cmp	r3, #64	; 0x40
 8003662:	bf0c      	ite	eq
 8003664:	2301      	moveq	r3, #1
 8003666:	2300      	movne	r3, #0
 8003668:	b2db      	uxtb	r3, r3
 800366a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003672:	f003 0308 	and.w	r3, r3, #8
 8003676:	2b00      	cmp	r3, #0
 8003678:	d103      	bne.n	8003682 <HAL_UART_IRQHandler+0x17a>
 800367a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800367e:	2b00      	cmp	r3, #0
 8003680:	d04f      	beq.n	8003722 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003682:	6878      	ldr	r0, [r7, #4]
 8003684:	f000 fa36 	bl	8003af4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	695b      	ldr	r3, [r3, #20]
 800368e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003692:	2b40      	cmp	r3, #64	; 0x40
 8003694:	d141      	bne.n	800371a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	3314      	adds	r3, #20
 800369c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80036a0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80036a4:	e853 3f00 	ldrex	r3, [r3]
 80036a8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80036ac:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80036b0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80036b4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	3314      	adds	r3, #20
 80036be:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80036c2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80036c6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036ca:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80036ce:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80036d2:	e841 2300 	strex	r3, r2, [r1]
 80036d6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80036da:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d1d9      	bne.n	8003696 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d013      	beq.n	8003712 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036ee:	4a7d      	ldr	r2, [pc, #500]	; (80038e4 <HAL_UART_IRQHandler+0x3dc>)
 80036f0:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036f6:	4618      	mov	r0, r3
 80036f8:	f7fe f9be 	bl	8001a78 <HAL_DMA_Abort_IT>
 80036fc:	4603      	mov	r3, r0
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d016      	beq.n	8003730 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003706:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003708:	687a      	ldr	r2, [r7, #4]
 800370a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800370c:	4610      	mov	r0, r2
 800370e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003710:	e00e      	b.n	8003730 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003712:	6878      	ldr	r0, [r7, #4]
 8003714:	f000 f986 	bl	8003a24 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003718:	e00a      	b.n	8003730 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800371a:	6878      	ldr	r0, [r7, #4]
 800371c:	f000 f982 	bl	8003a24 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003720:	e006      	b.n	8003730 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003722:	6878      	ldr	r0, [r7, #4]
 8003724:	f000 f97e 	bl	8003a24 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	2200      	movs	r2, #0
 800372c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800372e:	e170      	b.n	8003a12 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003730:	bf00      	nop
    return;
 8003732:	e16e      	b.n	8003a12 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003738:	2b01      	cmp	r3, #1
 800373a:	f040 814a 	bne.w	80039d2 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800373e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003742:	f003 0310 	and.w	r3, r3, #16
 8003746:	2b00      	cmp	r3, #0
 8003748:	f000 8143 	beq.w	80039d2 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800374c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003750:	f003 0310 	and.w	r3, r3, #16
 8003754:	2b00      	cmp	r3, #0
 8003756:	f000 813c 	beq.w	80039d2 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800375a:	2300      	movs	r3, #0
 800375c:	60bb      	str	r3, [r7, #8]
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	60bb      	str	r3, [r7, #8]
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	685b      	ldr	r3, [r3, #4]
 800376c:	60bb      	str	r3, [r7, #8]
 800376e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	695b      	ldr	r3, [r3, #20]
 8003776:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800377a:	2b40      	cmp	r3, #64	; 0x40
 800377c:	f040 80b4 	bne.w	80038e8 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	685b      	ldr	r3, [r3, #4]
 8003788:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800378c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8003790:	2b00      	cmp	r3, #0
 8003792:	f000 8140 	beq.w	8003a16 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800379a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800379e:	429a      	cmp	r2, r3
 80037a0:	f080 8139 	bcs.w	8003a16 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80037aa:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037b0:	69db      	ldr	r3, [r3, #28]
 80037b2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80037b6:	f000 8088 	beq.w	80038ca <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	330c      	adds	r3, #12
 80037c0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037c4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80037c8:	e853 3f00 	ldrex	r3, [r3]
 80037cc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80037d0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80037d4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80037d8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	330c      	adds	r3, #12
 80037e2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80037e6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80037ea:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037ee:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80037f2:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80037f6:	e841 2300 	strex	r3, r2, [r1]
 80037fa:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80037fe:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003802:	2b00      	cmp	r3, #0
 8003804:	d1d9      	bne.n	80037ba <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	3314      	adds	r3, #20
 800380c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800380e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003810:	e853 3f00 	ldrex	r3, [r3]
 8003814:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8003816:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003818:	f023 0301 	bic.w	r3, r3, #1
 800381c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	3314      	adds	r3, #20
 8003826:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800382a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800382e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003830:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8003832:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8003836:	e841 2300 	strex	r3, r2, [r1]
 800383a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800383c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800383e:	2b00      	cmp	r3, #0
 8003840:	d1e1      	bne.n	8003806 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	3314      	adds	r3, #20
 8003848:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800384a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800384c:	e853 3f00 	ldrex	r3, [r3]
 8003850:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8003852:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003854:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003858:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	3314      	adds	r3, #20
 8003862:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8003866:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003868:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800386a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800386c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800386e:	e841 2300 	strex	r3, r2, [r1]
 8003872:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8003874:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003876:	2b00      	cmp	r3, #0
 8003878:	d1e3      	bne.n	8003842 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	2220      	movs	r2, #32
 800387e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	2200      	movs	r2, #0
 8003886:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	330c      	adds	r3, #12
 800388e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003890:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003892:	e853 3f00 	ldrex	r3, [r3]
 8003896:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8003898:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800389a:	f023 0310 	bic.w	r3, r3, #16
 800389e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	330c      	adds	r3, #12
 80038a8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80038ac:	65ba      	str	r2, [r7, #88]	; 0x58
 80038ae:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038b0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80038b2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80038b4:	e841 2300 	strex	r3, r2, [r1]
 80038b8:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80038ba:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d1e3      	bne.n	8003888 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038c4:	4618      	mov	r0, r3
 80038c6:	f7fe f867 	bl	8001998 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80038d2:	b29b      	uxth	r3, r3
 80038d4:	1ad3      	subs	r3, r2, r3
 80038d6:	b29b      	uxth	r3, r3
 80038d8:	4619      	mov	r1, r3
 80038da:	6878      	ldr	r0, [r7, #4]
 80038dc:	f000 f8c0 	bl	8003a60 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80038e0:	e099      	b.n	8003a16 <HAL_UART_IRQHandler+0x50e>
 80038e2:	bf00      	nop
 80038e4:	08003bbb 	.word	0x08003bbb
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80038f0:	b29b      	uxth	r3, r3
 80038f2:	1ad3      	subs	r3, r2, r3
 80038f4:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80038fc:	b29b      	uxth	r3, r3
 80038fe:	2b00      	cmp	r3, #0
 8003900:	f000 808b 	beq.w	8003a1a <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8003904:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003908:	2b00      	cmp	r3, #0
 800390a:	f000 8086 	beq.w	8003a1a <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	330c      	adds	r3, #12
 8003914:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003916:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003918:	e853 3f00 	ldrex	r3, [r3]
 800391c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800391e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003920:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003924:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	330c      	adds	r3, #12
 800392e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8003932:	647a      	str	r2, [r7, #68]	; 0x44
 8003934:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003936:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003938:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800393a:	e841 2300 	strex	r3, r2, [r1]
 800393e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003940:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003942:	2b00      	cmp	r3, #0
 8003944:	d1e3      	bne.n	800390e <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	3314      	adds	r3, #20
 800394c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800394e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003950:	e853 3f00 	ldrex	r3, [r3]
 8003954:	623b      	str	r3, [r7, #32]
   return(result);
 8003956:	6a3b      	ldr	r3, [r7, #32]
 8003958:	f023 0301 	bic.w	r3, r3, #1
 800395c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	3314      	adds	r3, #20
 8003966:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800396a:	633a      	str	r2, [r7, #48]	; 0x30
 800396c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800396e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003970:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003972:	e841 2300 	strex	r3, r2, [r1]
 8003976:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003978:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800397a:	2b00      	cmp	r3, #0
 800397c:	d1e3      	bne.n	8003946 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	2220      	movs	r2, #32
 8003982:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	2200      	movs	r2, #0
 800398a:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	330c      	adds	r3, #12
 8003992:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003994:	693b      	ldr	r3, [r7, #16]
 8003996:	e853 3f00 	ldrex	r3, [r3]
 800399a:	60fb      	str	r3, [r7, #12]
   return(result);
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	f023 0310 	bic.w	r3, r3, #16
 80039a2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	330c      	adds	r3, #12
 80039ac:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80039b0:	61fa      	str	r2, [r7, #28]
 80039b2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039b4:	69b9      	ldr	r1, [r7, #24]
 80039b6:	69fa      	ldr	r2, [r7, #28]
 80039b8:	e841 2300 	strex	r3, r2, [r1]
 80039bc:	617b      	str	r3, [r7, #20]
   return(result);
 80039be:	697b      	ldr	r3, [r7, #20]
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d1e3      	bne.n	800398c <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80039c4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80039c8:	4619      	mov	r1, r3
 80039ca:	6878      	ldr	r0, [r7, #4]
 80039cc:	f000 f848 	bl	8003a60 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80039d0:	e023      	b.n	8003a1a <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80039d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80039d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d009      	beq.n	80039f2 <HAL_UART_IRQHandler+0x4ea>
 80039de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80039e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d003      	beq.n	80039f2 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 80039ea:	6878      	ldr	r0, [r7, #4]
 80039ec:	f000 f926 	bl	8003c3c <UART_Transmit_IT>
    return;
 80039f0:	e014      	b.n	8003a1c <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80039f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80039f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d00e      	beq.n	8003a1c <HAL_UART_IRQHandler+0x514>
 80039fe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003a02:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d008      	beq.n	8003a1c <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8003a0a:	6878      	ldr	r0, [r7, #4]
 8003a0c:	f000 f966 	bl	8003cdc <UART_EndTransmit_IT>
    return;
 8003a10:	e004      	b.n	8003a1c <HAL_UART_IRQHandler+0x514>
    return;
 8003a12:	bf00      	nop
 8003a14:	e002      	b.n	8003a1c <HAL_UART_IRQHandler+0x514>
      return;
 8003a16:	bf00      	nop
 8003a18:	e000      	b.n	8003a1c <HAL_UART_IRQHandler+0x514>
      return;
 8003a1a:	bf00      	nop
  }
}
 8003a1c:	37e8      	adds	r7, #232	; 0xe8
 8003a1e:	46bd      	mov	sp, r7
 8003a20:	bd80      	pop	{r7, pc}
 8003a22:	bf00      	nop

08003a24 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003a24:	b480      	push	{r7}
 8003a26:	b083      	sub	sp, #12
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003a2c:	bf00      	nop
 8003a2e:	370c      	adds	r7, #12
 8003a30:	46bd      	mov	sp, r7
 8003a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a36:	4770      	bx	lr

08003a38 <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 8003a38:	b480      	push	{r7}
 8003a3a:	b083      	sub	sp, #12
 8003a3c:	af00      	add	r7, sp, #0
 8003a3e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 8003a40:	bf00      	nop
 8003a42:	370c      	adds	r7, #12
 8003a44:	46bd      	mov	sp, r7
 8003a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a4a:	4770      	bx	lr

08003a4c <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 8003a4c:	b480      	push	{r7}
 8003a4e:	b083      	sub	sp, #12
 8003a50:	af00      	add	r7, sp, #0
 8003a52:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 8003a54:	bf00      	nop
 8003a56:	370c      	adds	r7, #12
 8003a58:	46bd      	mov	sp, r7
 8003a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a5e:	4770      	bx	lr

08003a60 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003a60:	b480      	push	{r7}
 8003a62:	b083      	sub	sp, #12
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	6078      	str	r0, [r7, #4]
 8003a68:	460b      	mov	r3, r1
 8003a6a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003a6c:	bf00      	nop
 8003a6e:	370c      	adds	r7, #12
 8003a70:	46bd      	mov	sp, r7
 8003a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a76:	4770      	bx	lr

08003a78 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003a78:	b480      	push	{r7}
 8003a7a:	b085      	sub	sp, #20
 8003a7c:	af00      	add	r7, sp, #0
 8003a7e:	60f8      	str	r0, [r7, #12]
 8003a80:	60b9      	str	r1, [r7, #8]
 8003a82:	4613      	mov	r3, r2
 8003a84:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	68ba      	ldr	r2, [r7, #8]
 8003a8a:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	88fa      	ldrh	r2, [r7, #6]
 8003a90:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	88fa      	ldrh	r2, [r7, #6]
 8003a96:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	2200      	movs	r2, #0
 8003a9c:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	2222      	movs	r2, #34	; 0x22
 8003aa2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	2200      	movs	r2, #0
 8003aaa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	691b      	ldr	r3, [r3, #16]
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d007      	beq.n	8003ac6 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	68da      	ldr	r2, [r3, #12]
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003ac4:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	695a      	ldr	r2, [r3, #20]
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f042 0201 	orr.w	r2, r2, #1
 8003ad4:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	68da      	ldr	r2, [r3, #12]
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	f042 0220 	orr.w	r2, r2, #32
 8003ae4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8003ae6:	2300      	movs	r3, #0
}
 8003ae8:	4618      	mov	r0, r3
 8003aea:	3714      	adds	r7, #20
 8003aec:	46bd      	mov	sp, r7
 8003aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af2:	4770      	bx	lr

08003af4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003af4:	b480      	push	{r7}
 8003af6:	b095      	sub	sp, #84	; 0x54
 8003af8:	af00      	add	r7, sp, #0
 8003afa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	330c      	adds	r3, #12
 8003b02:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b04:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003b06:	e853 3f00 	ldrex	r3, [r3]
 8003b0a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8003b0c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b0e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003b12:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	330c      	adds	r3, #12
 8003b1a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003b1c:	643a      	str	r2, [r7, #64]	; 0x40
 8003b1e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b20:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003b22:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003b24:	e841 2300 	strex	r3, r2, [r1]
 8003b28:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003b2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d1e5      	bne.n	8003afc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	3314      	adds	r3, #20
 8003b36:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b38:	6a3b      	ldr	r3, [r7, #32]
 8003b3a:	e853 3f00 	ldrex	r3, [r3]
 8003b3e:	61fb      	str	r3, [r7, #28]
   return(result);
 8003b40:	69fb      	ldr	r3, [r7, #28]
 8003b42:	f023 0301 	bic.w	r3, r3, #1
 8003b46:	64bb      	str	r3, [r7, #72]	; 0x48
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	3314      	adds	r3, #20
 8003b4e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003b50:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003b52:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b54:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003b56:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003b58:	e841 2300 	strex	r3, r2, [r1]
 8003b5c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003b5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d1e5      	bne.n	8003b30 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b68:	2b01      	cmp	r3, #1
 8003b6a:	d119      	bne.n	8003ba0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	330c      	adds	r3, #12
 8003b72:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	e853 3f00 	ldrex	r3, [r3]
 8003b7a:	60bb      	str	r3, [r7, #8]
   return(result);
 8003b7c:	68bb      	ldr	r3, [r7, #8]
 8003b7e:	f023 0310 	bic.w	r3, r3, #16
 8003b82:	647b      	str	r3, [r7, #68]	; 0x44
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	330c      	adds	r3, #12
 8003b8a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003b8c:	61ba      	str	r2, [r7, #24]
 8003b8e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b90:	6979      	ldr	r1, [r7, #20]
 8003b92:	69ba      	ldr	r2, [r7, #24]
 8003b94:	e841 2300 	strex	r3, r2, [r1]
 8003b98:	613b      	str	r3, [r7, #16]
   return(result);
 8003b9a:	693b      	ldr	r3, [r7, #16]
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d1e5      	bne.n	8003b6c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	2220      	movs	r2, #32
 8003ba4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	2200      	movs	r2, #0
 8003bac:	631a      	str	r2, [r3, #48]	; 0x30
}
 8003bae:	bf00      	nop
 8003bb0:	3754      	adds	r7, #84	; 0x54
 8003bb2:	46bd      	mov	sp, r7
 8003bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb8:	4770      	bx	lr

08003bba <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003bba:	b580      	push	{r7, lr}
 8003bbc:	b084      	sub	sp, #16
 8003bbe:	af00      	add	r7, sp, #0
 8003bc0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003bc6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	2200      	movs	r2, #0
 8003bcc:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	2200      	movs	r2, #0
 8003bd2:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003bd4:	68f8      	ldr	r0, [r7, #12]
 8003bd6:	f7ff ff25 	bl	8003a24 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003bda:	bf00      	nop
 8003bdc:	3710      	adds	r7, #16
 8003bde:	46bd      	mov	sp, r7
 8003be0:	bd80      	pop	{r7, pc}

08003be2 <UART_DMATxOnlyAbortCallback>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
 8003be2:	b580      	push	{r7, lr}
 8003be4:	b084      	sub	sp, #16
 8003be6:	af00      	add	r7, sp, #0
 8003be8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003bee:	60fb      	str	r3, [r7, #12]

  huart->TxXferCount = 0x00U;
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	2200      	movs	r2, #0
 8003bf4:	84da      	strh	r2, [r3, #38]	; 0x26

  /* Restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	2220      	movs	r2, #32
 8003bfa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Transmit Complete Callback */
  huart->AbortTransmitCpltCallback(huart);
#else
  /* Call legacy weak Abort Transmit Complete Callback */
  HAL_UART_AbortTransmitCpltCallback(huart);
 8003bfe:	68f8      	ldr	r0, [r7, #12]
 8003c00:	f7ff ff1a 	bl	8003a38 <HAL_UART_AbortTransmitCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003c04:	bf00      	nop
 8003c06:	3710      	adds	r7, #16
 8003c08:	46bd      	mov	sp, r7
 8003c0a:	bd80      	pop	{r7, pc}

08003c0c <UART_DMARxOnlyAbortCallback>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxOnlyAbortCallback(DMA_HandleTypeDef *hdma)
{
 8003c0c:	b580      	push	{r7, lr}
 8003c0e:	b084      	sub	sp, #16
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c18:	60fb      	str	r3, [r7, #12]

  huart->RxXferCount = 0x00U;
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	2200      	movs	r2, #0
 8003c1e:	85da      	strh	r2, [r3, #46]	; 0x2e

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	2220      	movs	r2, #32
 8003c24:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	2200      	movs	r2, #0
 8003c2c:	631a      	str	r2, [r3, #48]	; 0x30
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /* Call registered Abort Receive Complete Callback */
  huart->AbortReceiveCpltCallback(huart);
#else
  /* Call legacy weak Abort Receive Complete Callback */
  HAL_UART_AbortReceiveCpltCallback(huart);
 8003c2e:	68f8      	ldr	r0, [r7, #12]
 8003c30:	f7ff ff0c 	bl	8003a4c <HAL_UART_AbortReceiveCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003c34:	bf00      	nop
 8003c36:	3710      	adds	r7, #16
 8003c38:	46bd      	mov	sp, r7
 8003c3a:	bd80      	pop	{r7, pc}

08003c3c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003c3c:	b480      	push	{r7}
 8003c3e:	b085      	sub	sp, #20
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c4a:	b2db      	uxtb	r3, r3
 8003c4c:	2b21      	cmp	r3, #33	; 0x21
 8003c4e:	d13e      	bne.n	8003cce <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	689b      	ldr	r3, [r3, #8]
 8003c54:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003c58:	d114      	bne.n	8003c84 <UART_Transmit_IT+0x48>
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	691b      	ldr	r3, [r3, #16]
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d110      	bne.n	8003c84 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	6a1b      	ldr	r3, [r3, #32]
 8003c66:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	881b      	ldrh	r3, [r3, #0]
 8003c6c:	461a      	mov	r2, r3
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003c76:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	6a1b      	ldr	r3, [r3, #32]
 8003c7c:	1c9a      	adds	r2, r3, #2
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	621a      	str	r2, [r3, #32]
 8003c82:	e008      	b.n	8003c96 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	6a1b      	ldr	r3, [r3, #32]
 8003c88:	1c59      	adds	r1, r3, #1
 8003c8a:	687a      	ldr	r2, [r7, #4]
 8003c8c:	6211      	str	r1, [r2, #32]
 8003c8e:	781a      	ldrb	r2, [r3, #0]
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003c9a:	b29b      	uxth	r3, r3
 8003c9c:	3b01      	subs	r3, #1
 8003c9e:	b29b      	uxth	r3, r3
 8003ca0:	687a      	ldr	r2, [r7, #4]
 8003ca2:	4619      	mov	r1, r3
 8003ca4:	84d1      	strh	r1, [r2, #38]	; 0x26
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d10f      	bne.n	8003cca <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	68da      	ldr	r2, [r3, #12]
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003cb8:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	68da      	ldr	r2, [r3, #12]
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003cc8:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003cca:	2300      	movs	r3, #0
 8003ccc:	e000      	b.n	8003cd0 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003cce:	2302      	movs	r3, #2
  }
}
 8003cd0:	4618      	mov	r0, r3
 8003cd2:	3714      	adds	r7, #20
 8003cd4:	46bd      	mov	sp, r7
 8003cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cda:	4770      	bx	lr

08003cdc <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003cdc:	b580      	push	{r7, lr}
 8003cde:	b082      	sub	sp, #8
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	68da      	ldr	r2, [r3, #12]
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003cf2:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	2220      	movs	r2, #32
 8003cf8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003cfc:	6878      	ldr	r0, [r7, #4]
 8003cfe:	f7fc ffb0 	bl	8000c62 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003d02:	2300      	movs	r3, #0
}
 8003d04:	4618      	mov	r0, r3
 8003d06:	3708      	adds	r7, #8
 8003d08:	46bd      	mov	sp, r7
 8003d0a:	bd80      	pop	{r7, pc}

08003d0c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003d0c:	b580      	push	{r7, lr}
 8003d0e:	b08c      	sub	sp, #48	; 0x30
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003d1a:	b2db      	uxtb	r3, r3
 8003d1c:	2b22      	cmp	r3, #34	; 0x22
 8003d1e:	f040 80ab 	bne.w	8003e78 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	689b      	ldr	r3, [r3, #8]
 8003d26:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d2a:	d117      	bne.n	8003d5c <UART_Receive_IT+0x50>
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	691b      	ldr	r3, [r3, #16]
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d113      	bne.n	8003d5c <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8003d34:	2300      	movs	r3, #0
 8003d36:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d3c:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	685b      	ldr	r3, [r3, #4]
 8003d44:	b29b      	uxth	r3, r3
 8003d46:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003d4a:	b29a      	uxth	r2, r3
 8003d4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d4e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d54:	1c9a      	adds	r2, r3, #2
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	629a      	str	r2, [r3, #40]	; 0x28
 8003d5a:	e026      	b.n	8003daa <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d60:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8003d62:	2300      	movs	r3, #0
 8003d64:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	689b      	ldr	r3, [r3, #8]
 8003d6a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d6e:	d007      	beq.n	8003d80 <UART_Receive_IT+0x74>
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	689b      	ldr	r3, [r3, #8]
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d10a      	bne.n	8003d8e <UART_Receive_IT+0x82>
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	691b      	ldr	r3, [r3, #16]
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d106      	bne.n	8003d8e <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	685b      	ldr	r3, [r3, #4]
 8003d86:	b2da      	uxtb	r2, r3
 8003d88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d8a:	701a      	strb	r2, [r3, #0]
 8003d8c:	e008      	b.n	8003da0 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	685b      	ldr	r3, [r3, #4]
 8003d94:	b2db      	uxtb	r3, r3
 8003d96:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003d9a:	b2da      	uxtb	r2, r3
 8003d9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d9e:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003da4:	1c5a      	adds	r2, r3, #1
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003dae:	b29b      	uxth	r3, r3
 8003db0:	3b01      	subs	r3, #1
 8003db2:	b29b      	uxth	r3, r3
 8003db4:	687a      	ldr	r2, [r7, #4]
 8003db6:	4619      	mov	r1, r3
 8003db8:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d15a      	bne.n	8003e74 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	68da      	ldr	r2, [r3, #12]
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f022 0220 	bic.w	r2, r2, #32
 8003dcc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	68da      	ldr	r2, [r3, #12]
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003ddc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	695a      	ldr	r2, [r3, #20]
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	f022 0201 	bic.w	r2, r2, #1
 8003dec:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	2220      	movs	r2, #32
 8003df2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003dfa:	2b01      	cmp	r3, #1
 8003dfc:	d135      	bne.n	8003e6a <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	2200      	movs	r2, #0
 8003e02:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	330c      	adds	r3, #12
 8003e0a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e0c:	697b      	ldr	r3, [r7, #20]
 8003e0e:	e853 3f00 	ldrex	r3, [r3]
 8003e12:	613b      	str	r3, [r7, #16]
   return(result);
 8003e14:	693b      	ldr	r3, [r7, #16]
 8003e16:	f023 0310 	bic.w	r3, r3, #16
 8003e1a:	627b      	str	r3, [r7, #36]	; 0x24
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	330c      	adds	r3, #12
 8003e22:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e24:	623a      	str	r2, [r7, #32]
 8003e26:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e28:	69f9      	ldr	r1, [r7, #28]
 8003e2a:	6a3a      	ldr	r2, [r7, #32]
 8003e2c:	e841 2300 	strex	r3, r2, [r1]
 8003e30:	61bb      	str	r3, [r7, #24]
   return(result);
 8003e32:	69bb      	ldr	r3, [r7, #24]
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d1e5      	bne.n	8003e04 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	f003 0310 	and.w	r3, r3, #16
 8003e42:	2b10      	cmp	r3, #16
 8003e44:	d10a      	bne.n	8003e5c <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003e46:	2300      	movs	r3, #0
 8003e48:	60fb      	str	r3, [r7, #12]
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	60fb      	str	r3, [r7, #12]
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	685b      	ldr	r3, [r3, #4]
 8003e58:	60fb      	str	r3, [r7, #12]
 8003e5a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003e60:	4619      	mov	r1, r3
 8003e62:	6878      	ldr	r0, [r7, #4]
 8003e64:	f7ff fdfc 	bl	8003a60 <HAL_UARTEx_RxEventCallback>
 8003e68:	e002      	b.n	8003e70 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003e6a:	6878      	ldr	r0, [r7, #4]
 8003e6c:	f7fc feee 	bl	8000c4c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003e70:	2300      	movs	r3, #0
 8003e72:	e002      	b.n	8003e7a <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8003e74:	2300      	movs	r3, #0
 8003e76:	e000      	b.n	8003e7a <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8003e78:	2302      	movs	r3, #2
  }
}
 8003e7a:	4618      	mov	r0, r3
 8003e7c:	3730      	adds	r7, #48	; 0x30
 8003e7e:	46bd      	mov	sp, r7
 8003e80:	bd80      	pop	{r7, pc}
	...

08003e84 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003e84:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003e88:	b0c0      	sub	sp, #256	; 0x100
 8003e8a:	af00      	add	r7, sp, #0
 8003e8c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003e90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	691b      	ldr	r3, [r3, #16]
 8003e98:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8003e9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ea0:	68d9      	ldr	r1, [r3, #12]
 8003ea2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ea6:	681a      	ldr	r2, [r3, #0]
 8003ea8:	ea40 0301 	orr.w	r3, r0, r1
 8003eac:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003eae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003eb2:	689a      	ldr	r2, [r3, #8]
 8003eb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003eb8:	691b      	ldr	r3, [r3, #16]
 8003eba:	431a      	orrs	r2, r3
 8003ebc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ec0:	695b      	ldr	r3, [r3, #20]
 8003ec2:	431a      	orrs	r2, r3
 8003ec4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ec8:	69db      	ldr	r3, [r3, #28]
 8003eca:	4313      	orrs	r3, r2
 8003ecc:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8003ed0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	68db      	ldr	r3, [r3, #12]
 8003ed8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8003edc:	f021 010c 	bic.w	r1, r1, #12
 8003ee0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ee4:	681a      	ldr	r2, [r3, #0]
 8003ee6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8003eea:	430b      	orrs	r3, r1
 8003eec:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003eee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	695b      	ldr	r3, [r3, #20]
 8003ef6:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8003efa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003efe:	6999      	ldr	r1, [r3, #24]
 8003f00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003f04:	681a      	ldr	r2, [r3, #0]
 8003f06:	ea40 0301 	orr.w	r3, r0, r1
 8003f0a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003f0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003f10:	681a      	ldr	r2, [r3, #0]
 8003f12:	4b8f      	ldr	r3, [pc, #572]	; (8004150 <UART_SetConfig+0x2cc>)
 8003f14:	429a      	cmp	r2, r3
 8003f16:	d005      	beq.n	8003f24 <UART_SetConfig+0xa0>
 8003f18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003f1c:	681a      	ldr	r2, [r3, #0]
 8003f1e:	4b8d      	ldr	r3, [pc, #564]	; (8004154 <UART_SetConfig+0x2d0>)
 8003f20:	429a      	cmp	r2, r3
 8003f22:	d104      	bne.n	8003f2e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003f24:	f7fe fc2a 	bl	800277c <HAL_RCC_GetPCLK2Freq>
 8003f28:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8003f2c:	e003      	b.n	8003f36 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003f2e:	f7fe fc11 	bl	8002754 <HAL_RCC_GetPCLK1Freq>
 8003f32:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003f36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003f3a:	69db      	ldr	r3, [r3, #28]
 8003f3c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003f40:	f040 810c 	bne.w	800415c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003f44:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003f48:	2200      	movs	r2, #0
 8003f4a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8003f4e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8003f52:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8003f56:	4622      	mov	r2, r4
 8003f58:	462b      	mov	r3, r5
 8003f5a:	1891      	adds	r1, r2, r2
 8003f5c:	65b9      	str	r1, [r7, #88]	; 0x58
 8003f5e:	415b      	adcs	r3, r3
 8003f60:	65fb      	str	r3, [r7, #92]	; 0x5c
 8003f62:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003f66:	4621      	mov	r1, r4
 8003f68:	eb12 0801 	adds.w	r8, r2, r1
 8003f6c:	4629      	mov	r1, r5
 8003f6e:	eb43 0901 	adc.w	r9, r3, r1
 8003f72:	f04f 0200 	mov.w	r2, #0
 8003f76:	f04f 0300 	mov.w	r3, #0
 8003f7a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003f7e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003f82:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003f86:	4690      	mov	r8, r2
 8003f88:	4699      	mov	r9, r3
 8003f8a:	4623      	mov	r3, r4
 8003f8c:	eb18 0303 	adds.w	r3, r8, r3
 8003f90:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8003f94:	462b      	mov	r3, r5
 8003f96:	eb49 0303 	adc.w	r3, r9, r3
 8003f9a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8003f9e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003fa2:	685b      	ldr	r3, [r3, #4]
 8003fa4:	2200      	movs	r2, #0
 8003fa6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8003faa:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8003fae:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8003fb2:	460b      	mov	r3, r1
 8003fb4:	18db      	adds	r3, r3, r3
 8003fb6:	653b      	str	r3, [r7, #80]	; 0x50
 8003fb8:	4613      	mov	r3, r2
 8003fba:	eb42 0303 	adc.w	r3, r2, r3
 8003fbe:	657b      	str	r3, [r7, #84]	; 0x54
 8003fc0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8003fc4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8003fc8:	f7fc f952 	bl	8000270 <__aeabi_uldivmod>
 8003fcc:	4602      	mov	r2, r0
 8003fce:	460b      	mov	r3, r1
 8003fd0:	4b61      	ldr	r3, [pc, #388]	; (8004158 <UART_SetConfig+0x2d4>)
 8003fd2:	fba3 2302 	umull	r2, r3, r3, r2
 8003fd6:	095b      	lsrs	r3, r3, #5
 8003fd8:	011c      	lsls	r4, r3, #4
 8003fda:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003fde:	2200      	movs	r2, #0
 8003fe0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003fe4:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8003fe8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8003fec:	4642      	mov	r2, r8
 8003fee:	464b      	mov	r3, r9
 8003ff0:	1891      	adds	r1, r2, r2
 8003ff2:	64b9      	str	r1, [r7, #72]	; 0x48
 8003ff4:	415b      	adcs	r3, r3
 8003ff6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003ff8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003ffc:	4641      	mov	r1, r8
 8003ffe:	eb12 0a01 	adds.w	sl, r2, r1
 8004002:	4649      	mov	r1, r9
 8004004:	eb43 0b01 	adc.w	fp, r3, r1
 8004008:	f04f 0200 	mov.w	r2, #0
 800400c:	f04f 0300 	mov.w	r3, #0
 8004010:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004014:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004018:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800401c:	4692      	mov	sl, r2
 800401e:	469b      	mov	fp, r3
 8004020:	4643      	mov	r3, r8
 8004022:	eb1a 0303 	adds.w	r3, sl, r3
 8004026:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800402a:	464b      	mov	r3, r9
 800402c:	eb4b 0303 	adc.w	r3, fp, r3
 8004030:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8004034:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004038:	685b      	ldr	r3, [r3, #4]
 800403a:	2200      	movs	r2, #0
 800403c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004040:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8004044:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8004048:	460b      	mov	r3, r1
 800404a:	18db      	adds	r3, r3, r3
 800404c:	643b      	str	r3, [r7, #64]	; 0x40
 800404e:	4613      	mov	r3, r2
 8004050:	eb42 0303 	adc.w	r3, r2, r3
 8004054:	647b      	str	r3, [r7, #68]	; 0x44
 8004056:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800405a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800405e:	f7fc f907 	bl	8000270 <__aeabi_uldivmod>
 8004062:	4602      	mov	r2, r0
 8004064:	460b      	mov	r3, r1
 8004066:	4611      	mov	r1, r2
 8004068:	4b3b      	ldr	r3, [pc, #236]	; (8004158 <UART_SetConfig+0x2d4>)
 800406a:	fba3 2301 	umull	r2, r3, r3, r1
 800406e:	095b      	lsrs	r3, r3, #5
 8004070:	2264      	movs	r2, #100	; 0x64
 8004072:	fb02 f303 	mul.w	r3, r2, r3
 8004076:	1acb      	subs	r3, r1, r3
 8004078:	00db      	lsls	r3, r3, #3
 800407a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800407e:	4b36      	ldr	r3, [pc, #216]	; (8004158 <UART_SetConfig+0x2d4>)
 8004080:	fba3 2302 	umull	r2, r3, r3, r2
 8004084:	095b      	lsrs	r3, r3, #5
 8004086:	005b      	lsls	r3, r3, #1
 8004088:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800408c:	441c      	add	r4, r3
 800408e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004092:	2200      	movs	r2, #0
 8004094:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004098:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800409c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80040a0:	4642      	mov	r2, r8
 80040a2:	464b      	mov	r3, r9
 80040a4:	1891      	adds	r1, r2, r2
 80040a6:	63b9      	str	r1, [r7, #56]	; 0x38
 80040a8:	415b      	adcs	r3, r3
 80040aa:	63fb      	str	r3, [r7, #60]	; 0x3c
 80040ac:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80040b0:	4641      	mov	r1, r8
 80040b2:	1851      	adds	r1, r2, r1
 80040b4:	6339      	str	r1, [r7, #48]	; 0x30
 80040b6:	4649      	mov	r1, r9
 80040b8:	414b      	adcs	r3, r1
 80040ba:	637b      	str	r3, [r7, #52]	; 0x34
 80040bc:	f04f 0200 	mov.w	r2, #0
 80040c0:	f04f 0300 	mov.w	r3, #0
 80040c4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80040c8:	4659      	mov	r1, fp
 80040ca:	00cb      	lsls	r3, r1, #3
 80040cc:	4651      	mov	r1, sl
 80040ce:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80040d2:	4651      	mov	r1, sl
 80040d4:	00ca      	lsls	r2, r1, #3
 80040d6:	4610      	mov	r0, r2
 80040d8:	4619      	mov	r1, r3
 80040da:	4603      	mov	r3, r0
 80040dc:	4642      	mov	r2, r8
 80040de:	189b      	adds	r3, r3, r2
 80040e0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80040e4:	464b      	mov	r3, r9
 80040e6:	460a      	mov	r2, r1
 80040e8:	eb42 0303 	adc.w	r3, r2, r3
 80040ec:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80040f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80040f4:	685b      	ldr	r3, [r3, #4]
 80040f6:	2200      	movs	r2, #0
 80040f8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80040fc:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8004100:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8004104:	460b      	mov	r3, r1
 8004106:	18db      	adds	r3, r3, r3
 8004108:	62bb      	str	r3, [r7, #40]	; 0x28
 800410a:	4613      	mov	r3, r2
 800410c:	eb42 0303 	adc.w	r3, r2, r3
 8004110:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004112:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004116:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800411a:	f7fc f8a9 	bl	8000270 <__aeabi_uldivmod>
 800411e:	4602      	mov	r2, r0
 8004120:	460b      	mov	r3, r1
 8004122:	4b0d      	ldr	r3, [pc, #52]	; (8004158 <UART_SetConfig+0x2d4>)
 8004124:	fba3 1302 	umull	r1, r3, r3, r2
 8004128:	095b      	lsrs	r3, r3, #5
 800412a:	2164      	movs	r1, #100	; 0x64
 800412c:	fb01 f303 	mul.w	r3, r1, r3
 8004130:	1ad3      	subs	r3, r2, r3
 8004132:	00db      	lsls	r3, r3, #3
 8004134:	3332      	adds	r3, #50	; 0x32
 8004136:	4a08      	ldr	r2, [pc, #32]	; (8004158 <UART_SetConfig+0x2d4>)
 8004138:	fba2 2303 	umull	r2, r3, r2, r3
 800413c:	095b      	lsrs	r3, r3, #5
 800413e:	f003 0207 	and.w	r2, r3, #7
 8004142:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	4422      	add	r2, r4
 800414a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800414c:	e106      	b.n	800435c <UART_SetConfig+0x4d8>
 800414e:	bf00      	nop
 8004150:	40011000 	.word	0x40011000
 8004154:	40011400 	.word	0x40011400
 8004158:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800415c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004160:	2200      	movs	r2, #0
 8004162:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8004166:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800416a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800416e:	4642      	mov	r2, r8
 8004170:	464b      	mov	r3, r9
 8004172:	1891      	adds	r1, r2, r2
 8004174:	6239      	str	r1, [r7, #32]
 8004176:	415b      	adcs	r3, r3
 8004178:	627b      	str	r3, [r7, #36]	; 0x24
 800417a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800417e:	4641      	mov	r1, r8
 8004180:	1854      	adds	r4, r2, r1
 8004182:	4649      	mov	r1, r9
 8004184:	eb43 0501 	adc.w	r5, r3, r1
 8004188:	f04f 0200 	mov.w	r2, #0
 800418c:	f04f 0300 	mov.w	r3, #0
 8004190:	00eb      	lsls	r3, r5, #3
 8004192:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004196:	00e2      	lsls	r2, r4, #3
 8004198:	4614      	mov	r4, r2
 800419a:	461d      	mov	r5, r3
 800419c:	4643      	mov	r3, r8
 800419e:	18e3      	adds	r3, r4, r3
 80041a0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80041a4:	464b      	mov	r3, r9
 80041a6:	eb45 0303 	adc.w	r3, r5, r3
 80041aa:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80041ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80041b2:	685b      	ldr	r3, [r3, #4]
 80041b4:	2200      	movs	r2, #0
 80041b6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80041ba:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80041be:	f04f 0200 	mov.w	r2, #0
 80041c2:	f04f 0300 	mov.w	r3, #0
 80041c6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80041ca:	4629      	mov	r1, r5
 80041cc:	008b      	lsls	r3, r1, #2
 80041ce:	4621      	mov	r1, r4
 80041d0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80041d4:	4621      	mov	r1, r4
 80041d6:	008a      	lsls	r2, r1, #2
 80041d8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80041dc:	f7fc f848 	bl	8000270 <__aeabi_uldivmod>
 80041e0:	4602      	mov	r2, r0
 80041e2:	460b      	mov	r3, r1
 80041e4:	4b60      	ldr	r3, [pc, #384]	; (8004368 <UART_SetConfig+0x4e4>)
 80041e6:	fba3 2302 	umull	r2, r3, r3, r2
 80041ea:	095b      	lsrs	r3, r3, #5
 80041ec:	011c      	lsls	r4, r3, #4
 80041ee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80041f2:	2200      	movs	r2, #0
 80041f4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80041f8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80041fc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8004200:	4642      	mov	r2, r8
 8004202:	464b      	mov	r3, r9
 8004204:	1891      	adds	r1, r2, r2
 8004206:	61b9      	str	r1, [r7, #24]
 8004208:	415b      	adcs	r3, r3
 800420a:	61fb      	str	r3, [r7, #28]
 800420c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004210:	4641      	mov	r1, r8
 8004212:	1851      	adds	r1, r2, r1
 8004214:	6139      	str	r1, [r7, #16]
 8004216:	4649      	mov	r1, r9
 8004218:	414b      	adcs	r3, r1
 800421a:	617b      	str	r3, [r7, #20]
 800421c:	f04f 0200 	mov.w	r2, #0
 8004220:	f04f 0300 	mov.w	r3, #0
 8004224:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004228:	4659      	mov	r1, fp
 800422a:	00cb      	lsls	r3, r1, #3
 800422c:	4651      	mov	r1, sl
 800422e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004232:	4651      	mov	r1, sl
 8004234:	00ca      	lsls	r2, r1, #3
 8004236:	4610      	mov	r0, r2
 8004238:	4619      	mov	r1, r3
 800423a:	4603      	mov	r3, r0
 800423c:	4642      	mov	r2, r8
 800423e:	189b      	adds	r3, r3, r2
 8004240:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004244:	464b      	mov	r3, r9
 8004246:	460a      	mov	r2, r1
 8004248:	eb42 0303 	adc.w	r3, r2, r3
 800424c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8004250:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004254:	685b      	ldr	r3, [r3, #4]
 8004256:	2200      	movs	r2, #0
 8004258:	67bb      	str	r3, [r7, #120]	; 0x78
 800425a:	67fa      	str	r2, [r7, #124]	; 0x7c
 800425c:	f04f 0200 	mov.w	r2, #0
 8004260:	f04f 0300 	mov.w	r3, #0
 8004264:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8004268:	4649      	mov	r1, r9
 800426a:	008b      	lsls	r3, r1, #2
 800426c:	4641      	mov	r1, r8
 800426e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004272:	4641      	mov	r1, r8
 8004274:	008a      	lsls	r2, r1, #2
 8004276:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800427a:	f7fb fff9 	bl	8000270 <__aeabi_uldivmod>
 800427e:	4602      	mov	r2, r0
 8004280:	460b      	mov	r3, r1
 8004282:	4611      	mov	r1, r2
 8004284:	4b38      	ldr	r3, [pc, #224]	; (8004368 <UART_SetConfig+0x4e4>)
 8004286:	fba3 2301 	umull	r2, r3, r3, r1
 800428a:	095b      	lsrs	r3, r3, #5
 800428c:	2264      	movs	r2, #100	; 0x64
 800428e:	fb02 f303 	mul.w	r3, r2, r3
 8004292:	1acb      	subs	r3, r1, r3
 8004294:	011b      	lsls	r3, r3, #4
 8004296:	3332      	adds	r3, #50	; 0x32
 8004298:	4a33      	ldr	r2, [pc, #204]	; (8004368 <UART_SetConfig+0x4e4>)
 800429a:	fba2 2303 	umull	r2, r3, r2, r3
 800429e:	095b      	lsrs	r3, r3, #5
 80042a0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80042a4:	441c      	add	r4, r3
 80042a6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80042aa:	2200      	movs	r2, #0
 80042ac:	673b      	str	r3, [r7, #112]	; 0x70
 80042ae:	677a      	str	r2, [r7, #116]	; 0x74
 80042b0:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80042b4:	4642      	mov	r2, r8
 80042b6:	464b      	mov	r3, r9
 80042b8:	1891      	adds	r1, r2, r2
 80042ba:	60b9      	str	r1, [r7, #8]
 80042bc:	415b      	adcs	r3, r3
 80042be:	60fb      	str	r3, [r7, #12]
 80042c0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80042c4:	4641      	mov	r1, r8
 80042c6:	1851      	adds	r1, r2, r1
 80042c8:	6039      	str	r1, [r7, #0]
 80042ca:	4649      	mov	r1, r9
 80042cc:	414b      	adcs	r3, r1
 80042ce:	607b      	str	r3, [r7, #4]
 80042d0:	f04f 0200 	mov.w	r2, #0
 80042d4:	f04f 0300 	mov.w	r3, #0
 80042d8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80042dc:	4659      	mov	r1, fp
 80042de:	00cb      	lsls	r3, r1, #3
 80042e0:	4651      	mov	r1, sl
 80042e2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80042e6:	4651      	mov	r1, sl
 80042e8:	00ca      	lsls	r2, r1, #3
 80042ea:	4610      	mov	r0, r2
 80042ec:	4619      	mov	r1, r3
 80042ee:	4603      	mov	r3, r0
 80042f0:	4642      	mov	r2, r8
 80042f2:	189b      	adds	r3, r3, r2
 80042f4:	66bb      	str	r3, [r7, #104]	; 0x68
 80042f6:	464b      	mov	r3, r9
 80042f8:	460a      	mov	r2, r1
 80042fa:	eb42 0303 	adc.w	r3, r2, r3
 80042fe:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004300:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004304:	685b      	ldr	r3, [r3, #4]
 8004306:	2200      	movs	r2, #0
 8004308:	663b      	str	r3, [r7, #96]	; 0x60
 800430a:	667a      	str	r2, [r7, #100]	; 0x64
 800430c:	f04f 0200 	mov.w	r2, #0
 8004310:	f04f 0300 	mov.w	r3, #0
 8004314:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8004318:	4649      	mov	r1, r9
 800431a:	008b      	lsls	r3, r1, #2
 800431c:	4641      	mov	r1, r8
 800431e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004322:	4641      	mov	r1, r8
 8004324:	008a      	lsls	r2, r1, #2
 8004326:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800432a:	f7fb ffa1 	bl	8000270 <__aeabi_uldivmod>
 800432e:	4602      	mov	r2, r0
 8004330:	460b      	mov	r3, r1
 8004332:	4b0d      	ldr	r3, [pc, #52]	; (8004368 <UART_SetConfig+0x4e4>)
 8004334:	fba3 1302 	umull	r1, r3, r3, r2
 8004338:	095b      	lsrs	r3, r3, #5
 800433a:	2164      	movs	r1, #100	; 0x64
 800433c:	fb01 f303 	mul.w	r3, r1, r3
 8004340:	1ad3      	subs	r3, r2, r3
 8004342:	011b      	lsls	r3, r3, #4
 8004344:	3332      	adds	r3, #50	; 0x32
 8004346:	4a08      	ldr	r2, [pc, #32]	; (8004368 <UART_SetConfig+0x4e4>)
 8004348:	fba2 2303 	umull	r2, r3, r2, r3
 800434c:	095b      	lsrs	r3, r3, #5
 800434e:	f003 020f 	and.w	r2, r3, #15
 8004352:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	4422      	add	r2, r4
 800435a:	609a      	str	r2, [r3, #8]
}
 800435c:	bf00      	nop
 800435e:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8004362:	46bd      	mov	sp, r7
 8004364:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004368:	51eb851f 	.word	0x51eb851f

0800436c <eMBFuncReadCoils>:

#if MB_FUNC_READ_COILS_ENABLED > 0

eMBException
eMBFuncReadCoils( UCHAR * pucFrame, USHORT * usLen )
{
 800436c:	b580      	push	{r7, lr}
 800436e:	b086      	sub	sp, #24
 8004370:	af00      	add	r7, sp, #0
 8004372:	6078      	str	r0, [r7, #4]
 8004374:	6039      	str	r1, [r7, #0]
    USHORT          usRegAddress;
    USHORT          usCoilCount;
    UCHAR           ucNBytes;
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
 8004376:	2300      	movs	r3, #0
 8004378:	75bb      	strb	r3, [r7, #22]
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
 800437a:	683b      	ldr	r3, [r7, #0]
 800437c:	881b      	ldrh	r3, [r3, #0]
 800437e:	2b05      	cmp	r3, #5
 8004380:	d16c      	bne.n	800445c <eMBFuncReadCoils+0xf0>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	3301      	adds	r3, #1
 8004386:	781b      	ldrb	r3, [r3, #0]
 8004388:	b29b      	uxth	r3, r3
 800438a:	021b      	lsls	r3, r3, #8
 800438c:	82bb      	strh	r3, [r7, #20]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	3302      	adds	r3, #2
 8004392:	781b      	ldrb	r3, [r3, #0]
 8004394:	b29a      	uxth	r2, r3
 8004396:	8abb      	ldrh	r3, [r7, #20]
 8004398:	4313      	orrs	r3, r2
 800439a:	82bb      	strh	r3, [r7, #20]
        usRegAddress++;
 800439c:	8abb      	ldrh	r3, [r7, #20]
 800439e:	3301      	adds	r3, #1
 80043a0:	82bb      	strh	r3, [r7, #20]

        usCoilCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_COILCNT_OFF] << 8 );
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	3303      	adds	r3, #3
 80043a6:	781b      	ldrb	r3, [r3, #0]
 80043a8:	b29b      	uxth	r3, r3
 80043aa:	021b      	lsls	r3, r3, #8
 80043ac:	827b      	strh	r3, [r7, #18]
        usCoilCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_COILCNT_OFF + 1] );
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	3304      	adds	r3, #4
 80043b2:	781b      	ldrb	r3, [r3, #0]
 80043b4:	b29a      	uxth	r2, r3
 80043b6:	8a7b      	ldrh	r3, [r7, #18]
 80043b8:	4313      	orrs	r3, r2
 80043ba:	827b      	strh	r3, [r7, #18]

        /* Check if the number of registers to read is valid. If not
         * return Modbus illegal data value exception. 
         */
        if( ( usCoilCount >= 1 ) &&
 80043bc:	8a7b      	ldrh	r3, [r7, #18]
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d049      	beq.n	8004456 <eMBFuncReadCoils+0xea>
 80043c2:	8a7b      	ldrh	r3, [r7, #18]
 80043c4:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80043c8:	d245      	bcs.n	8004456 <eMBFuncReadCoils+0xea>
            ( usCoilCount < MB_PDU_FUNC_READ_COILCNT_MAX ) )
        {
            /* Set the current PDU data pointer to the beginning. */
            pucFrameCur = &pucFrame[MB_PDU_FUNC_OFF];
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	60fb      	str	r3, [r7, #12]
            *usLen = MB_PDU_FUNC_OFF;
 80043ce:	683b      	ldr	r3, [r7, #0]
 80043d0:	2200      	movs	r2, #0
 80043d2:	801a      	strh	r2, [r3, #0]

            /* First byte contains the function code. */
            *pucFrameCur++ = MB_FUNC_READ_COILS;
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	1c5a      	adds	r2, r3, #1
 80043d8:	60fa      	str	r2, [r7, #12]
 80043da:	2201      	movs	r2, #1
 80043dc:	701a      	strb	r2, [r3, #0]
            *usLen += 1;
 80043de:	683b      	ldr	r3, [r7, #0]
 80043e0:	881b      	ldrh	r3, [r3, #0]
 80043e2:	3301      	adds	r3, #1
 80043e4:	b29a      	uxth	r2, r3
 80043e6:	683b      	ldr	r3, [r7, #0]
 80043e8:	801a      	strh	r2, [r3, #0]

            /* Test if the quantity of coils is a multiple of 8. If not last
             * byte is only partially field with unused coils set to zero. */
            if( ( usCoilCount & 0x0007 ) != 0 )
 80043ea:	8a7b      	ldrh	r3, [r7, #18]
 80043ec:	f003 0307 	and.w	r3, r3, #7
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d006      	beq.n	8004402 <eMBFuncReadCoils+0x96>
            {
                ucNBytes = ( UCHAR )( usCoilCount / 8 + 1 );
 80043f4:	8a7b      	ldrh	r3, [r7, #18]
 80043f6:	08db      	lsrs	r3, r3, #3
 80043f8:	b29b      	uxth	r3, r3
 80043fa:	b2db      	uxtb	r3, r3
 80043fc:	3301      	adds	r3, #1
 80043fe:	75fb      	strb	r3, [r7, #23]
 8004400:	e003      	b.n	800440a <eMBFuncReadCoils+0x9e>
            }
            else
            {
                ucNBytes = ( UCHAR )( usCoilCount / 8 );
 8004402:	8a7b      	ldrh	r3, [r7, #18]
 8004404:	08db      	lsrs	r3, r3, #3
 8004406:	b29b      	uxth	r3, r3
 8004408:	75fb      	strb	r3, [r7, #23]
            }
            *pucFrameCur++ = ucNBytes;
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	1c5a      	adds	r2, r3, #1
 800440e:	60fa      	str	r2, [r7, #12]
 8004410:	7dfa      	ldrb	r2, [r7, #23]
 8004412:	701a      	strb	r2, [r3, #0]
            *usLen += 1;
 8004414:	683b      	ldr	r3, [r7, #0]
 8004416:	881b      	ldrh	r3, [r3, #0]
 8004418:	3301      	adds	r3, #1
 800441a:	b29a      	uxth	r2, r3
 800441c:	683b      	ldr	r3, [r7, #0]
 800441e:	801a      	strh	r2, [r3, #0]

            eRegStatus =
                eMBRegCoilsCB( pucFrameCur, usRegAddress, usCoilCount,
 8004420:	8a7a      	ldrh	r2, [r7, #18]
 8004422:	8ab9      	ldrh	r1, [r7, #20]
 8004424:	2300      	movs	r3, #0
 8004426:	68f8      	ldr	r0, [r7, #12]
 8004428:	f7fc fd8e 	bl	8000f48 <eMBRegCoilsCB>
 800442c:	4603      	mov	r3, r0
 800442e:	72fb      	strb	r3, [r7, #11]
                               MB_REG_READ );

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
 8004430:	7afb      	ldrb	r3, [r7, #11]
 8004432:	2b00      	cmp	r3, #0
 8004434:	d006      	beq.n	8004444 <eMBFuncReadCoils+0xd8>
            {
                eStatus = prveMBError2Exception( eRegStatus );
 8004436:	7afb      	ldrb	r3, [r7, #11]
 8004438:	4618      	mov	r0, r3
 800443a:	f000 fc2b 	bl	8004c94 <prveMBError2Exception>
 800443e:	4603      	mov	r3, r0
 8004440:	75bb      	strb	r3, [r7, #22]
            if( eRegStatus != MB_ENOERR )
 8004442:	e00d      	b.n	8004460 <eMBFuncReadCoils+0xf4>
            else
            {
                /* The response contains the function code, the starting address
                 * and the quantity of registers. We reuse the old values in the 
                 * buffer because they are still valid. */
                *usLen += ucNBytes;;
 8004444:	683b      	ldr	r3, [r7, #0]
 8004446:	881a      	ldrh	r2, [r3, #0]
 8004448:	7dfb      	ldrb	r3, [r7, #23]
 800444a:	b29b      	uxth	r3, r3
 800444c:	4413      	add	r3, r2
 800444e:	b29a      	uxth	r2, r3
 8004450:	683b      	ldr	r3, [r7, #0]
 8004452:	801a      	strh	r2, [r3, #0]
            if( eRegStatus != MB_ENOERR )
 8004454:	e004      	b.n	8004460 <eMBFuncReadCoils+0xf4>
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8004456:	2303      	movs	r3, #3
 8004458:	75bb      	strb	r3, [r7, #22]
 800445a:	e001      	b.n	8004460 <eMBFuncReadCoils+0xf4>
    }
    else
    {
        /* Can't be a valid read coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 800445c:	2303      	movs	r3, #3
 800445e:	75bb      	strb	r3, [r7, #22]
    }
    return eStatus;
 8004460:	7dbb      	ldrb	r3, [r7, #22]
}
 8004462:	4618      	mov	r0, r3
 8004464:	3718      	adds	r7, #24
 8004466:	46bd      	mov	sp, r7
 8004468:	bd80      	pop	{r7, pc}

0800446a <eMBFuncWriteCoil>:

#if MB_FUNC_WRITE_COIL_ENABLED > 0
eMBException
eMBFuncWriteCoil( UCHAR * pucFrame, USHORT * usLen )
{
 800446a:	b580      	push	{r7, lr}
 800446c:	b084      	sub	sp, #16
 800446e:	af00      	add	r7, sp, #0
 8004470:	6078      	str	r0, [r7, #4]
 8004472:	6039      	str	r1, [r7, #0]
    USHORT          usRegAddress;
    UCHAR           ucBuf[2];

    eMBException    eStatus = MB_EX_NONE;
 8004474:	2300      	movs	r3, #0
 8004476:	73fb      	strb	r3, [r7, #15]
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_WRITE_SIZE + MB_PDU_SIZE_MIN ) )
 8004478:	683b      	ldr	r3, [r7, #0]
 800447a:	881b      	ldrh	r3, [r3, #0]
 800447c:	2b05      	cmp	r3, #5
 800447e:	d140      	bne.n	8004502 <eMBFuncWriteCoil+0x98>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF] << 8 );
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	3301      	adds	r3, #1
 8004484:	781b      	ldrb	r3, [r3, #0]
 8004486:	b29b      	uxth	r3, r3
 8004488:	021b      	lsls	r3, r3, #8
 800448a:	81bb      	strh	r3, [r7, #12]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF + 1] );
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	3302      	adds	r3, #2
 8004490:	781b      	ldrb	r3, [r3, #0]
 8004492:	b29a      	uxth	r2, r3
 8004494:	89bb      	ldrh	r3, [r7, #12]
 8004496:	4313      	orrs	r3, r2
 8004498:	81bb      	strh	r3, [r7, #12]
        usRegAddress++;
 800449a:	89bb      	ldrh	r3, [r7, #12]
 800449c:	3301      	adds	r3, #1
 800449e:	81bb      	strh	r3, [r7, #12]

        if( ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF + 1] == 0x00 ) &&
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	3304      	adds	r3, #4
 80044a4:	781b      	ldrb	r3, [r3, #0]
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d128      	bne.n	80044fc <eMBFuncWriteCoil+0x92>
            ( ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF] == 0xFF ) ||
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	3303      	adds	r3, #3
 80044ae:	781b      	ldrb	r3, [r3, #0]
        if( ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF + 1] == 0x00 ) &&
 80044b0:	2bff      	cmp	r3, #255	; 0xff
 80044b2:	d004      	beq.n	80044be <eMBFuncWriteCoil+0x54>
              ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF] == 0x00 ) ) )
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	3303      	adds	r3, #3
 80044b8:	781b      	ldrb	r3, [r3, #0]
            ( ( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF] == 0xFF ) ||
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d11e      	bne.n	80044fc <eMBFuncWriteCoil+0x92>
        {
            ucBuf[1] = 0;
 80044be:	2300      	movs	r3, #0
 80044c0:	727b      	strb	r3, [r7, #9]
            if( pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF] == 0xFF )
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	3303      	adds	r3, #3
 80044c6:	781b      	ldrb	r3, [r3, #0]
 80044c8:	2bff      	cmp	r3, #255	; 0xff
 80044ca:	d102      	bne.n	80044d2 <eMBFuncWriteCoil+0x68>
            {
                ucBuf[0] = 1;
 80044cc:	2301      	movs	r3, #1
 80044ce:	723b      	strb	r3, [r7, #8]
 80044d0:	e001      	b.n	80044d6 <eMBFuncWriteCoil+0x6c>
            }
            else
            {
                ucBuf[0] = 0;
 80044d2:	2300      	movs	r3, #0
 80044d4:	723b      	strb	r3, [r7, #8]
            }
            eRegStatus =
                eMBRegCoilsCB( &ucBuf[0], usRegAddress, 1, MB_REG_WRITE );
 80044d6:	89b9      	ldrh	r1, [r7, #12]
 80044d8:	f107 0008 	add.w	r0, r7, #8
 80044dc:	2301      	movs	r3, #1
 80044de:	2201      	movs	r2, #1
 80044e0:	f7fc fd32 	bl	8000f48 <eMBRegCoilsCB>
 80044e4:	4603      	mov	r3, r0
 80044e6:	72fb      	strb	r3, [r7, #11]

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
 80044e8:	7afb      	ldrb	r3, [r7, #11]
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d00b      	beq.n	8004506 <eMBFuncWriteCoil+0x9c>
            {
                eStatus = prveMBError2Exception( eRegStatus );
 80044ee:	7afb      	ldrb	r3, [r7, #11]
 80044f0:	4618      	mov	r0, r3
 80044f2:	f000 fbcf 	bl	8004c94 <prveMBError2Exception>
 80044f6:	4603      	mov	r3, r0
 80044f8:	73fb      	strb	r3, [r7, #15]
            if( eRegStatus != MB_ENOERR )
 80044fa:	e004      	b.n	8004506 <eMBFuncWriteCoil+0x9c>
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 80044fc:	2303      	movs	r3, #3
 80044fe:	73fb      	strb	r3, [r7, #15]
 8004500:	e001      	b.n	8004506 <eMBFuncWriteCoil+0x9c>
    }
    else
    {
        /* Can't be a valid write coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8004502:	2303      	movs	r3, #3
 8004504:	73fb      	strb	r3, [r7, #15]
    }
    return eStatus;
 8004506:	7bfb      	ldrb	r3, [r7, #15]
}
 8004508:	4618      	mov	r0, r3
 800450a:	3710      	adds	r7, #16
 800450c:	46bd      	mov	sp, r7
 800450e:	bd80      	pop	{r7, pc}

08004510 <eMBFuncWriteMultipleCoils>:
#endif

#if MB_FUNC_WRITE_MULTIPLE_COILS_ENABLED > 0
eMBException
eMBFuncWriteMultipleCoils( UCHAR * pucFrame, USHORT * usLen )
{
 8004510:	b580      	push	{r7, lr}
 8004512:	b084      	sub	sp, #16
 8004514:	af00      	add	r7, sp, #0
 8004516:	6078      	str	r0, [r7, #4]
 8004518:	6039      	str	r1, [r7, #0]
    USHORT          usRegAddress;
    USHORT          usCoilCnt;
    UCHAR           ucByteCount;
    UCHAR           ucByteCountVerify;

    eMBException    eStatus = MB_EX_NONE;
 800451a:	2300      	movs	r3, #0
 800451c:	73bb      	strb	r3, [r7, #14]
    eMBErrorCode    eRegStatus;

    if( *usLen > ( MB_PDU_FUNC_WRITE_SIZE + MB_PDU_SIZE_MIN ) )
 800451e:	683b      	ldr	r3, [r7, #0]
 8004520:	881b      	ldrh	r3, [r3, #0]
 8004522:	2b05      	cmp	r3, #5
 8004524:	d954      	bls.n	80045d0 <eMBFuncWriteMultipleCoils+0xc0>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF] << 8 );
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	3301      	adds	r3, #1
 800452a:	781b      	ldrb	r3, [r3, #0]
 800452c:	b29b      	uxth	r3, r3
 800452e:	021b      	lsls	r3, r3, #8
 8004530:	81bb      	strh	r3, [r7, #12]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF + 1] );
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	3302      	adds	r3, #2
 8004536:	781b      	ldrb	r3, [r3, #0]
 8004538:	b29a      	uxth	r2, r3
 800453a:	89bb      	ldrh	r3, [r7, #12]
 800453c:	4313      	orrs	r3, r2
 800453e:	81bb      	strh	r3, [r7, #12]
        usRegAddress++;
 8004540:	89bb      	ldrh	r3, [r7, #12]
 8004542:	3301      	adds	r3, #1
 8004544:	81bb      	strh	r3, [r7, #12]

        usCoilCnt = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_COILCNT_OFF] << 8 );
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	3303      	adds	r3, #3
 800454a:	781b      	ldrb	r3, [r3, #0]
 800454c:	b29b      	uxth	r3, r3
 800454e:	021b      	lsls	r3, r3, #8
 8004550:	817b      	strh	r3, [r7, #10]
        usCoilCnt |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_COILCNT_OFF + 1] );
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	3304      	adds	r3, #4
 8004556:	781b      	ldrb	r3, [r3, #0]
 8004558:	b29a      	uxth	r2, r3
 800455a:	897b      	ldrh	r3, [r7, #10]
 800455c:	4313      	orrs	r3, r2
 800455e:	817b      	strh	r3, [r7, #10]

        ucByteCount = pucFrame[MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF];
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	795b      	ldrb	r3, [r3, #5]
 8004564:	727b      	strb	r3, [r7, #9]

        /* Compute the number of expected bytes in the request. */
        if( ( usCoilCnt & 0x0007 ) != 0 )
 8004566:	897b      	ldrh	r3, [r7, #10]
 8004568:	f003 0307 	and.w	r3, r3, #7
 800456c:	2b00      	cmp	r3, #0
 800456e:	d006      	beq.n	800457e <eMBFuncWriteMultipleCoils+0x6e>
        {
            ucByteCountVerify = ( UCHAR )( usCoilCnt / 8 + 1 );
 8004570:	897b      	ldrh	r3, [r7, #10]
 8004572:	08db      	lsrs	r3, r3, #3
 8004574:	b29b      	uxth	r3, r3
 8004576:	b2db      	uxtb	r3, r3
 8004578:	3301      	adds	r3, #1
 800457a:	73fb      	strb	r3, [r7, #15]
 800457c:	e003      	b.n	8004586 <eMBFuncWriteMultipleCoils+0x76>
        }
        else
        {
            ucByteCountVerify = ( UCHAR )( usCoilCnt / 8 );
 800457e:	897b      	ldrh	r3, [r7, #10]
 8004580:	08db      	lsrs	r3, r3, #3
 8004582:	b29b      	uxth	r3, r3
 8004584:	73fb      	strb	r3, [r7, #15]
        }

        if( ( usCoilCnt >= 1 ) &&
 8004586:	897b      	ldrh	r3, [r7, #10]
 8004588:	2b00      	cmp	r3, #0
 800458a:	d01e      	beq.n	80045ca <eMBFuncWriteMultipleCoils+0xba>
 800458c:	897b      	ldrh	r3, [r7, #10]
 800458e:	f5b3 6ff6 	cmp.w	r3, #1968	; 0x7b0
 8004592:	d81a      	bhi.n	80045ca <eMBFuncWriteMultipleCoils+0xba>
            ( usCoilCnt <= MB_PDU_FUNC_WRITE_MUL_COILCNT_MAX ) &&
 8004594:	7bfa      	ldrb	r2, [r7, #15]
 8004596:	7a7b      	ldrb	r3, [r7, #9]
 8004598:	429a      	cmp	r2, r3
 800459a:	d116      	bne.n	80045ca <eMBFuncWriteMultipleCoils+0xba>
            ( ucByteCountVerify == ucByteCount ) )
        {
            eRegStatus =
                eMBRegCoilsCB( &pucFrame[MB_PDU_FUNC_WRITE_MUL_VALUES_OFF],
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	1d98      	adds	r0, r3, #6
 80045a0:	897a      	ldrh	r2, [r7, #10]
 80045a2:	89b9      	ldrh	r1, [r7, #12]
 80045a4:	2301      	movs	r3, #1
 80045a6:	f7fc fccf 	bl	8000f48 <eMBRegCoilsCB>
 80045aa:	4603      	mov	r3, r0
 80045ac:	723b      	strb	r3, [r7, #8]
                               usRegAddress, usCoilCnt, MB_REG_WRITE );

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
 80045ae:	7a3b      	ldrb	r3, [r7, #8]
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d006      	beq.n	80045c2 <eMBFuncWriteMultipleCoils+0xb2>
            {
                eStatus = prveMBError2Exception( eRegStatus );
 80045b4:	7a3b      	ldrb	r3, [r7, #8]
 80045b6:	4618      	mov	r0, r3
 80045b8:	f000 fb6c 	bl	8004c94 <prveMBError2Exception>
 80045bc:	4603      	mov	r3, r0
 80045be:	73bb      	strb	r3, [r7, #14]
            if( eRegStatus != MB_ENOERR )
 80045c0:	e008      	b.n	80045d4 <eMBFuncWriteMultipleCoils+0xc4>
            else
            {
                /* The response contains the function code, the starting address
                 * and the quantity of registers. We reuse the old values in the 
                 * buffer because they are still valid. */
                *usLen = MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF;
 80045c2:	683b      	ldr	r3, [r7, #0]
 80045c4:	2205      	movs	r2, #5
 80045c6:	801a      	strh	r2, [r3, #0]
            if( eRegStatus != MB_ENOERR )
 80045c8:	e004      	b.n	80045d4 <eMBFuncWriteMultipleCoils+0xc4>
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 80045ca:	2303      	movs	r3, #3
 80045cc:	73bb      	strb	r3, [r7, #14]
 80045ce:	e001      	b.n	80045d4 <eMBFuncWriteMultipleCoils+0xc4>
    }
    else
    {
        /* Can't be a valid write coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 80045d0:	2303      	movs	r3, #3
 80045d2:	73bb      	strb	r3, [r7, #14]
    }
    return eStatus;
 80045d4:	7bbb      	ldrb	r3, [r7, #14]
}
 80045d6:	4618      	mov	r0, r3
 80045d8:	3710      	adds	r7, #16
 80045da:	46bd      	mov	sp, r7
 80045dc:	bd80      	pop	{r7, pc}

080045de <eMBFuncReadDiscreteInputs>:

#if MB_FUNC_READ_COILS_ENABLED > 0

eMBException
eMBFuncReadDiscreteInputs( UCHAR * pucFrame, USHORT * usLen )
{
 80045de:	b580      	push	{r7, lr}
 80045e0:	b086      	sub	sp, #24
 80045e2:	af00      	add	r7, sp, #0
 80045e4:	6078      	str	r0, [r7, #4]
 80045e6:	6039      	str	r1, [r7, #0]
    USHORT          usRegAddress;
    USHORT          usDiscreteCnt;
    UCHAR           ucNBytes;
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
 80045e8:	2300      	movs	r3, #0
 80045ea:	75bb      	strb	r3, [r7, #22]
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
 80045ec:	683b      	ldr	r3, [r7, #0]
 80045ee:	881b      	ldrh	r3, [r3, #0]
 80045f0:	2b05      	cmp	r3, #5
 80045f2:	d16c      	bne.n	80046ce <eMBFuncReadDiscreteInputs+0xf0>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	3301      	adds	r3, #1
 80045f8:	781b      	ldrb	r3, [r3, #0]
 80045fa:	b29b      	uxth	r3, r3
 80045fc:	021b      	lsls	r3, r3, #8
 80045fe:	82bb      	strh	r3, [r7, #20]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	3302      	adds	r3, #2
 8004604:	781b      	ldrb	r3, [r3, #0]
 8004606:	b29a      	uxth	r2, r3
 8004608:	8abb      	ldrh	r3, [r7, #20]
 800460a:	4313      	orrs	r3, r2
 800460c:	82bb      	strh	r3, [r7, #20]
        usRegAddress++;
 800460e:	8abb      	ldrh	r3, [r7, #20]
 8004610:	3301      	adds	r3, #1
 8004612:	82bb      	strh	r3, [r7, #20]

        usDiscreteCnt = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_DISCCNT_OFF] << 8 );
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	3303      	adds	r3, #3
 8004618:	781b      	ldrb	r3, [r3, #0]
 800461a:	b29b      	uxth	r3, r3
 800461c:	021b      	lsls	r3, r3, #8
 800461e:	827b      	strh	r3, [r7, #18]
        usDiscreteCnt |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_DISCCNT_OFF + 1] );
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	3304      	adds	r3, #4
 8004624:	781b      	ldrb	r3, [r3, #0]
 8004626:	b29a      	uxth	r2, r3
 8004628:	8a7b      	ldrh	r3, [r7, #18]
 800462a:	4313      	orrs	r3, r2
 800462c:	827b      	strh	r3, [r7, #18]

        /* Check if the number of registers to read is valid. If not
         * return Modbus illegal data value exception. 
         */
        if( ( usDiscreteCnt >= 1 ) &&
 800462e:	8a7b      	ldrh	r3, [r7, #18]
 8004630:	2b00      	cmp	r3, #0
 8004632:	d049      	beq.n	80046c8 <eMBFuncReadDiscreteInputs+0xea>
 8004634:	8a7b      	ldrh	r3, [r7, #18]
 8004636:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800463a:	d245      	bcs.n	80046c8 <eMBFuncReadDiscreteInputs+0xea>
            ( usDiscreteCnt < MB_PDU_FUNC_READ_DISCCNT_MAX ) )
        {
            /* Set the current PDU data pointer to the beginning. */
            pucFrameCur = &pucFrame[MB_PDU_FUNC_OFF];
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	60fb      	str	r3, [r7, #12]
            *usLen = MB_PDU_FUNC_OFF;
 8004640:	683b      	ldr	r3, [r7, #0]
 8004642:	2200      	movs	r2, #0
 8004644:	801a      	strh	r2, [r3, #0]

            /* First byte contains the function code. */
            *pucFrameCur++ = MB_FUNC_READ_DISCRETE_INPUTS;
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	1c5a      	adds	r2, r3, #1
 800464a:	60fa      	str	r2, [r7, #12]
 800464c:	2202      	movs	r2, #2
 800464e:	701a      	strb	r2, [r3, #0]
            *usLen += 1;
 8004650:	683b      	ldr	r3, [r7, #0]
 8004652:	881b      	ldrh	r3, [r3, #0]
 8004654:	3301      	adds	r3, #1
 8004656:	b29a      	uxth	r2, r3
 8004658:	683b      	ldr	r3, [r7, #0]
 800465a:	801a      	strh	r2, [r3, #0]

            /* Test if the quantity of coils is a multiple of 8. If not last
             * byte is only partially field with unused coils set to zero. */
            if( ( usDiscreteCnt & 0x0007 ) != 0 )
 800465c:	8a7b      	ldrh	r3, [r7, #18]
 800465e:	f003 0307 	and.w	r3, r3, #7
 8004662:	2b00      	cmp	r3, #0
 8004664:	d006      	beq.n	8004674 <eMBFuncReadDiscreteInputs+0x96>
            {
                ucNBytes = ( UCHAR ) ( usDiscreteCnt / 8 + 1 );
 8004666:	8a7b      	ldrh	r3, [r7, #18]
 8004668:	08db      	lsrs	r3, r3, #3
 800466a:	b29b      	uxth	r3, r3
 800466c:	b2db      	uxtb	r3, r3
 800466e:	3301      	adds	r3, #1
 8004670:	75fb      	strb	r3, [r7, #23]
 8004672:	e003      	b.n	800467c <eMBFuncReadDiscreteInputs+0x9e>
            }
            else
            {
                ucNBytes = ( UCHAR ) ( usDiscreteCnt / 8 );
 8004674:	8a7b      	ldrh	r3, [r7, #18]
 8004676:	08db      	lsrs	r3, r3, #3
 8004678:	b29b      	uxth	r3, r3
 800467a:	75fb      	strb	r3, [r7, #23]
            }
            *pucFrameCur++ = ucNBytes;
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	1c5a      	adds	r2, r3, #1
 8004680:	60fa      	str	r2, [r7, #12]
 8004682:	7dfa      	ldrb	r2, [r7, #23]
 8004684:	701a      	strb	r2, [r3, #0]
            *usLen += 1;
 8004686:	683b      	ldr	r3, [r7, #0]
 8004688:	881b      	ldrh	r3, [r3, #0]
 800468a:	3301      	adds	r3, #1
 800468c:	b29a      	uxth	r2, r3
 800468e:	683b      	ldr	r3, [r7, #0]
 8004690:	801a      	strh	r2, [r3, #0]

            eRegStatus =
                eMBRegDiscreteCB( pucFrameCur, usRegAddress, usDiscreteCnt );
 8004692:	8a7a      	ldrh	r2, [r7, #18]
 8004694:	8abb      	ldrh	r3, [r7, #20]
 8004696:	4619      	mov	r1, r3
 8004698:	68f8      	ldr	r0, [r7, #12]
 800469a:	f7fc fcc1 	bl	8001020 <eMBRegDiscreteCB>
 800469e:	4603      	mov	r3, r0
 80046a0:	72fb      	strb	r3, [r7, #11]

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
 80046a2:	7afb      	ldrb	r3, [r7, #11]
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d006      	beq.n	80046b6 <eMBFuncReadDiscreteInputs+0xd8>
            {
                eStatus = prveMBError2Exception( eRegStatus );
 80046a8:	7afb      	ldrb	r3, [r7, #11]
 80046aa:	4618      	mov	r0, r3
 80046ac:	f000 faf2 	bl	8004c94 <prveMBError2Exception>
 80046b0:	4603      	mov	r3, r0
 80046b2:	75bb      	strb	r3, [r7, #22]
            if( eRegStatus != MB_ENOERR )
 80046b4:	e00d      	b.n	80046d2 <eMBFuncReadDiscreteInputs+0xf4>
            else
            {
                /* The response contains the function code, the starting address
                 * and the quantity of registers. We reuse the old values in the 
                 * buffer because they are still valid. */
                *usLen += ucNBytes;;
 80046b6:	683b      	ldr	r3, [r7, #0]
 80046b8:	881a      	ldrh	r2, [r3, #0]
 80046ba:	7dfb      	ldrb	r3, [r7, #23]
 80046bc:	b29b      	uxth	r3, r3
 80046be:	4413      	add	r3, r2
 80046c0:	b29a      	uxth	r2, r3
 80046c2:	683b      	ldr	r3, [r7, #0]
 80046c4:	801a      	strh	r2, [r3, #0]
            if( eRegStatus != MB_ENOERR )
 80046c6:	e004      	b.n	80046d2 <eMBFuncReadDiscreteInputs+0xf4>
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 80046c8:	2303      	movs	r3, #3
 80046ca:	75bb      	strb	r3, [r7, #22]
 80046cc:	e001      	b.n	80046d2 <eMBFuncReadDiscreteInputs+0xf4>
    }
    else
    {
        /* Can't be a valid read coil register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 80046ce:	2303      	movs	r3, #3
 80046d0:	75bb      	strb	r3, [r7, #22]
    }
    return eStatus;
 80046d2:	7dbb      	ldrb	r3, [r7, #22]
}
 80046d4:	4618      	mov	r0, r3
 80046d6:	3718      	adds	r7, #24
 80046d8:	46bd      	mov	sp, r7
 80046da:	bd80      	pop	{r7, pc}

080046dc <eMBFuncWriteHoldingRegister>:

#if MB_FUNC_WRITE_HOLDING_ENABLED > 0

eMBException
eMBFuncWriteHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
 80046dc:	b580      	push	{r7, lr}
 80046de:	b084      	sub	sp, #16
 80046e0:	af00      	add	r7, sp, #0
 80046e2:	6078      	str	r0, [r7, #4]
 80046e4:	6039      	str	r1, [r7, #0]
    USHORT          usRegAddress;
    eMBException    eStatus = MB_EX_NONE;
 80046e6:	2300      	movs	r3, #0
 80046e8:	73fb      	strb	r3, [r7, #15]
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_WRITE_SIZE + MB_PDU_SIZE_MIN ) )
 80046ea:	683b      	ldr	r3, [r7, #0]
 80046ec:	881b      	ldrh	r3, [r3, #0]
 80046ee:	2b05      	cmp	r3, #5
 80046f0:	d122      	bne.n	8004738 <eMBFuncWriteHoldingRegister+0x5c>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF] << 8 );
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	3301      	adds	r3, #1
 80046f6:	781b      	ldrb	r3, [r3, #0]
 80046f8:	b29b      	uxth	r3, r3
 80046fa:	021b      	lsls	r3, r3, #8
 80046fc:	81bb      	strh	r3, [r7, #12]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_ADDR_OFF + 1] );
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	3302      	adds	r3, #2
 8004702:	781b      	ldrb	r3, [r3, #0]
 8004704:	b29a      	uxth	r2, r3
 8004706:	89bb      	ldrh	r3, [r7, #12]
 8004708:	4313      	orrs	r3, r2
 800470a:	81bb      	strh	r3, [r7, #12]
        usRegAddress++;
 800470c:	89bb      	ldrh	r3, [r7, #12]
 800470e:	3301      	adds	r3, #1
 8004710:	81bb      	strh	r3, [r7, #12]

        /* Make callback to update the value. */
        eRegStatus = eMBRegHoldingCB( &pucFrame[MB_PDU_FUNC_WRITE_VALUE_OFF],
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	1cd8      	adds	r0, r3, #3
 8004716:	89b9      	ldrh	r1, [r7, #12]
 8004718:	2301      	movs	r3, #1
 800471a:	2201      	movs	r2, #1
 800471c:	f7fc fba0 	bl	8000e60 <eMBRegHoldingCB>
 8004720:	4603      	mov	r3, r0
 8004722:	72fb      	strb	r3, [r7, #11]
                                      usRegAddress, 1, MB_REG_WRITE );

        /* If an error occured convert it into a Modbus exception. */
        if( eRegStatus != MB_ENOERR )
 8004724:	7afb      	ldrb	r3, [r7, #11]
 8004726:	2b00      	cmp	r3, #0
 8004728:	d008      	beq.n	800473c <eMBFuncWriteHoldingRegister+0x60>
        {
            eStatus = prveMBError2Exception( eRegStatus );
 800472a:	7afb      	ldrb	r3, [r7, #11]
 800472c:	4618      	mov	r0, r3
 800472e:	f000 fab1 	bl	8004c94 <prveMBError2Exception>
 8004732:	4603      	mov	r3, r0
 8004734:	73fb      	strb	r3, [r7, #15]
 8004736:	e001      	b.n	800473c <eMBFuncWriteHoldingRegister+0x60>
        }
    }
    else
    {
        /* Can't be a valid request because the length is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8004738:	2303      	movs	r3, #3
 800473a:	73fb      	strb	r3, [r7, #15]
    }
    return eStatus;
 800473c:	7bfb      	ldrb	r3, [r7, #15]
}
 800473e:	4618      	mov	r0, r3
 8004740:	3710      	adds	r7, #16
 8004742:	46bd      	mov	sp, r7
 8004744:	bd80      	pop	{r7, pc}

08004746 <eMBFuncWriteMultipleHoldingRegister>:
#endif

#if MB_FUNC_WRITE_MULTIPLE_HOLDING_ENABLED > 0
eMBException
eMBFuncWriteMultipleHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
 8004746:	b580      	push	{r7, lr}
 8004748:	b084      	sub	sp, #16
 800474a:	af00      	add	r7, sp, #0
 800474c:	6078      	str	r0, [r7, #4]
 800474e:	6039      	str	r1, [r7, #0]
    USHORT          usRegAddress;
    USHORT          usRegCount;
    UCHAR           ucRegByteCount;

    eMBException    eStatus = MB_EX_NONE;
 8004750:	2300      	movs	r3, #0
 8004752:	73fb      	strb	r3, [r7, #15]
    eMBErrorCode    eRegStatus;

    if( *usLen >= ( MB_PDU_FUNC_WRITE_MUL_SIZE_MIN + MB_PDU_SIZE_MIN ) )
 8004754:	683b      	ldr	r3, [r7, #0]
 8004756:	881b      	ldrh	r3, [r3, #0]
 8004758:	2b05      	cmp	r3, #5
 800475a:	d946      	bls.n	80047ea <eMBFuncWriteMultipleHoldingRegister+0xa4>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF] << 8 );
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	3301      	adds	r3, #1
 8004760:	781b      	ldrb	r3, [r3, #0]
 8004762:	b29b      	uxth	r3, r3
 8004764:	021b      	lsls	r3, r3, #8
 8004766:	81bb      	strh	r3, [r7, #12]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_ADDR_OFF + 1] );
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	3302      	adds	r3, #2
 800476c:	781b      	ldrb	r3, [r3, #0]
 800476e:	b29a      	uxth	r2, r3
 8004770:	89bb      	ldrh	r3, [r7, #12]
 8004772:	4313      	orrs	r3, r2
 8004774:	81bb      	strh	r3, [r7, #12]
        usRegAddress++;
 8004776:	89bb      	ldrh	r3, [r7, #12]
 8004778:	3301      	adds	r3, #1
 800477a:	81bb      	strh	r3, [r7, #12]

        usRegCount = ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_REGCNT_OFF] << 8 );
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	3303      	adds	r3, #3
 8004780:	781b      	ldrb	r3, [r3, #0]
 8004782:	b29b      	uxth	r3, r3
 8004784:	021b      	lsls	r3, r3, #8
 8004786:	817b      	strh	r3, [r7, #10]
        usRegCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_WRITE_MUL_REGCNT_OFF + 1] );
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	3304      	adds	r3, #4
 800478c:	781b      	ldrb	r3, [r3, #0]
 800478e:	b29a      	uxth	r2, r3
 8004790:	897b      	ldrh	r3, [r7, #10]
 8004792:	4313      	orrs	r3, r2
 8004794:	817b      	strh	r3, [r7, #10]

        ucRegByteCount = pucFrame[MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF];
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	795b      	ldrb	r3, [r3, #5]
 800479a:	727b      	strb	r3, [r7, #9]

        if( ( usRegCount >= 1 ) &&
 800479c:	897b      	ldrh	r3, [r7, #10]
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d020      	beq.n	80047e4 <eMBFuncWriteMultipleHoldingRegister+0x9e>
 80047a2:	897b      	ldrh	r3, [r7, #10]
 80047a4:	2b78      	cmp	r3, #120	; 0x78
 80047a6:	d81d      	bhi.n	80047e4 <eMBFuncWriteMultipleHoldingRegister+0x9e>
            ( usRegCount <= MB_PDU_FUNC_WRITE_MUL_REGCNT_MAX ) &&
            ( ucRegByteCount == ( UCHAR ) ( 2 * usRegCount ) ) )
 80047a8:	897b      	ldrh	r3, [r7, #10]
 80047aa:	b2db      	uxtb	r3, r3
 80047ac:	005b      	lsls	r3, r3, #1
 80047ae:	b2db      	uxtb	r3, r3
            ( usRegCount <= MB_PDU_FUNC_WRITE_MUL_REGCNT_MAX ) &&
 80047b0:	7a7a      	ldrb	r2, [r7, #9]
 80047b2:	429a      	cmp	r2, r3
 80047b4:	d116      	bne.n	80047e4 <eMBFuncWriteMultipleHoldingRegister+0x9e>
        {
            /* Make callback to update the register values. */
            eRegStatus =
                eMBRegHoldingCB( &pucFrame[MB_PDU_FUNC_WRITE_MUL_VALUES_OFF],
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	1d98      	adds	r0, r3, #6
 80047ba:	897a      	ldrh	r2, [r7, #10]
 80047bc:	89b9      	ldrh	r1, [r7, #12]
 80047be:	2301      	movs	r3, #1
 80047c0:	f7fc fb4e 	bl	8000e60 <eMBRegHoldingCB>
 80047c4:	4603      	mov	r3, r0
 80047c6:	723b      	strb	r3, [r7, #8]
                                 usRegAddress, usRegCount, MB_REG_WRITE );

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
 80047c8:	7a3b      	ldrb	r3, [r7, #8]
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d006      	beq.n	80047dc <eMBFuncWriteMultipleHoldingRegister+0x96>
            {
                eStatus = prveMBError2Exception( eRegStatus );
 80047ce:	7a3b      	ldrb	r3, [r7, #8]
 80047d0:	4618      	mov	r0, r3
 80047d2:	f000 fa5f 	bl	8004c94 <prveMBError2Exception>
 80047d6:	4603      	mov	r3, r0
 80047d8:	73fb      	strb	r3, [r7, #15]
            if( eRegStatus != MB_ENOERR )
 80047da:	e008      	b.n	80047ee <eMBFuncWriteMultipleHoldingRegister+0xa8>
            {
                /* The response contains the function code, the starting
                 * address and the quantity of registers. We reuse the
                 * old values in the buffer because they are still valid.
                 */
                *usLen = MB_PDU_FUNC_WRITE_MUL_BYTECNT_OFF;
 80047dc:	683b      	ldr	r3, [r7, #0]
 80047de:	2205      	movs	r2, #5
 80047e0:	801a      	strh	r2, [r3, #0]
            if( eRegStatus != MB_ENOERR )
 80047e2:	e004      	b.n	80047ee <eMBFuncWriteMultipleHoldingRegister+0xa8>
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 80047e4:	2303      	movs	r3, #3
 80047e6:	73fb      	strb	r3, [r7, #15]
 80047e8:	e001      	b.n	80047ee <eMBFuncWriteMultipleHoldingRegister+0xa8>
        }
    }
    else
    {
        /* Can't be a valid request because the length is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 80047ea:	2303      	movs	r3, #3
 80047ec:	73fb      	strb	r3, [r7, #15]
    }
    return eStatus;
 80047ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80047f0:	4618      	mov	r0, r3
 80047f2:	3710      	adds	r7, #16
 80047f4:	46bd      	mov	sp, r7
 80047f6:	bd80      	pop	{r7, pc}

080047f8 <eMBFuncReadHoldingRegister>:

#if MB_FUNC_READ_HOLDING_ENABLED > 0

eMBException
eMBFuncReadHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
 80047f8:	b580      	push	{r7, lr}
 80047fa:	b086      	sub	sp, #24
 80047fc:	af00      	add	r7, sp, #0
 80047fe:	6078      	str	r0, [r7, #4]
 8004800:	6039      	str	r1, [r7, #0]
    USHORT          usRegAddress;
    USHORT          usRegCount;
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
 8004802:	2300      	movs	r3, #0
 8004804:	75fb      	strb	r3, [r7, #23]
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
 8004806:	683b      	ldr	r3, [r7, #0]
 8004808:	881b      	ldrh	r3, [r3, #0]
 800480a:	2b05      	cmp	r3, #5
 800480c:	d15c      	bne.n	80048c8 <eMBFuncReadHoldingRegister+0xd0>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	3301      	adds	r3, #1
 8004812:	781b      	ldrb	r3, [r3, #0]
 8004814:	b29b      	uxth	r3, r3
 8004816:	021b      	lsls	r3, r3, #8
 8004818:	82bb      	strh	r3, [r7, #20]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	3302      	adds	r3, #2
 800481e:	781b      	ldrb	r3, [r3, #0]
 8004820:	b29a      	uxth	r2, r3
 8004822:	8abb      	ldrh	r3, [r7, #20]
 8004824:	4313      	orrs	r3, r2
 8004826:	82bb      	strh	r3, [r7, #20]
        usRegAddress++;
 8004828:	8abb      	ldrh	r3, [r7, #20]
 800482a:	3301      	adds	r3, #1
 800482c:	82bb      	strh	r3, [r7, #20]

        usRegCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_REGCNT_OFF] << 8 );
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	3303      	adds	r3, #3
 8004832:	781b      	ldrb	r3, [r3, #0]
 8004834:	b29b      	uxth	r3, r3
 8004836:	021b      	lsls	r3, r3, #8
 8004838:	827b      	strh	r3, [r7, #18]
        usRegCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_REGCNT_OFF + 1] );
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	3304      	adds	r3, #4
 800483e:	781b      	ldrb	r3, [r3, #0]
 8004840:	827b      	strh	r3, [r7, #18]

        /* Check if the number of registers to read is valid. If not
         * return Modbus illegal data value exception. 
         */
        if( ( usRegCount >= 1 ) && ( usRegCount <= MB_PDU_FUNC_READ_REGCNT_MAX ) )
 8004842:	8a7b      	ldrh	r3, [r7, #18]
 8004844:	2b00      	cmp	r3, #0
 8004846:	d03c      	beq.n	80048c2 <eMBFuncReadHoldingRegister+0xca>
 8004848:	8a7b      	ldrh	r3, [r7, #18]
 800484a:	2b7d      	cmp	r3, #125	; 0x7d
 800484c:	d839      	bhi.n	80048c2 <eMBFuncReadHoldingRegister+0xca>
        {
            /* Set the current PDU data pointer to the beginning. */
            pucFrameCur = &pucFrame[MB_PDU_FUNC_OFF];
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	60fb      	str	r3, [r7, #12]
            *usLen = MB_PDU_FUNC_OFF;
 8004852:	683b      	ldr	r3, [r7, #0]
 8004854:	2200      	movs	r2, #0
 8004856:	801a      	strh	r2, [r3, #0]

            /* First byte contains the function code. */
            *pucFrameCur++ = MB_FUNC_READ_HOLDING_REGISTER;
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	1c5a      	adds	r2, r3, #1
 800485c:	60fa      	str	r2, [r7, #12]
 800485e:	2203      	movs	r2, #3
 8004860:	701a      	strb	r2, [r3, #0]
            *usLen += 1;
 8004862:	683b      	ldr	r3, [r7, #0]
 8004864:	881b      	ldrh	r3, [r3, #0]
 8004866:	3301      	adds	r3, #1
 8004868:	b29a      	uxth	r2, r3
 800486a:	683b      	ldr	r3, [r7, #0]
 800486c:	801a      	strh	r2, [r3, #0]

            /* Second byte in the response contain the number of bytes. */
            *pucFrameCur++ = ( UCHAR ) ( usRegCount * 2 );
 800486e:	8a7b      	ldrh	r3, [r7, #18]
 8004870:	b2da      	uxtb	r2, r3
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	1c59      	adds	r1, r3, #1
 8004876:	60f9      	str	r1, [r7, #12]
 8004878:	0052      	lsls	r2, r2, #1
 800487a:	b2d2      	uxtb	r2, r2
 800487c:	701a      	strb	r2, [r3, #0]
            *usLen += 1;
 800487e:	683b      	ldr	r3, [r7, #0]
 8004880:	881b      	ldrh	r3, [r3, #0]
 8004882:	3301      	adds	r3, #1
 8004884:	b29a      	uxth	r2, r3
 8004886:	683b      	ldr	r3, [r7, #0]
 8004888:	801a      	strh	r2, [r3, #0]

            /* Make callback to fill the buffer. */
            eRegStatus = eMBRegHoldingCB( pucFrameCur, usRegAddress, usRegCount, MB_REG_READ );
 800488a:	8a7a      	ldrh	r2, [r7, #18]
 800488c:	8ab9      	ldrh	r1, [r7, #20]
 800488e:	2300      	movs	r3, #0
 8004890:	68f8      	ldr	r0, [r7, #12]
 8004892:	f7fc fae5 	bl	8000e60 <eMBRegHoldingCB>
 8004896:	4603      	mov	r3, r0
 8004898:	72fb      	strb	r3, [r7, #11]
            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
 800489a:	7afb      	ldrb	r3, [r7, #11]
 800489c:	2b00      	cmp	r3, #0
 800489e:	d006      	beq.n	80048ae <eMBFuncReadHoldingRegister+0xb6>
            {
                eStatus = prveMBError2Exception( eRegStatus );
 80048a0:	7afb      	ldrb	r3, [r7, #11]
 80048a2:	4618      	mov	r0, r3
 80048a4:	f000 f9f6 	bl	8004c94 <prveMBError2Exception>
 80048a8:	4603      	mov	r3, r0
 80048aa:	75fb      	strb	r3, [r7, #23]
            if( eRegStatus != MB_ENOERR )
 80048ac:	e00e      	b.n	80048cc <eMBFuncReadHoldingRegister+0xd4>
            }
            else
            {
                *usLen += usRegCount * 2;
 80048ae:	683b      	ldr	r3, [r7, #0]
 80048b0:	881a      	ldrh	r2, [r3, #0]
 80048b2:	8a7b      	ldrh	r3, [r7, #18]
 80048b4:	005b      	lsls	r3, r3, #1
 80048b6:	b29b      	uxth	r3, r3
 80048b8:	4413      	add	r3, r2
 80048ba:	b29a      	uxth	r2, r3
 80048bc:	683b      	ldr	r3, [r7, #0]
 80048be:	801a      	strh	r2, [r3, #0]
            if( eRegStatus != MB_ENOERR )
 80048c0:	e004      	b.n	80048cc <eMBFuncReadHoldingRegister+0xd4>
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 80048c2:	2303      	movs	r3, #3
 80048c4:	75fb      	strb	r3, [r7, #23]
 80048c6:	e001      	b.n	80048cc <eMBFuncReadHoldingRegister+0xd4>
        }
    }
    else
    {
        /* Can't be a valid request because the length is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 80048c8:	2303      	movs	r3, #3
 80048ca:	75fb      	strb	r3, [r7, #23]
    }
    return eStatus;
 80048cc:	7dfb      	ldrb	r3, [r7, #23]
}
 80048ce:	4618      	mov	r0, r3
 80048d0:	3718      	adds	r7, #24
 80048d2:	46bd      	mov	sp, r7
 80048d4:	bd80      	pop	{r7, pc}

080048d6 <eMBFuncReadWriteMultipleHoldingRegister>:

#if MB_FUNC_READWRITE_HOLDING_ENABLED > 0

eMBException
eMBFuncReadWriteMultipleHoldingRegister( UCHAR * pucFrame, USHORT * usLen )
{
 80048d6:	b580      	push	{r7, lr}
 80048d8:	b086      	sub	sp, #24
 80048da:	af00      	add	r7, sp, #0
 80048dc:	6078      	str	r0, [r7, #4]
 80048de:	6039      	str	r1, [r7, #0]
    USHORT          usRegWriteAddress;
    USHORT          usRegWriteCount;
    UCHAR           ucRegWriteByteCount;
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
 80048e0:	2300      	movs	r3, #0
 80048e2:	75fb      	strb	r3, [r7, #23]
    eMBErrorCode    eRegStatus;

    if( *usLen >= ( MB_PDU_FUNC_READWRITE_SIZE_MIN + MB_PDU_SIZE_MIN ) )
 80048e4:	683b      	ldr	r3, [r7, #0]
 80048e6:	881b      	ldrh	r3, [r3, #0]
 80048e8:	2b09      	cmp	r3, #9
 80048ea:	f240 8099 	bls.w	8004a20 <eMBFuncReadWriteMultipleHoldingRegister+0x14a>
    {
        usRegReadAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_ADDR_OFF] << 8U );
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	3301      	adds	r3, #1
 80048f2:	781b      	ldrb	r3, [r3, #0]
 80048f4:	b29b      	uxth	r3, r3
 80048f6:	021b      	lsls	r3, r3, #8
 80048f8:	82bb      	strh	r3, [r7, #20]
        usRegReadAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_ADDR_OFF + 1] );
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	3302      	adds	r3, #2
 80048fe:	781b      	ldrb	r3, [r3, #0]
 8004900:	b29a      	uxth	r2, r3
 8004902:	8abb      	ldrh	r3, [r7, #20]
 8004904:	4313      	orrs	r3, r2
 8004906:	82bb      	strh	r3, [r7, #20]
        usRegReadAddress++;
 8004908:	8abb      	ldrh	r3, [r7, #20]
 800490a:	3301      	adds	r3, #1
 800490c:	82bb      	strh	r3, [r7, #20]

        usRegReadCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_REGCNT_OFF] << 8U );
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	3303      	adds	r3, #3
 8004912:	781b      	ldrb	r3, [r3, #0]
 8004914:	b29b      	uxth	r3, r3
 8004916:	021b      	lsls	r3, r3, #8
 8004918:	827b      	strh	r3, [r7, #18]
        usRegReadCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_READ_REGCNT_OFF + 1] );
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	3304      	adds	r3, #4
 800491e:	781b      	ldrb	r3, [r3, #0]
 8004920:	b29a      	uxth	r2, r3
 8004922:	8a7b      	ldrh	r3, [r7, #18]
 8004924:	4313      	orrs	r3, r2
 8004926:	827b      	strh	r3, [r7, #18]

        usRegWriteAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_ADDR_OFF] << 8U );
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	3305      	adds	r3, #5
 800492c:	781b      	ldrb	r3, [r3, #0]
 800492e:	b29b      	uxth	r3, r3
 8004930:	021b      	lsls	r3, r3, #8
 8004932:	823b      	strh	r3, [r7, #16]
        usRegWriteAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_ADDR_OFF + 1] );
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	3306      	adds	r3, #6
 8004938:	781b      	ldrb	r3, [r3, #0]
 800493a:	b29a      	uxth	r2, r3
 800493c:	8a3b      	ldrh	r3, [r7, #16]
 800493e:	4313      	orrs	r3, r2
 8004940:	823b      	strh	r3, [r7, #16]
        usRegWriteAddress++;
 8004942:	8a3b      	ldrh	r3, [r7, #16]
 8004944:	3301      	adds	r3, #1
 8004946:	823b      	strh	r3, [r7, #16]

        usRegWriteCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_REGCNT_OFF] << 8U );
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	3307      	adds	r3, #7
 800494c:	781b      	ldrb	r3, [r3, #0]
 800494e:	b29b      	uxth	r3, r3
 8004950:	021b      	lsls	r3, r3, #8
 8004952:	81fb      	strh	r3, [r7, #14]
        usRegWriteCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READWRITE_WRITE_REGCNT_OFF + 1] );
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	3308      	adds	r3, #8
 8004958:	781b      	ldrb	r3, [r3, #0]
 800495a:	b29a      	uxth	r2, r3
 800495c:	89fb      	ldrh	r3, [r7, #14]
 800495e:	4313      	orrs	r3, r2
 8004960:	81fb      	strh	r3, [r7, #14]

        ucRegWriteByteCount = pucFrame[MB_PDU_FUNC_READWRITE_BYTECNT_OFF];
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	7a5b      	ldrb	r3, [r3, #9]
 8004966:	737b      	strb	r3, [r7, #13]

        if( ( usRegReadCount >= 1 ) && ( usRegReadCount <= 0x7D ) &&
 8004968:	8a7b      	ldrh	r3, [r7, #18]
 800496a:	2b00      	cmp	r3, #0
 800496c:	d056      	beq.n	8004a1c <eMBFuncReadWriteMultipleHoldingRegister+0x146>
 800496e:	8a7b      	ldrh	r3, [r7, #18]
 8004970:	2b7d      	cmp	r3, #125	; 0x7d
 8004972:	d853      	bhi.n	8004a1c <eMBFuncReadWriteMultipleHoldingRegister+0x146>
 8004974:	89fb      	ldrh	r3, [r7, #14]
 8004976:	2b00      	cmp	r3, #0
 8004978:	d050      	beq.n	8004a1c <eMBFuncReadWriteMultipleHoldingRegister+0x146>
            ( usRegWriteCount >= 1 ) && ( usRegWriteCount <= 0x79 ) &&
 800497a:	89fb      	ldrh	r3, [r7, #14]
 800497c:	2b79      	cmp	r3, #121	; 0x79
 800497e:	d84d      	bhi.n	8004a1c <eMBFuncReadWriteMultipleHoldingRegister+0x146>
            ( ( 2 * usRegWriteCount ) == ucRegWriteByteCount ) )
 8004980:	89fb      	ldrh	r3, [r7, #14]
 8004982:	005a      	lsls	r2, r3, #1
 8004984:	7b7b      	ldrb	r3, [r7, #13]
            ( usRegWriteCount >= 1 ) && ( usRegWriteCount <= 0x79 ) &&
 8004986:	429a      	cmp	r2, r3
 8004988:	d148      	bne.n	8004a1c <eMBFuncReadWriteMultipleHoldingRegister+0x146>
        {
            /* Make callback to update the register values. */
            eRegStatus = eMBRegHoldingCB( &pucFrame[MB_PDU_FUNC_READWRITE_WRITE_VALUES_OFF],
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	f103 000a 	add.w	r0, r3, #10
 8004990:	89fa      	ldrh	r2, [r7, #14]
 8004992:	8a39      	ldrh	r1, [r7, #16]
 8004994:	2301      	movs	r3, #1
 8004996:	f7fc fa63 	bl	8000e60 <eMBRegHoldingCB>
 800499a:	4603      	mov	r3, r0
 800499c:	75bb      	strb	r3, [r7, #22]
                                          usRegWriteAddress, usRegWriteCount, MB_REG_WRITE );

            if( eRegStatus == MB_ENOERR )
 800499e:	7dbb      	ldrb	r3, [r7, #22]
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d131      	bne.n	8004a08 <eMBFuncReadWriteMultipleHoldingRegister+0x132>
            {
                /* Set the current PDU data pointer to the beginning. */
                pucFrameCur = &pucFrame[MB_PDU_FUNC_OFF];
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	60bb      	str	r3, [r7, #8]
                *usLen = MB_PDU_FUNC_OFF;
 80049a8:	683b      	ldr	r3, [r7, #0]
 80049aa:	2200      	movs	r2, #0
 80049ac:	801a      	strh	r2, [r3, #0]

                /* First byte contains the function code. */
                *pucFrameCur++ = MB_FUNC_READWRITE_MULTIPLE_REGISTERS;
 80049ae:	68bb      	ldr	r3, [r7, #8]
 80049b0:	1c5a      	adds	r2, r3, #1
 80049b2:	60ba      	str	r2, [r7, #8]
 80049b4:	2217      	movs	r2, #23
 80049b6:	701a      	strb	r2, [r3, #0]
                *usLen += 1;
 80049b8:	683b      	ldr	r3, [r7, #0]
 80049ba:	881b      	ldrh	r3, [r3, #0]
 80049bc:	3301      	adds	r3, #1
 80049be:	b29a      	uxth	r2, r3
 80049c0:	683b      	ldr	r3, [r7, #0]
 80049c2:	801a      	strh	r2, [r3, #0]

                /* Second byte in the response contain the number of bytes. */
                *pucFrameCur++ = ( UCHAR ) ( usRegReadCount * 2 );
 80049c4:	8a7b      	ldrh	r3, [r7, #18]
 80049c6:	b2da      	uxtb	r2, r3
 80049c8:	68bb      	ldr	r3, [r7, #8]
 80049ca:	1c59      	adds	r1, r3, #1
 80049cc:	60b9      	str	r1, [r7, #8]
 80049ce:	0052      	lsls	r2, r2, #1
 80049d0:	b2d2      	uxtb	r2, r2
 80049d2:	701a      	strb	r2, [r3, #0]
                *usLen += 1;
 80049d4:	683b      	ldr	r3, [r7, #0]
 80049d6:	881b      	ldrh	r3, [r3, #0]
 80049d8:	3301      	adds	r3, #1
 80049da:	b29a      	uxth	r2, r3
 80049dc:	683b      	ldr	r3, [r7, #0]
 80049de:	801a      	strh	r2, [r3, #0]

                /* Make the read callback. */
                eRegStatus =
                    eMBRegHoldingCB( pucFrameCur, usRegReadAddress, usRegReadCount, MB_REG_READ );
 80049e0:	8a7a      	ldrh	r2, [r7, #18]
 80049e2:	8ab9      	ldrh	r1, [r7, #20]
 80049e4:	2300      	movs	r3, #0
 80049e6:	68b8      	ldr	r0, [r7, #8]
 80049e8:	f7fc fa3a 	bl	8000e60 <eMBRegHoldingCB>
 80049ec:	4603      	mov	r3, r0
 80049ee:	75bb      	strb	r3, [r7, #22]
                if( eRegStatus == MB_ENOERR )
 80049f0:	7dbb      	ldrb	r3, [r7, #22]
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d108      	bne.n	8004a08 <eMBFuncReadWriteMultipleHoldingRegister+0x132>
                {
                    *usLen += 2 * usRegReadCount;
 80049f6:	683b      	ldr	r3, [r7, #0]
 80049f8:	881a      	ldrh	r2, [r3, #0]
 80049fa:	8a7b      	ldrh	r3, [r7, #18]
 80049fc:	005b      	lsls	r3, r3, #1
 80049fe:	b29b      	uxth	r3, r3
 8004a00:	4413      	add	r3, r2
 8004a02:	b29a      	uxth	r2, r3
 8004a04:	683b      	ldr	r3, [r7, #0]
 8004a06:	801a      	strh	r2, [r3, #0]
                }
            }
            if( eRegStatus != MB_ENOERR )
 8004a08:	7dbb      	ldrb	r3, [r7, #22]
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d008      	beq.n	8004a20 <eMBFuncReadWriteMultipleHoldingRegister+0x14a>
            {
                eStatus = prveMBError2Exception( eRegStatus );
 8004a0e:	7dbb      	ldrb	r3, [r7, #22]
 8004a10:	4618      	mov	r0, r3
 8004a12:	f000 f93f 	bl	8004c94 <prveMBError2Exception>
 8004a16:	4603      	mov	r3, r0
 8004a18:	75fb      	strb	r3, [r7, #23]
            if( eRegStatus != MB_ENOERR )
 8004a1a:	e001      	b.n	8004a20 <eMBFuncReadWriteMultipleHoldingRegister+0x14a>
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8004a1c:	2303      	movs	r3, #3
 8004a1e:	75fb      	strb	r3, [r7, #23]
        }
    }
    return eStatus;
 8004a20:	7dfb      	ldrb	r3, [r7, #23]
}
 8004a22:	4618      	mov	r0, r3
 8004a24:	3718      	adds	r7, #24
 8004a26:	46bd      	mov	sp, r7
 8004a28:	bd80      	pop	{r7, pc}

08004a2a <eMBFuncReadInputRegister>:
/* ----------------------- Start implementation -----------------------------*/
#if MB_FUNC_READ_INPUT_ENABLED > 0

eMBException
eMBFuncReadInputRegister( UCHAR * pucFrame, USHORT * usLen )
{
 8004a2a:	b580      	push	{r7, lr}
 8004a2c:	b086      	sub	sp, #24
 8004a2e:	af00      	add	r7, sp, #0
 8004a30:	6078      	str	r0, [r7, #4]
 8004a32:	6039      	str	r1, [r7, #0]
    USHORT          usRegAddress;
    USHORT          usRegCount;
    UCHAR          *pucFrameCur;

    eMBException    eStatus = MB_EX_NONE;
 8004a34:	2300      	movs	r3, #0
 8004a36:	75fb      	strb	r3, [r7, #23]
    eMBErrorCode    eRegStatus;

    if( *usLen == ( MB_PDU_FUNC_READ_SIZE + MB_PDU_SIZE_MIN ) )
 8004a38:	683b      	ldr	r3, [r7, #0]
 8004a3a:	881b      	ldrh	r3, [r3, #0]
 8004a3c:	2b05      	cmp	r3, #5
 8004a3e:	d15f      	bne.n	8004b00 <eMBFuncReadInputRegister+0xd6>
    {
        usRegAddress = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF] << 8 );
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	3301      	adds	r3, #1
 8004a44:	781b      	ldrb	r3, [r3, #0]
 8004a46:	b29b      	uxth	r3, r3
 8004a48:	021b      	lsls	r3, r3, #8
 8004a4a:	82bb      	strh	r3, [r7, #20]
        usRegAddress |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_ADDR_OFF + 1] );
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	3302      	adds	r3, #2
 8004a50:	781b      	ldrb	r3, [r3, #0]
 8004a52:	b29a      	uxth	r2, r3
 8004a54:	8abb      	ldrh	r3, [r7, #20]
 8004a56:	4313      	orrs	r3, r2
 8004a58:	82bb      	strh	r3, [r7, #20]
        usRegAddress++;
 8004a5a:	8abb      	ldrh	r3, [r7, #20]
 8004a5c:	3301      	adds	r3, #1
 8004a5e:	82bb      	strh	r3, [r7, #20]

        usRegCount = ( USHORT )( pucFrame[MB_PDU_FUNC_READ_REGCNT_OFF] << 8 );
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	3303      	adds	r3, #3
 8004a64:	781b      	ldrb	r3, [r3, #0]
 8004a66:	b29b      	uxth	r3, r3
 8004a68:	021b      	lsls	r3, r3, #8
 8004a6a:	827b      	strh	r3, [r7, #18]
        usRegCount |= ( USHORT )( pucFrame[MB_PDU_FUNC_READ_REGCNT_OFF + 1] );
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	3304      	adds	r3, #4
 8004a70:	781b      	ldrb	r3, [r3, #0]
 8004a72:	b29a      	uxth	r2, r3
 8004a74:	8a7b      	ldrh	r3, [r7, #18]
 8004a76:	4313      	orrs	r3, r2
 8004a78:	827b      	strh	r3, [r7, #18]

        /* Check if the number of registers to read is valid. If not
         * return Modbus illegal data value exception. 
         */
        if( ( usRegCount >= 1 )
 8004a7a:	8a7b      	ldrh	r3, [r7, #18]
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d03c      	beq.n	8004afa <eMBFuncReadInputRegister+0xd0>
            && ( usRegCount < MB_PDU_FUNC_READ_REGCNT_MAX ) )
 8004a80:	8a7b      	ldrh	r3, [r7, #18]
 8004a82:	2b7c      	cmp	r3, #124	; 0x7c
 8004a84:	d839      	bhi.n	8004afa <eMBFuncReadInputRegister+0xd0>
        {
            /* Set the current PDU data pointer to the beginning. */
            pucFrameCur = &pucFrame[MB_PDU_FUNC_OFF];
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	60fb      	str	r3, [r7, #12]
            *usLen = MB_PDU_FUNC_OFF;
 8004a8a:	683b      	ldr	r3, [r7, #0]
 8004a8c:	2200      	movs	r2, #0
 8004a8e:	801a      	strh	r2, [r3, #0]

            /* First byte contains the function code. */
            *pucFrameCur++ = MB_FUNC_READ_INPUT_REGISTER;
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	1c5a      	adds	r2, r3, #1
 8004a94:	60fa      	str	r2, [r7, #12]
 8004a96:	2204      	movs	r2, #4
 8004a98:	701a      	strb	r2, [r3, #0]
            *usLen += 1;
 8004a9a:	683b      	ldr	r3, [r7, #0]
 8004a9c:	881b      	ldrh	r3, [r3, #0]
 8004a9e:	3301      	adds	r3, #1
 8004aa0:	b29a      	uxth	r2, r3
 8004aa2:	683b      	ldr	r3, [r7, #0]
 8004aa4:	801a      	strh	r2, [r3, #0]

            /* Second byte in the response contain the number of bytes. */
            *pucFrameCur++ = ( UCHAR )( usRegCount * 2 );
 8004aa6:	8a7b      	ldrh	r3, [r7, #18]
 8004aa8:	b2da      	uxtb	r2, r3
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	1c59      	adds	r1, r3, #1
 8004aae:	60f9      	str	r1, [r7, #12]
 8004ab0:	0052      	lsls	r2, r2, #1
 8004ab2:	b2d2      	uxtb	r2, r2
 8004ab4:	701a      	strb	r2, [r3, #0]
            *usLen += 1;
 8004ab6:	683b      	ldr	r3, [r7, #0]
 8004ab8:	881b      	ldrh	r3, [r3, #0]
 8004aba:	3301      	adds	r3, #1
 8004abc:	b29a      	uxth	r2, r3
 8004abe:	683b      	ldr	r3, [r7, #0]
 8004ac0:	801a      	strh	r2, [r3, #0]

            eRegStatus =
                eMBRegInputCB( pucFrameCur, usRegAddress, usRegCount );
 8004ac2:	8a7a      	ldrh	r2, [r7, #18]
 8004ac4:	8abb      	ldrh	r3, [r7, #20]
 8004ac6:	4619      	mov	r1, r3
 8004ac8:	68f8      	ldr	r0, [r7, #12]
 8004aca:	f7fc f987 	bl	8000ddc <eMBRegInputCB>
 8004ace:	4603      	mov	r3, r0
 8004ad0:	72fb      	strb	r3, [r7, #11]

            /* If an error occured convert it into a Modbus exception. */
            if( eRegStatus != MB_ENOERR )
 8004ad2:	7afb      	ldrb	r3, [r7, #11]
 8004ad4:	2b00      	cmp	r3, #0
 8004ad6:	d006      	beq.n	8004ae6 <eMBFuncReadInputRegister+0xbc>
            {
                eStatus = prveMBError2Exception( eRegStatus );
 8004ad8:	7afb      	ldrb	r3, [r7, #11]
 8004ada:	4618      	mov	r0, r3
 8004adc:	f000 f8da 	bl	8004c94 <prveMBError2Exception>
 8004ae0:	4603      	mov	r3, r0
 8004ae2:	75fb      	strb	r3, [r7, #23]
            if( eRegStatus != MB_ENOERR )
 8004ae4:	e00e      	b.n	8004b04 <eMBFuncReadInputRegister+0xda>
            }
            else
            {
                *usLen += usRegCount * 2;
 8004ae6:	683b      	ldr	r3, [r7, #0]
 8004ae8:	881a      	ldrh	r2, [r3, #0]
 8004aea:	8a7b      	ldrh	r3, [r7, #18]
 8004aec:	005b      	lsls	r3, r3, #1
 8004aee:	b29b      	uxth	r3, r3
 8004af0:	4413      	add	r3, r2
 8004af2:	b29a      	uxth	r2, r3
 8004af4:	683b      	ldr	r3, [r7, #0]
 8004af6:	801a      	strh	r2, [r3, #0]
            if( eRegStatus != MB_ENOERR )
 8004af8:	e004      	b.n	8004b04 <eMBFuncReadInputRegister+0xda>
            }
        }
        else
        {
            eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8004afa:	2303      	movs	r3, #3
 8004afc:	75fb      	strb	r3, [r7, #23]
 8004afe:	e001      	b.n	8004b04 <eMBFuncReadInputRegister+0xda>
    }
    else
    {
        /* Can't be a valid read input register request because the length
         * is incorrect. */
        eStatus = MB_EX_ILLEGAL_DATA_VALUE;
 8004b00:	2303      	movs	r3, #3
 8004b02:	75fb      	strb	r3, [r7, #23]
    }
    return eStatus;
 8004b04:	7dfb      	ldrb	r3, [r7, #23]
}
 8004b06:	4618      	mov	r0, r3
 8004b08:	3718      	adds	r7, #24
 8004b0a:	46bd      	mov	sp, r7
 8004b0c:	bd80      	pop	{r7, pc}
	...

08004b10 <eMBFuncReportSlaveID>:
    return eStatus;
}

eMBException
eMBFuncReportSlaveID( UCHAR * pucFrame, USHORT * usLen )
{
 8004b10:	b580      	push	{r7, lr}
 8004b12:	b082      	sub	sp, #8
 8004b14:	af00      	add	r7, sp, #0
 8004b16:	6078      	str	r0, [r7, #4]
 8004b18:	6039      	str	r1, [r7, #0]
    memcpy( &pucFrame[MB_PDU_DATA_OFF], &ucMBSlaveID[0], ( size_t )usMBSlaveIDLen );
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	3301      	adds	r3, #1
 8004b1e:	4a08      	ldr	r2, [pc, #32]	; (8004b40 <eMBFuncReportSlaveID+0x30>)
 8004b20:	8812      	ldrh	r2, [r2, #0]
 8004b22:	4908      	ldr	r1, [pc, #32]	; (8004b44 <eMBFuncReportSlaveID+0x34>)
 8004b24:	4618      	mov	r0, r3
 8004b26:	f000 ffa3 	bl	8005a70 <memcpy>
    *usLen = ( USHORT )( MB_PDU_DATA_OFF + usMBSlaveIDLen );
 8004b2a:	4b05      	ldr	r3, [pc, #20]	; (8004b40 <eMBFuncReportSlaveID+0x30>)
 8004b2c:	881b      	ldrh	r3, [r3, #0]
 8004b2e:	3301      	adds	r3, #1
 8004b30:	b29a      	uxth	r2, r3
 8004b32:	683b      	ldr	r3, [r7, #0]
 8004b34:	801a      	strh	r2, [r3, #0]
    return MB_EX_NONE;
 8004b36:	2300      	movs	r3, #0
}
 8004b38:	4618      	mov	r0, r3
 8004b3a:	3708      	adds	r7, #8
 8004b3c:	46bd      	mov	sp, r7
 8004b3e:	bd80      	pop	{r7, pc}
 8004b40:	2000026c 	.word	0x2000026c
 8004b44:	2000024c 	.word	0x2000024c

08004b48 <xMBUtilSetBits>:

/* ----------------------- Start implementation -----------------------------*/
void
xMBUtilSetBits( UCHAR * ucByteBuf, USHORT usBitOffset, UCHAR ucNBits,
                UCHAR ucValue )
{
 8004b48:	b580      	push	{r7, lr}
 8004b4a:	b086      	sub	sp, #24
 8004b4c:	af00      	add	r7, sp, #0
 8004b4e:	6078      	str	r0, [r7, #4]
 8004b50:	4608      	mov	r0, r1
 8004b52:	4611      	mov	r1, r2
 8004b54:	461a      	mov	r2, r3
 8004b56:	4603      	mov	r3, r0
 8004b58:	807b      	strh	r3, [r7, #2]
 8004b5a:	460b      	mov	r3, r1
 8004b5c:	707b      	strb	r3, [r7, #1]
 8004b5e:	4613      	mov	r3, r2
 8004b60:	703b      	strb	r3, [r7, #0]
    USHORT          usWordBuf;
    USHORT          usMask;
    USHORT          usByteOffset;
    USHORT          usNPreBits;
    USHORT          usValue = ucValue;
 8004b62:	783b      	ldrb	r3, [r7, #0]
 8004b64:	82fb      	strh	r3, [r7, #22]

    assert( ucNBits <= 8 );
 8004b66:	787b      	ldrb	r3, [r7, #1]
 8004b68:	2b08      	cmp	r3, #8
 8004b6a:	d905      	bls.n	8004b78 <xMBUtilSetBits+0x30>
 8004b6c:	4b29      	ldr	r3, [pc, #164]	; (8004c14 <xMBUtilSetBits+0xcc>)
 8004b6e:	4a2a      	ldr	r2, [pc, #168]	; (8004c18 <xMBUtilSetBits+0xd0>)
 8004b70:	2137      	movs	r1, #55	; 0x37
 8004b72:	482a      	ldr	r0, [pc, #168]	; (8004c1c <xMBUtilSetBits+0xd4>)
 8004b74:	f000 fdde 	bl	8005734 <__assert_func>
    assert( ( size_t )BITS_UCHAR == sizeof( UCHAR ) * 8 );

    /* Calculate byte offset for first byte containing the bit values starting
     * at usBitOffset. */
    usByteOffset = ( USHORT )( ( usBitOffset ) / BITS_UCHAR );
 8004b78:	887b      	ldrh	r3, [r7, #2]
 8004b7a:	08db      	lsrs	r3, r3, #3
 8004b7c:	82bb      	strh	r3, [r7, #20]

    /* How many bits precede our bits to set. */
    usNPreBits = ( USHORT )( usBitOffset - usByteOffset * BITS_UCHAR );
 8004b7e:	8abb      	ldrh	r3, [r7, #20]
 8004b80:	00db      	lsls	r3, r3, #3
 8004b82:	b29b      	uxth	r3, r3
 8004b84:	887a      	ldrh	r2, [r7, #2]
 8004b86:	1ad3      	subs	r3, r2, r3
 8004b88:	827b      	strh	r3, [r7, #18]

    /* Move bit field into position over bits to set */
    usValue <<= usNPreBits;
 8004b8a:	8afa      	ldrh	r2, [r7, #22]
 8004b8c:	8a7b      	ldrh	r3, [r7, #18]
 8004b8e:	fa02 f303 	lsl.w	r3, r2, r3
 8004b92:	82fb      	strh	r3, [r7, #22]

    /* Prepare a mask for setting the new bits. */
    usMask = ( USHORT )( ( 1 << ( USHORT ) ucNBits ) - 1 );
 8004b94:	787b      	ldrb	r3, [r7, #1]
 8004b96:	2201      	movs	r2, #1
 8004b98:	fa02 f303 	lsl.w	r3, r2, r3
 8004b9c:	b29b      	uxth	r3, r3
 8004b9e:	3b01      	subs	r3, #1
 8004ba0:	823b      	strh	r3, [r7, #16]
    usMask <<= usBitOffset - usByteOffset * BITS_UCHAR;
 8004ba2:	8a3a      	ldrh	r2, [r7, #16]
 8004ba4:	8879      	ldrh	r1, [r7, #2]
 8004ba6:	8abb      	ldrh	r3, [r7, #20]
 8004ba8:	00db      	lsls	r3, r3, #3
 8004baa:	1acb      	subs	r3, r1, r3
 8004bac:	fa02 f303 	lsl.w	r3, r2, r3
 8004bb0:	823b      	strh	r3, [r7, #16]

    /* copy bits into temporary storage. */
    usWordBuf = ucByteBuf[usByteOffset];
 8004bb2:	8abb      	ldrh	r3, [r7, #20]
 8004bb4:	687a      	ldr	r2, [r7, #4]
 8004bb6:	4413      	add	r3, r2
 8004bb8:	781b      	ldrb	r3, [r3, #0]
 8004bba:	81fb      	strh	r3, [r7, #14]
    usWordBuf |= ucByteBuf[usByteOffset + 1] << BITS_UCHAR;
 8004bbc:	8abb      	ldrh	r3, [r7, #20]
 8004bbe:	3301      	adds	r3, #1
 8004bc0:	687a      	ldr	r2, [r7, #4]
 8004bc2:	4413      	add	r3, r2
 8004bc4:	781b      	ldrb	r3, [r3, #0]
 8004bc6:	021b      	lsls	r3, r3, #8
 8004bc8:	b21a      	sxth	r2, r3
 8004bca:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004bce:	4313      	orrs	r3, r2
 8004bd0:	b21b      	sxth	r3, r3
 8004bd2:	81fb      	strh	r3, [r7, #14]

    /* Zero out bit field bits and then or value bits into them. */
    usWordBuf = ( USHORT )( ( usWordBuf & ( ~usMask ) ) | usValue );
 8004bd4:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8004bd8:	43db      	mvns	r3, r3
 8004bda:	b21a      	sxth	r2, r3
 8004bdc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004be0:	4013      	ands	r3, r2
 8004be2:	b21a      	sxth	r2, r3
 8004be4:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8004be8:	4313      	orrs	r3, r2
 8004bea:	b21b      	sxth	r3, r3
 8004bec:	81fb      	strh	r3, [r7, #14]

    /* move bits back into storage */
    ucByteBuf[usByteOffset] = ( UCHAR )( usWordBuf & 0xFF );
 8004bee:	8abb      	ldrh	r3, [r7, #20]
 8004bf0:	687a      	ldr	r2, [r7, #4]
 8004bf2:	4413      	add	r3, r2
 8004bf4:	89fa      	ldrh	r2, [r7, #14]
 8004bf6:	b2d2      	uxtb	r2, r2
 8004bf8:	701a      	strb	r2, [r3, #0]
    ucByteBuf[usByteOffset + 1] = ( UCHAR )( usWordBuf >> BITS_UCHAR );
 8004bfa:	89fb      	ldrh	r3, [r7, #14]
 8004bfc:	0a1b      	lsrs	r3, r3, #8
 8004bfe:	b299      	uxth	r1, r3
 8004c00:	8abb      	ldrh	r3, [r7, #20]
 8004c02:	3301      	adds	r3, #1
 8004c04:	687a      	ldr	r2, [r7, #4]
 8004c06:	4413      	add	r3, r2
 8004c08:	b2ca      	uxtb	r2, r1
 8004c0a:	701a      	strb	r2, [r3, #0]
}
 8004c0c:	bf00      	nop
 8004c0e:	3718      	adds	r7, #24
 8004c10:	46bd      	mov	sp, r7
 8004c12:	bd80      	pop	{r7, pc}
 8004c14:	08006684 	.word	0x08006684
 8004c18:	080067b8 	.word	0x080067b8
 8004c1c:	08006694 	.word	0x08006694

08004c20 <xMBUtilGetBits>:

UCHAR
xMBUtilGetBits( UCHAR * ucByteBuf, USHORT usBitOffset, UCHAR ucNBits )
{
 8004c20:	b480      	push	{r7}
 8004c22:	b085      	sub	sp, #20
 8004c24:	af00      	add	r7, sp, #0
 8004c26:	6078      	str	r0, [r7, #4]
 8004c28:	460b      	mov	r3, r1
 8004c2a:	807b      	strh	r3, [r7, #2]
 8004c2c:	4613      	mov	r3, r2
 8004c2e:	707b      	strb	r3, [r7, #1]
    USHORT          usByteOffset;
    USHORT          usNPreBits;

    /* Calculate byte offset for first byte containing the bit values starting
     * at usBitOffset. */
    usByteOffset = ( USHORT )( ( usBitOffset ) / BITS_UCHAR );
 8004c30:	887b      	ldrh	r3, [r7, #2]
 8004c32:	08db      	lsrs	r3, r3, #3
 8004c34:	81fb      	strh	r3, [r7, #14]

    /* How many bits precede our bits to set. */
    usNPreBits = ( USHORT )( usBitOffset - usByteOffset * BITS_UCHAR );
 8004c36:	89fb      	ldrh	r3, [r7, #14]
 8004c38:	00db      	lsls	r3, r3, #3
 8004c3a:	b29b      	uxth	r3, r3
 8004c3c:	887a      	ldrh	r2, [r7, #2]
 8004c3e:	1ad3      	subs	r3, r2, r3
 8004c40:	81bb      	strh	r3, [r7, #12]

    /* Prepare a mask for setting the new bits. */
    usMask = ( USHORT )( ( 1 << ( USHORT ) ucNBits ) - 1 );
 8004c42:	787b      	ldrb	r3, [r7, #1]
 8004c44:	2201      	movs	r2, #1
 8004c46:	fa02 f303 	lsl.w	r3, r2, r3
 8004c4a:	b29b      	uxth	r3, r3
 8004c4c:	3b01      	subs	r3, #1
 8004c4e:	817b      	strh	r3, [r7, #10]

    /* copy bits into temporary storage. */
    usWordBuf = ucByteBuf[usByteOffset];
 8004c50:	89fb      	ldrh	r3, [r7, #14]
 8004c52:	687a      	ldr	r2, [r7, #4]
 8004c54:	4413      	add	r3, r2
 8004c56:	781b      	ldrb	r3, [r3, #0]
 8004c58:	813b      	strh	r3, [r7, #8]
    usWordBuf |= ucByteBuf[usByteOffset + 1] << BITS_UCHAR;
 8004c5a:	89fb      	ldrh	r3, [r7, #14]
 8004c5c:	3301      	adds	r3, #1
 8004c5e:	687a      	ldr	r2, [r7, #4]
 8004c60:	4413      	add	r3, r2
 8004c62:	781b      	ldrb	r3, [r3, #0]
 8004c64:	021b      	lsls	r3, r3, #8
 8004c66:	b21a      	sxth	r2, r3
 8004c68:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8004c6c:	4313      	orrs	r3, r2
 8004c6e:	b21b      	sxth	r3, r3
 8004c70:	813b      	strh	r3, [r7, #8]

    /* throw away unneeded bits. */
    usWordBuf >>= usNPreBits;
 8004c72:	893a      	ldrh	r2, [r7, #8]
 8004c74:	89bb      	ldrh	r3, [r7, #12]
 8004c76:	fa42 f303 	asr.w	r3, r2, r3
 8004c7a:	813b      	strh	r3, [r7, #8]

    /* mask away bits above the requested bitfield. */
    usWordBuf &= usMask;
 8004c7c:	893a      	ldrh	r2, [r7, #8]
 8004c7e:	897b      	ldrh	r3, [r7, #10]
 8004c80:	4013      	ands	r3, r2
 8004c82:	813b      	strh	r3, [r7, #8]

    return ( UCHAR ) usWordBuf;
 8004c84:	893b      	ldrh	r3, [r7, #8]
 8004c86:	b2db      	uxtb	r3, r3
}
 8004c88:	4618      	mov	r0, r3
 8004c8a:	3714      	adds	r7, #20
 8004c8c:	46bd      	mov	sp, r7
 8004c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c92:	4770      	bx	lr

08004c94 <prveMBError2Exception>:

eMBException
prveMBError2Exception( eMBErrorCode eErrorCode )
{
 8004c94:	b480      	push	{r7}
 8004c96:	b085      	sub	sp, #20
 8004c98:	af00      	add	r7, sp, #0
 8004c9a:	4603      	mov	r3, r0
 8004c9c:	71fb      	strb	r3, [r7, #7]
    eMBException    eStatus;

    switch ( eErrorCode )
 8004c9e:	79fb      	ldrb	r3, [r7, #7]
 8004ca0:	2b07      	cmp	r3, #7
 8004ca2:	d00c      	beq.n	8004cbe <prveMBError2Exception+0x2a>
 8004ca4:	2b07      	cmp	r3, #7
 8004ca6:	dc0d      	bgt.n	8004cc4 <prveMBError2Exception+0x30>
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d002      	beq.n	8004cb2 <prveMBError2Exception+0x1e>
 8004cac:	2b01      	cmp	r3, #1
 8004cae:	d003      	beq.n	8004cb8 <prveMBError2Exception+0x24>
 8004cb0:	e008      	b.n	8004cc4 <prveMBError2Exception+0x30>
    {
        case MB_ENOERR:
            eStatus = MB_EX_NONE;
 8004cb2:	2300      	movs	r3, #0
 8004cb4:	73fb      	strb	r3, [r7, #15]
            break;
 8004cb6:	e008      	b.n	8004cca <prveMBError2Exception+0x36>

        case MB_ENOREG:
            eStatus = MB_EX_ILLEGAL_DATA_ADDRESS;
 8004cb8:	2302      	movs	r3, #2
 8004cba:	73fb      	strb	r3, [r7, #15]
            break;
 8004cbc:	e005      	b.n	8004cca <prveMBError2Exception+0x36>

        case MB_ETIMEDOUT:
            eStatus = MB_EX_SLAVE_BUSY;
 8004cbe:	2306      	movs	r3, #6
 8004cc0:	73fb      	strb	r3, [r7, #15]
            break;
 8004cc2:	e002      	b.n	8004cca <prveMBError2Exception+0x36>

        default:
            eStatus = MB_EX_SLAVE_DEVICE_FAILURE;
 8004cc4:	2304      	movs	r3, #4
 8004cc6:	73fb      	strb	r3, [r7, #15]
            break;
 8004cc8:	bf00      	nop
    }

    return eStatus;
 8004cca:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ccc:	4618      	mov	r0, r3
 8004cce:	3714      	adds	r7, #20
 8004cd0:	46bd      	mov	sp, r7
 8004cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd6:	4770      	bx	lr

08004cd8 <eMBInit>:
};

/* ----------------------- Start implementation -----------------------------*/
eMBErrorCode
eMBInit( eMBMode eMode, UCHAR ucSlaveAddress, UCHAR ucPort, ULONG ulBaudRate, eMBParity eParity )
{
 8004cd8:	b580      	push	{r7, lr}
 8004cda:	b084      	sub	sp, #16
 8004cdc:	af00      	add	r7, sp, #0
 8004cde:	603b      	str	r3, [r7, #0]
 8004ce0:	4603      	mov	r3, r0
 8004ce2:	71fb      	strb	r3, [r7, #7]
 8004ce4:	460b      	mov	r3, r1
 8004ce6:	71bb      	strb	r3, [r7, #6]
 8004ce8:	4613      	mov	r3, r2
 8004cea:	717b      	strb	r3, [r7, #5]
    eMBErrorCode    eStatus = MB_ENOERR;
 8004cec:	2300      	movs	r3, #0
 8004cee:	73fb      	strb	r3, [r7, #15]

    /* check preconditions */
    if( ( ucSlaveAddress == MB_ADDRESS_BROADCAST ) ||
 8004cf0:	79bb      	ldrb	r3, [r7, #6]
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d005      	beq.n	8004d02 <eMBInit+0x2a>
 8004cf6:	79bb      	ldrb	r3, [r7, #6]
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d002      	beq.n	8004d02 <eMBInit+0x2a>
        ( ucSlaveAddress < MB_ADDRESS_MIN ) || ( ucSlaveAddress > MB_ADDRESS_MAX ) )
 8004cfc:	79bb      	ldrb	r3, [r7, #6]
 8004cfe:	2bf7      	cmp	r3, #247	; 0xf7
 8004d00:	d902      	bls.n	8004d08 <eMBInit+0x30>
    {
        eStatus = MB_EINVAL;
 8004d02:	2302      	movs	r3, #2
 8004d04:	73fb      	strb	r3, [r7, #15]
 8004d06:	e03a      	b.n	8004d7e <eMBInit+0xa6>
    }
    else
    {
        ucMBAddress = ucSlaveAddress;
 8004d08:	4a1f      	ldr	r2, [pc, #124]	; (8004d88 <eMBInit+0xb0>)
 8004d0a:	79bb      	ldrb	r3, [r7, #6]
 8004d0c:	7013      	strb	r3, [r2, #0]

        switch ( eMode )
 8004d0e:	79fb      	ldrb	r3, [r7, #7]
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d121      	bne.n	8004d58 <eMBInit+0x80>
        {
#if MB_RTU_ENABLED > 0
        case MB_RTU:
            pvMBFrameStartCur = eMBRTUStart;
 8004d14:	4b1d      	ldr	r3, [pc, #116]	; (8004d8c <eMBInit+0xb4>)
 8004d16:	4a1e      	ldr	r2, [pc, #120]	; (8004d90 <eMBInit+0xb8>)
 8004d18:	601a      	str	r2, [r3, #0]
            pvMBFrameStopCur = eMBRTUStop;
 8004d1a:	4b1e      	ldr	r3, [pc, #120]	; (8004d94 <eMBInit+0xbc>)
 8004d1c:	4a1e      	ldr	r2, [pc, #120]	; (8004d98 <eMBInit+0xc0>)
 8004d1e:	601a      	str	r2, [r3, #0]
            peMBFrameSendCur = eMBRTUSend;
 8004d20:	4b1e      	ldr	r3, [pc, #120]	; (8004d9c <eMBInit+0xc4>)
 8004d22:	4a1f      	ldr	r2, [pc, #124]	; (8004da0 <eMBInit+0xc8>)
 8004d24:	601a      	str	r2, [r3, #0]
            peMBFrameReceiveCur = eMBRTUReceive;
 8004d26:	4b1f      	ldr	r3, [pc, #124]	; (8004da4 <eMBInit+0xcc>)
 8004d28:	4a1f      	ldr	r2, [pc, #124]	; (8004da8 <eMBInit+0xd0>)
 8004d2a:	601a      	str	r2, [r3, #0]
            pvMBFrameCloseCur = MB_PORT_HAS_CLOSE ? vMBPortClose : NULL;
 8004d2c:	4b1f      	ldr	r3, [pc, #124]	; (8004dac <eMBInit+0xd4>)
 8004d2e:	2200      	movs	r2, #0
 8004d30:	601a      	str	r2, [r3, #0]
            pxMBFrameCBByteReceived = xMBRTUReceiveFSM;
 8004d32:	4b1f      	ldr	r3, [pc, #124]	; (8004db0 <eMBInit+0xd8>)
 8004d34:	4a1f      	ldr	r2, [pc, #124]	; (8004db4 <eMBInit+0xdc>)
 8004d36:	601a      	str	r2, [r3, #0]
            pxMBFrameCBTransmitterEmpty = xMBRTUTransmitFSM;
 8004d38:	4b1f      	ldr	r3, [pc, #124]	; (8004db8 <eMBInit+0xe0>)
 8004d3a:	4a20      	ldr	r2, [pc, #128]	; (8004dbc <eMBInit+0xe4>)
 8004d3c:	601a      	str	r2, [r3, #0]
            pxMBPortCBTimerExpired = xMBRTUTimerT35Expired;
 8004d3e:	4b20      	ldr	r3, [pc, #128]	; (8004dc0 <eMBInit+0xe8>)
 8004d40:	4a20      	ldr	r2, [pc, #128]	; (8004dc4 <eMBInit+0xec>)
 8004d42:	601a      	str	r2, [r3, #0]

            eStatus = eMBRTUInit( ucMBAddress, ucPort, ulBaudRate, eParity );
 8004d44:	4b10      	ldr	r3, [pc, #64]	; (8004d88 <eMBInit+0xb0>)
 8004d46:	7818      	ldrb	r0, [r3, #0]
 8004d48:	7e3b      	ldrb	r3, [r7, #24]
 8004d4a:	7979      	ldrb	r1, [r7, #5]
 8004d4c:	683a      	ldr	r2, [r7, #0]
 8004d4e:	f000 fadf 	bl	8005310 <eMBRTUInit>
 8004d52:	4603      	mov	r3, r0
 8004d54:	73fb      	strb	r3, [r7, #15]
            break;
 8004d56:	e001      	b.n	8004d5c <eMBInit+0x84>

            eStatus = eMBASCIIInit( ucMBAddress, ucPort, ulBaudRate, eParity );
            break;
#endif
        default:
            eStatus = MB_EINVAL;
 8004d58:	2302      	movs	r3, #2
 8004d5a:	73fb      	strb	r3, [r7, #15]
        }

        if( eStatus == MB_ENOERR )
 8004d5c:	7bfb      	ldrb	r3, [r7, #15]
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d10d      	bne.n	8004d7e <eMBInit+0xa6>
        {
            if( !xMBPortEventInit(  ) )
 8004d62:	f000 f94f 	bl	8005004 <xMBPortEventInit>
 8004d66:	4603      	mov	r3, r0
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d102      	bne.n	8004d72 <eMBInit+0x9a>
            {
                /* port dependent event module initalization failed. */
                eStatus = MB_EPORTERR;
 8004d6c:	2303      	movs	r3, #3
 8004d6e:	73fb      	strb	r3, [r7, #15]
 8004d70:	e005      	b.n	8004d7e <eMBInit+0xa6>
            }
            else
            {
                eMBCurrentMode = eMode;
 8004d72:	4a15      	ldr	r2, [pc, #84]	; (8004dc8 <eMBInit+0xf0>)
 8004d74:	79fb      	ldrb	r3, [r7, #7]
 8004d76:	7013      	strb	r3, [r2, #0]
                eMBState = STATE_DISABLED;
 8004d78:	4b14      	ldr	r3, [pc, #80]	; (8004dcc <eMBInit+0xf4>)
 8004d7a:	2201      	movs	r2, #1
 8004d7c:	701a      	strb	r2, [r3, #0]
            }
        }
    }
    return eStatus;
 8004d7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d80:	4618      	mov	r0, r3
 8004d82:	3710      	adds	r7, #16
 8004d84:	46bd      	mov	sp, r7
 8004d86:	bd80      	pop	{r7, pc}
 8004d88:	2000026e 	.word	0x2000026e
 8004d8c:	20000274 	.word	0x20000274
 8004d90:	08005389 	.word	0x08005389
 8004d94:	20000278 	.word	0x20000278
 8004d98:	080053b1 	.word	0x080053b1
 8004d9c:	20000270 	.word	0x20000270
 8004da0:	08005461 	.word	0x08005461
 8004da4:	2000027c 	.word	0x2000027c
 8004da8:	080053cd 	.word	0x080053cd
 8004dac:	20000280 	.word	0x20000280
 8004db0:	20000284 	.word	0x20000284
 8004db4:	08005529 	.word	0x08005529
 8004db8:	20000288 	.word	0x20000288
 8004dbc:	080055f9 	.word	0x080055f9
 8004dc0:	2000028c 	.word	0x2000028c
 8004dc4:	080056a9 	.word	0x080056a9
 8004dc8:	2000026f 	.word	0x2000026f
 8004dcc:	20000019 	.word	0x20000019

08004dd0 <eMBEnable>:
    return eStatus;
}

eMBErrorCode
eMBEnable( void )
{
 8004dd0:	b580      	push	{r7, lr}
 8004dd2:	b082      	sub	sp, #8
 8004dd4:	af00      	add	r7, sp, #0
    eMBErrorCode    eStatus = MB_ENOERR;
 8004dd6:	2300      	movs	r3, #0
 8004dd8:	71fb      	strb	r3, [r7, #7]

    if( eMBState == STATE_DISABLED )
 8004dda:	4b09      	ldr	r3, [pc, #36]	; (8004e00 <eMBEnable+0x30>)
 8004ddc:	781b      	ldrb	r3, [r3, #0]
 8004dde:	2b01      	cmp	r3, #1
 8004de0:	d106      	bne.n	8004df0 <eMBEnable+0x20>
    {
        /* Activate the protocol stack. */
        pvMBFrameStartCur(  );
 8004de2:	4b08      	ldr	r3, [pc, #32]	; (8004e04 <eMBEnable+0x34>)
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	4798      	blx	r3
        eMBState = STATE_ENABLED;
 8004de8:	4b05      	ldr	r3, [pc, #20]	; (8004e00 <eMBEnable+0x30>)
 8004dea:	2200      	movs	r2, #0
 8004dec:	701a      	strb	r2, [r3, #0]
 8004dee:	e001      	b.n	8004df4 <eMBEnable+0x24>
    }
    else
    {
        eStatus = MB_EILLSTATE;
 8004df0:	2306      	movs	r3, #6
 8004df2:	71fb      	strb	r3, [r7, #7]
    }
    return eStatus;
 8004df4:	79fb      	ldrb	r3, [r7, #7]
}
 8004df6:	4618      	mov	r0, r3
 8004df8:	3708      	adds	r7, #8
 8004dfa:	46bd      	mov	sp, r7
 8004dfc:	bd80      	pop	{r7, pc}
 8004dfe:	bf00      	nop
 8004e00:	20000019 	.word	0x20000019
 8004e04:	20000274 	.word	0x20000274

08004e08 <eMBPoll>:
    return eStatus;
}

eMBErrorCode
eMBPoll( void )
{
 8004e08:	b590      	push	{r4, r7, lr}
 8004e0a:	b083      	sub	sp, #12
 8004e0c:	af00      	add	r7, sp, #0
    static UCHAR    ucFunctionCode;
    static USHORT   usLength;
    static eMBException eException;

    int             i;
    eMBErrorCode    eStatus = MB_ENOERR;
 8004e0e:	2300      	movs	r3, #0
 8004e10:	70fb      	strb	r3, [r7, #3]
    eMBEventType    eEvent;

    /* Check if the protocol stack is ready. */
    if( eMBState != STATE_ENABLED )
 8004e12:	4b50      	ldr	r3, [pc, #320]	; (8004f54 <eMBPoll+0x14c>)
 8004e14:	781b      	ldrb	r3, [r3, #0]
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d001      	beq.n	8004e1e <eMBPoll+0x16>
    {
        return MB_EILLSTATE;
 8004e1a:	2306      	movs	r3, #6
 8004e1c:	e095      	b.n	8004f4a <eMBPoll+0x142>
    }

    /* Check if there is a event available. If not return control to caller.
     * Otherwise we will handle the event. */
    if( xMBPortEventGet( &eEvent ) == TRUE )
 8004e1e:	1cbb      	adds	r3, r7, #2
 8004e20:	4618      	mov	r0, r3
 8004e22:	f000 f913 	bl	800504c <xMBPortEventGet>
 8004e26:	4603      	mov	r3, r0
 8004e28:	2b01      	cmp	r3, #1
 8004e2a:	f040 808d 	bne.w	8004f48 <eMBPoll+0x140>
    {
        switch ( eEvent )
 8004e2e:	78bb      	ldrb	r3, [r7, #2]
 8004e30:	2b03      	cmp	r3, #3
 8004e32:	f200 8089 	bhi.w	8004f48 <eMBPoll+0x140>
 8004e36:	a201      	add	r2, pc, #4	; (adr r2, 8004e3c <eMBPoll+0x34>)
 8004e38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e3c:	08004f49 	.word	0x08004f49
 8004e40:	08004e4d 	.word	0x08004e4d
 8004e44:	08004e7f 	.word	0x08004e7f
 8004e48:	08004f49 	.word	0x08004f49
        {
        case EV_READY:
            break;

        case EV_FRAME_RECEIVED:
            eStatus = peMBFrameReceiveCur( &ucRcvAddress, &ucMBFrame, &usLength );
 8004e4c:	4b42      	ldr	r3, [pc, #264]	; (8004f58 <eMBPoll+0x150>)
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	4a42      	ldr	r2, [pc, #264]	; (8004f5c <eMBPoll+0x154>)
 8004e52:	4943      	ldr	r1, [pc, #268]	; (8004f60 <eMBPoll+0x158>)
 8004e54:	4843      	ldr	r0, [pc, #268]	; (8004f64 <eMBPoll+0x15c>)
 8004e56:	4798      	blx	r3
 8004e58:	4603      	mov	r3, r0
 8004e5a:	70fb      	strb	r3, [r7, #3]
            if( eStatus == MB_ENOERR )
 8004e5c:	78fb      	ldrb	r3, [r7, #3]
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d16f      	bne.n	8004f42 <eMBPoll+0x13a>
            {
                /* Check if the frame is for us. If not ignore the frame. */
                if( ( ucRcvAddress == ucMBAddress ) || ( ucRcvAddress == MB_ADDRESS_BROADCAST ) )
 8004e62:	4b40      	ldr	r3, [pc, #256]	; (8004f64 <eMBPoll+0x15c>)
 8004e64:	781a      	ldrb	r2, [r3, #0]
 8004e66:	4b40      	ldr	r3, [pc, #256]	; (8004f68 <eMBPoll+0x160>)
 8004e68:	781b      	ldrb	r3, [r3, #0]
 8004e6a:	429a      	cmp	r2, r3
 8004e6c:	d003      	beq.n	8004e76 <eMBPoll+0x6e>
 8004e6e:	4b3d      	ldr	r3, [pc, #244]	; (8004f64 <eMBPoll+0x15c>)
 8004e70:	781b      	ldrb	r3, [r3, #0]
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d165      	bne.n	8004f42 <eMBPoll+0x13a>
                {
                    ( void )xMBPortEventPost( EV_EXECUTE );
 8004e76:	2002      	movs	r0, #2
 8004e78:	f000 f8d2 	bl	8005020 <xMBPortEventPost>
                }
            }
            break;
 8004e7c:	e061      	b.n	8004f42 <eMBPoll+0x13a>

        case EV_EXECUTE:
            ucFunctionCode = ucMBFrame[MB_PDU_FUNC_OFF];
 8004e7e:	4b38      	ldr	r3, [pc, #224]	; (8004f60 <eMBPoll+0x158>)
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	781a      	ldrb	r2, [r3, #0]
 8004e84:	4b39      	ldr	r3, [pc, #228]	; (8004f6c <eMBPoll+0x164>)
 8004e86:	701a      	strb	r2, [r3, #0]
            eException = MB_EX_ILLEGAL_FUNCTION;
 8004e88:	4b39      	ldr	r3, [pc, #228]	; (8004f70 <eMBPoll+0x168>)
 8004e8a:	2201      	movs	r2, #1
 8004e8c:	701a      	strb	r2, [r3, #0]
            for( i = 0; i < MB_FUNC_HANDLERS_MAX; i++ )
 8004e8e:	2300      	movs	r3, #0
 8004e90:	607b      	str	r3, [r7, #4]
 8004e92:	e01f      	b.n	8004ed4 <eMBPoll+0xcc>
            {
                /* No more function handlers registered. Abort. */
                if( xFuncHandlers[i].ucFunctionCode == 0 )
 8004e94:	4a37      	ldr	r2, [pc, #220]	; (8004f74 <eMBPoll+0x16c>)
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d01d      	beq.n	8004edc <eMBPoll+0xd4>
                {
                    break;
                }
                else if( xFuncHandlers[i].ucFunctionCode == ucFunctionCode )
 8004ea0:	4a34      	ldr	r2, [pc, #208]	; (8004f74 <eMBPoll+0x16c>)
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	f812 2033 	ldrb.w	r2, [r2, r3, lsl #3]
 8004ea8:	4b30      	ldr	r3, [pc, #192]	; (8004f6c <eMBPoll+0x164>)
 8004eaa:	781b      	ldrb	r3, [r3, #0]
 8004eac:	429a      	cmp	r2, r3
 8004eae:	d10e      	bne.n	8004ece <eMBPoll+0xc6>
                {
                    eException = xFuncHandlers[i].pxHandler( ucMBFrame, &usLength );
 8004eb0:	4a30      	ldr	r2, [pc, #192]	; (8004f74 <eMBPoll+0x16c>)
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	00db      	lsls	r3, r3, #3
 8004eb6:	4413      	add	r3, r2
 8004eb8:	685b      	ldr	r3, [r3, #4]
 8004eba:	4a29      	ldr	r2, [pc, #164]	; (8004f60 <eMBPoll+0x158>)
 8004ebc:	6812      	ldr	r2, [r2, #0]
 8004ebe:	4927      	ldr	r1, [pc, #156]	; (8004f5c <eMBPoll+0x154>)
 8004ec0:	4610      	mov	r0, r2
 8004ec2:	4798      	blx	r3
 8004ec4:	4603      	mov	r3, r0
 8004ec6:	461a      	mov	r2, r3
 8004ec8:	4b29      	ldr	r3, [pc, #164]	; (8004f70 <eMBPoll+0x168>)
 8004eca:	701a      	strb	r2, [r3, #0]
                    break;
 8004ecc:	e007      	b.n	8004ede <eMBPoll+0xd6>
            for( i = 0; i < MB_FUNC_HANDLERS_MAX; i++ )
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	3301      	adds	r3, #1
 8004ed2:	607b      	str	r3, [r7, #4]
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	2b0f      	cmp	r3, #15
 8004ed8:	dddc      	ble.n	8004e94 <eMBPoll+0x8c>
 8004eda:	e000      	b.n	8004ede <eMBPoll+0xd6>
                    break;
 8004edc:	bf00      	nop
                }
            }

            /* If the request was not sent to the broadcast address we
             * return a reply. */
            if( ucRcvAddress != MB_ADDRESS_BROADCAST )
 8004ede:	4b21      	ldr	r3, [pc, #132]	; (8004f64 <eMBPoll+0x15c>)
 8004ee0:	781b      	ldrb	r3, [r3, #0]
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d02f      	beq.n	8004f46 <eMBPoll+0x13e>
            {
                if( eException != MB_EX_NONE )
 8004ee6:	4b22      	ldr	r3, [pc, #136]	; (8004f70 <eMBPoll+0x168>)
 8004ee8:	781b      	ldrb	r3, [r3, #0]
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d01d      	beq.n	8004f2a <eMBPoll+0x122>
                {
                    /* An exception occured. Build an error frame. */
                    usLength = 0;
 8004eee:	4b1b      	ldr	r3, [pc, #108]	; (8004f5c <eMBPoll+0x154>)
 8004ef0:	2200      	movs	r2, #0
 8004ef2:	801a      	strh	r2, [r3, #0]
                    ucMBFrame[usLength++] = ( UCHAR )( ucFunctionCode | MB_FUNC_ERROR );
 8004ef4:	4b1d      	ldr	r3, [pc, #116]	; (8004f6c <eMBPoll+0x164>)
 8004ef6:	781a      	ldrb	r2, [r3, #0]
 8004ef8:	4b19      	ldr	r3, [pc, #100]	; (8004f60 <eMBPoll+0x158>)
 8004efa:	6819      	ldr	r1, [r3, #0]
 8004efc:	4b17      	ldr	r3, [pc, #92]	; (8004f5c <eMBPoll+0x154>)
 8004efe:	881b      	ldrh	r3, [r3, #0]
 8004f00:	1c58      	adds	r0, r3, #1
 8004f02:	b284      	uxth	r4, r0
 8004f04:	4815      	ldr	r0, [pc, #84]	; (8004f5c <eMBPoll+0x154>)
 8004f06:	8004      	strh	r4, [r0, #0]
 8004f08:	440b      	add	r3, r1
 8004f0a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004f0e:	b2d2      	uxtb	r2, r2
 8004f10:	701a      	strb	r2, [r3, #0]
                    ucMBFrame[usLength++] = eException;
 8004f12:	4b13      	ldr	r3, [pc, #76]	; (8004f60 <eMBPoll+0x158>)
 8004f14:	681a      	ldr	r2, [r3, #0]
 8004f16:	4b11      	ldr	r3, [pc, #68]	; (8004f5c <eMBPoll+0x154>)
 8004f18:	881b      	ldrh	r3, [r3, #0]
 8004f1a:	1c59      	adds	r1, r3, #1
 8004f1c:	b288      	uxth	r0, r1
 8004f1e:	490f      	ldr	r1, [pc, #60]	; (8004f5c <eMBPoll+0x154>)
 8004f20:	8008      	strh	r0, [r1, #0]
 8004f22:	4413      	add	r3, r2
 8004f24:	4a12      	ldr	r2, [pc, #72]	; (8004f70 <eMBPoll+0x168>)
 8004f26:	7812      	ldrb	r2, [r2, #0]
 8004f28:	701a      	strb	r2, [r3, #0]
                }
                if( ( eMBCurrentMode == MB_ASCII ) && MB_ASCII_TIMEOUT_WAIT_BEFORE_SEND_MS )
                {
                    vMBPortTimersDelay( MB_ASCII_TIMEOUT_WAIT_BEFORE_SEND_MS );
                }                
                eStatus = peMBFrameSendCur( ucMBAddress, ucMBFrame, usLength );
 8004f2a:	4b13      	ldr	r3, [pc, #76]	; (8004f78 <eMBPoll+0x170>)
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	4a0e      	ldr	r2, [pc, #56]	; (8004f68 <eMBPoll+0x160>)
 8004f30:	7810      	ldrb	r0, [r2, #0]
 8004f32:	4a0b      	ldr	r2, [pc, #44]	; (8004f60 <eMBPoll+0x158>)
 8004f34:	6811      	ldr	r1, [r2, #0]
 8004f36:	4a09      	ldr	r2, [pc, #36]	; (8004f5c <eMBPoll+0x154>)
 8004f38:	8812      	ldrh	r2, [r2, #0]
 8004f3a:	4798      	blx	r3
 8004f3c:	4603      	mov	r3, r0
 8004f3e:	70fb      	strb	r3, [r7, #3]
            }
            break;
 8004f40:	e001      	b.n	8004f46 <eMBPoll+0x13e>
            break;
 8004f42:	bf00      	nop
 8004f44:	e000      	b.n	8004f48 <eMBPoll+0x140>
            break;
 8004f46:	bf00      	nop

        case EV_FRAME_SENT:
            break;
        }
    }
    return MB_ENOERR;
 8004f48:	2300      	movs	r3, #0
}
 8004f4a:	4618      	mov	r0, r3
 8004f4c:	370c      	adds	r7, #12
 8004f4e:	46bd      	mov	sp, r7
 8004f50:	bd90      	pop	{r4, r7, pc}
 8004f52:	bf00      	nop
 8004f54:	20000019 	.word	0x20000019
 8004f58:	2000027c 	.word	0x2000027c
 8004f5c:	20000298 	.word	0x20000298
 8004f60:	20000294 	.word	0x20000294
 8004f64:	20000290 	.word	0x20000290
 8004f68:	2000026e 	.word	0x2000026e
 8004f6c:	2000029a 	.word	0x2000029a
 8004f70:	2000029b 	.word	0x2000029b
 8004f74:	2000001c 	.word	0x2000001c
 8004f78:	20000270 	.word	0x20000270

08004f7c <EnterCriticalSection>:


/* Functions -----------------------------------------------------------------*/
/*----------------------------------------------------------------------------*/
void EnterCriticalSection()
{
 8004f7c:	b480      	push	{r7}
 8004f7e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8004f80:	b672      	cpsid	i
}
 8004f82:	bf00      	nop
  __disable_irq();
  lockCounter++;
 8004f84:	4b04      	ldr	r3, [pc, #16]	; (8004f98 <EnterCriticalSection+0x1c>)
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	3301      	adds	r3, #1
 8004f8a:	4a03      	ldr	r2, [pc, #12]	; (8004f98 <EnterCriticalSection+0x1c>)
 8004f8c:	6013      	str	r3, [r2, #0]
}
 8004f8e:	bf00      	nop
 8004f90:	46bd      	mov	sp, r7
 8004f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f96:	4770      	bx	lr
 8004f98:	2000029c 	.word	0x2000029c

08004f9c <ExitCriticalSection>:

/*----------------------------------------------------------------------------*/
void ExitCriticalSection()
{
 8004f9c:	b480      	push	{r7}
 8004f9e:	af00      	add	r7, sp, #0
  lockCounter--;
 8004fa0:	4b07      	ldr	r3, [pc, #28]	; (8004fc0 <ExitCriticalSection+0x24>)
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	3b01      	subs	r3, #1
 8004fa6:	4a06      	ldr	r2, [pc, #24]	; (8004fc0 <ExitCriticalSection+0x24>)
 8004fa8:	6013      	str	r3, [r2, #0]
  if (lockCounter == 0)
 8004faa:	4b05      	ldr	r3, [pc, #20]	; (8004fc0 <ExitCriticalSection+0x24>)
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d101      	bne.n	8004fb6 <ExitCriticalSection+0x1a>
  __ASM volatile ("cpsie i" : : : "memory");
 8004fb2:	b662      	cpsie	i
}
 8004fb4:	bf00      	nop
  {
    __enable_irq();
  }
}
 8004fb6:	bf00      	nop
 8004fb8:	46bd      	mov	sp, r7
 8004fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fbe:	4770      	bx	lr
 8004fc0:	2000029c 	.word	0x2000029c

08004fc4 <MT_PORT_SetTimerModule>:

/*----------------------------------------------------------------------------*/\
void MT_PORT_SetTimerModule(TIM_HandleTypeDef* timer)
{
 8004fc4:	b480      	push	{r7}
 8004fc6:	b083      	sub	sp, #12
 8004fc8:	af00      	add	r7, sp, #0
 8004fca:	6078      	str	r0, [r7, #4]
  modbusTimer = timer;
 8004fcc:	4a04      	ldr	r2, [pc, #16]	; (8004fe0 <MT_PORT_SetTimerModule+0x1c>)
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	6013      	str	r3, [r2, #0]
}
 8004fd2:	bf00      	nop
 8004fd4:	370c      	adds	r7, #12
 8004fd6:	46bd      	mov	sp, r7
 8004fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fdc:	4770      	bx	lr
 8004fde:	bf00      	nop
 8004fe0:	200002a4 	.word	0x200002a4

08004fe4 <MT_PORT_SetUartModule>:

/*----------------------------------------------------------------------------*/\
void MT_PORT_SetUartModule(UART_HandleTypeDef* uart)
{
 8004fe4:	b480      	push	{r7}
 8004fe6:	b083      	sub	sp, #12
 8004fe8:	af00      	add	r7, sp, #0
 8004fea:	6078      	str	r0, [r7, #4]
  modbusUart = uart;
 8004fec:	4a04      	ldr	r2, [pc, #16]	; (8005000 <MT_PORT_SetUartModule+0x1c>)
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	6013      	str	r3, [r2, #0]
}
 8004ff2:	bf00      	nop
 8004ff4:	370c      	adds	r7, #12
 8004ff6:	46bd      	mov	sp, r7
 8004ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ffc:	4770      	bx	lr
 8004ffe:	bf00      	nop
 8005000:	200002a0 	.word	0x200002a0

08005004 <xMBPortEventInit>:
static BOOL     xEventInQueue;

/* ----------------------- Start implementation -----------------------------*/
BOOL
xMBPortEventInit( void )
{
 8005004:	b480      	push	{r7}
 8005006:	af00      	add	r7, sp, #0
    xEventInQueue = FALSE;
 8005008:	4b04      	ldr	r3, [pc, #16]	; (800501c <xMBPortEventInit+0x18>)
 800500a:	2200      	movs	r2, #0
 800500c:	701a      	strb	r2, [r3, #0]
    return TRUE;
 800500e:	2301      	movs	r3, #1
}
 8005010:	4618      	mov	r0, r3
 8005012:	46bd      	mov	sp, r7
 8005014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005018:	4770      	bx	lr
 800501a:	bf00      	nop
 800501c:	200002a9 	.word	0x200002a9

08005020 <xMBPortEventPost>:

BOOL
xMBPortEventPost( eMBEventType eEvent )
{
 8005020:	b480      	push	{r7}
 8005022:	b083      	sub	sp, #12
 8005024:	af00      	add	r7, sp, #0
 8005026:	4603      	mov	r3, r0
 8005028:	71fb      	strb	r3, [r7, #7]
    xEventInQueue = TRUE;
 800502a:	4b06      	ldr	r3, [pc, #24]	; (8005044 <xMBPortEventPost+0x24>)
 800502c:	2201      	movs	r2, #1
 800502e:	701a      	strb	r2, [r3, #0]
    eQueuedEvent = eEvent;
 8005030:	4a05      	ldr	r2, [pc, #20]	; (8005048 <xMBPortEventPost+0x28>)
 8005032:	79fb      	ldrb	r3, [r7, #7]
 8005034:	7013      	strb	r3, [r2, #0]
    return TRUE;
 8005036:	2301      	movs	r3, #1
}
 8005038:	4618      	mov	r0, r3
 800503a:	370c      	adds	r7, #12
 800503c:	46bd      	mov	sp, r7
 800503e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005042:	4770      	bx	lr
 8005044:	200002a9 	.word	0x200002a9
 8005048:	200002a8 	.word	0x200002a8

0800504c <xMBPortEventGet>:

BOOL
xMBPortEventGet( eMBEventType * eEvent )
{
 800504c:	b480      	push	{r7}
 800504e:	b085      	sub	sp, #20
 8005050:	af00      	add	r7, sp, #0
 8005052:	6078      	str	r0, [r7, #4]
    BOOL            xEventHappened = FALSE;
 8005054:	2300      	movs	r3, #0
 8005056:	73fb      	strb	r3, [r7, #15]

    if( xEventInQueue )
 8005058:	4b09      	ldr	r3, [pc, #36]	; (8005080 <xMBPortEventGet+0x34>)
 800505a:	781b      	ldrb	r3, [r3, #0]
 800505c:	2b00      	cmp	r3, #0
 800505e:	d008      	beq.n	8005072 <xMBPortEventGet+0x26>
    {
        *eEvent = eQueuedEvent;
 8005060:	4b08      	ldr	r3, [pc, #32]	; (8005084 <xMBPortEventGet+0x38>)
 8005062:	781a      	ldrb	r2, [r3, #0]
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	701a      	strb	r2, [r3, #0]
        xEventInQueue = FALSE;
 8005068:	4b05      	ldr	r3, [pc, #20]	; (8005080 <xMBPortEventGet+0x34>)
 800506a:	2200      	movs	r2, #0
 800506c:	701a      	strb	r2, [r3, #0]
        xEventHappened = TRUE;
 800506e:	2301      	movs	r3, #1
 8005070:	73fb      	strb	r3, [r7, #15]
    }
    return xEventHappened;
 8005072:	7bfb      	ldrb	r3, [r7, #15]
}
 8005074:	4618      	mov	r0, r3
 8005076:	3714      	adds	r7, #20
 8005078:	46bd      	mov	sp, r7
 800507a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800507e:	4770      	bx	lr
 8005080:	200002a9 	.word	0x200002a9
 8005084:	200002a8 	.word	0x200002a8

08005088 <vMBPortSerialEnable>:
uint8_t rxByte = 0x00;

/* ----------------------- Start implementation -----------------------------*/
void
vMBPortSerialEnable( BOOL xRxEnable, BOOL xTxEnable )
{
 8005088:	b580      	push	{r7, lr}
 800508a:	b082      	sub	sp, #8
 800508c:	af00      	add	r7, sp, #0
 800508e:	4603      	mov	r3, r0
 8005090:	460a      	mov	r2, r1
 8005092:	71fb      	strb	r3, [r7, #7]
 8005094:	4613      	mov	r3, r2
 8005096:	71bb      	strb	r3, [r7, #6]
    if (xRxEnable == FALSE)
 8005098:	79fb      	ldrb	r3, [r7, #7]
 800509a:	2b00      	cmp	r3, #0
 800509c:	d105      	bne.n	80050aa <vMBPortSerialEnable+0x22>
    {
      HAL_UART_AbortReceive_IT(modbusUart);
 800509e:	4b11      	ldr	r3, [pc, #68]	; (80050e4 <vMBPortSerialEnable+0x5c>)
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	4618      	mov	r0, r3
 80050a4:	f7fe f97e 	bl	80033a4 <HAL_UART_AbortReceive_IT>
 80050a8:	e006      	b.n	80050b8 <vMBPortSerialEnable+0x30>
    }
    else
    {
      HAL_UART_Receive_IT(modbusUart, &rxByte, 1);
 80050aa:	4b0e      	ldr	r3, [pc, #56]	; (80050e4 <vMBPortSerialEnable+0x5c>)
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	2201      	movs	r2, #1
 80050b0:	490d      	ldr	r1, [pc, #52]	; (80050e8 <vMBPortSerialEnable+0x60>)
 80050b2:	4618      	mov	r0, r3
 80050b4:	f7fe f8d2 	bl	800325c <HAL_UART_Receive_IT>
    }
    if (xTxEnable == FALSE)
 80050b8:	79bb      	ldrb	r3, [r7, #6]
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d105      	bne.n	80050ca <vMBPortSerialEnable+0x42>
    {
      HAL_UART_AbortTransmit_IT(modbusUart);
 80050be:	4b09      	ldr	r3, [pc, #36]	; (80050e4 <vMBPortSerialEnable+0x5c>)
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	4618      	mov	r0, r3
 80050c4:	f7fe f8fa 	bl	80032bc <HAL_UART_AbortTransmit_IT>
      if (modbusUart->gState == HAL_UART_STATE_READY)
      {
        prvvUARTTxReadyISR();
      }
    }
}
 80050c8:	e008      	b.n	80050dc <vMBPortSerialEnable+0x54>
      if (modbusUart->gState == HAL_UART_STATE_READY)
 80050ca:	4b06      	ldr	r3, [pc, #24]	; (80050e4 <vMBPortSerialEnable+0x5c>)
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80050d2:	b2db      	uxtb	r3, r3
 80050d4:	2b20      	cmp	r3, #32
 80050d6:	d101      	bne.n	80050dc <vMBPortSerialEnable+0x54>
        prvvUARTTxReadyISR();
 80050d8:	f000 f84c 	bl	8005174 <prvvUARTTxReadyISR>
}
 80050dc:	bf00      	nop
 80050de:	3708      	adds	r7, #8
 80050e0:	46bd      	mov	sp, r7
 80050e2:	bd80      	pop	{r7, pc}
 80050e4:	200002a0 	.word	0x200002a0
 80050e8:	200002ab 	.word	0x200002ab

080050ec <xMBPortSerialInit>:

BOOL
xMBPortSerialInit( UCHAR ucPORT, ULONG ulBaudRate, UCHAR ucDataBits, eMBParity eParity )
{
 80050ec:	b480      	push	{r7}
 80050ee:	b083      	sub	sp, #12
 80050f0:	af00      	add	r7, sp, #0
 80050f2:	6039      	str	r1, [r7, #0]
 80050f4:	4611      	mov	r1, r2
 80050f6:	461a      	mov	r2, r3
 80050f8:	4603      	mov	r3, r0
 80050fa:	71fb      	strb	r3, [r7, #7]
 80050fc:	460b      	mov	r3, r1
 80050fe:	71bb      	strb	r3, [r7, #6]
 8005100:	4613      	mov	r3, r2
 8005102:	717b      	strb	r3, [r7, #5]
    return TRUE;
 8005104:	2301      	movs	r3, #1
}
 8005106:	4618      	mov	r0, r3
 8005108:	370c      	adds	r7, #12
 800510a:	46bd      	mov	sp, r7
 800510c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005110:	4770      	bx	lr
	...

08005114 <xMBPortSerialPutByte>:

BOOL
xMBPortSerialPutByte( CHAR ucByte )
{
 8005114:	b580      	push	{r7, lr}
 8005116:	b082      	sub	sp, #8
 8005118:	af00      	add	r7, sp, #0
 800511a:	4603      	mov	r3, r0
 800511c:	71fb      	strb	r3, [r7, #7]
    txByte = ucByte;
 800511e:	4a07      	ldr	r2, [pc, #28]	; (800513c <xMBPortSerialPutByte+0x28>)
 8005120:	79fb      	ldrb	r3, [r7, #7]
 8005122:	7013      	strb	r3, [r2, #0]
    HAL_UART_Transmit_IT(modbusUart, &txByte, 1);
 8005124:	4b06      	ldr	r3, [pc, #24]	; (8005140 <xMBPortSerialPutByte+0x2c>)
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	2201      	movs	r2, #1
 800512a:	4904      	ldr	r1, [pc, #16]	; (800513c <xMBPortSerialPutByte+0x28>)
 800512c:	4618      	mov	r0, r3
 800512e:	f7fe f850 	bl	80031d2 <HAL_UART_Transmit_IT>
    return TRUE;
 8005132:	2301      	movs	r3, #1
}
 8005134:	4618      	mov	r0, r3
 8005136:	3708      	adds	r7, #8
 8005138:	46bd      	mov	sp, r7
 800513a:	bd80      	pop	{r7, pc}
 800513c:	200002aa 	.word	0x200002aa
 8005140:	200002a0 	.word	0x200002a0

08005144 <xMBPortSerialGetByte>:

BOOL
xMBPortSerialGetByte( CHAR * pucByte )
{
 8005144:	b580      	push	{r7, lr}
 8005146:	b082      	sub	sp, #8
 8005148:	af00      	add	r7, sp, #0
 800514a:	6078      	str	r0, [r7, #4]
    *pucByte = rxByte;
 800514c:	4b07      	ldr	r3, [pc, #28]	; (800516c <xMBPortSerialGetByte+0x28>)
 800514e:	781a      	ldrb	r2, [r3, #0]
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	701a      	strb	r2, [r3, #0]
    HAL_UART_Receive_IT(modbusUart, &rxByte, 1);
 8005154:	4b06      	ldr	r3, [pc, #24]	; (8005170 <xMBPortSerialGetByte+0x2c>)
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	2201      	movs	r2, #1
 800515a:	4904      	ldr	r1, [pc, #16]	; (800516c <xMBPortSerialGetByte+0x28>)
 800515c:	4618      	mov	r0, r3
 800515e:	f7fe f87d 	bl	800325c <HAL_UART_Receive_IT>
    return TRUE;
 8005162:	2301      	movs	r3, #1
}
 8005164:	4618      	mov	r0, r3
 8005166:	3708      	adds	r7, #8
 8005168:	46bd      	mov	sp, r7
 800516a:	bd80      	pop	{r7, pc}
 800516c:	200002ab 	.word	0x200002ab
 8005170:	200002a0 	.word	0x200002a0

08005174 <prvvUARTTxReadyISR>:
 * call pxMBFrameCBTransmitterEmpty( ) which tells the protocol stack that
 * a new character can be sent. The protocol stack will then call 
 * xMBPortSerialPutByte( ) to send the character.
 */
static void prvvUARTTxReadyISR( void )
{
 8005174:	b580      	push	{r7, lr}
 8005176:	af00      	add	r7, sp, #0
    pxMBFrameCBTransmitterEmpty(  );
 8005178:	4b02      	ldr	r3, [pc, #8]	; (8005184 <prvvUARTTxReadyISR+0x10>)
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	4798      	blx	r3
}
 800517e:	bf00      	nop
 8005180:	bd80      	pop	{r7, pc}
 8005182:	bf00      	nop
 8005184:	20000288 	.word	0x20000288

08005188 <prvvUARTRxISR>:
 * processor. This function should then call pxMBFrameCBByteReceived( ). The
 * protocol stack will then call xMBPortSerialGetByte( ) to retrieve the
 * character.
 */
static void prvvUARTRxISR( void )
{
 8005188:	b580      	push	{r7, lr}
 800518a:	af00      	add	r7, sp, #0
    pxMBFrameCBByteReceived(  );
 800518c:	4b02      	ldr	r3, [pc, #8]	; (8005198 <prvvUARTRxISR+0x10>)
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	4798      	blx	r3
}
 8005192:	bf00      	nop
 8005194:	bd80      	pop	{r7, pc}
 8005196:	bf00      	nop
 8005198:	20000284 	.word	0x20000284

0800519c <HAL_UART_TxCpltCallback_modbus>:

/* --------------------------------------------------------------------------*/
void HAL_UART_TxCpltCallback_modbus(UART_HandleTypeDef *huart)
{
 800519c:	b580      	push	{r7, lr}
 800519e:	b082      	sub	sp, #8
 80051a0:	af00      	add	r7, sp, #0
 80051a2:	6078      	str	r0, [r7, #4]
  if (huart->Instance == modbusUart->Instance)
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681a      	ldr	r2, [r3, #0]
 80051a8:	4b05      	ldr	r3, [pc, #20]	; (80051c0 <HAL_UART_TxCpltCallback_modbus+0x24>)
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	429a      	cmp	r2, r3
 80051b0:	d101      	bne.n	80051b6 <HAL_UART_TxCpltCallback_modbus+0x1a>
  {
      prvvUARTTxReadyISR();
 80051b2:	f7ff ffdf 	bl	8005174 <prvvUARTTxReadyISR>
  }
}
 80051b6:	bf00      	nop
 80051b8:	3708      	adds	r7, #8
 80051ba:	46bd      	mov	sp, r7
 80051bc:	bd80      	pop	{r7, pc}
 80051be:	bf00      	nop
 80051c0:	200002a0 	.word	0x200002a0

080051c4 <HAL_UART_RxCpltCallback_modbus>:
/* --------------------------------------------------------------------------*/
void HAL_UART_RxCpltCallback_modbus(UART_HandleTypeDef *huart)
{
 80051c4:	b580      	push	{r7, lr}
 80051c6:	b082      	sub	sp, #8
 80051c8:	af00      	add	r7, sp, #0
 80051ca:	6078      	str	r0, [r7, #4]
  if (huart->Instance == modbusUart->Instance)
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681a      	ldr	r2, [r3, #0]
 80051d0:	4b05      	ldr	r3, [pc, #20]	; (80051e8 <HAL_UART_RxCpltCallback_modbus+0x24>)
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	429a      	cmp	r2, r3
 80051d8:	d101      	bne.n	80051de <HAL_UART_RxCpltCallback_modbus+0x1a>
  {
      prvvUARTRxISR();
 80051da:	f7ff ffd5 	bl	8005188 <prvvUARTRxISR>
  }
}
 80051de:	bf00      	nop
 80051e0:	3708      	adds	r7, #8
 80051e2:	46bd      	mov	sp, r7
 80051e4:	bd80      	pop	{r7, pc}
 80051e6:	bf00      	nop
 80051e8:	200002a0 	.word	0x200002a0

080051ec <xMBPortTimersInit>:
uint16_t timerCounter = 0;

/* ----------------------- Start implementation -----------------------------*/
BOOL
xMBPortTimersInit( USHORT usTim1Timerout50us )
{
 80051ec:	b480      	push	{r7}
 80051ee:	b083      	sub	sp, #12
 80051f0:	af00      	add	r7, sp, #0
 80051f2:	4603      	mov	r3, r0
 80051f4:	80fb      	strh	r3, [r7, #6]
    timerPeriod = usTim1Timerout50us;
 80051f6:	4a05      	ldr	r2, [pc, #20]	; (800520c <xMBPortTimersInit+0x20>)
 80051f8:	88fb      	ldrh	r3, [r7, #6]
 80051fa:	8013      	strh	r3, [r2, #0]
    return TRUE;
 80051fc:	2301      	movs	r3, #1
}
 80051fe:	4618      	mov	r0, r3
 8005200:	370c      	adds	r7, #12
 8005202:	46bd      	mov	sp, r7
 8005204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005208:	4770      	bx	lr
 800520a:	bf00      	nop
 800520c:	200002ac 	.word	0x200002ac

08005210 <vMBPortTimersEnable>:


inline void
vMBPortTimersEnable(  )
{
 8005210:	b580      	push	{r7, lr}
 8005212:	af00      	add	r7, sp, #0
    timerCounter = 0;
 8005214:	4b04      	ldr	r3, [pc, #16]	; (8005228 <vMBPortTimersEnable+0x18>)
 8005216:	2200      	movs	r2, #0
 8005218:	801a      	strh	r2, [r3, #0]
    HAL_TIM_Base_Start_IT(modbusTimer);
 800521a:	4b04      	ldr	r3, [pc, #16]	; (800522c <vMBPortTimersEnable+0x1c>)
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	4618      	mov	r0, r3
 8005220:	f7fd fb2a 	bl	8002878 <HAL_TIM_Base_Start_IT>
}
 8005224:	bf00      	nop
 8005226:	bd80      	pop	{r7, pc}
 8005228:	200002ae 	.word	0x200002ae
 800522c:	200002a4 	.word	0x200002a4

08005230 <vMBPortTimersDisable>:

inline void
vMBPortTimersDisable(  )
{
 8005230:	b580      	push	{r7, lr}
 8005232:	af00      	add	r7, sp, #0
    HAL_TIM_Base_Stop_IT(modbusTimer);
 8005234:	4b03      	ldr	r3, [pc, #12]	; (8005244 <vMBPortTimersDisable+0x14>)
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	4618      	mov	r0, r3
 800523a:	f7fd fb8d 	bl	8002958 <HAL_TIM_Base_Stop_IT>
}
 800523e:	bf00      	nop
 8005240:	bd80      	pop	{r7, pc}
 8005242:	bf00      	nop
 8005244:	200002a4 	.word	0x200002a4

08005248 <prvvTIMERExpiredISR>:
/* Create an ISR which is called whenever the timer has expired. This function
 * must then call pxMBPortCBTimerExpired( ) to notify the protocol stack that
 * the timer has expired.
 */
static void prvvTIMERExpiredISR( void )
{
 8005248:	b580      	push	{r7, lr}
 800524a:	af00      	add	r7, sp, #0
    (void)pxMBPortCBTimerExpired();
 800524c:	4b02      	ldr	r3, [pc, #8]	; (8005258 <prvvTIMERExpiredISR+0x10>)
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	4798      	blx	r3
}
 8005252:	bf00      	nop
 8005254:	bd80      	pop	{r7, pc}
 8005256:	bf00      	nop
 8005258:	2000028c 	.word	0x2000028c

0800525c <HAL_TIM_PeriodElapsedCallback_Modbus>:

/* --------------------------------------------------------------------------*/
void HAL_TIM_PeriodElapsedCallback_Modbus(TIM_HandleTypeDef *htim)
{
 800525c:	b580      	push	{r7, lr}
 800525e:	b082      	sub	sp, #8
 8005260:	af00      	add	r7, sp, #0
 8005262:	6078      	str	r0, [r7, #4]
    if (htim->Instance == modbusTimer->Instance)
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681a      	ldr	r2, [r3, #0]
 8005268:	4b0b      	ldr	r3, [pc, #44]	; (8005298 <HAL_TIM_PeriodElapsedCallback_Modbus+0x3c>)
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	429a      	cmp	r2, r3
 8005270:	d10d      	bne.n	800528e <HAL_TIM_PeriodElapsedCallback_Modbus+0x32>
    {
        timerCounter++;
 8005272:	4b0a      	ldr	r3, [pc, #40]	; (800529c <HAL_TIM_PeriodElapsedCallback_Modbus+0x40>)
 8005274:	881b      	ldrh	r3, [r3, #0]
 8005276:	3301      	adds	r3, #1
 8005278:	b29a      	uxth	r2, r3
 800527a:	4b08      	ldr	r3, [pc, #32]	; (800529c <HAL_TIM_PeriodElapsedCallback_Modbus+0x40>)
 800527c:	801a      	strh	r2, [r3, #0]
        if (timerCounter == timerPeriod)
 800527e:	4b07      	ldr	r3, [pc, #28]	; (800529c <HAL_TIM_PeriodElapsedCallback_Modbus+0x40>)
 8005280:	881a      	ldrh	r2, [r3, #0]
 8005282:	4b07      	ldr	r3, [pc, #28]	; (80052a0 <HAL_TIM_PeriodElapsedCallback_Modbus+0x44>)
 8005284:	881b      	ldrh	r3, [r3, #0]
 8005286:	429a      	cmp	r2, r3
 8005288:	d101      	bne.n	800528e <HAL_TIM_PeriodElapsedCallback_Modbus+0x32>
        {
            prvvTIMERExpiredISR();
 800528a:	f7ff ffdd 	bl	8005248 <prvvTIMERExpiredISR>
        }
    }
}
 800528e:	bf00      	nop
 8005290:	3708      	adds	r7, #8
 8005292:	46bd      	mov	sp, r7
 8005294:	bd80      	pop	{r7, pc}
 8005296:	bf00      	nop
 8005298:	200002a4 	.word	0x200002a4
 800529c:	200002ae 	.word	0x200002ae
 80052a0:	200002ac 	.word	0x200002ac

080052a4 <usMBCRC16>:
    0x41, 0x81, 0x80, 0x40
};

USHORT
usMBCRC16( UCHAR * pucFrame, USHORT usLen )
{
 80052a4:	b480      	push	{r7}
 80052a6:	b085      	sub	sp, #20
 80052a8:	af00      	add	r7, sp, #0
 80052aa:	6078      	str	r0, [r7, #4]
 80052ac:	460b      	mov	r3, r1
 80052ae:	807b      	strh	r3, [r7, #2]
    UCHAR           ucCRCHi = 0xFF;
 80052b0:	23ff      	movs	r3, #255	; 0xff
 80052b2:	73fb      	strb	r3, [r7, #15]
    UCHAR           ucCRCLo = 0xFF;
 80052b4:	23ff      	movs	r3, #255	; 0xff
 80052b6:	73bb      	strb	r3, [r7, #14]
    int             iIndex;

    while( usLen-- )
 80052b8:	e013      	b.n	80052e2 <usMBCRC16+0x3e>
    {
        iIndex = ucCRCLo ^ *( pucFrame++ );
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	1c5a      	adds	r2, r3, #1
 80052be:	607a      	str	r2, [r7, #4]
 80052c0:	781a      	ldrb	r2, [r3, #0]
 80052c2:	7bbb      	ldrb	r3, [r7, #14]
 80052c4:	4053      	eors	r3, r2
 80052c6:	b2db      	uxtb	r3, r3
 80052c8:	60bb      	str	r3, [r7, #8]
        ucCRCLo = ( UCHAR )( ucCRCHi ^ aucCRCHi[iIndex] );
 80052ca:	4a0f      	ldr	r2, [pc, #60]	; (8005308 <usMBCRC16+0x64>)
 80052cc:	68bb      	ldr	r3, [r7, #8]
 80052ce:	4413      	add	r3, r2
 80052d0:	781a      	ldrb	r2, [r3, #0]
 80052d2:	7bfb      	ldrb	r3, [r7, #15]
 80052d4:	4053      	eors	r3, r2
 80052d6:	73bb      	strb	r3, [r7, #14]
        ucCRCHi = aucCRCLo[iIndex];
 80052d8:	4a0c      	ldr	r2, [pc, #48]	; (800530c <usMBCRC16+0x68>)
 80052da:	68bb      	ldr	r3, [r7, #8]
 80052dc:	4413      	add	r3, r2
 80052de:	781b      	ldrb	r3, [r3, #0]
 80052e0:	73fb      	strb	r3, [r7, #15]
    while( usLen-- )
 80052e2:	887b      	ldrh	r3, [r7, #2]
 80052e4:	1e5a      	subs	r2, r3, #1
 80052e6:	807a      	strh	r2, [r7, #2]
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d1e6      	bne.n	80052ba <usMBCRC16+0x16>
    }
    return ( USHORT )( ucCRCHi << 8 | ucCRCLo );
 80052ec:	7bfb      	ldrb	r3, [r7, #15]
 80052ee:	021b      	lsls	r3, r3, #8
 80052f0:	b21a      	sxth	r2, r3
 80052f2:	7bbb      	ldrb	r3, [r7, #14]
 80052f4:	b21b      	sxth	r3, r3
 80052f6:	4313      	orrs	r3, r2
 80052f8:	b21b      	sxth	r3, r3
 80052fa:	b29b      	uxth	r3, r3
}
 80052fc:	4618      	mov	r0, r3
 80052fe:	3714      	adds	r7, #20
 8005300:	46bd      	mov	sp, r7
 8005302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005306:	4770      	bx	lr
 8005308:	080067c8 	.word	0x080067c8
 800530c:	080068c8 	.word	0x080068c8

08005310 <eMBRTUInit>:
static volatile USHORT usRcvBufferPos;

/* ----------------------- Start implementation -----------------------------*/
eMBErrorCode
eMBRTUInit( UCHAR ucSlaveAddress, UCHAR ucPort, ULONG ulBaudRate, eMBParity eParity )
{
 8005310:	b580      	push	{r7, lr}
 8005312:	b084      	sub	sp, #16
 8005314:	af00      	add	r7, sp, #0
 8005316:	603a      	str	r2, [r7, #0]
 8005318:	461a      	mov	r2, r3
 800531a:	4603      	mov	r3, r0
 800531c:	71fb      	strb	r3, [r7, #7]
 800531e:	460b      	mov	r3, r1
 8005320:	71bb      	strb	r3, [r7, #6]
 8005322:	4613      	mov	r3, r2
 8005324:	717b      	strb	r3, [r7, #5]
    eMBErrorCode    eStatus = MB_ENOERR;
 8005326:	2300      	movs	r3, #0
 8005328:	73fb      	strb	r3, [r7, #15]
    ULONG           usTimerT35_50us;

    ( void )ucSlaveAddress;
    ENTER_CRITICAL_SECTION(  );
 800532a:	f7ff fe27 	bl	8004f7c <EnterCriticalSection>

    /* Modbus RTU uses 8 Databits. */
    if( xMBPortSerialInit( ucPort, ulBaudRate, 8, eParity ) != TRUE )
 800532e:	797b      	ldrb	r3, [r7, #5]
 8005330:	79b8      	ldrb	r0, [r7, #6]
 8005332:	2208      	movs	r2, #8
 8005334:	6839      	ldr	r1, [r7, #0]
 8005336:	f7ff fed9 	bl	80050ec <xMBPortSerialInit>
 800533a:	4603      	mov	r3, r0
 800533c:	2b01      	cmp	r3, #1
 800533e:	d002      	beq.n	8005346 <eMBRTUInit+0x36>
    {
        eStatus = MB_EPORTERR;
 8005340:	2303      	movs	r3, #3
 8005342:	73fb      	strb	r3, [r7, #15]
 8005344:	e016      	b.n	8005374 <eMBRTUInit+0x64>
    else
    {
        /* If baudrate > 19200 then we should use the fixed timer values
         * t35 = 1750us. Otherwise t35 must be 3.5 times the character time.
         */
        if( ulBaudRate > 19200 )
 8005346:	683b      	ldr	r3, [r7, #0]
 8005348:	f5b3 4f96 	cmp.w	r3, #19200	; 0x4b00
 800534c:	d902      	bls.n	8005354 <eMBRTUInit+0x44>
        {
            usTimerT35_50us = 35;       /* 1800us. */
 800534e:	2323      	movs	r3, #35	; 0x23
 8005350:	60bb      	str	r3, [r7, #8]
 8005352:	e005      	b.n	8005360 <eMBRTUInit+0x50>
             *             = 11 * Ticks_per_1s / Baudrate
             *             = 220000 / Baudrate
             * The reload for t3.5 is 1.5 times this value and similary
             * for t3.5.
             */
            usTimerT35_50us = ( 7UL * 220000UL ) / ( 2UL * ulBaudRate );
 8005354:	683b      	ldr	r3, [r7, #0]
 8005356:	005b      	lsls	r3, r3, #1
 8005358:	4a0a      	ldr	r2, [pc, #40]	; (8005384 <eMBRTUInit+0x74>)
 800535a:	fbb2 f3f3 	udiv	r3, r2, r3
 800535e:	60bb      	str	r3, [r7, #8]
        }
        if( xMBPortTimersInit( ( USHORT ) usTimerT35_50us ) != TRUE )
 8005360:	68bb      	ldr	r3, [r7, #8]
 8005362:	b29b      	uxth	r3, r3
 8005364:	4618      	mov	r0, r3
 8005366:	f7ff ff41 	bl	80051ec <xMBPortTimersInit>
 800536a:	4603      	mov	r3, r0
 800536c:	2b01      	cmp	r3, #1
 800536e:	d001      	beq.n	8005374 <eMBRTUInit+0x64>
        {
            eStatus = MB_EPORTERR;
 8005370:	2303      	movs	r3, #3
 8005372:	73fb      	strb	r3, [r7, #15]
        }
    }
    EXIT_CRITICAL_SECTION(  );
 8005374:	f7ff fe12 	bl	8004f9c <ExitCriticalSection>

    return eStatus;
 8005378:	7bfb      	ldrb	r3, [r7, #15]
}
 800537a:	4618      	mov	r0, r3
 800537c:	3710      	adds	r7, #16
 800537e:	46bd      	mov	sp, r7
 8005380:	bd80      	pop	{r7, pc}
 8005382:	bf00      	nop
 8005384:	00177fa0 	.word	0x00177fa0

08005388 <eMBRTUStart>:

void
eMBRTUStart( void )
{
 8005388:	b580      	push	{r7, lr}
 800538a:	af00      	add	r7, sp, #0
    ENTER_CRITICAL_SECTION(  );
 800538c:	f7ff fdf6 	bl	8004f7c <EnterCriticalSection>
    /* Initially the receiver is in the state STATE_RX_INIT. we start
     * the timer and if no character is received within t3.5 we change
     * to STATE_RX_IDLE. This makes sure that we delay startup of the
     * modbus protocol stack until the bus is free.
     */
    eRcvState = STATE_RX_INIT;
 8005390:	4b06      	ldr	r3, [pc, #24]	; (80053ac <eMBRTUStart+0x24>)
 8005392:	2200      	movs	r2, #0
 8005394:	701a      	strb	r2, [r3, #0]
    vMBPortSerialEnable( TRUE, FALSE );
 8005396:	2100      	movs	r1, #0
 8005398:	2001      	movs	r0, #1
 800539a:	f7ff fe75 	bl	8005088 <vMBPortSerialEnable>
    vMBPortTimersEnable(  );
 800539e:	f7ff ff37 	bl	8005210 <vMBPortTimersEnable>

    EXIT_CRITICAL_SECTION(  );
 80053a2:	f7ff fdfb 	bl	8004f9c <ExitCriticalSection>
}
 80053a6:	bf00      	nop
 80053a8:	bd80      	pop	{r7, pc}
 80053aa:	bf00      	nop
 80053ac:	200002b1 	.word	0x200002b1

080053b0 <eMBRTUStop>:

void
eMBRTUStop( void )
{
 80053b0:	b580      	push	{r7, lr}
 80053b2:	af00      	add	r7, sp, #0
    ENTER_CRITICAL_SECTION(  );
 80053b4:	f7ff fde2 	bl	8004f7c <EnterCriticalSection>
    vMBPortSerialEnable( FALSE, FALSE );
 80053b8:	2100      	movs	r1, #0
 80053ba:	2000      	movs	r0, #0
 80053bc:	f7ff fe64 	bl	8005088 <vMBPortSerialEnable>
    vMBPortTimersDisable(  );
 80053c0:	f7ff ff36 	bl	8005230 <vMBPortTimersDisable>
    EXIT_CRITICAL_SECTION(  );
 80053c4:	f7ff fdea 	bl	8004f9c <ExitCriticalSection>
}
 80053c8:	bf00      	nop
 80053ca:	bd80      	pop	{r7, pc}

080053cc <eMBRTUReceive>:

eMBErrorCode
eMBRTUReceive( UCHAR * pucRcvAddress, UCHAR ** pucFrame, USHORT * pusLength )
{
 80053cc:	b580      	push	{r7, lr}
 80053ce:	b086      	sub	sp, #24
 80053d0:	af00      	add	r7, sp, #0
 80053d2:	60f8      	str	r0, [r7, #12]
 80053d4:	60b9      	str	r1, [r7, #8]
 80053d6:	607a      	str	r2, [r7, #4]
    eMBErrorCode    eStatus = MB_ENOERR;
 80053d8:	2300      	movs	r3, #0
 80053da:	75fb      	strb	r3, [r7, #23]

    ENTER_CRITICAL_SECTION(  );
 80053dc:	f7ff fdce 	bl	8004f7c <EnterCriticalSection>
    assert( usRcvBufferPos < MB_SER_PDU_SIZE_MAX );
 80053e0:	4b19      	ldr	r3, [pc, #100]	; (8005448 <eMBRTUReceive+0x7c>)
 80053e2:	881b      	ldrh	r3, [r3, #0]
 80053e4:	b29b      	uxth	r3, r3
 80053e6:	2bff      	cmp	r3, #255	; 0xff
 80053e8:	d905      	bls.n	80053f6 <eMBRTUReceive+0x2a>
 80053ea:	4b18      	ldr	r3, [pc, #96]	; (800544c <eMBRTUReceive+0x80>)
 80053ec:	4a18      	ldr	r2, [pc, #96]	; (8005450 <eMBRTUReceive+0x84>)
 80053ee:	219b      	movs	r1, #155	; 0x9b
 80053f0:	4818      	ldr	r0, [pc, #96]	; (8005454 <eMBRTUReceive+0x88>)
 80053f2:	f000 f99f 	bl	8005734 <__assert_func>

    /* Length and CRC check */
    if( ( usRcvBufferPos >= MB_SER_PDU_SIZE_MIN )
 80053f6:	4b14      	ldr	r3, [pc, #80]	; (8005448 <eMBRTUReceive+0x7c>)
 80053f8:	881b      	ldrh	r3, [r3, #0]
 80053fa:	b29b      	uxth	r3, r3
 80053fc:	2b03      	cmp	r3, #3
 80053fe:	d919      	bls.n	8005434 <eMBRTUReceive+0x68>
        && ( usMBCRC16( ( UCHAR * ) ucRTUBuf, usRcvBufferPos ) == 0 ) )
 8005400:	4b11      	ldr	r3, [pc, #68]	; (8005448 <eMBRTUReceive+0x7c>)
 8005402:	881b      	ldrh	r3, [r3, #0]
 8005404:	b29b      	uxth	r3, r3
 8005406:	4619      	mov	r1, r3
 8005408:	4813      	ldr	r0, [pc, #76]	; (8005458 <eMBRTUReceive+0x8c>)
 800540a:	f7ff ff4b 	bl	80052a4 <usMBCRC16>
 800540e:	4603      	mov	r3, r0
 8005410:	2b00      	cmp	r3, #0
 8005412:	d10f      	bne.n	8005434 <eMBRTUReceive+0x68>
    {
        /* Save the address field. All frames are passed to the upper layed
         * and the decision if a frame is used is done there.
         */
        *pucRcvAddress = ucRTUBuf[MB_SER_PDU_ADDR_OFF];
 8005414:	4b10      	ldr	r3, [pc, #64]	; (8005458 <eMBRTUReceive+0x8c>)
 8005416:	781b      	ldrb	r3, [r3, #0]
 8005418:	b2da      	uxtb	r2, r3
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	701a      	strb	r2, [r3, #0]

        /* Total length of Modbus-PDU is Modbus-Serial-Line-PDU minus
         * size of address field and CRC checksum.
         */
        *pusLength = ( USHORT )( usRcvBufferPos - MB_SER_PDU_PDU_OFF - MB_SER_PDU_SIZE_CRC );
 800541e:	4b0a      	ldr	r3, [pc, #40]	; (8005448 <eMBRTUReceive+0x7c>)
 8005420:	881b      	ldrh	r3, [r3, #0]
 8005422:	b29b      	uxth	r3, r3
 8005424:	3b03      	subs	r3, #3
 8005426:	b29a      	uxth	r2, r3
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	801a      	strh	r2, [r3, #0]

        /* Return the start of the Modbus PDU to the caller. */
        *pucFrame = ( UCHAR * ) & ucRTUBuf[MB_SER_PDU_PDU_OFF];
 800542c:	68bb      	ldr	r3, [r7, #8]
 800542e:	4a0b      	ldr	r2, [pc, #44]	; (800545c <eMBRTUReceive+0x90>)
 8005430:	601a      	str	r2, [r3, #0]
 8005432:	e001      	b.n	8005438 <eMBRTUReceive+0x6c>
    }
    else
    {
        eStatus = MB_EIO;
 8005434:	2305      	movs	r3, #5
 8005436:	75fb      	strb	r3, [r7, #23]
    }

    EXIT_CRITICAL_SECTION(  );
 8005438:	f7ff fdb0 	bl	8004f9c <ExitCriticalSection>
    return eStatus;
 800543c:	7dfb      	ldrb	r3, [r7, #23]
}
 800543e:	4618      	mov	r0, r3
 8005440:	3718      	adds	r7, #24
 8005442:	46bd      	mov	sp, r7
 8005444:	bd80      	pop	{r7, pc}
 8005446:	bf00      	nop
 8005448:	200003ba 	.word	0x200003ba
 800544c:	080066bc 	.word	0x080066bc
 8005450:	080069c8 	.word	0x080069c8
 8005454:	080066e4 	.word	0x080066e4
 8005458:	200002b4 	.word	0x200002b4
 800545c:	200002b5 	.word	0x200002b5

08005460 <eMBRTUSend>:

eMBErrorCode
eMBRTUSend( UCHAR ucSlaveAddress, const UCHAR * pucFrame, USHORT usLength )
{
 8005460:	b580      	push	{r7, lr}
 8005462:	b084      	sub	sp, #16
 8005464:	af00      	add	r7, sp, #0
 8005466:	4603      	mov	r3, r0
 8005468:	6039      	str	r1, [r7, #0]
 800546a:	71fb      	strb	r3, [r7, #7]
 800546c:	4613      	mov	r3, r2
 800546e:	80bb      	strh	r3, [r7, #4]
    eMBErrorCode    eStatus = MB_ENOERR;
 8005470:	2300      	movs	r3, #0
 8005472:	73fb      	strb	r3, [r7, #15]
    USHORT          usCRC16;

    ENTER_CRITICAL_SECTION(  );
 8005474:	f7ff fd82 	bl	8004f7c <EnterCriticalSection>

    /* Check if the receiver is still in idle state. If not we where to
     * slow with processing the received frame and the master sent another
     * frame on the network. We have to abort sending the frame.
     */
    if( eRcvState == STATE_RX_IDLE )
 8005478:	4b26      	ldr	r3, [pc, #152]	; (8005514 <eMBRTUSend+0xb4>)
 800547a:	781b      	ldrb	r3, [r3, #0]
 800547c:	b2db      	uxtb	r3, r3
 800547e:	2b01      	cmp	r3, #1
 8005480:	d13f      	bne.n	8005502 <eMBRTUSend+0xa2>
    {
        /* First byte before the Modbus-PDU is the slave address. */
        pucSndBufferCur = ( UCHAR * ) pucFrame - 1;
 8005482:	683b      	ldr	r3, [r7, #0]
 8005484:	3b01      	subs	r3, #1
 8005486:	4a24      	ldr	r2, [pc, #144]	; (8005518 <eMBRTUSend+0xb8>)
 8005488:	6013      	str	r3, [r2, #0]
        usSndBufferCount = 1;
 800548a:	4b24      	ldr	r3, [pc, #144]	; (800551c <eMBRTUSend+0xbc>)
 800548c:	2201      	movs	r2, #1
 800548e:	801a      	strh	r2, [r3, #0]

        /* Now copy the Modbus-PDU into the Modbus-Serial-Line-PDU. */
        pucSndBufferCur[MB_SER_PDU_ADDR_OFF] = ucSlaveAddress;
 8005490:	4b21      	ldr	r3, [pc, #132]	; (8005518 <eMBRTUSend+0xb8>)
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	79fa      	ldrb	r2, [r7, #7]
 8005496:	701a      	strb	r2, [r3, #0]
        usSndBufferCount += usLength;
 8005498:	4b20      	ldr	r3, [pc, #128]	; (800551c <eMBRTUSend+0xbc>)
 800549a:	881b      	ldrh	r3, [r3, #0]
 800549c:	b29a      	uxth	r2, r3
 800549e:	88bb      	ldrh	r3, [r7, #4]
 80054a0:	4413      	add	r3, r2
 80054a2:	b29a      	uxth	r2, r3
 80054a4:	4b1d      	ldr	r3, [pc, #116]	; (800551c <eMBRTUSend+0xbc>)
 80054a6:	801a      	strh	r2, [r3, #0]

        /* Calculate CRC16 checksum for Modbus-Serial-Line-PDU. */
        usCRC16 = usMBCRC16( ( UCHAR * ) pucSndBufferCur, usSndBufferCount );
 80054a8:	4b1b      	ldr	r3, [pc, #108]	; (8005518 <eMBRTUSend+0xb8>)
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	4a1b      	ldr	r2, [pc, #108]	; (800551c <eMBRTUSend+0xbc>)
 80054ae:	8812      	ldrh	r2, [r2, #0]
 80054b0:	b292      	uxth	r2, r2
 80054b2:	4611      	mov	r1, r2
 80054b4:	4618      	mov	r0, r3
 80054b6:	f7ff fef5 	bl	80052a4 <usMBCRC16>
 80054ba:	4603      	mov	r3, r0
 80054bc:	81bb      	strh	r3, [r7, #12]
        ucRTUBuf[usSndBufferCount++] = ( UCHAR )( usCRC16 & 0xFF );
 80054be:	4b17      	ldr	r3, [pc, #92]	; (800551c <eMBRTUSend+0xbc>)
 80054c0:	881b      	ldrh	r3, [r3, #0]
 80054c2:	b29b      	uxth	r3, r3
 80054c4:	1c5a      	adds	r2, r3, #1
 80054c6:	b291      	uxth	r1, r2
 80054c8:	4a14      	ldr	r2, [pc, #80]	; (800551c <eMBRTUSend+0xbc>)
 80054ca:	8011      	strh	r1, [r2, #0]
 80054cc:	461a      	mov	r2, r3
 80054ce:	89bb      	ldrh	r3, [r7, #12]
 80054d0:	b2d9      	uxtb	r1, r3
 80054d2:	4b13      	ldr	r3, [pc, #76]	; (8005520 <eMBRTUSend+0xc0>)
 80054d4:	5499      	strb	r1, [r3, r2]
        ucRTUBuf[usSndBufferCount++] = ( UCHAR )( usCRC16 >> 8 );
 80054d6:	89bb      	ldrh	r3, [r7, #12]
 80054d8:	0a1b      	lsrs	r3, r3, #8
 80054da:	b299      	uxth	r1, r3
 80054dc:	4b0f      	ldr	r3, [pc, #60]	; (800551c <eMBRTUSend+0xbc>)
 80054de:	881b      	ldrh	r3, [r3, #0]
 80054e0:	b29b      	uxth	r3, r3
 80054e2:	1c5a      	adds	r2, r3, #1
 80054e4:	b290      	uxth	r0, r2
 80054e6:	4a0d      	ldr	r2, [pc, #52]	; (800551c <eMBRTUSend+0xbc>)
 80054e8:	8010      	strh	r0, [r2, #0]
 80054ea:	461a      	mov	r2, r3
 80054ec:	b2c9      	uxtb	r1, r1
 80054ee:	4b0c      	ldr	r3, [pc, #48]	; (8005520 <eMBRTUSend+0xc0>)
 80054f0:	5499      	strb	r1, [r3, r2]

        /* Activate the transmitter. */
        eSndState = STATE_TX_XMIT;
 80054f2:	4b0c      	ldr	r3, [pc, #48]	; (8005524 <eMBRTUSend+0xc4>)
 80054f4:	2201      	movs	r2, #1
 80054f6:	701a      	strb	r2, [r3, #0]
        vMBPortSerialEnable( FALSE, TRUE );
 80054f8:	2101      	movs	r1, #1
 80054fa:	2000      	movs	r0, #0
 80054fc:	f7ff fdc4 	bl	8005088 <vMBPortSerialEnable>
 8005500:	e001      	b.n	8005506 <eMBRTUSend+0xa6>
    }
    else
    {
        eStatus = MB_EIO;
 8005502:	2305      	movs	r3, #5
 8005504:	73fb      	strb	r3, [r7, #15]
    }
    EXIT_CRITICAL_SECTION(  );
 8005506:	f7ff fd49 	bl	8004f9c <ExitCriticalSection>
    return eStatus;
 800550a:	7bfb      	ldrb	r3, [r7, #15]
}
 800550c:	4618      	mov	r0, r3
 800550e:	3710      	adds	r7, #16
 8005510:	46bd      	mov	sp, r7
 8005512:	bd80      	pop	{r7, pc}
 8005514:	200002b1 	.word	0x200002b1
 8005518:	200003b4 	.word	0x200003b4
 800551c:	200003b8 	.word	0x200003b8
 8005520:	200002b4 	.word	0x200002b4
 8005524:	200002b0 	.word	0x200002b0

08005528 <xMBRTUReceiveFSM>:

BOOL
xMBRTUReceiveFSM( void )
{
 8005528:	b580      	push	{r7, lr}
 800552a:	b082      	sub	sp, #8
 800552c:	af00      	add	r7, sp, #0
    BOOL            xTaskNeedSwitch = FALSE;
 800552e:	2300      	movs	r3, #0
 8005530:	71fb      	strb	r3, [r7, #7]
    UCHAR           ucByte;

    assert( eSndState == STATE_TX_IDLE );
 8005532:	4b2a      	ldr	r3, [pc, #168]	; (80055dc <xMBRTUReceiveFSM+0xb4>)
 8005534:	781b      	ldrb	r3, [r3, #0]
 8005536:	b2db      	uxtb	r3, r3
 8005538:	2b00      	cmp	r3, #0
 800553a:	d005      	beq.n	8005548 <xMBRTUReceiveFSM+0x20>
 800553c:	4b28      	ldr	r3, [pc, #160]	; (80055e0 <xMBRTUReceiveFSM+0xb8>)
 800553e:	4a29      	ldr	r2, [pc, #164]	; (80055e4 <xMBRTUReceiveFSM+0xbc>)
 8005540:	21e4      	movs	r1, #228	; 0xe4
 8005542:	4829      	ldr	r0, [pc, #164]	; (80055e8 <xMBRTUReceiveFSM+0xc0>)
 8005544:	f000 f8f6 	bl	8005734 <__assert_func>

    /* Always read the character. */
    ( void )xMBPortSerialGetByte( ( CHAR * ) & ucByte );
 8005548:	1dbb      	adds	r3, r7, #6
 800554a:	4618      	mov	r0, r3
 800554c:	f7ff fdfa 	bl	8005144 <xMBPortSerialGetByte>

    switch ( eRcvState )
 8005550:	4b26      	ldr	r3, [pc, #152]	; (80055ec <xMBRTUReceiveFSM+0xc4>)
 8005552:	781b      	ldrb	r3, [r3, #0]
 8005554:	b2db      	uxtb	r3, r3
 8005556:	2b03      	cmp	r3, #3
 8005558:	d83b      	bhi.n	80055d2 <xMBRTUReceiveFSM+0xaa>
 800555a:	a201      	add	r2, pc, #4	; (adr r2, 8005560 <xMBRTUReceiveFSM+0x38>)
 800555c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005560:	08005571 	.word	0x08005571
 8005564:	0800557d 	.word	0x0800557d
 8005568:	080055a5 	.word	0x080055a5
 800556c:	08005577 	.word	0x08005577
    {
        /* If we have received a character in the init state we have to
         * wait until the frame is finished.
         */
    case STATE_RX_INIT:
        vMBPortTimersEnable(  );
 8005570:	f7ff fe4e 	bl	8005210 <vMBPortTimersEnable>
        break;
 8005574:	e02d      	b.n	80055d2 <xMBRTUReceiveFSM+0xaa>

        /* In the error state we wait until all characters in the
         * damaged frame are transmitted.
         */
    case STATE_RX_ERROR:
        vMBPortTimersEnable(  );
 8005576:	f7ff fe4b 	bl	8005210 <vMBPortTimersEnable>
        break;
 800557a:	e02a      	b.n	80055d2 <xMBRTUReceiveFSM+0xaa>
        /* In the idle state we wait for a new character. If a character
         * is received the t1.5 and t3.5 timers are started and the
         * receiver is in the state STATE_RX_RECEIVCE.
         */
    case STATE_RX_IDLE:
        usRcvBufferPos = 0;
 800557c:	4b1c      	ldr	r3, [pc, #112]	; (80055f0 <xMBRTUReceiveFSM+0xc8>)
 800557e:	2200      	movs	r2, #0
 8005580:	801a      	strh	r2, [r3, #0]
        ucRTUBuf[usRcvBufferPos++] = ucByte;
 8005582:	4b1b      	ldr	r3, [pc, #108]	; (80055f0 <xMBRTUReceiveFSM+0xc8>)
 8005584:	881b      	ldrh	r3, [r3, #0]
 8005586:	b29b      	uxth	r3, r3
 8005588:	1c5a      	adds	r2, r3, #1
 800558a:	b291      	uxth	r1, r2
 800558c:	4a18      	ldr	r2, [pc, #96]	; (80055f0 <xMBRTUReceiveFSM+0xc8>)
 800558e:	8011      	strh	r1, [r2, #0]
 8005590:	461a      	mov	r2, r3
 8005592:	79b9      	ldrb	r1, [r7, #6]
 8005594:	4b17      	ldr	r3, [pc, #92]	; (80055f4 <xMBRTUReceiveFSM+0xcc>)
 8005596:	5499      	strb	r1, [r3, r2]
        eRcvState = STATE_RX_RCV;
 8005598:	4b14      	ldr	r3, [pc, #80]	; (80055ec <xMBRTUReceiveFSM+0xc4>)
 800559a:	2202      	movs	r2, #2
 800559c:	701a      	strb	r2, [r3, #0]

        /* Enable t3.5 timers. */
        vMBPortTimersEnable(  );
 800559e:	f7ff fe37 	bl	8005210 <vMBPortTimersEnable>
        break;
 80055a2:	e016      	b.n	80055d2 <xMBRTUReceiveFSM+0xaa>
         * every character received. If more than the maximum possible
         * number of bytes in a modbus frame is received the frame is
         * ignored.
         */
    case STATE_RX_RCV:
        if( usRcvBufferPos < MB_SER_PDU_SIZE_MAX )
 80055a4:	4b12      	ldr	r3, [pc, #72]	; (80055f0 <xMBRTUReceiveFSM+0xc8>)
 80055a6:	881b      	ldrh	r3, [r3, #0]
 80055a8:	b29b      	uxth	r3, r3
 80055aa:	2bff      	cmp	r3, #255	; 0xff
 80055ac:	d80b      	bhi.n	80055c6 <xMBRTUReceiveFSM+0x9e>
        {
            ucRTUBuf[usRcvBufferPos++] = ucByte;
 80055ae:	4b10      	ldr	r3, [pc, #64]	; (80055f0 <xMBRTUReceiveFSM+0xc8>)
 80055b0:	881b      	ldrh	r3, [r3, #0]
 80055b2:	b29b      	uxth	r3, r3
 80055b4:	1c5a      	adds	r2, r3, #1
 80055b6:	b291      	uxth	r1, r2
 80055b8:	4a0d      	ldr	r2, [pc, #52]	; (80055f0 <xMBRTUReceiveFSM+0xc8>)
 80055ba:	8011      	strh	r1, [r2, #0]
 80055bc:	461a      	mov	r2, r3
 80055be:	79b9      	ldrb	r1, [r7, #6]
 80055c0:	4b0c      	ldr	r3, [pc, #48]	; (80055f4 <xMBRTUReceiveFSM+0xcc>)
 80055c2:	5499      	strb	r1, [r3, r2]
 80055c4:	e002      	b.n	80055cc <xMBRTUReceiveFSM+0xa4>
        }
        else
        {
            eRcvState = STATE_RX_ERROR;
 80055c6:	4b09      	ldr	r3, [pc, #36]	; (80055ec <xMBRTUReceiveFSM+0xc4>)
 80055c8:	2203      	movs	r2, #3
 80055ca:	701a      	strb	r2, [r3, #0]
        }
        vMBPortTimersEnable(  );
 80055cc:	f7ff fe20 	bl	8005210 <vMBPortTimersEnable>
        break;
 80055d0:	bf00      	nop
    }
    return xTaskNeedSwitch;
 80055d2:	79fb      	ldrb	r3, [r7, #7]
}
 80055d4:	4618      	mov	r0, r3
 80055d6:	3708      	adds	r7, #8
 80055d8:	46bd      	mov	sp, r7
 80055da:	bd80      	pop	{r7, pc}
 80055dc:	200002b0 	.word	0x200002b0
 80055e0:	08006704 	.word	0x08006704
 80055e4:	080069d8 	.word	0x080069d8
 80055e8:	080066e4 	.word	0x080066e4
 80055ec:	200002b1 	.word	0x200002b1
 80055f0:	200003ba 	.word	0x200003ba
 80055f4:	200002b4 	.word	0x200002b4

080055f8 <xMBRTUTransmitFSM>:

BOOL
xMBRTUTransmitFSM( void )
{
 80055f8:	b580      	push	{r7, lr}
 80055fa:	b082      	sub	sp, #8
 80055fc:	af00      	add	r7, sp, #0
    BOOL            xNeedPoll = FALSE;
 80055fe:	2300      	movs	r3, #0
 8005600:	71fb      	strb	r3, [r7, #7]

    assert( eRcvState == STATE_RX_IDLE );
 8005602:	4b22      	ldr	r3, [pc, #136]	; (800568c <xMBRTUTransmitFSM+0x94>)
 8005604:	781b      	ldrb	r3, [r3, #0]
 8005606:	b2db      	uxtb	r3, r3
 8005608:	2b01      	cmp	r3, #1
 800560a:	d006      	beq.n	800561a <xMBRTUTransmitFSM+0x22>
 800560c:	4b20      	ldr	r3, [pc, #128]	; (8005690 <xMBRTUTransmitFSM+0x98>)
 800560e:	4a21      	ldr	r2, [pc, #132]	; (8005694 <xMBRTUTransmitFSM+0x9c>)
 8005610:	f240 111f 	movw	r1, #287	; 0x11f
 8005614:	4820      	ldr	r0, [pc, #128]	; (8005698 <xMBRTUTransmitFSM+0xa0>)
 8005616:	f000 f88d 	bl	8005734 <__assert_func>

    switch ( eSndState )
 800561a:	4b20      	ldr	r3, [pc, #128]	; (800569c <xMBRTUTransmitFSM+0xa4>)
 800561c:	781b      	ldrb	r3, [r3, #0]
 800561e:	b2db      	uxtb	r3, r3
 8005620:	2b00      	cmp	r3, #0
 8005622:	d002      	beq.n	800562a <xMBRTUTransmitFSM+0x32>
 8005624:	2b01      	cmp	r3, #1
 8005626:	d005      	beq.n	8005634 <xMBRTUTransmitFSM+0x3c>
 8005628:	e02a      	b.n	8005680 <xMBRTUTransmitFSM+0x88>
    {
        /* We should not get a transmitter event if the transmitter is in
         * idle state.  */
    case STATE_TX_IDLE:
        /* enable receiver/disable transmitter. */
        vMBPortSerialEnable( TRUE, FALSE );
 800562a:	2100      	movs	r1, #0
 800562c:	2001      	movs	r0, #1
 800562e:	f7ff fd2b 	bl	8005088 <vMBPortSerialEnable>
        break;
 8005632:	e025      	b.n	8005680 <xMBRTUTransmitFSM+0x88>

    case STATE_TX_XMIT:
        /* check if we are finished. */
        if( usSndBufferCount != 0 )
 8005634:	4b1a      	ldr	r3, [pc, #104]	; (80056a0 <xMBRTUTransmitFSM+0xa8>)
 8005636:	881b      	ldrh	r3, [r3, #0]
 8005638:	b29b      	uxth	r3, r3
 800563a:	2b00      	cmp	r3, #0
 800563c:	d013      	beq.n	8005666 <xMBRTUTransmitFSM+0x6e>
        {
            xMBPortSerialPutByte( ( CHAR )*pucSndBufferCur );
 800563e:	4b19      	ldr	r3, [pc, #100]	; (80056a4 <xMBRTUTransmitFSM+0xac>)
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	781b      	ldrb	r3, [r3, #0]
 8005644:	b2db      	uxtb	r3, r3
 8005646:	4618      	mov	r0, r3
 8005648:	f7ff fd64 	bl	8005114 <xMBPortSerialPutByte>
            pucSndBufferCur++;  /* next byte in sendbuffer. */
 800564c:	4b15      	ldr	r3, [pc, #84]	; (80056a4 <xMBRTUTransmitFSM+0xac>)
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	3301      	adds	r3, #1
 8005652:	4a14      	ldr	r2, [pc, #80]	; (80056a4 <xMBRTUTransmitFSM+0xac>)
 8005654:	6013      	str	r3, [r2, #0]
            usSndBufferCount--;
 8005656:	4b12      	ldr	r3, [pc, #72]	; (80056a0 <xMBRTUTransmitFSM+0xa8>)
 8005658:	881b      	ldrh	r3, [r3, #0]
 800565a:	b29b      	uxth	r3, r3
 800565c:	3b01      	subs	r3, #1
 800565e:	b29a      	uxth	r2, r3
 8005660:	4b0f      	ldr	r3, [pc, #60]	; (80056a0 <xMBRTUTransmitFSM+0xa8>)
 8005662:	801a      	strh	r2, [r3, #0]
            /* Disable transmitter. This prevents another transmit buffer
             * empty interrupt. */
            vMBPortSerialEnable( TRUE, FALSE );
            eSndState = STATE_TX_IDLE;
        }
        break;
 8005664:	e00b      	b.n	800567e <xMBRTUTransmitFSM+0x86>
            xNeedPoll = xMBPortEventPost( EV_FRAME_SENT );
 8005666:	2003      	movs	r0, #3
 8005668:	f7ff fcda 	bl	8005020 <xMBPortEventPost>
 800566c:	4603      	mov	r3, r0
 800566e:	71fb      	strb	r3, [r7, #7]
            vMBPortSerialEnable( TRUE, FALSE );
 8005670:	2100      	movs	r1, #0
 8005672:	2001      	movs	r0, #1
 8005674:	f7ff fd08 	bl	8005088 <vMBPortSerialEnable>
            eSndState = STATE_TX_IDLE;
 8005678:	4b08      	ldr	r3, [pc, #32]	; (800569c <xMBRTUTransmitFSM+0xa4>)
 800567a:	2200      	movs	r2, #0
 800567c:	701a      	strb	r2, [r3, #0]
        break;
 800567e:	bf00      	nop
    }

    return xNeedPoll;
 8005680:	79fb      	ldrb	r3, [r7, #7]
}
 8005682:	4618      	mov	r0, r3
 8005684:	3708      	adds	r7, #8
 8005686:	46bd      	mov	sp, r7
 8005688:	bd80      	pop	{r7, pc}
 800568a:	bf00      	nop
 800568c:	200002b1 	.word	0x200002b1
 8005690:	08006720 	.word	0x08006720
 8005694:	080069ec 	.word	0x080069ec
 8005698:	080066e4 	.word	0x080066e4
 800569c:	200002b0 	.word	0x200002b0
 80056a0:	200003b8 	.word	0x200003b8
 80056a4:	200003b4 	.word	0x200003b4

080056a8 <xMBRTUTimerT35Expired>:

BOOL
xMBRTUTimerT35Expired( void )
{
 80056a8:	b580      	push	{r7, lr}
 80056aa:	b082      	sub	sp, #8
 80056ac:	af00      	add	r7, sp, #0
    BOOL            xNeedPoll = FALSE;
 80056ae:	2300      	movs	r3, #0
 80056b0:	71fb      	strb	r3, [r7, #7]

    switch ( eRcvState )
 80056b2:	4b1c      	ldr	r3, [pc, #112]	; (8005724 <xMBRTUTimerT35Expired+0x7c>)
 80056b4:	781b      	ldrb	r3, [r3, #0]
 80056b6:	b2db      	uxtb	r3, r3
 80056b8:	2b03      	cmp	r3, #3
 80056ba:	d028      	beq.n	800570e <xMBRTUTimerT35Expired+0x66>
 80056bc:	2b03      	cmp	r3, #3
 80056be:	dc10      	bgt.n	80056e2 <xMBRTUTimerT35Expired+0x3a>
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d002      	beq.n	80056ca <xMBRTUTimerT35Expired+0x22>
 80056c4:	2b02      	cmp	r3, #2
 80056c6:	d006      	beq.n	80056d6 <xMBRTUTimerT35Expired+0x2e>
 80056c8:	e00b      	b.n	80056e2 <xMBRTUTimerT35Expired+0x3a>
    {
        /* Timer t35 expired. Startup phase is finished. */
    case STATE_RX_INIT:
        xNeedPoll = xMBPortEventPost( EV_READY );
 80056ca:	2000      	movs	r0, #0
 80056cc:	f7ff fca8 	bl	8005020 <xMBPortEventPost>
 80056d0:	4603      	mov	r3, r0
 80056d2:	71fb      	strb	r3, [r7, #7]
        break;
 80056d4:	e01c      	b.n	8005710 <xMBRTUTimerT35Expired+0x68>

        /* A frame was received and t35 expired. Notify the listener that
         * a new frame was received. */
    case STATE_RX_RCV:
        xNeedPoll = xMBPortEventPost( EV_FRAME_RECEIVED );
 80056d6:	2001      	movs	r0, #1
 80056d8:	f7ff fca2 	bl	8005020 <xMBPortEventPost>
 80056dc:	4603      	mov	r3, r0
 80056de:	71fb      	strb	r3, [r7, #7]
        break;
 80056e0:	e016      	b.n	8005710 <xMBRTUTimerT35Expired+0x68>
    case STATE_RX_ERROR:
        break;

        /* Function called in an illegal state. */
    default:
        assert( ( eRcvState == STATE_RX_INIT ) ||
 80056e2:	4b10      	ldr	r3, [pc, #64]	; (8005724 <xMBRTUTimerT35Expired+0x7c>)
 80056e4:	781b      	ldrb	r3, [r3, #0]
 80056e6:	b2db      	uxtb	r3, r3
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d011      	beq.n	8005710 <xMBRTUTimerT35Expired+0x68>
 80056ec:	4b0d      	ldr	r3, [pc, #52]	; (8005724 <xMBRTUTimerT35Expired+0x7c>)
 80056ee:	781b      	ldrb	r3, [r3, #0]
 80056f0:	b2db      	uxtb	r3, r3
 80056f2:	2b02      	cmp	r3, #2
 80056f4:	d00c      	beq.n	8005710 <xMBRTUTimerT35Expired+0x68>
 80056f6:	4b0b      	ldr	r3, [pc, #44]	; (8005724 <xMBRTUTimerT35Expired+0x7c>)
 80056f8:	781b      	ldrb	r3, [r3, #0]
 80056fa:	b2db      	uxtb	r3, r3
 80056fc:	2b03      	cmp	r3, #3
 80056fe:	d007      	beq.n	8005710 <xMBRTUTimerT35Expired+0x68>
 8005700:	4b09      	ldr	r3, [pc, #36]	; (8005728 <xMBRTUTimerT35Expired+0x80>)
 8005702:	4a0a      	ldr	r2, [pc, #40]	; (800572c <xMBRTUTimerT35Expired+0x84>)
 8005704:	f44f 71ac 	mov.w	r1, #344	; 0x158
 8005708:	4809      	ldr	r0, [pc, #36]	; (8005730 <xMBRTUTimerT35Expired+0x88>)
 800570a:	f000 f813 	bl	8005734 <__assert_func>
        break;
 800570e:	bf00      	nop
                ( eRcvState == STATE_RX_RCV ) || ( eRcvState == STATE_RX_ERROR ) );
    }

    vMBPortTimersDisable(  );
 8005710:	f7ff fd8e 	bl	8005230 <vMBPortTimersDisable>
    eRcvState = STATE_RX_IDLE;
 8005714:	4b03      	ldr	r3, [pc, #12]	; (8005724 <xMBRTUTimerT35Expired+0x7c>)
 8005716:	2201      	movs	r2, #1
 8005718:	701a      	strb	r2, [r3, #0]

    return xNeedPoll;
 800571a:	79fb      	ldrb	r3, [r7, #7]
}
 800571c:	4618      	mov	r0, r3
 800571e:	3708      	adds	r7, #8
 8005720:	46bd      	mov	sp, r7
 8005722:	bd80      	pop	{r7, pc}
 8005724:	200002b1 	.word	0x200002b1
 8005728:	0800673c 	.word	0x0800673c
 800572c:	08006a00 	.word	0x08006a00
 8005730:	080066e4 	.word	0x080066e4

08005734 <__assert_func>:
 8005734:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005736:	4614      	mov	r4, r2
 8005738:	461a      	mov	r2, r3
 800573a:	4b09      	ldr	r3, [pc, #36]	; (8005760 <__assert_func+0x2c>)
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	4605      	mov	r5, r0
 8005740:	68d8      	ldr	r0, [r3, #12]
 8005742:	b14c      	cbz	r4, 8005758 <__assert_func+0x24>
 8005744:	4b07      	ldr	r3, [pc, #28]	; (8005764 <__assert_func+0x30>)
 8005746:	9100      	str	r1, [sp, #0]
 8005748:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800574c:	4906      	ldr	r1, [pc, #24]	; (8005768 <__assert_func+0x34>)
 800574e:	462b      	mov	r3, r5
 8005750:	f000 f8a0 	bl	8005894 <fiprintf>
 8005754:	f000 f99a 	bl	8005a8c <abort>
 8005758:	4b04      	ldr	r3, [pc, #16]	; (800576c <__assert_func+0x38>)
 800575a:	461c      	mov	r4, r3
 800575c:	e7f3      	b.n	8005746 <__assert_func+0x12>
 800575e:	bf00      	nop
 8005760:	200000f4 	.word	0x200000f4
 8005764:	08006a16 	.word	0x08006a16
 8005768:	08006a23 	.word	0x08006a23
 800576c:	08006a51 	.word	0x08006a51

08005770 <std>:
 8005770:	2300      	movs	r3, #0
 8005772:	b510      	push	{r4, lr}
 8005774:	4604      	mov	r4, r0
 8005776:	e9c0 3300 	strd	r3, r3, [r0]
 800577a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800577e:	6083      	str	r3, [r0, #8]
 8005780:	8181      	strh	r1, [r0, #12]
 8005782:	6643      	str	r3, [r0, #100]	; 0x64
 8005784:	81c2      	strh	r2, [r0, #14]
 8005786:	6183      	str	r3, [r0, #24]
 8005788:	4619      	mov	r1, r3
 800578a:	2208      	movs	r2, #8
 800578c:	305c      	adds	r0, #92	; 0x5c
 800578e:	f000 f8f4 	bl	800597a <memset>
 8005792:	4b05      	ldr	r3, [pc, #20]	; (80057a8 <std+0x38>)
 8005794:	6263      	str	r3, [r4, #36]	; 0x24
 8005796:	4b05      	ldr	r3, [pc, #20]	; (80057ac <std+0x3c>)
 8005798:	62a3      	str	r3, [r4, #40]	; 0x28
 800579a:	4b05      	ldr	r3, [pc, #20]	; (80057b0 <std+0x40>)
 800579c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800579e:	4b05      	ldr	r3, [pc, #20]	; (80057b4 <std+0x44>)
 80057a0:	6224      	str	r4, [r4, #32]
 80057a2:	6323      	str	r3, [r4, #48]	; 0x30
 80057a4:	bd10      	pop	{r4, pc}
 80057a6:	bf00      	nop
 80057a8:	080058f5 	.word	0x080058f5
 80057ac:	08005917 	.word	0x08005917
 80057b0:	0800594f 	.word	0x0800594f
 80057b4:	08005973 	.word	0x08005973

080057b8 <stdio_exit_handler>:
 80057b8:	4a02      	ldr	r2, [pc, #8]	; (80057c4 <stdio_exit_handler+0xc>)
 80057ba:	4903      	ldr	r1, [pc, #12]	; (80057c8 <stdio_exit_handler+0x10>)
 80057bc:	4803      	ldr	r0, [pc, #12]	; (80057cc <stdio_exit_handler+0x14>)
 80057be:	f000 b87b 	b.w	80058b8 <_fwalk_sglue>
 80057c2:	bf00      	nop
 80057c4:	2000009c 	.word	0x2000009c
 80057c8:	08006341 	.word	0x08006341
 80057cc:	200000a8 	.word	0x200000a8

080057d0 <cleanup_stdio>:
 80057d0:	6841      	ldr	r1, [r0, #4]
 80057d2:	4b0c      	ldr	r3, [pc, #48]	; (8005804 <cleanup_stdio+0x34>)
 80057d4:	4299      	cmp	r1, r3
 80057d6:	b510      	push	{r4, lr}
 80057d8:	4604      	mov	r4, r0
 80057da:	d001      	beq.n	80057e0 <cleanup_stdio+0x10>
 80057dc:	f000 fdb0 	bl	8006340 <_fflush_r>
 80057e0:	68a1      	ldr	r1, [r4, #8]
 80057e2:	4b09      	ldr	r3, [pc, #36]	; (8005808 <cleanup_stdio+0x38>)
 80057e4:	4299      	cmp	r1, r3
 80057e6:	d002      	beq.n	80057ee <cleanup_stdio+0x1e>
 80057e8:	4620      	mov	r0, r4
 80057ea:	f000 fda9 	bl	8006340 <_fflush_r>
 80057ee:	68e1      	ldr	r1, [r4, #12]
 80057f0:	4b06      	ldr	r3, [pc, #24]	; (800580c <cleanup_stdio+0x3c>)
 80057f2:	4299      	cmp	r1, r3
 80057f4:	d004      	beq.n	8005800 <cleanup_stdio+0x30>
 80057f6:	4620      	mov	r0, r4
 80057f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80057fc:	f000 bda0 	b.w	8006340 <_fflush_r>
 8005800:	bd10      	pop	{r4, pc}
 8005802:	bf00      	nop
 8005804:	200003bc 	.word	0x200003bc
 8005808:	20000424 	.word	0x20000424
 800580c:	2000048c 	.word	0x2000048c

08005810 <global_stdio_init.part.0>:
 8005810:	b510      	push	{r4, lr}
 8005812:	4b0b      	ldr	r3, [pc, #44]	; (8005840 <global_stdio_init.part.0+0x30>)
 8005814:	4c0b      	ldr	r4, [pc, #44]	; (8005844 <global_stdio_init.part.0+0x34>)
 8005816:	4a0c      	ldr	r2, [pc, #48]	; (8005848 <global_stdio_init.part.0+0x38>)
 8005818:	601a      	str	r2, [r3, #0]
 800581a:	4620      	mov	r0, r4
 800581c:	2200      	movs	r2, #0
 800581e:	2104      	movs	r1, #4
 8005820:	f7ff ffa6 	bl	8005770 <std>
 8005824:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8005828:	2201      	movs	r2, #1
 800582a:	2109      	movs	r1, #9
 800582c:	f7ff ffa0 	bl	8005770 <std>
 8005830:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8005834:	2202      	movs	r2, #2
 8005836:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800583a:	2112      	movs	r1, #18
 800583c:	f7ff bf98 	b.w	8005770 <std>
 8005840:	200004f4 	.word	0x200004f4
 8005844:	200003bc 	.word	0x200003bc
 8005848:	080057b9 	.word	0x080057b9

0800584c <__sfp_lock_acquire>:
 800584c:	4801      	ldr	r0, [pc, #4]	; (8005854 <__sfp_lock_acquire+0x8>)
 800584e:	f000 b90d 	b.w	8005a6c <__retarget_lock_acquire_recursive>
 8005852:	bf00      	nop
 8005854:	200004fd 	.word	0x200004fd

08005858 <__sfp_lock_release>:
 8005858:	4801      	ldr	r0, [pc, #4]	; (8005860 <__sfp_lock_release+0x8>)
 800585a:	f000 b908 	b.w	8005a6e <__retarget_lock_release_recursive>
 800585e:	bf00      	nop
 8005860:	200004fd 	.word	0x200004fd

08005864 <__sinit>:
 8005864:	b510      	push	{r4, lr}
 8005866:	4604      	mov	r4, r0
 8005868:	f7ff fff0 	bl	800584c <__sfp_lock_acquire>
 800586c:	6a23      	ldr	r3, [r4, #32]
 800586e:	b11b      	cbz	r3, 8005878 <__sinit+0x14>
 8005870:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005874:	f7ff bff0 	b.w	8005858 <__sfp_lock_release>
 8005878:	4b04      	ldr	r3, [pc, #16]	; (800588c <__sinit+0x28>)
 800587a:	6223      	str	r3, [r4, #32]
 800587c:	4b04      	ldr	r3, [pc, #16]	; (8005890 <__sinit+0x2c>)
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	2b00      	cmp	r3, #0
 8005882:	d1f5      	bne.n	8005870 <__sinit+0xc>
 8005884:	f7ff ffc4 	bl	8005810 <global_stdio_init.part.0>
 8005888:	e7f2      	b.n	8005870 <__sinit+0xc>
 800588a:	bf00      	nop
 800588c:	080057d1 	.word	0x080057d1
 8005890:	200004f4 	.word	0x200004f4

08005894 <fiprintf>:
 8005894:	b40e      	push	{r1, r2, r3}
 8005896:	b503      	push	{r0, r1, lr}
 8005898:	4601      	mov	r1, r0
 800589a:	ab03      	add	r3, sp, #12
 800589c:	4805      	ldr	r0, [pc, #20]	; (80058b4 <fiprintf+0x20>)
 800589e:	f853 2b04 	ldr.w	r2, [r3], #4
 80058a2:	6800      	ldr	r0, [r0, #0]
 80058a4:	9301      	str	r3, [sp, #4]
 80058a6:	f000 fa1b 	bl	8005ce0 <_vfiprintf_r>
 80058aa:	b002      	add	sp, #8
 80058ac:	f85d eb04 	ldr.w	lr, [sp], #4
 80058b0:	b003      	add	sp, #12
 80058b2:	4770      	bx	lr
 80058b4:	200000f4 	.word	0x200000f4

080058b8 <_fwalk_sglue>:
 80058b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80058bc:	4607      	mov	r7, r0
 80058be:	4688      	mov	r8, r1
 80058c0:	4614      	mov	r4, r2
 80058c2:	2600      	movs	r6, #0
 80058c4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80058c8:	f1b9 0901 	subs.w	r9, r9, #1
 80058cc:	d505      	bpl.n	80058da <_fwalk_sglue+0x22>
 80058ce:	6824      	ldr	r4, [r4, #0]
 80058d0:	2c00      	cmp	r4, #0
 80058d2:	d1f7      	bne.n	80058c4 <_fwalk_sglue+0xc>
 80058d4:	4630      	mov	r0, r6
 80058d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80058da:	89ab      	ldrh	r3, [r5, #12]
 80058dc:	2b01      	cmp	r3, #1
 80058de:	d907      	bls.n	80058f0 <_fwalk_sglue+0x38>
 80058e0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80058e4:	3301      	adds	r3, #1
 80058e6:	d003      	beq.n	80058f0 <_fwalk_sglue+0x38>
 80058e8:	4629      	mov	r1, r5
 80058ea:	4638      	mov	r0, r7
 80058ec:	47c0      	blx	r8
 80058ee:	4306      	orrs	r6, r0
 80058f0:	3568      	adds	r5, #104	; 0x68
 80058f2:	e7e9      	b.n	80058c8 <_fwalk_sglue+0x10>

080058f4 <__sread>:
 80058f4:	b510      	push	{r4, lr}
 80058f6:	460c      	mov	r4, r1
 80058f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80058fc:	f000 f868 	bl	80059d0 <_read_r>
 8005900:	2800      	cmp	r0, #0
 8005902:	bfab      	itete	ge
 8005904:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005906:	89a3      	ldrhlt	r3, [r4, #12]
 8005908:	181b      	addge	r3, r3, r0
 800590a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800590e:	bfac      	ite	ge
 8005910:	6563      	strge	r3, [r4, #84]	; 0x54
 8005912:	81a3      	strhlt	r3, [r4, #12]
 8005914:	bd10      	pop	{r4, pc}

08005916 <__swrite>:
 8005916:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800591a:	461f      	mov	r7, r3
 800591c:	898b      	ldrh	r3, [r1, #12]
 800591e:	05db      	lsls	r3, r3, #23
 8005920:	4605      	mov	r5, r0
 8005922:	460c      	mov	r4, r1
 8005924:	4616      	mov	r6, r2
 8005926:	d505      	bpl.n	8005934 <__swrite+0x1e>
 8005928:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800592c:	2302      	movs	r3, #2
 800592e:	2200      	movs	r2, #0
 8005930:	f000 f83c 	bl	80059ac <_lseek_r>
 8005934:	89a3      	ldrh	r3, [r4, #12]
 8005936:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800593a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800593e:	81a3      	strh	r3, [r4, #12]
 8005940:	4632      	mov	r2, r6
 8005942:	463b      	mov	r3, r7
 8005944:	4628      	mov	r0, r5
 8005946:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800594a:	f000 b853 	b.w	80059f4 <_write_r>

0800594e <__sseek>:
 800594e:	b510      	push	{r4, lr}
 8005950:	460c      	mov	r4, r1
 8005952:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005956:	f000 f829 	bl	80059ac <_lseek_r>
 800595a:	1c43      	adds	r3, r0, #1
 800595c:	89a3      	ldrh	r3, [r4, #12]
 800595e:	bf15      	itete	ne
 8005960:	6560      	strne	r0, [r4, #84]	; 0x54
 8005962:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005966:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800596a:	81a3      	strheq	r3, [r4, #12]
 800596c:	bf18      	it	ne
 800596e:	81a3      	strhne	r3, [r4, #12]
 8005970:	bd10      	pop	{r4, pc}

08005972 <__sclose>:
 8005972:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005976:	f000 b809 	b.w	800598c <_close_r>

0800597a <memset>:
 800597a:	4402      	add	r2, r0
 800597c:	4603      	mov	r3, r0
 800597e:	4293      	cmp	r3, r2
 8005980:	d100      	bne.n	8005984 <memset+0xa>
 8005982:	4770      	bx	lr
 8005984:	f803 1b01 	strb.w	r1, [r3], #1
 8005988:	e7f9      	b.n	800597e <memset+0x4>
	...

0800598c <_close_r>:
 800598c:	b538      	push	{r3, r4, r5, lr}
 800598e:	4d06      	ldr	r5, [pc, #24]	; (80059a8 <_close_r+0x1c>)
 8005990:	2300      	movs	r3, #0
 8005992:	4604      	mov	r4, r0
 8005994:	4608      	mov	r0, r1
 8005996:	602b      	str	r3, [r5, #0]
 8005998:	f7fb fd45 	bl	8001426 <_close>
 800599c:	1c43      	adds	r3, r0, #1
 800599e:	d102      	bne.n	80059a6 <_close_r+0x1a>
 80059a0:	682b      	ldr	r3, [r5, #0]
 80059a2:	b103      	cbz	r3, 80059a6 <_close_r+0x1a>
 80059a4:	6023      	str	r3, [r4, #0]
 80059a6:	bd38      	pop	{r3, r4, r5, pc}
 80059a8:	200004f8 	.word	0x200004f8

080059ac <_lseek_r>:
 80059ac:	b538      	push	{r3, r4, r5, lr}
 80059ae:	4d07      	ldr	r5, [pc, #28]	; (80059cc <_lseek_r+0x20>)
 80059b0:	4604      	mov	r4, r0
 80059b2:	4608      	mov	r0, r1
 80059b4:	4611      	mov	r1, r2
 80059b6:	2200      	movs	r2, #0
 80059b8:	602a      	str	r2, [r5, #0]
 80059ba:	461a      	mov	r2, r3
 80059bc:	f7fb fd5a 	bl	8001474 <_lseek>
 80059c0:	1c43      	adds	r3, r0, #1
 80059c2:	d102      	bne.n	80059ca <_lseek_r+0x1e>
 80059c4:	682b      	ldr	r3, [r5, #0]
 80059c6:	b103      	cbz	r3, 80059ca <_lseek_r+0x1e>
 80059c8:	6023      	str	r3, [r4, #0]
 80059ca:	bd38      	pop	{r3, r4, r5, pc}
 80059cc:	200004f8 	.word	0x200004f8

080059d0 <_read_r>:
 80059d0:	b538      	push	{r3, r4, r5, lr}
 80059d2:	4d07      	ldr	r5, [pc, #28]	; (80059f0 <_read_r+0x20>)
 80059d4:	4604      	mov	r4, r0
 80059d6:	4608      	mov	r0, r1
 80059d8:	4611      	mov	r1, r2
 80059da:	2200      	movs	r2, #0
 80059dc:	602a      	str	r2, [r5, #0]
 80059de:	461a      	mov	r2, r3
 80059e0:	f7fb fce8 	bl	80013b4 <_read>
 80059e4:	1c43      	adds	r3, r0, #1
 80059e6:	d102      	bne.n	80059ee <_read_r+0x1e>
 80059e8:	682b      	ldr	r3, [r5, #0]
 80059ea:	b103      	cbz	r3, 80059ee <_read_r+0x1e>
 80059ec:	6023      	str	r3, [r4, #0]
 80059ee:	bd38      	pop	{r3, r4, r5, pc}
 80059f0:	200004f8 	.word	0x200004f8

080059f4 <_write_r>:
 80059f4:	b538      	push	{r3, r4, r5, lr}
 80059f6:	4d07      	ldr	r5, [pc, #28]	; (8005a14 <_write_r+0x20>)
 80059f8:	4604      	mov	r4, r0
 80059fa:	4608      	mov	r0, r1
 80059fc:	4611      	mov	r1, r2
 80059fe:	2200      	movs	r2, #0
 8005a00:	602a      	str	r2, [r5, #0]
 8005a02:	461a      	mov	r2, r3
 8005a04:	f7fb fcf3 	bl	80013ee <_write>
 8005a08:	1c43      	adds	r3, r0, #1
 8005a0a:	d102      	bne.n	8005a12 <_write_r+0x1e>
 8005a0c:	682b      	ldr	r3, [r5, #0]
 8005a0e:	b103      	cbz	r3, 8005a12 <_write_r+0x1e>
 8005a10:	6023      	str	r3, [r4, #0]
 8005a12:	bd38      	pop	{r3, r4, r5, pc}
 8005a14:	200004f8 	.word	0x200004f8

08005a18 <__errno>:
 8005a18:	4b01      	ldr	r3, [pc, #4]	; (8005a20 <__errno+0x8>)
 8005a1a:	6818      	ldr	r0, [r3, #0]
 8005a1c:	4770      	bx	lr
 8005a1e:	bf00      	nop
 8005a20:	200000f4 	.word	0x200000f4

08005a24 <__libc_init_array>:
 8005a24:	b570      	push	{r4, r5, r6, lr}
 8005a26:	4d0d      	ldr	r5, [pc, #52]	; (8005a5c <__libc_init_array+0x38>)
 8005a28:	4c0d      	ldr	r4, [pc, #52]	; (8005a60 <__libc_init_array+0x3c>)
 8005a2a:	1b64      	subs	r4, r4, r5
 8005a2c:	10a4      	asrs	r4, r4, #2
 8005a2e:	2600      	movs	r6, #0
 8005a30:	42a6      	cmp	r6, r4
 8005a32:	d109      	bne.n	8005a48 <__libc_init_array+0x24>
 8005a34:	4d0b      	ldr	r5, [pc, #44]	; (8005a64 <__libc_init_array+0x40>)
 8005a36:	4c0c      	ldr	r4, [pc, #48]	; (8005a68 <__libc_init_array+0x44>)
 8005a38:	f000 fe18 	bl	800666c <_init>
 8005a3c:	1b64      	subs	r4, r4, r5
 8005a3e:	10a4      	asrs	r4, r4, #2
 8005a40:	2600      	movs	r6, #0
 8005a42:	42a6      	cmp	r6, r4
 8005a44:	d105      	bne.n	8005a52 <__libc_init_array+0x2e>
 8005a46:	bd70      	pop	{r4, r5, r6, pc}
 8005a48:	f855 3b04 	ldr.w	r3, [r5], #4
 8005a4c:	4798      	blx	r3
 8005a4e:	3601      	adds	r6, #1
 8005a50:	e7ee      	b.n	8005a30 <__libc_init_array+0xc>
 8005a52:	f855 3b04 	ldr.w	r3, [r5], #4
 8005a56:	4798      	blx	r3
 8005a58:	3601      	adds	r6, #1
 8005a5a:	e7f2      	b.n	8005a42 <__libc_init_array+0x1e>
 8005a5c:	08006a90 	.word	0x08006a90
 8005a60:	08006a90 	.word	0x08006a90
 8005a64:	08006a90 	.word	0x08006a90
 8005a68:	08006a94 	.word	0x08006a94

08005a6c <__retarget_lock_acquire_recursive>:
 8005a6c:	4770      	bx	lr

08005a6e <__retarget_lock_release_recursive>:
 8005a6e:	4770      	bx	lr

08005a70 <memcpy>:
 8005a70:	440a      	add	r2, r1
 8005a72:	4291      	cmp	r1, r2
 8005a74:	f100 33ff 	add.w	r3, r0, #4294967295
 8005a78:	d100      	bne.n	8005a7c <memcpy+0xc>
 8005a7a:	4770      	bx	lr
 8005a7c:	b510      	push	{r4, lr}
 8005a7e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005a82:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005a86:	4291      	cmp	r1, r2
 8005a88:	d1f9      	bne.n	8005a7e <memcpy+0xe>
 8005a8a:	bd10      	pop	{r4, pc}

08005a8c <abort>:
 8005a8c:	b508      	push	{r3, lr}
 8005a8e:	2006      	movs	r0, #6
 8005a90:	f000 fd3c 	bl	800650c <raise>
 8005a94:	2001      	movs	r0, #1
 8005a96:	f7fb fc83 	bl	80013a0 <_exit>
	...

08005a9c <_free_r>:
 8005a9c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005a9e:	2900      	cmp	r1, #0
 8005aa0:	d044      	beq.n	8005b2c <_free_r+0x90>
 8005aa2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005aa6:	9001      	str	r0, [sp, #4]
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	f1a1 0404 	sub.w	r4, r1, #4
 8005aae:	bfb8      	it	lt
 8005ab0:	18e4      	addlt	r4, r4, r3
 8005ab2:	f000 f8df 	bl	8005c74 <__malloc_lock>
 8005ab6:	4a1e      	ldr	r2, [pc, #120]	; (8005b30 <_free_r+0x94>)
 8005ab8:	9801      	ldr	r0, [sp, #4]
 8005aba:	6813      	ldr	r3, [r2, #0]
 8005abc:	b933      	cbnz	r3, 8005acc <_free_r+0x30>
 8005abe:	6063      	str	r3, [r4, #4]
 8005ac0:	6014      	str	r4, [r2, #0]
 8005ac2:	b003      	add	sp, #12
 8005ac4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005ac8:	f000 b8da 	b.w	8005c80 <__malloc_unlock>
 8005acc:	42a3      	cmp	r3, r4
 8005ace:	d908      	bls.n	8005ae2 <_free_r+0x46>
 8005ad0:	6825      	ldr	r5, [r4, #0]
 8005ad2:	1961      	adds	r1, r4, r5
 8005ad4:	428b      	cmp	r3, r1
 8005ad6:	bf01      	itttt	eq
 8005ad8:	6819      	ldreq	r1, [r3, #0]
 8005ada:	685b      	ldreq	r3, [r3, #4]
 8005adc:	1949      	addeq	r1, r1, r5
 8005ade:	6021      	streq	r1, [r4, #0]
 8005ae0:	e7ed      	b.n	8005abe <_free_r+0x22>
 8005ae2:	461a      	mov	r2, r3
 8005ae4:	685b      	ldr	r3, [r3, #4]
 8005ae6:	b10b      	cbz	r3, 8005aec <_free_r+0x50>
 8005ae8:	42a3      	cmp	r3, r4
 8005aea:	d9fa      	bls.n	8005ae2 <_free_r+0x46>
 8005aec:	6811      	ldr	r1, [r2, #0]
 8005aee:	1855      	adds	r5, r2, r1
 8005af0:	42a5      	cmp	r5, r4
 8005af2:	d10b      	bne.n	8005b0c <_free_r+0x70>
 8005af4:	6824      	ldr	r4, [r4, #0]
 8005af6:	4421      	add	r1, r4
 8005af8:	1854      	adds	r4, r2, r1
 8005afa:	42a3      	cmp	r3, r4
 8005afc:	6011      	str	r1, [r2, #0]
 8005afe:	d1e0      	bne.n	8005ac2 <_free_r+0x26>
 8005b00:	681c      	ldr	r4, [r3, #0]
 8005b02:	685b      	ldr	r3, [r3, #4]
 8005b04:	6053      	str	r3, [r2, #4]
 8005b06:	440c      	add	r4, r1
 8005b08:	6014      	str	r4, [r2, #0]
 8005b0a:	e7da      	b.n	8005ac2 <_free_r+0x26>
 8005b0c:	d902      	bls.n	8005b14 <_free_r+0x78>
 8005b0e:	230c      	movs	r3, #12
 8005b10:	6003      	str	r3, [r0, #0]
 8005b12:	e7d6      	b.n	8005ac2 <_free_r+0x26>
 8005b14:	6825      	ldr	r5, [r4, #0]
 8005b16:	1961      	adds	r1, r4, r5
 8005b18:	428b      	cmp	r3, r1
 8005b1a:	bf04      	itt	eq
 8005b1c:	6819      	ldreq	r1, [r3, #0]
 8005b1e:	685b      	ldreq	r3, [r3, #4]
 8005b20:	6063      	str	r3, [r4, #4]
 8005b22:	bf04      	itt	eq
 8005b24:	1949      	addeq	r1, r1, r5
 8005b26:	6021      	streq	r1, [r4, #0]
 8005b28:	6054      	str	r4, [r2, #4]
 8005b2a:	e7ca      	b.n	8005ac2 <_free_r+0x26>
 8005b2c:	b003      	add	sp, #12
 8005b2e:	bd30      	pop	{r4, r5, pc}
 8005b30:	20000500 	.word	0x20000500

08005b34 <sbrk_aligned>:
 8005b34:	b570      	push	{r4, r5, r6, lr}
 8005b36:	4e0e      	ldr	r6, [pc, #56]	; (8005b70 <sbrk_aligned+0x3c>)
 8005b38:	460c      	mov	r4, r1
 8005b3a:	6831      	ldr	r1, [r6, #0]
 8005b3c:	4605      	mov	r5, r0
 8005b3e:	b911      	cbnz	r1, 8005b46 <sbrk_aligned+0x12>
 8005b40:	f000 fd00 	bl	8006544 <_sbrk_r>
 8005b44:	6030      	str	r0, [r6, #0]
 8005b46:	4621      	mov	r1, r4
 8005b48:	4628      	mov	r0, r5
 8005b4a:	f000 fcfb 	bl	8006544 <_sbrk_r>
 8005b4e:	1c43      	adds	r3, r0, #1
 8005b50:	d00a      	beq.n	8005b68 <sbrk_aligned+0x34>
 8005b52:	1cc4      	adds	r4, r0, #3
 8005b54:	f024 0403 	bic.w	r4, r4, #3
 8005b58:	42a0      	cmp	r0, r4
 8005b5a:	d007      	beq.n	8005b6c <sbrk_aligned+0x38>
 8005b5c:	1a21      	subs	r1, r4, r0
 8005b5e:	4628      	mov	r0, r5
 8005b60:	f000 fcf0 	bl	8006544 <_sbrk_r>
 8005b64:	3001      	adds	r0, #1
 8005b66:	d101      	bne.n	8005b6c <sbrk_aligned+0x38>
 8005b68:	f04f 34ff 	mov.w	r4, #4294967295
 8005b6c:	4620      	mov	r0, r4
 8005b6e:	bd70      	pop	{r4, r5, r6, pc}
 8005b70:	20000504 	.word	0x20000504

08005b74 <_malloc_r>:
 8005b74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005b78:	1ccd      	adds	r5, r1, #3
 8005b7a:	f025 0503 	bic.w	r5, r5, #3
 8005b7e:	3508      	adds	r5, #8
 8005b80:	2d0c      	cmp	r5, #12
 8005b82:	bf38      	it	cc
 8005b84:	250c      	movcc	r5, #12
 8005b86:	2d00      	cmp	r5, #0
 8005b88:	4607      	mov	r7, r0
 8005b8a:	db01      	blt.n	8005b90 <_malloc_r+0x1c>
 8005b8c:	42a9      	cmp	r1, r5
 8005b8e:	d905      	bls.n	8005b9c <_malloc_r+0x28>
 8005b90:	230c      	movs	r3, #12
 8005b92:	603b      	str	r3, [r7, #0]
 8005b94:	2600      	movs	r6, #0
 8005b96:	4630      	mov	r0, r6
 8005b98:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005b9c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8005c70 <_malloc_r+0xfc>
 8005ba0:	f000 f868 	bl	8005c74 <__malloc_lock>
 8005ba4:	f8d8 3000 	ldr.w	r3, [r8]
 8005ba8:	461c      	mov	r4, r3
 8005baa:	bb5c      	cbnz	r4, 8005c04 <_malloc_r+0x90>
 8005bac:	4629      	mov	r1, r5
 8005bae:	4638      	mov	r0, r7
 8005bb0:	f7ff ffc0 	bl	8005b34 <sbrk_aligned>
 8005bb4:	1c43      	adds	r3, r0, #1
 8005bb6:	4604      	mov	r4, r0
 8005bb8:	d155      	bne.n	8005c66 <_malloc_r+0xf2>
 8005bba:	f8d8 4000 	ldr.w	r4, [r8]
 8005bbe:	4626      	mov	r6, r4
 8005bc0:	2e00      	cmp	r6, #0
 8005bc2:	d145      	bne.n	8005c50 <_malloc_r+0xdc>
 8005bc4:	2c00      	cmp	r4, #0
 8005bc6:	d048      	beq.n	8005c5a <_malloc_r+0xe6>
 8005bc8:	6823      	ldr	r3, [r4, #0]
 8005bca:	4631      	mov	r1, r6
 8005bcc:	4638      	mov	r0, r7
 8005bce:	eb04 0903 	add.w	r9, r4, r3
 8005bd2:	f000 fcb7 	bl	8006544 <_sbrk_r>
 8005bd6:	4581      	cmp	r9, r0
 8005bd8:	d13f      	bne.n	8005c5a <_malloc_r+0xe6>
 8005bda:	6821      	ldr	r1, [r4, #0]
 8005bdc:	1a6d      	subs	r5, r5, r1
 8005bde:	4629      	mov	r1, r5
 8005be0:	4638      	mov	r0, r7
 8005be2:	f7ff ffa7 	bl	8005b34 <sbrk_aligned>
 8005be6:	3001      	adds	r0, #1
 8005be8:	d037      	beq.n	8005c5a <_malloc_r+0xe6>
 8005bea:	6823      	ldr	r3, [r4, #0]
 8005bec:	442b      	add	r3, r5
 8005bee:	6023      	str	r3, [r4, #0]
 8005bf0:	f8d8 3000 	ldr.w	r3, [r8]
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d038      	beq.n	8005c6a <_malloc_r+0xf6>
 8005bf8:	685a      	ldr	r2, [r3, #4]
 8005bfa:	42a2      	cmp	r2, r4
 8005bfc:	d12b      	bne.n	8005c56 <_malloc_r+0xe2>
 8005bfe:	2200      	movs	r2, #0
 8005c00:	605a      	str	r2, [r3, #4]
 8005c02:	e00f      	b.n	8005c24 <_malloc_r+0xb0>
 8005c04:	6822      	ldr	r2, [r4, #0]
 8005c06:	1b52      	subs	r2, r2, r5
 8005c08:	d41f      	bmi.n	8005c4a <_malloc_r+0xd6>
 8005c0a:	2a0b      	cmp	r2, #11
 8005c0c:	d917      	bls.n	8005c3e <_malloc_r+0xca>
 8005c0e:	1961      	adds	r1, r4, r5
 8005c10:	42a3      	cmp	r3, r4
 8005c12:	6025      	str	r5, [r4, #0]
 8005c14:	bf18      	it	ne
 8005c16:	6059      	strne	r1, [r3, #4]
 8005c18:	6863      	ldr	r3, [r4, #4]
 8005c1a:	bf08      	it	eq
 8005c1c:	f8c8 1000 	streq.w	r1, [r8]
 8005c20:	5162      	str	r2, [r4, r5]
 8005c22:	604b      	str	r3, [r1, #4]
 8005c24:	4638      	mov	r0, r7
 8005c26:	f104 060b 	add.w	r6, r4, #11
 8005c2a:	f000 f829 	bl	8005c80 <__malloc_unlock>
 8005c2e:	f026 0607 	bic.w	r6, r6, #7
 8005c32:	1d23      	adds	r3, r4, #4
 8005c34:	1af2      	subs	r2, r6, r3
 8005c36:	d0ae      	beq.n	8005b96 <_malloc_r+0x22>
 8005c38:	1b9b      	subs	r3, r3, r6
 8005c3a:	50a3      	str	r3, [r4, r2]
 8005c3c:	e7ab      	b.n	8005b96 <_malloc_r+0x22>
 8005c3e:	42a3      	cmp	r3, r4
 8005c40:	6862      	ldr	r2, [r4, #4]
 8005c42:	d1dd      	bne.n	8005c00 <_malloc_r+0x8c>
 8005c44:	f8c8 2000 	str.w	r2, [r8]
 8005c48:	e7ec      	b.n	8005c24 <_malloc_r+0xb0>
 8005c4a:	4623      	mov	r3, r4
 8005c4c:	6864      	ldr	r4, [r4, #4]
 8005c4e:	e7ac      	b.n	8005baa <_malloc_r+0x36>
 8005c50:	4634      	mov	r4, r6
 8005c52:	6876      	ldr	r6, [r6, #4]
 8005c54:	e7b4      	b.n	8005bc0 <_malloc_r+0x4c>
 8005c56:	4613      	mov	r3, r2
 8005c58:	e7cc      	b.n	8005bf4 <_malloc_r+0x80>
 8005c5a:	230c      	movs	r3, #12
 8005c5c:	603b      	str	r3, [r7, #0]
 8005c5e:	4638      	mov	r0, r7
 8005c60:	f000 f80e 	bl	8005c80 <__malloc_unlock>
 8005c64:	e797      	b.n	8005b96 <_malloc_r+0x22>
 8005c66:	6025      	str	r5, [r4, #0]
 8005c68:	e7dc      	b.n	8005c24 <_malloc_r+0xb0>
 8005c6a:	605b      	str	r3, [r3, #4]
 8005c6c:	deff      	udf	#255	; 0xff
 8005c6e:	bf00      	nop
 8005c70:	20000500 	.word	0x20000500

08005c74 <__malloc_lock>:
 8005c74:	4801      	ldr	r0, [pc, #4]	; (8005c7c <__malloc_lock+0x8>)
 8005c76:	f7ff bef9 	b.w	8005a6c <__retarget_lock_acquire_recursive>
 8005c7a:	bf00      	nop
 8005c7c:	200004fc 	.word	0x200004fc

08005c80 <__malloc_unlock>:
 8005c80:	4801      	ldr	r0, [pc, #4]	; (8005c88 <__malloc_unlock+0x8>)
 8005c82:	f7ff bef4 	b.w	8005a6e <__retarget_lock_release_recursive>
 8005c86:	bf00      	nop
 8005c88:	200004fc 	.word	0x200004fc

08005c8c <__sfputc_r>:
 8005c8c:	6893      	ldr	r3, [r2, #8]
 8005c8e:	3b01      	subs	r3, #1
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	b410      	push	{r4}
 8005c94:	6093      	str	r3, [r2, #8]
 8005c96:	da08      	bge.n	8005caa <__sfputc_r+0x1e>
 8005c98:	6994      	ldr	r4, [r2, #24]
 8005c9a:	42a3      	cmp	r3, r4
 8005c9c:	db01      	blt.n	8005ca2 <__sfputc_r+0x16>
 8005c9e:	290a      	cmp	r1, #10
 8005ca0:	d103      	bne.n	8005caa <__sfputc_r+0x1e>
 8005ca2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005ca6:	f000 bb73 	b.w	8006390 <__swbuf_r>
 8005caa:	6813      	ldr	r3, [r2, #0]
 8005cac:	1c58      	adds	r0, r3, #1
 8005cae:	6010      	str	r0, [r2, #0]
 8005cb0:	7019      	strb	r1, [r3, #0]
 8005cb2:	4608      	mov	r0, r1
 8005cb4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005cb8:	4770      	bx	lr

08005cba <__sfputs_r>:
 8005cba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005cbc:	4606      	mov	r6, r0
 8005cbe:	460f      	mov	r7, r1
 8005cc0:	4614      	mov	r4, r2
 8005cc2:	18d5      	adds	r5, r2, r3
 8005cc4:	42ac      	cmp	r4, r5
 8005cc6:	d101      	bne.n	8005ccc <__sfputs_r+0x12>
 8005cc8:	2000      	movs	r0, #0
 8005cca:	e007      	b.n	8005cdc <__sfputs_r+0x22>
 8005ccc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005cd0:	463a      	mov	r2, r7
 8005cd2:	4630      	mov	r0, r6
 8005cd4:	f7ff ffda 	bl	8005c8c <__sfputc_r>
 8005cd8:	1c43      	adds	r3, r0, #1
 8005cda:	d1f3      	bne.n	8005cc4 <__sfputs_r+0xa>
 8005cdc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005ce0 <_vfiprintf_r>:
 8005ce0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ce4:	460d      	mov	r5, r1
 8005ce6:	b09d      	sub	sp, #116	; 0x74
 8005ce8:	4614      	mov	r4, r2
 8005cea:	4698      	mov	r8, r3
 8005cec:	4606      	mov	r6, r0
 8005cee:	b118      	cbz	r0, 8005cf8 <_vfiprintf_r+0x18>
 8005cf0:	6a03      	ldr	r3, [r0, #32]
 8005cf2:	b90b      	cbnz	r3, 8005cf8 <_vfiprintf_r+0x18>
 8005cf4:	f7ff fdb6 	bl	8005864 <__sinit>
 8005cf8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005cfa:	07d9      	lsls	r1, r3, #31
 8005cfc:	d405      	bmi.n	8005d0a <_vfiprintf_r+0x2a>
 8005cfe:	89ab      	ldrh	r3, [r5, #12]
 8005d00:	059a      	lsls	r2, r3, #22
 8005d02:	d402      	bmi.n	8005d0a <_vfiprintf_r+0x2a>
 8005d04:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005d06:	f7ff feb1 	bl	8005a6c <__retarget_lock_acquire_recursive>
 8005d0a:	89ab      	ldrh	r3, [r5, #12]
 8005d0c:	071b      	lsls	r3, r3, #28
 8005d0e:	d501      	bpl.n	8005d14 <_vfiprintf_r+0x34>
 8005d10:	692b      	ldr	r3, [r5, #16]
 8005d12:	b99b      	cbnz	r3, 8005d3c <_vfiprintf_r+0x5c>
 8005d14:	4629      	mov	r1, r5
 8005d16:	4630      	mov	r0, r6
 8005d18:	f000 fb78 	bl	800640c <__swsetup_r>
 8005d1c:	b170      	cbz	r0, 8005d3c <_vfiprintf_r+0x5c>
 8005d1e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005d20:	07dc      	lsls	r4, r3, #31
 8005d22:	d504      	bpl.n	8005d2e <_vfiprintf_r+0x4e>
 8005d24:	f04f 30ff 	mov.w	r0, #4294967295
 8005d28:	b01d      	add	sp, #116	; 0x74
 8005d2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d2e:	89ab      	ldrh	r3, [r5, #12]
 8005d30:	0598      	lsls	r0, r3, #22
 8005d32:	d4f7      	bmi.n	8005d24 <_vfiprintf_r+0x44>
 8005d34:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005d36:	f7ff fe9a 	bl	8005a6e <__retarget_lock_release_recursive>
 8005d3a:	e7f3      	b.n	8005d24 <_vfiprintf_r+0x44>
 8005d3c:	2300      	movs	r3, #0
 8005d3e:	9309      	str	r3, [sp, #36]	; 0x24
 8005d40:	2320      	movs	r3, #32
 8005d42:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005d46:	f8cd 800c 	str.w	r8, [sp, #12]
 8005d4a:	2330      	movs	r3, #48	; 0x30
 8005d4c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8005f00 <_vfiprintf_r+0x220>
 8005d50:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005d54:	f04f 0901 	mov.w	r9, #1
 8005d58:	4623      	mov	r3, r4
 8005d5a:	469a      	mov	sl, r3
 8005d5c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005d60:	b10a      	cbz	r2, 8005d66 <_vfiprintf_r+0x86>
 8005d62:	2a25      	cmp	r2, #37	; 0x25
 8005d64:	d1f9      	bne.n	8005d5a <_vfiprintf_r+0x7a>
 8005d66:	ebba 0b04 	subs.w	fp, sl, r4
 8005d6a:	d00b      	beq.n	8005d84 <_vfiprintf_r+0xa4>
 8005d6c:	465b      	mov	r3, fp
 8005d6e:	4622      	mov	r2, r4
 8005d70:	4629      	mov	r1, r5
 8005d72:	4630      	mov	r0, r6
 8005d74:	f7ff ffa1 	bl	8005cba <__sfputs_r>
 8005d78:	3001      	adds	r0, #1
 8005d7a:	f000 80a9 	beq.w	8005ed0 <_vfiprintf_r+0x1f0>
 8005d7e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005d80:	445a      	add	r2, fp
 8005d82:	9209      	str	r2, [sp, #36]	; 0x24
 8005d84:	f89a 3000 	ldrb.w	r3, [sl]
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	f000 80a1 	beq.w	8005ed0 <_vfiprintf_r+0x1f0>
 8005d8e:	2300      	movs	r3, #0
 8005d90:	f04f 32ff 	mov.w	r2, #4294967295
 8005d94:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005d98:	f10a 0a01 	add.w	sl, sl, #1
 8005d9c:	9304      	str	r3, [sp, #16]
 8005d9e:	9307      	str	r3, [sp, #28]
 8005da0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005da4:	931a      	str	r3, [sp, #104]	; 0x68
 8005da6:	4654      	mov	r4, sl
 8005da8:	2205      	movs	r2, #5
 8005daa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005dae:	4854      	ldr	r0, [pc, #336]	; (8005f00 <_vfiprintf_r+0x220>)
 8005db0:	f7fa fa0e 	bl	80001d0 <memchr>
 8005db4:	9a04      	ldr	r2, [sp, #16]
 8005db6:	b9d8      	cbnz	r0, 8005df0 <_vfiprintf_r+0x110>
 8005db8:	06d1      	lsls	r1, r2, #27
 8005dba:	bf44      	itt	mi
 8005dbc:	2320      	movmi	r3, #32
 8005dbe:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005dc2:	0713      	lsls	r3, r2, #28
 8005dc4:	bf44      	itt	mi
 8005dc6:	232b      	movmi	r3, #43	; 0x2b
 8005dc8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005dcc:	f89a 3000 	ldrb.w	r3, [sl]
 8005dd0:	2b2a      	cmp	r3, #42	; 0x2a
 8005dd2:	d015      	beq.n	8005e00 <_vfiprintf_r+0x120>
 8005dd4:	9a07      	ldr	r2, [sp, #28]
 8005dd6:	4654      	mov	r4, sl
 8005dd8:	2000      	movs	r0, #0
 8005dda:	f04f 0c0a 	mov.w	ip, #10
 8005dde:	4621      	mov	r1, r4
 8005de0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005de4:	3b30      	subs	r3, #48	; 0x30
 8005de6:	2b09      	cmp	r3, #9
 8005de8:	d94d      	bls.n	8005e86 <_vfiprintf_r+0x1a6>
 8005dea:	b1b0      	cbz	r0, 8005e1a <_vfiprintf_r+0x13a>
 8005dec:	9207      	str	r2, [sp, #28]
 8005dee:	e014      	b.n	8005e1a <_vfiprintf_r+0x13a>
 8005df0:	eba0 0308 	sub.w	r3, r0, r8
 8005df4:	fa09 f303 	lsl.w	r3, r9, r3
 8005df8:	4313      	orrs	r3, r2
 8005dfa:	9304      	str	r3, [sp, #16]
 8005dfc:	46a2      	mov	sl, r4
 8005dfe:	e7d2      	b.n	8005da6 <_vfiprintf_r+0xc6>
 8005e00:	9b03      	ldr	r3, [sp, #12]
 8005e02:	1d19      	adds	r1, r3, #4
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	9103      	str	r1, [sp, #12]
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	bfbb      	ittet	lt
 8005e0c:	425b      	neglt	r3, r3
 8005e0e:	f042 0202 	orrlt.w	r2, r2, #2
 8005e12:	9307      	strge	r3, [sp, #28]
 8005e14:	9307      	strlt	r3, [sp, #28]
 8005e16:	bfb8      	it	lt
 8005e18:	9204      	strlt	r2, [sp, #16]
 8005e1a:	7823      	ldrb	r3, [r4, #0]
 8005e1c:	2b2e      	cmp	r3, #46	; 0x2e
 8005e1e:	d10c      	bne.n	8005e3a <_vfiprintf_r+0x15a>
 8005e20:	7863      	ldrb	r3, [r4, #1]
 8005e22:	2b2a      	cmp	r3, #42	; 0x2a
 8005e24:	d134      	bne.n	8005e90 <_vfiprintf_r+0x1b0>
 8005e26:	9b03      	ldr	r3, [sp, #12]
 8005e28:	1d1a      	adds	r2, r3, #4
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	9203      	str	r2, [sp, #12]
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	bfb8      	it	lt
 8005e32:	f04f 33ff 	movlt.w	r3, #4294967295
 8005e36:	3402      	adds	r4, #2
 8005e38:	9305      	str	r3, [sp, #20]
 8005e3a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8005f10 <_vfiprintf_r+0x230>
 8005e3e:	7821      	ldrb	r1, [r4, #0]
 8005e40:	2203      	movs	r2, #3
 8005e42:	4650      	mov	r0, sl
 8005e44:	f7fa f9c4 	bl	80001d0 <memchr>
 8005e48:	b138      	cbz	r0, 8005e5a <_vfiprintf_r+0x17a>
 8005e4a:	9b04      	ldr	r3, [sp, #16]
 8005e4c:	eba0 000a 	sub.w	r0, r0, sl
 8005e50:	2240      	movs	r2, #64	; 0x40
 8005e52:	4082      	lsls	r2, r0
 8005e54:	4313      	orrs	r3, r2
 8005e56:	3401      	adds	r4, #1
 8005e58:	9304      	str	r3, [sp, #16]
 8005e5a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005e5e:	4829      	ldr	r0, [pc, #164]	; (8005f04 <_vfiprintf_r+0x224>)
 8005e60:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005e64:	2206      	movs	r2, #6
 8005e66:	f7fa f9b3 	bl	80001d0 <memchr>
 8005e6a:	2800      	cmp	r0, #0
 8005e6c:	d03f      	beq.n	8005eee <_vfiprintf_r+0x20e>
 8005e6e:	4b26      	ldr	r3, [pc, #152]	; (8005f08 <_vfiprintf_r+0x228>)
 8005e70:	bb1b      	cbnz	r3, 8005eba <_vfiprintf_r+0x1da>
 8005e72:	9b03      	ldr	r3, [sp, #12]
 8005e74:	3307      	adds	r3, #7
 8005e76:	f023 0307 	bic.w	r3, r3, #7
 8005e7a:	3308      	adds	r3, #8
 8005e7c:	9303      	str	r3, [sp, #12]
 8005e7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005e80:	443b      	add	r3, r7
 8005e82:	9309      	str	r3, [sp, #36]	; 0x24
 8005e84:	e768      	b.n	8005d58 <_vfiprintf_r+0x78>
 8005e86:	fb0c 3202 	mla	r2, ip, r2, r3
 8005e8a:	460c      	mov	r4, r1
 8005e8c:	2001      	movs	r0, #1
 8005e8e:	e7a6      	b.n	8005dde <_vfiprintf_r+0xfe>
 8005e90:	2300      	movs	r3, #0
 8005e92:	3401      	adds	r4, #1
 8005e94:	9305      	str	r3, [sp, #20]
 8005e96:	4619      	mov	r1, r3
 8005e98:	f04f 0c0a 	mov.w	ip, #10
 8005e9c:	4620      	mov	r0, r4
 8005e9e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005ea2:	3a30      	subs	r2, #48	; 0x30
 8005ea4:	2a09      	cmp	r2, #9
 8005ea6:	d903      	bls.n	8005eb0 <_vfiprintf_r+0x1d0>
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d0c6      	beq.n	8005e3a <_vfiprintf_r+0x15a>
 8005eac:	9105      	str	r1, [sp, #20]
 8005eae:	e7c4      	b.n	8005e3a <_vfiprintf_r+0x15a>
 8005eb0:	fb0c 2101 	mla	r1, ip, r1, r2
 8005eb4:	4604      	mov	r4, r0
 8005eb6:	2301      	movs	r3, #1
 8005eb8:	e7f0      	b.n	8005e9c <_vfiprintf_r+0x1bc>
 8005eba:	ab03      	add	r3, sp, #12
 8005ebc:	9300      	str	r3, [sp, #0]
 8005ebe:	462a      	mov	r2, r5
 8005ec0:	4b12      	ldr	r3, [pc, #72]	; (8005f0c <_vfiprintf_r+0x22c>)
 8005ec2:	a904      	add	r1, sp, #16
 8005ec4:	4630      	mov	r0, r6
 8005ec6:	f3af 8000 	nop.w
 8005eca:	4607      	mov	r7, r0
 8005ecc:	1c78      	adds	r0, r7, #1
 8005ece:	d1d6      	bne.n	8005e7e <_vfiprintf_r+0x19e>
 8005ed0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005ed2:	07d9      	lsls	r1, r3, #31
 8005ed4:	d405      	bmi.n	8005ee2 <_vfiprintf_r+0x202>
 8005ed6:	89ab      	ldrh	r3, [r5, #12]
 8005ed8:	059a      	lsls	r2, r3, #22
 8005eda:	d402      	bmi.n	8005ee2 <_vfiprintf_r+0x202>
 8005edc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005ede:	f7ff fdc6 	bl	8005a6e <__retarget_lock_release_recursive>
 8005ee2:	89ab      	ldrh	r3, [r5, #12]
 8005ee4:	065b      	lsls	r3, r3, #25
 8005ee6:	f53f af1d 	bmi.w	8005d24 <_vfiprintf_r+0x44>
 8005eea:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005eec:	e71c      	b.n	8005d28 <_vfiprintf_r+0x48>
 8005eee:	ab03      	add	r3, sp, #12
 8005ef0:	9300      	str	r3, [sp, #0]
 8005ef2:	462a      	mov	r2, r5
 8005ef4:	4b05      	ldr	r3, [pc, #20]	; (8005f0c <_vfiprintf_r+0x22c>)
 8005ef6:	a904      	add	r1, sp, #16
 8005ef8:	4630      	mov	r0, r6
 8005efa:	f000 f879 	bl	8005ff0 <_printf_i>
 8005efe:	e7e4      	b.n	8005eca <_vfiprintf_r+0x1ea>
 8005f00:	08006a52 	.word	0x08006a52
 8005f04:	08006a5c 	.word	0x08006a5c
 8005f08:	00000000 	.word	0x00000000
 8005f0c:	08005cbb 	.word	0x08005cbb
 8005f10:	08006a58 	.word	0x08006a58

08005f14 <_printf_common>:
 8005f14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005f18:	4616      	mov	r6, r2
 8005f1a:	4699      	mov	r9, r3
 8005f1c:	688a      	ldr	r2, [r1, #8]
 8005f1e:	690b      	ldr	r3, [r1, #16]
 8005f20:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005f24:	4293      	cmp	r3, r2
 8005f26:	bfb8      	it	lt
 8005f28:	4613      	movlt	r3, r2
 8005f2a:	6033      	str	r3, [r6, #0]
 8005f2c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005f30:	4607      	mov	r7, r0
 8005f32:	460c      	mov	r4, r1
 8005f34:	b10a      	cbz	r2, 8005f3a <_printf_common+0x26>
 8005f36:	3301      	adds	r3, #1
 8005f38:	6033      	str	r3, [r6, #0]
 8005f3a:	6823      	ldr	r3, [r4, #0]
 8005f3c:	0699      	lsls	r1, r3, #26
 8005f3e:	bf42      	ittt	mi
 8005f40:	6833      	ldrmi	r3, [r6, #0]
 8005f42:	3302      	addmi	r3, #2
 8005f44:	6033      	strmi	r3, [r6, #0]
 8005f46:	6825      	ldr	r5, [r4, #0]
 8005f48:	f015 0506 	ands.w	r5, r5, #6
 8005f4c:	d106      	bne.n	8005f5c <_printf_common+0x48>
 8005f4e:	f104 0a19 	add.w	sl, r4, #25
 8005f52:	68e3      	ldr	r3, [r4, #12]
 8005f54:	6832      	ldr	r2, [r6, #0]
 8005f56:	1a9b      	subs	r3, r3, r2
 8005f58:	42ab      	cmp	r3, r5
 8005f5a:	dc26      	bgt.n	8005faa <_printf_common+0x96>
 8005f5c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005f60:	1e13      	subs	r3, r2, #0
 8005f62:	6822      	ldr	r2, [r4, #0]
 8005f64:	bf18      	it	ne
 8005f66:	2301      	movne	r3, #1
 8005f68:	0692      	lsls	r2, r2, #26
 8005f6a:	d42b      	bmi.n	8005fc4 <_printf_common+0xb0>
 8005f6c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005f70:	4649      	mov	r1, r9
 8005f72:	4638      	mov	r0, r7
 8005f74:	47c0      	blx	r8
 8005f76:	3001      	adds	r0, #1
 8005f78:	d01e      	beq.n	8005fb8 <_printf_common+0xa4>
 8005f7a:	6823      	ldr	r3, [r4, #0]
 8005f7c:	6922      	ldr	r2, [r4, #16]
 8005f7e:	f003 0306 	and.w	r3, r3, #6
 8005f82:	2b04      	cmp	r3, #4
 8005f84:	bf02      	ittt	eq
 8005f86:	68e5      	ldreq	r5, [r4, #12]
 8005f88:	6833      	ldreq	r3, [r6, #0]
 8005f8a:	1aed      	subeq	r5, r5, r3
 8005f8c:	68a3      	ldr	r3, [r4, #8]
 8005f8e:	bf0c      	ite	eq
 8005f90:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005f94:	2500      	movne	r5, #0
 8005f96:	4293      	cmp	r3, r2
 8005f98:	bfc4      	itt	gt
 8005f9a:	1a9b      	subgt	r3, r3, r2
 8005f9c:	18ed      	addgt	r5, r5, r3
 8005f9e:	2600      	movs	r6, #0
 8005fa0:	341a      	adds	r4, #26
 8005fa2:	42b5      	cmp	r5, r6
 8005fa4:	d11a      	bne.n	8005fdc <_printf_common+0xc8>
 8005fa6:	2000      	movs	r0, #0
 8005fa8:	e008      	b.n	8005fbc <_printf_common+0xa8>
 8005faa:	2301      	movs	r3, #1
 8005fac:	4652      	mov	r2, sl
 8005fae:	4649      	mov	r1, r9
 8005fb0:	4638      	mov	r0, r7
 8005fb2:	47c0      	blx	r8
 8005fb4:	3001      	adds	r0, #1
 8005fb6:	d103      	bne.n	8005fc0 <_printf_common+0xac>
 8005fb8:	f04f 30ff 	mov.w	r0, #4294967295
 8005fbc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005fc0:	3501      	adds	r5, #1
 8005fc2:	e7c6      	b.n	8005f52 <_printf_common+0x3e>
 8005fc4:	18e1      	adds	r1, r4, r3
 8005fc6:	1c5a      	adds	r2, r3, #1
 8005fc8:	2030      	movs	r0, #48	; 0x30
 8005fca:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005fce:	4422      	add	r2, r4
 8005fd0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005fd4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005fd8:	3302      	adds	r3, #2
 8005fda:	e7c7      	b.n	8005f6c <_printf_common+0x58>
 8005fdc:	2301      	movs	r3, #1
 8005fde:	4622      	mov	r2, r4
 8005fe0:	4649      	mov	r1, r9
 8005fe2:	4638      	mov	r0, r7
 8005fe4:	47c0      	blx	r8
 8005fe6:	3001      	adds	r0, #1
 8005fe8:	d0e6      	beq.n	8005fb8 <_printf_common+0xa4>
 8005fea:	3601      	adds	r6, #1
 8005fec:	e7d9      	b.n	8005fa2 <_printf_common+0x8e>
	...

08005ff0 <_printf_i>:
 8005ff0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005ff4:	7e0f      	ldrb	r7, [r1, #24]
 8005ff6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005ff8:	2f78      	cmp	r7, #120	; 0x78
 8005ffa:	4691      	mov	r9, r2
 8005ffc:	4680      	mov	r8, r0
 8005ffe:	460c      	mov	r4, r1
 8006000:	469a      	mov	sl, r3
 8006002:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006006:	d807      	bhi.n	8006018 <_printf_i+0x28>
 8006008:	2f62      	cmp	r7, #98	; 0x62
 800600a:	d80a      	bhi.n	8006022 <_printf_i+0x32>
 800600c:	2f00      	cmp	r7, #0
 800600e:	f000 80d4 	beq.w	80061ba <_printf_i+0x1ca>
 8006012:	2f58      	cmp	r7, #88	; 0x58
 8006014:	f000 80c0 	beq.w	8006198 <_printf_i+0x1a8>
 8006018:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800601c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006020:	e03a      	b.n	8006098 <_printf_i+0xa8>
 8006022:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006026:	2b15      	cmp	r3, #21
 8006028:	d8f6      	bhi.n	8006018 <_printf_i+0x28>
 800602a:	a101      	add	r1, pc, #4	; (adr r1, 8006030 <_printf_i+0x40>)
 800602c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006030:	08006089 	.word	0x08006089
 8006034:	0800609d 	.word	0x0800609d
 8006038:	08006019 	.word	0x08006019
 800603c:	08006019 	.word	0x08006019
 8006040:	08006019 	.word	0x08006019
 8006044:	08006019 	.word	0x08006019
 8006048:	0800609d 	.word	0x0800609d
 800604c:	08006019 	.word	0x08006019
 8006050:	08006019 	.word	0x08006019
 8006054:	08006019 	.word	0x08006019
 8006058:	08006019 	.word	0x08006019
 800605c:	080061a1 	.word	0x080061a1
 8006060:	080060c9 	.word	0x080060c9
 8006064:	0800615b 	.word	0x0800615b
 8006068:	08006019 	.word	0x08006019
 800606c:	08006019 	.word	0x08006019
 8006070:	080061c3 	.word	0x080061c3
 8006074:	08006019 	.word	0x08006019
 8006078:	080060c9 	.word	0x080060c9
 800607c:	08006019 	.word	0x08006019
 8006080:	08006019 	.word	0x08006019
 8006084:	08006163 	.word	0x08006163
 8006088:	682b      	ldr	r3, [r5, #0]
 800608a:	1d1a      	adds	r2, r3, #4
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	602a      	str	r2, [r5, #0]
 8006090:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006094:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006098:	2301      	movs	r3, #1
 800609a:	e09f      	b.n	80061dc <_printf_i+0x1ec>
 800609c:	6820      	ldr	r0, [r4, #0]
 800609e:	682b      	ldr	r3, [r5, #0]
 80060a0:	0607      	lsls	r7, r0, #24
 80060a2:	f103 0104 	add.w	r1, r3, #4
 80060a6:	6029      	str	r1, [r5, #0]
 80060a8:	d501      	bpl.n	80060ae <_printf_i+0xbe>
 80060aa:	681e      	ldr	r6, [r3, #0]
 80060ac:	e003      	b.n	80060b6 <_printf_i+0xc6>
 80060ae:	0646      	lsls	r6, r0, #25
 80060b0:	d5fb      	bpl.n	80060aa <_printf_i+0xba>
 80060b2:	f9b3 6000 	ldrsh.w	r6, [r3]
 80060b6:	2e00      	cmp	r6, #0
 80060b8:	da03      	bge.n	80060c2 <_printf_i+0xd2>
 80060ba:	232d      	movs	r3, #45	; 0x2d
 80060bc:	4276      	negs	r6, r6
 80060be:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80060c2:	485a      	ldr	r0, [pc, #360]	; (800622c <_printf_i+0x23c>)
 80060c4:	230a      	movs	r3, #10
 80060c6:	e012      	b.n	80060ee <_printf_i+0xfe>
 80060c8:	682b      	ldr	r3, [r5, #0]
 80060ca:	6820      	ldr	r0, [r4, #0]
 80060cc:	1d19      	adds	r1, r3, #4
 80060ce:	6029      	str	r1, [r5, #0]
 80060d0:	0605      	lsls	r5, r0, #24
 80060d2:	d501      	bpl.n	80060d8 <_printf_i+0xe8>
 80060d4:	681e      	ldr	r6, [r3, #0]
 80060d6:	e002      	b.n	80060de <_printf_i+0xee>
 80060d8:	0641      	lsls	r1, r0, #25
 80060da:	d5fb      	bpl.n	80060d4 <_printf_i+0xe4>
 80060dc:	881e      	ldrh	r6, [r3, #0]
 80060de:	4853      	ldr	r0, [pc, #332]	; (800622c <_printf_i+0x23c>)
 80060e0:	2f6f      	cmp	r7, #111	; 0x6f
 80060e2:	bf0c      	ite	eq
 80060e4:	2308      	moveq	r3, #8
 80060e6:	230a      	movne	r3, #10
 80060e8:	2100      	movs	r1, #0
 80060ea:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80060ee:	6865      	ldr	r5, [r4, #4]
 80060f0:	60a5      	str	r5, [r4, #8]
 80060f2:	2d00      	cmp	r5, #0
 80060f4:	bfa2      	ittt	ge
 80060f6:	6821      	ldrge	r1, [r4, #0]
 80060f8:	f021 0104 	bicge.w	r1, r1, #4
 80060fc:	6021      	strge	r1, [r4, #0]
 80060fe:	b90e      	cbnz	r6, 8006104 <_printf_i+0x114>
 8006100:	2d00      	cmp	r5, #0
 8006102:	d04b      	beq.n	800619c <_printf_i+0x1ac>
 8006104:	4615      	mov	r5, r2
 8006106:	fbb6 f1f3 	udiv	r1, r6, r3
 800610a:	fb03 6711 	mls	r7, r3, r1, r6
 800610e:	5dc7      	ldrb	r7, [r0, r7]
 8006110:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006114:	4637      	mov	r7, r6
 8006116:	42bb      	cmp	r3, r7
 8006118:	460e      	mov	r6, r1
 800611a:	d9f4      	bls.n	8006106 <_printf_i+0x116>
 800611c:	2b08      	cmp	r3, #8
 800611e:	d10b      	bne.n	8006138 <_printf_i+0x148>
 8006120:	6823      	ldr	r3, [r4, #0]
 8006122:	07de      	lsls	r6, r3, #31
 8006124:	d508      	bpl.n	8006138 <_printf_i+0x148>
 8006126:	6923      	ldr	r3, [r4, #16]
 8006128:	6861      	ldr	r1, [r4, #4]
 800612a:	4299      	cmp	r1, r3
 800612c:	bfde      	ittt	le
 800612e:	2330      	movle	r3, #48	; 0x30
 8006130:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006134:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006138:	1b52      	subs	r2, r2, r5
 800613a:	6122      	str	r2, [r4, #16]
 800613c:	f8cd a000 	str.w	sl, [sp]
 8006140:	464b      	mov	r3, r9
 8006142:	aa03      	add	r2, sp, #12
 8006144:	4621      	mov	r1, r4
 8006146:	4640      	mov	r0, r8
 8006148:	f7ff fee4 	bl	8005f14 <_printf_common>
 800614c:	3001      	adds	r0, #1
 800614e:	d14a      	bne.n	80061e6 <_printf_i+0x1f6>
 8006150:	f04f 30ff 	mov.w	r0, #4294967295
 8006154:	b004      	add	sp, #16
 8006156:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800615a:	6823      	ldr	r3, [r4, #0]
 800615c:	f043 0320 	orr.w	r3, r3, #32
 8006160:	6023      	str	r3, [r4, #0]
 8006162:	4833      	ldr	r0, [pc, #204]	; (8006230 <_printf_i+0x240>)
 8006164:	2778      	movs	r7, #120	; 0x78
 8006166:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800616a:	6823      	ldr	r3, [r4, #0]
 800616c:	6829      	ldr	r1, [r5, #0]
 800616e:	061f      	lsls	r7, r3, #24
 8006170:	f851 6b04 	ldr.w	r6, [r1], #4
 8006174:	d402      	bmi.n	800617c <_printf_i+0x18c>
 8006176:	065f      	lsls	r7, r3, #25
 8006178:	bf48      	it	mi
 800617a:	b2b6      	uxthmi	r6, r6
 800617c:	07df      	lsls	r7, r3, #31
 800617e:	bf48      	it	mi
 8006180:	f043 0320 	orrmi.w	r3, r3, #32
 8006184:	6029      	str	r1, [r5, #0]
 8006186:	bf48      	it	mi
 8006188:	6023      	strmi	r3, [r4, #0]
 800618a:	b91e      	cbnz	r6, 8006194 <_printf_i+0x1a4>
 800618c:	6823      	ldr	r3, [r4, #0]
 800618e:	f023 0320 	bic.w	r3, r3, #32
 8006192:	6023      	str	r3, [r4, #0]
 8006194:	2310      	movs	r3, #16
 8006196:	e7a7      	b.n	80060e8 <_printf_i+0xf8>
 8006198:	4824      	ldr	r0, [pc, #144]	; (800622c <_printf_i+0x23c>)
 800619a:	e7e4      	b.n	8006166 <_printf_i+0x176>
 800619c:	4615      	mov	r5, r2
 800619e:	e7bd      	b.n	800611c <_printf_i+0x12c>
 80061a0:	682b      	ldr	r3, [r5, #0]
 80061a2:	6826      	ldr	r6, [r4, #0]
 80061a4:	6961      	ldr	r1, [r4, #20]
 80061a6:	1d18      	adds	r0, r3, #4
 80061a8:	6028      	str	r0, [r5, #0]
 80061aa:	0635      	lsls	r5, r6, #24
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	d501      	bpl.n	80061b4 <_printf_i+0x1c4>
 80061b0:	6019      	str	r1, [r3, #0]
 80061b2:	e002      	b.n	80061ba <_printf_i+0x1ca>
 80061b4:	0670      	lsls	r0, r6, #25
 80061b6:	d5fb      	bpl.n	80061b0 <_printf_i+0x1c0>
 80061b8:	8019      	strh	r1, [r3, #0]
 80061ba:	2300      	movs	r3, #0
 80061bc:	6123      	str	r3, [r4, #16]
 80061be:	4615      	mov	r5, r2
 80061c0:	e7bc      	b.n	800613c <_printf_i+0x14c>
 80061c2:	682b      	ldr	r3, [r5, #0]
 80061c4:	1d1a      	adds	r2, r3, #4
 80061c6:	602a      	str	r2, [r5, #0]
 80061c8:	681d      	ldr	r5, [r3, #0]
 80061ca:	6862      	ldr	r2, [r4, #4]
 80061cc:	2100      	movs	r1, #0
 80061ce:	4628      	mov	r0, r5
 80061d0:	f7f9 fffe 	bl	80001d0 <memchr>
 80061d4:	b108      	cbz	r0, 80061da <_printf_i+0x1ea>
 80061d6:	1b40      	subs	r0, r0, r5
 80061d8:	6060      	str	r0, [r4, #4]
 80061da:	6863      	ldr	r3, [r4, #4]
 80061dc:	6123      	str	r3, [r4, #16]
 80061de:	2300      	movs	r3, #0
 80061e0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80061e4:	e7aa      	b.n	800613c <_printf_i+0x14c>
 80061e6:	6923      	ldr	r3, [r4, #16]
 80061e8:	462a      	mov	r2, r5
 80061ea:	4649      	mov	r1, r9
 80061ec:	4640      	mov	r0, r8
 80061ee:	47d0      	blx	sl
 80061f0:	3001      	adds	r0, #1
 80061f2:	d0ad      	beq.n	8006150 <_printf_i+0x160>
 80061f4:	6823      	ldr	r3, [r4, #0]
 80061f6:	079b      	lsls	r3, r3, #30
 80061f8:	d413      	bmi.n	8006222 <_printf_i+0x232>
 80061fa:	68e0      	ldr	r0, [r4, #12]
 80061fc:	9b03      	ldr	r3, [sp, #12]
 80061fe:	4298      	cmp	r0, r3
 8006200:	bfb8      	it	lt
 8006202:	4618      	movlt	r0, r3
 8006204:	e7a6      	b.n	8006154 <_printf_i+0x164>
 8006206:	2301      	movs	r3, #1
 8006208:	4632      	mov	r2, r6
 800620a:	4649      	mov	r1, r9
 800620c:	4640      	mov	r0, r8
 800620e:	47d0      	blx	sl
 8006210:	3001      	adds	r0, #1
 8006212:	d09d      	beq.n	8006150 <_printf_i+0x160>
 8006214:	3501      	adds	r5, #1
 8006216:	68e3      	ldr	r3, [r4, #12]
 8006218:	9903      	ldr	r1, [sp, #12]
 800621a:	1a5b      	subs	r3, r3, r1
 800621c:	42ab      	cmp	r3, r5
 800621e:	dcf2      	bgt.n	8006206 <_printf_i+0x216>
 8006220:	e7eb      	b.n	80061fa <_printf_i+0x20a>
 8006222:	2500      	movs	r5, #0
 8006224:	f104 0619 	add.w	r6, r4, #25
 8006228:	e7f5      	b.n	8006216 <_printf_i+0x226>
 800622a:	bf00      	nop
 800622c:	08006a63 	.word	0x08006a63
 8006230:	08006a74 	.word	0x08006a74

08006234 <__sflush_r>:
 8006234:	898a      	ldrh	r2, [r1, #12]
 8006236:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800623a:	4605      	mov	r5, r0
 800623c:	0710      	lsls	r0, r2, #28
 800623e:	460c      	mov	r4, r1
 8006240:	d458      	bmi.n	80062f4 <__sflush_r+0xc0>
 8006242:	684b      	ldr	r3, [r1, #4]
 8006244:	2b00      	cmp	r3, #0
 8006246:	dc05      	bgt.n	8006254 <__sflush_r+0x20>
 8006248:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800624a:	2b00      	cmp	r3, #0
 800624c:	dc02      	bgt.n	8006254 <__sflush_r+0x20>
 800624e:	2000      	movs	r0, #0
 8006250:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006254:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006256:	2e00      	cmp	r6, #0
 8006258:	d0f9      	beq.n	800624e <__sflush_r+0x1a>
 800625a:	2300      	movs	r3, #0
 800625c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006260:	682f      	ldr	r7, [r5, #0]
 8006262:	6a21      	ldr	r1, [r4, #32]
 8006264:	602b      	str	r3, [r5, #0]
 8006266:	d032      	beq.n	80062ce <__sflush_r+0x9a>
 8006268:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800626a:	89a3      	ldrh	r3, [r4, #12]
 800626c:	075a      	lsls	r2, r3, #29
 800626e:	d505      	bpl.n	800627c <__sflush_r+0x48>
 8006270:	6863      	ldr	r3, [r4, #4]
 8006272:	1ac0      	subs	r0, r0, r3
 8006274:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006276:	b10b      	cbz	r3, 800627c <__sflush_r+0x48>
 8006278:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800627a:	1ac0      	subs	r0, r0, r3
 800627c:	2300      	movs	r3, #0
 800627e:	4602      	mov	r2, r0
 8006280:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006282:	6a21      	ldr	r1, [r4, #32]
 8006284:	4628      	mov	r0, r5
 8006286:	47b0      	blx	r6
 8006288:	1c43      	adds	r3, r0, #1
 800628a:	89a3      	ldrh	r3, [r4, #12]
 800628c:	d106      	bne.n	800629c <__sflush_r+0x68>
 800628e:	6829      	ldr	r1, [r5, #0]
 8006290:	291d      	cmp	r1, #29
 8006292:	d82b      	bhi.n	80062ec <__sflush_r+0xb8>
 8006294:	4a29      	ldr	r2, [pc, #164]	; (800633c <__sflush_r+0x108>)
 8006296:	410a      	asrs	r2, r1
 8006298:	07d6      	lsls	r6, r2, #31
 800629a:	d427      	bmi.n	80062ec <__sflush_r+0xb8>
 800629c:	2200      	movs	r2, #0
 800629e:	6062      	str	r2, [r4, #4]
 80062a0:	04d9      	lsls	r1, r3, #19
 80062a2:	6922      	ldr	r2, [r4, #16]
 80062a4:	6022      	str	r2, [r4, #0]
 80062a6:	d504      	bpl.n	80062b2 <__sflush_r+0x7e>
 80062a8:	1c42      	adds	r2, r0, #1
 80062aa:	d101      	bne.n	80062b0 <__sflush_r+0x7c>
 80062ac:	682b      	ldr	r3, [r5, #0]
 80062ae:	b903      	cbnz	r3, 80062b2 <__sflush_r+0x7e>
 80062b0:	6560      	str	r0, [r4, #84]	; 0x54
 80062b2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80062b4:	602f      	str	r7, [r5, #0]
 80062b6:	2900      	cmp	r1, #0
 80062b8:	d0c9      	beq.n	800624e <__sflush_r+0x1a>
 80062ba:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80062be:	4299      	cmp	r1, r3
 80062c0:	d002      	beq.n	80062c8 <__sflush_r+0x94>
 80062c2:	4628      	mov	r0, r5
 80062c4:	f7ff fbea 	bl	8005a9c <_free_r>
 80062c8:	2000      	movs	r0, #0
 80062ca:	6360      	str	r0, [r4, #52]	; 0x34
 80062cc:	e7c0      	b.n	8006250 <__sflush_r+0x1c>
 80062ce:	2301      	movs	r3, #1
 80062d0:	4628      	mov	r0, r5
 80062d2:	47b0      	blx	r6
 80062d4:	1c41      	adds	r1, r0, #1
 80062d6:	d1c8      	bne.n	800626a <__sflush_r+0x36>
 80062d8:	682b      	ldr	r3, [r5, #0]
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d0c5      	beq.n	800626a <__sflush_r+0x36>
 80062de:	2b1d      	cmp	r3, #29
 80062e0:	d001      	beq.n	80062e6 <__sflush_r+0xb2>
 80062e2:	2b16      	cmp	r3, #22
 80062e4:	d101      	bne.n	80062ea <__sflush_r+0xb6>
 80062e6:	602f      	str	r7, [r5, #0]
 80062e8:	e7b1      	b.n	800624e <__sflush_r+0x1a>
 80062ea:	89a3      	ldrh	r3, [r4, #12]
 80062ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80062f0:	81a3      	strh	r3, [r4, #12]
 80062f2:	e7ad      	b.n	8006250 <__sflush_r+0x1c>
 80062f4:	690f      	ldr	r7, [r1, #16]
 80062f6:	2f00      	cmp	r7, #0
 80062f8:	d0a9      	beq.n	800624e <__sflush_r+0x1a>
 80062fa:	0793      	lsls	r3, r2, #30
 80062fc:	680e      	ldr	r6, [r1, #0]
 80062fe:	bf08      	it	eq
 8006300:	694b      	ldreq	r3, [r1, #20]
 8006302:	600f      	str	r7, [r1, #0]
 8006304:	bf18      	it	ne
 8006306:	2300      	movne	r3, #0
 8006308:	eba6 0807 	sub.w	r8, r6, r7
 800630c:	608b      	str	r3, [r1, #8]
 800630e:	f1b8 0f00 	cmp.w	r8, #0
 8006312:	dd9c      	ble.n	800624e <__sflush_r+0x1a>
 8006314:	6a21      	ldr	r1, [r4, #32]
 8006316:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006318:	4643      	mov	r3, r8
 800631a:	463a      	mov	r2, r7
 800631c:	4628      	mov	r0, r5
 800631e:	47b0      	blx	r6
 8006320:	2800      	cmp	r0, #0
 8006322:	dc06      	bgt.n	8006332 <__sflush_r+0xfe>
 8006324:	89a3      	ldrh	r3, [r4, #12]
 8006326:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800632a:	81a3      	strh	r3, [r4, #12]
 800632c:	f04f 30ff 	mov.w	r0, #4294967295
 8006330:	e78e      	b.n	8006250 <__sflush_r+0x1c>
 8006332:	4407      	add	r7, r0
 8006334:	eba8 0800 	sub.w	r8, r8, r0
 8006338:	e7e9      	b.n	800630e <__sflush_r+0xda>
 800633a:	bf00      	nop
 800633c:	dfbffffe 	.word	0xdfbffffe

08006340 <_fflush_r>:
 8006340:	b538      	push	{r3, r4, r5, lr}
 8006342:	690b      	ldr	r3, [r1, #16]
 8006344:	4605      	mov	r5, r0
 8006346:	460c      	mov	r4, r1
 8006348:	b913      	cbnz	r3, 8006350 <_fflush_r+0x10>
 800634a:	2500      	movs	r5, #0
 800634c:	4628      	mov	r0, r5
 800634e:	bd38      	pop	{r3, r4, r5, pc}
 8006350:	b118      	cbz	r0, 800635a <_fflush_r+0x1a>
 8006352:	6a03      	ldr	r3, [r0, #32]
 8006354:	b90b      	cbnz	r3, 800635a <_fflush_r+0x1a>
 8006356:	f7ff fa85 	bl	8005864 <__sinit>
 800635a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800635e:	2b00      	cmp	r3, #0
 8006360:	d0f3      	beq.n	800634a <_fflush_r+0xa>
 8006362:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006364:	07d0      	lsls	r0, r2, #31
 8006366:	d404      	bmi.n	8006372 <_fflush_r+0x32>
 8006368:	0599      	lsls	r1, r3, #22
 800636a:	d402      	bmi.n	8006372 <_fflush_r+0x32>
 800636c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800636e:	f7ff fb7d 	bl	8005a6c <__retarget_lock_acquire_recursive>
 8006372:	4628      	mov	r0, r5
 8006374:	4621      	mov	r1, r4
 8006376:	f7ff ff5d 	bl	8006234 <__sflush_r>
 800637a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800637c:	07da      	lsls	r2, r3, #31
 800637e:	4605      	mov	r5, r0
 8006380:	d4e4      	bmi.n	800634c <_fflush_r+0xc>
 8006382:	89a3      	ldrh	r3, [r4, #12]
 8006384:	059b      	lsls	r3, r3, #22
 8006386:	d4e1      	bmi.n	800634c <_fflush_r+0xc>
 8006388:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800638a:	f7ff fb70 	bl	8005a6e <__retarget_lock_release_recursive>
 800638e:	e7dd      	b.n	800634c <_fflush_r+0xc>

08006390 <__swbuf_r>:
 8006390:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006392:	460e      	mov	r6, r1
 8006394:	4614      	mov	r4, r2
 8006396:	4605      	mov	r5, r0
 8006398:	b118      	cbz	r0, 80063a2 <__swbuf_r+0x12>
 800639a:	6a03      	ldr	r3, [r0, #32]
 800639c:	b90b      	cbnz	r3, 80063a2 <__swbuf_r+0x12>
 800639e:	f7ff fa61 	bl	8005864 <__sinit>
 80063a2:	69a3      	ldr	r3, [r4, #24]
 80063a4:	60a3      	str	r3, [r4, #8]
 80063a6:	89a3      	ldrh	r3, [r4, #12]
 80063a8:	071a      	lsls	r2, r3, #28
 80063aa:	d525      	bpl.n	80063f8 <__swbuf_r+0x68>
 80063ac:	6923      	ldr	r3, [r4, #16]
 80063ae:	b31b      	cbz	r3, 80063f8 <__swbuf_r+0x68>
 80063b0:	6823      	ldr	r3, [r4, #0]
 80063b2:	6922      	ldr	r2, [r4, #16]
 80063b4:	1a98      	subs	r0, r3, r2
 80063b6:	6963      	ldr	r3, [r4, #20]
 80063b8:	b2f6      	uxtb	r6, r6
 80063ba:	4283      	cmp	r3, r0
 80063bc:	4637      	mov	r7, r6
 80063be:	dc04      	bgt.n	80063ca <__swbuf_r+0x3a>
 80063c0:	4621      	mov	r1, r4
 80063c2:	4628      	mov	r0, r5
 80063c4:	f7ff ffbc 	bl	8006340 <_fflush_r>
 80063c8:	b9e0      	cbnz	r0, 8006404 <__swbuf_r+0x74>
 80063ca:	68a3      	ldr	r3, [r4, #8]
 80063cc:	3b01      	subs	r3, #1
 80063ce:	60a3      	str	r3, [r4, #8]
 80063d0:	6823      	ldr	r3, [r4, #0]
 80063d2:	1c5a      	adds	r2, r3, #1
 80063d4:	6022      	str	r2, [r4, #0]
 80063d6:	701e      	strb	r6, [r3, #0]
 80063d8:	6962      	ldr	r2, [r4, #20]
 80063da:	1c43      	adds	r3, r0, #1
 80063dc:	429a      	cmp	r2, r3
 80063de:	d004      	beq.n	80063ea <__swbuf_r+0x5a>
 80063e0:	89a3      	ldrh	r3, [r4, #12]
 80063e2:	07db      	lsls	r3, r3, #31
 80063e4:	d506      	bpl.n	80063f4 <__swbuf_r+0x64>
 80063e6:	2e0a      	cmp	r6, #10
 80063e8:	d104      	bne.n	80063f4 <__swbuf_r+0x64>
 80063ea:	4621      	mov	r1, r4
 80063ec:	4628      	mov	r0, r5
 80063ee:	f7ff ffa7 	bl	8006340 <_fflush_r>
 80063f2:	b938      	cbnz	r0, 8006404 <__swbuf_r+0x74>
 80063f4:	4638      	mov	r0, r7
 80063f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80063f8:	4621      	mov	r1, r4
 80063fa:	4628      	mov	r0, r5
 80063fc:	f000 f806 	bl	800640c <__swsetup_r>
 8006400:	2800      	cmp	r0, #0
 8006402:	d0d5      	beq.n	80063b0 <__swbuf_r+0x20>
 8006404:	f04f 37ff 	mov.w	r7, #4294967295
 8006408:	e7f4      	b.n	80063f4 <__swbuf_r+0x64>
	...

0800640c <__swsetup_r>:
 800640c:	b538      	push	{r3, r4, r5, lr}
 800640e:	4b2a      	ldr	r3, [pc, #168]	; (80064b8 <__swsetup_r+0xac>)
 8006410:	4605      	mov	r5, r0
 8006412:	6818      	ldr	r0, [r3, #0]
 8006414:	460c      	mov	r4, r1
 8006416:	b118      	cbz	r0, 8006420 <__swsetup_r+0x14>
 8006418:	6a03      	ldr	r3, [r0, #32]
 800641a:	b90b      	cbnz	r3, 8006420 <__swsetup_r+0x14>
 800641c:	f7ff fa22 	bl	8005864 <__sinit>
 8006420:	89a3      	ldrh	r3, [r4, #12]
 8006422:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006426:	0718      	lsls	r0, r3, #28
 8006428:	d422      	bmi.n	8006470 <__swsetup_r+0x64>
 800642a:	06d9      	lsls	r1, r3, #27
 800642c:	d407      	bmi.n	800643e <__swsetup_r+0x32>
 800642e:	2309      	movs	r3, #9
 8006430:	602b      	str	r3, [r5, #0]
 8006432:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006436:	81a3      	strh	r3, [r4, #12]
 8006438:	f04f 30ff 	mov.w	r0, #4294967295
 800643c:	e034      	b.n	80064a8 <__swsetup_r+0x9c>
 800643e:	0758      	lsls	r0, r3, #29
 8006440:	d512      	bpl.n	8006468 <__swsetup_r+0x5c>
 8006442:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006444:	b141      	cbz	r1, 8006458 <__swsetup_r+0x4c>
 8006446:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800644a:	4299      	cmp	r1, r3
 800644c:	d002      	beq.n	8006454 <__swsetup_r+0x48>
 800644e:	4628      	mov	r0, r5
 8006450:	f7ff fb24 	bl	8005a9c <_free_r>
 8006454:	2300      	movs	r3, #0
 8006456:	6363      	str	r3, [r4, #52]	; 0x34
 8006458:	89a3      	ldrh	r3, [r4, #12]
 800645a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800645e:	81a3      	strh	r3, [r4, #12]
 8006460:	2300      	movs	r3, #0
 8006462:	6063      	str	r3, [r4, #4]
 8006464:	6923      	ldr	r3, [r4, #16]
 8006466:	6023      	str	r3, [r4, #0]
 8006468:	89a3      	ldrh	r3, [r4, #12]
 800646a:	f043 0308 	orr.w	r3, r3, #8
 800646e:	81a3      	strh	r3, [r4, #12]
 8006470:	6923      	ldr	r3, [r4, #16]
 8006472:	b94b      	cbnz	r3, 8006488 <__swsetup_r+0x7c>
 8006474:	89a3      	ldrh	r3, [r4, #12]
 8006476:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800647a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800647e:	d003      	beq.n	8006488 <__swsetup_r+0x7c>
 8006480:	4621      	mov	r1, r4
 8006482:	4628      	mov	r0, r5
 8006484:	f000 f894 	bl	80065b0 <__smakebuf_r>
 8006488:	89a0      	ldrh	r0, [r4, #12]
 800648a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800648e:	f010 0301 	ands.w	r3, r0, #1
 8006492:	d00a      	beq.n	80064aa <__swsetup_r+0x9e>
 8006494:	2300      	movs	r3, #0
 8006496:	60a3      	str	r3, [r4, #8]
 8006498:	6963      	ldr	r3, [r4, #20]
 800649a:	425b      	negs	r3, r3
 800649c:	61a3      	str	r3, [r4, #24]
 800649e:	6923      	ldr	r3, [r4, #16]
 80064a0:	b943      	cbnz	r3, 80064b4 <__swsetup_r+0xa8>
 80064a2:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80064a6:	d1c4      	bne.n	8006432 <__swsetup_r+0x26>
 80064a8:	bd38      	pop	{r3, r4, r5, pc}
 80064aa:	0781      	lsls	r1, r0, #30
 80064ac:	bf58      	it	pl
 80064ae:	6963      	ldrpl	r3, [r4, #20]
 80064b0:	60a3      	str	r3, [r4, #8]
 80064b2:	e7f4      	b.n	800649e <__swsetup_r+0x92>
 80064b4:	2000      	movs	r0, #0
 80064b6:	e7f7      	b.n	80064a8 <__swsetup_r+0x9c>
 80064b8:	200000f4 	.word	0x200000f4

080064bc <_raise_r>:
 80064bc:	291f      	cmp	r1, #31
 80064be:	b538      	push	{r3, r4, r5, lr}
 80064c0:	4604      	mov	r4, r0
 80064c2:	460d      	mov	r5, r1
 80064c4:	d904      	bls.n	80064d0 <_raise_r+0x14>
 80064c6:	2316      	movs	r3, #22
 80064c8:	6003      	str	r3, [r0, #0]
 80064ca:	f04f 30ff 	mov.w	r0, #4294967295
 80064ce:	bd38      	pop	{r3, r4, r5, pc}
 80064d0:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 80064d2:	b112      	cbz	r2, 80064da <_raise_r+0x1e>
 80064d4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80064d8:	b94b      	cbnz	r3, 80064ee <_raise_r+0x32>
 80064da:	4620      	mov	r0, r4
 80064dc:	f000 f830 	bl	8006540 <_getpid_r>
 80064e0:	462a      	mov	r2, r5
 80064e2:	4601      	mov	r1, r0
 80064e4:	4620      	mov	r0, r4
 80064e6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80064ea:	f000 b817 	b.w	800651c <_kill_r>
 80064ee:	2b01      	cmp	r3, #1
 80064f0:	d00a      	beq.n	8006508 <_raise_r+0x4c>
 80064f2:	1c59      	adds	r1, r3, #1
 80064f4:	d103      	bne.n	80064fe <_raise_r+0x42>
 80064f6:	2316      	movs	r3, #22
 80064f8:	6003      	str	r3, [r0, #0]
 80064fa:	2001      	movs	r0, #1
 80064fc:	e7e7      	b.n	80064ce <_raise_r+0x12>
 80064fe:	2400      	movs	r4, #0
 8006500:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8006504:	4628      	mov	r0, r5
 8006506:	4798      	blx	r3
 8006508:	2000      	movs	r0, #0
 800650a:	e7e0      	b.n	80064ce <_raise_r+0x12>

0800650c <raise>:
 800650c:	4b02      	ldr	r3, [pc, #8]	; (8006518 <raise+0xc>)
 800650e:	4601      	mov	r1, r0
 8006510:	6818      	ldr	r0, [r3, #0]
 8006512:	f7ff bfd3 	b.w	80064bc <_raise_r>
 8006516:	bf00      	nop
 8006518:	200000f4 	.word	0x200000f4

0800651c <_kill_r>:
 800651c:	b538      	push	{r3, r4, r5, lr}
 800651e:	4d07      	ldr	r5, [pc, #28]	; (800653c <_kill_r+0x20>)
 8006520:	2300      	movs	r3, #0
 8006522:	4604      	mov	r4, r0
 8006524:	4608      	mov	r0, r1
 8006526:	4611      	mov	r1, r2
 8006528:	602b      	str	r3, [r5, #0]
 800652a:	f7fa ff29 	bl	8001380 <_kill>
 800652e:	1c43      	adds	r3, r0, #1
 8006530:	d102      	bne.n	8006538 <_kill_r+0x1c>
 8006532:	682b      	ldr	r3, [r5, #0]
 8006534:	b103      	cbz	r3, 8006538 <_kill_r+0x1c>
 8006536:	6023      	str	r3, [r4, #0]
 8006538:	bd38      	pop	{r3, r4, r5, pc}
 800653a:	bf00      	nop
 800653c:	200004f8 	.word	0x200004f8

08006540 <_getpid_r>:
 8006540:	f7fa bf16 	b.w	8001370 <_getpid>

08006544 <_sbrk_r>:
 8006544:	b538      	push	{r3, r4, r5, lr}
 8006546:	4d06      	ldr	r5, [pc, #24]	; (8006560 <_sbrk_r+0x1c>)
 8006548:	2300      	movs	r3, #0
 800654a:	4604      	mov	r4, r0
 800654c:	4608      	mov	r0, r1
 800654e:	602b      	str	r3, [r5, #0]
 8006550:	f7fa ff9e 	bl	8001490 <_sbrk>
 8006554:	1c43      	adds	r3, r0, #1
 8006556:	d102      	bne.n	800655e <_sbrk_r+0x1a>
 8006558:	682b      	ldr	r3, [r5, #0]
 800655a:	b103      	cbz	r3, 800655e <_sbrk_r+0x1a>
 800655c:	6023      	str	r3, [r4, #0]
 800655e:	bd38      	pop	{r3, r4, r5, pc}
 8006560:	200004f8 	.word	0x200004f8

08006564 <__swhatbuf_r>:
 8006564:	b570      	push	{r4, r5, r6, lr}
 8006566:	460c      	mov	r4, r1
 8006568:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800656c:	2900      	cmp	r1, #0
 800656e:	b096      	sub	sp, #88	; 0x58
 8006570:	4615      	mov	r5, r2
 8006572:	461e      	mov	r6, r3
 8006574:	da0d      	bge.n	8006592 <__swhatbuf_r+0x2e>
 8006576:	89a3      	ldrh	r3, [r4, #12]
 8006578:	f013 0f80 	tst.w	r3, #128	; 0x80
 800657c:	f04f 0100 	mov.w	r1, #0
 8006580:	bf0c      	ite	eq
 8006582:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8006586:	2340      	movne	r3, #64	; 0x40
 8006588:	2000      	movs	r0, #0
 800658a:	6031      	str	r1, [r6, #0]
 800658c:	602b      	str	r3, [r5, #0]
 800658e:	b016      	add	sp, #88	; 0x58
 8006590:	bd70      	pop	{r4, r5, r6, pc}
 8006592:	466a      	mov	r2, sp
 8006594:	f000 f848 	bl	8006628 <_fstat_r>
 8006598:	2800      	cmp	r0, #0
 800659a:	dbec      	blt.n	8006576 <__swhatbuf_r+0x12>
 800659c:	9901      	ldr	r1, [sp, #4]
 800659e:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 80065a2:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 80065a6:	4259      	negs	r1, r3
 80065a8:	4159      	adcs	r1, r3
 80065aa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80065ae:	e7eb      	b.n	8006588 <__swhatbuf_r+0x24>

080065b0 <__smakebuf_r>:
 80065b0:	898b      	ldrh	r3, [r1, #12]
 80065b2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80065b4:	079d      	lsls	r5, r3, #30
 80065b6:	4606      	mov	r6, r0
 80065b8:	460c      	mov	r4, r1
 80065ba:	d507      	bpl.n	80065cc <__smakebuf_r+0x1c>
 80065bc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80065c0:	6023      	str	r3, [r4, #0]
 80065c2:	6123      	str	r3, [r4, #16]
 80065c4:	2301      	movs	r3, #1
 80065c6:	6163      	str	r3, [r4, #20]
 80065c8:	b002      	add	sp, #8
 80065ca:	bd70      	pop	{r4, r5, r6, pc}
 80065cc:	ab01      	add	r3, sp, #4
 80065ce:	466a      	mov	r2, sp
 80065d0:	f7ff ffc8 	bl	8006564 <__swhatbuf_r>
 80065d4:	9900      	ldr	r1, [sp, #0]
 80065d6:	4605      	mov	r5, r0
 80065d8:	4630      	mov	r0, r6
 80065da:	f7ff facb 	bl	8005b74 <_malloc_r>
 80065de:	b948      	cbnz	r0, 80065f4 <__smakebuf_r+0x44>
 80065e0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80065e4:	059a      	lsls	r2, r3, #22
 80065e6:	d4ef      	bmi.n	80065c8 <__smakebuf_r+0x18>
 80065e8:	f023 0303 	bic.w	r3, r3, #3
 80065ec:	f043 0302 	orr.w	r3, r3, #2
 80065f0:	81a3      	strh	r3, [r4, #12]
 80065f2:	e7e3      	b.n	80065bc <__smakebuf_r+0xc>
 80065f4:	89a3      	ldrh	r3, [r4, #12]
 80065f6:	6020      	str	r0, [r4, #0]
 80065f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80065fc:	81a3      	strh	r3, [r4, #12]
 80065fe:	9b00      	ldr	r3, [sp, #0]
 8006600:	6163      	str	r3, [r4, #20]
 8006602:	9b01      	ldr	r3, [sp, #4]
 8006604:	6120      	str	r0, [r4, #16]
 8006606:	b15b      	cbz	r3, 8006620 <__smakebuf_r+0x70>
 8006608:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800660c:	4630      	mov	r0, r6
 800660e:	f000 f81d 	bl	800664c <_isatty_r>
 8006612:	b128      	cbz	r0, 8006620 <__smakebuf_r+0x70>
 8006614:	89a3      	ldrh	r3, [r4, #12]
 8006616:	f023 0303 	bic.w	r3, r3, #3
 800661a:	f043 0301 	orr.w	r3, r3, #1
 800661e:	81a3      	strh	r3, [r4, #12]
 8006620:	89a3      	ldrh	r3, [r4, #12]
 8006622:	431d      	orrs	r5, r3
 8006624:	81a5      	strh	r5, [r4, #12]
 8006626:	e7cf      	b.n	80065c8 <__smakebuf_r+0x18>

08006628 <_fstat_r>:
 8006628:	b538      	push	{r3, r4, r5, lr}
 800662a:	4d07      	ldr	r5, [pc, #28]	; (8006648 <_fstat_r+0x20>)
 800662c:	2300      	movs	r3, #0
 800662e:	4604      	mov	r4, r0
 8006630:	4608      	mov	r0, r1
 8006632:	4611      	mov	r1, r2
 8006634:	602b      	str	r3, [r5, #0]
 8006636:	f7fa ff02 	bl	800143e <_fstat>
 800663a:	1c43      	adds	r3, r0, #1
 800663c:	d102      	bne.n	8006644 <_fstat_r+0x1c>
 800663e:	682b      	ldr	r3, [r5, #0]
 8006640:	b103      	cbz	r3, 8006644 <_fstat_r+0x1c>
 8006642:	6023      	str	r3, [r4, #0]
 8006644:	bd38      	pop	{r3, r4, r5, pc}
 8006646:	bf00      	nop
 8006648:	200004f8 	.word	0x200004f8

0800664c <_isatty_r>:
 800664c:	b538      	push	{r3, r4, r5, lr}
 800664e:	4d06      	ldr	r5, [pc, #24]	; (8006668 <_isatty_r+0x1c>)
 8006650:	2300      	movs	r3, #0
 8006652:	4604      	mov	r4, r0
 8006654:	4608      	mov	r0, r1
 8006656:	602b      	str	r3, [r5, #0]
 8006658:	f7fa ff01 	bl	800145e <_isatty>
 800665c:	1c43      	adds	r3, r0, #1
 800665e:	d102      	bne.n	8006666 <_isatty_r+0x1a>
 8006660:	682b      	ldr	r3, [r5, #0]
 8006662:	b103      	cbz	r3, 8006666 <_isatty_r+0x1a>
 8006664:	6023      	str	r3, [r4, #0]
 8006666:	bd38      	pop	{r3, r4, r5, pc}
 8006668:	200004f8 	.word	0x200004f8

0800666c <_init>:
 800666c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800666e:	bf00      	nop
 8006670:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006672:	bc08      	pop	{r3}
 8006674:	469e      	mov	lr, r3
 8006676:	4770      	bx	lr

08006678 <_fini>:
 8006678:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800667a:	bf00      	nop
 800667c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800667e:	bc08      	pop	{r3}
 8006680:	469e      	mov	lr, r3
 8006682:	4770      	bx	lr
