INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chadl/Documents/SC1005 Lab/Tutorial7/Tutorial7.srcs/sources_1/new/q1_traffic_light.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module q1_traffic_light
