/* SPDX-License-Identifier: BSD-3-Clause */
/*
 * Copyright 2021 NXP
 */

#include "s32-gen1-pinctrl.h"

#ifndef S32R45_PINCTRL_H
#define S32R45_PINCTRL_H

#define I2C1_SCL_IMCR		(615)
#define I2C1_SDA_IMCR		(616)

#define DSPI1_SIN_IMCR		(623)
#define DSPI2_SIN_IMCR		(681)
#define DSPI3_SIN_IMCR		(645)
#define DSPI5_SIN_IMCR		(750)

/* PA14 */
#define PA14_MSCR_S32R45	(14)
#define PA14_I2C1_SCL_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_4 | \
	I2C_PIN_CFG)
#define PA14_I2C1_SCL_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
#define PA14_I2C1_SCL_GPIO	(SIUL2_MSCR_GPIO)

/* PA15 */
#define PA15_MSCR_S32R45	(15)
#define PA15_I2C1_SDA_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_3 | \
	I2C_PIN_CFG)
#define PA15_I2C1_SDA_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
#define PA15_I2C1_SDA_GPIO	(SIUL2_MSCR_GPIO)

/* PB00 */
#define PB00_MSCR_S32R45	(16)
#define PB00_I2C0_SDA_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	I2C_PIN_CFG)
#define PB00_I2C0_SDA_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
#define PB00_I2C0_SDA_GPIO	(SIUL2_MSCR_GPIO)

/* PB01 */
#define PB01_MSCR_S32R45	(17)
#define PB01_I2C0_SCL_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	I2C_PIN_CFG)
#define PB01_I2C0_SCL_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
#define PB01_I2C0_SCL_GPIO	(SIUL2_MSCR_GPIO)

/* PB03 */
#define PB03_MSCR_S32R45	(19)
#define PB03_I2C1_SCL_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	I2C_PIN_CFG)
#define PB03_I2C1_SCL_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)

/* PB04 */
#define PB04_MSCR_S32R45	(20)
#define PB04_I2C1_SDA_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	I2C_PIN_CFG)
#define PB04_SPI1_SCK_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	DSPI_SCK_PIN_CFG)
#define PB04_I2C1_SDA_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)

/* PB05 */
#define PB05_MSCR_S32R45	(21)
#define PB05_I2C2_SCL_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	I2C_PIN_CFG)
#define PB05_SPI1_SIN_CFG	(DSPI_SIN_PIN_CFG)
#define PB05_I2C2_SCL_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
#define PB05_SPI1_SIN_IN	(SIUL2_MSCR_S32_G1_MUX_ID_4)

/* PB06 */
#define PB06_MSCR_S32R45	(22)
#define PB06_I2C2_SDA_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	I2C_PIN_CFG)
#define PB06_SPI1_SOUT_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	DSPI_SOUT_PIN_CFG)
#define PB06_I2C2_SDA_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)

/* PB07 */
#define PB07_MSCR_S32R45	(23)
#define PB07_SPI1_CS0_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	DSPI_CS_PIN_CFG)

/* PB08 */
#define PB08_MSCR_S32R45	(24)
#define PB08_SPI1_CS1_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	DSPI_CS_PIN_CFG)

/* PB11 */
#define PB11_MSCR_S32R45	(27)
#define PB11_SPI2_SCK_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	DSPI_SCK_PIN_CFG)

/* PB13 */
#define PB13_MSCR_S32R45	(29)
#define PB13_SPI2_SOUT_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	DSPI_SOUT_PIN_CFG)

/* PB14 */
#define PB14_MSCR_S32R45	(30)
#define PB14_SPI2_CS0_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	DSPI_CS_PIN_CFG)

/* PB15 */
#define PB15_MSCR_S32R45	(31)
#define PB15_SPI2_CS1_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	DSPI_CS_PIN_CFG)

/* PC01 */
#define PC01_MSCR_S32R45	(33)
#define PC01_I2C4_SDA_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	I2C_PIN_CFG)
#define PC01_SPI2_SIN_CFG	(DSPI_SIN_PIN_CFG)
#define PC01_I2C4_SDA_IN	(SIUL2_MSCR_S32_G1_MUX_ID_3)
#define PC01_SPI2_SIN_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)

/* PC02 */
#define PC02_MSCR_S32R45	(34)
#define PC02_I2C4_SCL_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_2 | \
	I2C_PIN_CFG)
#define PC02_I2C4_SCL_IN	(SIUL2_MSCR_S32_G1_MUX_ID_3)

/* PC04 */
#define PC04_MSCR_S32R45	(36)
#define PC04_SPI3_SCK_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	DSPI_SCK_PIN_CFG)

/* PC06 */
#define PC06_MSCR_S32R45	(38)
#define PC06_SPI3_SIN_CFG	(DSPI_SIN_PIN_CFG)
#define PC06_SPI3_SIN_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)

/* PC07 */
#define PC07_MSCR_S32R45	(39)
#define PC07_SPI3_CS0_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	DSPI_CS_PIN_CFG)

/* PC08 */
#define PC08_MSCR_S32R45	(40)
#define PC08_SPI3_CS1_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	DSPI_CS_PIN_CFG)

/* PC13 */
#define PC13_MSCR_S32R45	(45)
#define PC13_SPI3_SOUT_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	DSPI_SOUT_PIN_CFG)

/* PC14 */
#define PC14_MSCR_S32R45	(46)
#define PC14_SD0_CLK_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	SIUL2_MSCR_S32_G1_SRC_208MHz | SIUL2_MSCR_S32_G1_OBE | \
	SIUL2_MSCR_S32_G1_PUE | SIUL2_MSCR_S32_G1_SMC_DIS)

/* PC15 */
#define PC15_MSCR_S32R45	(47)
#define PC15_SD0_CMD_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	SD0_CMD_PIN_CFG)
#define PC15_SD0_CMD_IN		(SIUL2_MSCR_S32_G1_MUX_ID_2)

/* PD00 */
#define PD00_MSCR_S32R45	(48)
#define PD00_SD0_D0_CFG		(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	SD0_D_PIN_CFG)
#define PD00_SD0_D0_IN		(SIUL2_MSCR_S32_G1_MUX_ID_2)

/* PD01 */
#define PD01_MSCR_S32R45	(49)
#define PD01_SD0_D1_CFG		(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	SD0_D_PIN_CFG)
#define PD01_SD0_D1_IN		(SIUL2_MSCR_S32_G1_MUX_ID_2)

/* PD02 */
#define PD02_MSCR_S32R45	(50)
#define PD02_SD0_D2_CFG		(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	SD0_D_PIN_CFG)
#define PD02_SD0_D2_IN		(SIUL2_MSCR_S32_G1_MUX_ID_2)

/* PD03 */
#define PD03_MSCR_S32R45	(51)
#define PD03_SD0_D3_CFG		(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	SD0_D_PIN_CFG)
#define PD03_SD0_D3_IN		(SIUL2_MSCR_S32_G1_MUX_ID_2)

/* PD04 */
#define PD04_MSCR_S32R45	(52)
#define PD04_SD0_D4_CFG		(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	SD0_D_PIN_CFG)
#define PD04_SD0_D4_IN		(SIUL2_MSCR_S32_G1_MUX_ID_2)

/* PD05 */
#define PD05_MSCR_S32R45	(53)
#define PD05_SD0_D5_CFG		(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	SD0_D_PIN_CFG)
#define PD05_SD0_D5_IN		(SIUL2_MSCR_S32_G1_MUX_ID_2)

/* PD06 */
#define PD06_MSCR_S32R45	(54)
#define PD06_SD0_D6_CFG		(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	SD0_D_PIN_CFG)
#define PD06_SD0_D6_IN		(SIUL2_MSCR_S32_G1_MUX_ID_2)

/* PD07 */
#define PD07_MSCR_S32R45	(55)
#define PD07_SD0_D7_CFG		(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	SD0_D_PIN_CFG)
#define PD07_SD0_D7_IN		(SIUL2_MSCR_S32_G1_MUX_ID_2)

/* PD08 */
#define PD08_MSCR_S32R45	(56)
#define PD08_SD0_RST_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	SIUL2_MSCR_S32_G1_SRC_208MHz | SIUL2_MSCR_S32_G1_OBE | \
	SIUL2_MSCR_S32_G1_PUE | SIUL2_MSCR_S32_G1_SMC_DIS)

/* PD09 */
#define PD09_MSCR_S32R45	(57)
#define PD09_SD0_VSELECT_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	SIUL2_MSCR_S32_G1_SRC_208MHz | SIUL2_MSCR_S32_G1_OBE | \
	SIUL2_MSCR_S32_G1_SMC_DIS)

/* PD12 */
#define PD12_MSCR_S32R45	(60)
#define PD12_GMAC0_MDC_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	MDC_PIN_CFG)

/* PD13 */
#define PD13_MSCR_S32R45	(61)
#define PD13_GMAC0_MDIO_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	MDIO_PIN_CFG)
#define PD13_GMAC0_MDIO_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)

/* PE02 */
#define PE02_MSCR_S32R45	(66)
#define PE02_GMAC0_TX_CLK_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	ENET_CLK_PIN_CFG)
#define PE02_GMAC0_TX_CLK_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)

/* PE03 */
#define PE03_MSCR_S32R45	(67)
#define PE03_GMAC0_TX_EN_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	ENET_OUT_PIN_CFG)

/* PE04 */
#define PE04_MSCR_S32R45	(68)
#define PE04_GMAC0_TX_D0_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	ENET_OUT_PIN_CFG)

/* PE05 */
#define PE05_MSCR_S32R45	(69)
#define PE05_GMAC0_TX_D1_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	ENET_OUT_PIN_CFG)

/* PE06 */
#define PE06_MSCR_S32R45	(70)
#define PE06_GMAC0_TX_D2_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	ENET_OUT_PIN_CFG)

/* PE07 */
#define PE07_MSCR_S32R45	(71)
#define PE07_GMAC0_TX_D3_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	ENET_OUT_PIN_CFG)

/* PE08 */
#define PE08_MSCR_S32R45	(72)
#define PE08_GMAC0_RX_CLK_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	ENET_IN_PIN_CFG)
#define PE08_GMAC0_RX_CLK_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)

/* PE09 */
#define PE09_MSCR_S32R45	(73)
#define PE09_GMAC0_RX_DV_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	ENET_IN_PIN_CFG)
#define PE09_GMAC0_RX_DV_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)

/* PE10 */
#define PE10_MSCR_S32R45	(74)
#define PE10_GMAC0_RX_D0_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	ENET_IN_PIN_CFG)
#define PE10_GMAC0_RX_D0_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)

/* PE11 */
#define PE11_MSCR_S32R45	(75)
#define PE11_GMAC0_RX_D1_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	ENET_IN_PIN_CFG)
#define PE11_GMAC0_RX_D1_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)

/* PE12 */
#define PE12_MSCR_S32R45	(76)
#define PE12_GMAC0_RX_D2_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	ENET_IN_PIN_CFG)
#define PE12_GMAC0_RX_D2_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)

/* PE13 */
#define PE13_MSCR_S32R45	(77)
#define PE13_GMAC0_RX_D3_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	ENET_IN_PIN_CFG)
#define PE13_GMAC0_RX_D3_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)

/* PF05 */
#define PF05_MSCR_S32R45	(85)
#define PF05_QSPI_DATA_A0_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	QSPI_DATA_PIN_CFG)
#define PF05_QSPI_DATA_A0_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)

/* PF06 */
#define PF06_MSCR_S32R45	(86)
#define PF06_QSPI_DATA_A1_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	QSPI_DATA_PIN_CFG)
#define PF06_QSPI_DATA_A1_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)

/* PF07 */
#define PF07_MSCR_S32R45	(87)
#define PF07_QSPI_DATA_A2_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	QSPI_DATA_PIN_CFG)
#define PF07_QSPI_DATA_A2_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)

/* PF08 */
#define PF08_MSCR_S32R45	(88)
#define PF08_QSPI_DATA_A3_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	QSPI_DATA_PIN_CFG)
#define PF08_QSPI_DATA_A3_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)

/* PF09 */
#define PF09_MSCR_S32R45	(89)
#define PF09_QSPI_DATA_A4_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	QSPI_DATA_PIN_CFG)
#define PF09_QSPI_DATA_A4_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)

/* PF10 */
#define PF10_MSCR_S32R45	(90)
#define PF10_QSPI_DATA_A5_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	QSPI_DATA_PIN_CFG)
#define PF10_QSPI_DATA_A5_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)

/* PF11 */
#define PF11_MSCR_S32R45	(91)
#define PF11_QSPI_DATA_A6_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	QSPI_DATA_PIN_CFG)
#define PF11_QSPI_DATA_A6_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)

/* PF12 */
#define PF12_MSCR_S32R45	(92)
#define PF12_QSPI_DATA_A7_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	QSPI_DATA_PIN_CFG)
#define PF12_QSPI_DATA_A7_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)

/* PF13 */
#define PF13_MSCR_S32R45	(93)
#define PF13_QSPI_DQS_A_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	QSPI_DQS_PIN_CFG)
#define PF13_DQS_A_IN		(SIUL2_MSCR_S32_G1_MUX_ID_2)

/* PG00 */
#define PG00_MSCR_S32R45	(96)
#define PG00_QSPI_CLK_A_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	QSPI_CLK_PIN_CFG)

/* PG01 */
#define PG01_MSCR_S32R45	(97)
#define PG01_QSPI_CLK_A_b_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	QSPI_CLK_PIN_CFG)

/* PG02 */
#define PG02_MSCR_S32R45	(98)
#define PG02_QSPI_CLK_2A_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	QSPI_CLK_PIN_CFG)

/* PG03 */
#define PG03_MSCR_S32R45	(99)
#define PG03_QSPI_CLK_2A_b_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	QSPI_CLK_PIN_CFG)

/* PG04 */
#define PG04_MSCR_S32R45	(100)
#define PG04_QSPI_CS_A0		(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	QSPI_CS_PIN_CFG)

/* PG05 */
#define PG05_MSCR_S32R45	(101)
#define PG05_QSPI_CS_A1		(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	QSPI_CS_PIN_CFG)

/* PK00 */
#define PK00_MSCR_S32R45	(128)
#define PK00_SPI5_SCK_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	DSPI_SCK_PIN_CFG)

/* PK03 */
#define PK03_MSCR_S32R45	(131)
#define PK03_SPI5_CS0_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_2 | \
	DSPI_CS_PIN_CFG)

/* PK04 */
#define PK04_MSCR_S32R45	(132)
#define PK04_SPI5_SIN_CFG	(DSPI_SIN_PIN_CFG)
#define PK04_SPI5_SIN_IN	(SIUL2_MSCR_S32_G1_MUX_ID_4)

/* PK05 */
#define PK05_MSCR_S32R45	(133)
#define PK05_SPI5_SOUT_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_4 | \
	DSPI_SOUT_PIN_CFG)

#endif
