"C:/Users/jcarlin/Documents/GitHub/e155-lab3/fpga/src/key_scan.sv=verilog,work,System Verilog"
"C:/Users/jcarlin/Documents/GitHub/e155-lab3/fpga/testbench/key_scan_tb.sv=verilog,work,System Verilog"
