Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Mar 25 14:13:36 2020
| Host         : InfinityTimeout running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_Student_control_sets_placed.rpt
| Design       : Top_Student
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    28 |
| Unused register locations in slices containing registers |    66 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      6 |            1 |
|      8 |            1 |
|     10 |            1 |
|     14 |            2 |
|    16+ |           22 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             210 |           44 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             452 |           72 |
| Yes          | No                    | No                     |              88 |           20 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             128 |           17 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+-----------------------------------+------------------------------+------------------+----------------+
|         Clock Signal        |           Enable Signal           |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+-----------------------------+-----------------------------------+------------------------------+------------------+----------------+
| ~sixclock_BUFG              |                                   |                              |                1 |              2 |
|  deboun/test/slow           |                                   |                              |                1 |              6 |
|  sixclock_BUFG              |                                   | soundlevel[15]_i_1_n_0       |                1 |              8 |
|  clk2_BUFG                  |                                   | amp/countA[4]_i_1_n_0        |                5 |             10 |
|  clk381hz/clk381            |                                   |                              |                1 |             14 |
|  clk381hz/clk381            |                                   | sw_IBUF[0]                   |                2 |             14 |
|  clk2_BUFG                  |                                   | sw_IBUF[0]                   |                3 |             16 |
|  CLK100MHZ_IBUF_BUFG        |                                   | J_MIC3_Pin1_OBUF_BUFG        |                3 |             24 |
|  J_MIC3_Pin1_OBUF_BUFG      | amp/max0_carry__0_n_2             | amp/counter[15]_i_1_n_0      |                4 |             24 |
|  clk2_BUFG                  |                                   |                              |                2 |             24 |
|  sixclock_BUFG              |                                   | sw_IBUF[10]                  |                3 |             24 |
|  sixclock_BUFG              | copy_of_mic[11]_i_1_n_0           |                              |                2 |             24 |
| ~CaptAudio/J_MIC3_Pin4_OBUF |                                   |                              |                5 |             24 |
|  J_MIC3_Pin1_OBUF_BUFG      |                                   | amp/counter[15]_i_1_n_0      |                4 |             30 |
|  clk2_BUFG                  | amp/led_state[15]_i_1_n_0         |                              |                3 |             32 |
|  sixclock_BUFG              | display/rect/oled_data            |                              |               15 |             32 |
|  sixclock_BUFG              |                                   | display/GREEN1               |                6 |             34 |
| ~sixclock_BUFG              |                                   | deboun/reset                 |                6 |             34 |
|  sixclock_BUFG              |                                   |                              |               12 |             38 |
| ~sixclock_BUFG              | oled/delay[0]_i_1_n_0             | deboun/reset                 |                5 |             40 |
|  CLK100MHZ_IBUF_BUFG        |                                   | clk2hz/count[0]_i_1__0_n_0   |                6 |             42 |
|  CLK100MHZ_IBUF_BUFG        |                                   | clk381hz/clear               |                6 |             42 |
|  CLK100MHZ_IBUF_BUFG        |                                   | clk6p25m/count[0]_i_1__1_n_0 |                6 |             42 |
|  CLK100MHZ_IBUF_BUFG        |                                   | clk/count[0]_i_1__2_n_0      |                6 |             42 |
|  J_MIC3_Pin1_OBUF_BUFG      |                                   |                              |               10 |             46 |
|  CLK100MHZ_IBUF_BUFG        |                                   |                              |               12 |             56 |
| ~sixclock_BUFG              | oled/FSM_onehot_state[31]_i_1_n_0 | deboun/reset                 |                8 |             64 |
| ~sixclock_BUFG              |                                   | oled/spi_word[39]_i_1_n_0    |               15 |             90 |
+-----------------------------+-----------------------------------+------------------------------+------------------+----------------+


