<TABLE>
<TR  bgcolor="#C0C0C0">
<TH>Hierarchy</TH>
<TH>Input</TH>
<TH>Constant Input</TH>
<TH>Unused Input</TH>
<TH>Floating Input</TH>
<TH>Output</TH>
<TH>Constant Output</TH>
<TH>Unused Output</TH>
<TH>Floating Output</TH>
<TH>Bidir</TH>
<TH>Constant Bidir</TH>
<TH>Unused Bidir</TH>
<TH>Input only Bidir</TH>
<TH>Output only Bidir</TH>
</TR>
<TR >
<TD >AC30</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|rst_controller|alt_rst_req_sync_uq1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|rst_controller|alt_rst_sync_uq1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|rst_controller</TD>
<TD >33</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >1</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|irq_mapper</TD>
<TD >3</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|mm_interconnect_5|cra_root_cra_slave_translator</TD>
<TD >182</TD>
<TD >4</TD>
<TD >23</TD>
<TD >4</TD>
<TD >147</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|mm_interconnect_5|acl_iface_kernel_cra_translator</TD>
<TD >182</TD>
<TD >11</TD>
<TD >2</TD>
<TD >11</TD>
<TD >176</TD>
<TD >11</TD>
<TD >11</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|mm_interconnect_5</TD>
<TD >176</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >147</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|mm_interconnect_0|acl_iface_kernel_mem0_translator</TD>
<TD >596</TD>
<TD >4</TD>
<TD >5</TD>
<TD >4</TD>
<TD >579</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|mm_interconnect_0|squeezenet_system_avm_memgmem0_port_0_0_rw_translator</TD>
<TD >594</TD>
<TD >14</TD>
<TD >2</TD>
<TD >14</TD>
<TD >590</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|mm_interconnect_0</TD>
<TD >587</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >579</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_DISABLE_DATA_REORDER.GEN_DATA_VALID[0].lsu_rd_back|port_num_fifo|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_DISABLE_DATA_REORDER.GEN_DATA_VALID[0].lsu_rd_back|port_num_fifo|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_DISABLE_DATA_REORDER.GEN_DATA_VALID[0].lsu_rd_back|port_num_fifo|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_DISABLE_DATA_REORDER.GEN_DATA_VALID[0].lsu_rd_back|port_num_fifo|auto_generated|dpfifo|two_comparison</TD>
<TD >18</TD>
<TD >9</TD>
<TD >0</TD>
<TD >9</TD>
<TD >1</TD>
<TD >9</TD>
<TD >9</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_DISABLE_DATA_REORDER.GEN_DATA_VALID[0].lsu_rd_back|port_num_fifo|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >18</TD>
<TD >9</TD>
<TD >0</TD>
<TD >9</TD>
<TD >1</TD>
<TD >9</TD>
<TD >9</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_DISABLE_DATA_REORDER.GEN_DATA_VALID[0].lsu_rd_back|port_num_fifo|auto_generated|dpfifo|FIFOram</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_DISABLE_DATA_REORDER.GEN_DATA_VALID[0].lsu_rd_back|port_num_fifo|auto_generated|dpfifo</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_DISABLE_DATA_REORDER.GEN_DATA_VALID[0].lsu_rd_back|port_num_fifo|auto_generated</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_DISABLE_DATA_REORDER.GEN_DATA_VALID[0].lsu_rd_back</TD>
<TD >270</TD>
<TD >3074</TD>
<TD >0</TD>
<TD >3074</TD>
<TD >3343</TD>
<TD >3074</TD>
<TD >3074</TD>
<TD >3074</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_WRITE_RING.GEN_SINGLE_WR_RING.wr_ring|GEN_DISABLE_FAST.GEN_IC[3].ic|local_reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_WRITE_RING.GEN_SINGLE_WR_RING.wr_ring|GEN_DISABLE_FAST.GEN_IC[3].ic</TD>
<TD >648</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >328</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_WRITE_RING.GEN_SINGLE_WR_RING.wr_ring|GEN_DISABLE_FAST.GEN_IC[2].ic|local_reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_WRITE_RING.GEN_SINGLE_WR_RING.wr_ring|GEN_DISABLE_FAST.GEN_IC[2].ic</TD>
<TD >648</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >328</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_WRITE_RING.GEN_SINGLE_WR_RING.wr_ring|GEN_DISABLE_FAST.GEN_IC[1].ic|local_reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_WRITE_RING.GEN_SINGLE_WR_RING.wr_ring|GEN_DISABLE_FAST.GEN_IC[1].ic</TD>
<TD >648</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >328</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_WRITE_RING.GEN_SINGLE_WR_RING.wr_ring|GEN_DISABLE_FAST.GEN_IC[0].ic|local_reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_WRITE_RING.GEN_SINGLE_WR_RING.wr_ring|GEN_DISABLE_FAST.GEN_IC[0].ic</TD>
<TD >648</TD>
<TD >294</TD>
<TD >0</TD>
<TD >294</TD>
<TD >328</TD>
<TD >294</TD>
<TD >294</TD>
<TD >294</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_WRITE_RING.GEN_SINGLE_WR_RING.wr_ring|local_reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_WRITE_RING.GEN_SINGLE_WR_RING.wr_ring</TD>
<TD >1317</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >332</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_WRITE_RING.GEN_WR_ROOT_FIFOS[0].wr_fifo|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_WRITE_RING.GEN_WR_ROOT_FIFOS[0].wr_fifo|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_WRITE_RING.GEN_WR_ROOT_FIFOS[0].wr_fifo|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_WRITE_RING.GEN_WR_ROOT_FIFOS[0].wr_fifo|auto_generated|dpfifo|two_comparison</TD>
<TD >18</TD>
<TD >9</TD>
<TD >0</TD>
<TD >9</TD>
<TD >1</TD>
<TD >9</TD>
<TD >9</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_WRITE_RING.GEN_WR_ROOT_FIFOS[0].wr_fifo|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >18</TD>
<TD >9</TD>
<TD >0</TD>
<TD >9</TD>
<TD >1</TD>
<TD >9</TD>
<TD >9</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_WRITE_RING.GEN_WR_ROOT_FIFOS[0].wr_fifo|auto_generated|dpfifo|FIFOram</TD>
<TD >340</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >318</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_WRITE_RING.GEN_WR_ROOT_FIFOS[0].wr_fifo|auto_generated|dpfifo</TD>
<TD >323</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >328</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_WRITE_RING.GEN_WR_ROOT_FIFOS[0].wr_fifo|auto_generated</TD>
<TD >322</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >320</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_RD.GEN_RD_SET[0].rd_fifo|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_RD.GEN_RD_SET[0].rd_fifo|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_RD.GEN_RD_SET[0].rd_fifo|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_RD.GEN_RD_SET[0].rd_fifo|auto_generated|dpfifo|two_comparison</TD>
<TD >18</TD>
<TD >9</TD>
<TD >0</TD>
<TD >9</TD>
<TD >1</TD>
<TD >9</TD>
<TD >9</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_RD.GEN_RD_SET[0].rd_fifo|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >18</TD>
<TD >9</TD>
<TD >0</TD>
<TD >9</TD>
<TD >1</TD>
<TD >9</TD>
<TD >9</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_RD.GEN_RD_SET[0].rd_fifo|auto_generated|dpfifo|FIFOram</TD>
<TD >52</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_RD.GEN_RD_SET[0].rd_fifo|auto_generated|dpfifo</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_RD.GEN_RD_SET[0].rd_fifo|auto_generated</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_RD.rd_ring|GEN_DISABLE_FAST.GEN_IC[12].ic|local_reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_RD.rd_ring|GEN_DISABLE_FAST.GEN_IC[12].ic</TD>
<TD >652</TD>
<TD >296</TD>
<TD >576</TD>
<TD >296</TD>
<TD >332</TD>
<TD >296</TD>
<TD >296</TD>
<TD >296</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_RD.rd_ring|GEN_DISABLE_FAST.GEN_IC[11].ic|local_reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_RD.rd_ring|GEN_DISABLE_FAST.GEN_IC[11].ic</TD>
<TD >652</TD>
<TD >296</TD>
<TD >576</TD>
<TD >296</TD>
<TD >332</TD>
<TD >296</TD>
<TD >296</TD>
<TD >296</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_RD.rd_ring|GEN_DISABLE_FAST.GEN_IC[10].ic|local_reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_RD.rd_ring|GEN_DISABLE_FAST.GEN_IC[10].ic</TD>
<TD >652</TD>
<TD >296</TD>
<TD >576</TD>
<TD >296</TD>
<TD >332</TD>
<TD >296</TD>
<TD >296</TD>
<TD >296</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_RD.rd_ring|GEN_DISABLE_FAST.GEN_IC[9].ic|local_reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_RD.rd_ring|GEN_DISABLE_FAST.GEN_IC[9].ic</TD>
<TD >652</TD>
<TD >296</TD>
<TD >576</TD>
<TD >296</TD>
<TD >332</TD>
<TD >296</TD>
<TD >296</TD>
<TD >296</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_RD.rd_ring|GEN_DISABLE_FAST.GEN_IC[8].ic|local_reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_RD.rd_ring|GEN_DISABLE_FAST.GEN_IC[8].ic</TD>
<TD >652</TD>
<TD >296</TD>
<TD >576</TD>
<TD >296</TD>
<TD >332</TD>
<TD >296</TD>
<TD >296</TD>
<TD >296</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_RD.rd_ring|GEN_DISABLE_FAST.GEN_IC[7].ic|local_reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_RD.rd_ring|GEN_DISABLE_FAST.GEN_IC[7].ic</TD>
<TD >652</TD>
<TD >296</TD>
<TD >576</TD>
<TD >296</TD>
<TD >332</TD>
<TD >296</TD>
<TD >296</TD>
<TD >296</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_RD.rd_ring|GEN_DISABLE_FAST.GEN_IC[6].ic|local_reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_RD.rd_ring|GEN_DISABLE_FAST.GEN_IC[6].ic</TD>
<TD >652</TD>
<TD >296</TD>
<TD >576</TD>
<TD >296</TD>
<TD >332</TD>
<TD >296</TD>
<TD >296</TD>
<TD >296</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_RD.rd_ring|GEN_DISABLE_FAST.GEN_IC[5].ic|local_reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_RD.rd_ring|GEN_DISABLE_FAST.GEN_IC[5].ic</TD>
<TD >652</TD>
<TD >296</TD>
<TD >576</TD>
<TD >296</TD>
<TD >332</TD>
<TD >296</TD>
<TD >296</TD>
<TD >296</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_RD.rd_ring|GEN_DISABLE_FAST.GEN_IC[4].ic|local_reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_RD.rd_ring|GEN_DISABLE_FAST.GEN_IC[4].ic</TD>
<TD >652</TD>
<TD >296</TD>
<TD >576</TD>
<TD >296</TD>
<TD >332</TD>
<TD >296</TD>
<TD >296</TD>
<TD >296</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_RD.rd_ring|GEN_DISABLE_FAST.GEN_IC[3].ic|local_reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_RD.rd_ring|GEN_DISABLE_FAST.GEN_IC[3].ic</TD>
<TD >652</TD>
<TD >296</TD>
<TD >576</TD>
<TD >296</TD>
<TD >332</TD>
<TD >296</TD>
<TD >296</TD>
<TD >296</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_RD.rd_ring|GEN_DISABLE_FAST.GEN_IC[2].ic|local_reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_RD.rd_ring|GEN_DISABLE_FAST.GEN_IC[2].ic</TD>
<TD >652</TD>
<TD >296</TD>
<TD >576</TD>
<TD >296</TD>
<TD >332</TD>
<TD >296</TD>
<TD >296</TD>
<TD >296</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_RD.rd_ring|GEN_DISABLE_FAST.GEN_IC[1].ic|local_reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_RD.rd_ring|GEN_DISABLE_FAST.GEN_IC[1].ic</TD>
<TD >652</TD>
<TD >296</TD>
<TD >576</TD>
<TD >296</TD>
<TD >332</TD>
<TD >296</TD>
<TD >296</TD>
<TD >296</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_RD.rd_ring|GEN_DISABLE_FAST.GEN_IC[0].ic|local_reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_RD.rd_ring|GEN_DISABLE_FAST.GEN_IC[0].ic</TD>
<TD >652</TD>
<TD >586</TD>
<TD >288</TD>
<TD >586</TD>
<TD >332</TD>
<TD >586</TD>
<TD >586</TD>
<TD >586</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_RD.rd_ring|local_reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic|GEN_MULTIPLE_PORT.GEN_ENABLE_RD.rd_ring</TD>
<TD >4199</TD>
<TD >4097</TD>
<TD >0</TD>
<TD >4097</TD>
<TD >352</TD>
<TD >4097</TD>
<TD >4097</TD>
<TD >4097</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|lsu_ic_top|GEN_SIMPLE.lsu_ic</TD>
<TD >2355</TD>
<TD >4</TD>
<TD >416</TD>
<TD >4</TD>
<TD >3686</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|lsu_ic_top|local_reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|lsu_ic_top</TD>
<TD >2440</TD>
<TD >421</TD>
<TD >85</TD>
<TD >421</TD>
<TD >3687</TD>
<TD >421</TD>
<TD >421</TD>
<TD >421</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_start_elem_inst_0|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_start_elem_inst_0|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_start_elem_inst_0|acl_reset_handler_inst|reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_start_elem_inst_0|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_start_elem_inst_0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|theacl_clock2x_dummy_consumer</TD>
<TD >3</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|themaxpool2d_B3_branch</TD>
<TD >198</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >195</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|i_exitcond12_maxpool2d_delay</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d|thei_store_unnamed_maxpool2d1_maxpool2d41|bursting_write|bursting_write|req_fifo2|fifo_outer|staging_reg</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d|thei_store_unnamed_maxpool2d1_maxpool2d41|bursting_write|bursting_write|req_fifo2|fifo_outer|fifo</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d|thei_store_unnamed_maxpool2d1_maxpool2d41|bursting_write|bursting_write|req_fifo2|fifo_outer</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d|thei_store_unnamed_maxpool2d1_maxpool2d41|bursting_write|bursting_write|req_fifo2|fifo_inner|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d|thei_store_unnamed_maxpool2d1_maxpool2d41|bursting_write|bursting_write|req_fifo2|fifo_inner|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d|thei_store_unnamed_maxpool2d1_maxpool2d41|bursting_write|bursting_write|req_fifo2|fifo_inner|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d|thei_store_unnamed_maxpool2d1_maxpool2d41|bursting_write|bursting_write|req_fifo2|fifo_inner|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >10</TD>
<TD >5</TD>
<TD >0</TD>
<TD >5</TD>
<TD >1</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d|thei_store_unnamed_maxpool2d1_maxpool2d41|bursting_write|bursting_write|req_fifo2|fifo_inner|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >10</TD>
<TD >5</TD>
<TD >0</TD>
<TD >5</TD>
<TD >1</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d|thei_store_unnamed_maxpool2d1_maxpool2d41|bursting_write|bursting_write|req_fifo2|fifo_inner|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >44</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d|thei_store_unnamed_maxpool2d1_maxpool2d41|bursting_write|bursting_write|req_fifo2|fifo_inner|scfifo_component|auto_generated|dpfifo</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d|thei_store_unnamed_maxpool2d1_maxpool2d41|bursting_write|bursting_write|req_fifo2|fifo_inner|scfifo_component|auto_generated</TD>
<TD >34</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >38</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d|thei_store_unnamed_maxpool2d1_maxpool2d41|bursting_write|bursting_write|req_fifo2|fifo_inner</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d|thei_store_unnamed_maxpool2d1_maxpool2d41|bursting_write|bursting_write|req_fifo2</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d|thei_store_unnamed_maxpool2d1_maxpool2d41|bursting_write|bursting_write|ack_fifo|fifo_outer|staging_reg</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d|thei_store_unnamed_maxpool2d1_maxpool2d41|bursting_write|bursting_write|ack_fifo|fifo_outer|fifo</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d|thei_store_unnamed_maxpool2d1_maxpool2d41|bursting_write|bursting_write|ack_fifo|fifo_outer</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d|thei_store_unnamed_maxpool2d1_maxpool2d41|bursting_write|bursting_write|ack_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d|thei_store_unnamed_maxpool2d1_maxpool2d41|bursting_write|bursting_write|ack_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d|thei_store_unnamed_maxpool2d1_maxpool2d41|bursting_write|bursting_write|ack_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d|thei_store_unnamed_maxpool2d1_maxpool2d41|bursting_write|bursting_write|ack_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >12</TD>
<TD >6</TD>
<TD >0</TD>
<TD >6</TD>
<TD >1</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d|thei_store_unnamed_maxpool2d1_maxpool2d41|bursting_write|bursting_write|ack_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >12</TD>
<TD >6</TD>
<TD >0</TD>
<TD >6</TD>
<TD >1</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d|thei_store_unnamed_maxpool2d1_maxpool2d41|bursting_write|bursting_write|ack_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >25</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d|thei_store_unnamed_maxpool2d1_maxpool2d41|bursting_write|bursting_write|ack_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >17</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d|thei_store_unnamed_maxpool2d1_maxpool2d41|bursting_write|bursting_write|ack_fifo|fifo_inner|scfifo_component|auto_generated</TD>
<TD >13</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >18</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d|thei_store_unnamed_maxpool2d1_maxpool2d41|bursting_write|bursting_write|ack_fifo|fifo_inner</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d|thei_store_unnamed_maxpool2d1_maxpool2d41|bursting_write|bursting_write|ack_fifo</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d|thei_store_unnamed_maxpool2d1_maxpool2d41|bursting_write|bursting_write|req_fifo|fifo_outer|staging_reg</TD>
<TD >292</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >290</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d|thei_store_unnamed_maxpool2d1_maxpool2d41|bursting_write|bursting_write|req_fifo|fifo_outer|fifo</TD>
<TD >292</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >292</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d|thei_store_unnamed_maxpool2d1_maxpool2d41|bursting_write|bursting_write|req_fifo|fifo_outer</TD>
<TD >292</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >290</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d|thei_store_unnamed_maxpool2d1_maxpool2d41|bursting_write|bursting_write|req_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d|thei_store_unnamed_maxpool2d1_maxpool2d41|bursting_write|bursting_write|req_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d|thei_store_unnamed_maxpool2d1_maxpool2d41|bursting_write|bursting_write|req_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d|thei_store_unnamed_maxpool2d1_maxpool2d41|bursting_write|bursting_write|req_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >10</TD>
<TD >5</TD>
<TD >0</TD>
<TD >5</TD>
<TD >1</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d|thei_store_unnamed_maxpool2d1_maxpool2d41|bursting_write|bursting_write|req_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >10</TD>
<TD >5</TD>
<TD >0</TD>
<TD >5</TD>
<TD >1</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d|thei_store_unnamed_maxpool2d1_maxpool2d41|bursting_write|bursting_write|req_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >302</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >288</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d|thei_store_unnamed_maxpool2d1_maxpool2d41|bursting_write|bursting_write|req_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo</TD>
<TD >293</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >295</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d|thei_store_unnamed_maxpool2d1_maxpool2d41|bursting_write|bursting_write|req_fifo|fifo_inner|scfifo_component|auto_generated</TD>
<TD >292</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >296</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d|thei_store_unnamed_maxpool2d1_maxpool2d41|bursting_write|bursting_write|req_fifo|fifo_inner</TD>
<TD >292</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >292</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d|thei_store_unnamed_maxpool2d1_maxpool2d41|bursting_write|bursting_write|req_fifo</TD>
<TD >292</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >290</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d|thei_store_unnamed_maxpool2d1_maxpool2d41|bursting_write|bursting_write|coalescer</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d|thei_store_unnamed_maxpool2d1_maxpool2d41|bursting_write|bursting_write</TD>
<TD >116</TD>
<TD >5</TD>
<TD >48</TD>
<TD >5</TD>
<TD >327</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d|thei_store_unnamed_maxpool2d1_maxpool2d41|bursting_write</TD>
<TD >74</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >327</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d|thei_store_unnamed_maxpool2d1_maxpool2d41|u_permute_address</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d|thei_store_unnamed_maxpool2d1_maxpool2d41|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d|thei_store_unnamed_maxpool2d1_maxpool2d41|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d|thei_store_unnamed_maxpool2d1_maxpool2d41|acl_reset_handler_inst|reset_fanout_pipeline|GEN_SYNCHRONIZER.reset_synchronizer</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d|thei_store_unnamed_maxpool2d1_maxpool2d41|acl_reset_handler_inst|reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d|thei_store_unnamed_maxpool2d1_maxpool2d41|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d|thei_store_unnamed_maxpool2d1_maxpool2d41</TD>
<TD >460</TD>
<TD >237</TD>
<TD >258</TD>
<TD >237</TD>
<TD >431</TD>
<TD >237</TD>
<TD >237</TD>
<TD >237</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_store_unnamed_maxpool2d1_maxpool2d</TD>
<TD >361</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >329</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thebubble_out_i_syncbuf_output_size_sync_buffer3_maxpool2d_1_reg</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_syncbuf_output_size_sync_buffer3_maxpool2d|thei_syncbuf_output_size_sync_buffer3_maxpool2d43</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_syncbuf_output_size_sync_buffer3_maxpool2d</TD>
<TD >37</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thebubble_out_stall_entry_2_reg</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thebubble_out_stall_entry_1_reg</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_syncbuf_output_im_sync_buffer_maxpool2d|thei_syncbuf_output_im_sync_buffer_maxpool2d38</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_syncbuf_output_im_sync_buffer_maxpool2d</TD>
<TD >69</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >66</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thebubble_out_stall_entry_3_reg</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_syncbuf_output_size_sync_buffer4_maxpool2d|thei_syncbuf_output_size_sync_buffer4_maxpool2d47</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|thei_syncbuf_output_size_sync_buffer4_maxpool2d</TD>
<TD >37</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region|i_exitcond11_maxpool2d_delay</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|thebb_maxpool2d_B3_stall_region</TD>
<TD >617</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >522</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3|themaxpool2d_B3_merge</TD>
<TD >261</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >259</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3</TD>
<TD >714</TD>
<TD >0</TD>
<TD >96</TD>
<TD >0</TD>
<TD >522</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B3_sr_0_aunroll_x</TD>
<TD >261</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >259</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B4_sr_0_aunroll_x</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >3</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B4|themaxpool2d_B4_merge</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B4|thebb_maxpool2d_B4_stall_region</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B4|themaxpool2d_B4_branch</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B1_sr_0_aunroll_x</TD>
<TD >196</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >194</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B1|themaxpool2d_B1_branch</TD>
<TD >292</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >290</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B1|thebb_maxpool2d_B1_stall_region|thei_sfc_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d_full_detector|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d_full_detector|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B1|thebb_maxpool2d_B1_stall_region|thei_sfc_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d_full_detector|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d_full_detector|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B1|thebb_maxpool2d_B1_stall_region|thei_sfc_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d_full_detector|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d_full_detector|acl_reset_handler_inst|reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B1|thebb_maxpool2d_B1_stall_region|thei_sfc_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d_full_detector|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d_full_detector|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B1|thebb_maxpool2d_B1_stall_region|thei_sfc_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d_full_detector|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d_full_detector</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B1|thebb_maxpool2d_B1_stall_region|thei_sfc_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d_full_detector</TD>
<TD >6</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >2</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B1|thebb_maxpool2d_B1_stall_region|thei_sfc_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d54_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d55|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B1|thebb_maxpool2d_B1_stall_region|thei_sfc_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d54_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d55|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B1|thebb_maxpool2d_B1_stall_region|thei_sfc_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d54_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d55|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B1|thebb_maxpool2d_B1_stall_region|thei_sfc_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d54_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d55|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >6</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >1</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B1|thebb_maxpool2d_B1_stall_region|thei_sfc_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d54_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d55|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >6</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >1</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B1|thebb_maxpool2d_B1_stall_region|thei_sfc_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d54_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d55|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >74</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B1|thebb_maxpool2d_B1_stall_region|thei_sfc_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d54_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d55|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B1|thebb_maxpool2d_B1_stall_region|thei_sfc_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d54_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d55|fifo|scfifo_component|auto_generated</TD>
<TD >68</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >70</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B1|thebb_maxpool2d_B1_stall_region|thei_sfc_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d54_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d55|fifo</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B1|thebb_maxpool2d_B1_stall_region|thei_sfc_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d54_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d55</TD>
<TD >68</TD>
<TD >62</TD>
<TD >0</TD>
<TD >62</TD>
<TD >66</TD>
<TD >62</TD>
<TD >62</TD>
<TD >62</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B1|thebb_maxpool2d_B1_stall_region|thei_sfc_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d54_data_fifo_aunroll_x</TD>
<TD >37</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B1|thebb_maxpool2d_B1_stall_region|thei_sfc_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_exit13_maxpool2d_aunroll_x</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B1|thebb_maxpool2d_B1_stall_region|thei_sfc_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d_aunroll_x|thei_sfc_logic_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d11_aunroll_x|redist2_i_mul32_maxpool2d_im0_cma_q_1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B1|thebb_maxpool2d_B1_stall_region|thei_sfc_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d_aunroll_x|thei_sfc_logic_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d11_aunroll_x|i_mul32_maxpool2d_im0_cma_delay</TD>
<TD >39</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B1|thebb_maxpool2d_B1_stall_region|thei_sfc_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d_aunroll_x|thei_sfc_logic_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d11_aunroll_x|redist1_i_mul32_maxpool2d_im10_cma_q_1</TD>
<TD >31</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B1|thebb_maxpool2d_B1_stall_region|thei_sfc_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d_aunroll_x|thei_sfc_logic_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d11_aunroll_x|i_mul32_maxpool2d_im10_cma_delay</TD>
<TD >31</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B1|thebb_maxpool2d_B1_stall_region|thei_sfc_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d_aunroll_x|thei_sfc_logic_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d11_aunroll_x|redist0_i_mul32_maxpool2d_ma3_cma_q_1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B1|thebb_maxpool2d_B1_stall_region|thei_sfc_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d_aunroll_x|thei_sfc_logic_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d11_aunroll_x|i_mul32_maxpool2d_ma3_cma_delay</TD>
<TD >37</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B1|thebb_maxpool2d_B1_stall_region|thei_sfc_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d_aunroll_x|thei_sfc_logic_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d11_aunroll_x|thei_syncbuf_output_size_sync_buffer2_maxpool2d|thei_syncbuf_output_size_sync_buffer2_maxpool2d14</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B1|thebb_maxpool2d_B1_stall_region|thei_sfc_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d_aunroll_x|thei_sfc_logic_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d11_aunroll_x|thei_syncbuf_output_size_sync_buffer2_maxpool2d</TD>
<TD >37</TD>
<TD >4</TD>
<TD >2</TD>
<TD >4</TD>
<TD >34</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B1|thebb_maxpool2d_B1_stall_region|thei_sfc_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d_aunroll_x|thei_sfc_logic_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d11_aunroll_x|redist3_sync_in_aunroll_x_in_i_valid_3</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B1|thebb_maxpool2d_B1_stall_region|thei_sfc_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d_aunroll_x|thei_sfc_logic_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d11_aunroll_x</TD>
<TD >68</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B1|thebb_maxpool2d_B1_stall_region|thei_sfc_c0_for_cond12_preheader_lr_ph_maxpool2d_c0_enter10_maxpool2d_aunroll_x</TD>
<TD >69</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >35</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B1|thebb_maxpool2d_B1_stall_region|themaxpool2d_B1_merge_reg_aunroll_x</TD>
<TD >196</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >194</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B1|thebb_maxpool2d_B1_stall_region</TD>
<TD >228</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >290</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B1|themaxpool2d_B1_merge</TD>
<TD >389</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >195</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B1</TD>
<TD >581</TD>
<TD >0</TD>
<TD >160</TD>
<TD >0</TD>
<TD >291</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B1_sr_1_aunroll_x</TD>
<TD >196</TD>
<TD >64</TD>
<TD >0</TD>
<TD >64</TD>
<TD >194</TD>
<TD >64</TD>
<TD >64</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|themaxpool2d_B0_branch</TD>
<TD >132</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >130</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d_full_detector|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d_full_detector|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d_full_detector|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d_full_detector|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d_full_detector|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d_full_detector|acl_reset_handler_inst|reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d_full_detector|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d_full_detector|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d_full_detector|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d_full_detector</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d_full_detector</TD>
<TD >6</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >2</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d52_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d53|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d52_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d53|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d52_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d53|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d52_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d53|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d52_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d53|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d52_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d53|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >140</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >128</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d52_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d53|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >133</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >134</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d52_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d53|fifo|scfifo_component|auto_generated</TD>
<TD >132</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >135</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d52_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d53|fifo</TD>
<TD >132</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >133</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d52_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d53</TD>
<TD >132</TD>
<TD >126</TD>
<TD >0</TD>
<TD >126</TD>
<TD >130</TD>
<TD >126</TD>
<TD >126</TD>
<TD >126</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d52_data_fifo_aunroll_x</TD>
<TD >69</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_entry_maxpool2d_c1_exit_maxpool2d_aunroll_x</TD>
<TD >70</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >67</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d_aunroll_x|thei_sfc_logic_c1_entry_maxpool2d_c1_enter_maxpool2d5_aunroll_x|redist3_i_mul3_maxpool2d_im0_cma_q_1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d_aunroll_x|thei_sfc_logic_c1_entry_maxpool2d_c1_enter_maxpool2d5_aunroll_x|i_mul3_maxpool2d_im0_cma_delay</TD>
<TD >39</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d_aunroll_x|thei_sfc_logic_c1_entry_maxpool2d_c1_enter_maxpool2d5_aunroll_x|redist2_i_mul3_maxpool2d_im10_cma_q_1</TD>
<TD >31</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d_aunroll_x|thei_sfc_logic_c1_entry_maxpool2d_c1_enter_maxpool2d5_aunroll_x|i_mul3_maxpool2d_im10_cma_delay</TD>
<TD >31</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d_aunroll_x|thei_sfc_logic_c1_entry_maxpool2d_c1_enter_maxpool2d5_aunroll_x|redist0_i_mul3_maxpool2d_ma3_cma_q_1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d_aunroll_x|thei_sfc_logic_c1_entry_maxpool2d_c1_enter_maxpool2d5_aunroll_x|i_mul3_maxpool2d_ma3_cma_delay</TD>
<TD >37</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d_aunroll_x|thei_sfc_logic_c1_entry_maxpool2d_c1_enter_maxpool2d5_aunroll_x|redist6_sync_in_aunroll_x_in_c1_eni1_1_4_outputreg</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d_aunroll_x|thei_sfc_logic_c1_entry_maxpool2d_c1_enter_maxpool2d5_aunroll_x|redist6_sync_in_aunroll_x_in_c1_eni1_1_4_mem_dmem|auto_generated|altsyncram1</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d_aunroll_x|thei_sfc_logic_c1_entry_maxpool2d_c1_enter_maxpool2d5_aunroll_x|redist6_sync_in_aunroll_x_in_c1_eni1_1_4_mem_dmem|auto_generated</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d_aunroll_x|thei_sfc_logic_c1_entry_maxpool2d_c1_enter_maxpool2d5_aunroll_x|redist8_bgTrunc_i_mul2_maxpool2d_sel_x_b_1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d_aunroll_x|thei_sfc_logic_c1_entry_maxpool2d_c1_enter_maxpool2d5_aunroll_x|redist5_i_mul2_maxpool2d_im0_cma_q_1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d_aunroll_x|thei_sfc_logic_c1_entry_maxpool2d_c1_enter_maxpool2d5_aunroll_x|i_mul2_maxpool2d_im0_cma_delay</TD>
<TD >39</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d_aunroll_x|thei_sfc_logic_c1_entry_maxpool2d_c1_enter_maxpool2d5_aunroll_x|redist4_i_mul2_maxpool2d_im10_cma_q_1</TD>
<TD >31</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d_aunroll_x|thei_sfc_logic_c1_entry_maxpool2d_c1_enter_maxpool2d5_aunroll_x|i_mul2_maxpool2d_im10_cma_delay</TD>
<TD >31</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d_aunroll_x|thei_sfc_logic_c1_entry_maxpool2d_c1_enter_maxpool2d5_aunroll_x|redist1_i_mul2_maxpool2d_ma3_cma_q_1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d_aunroll_x|thei_sfc_logic_c1_entry_maxpool2d_c1_enter_maxpool2d5_aunroll_x|i_mul2_maxpool2d_ma3_cma_delay</TD>
<TD >37</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d_aunroll_x|thei_sfc_logic_c1_entry_maxpool2d_c1_enter_maxpool2d5_aunroll_x|thei_syncbuf_output_size_sync_buffer_maxpool2d|thei_syncbuf_output_size_sync_buffer_maxpool2d8</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d_aunroll_x|thei_sfc_logic_c1_entry_maxpool2d_c1_enter_maxpool2d5_aunroll_x|thei_syncbuf_output_size_sync_buffer_maxpool2d</TD>
<TD >37</TD>
<TD >4</TD>
<TD >2</TD>
<TD >4</TD>
<TD >34</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d_aunroll_x|thei_sfc_logic_c1_entry_maxpool2d_c1_enter_maxpool2d5_aunroll_x|redist7_sync_in_aunroll_x_in_i_valid_7</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d_aunroll_x|thei_sfc_logic_c1_entry_maxpool2d_c1_enter_maxpool2d5_aunroll_x</TD>
<TD >68</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >66</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c1_entry_maxpool2d_c1_enter_maxpool2d_aunroll_x</TD>
<TD >69</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >67</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d_full_detector|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d_full_detector|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d_full_detector|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d_full_detector|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d_full_detector|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d_full_detector|acl_reset_handler_inst|reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d_full_detector|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d_full_detector|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d_full_detector|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d_full_detector</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d_full_detector</TD>
<TD >6</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >2</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d50_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d51|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d50_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d51|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d50_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d51|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d50_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d51|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d50_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d51|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d50_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d51|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >140</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >128</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d50_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d51|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >133</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >134</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d50_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d51|fifo|scfifo_component|auto_generated</TD>
<TD >132</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >135</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d50_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d51|fifo</TD>
<TD >132</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >133</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d50_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d51</TD>
<TD >132</TD>
<TD >126</TD>
<TD >0</TD>
<TD >126</TD>
<TD >130</TD>
<TD >126</TD>
<TD >126</TD>
<TD >126</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d50_data_fifo_aunroll_x</TD>
<TD >69</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_entry_maxpool2d_c0_exit_maxpool2d_aunroll_x</TD>
<TD >70</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >67</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d_aunroll_x|thei_sfc_logic_c0_entry_maxpool2d_c0_enter_maxpool2d0_aunroll_x|redist5_i_mul1_maxpool2d_im0_cma_q_1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d_aunroll_x|thei_sfc_logic_c0_entry_maxpool2d_c0_enter_maxpool2d0_aunroll_x|i_mul1_maxpool2d_im0_cma_delay</TD>
<TD >39</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d_aunroll_x|thei_sfc_logic_c0_entry_maxpool2d_c0_enter_maxpool2d0_aunroll_x|redist4_i_mul1_maxpool2d_im10_cma_q_1</TD>
<TD >31</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d_aunroll_x|thei_sfc_logic_c0_entry_maxpool2d_c0_enter_maxpool2d0_aunroll_x|i_mul1_maxpool2d_im10_cma_delay</TD>
<TD >31</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d_aunroll_x|thei_sfc_logic_c0_entry_maxpool2d_c0_enter_maxpool2d0_aunroll_x|redist1_i_mul1_maxpool2d_ma3_cma_q_1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d_aunroll_x|thei_sfc_logic_c0_entry_maxpool2d_c0_enter_maxpool2d0_aunroll_x|i_mul1_maxpool2d_ma3_cma_delay</TD>
<TD >37</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d_aunroll_x|thei_sfc_logic_c0_entry_maxpool2d_c0_enter_maxpool2d0_aunroll_x|redist6_sync_in_aunroll_x_in_c0_eni1_1_4_outputreg</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d_aunroll_x|thei_sfc_logic_c0_entry_maxpool2d_c0_enter_maxpool2d0_aunroll_x|redist6_sync_in_aunroll_x_in_c0_eni1_1_4_mem_dmem|auto_generated|altsyncram1</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d_aunroll_x|thei_sfc_logic_c0_entry_maxpool2d_c0_enter_maxpool2d0_aunroll_x|redist6_sync_in_aunroll_x_in_c0_eni1_1_4_mem_dmem|auto_generated</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d_aunroll_x|thei_sfc_logic_c0_entry_maxpool2d_c0_enter_maxpool2d0_aunroll_x|redist8_bgTrunc_i_mul_maxpool2d_sel_x_b_1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d_aunroll_x|thei_sfc_logic_c0_entry_maxpool2d_c0_enter_maxpool2d0_aunroll_x|redist3_i_mul_maxpool2d_im0_cma_q_1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d_aunroll_x|thei_sfc_logic_c0_entry_maxpool2d_c0_enter_maxpool2d0_aunroll_x|i_mul_maxpool2d_im0_cma_delay</TD>
<TD >39</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d_aunroll_x|thei_sfc_logic_c0_entry_maxpool2d_c0_enter_maxpool2d0_aunroll_x|redist2_i_mul_maxpool2d_im10_cma_q_1</TD>
<TD >31</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d_aunroll_x|thei_sfc_logic_c0_entry_maxpool2d_c0_enter_maxpool2d0_aunroll_x|i_mul_maxpool2d_im10_cma_delay</TD>
<TD >31</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d_aunroll_x|thei_sfc_logic_c0_entry_maxpool2d_c0_enter_maxpool2d0_aunroll_x|redist0_i_mul_maxpool2d_ma3_cma_q_1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d_aunroll_x|thei_sfc_logic_c0_entry_maxpool2d_c0_enter_maxpool2d0_aunroll_x|i_mul_maxpool2d_ma3_cma_delay</TD>
<TD >37</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d_aunroll_x|thei_sfc_logic_c0_entry_maxpool2d_c0_enter_maxpool2d0_aunroll_x|thei_syncbuf_input_size_sync_buffer_maxpool2d|thei_syncbuf_input_size_sync_buffer_maxpool2d3</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d_aunroll_x|thei_sfc_logic_c0_entry_maxpool2d_c0_enter_maxpool2d0_aunroll_x|thei_syncbuf_input_size_sync_buffer_maxpool2d</TD>
<TD >37</TD>
<TD >4</TD>
<TD >2</TD>
<TD >4</TD>
<TD >34</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d_aunroll_x|thei_sfc_logic_c0_entry_maxpool2d_c0_enter_maxpool2d0_aunroll_x|redist7_sync_in_aunroll_x_in_i_valid_7</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d_aunroll_x|thei_sfc_logic_c0_entry_maxpool2d_c0_enter_maxpool2d0_aunroll_x</TD>
<TD >68</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >66</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|thei_sfc_c0_entry_maxpool2d_c0_enter_maxpool2d_aunroll_x</TD>
<TD >69</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >67</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region|themaxpool2d_B0_merge_reg_aunroll_x</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|thebb_maxpool2d_B0_stall_region</TD>
<TD >100</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >130</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0|themaxpool2d_B0_merge</TD>
<TD >36</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B0</TD>
<TD >228</TD>
<TD >0</TD>
<TD >128</TD>
<TD >0</TD>
<TD >130</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|theloop_limiter_maxpool2d0|thelimiter</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|theloop_limiter_maxpool2d0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|theloop_limiter_maxpool2d1|thelimiter</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|theloop_limiter_maxpool2d1</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2_sr_1_aunroll_x</TD>
<TD >394</TD>
<TD >102</TD>
<TD >0</TD>
<TD >102</TD>
<TD >392</TD>
<TD >102</TD>
<TD >102</TD>
<TD >102</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|themaxpool2d_B2_branch</TD>
<TD >397</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >394</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|i_for_end31_lc_cond_maxpool2d_delay</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist15_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_11_153_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist15_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_11_153_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist15_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_11_153_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist15_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_11_153_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist15_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_11_153_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist15_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_11_153_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >52</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist15_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_11_153_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >42</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist15_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_11_153_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >36</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >43</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist15_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_11_153_fifo|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist15_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_11_153_fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist14_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_10_153_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist14_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_10_153_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist14_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_10_153_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist14_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_10_153_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist14_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_10_153_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist14_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_10_153_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >52</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist14_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_10_153_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >42</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist14_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_10_153_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >36</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >43</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist14_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_10_153_fifo|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist14_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_10_153_fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist13_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_9_153_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist13_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_9_153_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist13_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_9_153_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist13_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_9_153_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist13_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_9_153_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist13_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_9_153_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >52</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist13_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_9_153_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >42</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist13_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_9_153_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >36</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >43</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist13_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_9_153_fifo|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist13_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_9_153_fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist12_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_8_153_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist12_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_8_153_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist12_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_8_153_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist12_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_8_153_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist12_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_8_153_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist12_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_8_153_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >52</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist12_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_8_153_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >42</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist12_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_8_153_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >36</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >43</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist12_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_8_153_fifo|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist12_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_8_153_fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist11_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_7_153_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist11_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_7_153_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist11_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_7_153_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist11_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_7_153_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist11_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_7_153_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist11_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_7_153_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >52</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist11_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_7_153_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >42</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist11_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_7_153_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >36</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >43</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist11_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_7_153_fifo|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist11_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_7_153_fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist10_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_6_153_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist10_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_6_153_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist10_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_6_153_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist10_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_6_153_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist10_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_6_153_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist10_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_6_153_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >84</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist10_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_6_153_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist10_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_6_153_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >68</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >75</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist10_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_6_153_fifo|fifo</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist10_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_6_153_fifo</TD>
<TD >68</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >68</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist9_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_5_153_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist9_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_5_153_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist9_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_5_153_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist9_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_5_153_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist9_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_5_153_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist9_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_5_153_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >84</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist9_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_5_153_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist9_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_5_153_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >68</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >75</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist9_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_5_153_fifo|fifo</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist9_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_5_153_fifo</TD>
<TD >68</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >68</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d_full_detector|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d_full_detector|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d_full_detector|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d_full_detector|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d_full_detector|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d_full_detector|acl_reset_handler_inst|reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d_full_detector|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d_full_detector|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d_full_detector|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d_full_detector</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d_full_detector</TD>
<TD >6</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >2</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d58_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d59|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d58_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d59|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d58_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d59|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d58_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d59|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >6</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >1</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d58_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d59|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >6</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >1</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d58_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d59|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >74</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d58_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d59|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d58_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d59|fifo|scfifo_component|auto_generated</TD>
<TD >68</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >70</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d58_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d59|fifo</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d58_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d59</TD>
<TD >68</TD>
<TD >62</TD>
<TD >0</TD>
<TD >62</TD>
<TD >66</TD>
<TD >62</TD>
<TD >62</TD>
<TD >62</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d58_data_fifo_aunroll_x</TD>
<TD >37</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d_aunroll_x|thei_acl_sfc_exit_c1_for_cond17_preheader_maxpool2d_c1_exit25_maxpool2d_aunroll_x</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d_aunroll_x|thei_sfc_logic_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d34_aunroll_x|oneIsNaN_uid42_i_cmp27_maxpool2d_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d_aunroll_x|thei_sfc_logic_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d34_aunroll_x|excN_x_uid19_i_cmp27_maxpool2d_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d_aunroll_x|thei_sfc_logic_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d34_aunroll_x|excN_y_uid36_i_cmp27_maxpool2d_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d_aunroll_x|thei_sfc_logic_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d34_aunroll_x|r_uid69_i_cmp27_maxpool2d_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d_aunroll_x|thei_sfc_logic_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d34_aunroll_x|excZ_x_uid17_i_cmp27_maxpool2d_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d_aunroll_x|thei_sfc_logic_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d34_aunroll_x|excZ_y_uid34_i_cmp27_maxpool2d_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d_aunroll_x|thei_sfc_logic_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d34_aunroll_x|redist3_sync_in_aunroll_x_in_c1_eni2_2_2</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d_aunroll_x|thei_sfc_logic_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d34_aunroll_x|redist2_sync_in_aunroll_x_in_c1_eni2_2_1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d_aunroll_x|thei_sfc_logic_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d34_aunroll_x|redist1_sync_in_aunroll_x_in_c1_eni2_1_2</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d_aunroll_x|thei_sfc_logic_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d34_aunroll_x|redist0_sync_in_aunroll_x_in_c1_eni2_1_1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d_aunroll_x|thei_sfc_logic_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d34_aunroll_x|redist4_sync_in_aunroll_x_in_i_valid_2</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d_aunroll_x|thei_sfc_logic_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d34_aunroll_x</TD>
<TD >68</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c1_for_cond17_preheader_maxpool2d_c1_enter22_maxpool2d_aunroll_x</TD>
<TD >69</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >35</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|i_unnamed_maxpool2d32_delay</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist17_bgTrunc_i_inc_maxpool2d_sel_x_b_152_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist17_bgTrunc_i_inc_maxpool2d_sel_x_b_152_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist17_bgTrunc_i_inc_maxpool2d_sel_x_b_152_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist17_bgTrunc_i_inc_maxpool2d_sel_x_b_152_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist17_bgTrunc_i_inc_maxpool2d_sel_x_b_152_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist17_bgTrunc_i_inc_maxpool2d_sel_x_b_152_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >52</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist17_bgTrunc_i_inc_maxpool2d_sel_x_b_152_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >42</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist17_bgTrunc_i_inc_maxpool2d_sel_x_b_152_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >36</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >43</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist17_bgTrunc_i_inc_maxpool2d_sel_x_b_152_fifo|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist17_bgTrunc_i_inc_maxpool2d_sel_x_b_152_fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_syncbuf_output_size_sync_buffer5_maxpool2d|thei_syncbuf_output_size_sync_buffer5_maxpool2d18</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_syncbuf_output_size_sync_buffer5_maxpool2d</TD>
<TD >37</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d_full_detector|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d_full_detector|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d_full_detector|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d_full_detector|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d_full_detector|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d_full_detector|acl_reset_handler_inst|reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d_full_detector|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d_full_detector|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d_full_detector|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d_full_detector</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d_full_detector</TD>
<TD >6</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >2</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d56_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d57|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d56_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d57|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d56_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d57|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d56_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d57|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d56_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d57|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d56_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d57|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >140</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >128</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d56_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d57|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >133</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >134</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d56_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d57|fifo|scfifo_component|auto_generated</TD>
<TD >132</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >135</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d56_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d57|fifo</TD>
<TD >132</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >133</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d56_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d57</TD>
<TD >132</TD>
<TD >126</TD>
<TD >0</TD>
<TD >126</TD>
<TD >130</TD>
<TD >126</TD>
<TD >126</TD>
<TD >126</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d56_data_fifo_aunroll_x</TD>
<TD >69</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_cond17_preheader_maxpool2d_c0_exit19_maxpool2d_aunroll_x</TD>
<TD >70</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >67</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|thei_sfc_logic_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d21_aunroll_x|thei_syncbuf_input_im_sync_buffer_maxpool2d|thei_syncbuf_input_im_sync_buffer_maxpool2d26</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|thei_sfc_logic_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d21_aunroll_x|thei_syncbuf_input_im_sync_buffer_maxpool2d</TD>
<TD >69</TD>
<TD >4</TD>
<TD >2</TD>
<TD >4</TD>
<TD >66</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|thei_sfc_logic_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d21_aunroll_x|redist8_i_arrayidx_maxpool2d_maxpool2d27_trunc_sel_x_b_1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >64</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|thei_sfc_logic_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d21_aunroll_x|redist10_bgTrunc_i_add_ptr_sum_maxpool2d_sel_x_b_1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >64</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|thei_sfc_logic_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d21_aunroll_x|redist12_bgTrunc_i_add26_maxpool2d_sel_x_b_1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|thei_sfc_logic_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d21_aunroll_x|redist13_bgTrunc_i_add25_maxpool2d_sel_x_b_1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|thei_sfc_logic_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d21_aunroll_x|redist9_bgTrunc_i_mul23_maxpool2d_sel_x_b_1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|thei_sfc_logic_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d21_aunroll_x|redist2_i_mul23_maxpool2d_im0_cma_q_1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|thei_sfc_logic_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d21_aunroll_x|i_mul23_maxpool2d_im0_cma_delay</TD>
<TD >39</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|thei_sfc_logic_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d21_aunroll_x|redist1_i_mul23_maxpool2d_im10_cma_q_1</TD>
<TD >31</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|thei_sfc_logic_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d21_aunroll_x|i_mul23_maxpool2d_im10_cma_delay</TD>
<TD >31</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|thei_sfc_logic_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d21_aunroll_x|redist0_i_mul23_maxpool2d_ma3_cma_q_1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|thei_sfc_logic_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d21_aunroll_x|i_mul23_maxpool2d_ma3_cma_delay</TD>
<TD >37</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|thei_sfc_logic_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d21_aunroll_x|thei_syncbuf_input_size_sync_buffer1_maxpool2d|thei_syncbuf_input_size_sync_buffer1_maxpool2d24</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|thei_sfc_logic_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d21_aunroll_x|thei_syncbuf_input_size_sync_buffer1_maxpool2d</TD>
<TD >37</TD>
<TD >4</TD>
<TD >2</TD>
<TD >4</TD>
<TD >34</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|thei_sfc_logic_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d21_aunroll_x|redist11_bgTrunc_i_add_maxpool2d_sel_x_b_1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|thei_sfc_logic_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d21_aunroll_x|redist3_sync_in_aunroll_x_in_c0_eni5_3_5_outputreg</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|thei_sfc_logic_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d21_aunroll_x|redist3_sync_in_aunroll_x_in_c0_eni5_3_5_mem_dmem|auto_generated|altsyncram1</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|thei_sfc_logic_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d21_aunroll_x|redist3_sync_in_aunroll_x_in_c0_eni5_3_5_mem_dmem|auto_generated</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|thei_sfc_logic_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d21_aunroll_x|redist4_sync_in_aunroll_x_in_c0_eni5_4_6_outputreg</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|thei_sfc_logic_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d21_aunroll_x|redist4_sync_in_aunroll_x_in_c0_eni5_4_6_mem_dmem|auto_generated|altsyncram1</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|thei_sfc_logic_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d21_aunroll_x|redist4_sync_in_aunroll_x_in_c0_eni5_4_6_mem_dmem|auto_generated</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|thei_sfc_logic_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d21_aunroll_x|redist5_sync_in_aunroll_x_in_c0_eni5_5_7_outputreg</TD>
<TD >67</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >64</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|thei_sfc_logic_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d21_aunroll_x|redist5_sync_in_aunroll_x_in_c0_eni5_5_7_mem_dmem|auto_generated|altsyncram1</TD>
<TD >75</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|thei_sfc_logic_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d21_aunroll_x|redist5_sync_in_aunroll_x_in_c0_eni5_5_7_mem_dmem|auto_generated</TD>
<TD >75</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|thei_sfc_logic_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d21_aunroll_x|redist7_sync_in_aunroll_x_in_i_valid_9</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|thei_sfc_logic_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d21_aunroll_x|redist6_sync_in_aunroll_x_in_i_valid_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x|thei_sfc_logic_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d21_aunroll_x</TD>
<TD >292</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >66</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_sfc_c0_for_cond17_preheader_maxpool2d_c0_enter16_maxpool2d_aunroll_x</TD>
<TD >293</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >67</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist4_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_0_152_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist4_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_0_152_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist4_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_0_152_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist4_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_0_152_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist4_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_0_152_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist4_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_0_152_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist4_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_0_152_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist4_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_0_152_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >7</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >14</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist4_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_0_152_fifo|fifo</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist4_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_0_152_fifo</TD>
<TD >7</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist5_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_1_152_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist5_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_1_152_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist5_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_1_152_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist5_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_1_152_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist5_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_1_152_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist5_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_1_152_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >52</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist5_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_1_152_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >42</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist5_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_1_152_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >36</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >43</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist5_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_1_152_fifo|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist5_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_1_152_fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist6_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_2_151_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist6_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_2_151_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist6_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_2_151_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist6_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_2_151_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist6_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_2_151_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist6_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_2_151_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist6_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_2_151_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist6_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_2_151_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >7</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >14</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist6_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_2_151_fifo|fifo</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist6_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_2_151_fifo</TD>
<TD >7</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist8_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_4_148_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist8_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_4_148_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist8_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_4_148_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist8_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_4_148_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist8_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_4_148_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist8_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_4_148_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >52</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist8_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_4_148_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >42</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist8_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_4_148_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >36</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >43</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist8_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_4_148_fifo|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist8_maxpool2d_B2_merge_reg_aunroll_x_out_data_out_4_148_fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_load_unnamed_maxpool2d0_maxpool2d|thei_load_unnamed_maxpool2d0_maxpool2d31|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_load_unnamed_maxpool2d0_maxpool2d|thei_load_unnamed_maxpool2d0_maxpool2d31|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_load_unnamed_maxpool2d0_maxpool2d|thei_load_unnamed_maxpool2d0_maxpool2d31|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_load_unnamed_maxpool2d0_maxpool2d|thei_load_unnamed_maxpool2d0_maxpool2d31|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|two_comparison</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_load_unnamed_maxpool2d0_maxpool2d|thei_load_unnamed_maxpool2d0_maxpool2d31|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_load_unnamed_maxpool2d0_maxpool2d|thei_load_unnamed_maxpool2d0_maxpool2d31|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|FIFOram</TD>
<TD >276</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >256</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_load_unnamed_maxpool2d0_maxpool2d|thei_load_unnamed_maxpool2d0_maxpool2d31|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo</TD>
<TD >261</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >257</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_load_unnamed_maxpool2d0_maxpool2d|thei_load_unnamed_maxpool2d0_maxpool2d31|bursting_read|pipelined_read|rd_back_wfifo|auto_generated</TD>
<TD >260</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >257</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_load_unnamed_maxpool2d0_maxpool2d|thei_load_unnamed_maxpool2d0_maxpool2d31|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_load_unnamed_maxpool2d0_maxpool2d|thei_load_unnamed_maxpool2d0_maxpool2d31|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_load_unnamed_maxpool2d0_maxpool2d|thei_load_unnamed_maxpool2d0_maxpool2d31|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_load_unnamed_maxpool2d0_maxpool2d|thei_load_unnamed_maxpool2d0_maxpool2d31|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|two_comparison</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_load_unnamed_maxpool2d0_maxpool2d|thei_load_unnamed_maxpool2d0_maxpool2d31|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_load_unnamed_maxpool2d0_maxpool2d|thei_load_unnamed_maxpool2d0_maxpool2d31|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|FIFOram</TD>
<TD >50</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_load_unnamed_maxpool2d0_maxpool2d|thei_load_unnamed_maxpool2d0_maxpool2d31|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_load_unnamed_maxpool2d0_maxpool2d|thei_load_unnamed_maxpool2d0_maxpool2d31|bursting_read|pipelined_read|rd_request_fifo|auto_generated</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_load_unnamed_maxpool2d0_maxpool2d|thei_load_unnamed_maxpool2d0_maxpool2d31|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_load_unnamed_maxpool2d0_maxpool2d|thei_load_unnamed_maxpool2d0_maxpool2d31|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_load_unnamed_maxpool2d0_maxpool2d|thei_load_unnamed_maxpool2d0_maxpool2d31|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_load_unnamed_maxpool2d0_maxpool2d|thei_load_unnamed_maxpool2d0_maxpool2d31|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|two_comparison</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_load_unnamed_maxpool2d0_maxpool2d|thei_load_unnamed_maxpool2d0_maxpool2d31|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_load_unnamed_maxpool2d0_maxpool2d|thei_load_unnamed_maxpool2d0_maxpool2d31|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|FIFOram</TD>
<TD >24</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_load_unnamed_maxpool2d0_maxpool2d|thei_load_unnamed_maxpool2d0_maxpool2d31|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_load_unnamed_maxpool2d0_maxpool2d|thei_load_unnamed_maxpool2d0_maxpool2d31|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_load_unnamed_maxpool2d0_maxpool2d|thei_load_unnamed_maxpool2d0_maxpool2d31|bursting_read|pipelined_read</TD>
<TD >317</TD>
<TD >37</TD>
<TD >20</TD>
<TD >37</TD>
<TD >103</TD>
<TD >37</TD>
<TD >37</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_load_unnamed_maxpool2d0_maxpool2d|thei_load_unnamed_maxpool2d0_maxpool2d31|bursting_read|coalescer</TD>
<TD >34</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_load_unnamed_maxpool2d0_maxpool2d|thei_load_unnamed_maxpool2d0_maxpool2d31|bursting_read|GEN_PIPE_INPUT.in_pipeline</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_load_unnamed_maxpool2d0_maxpool2d|thei_load_unnamed_maxpool2d0_maxpool2d31|bursting_read</TD>
<TD >295</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >104</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_load_unnamed_maxpool2d0_maxpool2d|thei_load_unnamed_maxpool2d0_maxpool2d31|u_permute_address</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_load_unnamed_maxpool2d0_maxpool2d|thei_load_unnamed_maxpool2d0_maxpool2d31|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_load_unnamed_maxpool2d0_maxpool2d|thei_load_unnamed_maxpool2d0_maxpool2d31|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_load_unnamed_maxpool2d0_maxpool2d|thei_load_unnamed_maxpool2d0_maxpool2d31|acl_reset_handler_inst|reset_fanout_pipeline|GEN_SYNCHRONIZER.reset_synchronizer</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_load_unnamed_maxpool2d0_maxpool2d|thei_load_unnamed_maxpool2d0_maxpool2d31|acl_reset_handler_inst|reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_load_unnamed_maxpool2d0_maxpool2d|thei_load_unnamed_maxpool2d0_maxpool2d31|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_load_unnamed_maxpool2d0_maxpool2d|thei_load_unnamed_maxpool2d0_maxpool2d31</TD>
<TD >460</TD>
<TD >493</TD>
<TD >0</TD>
<TD >493</TD>
<TD >430</TD>
<TD >493</TD>
<TD >493</TD>
<TD >493</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_load_unnamed_maxpool2d0_maxpool2d|thereaddata_reg_unnamed_maxpool2d0_maxpool2d0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|thei_load_unnamed_maxpool2d0_maxpool2d</TD>
<TD >329</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >360</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist1_i_cmp7_phi_decision16_xor_rm_maxpool2d_c_151_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist1_i_cmp7_phi_decision16_xor_rm_maxpool2d_c_151_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist1_i_cmp7_phi_decision16_xor_rm_maxpool2d_c_151_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist1_i_cmp7_phi_decision16_xor_rm_maxpool2d_c_151_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist1_i_cmp7_phi_decision16_xor_rm_maxpool2d_c_151_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist1_i_cmp7_phi_decision16_xor_rm_maxpool2d_c_151_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist1_i_cmp7_phi_decision16_xor_rm_maxpool2d_c_151_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist1_i_cmp7_phi_decision16_xor_rm_maxpool2d_c_151_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >12</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist1_i_cmp7_phi_decision16_xor_rm_maxpool2d_c_151_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist1_i_cmp7_phi_decision16_xor_rm_maxpool2d_c_151_fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist0_i_cmp7_phi_decision16_xor_rm_maxpool2d_c_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist0_i_cmp7_phi_decision16_xor_rm_maxpool2d_c_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist0_i_cmp7_phi_decision16_xor_rm_maxpool2d_c_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist0_i_cmp7_phi_decision16_xor_rm_maxpool2d_c_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist0_i_cmp7_phi_decision16_xor_rm_maxpool2d_c_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist0_i_cmp7_phi_decision16_xor_rm_maxpool2d_c_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist0_i_cmp7_phi_decision16_xor_rm_maxpool2d_c_12_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist0_i_cmp7_phi_decision16_xor_rm_maxpool2d_c_12_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist0_i_cmp7_phi_decision16_xor_rm_maxpool2d_c_12_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|theredist0_i_cmp7_phi_decision16_xor_rm_maxpool2d_c_12_fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region|themaxpool2d_B2_merge_reg_aunroll_x</TD>
<TD >394</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >392</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|thebb_maxpool2d_B2_stall_region</TD>
<TD >782</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >720</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2|themaxpool2d_B2_merge</TD>
<TD >785</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >393</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2</TD>
<TD >1238</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >721</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function|thebb_maxpool2d_B2_sr_0_aunroll_x</TD>
<TD >394</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >392</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel|themaxpool2d_function</TD>
<TD >939</TD>
<TD >1</TD>
<TD >192</TD>
<TD >1</TD>
<TD >655</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0|kernel</TD>
<TD >1452</TD>
<TD >1</TD>
<TD >512</TD>
<TD >1</TD>
<TD >656</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_inst_0</TD>
<TD >1451</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >656</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_id_iter_inst_0|work_item_iterator</TD>
<TD >488</TD>
<TD >294</TD>
<TD >97</TD>
<TD >294</TD>
<TD >292</TD>
<TD >294</TD>
<TD >294</TD>
<TD >294</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >4</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >1</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >4</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >1</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >200</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >192</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >197</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >196</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated</TD>
<TD >196</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >197</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_id_iter_inst_0|group_id_fifo</TD>
<TD >196</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >194</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_id_iter_inst_0|use_base_inst</TD>
<TD >5</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_id_iter_inst_0|acl_valid</TD>
<TD >5</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_id_iter_inst_0|register_block[2].acl_grid</TD>
<TD >36</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_id_iter_inst_0|register_block[2].acl_lid</TD>
<TD >36</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_id_iter_inst_0|register_block[2].acl_gid</TD>
<TD >36</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_id_iter_inst_0|register_block[1].acl_grid</TD>
<TD >36</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_id_iter_inst_0|register_block[1].acl_lid</TD>
<TD >36</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_id_iter_inst_0|register_block[1].acl_gid</TD>
<TD >36</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_id_iter_inst_0|register_block[0].acl_grid</TD>
<TD >36</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_id_iter_inst_0|register_block[0].acl_lid</TD>
<TD >36</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_id_iter_inst_0|register_block[0].acl_gid</TD>
<TD >36</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_id_iter_inst_0</TD>
<TD >389</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >292</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_cra_slave_inst</TD>
<TD >85</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >707</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_finish_detector|ndrange_completed|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_finish_detector|ndrange_completed|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_finish_detector|ndrange_completed|acl_reset_handler_inst|reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_finish_detector|ndrange_completed|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_finish_detector|ndrange_completed</TD>
<TD >5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >96</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_finish_detector|ndrange_sum|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_finish_detector|ndrange_sum|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_finish_detector|ndrange_sum|acl_reset_handler_inst|reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_finish_detector|ndrange_sum|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_finish_detector|ndrange_sum</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >96</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_finish_detector|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_finish_detector|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_finish_detector|acl_reset_handler_inst|reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_finish_detector|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_finish_detector</TD>
<TD >41</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst|maxpool2d_workgroup_dispatcher</TD>
<TD >197</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >195</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|maxpool2d_std_ic_inst</TD>
<TD >600</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >718</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_start_elem_inst_0|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_start_elem_inst_0|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_start_elem_inst_0|acl_reset_handler_inst|reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_start_elem_inst_0|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_start_elem_inst_0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theacl_clock2x_dummy_consumer</TD>
<TD >3</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|theconv2d3x3_B2_branch</TD>
<TD >440</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >437</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|i_exitcond18_conv2d3x3_delay</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x|thereaddata_reg_memcoalesce_input_im_load_0110_conv2d3x32_aunroll_x</TD>
<TD >132</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >130</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0110_conv2d3x399|bursting_non_aligned_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0110_conv2d3x399|bursting_non_aligned_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0110_conv2d3x399|bursting_non_aligned_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0110_conv2d3x399|bursting_non_aligned_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|two_comparison</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0110_conv2d3x399|bursting_non_aligned_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0110_conv2d3x399|bursting_non_aligned_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|FIFOram</TD>
<TD >276</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >256</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0110_conv2d3x399|bursting_non_aligned_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo</TD>
<TD >261</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >257</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0110_conv2d3x399|bursting_non_aligned_read|pipelined_read|rd_back_wfifo|auto_generated</TD>
<TD >260</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >257</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0110_conv2d3x399|bursting_non_aligned_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0110_conv2d3x399|bursting_non_aligned_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0110_conv2d3x399|bursting_non_aligned_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0110_conv2d3x399|bursting_non_aligned_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|two_comparison</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0110_conv2d3x399|bursting_non_aligned_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0110_conv2d3x399|bursting_non_aligned_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|FIFOram</TD>
<TD >50</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0110_conv2d3x399|bursting_non_aligned_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0110_conv2d3x399|bursting_non_aligned_read|pipelined_read|rd_request_fifo|auto_generated</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0110_conv2d3x399|bursting_non_aligned_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0110_conv2d3x399|bursting_non_aligned_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0110_conv2d3x399|bursting_non_aligned_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0110_conv2d3x399|bursting_non_aligned_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|two_comparison</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0110_conv2d3x399|bursting_non_aligned_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0110_conv2d3x399|bursting_non_aligned_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|FIFOram</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0110_conv2d3x399|bursting_non_aligned_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo</TD>
<TD >25</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0110_conv2d3x399|bursting_non_aligned_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated</TD>
<TD >24</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0110_conv2d3x399|bursting_non_aligned_read|pipelined_read</TD>
<TD >318</TD>
<TD >37</TD>
<TD >5</TD>
<TD >37</TD>
<TD >199</TD>
<TD >37</TD>
<TD >37</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0110_conv2d3x399|bursting_non_aligned_read|coalescer</TD>
<TD >34</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0110_conv2d3x399|bursting_non_aligned_read|GEN_PIPE_INPUT.in_pipeline</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0110_conv2d3x399|bursting_non_aligned_read</TD>
<TD >295</TD>
<TD >3</TD>
<TD >1</TD>
<TD >3</TD>
<TD >201</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0110_conv2d3x399|u_permute_address</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0110_conv2d3x399|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0110_conv2d3x399|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0110_conv2d3x399|acl_reset_handler_inst|reset_fanout_pipeline|GEN_SYNCHRONIZER.reset_synchronizer</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0110_conv2d3x399|acl_reset_handler_inst|reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0110_conv2d3x399|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0110_conv2d3x399</TD>
<TD >664</TD>
<TD >697</TD>
<TD >0</TD>
<TD >697</TD>
<TD >526</TD>
<TD >697</TD>
<TD >697</TD>
<TD >697</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x</TD>
<TD >329</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >456</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x_data_reg|staging_reg</TD>
<TD >132</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >130</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x_data_reg|fifo|fifo|sel_fifo|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x_data_reg|fifo|fifo|sel_fifo|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x_data_reg|fifo|fifo|sel_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x_data_reg|fifo|fifo|sel_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ll_fifo|staging_reg</TD>
<TD >132</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >130</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ll_fifo|fifo|fifo</TD>
<TD >132</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >131</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ll_fifo|fifo</TD>
<TD >132</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >132</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ll_fifo</TD>
<TD >132</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >130</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ram_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ram_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ram_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ram_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >10</TD>
<TD >5</TD>
<TD >0</TD>
<TD >5</TD>
<TD >1</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ram_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >10</TD>
<TD >5</TD>
<TD >0</TD>
<TD >5</TD>
<TD >1</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ram_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >142</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >128</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ram_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >133</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >135</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ram_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >132</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >136</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ram_fifo|fifo</TD>
<TD >132</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >133</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ram_fifo</TD>
<TD >132</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >130</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x_data_reg|fifo|fifo</TD>
<TD >132</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >132</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x_data_reg|fifo</TD>
<TD >132</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >133</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0110_conv2d3x3_aunroll_x_data_reg</TD>
<TD >132</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >132</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x_data_reg|staging_reg</TD>
<TD >132</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >130</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x_data_reg|fifo|fifo|sel_fifo|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x_data_reg|fifo|fifo|sel_fifo|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x_data_reg|fifo|fifo|sel_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x_data_reg|fifo|fifo|sel_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ll_fifo|staging_reg</TD>
<TD >132</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >130</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ll_fifo|fifo|fifo</TD>
<TD >132</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >131</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ll_fifo|fifo</TD>
<TD >132</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >132</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ll_fifo</TD>
<TD >132</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >130</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ram_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ram_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ram_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ram_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >10</TD>
<TD >5</TD>
<TD >0</TD>
<TD >5</TD>
<TD >1</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ram_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >10</TD>
<TD >5</TD>
<TD >0</TD>
<TD >5</TD>
<TD >1</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ram_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >142</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >128</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ram_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >133</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >135</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ram_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >132</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >136</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ram_fifo|fifo</TD>
<TD >132</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >133</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ram_fifo</TD>
<TD >132</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >130</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x_data_reg|fifo|fifo</TD>
<TD >132</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >132</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x_data_reg|fifo</TD>
<TD >132</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >133</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x_data_reg</TD>
<TD >132</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >132</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x_data_reg|staging_reg</TD>
<TD >132</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >130</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x_data_reg|fifo|fifo|sel_fifo|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x_data_reg|fifo|fifo|sel_fifo|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x_data_reg|fifo|fifo|sel_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x_data_reg|fifo|fifo|sel_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ll_fifo|staging_reg</TD>
<TD >132</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >130</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ll_fifo|fifo|fifo</TD>
<TD >132</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >131</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ll_fifo|fifo</TD>
<TD >132</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >132</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ll_fifo</TD>
<TD >132</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >130</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ram_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ram_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ram_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ram_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >10</TD>
<TD >5</TD>
<TD >0</TD>
<TD >5</TD>
<TD >1</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ram_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >10</TD>
<TD >5</TD>
<TD >0</TD>
<TD >5</TD>
<TD >1</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ram_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >142</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >128</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ram_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >133</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >135</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ram_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >132</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >136</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ram_fifo|fifo</TD>
<TD >132</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >133</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ram_fifo</TD>
<TD >132</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >130</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x_data_reg|fifo|fifo</TD>
<TD >132</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >132</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x_data_reg|fifo</TD>
<TD >132</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >133</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x_data_reg</TD>
<TD >132</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >132</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x_data_reg|staging_reg</TD>
<TD >516</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >514</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x_data_reg|fifo|fifo|sel_fifo|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x_data_reg|fifo|fifo|sel_fifo|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x_data_reg|fifo|fifo|sel_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x_data_reg|fifo|fifo|sel_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ll_fifo|staging_reg</TD>
<TD >516</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >514</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ll_fifo|fifo|fifo</TD>
<TD >516</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >515</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ll_fifo|fifo</TD>
<TD >516</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >516</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ll_fifo</TD>
<TD >516</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >514</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ram_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ram_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ram_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ram_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >14</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >1</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ram_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >14</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >1</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ram_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >530</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >512</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ram_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >517</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >521</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ram_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >516</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >522</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ram_fifo|fifo</TD>
<TD >516</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >517</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x_data_reg|fifo|fifo|ram_fifo</TD>
<TD >516</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >514</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x_data_reg|fifo|fifo</TD>
<TD >516</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >516</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x_data_reg|fifo</TD>
<TD >516</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >517</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_i_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x_data_reg</TD>
<TD >516</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >516</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist3_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_1_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist3_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_1_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist3_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_1_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist3_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_1_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist3_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_1_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist3_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_1_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >52</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist3_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_1_251_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >42</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist3_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_1_251_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >36</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >43</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist3_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_1_251_fifo|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist3_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_1_251_fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist21_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_14_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist21_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_14_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist21_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_14_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist21_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_14_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist21_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_14_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist21_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_14_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist21_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_14_251_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist21_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_14_251_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >12</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist21_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_14_251_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist21_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_14_251_fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_conv2d3x3_B2_merge_reg_aunroll_x_1_reg</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thebubble_out_conv2d3x3_B2_merge_reg_aunroll_x_2_reg</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist1_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_0_82_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist1_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_0_82_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist1_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_0_82_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist1_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_0_82_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >14</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >1</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist1_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_0_82_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >14</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >1</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist1_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_0_82_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >50</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist1_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_0_82_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist1_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_0_82_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >36</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >42</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist1_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_0_82_fifo|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist1_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_0_82_fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist6_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_3_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist6_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_3_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist6_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_3_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist6_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_3_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >18</TD>
<TD >9</TD>
<TD >0</TD>
<TD >9</TD>
<TD >1</TD>
<TD >9</TD>
<TD >9</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist6_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_3_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >18</TD>
<TD >9</TD>
<TD >0</TD>
<TD >9</TD>
<TD >1</TD>
<TD >9</TD>
<TD >9</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist6_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_3_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >86</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist6_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_3_397_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist6_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_3_397_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >68</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >76</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist6_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_3_397_fifo|fifo</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist6_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_3_397_fifo</TD>
<TD >68</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >68</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist7_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_4_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist7_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_4_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist7_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_4_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist7_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_4_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >18</TD>
<TD >9</TD>
<TD >0</TD>
<TD >9</TD>
<TD >1</TD>
<TD >9</TD>
<TD >9</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist7_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_4_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >18</TD>
<TD >9</TD>
<TD >0</TD>
<TD >9</TD>
<TD >1</TD>
<TD >9</TD>
<TD >9</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist7_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_4_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >54</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist7_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_4_397_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >43</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist7_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_4_397_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >36</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >44</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist7_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_4_397_fifo|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist7_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_4_397_fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist8_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_5_82_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist8_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_5_82_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist8_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_5_82_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist8_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_5_82_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >14</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >1</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist8_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_5_82_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >14</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >1</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist8_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_5_82_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >50</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist8_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_5_82_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist8_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_5_82_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >36</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >42</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist8_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_5_82_fifo|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist8_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_5_82_fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist10_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_6_82_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist10_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_6_82_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist10_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_6_82_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist10_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_6_82_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >14</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >1</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist10_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_6_82_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >14</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >1</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist10_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_6_82_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >50</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist10_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_6_82_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist10_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_6_82_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >36</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >42</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist10_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_6_82_fifo|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist10_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_6_82_fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist12_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_7_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist12_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_7_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist12_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_7_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist12_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_7_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >18</TD>
<TD >9</TD>
<TD >0</TD>
<TD >9</TD>
<TD >1</TD>
<TD >9</TD>
<TD >9</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist12_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_7_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >18</TD>
<TD >9</TD>
<TD >0</TD>
<TD >9</TD>
<TD >1</TD>
<TD >9</TD>
<TD >9</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist12_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_7_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist12_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_7_397_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist12_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_7_397_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >13</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist12_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_7_397_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist12_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_7_397_fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist13_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_8_82_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist13_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_8_82_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist13_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_8_82_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist13_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_8_82_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >14</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >1</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist13_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_8_82_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >14</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >1</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist13_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_8_82_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >50</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist13_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_8_82_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist13_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_8_82_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >36</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >42</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist13_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_8_82_fifo|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist13_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_8_82_fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist15_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_9_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist15_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_9_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist15_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_9_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist15_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_9_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >18</TD>
<TD >9</TD>
<TD >0</TD>
<TD >9</TD>
<TD >1</TD>
<TD >9</TD>
<TD >9</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist15_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_9_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >18</TD>
<TD >9</TD>
<TD >0</TD>
<TD >9</TD>
<TD >1</TD>
<TD >9</TD>
<TD >9</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist15_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_9_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist15_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_9_397_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist15_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_9_397_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >13</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist15_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_9_397_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist15_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_9_397_fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist16_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_10_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist16_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_10_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist16_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_10_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist16_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_10_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >18</TD>
<TD >9</TD>
<TD >0</TD>
<TD >9</TD>
<TD >1</TD>
<TD >9</TD>
<TD >9</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist16_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_10_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >18</TD>
<TD >9</TD>
<TD >0</TD>
<TD >9</TD>
<TD >1</TD>
<TD >9</TD>
<TD >9</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist16_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_10_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist16_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_10_397_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist16_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_10_397_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >13</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist16_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_10_397_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist16_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_10_397_fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist17_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_11_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist17_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_11_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist17_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_11_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist17_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_11_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >18</TD>
<TD >9</TD>
<TD >0</TD>
<TD >9</TD>
<TD >1</TD>
<TD >9</TD>
<TD >9</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist17_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_11_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >18</TD>
<TD >9</TD>
<TD >0</TD>
<TD >9</TD>
<TD >1</TD>
<TD >9</TD>
<TD >9</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist17_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_11_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >54</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist17_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_11_397_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >43</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist17_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_11_397_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >36</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >44</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist17_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_11_397_fifo|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist17_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_11_397_fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist18_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_12_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist18_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_12_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist18_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_12_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist18_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_12_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >18</TD>
<TD >9</TD>
<TD >0</TD>
<TD >9</TD>
<TD >1</TD>
<TD >9</TD>
<TD >9</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist18_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_12_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >18</TD>
<TD >9</TD>
<TD >0</TD>
<TD >9</TD>
<TD >1</TD>
<TD >9</TD>
<TD >9</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist18_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_12_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >54</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist18_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_12_397_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >43</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist18_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_12_397_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >36</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >44</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist18_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_12_397_fifo|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist18_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_12_397_fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist19_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_13_82_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist19_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_13_82_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist19_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_13_82_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist19_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_13_82_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >14</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >1</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist19_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_13_82_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >14</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >1</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist19_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_13_82_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >50</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist19_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_13_82_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist19_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_13_82_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >36</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >42</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist19_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_13_82_fifo|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist19_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_13_82_fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist23_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_15_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist23_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_15_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist23_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_15_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist23_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_15_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist23_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_15_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist23_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_15_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist23_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_15_251_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist23_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_15_251_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >12</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist23_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_15_251_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist23_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_15_251_fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist25_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_16_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist25_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_16_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist25_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_16_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist25_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_16_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist25_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_16_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist25_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_16_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist25_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_16_251_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist25_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_16_251_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >12</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist25_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_16_251_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist25_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_16_251_fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist27_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_17_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist27_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_17_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist27_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_17_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist27_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_17_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist27_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_17_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist27_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_17_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist27_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_17_251_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist27_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_17_251_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >12</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist27_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_17_251_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist27_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_17_251_fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist29_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_18_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist29_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_18_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist29_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_18_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist29_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_18_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist29_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_18_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist29_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_18_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist29_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_18_251_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist29_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_18_251_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >12</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist29_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_18_251_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist29_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_18_251_fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist31_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_19_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist31_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_19_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist31_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_19_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist31_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_19_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist31_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_19_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist31_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_19_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist31_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_19_251_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist31_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_19_251_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >12</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist31_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_19_251_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist31_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_19_251_fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist33_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_20_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist33_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_20_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist33_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_20_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist33_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_20_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist33_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_20_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist33_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_20_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist33_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_20_251_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist33_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_20_251_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >12</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist33_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_20_251_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist33_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_20_251_fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist35_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_21_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist35_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_21_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist35_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_21_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist35_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_21_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist35_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_21_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist35_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_21_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist35_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_21_251_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist35_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_21_251_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >12</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist35_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_21_251_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist35_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_21_251_fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist37_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_22_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist37_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_22_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist37_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_22_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist37_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_22_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist37_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_22_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist37_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_22_251_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist37_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_22_251_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist37_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_22_251_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >12</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist37_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_22_251_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist37_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_22_251_fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist39_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_23_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist39_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_23_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist39_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_23_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist39_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_23_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >18</TD>
<TD >9</TD>
<TD >0</TD>
<TD >9</TD>
<TD >1</TD>
<TD >9</TD>
<TD >9</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist39_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_23_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >18</TD>
<TD >9</TD>
<TD >0</TD>
<TD >9</TD>
<TD >1</TD>
<TD >9</TD>
<TD >9</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist39_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_23_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist39_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_23_397_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist39_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_23_397_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >13</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist39_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_23_397_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist39_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_23_397_fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist40_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_24_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist40_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_24_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist40_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_24_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist40_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_24_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >18</TD>
<TD >9</TD>
<TD >0</TD>
<TD >9</TD>
<TD >1</TD>
<TD >9</TD>
<TD >9</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist40_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_24_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >18</TD>
<TD >9</TD>
<TD >0</TD>
<TD >9</TD>
<TD >1</TD>
<TD >9</TD>
<TD >9</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist40_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_24_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist40_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_24_397_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist40_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_24_397_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >13</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist40_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_24_397_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist40_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_24_397_fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist41_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_25_96_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist41_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_25_96_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist41_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_25_96_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist41_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_25_96_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >14</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >1</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist41_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_25_96_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >14</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >1</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist41_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_25_96_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist41_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_25_96_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist41_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_25_96_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >11</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist41_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_25_96_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist41_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_25_96_fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist45_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_27_96_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist45_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_27_96_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist45_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_27_96_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist45_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_27_96_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >14</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >1</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist45_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_27_96_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >14</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >1</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist45_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_27_96_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist45_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_27_96_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist45_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_27_96_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >11</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist45_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_27_96_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist45_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_27_96_fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist47_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_28_96_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist47_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_28_96_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist47_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_28_96_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist47_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_28_96_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >14</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >1</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist47_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_28_96_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >14</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >1</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist47_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_28_96_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist47_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_28_96_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist47_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_28_96_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >11</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist47_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_28_96_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist47_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_28_96_fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x|thereaddata_reg_memcoalesce_input_im_load_0115_conv2d3x33_aunroll_x</TD>
<TD >132</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >130</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0115_conv2d3x3101|bursting_non_aligned_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0115_conv2d3x3101|bursting_non_aligned_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0115_conv2d3x3101|bursting_non_aligned_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0115_conv2d3x3101|bursting_non_aligned_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|two_comparison</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0115_conv2d3x3101|bursting_non_aligned_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0115_conv2d3x3101|bursting_non_aligned_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|FIFOram</TD>
<TD >276</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >256</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0115_conv2d3x3101|bursting_non_aligned_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo</TD>
<TD >261</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >257</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0115_conv2d3x3101|bursting_non_aligned_read|pipelined_read|rd_back_wfifo|auto_generated</TD>
<TD >260</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >257</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0115_conv2d3x3101|bursting_non_aligned_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0115_conv2d3x3101|bursting_non_aligned_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0115_conv2d3x3101|bursting_non_aligned_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0115_conv2d3x3101|bursting_non_aligned_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|two_comparison</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0115_conv2d3x3101|bursting_non_aligned_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0115_conv2d3x3101|bursting_non_aligned_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|FIFOram</TD>
<TD >50</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0115_conv2d3x3101|bursting_non_aligned_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0115_conv2d3x3101|bursting_non_aligned_read|pipelined_read|rd_request_fifo|auto_generated</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0115_conv2d3x3101|bursting_non_aligned_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0115_conv2d3x3101|bursting_non_aligned_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0115_conv2d3x3101|bursting_non_aligned_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0115_conv2d3x3101|bursting_non_aligned_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|two_comparison</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0115_conv2d3x3101|bursting_non_aligned_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0115_conv2d3x3101|bursting_non_aligned_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|FIFOram</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0115_conv2d3x3101|bursting_non_aligned_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo</TD>
<TD >25</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0115_conv2d3x3101|bursting_non_aligned_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated</TD>
<TD >24</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0115_conv2d3x3101|bursting_non_aligned_read|pipelined_read</TD>
<TD >318</TD>
<TD >37</TD>
<TD >5</TD>
<TD >37</TD>
<TD >199</TD>
<TD >37</TD>
<TD >37</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0115_conv2d3x3101|bursting_non_aligned_read|coalescer</TD>
<TD >34</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0115_conv2d3x3101|bursting_non_aligned_read|GEN_PIPE_INPUT.in_pipeline</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0115_conv2d3x3101|bursting_non_aligned_read</TD>
<TD >295</TD>
<TD >3</TD>
<TD >1</TD>
<TD >3</TD>
<TD >201</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0115_conv2d3x3101|u_permute_address</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0115_conv2d3x3101|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0115_conv2d3x3101|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0115_conv2d3x3101|acl_reset_handler_inst|reset_fanout_pipeline|GEN_SYNCHRONIZER.reset_synchronizer</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0115_conv2d3x3101|acl_reset_handler_inst|reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0115_conv2d3x3101|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0115_conv2d3x3101</TD>
<TD >664</TD>
<TD >697</TD>
<TD >0</TD>
<TD >697</TD>
<TD >526</TD>
<TD >697</TD>
<TD >697</TD>
<TD >697</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0115_conv2d3x3_aunroll_x</TD>
<TD >329</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >456</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist48_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_28_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist48_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_28_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist48_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_28_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist48_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_28_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >18</TD>
<TD >9</TD>
<TD >0</TD>
<TD >9</TD>
<TD >1</TD>
<TD >9</TD>
<TD >9</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist48_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_28_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >18</TD>
<TD >9</TD>
<TD >0</TD>
<TD >9</TD>
<TD >1</TD>
<TD >9</TD>
<TD >9</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist48_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_28_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist48_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_28_397_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist48_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_28_397_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >13</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist48_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_28_397_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist48_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_28_397_fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist46_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_27_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist46_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_27_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist46_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_27_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist46_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_27_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >18</TD>
<TD >9</TD>
<TD >0</TD>
<TD >9</TD>
<TD >1</TD>
<TD >9</TD>
<TD >9</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist46_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_27_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >18</TD>
<TD >9</TD>
<TD >0</TD>
<TD >9</TD>
<TD >1</TD>
<TD >9</TD>
<TD >9</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist46_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_27_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist46_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_27_397_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist46_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_27_397_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >13</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist46_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_27_397_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist46_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_27_397_fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist44_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_26_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist44_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_26_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist44_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_26_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist44_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_26_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >18</TD>
<TD >9</TD>
<TD >0</TD>
<TD >9</TD>
<TD >1</TD>
<TD >9</TD>
<TD >9</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist44_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_26_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >18</TD>
<TD >9</TD>
<TD >0</TD>
<TD >9</TD>
<TD >1</TD>
<TD >9</TD>
<TD >9</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist44_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_26_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist44_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_26_397_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist44_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_26_397_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >13</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist44_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_26_397_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist44_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_26_397_fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist42_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_25_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist42_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_25_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist42_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_25_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist42_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_25_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >18</TD>
<TD >9</TD>
<TD >0</TD>
<TD >9</TD>
<TD >1</TD>
<TD >9</TD>
<TD >9</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist42_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_25_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >18</TD>
<TD >9</TD>
<TD >0</TD>
<TD >9</TD>
<TD >1</TD>
<TD >9</TD>
<TD >9</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist42_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_25_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist42_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_25_397_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist42_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_25_397_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >13</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist42_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_25_397_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist42_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_25_397_fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist38_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_22_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist38_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_22_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist38_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_22_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist38_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_22_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist38_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_22_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist38_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_22_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist38_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_22_397_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist38_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_22_397_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >12</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist38_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_22_397_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist38_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_22_397_fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist36_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_21_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist36_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_21_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist36_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_21_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist36_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_21_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist36_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_21_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist36_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_21_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist36_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_21_397_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist36_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_21_397_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >12</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist36_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_21_397_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist36_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_21_397_fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist34_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_20_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist34_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_20_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist34_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_20_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist34_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_20_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist34_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_20_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist34_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_20_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist34_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_20_397_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist34_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_20_397_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >12</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist34_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_20_397_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist34_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_20_397_fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist32_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_19_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist32_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_19_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist32_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_19_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist32_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_19_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist32_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_19_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist32_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_19_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist32_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_19_397_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist32_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_19_397_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >12</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist32_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_19_397_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist32_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_19_397_fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist30_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_18_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist30_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_18_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist30_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_18_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist30_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_18_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist30_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_18_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist30_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_18_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist30_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_18_397_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist30_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_18_397_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >12</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist30_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_18_397_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist30_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_18_397_fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist28_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_17_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist28_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_17_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist28_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_17_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist28_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_17_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist28_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_17_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist28_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_17_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist28_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_17_397_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist28_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_17_397_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >12</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist28_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_17_397_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist28_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_17_397_fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist26_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_16_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist26_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_16_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist26_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_16_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist26_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_16_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist26_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_16_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist26_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_16_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist26_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_16_397_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist26_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_16_397_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >12</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist26_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_16_397_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist26_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_16_397_fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist24_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_15_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist24_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_15_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist24_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_15_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist24_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_15_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist24_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_15_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist24_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_15_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist24_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_15_397_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist24_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_15_397_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >12</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist24_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_15_397_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist24_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_15_397_fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist22_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_14_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist22_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_14_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist22_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_14_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist22_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_14_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist22_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_14_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist22_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_14_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist22_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_14_397_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist22_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_14_397_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >12</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist22_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_14_397_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist22_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_14_397_fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist20_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_13_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist20_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_13_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist20_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_13_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist20_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_13_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >18</TD>
<TD >9</TD>
<TD >0</TD>
<TD >9</TD>
<TD >1</TD>
<TD >9</TD>
<TD >9</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist20_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_13_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >18</TD>
<TD >9</TD>
<TD >0</TD>
<TD >9</TD>
<TD >1</TD>
<TD >9</TD>
<TD >9</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist20_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_13_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >54</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist20_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_13_397_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >43</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist20_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_13_397_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >36</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >44</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist20_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_13_397_fifo|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist20_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_13_397_fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist14_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_8_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist14_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_8_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist14_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_8_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist14_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_8_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >18</TD>
<TD >9</TD>
<TD >0</TD>
<TD >9</TD>
<TD >1</TD>
<TD >9</TD>
<TD >9</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist14_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_8_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >18</TD>
<TD >9</TD>
<TD >0</TD>
<TD >9</TD>
<TD >1</TD>
<TD >9</TD>
<TD >9</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist14_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_8_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >54</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist14_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_8_397_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >43</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist14_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_8_397_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >36</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >44</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist14_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_8_397_fifo|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist14_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_8_397_fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist11_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_6_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist11_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_6_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist11_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_6_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist11_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_6_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >18</TD>
<TD >9</TD>
<TD >0</TD>
<TD >9</TD>
<TD >1</TD>
<TD >9</TD>
<TD >9</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist11_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_6_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >18</TD>
<TD >9</TD>
<TD >0</TD>
<TD >9</TD>
<TD >1</TD>
<TD >9</TD>
<TD >9</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist11_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_6_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >54</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist11_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_6_397_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >43</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist11_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_6_397_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >36</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >44</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist11_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_6_397_fifo|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist11_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_6_397_fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist9_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_5_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist9_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_5_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist9_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_5_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist9_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_5_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >18</TD>
<TD >9</TD>
<TD >0</TD>
<TD >9</TD>
<TD >1</TD>
<TD >9</TD>
<TD >9</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist9_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_5_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >18</TD>
<TD >9</TD>
<TD >0</TD>
<TD >9</TD>
<TD >1</TD>
<TD >9</TD>
<TD >9</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist9_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_5_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >54</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist9_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_5_397_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >43</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist9_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_5_397_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >36</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >44</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist9_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_5_397_fifo|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist9_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_5_397_fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist5_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_2_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist5_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_2_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist5_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_2_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist5_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_2_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >18</TD>
<TD >9</TD>
<TD >0</TD>
<TD >9</TD>
<TD >1</TD>
<TD >9</TD>
<TD >9</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist5_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_2_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >18</TD>
<TD >9</TD>
<TD >0</TD>
<TD >9</TD>
<TD >1</TD>
<TD >9</TD>
<TD >9</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist5_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_2_397_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >86</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist5_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_2_397_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist5_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_2_397_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >68</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >76</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist5_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_2_397_fifo|fifo</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist5_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_2_397_fifo</TD>
<TD >68</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >68</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_syncbuf_filter_weight_sync_buffer_conv2d3x3|thei_syncbuf_filter_weight_sync_buffer_conv2d3x371</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_syncbuf_filter_weight_sync_buffer_conv2d3x3</TD>
<TD >69</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >66</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|thereaddata_reg_memcoalesce_filter_weight_load_0_conv2d3x34_aunroll_x</TD>
<TD >516</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >514</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide|lsu_wide|bursting_non_aligned_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide|lsu_wide|bursting_non_aligned_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide|lsu_wide|bursting_non_aligned_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide|lsu_wide|bursting_non_aligned_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|two_comparison</TD>
<TD >18</TD>
<TD >9</TD>
<TD >0</TD>
<TD >9</TD>
<TD >1</TD>
<TD >9</TD>
<TD >9</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide|lsu_wide|bursting_non_aligned_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >18</TD>
<TD >9</TD>
<TD >0</TD>
<TD >9</TD>
<TD >1</TD>
<TD >9</TD>
<TD >9</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide|lsu_wide|bursting_non_aligned_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|FIFOram</TD>
<TD >534</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >512</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide|lsu_wide|bursting_non_aligned_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo</TD>
<TD >517</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >513</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide|lsu_wide|bursting_non_aligned_read|pipelined_read|rd_back_wfifo|auto_generated</TD>
<TD >516</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >513</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide|lsu_wide|bursting_non_aligned_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide|lsu_wide|bursting_non_aligned_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide|lsu_wide|bursting_non_aligned_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide|lsu_wide|bursting_non_aligned_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|two_comparison</TD>
<TD >18</TD>
<TD >9</TD>
<TD >0</TD>
<TD >9</TD>
<TD >1</TD>
<TD >9</TD>
<TD >9</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide|lsu_wide|bursting_non_aligned_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >18</TD>
<TD >9</TD>
<TD >0</TD>
<TD >9</TD>
<TD >1</TD>
<TD >9</TD>
<TD >9</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide|lsu_wide|bursting_non_aligned_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|FIFOram</TD>
<TD >50</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide|lsu_wide|bursting_non_aligned_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide|lsu_wide|bursting_non_aligned_read|pipelined_read|rd_request_fifo|auto_generated</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide|lsu_wide|bursting_non_aligned_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide|lsu_wide|bursting_non_aligned_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide|lsu_wide|bursting_non_aligned_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide|lsu_wide|bursting_non_aligned_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|two_comparison</TD>
<TD >18</TD>
<TD >9</TD>
<TD >0</TD>
<TD >9</TD>
<TD >1</TD>
<TD >9</TD>
<TD >9</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide|lsu_wide|bursting_non_aligned_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >18</TD>
<TD >9</TD>
<TD >0</TD>
<TD >9</TD>
<TD >1</TD>
<TD >9</TD>
<TD >9</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide|lsu_wide|bursting_non_aligned_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|FIFOram</TD>
<TD >45</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide|lsu_wide|bursting_non_aligned_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide|lsu_wide|bursting_non_aligned_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated</TD>
<TD >27</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >26</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide|lsu_wide|bursting_non_aligned_read|pipelined_read</TD>
<TD >576</TD>
<TD >70</TD>
<TD >6</TD>
<TD >70</TD>
<TD >614</TD>
<TD >70</TD>
<TD >70</TD>
<TD >70</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide|lsu_wide|bursting_non_aligned_read|coalescer</TD>
<TD >34</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide|lsu_wide|bursting_non_aligned_read|GEN_PIPE_INPUT.in_pipeline</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide|lsu_wide|bursting_non_aligned_read</TD>
<TD >551</TD>
<TD >3</TD>
<TD >1</TD>
<TD >3</TD>
<TD >616</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide|lsu_wide|u_permute_address</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide|lsu_wide|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide|lsu_wide|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide|lsu_wide|acl_reset_handler_inst|reset_fanout_pipeline|GEN_SYNCHRONIZER.reset_synchronizer</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide|lsu_wide|acl_reset_handler_inst|reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide|lsu_wide|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide|lsu_wide</TD>
<TD >1736</TD>
<TD >521</TD>
<TD >1154</TD>
<TD >521</TD>
<TD >1136</TD>
<TD >521</TD>
<TD >521</TD>
<TD >521</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|lsu_wide</TD>
<TD >1480</TD>
<TD >290</TD>
<TD >1</TD>
<TD >290</TD>
<TD >849</TD>
<TD >290</TD>
<TD >290</TD>
<TD >290</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|acl_reset_handler_inst|reset_fanout_pipeline|GEN_SYNCHRONIZER.reset_synchronizer</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|acl_reset_handler_inst|reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3106</TD>
<TD >1480</TD>
<TD >1255</TD>
<TD >0</TD>
<TD >1255</TD>
<TD >910</TD>
<TD >1255</TD>
<TD >1255</TD>
<TD >1255</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_filter_weight_load_0_conv2d3x3_aunroll_x</TD>
<TD >329</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >840</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3_full_detector|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3_full_detector|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3_full_detector|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3_full_detector|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3_full_detector|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3_full_detector|acl_reset_handler_inst|reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3_full_detector|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3_full_detector|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3_full_detector|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3_full_detector</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3_full_detector</TD>
<TD >6</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >2</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3137_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3138|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3137_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3138|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3137_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3138|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3137_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3138|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3137_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3138|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3137_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3138|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >84</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3137_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3138|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3137_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3138|fifo|scfifo_component|auto_generated</TD>
<TD >68</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >75</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3137_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3138|fifo</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3137_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3138</TD>
<TD >68</TD>
<TD >62</TD>
<TD >0</TD>
<TD >62</TD>
<TD >66</TD>
<TD >62</TD>
<TD >62</TD>
<TD >62</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3137_data_fifo_aunroll_x</TD>
<TD >37</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_for_cond15_preheader_conv2d3x3_c1_exit175_conv2d3x3_aunroll_x</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|redist14_fracRPreExc_uid117_block_rsrvd_fix_b_2</TD>
<TD >26</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|redist37_excZ_aSig_uid17_uid24_block_rsrvd_fix_q_4</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|redist31_excZ_bSig_uid18_uid38_block_rsrvd_fix_q_12</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|rUdf_uid116_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|redist16_aMinusA_uid88_block_rsrvd_fix_q_3</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|redist12_regInputs_uid119_block_rsrvd_fix_q_3</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|regInputs_uid119_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|rOvf_uid112_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|redist13_expRPreExc_uid118_block_rsrvd_fix_b_2</TD>
<TD >11</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|redist15_fracPostNormRndRange_uid103_block_rsrvd_fix_b_1</TD>
<TD >27</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >24</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|rBi_uid101_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|redist1_leftShiftStageSel4Dto3_uid233_fracPostNormExt_uid89_block_rsrvd_fix_merged_bit_select_d_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|redist0_leftShiftStageSel4Dto3_uid233_fracPostNormExt_uid89_block_rsrvd_fix_merged_bit_select_c_1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|redist18_fracGRS_uid85_block_rsrvd_fix_q_3</TD>
<TD >31</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >28</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|redist8_vStage_uid155_lzCountVal_uid86_block_rsrvd_fix_b_2</TD>
<TD >15</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >12</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|signRPostExc_uid140_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|redist34_excI_aSig_uid28_block_rsrvd_fix_q_4</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|redist29_excI_bSig_uid42_block_rsrvd_fix_q_11</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|redist21_effSub_uid53_block_rsrvd_fix_q_9</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|redist33_excN_aSig_uid29_block_rsrvd_fix_q_4</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|excN_aSig_uid29_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|redist27_excN_bSig_uid43_block_rsrvd_fix_q_11</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|excN_bSig_uid43_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|redist11_signRInfRZRReg_uid138_block_rsrvd_fix_q_3</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|signRInfRZRReg_uid138_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|excI_aSig_uid28_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|redist35_fracXIsZero_uid26_block_rsrvd_fix_q_4</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|fracXIsZero_uid26_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|redist28_excI_bSig_uid42_block_rsrvd_fix_q_8</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|excI_bSig_uid42_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|redist36_excZ_aSig_uid17_uid24_block_rsrvd_fix_q_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|redist30_excZ_bSig_uid18_uid38_block_rsrvd_fix_q_9</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|redist23_sigB_uid52_block_rsrvd_fix_b_9</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|excR_aSig_uid32_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_outputreg</TD>
<TD >11</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|auto_generated|altsyncram1</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|auto_generated</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|redist26_excR_bSig_uid46_block_rsrvd_fix_q_8</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|excR_bSig_uid46_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|expXIsMax_uid39_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|redist25_sigA_uid51_block_rsrvd_fix_b_9</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|redist5_r_uid180_lzCountVal_uid86_block_rsrvd_fix_q_1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|redist6_vCount_uid167_lzCountVal_uid86_block_rsrvd_fix_q_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|redist2_rVStage_uid160_lzCountVal_uid86_block_rsrvd_fix_merged_bit_select_b_1</TD>
<TD >11</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|redist3_rVStage_uid160_lzCountVal_uid86_block_rsrvd_fix_merged_bit_select_c_1</TD>
<TD >11</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|redist7_vCount_uid161_lzCountVal_uid86_block_rsrvd_fix_q_2</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|vCount_uid161_lzCountVal_uid86_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|redist10_rVStage_uid152_lzCountVal_uid86_block_rsrvd_fix_b_1</TD>
<TD >19</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >16</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|redist17_fracGRS_uid85_block_rsrvd_fix_q_1</TD>
<TD >31</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|redist9_vCount_uid153_lzCountVal_uid86_block_rsrvd_fix_q_3</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|vCount_uid153_lzCountVal_uid86_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|redist20_cmpEQ_stickyBits_cZwF_uid72_block_rsrvd_fix_q_2</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|redist19_rangeFracAddResultMwfp3Dto0_uid84_block_rsrvd_fix_b_1</TD>
<TD >30</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >27</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|effSubInvSticky_uid75_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|redist38_frac_aSig_uid23_block_rsrvd_fix_b_4_outputreg</TD>
<TD >26</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|redist38_frac_aSig_uid23_block_rsrvd_fix_b_4</TD>
<TD >26</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|fracBAddOpPostXor_uid82_block_rsrvd_fix_delay</TD>
<TD >30</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >27</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|alignFracBPostShiftOut_uid69_block_rsrvd_fix_delay</TD>
<TD >52</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >49</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|redist4_rightShiftStageSel5Dto4_uid195_alignmentShifter_uid65_block_rsrvd_fix_merged_bit_select_d_1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|redist32_frac_bSig_uid37_block_rsrvd_fix_b_1</TD>
<TD >26</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|excZ_bSig_uid18_uid38_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|redist24_sigA_uid51_block_rsrvd_fix_b_3</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|redist22_sigB_uid52_block_rsrvd_fix_b_3</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|redist43_in_0_in_0_1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|redist41_fracY_uid11_block_rsrvd_fix_b_1</TD>
<TD >26</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|redist40_expY_uid12_block_rsrvd_fix_b_1</TD>
<TD >11</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3|redist42_sigY_uid10_block_rsrvd_fix_b_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_2_a_conv2d3x3</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist22_i_add55_1_2_a_conv2d3x3_out_primWireOut_1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|redist14_fracRPreExc_uid117_block_rsrvd_fix_b_2</TD>
<TD >26</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|redist37_excZ_aSig_uid17_uid24_block_rsrvd_fix_q_4</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|redist31_excZ_bSig_uid18_uid38_block_rsrvd_fix_q_12</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|rUdf_uid116_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|redist16_aMinusA_uid88_block_rsrvd_fix_q_3</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|redist12_regInputs_uid119_block_rsrvd_fix_q_3</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|regInputs_uid119_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|rOvf_uid112_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|redist13_expRPreExc_uid118_block_rsrvd_fix_b_2</TD>
<TD >11</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|redist15_fracPostNormRndRange_uid103_block_rsrvd_fix_b_1</TD>
<TD >27</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >24</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|rBi_uid101_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|redist1_leftShiftStageSel4Dto3_uid233_fracPostNormExt_uid89_block_rsrvd_fix_merged_bit_select_d_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|redist0_leftShiftStageSel4Dto3_uid233_fracPostNormExt_uid89_block_rsrvd_fix_merged_bit_select_c_1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|redist18_fracGRS_uid85_block_rsrvd_fix_q_3</TD>
<TD >31</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >28</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|redist8_vStage_uid155_lzCountVal_uid86_block_rsrvd_fix_b_2</TD>
<TD >15</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >12</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|signRPostExc_uid140_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|redist34_excI_aSig_uid28_block_rsrvd_fix_q_4</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|redist29_excI_bSig_uid42_block_rsrvd_fix_q_11</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|redist21_effSub_uid53_block_rsrvd_fix_q_9</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|redist33_excN_aSig_uid29_block_rsrvd_fix_q_4</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|excN_aSig_uid29_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|redist27_excN_bSig_uid43_block_rsrvd_fix_q_11</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|excN_bSig_uid43_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|redist11_signRInfRZRReg_uid138_block_rsrvd_fix_q_3</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|signRInfRZRReg_uid138_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|excI_aSig_uid28_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|redist35_fracXIsZero_uid26_block_rsrvd_fix_q_4</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|fracXIsZero_uid26_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|redist28_excI_bSig_uid42_block_rsrvd_fix_q_8</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|excI_bSig_uid42_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|redist36_excZ_aSig_uid17_uid24_block_rsrvd_fix_q_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|redist30_excZ_bSig_uid18_uid38_block_rsrvd_fix_q_9</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|redist23_sigB_uid52_block_rsrvd_fix_b_9</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|excR_aSig_uid32_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_outputreg</TD>
<TD >11</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|auto_generated|altsyncram1</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|auto_generated</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|redist26_excR_bSig_uid46_block_rsrvd_fix_q_8</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|excR_bSig_uid46_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|expXIsMax_uid39_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|redist25_sigA_uid51_block_rsrvd_fix_b_9</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|redist5_r_uid180_lzCountVal_uid86_block_rsrvd_fix_q_1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|redist6_vCount_uid167_lzCountVal_uid86_block_rsrvd_fix_q_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|redist2_rVStage_uid160_lzCountVal_uid86_block_rsrvd_fix_merged_bit_select_b_1</TD>
<TD >11</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|redist3_rVStage_uid160_lzCountVal_uid86_block_rsrvd_fix_merged_bit_select_c_1</TD>
<TD >11</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|redist7_vCount_uid161_lzCountVal_uid86_block_rsrvd_fix_q_2</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|vCount_uid161_lzCountVal_uid86_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|redist10_rVStage_uid152_lzCountVal_uid86_block_rsrvd_fix_b_1</TD>
<TD >19</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >16</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|redist17_fracGRS_uid85_block_rsrvd_fix_q_1</TD>
<TD >31</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|redist9_vCount_uid153_lzCountVal_uid86_block_rsrvd_fix_q_3</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|vCount_uid153_lzCountVal_uid86_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|redist20_cmpEQ_stickyBits_cZwF_uid72_block_rsrvd_fix_q_2</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|redist19_rangeFracAddResultMwfp3Dto0_uid84_block_rsrvd_fix_b_1</TD>
<TD >30</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >27</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|effSubInvSticky_uid75_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|redist38_frac_aSig_uid23_block_rsrvd_fix_b_4_outputreg</TD>
<TD >26</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|redist38_frac_aSig_uid23_block_rsrvd_fix_b_4</TD>
<TD >26</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|fracBAddOpPostXor_uid82_block_rsrvd_fix_delay</TD>
<TD >30</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >27</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|alignFracBPostShiftOut_uid69_block_rsrvd_fix_delay</TD>
<TD >52</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >49</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|redist4_rightShiftStageSel5Dto4_uid195_alignmentShifter_uid65_block_rsrvd_fix_merged_bit_select_d_1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|redist32_frac_bSig_uid37_block_rsrvd_fix_b_1</TD>
<TD >26</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|excZ_bSig_uid18_uid38_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|redist24_sigA_uid51_block_rsrvd_fix_b_3</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|redist22_sigB_uid52_block_rsrvd_fix_b_3</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|redist43_in_0_in_0_1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|redist41_fracY_uid11_block_rsrvd_fix_b_1</TD>
<TD >26</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|redist40_expY_uid12_block_rsrvd_fix_b_1</TD>
<TD >11</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3|redist42_sigY_uid10_block_rsrvd_fix_b_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_2_a_conv2d3x3</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist20_i_add55_246_a_conv2d3x3_out_primWireOut_1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|redist14_fracRPreExc_uid117_block_rsrvd_fix_b_2</TD>
<TD >26</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|redist37_excZ_aSig_uid17_uid24_block_rsrvd_fix_q_4</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|redist31_excZ_bSig_uid18_uid38_block_rsrvd_fix_q_12</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|rUdf_uid116_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|redist16_aMinusA_uid88_block_rsrvd_fix_q_3</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|redist12_regInputs_uid119_block_rsrvd_fix_q_3</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|regInputs_uid119_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|rOvf_uid112_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|redist13_expRPreExc_uid118_block_rsrvd_fix_b_2</TD>
<TD >11</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|redist15_fracPostNormRndRange_uid103_block_rsrvd_fix_b_1</TD>
<TD >27</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >24</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|rBi_uid101_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|redist1_leftShiftStageSel4Dto3_uid233_fracPostNormExt_uid89_block_rsrvd_fix_merged_bit_select_d_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|redist0_leftShiftStageSel4Dto3_uid233_fracPostNormExt_uid89_block_rsrvd_fix_merged_bit_select_c_1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|redist18_fracGRS_uid85_block_rsrvd_fix_q_3</TD>
<TD >31</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >28</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|redist8_vStage_uid155_lzCountVal_uid86_block_rsrvd_fix_b_2</TD>
<TD >15</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >12</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|signRPostExc_uid140_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|redist34_excI_aSig_uid28_block_rsrvd_fix_q_4</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|redist29_excI_bSig_uid42_block_rsrvd_fix_q_11</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|redist21_effSub_uid53_block_rsrvd_fix_q_9</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|redist33_excN_aSig_uid29_block_rsrvd_fix_q_4</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|excN_aSig_uid29_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|redist27_excN_bSig_uid43_block_rsrvd_fix_q_11</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|excN_bSig_uid43_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|redist11_signRInfRZRReg_uid138_block_rsrvd_fix_q_3</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|signRInfRZRReg_uid138_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|excI_aSig_uid28_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|redist35_fracXIsZero_uid26_block_rsrvd_fix_q_4</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|fracXIsZero_uid26_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|redist28_excI_bSig_uid42_block_rsrvd_fix_q_8</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|excI_bSig_uid42_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|redist36_excZ_aSig_uid17_uid24_block_rsrvd_fix_q_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|redist30_excZ_bSig_uid18_uid38_block_rsrvd_fix_q_9</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|redist23_sigB_uid52_block_rsrvd_fix_b_9</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|excR_aSig_uid32_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_outputreg</TD>
<TD >11</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|auto_generated|altsyncram1</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|auto_generated</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|redist26_excR_bSig_uid46_block_rsrvd_fix_q_8</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|excR_bSig_uid46_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|expXIsMax_uid39_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|redist25_sigA_uid51_block_rsrvd_fix_b_9</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|redist5_r_uid180_lzCountVal_uid86_block_rsrvd_fix_q_1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|redist6_vCount_uid167_lzCountVal_uid86_block_rsrvd_fix_q_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|redist2_rVStage_uid160_lzCountVal_uid86_block_rsrvd_fix_merged_bit_select_b_1</TD>
<TD >11</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|redist3_rVStage_uid160_lzCountVal_uid86_block_rsrvd_fix_merged_bit_select_c_1</TD>
<TD >11</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|redist7_vCount_uid161_lzCountVal_uid86_block_rsrvd_fix_q_2</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|vCount_uid161_lzCountVal_uid86_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|redist10_rVStage_uid152_lzCountVal_uid86_block_rsrvd_fix_b_1</TD>
<TD >19</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >16</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|redist17_fracGRS_uid85_block_rsrvd_fix_q_1</TD>
<TD >31</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|redist9_vCount_uid153_lzCountVal_uid86_block_rsrvd_fix_q_3</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|vCount_uid153_lzCountVal_uid86_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|redist20_cmpEQ_stickyBits_cZwF_uid72_block_rsrvd_fix_q_2</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|redist19_rangeFracAddResultMwfp3Dto0_uid84_block_rsrvd_fix_b_1</TD>
<TD >30</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >27</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|effSubInvSticky_uid75_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|redist38_frac_aSig_uid23_block_rsrvd_fix_b_4_outputreg</TD>
<TD >26</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|redist38_frac_aSig_uid23_block_rsrvd_fix_b_4</TD>
<TD >26</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|fracBAddOpPostXor_uid82_block_rsrvd_fix_delay</TD>
<TD >30</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >27</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|alignFracBPostShiftOut_uid69_block_rsrvd_fix_delay</TD>
<TD >52</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >49</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|redist4_rightShiftStageSel5Dto4_uid195_alignmentShifter_uid65_block_rsrvd_fix_merged_bit_select_d_1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|redist32_frac_bSig_uid37_block_rsrvd_fix_b_1</TD>
<TD >26</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|excZ_bSig_uid18_uid38_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|redist24_sigA_uid51_block_rsrvd_fix_b_3</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|redist22_sigB_uid52_block_rsrvd_fix_b_3</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|redist43_in_0_in_0_1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|redist41_fracY_uid11_block_rsrvd_fix_b_1</TD>
<TD >26</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|redist40_expY_uid12_block_rsrvd_fix_b_1</TD>
<TD >11</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3|redist42_sigY_uid10_block_rsrvd_fix_b_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_246_a_conv2d3x3</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist19_i_add55_2_1_a_conv2d3x3_out_primWireOut_1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|redist14_fracRPreExc_uid117_block_rsrvd_fix_b_2</TD>
<TD >26</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|redist37_excZ_aSig_uid17_uid24_block_rsrvd_fix_q_4</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|redist31_excZ_bSig_uid18_uid38_block_rsrvd_fix_q_12</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|rUdf_uid116_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|redist16_aMinusA_uid88_block_rsrvd_fix_q_3</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|redist12_regInputs_uid119_block_rsrvd_fix_q_3</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|regInputs_uid119_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|rOvf_uid112_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|redist13_expRPreExc_uid118_block_rsrvd_fix_b_2</TD>
<TD >11</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|redist15_fracPostNormRndRange_uid103_block_rsrvd_fix_b_1</TD>
<TD >27</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >24</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|rBi_uid101_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|redist1_leftShiftStageSel4Dto3_uid233_fracPostNormExt_uid89_block_rsrvd_fix_merged_bit_select_d_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|redist0_leftShiftStageSel4Dto3_uid233_fracPostNormExt_uid89_block_rsrvd_fix_merged_bit_select_c_1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|redist18_fracGRS_uid85_block_rsrvd_fix_q_3</TD>
<TD >31</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >28</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|redist8_vStage_uid155_lzCountVal_uid86_block_rsrvd_fix_b_2</TD>
<TD >15</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >12</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|signRPostExc_uid140_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|redist34_excI_aSig_uid28_block_rsrvd_fix_q_4</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|redist29_excI_bSig_uid42_block_rsrvd_fix_q_11</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|redist21_effSub_uid53_block_rsrvd_fix_q_9</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|redist33_excN_aSig_uid29_block_rsrvd_fix_q_4</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|excN_aSig_uid29_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|redist27_excN_bSig_uid43_block_rsrvd_fix_q_11</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|excN_bSig_uid43_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|redist11_signRInfRZRReg_uid138_block_rsrvd_fix_q_3</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|signRInfRZRReg_uid138_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|excI_aSig_uid28_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|redist35_fracXIsZero_uid26_block_rsrvd_fix_q_4</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|fracXIsZero_uid26_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|redist28_excI_bSig_uid42_block_rsrvd_fix_q_8</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|excI_bSig_uid42_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|redist36_excZ_aSig_uid17_uid24_block_rsrvd_fix_q_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|redist30_excZ_bSig_uid18_uid38_block_rsrvd_fix_q_9</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|redist23_sigB_uid52_block_rsrvd_fix_b_9</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|excR_aSig_uid32_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_outputreg</TD>
<TD >11</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|auto_generated|altsyncram1</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|auto_generated</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|redist26_excR_bSig_uid46_block_rsrvd_fix_q_8</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|excR_bSig_uid46_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|expXIsMax_uid39_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|redist25_sigA_uid51_block_rsrvd_fix_b_9</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|redist5_r_uid180_lzCountVal_uid86_block_rsrvd_fix_q_1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|redist6_vCount_uid167_lzCountVal_uid86_block_rsrvd_fix_q_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|redist2_rVStage_uid160_lzCountVal_uid86_block_rsrvd_fix_merged_bit_select_b_1</TD>
<TD >11</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|redist3_rVStage_uid160_lzCountVal_uid86_block_rsrvd_fix_merged_bit_select_c_1</TD>
<TD >11</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|redist7_vCount_uid161_lzCountVal_uid86_block_rsrvd_fix_q_2</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|vCount_uid161_lzCountVal_uid86_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|redist10_rVStage_uid152_lzCountVal_uid86_block_rsrvd_fix_b_1</TD>
<TD >19</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >16</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|redist17_fracGRS_uid85_block_rsrvd_fix_q_1</TD>
<TD >31</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|redist9_vCount_uid153_lzCountVal_uid86_block_rsrvd_fix_q_3</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|vCount_uid153_lzCountVal_uid86_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|redist20_cmpEQ_stickyBits_cZwF_uid72_block_rsrvd_fix_q_2</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|redist19_rangeFracAddResultMwfp3Dto0_uid84_block_rsrvd_fix_b_1</TD>
<TD >30</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >27</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|effSubInvSticky_uid75_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|redist38_frac_aSig_uid23_block_rsrvd_fix_b_4_outputreg</TD>
<TD >26</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|redist38_frac_aSig_uid23_block_rsrvd_fix_b_4</TD>
<TD >26</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|fracBAddOpPostXor_uid82_block_rsrvd_fix_delay</TD>
<TD >30</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >27</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|alignFracBPostShiftOut_uid69_block_rsrvd_fix_delay</TD>
<TD >52</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >49</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|redist4_rightShiftStageSel5Dto4_uid195_alignmentShifter_uid65_block_rsrvd_fix_merged_bit_select_d_1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|redist32_frac_bSig_uid37_block_rsrvd_fix_b_1</TD>
<TD >26</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|excZ_bSig_uid18_uid38_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|redist24_sigA_uid51_block_rsrvd_fix_b_3</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|redist22_sigB_uid52_block_rsrvd_fix_b_3</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|redist43_in_0_in_0_1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|redist41_fracY_uid11_block_rsrvd_fix_b_1</TD>
<TD >26</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|redist40_expY_uid12_block_rsrvd_fix_b_1</TD>
<TD >11</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3|redist42_sigY_uid10_block_rsrvd_fix_b_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_1_a_conv2d3x3</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist23_i_add55_1_1_a_conv2d3x3_out_primWireOut_1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|redist14_fracRPreExc_uid117_block_rsrvd_fix_b_2</TD>
<TD >26</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|redist37_excZ_aSig_uid17_uid24_block_rsrvd_fix_q_4</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|redist31_excZ_bSig_uid18_uid38_block_rsrvd_fix_q_12</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|rUdf_uid116_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|redist16_aMinusA_uid88_block_rsrvd_fix_q_3</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|redist12_regInputs_uid119_block_rsrvd_fix_q_3</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|regInputs_uid119_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|rOvf_uid112_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|redist13_expRPreExc_uid118_block_rsrvd_fix_b_2</TD>
<TD >11</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|redist15_fracPostNormRndRange_uid103_block_rsrvd_fix_b_1</TD>
<TD >27</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >24</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|rBi_uid101_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|redist1_leftShiftStageSel4Dto3_uid233_fracPostNormExt_uid89_block_rsrvd_fix_merged_bit_select_d_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|redist0_leftShiftStageSel4Dto3_uid233_fracPostNormExt_uid89_block_rsrvd_fix_merged_bit_select_c_1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|redist18_fracGRS_uid85_block_rsrvd_fix_q_3</TD>
<TD >31</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >28</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|redist8_vStage_uid155_lzCountVal_uid86_block_rsrvd_fix_b_2</TD>
<TD >15</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >12</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|signRPostExc_uid140_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|redist34_excI_aSig_uid28_block_rsrvd_fix_q_4</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|redist29_excI_bSig_uid42_block_rsrvd_fix_q_11</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|redist21_effSub_uid53_block_rsrvd_fix_q_9</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|redist33_excN_aSig_uid29_block_rsrvd_fix_q_4</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|excN_aSig_uid29_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|redist27_excN_bSig_uid43_block_rsrvd_fix_q_11</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|excN_bSig_uid43_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|redist11_signRInfRZRReg_uid138_block_rsrvd_fix_q_3</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|signRInfRZRReg_uid138_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|excI_aSig_uid28_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|redist35_fracXIsZero_uid26_block_rsrvd_fix_q_4</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|fracXIsZero_uid26_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|redist28_excI_bSig_uid42_block_rsrvd_fix_q_8</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|excI_bSig_uid42_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|redist36_excZ_aSig_uid17_uid24_block_rsrvd_fix_q_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|redist30_excZ_bSig_uid18_uid38_block_rsrvd_fix_q_9</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|redist23_sigB_uid52_block_rsrvd_fix_b_9</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|excR_aSig_uid32_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_outputreg</TD>
<TD >11</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|auto_generated|altsyncram1</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|auto_generated</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|redist26_excR_bSig_uid46_block_rsrvd_fix_q_8</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|excR_bSig_uid46_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|expXIsMax_uid39_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|redist25_sigA_uid51_block_rsrvd_fix_b_9</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|redist5_r_uid180_lzCountVal_uid86_block_rsrvd_fix_q_1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|redist6_vCount_uid167_lzCountVal_uid86_block_rsrvd_fix_q_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|redist2_rVStage_uid160_lzCountVal_uid86_block_rsrvd_fix_merged_bit_select_b_1</TD>
<TD >11</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|redist3_rVStage_uid160_lzCountVal_uid86_block_rsrvd_fix_merged_bit_select_c_1</TD>
<TD >11</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|redist7_vCount_uid161_lzCountVal_uid86_block_rsrvd_fix_q_2</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|vCount_uid161_lzCountVal_uid86_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|redist10_rVStage_uid152_lzCountVal_uid86_block_rsrvd_fix_b_1</TD>
<TD >19</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >16</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|redist17_fracGRS_uid85_block_rsrvd_fix_q_1</TD>
<TD >31</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|redist9_vCount_uid153_lzCountVal_uid86_block_rsrvd_fix_q_3</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|vCount_uid153_lzCountVal_uid86_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|redist20_cmpEQ_stickyBits_cZwF_uid72_block_rsrvd_fix_q_2</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|redist19_rangeFracAddResultMwfp3Dto0_uid84_block_rsrvd_fix_b_1</TD>
<TD >30</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >27</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|effSubInvSticky_uid75_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|redist38_frac_aSig_uid23_block_rsrvd_fix_b_4_outputreg</TD>
<TD >26</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|redist38_frac_aSig_uid23_block_rsrvd_fix_b_4</TD>
<TD >26</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|fracBAddOpPostXor_uid82_block_rsrvd_fix_delay</TD>
<TD >30</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >27</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|alignFracBPostShiftOut_uid69_block_rsrvd_fix_delay</TD>
<TD >52</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >49</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|redist4_rightShiftStageSel5Dto4_uid195_alignmentShifter_uid65_block_rsrvd_fix_merged_bit_select_d_1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|redist32_frac_bSig_uid37_block_rsrvd_fix_b_1</TD>
<TD >26</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|excZ_bSig_uid18_uid38_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|redist24_sigA_uid51_block_rsrvd_fix_b_3</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|redist22_sigB_uid52_block_rsrvd_fix_b_3</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|redist43_in_0_in_0_1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|redist41_fracY_uid11_block_rsrvd_fix_b_1</TD>
<TD >26</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|redist40_expY_uid12_block_rsrvd_fix_b_1</TD>
<TD >11</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3|redist42_sigY_uid10_block_rsrvd_fix_b_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_1_a_conv2d3x3</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist24_i_add55_131_a_conv2d3x3_out_primWireOut_1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|redist14_fracRPreExc_uid117_block_rsrvd_fix_b_2</TD>
<TD >26</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|redist37_excZ_aSig_uid17_uid24_block_rsrvd_fix_q_4</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|redist31_excZ_bSig_uid18_uid38_block_rsrvd_fix_q_12</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|rUdf_uid116_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|redist16_aMinusA_uid88_block_rsrvd_fix_q_3</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|redist12_regInputs_uid119_block_rsrvd_fix_q_3</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|regInputs_uid119_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|rOvf_uid112_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|redist13_expRPreExc_uid118_block_rsrvd_fix_b_2</TD>
<TD >11</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|redist15_fracPostNormRndRange_uid103_block_rsrvd_fix_b_1</TD>
<TD >27</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >24</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|rBi_uid101_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|redist1_leftShiftStageSel4Dto3_uid233_fracPostNormExt_uid89_block_rsrvd_fix_merged_bit_select_d_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|redist0_leftShiftStageSel4Dto3_uid233_fracPostNormExt_uid89_block_rsrvd_fix_merged_bit_select_c_1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|redist18_fracGRS_uid85_block_rsrvd_fix_q_3</TD>
<TD >31</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >28</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|redist8_vStage_uid155_lzCountVal_uid86_block_rsrvd_fix_b_2</TD>
<TD >15</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >12</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|signRPostExc_uid140_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|redist34_excI_aSig_uid28_block_rsrvd_fix_q_4</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|redist29_excI_bSig_uid42_block_rsrvd_fix_q_11</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|redist21_effSub_uid53_block_rsrvd_fix_q_9</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|redist33_excN_aSig_uid29_block_rsrvd_fix_q_4</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|excN_aSig_uid29_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|redist27_excN_bSig_uid43_block_rsrvd_fix_q_11</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|excN_bSig_uid43_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|redist11_signRInfRZRReg_uid138_block_rsrvd_fix_q_3</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|signRInfRZRReg_uid138_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|excI_aSig_uid28_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|redist35_fracXIsZero_uid26_block_rsrvd_fix_q_4</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|fracXIsZero_uid26_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|redist28_excI_bSig_uid42_block_rsrvd_fix_q_8</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|excI_bSig_uid42_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|redist36_excZ_aSig_uid17_uid24_block_rsrvd_fix_q_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|redist30_excZ_bSig_uid18_uid38_block_rsrvd_fix_q_9</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|redist23_sigB_uid52_block_rsrvd_fix_b_9</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|excR_aSig_uid32_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_outputreg</TD>
<TD >11</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|auto_generated|altsyncram1</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|auto_generated</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|redist26_excR_bSig_uid46_block_rsrvd_fix_q_8</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|excR_bSig_uid46_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|expXIsMax_uid39_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|redist25_sigA_uid51_block_rsrvd_fix_b_9</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|redist5_r_uid180_lzCountVal_uid86_block_rsrvd_fix_q_1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|redist6_vCount_uid167_lzCountVal_uid86_block_rsrvd_fix_q_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|redist2_rVStage_uid160_lzCountVal_uid86_block_rsrvd_fix_merged_bit_select_b_1</TD>
<TD >11</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|redist3_rVStage_uid160_lzCountVal_uid86_block_rsrvd_fix_merged_bit_select_c_1</TD>
<TD >11</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|redist7_vCount_uid161_lzCountVal_uid86_block_rsrvd_fix_q_2</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|vCount_uid161_lzCountVal_uid86_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|redist10_rVStage_uid152_lzCountVal_uid86_block_rsrvd_fix_b_1</TD>
<TD >19</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >16</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|redist17_fracGRS_uid85_block_rsrvd_fix_q_1</TD>
<TD >31</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|redist9_vCount_uid153_lzCountVal_uid86_block_rsrvd_fix_q_3</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|vCount_uid153_lzCountVal_uid86_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|redist20_cmpEQ_stickyBits_cZwF_uid72_block_rsrvd_fix_q_2</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|redist19_rangeFracAddResultMwfp3Dto0_uid84_block_rsrvd_fix_b_1</TD>
<TD >30</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >27</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|effSubInvSticky_uid75_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|redist38_frac_aSig_uid23_block_rsrvd_fix_b_4_outputreg</TD>
<TD >26</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|redist38_frac_aSig_uid23_block_rsrvd_fix_b_4</TD>
<TD >26</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|fracBAddOpPostXor_uid82_block_rsrvd_fix_delay</TD>
<TD >30</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >27</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|alignFracBPostShiftOut_uid69_block_rsrvd_fix_delay</TD>
<TD >52</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >49</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|redist4_rightShiftStageSel5Dto4_uid195_alignmentShifter_uid65_block_rsrvd_fix_merged_bit_select_d_1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|redist32_frac_bSig_uid37_block_rsrvd_fix_b_1</TD>
<TD >26</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|excZ_bSig_uid18_uid38_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|redist24_sigA_uid51_block_rsrvd_fix_b_3</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|redist22_sigB_uid52_block_rsrvd_fix_b_3</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|redist43_in_0_in_0_1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|redist41_fracY_uid11_block_rsrvd_fix_b_1</TD>
<TD >26</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|redist40_expY_uid12_block_rsrvd_fix_b_1</TD>
<TD >11</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3|redist42_sigY_uid10_block_rsrvd_fix_b_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_131_a_conv2d3x3</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist18_i_add55_2_a_conv2d3x3_out_primWireOut_1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|redist14_fracRPreExc_uid117_block_rsrvd_fix_b_2</TD>
<TD >26</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|redist37_excZ_aSig_uid17_uid24_block_rsrvd_fix_q_4</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|redist31_excZ_bSig_uid18_uid38_block_rsrvd_fix_q_12</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|rUdf_uid116_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|redist16_aMinusA_uid88_block_rsrvd_fix_q_3</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|redist12_regInputs_uid119_block_rsrvd_fix_q_3</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|regInputs_uid119_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|rOvf_uid112_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|redist13_expRPreExc_uid118_block_rsrvd_fix_b_2</TD>
<TD >11</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|redist15_fracPostNormRndRange_uid103_block_rsrvd_fix_b_1</TD>
<TD >27</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >24</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|rBi_uid101_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|redist1_leftShiftStageSel4Dto3_uid233_fracPostNormExt_uid89_block_rsrvd_fix_merged_bit_select_d_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|redist0_leftShiftStageSel4Dto3_uid233_fracPostNormExt_uid89_block_rsrvd_fix_merged_bit_select_c_1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|redist18_fracGRS_uid85_block_rsrvd_fix_q_3</TD>
<TD >31</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >28</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|redist8_vStage_uid155_lzCountVal_uid86_block_rsrvd_fix_b_2</TD>
<TD >15</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >12</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|signRPostExc_uid140_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|redist34_excI_aSig_uid28_block_rsrvd_fix_q_4</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|redist29_excI_bSig_uid42_block_rsrvd_fix_q_11</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|redist21_effSub_uid53_block_rsrvd_fix_q_9</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|redist33_excN_aSig_uid29_block_rsrvd_fix_q_4</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|excN_aSig_uid29_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|redist27_excN_bSig_uid43_block_rsrvd_fix_q_11</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|excN_bSig_uid43_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|redist11_signRInfRZRReg_uid138_block_rsrvd_fix_q_3</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|signRInfRZRReg_uid138_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|excI_aSig_uid28_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|redist35_fracXIsZero_uid26_block_rsrvd_fix_q_4</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|fracXIsZero_uid26_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|redist28_excI_bSig_uid42_block_rsrvd_fix_q_8</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|excI_bSig_uid42_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|redist36_excZ_aSig_uid17_uid24_block_rsrvd_fix_q_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|redist30_excZ_bSig_uid18_uid38_block_rsrvd_fix_q_9</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|redist23_sigB_uid52_block_rsrvd_fix_b_9</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|excR_aSig_uid32_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_outputreg</TD>
<TD >11</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|auto_generated|altsyncram1</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|auto_generated</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|redist26_excR_bSig_uid46_block_rsrvd_fix_q_8</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|excR_bSig_uid46_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|expXIsMax_uid39_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|redist25_sigA_uid51_block_rsrvd_fix_b_9</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|redist5_r_uid180_lzCountVal_uid86_block_rsrvd_fix_q_1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|redist6_vCount_uid167_lzCountVal_uid86_block_rsrvd_fix_q_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|redist2_rVStage_uid160_lzCountVal_uid86_block_rsrvd_fix_merged_bit_select_b_1</TD>
<TD >11</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|redist3_rVStage_uid160_lzCountVal_uid86_block_rsrvd_fix_merged_bit_select_c_1</TD>
<TD >11</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|redist7_vCount_uid161_lzCountVal_uid86_block_rsrvd_fix_q_2</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|vCount_uid161_lzCountVal_uid86_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|redist10_rVStage_uid152_lzCountVal_uid86_block_rsrvd_fix_b_1</TD>
<TD >19</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >16</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|redist17_fracGRS_uid85_block_rsrvd_fix_q_1</TD>
<TD >31</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|redist9_vCount_uid153_lzCountVal_uid86_block_rsrvd_fix_q_3</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|vCount_uid153_lzCountVal_uid86_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|redist20_cmpEQ_stickyBits_cZwF_uid72_block_rsrvd_fix_q_2</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|redist19_rangeFracAddResultMwfp3Dto0_uid84_block_rsrvd_fix_b_1</TD>
<TD >30</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >27</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|effSubInvSticky_uid75_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|redist38_frac_aSig_uid23_block_rsrvd_fix_b_4_outputreg</TD>
<TD >26</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|redist38_frac_aSig_uid23_block_rsrvd_fix_b_4</TD>
<TD >26</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|fracBAddOpPostXor_uid82_block_rsrvd_fix_delay</TD>
<TD >30</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >27</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|alignFracBPostShiftOut_uid69_block_rsrvd_fix_delay</TD>
<TD >52</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >49</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|redist4_rightShiftStageSel5Dto4_uid195_alignmentShifter_uid65_block_rsrvd_fix_merged_bit_select_d_1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|redist32_frac_bSig_uid37_block_rsrvd_fix_b_1</TD>
<TD >26</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|excZ_bSig_uid18_uid38_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|redist24_sigA_uid51_block_rsrvd_fix_b_3</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|redist22_sigB_uid52_block_rsrvd_fix_b_3</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|redist43_in_0_in_0_1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|redist41_fracY_uid11_block_rsrvd_fix_b_1</TD>
<TD >26</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|redist40_expY_uid12_block_rsrvd_fix_b_1</TD>
<TD >11</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3|redist42_sigY_uid10_block_rsrvd_fix_b_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_2_a_conv2d3x3</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist21_i_add55_1_a_conv2d3x3_out_primWireOut_1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|redist14_fracRPreExc_uid117_block_rsrvd_fix_b_2</TD>
<TD >26</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|redist37_excZ_aSig_uid17_uid24_block_rsrvd_fix_q_4</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|redist31_excZ_bSig_uid18_uid38_block_rsrvd_fix_q_12</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|rUdf_uid116_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|redist16_aMinusA_uid88_block_rsrvd_fix_q_3</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|redist12_regInputs_uid119_block_rsrvd_fix_q_3</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|regInputs_uid119_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|rOvf_uid112_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|redist13_expRPreExc_uid118_block_rsrvd_fix_b_2</TD>
<TD >11</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|redist15_fracPostNormRndRange_uid103_block_rsrvd_fix_b_1</TD>
<TD >27</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >24</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|rBi_uid101_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|redist1_leftShiftStageSel4Dto3_uid233_fracPostNormExt_uid89_block_rsrvd_fix_merged_bit_select_d_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|redist0_leftShiftStageSel4Dto3_uid233_fracPostNormExt_uid89_block_rsrvd_fix_merged_bit_select_c_1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|redist18_fracGRS_uid85_block_rsrvd_fix_q_3</TD>
<TD >31</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >28</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|redist8_vStage_uid155_lzCountVal_uid86_block_rsrvd_fix_b_2</TD>
<TD >15</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >12</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|signRPostExc_uid140_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|redist34_excI_aSig_uid28_block_rsrvd_fix_q_4</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|redist29_excI_bSig_uid42_block_rsrvd_fix_q_11</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|redist21_effSub_uid53_block_rsrvd_fix_q_9</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|redist33_excN_aSig_uid29_block_rsrvd_fix_q_4</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|excN_aSig_uid29_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|redist27_excN_bSig_uid43_block_rsrvd_fix_q_11</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|excN_bSig_uid43_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|redist11_signRInfRZRReg_uid138_block_rsrvd_fix_q_3</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|signRInfRZRReg_uid138_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|excI_aSig_uid28_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|redist35_fracXIsZero_uid26_block_rsrvd_fix_q_4</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|fracXIsZero_uid26_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|redist28_excI_bSig_uid42_block_rsrvd_fix_q_8</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|excI_bSig_uid42_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|redist36_excZ_aSig_uid17_uid24_block_rsrvd_fix_q_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|redist30_excZ_bSig_uid18_uid38_block_rsrvd_fix_q_9</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|redist23_sigB_uid52_block_rsrvd_fix_b_9</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|excR_aSig_uid32_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_outputreg</TD>
<TD >11</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|auto_generated|altsyncram1</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|auto_generated</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|redist26_excR_bSig_uid46_block_rsrvd_fix_q_8</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|excR_bSig_uid46_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|expXIsMax_uid39_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|redist25_sigA_uid51_block_rsrvd_fix_b_9</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|redist5_r_uid180_lzCountVal_uid86_block_rsrvd_fix_q_1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|redist6_vCount_uid167_lzCountVal_uid86_block_rsrvd_fix_q_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|redist2_rVStage_uid160_lzCountVal_uid86_block_rsrvd_fix_merged_bit_select_b_1</TD>
<TD >11</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|redist3_rVStage_uid160_lzCountVal_uid86_block_rsrvd_fix_merged_bit_select_c_1</TD>
<TD >11</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|redist7_vCount_uid161_lzCountVal_uid86_block_rsrvd_fix_q_2</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|vCount_uid161_lzCountVal_uid86_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|redist10_rVStage_uid152_lzCountVal_uid86_block_rsrvd_fix_b_1</TD>
<TD >19</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >16</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|redist17_fracGRS_uid85_block_rsrvd_fix_q_1</TD>
<TD >31</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|redist9_vCount_uid153_lzCountVal_uid86_block_rsrvd_fix_q_3</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|vCount_uid153_lzCountVal_uid86_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|redist20_cmpEQ_stickyBits_cZwF_uid72_block_rsrvd_fix_q_2</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|redist19_rangeFracAddResultMwfp3Dto0_uid84_block_rsrvd_fix_b_1</TD>
<TD >30</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >27</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|effSubInvSticky_uid75_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|redist38_frac_aSig_uid23_block_rsrvd_fix_b_4_outputreg</TD>
<TD >26</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|redist38_frac_aSig_uid23_block_rsrvd_fix_b_4</TD>
<TD >26</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|fracBAddOpPostXor_uid82_block_rsrvd_fix_delay</TD>
<TD >30</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >27</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|alignFracBPostShiftOut_uid69_block_rsrvd_fix_delay</TD>
<TD >52</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >49</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|redist4_rightShiftStageSel5Dto4_uid195_alignmentShifter_uid65_block_rsrvd_fix_merged_bit_select_d_1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|redist32_frac_bSig_uid37_block_rsrvd_fix_b_1</TD>
<TD >26</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|excZ_bSig_uid18_uid38_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|redist24_sigA_uid51_block_rsrvd_fix_b_3</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|redist22_sigB_uid52_block_rsrvd_fix_b_3</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|redist43_in_0_in_0_1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|redist41_fracY_uid11_block_rsrvd_fix_b_1</TD>
<TD >26</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|redist40_expY_uid12_block_rsrvd_fix_b_1</TD>
<TD >11</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3|redist42_sigY_uid10_block_rsrvd_fix_b_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_1_a_conv2d3x3</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist17_i_add55_a_conv2d3x3_out_primWireOut_1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|redist14_fracRPreExc_uid117_block_rsrvd_fix_b_2</TD>
<TD >26</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|redist37_excZ_aSig_uid17_uid24_block_rsrvd_fix_q_4</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|redist31_excZ_bSig_uid18_uid38_block_rsrvd_fix_q_12</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|rUdf_uid116_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|redist16_aMinusA_uid88_block_rsrvd_fix_q_3</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|redist12_regInputs_uid119_block_rsrvd_fix_q_3</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|regInputs_uid119_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|rOvf_uid112_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|redist13_expRPreExc_uid118_block_rsrvd_fix_b_2</TD>
<TD >11</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|redist15_fracPostNormRndRange_uid103_block_rsrvd_fix_b_1</TD>
<TD >27</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >24</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|rBi_uid101_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|redist1_leftShiftStageSel4Dto3_uid233_fracPostNormExt_uid89_block_rsrvd_fix_merged_bit_select_d_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|redist0_leftShiftStageSel4Dto3_uid233_fracPostNormExt_uid89_block_rsrvd_fix_merged_bit_select_c_1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|redist18_fracGRS_uid85_block_rsrvd_fix_q_3</TD>
<TD >31</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >28</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|redist8_vStage_uid155_lzCountVal_uid86_block_rsrvd_fix_b_2</TD>
<TD >15</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >12</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|signRPostExc_uid140_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|redist34_excI_aSig_uid28_block_rsrvd_fix_q_4</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|redist29_excI_bSig_uid42_block_rsrvd_fix_q_11</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|redist21_effSub_uid53_block_rsrvd_fix_q_9</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|redist33_excN_aSig_uid29_block_rsrvd_fix_q_4</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|excN_aSig_uid29_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|redist27_excN_bSig_uid43_block_rsrvd_fix_q_11</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|excN_bSig_uid43_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|redist11_signRInfRZRReg_uid138_block_rsrvd_fix_q_3</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|signRInfRZRReg_uid138_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|excI_aSig_uid28_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|redist35_fracXIsZero_uid26_block_rsrvd_fix_q_4</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|fracXIsZero_uid26_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|redist28_excI_bSig_uid42_block_rsrvd_fix_q_8</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|excI_bSig_uid42_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|redist36_excZ_aSig_uid17_uid24_block_rsrvd_fix_q_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|redist30_excZ_bSig_uid18_uid38_block_rsrvd_fix_q_9</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|redist23_sigB_uid52_block_rsrvd_fix_b_9</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|excR_aSig_uid32_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_outputreg</TD>
<TD >11</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|auto_generated|altsyncram1</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|auto_generated</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|redist26_excR_bSig_uid46_block_rsrvd_fix_q_8</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|excR_bSig_uid46_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|expXIsMax_uid39_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|redist25_sigA_uid51_block_rsrvd_fix_b_9</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|redist5_r_uid180_lzCountVal_uid86_block_rsrvd_fix_q_1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|redist6_vCount_uid167_lzCountVal_uid86_block_rsrvd_fix_q_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|redist2_rVStage_uid160_lzCountVal_uid86_block_rsrvd_fix_merged_bit_select_b_1</TD>
<TD >11</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|redist3_rVStage_uid160_lzCountVal_uid86_block_rsrvd_fix_merged_bit_select_c_1</TD>
<TD >11</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|redist7_vCount_uid161_lzCountVal_uid86_block_rsrvd_fix_q_2</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|vCount_uid161_lzCountVal_uid86_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|redist10_rVStage_uid152_lzCountVal_uid86_block_rsrvd_fix_b_1</TD>
<TD >19</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >16</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|redist17_fracGRS_uid85_block_rsrvd_fix_q_1</TD>
<TD >31</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|redist9_vCount_uid153_lzCountVal_uid86_block_rsrvd_fix_q_3</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|vCount_uid153_lzCountVal_uid86_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|redist20_cmpEQ_stickyBits_cZwF_uid72_block_rsrvd_fix_q_2</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|redist19_rangeFracAddResultMwfp3Dto0_uid84_block_rsrvd_fix_b_1</TD>
<TD >30</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >27</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|effSubInvSticky_uid75_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|redist38_frac_aSig_uid23_block_rsrvd_fix_b_4_outputreg</TD>
<TD >26</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|redist38_frac_aSig_uid23_block_rsrvd_fix_b_4</TD>
<TD >26</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|fracBAddOpPostXor_uid82_block_rsrvd_fix_delay</TD>
<TD >30</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >27</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|alignFracBPostShiftOut_uid69_block_rsrvd_fix_delay</TD>
<TD >52</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >49</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|redist4_rightShiftStageSel5Dto4_uid195_alignmentShifter_uid65_block_rsrvd_fix_merged_bit_select_d_1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|redist32_frac_bSig_uid37_block_rsrvd_fix_b_1</TD>
<TD >26</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|excZ_bSig_uid18_uid38_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|redist24_sigA_uid51_block_rsrvd_fix_b_3</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|redist22_sigB_uid52_block_rsrvd_fix_b_3</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|redist43_in_0_in_0_1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|redist41_fracY_uid11_block_rsrvd_fix_b_1</TD>
<TD >26</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|redist40_expY_uid12_block_rsrvd_fix_b_1</TD>
<TD >11</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3|redist42_sigY_uid10_block_rsrvd_fix_b_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_add55_a_conv2d3x3</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist26_sync_in_aunroll_x_in_c1_eni14_19_9_outputreg</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist26_sync_in_aunroll_x_in_c1_eni14_19_9_mem_dmem|auto_generated|altsyncram1</TD>
<TD >43</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist26_sync_in_aunroll_x_in_c1_eni14_19_9_mem_dmem|auto_generated</TD>
<TD >43</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist25_sync_in_aunroll_x_in_c1_eni14_18_8</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist8_i_mul54_conv2d3x3_out_primWireOut_1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_conv2d3x3|redist2_fracRPreExc_uid71_block_rsrvd_fix_b_3</TD>
<TD >26</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_conv2d3x3|excRZero_uid81_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_conv2d3x3|excRInf_uid86_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_conv2d3x3|redist0_expRPreExc_uid73_block_rsrvd_fix_b_2</TD>
<TD >11</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_conv2d3x3|redist1_expRPreExcExt_uid72_block_rsrvd_fix_b_1</TD>
<TD >15</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >12</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_conv2d3x3|redist3_fracRPostNorm_uid54_block_rsrvd_fix_q_2</TD>
<TD >27</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >24</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_conv2d3x3|redist6_expSum_uid45_block_rsrvd_fix_q_3</TD>
<TD >12</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >9</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_conv2d3x3|roundBitDetectionPattern_uid65_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_conv2d3x3|stickyRangeComparator_uid60_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_conv2d3x3|redist4_normalizeBit_uid50_block_rsrvd_fix_b_2</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_conv2d3x3|prodXY_uid106_prod_uid48_block_rsrvd_fix_cma_delay</TD>
<TD >51</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >48</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_conv2d3x3|redist5_signR_uid49_block_rsrvd_fix_q_7</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_conv2d3x3|signR_uid49_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_conv2d3x3|excN_x_uid21_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_conv2d3x3|excN_y_uid35_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_conv2d3x3|ZeroTimesInf_uid89_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_conv2d3x3|redist12_excZ_x_uid16_block_rsrvd_fix_q_6</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_conv2d3x3|excZ_x_uid16_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_conv2d3x3|redist8_expXIsMax_uid31_block_rsrvd_fix_q_6</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_conv2d3x3|expXIsMax_uid31_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_conv2d3x3|redist7_fracXIsZero_uid32_block_rsrvd_fix_q_6</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_conv2d3x3|fracXIsZero_uid32_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_conv2d3x3|redist9_excZ_y_uid30_block_rsrvd_fix_q_6</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_conv2d3x3|excZ_y_uid30_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_conv2d3x3|redist11_expXIsMax_uid17_block_rsrvd_fix_q_6</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_conv2d3x3|expXIsMax_uid17_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_conv2d3x3|redist10_fracXIsZero_uid18_block_rsrvd_fix_q_6</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_conv2d3x3|fracXIsZero_uid18_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_conv2d3x3</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist4_i_or_cond4_1_p_conv2d3x3_q_16_outputreg</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist4_i_or_cond4_1_p_conv2d3x3_q_16_mem_dmem|auto_generated|altsyncram1</TD>
<TD >45</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist4_i_or_cond4_1_p_conv2d3x3_q_16_mem_dmem|auto_generated</TD>
<TD >45</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist27_sync_in_aunroll_x_in_c1_eni14_20_8</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist13_i_mul54_1_conv2d3x3_out_primWireOut_1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_conv2d3x3|redist2_fracRPreExc_uid71_block_rsrvd_fix_b_3</TD>
<TD >26</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_conv2d3x3|excRZero_uid81_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_conv2d3x3|excRInf_uid86_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_conv2d3x3|redist0_expRPreExc_uid73_block_rsrvd_fix_b_2</TD>
<TD >11</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_conv2d3x3|redist1_expRPreExcExt_uid72_block_rsrvd_fix_b_1</TD>
<TD >15</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >12</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_conv2d3x3|redist3_fracRPostNorm_uid54_block_rsrvd_fix_q_2</TD>
<TD >27</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >24</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_conv2d3x3|redist6_expSum_uid45_block_rsrvd_fix_q_3</TD>
<TD >12</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >9</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_conv2d3x3|roundBitDetectionPattern_uid65_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_conv2d3x3|stickyRangeComparator_uid60_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_conv2d3x3|redist4_normalizeBit_uid50_block_rsrvd_fix_b_2</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_conv2d3x3|prodXY_uid106_prod_uid48_block_rsrvd_fix_cma_delay</TD>
<TD >51</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >48</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_conv2d3x3|redist5_signR_uid49_block_rsrvd_fix_q_7</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_conv2d3x3|signR_uid49_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_conv2d3x3|excN_x_uid21_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_conv2d3x3|excN_y_uid35_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_conv2d3x3|ZeroTimesInf_uid89_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_conv2d3x3|redist12_excZ_x_uid16_block_rsrvd_fix_q_6</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_conv2d3x3|excZ_x_uid16_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_conv2d3x3|redist8_expXIsMax_uid31_block_rsrvd_fix_q_6</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_conv2d3x3|expXIsMax_uid31_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_conv2d3x3|redist7_fracXIsZero_uid32_block_rsrvd_fix_q_6</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_conv2d3x3|fracXIsZero_uid32_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_conv2d3x3|redist9_excZ_y_uid30_block_rsrvd_fix_q_6</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_conv2d3x3|excZ_y_uid30_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_conv2d3x3|redist11_expXIsMax_uid17_block_rsrvd_fix_q_6</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_conv2d3x3|expXIsMax_uid17_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_conv2d3x3|redist10_fracXIsZero_uid18_block_rsrvd_fix_q_6</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_conv2d3x3|fracXIsZero_uid18_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_conv2d3x3</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist0_i_or_cond4_2_p_conv2d3x3_q_31_outputreg</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist0_i_or_cond4_2_p_conv2d3x3_q_31_mem_dmem|auto_generated|altsyncram1</TD>
<TD >47</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist0_i_or_cond4_2_p_conv2d3x3_q_31_mem_dmem|auto_generated</TD>
<TD >47</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist28_sync_in_aunroll_x_in_c1_eni14_21_8</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist9_i_mul54_2_conv2d3x3_out_primWireOut_1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_conv2d3x3|redist2_fracRPreExc_uid71_block_rsrvd_fix_b_3</TD>
<TD >26</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_conv2d3x3|excRZero_uid81_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_conv2d3x3|excRInf_uid86_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_conv2d3x3|redist0_expRPreExc_uid73_block_rsrvd_fix_b_2</TD>
<TD >11</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_conv2d3x3|redist1_expRPreExcExt_uid72_block_rsrvd_fix_b_1</TD>
<TD >15</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >12</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_conv2d3x3|redist3_fracRPostNorm_uid54_block_rsrvd_fix_q_2</TD>
<TD >27</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >24</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_conv2d3x3|redist6_expSum_uid45_block_rsrvd_fix_q_3</TD>
<TD >12</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >9</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_conv2d3x3|roundBitDetectionPattern_uid65_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_conv2d3x3|stickyRangeComparator_uid60_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_conv2d3x3|redist4_normalizeBit_uid50_block_rsrvd_fix_b_2</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_conv2d3x3|prodXY_uid106_prod_uid48_block_rsrvd_fix_cma_delay</TD>
<TD >51</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >48</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_conv2d3x3|redist5_signR_uid49_block_rsrvd_fix_q_7</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_conv2d3x3|signR_uid49_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_conv2d3x3|excN_x_uid21_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_conv2d3x3|excN_y_uid35_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_conv2d3x3|ZeroTimesInf_uid89_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_conv2d3x3|redist12_excZ_x_uid16_block_rsrvd_fix_q_6</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_conv2d3x3|excZ_x_uid16_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_conv2d3x3|redist8_expXIsMax_uid31_block_rsrvd_fix_q_6</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_conv2d3x3|expXIsMax_uid31_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_conv2d3x3|redist7_fracXIsZero_uid32_block_rsrvd_fix_q_6</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_conv2d3x3|fracXIsZero_uid32_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_conv2d3x3|redist9_excZ_y_uid30_block_rsrvd_fix_q_6</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_conv2d3x3|excZ_y_uid30_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_conv2d3x3|redist11_expXIsMax_uid17_block_rsrvd_fix_q_6</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_conv2d3x3|expXIsMax_uid17_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_conv2d3x3|redist10_fracXIsZero_uid18_block_rsrvd_fix_q_6</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_conv2d3x3|fracXIsZero_uid18_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_conv2d3x3</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist7_i_or_cond4_123_p_conv2d3x3_q_46_outputreg</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist7_i_or_cond4_123_p_conv2d3x3_q_46_mem_dmem|auto_generated|altsyncram1</TD>
<TD >49</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist7_i_or_cond4_123_p_conv2d3x3_q_46_mem_dmem|auto_generated</TD>
<TD >49</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist29_sync_in_aunroll_x_in_c1_eni14_26_8</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist16_i_mul54_130_conv2d3x3_out_primWireOut_1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_130_conv2d3x3|redist2_fracRPreExc_uid71_block_rsrvd_fix_b_3</TD>
<TD >26</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_130_conv2d3x3|excRZero_uid81_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_130_conv2d3x3|excRInf_uid86_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_130_conv2d3x3|redist0_expRPreExc_uid73_block_rsrvd_fix_b_2</TD>
<TD >11</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_130_conv2d3x3|redist1_expRPreExcExt_uid72_block_rsrvd_fix_b_1</TD>
<TD >15</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >12</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_130_conv2d3x3|redist3_fracRPostNorm_uid54_block_rsrvd_fix_q_2</TD>
<TD >27</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >24</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_130_conv2d3x3|redist6_expSum_uid45_block_rsrvd_fix_q_3</TD>
<TD >12</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >9</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_130_conv2d3x3|roundBitDetectionPattern_uid65_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_130_conv2d3x3|stickyRangeComparator_uid60_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_130_conv2d3x3|redist4_normalizeBit_uid50_block_rsrvd_fix_b_2</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_130_conv2d3x3|prodXY_uid106_prod_uid48_block_rsrvd_fix_cma_delay</TD>
<TD >51</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >48</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_130_conv2d3x3|redist5_signR_uid49_block_rsrvd_fix_q_7</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_130_conv2d3x3|signR_uid49_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_130_conv2d3x3|excN_x_uid21_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_130_conv2d3x3|excN_y_uid35_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_130_conv2d3x3|ZeroTimesInf_uid89_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_130_conv2d3x3|redist12_excZ_x_uid16_block_rsrvd_fix_q_6</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_130_conv2d3x3|excZ_x_uid16_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_130_conv2d3x3|redist8_expXIsMax_uid31_block_rsrvd_fix_q_6</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_130_conv2d3x3|expXIsMax_uid31_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_130_conv2d3x3|redist7_fracXIsZero_uid32_block_rsrvd_fix_q_6</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_130_conv2d3x3|fracXIsZero_uid32_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_130_conv2d3x3|redist9_excZ_y_uid30_block_rsrvd_fix_q_6</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_130_conv2d3x3|excZ_y_uid30_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_130_conv2d3x3|redist11_expXIsMax_uid17_block_rsrvd_fix_q_6</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_130_conv2d3x3|expXIsMax_uid17_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_130_conv2d3x3|redist10_fracXIsZero_uid18_block_rsrvd_fix_q_6</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_130_conv2d3x3|fracXIsZero_uid18_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_130_conv2d3x3</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist6_i_or_cond4_1_1_p_conv2d3x3_q_61_outputreg</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist6_i_or_cond4_1_1_p_conv2d3x3_q_61_mem_dmem|auto_generated|altsyncram1</TD>
<TD >49</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist6_i_or_cond4_1_1_p_conv2d3x3_q_61_mem_dmem|auto_generated</TD>
<TD >49</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist30_sync_in_aunroll_x_in_c1_eni14_27_8</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist15_i_mul54_1_1_conv2d3x3_out_primWireOut_1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_1_conv2d3x3|redist2_fracRPreExc_uid71_block_rsrvd_fix_b_3</TD>
<TD >26</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_1_conv2d3x3|excRZero_uid81_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_1_conv2d3x3|excRInf_uid86_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_1_conv2d3x3|redist0_expRPreExc_uid73_block_rsrvd_fix_b_2</TD>
<TD >11</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_1_conv2d3x3|redist1_expRPreExcExt_uid72_block_rsrvd_fix_b_1</TD>
<TD >15</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >12</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_1_conv2d3x3|redist3_fracRPostNorm_uid54_block_rsrvd_fix_q_2</TD>
<TD >27</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >24</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_1_conv2d3x3|redist6_expSum_uid45_block_rsrvd_fix_q_3</TD>
<TD >12</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >9</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_1_conv2d3x3|roundBitDetectionPattern_uid65_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_1_conv2d3x3|stickyRangeComparator_uid60_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_1_conv2d3x3|redist4_normalizeBit_uid50_block_rsrvd_fix_b_2</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_1_conv2d3x3|prodXY_uid106_prod_uid48_block_rsrvd_fix_cma_delay</TD>
<TD >51</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >48</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_1_conv2d3x3|redist5_signR_uid49_block_rsrvd_fix_q_7</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_1_conv2d3x3|signR_uid49_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_1_conv2d3x3|excN_x_uid21_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_1_conv2d3x3|excN_y_uid35_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_1_conv2d3x3|ZeroTimesInf_uid89_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_1_conv2d3x3|redist12_excZ_x_uid16_block_rsrvd_fix_q_6</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_1_conv2d3x3|excZ_x_uid16_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_1_conv2d3x3|redist8_expXIsMax_uid31_block_rsrvd_fix_q_6</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_1_conv2d3x3|expXIsMax_uid31_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_1_conv2d3x3|redist7_fracXIsZero_uid32_block_rsrvd_fix_q_6</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_1_conv2d3x3|fracXIsZero_uid32_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_1_conv2d3x3|redist9_excZ_y_uid30_block_rsrvd_fix_q_6</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_1_conv2d3x3|excZ_y_uid30_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_1_conv2d3x3|redist11_expXIsMax_uid17_block_rsrvd_fix_q_6</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_1_conv2d3x3|expXIsMax_uid17_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_1_conv2d3x3|redist10_fracXIsZero_uid18_block_rsrvd_fix_q_6</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_1_conv2d3x3|fracXIsZero_uid18_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_1_conv2d3x3</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist2_i_or_cond4_2_1_p_conv2d3x3_q_76_outputreg</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist2_i_or_cond4_2_1_p_conv2d3x3_q_76_mem_dmem|auto_generated|altsyncram1</TD>
<TD >51</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist2_i_or_cond4_2_1_p_conv2d3x3_q_76_mem_dmem|auto_generated</TD>
<TD >51</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist31_sync_in_aunroll_x_in_c1_eni14_28_8</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist11_i_mul54_2_1_conv2d3x3_out_primWireOut_1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_1_conv2d3x3|redist2_fracRPreExc_uid71_block_rsrvd_fix_b_3</TD>
<TD >26</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_1_conv2d3x3|excRZero_uid81_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_1_conv2d3x3|excRInf_uid86_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_1_conv2d3x3|redist0_expRPreExc_uid73_block_rsrvd_fix_b_2</TD>
<TD >11</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_1_conv2d3x3|redist1_expRPreExcExt_uid72_block_rsrvd_fix_b_1</TD>
<TD >15</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >12</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_1_conv2d3x3|redist3_fracRPostNorm_uid54_block_rsrvd_fix_q_2</TD>
<TD >27</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >24</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_1_conv2d3x3|redist6_expSum_uid45_block_rsrvd_fix_q_3</TD>
<TD >12</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >9</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_1_conv2d3x3|roundBitDetectionPattern_uid65_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_1_conv2d3x3|stickyRangeComparator_uid60_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_1_conv2d3x3|redist4_normalizeBit_uid50_block_rsrvd_fix_b_2</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_1_conv2d3x3|prodXY_uid106_prod_uid48_block_rsrvd_fix_cma_delay</TD>
<TD >51</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >48</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_1_conv2d3x3|redist5_signR_uid49_block_rsrvd_fix_q_7</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_1_conv2d3x3|signR_uid49_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_1_conv2d3x3|excN_x_uid21_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_1_conv2d3x3|excN_y_uid35_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_1_conv2d3x3|ZeroTimesInf_uid89_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_1_conv2d3x3|redist12_excZ_x_uid16_block_rsrvd_fix_q_6</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_1_conv2d3x3|excZ_x_uid16_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_1_conv2d3x3|redist8_expXIsMax_uid31_block_rsrvd_fix_q_6</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_1_conv2d3x3|expXIsMax_uid31_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_1_conv2d3x3|redist7_fracXIsZero_uid32_block_rsrvd_fix_q_6</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_1_conv2d3x3|fracXIsZero_uid32_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_1_conv2d3x3|redist9_excZ_y_uid30_block_rsrvd_fix_q_6</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_1_conv2d3x3|excZ_y_uid30_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_1_conv2d3x3|redist11_expXIsMax_uid17_block_rsrvd_fix_q_6</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_1_conv2d3x3|expXIsMax_uid17_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_1_conv2d3x3|redist10_fracXIsZero_uid18_block_rsrvd_fix_q_6</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_1_conv2d3x3|fracXIsZero_uid18_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_1_conv2d3x3</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist3_i_or_cond4_238_p_conv2d3x3_q_91_outputreg</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist3_i_or_cond4_238_p_conv2d3x3_q_91_mem_dmem|auto_generated|altsyncram1</TD>
<TD >51</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist3_i_or_cond4_238_p_conv2d3x3_q_91_mem_dmem|auto_generated</TD>
<TD >51</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist32_sync_in_aunroll_x_in_c1_eni14_33_8</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist12_i_mul54_245_conv2d3x3_out_primWireOut_1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_245_conv2d3x3|redist2_fracRPreExc_uid71_block_rsrvd_fix_b_3</TD>
<TD >26</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_245_conv2d3x3|excRZero_uid81_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_245_conv2d3x3|excRInf_uid86_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_245_conv2d3x3|redist0_expRPreExc_uid73_block_rsrvd_fix_b_2</TD>
<TD >11</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_245_conv2d3x3|redist1_expRPreExcExt_uid72_block_rsrvd_fix_b_1</TD>
<TD >15</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >12</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_245_conv2d3x3|redist3_fracRPostNorm_uid54_block_rsrvd_fix_q_2</TD>
<TD >27</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >24</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_245_conv2d3x3|redist6_expSum_uid45_block_rsrvd_fix_q_3</TD>
<TD >12</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >9</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_245_conv2d3x3|roundBitDetectionPattern_uid65_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_245_conv2d3x3|stickyRangeComparator_uid60_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_245_conv2d3x3|redist4_normalizeBit_uid50_block_rsrvd_fix_b_2</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_245_conv2d3x3|prodXY_uid106_prod_uid48_block_rsrvd_fix_cma_delay</TD>
<TD >51</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >48</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_245_conv2d3x3|redist5_signR_uid49_block_rsrvd_fix_q_7</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_245_conv2d3x3|signR_uid49_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_245_conv2d3x3|excN_x_uid21_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_245_conv2d3x3|excN_y_uid35_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_245_conv2d3x3|ZeroTimesInf_uid89_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_245_conv2d3x3|redist12_excZ_x_uid16_block_rsrvd_fix_q_6</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_245_conv2d3x3|excZ_x_uid16_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_245_conv2d3x3|redist8_expXIsMax_uid31_block_rsrvd_fix_q_6</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_245_conv2d3x3|expXIsMax_uid31_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_245_conv2d3x3|redist7_fracXIsZero_uid32_block_rsrvd_fix_q_6</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_245_conv2d3x3|fracXIsZero_uid32_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_245_conv2d3x3|redist9_excZ_y_uid30_block_rsrvd_fix_q_6</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_245_conv2d3x3|excZ_y_uid30_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_245_conv2d3x3|redist11_expXIsMax_uid17_block_rsrvd_fix_q_6</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_245_conv2d3x3|expXIsMax_uid17_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_245_conv2d3x3|redist10_fracXIsZero_uid18_block_rsrvd_fix_q_6</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_245_conv2d3x3|fracXIsZero_uid18_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_245_conv2d3x3</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist5_i_or_cond4_1_2_p_conv2d3x3_q_106_outputreg</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist5_i_or_cond4_1_2_p_conv2d3x3_q_106_mem_dmem|auto_generated|altsyncram1</TD>
<TD >51</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist5_i_or_cond4_1_2_p_conv2d3x3_q_106_mem_dmem|auto_generated</TD>
<TD >51</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist33_sync_in_aunroll_x_in_c1_eni14_34_8</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist14_i_mul54_1_2_conv2d3x3_out_primWireOut_1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_2_conv2d3x3|redist2_fracRPreExc_uid71_block_rsrvd_fix_b_3</TD>
<TD >26</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_2_conv2d3x3|excRZero_uid81_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_2_conv2d3x3|excRInf_uid86_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_2_conv2d3x3|redist0_expRPreExc_uid73_block_rsrvd_fix_b_2</TD>
<TD >11</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_2_conv2d3x3|redist1_expRPreExcExt_uid72_block_rsrvd_fix_b_1</TD>
<TD >15</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >12</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_2_conv2d3x3|redist3_fracRPostNorm_uid54_block_rsrvd_fix_q_2</TD>
<TD >27</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >24</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_2_conv2d3x3|redist6_expSum_uid45_block_rsrvd_fix_q_3</TD>
<TD >12</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >9</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_2_conv2d3x3|roundBitDetectionPattern_uid65_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_2_conv2d3x3|stickyRangeComparator_uid60_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_2_conv2d3x3|redist4_normalizeBit_uid50_block_rsrvd_fix_b_2</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_2_conv2d3x3|prodXY_uid106_prod_uid48_block_rsrvd_fix_cma_delay</TD>
<TD >51</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >48</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_2_conv2d3x3|redist5_signR_uid49_block_rsrvd_fix_q_7</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_2_conv2d3x3|signR_uid49_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_2_conv2d3x3|excN_x_uid21_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_2_conv2d3x3|excN_y_uid35_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_2_conv2d3x3|ZeroTimesInf_uid89_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_2_conv2d3x3|redist12_excZ_x_uid16_block_rsrvd_fix_q_6</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_2_conv2d3x3|excZ_x_uid16_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_2_conv2d3x3|redist8_expXIsMax_uid31_block_rsrvd_fix_q_6</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_2_conv2d3x3|expXIsMax_uid31_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_2_conv2d3x3|redist7_fracXIsZero_uid32_block_rsrvd_fix_q_6</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_2_conv2d3x3|fracXIsZero_uid32_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_2_conv2d3x3|redist9_excZ_y_uid30_block_rsrvd_fix_q_6</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_2_conv2d3x3|excZ_y_uid30_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_2_conv2d3x3|redist11_expXIsMax_uid17_block_rsrvd_fix_q_6</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_2_conv2d3x3|expXIsMax_uid17_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_2_conv2d3x3|redist10_fracXIsZero_uid18_block_rsrvd_fix_q_6</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_2_conv2d3x3|fracXIsZero_uid18_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_1_2_conv2d3x3</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist1_i_or_cond4_2_2_p_conv2d3x3_q_121_outputreg</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist1_i_or_cond4_2_2_p_conv2d3x3_q_121_mem_dmem|auto_generated|altsyncram1</TD>
<TD >51</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist1_i_or_cond4_2_2_p_conv2d3x3_q_121_mem_dmem|auto_generated</TD>
<TD >51</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist34_sync_in_aunroll_x_in_c1_eni14_35_8</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist10_i_mul54_2_2_conv2d3x3_out_primWireOut_1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_2_conv2d3x3|redist2_fracRPreExc_uid71_block_rsrvd_fix_b_3</TD>
<TD >26</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_2_conv2d3x3|excRZero_uid81_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_2_conv2d3x3|excRInf_uid86_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_2_conv2d3x3|redist0_expRPreExc_uid73_block_rsrvd_fix_b_2</TD>
<TD >11</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_2_conv2d3x3|redist1_expRPreExcExt_uid72_block_rsrvd_fix_b_1</TD>
<TD >15</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >12</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_2_conv2d3x3|redist3_fracRPostNorm_uid54_block_rsrvd_fix_q_2</TD>
<TD >27</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >24</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_2_conv2d3x3|redist6_expSum_uid45_block_rsrvd_fix_q_3</TD>
<TD >12</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >9</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_2_conv2d3x3|roundBitDetectionPattern_uid65_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_2_conv2d3x3|stickyRangeComparator_uid60_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_2_conv2d3x3|redist4_normalizeBit_uid50_block_rsrvd_fix_b_2</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_2_conv2d3x3|prodXY_uid106_prod_uid48_block_rsrvd_fix_cma_delay</TD>
<TD >51</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >48</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_2_conv2d3x3|redist5_signR_uid49_block_rsrvd_fix_q_7</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_2_conv2d3x3|signR_uid49_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_2_conv2d3x3|excN_x_uid21_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_2_conv2d3x3|excN_y_uid35_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_2_conv2d3x3|ZeroTimesInf_uid89_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_2_conv2d3x3|redist12_excZ_x_uid16_block_rsrvd_fix_q_6</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_2_conv2d3x3|excZ_x_uid16_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_2_conv2d3x3|redist8_expXIsMax_uid31_block_rsrvd_fix_q_6</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_2_conv2d3x3|expXIsMax_uid31_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_2_conv2d3x3|redist7_fracXIsZero_uid32_block_rsrvd_fix_q_6</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_2_conv2d3x3|fracXIsZero_uid32_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_2_conv2d3x3|redist9_excZ_y_uid30_block_rsrvd_fix_q_6</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_2_conv2d3x3|excZ_y_uid30_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_2_conv2d3x3|redist11_expXIsMax_uid17_block_rsrvd_fix_q_6</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_2_conv2d3x3|expXIsMax_uid17_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_2_conv2d3x3|redist10_fracXIsZero_uid18_block_rsrvd_fix_q_6</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_2_conv2d3x3|fracXIsZero_uid18_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|thei_mul54_2_2_conv2d3x3</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x|redist35_sync_in_aunroll_x_in_i_valid_143</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x|thei_sfc_logic_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3107_aunroll_x</TD>
<TD >941</TD>
<TD >1</TD>
<TD >321</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c1_for_cond15_preheader_conv2d3x3_c1_enter172_conv2d3x3_aunroll_x</TD>
<TD >942</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >35</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist2_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_0_395_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist2_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_0_395_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist2_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_0_395_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist2_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_0_395_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >18</TD>
<TD >9</TD>
<TD >0</TD>
<TD >9</TD>
<TD >1</TD>
<TD >9</TD>
<TD >9</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist2_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_0_395_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >18</TD>
<TD >9</TD>
<TD >0</TD>
<TD >9</TD>
<TD >1</TD>
<TD >9</TD>
<TD >9</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist2_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_0_395_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >54</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist2_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_0_395_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >43</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist2_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_0_395_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >36</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >44</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist2_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_0_395_fifo|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theredist2_conv2d3x3_B2_merge_reg_aunroll_x_out_data_out_0_395_fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3_full_detector|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3_full_detector|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3_full_detector|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3_full_detector|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3_full_detector|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3_full_detector|acl_reset_handler_inst|reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3_full_detector|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3_full_detector|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3_full_detector|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3_full_detector</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3_full_detector</TD>
<TD >6</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >2</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3135_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3136|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3135_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3136|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3135_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3136|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3135_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3136|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3135_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3136|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3135_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3136|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >268</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >256</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3135_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3136|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >261</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >262</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3135_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3136|fifo|scfifo_component|auto_generated</TD>
<TD >260</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >263</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3135_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3136|fifo</TD>
<TD >260</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >261</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3135_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3136</TD>
<TD >260</TD>
<TD >126</TD>
<TD >0</TD>
<TD >126</TD>
<TD >258</TD>
<TD >126</TD>
<TD >126</TD>
<TD >126</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3135_data_fifo_aunroll_x</TD>
<TD >197</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >195</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond15_preheader_conv2d3x3_c0_exit167_conv2d3x3_aunroll_x</TD>
<TD >198</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >195</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|thei_syncbuf_input_im_sync_buffer_conv2d3x3|thei_syncbuf_input_im_sync_buffer_conv2d3x381</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|thei_syncbuf_input_im_sync_buffer_conv2d3x3</TD>
<TD >69</TD>
<TD >4</TD>
<TD >2</TD>
<TD >4</TD>
<TD >66</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|redist18_i_arrayidx47_conv2d3x3_conv2d3x382_trunc_sel_x_b_1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >64</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|redist25_bgTrunc_i_add45_conv2d3x3_sel_x_b_1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|redist28_bgTrunc_i_add44_conv2d3x3_sel_x_b_1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|redist7_i_add44_conv2d3x3_im0_cma_q_1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|i_add44_conv2d3x3_im0_cma_delay</TD>
<TD >39</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|redist6_i_add44_conv2d3x3_im10_cma_q_1</TD>
<TD >31</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|i_add44_conv2d3x3_im10_cma_delay</TD>
<TD >31</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|redist1_i_add44_conv2d3x3_ma3_cma_q_1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|i_add44_conv2d3x3_ma3_cma_delay</TD>
<TD >37</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|thei_syncbuf_input_size_sync_buffer135_conv2d3x3|thei_syncbuf_input_size_sync_buffer135_conv2d3x379</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|thei_syncbuf_input_size_sync_buffer135_conv2d3x3</TD>
<TD >37</TD>
<TD >4</TD>
<TD >2</TD>
<TD >4</TD>
<TD >34</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|redist21_bgTrunc_i_mul425_conv2d3x3_sel_x_b_1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|redist12_sync_in_aunroll_x_in_c0_eni5_2_4_outputreg</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|redist12_sync_in_aunroll_x_in_c0_eni5_2_4_mem_dmem|auto_generated|altsyncram1</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|redist12_sync_in_aunroll_x_in_c0_eni5_2_4_mem_dmem|auto_generated</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|thei_syncbuf_input_im_sync_buffer147_conv2d3x3|thei_syncbuf_input_im_sync_buffer147_conv2d3x386</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|thei_syncbuf_input_im_sync_buffer147_conv2d3x3</TD>
<TD >69</TD>
<TD >4</TD>
<TD >2</TD>
<TD >4</TD>
<TD >66</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|redist20_i_arrayidx47_126_conv2d3x3_conv2d3x387_trunc_sel_x_b_1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >64</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|redist27_bgTrunc_i_add45_124_conv2d3x3_sel_x_b_1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|redist30_bgTrunc_i_add44_1_conv2d3x3_sel_x_b_1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|redist11_i_add44_1_conv2d3x3_im0_cma_q_1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|i_add44_1_conv2d3x3_im0_cma_delay</TD>
<TD >39</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|redist10_i_add44_1_conv2d3x3_im10_cma_q_1</TD>
<TD >31</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|i_add44_1_conv2d3x3_im10_cma_delay</TD>
<TD >31</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|redist3_i_add44_1_conv2d3x3_ma3_cma_q_1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|i_add44_1_conv2d3x3_ma3_cma_delay</TD>
<TD >37</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|thei_syncbuf_input_size_sync_buffer139_conv2d3x3|thei_syncbuf_input_size_sync_buffer139_conv2d3x384</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|thei_syncbuf_input_size_sync_buffer139_conv2d3x3</TD>
<TD >37</TD>
<TD >4</TD>
<TD >2</TD>
<TD >4</TD>
<TD >34</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|redist23_bgTrunc_i_mul425_1_conv2d3x3_sel_x_b_1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|redist14_sync_in_aunroll_x_in_c0_eni5_4_4_outputreg</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|redist14_sync_in_aunroll_x_in_c0_eni5_4_4_mem_dmem|auto_generated|altsyncram1</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|redist14_sync_in_aunroll_x_in_c0_eni5_4_4_mem_dmem|auto_generated</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|thei_syncbuf_input_im_sync_buffer148_conv2d3x3|thei_syncbuf_input_im_sync_buffer148_conv2d3x391</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|thei_syncbuf_input_im_sync_buffer148_conv2d3x3</TD>
<TD >69</TD>
<TD >4</TD>
<TD >2</TD>
<TD >4</TD>
<TD >66</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|redist19_i_arrayidx47_241_conv2d3x3_conv2d3x392_trunc_sel_x_b_1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >64</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|redist26_bgTrunc_i_add45_239_conv2d3x3_sel_x_b_1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|redist13_sync_in_aunroll_x_in_c0_eni5_3_9_outputreg</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|redist13_sync_in_aunroll_x_in_c0_eni5_3_9_mem_dmem|auto_generated|altsyncram1</TD>
<TD >43</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|redist13_sync_in_aunroll_x_in_c0_eni5_3_9_mem_dmem|auto_generated</TD>
<TD >43</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|redist29_bgTrunc_i_add44_2_conv2d3x3_sel_x_b_1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|redist9_i_add44_2_conv2d3x3_im0_cma_q_1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|i_add44_2_conv2d3x3_im0_cma_delay</TD>
<TD >39</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|redist8_i_add44_2_conv2d3x3_im10_cma_q_1</TD>
<TD >31</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|i_add44_2_conv2d3x3_im10_cma_delay</TD>
<TD >31</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|redist2_i_add44_2_conv2d3x3_ma3_cma_q_1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|i_add44_2_conv2d3x3_ma3_cma_delay</TD>
<TD >37</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|thei_syncbuf_input_size_sync_buffer141_conv2d3x3|thei_syncbuf_input_size_sync_buffer141_conv2d3x389</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|thei_syncbuf_input_size_sync_buffer141_conv2d3x3</TD>
<TD >37</TD>
<TD >4</TD>
<TD >2</TD>
<TD >4</TD>
<TD >34</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|redist22_bgTrunc_i_mul425_2_conv2d3x3_sel_x_b_1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|redist15_sync_in_aunroll_x_in_c0_eni5_5_4_outputreg</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|redist15_sync_in_aunroll_x_in_c0_eni5_5_4_mem_dmem|auto_generated|altsyncram1</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|redist15_sync_in_aunroll_x_in_c0_eni5_5_4_mem_dmem|auto_generated</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|redist24_bgTrunc_i_mul41_conv2d3x3_sel_x_b_1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|redist5_i_mul41_conv2d3x3_im0_cma_q_1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|i_mul41_conv2d3x3_im0_cma_delay</TD>
<TD >39</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|redist4_i_mul41_conv2d3x3_im10_cma_q_1</TD>
<TD >31</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|i_mul41_conv2d3x3_im10_cma_delay</TD>
<TD >31</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|redist0_i_mul41_conv2d3x3_ma3_cma_q_1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|i_mul41_conv2d3x3_ma3_cma_delay</TD>
<TD >37</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|thei_syncbuf_input_size_sync_buffer134_conv2d3x3|thei_syncbuf_input_size_sync_buffer134_conv2d3x377</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|thei_syncbuf_input_size_sync_buffer134_conv2d3x3</TD>
<TD >37</TD>
<TD >4</TD>
<TD >2</TD>
<TD >4</TD>
<TD >34</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|redist17_sync_in_aunroll_x_in_i_valid_11</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x|redist16_sync_in_aunroll_x_in_i_valid_5</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x374_aunroll_x</TD>
<TD >260</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >194</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_sfc_c0_for_cond15_preheader_conv2d3x3_c0_enter159_conv2d3x3_aunroll_x</TD>
<TD >261</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >195</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x|thereaddata_reg_memcoalesce_input_im_load_0_conv2d3x31_aunroll_x</TD>
<TD >132</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >130</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0_conv2d3x397|bursting_non_aligned_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0_conv2d3x397|bursting_non_aligned_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0_conv2d3x397|bursting_non_aligned_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0_conv2d3x397|bursting_non_aligned_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|two_comparison</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0_conv2d3x397|bursting_non_aligned_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0_conv2d3x397|bursting_non_aligned_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|FIFOram</TD>
<TD >276</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >256</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0_conv2d3x397|bursting_non_aligned_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo</TD>
<TD >261</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >257</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0_conv2d3x397|bursting_non_aligned_read|pipelined_read|rd_back_wfifo|auto_generated</TD>
<TD >260</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >257</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0_conv2d3x397|bursting_non_aligned_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0_conv2d3x397|bursting_non_aligned_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0_conv2d3x397|bursting_non_aligned_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0_conv2d3x397|bursting_non_aligned_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|two_comparison</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0_conv2d3x397|bursting_non_aligned_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0_conv2d3x397|bursting_non_aligned_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|FIFOram</TD>
<TD >50</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0_conv2d3x397|bursting_non_aligned_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0_conv2d3x397|bursting_non_aligned_read|pipelined_read|rd_request_fifo|auto_generated</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0_conv2d3x397|bursting_non_aligned_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0_conv2d3x397|bursting_non_aligned_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0_conv2d3x397|bursting_non_aligned_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0_conv2d3x397|bursting_non_aligned_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|two_comparison</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0_conv2d3x397|bursting_non_aligned_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0_conv2d3x397|bursting_non_aligned_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|FIFOram</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0_conv2d3x397|bursting_non_aligned_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo</TD>
<TD >25</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0_conv2d3x397|bursting_non_aligned_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated</TD>
<TD >24</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0_conv2d3x397|bursting_non_aligned_read|pipelined_read</TD>
<TD >318</TD>
<TD >37</TD>
<TD >5</TD>
<TD >37</TD>
<TD >199</TD>
<TD >37</TD>
<TD >37</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0_conv2d3x397|bursting_non_aligned_read|coalescer</TD>
<TD >34</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0_conv2d3x397|bursting_non_aligned_read|GEN_PIPE_INPUT.in_pipeline</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0_conv2d3x397|bursting_non_aligned_read</TD>
<TD >295</TD>
<TD >3</TD>
<TD >1</TD>
<TD >3</TD>
<TD >201</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0_conv2d3x397|u_permute_address</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0_conv2d3x397|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0_conv2d3x397|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0_conv2d3x397|acl_reset_handler_inst|reset_fanout_pipeline|GEN_SYNCHRONIZER.reset_synchronizer</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0_conv2d3x397|acl_reset_handler_inst|reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0_conv2d3x397|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x|thei_load_memcoalesce_input_im_load_0_conv2d3x397</TD>
<TD >664</TD>
<TD >697</TD>
<TD >0</TD>
<TD >697</TD>
<TD >526</TD>
<TD >697</TD>
<TD >697</TD>
<TD >697</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_load_memcoalesce_input_im_load_0_conv2d3x3_aunroll_x</TD>
<TD >329</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >456</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_syncbuf_input_channels_sync_buffer131_conv2d3x3|thei_syncbuf_input_channels_sync_buffer131_conv2d3x373</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|thei_syncbuf_input_channels_sync_buffer131_conv2d3x3</TD>
<TD >37</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region|theconv2d3x3_B2_merge_reg_aunroll_x</TD>
<TD >438</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >436</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|thebb_conv2d3x3_B2_stall_region</TD>
<TD >1667</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1741</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2|theconv2d3x3_B2_merge</TD>
<TD >873</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >437</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2</TD>
<TD >2263</TD>
<TD >0</TD>
<TD >160</TD>
<TD >0</TD>
<TD >1742</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2_sr_0_aunroll_x</TD>
<TD >438</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >436</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B2_sr_1_aunroll_x</TD>
<TD >438</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >436</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3_sr_0_aunroll_x</TD>
<TD >360</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >358</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|theconv2d3x3_B3_branch</TD>
<TD >329</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >326</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|i_exitcond19_conv2d3x3_delay</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3|thei_store_unnamed_conv2d3x36_conv2d3x3124|bursting_write|bursting_write|req_fifo2|fifo_outer|staging_reg</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3|thei_store_unnamed_conv2d3x36_conv2d3x3124|bursting_write|bursting_write|req_fifo2|fifo_outer|fifo</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3|thei_store_unnamed_conv2d3x36_conv2d3x3124|bursting_write|bursting_write|req_fifo2|fifo_outer</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3|thei_store_unnamed_conv2d3x36_conv2d3x3124|bursting_write|bursting_write|req_fifo2|fifo_inner|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3|thei_store_unnamed_conv2d3x36_conv2d3x3124|bursting_write|bursting_write|req_fifo2|fifo_inner|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3|thei_store_unnamed_conv2d3x36_conv2d3x3124|bursting_write|bursting_write|req_fifo2|fifo_inner|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3|thei_store_unnamed_conv2d3x36_conv2d3x3124|bursting_write|bursting_write|req_fifo2|fifo_inner|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >10</TD>
<TD >5</TD>
<TD >0</TD>
<TD >5</TD>
<TD >1</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3|thei_store_unnamed_conv2d3x36_conv2d3x3124|bursting_write|bursting_write|req_fifo2|fifo_inner|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >10</TD>
<TD >5</TD>
<TD >0</TD>
<TD >5</TD>
<TD >1</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3|thei_store_unnamed_conv2d3x36_conv2d3x3124|bursting_write|bursting_write|req_fifo2|fifo_inner|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >44</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3|thei_store_unnamed_conv2d3x36_conv2d3x3124|bursting_write|bursting_write|req_fifo2|fifo_inner|scfifo_component|auto_generated|dpfifo</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3|thei_store_unnamed_conv2d3x36_conv2d3x3124|bursting_write|bursting_write|req_fifo2|fifo_inner|scfifo_component|auto_generated</TD>
<TD >34</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >38</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3|thei_store_unnamed_conv2d3x36_conv2d3x3124|bursting_write|bursting_write|req_fifo2|fifo_inner</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3|thei_store_unnamed_conv2d3x36_conv2d3x3124|bursting_write|bursting_write|req_fifo2</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3|thei_store_unnamed_conv2d3x36_conv2d3x3124|bursting_write|bursting_write|ack_fifo|fifo_outer|staging_reg</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3|thei_store_unnamed_conv2d3x36_conv2d3x3124|bursting_write|bursting_write|ack_fifo|fifo_outer|fifo</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3|thei_store_unnamed_conv2d3x36_conv2d3x3124|bursting_write|bursting_write|ack_fifo|fifo_outer</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3|thei_store_unnamed_conv2d3x36_conv2d3x3124|bursting_write|bursting_write|ack_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3|thei_store_unnamed_conv2d3x36_conv2d3x3124|bursting_write|bursting_write|ack_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3|thei_store_unnamed_conv2d3x36_conv2d3x3124|bursting_write|bursting_write|ack_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3|thei_store_unnamed_conv2d3x36_conv2d3x3124|bursting_write|bursting_write|ack_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >12</TD>
<TD >6</TD>
<TD >0</TD>
<TD >6</TD>
<TD >1</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3|thei_store_unnamed_conv2d3x36_conv2d3x3124|bursting_write|bursting_write|ack_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >12</TD>
<TD >6</TD>
<TD >0</TD>
<TD >6</TD>
<TD >1</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3|thei_store_unnamed_conv2d3x36_conv2d3x3124|bursting_write|bursting_write|ack_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >25</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3|thei_store_unnamed_conv2d3x36_conv2d3x3124|bursting_write|bursting_write|ack_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >17</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3|thei_store_unnamed_conv2d3x36_conv2d3x3124|bursting_write|bursting_write|ack_fifo|fifo_inner|scfifo_component|auto_generated</TD>
<TD >13</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >18</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3|thei_store_unnamed_conv2d3x36_conv2d3x3124|bursting_write|bursting_write|ack_fifo|fifo_inner</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3|thei_store_unnamed_conv2d3x36_conv2d3x3124|bursting_write|bursting_write|ack_fifo</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3|thei_store_unnamed_conv2d3x36_conv2d3x3124|bursting_write|bursting_write|req_fifo|fifo_outer|staging_reg</TD>
<TD >292</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >290</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3|thei_store_unnamed_conv2d3x36_conv2d3x3124|bursting_write|bursting_write|req_fifo|fifo_outer|fifo</TD>
<TD >292</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >292</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3|thei_store_unnamed_conv2d3x36_conv2d3x3124|bursting_write|bursting_write|req_fifo|fifo_outer</TD>
<TD >292</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >290</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3|thei_store_unnamed_conv2d3x36_conv2d3x3124|bursting_write|bursting_write|req_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3|thei_store_unnamed_conv2d3x36_conv2d3x3124|bursting_write|bursting_write|req_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3|thei_store_unnamed_conv2d3x36_conv2d3x3124|bursting_write|bursting_write|req_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3|thei_store_unnamed_conv2d3x36_conv2d3x3124|bursting_write|bursting_write|req_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >10</TD>
<TD >5</TD>
<TD >0</TD>
<TD >5</TD>
<TD >1</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3|thei_store_unnamed_conv2d3x36_conv2d3x3124|bursting_write|bursting_write|req_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >10</TD>
<TD >5</TD>
<TD >0</TD>
<TD >5</TD>
<TD >1</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3|thei_store_unnamed_conv2d3x36_conv2d3x3124|bursting_write|bursting_write|req_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >302</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >288</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3|thei_store_unnamed_conv2d3x36_conv2d3x3124|bursting_write|bursting_write|req_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo</TD>
<TD >293</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >295</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3|thei_store_unnamed_conv2d3x36_conv2d3x3124|bursting_write|bursting_write|req_fifo|fifo_inner|scfifo_component|auto_generated</TD>
<TD >292</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >296</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3|thei_store_unnamed_conv2d3x36_conv2d3x3124|bursting_write|bursting_write|req_fifo|fifo_inner</TD>
<TD >292</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >292</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3|thei_store_unnamed_conv2d3x36_conv2d3x3124|bursting_write|bursting_write|req_fifo</TD>
<TD >292</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >290</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3|thei_store_unnamed_conv2d3x36_conv2d3x3124|bursting_write|bursting_write|coalescer</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3|thei_store_unnamed_conv2d3x36_conv2d3x3124|bursting_write|bursting_write</TD>
<TD >116</TD>
<TD >5</TD>
<TD >48</TD>
<TD >5</TD>
<TD >327</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3|thei_store_unnamed_conv2d3x36_conv2d3x3124|bursting_write</TD>
<TD >74</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >327</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3|thei_store_unnamed_conv2d3x36_conv2d3x3124|u_permute_address</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3|thei_store_unnamed_conv2d3x36_conv2d3x3124|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3|thei_store_unnamed_conv2d3x36_conv2d3x3124|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3|thei_store_unnamed_conv2d3x36_conv2d3x3124|acl_reset_handler_inst|reset_fanout_pipeline|GEN_SYNCHRONIZER.reset_synchronizer</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3|thei_store_unnamed_conv2d3x36_conv2d3x3124|acl_reset_handler_inst|reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3|thei_store_unnamed_conv2d3x36_conv2d3x3124|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3|thei_store_unnamed_conv2d3x36_conv2d3x3124</TD>
<TD >460</TD>
<TD >237</TD>
<TD >258</TD>
<TD >237</TD>
<TD >431</TD>
<TD >237</TD>
<TD >237</TD>
<TD >237</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_store_unnamed_conv2d3x36_conv2d3x3</TD>
<TD >361</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >329</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_sfc_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3_full_detector|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3_full_detector|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_sfc_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3_full_detector|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3_full_detector|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_sfc_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3_full_detector|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3_full_detector|acl_reset_handler_inst|reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_sfc_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3_full_detector|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3_full_detector|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_sfc_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3_full_detector|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3_full_detector</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_sfc_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3_full_detector</TD>
<TD >6</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >2</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_sfc_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3139_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3140|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_sfc_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3139_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3140|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_sfc_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3139_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3140|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_sfc_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3139_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3140|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >6</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >1</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_sfc_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3139_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3140|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >6</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >1</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_sfc_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3139_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3140|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >74</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_sfc_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3139_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3140|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_sfc_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3139_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3140|fifo|scfifo_component|auto_generated</TD>
<TD >68</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >70</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_sfc_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3139_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3140|fifo</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_sfc_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3139_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3140</TD>
<TD >68</TD>
<TD >62</TD>
<TD >0</TD>
<TD >62</TD>
<TD >66</TD>
<TD >62</TD>
<TD >62</TD>
<TD >62</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_sfc_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3139_data_fifo_aunroll_x</TD>
<TD >37</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_sfc_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_end61_loopexit_conv2d3x3_c0_exit183_conv2d3x3_aunroll_x</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_sfc_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3110_aunroll_x|oneIsNaN_uid49_i_cmp63_conv2d3x3_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_sfc_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3110_aunroll_x|excN_x_uid26_i_cmp63_conv2d3x3_delay</TD>
<TD >4</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >1</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_sfc_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3110_aunroll_x|excN_y_uid43_i_cmp63_conv2d3x3_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_sfc_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3110_aunroll_x|r_uid76_i_cmp63_conv2d3x3_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_sfc_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3110_aunroll_x|excZ_x_uid24_i_cmp63_conv2d3x3_delay</TD>
<TD >4</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >1</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_sfc_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3110_aunroll_x|excZ_y_uid41_i_cmp63_conv2d3x3_delay</TD>
<TD >4</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >1</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_sfc_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3110_aunroll_x|redist1_i_select67_conv2d3x3_q_3</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_sfc_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3110_aunroll_x|redist0_i_select67_conv2d3x3_q_2</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_sfc_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3110_aunroll_x|thei_syncbuf_input_channels_sync_buffer132_conv2d3x3|thei_syncbuf_input_channels_sync_buffer132_conv2d3x3113</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_sfc_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3110_aunroll_x|thei_syncbuf_input_channels_sync_buffer132_conv2d3x3</TD>
<TD >37</TD>
<TD >4</TD>
<TD >2</TD>
<TD >4</TD>
<TD >34</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_sfc_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3110_aunroll_x|redist3_sync_in_aunroll_x_in_c0_eni2178_2_1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_sfc_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3110_aunroll_x|redist2_sync_in_aunroll_x_in_c0_eni2178_1_1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_sfc_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3110_aunroll_x|redist4_sync_in_aunroll_x_in_i_valid_4</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_sfc_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3110_aunroll_x</TD>
<TD >100</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_sfc_c0_for_end61_loopexit_conv2d3x3_c0_enter179_conv2d3x3_aunroll_x</TD>
<TD >101</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >35</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thebubble_out_stall_entry_1_reg</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_syncbuf_output_im_sync_buffer_conv2d3x3|thei_syncbuf_output_im_sync_buffer_conv2d3x3117</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_syncbuf_output_im_sync_buffer_conv2d3x3</TD>
<TD >69</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >66</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thebubble_out_stall_entry_2_reg</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_syncbuf_output_size_sync_buffer145_conv2d3x3|thei_syncbuf_output_size_sync_buffer145_conv2d3x3119</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|thei_syncbuf_output_size_sync_buffer145_conv2d3x3</TD>
<TD >37</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist2_stall_entry_o5_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist2_stall_entry_o5_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist2_stall_entry_o5_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist2_stall_entry_o5_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist2_stall_entry_o5_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist2_stall_entry_o5_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist2_stall_entry_o5_9_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >70</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist2_stall_entry_o5_9_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >68</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >71</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist2_stall_entry_o5_9_fifo|fifo</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist2_stall_entry_o5_9_fifo</TD>
<TD >68</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >68</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist5_stall_entry_o8_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist5_stall_entry_o8_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist5_stall_entry_o8_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist5_stall_entry_o8_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist5_stall_entry_o8_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist5_stall_entry_o8_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >44</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist5_stall_entry_o8_9_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist5_stall_entry_o8_9_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >36</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist5_stall_entry_o8_9_fifo|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist5_stall_entry_o8_9_fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist6_stall_entry_o9_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist6_stall_entry_o9_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist6_stall_entry_o9_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist6_stall_entry_o9_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist6_stall_entry_o9_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist6_stall_entry_o9_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >44</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist6_stall_entry_o9_9_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist6_stall_entry_o9_9_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >36</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist6_stall_entry_o9_9_fifo|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist6_stall_entry_o9_9_fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist7_stall_entry_o10_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist7_stall_entry_o10_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist7_stall_entry_o10_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist7_stall_entry_o10_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist7_stall_entry_o10_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist7_stall_entry_o10_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist7_stall_entry_o10_9_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist7_stall_entry_o10_9_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist7_stall_entry_o10_9_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist7_stall_entry_o10_9_fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist8_stall_entry_o11_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist8_stall_entry_o11_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist8_stall_entry_o11_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist8_stall_entry_o11_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist8_stall_entry_o11_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist8_stall_entry_o11_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >44</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist8_stall_entry_o11_9_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist8_stall_entry_o11_9_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >36</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist8_stall_entry_o11_9_fifo|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist8_stall_entry_o11_9_fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist9_stall_entry_o12_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist9_stall_entry_o12_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist9_stall_entry_o12_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist9_stall_entry_o12_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist9_stall_entry_o12_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist9_stall_entry_o12_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist9_stall_entry_o12_9_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist9_stall_entry_o12_9_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist9_stall_entry_o12_9_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist9_stall_entry_o12_9_fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist10_stall_entry_o13_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist10_stall_entry_o13_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist10_stall_entry_o13_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist10_stall_entry_o13_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist10_stall_entry_o13_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist10_stall_entry_o13_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist10_stall_entry_o13_9_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist10_stall_entry_o13_9_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist10_stall_entry_o13_9_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist10_stall_entry_o13_9_fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist14_stall_entry_o16_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist14_stall_entry_o16_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist14_stall_entry_o16_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist14_stall_entry_o16_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist14_stall_entry_o16_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist14_stall_entry_o16_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >44</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist14_stall_entry_o16_9_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist14_stall_entry_o16_9_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >36</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist14_stall_entry_o16_9_fifo|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region|theredist14_stall_entry_o16_9_fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|thebb_conv2d3x3_B3_stall_region</TD>
<TD >748</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >653</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3|theconv2d3x3_B3_merge</TD>
<TD >360</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >358</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B3</TD>
<TD >973</TD>
<TD >0</TD>
<TD >224</TD>
<TD >0</TD>
<TD >653</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B4_sr_0_aunroll_x</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >3</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B4|theconv2d3x3_B4_merge</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B4|thebb_conv2d3x3_B4_stall_region</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B4|theconv2d3x3_B4_branch</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1_sr_0_aunroll_x</TD>
<TD >327</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >325</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|theconv2d3x3_B1_branch</TD>
<TD >374</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >372</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist10_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_10_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist10_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_10_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist10_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_10_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist10_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_10_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist10_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_10_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist10_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_10_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >44</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist10_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_10_12_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist10_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_10_12_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >36</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist10_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_10_12_fifo|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist10_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_10_12_fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist9_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_9_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist9_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_9_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist9_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_9_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist9_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_9_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist9_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_9_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist9_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_9_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist9_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_9_12_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist9_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_9_12_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist9_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_9_12_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist9_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_9_12_fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist8_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_8_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist8_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_8_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist8_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_8_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist8_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_8_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist8_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_8_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist8_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_8_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist8_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_8_12_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist8_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_8_12_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist8_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_8_12_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist8_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_8_12_fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist7_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_7_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist7_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_7_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist7_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_7_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist7_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_7_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist7_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_7_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist7_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_7_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >44</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist7_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_7_12_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist7_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_7_12_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >36</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist7_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_7_12_fifo|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist7_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_7_12_fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist6_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_6_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist6_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_6_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist6_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_6_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist6_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_6_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist6_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_6_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist6_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_6_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist6_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_6_12_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist6_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_6_12_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist6_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_6_12_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist6_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_6_12_fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist5_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_5_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist5_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_5_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist5_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_5_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist5_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_5_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist5_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_5_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist5_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_5_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >44</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist5_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_5_12_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist5_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_5_12_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >36</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist5_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_5_12_fifo|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist5_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_5_12_fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist4_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_4_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist4_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_4_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist4_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_4_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist4_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_4_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist4_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_4_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist4_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_4_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >44</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist4_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_4_12_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist4_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_4_12_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >36</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist4_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_4_12_fifo|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist4_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_4_12_fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist3_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_3_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist3_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_3_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist3_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_3_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist3_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_3_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist3_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_3_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist3_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_3_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >44</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist3_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_3_12_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist3_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_3_12_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >36</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist3_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_3_12_fifo|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist3_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_3_12_fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist2_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_2_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist2_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_2_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist2_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_2_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist2_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_2_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist2_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_2_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist2_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_2_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist2_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_2_12_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >70</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist2_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_2_12_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >68</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >71</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist2_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_2_12_fifo|fifo</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist2_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_2_12_fifo</TD>
<TD >68</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >68</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist1_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_1_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist1_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_1_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist1_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_1_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist1_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_1_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist1_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_1_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist1_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_1_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist1_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_1_12_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >70</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist1_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_1_12_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >68</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >71</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist1_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_1_12_fifo|fifo</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist1_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_1_12_fifo</TD>
<TD >68</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >68</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist0_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_0_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist0_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_0_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist0_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_0_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist0_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_0_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist0_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_0_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist0_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_0_12_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >44</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist0_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_0_12_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist0_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_0_12_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >36</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist0_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_0_12_fifo|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theredist0_conv2d3x3_B1_merge_reg_aunroll_x_out_data_out_0_12_fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3_full_detector|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3_full_detector|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3_full_detector|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3_full_detector|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3_full_detector|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3_full_detector|acl_reset_handler_inst|reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3_full_detector|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3_full_detector|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3_full_detector|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3_full_detector</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3_full_detector</TD>
<TD >6</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >2</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3133_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3134|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3133_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3134|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3133_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3134|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3133_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3134|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3133_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3134|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3133_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3134|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >204</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >192</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3133_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3134|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >197</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >198</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3133_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3134|fifo|scfifo_component|auto_generated</TD>
<TD >196</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >199</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3133_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3134|fifo</TD>
<TD >196</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >197</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3133_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3134</TD>
<TD >196</TD>
<TD >288</TD>
<TD >0</TD>
<TD >288</TD>
<TD >194</TD>
<TD >288</TD>
<TD >288</TD>
<TD >288</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3133_data_fifo_aunroll_x</TD>
<TD >52</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >50</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_for_cond10_preheader_conv2d3x3_c0_exit153_conv2d3x3_aunroll_x</TD>
<TD >53</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >50</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|redist28_bgTrunc_i_add29_conv2d3x3_sel_x_b_5_mem_dmem|auto_generated|altsyncram1</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|redist28_bgTrunc_i_add29_conv2d3x3_sel_x_b_5_mem_dmem|auto_generated</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|redist5_i_or_cond4_2_2_conv2d3x3_q_2</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|i_or_cond4_2_2_conv2d3x3_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|redist9_i_or_cond4_1_2_conv2d3x3_q_2</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|redist7_i_or_cond4_238_conv2d3x3_q_2</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|redist6_i_or_cond4_2_1_conv2d3x3_q_2</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|redist10_i_or_cond4_1_1_conv2d3x3_q_2</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|redist11_i_or_cond4_123_conv2d3x3_q_2</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|redist4_i_or_cond4_2_conv2d3x3_q_2</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|redist8_i_or_cond4_1_conv2d3x3_q_2</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|redist3_i_or_cond4_conv2d3x3_q_2</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|redist15_i_cmp1110_neg_rm_conv2d3x3_c_2</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|redist12_i_cmp14_phi_decision87_xor_rm_conv2d3x3_c_2</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|redist14_i_cmp14_phi_decision87_xor91_or_conv2d3x3_q_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|i_cmp14_phi_decision87_xor_or_and_conv2d3x3_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|i_or_cond4_conv2d3x3_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|i_or_cond4_1_conv2d3x3_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|i_reduction_conv2d3x3_1_conv2d3x3_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|i_or_cond4_2_conv2d3x3_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|redist18_sync_in_aunroll_x_in_c0_eni4_4_7</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|i_reduction_conv2d3x3_2_conv2d3x3_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|i_cmp14_phi_decision87_xor93_or_and_conv2d3x3_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|i_or_cond4_123_conv2d3x3_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|i_or_cond4_1_1_conv2d3x3_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|redist13_i_cmp14_phi_decision87_xor97_or_conv2d3x3_q_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|i_or_cond4_2_1_conv2d3x3_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|redist17_sync_in_aunroll_x_in_c0_eni4_3_7</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|redist23_bgTrunc_i_sub30_2_conv2d3x3_sel_x_b_1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|thei_syncbuf_input_size_sync_buffer137_conv2d3x3|thei_syncbuf_input_size_sync_buffer137_conv2d3x353</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|thei_syncbuf_input_size_sync_buffer137_conv2d3x3</TD>
<TD >37</TD>
<TD >4</TD>
<TD >2</TD>
<TD >4</TD>
<TD >34</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|i_reduction_conv2d3x3_3_conv2d3x3_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|thei_syncbuf_input_channels_sync_buffer_conv2d3x3|thei_syncbuf_input_channels_sync_buffer_conv2d3x364</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|thei_syncbuf_input_channels_sync_buffer_conv2d3x3</TD>
<TD >37</TD>
<TD >4</TD>
<TD >2</TD>
<TD >4</TD>
<TD >34</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|i_or_cond4_238_conv2d3x3_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|redist27_bgTrunc_i_add29_conv2d3x3_sel_x_b_2</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|thei_syncbuf_input_size_sync_buffer133_conv2d3x3|thei_syncbuf_input_size_sync_buffer133_conv2d3x361</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|thei_syncbuf_input_size_sync_buffer133_conv2d3x3</TD>
<TD >37</TD>
<TD >4</TD>
<TD >2</TD>
<TD >4</TD>
<TD >34</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|i_or_cond4_1_2_conv2d3x3_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|redist16_sync_in_aunroll_x_in_c0_eni4_2_7</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|redist24_bgTrunc_i_sub30_1_conv2d3x3_sel_x_b_1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|redist26_bgTrunc_i_add29_conv2d3x3_sel_x_b_1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|redist25_bgTrunc_i_mul28_conv2d3x3_sel_x_b_1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|redist2_i_mul28_conv2d3x3_im0_cma_q_1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|i_mul28_conv2d3x3_im0_cma_delay</TD>
<TD >39</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|redist1_i_mul28_conv2d3x3_im10_cma_q_1</TD>
<TD >31</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|i_mul28_conv2d3x3_im10_cma_delay</TD>
<TD >31</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|redist0_i_mul28_conv2d3x3_ma3_cma_q_1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|i_mul28_conv2d3x3_ma3_cma_delay</TD>
<TD >37</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|thei_syncbuf_stride_sync_buffer143_conv2d3x3|thei_syncbuf_stride_sync_buffer143_conv2d3x348</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|thei_syncbuf_stride_sync_buffer143_conv2d3x3</TD>
<TD >37</TD>
<TD >4</TD>
<TD >2</TD>
<TD >4</TD>
<TD >34</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|thei_syncbuf_pad_sync_buffer142_conv2d3x3|thei_syncbuf_pad_sync_buffer142_conv2d3x350</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|thei_syncbuf_pad_sync_buffer142_conv2d3x3</TD>
<TD >37</TD>
<TD >4</TD>
<TD >2</TD>
<TD >4</TD>
<TD >34</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|thei_syncbuf_input_size_sync_buffer136_conv2d3x3|thei_syncbuf_input_size_sync_buffer136_conv2d3x357</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|thei_syncbuf_input_size_sync_buffer136_conv2d3x3</TD>
<TD >37</TD>
<TD >4</TD>
<TD >2</TD>
<TD >4</TD>
<TD >34</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|thei_syncbuf_output_size_sync_buffer146_conv2d3x3|thei_syncbuf_output_size_sync_buffer146_conv2d3x367</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|thei_syncbuf_output_size_sync_buffer146_conv2d3x3</TD>
<TD >37</TD>
<TD >4</TD>
<TD >2</TD>
<TD >4</TD>
<TD >34</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|redist22_sync_in_aunroll_x_in_i_valid_9</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|redist21_sync_in_aunroll_x_in_i_valid_7</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|redist20_sync_in_aunroll_x_in_i_valid_6</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x|redist19_sync_in_aunroll_x_in_i_valid_4</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x|thei_sfc_logic_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x345_aunroll_x</TD>
<TD >199</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >49</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|thei_sfc_c0_for_cond10_preheader_conv2d3x3_c0_enter150_conv2d3x3_aunroll_x</TD>
<TD >200</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >50</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region|theconv2d3x3_B1_merge_reg_aunroll_x</TD>
<TD >327</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >325</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|thebb_conv2d3x3_B1_stall_region</TD>
<TD >487</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >372</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1|theconv2d3x3_B1_merge</TD>
<TD >651</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >326</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1</TD>
<TD >1003</TD>
<TD >0</TD>
<TD >192</TD>
<TD >0</TD>
<TD >373</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B1_sr_1_aunroll_x</TD>
<TD >327</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >325</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|theconv2d3x3_B0_branch</TD>
<TD >295</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >293</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_load_unnamed_conv2d3x30_conv2d3x3|thei_load_unnamed_conv2d3x30_conv2d3x344|streaming_read|read_master|the_master_to_user_fifo|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_load_unnamed_conv2d3x30_conv2d3x3|thei_load_unnamed_conv2d3x30_conv2d3x344|streaming_read|read_master|the_master_to_user_fifo|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_load_unnamed_conv2d3x30_conv2d3x3|thei_load_unnamed_conv2d3x30_conv2d3x344|streaming_read|read_master|the_master_to_user_fifo|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_load_unnamed_conv2d3x30_conv2d3x3|thei_load_unnamed_conv2d3x30_conv2d3x344|streaming_read|read_master|the_master_to_user_fifo|auto_generated|dpfifo|three_comparison</TD>
<TD >12</TD>
<TD >6</TD>
<TD >0</TD>
<TD >6</TD>
<TD >1</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_load_unnamed_conv2d3x30_conv2d3x3|thei_load_unnamed_conv2d3x30_conv2d3x344|streaming_read|read_master|the_master_to_user_fifo|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >12</TD>
<TD >6</TD>
<TD >0</TD>
<TD >6</TD>
<TD >1</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_load_unnamed_conv2d3x30_conv2d3x3|thei_load_unnamed_conv2d3x30_conv2d3x344|streaming_read|read_master|the_master_to_user_fifo|auto_generated|dpfifo|FIFOram</TD>
<TD >270</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >256</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_load_unnamed_conv2d3x30_conv2d3x3|thei_load_unnamed_conv2d3x30_conv2d3x344|streaming_read|read_master|the_master_to_user_fifo|auto_generated|dpfifo</TD>
<TD >261</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >263</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_load_unnamed_conv2d3x30_conv2d3x3|thei_load_unnamed_conv2d3x30_conv2d3x344|streaming_read|read_master|the_master_to_user_fifo|auto_generated</TD>
<TD >260</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >263</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_load_unnamed_conv2d3x30_conv2d3x3|thei_load_unnamed_conv2d3x30_conv2d3x344|streaming_read|read_master</TD>
<TD >323</TD>
<TD >43</TD>
<TD >0</TD>
<TD >43</TD>
<TD >327</TD>
<TD >43</TD>
<TD >43</TD>
<TD >43</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_load_unnamed_conv2d3x30_conv2d3x3|thei_load_unnamed_conv2d3x30_conv2d3x344|streaming_read|avm_buffer|staging_reg</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_load_unnamed_conv2d3x30_conv2d3x3|thei_load_unnamed_conv2d3x30_conv2d3x344|streaming_read|avm_buffer|fifo</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_load_unnamed_conv2d3x30_conv2d3x3|thei_load_unnamed_conv2d3x30_conv2d3x344|streaming_read|avm_buffer</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_load_unnamed_conv2d3x30_conv2d3x3|thei_load_unnamed_conv2d3x30_conv2d3x344|streaming_read</TD>
<TD >325</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >103</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_load_unnamed_conv2d3x30_conv2d3x3|thei_load_unnamed_conv2d3x30_conv2d3x344|u_permute_address</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_load_unnamed_conv2d3x30_conv2d3x3|thei_load_unnamed_conv2d3x30_conv2d3x344|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_load_unnamed_conv2d3x30_conv2d3x3|thei_load_unnamed_conv2d3x30_conv2d3x344|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_load_unnamed_conv2d3x30_conv2d3x3|thei_load_unnamed_conv2d3x30_conv2d3x344|acl_reset_handler_inst|reset_fanout_pipeline|GEN_SYNCHRONIZER.reset_synchronizer</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_load_unnamed_conv2d3x30_conv2d3x3|thei_load_unnamed_conv2d3x30_conv2d3x344|acl_reset_handler_inst|reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_load_unnamed_conv2d3x30_conv2d3x3|thei_load_unnamed_conv2d3x30_conv2d3x344|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_load_unnamed_conv2d3x30_conv2d3x3|thei_load_unnamed_conv2d3x30_conv2d3x344</TD>
<TD >460</TD>
<TD >431</TD>
<TD >32</TD>
<TD >431</TD>
<TD >430</TD>
<TD >431</TD>
<TD >431</TD>
<TD >431</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_load_unnamed_conv2d3x30_conv2d3x3|thereaddata_reg_unnamed_conv2d3x30_conv2d3x30</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_load_unnamed_conv2d3x30_conv2d3x3</TD>
<TD >426</TD>
<TD >1</TD>
<TD >68</TD>
<TD >1</TD>
<TD >360</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c3_entry_conv2d3x3_c3_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3_full_detector|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3_full_detector|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c3_entry_conv2d3x3_c3_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3_full_detector|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3_full_detector|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c3_entry_conv2d3x3_c3_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3_full_detector|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3_full_detector|acl_reset_handler_inst|reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c3_entry_conv2d3x3_c3_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3_full_detector|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3_full_detector|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c3_entry_conv2d3x3_c3_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3_full_detector|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3_full_detector</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c3_entry_conv2d3x3_c3_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3_full_detector</TD>
<TD >6</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >2</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c3_entry_conv2d3x3_c3_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3129_data_fifo_aunroll_x|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3130|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c3_entry_conv2d3x3_c3_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3129_data_fifo_aunroll_x|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3130|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c3_entry_conv2d3x3_c3_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3129_data_fifo_aunroll_x|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3130|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c3_entry_conv2d3x3_c3_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3129_data_fifo_aunroll_x|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3130|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >6</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >1</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c3_entry_conv2d3x3_c3_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3129_data_fifo_aunroll_x|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3130|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >6</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >1</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c3_entry_conv2d3x3_c3_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3129_data_fifo_aunroll_x|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3130|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >74</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c3_entry_conv2d3x3_c3_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3129_data_fifo_aunroll_x|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3130|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c3_entry_conv2d3x3_c3_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3129_data_fifo_aunroll_x|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3130|fifo|scfifo_component|auto_generated</TD>
<TD >68</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >70</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c3_entry_conv2d3x3_c3_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3129_data_fifo_aunroll_x|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3130|fifo</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c3_entry_conv2d3x3_c3_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3129_data_fifo_aunroll_x|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3130</TD>
<TD >68</TD>
<TD >62</TD>
<TD >0</TD>
<TD >62</TD>
<TD >66</TD>
<TD >62</TD>
<TD >62</TD>
<TD >62</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c3_entry_conv2d3x3_c3_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3129_data_fifo_aunroll_x</TD>
<TD >37</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c3_entry_conv2d3x3_c3_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c3_entry_conv2d3x3_c3_exit_conv2d3x3_aunroll_x</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c3_entry_conv2d3x3_c3_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c3_entry_conv2d3x3_c3_enter_conv2d3x318_aunroll_x|redist2_i_mul67_conv2d3x3_im0_cma_q_1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c3_entry_conv2d3x3_c3_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c3_entry_conv2d3x3_c3_enter_conv2d3x318_aunroll_x|i_mul67_conv2d3x3_im0_cma_delay</TD>
<TD >39</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c3_entry_conv2d3x3_c3_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c3_entry_conv2d3x3_c3_enter_conv2d3x318_aunroll_x|redist1_i_mul67_conv2d3x3_im10_cma_q_1</TD>
<TD >31</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c3_entry_conv2d3x3_c3_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c3_entry_conv2d3x3_c3_enter_conv2d3x318_aunroll_x|i_mul67_conv2d3x3_im10_cma_delay</TD>
<TD >31</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c3_entry_conv2d3x3_c3_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c3_entry_conv2d3x3_c3_enter_conv2d3x318_aunroll_x|redist0_i_mul67_conv2d3x3_ma3_cma_q_1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c3_entry_conv2d3x3_c3_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c3_entry_conv2d3x3_c3_enter_conv2d3x318_aunroll_x|i_mul67_conv2d3x3_ma3_cma_delay</TD>
<TD >37</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c3_entry_conv2d3x3_c3_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c3_entry_conv2d3x3_c3_enter_conv2d3x318_aunroll_x|thei_syncbuf_output_size_sync_buffer144_conv2d3x3|thei_syncbuf_output_size_sync_buffer144_conv2d3x321</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c3_entry_conv2d3x3_c3_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c3_entry_conv2d3x3_c3_enter_conv2d3x318_aunroll_x|thei_syncbuf_output_size_sync_buffer144_conv2d3x3</TD>
<TD >37</TD>
<TD >4</TD>
<TD >2</TD>
<TD >4</TD>
<TD >34</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c3_entry_conv2d3x3_c3_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c3_entry_conv2d3x3_c3_enter_conv2d3x318_aunroll_x|redist3_sync_in_aunroll_x_in_i_valid_3</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c3_entry_conv2d3x3_c3_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c3_entry_conv2d3x3_c3_enter_conv2d3x318_aunroll_x</TD>
<TD >68</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c3_entry_conv2d3x3_c3_enter_conv2d3x3_aunroll_x</TD>
<TD >69</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >35</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3_full_detector|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3_full_detector|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3_full_detector|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3_full_detector|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3_full_detector|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3_full_detector|acl_reset_handler_inst|reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3_full_detector|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3_full_detector|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3_full_detector|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3_full_detector</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3_full_detector</TD>
<TD >6</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >2</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3131_data_fifo_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3132|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3131_data_fifo_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3132|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3131_data_fifo_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3132|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3131_data_fifo_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3132|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3131_data_fifo_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3132|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3131_data_fifo_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3132|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >204</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >192</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3131_data_fifo_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3132|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >197</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >198</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3131_data_fifo_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3132|fifo|scfifo_component|auto_generated</TD>
<TD >196</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >199</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3131_data_fifo_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3132|fifo</TD>
<TD >196</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >197</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3131_data_fifo_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3132</TD>
<TD >196</TD>
<TD >184</TD>
<TD >0</TD>
<TD >184</TD>
<TD >194</TD>
<TD >184</TD>
<TD >184</TD>
<TD >184</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3131_data_fifo_aunroll_x</TD>
<TD >104</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >102</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d3x3_c2_exit_conv2d3x3_aunroll_x</TD>
<TD >105</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >102</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c2_entry_conv2d3x3_c2_enter_conv2d3x323_aunroll_x|redist13_bgTrunc_i_add21_conv2d3x3_sel_x_b_3</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c2_entry_conv2d3x3_c2_enter_conv2d3x323_aunroll_x|redist7_bgTrunc_i_sub_2_conv2d3x3_sel_x_b_2</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c2_entry_conv2d3x3_c2_enter_conv2d3x323_aunroll_x|redist6_bgTrunc_i_sub_2_conv2d3x3_sel_x_b_1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c2_entry_conv2d3x3_c2_enter_conv2d3x323_aunroll_x|thei_syncbuf_input_size_sync_buffer140_conv2d3x3|thei_syncbuf_input_size_sync_buffer140_conv2d3x331</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c2_entry_conv2d3x3_c2_enter_conv2d3x323_aunroll_x|thei_syncbuf_input_size_sync_buffer140_conv2d3x3</TD>
<TD >37</TD>
<TD >4</TD>
<TD >2</TD>
<TD >4</TD>
<TD >34</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c2_entry_conv2d3x3_c2_enter_conv2d3x323_aunroll_x|redist9_bgTrunc_i_sub_1_conv2d3x3_sel_x_b_2</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c2_entry_conv2d3x3_c2_enter_conv2d3x323_aunroll_x|redist8_bgTrunc_i_sub_1_conv2d3x3_sel_x_b_1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c2_entry_conv2d3x3_c2_enter_conv2d3x323_aunroll_x|thei_syncbuf_input_size_sync_buffer138_conv2d3x3|thei_syncbuf_input_size_sync_buffer138_conv2d3x335</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c2_entry_conv2d3x3_c2_enter_conv2d3x323_aunroll_x|thei_syncbuf_input_size_sync_buffer138_conv2d3x3</TD>
<TD >37</TD>
<TD >4</TD>
<TD >2</TD>
<TD >4</TD>
<TD >34</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c2_entry_conv2d3x3_c2_enter_conv2d3x323_aunroll_x|redist12_bgTrunc_i_add21_conv2d3x3_sel_x_b_2</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c2_entry_conv2d3x3_c2_enter_conv2d3x323_aunroll_x|redist11_bgTrunc_i_add21_conv2d3x3_sel_x_b_1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c2_entry_conv2d3x3_c2_enter_conv2d3x323_aunroll_x|redist10_bgTrunc_i_mul20_conv2d3x3_sel_x_b_1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c2_entry_conv2d3x3_c2_enter_conv2d3x323_aunroll_x|redist2_i_mul20_conv2d3x3_im0_cma_q_1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c2_entry_conv2d3x3_c2_enter_conv2d3x323_aunroll_x|i_mul20_conv2d3x3_im0_cma_delay</TD>
<TD >39</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c2_entry_conv2d3x3_c2_enter_conv2d3x323_aunroll_x|redist1_i_mul20_conv2d3x3_im10_cma_q_1</TD>
<TD >31</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c2_entry_conv2d3x3_c2_enter_conv2d3x323_aunroll_x|i_mul20_conv2d3x3_im10_cma_delay</TD>
<TD >31</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c2_entry_conv2d3x3_c2_enter_conv2d3x323_aunroll_x|redist0_i_mul20_conv2d3x3_ma3_cma_q_1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c2_entry_conv2d3x3_c2_enter_conv2d3x323_aunroll_x|i_mul20_conv2d3x3_ma3_cma_delay</TD>
<TD >37</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c2_entry_conv2d3x3_c2_enter_conv2d3x323_aunroll_x|thei_syncbuf_stride_sync_buffer_conv2d3x3|thei_syncbuf_stride_sync_buffer_conv2d3x326</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c2_entry_conv2d3x3_c2_enter_conv2d3x323_aunroll_x|thei_syncbuf_stride_sync_buffer_conv2d3x3</TD>
<TD >37</TD>
<TD >4</TD>
<TD >2</TD>
<TD >4</TD>
<TD >34</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c2_entry_conv2d3x3_c2_enter_conv2d3x323_aunroll_x|thei_syncbuf_pad_sync_buffer_conv2d3x3|thei_syncbuf_pad_sync_buffer_conv2d3x328</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c2_entry_conv2d3x3_c2_enter_conv2d3x323_aunroll_x|thei_syncbuf_pad_sync_buffer_conv2d3x3</TD>
<TD >37</TD>
<TD >4</TD>
<TD >2</TD>
<TD >4</TD>
<TD >34</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c2_entry_conv2d3x3_c2_enter_conv2d3x323_aunroll_x|thei_syncbuf_input_size_sync_buffer_conv2d3x3|thei_syncbuf_input_size_sync_buffer_conv2d3x339</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c2_entry_conv2d3x3_c2_enter_conv2d3x323_aunroll_x|thei_syncbuf_input_size_sync_buffer_conv2d3x3</TD>
<TD >37</TD>
<TD >4</TD>
<TD >2</TD>
<TD >4</TD>
<TD >34</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c2_entry_conv2d3x3_c2_enter_conv2d3x323_aunroll_x|redist5_sync_in_aunroll_x_in_i_valid_7</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c2_entry_conv2d3x3_c2_enter_conv2d3x323_aunroll_x|redist4_sync_in_aunroll_x_in_i_valid_6</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c2_entry_conv2d3x3_c2_enter_conv2d3x323_aunroll_x|redist3_sync_in_aunroll_x_in_i_valid_4</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c2_entry_conv2d3x3_c2_enter_conv2d3x323_aunroll_x</TD>
<TD >132</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >101</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c2_entry_conv2d3x3_c2_enter_conv2d3x3_aunroll_x</TD>
<TD >133</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >102</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3_full_detector|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3_full_detector|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3_full_detector|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3_full_detector|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3_full_detector|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3_full_detector|acl_reset_handler_inst|reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3_full_detector|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3_full_detector|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3_full_detector|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3_full_detector</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3_full_detector</TD>
<TD >6</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >2</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3127_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3128|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3127_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3128|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3127_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3128|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3127_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3128|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3127_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3128|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3127_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3128|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >140</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >128</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3127_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3128|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >133</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >134</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3127_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3128|fifo|scfifo_component|auto_generated</TD>
<TD >132</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >135</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3127_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3128|fifo</TD>
<TD >132</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >133</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3127_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3128</TD>
<TD >132</TD>
<TD >126</TD>
<TD >0</TD>
<TD >126</TD>
<TD >130</TD>
<TD >126</TD>
<TD >126</TD>
<TD >126</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3127_data_fifo_aunroll_x</TD>
<TD >69</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d3x3_c1_exit_conv2d3x3_aunroll_x</TD>
<TD >70</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >67</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c1_entry_conv2d3x3_c1_enter_conv2d3x311_aunroll_x|redist3_i_mul5_conv2d3x3_im0_cma_q_1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c1_entry_conv2d3x3_c1_enter_conv2d3x311_aunroll_x|i_mul5_conv2d3x3_im0_cma_delay</TD>
<TD >39</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c1_entry_conv2d3x3_c1_enter_conv2d3x311_aunroll_x|redist2_i_mul5_conv2d3x3_im10_cma_q_1</TD>
<TD >31</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c1_entry_conv2d3x3_c1_enter_conv2d3x311_aunroll_x|i_mul5_conv2d3x3_im10_cma_delay</TD>
<TD >31</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c1_entry_conv2d3x3_c1_enter_conv2d3x311_aunroll_x|redist0_i_mul5_conv2d3x3_ma3_cma_q_1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c1_entry_conv2d3x3_c1_enter_conv2d3x311_aunroll_x|i_mul5_conv2d3x3_ma3_cma_delay</TD>
<TD >37</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c1_entry_conv2d3x3_c1_enter_conv2d3x311_aunroll_x|redist10_bgTrunc_i_add_conv2d3x3_sel_x_b_1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c1_entry_conv2d3x3_c1_enter_conv2d3x311_aunroll_x|thei_syncbuf_start_channel_sync_buffer_conv2d3x3|thei_syncbuf_start_channel_sync_buffer_conv2d3x314</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c1_entry_conv2d3x3_c1_enter_conv2d3x311_aunroll_x|thei_syncbuf_start_channel_sync_buffer_conv2d3x3</TD>
<TD >37</TD>
<TD >4</TD>
<TD >2</TD>
<TD >4</TD>
<TD >34</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c1_entry_conv2d3x3_c1_enter_conv2d3x311_aunroll_x|redist6_sync_in_aunroll_x_in_c1_eni1_1_3_mem_dmem|auto_generated|altsyncram1</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c1_entry_conv2d3x3_c1_enter_conv2d3x311_aunroll_x|redist6_sync_in_aunroll_x_in_c1_eni1_1_3_mem_dmem|auto_generated</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c1_entry_conv2d3x3_c1_enter_conv2d3x311_aunroll_x|redist9_bgTrunc_i_mul4_conv2d3x3_sel_x_b_1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c1_entry_conv2d3x3_c1_enter_conv2d3x311_aunroll_x|redist5_i_mul4_conv2d3x3_im0_cma_q_1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c1_entry_conv2d3x3_c1_enter_conv2d3x311_aunroll_x|i_mul4_conv2d3x3_im0_cma_delay</TD>
<TD >39</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c1_entry_conv2d3x3_c1_enter_conv2d3x311_aunroll_x|redist4_i_mul4_conv2d3x3_im10_cma_q_1</TD>
<TD >31</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c1_entry_conv2d3x3_c1_enter_conv2d3x311_aunroll_x|i_mul4_conv2d3x3_im10_cma_delay</TD>
<TD >31</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c1_entry_conv2d3x3_c1_enter_conv2d3x311_aunroll_x|redist1_i_mul4_conv2d3x3_ma3_cma_q_1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c1_entry_conv2d3x3_c1_enter_conv2d3x311_aunroll_x|i_mul4_conv2d3x3_ma3_cma_delay</TD>
<TD >37</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c1_entry_conv2d3x3_c1_enter_conv2d3x311_aunroll_x|thei_syncbuf_output_size_sync_buffer_conv2d3x3|thei_syncbuf_output_size_sync_buffer_conv2d3x316</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c1_entry_conv2d3x3_c1_enter_conv2d3x311_aunroll_x|thei_syncbuf_output_size_sync_buffer_conv2d3x3</TD>
<TD >37</TD>
<TD >4</TD>
<TD >2</TD>
<TD >4</TD>
<TD >34</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c1_entry_conv2d3x3_c1_enter_conv2d3x311_aunroll_x|redist8_sync_in_aunroll_x_in_i_valid_7</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c1_entry_conv2d3x3_c1_enter_conv2d3x311_aunroll_x|redist7_sync_in_aunroll_x_in_i_valid_3</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c1_entry_conv2d3x3_c1_enter_conv2d3x311_aunroll_x</TD>
<TD >100</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >66</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c1_entry_conv2d3x3_c1_enter_conv2d3x3_aunroll_x</TD>
<TD >101</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >67</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c0_entry_conv2d3x3_c0_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3_full_detector|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3_full_detector|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c0_entry_conv2d3x3_c0_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3_full_detector|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3_full_detector|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c0_entry_conv2d3x3_c0_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3_full_detector|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3_full_detector|acl_reset_handler_inst|reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c0_entry_conv2d3x3_c0_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3_full_detector|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3_full_detector|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c0_entry_conv2d3x3_c0_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3_full_detector|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3_full_detector</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c0_entry_conv2d3x3_c0_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3_full_detector</TD>
<TD >6</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >2</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c0_entry_conv2d3x3_c0_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3125_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3126|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c0_entry_conv2d3x3_c0_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3125_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3126|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c0_entry_conv2d3x3_c0_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3125_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3126|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c0_entry_conv2d3x3_c0_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3125_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3126|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >6</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >1</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c0_entry_conv2d3x3_c0_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3125_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3126|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >6</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >1</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c0_entry_conv2d3x3_c0_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3125_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3126|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >138</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >128</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c0_entry_conv2d3x3_c0_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3125_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3126|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >133</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >133</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c0_entry_conv2d3x3_c0_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3125_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3126|fifo|scfifo_component|auto_generated</TD>
<TD >132</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >134</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c0_entry_conv2d3x3_c0_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3125_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3126|fifo</TD>
<TD >132</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >133</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c0_entry_conv2d3x3_c0_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3125_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3126</TD>
<TD >132</TD>
<TD >126</TD>
<TD >0</TD>
<TD >126</TD>
<TD >130</TD>
<TD >126</TD>
<TD >126</TD>
<TD >126</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c0_entry_conv2d3x3_c0_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3125_data_fifo_aunroll_x</TD>
<TD >69</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c0_entry_conv2d3x3_c0_enter_conv2d3x3_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d3x3_c0_exit_conv2d3x3_aunroll_x</TD>
<TD >70</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >67</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c0_entry_conv2d3x3_c0_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c0_entry_conv2d3x3_c0_enter_conv2d3x30_aunroll_x|redist2_i_mul3_conv2d3x3_im0_cma_q_1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c0_entry_conv2d3x3_c0_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c0_entry_conv2d3x3_c0_enter_conv2d3x30_aunroll_x|i_mul3_conv2d3x3_im0_cma_delay</TD>
<TD >39</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c0_entry_conv2d3x3_c0_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c0_entry_conv2d3x3_c0_enter_conv2d3x30_aunroll_x|redist1_i_mul3_conv2d3x3_im10_cma_q_1</TD>
<TD >31</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c0_entry_conv2d3x3_c0_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c0_entry_conv2d3x3_c0_enter_conv2d3x30_aunroll_x|i_mul3_conv2d3x3_im10_cma_delay</TD>
<TD >31</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c0_entry_conv2d3x3_c0_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c0_entry_conv2d3x3_c0_enter_conv2d3x30_aunroll_x|redist0_i_mul3_conv2d3x3_ma3_cma_q_1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c0_entry_conv2d3x3_c0_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c0_entry_conv2d3x3_c0_enter_conv2d3x30_aunroll_x|i_mul3_conv2d3x3_ma3_cma_delay</TD>
<TD >37</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c0_entry_conv2d3x3_c0_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c0_entry_conv2d3x3_c0_enter_conv2d3x30_aunroll_x|redist3_sync_in_aunroll_x_in_c0_eni1_1_1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c0_entry_conv2d3x3_c0_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c0_entry_conv2d3x3_c0_enter_conv2d3x30_aunroll_x|redist5_bgTrunc_i_mul_add62_conv2d3x3_sel_x_b_1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c0_entry_conv2d3x3_c0_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c0_entry_conv2d3x3_c0_enter_conv2d3x30_aunroll_x|thei_syncbuf_input_channels_sync_buffer130_conv2d3x3|thei_syncbuf_input_channels_sync_buffer130_conv2d3x33</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c0_entry_conv2d3x3_c0_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c0_entry_conv2d3x3_c0_enter_conv2d3x30_aunroll_x|thei_syncbuf_input_channels_sync_buffer130_conv2d3x3</TD>
<TD >37</TD>
<TD >7</TD>
<TD >2</TD>
<TD >7</TD>
<TD >34</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c0_entry_conv2d3x3_c0_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c0_entry_conv2d3x3_c0_enter_conv2d3x30_aunroll_x|thei_syncbuf_input_channels_sync_buffer129_conv2d3x3|thei_syncbuf_input_channels_sync_buffer129_conv2d3x37</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c0_entry_conv2d3x3_c0_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c0_entry_conv2d3x3_c0_enter_conv2d3x30_aunroll_x|thei_syncbuf_input_channels_sync_buffer129_conv2d3x3</TD>
<TD >37</TD>
<TD >4</TD>
<TD >2</TD>
<TD >4</TD>
<TD >34</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c0_entry_conv2d3x3_c0_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c0_entry_conv2d3x3_c0_enter_conv2d3x30_aunroll_x|redist4_sync_in_aunroll_x_in_i_valid_4</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c0_entry_conv2d3x3_c0_enter_conv2d3x3_aunroll_x|thei_sfc_logic_c0_entry_conv2d3x3_c0_enter_conv2d3x30_aunroll_x</TD>
<TD >68</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >66</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_sfc_c0_entry_conv2d3x3_c0_enter_conv2d3x3_aunroll_x</TD>
<TD >69</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >67</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|theconv2d3x3_B0_merge_reg_aunroll_x</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thebubble_out_conv2d3x3_B0_merge_reg_aunroll_x_1_reg</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_syncbuf_filter_bias_sync_buffer_conv2d3x3|thei_syncbuf_filter_bias_sync_buffer_conv2d3x310</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region|thei_syncbuf_filter_bias_sync_buffer_conv2d3x3</TD>
<TD >69</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >66</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|thebb_conv2d3x3_B0_stall_region</TD>
<TD >617</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >619</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0|theconv2d3x3_B0_merge</TD>
<TD >68</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|thebb_conv2d3x3_B0</TD>
<TD >809</TD>
<TD >0</TD>
<TD >192</TD>
<TD >0</TD>
<TD >619</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|theloop_limiter_conv2d3x30|thelimiter</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|theloop_limiter_conv2d3x30</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|theloop_limiter_conv2d3x31|thelimiter</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function|theloop_limiter_conv2d3x31</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel|theconv2d3x3_function</TD>
<TD >2263</TD>
<TD >1</TD>
<TD >160</TD>
<TD >1</TD>
<TD >1959</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0|kernel</TD>
<TD >2744</TD>
<TD >1</TD>
<TD >480</TD>
<TD >1</TD>
<TD >1960</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_inst_0</TD>
<TD >2743</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1960</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_id_iter_inst_0|work_item_iterator</TD>
<TD >488</TD>
<TD >294</TD>
<TD >97</TD>
<TD >294</TD>
<TD >292</TD>
<TD >294</TD>
<TD >294</TD>
<TD >294</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >4</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >1</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >4</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >1</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >200</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >192</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >197</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >196</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated</TD>
<TD >196</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >197</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_id_iter_inst_0|group_id_fifo</TD>
<TD >196</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >194</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_id_iter_inst_0|use_base_inst</TD>
<TD >5</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_id_iter_inst_0|acl_valid</TD>
<TD >5</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_id_iter_inst_0|register_block[2].acl_grid</TD>
<TD >36</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_id_iter_inst_0|register_block[2].acl_lid</TD>
<TD >36</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_id_iter_inst_0|register_block[2].acl_gid</TD>
<TD >36</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_id_iter_inst_0|register_block[1].acl_grid</TD>
<TD >36</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_id_iter_inst_0|register_block[1].acl_lid</TD>
<TD >36</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_id_iter_inst_0|register_block[1].acl_gid</TD>
<TD >36</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_id_iter_inst_0|register_block[0].acl_grid</TD>
<TD >36</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_id_iter_inst_0|register_block[0].acl_lid</TD>
<TD >36</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_id_iter_inst_0|register_block[0].acl_gid</TD>
<TD >36</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_id_iter_inst_0</TD>
<TD >389</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >292</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_cra_slave_inst</TD>
<TD >86</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >963</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_finish_detector|ndrange_completed|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_finish_detector|ndrange_completed|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_finish_detector|ndrange_completed|acl_reset_handler_inst|reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_finish_detector|ndrange_completed|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_finish_detector|ndrange_completed</TD>
<TD >5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >96</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_finish_detector|ndrange_sum|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_finish_detector|ndrange_sum|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_finish_detector|ndrange_sum|acl_reset_handler_inst|reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_finish_detector|ndrange_sum|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_finish_detector|ndrange_sum</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >96</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_finish_detector|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_finish_detector|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_finish_detector|acl_reset_handler_inst|reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_finish_detector|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_finish_detector</TD>
<TD >41</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst|conv2d3x3_workgroup_dispatcher</TD>
<TD >197</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >195</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d3x3_std_ic_inst</TD>
<TD >1637</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2022</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_start_elem_inst_0|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_start_elem_inst_0|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_start_elem_inst_0|acl_reset_handler_inst|reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_start_elem_inst_0|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_start_elem_inst_0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theacl_clock2x_dummy_consumer</TD>
<TD >3</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|theconv2d1x1_B3_branch</TD>
<TD >262</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >259</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|i_unnamed_conv2d1x174_delay</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1|thei_store_unnamed_conv2d1x111_conv2d1x176|bursting_write|bursting_write|req_fifo2|fifo_outer|staging_reg</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1|thei_store_unnamed_conv2d1x111_conv2d1x176|bursting_write|bursting_write|req_fifo2|fifo_outer|fifo</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1|thei_store_unnamed_conv2d1x111_conv2d1x176|bursting_write|bursting_write|req_fifo2|fifo_outer</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1|thei_store_unnamed_conv2d1x111_conv2d1x176|bursting_write|bursting_write|req_fifo2|fifo_inner|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1|thei_store_unnamed_conv2d1x111_conv2d1x176|bursting_write|bursting_write|req_fifo2|fifo_inner|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1|thei_store_unnamed_conv2d1x111_conv2d1x176|bursting_write|bursting_write|req_fifo2|fifo_inner|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1|thei_store_unnamed_conv2d1x111_conv2d1x176|bursting_write|bursting_write|req_fifo2|fifo_inner|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >10</TD>
<TD >5</TD>
<TD >0</TD>
<TD >5</TD>
<TD >1</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1|thei_store_unnamed_conv2d1x111_conv2d1x176|bursting_write|bursting_write|req_fifo2|fifo_inner|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >10</TD>
<TD >5</TD>
<TD >0</TD>
<TD >5</TD>
<TD >1</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1|thei_store_unnamed_conv2d1x111_conv2d1x176|bursting_write|bursting_write|req_fifo2|fifo_inner|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >44</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1|thei_store_unnamed_conv2d1x111_conv2d1x176|bursting_write|bursting_write|req_fifo2|fifo_inner|scfifo_component|auto_generated|dpfifo</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1|thei_store_unnamed_conv2d1x111_conv2d1x176|bursting_write|bursting_write|req_fifo2|fifo_inner|scfifo_component|auto_generated</TD>
<TD >34</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >38</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1|thei_store_unnamed_conv2d1x111_conv2d1x176|bursting_write|bursting_write|req_fifo2|fifo_inner</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1|thei_store_unnamed_conv2d1x111_conv2d1x176|bursting_write|bursting_write|req_fifo2</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1|thei_store_unnamed_conv2d1x111_conv2d1x176|bursting_write|bursting_write|ack_fifo|fifo_outer|staging_reg</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1|thei_store_unnamed_conv2d1x111_conv2d1x176|bursting_write|bursting_write|ack_fifo|fifo_outer|fifo</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1|thei_store_unnamed_conv2d1x111_conv2d1x176|bursting_write|bursting_write|ack_fifo|fifo_outer</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1|thei_store_unnamed_conv2d1x111_conv2d1x176|bursting_write|bursting_write|ack_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1|thei_store_unnamed_conv2d1x111_conv2d1x176|bursting_write|bursting_write|ack_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1|thei_store_unnamed_conv2d1x111_conv2d1x176|bursting_write|bursting_write|ack_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1|thei_store_unnamed_conv2d1x111_conv2d1x176|bursting_write|bursting_write|ack_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >12</TD>
<TD >6</TD>
<TD >0</TD>
<TD >6</TD>
<TD >1</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1|thei_store_unnamed_conv2d1x111_conv2d1x176|bursting_write|bursting_write|ack_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >12</TD>
<TD >6</TD>
<TD >0</TD>
<TD >6</TD>
<TD >1</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1|thei_store_unnamed_conv2d1x111_conv2d1x176|bursting_write|bursting_write|ack_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >25</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1|thei_store_unnamed_conv2d1x111_conv2d1x176|bursting_write|bursting_write|ack_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >17</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1|thei_store_unnamed_conv2d1x111_conv2d1x176|bursting_write|bursting_write|ack_fifo|fifo_inner|scfifo_component|auto_generated</TD>
<TD >13</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >18</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1|thei_store_unnamed_conv2d1x111_conv2d1x176|bursting_write|bursting_write|ack_fifo|fifo_inner</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1|thei_store_unnamed_conv2d1x111_conv2d1x176|bursting_write|bursting_write|ack_fifo</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1|thei_store_unnamed_conv2d1x111_conv2d1x176|bursting_write|bursting_write|req_fifo|fifo_outer|staging_reg</TD>
<TD >292</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >290</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1|thei_store_unnamed_conv2d1x111_conv2d1x176|bursting_write|bursting_write|req_fifo|fifo_outer|fifo</TD>
<TD >292</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >292</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1|thei_store_unnamed_conv2d1x111_conv2d1x176|bursting_write|bursting_write|req_fifo|fifo_outer</TD>
<TD >292</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >290</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1|thei_store_unnamed_conv2d1x111_conv2d1x176|bursting_write|bursting_write|req_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1|thei_store_unnamed_conv2d1x111_conv2d1x176|bursting_write|bursting_write|req_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1|thei_store_unnamed_conv2d1x111_conv2d1x176|bursting_write|bursting_write|req_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1|thei_store_unnamed_conv2d1x111_conv2d1x176|bursting_write|bursting_write|req_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >10</TD>
<TD >5</TD>
<TD >0</TD>
<TD >5</TD>
<TD >1</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1|thei_store_unnamed_conv2d1x111_conv2d1x176|bursting_write|bursting_write|req_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >10</TD>
<TD >5</TD>
<TD >0</TD>
<TD >5</TD>
<TD >1</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1|thei_store_unnamed_conv2d1x111_conv2d1x176|bursting_write|bursting_write|req_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >302</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >288</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1|thei_store_unnamed_conv2d1x111_conv2d1x176|bursting_write|bursting_write|req_fifo|fifo_inner|scfifo_component|auto_generated|dpfifo</TD>
<TD >293</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >295</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1|thei_store_unnamed_conv2d1x111_conv2d1x176|bursting_write|bursting_write|req_fifo|fifo_inner|scfifo_component|auto_generated</TD>
<TD >292</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >296</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1|thei_store_unnamed_conv2d1x111_conv2d1x176|bursting_write|bursting_write|req_fifo|fifo_inner</TD>
<TD >292</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >292</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1|thei_store_unnamed_conv2d1x111_conv2d1x176|bursting_write|bursting_write|req_fifo</TD>
<TD >292</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >290</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1|thei_store_unnamed_conv2d1x111_conv2d1x176|bursting_write|bursting_write|coalescer</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1|thei_store_unnamed_conv2d1x111_conv2d1x176|bursting_write|bursting_write</TD>
<TD >116</TD>
<TD >5</TD>
<TD >48</TD>
<TD >5</TD>
<TD >327</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1|thei_store_unnamed_conv2d1x111_conv2d1x176|bursting_write</TD>
<TD >74</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >327</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1|thei_store_unnamed_conv2d1x111_conv2d1x176|u_permute_address</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1|thei_store_unnamed_conv2d1x111_conv2d1x176|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1|thei_store_unnamed_conv2d1x111_conv2d1x176|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1|thei_store_unnamed_conv2d1x111_conv2d1x176|acl_reset_handler_inst|reset_fanout_pipeline|GEN_SYNCHRONIZER.reset_synchronizer</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1|thei_store_unnamed_conv2d1x111_conv2d1x176|acl_reset_handler_inst|reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1|thei_store_unnamed_conv2d1x111_conv2d1x176|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1|thei_store_unnamed_conv2d1x111_conv2d1x176</TD>
<TD >460</TD>
<TD >237</TD>
<TD >258</TD>
<TD >237</TD>
<TD >431</TD>
<TD >237</TD>
<TD >237</TD>
<TD >237</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_store_unnamed_conv2d1x111_conv2d1x1</TD>
<TD >361</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >329</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_sfc_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x1_full_detector|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x1_full_detector|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_sfc_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x1_full_detector|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x1_full_detector|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_sfc_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x1_full_detector|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x1_full_detector|acl_reset_handler_inst|reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_sfc_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x1_full_detector|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x1_full_detector|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_sfc_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x1_full_detector|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x1_full_detector</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_sfc_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x1_full_detector</TD>
<TD >6</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >2</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_sfc_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x187_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x188|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_sfc_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x187_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x188|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_sfc_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x187_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x188|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_sfc_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x187_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x188|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >6</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >1</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_sfc_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x187_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x188|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >6</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >1</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_sfc_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x187_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x188|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >74</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_sfc_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x187_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x188|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_sfc_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x187_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x188|fifo|scfifo_component|auto_generated</TD>
<TD >68</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >70</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_sfc_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x187_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x188|fifo</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_sfc_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x187_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x188</TD>
<TD >68</TD>
<TD >62</TD>
<TD >0</TD>
<TD >62</TD>
<TD >66</TD>
<TD >62</TD>
<TD >62</TD>
<TD >62</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_sfc_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x187_data_fifo_aunroll_x</TD>
<TD >37</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_sfc_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_end_loopexit_conv2d1x1_c0_exit28_conv2d1x1_aunroll_x</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_sfc_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x162_aunroll_x|oneIsNaN_uid49_i_cmp59_conv2d1x1_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_sfc_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x162_aunroll_x|excN_x_uid26_i_cmp59_conv2d1x1_delay</TD>
<TD >4</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >1</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_sfc_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x162_aunroll_x|excN_y_uid43_i_cmp59_conv2d1x1_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_sfc_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x162_aunroll_x|r_uid76_i_cmp59_conv2d1x1_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_sfc_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x162_aunroll_x|excZ_x_uid24_i_cmp59_conv2d1x1_delay</TD>
<TD >4</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >1</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_sfc_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x162_aunroll_x|excZ_y_uid41_i_cmp59_conv2d1x1_delay</TD>
<TD >4</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >1</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_sfc_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x162_aunroll_x|redist1_i_select12_conv2d1x1_q_3</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_sfc_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x162_aunroll_x|redist0_i_select12_conv2d1x1_q_2</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_sfc_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x162_aunroll_x|thei_syncbuf_input_channels_sync_buffer3_conv2d1x1|thei_syncbuf_input_channels_sync_buffer3_conv2d1x165</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_sfc_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x162_aunroll_x|thei_syncbuf_input_channels_sync_buffer3_conv2d1x1</TD>
<TD >37</TD>
<TD >4</TD>
<TD >2</TD>
<TD >4</TD>
<TD >34</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_sfc_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x162_aunroll_x|redist3_sync_in_aunroll_x_in_c0_eni223_2_1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_sfc_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x162_aunroll_x|redist2_sync_in_aunroll_x_in_c0_eni223_1_1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_sfc_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x162_aunroll_x|redist4_sync_in_aunroll_x_in_i_valid_4</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_sfc_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x162_aunroll_x</TD>
<TD >100</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_sfc_c0_for_end_loopexit_conv2d1x1_c0_enter24_conv2d1x1_aunroll_x</TD>
<TD >101</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >35</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thebubble_out_stall_entry_1_reg</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_syncbuf_output_im_sync_buffer_conv2d1x1|thei_syncbuf_output_im_sync_buffer_conv2d1x169</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_syncbuf_output_im_sync_buffer_conv2d1x1</TD>
<TD >69</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >66</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thebubble_out_stall_entry_2_reg</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|i_exitcond11_conv2d1x1_delay</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thebubble_out_i_syncbuf_input_size_sync_buffer5_conv2d1x1_1_reg</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_syncbuf_input_size_sync_buffer5_conv2d1x1|thei_syncbuf_input_size_sync_buffer5_conv2d1x171</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|thei_syncbuf_input_size_sync_buffer5_conv2d1x1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|theredist1_stall_entry_o5_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|theredist1_stall_entry_o5_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|theredist1_stall_entry_o5_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|theredist1_stall_entry_o5_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|theredist1_stall_entry_o5_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|theredist1_stall_entry_o5_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|theredist1_stall_entry_o5_9_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >70</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|theredist1_stall_entry_o5_9_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >68</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >71</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|theredist1_stall_entry_o5_9_fifo|fifo</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|theredist1_stall_entry_o5_9_fifo</TD>
<TD >68</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >68</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|theredist2_stall_entry_o7_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|theredist2_stall_entry_o7_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|theredist2_stall_entry_o7_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|theredist2_stall_entry_o7_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|theredist2_stall_entry_o7_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|theredist2_stall_entry_o7_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >44</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|theredist2_stall_entry_o7_9_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|theredist2_stall_entry_o7_9_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >36</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|theredist2_stall_entry_o7_9_fifo|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|theredist2_stall_entry_o7_9_fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|theredist5_stall_entry_o9_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|theredist5_stall_entry_o9_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|theredist5_stall_entry_o9_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|theredist5_stall_entry_o9_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|theredist5_stall_entry_o9_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|theredist5_stall_entry_o9_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >44</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|theredist5_stall_entry_o9_9_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|theredist5_stall_entry_o9_9_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >36</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|theredist5_stall_entry_o9_9_fifo|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|theredist5_stall_entry_o9_9_fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|theredist8_stall_entry_o12_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|theredist8_stall_entry_o12_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|theredist8_stall_entry_o12_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|theredist8_stall_entry_o12_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|theredist8_stall_entry_o12_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|theredist8_stall_entry_o12_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >44</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|theredist8_stall_entry_o12_9_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|theredist8_stall_entry_o12_9_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >36</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|theredist8_stall_entry_o12_9_fifo|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region|theredist8_stall_entry_o12_9_fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|thebb_conv2d1x1_B3_stall_region</TD>
<TD >713</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >586</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3|theconv2d1x1_B3_merge</TD>
<TD >325</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >323</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3</TD>
<TD >842</TD>
<TD >0</TD>
<TD >128</TD>
<TD >0</TD>
<TD >586</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B3_sr_0_aunroll_x</TD>
<TD >325</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >323</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B4_sr_0_aunroll_x</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >3</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B4|theconv2d1x1_B4_merge</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B4|thebb_conv2d1x1_B4_stall_region</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B4|theconv2d1x1_B4_branch</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B1_sr_0_aunroll_x</TD>
<TD >260</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >258</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B1|theconv2d1x1_B1_branch</TD>
<TD >292</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >290</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B1|thebb_conv2d1x1_B1_stall_region|theconv2d1x1_B1_merge_reg_aunroll_x</TD>
<TD >260</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >258</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B1|thebb_conv2d1x1_B1_stall_region</TD>
<TD >260</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >290</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B1|theconv2d1x1_B1_merge</TD>
<TD >517</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >259</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B1</TD>
<TD >773</TD>
<TD >0</TD>
<TD >256</TD>
<TD >0</TD>
<TD >291</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B1_sr_1_aunroll_x</TD>
<TD >260</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >258</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|theconv2d1x1_B0_branch</TD>
<TD >228</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >226</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thebubble_out_i_load_unnamed_conv2d1x10_conv2d1x1_1_reg</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c2_entry_conv2d1x1_c2_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x1_full_detector|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x1_full_detector|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c2_entry_conv2d1x1_c2_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x1_full_detector|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x1_full_detector|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c2_entry_conv2d1x1_c2_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x1_full_detector|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x1_full_detector|acl_reset_handler_inst|reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c2_entry_conv2d1x1_c2_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x1_full_detector|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x1_full_detector|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c2_entry_conv2d1x1_c2_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x1_full_detector|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x1_full_detector</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c2_entry_conv2d1x1_c2_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x1_full_detector</TD>
<TD >6</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >2</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c2_entry_conv2d1x1_c2_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x181_data_fifo_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x182|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c2_entry_conv2d1x1_c2_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x181_data_fifo_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x182|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c2_entry_conv2d1x1_c2_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x181_data_fifo_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x182|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c2_entry_conv2d1x1_c2_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x181_data_fifo_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x182|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >6</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >1</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c2_entry_conv2d1x1_c2_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x181_data_fifo_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x182|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >6</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >1</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c2_entry_conv2d1x1_c2_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x181_data_fifo_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x182|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >74</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c2_entry_conv2d1x1_c2_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x181_data_fifo_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x182|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c2_entry_conv2d1x1_c2_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x181_data_fifo_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x182|fifo|scfifo_component|auto_generated</TD>
<TD >68</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >70</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c2_entry_conv2d1x1_c2_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x181_data_fifo_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x182|fifo</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c2_entry_conv2d1x1_c2_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x181_data_fifo_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x182</TD>
<TD >68</TD>
<TD >62</TD>
<TD >0</TD>
<TD >62</TD>
<TD >66</TD>
<TD >62</TD>
<TD >62</TD>
<TD >62</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c2_entry_conv2d1x1_c2_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x181_data_fifo_aunroll_x</TD>
<TD >37</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c2_entry_conv2d1x1_c2_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c2_entry_conv2d1x1_c2_exit_conv2d1x1_aunroll_x</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c2_entry_conv2d1x1_c2_enter_conv2d1x1_aunroll_x|thei_sfc_logic_c2_entry_conv2d1x1_c2_enter_conv2d1x112_aunroll_x|redist2_i_mul9_conv2d1x1_im0_cma_q_1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c2_entry_conv2d1x1_c2_enter_conv2d1x1_aunroll_x|thei_sfc_logic_c2_entry_conv2d1x1_c2_enter_conv2d1x112_aunroll_x|i_mul9_conv2d1x1_im0_cma_delay</TD>
<TD >39</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c2_entry_conv2d1x1_c2_enter_conv2d1x1_aunroll_x|thei_sfc_logic_c2_entry_conv2d1x1_c2_enter_conv2d1x112_aunroll_x|redist1_i_mul9_conv2d1x1_im10_cma_q_1</TD>
<TD >31</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c2_entry_conv2d1x1_c2_enter_conv2d1x1_aunroll_x|thei_sfc_logic_c2_entry_conv2d1x1_c2_enter_conv2d1x112_aunroll_x|i_mul9_conv2d1x1_im10_cma_delay</TD>
<TD >31</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c2_entry_conv2d1x1_c2_enter_conv2d1x1_aunroll_x|thei_sfc_logic_c2_entry_conv2d1x1_c2_enter_conv2d1x112_aunroll_x|redist0_i_mul9_conv2d1x1_ma3_cma_q_1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c2_entry_conv2d1x1_c2_enter_conv2d1x1_aunroll_x|thei_sfc_logic_c2_entry_conv2d1x1_c2_enter_conv2d1x112_aunroll_x|i_mul9_conv2d1x1_ma3_cma_delay</TD>
<TD >37</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c2_entry_conv2d1x1_c2_enter_conv2d1x1_aunroll_x|thei_sfc_logic_c2_entry_conv2d1x1_c2_enter_conv2d1x112_aunroll_x|thei_syncbuf_input_size_sync_buffer4_conv2d1x1|thei_syncbuf_input_size_sync_buffer4_conv2d1x115</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c2_entry_conv2d1x1_c2_enter_conv2d1x1_aunroll_x|thei_sfc_logic_c2_entry_conv2d1x1_c2_enter_conv2d1x112_aunroll_x|thei_syncbuf_input_size_sync_buffer4_conv2d1x1</TD>
<TD >37</TD>
<TD >4</TD>
<TD >2</TD>
<TD >4</TD>
<TD >34</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c2_entry_conv2d1x1_c2_enter_conv2d1x1_aunroll_x|thei_sfc_logic_c2_entry_conv2d1x1_c2_enter_conv2d1x112_aunroll_x|redist3_sync_in_aunroll_x_in_i_valid_3</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c2_entry_conv2d1x1_c2_enter_conv2d1x1_aunroll_x|thei_sfc_logic_c2_entry_conv2d1x1_c2_enter_conv2d1x112_aunroll_x</TD>
<TD >68</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c2_entry_conv2d1x1_c2_enter_conv2d1x1_aunroll_x</TD>
<TD >69</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >35</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x1_full_detector|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x1_full_detector|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x1_full_detector|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x1_full_detector|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x1_full_detector|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x1_full_detector|acl_reset_handler_inst|reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x1_full_detector|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x1_full_detector|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x1_full_detector|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x1_full_detector</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x1_full_detector</TD>
<TD >6</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >2</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x179_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x180|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x179_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x180|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x179_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x180|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x179_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x180|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x179_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x180|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x179_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x180|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >140</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >128</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x179_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x180|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >133</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >134</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x179_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x180|fifo|scfifo_component|auto_generated</TD>
<TD >132</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >135</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x179_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x180|fifo</TD>
<TD >132</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >133</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x179_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x180</TD>
<TD >132</TD>
<TD >62</TD>
<TD >0</TD>
<TD >62</TD>
<TD >130</TD>
<TD >62</TD>
<TD >62</TD>
<TD >62</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x179_data_fifo_aunroll_x</TD>
<TD >101</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >99</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_entry_conv2d1x1_c1_exit_conv2d1x1_aunroll_x</TD>
<TD >102</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >99</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1_aunroll_x|thei_sfc_logic_c1_entry_conv2d1x1_c1_enter_conv2d1x17_aunroll_x|redist9_bgTrunc_i_mul3_conv2d1x1_sel_x_b_4_mem_dmem|auto_generated|altsyncram1</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1_aunroll_x|thei_sfc_logic_c1_entry_conv2d1x1_c1_enter_conv2d1x17_aunroll_x|redist9_bgTrunc_i_mul3_conv2d1x1_sel_x_b_4_mem_dmem|auto_generated</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1_aunroll_x|thei_sfc_logic_c1_entry_conv2d1x1_c1_enter_conv2d1x17_aunroll_x|redist3_i_mul4_conv2d1x1_im0_cma_q_1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1_aunroll_x|thei_sfc_logic_c1_entry_conv2d1x1_c1_enter_conv2d1x17_aunroll_x|i_mul4_conv2d1x1_im0_cma_delay</TD>
<TD >39</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1_aunroll_x|thei_sfc_logic_c1_entry_conv2d1x1_c1_enter_conv2d1x17_aunroll_x|redist2_i_mul4_conv2d1x1_im10_cma_q_1</TD>
<TD >31</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1_aunroll_x|thei_sfc_logic_c1_entry_conv2d1x1_c1_enter_conv2d1x17_aunroll_x|i_mul4_conv2d1x1_im10_cma_delay</TD>
<TD >31</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1_aunroll_x|thei_sfc_logic_c1_entry_conv2d1x1_c1_enter_conv2d1x17_aunroll_x|redist0_i_mul4_conv2d1x1_ma3_cma_q_1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1_aunroll_x|thei_sfc_logic_c1_entry_conv2d1x1_c1_enter_conv2d1x17_aunroll_x|i_mul4_conv2d1x1_ma3_cma_delay</TD>
<TD >37</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1_aunroll_x|thei_sfc_logic_c1_entry_conv2d1x1_c1_enter_conv2d1x17_aunroll_x|redist6_sync_in_aunroll_x_in_c1_eni1_1_4_outputreg</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1_aunroll_x|thei_sfc_logic_c1_entry_conv2d1x1_c1_enter_conv2d1x17_aunroll_x|redist6_sync_in_aunroll_x_in_c1_eni1_1_4_mem_dmem|auto_generated|altsyncram1</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1_aunroll_x|thei_sfc_logic_c1_entry_conv2d1x1_c1_enter_conv2d1x17_aunroll_x|redist6_sync_in_aunroll_x_in_c1_eni1_1_4_mem_dmem|auto_generated</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1_aunroll_x|thei_sfc_logic_c1_entry_conv2d1x1_c1_enter_conv2d1x17_aunroll_x|redist8_bgTrunc_i_mul3_conv2d1x1_sel_x_b_1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1_aunroll_x|thei_sfc_logic_c1_entry_conv2d1x1_c1_enter_conv2d1x17_aunroll_x|redist5_i_mul3_conv2d1x1_im0_cma_q_1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1_aunroll_x|thei_sfc_logic_c1_entry_conv2d1x1_c1_enter_conv2d1x17_aunroll_x|i_mul3_conv2d1x1_im0_cma_delay</TD>
<TD >39</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1_aunroll_x|thei_sfc_logic_c1_entry_conv2d1x1_c1_enter_conv2d1x17_aunroll_x|redist4_i_mul3_conv2d1x1_im10_cma_q_1</TD>
<TD >31</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1_aunroll_x|thei_sfc_logic_c1_entry_conv2d1x1_c1_enter_conv2d1x17_aunroll_x|i_mul3_conv2d1x1_im10_cma_delay</TD>
<TD >31</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1_aunroll_x|thei_sfc_logic_c1_entry_conv2d1x1_c1_enter_conv2d1x17_aunroll_x|redist1_i_mul3_conv2d1x1_ma3_cma_q_1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1_aunroll_x|thei_sfc_logic_c1_entry_conv2d1x1_c1_enter_conv2d1x17_aunroll_x|i_mul3_conv2d1x1_ma3_cma_delay</TD>
<TD >37</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1_aunroll_x|thei_sfc_logic_c1_entry_conv2d1x1_c1_enter_conv2d1x17_aunroll_x|thei_syncbuf_input_size_sync_buffer_conv2d1x1|thei_syncbuf_input_size_sync_buffer_conv2d1x110</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1_aunroll_x|thei_sfc_logic_c1_entry_conv2d1x1_c1_enter_conv2d1x17_aunroll_x|thei_syncbuf_input_size_sync_buffer_conv2d1x1</TD>
<TD >37</TD>
<TD >4</TD>
<TD >2</TD>
<TD >4</TD>
<TD >34</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1_aunroll_x|thei_sfc_logic_c1_entry_conv2d1x1_c1_enter_conv2d1x17_aunroll_x|redist7_sync_in_aunroll_x_in_i_valid_7</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1_aunroll_x|thei_sfc_logic_c1_entry_conv2d1x1_c1_enter_conv2d1x17_aunroll_x</TD>
<TD >68</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >98</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c1_entry_conv2d1x1_c1_enter_conv2d1x1_aunroll_x</TD>
<TD >69</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >99</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x1_full_detector|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x1_full_detector|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x1_full_detector|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x1_full_detector|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x1_full_detector|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x1_full_detector|acl_reset_handler_inst|reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x1_full_detector|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x1_full_detector|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x1_full_detector|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x1_full_detector</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x1_full_detector</TD>
<TD >6</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >2</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x177_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x178|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x177_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x178|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x177_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x178|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x177_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x178|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >6</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >1</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x177_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x178|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >6</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >1</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x177_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x178|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >138</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >128</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x177_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x178|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >133</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >133</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x177_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x178|fifo|scfifo_component|auto_generated</TD>
<TD >132</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >134</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x177_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x178|fifo</TD>
<TD >132</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >133</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x177_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x178</TD>
<TD >132</TD>
<TD >126</TD>
<TD >0</TD>
<TD >126</TD>
<TD >130</TD>
<TD >126</TD>
<TD >126</TD>
<TD >126</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x177_data_fifo_aunroll_x</TD>
<TD >69</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_entry_conv2d1x1_c0_exit_conv2d1x1_aunroll_x</TD>
<TD >70</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >67</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1_aunroll_x|thei_sfc_logic_c0_entry_conv2d1x1_c0_enter_conv2d1x10_aunroll_x|redist2_i_mul_conv2d1x1_im0_cma_q_1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1_aunroll_x|thei_sfc_logic_c0_entry_conv2d1x1_c0_enter_conv2d1x10_aunroll_x|i_mul_conv2d1x1_im0_cma_delay</TD>
<TD >39</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1_aunroll_x|thei_sfc_logic_c0_entry_conv2d1x1_c0_enter_conv2d1x10_aunroll_x|redist1_i_mul_conv2d1x1_im10_cma_q_1</TD>
<TD >31</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1_aunroll_x|thei_sfc_logic_c0_entry_conv2d1x1_c0_enter_conv2d1x10_aunroll_x|i_mul_conv2d1x1_im10_cma_delay</TD>
<TD >31</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1_aunroll_x|thei_sfc_logic_c0_entry_conv2d1x1_c0_enter_conv2d1x10_aunroll_x|redist0_i_mul_conv2d1x1_ma3_cma_q_1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1_aunroll_x|thei_sfc_logic_c0_entry_conv2d1x1_c0_enter_conv2d1x10_aunroll_x|i_mul_conv2d1x1_ma3_cma_delay</TD>
<TD >37</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1_aunroll_x|thei_sfc_logic_c0_entry_conv2d1x1_c0_enter_conv2d1x10_aunroll_x|thei_syncbuf_input_channels_sync_buffer1_conv2d1x1|thei_syncbuf_input_channels_sync_buffer1_conv2d1x13</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1_aunroll_x|thei_sfc_logic_c0_entry_conv2d1x1_c0_enter_conv2d1x10_aunroll_x|thei_syncbuf_input_channels_sync_buffer1_conv2d1x1</TD>
<TD >37</TD>
<TD >4</TD>
<TD >2</TD>
<TD >4</TD>
<TD >34</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1_aunroll_x|thei_sfc_logic_c0_entry_conv2d1x1_c0_enter_conv2d1x10_aunroll_x|redist3_sync_in_aunroll_x_in_i_valid_3</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1_aunroll_x|thei_sfc_logic_c0_entry_conv2d1x1_c0_enter_conv2d1x10_aunroll_x</TD>
<TD >68</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >66</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_sfc_c0_entry_conv2d1x1_c0_enter_conv2d1x1_aunroll_x</TD>
<TD >69</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >67</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_load_unnamed_conv2d1x10_conv2d1x1|thei_load_unnamed_conv2d1x10_conv2d1x119|streaming_read|read_master|the_master_to_user_fifo|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_load_unnamed_conv2d1x10_conv2d1x1|thei_load_unnamed_conv2d1x10_conv2d1x119|streaming_read|read_master|the_master_to_user_fifo|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_load_unnamed_conv2d1x10_conv2d1x1|thei_load_unnamed_conv2d1x10_conv2d1x119|streaming_read|read_master|the_master_to_user_fifo|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_load_unnamed_conv2d1x10_conv2d1x1|thei_load_unnamed_conv2d1x10_conv2d1x119|streaming_read|read_master|the_master_to_user_fifo|auto_generated|dpfifo|three_comparison</TD>
<TD >12</TD>
<TD >6</TD>
<TD >0</TD>
<TD >6</TD>
<TD >1</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_load_unnamed_conv2d1x10_conv2d1x1|thei_load_unnamed_conv2d1x10_conv2d1x119|streaming_read|read_master|the_master_to_user_fifo|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >12</TD>
<TD >6</TD>
<TD >0</TD>
<TD >6</TD>
<TD >1</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_load_unnamed_conv2d1x10_conv2d1x1|thei_load_unnamed_conv2d1x10_conv2d1x119|streaming_read|read_master|the_master_to_user_fifo|auto_generated|dpfifo|FIFOram</TD>
<TD >270</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >256</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_load_unnamed_conv2d1x10_conv2d1x1|thei_load_unnamed_conv2d1x10_conv2d1x119|streaming_read|read_master|the_master_to_user_fifo|auto_generated|dpfifo</TD>
<TD >261</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >263</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_load_unnamed_conv2d1x10_conv2d1x1|thei_load_unnamed_conv2d1x10_conv2d1x119|streaming_read|read_master|the_master_to_user_fifo|auto_generated</TD>
<TD >260</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >263</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_load_unnamed_conv2d1x10_conv2d1x1|thei_load_unnamed_conv2d1x10_conv2d1x119|streaming_read|read_master</TD>
<TD >323</TD>
<TD >43</TD>
<TD >0</TD>
<TD >43</TD>
<TD >327</TD>
<TD >43</TD>
<TD >43</TD>
<TD >43</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_load_unnamed_conv2d1x10_conv2d1x1|thei_load_unnamed_conv2d1x10_conv2d1x119|streaming_read|avm_buffer|staging_reg</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_load_unnamed_conv2d1x10_conv2d1x1|thei_load_unnamed_conv2d1x10_conv2d1x119|streaming_read|avm_buffer|fifo</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_load_unnamed_conv2d1x10_conv2d1x1|thei_load_unnamed_conv2d1x10_conv2d1x119|streaming_read|avm_buffer</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_load_unnamed_conv2d1x10_conv2d1x1|thei_load_unnamed_conv2d1x10_conv2d1x119|streaming_read</TD>
<TD >325</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >103</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_load_unnamed_conv2d1x10_conv2d1x1|thei_load_unnamed_conv2d1x10_conv2d1x119|u_permute_address</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_load_unnamed_conv2d1x10_conv2d1x1|thei_load_unnamed_conv2d1x10_conv2d1x119|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_load_unnamed_conv2d1x10_conv2d1x1|thei_load_unnamed_conv2d1x10_conv2d1x119|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_load_unnamed_conv2d1x10_conv2d1x1|thei_load_unnamed_conv2d1x10_conv2d1x119|acl_reset_handler_inst|reset_fanout_pipeline|GEN_SYNCHRONIZER.reset_synchronizer</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_load_unnamed_conv2d1x10_conv2d1x1|thei_load_unnamed_conv2d1x10_conv2d1x119|acl_reset_handler_inst|reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_load_unnamed_conv2d1x10_conv2d1x1|thei_load_unnamed_conv2d1x10_conv2d1x119|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_load_unnamed_conv2d1x10_conv2d1x1|thei_load_unnamed_conv2d1x10_conv2d1x119</TD>
<TD >460</TD>
<TD >431</TD>
<TD >32</TD>
<TD >431</TD>
<TD >430</TD>
<TD >431</TD>
<TD >431</TD>
<TD >431</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_load_unnamed_conv2d1x10_conv2d1x1|thereaddata_reg_unnamed_conv2d1x10_conv2d1x10</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_load_unnamed_conv2d1x10_conv2d1x1</TD>
<TD >426</TD>
<TD >1</TD>
<TD >68</TD>
<TD >1</TD>
<TD >360</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_syncbuf_filter_bias_sync_buffer_conv2d1x1|thei_syncbuf_filter_bias_sync_buffer_conv2d1x16</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thei_syncbuf_filter_bias_sync_buffer_conv2d1x1</TD>
<TD >69</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >66</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|theconv2d1x1_B0_merge_reg_aunroll_x</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region|thebubble_out_conv2d1x1_B0_merge_reg_aunroll_x_1_reg</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|thebb_conv2d1x1_B0_stall_region</TD>
<TD >489</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >552</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0|theconv2d1x1_B0_merge</TD>
<TD >68</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B0</TD>
<TD >681</TD>
<TD >0</TD>
<TD >192</TD>
<TD >0</TD>
<TD >552</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|theloop_limiter_conv2d1x10|thelimiter</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|theloop_limiter_conv2d1x10</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|theloop_limiter_conv2d1x11|thelimiter</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|theloop_limiter_conv2d1x11</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2_sr_1_aunroll_x</TD>
<TD >356</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >354</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|theconv2d1x1_B2_branch</TD>
<TD >359</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >356</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|i_exitcond_conv2d1x1_delay</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x15_conv2d1x1|thei_load_unnamed_conv2d1x15_conv2d1x151|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x15_conv2d1x1|thei_load_unnamed_conv2d1x15_conv2d1x151|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x15_conv2d1x1|thei_load_unnamed_conv2d1x15_conv2d1x151|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x15_conv2d1x1|thei_load_unnamed_conv2d1x15_conv2d1x151|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|two_comparison</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x15_conv2d1x1|thei_load_unnamed_conv2d1x15_conv2d1x151|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x15_conv2d1x1|thei_load_unnamed_conv2d1x15_conv2d1x151|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|FIFOram</TD>
<TD >276</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >256</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x15_conv2d1x1|thei_load_unnamed_conv2d1x15_conv2d1x151|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo</TD>
<TD >261</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >257</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x15_conv2d1x1|thei_load_unnamed_conv2d1x15_conv2d1x151|bursting_read|pipelined_read|rd_back_wfifo|auto_generated</TD>
<TD >260</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >257</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x15_conv2d1x1|thei_load_unnamed_conv2d1x15_conv2d1x151|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x15_conv2d1x1|thei_load_unnamed_conv2d1x15_conv2d1x151|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x15_conv2d1x1|thei_load_unnamed_conv2d1x15_conv2d1x151|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x15_conv2d1x1|thei_load_unnamed_conv2d1x15_conv2d1x151|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|two_comparison</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x15_conv2d1x1|thei_load_unnamed_conv2d1x15_conv2d1x151|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x15_conv2d1x1|thei_load_unnamed_conv2d1x15_conv2d1x151|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|FIFOram</TD>
<TD >50</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x15_conv2d1x1|thei_load_unnamed_conv2d1x15_conv2d1x151|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x15_conv2d1x1|thei_load_unnamed_conv2d1x15_conv2d1x151|bursting_read|pipelined_read|rd_request_fifo|auto_generated</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x15_conv2d1x1|thei_load_unnamed_conv2d1x15_conv2d1x151|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x15_conv2d1x1|thei_load_unnamed_conv2d1x15_conv2d1x151|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x15_conv2d1x1|thei_load_unnamed_conv2d1x15_conv2d1x151|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x15_conv2d1x1|thei_load_unnamed_conv2d1x15_conv2d1x151|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|two_comparison</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x15_conv2d1x1|thei_load_unnamed_conv2d1x15_conv2d1x151|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x15_conv2d1x1|thei_load_unnamed_conv2d1x15_conv2d1x151|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|FIFOram</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x15_conv2d1x1|thei_load_unnamed_conv2d1x15_conv2d1x151|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x15_conv2d1x1|thei_load_unnamed_conv2d1x15_conv2d1x151|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated</TD>
<TD >17</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x15_conv2d1x1|thei_load_unnamed_conv2d1x15_conv2d1x151|bursting_read|pipelined_read</TD>
<TD >315</TD>
<TD >37</TD>
<TD >9</TD>
<TD >37</TD>
<TD >103</TD>
<TD >37</TD>
<TD >37</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x15_conv2d1x1|thei_load_unnamed_conv2d1x15_conv2d1x151|bursting_read|coalescer</TD>
<TD >34</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x15_conv2d1x1|thei_load_unnamed_conv2d1x15_conv2d1x151|bursting_read|GEN_PIPE_INPUT.in_pipeline</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x15_conv2d1x1|thei_load_unnamed_conv2d1x15_conv2d1x151|bursting_read</TD>
<TD >295</TD>
<TD >2</TD>
<TD >1</TD>
<TD >2</TD>
<TD >104</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x15_conv2d1x1|thei_load_unnamed_conv2d1x15_conv2d1x151|u_permute_address</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x15_conv2d1x1|thei_load_unnamed_conv2d1x15_conv2d1x151|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x15_conv2d1x1|thei_load_unnamed_conv2d1x15_conv2d1x151|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x15_conv2d1x1|thei_load_unnamed_conv2d1x15_conv2d1x151|acl_reset_handler_inst|reset_fanout_pipeline|GEN_SYNCHRONIZER.reset_synchronizer</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x15_conv2d1x1|thei_load_unnamed_conv2d1x15_conv2d1x151|acl_reset_handler_inst|reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x15_conv2d1x1|thei_load_unnamed_conv2d1x15_conv2d1x151|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x15_conv2d1x1|thei_load_unnamed_conv2d1x15_conv2d1x151</TD>
<TD >460</TD>
<TD >493</TD>
<TD >0</TD>
<TD >493</TD>
<TD >430</TD>
<TD >493</TD>
<TD >493</TD>
<TD >493</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x15_conv2d1x1|thereaddata_reg_unnamed_conv2d1x15_conv2d1x12</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x15_conv2d1x1</TD>
<TD >329</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >360</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist6_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_1_133_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist6_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_1_133_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist6_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_1_133_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist6_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_1_133_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist6_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_1_133_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist6_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_1_133_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >52</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist6_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_1_133_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >42</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist6_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_1_133_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >36</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >43</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist6_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_1_133_fifo|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist6_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_1_133_fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x18_conv2d1x1_vunroll_x|thereaddata_reg_unnamed_conv2d1x18_conv2d1x15_vunroll_x</TD>
<TD >132</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >130</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x18_conv2d1x1_vunroll_x|thei_load_unnamed_conv2d1x18_conv2d1x157|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x18_conv2d1x1_vunroll_x|thei_load_unnamed_conv2d1x18_conv2d1x157|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x18_conv2d1x1_vunroll_x|thei_load_unnamed_conv2d1x18_conv2d1x157|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x18_conv2d1x1_vunroll_x|thei_load_unnamed_conv2d1x18_conv2d1x157|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|two_comparison</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x18_conv2d1x1_vunroll_x|thei_load_unnamed_conv2d1x18_conv2d1x157|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x18_conv2d1x1_vunroll_x|thei_load_unnamed_conv2d1x18_conv2d1x157|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|FIFOram</TD>
<TD >276</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >256</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x18_conv2d1x1_vunroll_x|thei_load_unnamed_conv2d1x18_conv2d1x157|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo</TD>
<TD >261</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >257</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x18_conv2d1x1_vunroll_x|thei_load_unnamed_conv2d1x18_conv2d1x157|bursting_read|pipelined_read|rd_back_wfifo|auto_generated</TD>
<TD >260</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >257</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x18_conv2d1x1_vunroll_x|thei_load_unnamed_conv2d1x18_conv2d1x157|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x18_conv2d1x1_vunroll_x|thei_load_unnamed_conv2d1x18_conv2d1x157|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x18_conv2d1x1_vunroll_x|thei_load_unnamed_conv2d1x18_conv2d1x157|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x18_conv2d1x1_vunroll_x|thei_load_unnamed_conv2d1x18_conv2d1x157|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|two_comparison</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x18_conv2d1x1_vunroll_x|thei_load_unnamed_conv2d1x18_conv2d1x157|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x18_conv2d1x1_vunroll_x|thei_load_unnamed_conv2d1x18_conv2d1x157|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|FIFOram</TD>
<TD >50</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x18_conv2d1x1_vunroll_x|thei_load_unnamed_conv2d1x18_conv2d1x157|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x18_conv2d1x1_vunroll_x|thei_load_unnamed_conv2d1x18_conv2d1x157|bursting_read|pipelined_read|rd_request_fifo|auto_generated</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x18_conv2d1x1_vunroll_x|thei_load_unnamed_conv2d1x18_conv2d1x157|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x18_conv2d1x1_vunroll_x|thei_load_unnamed_conv2d1x18_conv2d1x157|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x18_conv2d1x1_vunroll_x|thei_load_unnamed_conv2d1x18_conv2d1x157|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x18_conv2d1x1_vunroll_x|thei_load_unnamed_conv2d1x18_conv2d1x157|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|two_comparison</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x18_conv2d1x1_vunroll_x|thei_load_unnamed_conv2d1x18_conv2d1x157|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x18_conv2d1x1_vunroll_x|thei_load_unnamed_conv2d1x18_conv2d1x157|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|FIFOram</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x18_conv2d1x1_vunroll_x|thei_load_unnamed_conv2d1x18_conv2d1x157|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x18_conv2d1x1_vunroll_x|thei_load_unnamed_conv2d1x18_conv2d1x157|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x18_conv2d1x1_vunroll_x|thei_load_unnamed_conv2d1x18_conv2d1x157|bursting_read|pipelined_read</TD>
<TD >313</TD>
<TD >37</TD>
<TD >9</TD>
<TD >37</TD>
<TD >199</TD>
<TD >37</TD>
<TD >37</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x18_conv2d1x1_vunroll_x|thei_load_unnamed_conv2d1x18_conv2d1x157|bursting_read|coalescer</TD>
<TD >34</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x18_conv2d1x1_vunroll_x|thei_load_unnamed_conv2d1x18_conv2d1x157|bursting_read|GEN_PIPE_INPUT.in_pipeline</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x18_conv2d1x1_vunroll_x|thei_load_unnamed_conv2d1x18_conv2d1x157|bursting_read</TD>
<TD >295</TD>
<TD >2</TD>
<TD >1</TD>
<TD >2</TD>
<TD >200</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x18_conv2d1x1_vunroll_x|thei_load_unnamed_conv2d1x18_conv2d1x157|u_permute_address</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x18_conv2d1x1_vunroll_x|thei_load_unnamed_conv2d1x18_conv2d1x157|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x18_conv2d1x1_vunroll_x|thei_load_unnamed_conv2d1x18_conv2d1x157|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x18_conv2d1x1_vunroll_x|thei_load_unnamed_conv2d1x18_conv2d1x157|acl_reset_handler_inst|reset_fanout_pipeline|GEN_SYNCHRONIZER.reset_synchronizer</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x18_conv2d1x1_vunroll_x|thei_load_unnamed_conv2d1x18_conv2d1x157|acl_reset_handler_inst|reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x18_conv2d1x1_vunroll_x|thei_load_unnamed_conv2d1x18_conv2d1x157|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x18_conv2d1x1_vunroll_x|thei_load_unnamed_conv2d1x18_conv2d1x157</TD>
<TD >664</TD>
<TD >697</TD>
<TD >0</TD>
<TD >697</TD>
<TD >526</TD>
<TD >697</TD>
<TD >697</TD>
<TD >697</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x18_conv2d1x1_vunroll_x</TD>
<TD >329</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >456</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x1_full_detector|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x1_full_detector|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x1_full_detector|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x1_full_detector|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x1_full_detector|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x1_full_detector|acl_reset_handler_inst|reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x1_full_detector|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x1_full_detector|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x1_full_detector|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x1_full_detector</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x1_full_detector</TD>
<TD >6</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >2</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x185_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x186|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x185_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x186|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x185_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x186|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x185_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x186|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >14</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >1</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x185_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x186|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >14</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >1</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x185_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x186|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >82</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x185_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x186|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x185_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x186|fifo|scfifo_component|auto_generated</TD>
<TD >68</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >74</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x185_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x186|fifo</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x185_data_fifo_aunroll_x|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x186</TD>
<TD >68</TD>
<TD >62</TD>
<TD >0</TD>
<TD >62</TD>
<TD >66</TD>
<TD >62</TD>
<TD >62</TD>
<TD >62</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x185_data_fifo_aunroll_x</TD>
<TD >37</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_acl_sfc_exit_c1_for_body14_conv2d1x1_c1_exit20_conv2d1x1_aunroll_x</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|redist14_fracRPreExc_uid117_block_rsrvd_fix_b_2</TD>
<TD >26</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|redist37_excZ_aSig_uid17_uid24_block_rsrvd_fix_q_4</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|redist31_excZ_bSig_uid18_uid38_block_rsrvd_fix_q_12</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|rUdf_uid116_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|redist16_aMinusA_uid88_block_rsrvd_fix_q_3</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|redist12_regInputs_uid119_block_rsrvd_fix_q_3</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|regInputs_uid119_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|rOvf_uid112_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|redist13_expRPreExc_uid118_block_rsrvd_fix_b_2</TD>
<TD >11</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|redist15_fracPostNormRndRange_uid103_block_rsrvd_fix_b_1</TD>
<TD >27</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >24</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|rBi_uid101_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|redist1_leftShiftStageSel4Dto3_uid233_fracPostNormExt_uid89_block_rsrvd_fix_merged_bit_select_d_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|redist0_leftShiftStageSel4Dto3_uid233_fracPostNormExt_uid89_block_rsrvd_fix_merged_bit_select_c_1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|redist18_fracGRS_uid85_block_rsrvd_fix_q_3</TD>
<TD >31</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >28</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|redist8_vStage_uid155_lzCountVal_uid86_block_rsrvd_fix_b_2</TD>
<TD >15</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >12</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|signRPostExc_uid140_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|redist34_excI_aSig_uid28_block_rsrvd_fix_q_4</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|redist29_excI_bSig_uid42_block_rsrvd_fix_q_11</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|redist21_effSub_uid53_block_rsrvd_fix_q_9</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|redist33_excN_aSig_uid29_block_rsrvd_fix_q_4</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|excN_aSig_uid29_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|redist27_excN_bSig_uid43_block_rsrvd_fix_q_11</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|excN_bSig_uid43_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|redist11_signRInfRZRReg_uid138_block_rsrvd_fix_q_3</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|signRInfRZRReg_uid138_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|excI_aSig_uid28_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|redist35_fracXIsZero_uid26_block_rsrvd_fix_q_4</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|fracXIsZero_uid26_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|redist28_excI_bSig_uid42_block_rsrvd_fix_q_8</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|excI_bSig_uid42_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|redist36_excZ_aSig_uid17_uid24_block_rsrvd_fix_q_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|redist30_excZ_bSig_uid18_uid38_block_rsrvd_fix_q_9</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|redist23_sigB_uid52_block_rsrvd_fix_b_9</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|excR_aSig_uid32_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_outputreg</TD>
<TD >11</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|auto_generated|altsyncram1</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|auto_generated</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|redist26_excR_bSig_uid46_block_rsrvd_fix_q_8</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|excR_bSig_uid46_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|expXIsMax_uid39_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|redist25_sigA_uid51_block_rsrvd_fix_b_9</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|redist5_r_uid180_lzCountVal_uid86_block_rsrvd_fix_q_1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|redist6_vCount_uid167_lzCountVal_uid86_block_rsrvd_fix_q_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|redist2_rVStage_uid160_lzCountVal_uid86_block_rsrvd_fix_merged_bit_select_b_1</TD>
<TD >11</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|redist3_rVStage_uid160_lzCountVal_uid86_block_rsrvd_fix_merged_bit_select_c_1</TD>
<TD >11</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|redist7_vCount_uid161_lzCountVal_uid86_block_rsrvd_fix_q_2</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|vCount_uid161_lzCountVal_uid86_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|redist10_rVStage_uid152_lzCountVal_uid86_block_rsrvd_fix_b_1</TD>
<TD >19</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >16</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|redist17_fracGRS_uid85_block_rsrvd_fix_q_1</TD>
<TD >31</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|redist9_vCount_uid153_lzCountVal_uid86_block_rsrvd_fix_q_3</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|vCount_uid153_lzCountVal_uid86_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|redist20_cmpEQ_stickyBits_cZwF_uid72_block_rsrvd_fix_q_2</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|redist19_rangeFracAddResultMwfp3Dto0_uid84_block_rsrvd_fix_b_1</TD>
<TD >30</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >27</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|effSubInvSticky_uid75_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|redist38_frac_aSig_uid23_block_rsrvd_fix_b_4_outputreg</TD>
<TD >26</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|redist38_frac_aSig_uid23_block_rsrvd_fix_b_4</TD>
<TD >26</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|fracBAddOpPostXor_uid82_block_rsrvd_fix_delay</TD>
<TD >30</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >27</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|alignFracBPostShiftOut_uid69_block_rsrvd_fix_delay</TD>
<TD >52</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >49</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|redist4_rightShiftStageSel5Dto4_uid195_alignmentShifter_uid65_block_rsrvd_fix_merged_bit_select_d_1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|redist32_frac_bSig_uid37_block_rsrvd_fix_b_1</TD>
<TD >26</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|excZ_bSig_uid18_uid38_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|redist24_sigA_uid51_block_rsrvd_fix_b_3</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|redist22_sigB_uid52_block_rsrvd_fix_b_3</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|redist43_in_0_in_0_1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|redist41_fracY_uid11_block_rsrvd_fix_b_1</TD>
<TD >26</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|redist40_expY_uid12_block_rsrvd_fix_b_1</TD>
<TD >11</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1|redist42_sigY_uid10_block_rsrvd_fix_b_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add57_conv2d1x1</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|redist7_sync_in_aunroll_vunroll_x_in_c1_eni6_6_53_outputreg</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|redist7_sync_in_aunroll_vunroll_x_in_c1_eni6_6_53_mem_dmem|auto_generated|altsyncram1</TD>
<TD >49</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|redist7_sync_in_aunroll_vunroll_x_in_c1_eni6_6_53_mem_dmem|auto_generated</TD>
<TD >49</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|redist4_i_add56_conv2d1x1_out_primWireOut_1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|redist14_fracRPreExc_uid117_block_rsrvd_fix_b_2</TD>
<TD >26</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|redist37_excZ_aSig_uid17_uid24_block_rsrvd_fix_q_4</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|redist31_excZ_bSig_uid18_uid38_block_rsrvd_fix_q_12</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|rUdf_uid116_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|redist16_aMinusA_uid88_block_rsrvd_fix_q_3</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|redist12_regInputs_uid119_block_rsrvd_fix_q_3</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|regInputs_uid119_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|rOvf_uid112_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|redist13_expRPreExc_uid118_block_rsrvd_fix_b_2</TD>
<TD >11</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|redist15_fracPostNormRndRange_uid103_block_rsrvd_fix_b_1</TD>
<TD >27</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >24</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|rBi_uid101_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|redist1_leftShiftStageSel4Dto3_uid233_fracPostNormExt_uid89_block_rsrvd_fix_merged_bit_select_d_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|redist0_leftShiftStageSel4Dto3_uid233_fracPostNormExt_uid89_block_rsrvd_fix_merged_bit_select_c_1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|redist18_fracGRS_uid85_block_rsrvd_fix_q_3</TD>
<TD >31</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >28</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|redist8_vStage_uid155_lzCountVal_uid86_block_rsrvd_fix_b_2</TD>
<TD >15</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >12</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|signRPostExc_uid140_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|redist34_excI_aSig_uid28_block_rsrvd_fix_q_4</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|redist29_excI_bSig_uid42_block_rsrvd_fix_q_11</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|redist21_effSub_uid53_block_rsrvd_fix_q_9</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|redist33_excN_aSig_uid29_block_rsrvd_fix_q_4</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|excN_aSig_uid29_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|redist27_excN_bSig_uid43_block_rsrvd_fix_q_11</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|excN_bSig_uid43_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|redist11_signRInfRZRReg_uid138_block_rsrvd_fix_q_3</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|signRInfRZRReg_uid138_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|excI_aSig_uid28_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|redist35_fracXIsZero_uid26_block_rsrvd_fix_q_4</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|fracXIsZero_uid26_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|redist28_excI_bSig_uid42_block_rsrvd_fix_q_8</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|excI_bSig_uid42_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|redist36_excZ_aSig_uid17_uid24_block_rsrvd_fix_q_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|redist30_excZ_bSig_uid18_uid38_block_rsrvd_fix_q_9</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|redist23_sigB_uid52_block_rsrvd_fix_b_9</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|excR_aSig_uid32_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_outputreg</TD>
<TD >11</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|auto_generated|altsyncram1</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|auto_generated</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|redist26_excR_bSig_uid46_block_rsrvd_fix_q_8</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|excR_bSig_uid46_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|expXIsMax_uid39_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|redist25_sigA_uid51_block_rsrvd_fix_b_9</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|redist5_r_uid180_lzCountVal_uid86_block_rsrvd_fix_q_1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|redist6_vCount_uid167_lzCountVal_uid86_block_rsrvd_fix_q_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|redist2_rVStage_uid160_lzCountVal_uid86_block_rsrvd_fix_merged_bit_select_b_1</TD>
<TD >11</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|redist3_rVStage_uid160_lzCountVal_uid86_block_rsrvd_fix_merged_bit_select_c_1</TD>
<TD >11</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|redist7_vCount_uid161_lzCountVal_uid86_block_rsrvd_fix_q_2</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|vCount_uid161_lzCountVal_uid86_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|redist10_rVStage_uid152_lzCountVal_uid86_block_rsrvd_fix_b_1</TD>
<TD >19</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >16</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|redist17_fracGRS_uid85_block_rsrvd_fix_q_1</TD>
<TD >31</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|redist9_vCount_uid153_lzCountVal_uid86_block_rsrvd_fix_q_3</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|vCount_uid153_lzCountVal_uid86_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|redist20_cmpEQ_stickyBits_cZwF_uid72_block_rsrvd_fix_q_2</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|redist19_rangeFracAddResultMwfp3Dto0_uid84_block_rsrvd_fix_b_1</TD>
<TD >30</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >27</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|effSubInvSticky_uid75_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|redist38_frac_aSig_uid23_block_rsrvd_fix_b_4_outputreg</TD>
<TD >26</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|redist38_frac_aSig_uid23_block_rsrvd_fix_b_4</TD>
<TD >26</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|fracBAddOpPostXor_uid82_block_rsrvd_fix_delay</TD>
<TD >30</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >27</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|alignFracBPostShiftOut_uid69_block_rsrvd_fix_delay</TD>
<TD >52</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >49</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|redist4_rightShiftStageSel5Dto4_uid195_alignmentShifter_uid65_block_rsrvd_fix_merged_bit_select_d_1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|redist32_frac_bSig_uid37_block_rsrvd_fix_b_1</TD>
<TD >26</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|excZ_bSig_uid18_uid38_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|redist24_sigA_uid51_block_rsrvd_fix_b_3</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|redist22_sigB_uid52_block_rsrvd_fix_b_3</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|redist43_in_0_in_0_1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|redist41_fracY_uid11_block_rsrvd_fix_b_1</TD>
<TD >26</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|redist40_expY_uid12_block_rsrvd_fix_b_1</TD>
<TD >11</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1|redist42_sigY_uid10_block_rsrvd_fix_b_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add56_conv2d1x1</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|redist5_i_add45_conv2d1x1_out_primWireOut_1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|redist14_fracRPreExc_uid117_block_rsrvd_fix_b_2</TD>
<TD >26</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|redist37_excZ_aSig_uid17_uid24_block_rsrvd_fix_q_4</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|redist31_excZ_bSig_uid18_uid38_block_rsrvd_fix_q_12</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|rUdf_uid116_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|redist16_aMinusA_uid88_block_rsrvd_fix_q_3</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|redist12_regInputs_uid119_block_rsrvd_fix_q_3</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|regInputs_uid119_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|rOvf_uid112_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|redist13_expRPreExc_uid118_block_rsrvd_fix_b_2</TD>
<TD >11</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|redist15_fracPostNormRndRange_uid103_block_rsrvd_fix_b_1</TD>
<TD >27</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >24</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|rBi_uid101_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|redist1_leftShiftStageSel4Dto3_uid233_fracPostNormExt_uid89_block_rsrvd_fix_merged_bit_select_d_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|redist0_leftShiftStageSel4Dto3_uid233_fracPostNormExt_uid89_block_rsrvd_fix_merged_bit_select_c_1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|redist18_fracGRS_uid85_block_rsrvd_fix_q_3</TD>
<TD >31</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >28</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|redist8_vStage_uid155_lzCountVal_uid86_block_rsrvd_fix_b_2</TD>
<TD >15</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >12</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|signRPostExc_uid140_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|redist34_excI_aSig_uid28_block_rsrvd_fix_q_4</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|redist29_excI_bSig_uid42_block_rsrvd_fix_q_11</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|redist21_effSub_uid53_block_rsrvd_fix_q_9</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|redist33_excN_aSig_uid29_block_rsrvd_fix_q_4</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|excN_aSig_uid29_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|redist27_excN_bSig_uid43_block_rsrvd_fix_q_11</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|excN_bSig_uid43_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|redist11_signRInfRZRReg_uid138_block_rsrvd_fix_q_3</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|signRInfRZRReg_uid138_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|excI_aSig_uid28_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|redist35_fracXIsZero_uid26_block_rsrvd_fix_q_4</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|fracXIsZero_uid26_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|redist28_excI_bSig_uid42_block_rsrvd_fix_q_8</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|excI_bSig_uid42_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|redist36_excZ_aSig_uid17_uid24_block_rsrvd_fix_q_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|redist30_excZ_bSig_uid18_uid38_block_rsrvd_fix_q_9</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|redist23_sigB_uid52_block_rsrvd_fix_b_9</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|excR_aSig_uid32_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_outputreg</TD>
<TD >11</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|auto_generated|altsyncram1</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|auto_generated</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|redist26_excR_bSig_uid46_block_rsrvd_fix_q_8</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|excR_bSig_uid46_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|expXIsMax_uid39_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|redist25_sigA_uid51_block_rsrvd_fix_b_9</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|redist5_r_uid180_lzCountVal_uid86_block_rsrvd_fix_q_1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|redist6_vCount_uid167_lzCountVal_uid86_block_rsrvd_fix_q_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|redist2_rVStage_uid160_lzCountVal_uid86_block_rsrvd_fix_merged_bit_select_b_1</TD>
<TD >11</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|redist3_rVStage_uid160_lzCountVal_uid86_block_rsrvd_fix_merged_bit_select_c_1</TD>
<TD >11</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|redist7_vCount_uid161_lzCountVal_uid86_block_rsrvd_fix_q_2</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|vCount_uid161_lzCountVal_uid86_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|redist10_rVStage_uid152_lzCountVal_uid86_block_rsrvd_fix_b_1</TD>
<TD >19</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >16</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|redist17_fracGRS_uid85_block_rsrvd_fix_q_1</TD>
<TD >31</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|redist9_vCount_uid153_lzCountVal_uid86_block_rsrvd_fix_q_3</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|vCount_uid153_lzCountVal_uid86_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|redist20_cmpEQ_stickyBits_cZwF_uid72_block_rsrvd_fix_q_2</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|redist19_rangeFracAddResultMwfp3Dto0_uid84_block_rsrvd_fix_b_1</TD>
<TD >30</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >27</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|effSubInvSticky_uid75_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|redist38_frac_aSig_uid23_block_rsrvd_fix_b_4_outputreg</TD>
<TD >26</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|redist38_frac_aSig_uid23_block_rsrvd_fix_b_4</TD>
<TD >26</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|fracBAddOpPostXor_uid82_block_rsrvd_fix_delay</TD>
<TD >30</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >27</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|alignFracBPostShiftOut_uid69_block_rsrvd_fix_delay</TD>
<TD >52</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >49</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|redist4_rightShiftStageSel5Dto4_uid195_alignmentShifter_uid65_block_rsrvd_fix_merged_bit_select_d_1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|redist32_frac_bSig_uid37_block_rsrvd_fix_b_1</TD>
<TD >26</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|excZ_bSig_uid18_uid38_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|redist24_sigA_uid51_block_rsrvd_fix_b_3</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|redist22_sigB_uid52_block_rsrvd_fix_b_3</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|redist43_in_0_in_0_1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|redist41_fracY_uid11_block_rsrvd_fix_b_1</TD>
<TD >26</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|redist40_expY_uid12_block_rsrvd_fix_b_1</TD>
<TD >11</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1|redist42_sigY_uid10_block_rsrvd_fix_b_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add45_conv2d1x1</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|redist6_i_add34_conv2d1x1_out_primWireOut_1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|redist14_fracRPreExc_uid117_block_rsrvd_fix_b_2</TD>
<TD >26</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|redist37_excZ_aSig_uid17_uid24_block_rsrvd_fix_q_4</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|redist31_excZ_bSig_uid18_uid38_block_rsrvd_fix_q_12</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|rUdf_uid116_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|redist16_aMinusA_uid88_block_rsrvd_fix_q_3</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|redist12_regInputs_uid119_block_rsrvd_fix_q_3</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|regInputs_uid119_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|rOvf_uid112_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|redist13_expRPreExc_uid118_block_rsrvd_fix_b_2</TD>
<TD >11</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|redist15_fracPostNormRndRange_uid103_block_rsrvd_fix_b_1</TD>
<TD >27</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >24</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|rBi_uid101_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|redist1_leftShiftStageSel4Dto3_uid233_fracPostNormExt_uid89_block_rsrvd_fix_merged_bit_select_d_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|redist0_leftShiftStageSel4Dto3_uid233_fracPostNormExt_uid89_block_rsrvd_fix_merged_bit_select_c_1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|redist18_fracGRS_uid85_block_rsrvd_fix_q_3</TD>
<TD >31</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >28</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|redist8_vStage_uid155_lzCountVal_uid86_block_rsrvd_fix_b_2</TD>
<TD >15</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >12</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|signRPostExc_uid140_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|redist34_excI_aSig_uid28_block_rsrvd_fix_q_4</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|redist29_excI_bSig_uid42_block_rsrvd_fix_q_11</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|redist21_effSub_uid53_block_rsrvd_fix_q_9</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|redist33_excN_aSig_uid29_block_rsrvd_fix_q_4</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|excN_aSig_uid29_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|redist27_excN_bSig_uid43_block_rsrvd_fix_q_11</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|excN_bSig_uid43_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|redist11_signRInfRZRReg_uid138_block_rsrvd_fix_q_3</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|signRInfRZRReg_uid138_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|excI_aSig_uid28_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|redist35_fracXIsZero_uid26_block_rsrvd_fix_q_4</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|fracXIsZero_uid26_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|redist28_excI_bSig_uid42_block_rsrvd_fix_q_8</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|excI_bSig_uid42_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|redist36_excZ_aSig_uid17_uid24_block_rsrvd_fix_q_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|redist30_excZ_bSig_uid18_uid38_block_rsrvd_fix_q_9</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|redist23_sigB_uid52_block_rsrvd_fix_b_9</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|excR_aSig_uid32_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_outputreg</TD>
<TD >11</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|auto_generated|altsyncram1</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|auto_generated</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|redist26_excR_bSig_uid46_block_rsrvd_fix_q_8</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|excR_bSig_uid46_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|expXIsMax_uid39_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|redist25_sigA_uid51_block_rsrvd_fix_b_9</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|redist5_r_uid180_lzCountVal_uid86_block_rsrvd_fix_q_1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|redist6_vCount_uid167_lzCountVal_uid86_block_rsrvd_fix_q_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|redist2_rVStage_uid160_lzCountVal_uid86_block_rsrvd_fix_merged_bit_select_b_1</TD>
<TD >11</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|redist3_rVStage_uid160_lzCountVal_uid86_block_rsrvd_fix_merged_bit_select_c_1</TD>
<TD >11</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|redist7_vCount_uid161_lzCountVal_uid86_block_rsrvd_fix_q_2</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|vCount_uid161_lzCountVal_uid86_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|redist10_rVStage_uid152_lzCountVal_uid86_block_rsrvd_fix_b_1</TD>
<TD >19</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >16</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|redist17_fracGRS_uid85_block_rsrvd_fix_q_1</TD>
<TD >31</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|redist9_vCount_uid153_lzCountVal_uid86_block_rsrvd_fix_q_3</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|vCount_uid153_lzCountVal_uid86_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|redist20_cmpEQ_stickyBits_cZwF_uid72_block_rsrvd_fix_q_2</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|redist19_rangeFracAddResultMwfp3Dto0_uid84_block_rsrvd_fix_b_1</TD>
<TD >30</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >27</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|effSubInvSticky_uid75_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|redist38_frac_aSig_uid23_block_rsrvd_fix_b_4_outputreg</TD>
<TD >26</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|redist38_frac_aSig_uid23_block_rsrvd_fix_b_4</TD>
<TD >26</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|fracBAddOpPostXor_uid82_block_rsrvd_fix_delay</TD>
<TD >30</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >27</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|alignFracBPostShiftOut_uid69_block_rsrvd_fix_delay</TD>
<TD >52</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >49</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|redist4_rightShiftStageSel5Dto4_uid195_alignmentShifter_uid65_block_rsrvd_fix_merged_bit_select_d_1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|redist32_frac_bSig_uid37_block_rsrvd_fix_b_1</TD>
<TD >26</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|excZ_bSig_uid18_uid38_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|redist24_sigA_uid51_block_rsrvd_fix_b_3</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|redist22_sigB_uid52_block_rsrvd_fix_b_3</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|redist43_in_0_in_0_1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|redist41_fracY_uid11_block_rsrvd_fix_b_1</TD>
<TD >26</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|redist40_expY_uid12_block_rsrvd_fix_b_1</TD>
<TD >11</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1|redist42_sigY_uid10_block_rsrvd_fix_b_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_add34_conv2d1x1</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|redist3_i_mul23_conv2d1x1_out_primWireOut_1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul23_conv2d1x1|redist2_fracRPreExc_uid71_block_rsrvd_fix_b_3</TD>
<TD >26</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul23_conv2d1x1|excRZero_uid81_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul23_conv2d1x1|excRInf_uid86_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul23_conv2d1x1|redist0_expRPreExc_uid73_block_rsrvd_fix_b_2</TD>
<TD >11</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul23_conv2d1x1|redist1_expRPreExcExt_uid72_block_rsrvd_fix_b_1</TD>
<TD >15</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >12</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul23_conv2d1x1|redist3_fracRPostNorm_uid54_block_rsrvd_fix_q_2</TD>
<TD >27</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >24</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul23_conv2d1x1|redist6_expSum_uid45_block_rsrvd_fix_q_3</TD>
<TD >12</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >9</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul23_conv2d1x1|roundBitDetectionPattern_uid65_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul23_conv2d1x1|stickyRangeComparator_uid60_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul23_conv2d1x1|redist4_normalizeBit_uid50_block_rsrvd_fix_b_2</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul23_conv2d1x1|prodXY_uid106_prod_uid48_block_rsrvd_fix_cma_delay</TD>
<TD >51</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >48</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul23_conv2d1x1|redist5_signR_uid49_block_rsrvd_fix_q_7</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul23_conv2d1x1|signR_uid49_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul23_conv2d1x1|excN_x_uid21_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul23_conv2d1x1|excN_y_uid35_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul23_conv2d1x1|ZeroTimesInf_uid89_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul23_conv2d1x1|redist12_excZ_x_uid16_block_rsrvd_fix_q_6</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul23_conv2d1x1|excZ_x_uid16_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul23_conv2d1x1|redist8_expXIsMax_uid31_block_rsrvd_fix_q_6</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul23_conv2d1x1|expXIsMax_uid31_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul23_conv2d1x1|redist7_fracXIsZero_uid32_block_rsrvd_fix_q_6</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul23_conv2d1x1|fracXIsZero_uid32_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul23_conv2d1x1|redist9_excZ_y_uid30_block_rsrvd_fix_q_6</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul23_conv2d1x1|excZ_y_uid30_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul23_conv2d1x1|redist11_expXIsMax_uid17_block_rsrvd_fix_q_6</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul23_conv2d1x1|expXIsMax_uid17_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul23_conv2d1x1|redist10_fracXIsZero_uid18_block_rsrvd_fix_q_6</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul23_conv2d1x1|fracXIsZero_uid18_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul23_conv2d1x1</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|redist2_i_mul33_conv2d1x1_out_primWireOut_1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul33_conv2d1x1|redist2_fracRPreExc_uid71_block_rsrvd_fix_b_3</TD>
<TD >26</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul33_conv2d1x1|excRZero_uid81_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul33_conv2d1x1|excRInf_uid86_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul33_conv2d1x1|redist0_expRPreExc_uid73_block_rsrvd_fix_b_2</TD>
<TD >11</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul33_conv2d1x1|redist1_expRPreExcExt_uid72_block_rsrvd_fix_b_1</TD>
<TD >15</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >12</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul33_conv2d1x1|redist3_fracRPostNorm_uid54_block_rsrvd_fix_q_2</TD>
<TD >27</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >24</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul33_conv2d1x1|redist6_expSum_uid45_block_rsrvd_fix_q_3</TD>
<TD >12</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >9</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul33_conv2d1x1|roundBitDetectionPattern_uid65_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul33_conv2d1x1|stickyRangeComparator_uid60_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul33_conv2d1x1|redist4_normalizeBit_uid50_block_rsrvd_fix_b_2</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul33_conv2d1x1|prodXY_uid106_prod_uid48_block_rsrvd_fix_cma_delay</TD>
<TD >51</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >48</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul33_conv2d1x1|redist5_signR_uid49_block_rsrvd_fix_q_7</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul33_conv2d1x1|signR_uid49_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul33_conv2d1x1|excN_x_uid21_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul33_conv2d1x1|excN_y_uid35_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul33_conv2d1x1|ZeroTimesInf_uid89_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul33_conv2d1x1|redist12_excZ_x_uid16_block_rsrvd_fix_q_6</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul33_conv2d1x1|excZ_x_uid16_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul33_conv2d1x1|redist8_expXIsMax_uid31_block_rsrvd_fix_q_6</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul33_conv2d1x1|expXIsMax_uid31_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul33_conv2d1x1|redist7_fracXIsZero_uid32_block_rsrvd_fix_q_6</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul33_conv2d1x1|fracXIsZero_uid32_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul33_conv2d1x1|redist9_excZ_y_uid30_block_rsrvd_fix_q_6</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul33_conv2d1x1|excZ_y_uid30_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul33_conv2d1x1|redist11_expXIsMax_uid17_block_rsrvd_fix_q_6</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul33_conv2d1x1|expXIsMax_uid17_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul33_conv2d1x1|redist10_fracXIsZero_uid18_block_rsrvd_fix_q_6</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul33_conv2d1x1|fracXIsZero_uid18_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul33_conv2d1x1</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|redist1_i_mul44_conv2d1x1_out_primWireOut_16_outputreg</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|redist1_i_mul44_conv2d1x1_out_primWireOut_16_mem_dmem|auto_generated|altsyncram1</TD>
<TD >45</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|redist1_i_mul44_conv2d1x1_out_primWireOut_16_mem_dmem|auto_generated</TD>
<TD >45</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|redist1_i_mul44_conv2d1x1_out_primWireOut_16_inputreg</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul44_conv2d1x1|redist2_fracRPreExc_uid71_block_rsrvd_fix_b_3</TD>
<TD >26</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul44_conv2d1x1|excRZero_uid81_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul44_conv2d1x1|excRInf_uid86_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul44_conv2d1x1|redist0_expRPreExc_uid73_block_rsrvd_fix_b_2</TD>
<TD >11</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul44_conv2d1x1|redist1_expRPreExcExt_uid72_block_rsrvd_fix_b_1</TD>
<TD >15</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >12</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul44_conv2d1x1|redist3_fracRPostNorm_uid54_block_rsrvd_fix_q_2</TD>
<TD >27</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >24</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul44_conv2d1x1|redist6_expSum_uid45_block_rsrvd_fix_q_3</TD>
<TD >12</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >9</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul44_conv2d1x1|roundBitDetectionPattern_uid65_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul44_conv2d1x1|stickyRangeComparator_uid60_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul44_conv2d1x1|redist4_normalizeBit_uid50_block_rsrvd_fix_b_2</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul44_conv2d1x1|prodXY_uid106_prod_uid48_block_rsrvd_fix_cma_delay</TD>
<TD >51</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >48</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul44_conv2d1x1|redist5_signR_uid49_block_rsrvd_fix_q_7</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul44_conv2d1x1|signR_uid49_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul44_conv2d1x1|excN_x_uid21_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul44_conv2d1x1|excN_y_uid35_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul44_conv2d1x1|ZeroTimesInf_uid89_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul44_conv2d1x1|redist12_excZ_x_uid16_block_rsrvd_fix_q_6</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul44_conv2d1x1|excZ_x_uid16_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul44_conv2d1x1|redist8_expXIsMax_uid31_block_rsrvd_fix_q_6</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul44_conv2d1x1|expXIsMax_uid31_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul44_conv2d1x1|redist7_fracXIsZero_uid32_block_rsrvd_fix_q_6</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul44_conv2d1x1|fracXIsZero_uid32_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul44_conv2d1x1|redist9_excZ_y_uid30_block_rsrvd_fix_q_6</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul44_conv2d1x1|excZ_y_uid30_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul44_conv2d1x1|redist11_expXIsMax_uid17_block_rsrvd_fix_q_6</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul44_conv2d1x1|expXIsMax_uid17_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul44_conv2d1x1|redist10_fracXIsZero_uid18_block_rsrvd_fix_q_6</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul44_conv2d1x1|fracXIsZero_uid18_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul44_conv2d1x1</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|redist0_i_mul55_conv2d1x1_out_primWireOut_31_outputreg</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|redist0_i_mul55_conv2d1x1_out_primWireOut_31_mem_dmem|auto_generated|altsyncram1</TD>
<TD >47</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|redist0_i_mul55_conv2d1x1_out_primWireOut_31_mem_dmem|auto_generated</TD>
<TD >47</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|redist0_i_mul55_conv2d1x1_out_primWireOut_31_inputreg</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul55_conv2d1x1|redist2_fracRPreExc_uid71_block_rsrvd_fix_b_3</TD>
<TD >26</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul55_conv2d1x1|excRZero_uid81_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul55_conv2d1x1|excRInf_uid86_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul55_conv2d1x1|redist0_expRPreExc_uid73_block_rsrvd_fix_b_2</TD>
<TD >11</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul55_conv2d1x1|redist1_expRPreExcExt_uid72_block_rsrvd_fix_b_1</TD>
<TD >15</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >12</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul55_conv2d1x1|redist3_fracRPostNorm_uid54_block_rsrvd_fix_q_2</TD>
<TD >27</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >24</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul55_conv2d1x1|redist6_expSum_uid45_block_rsrvd_fix_q_3</TD>
<TD >12</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >9</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul55_conv2d1x1|roundBitDetectionPattern_uid65_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul55_conv2d1x1|stickyRangeComparator_uid60_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul55_conv2d1x1|redist4_normalizeBit_uid50_block_rsrvd_fix_b_2</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul55_conv2d1x1|prodXY_uid106_prod_uid48_block_rsrvd_fix_cma_delay</TD>
<TD >51</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >48</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul55_conv2d1x1|redist5_signR_uid49_block_rsrvd_fix_q_7</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul55_conv2d1x1|signR_uid49_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul55_conv2d1x1|excN_x_uid21_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul55_conv2d1x1|excN_y_uid35_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul55_conv2d1x1|ZeroTimesInf_uid89_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul55_conv2d1x1|redist12_excZ_x_uid16_block_rsrvd_fix_q_6</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul55_conv2d1x1|excZ_x_uid16_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul55_conv2d1x1|redist8_expXIsMax_uid31_block_rsrvd_fix_q_6</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul55_conv2d1x1|expXIsMax_uid31_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul55_conv2d1x1|redist7_fracXIsZero_uid32_block_rsrvd_fix_q_6</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul55_conv2d1x1|fracXIsZero_uid32_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul55_conv2d1x1|redist9_excZ_y_uid30_block_rsrvd_fix_q_6</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul55_conv2d1x1|excZ_y_uid30_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul55_conv2d1x1|redist11_expXIsMax_uid17_block_rsrvd_fix_q_6</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul55_conv2d1x1|expXIsMax_uid17_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul55_conv2d1x1|redist10_fracXIsZero_uid18_block_rsrvd_fix_q_6</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul55_conv2d1x1|fracXIsZero_uid18_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|thei_mul55_conv2d1x1</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x|redist8_sync_in_aunroll_vunroll_x_in_i_valid_67</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x|thei_sfc_logic_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x159_aunroll_vunroll_x</TD>
<TD >292</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c1_for_body14_conv2d1x1_c1_enter17_conv2d1x1_aunroll_vunroll_x</TD>
<TD >293</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >35</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist15_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_8_203_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist15_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_8_203_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist15_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_8_203_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist15_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_8_203_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist15_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_8_203_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist15_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_8_203_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >52</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist15_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_8_203_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >42</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist15_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_8_203_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >36</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >43</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist15_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_8_203_fifo|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist15_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_8_203_fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist13_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_7_203_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist13_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_7_203_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist13_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_7_203_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist13_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_7_203_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist13_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_7_203_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist13_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_7_203_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >52</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist13_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_7_203_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >42</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist13_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_7_203_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >36</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >43</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist13_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_7_203_fifo|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist13_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_7_203_fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist12_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_6_203_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist12_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_6_203_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist12_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_6_203_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist12_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_6_203_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist12_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_6_203_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist12_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_6_203_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >52</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist12_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_6_203_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >42</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist12_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_6_203_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >36</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >43</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist12_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_6_203_fifo|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist12_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_6_203_fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist11_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_5_203_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist11_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_5_203_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist11_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_5_203_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist11_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_5_203_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist11_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_5_203_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist11_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_5_203_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >52</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist11_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_5_203_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >42</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist11_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_5_203_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >36</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >43</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist11_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_5_203_fifo|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist11_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_5_203_fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist10_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_4_203_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist10_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_4_203_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist10_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_4_203_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist10_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_4_203_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist10_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_4_203_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist10_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_4_203_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >84</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist10_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_4_203_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist10_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_4_203_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >68</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >75</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist10_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_4_203_fifo|fifo</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist10_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_4_203_fifo</TD>
<TD >68</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >68</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist9_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_3_203_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist9_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_3_203_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist9_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_3_203_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist9_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_3_203_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist9_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_3_203_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist9_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_3_203_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >52</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist9_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_3_203_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >42</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist9_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_3_203_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >36</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >43</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist9_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_3_203_fifo|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist9_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_3_203_fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist7_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_2_203_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist7_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_2_203_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist7_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_2_203_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist7_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_2_203_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist7_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_2_203_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist7_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_2_203_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >84</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist7_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_2_203_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist7_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_2_203_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >68</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >75</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist7_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_2_203_fifo|fifo</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist7_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_2_203_fifo</TD>
<TD >68</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >68</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist2_i_cmp126_neg_rm_conv2d1x1_c_202_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist2_i_cmp126_neg_rm_conv2d1x1_c_202_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist2_i_cmp126_neg_rm_conv2d1x1_c_202_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist2_i_cmp126_neg_rm_conv2d1x1_c_202_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist2_i_cmp126_neg_rm_conv2d1x1_c_202_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist2_i_cmp126_neg_rm_conv2d1x1_c_202_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist2_i_cmp126_neg_rm_conv2d1x1_c_202_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist2_i_cmp126_neg_rm_conv2d1x1_c_202_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >12</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist2_i_cmp126_neg_rm_conv2d1x1_c_202_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist2_i_cmp126_neg_rm_conv2d1x1_c_202_fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist0_i_cmp9_phi_decision20_xor_rm_conv2d1x1_c_202_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist0_i_cmp9_phi_decision20_xor_rm_conv2d1x1_c_202_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist0_i_cmp9_phi_decision20_xor_rm_conv2d1x1_c_202_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist0_i_cmp9_phi_decision20_xor_rm_conv2d1x1_c_202_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist0_i_cmp9_phi_decision20_xor_rm_conv2d1x1_c_202_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist0_i_cmp9_phi_decision20_xor_rm_conv2d1x1_c_202_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist0_i_cmp9_phi_decision20_xor_rm_conv2d1x1_c_202_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist0_i_cmp9_phi_decision20_xor_rm_conv2d1x1_c_202_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >12</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist0_i_cmp9_phi_decision20_xor_rm_conv2d1x1_c_202_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist0_i_cmp9_phi_decision20_xor_rm_conv2d1x1_c_202_fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_syncbuf_input_channels_sync_buffer2_conv2d1x1|thei_syncbuf_input_channels_sync_buffer2_conv2d1x127</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_syncbuf_input_channels_sync_buffer2_conv2d1x1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thebubble_out_conv2d1x1_B2_merge_reg_aunroll_x_4_reg</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theconv2d1x1_B2_merge_reg_aunroll_x</TD>
<TD >356</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >354</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thebubble_out_conv2d1x1_B2_merge_reg_aunroll_x_3_reg</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_syncbuf_input_size_sync_buffer6_conv2d1x1|thei_syncbuf_input_size_sync_buffer6_conv2d1x121</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_syncbuf_input_size_sync_buffer6_conv2d1x1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_syncbuf_input_channels_sync_buffer_conv2d1x1|thei_syncbuf_input_channels_sync_buffer_conv2d1x123</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_syncbuf_input_channels_sync_buffer_conv2d1x1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_syncbuf_filter_weight_sync_buffer_conv2d1x1|thei_syncbuf_filter_weight_sync_buffer_conv2d1x125</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_syncbuf_filter_weight_sync_buffer_conv2d1x1</TD>
<TD >69</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >66</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist1_i_cmp9_phi_decision20_xor_or_rm_conv2d1x1_q_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist1_i_cmp9_phi_decision20_xor_or_rm_conv2d1x1_q_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist1_i_cmp9_phi_decision20_xor_or_rm_conv2d1x1_q_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist1_i_cmp9_phi_decision20_xor_or_rm_conv2d1x1_q_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist1_i_cmp9_phi_decision20_xor_or_rm_conv2d1x1_q_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist1_i_cmp9_phi_decision20_xor_or_rm_conv2d1x1_q_9_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist1_i_cmp9_phi_decision20_xor_or_rm_conv2d1x1_q_9_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist1_i_cmp9_phi_decision20_xor_or_rm_conv2d1x1_q_9_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist1_i_cmp9_phi_decision20_xor_or_rm_conv2d1x1_q_9_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist1_i_cmp9_phi_decision20_xor_or_rm_conv2d1x1_q_9_fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x1_full_detector|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x1_full_detector|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x1_full_detector|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x1_full_detector|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x1_full_detector|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x1_full_detector|acl_reset_handler_inst|reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x1_full_detector|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x1_full_detector|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x1_full_detector|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x1_full_detector</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x1_full_detector</TD>
<TD >6</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >2</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x183_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x184|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x183_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x184|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x183_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x184|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x183_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x184|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x183_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x184|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x183_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x184|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >332</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >320</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x183_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x184|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >325</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >326</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x183_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x184|fifo|scfifo_component|auto_generated</TD>
<TD >324</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >327</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x183_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x184|fifo</TD>
<TD >324</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >325</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x183_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x184</TD>
<TD >324</TD>
<TD >126</TD>
<TD >0</TD>
<TD >126</TD>
<TD >322</TD>
<TD >126</TD>
<TD >126</TD>
<TD >126</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x183_data_fifo_aunroll_x</TD>
<TD >261</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >259</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_acl_sfc_exit_c0_for_body14_conv2d1x1_c0_exit14_conv2d1x1_aunroll_x</TD>
<TD >262</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >259</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|thei_syncbuf_input_im_sync_buffer9_conv2d1x1|thei_syncbuf_input_im_sync_buffer9_conv2d1x132</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|thei_syncbuf_input_im_sync_buffer9_conv2d1x1</TD>
<TD >69</TD>
<TD >4</TD>
<TD >2</TD>
<TD >4</TD>
<TD >66</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|redist19_i_arrayidx20_conv2d1x1_conv2d1x133_trunc_sel_x_b_1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >64</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|redist25_bgTrunc_i_add18_conv2d1x1_sel_x_b_1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|redist13_i_mul17_conv2d1x1_vt_select_31_b_1</TD>
<TD >33</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >30</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|redist11_i_mul17_conv2d1x1_im0_cma_q_1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|i_mul17_conv2d1x1_im0_cma_delay</TD>
<TD >39</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|redist10_i_mul17_conv2d1x1_im10_cma_q_1</TD>
<TD >31</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|i_mul17_conv2d1x1_im10_cma_delay</TD>
<TD >31</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|redist3_i_mul17_conv2d1x1_ma3_cma_q_1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|i_mul17_conv2d1x1_ma3_cma_delay</TD>
<TD >37</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|thei_syncbuf_input_im_sync_buffer8_conv2d1x1|thei_syncbuf_input_im_sync_buffer8_conv2d1x135</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|thei_syncbuf_input_im_sync_buffer8_conv2d1x1</TD>
<TD >69</TD>
<TD >4</TD>
<TD >2</TD>
<TD >4</TD>
<TD >66</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|redist18_i_arrayidx30_conv2d1x1_conv2d1x136_trunc_sel_x_b_1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >64</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|redist24_bgTrunc_i_add28_conv2d1x1_sel_x_b_1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|redist21_bgTrunc_i_mul27_conv2d1x1_sel_x_b_1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|redist9_i_mul27_conv2d1x1_im0_cma_q_1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|i_mul27_conv2d1x1_im0_cma_delay</TD>
<TD >39</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|redist8_i_mul27_conv2d1x1_im10_cma_q_1</TD>
<TD >31</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|i_mul27_conv2d1x1_im10_cma_delay</TD>
<TD >31</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|redist2_i_mul27_conv2d1x1_ma3_cma_q_1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|i_mul27_conv2d1x1_ma3_cma_delay</TD>
<TD >37</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|thei_syncbuf_input_im_sync_buffer7_conv2d1x1|thei_syncbuf_input_im_sync_buffer7_conv2d1x138</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|thei_syncbuf_input_im_sync_buffer7_conv2d1x1</TD>
<TD >69</TD>
<TD >4</TD>
<TD >2</TD>
<TD >4</TD>
<TD >66</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|redist17_i_arrayidx41_conv2d1x1_conv2d1x139_trunc_sel_x_b_1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >64</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|redist23_bgTrunc_i_add39_conv2d1x1_sel_x_b_1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|redist12_i_mul38_conv2d1x1_vt_select_31_b_1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >31</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|redist7_i_mul38_conv2d1x1_im0_cma_q_1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|i_mul38_conv2d1x1_im0_cma_delay</TD>
<TD >39</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|redist6_i_mul38_conv2d1x1_im10_cma_q_1</TD>
<TD >31</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|i_mul38_conv2d1x1_im10_cma_delay</TD>
<TD >31</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|redist1_i_mul38_conv2d1x1_ma3_cma_q_1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|i_mul38_conv2d1x1_ma3_cma_delay</TD>
<TD >37</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|thei_syncbuf_input_im_sync_buffer_conv2d1x1|thei_syncbuf_input_im_sync_buffer_conv2d1x141</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|thei_syncbuf_input_im_sync_buffer_conv2d1x1</TD>
<TD >69</TD>
<TD >4</TD>
<TD >2</TD>
<TD >4</TD>
<TD >66</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|redist16_i_arrayidx52_conv2d1x1_conv2d1x142_trunc_sel_x_b_1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >64</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|redist22_bgTrunc_i_add50_conv2d1x1_sel_x_b_1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|redist20_bgTrunc_i_mul49_conv2d1x1_sel_x_b_1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|redist5_i_mul49_conv2d1x1_im0_cma_q_1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|i_mul49_conv2d1x1_im0_cma_delay</TD>
<TD >39</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|redist4_i_mul49_conv2d1x1_im10_cma_q_1</TD>
<TD >31</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|i_mul49_conv2d1x1_im10_cma_delay</TD>
<TD >31</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|redist0_i_mul49_conv2d1x1_ma3_cma_q_1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|i_mul49_conv2d1x1_ma3_cma_delay</TD>
<TD >37</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|redist14_sync_in_aunroll_x_in_c0_eni3_3_4_outputreg</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|redist14_sync_in_aunroll_x_in_c0_eni3_3_4_mem_dmem|auto_generated|altsyncram1</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|redist14_sync_in_aunroll_x_in_c0_eni3_3_4_mem_dmem|auto_generated</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x|redist15_sync_in_aunroll_x_in_i_valid_6</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x|thei_sfc_logic_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x128_aunroll_x</TD>
<TD >164</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >258</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_sfc_c0_for_body14_conv2d1x1_c0_enter11_conv2d1x1_aunroll_x</TD>
<TD >165</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >259</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist5_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_0_201_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist5_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_0_201_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist5_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_0_201_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist5_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_0_201_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist5_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_0_201_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist5_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_0_201_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >52</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist5_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_0_201_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >42</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist5_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_0_201_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >36</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >43</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist5_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_0_201_fifo|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|theredist5_conv2d1x1_B2_merge_reg_aunroll_x_out_data_out_0_201_fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x14_conv2d1x1|thei_load_unnamed_conv2d1x14_conv2d1x149|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x14_conv2d1x1|thei_load_unnamed_conv2d1x14_conv2d1x149|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x14_conv2d1x1|thei_load_unnamed_conv2d1x14_conv2d1x149|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x14_conv2d1x1|thei_load_unnamed_conv2d1x14_conv2d1x149|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|two_comparison</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x14_conv2d1x1|thei_load_unnamed_conv2d1x14_conv2d1x149|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x14_conv2d1x1|thei_load_unnamed_conv2d1x14_conv2d1x149|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|FIFOram</TD>
<TD >276</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >256</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x14_conv2d1x1|thei_load_unnamed_conv2d1x14_conv2d1x149|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo</TD>
<TD >261</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >257</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x14_conv2d1x1|thei_load_unnamed_conv2d1x14_conv2d1x149|bursting_read|pipelined_read|rd_back_wfifo|auto_generated</TD>
<TD >260</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >257</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x14_conv2d1x1|thei_load_unnamed_conv2d1x14_conv2d1x149|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x14_conv2d1x1|thei_load_unnamed_conv2d1x14_conv2d1x149|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x14_conv2d1x1|thei_load_unnamed_conv2d1x14_conv2d1x149|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x14_conv2d1x1|thei_load_unnamed_conv2d1x14_conv2d1x149|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|two_comparison</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x14_conv2d1x1|thei_load_unnamed_conv2d1x14_conv2d1x149|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x14_conv2d1x1|thei_load_unnamed_conv2d1x14_conv2d1x149|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|FIFOram</TD>
<TD >50</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x14_conv2d1x1|thei_load_unnamed_conv2d1x14_conv2d1x149|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x14_conv2d1x1|thei_load_unnamed_conv2d1x14_conv2d1x149|bursting_read|pipelined_read|rd_request_fifo|auto_generated</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x14_conv2d1x1|thei_load_unnamed_conv2d1x14_conv2d1x149|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x14_conv2d1x1|thei_load_unnamed_conv2d1x14_conv2d1x149|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x14_conv2d1x1|thei_load_unnamed_conv2d1x14_conv2d1x149|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x14_conv2d1x1|thei_load_unnamed_conv2d1x14_conv2d1x149|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|two_comparison</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x14_conv2d1x1|thei_load_unnamed_conv2d1x14_conv2d1x149|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x14_conv2d1x1|thei_load_unnamed_conv2d1x14_conv2d1x149|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|FIFOram</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x14_conv2d1x1|thei_load_unnamed_conv2d1x14_conv2d1x149|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x14_conv2d1x1|thei_load_unnamed_conv2d1x14_conv2d1x149|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated</TD>
<TD >17</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x14_conv2d1x1|thei_load_unnamed_conv2d1x14_conv2d1x149|bursting_read|pipelined_read</TD>
<TD >315</TD>
<TD >37</TD>
<TD >9</TD>
<TD >37</TD>
<TD >103</TD>
<TD >37</TD>
<TD >37</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x14_conv2d1x1|thei_load_unnamed_conv2d1x14_conv2d1x149|bursting_read|coalescer</TD>
<TD >34</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x14_conv2d1x1|thei_load_unnamed_conv2d1x14_conv2d1x149|bursting_read|GEN_PIPE_INPUT.in_pipeline</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x14_conv2d1x1|thei_load_unnamed_conv2d1x14_conv2d1x149|bursting_read</TD>
<TD >295</TD>
<TD >2</TD>
<TD >1</TD>
<TD >2</TD>
<TD >104</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x14_conv2d1x1|thei_load_unnamed_conv2d1x14_conv2d1x149|u_permute_address</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x14_conv2d1x1|thei_load_unnamed_conv2d1x14_conv2d1x149|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x14_conv2d1x1|thei_load_unnamed_conv2d1x14_conv2d1x149|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x14_conv2d1x1|thei_load_unnamed_conv2d1x14_conv2d1x149|acl_reset_handler_inst|reset_fanout_pipeline|GEN_SYNCHRONIZER.reset_synchronizer</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x14_conv2d1x1|thei_load_unnamed_conv2d1x14_conv2d1x149|acl_reset_handler_inst|reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x14_conv2d1x1|thei_load_unnamed_conv2d1x14_conv2d1x149|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x14_conv2d1x1|thei_load_unnamed_conv2d1x14_conv2d1x149</TD>
<TD >460</TD>
<TD >493</TD>
<TD >0</TD>
<TD >493</TD>
<TD >430</TD>
<TD >493</TD>
<TD >493</TD>
<TD >493</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x14_conv2d1x1|thereaddata_reg_unnamed_conv2d1x14_conv2d1x11</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x14_conv2d1x1</TD>
<TD >329</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >360</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x16_conv2d1x1|thei_load_unnamed_conv2d1x16_conv2d1x153|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x16_conv2d1x1|thei_load_unnamed_conv2d1x16_conv2d1x153|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x16_conv2d1x1|thei_load_unnamed_conv2d1x16_conv2d1x153|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x16_conv2d1x1|thei_load_unnamed_conv2d1x16_conv2d1x153|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|two_comparison</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x16_conv2d1x1|thei_load_unnamed_conv2d1x16_conv2d1x153|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x16_conv2d1x1|thei_load_unnamed_conv2d1x16_conv2d1x153|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|FIFOram</TD>
<TD >276</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >256</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x16_conv2d1x1|thei_load_unnamed_conv2d1x16_conv2d1x153|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo</TD>
<TD >261</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >257</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x16_conv2d1x1|thei_load_unnamed_conv2d1x16_conv2d1x153|bursting_read|pipelined_read|rd_back_wfifo|auto_generated</TD>
<TD >260</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >257</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x16_conv2d1x1|thei_load_unnamed_conv2d1x16_conv2d1x153|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x16_conv2d1x1|thei_load_unnamed_conv2d1x16_conv2d1x153|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x16_conv2d1x1|thei_load_unnamed_conv2d1x16_conv2d1x153|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x16_conv2d1x1|thei_load_unnamed_conv2d1x16_conv2d1x153|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|two_comparison</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x16_conv2d1x1|thei_load_unnamed_conv2d1x16_conv2d1x153|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x16_conv2d1x1|thei_load_unnamed_conv2d1x16_conv2d1x153|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|FIFOram</TD>
<TD >50</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x16_conv2d1x1|thei_load_unnamed_conv2d1x16_conv2d1x153|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x16_conv2d1x1|thei_load_unnamed_conv2d1x16_conv2d1x153|bursting_read|pipelined_read|rd_request_fifo|auto_generated</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x16_conv2d1x1|thei_load_unnamed_conv2d1x16_conv2d1x153|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x16_conv2d1x1|thei_load_unnamed_conv2d1x16_conv2d1x153|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x16_conv2d1x1|thei_load_unnamed_conv2d1x16_conv2d1x153|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x16_conv2d1x1|thei_load_unnamed_conv2d1x16_conv2d1x153|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|two_comparison</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x16_conv2d1x1|thei_load_unnamed_conv2d1x16_conv2d1x153|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x16_conv2d1x1|thei_load_unnamed_conv2d1x16_conv2d1x153|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|FIFOram</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x16_conv2d1x1|thei_load_unnamed_conv2d1x16_conv2d1x153|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x16_conv2d1x1|thei_load_unnamed_conv2d1x16_conv2d1x153|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated</TD>
<TD >17</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x16_conv2d1x1|thei_load_unnamed_conv2d1x16_conv2d1x153|bursting_read|pipelined_read</TD>
<TD >315</TD>
<TD >37</TD>
<TD >9</TD>
<TD >37</TD>
<TD >103</TD>
<TD >37</TD>
<TD >37</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x16_conv2d1x1|thei_load_unnamed_conv2d1x16_conv2d1x153|bursting_read|coalescer</TD>
<TD >34</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x16_conv2d1x1|thei_load_unnamed_conv2d1x16_conv2d1x153|bursting_read|GEN_PIPE_INPUT.in_pipeline</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x16_conv2d1x1|thei_load_unnamed_conv2d1x16_conv2d1x153|bursting_read</TD>
<TD >295</TD>
<TD >2</TD>
<TD >1</TD>
<TD >2</TD>
<TD >104</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x16_conv2d1x1|thei_load_unnamed_conv2d1x16_conv2d1x153|u_permute_address</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x16_conv2d1x1|thei_load_unnamed_conv2d1x16_conv2d1x153|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x16_conv2d1x1|thei_load_unnamed_conv2d1x16_conv2d1x153|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x16_conv2d1x1|thei_load_unnamed_conv2d1x16_conv2d1x153|acl_reset_handler_inst|reset_fanout_pipeline|GEN_SYNCHRONIZER.reset_synchronizer</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x16_conv2d1x1|thei_load_unnamed_conv2d1x16_conv2d1x153|acl_reset_handler_inst|reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x16_conv2d1x1|thei_load_unnamed_conv2d1x16_conv2d1x153|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x16_conv2d1x1|thei_load_unnamed_conv2d1x16_conv2d1x153</TD>
<TD >460</TD>
<TD >493</TD>
<TD >0</TD>
<TD >493</TD>
<TD >430</TD>
<TD >493</TD>
<TD >493</TD>
<TD >493</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x16_conv2d1x1|thereaddata_reg_unnamed_conv2d1x16_conv2d1x13</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x16_conv2d1x1</TD>
<TD >329</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >360</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x17_conv2d1x1|thei_load_unnamed_conv2d1x17_conv2d1x155|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x17_conv2d1x1|thei_load_unnamed_conv2d1x17_conv2d1x155|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x17_conv2d1x1|thei_load_unnamed_conv2d1x17_conv2d1x155|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x17_conv2d1x1|thei_load_unnamed_conv2d1x17_conv2d1x155|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|two_comparison</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x17_conv2d1x1|thei_load_unnamed_conv2d1x17_conv2d1x155|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x17_conv2d1x1|thei_load_unnamed_conv2d1x17_conv2d1x155|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|FIFOram</TD>
<TD >276</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >256</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x17_conv2d1x1|thei_load_unnamed_conv2d1x17_conv2d1x155|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo</TD>
<TD >261</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >257</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x17_conv2d1x1|thei_load_unnamed_conv2d1x17_conv2d1x155|bursting_read|pipelined_read|rd_back_wfifo|auto_generated</TD>
<TD >260</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >257</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x17_conv2d1x1|thei_load_unnamed_conv2d1x17_conv2d1x155|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x17_conv2d1x1|thei_load_unnamed_conv2d1x17_conv2d1x155|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x17_conv2d1x1|thei_load_unnamed_conv2d1x17_conv2d1x155|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x17_conv2d1x1|thei_load_unnamed_conv2d1x17_conv2d1x155|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|two_comparison</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x17_conv2d1x1|thei_load_unnamed_conv2d1x17_conv2d1x155|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x17_conv2d1x1|thei_load_unnamed_conv2d1x17_conv2d1x155|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|FIFOram</TD>
<TD >50</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x17_conv2d1x1|thei_load_unnamed_conv2d1x17_conv2d1x155|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x17_conv2d1x1|thei_load_unnamed_conv2d1x17_conv2d1x155|bursting_read|pipelined_read|rd_request_fifo|auto_generated</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x17_conv2d1x1|thei_load_unnamed_conv2d1x17_conv2d1x155|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x17_conv2d1x1|thei_load_unnamed_conv2d1x17_conv2d1x155|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x17_conv2d1x1|thei_load_unnamed_conv2d1x17_conv2d1x155|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x17_conv2d1x1|thei_load_unnamed_conv2d1x17_conv2d1x155|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|two_comparison</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x17_conv2d1x1|thei_load_unnamed_conv2d1x17_conv2d1x155|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x17_conv2d1x1|thei_load_unnamed_conv2d1x17_conv2d1x155|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|FIFOram</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x17_conv2d1x1|thei_load_unnamed_conv2d1x17_conv2d1x155|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x17_conv2d1x1|thei_load_unnamed_conv2d1x17_conv2d1x155|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated</TD>
<TD >17</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x17_conv2d1x1|thei_load_unnamed_conv2d1x17_conv2d1x155|bursting_read|pipelined_read</TD>
<TD >315</TD>
<TD >37</TD>
<TD >9</TD>
<TD >37</TD>
<TD >103</TD>
<TD >37</TD>
<TD >37</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x17_conv2d1x1|thei_load_unnamed_conv2d1x17_conv2d1x155|bursting_read|coalescer</TD>
<TD >34</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x17_conv2d1x1|thei_load_unnamed_conv2d1x17_conv2d1x155|bursting_read|GEN_PIPE_INPUT.in_pipeline</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x17_conv2d1x1|thei_load_unnamed_conv2d1x17_conv2d1x155|bursting_read</TD>
<TD >295</TD>
<TD >2</TD>
<TD >1</TD>
<TD >2</TD>
<TD >104</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x17_conv2d1x1|thei_load_unnamed_conv2d1x17_conv2d1x155|u_permute_address</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x17_conv2d1x1|thei_load_unnamed_conv2d1x17_conv2d1x155|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x17_conv2d1x1|thei_load_unnamed_conv2d1x17_conv2d1x155|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x17_conv2d1x1|thei_load_unnamed_conv2d1x17_conv2d1x155|acl_reset_handler_inst|reset_fanout_pipeline|GEN_SYNCHRONIZER.reset_synchronizer</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x17_conv2d1x1|thei_load_unnamed_conv2d1x17_conv2d1x155|acl_reset_handler_inst|reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x17_conv2d1x1|thei_load_unnamed_conv2d1x17_conv2d1x155|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x17_conv2d1x1|thei_load_unnamed_conv2d1x17_conv2d1x155</TD>
<TD >460</TD>
<TD >493</TD>
<TD >0</TD>
<TD >493</TD>
<TD >430</TD>
<TD >493</TD>
<TD >493</TD>
<TD >493</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x17_conv2d1x1|thereaddata_reg_unnamed_conv2d1x17_conv2d1x14</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region|thei_load_unnamed_conv2d1x17_conv2d1x1</TD>
<TD >329</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >360</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|thebb_conv2d1x1_B2_stall_region</TD>
<TD >1844</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1986</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2|theconv2d1x1_B2_merge</TD>
<TD >709</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >355</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2</TD>
<TD >2262</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >1987</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function|thebb_conv2d1x1_B2_sr_0_aunroll_x</TD>
<TD >356</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >354</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel|theconv2d1x1_function</TD>
<TD >2394</TD>
<TD >1</TD>
<TD >160</TD>
<TD >1</TD>
<TD >2285</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0|kernel</TD>
<TD >2875</TD>
<TD >1</TD>
<TD >480</TD>
<TD >1</TD>
<TD >2286</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_inst_0</TD>
<TD >2874</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2286</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_id_iter_inst_0|work_item_iterator</TD>
<TD >488</TD>
<TD >294</TD>
<TD >97</TD>
<TD >294</TD>
<TD >292</TD>
<TD >294</TD>
<TD >294</TD>
<TD >294</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >4</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >1</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >4</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >1</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >200</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >192</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >197</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >196</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated</TD>
<TD >196</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >197</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_id_iter_inst_0|group_id_fifo</TD>
<TD >196</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >194</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_id_iter_inst_0|use_base_inst</TD>
<TD >5</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_id_iter_inst_0|acl_valid</TD>
<TD >5</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_id_iter_inst_0|register_block[2].acl_grid</TD>
<TD >36</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_id_iter_inst_0|register_block[2].acl_lid</TD>
<TD >36</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_id_iter_inst_0|register_block[2].acl_gid</TD>
<TD >36</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_id_iter_inst_0|register_block[1].acl_grid</TD>
<TD >36</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_id_iter_inst_0|register_block[1].acl_lid</TD>
<TD >36</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_id_iter_inst_0|register_block[1].acl_gid</TD>
<TD >36</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_id_iter_inst_0|register_block[0].acl_grid</TD>
<TD >36</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_id_iter_inst_0|register_block[0].acl_lid</TD>
<TD >36</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_id_iter_inst_0|register_block[0].acl_gid</TD>
<TD >36</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_id_iter_inst_0</TD>
<TD >389</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >292</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_cra_slave_inst</TD>
<TD >86</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >835</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_finish_detector|ndrange_completed|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_finish_detector|ndrange_completed|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_finish_detector|ndrange_completed|acl_reset_handler_inst|reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_finish_detector|ndrange_completed|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_finish_detector|ndrange_completed</TD>
<TD >5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >96</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_finish_detector|ndrange_sum|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_finish_detector|ndrange_sum|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_finish_detector|ndrange_sum|acl_reset_handler_inst|reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_finish_detector|ndrange_sum|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_finish_detector|ndrange_sum</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >96</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_finish_detector|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_finish_detector|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_finish_detector|acl_reset_handler_inst|reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_finish_detector|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_finish_detector</TD>
<TD >41</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst|conv2d1x1_workgroup_dispatcher</TD>
<TD >197</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >195</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|conv2d1x1_std_ic_inst</TD>
<TD >1896</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2348</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_start_elem_inst_0|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_start_elem_inst_0|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_start_elem_inst_0|acl_reset_handler_inst|reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_start_elem_inst_0|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_start_elem_inst_0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theacl_clock2x_dummy_consumer</TD>
<TD >3</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[7].data_fifo|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[7].data_fifo|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[7].data_fifo|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[7].data_fifo|auto_generated|dpfifo|three_comparison</TD>
<TD >12</TD>
<TD >6</TD>
<TD >0</TD>
<TD >6</TD>
<TD >1</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[7].data_fifo|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >12</TD>
<TD >6</TD>
<TD >0</TD>
<TD >6</TD>
<TD >1</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[7].data_fifo|auto_generated|dpfifo|FIFOram</TD>
<TD >46</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[7].data_fifo|auto_generated|dpfifo</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[7].data_fifo|auto_generated</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[6].data_fifo|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[6].data_fifo|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[6].data_fifo|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[6].data_fifo|auto_generated|dpfifo|three_comparison</TD>
<TD >12</TD>
<TD >6</TD>
<TD >0</TD>
<TD >6</TD>
<TD >1</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[6].data_fifo|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >12</TD>
<TD >6</TD>
<TD >0</TD>
<TD >6</TD>
<TD >1</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[6].data_fifo|auto_generated|dpfifo|FIFOram</TD>
<TD >46</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[6].data_fifo|auto_generated|dpfifo</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[6].data_fifo|auto_generated</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[5].data_fifo|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[5].data_fifo|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[5].data_fifo|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[5].data_fifo|auto_generated|dpfifo|three_comparison</TD>
<TD >12</TD>
<TD >6</TD>
<TD >0</TD>
<TD >6</TD>
<TD >1</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[5].data_fifo|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >12</TD>
<TD >6</TD>
<TD >0</TD>
<TD >6</TD>
<TD >1</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[5].data_fifo|auto_generated|dpfifo|FIFOram</TD>
<TD >46</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[5].data_fifo|auto_generated|dpfifo</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[5].data_fifo|auto_generated</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[4].data_fifo|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[4].data_fifo|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[4].data_fifo|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[4].data_fifo|auto_generated|dpfifo|three_comparison</TD>
<TD >12</TD>
<TD >6</TD>
<TD >0</TD>
<TD >6</TD>
<TD >1</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[4].data_fifo|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >12</TD>
<TD >6</TD>
<TD >0</TD>
<TD >6</TD>
<TD >1</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[4].data_fifo|auto_generated|dpfifo|FIFOram</TD>
<TD >46</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[4].data_fifo|auto_generated|dpfifo</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[4].data_fifo|auto_generated</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[3].data_fifo|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[3].data_fifo|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[3].data_fifo|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[3].data_fifo|auto_generated|dpfifo|three_comparison</TD>
<TD >12</TD>
<TD >6</TD>
<TD >0</TD>
<TD >6</TD>
<TD >1</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[3].data_fifo|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >12</TD>
<TD >6</TD>
<TD >0</TD>
<TD >6</TD>
<TD >1</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[3].data_fifo|auto_generated|dpfifo|FIFOram</TD>
<TD >46</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[3].data_fifo|auto_generated|dpfifo</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[3].data_fifo|auto_generated</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[2].data_fifo|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[2].data_fifo|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[2].data_fifo|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[2].data_fifo|auto_generated|dpfifo|three_comparison</TD>
<TD >12</TD>
<TD >6</TD>
<TD >0</TD>
<TD >6</TD>
<TD >1</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[2].data_fifo|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >12</TD>
<TD >6</TD>
<TD >0</TD>
<TD >6</TD>
<TD >1</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[2].data_fifo|auto_generated|dpfifo|FIFOram</TD>
<TD >46</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[2].data_fifo|auto_generated|dpfifo</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[2].data_fifo|auto_generated</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[1].data_fifo|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[1].data_fifo|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[1].data_fifo|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[1].data_fifo|auto_generated|dpfifo|three_comparison</TD>
<TD >12</TD>
<TD >6</TD>
<TD >0</TD>
<TD >6</TD>
<TD >1</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[1].data_fifo|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >12</TD>
<TD >6</TD>
<TD >0</TD>
<TD >6</TD>
<TD >1</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[1].data_fifo|auto_generated|dpfifo|FIFOram</TD>
<TD >46</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[1].data_fifo|auto_generated|dpfifo</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[1].data_fifo|auto_generated</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[0].data_fifo|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[0].data_fifo|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[0].data_fifo|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[0].data_fifo|auto_generated|dpfifo|three_comparison</TD>
<TD >12</TD>
<TD >6</TD>
<TD >0</TD>
<TD >6</TD>
<TD >1</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[0].data_fifo|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >12</TD>
<TD >6</TD>
<TD >0</TD>
<TD >6</TD>
<TD >1</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[0].data_fifo|auto_generated|dpfifo|FIFOram</TD>
<TD >46</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[0].data_fifo|auto_generated|dpfifo</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|fifo_n[0].data_fifo|auto_generated</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|avm_buffer|staging_reg</TD>
<TD >327</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >325</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|avm_buffer|fifo</TD>
<TD >327</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >327</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write|avm_buffer</TD>
<TD >327</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >325</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|streaming_write</TD>
<TD >105</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >327</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|u_permute_address</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|acl_reset_handler_inst|reset_fanout_pipeline|GEN_SYNCHRONIZER.reset_synchronizer</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|acl_reset_handler_inst|reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d|thei_store_unnamed_avgpool2d1_avgpool2d16</TD>
<TD >460</TD>
<TD >175</TD>
<TD >289</TD>
<TD >175</TD>
<TD >431</TD>
<TD >175</TD>
<TD >175</TD>
<TD >175</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_store_unnamed_avgpool2d1_avgpool2d</TD>
<TD >458</TD>
<TD >1</TD>
<TD >68</TD>
<TD >1</TD>
<TD >329</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d_full_detector|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d_full_detector|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d_full_detector|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d_full_detector|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d_full_detector|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d_full_detector|acl_reset_handler_inst|reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d_full_detector|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d_full_detector|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d_full_detector|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d_full_detector</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d_full_detector</TD>
<TD >6</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >2</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d19_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d20|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d19_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d20|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d19_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d20|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d19_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d20|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >10</TD>
<TD >5</TD>
<TD >0</TD>
<TD >5</TD>
<TD >1</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d19_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d20|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >10</TD>
<TD >5</TD>
<TD >0</TD>
<TD >5</TD>
<TD >1</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d19_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d20|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >78</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d19_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d20|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d19_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d20|fifo|scfifo_component|auto_generated</TD>
<TD >68</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >72</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d19_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d20|fifo</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d19_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d20</TD>
<TD >68</TD>
<TD >62</TD>
<TD >0</TD>
<TD >62</TD>
<TD >66</TD>
<TD >62</TD>
<TD >62</TD>
<TD >62</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d19_data_fifo_aunroll_x</TD>
<TD >37</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_end_avgpool2d_c0_exit6_avgpool2d_aunroll_x</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|redist9_fracPostRndFT_uid105_block_rsrvd_fix_b_2</TD>
<TD >26</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|redist7_fracPostRndFPostUlp_uid107_block_rsrvd_fix_b_1</TD>
<TD >26</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|redist5_excREnc_uid134_block_rsrvd_fix_q_6</TD>
<TD >5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|excRZero_uid124_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|excRInf_uid129_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|excR_x_uid32_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|redist10_extraUlp_uid104_block_rsrvd_fix_q_2</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|redist14_expPostRndFR_uid82_block_rsrvd_fix_b_7_outputreg</TD>
<TD >11</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|redist14_expPostRndFR_uid82_block_rsrvd_fix_b_7</TD>
<TD >11</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|redist6_ovfIncRnd_uid110_block_rsrvd_fix_b_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|redist8_fracPostRndFT_uid105_block_rsrvd_fix_b_1</TD>
<TD >26</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|extraUlp_uid104_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|redist12_qDivProdFracWF_uid98_block_rsrvd_fix_b_2</TD>
<TD >26</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|redist11_qDivProdLTX_opA_uid99_block_rsrvd_fix_b_1</TD>
<TD >11</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|redist33_expY_uid13_block_rsrvd_fix_b_15</TD>
<TD >11</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|redist19_invYO_uid56_block_rsrvd_fix_b_7</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|redist13_expPostRndFR_uid82_block_rsrvd_fix_b_2</TD>
<TD >11</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|qDivProd_uid90_block_rsrvd_fix_cma_delay</TD>
<TD >52</TD>
<TD >25</TD>
<TD >2</TD>
<TD >25</TD>
<TD >49</TD>
<TD >25</TD>
<TD >25</TD>
<TD >25</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|redist35_fracX_uid11_block_rsrvd_fix_b_8</TD>
<TD >26</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|redist35_fracX_uid11_block_rsrvd_fix_b_8_inputreg</TD>
<TD >26</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|redist39_expX_uid10_block_rsrvd_fix_b_8</TD>
<TD >11</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|redist38_expX_uid10_block_rsrvd_fix_b_6</TD>
<TD >11</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|redist15_fracPostRndF_uid81_block_rsrvd_fix_q_5_outputreg</TD>
<TD >27</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >24</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|redist15_fracPostRndF_uid81_block_rsrvd_fix_q_5_mem_dmem|auto_generated|altsyncram1</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >24</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|redist15_fracPostRndF_uid81_block_rsrvd_fix_q_5_mem_dmem|auto_generated</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >24</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|redist18_invYO_uid56_block_rsrvd_fix_b_5</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|redist16_norm_uid65_block_rsrvd_fix_b_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|fracYZero_uid16_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|prodXY_uid174_divValPreNorm_uid60_block_rsrvd_fix_cma_delay</TD>
<TD >54</TD>
<TD >25</TD>
<TD >2</TD>
<TD >25</TD>
<TD >51</TD>
<TD >25</TD>
<TD >25</TD>
<TD >25</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|redist20_invY_uid55_block_rsrvd_fix_b_1</TD>
<TD >30</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >27</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|redist1_memoryC0_uid147_invTables_lutmem_r_1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >20</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|memoryC0_uid147_invTables_lutmem_dmem|auto_generated|altsyncram1</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|memoryC0_uid147_invTables_lutmem_dmem|auto_generated</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|redist0_memoryC0_uid148_invTables_lutmem_r_1</TD>
<TD >15</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >12</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|memoryC0_uid148_invTables_lutmem_dmem|auto_generated|altsyncram1</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|memoryC0_uid148_invTables_lutmem_dmem|auto_generated</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|redist24_yAddr_uid52_block_rsrvd_fix_b_5</TD>
<TD >12</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >9</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|redist2_osig_uid181_pT2_uid168_invPolyEval_b_1</TD>
<TD >28</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >25</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|prodXY_uid180_pT2_uid168_invPolyEval_cma_delay</TD>
<TD >41</TD>
<TD >14</TD>
<TD >2</TD>
<TD >14</TD>
<TD >38</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|redist22_yPE_uid53_block_rsrvd_fix_b_5</TD>
<TD >17</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >14</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|redist3_lowRangeB_uid163_invPolyEval_b_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|memoryC1_uid151_invTables_lutmem_dmem|auto_generated|altsyncram1</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|memoryC1_uid151_invTables_lutmem_dmem|auto_generated</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|memoryC1_uid152_invTables_lutmem_dmem|auto_generated|altsyncram1</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|memoryC1_uid152_invTables_lutmem_dmem|auto_generated</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|redist23_yAddr_uid52_block_rsrvd_fix_b_2</TD>
<TD >12</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >9</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|prodXY_uid177_pT1_uid162_invPolyEval_cma_delay</TD>
<TD >29</TD>
<TD >13</TD>
<TD >2</TD>
<TD >13</TD>
<TD >26</TD>
<TD >13</TD>
<TD >13</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|redist21_yPE_uid53_block_rsrvd_fix_b_2</TD>
<TD >17</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >14</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|memoryC2_uid155_invTables_lutmem_dmem|auto_generated|altsyncram1</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|memoryC2_uid155_invTables_lutmem_dmem|auto_generated</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|redist17_lOAdded_uid58_block_rsrvd_fix_q_2</TD>
<TD >27</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >24</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|redist4_sRPostExc_uid144_block_rsrvd_fix_q_6</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|sRPostExc_uid144_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|redist25_signR_uid47_block_rsrvd_fix_q_6</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|signR_uid47_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|redist28_signY_uid15_block_rsrvd_fix_b_9</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|excRNaN_uid132_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|redist27_excZ_x_uid24_block_rsrvd_fix_q_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|excZ_y_uid38_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|redist26_expXIsMax_uid25_block_rsrvd_fix_q_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|redist37_expX_uid10_block_rsrvd_fix_b_4</TD>
<TD >11</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|redist36_expX_uid10_block_rsrvd_fix_b_1</TD>
<TD >11</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|fracXIsZero_uid26_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|redist34_fracX_uid11_block_rsrvd_fix_b_4_outputreg</TD>
<TD >26</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|redist34_fracX_uid11_block_rsrvd_fix_b_4</TD>
<TD >26</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|expXIsMax_uid39_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|redist32_expY_uid13_block_rsrvd_fix_b_13</TD>
<TD >11</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|redist31_expY_uid13_block_rsrvd_fix_b_10_outputreg</TD>
<TD >11</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|redist31_expY_uid13_block_rsrvd_fix_b_10_mem_dmem|auto_generated|altsyncram1</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|redist31_expY_uid13_block_rsrvd_fix_b_10_mem_dmem|auto_generated</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|fracXIsZero_uid40_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|redist30_fracY_uid14_block_rsrvd_fix_b_13</TD>
<TD >26</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|redist29_fracY_uid14_block_rsrvd_fix_b_10_outputreg</TD>
<TD >26</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|redist29_fracY_uid14_block_rsrvd_fix_b_10_mem_dmem|auto_generated|altsyncram1</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d|redist29_fracY_uid14_block_rsrvd_fix_b_10_mem_dmem|auto_generated</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|thei_conv4_avgpool2d</TD>
<TD >66</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|redist0_sync_in_aunroll_x_in_c0_eni12_1_9_outputreg</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|redist0_sync_in_aunroll_x_in_c0_eni12_1_9_mem_dmem|auto_generated|altsyncram1</TD>
<TD >43</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|redist0_sync_in_aunroll_x_in_c0_eni12_1_9_mem_dmem|auto_generated</TD>
<TD >43</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x|redist1_sync_in_aunroll_x_in_i_valid_21</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_end_avgpool2d_c0_enter3_avgpool2d9_aunroll_x</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_sfc_c0_for_end_avgpool2d_c0_enter3_avgpool2d_aunroll_x</TD>
<TD >37</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >35</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thebubble_out_stall_entry_1_reg</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_syncbuf_output_im_sync_buffer_avgpool2d|thei_syncbuf_output_im_sync_buffer_avgpool2d13</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|thei_syncbuf_output_im_sync_buffer_avgpool2d</TD>
<TD >69</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >66</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|theredist0_stall_entry_o5_23_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|theredist0_stall_entry_o5_23_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|theredist0_stall_entry_o5_23_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|theredist0_stall_entry_o5_23_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >10</TD>
<TD >5</TD>
<TD >0</TD>
<TD >5</TD>
<TD >1</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|theredist0_stall_entry_o5_23_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >10</TD>
<TD >5</TD>
<TD >0</TD>
<TD >5</TD>
<TD >1</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|theredist0_stall_entry_o5_23_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >46</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|theredist0_stall_entry_o5_23_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|theredist0_stall_entry_o5_23_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >36</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >40</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|theredist0_stall_entry_o5_23_fifo|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region|theredist0_stall_entry_o5_23_fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|thebb_avgpool2d_B2_stall_region</TD>
<TD >425</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >329</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|theavgpool2d_B2_merge</TD>
<TD >68</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2|theavgpool2d_B2_branch</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2</TD>
<TD >425</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >329</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B2_sr_0_aunroll_x</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|theavgpool2d_B1_branch</TD>
<TD >175</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >172</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist7_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_4_155_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist7_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_4_155_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist7_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_4_155_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist7_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_4_155_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist7_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_4_155_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist7_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_4_155_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >52</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist7_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_4_155_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >42</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist7_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_4_155_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >36</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >43</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist7_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_4_155_fifo|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist7_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_4_155_fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist6_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_3_155_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist6_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_3_155_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist6_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_3_155_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist6_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_3_155_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist6_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_3_155_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist6_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_3_155_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >84</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist6_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_3_155_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist6_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_3_155_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >68</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >75</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist6_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_3_155_fifo|fifo</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist6_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_3_155_fifo</TD>
<TD >68</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >68</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist3_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_0_155_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist3_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_0_155_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist3_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_0_155_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist3_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_0_155_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist3_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_0_155_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist3_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_0_155_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >29</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist3_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_0_155_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist3_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_0_155_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >13</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >20</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist3_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_0_155_fifo|fifo</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist3_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_0_155_fifo</TD>
<TD >13</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >13</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d_full_detector|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d_full_detector|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d_full_detector|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d_full_detector|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d_full_detector|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d_full_detector|acl_reset_handler_inst|reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d_full_detector|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d_full_detector|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d_full_detector|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d_full_detector</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d_full_detector</TD>
<TD >6</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >2</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d17_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d18|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d17_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d18|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d17_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d18|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d17_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d18|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >10</TD>
<TD >5</TD>
<TD >0</TD>
<TD >5</TD>
<TD >1</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d17_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d18|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >10</TD>
<TD >5</TD>
<TD >0</TD>
<TD >5</TD>
<TD >1</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d17_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d18|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >78</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d17_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d18|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d17_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d18|fifo|scfifo_component|auto_generated</TD>
<TD >68</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >72</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d17_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d18|fifo</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d17_data_fifo_aunroll_x|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d18</TD>
<TD >68</TD>
<TD >62</TD>
<TD >0</TD>
<TD >62</TD>
<TD >66</TD>
<TD >62</TD>
<TD >62</TD>
<TD >62</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d17_data_fifo_aunroll_x</TD>
<TD >37</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_acl_sfc_exit_c0_for_body_avgpool2d_c0_exit_avgpool2d_aunroll_x</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|redist14_fracRPreExc_uid117_block_rsrvd_fix_b_2</TD>
<TD >26</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|redist37_excZ_aSig_uid17_uid24_block_rsrvd_fix_q_4</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|redist31_excZ_bSig_uid18_uid38_block_rsrvd_fix_q_12</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|rUdf_uid116_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|redist16_aMinusA_uid88_block_rsrvd_fix_q_3</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|redist12_regInputs_uid119_block_rsrvd_fix_q_3</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|regInputs_uid119_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|rOvf_uid112_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|redist13_expRPreExc_uid118_block_rsrvd_fix_b_2</TD>
<TD >11</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|redist15_fracPostNormRndRange_uid103_block_rsrvd_fix_b_1</TD>
<TD >27</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >24</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|rBi_uid101_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|redist1_leftShiftStageSel4Dto3_uid233_fracPostNormExt_uid89_block_rsrvd_fix_merged_bit_select_d_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|redist0_leftShiftStageSel4Dto3_uid233_fracPostNormExt_uid89_block_rsrvd_fix_merged_bit_select_c_1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|redist18_fracGRS_uid85_block_rsrvd_fix_q_3</TD>
<TD >31</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >28</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|redist8_vStage_uid155_lzCountVal_uid86_block_rsrvd_fix_b_2</TD>
<TD >15</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >12</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|signRPostExc_uid140_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|redist34_excI_aSig_uid28_block_rsrvd_fix_q_4</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|redist29_excI_bSig_uid42_block_rsrvd_fix_q_11</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|redist21_effSub_uid53_block_rsrvd_fix_q_9</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|redist33_excN_aSig_uid29_block_rsrvd_fix_q_4</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|excN_aSig_uid29_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|redist27_excN_bSig_uid43_block_rsrvd_fix_q_11</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|excN_bSig_uid43_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|redist11_signRInfRZRReg_uid138_block_rsrvd_fix_q_3</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|signRInfRZRReg_uid138_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|excI_aSig_uid28_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|redist35_fracXIsZero_uid26_block_rsrvd_fix_q_4</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|fracXIsZero_uid26_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|redist28_excI_bSig_uid42_block_rsrvd_fix_q_8</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|excI_bSig_uid42_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|redist36_excZ_aSig_uid17_uid24_block_rsrvd_fix_q_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|redist30_excZ_bSig_uid18_uid38_block_rsrvd_fix_q_9</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|redist23_sigB_uid52_block_rsrvd_fix_b_9</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|excR_aSig_uid32_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_outputreg</TD>
<TD >11</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|auto_generated|altsyncram1</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|redist39_exp_aSig_uid22_block_rsrvd_fix_b_8_mem_dmem|auto_generated</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|redist26_excR_bSig_uid46_block_rsrvd_fix_q_8</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|excR_bSig_uid46_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|expXIsMax_uid39_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|redist25_sigA_uid51_block_rsrvd_fix_b_9</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|redist5_r_uid180_lzCountVal_uid86_block_rsrvd_fix_q_1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|redist6_vCount_uid167_lzCountVal_uid86_block_rsrvd_fix_q_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|redist2_rVStage_uid160_lzCountVal_uid86_block_rsrvd_fix_merged_bit_select_b_1</TD>
<TD >11</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|redist3_rVStage_uid160_lzCountVal_uid86_block_rsrvd_fix_merged_bit_select_c_1</TD>
<TD >11</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|redist7_vCount_uid161_lzCountVal_uid86_block_rsrvd_fix_q_2</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|vCount_uid161_lzCountVal_uid86_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|redist10_rVStage_uid152_lzCountVal_uid86_block_rsrvd_fix_b_1</TD>
<TD >19</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >16</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|redist17_fracGRS_uid85_block_rsrvd_fix_q_1</TD>
<TD >31</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|redist9_vCount_uid153_lzCountVal_uid86_block_rsrvd_fix_q_3</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|vCount_uid153_lzCountVal_uid86_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|redist20_cmpEQ_stickyBits_cZwF_uid72_block_rsrvd_fix_q_2</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|redist19_rangeFracAddResultMwfp3Dto0_uid84_block_rsrvd_fix_b_1</TD>
<TD >30</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >27</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|effSubInvSticky_uid75_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|redist38_frac_aSig_uid23_block_rsrvd_fix_b_4_outputreg</TD>
<TD >26</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|redist38_frac_aSig_uid23_block_rsrvd_fix_b_4</TD>
<TD >26</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|fracBAddOpPostXor_uid82_block_rsrvd_fix_delay</TD>
<TD >30</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >27</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|alignFracBPostShiftOut_uid69_block_rsrvd_fix_delay</TD>
<TD >52</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >49</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|redist4_rightShiftStageSel5Dto4_uid195_alignmentShifter_uid65_block_rsrvd_fix_merged_bit_select_d_1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|redist32_frac_bSig_uid37_block_rsrvd_fix_b_1</TD>
<TD >26</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|excZ_bSig_uid18_uid38_block_rsrvd_fix_delay</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|redist24_sigA_uid51_block_rsrvd_fix_b_3</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|redist22_sigB_uid52_block_rsrvd_fix_b_3</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|redist43_in_0_in_0_1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|redist41_fracY_uid11_block_rsrvd_fix_b_1</TD>
<TD >26</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|redist40_expY_uid12_block_rsrvd_fix_b_1</TD>
<TD >11</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d|redist42_sigY_uid10_block_rsrvd_fix_b_1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|thei_add_avgpool2d</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x|redist0_sync_in_aunroll_x_in_i_valid_14</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x|thei_sfc_logic_c0_for_body_avgpool2d_c0_enter_avgpool2d6_aunroll_x</TD>
<TD >68</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_sfc_c0_for_body_avgpool2d_c0_enter_avgpool2d_aunroll_x</TD>
<TD >69</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >35</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist4_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_1_154_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist4_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_1_154_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist4_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_1_154_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist4_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_1_154_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist4_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_1_154_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist4_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_1_154_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >52</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist4_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_1_154_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >42</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist4_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_1_154_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >36</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >43</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist4_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_1_154_fifo|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist4_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_1_154_fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thebubble_out_avgpool2d_B1_merge_reg_aunroll_x_1_reg</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist5_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_2_138_fifo|fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist5_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_2_138_fifo|fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist5_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_2_138_fifo|fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist5_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_2_138_fifo|fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist5_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_2_138_fifo|fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist5_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_2_138_fifo|fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >52</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist5_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_2_138_fifo|fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >42</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist5_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_2_138_fifo|fifo|scfifo_component|auto_generated</TD>
<TD >36</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >43</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist5_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_2_138_fifo|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theredist5_avgpool2d_B1_merge_reg_aunroll_x_out_data_out_2_138_fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_syncbuf_input_im_sync_buffer_avgpool2d|thei_syncbuf_input_im_sync_buffer_avgpool2d1</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_syncbuf_input_im_sync_buffer_avgpool2d</TD>
<TD >69</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >66</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_load_unnamed_avgpool2d0_avgpool2d|thei_load_unnamed_avgpool2d0_avgpool2d5|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_load_unnamed_avgpool2d0_avgpool2d|thei_load_unnamed_avgpool2d0_avgpool2d5|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_load_unnamed_avgpool2d0_avgpool2d|thei_load_unnamed_avgpool2d0_avgpool2d5|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_load_unnamed_avgpool2d0_avgpool2d|thei_load_unnamed_avgpool2d0_avgpool2d5|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|two_comparison</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_load_unnamed_avgpool2d0_avgpool2d|thei_load_unnamed_avgpool2d0_avgpool2d5|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_load_unnamed_avgpool2d0_avgpool2d|thei_load_unnamed_avgpool2d0_avgpool2d5|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo|FIFOram</TD>
<TD >276</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >256</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_load_unnamed_avgpool2d0_avgpool2d|thei_load_unnamed_avgpool2d0_avgpool2d5|bursting_read|pipelined_read|rd_back_wfifo|auto_generated|dpfifo</TD>
<TD >261</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >257</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_load_unnamed_avgpool2d0_avgpool2d|thei_load_unnamed_avgpool2d0_avgpool2d5|bursting_read|pipelined_read|rd_back_wfifo|auto_generated</TD>
<TD >260</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >257</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_load_unnamed_avgpool2d0_avgpool2d|thei_load_unnamed_avgpool2d0_avgpool2d5|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_load_unnamed_avgpool2d0_avgpool2d|thei_load_unnamed_avgpool2d0_avgpool2d5|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_load_unnamed_avgpool2d0_avgpool2d|thei_load_unnamed_avgpool2d0_avgpool2d5|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_load_unnamed_avgpool2d0_avgpool2d|thei_load_unnamed_avgpool2d0_avgpool2d5|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|two_comparison</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_load_unnamed_avgpool2d0_avgpool2d|thei_load_unnamed_avgpool2d0_avgpool2d5|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_load_unnamed_avgpool2d0_avgpool2d|thei_load_unnamed_avgpool2d0_avgpool2d5|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo|FIFOram</TD>
<TD >50</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_load_unnamed_avgpool2d0_avgpool2d|thei_load_unnamed_avgpool2d0_avgpool2d5|bursting_read|pipelined_read|rd_request_fifo|auto_generated|dpfifo</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_load_unnamed_avgpool2d0_avgpool2d|thei_load_unnamed_avgpool2d0_avgpool2d5|bursting_read|pipelined_read|rd_request_fifo|auto_generated</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_load_unnamed_avgpool2d0_avgpool2d|thei_load_unnamed_avgpool2d0_avgpool2d5|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_load_unnamed_avgpool2d0_avgpool2d|thei_load_unnamed_avgpool2d0_avgpool2d5|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_load_unnamed_avgpool2d0_avgpool2d|thei_load_unnamed_avgpool2d0_avgpool2d5|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_load_unnamed_avgpool2d0_avgpool2d|thei_load_unnamed_avgpool2d0_avgpool2d5|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|two_comparison</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_load_unnamed_avgpool2d0_avgpool2d|thei_load_unnamed_avgpool2d0_avgpool2d5|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >16</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >1</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_load_unnamed_avgpool2d0_avgpool2d|thei_load_unnamed_avgpool2d0_avgpool2d5|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo|FIFOram</TD>
<TD >24</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_load_unnamed_avgpool2d0_avgpool2d|thei_load_unnamed_avgpool2d0_avgpool2d5|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated|dpfifo</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_load_unnamed_avgpool2d0_avgpool2d|thei_load_unnamed_avgpool2d0_avgpool2d5|bursting_read|pipelined_read|GEN_WORD_OFFSET_FIFO.offset_fifo|auto_generated</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_load_unnamed_avgpool2d0_avgpool2d|thei_load_unnamed_avgpool2d0_avgpool2d5|bursting_read|pipelined_read</TD>
<TD >317</TD>
<TD >37</TD>
<TD >20</TD>
<TD >37</TD>
<TD >103</TD>
<TD >37</TD>
<TD >37</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_load_unnamed_avgpool2d0_avgpool2d|thei_load_unnamed_avgpool2d0_avgpool2d5|bursting_read|coalescer</TD>
<TD >34</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_load_unnamed_avgpool2d0_avgpool2d|thei_load_unnamed_avgpool2d0_avgpool2d5|bursting_read|GEN_PIPE_INPUT.in_pipeline</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_load_unnamed_avgpool2d0_avgpool2d|thei_load_unnamed_avgpool2d0_avgpool2d5|bursting_read</TD>
<TD >295</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >104</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_load_unnamed_avgpool2d0_avgpool2d|thei_load_unnamed_avgpool2d0_avgpool2d5|u_permute_address</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_load_unnamed_avgpool2d0_avgpool2d|thei_load_unnamed_avgpool2d0_avgpool2d5|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_load_unnamed_avgpool2d0_avgpool2d|thei_load_unnamed_avgpool2d0_avgpool2d5|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_load_unnamed_avgpool2d0_avgpool2d|thei_load_unnamed_avgpool2d0_avgpool2d5|acl_reset_handler_inst|reset_fanout_pipeline|GEN_SYNCHRONIZER.reset_synchronizer</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_load_unnamed_avgpool2d0_avgpool2d|thei_load_unnamed_avgpool2d0_avgpool2d5|acl_reset_handler_inst|reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_load_unnamed_avgpool2d0_avgpool2d|thei_load_unnamed_avgpool2d0_avgpool2d5|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_load_unnamed_avgpool2d0_avgpool2d|thei_load_unnamed_avgpool2d0_avgpool2d5</TD>
<TD >460</TD>
<TD >494</TD>
<TD >0</TD>
<TD >494</TD>
<TD >430</TD>
<TD >494</TD>
<TD >494</TD>
<TD >494</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_load_unnamed_avgpool2d0_avgpool2d|thereaddata_reg_unnamed_avgpool2d0_avgpool2d0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|thei_load_unnamed_avgpool2d0_avgpool2d</TD>
<TD >329</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >360</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region|theavgpool2d_B1_merge_reg_aunroll_x</TD>
<TD >173</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >171</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|thebb_avgpool2d_B1_stall_region</TD>
<TD >497</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >498</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1|theavgpool2d_B1_merge</TD>
<TD >343</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >172</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1</TD>
<TD >732</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >499</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1_sr_0_aunroll_x</TD>
<TD >173</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >171</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B1_sr_1_aunroll_x</TD>
<TD >173</TD>
<TD >73</TD>
<TD >0</TD>
<TD >73</TD>
<TD >171</TD>
<TD >73</TD>
<TD >73</TD>
<TD >73</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B0|theavgpool2d_B0_branch</TD>
<TD >100</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >98</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B0|thebb_avgpool2d_B0_stall_region|theavgpool2d_B0_merge_reg_aunroll_x</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B0|thebb_avgpool2d_B0_stall_region</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >98</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B0|theavgpool2d_B0_merge</TD>
<TD >36</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|thebb_avgpool2d_B0</TD>
<TD >164</TD>
<TD >0</TD>
<TD >128</TD>
<TD >0</TD>
<TD >98</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|theloop_limiter_avgpool2d0|thelimiter</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function|theloop_limiter_avgpool2d0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel|theavgpool2d_function</TD>
<TD >875</TD>
<TD >1</TD>
<TD >160</TD>
<TD >1</TD>
<TD >655</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0|kernel</TD>
<TD >1388</TD>
<TD >1</TD>
<TD >512</TD>
<TD >1</TD>
<TD >656</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_inst_0</TD>
<TD >1387</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >656</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_id_iter_inst_0|work_item_iterator</TD>
<TD >488</TD>
<TD >294</TD>
<TD >97</TD>
<TD >294</TD>
<TD >292</TD>
<TD >294</TD>
<TD >294</TD>
<TD >294</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|wr_ptr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|usedw_counter</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|rd_ptr_msb</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|three_comparison</TD>
<TD >4</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >1</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|almost_full_comparer</TD>
<TD >4</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >1</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo|FIFOram</TD>
<TD >200</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >192</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated|dpfifo</TD>
<TD >197</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >196</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_id_iter_inst_0|group_id_fifo|scfifo_component|auto_generated</TD>
<TD >196</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >197</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_id_iter_inst_0|group_id_fifo</TD>
<TD >196</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >194</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_id_iter_inst_0|use_base_inst</TD>
<TD >5</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_id_iter_inst_0|acl_valid</TD>
<TD >5</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_id_iter_inst_0|register_block[2].acl_grid</TD>
<TD >36</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_id_iter_inst_0|register_block[2].acl_lid</TD>
<TD >36</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_id_iter_inst_0|register_block[2].acl_gid</TD>
<TD >36</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_id_iter_inst_0|register_block[1].acl_grid</TD>
<TD >36</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_id_iter_inst_0|register_block[1].acl_lid</TD>
<TD >36</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_id_iter_inst_0|register_block[1].acl_gid</TD>
<TD >36</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_id_iter_inst_0|register_block[0].acl_grid</TD>
<TD >36</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_id_iter_inst_0|register_block[0].acl_lid</TD>
<TD >36</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_id_iter_inst_0|register_block[0].acl_gid</TD>
<TD >36</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_id_iter_inst_0</TD>
<TD >389</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >292</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_cra_slave_inst</TD>
<TD >85</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >643</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_finish_detector|ndrange_completed|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_finish_detector|ndrange_completed|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_finish_detector|ndrange_completed|acl_reset_handler_inst|reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_finish_detector|ndrange_completed|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_finish_detector|ndrange_completed</TD>
<TD >5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >96</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_finish_detector|ndrange_sum|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_finish_detector|ndrange_sum|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_finish_detector|ndrange_sum|acl_reset_handler_inst|reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_finish_detector|ndrange_sum|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_finish_detector|ndrange_sum</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >96</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_finish_detector|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_finish_detector|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_finish_detector|acl_reset_handler_inst|reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_finish_detector|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_finish_detector</TD>
<TD >41</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst|avgpool2d_workgroup_dispatcher</TD>
<TD >197</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >195</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system|avgpool2d_std_ic_inst</TD>
<TD >600</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >718</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|squeezenet_system</TD>
<TD >575</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >586</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|cra_root|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|cra_root|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|cra_root|acl_reset_handler_inst|reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|cra_root|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|cra_root</TD>
<TD >165</TD>
<TD >0</TD>
<TD >17</TD>
<TD >0</TD>
<TD >148</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|avs_maxpool2d_cra_cra_ring|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|avs_maxpool2d_cra_cra_ring|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|avs_maxpool2d_cra_cra_ring|acl_reset_handler_inst|reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|avs_maxpool2d_cra_cra_ring|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|avs_maxpool2d_cra_cra_ring</TD>
<TD >149</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >160</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|avs_conv2d3x3_cra_cra_ring|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|avs_conv2d3x3_cra_cra_ring|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|avs_conv2d3x3_cra_cra_ring|acl_reset_handler_inst|reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|avs_conv2d3x3_cra_cra_ring|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|avs_conv2d3x3_cra_cra_ring</TD>
<TD >149</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >161</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|avs_conv2d1x1_cra_cra_ring|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|avs_conv2d1x1_cra_cra_ring|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|avs_conv2d1x1_cra_cra_ring|acl_reset_handler_inst|reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|avs_conv2d1x1_cra_cra_ring|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|avs_conv2d1x1_cra_cra_ring</TD>
<TD >149</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >161</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|avs_avgpool2d_cra_cra_ring|acl_reset_handler_inst|reset_fanout_pipeline|reset_sync_fanout_pipeline_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|avs_avgpool2d_cra_cra_ring|acl_reset_handler_inst|reset_fanout_pipeline|pulse_extender</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|avs_avgpool2d_cra_cra_ring|acl_reset_handler_inst|reset_fanout_pipeline</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|avs_avgpool2d_cra_cra_ring|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|avs_avgpool2d_cra_cra_ring</TD>
<TD >149</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >160</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|rst_controller_003|alt_rst_req_sync_uq1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|rst_controller_003|alt_rst_sync_uq1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|rst_controller_003</TD>
<TD >33</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >1</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|rst_controller_002|alt_rst_req_sync_uq1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|rst_controller_002|alt_rst_sync_uq1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|rst_controller_002</TD>
<TD >33</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >1</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|rst_controller_001|alt_rst_req_sync_uq1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|rst_controller_001|alt_rst_sync_uq1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|rst_controller_001</TD>
<TD >33</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >1</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|rst_controller|alt_rst_req_sync_uq1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|rst_controller|alt_rst_sync_uq1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|rst_controller</TD>
<TD >33</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >1</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|irq_mapper_001</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|irq_mapper</TD>
<TD >1</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >32</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_3|address_span_extender_kernel_windowed_slave_translator</TD>
<TD >596</TD>
<TD >4</TD>
<TD >5</TD>
<TD >4</TD>
<TD >578</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_3|clock_cross_kernel_mem1_m0_translator</TD>
<TD >589</TD>
<TD >18</TD>
<TD >2</TD>
<TD >18</TD>
<TD >590</TD>
<TD >18</TD>
<TD >18</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_3</TD>
<TD >581</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >578</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_2|avalon_st_adapter_001|error_adapter_0</TD>
<TD >38</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_2|avalon_st_adapter_001</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_2|avalon_st_adapter|error_adapter_0</TD>
<TD >38</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_2|avalon_st_adapter</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_2|rsp_mux|arb|adder</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_2|rsp_mux|arb</TD>
<TD >6</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_2|rsp_mux</TD>
<TD >185</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >93</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_2|rsp_demux_001</TD>
<TD >94</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >92</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_2|rsp_demux</TD>
<TD >94</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >92</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_2|cmd_mux_001</TD>
<TD >94</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >92</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_2|cmd_mux</TD>
<TD >94</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >92</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_2|cmd_demux</TD>
<TD >96</TD>
<TD >4</TD>
<TD >2</TD>
<TD >4</TD>
<TD >183</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_2|pipe_stage_host_ctrl_m0_limiter</TD>
<TD >186</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >185</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_2|router_002|the_default_decode</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_2|router_002</TD>
<TD >92</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >92</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_2|router_001|the_default_decode</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_2|router_001</TD>
<TD >92</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >92</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_2|router|the_default_decode</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_2|router</TD>
<TD >92</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >92</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_2|version_id_s_agent_rsp_fifo</TD>
<TD >132</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >91</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_2|version_id_s_agent|uncompressor</TD>
<TD >30</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_2|version_id_s_agent</TD>
<TD >259</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >276</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_2|acl_kernel_interface_ctrl_agent_rsp_fifo</TD>
<TD >132</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >91</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_2|acl_kernel_interface_ctrl_agent|uncompressor</TD>
<TD >30</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_2|acl_kernel_interface_ctrl_agent</TD>
<TD >259</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >276</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_2|pipe_stage_host_ctrl_m0_agent</TD>
<TD >153</TD>
<TD >31</TD>
<TD >60</TD>
<TD >31</TD>
<TD >124</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_2|version_id_s_translator</TD>
<TD >99</TD>
<TD >6</TD>
<TD >15</TD>
<TD >6</TD>
<TD >35</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_2|acl_kernel_interface_ctrl_translator</TD>
<TD >99</TD>
<TD >4</TD>
<TD >2</TD>
<TD >4</TD>
<TD >88</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_2|pipe_stage_host_ctrl_m0_translator</TD>
<TD >100</TD>
<TD >10</TD>
<TD >2</TD>
<TD >10</TD>
<TD >93</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_2</TD>
<TD >124</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >89</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_1|avalon_st_adapter|error_adapter_0</TD>
<TD >38</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_1|avalon_st_adapter</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_1|rsp_mux_001</TD>
<TD >120</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >118</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_1|rsp_mux</TD>
<TD >120</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >118</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_1|rsp_demux</TD>
<TD >121</TD>
<TD >4</TD>
<TD >2</TD>
<TD >4</TD>
<TD >235</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_1|cmd_mux|arb|adder</TD>
<TD >8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >4</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_1|cmd_mux|arb</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_1|cmd_mux</TD>
<TD >237</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >119</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_1|cmd_demux_001</TD>
<TD >120</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >118</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_1|cmd_demux</TD>
<TD >120</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >118</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_1|pipe_stage_host_ctrl_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|dc_sub|subtract</TD>
<TD >17</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_1|pipe_stage_host_ctrl_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|dc_sub</TD>
<TD >16</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_1|pipe_stage_host_ctrl_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|db_sub|subtract</TD>
<TD >17</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_1|pipe_stage_host_ctrl_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|db_sub</TD>
<TD >16</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_1|pipe_stage_host_ctrl_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|da_sub|subtract</TD>
<TD >17</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_1|pipe_stage_host_ctrl_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|da_sub</TD>
<TD >16</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_1|pipe_stage_host_ctrl_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|bc_sub|subtract</TD>
<TD >17</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_1|pipe_stage_host_ctrl_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|bc_sub</TD>
<TD >16</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_1|pipe_stage_host_ctrl_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|ac_sub|subtract</TD>
<TD >17</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_1|pipe_stage_host_ctrl_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|ac_sub</TD>
<TD >16</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_1|pipe_stage_host_ctrl_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|ab_sub|subtract</TD>
<TD >17</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_1|pipe_stage_host_ctrl_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min|ab_sub</TD>
<TD >16</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_1|pipe_stage_host_ctrl_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_min</TD>
<TD >31</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_1|pipe_stage_host_ctrl_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|the_burstwrap_increment</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_1|pipe_stage_host_ctrl_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|align_address_to_size</TD>
<TD >29</TD>
<TD >5</TD>
<TD >0</TD>
<TD >5</TD>
<TD >23</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_1|pipe_stage_host_ctrl_s0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter</TD>
<TD >120</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >118</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_1|pipe_stage_host_ctrl_s0_burst_adapter</TD>
<TD >120</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >118</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_1|router_002|the_default_decode</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_1|router_002</TD>
<TD >118</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >118</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_1|router_001|the_default_decode</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_1|router_001</TD>
<TD >118</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >118</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_1|router|the_default_decode</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_1|router</TD>
<TD >118</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >118</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_1|pipe_stage_host_ctrl_s0_agent_rdata_fifo</TD>
<TD >79</TD>
<TD >41</TD>
<TD >0</TD>
<TD >41</TD>
<TD >36</TD>
<TD >41</TD>
<TD >41</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_1|pipe_stage_host_ctrl_s0_agent_rsp_fifo</TD>
<TD >158</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >117</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_1|pipe_stage_host_ctrl_s0_agent|uncompressor</TD>
<TD >45</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >43</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_1|pipe_stage_host_ctrl_s0_agent</TD>
<TD >311</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >333</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_1|hps_h2f_lw_axi_master_agent|align_address_to_size</TD>
<TD >38</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_1|hps_h2f_lw_axi_master_agent</TD>
<TD >413</TD>
<TD >83</TD>
<TD >183</TD>
<TD >83</TD>
<TD >298</TD>
<TD >83</TD>
<TD >83</TD>
<TD >83</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_1|pipe_stage_host_ctrl_s0_translator</TD>
<TD >104</TD>
<TD >4</TD>
<TD >5</TD>
<TD >4</TD>
<TD >90</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_1</TD>
<TD >193</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >122</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_0|avalon_st_adapter|error_adapter_0</TD>
<TD >262</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >261</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_0|avalon_st_adapter</TD>
<TD >262</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >261</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_0|rsp_mux</TD>
<TD >371</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >369</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_0|rsp_demux</TD>
<TD >371</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >369</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_0|cmd_mux</TD>
<TD >371</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >369</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_0|cmd_demux</TD>
<TD >371</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >369</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_0|router_001|the_default_decode</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_0|router_001</TD>
<TD >370</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >369</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_0|router|the_default_decode</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_0|router</TD>
<TD >370</TD>
<TD >2</TD>
<TD >3</TD>
<TD >2</TD>
<TD >369</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_0|hps_f2h_sdram0_data_agent_rsp_fifo</TD>
<TD >410</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >369</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_0|hps_f2h_sdram0_data_agent|uncompressor</TD>
<TD >56</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >54</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_0|hps_f2h_sdram0_data_agent</TD>
<TD >1262</TD>
<TD >266</TD>
<TD >262</TD>
<TD >266</TD>
<TD >1334</TD>
<TD >266</TD>
<TD >266</TD>
<TD >266</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_0|address_span_extender_kernel_expanded_master_agent</TD>
<TD >705</TD>
<TD >34</TD>
<TD >116</TD>
<TD >34</TD>
<TD >626</TD>
<TD >34</TD>
<TD >34</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_0|hps_f2h_sdram0_data_translator</TD>
<TD >601</TD>
<TD >4</TD>
<TD >5</TD>
<TD >4</TD>
<TD >583</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_0|address_span_extender_kernel_expanded_master_translator</TD>
<TD >596</TD>
<TD >9</TD>
<TD >0</TD>
<TD >9</TD>
<TD >592</TD>
<TD >9</TD>
<TD >9</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|mm_interconnect_0</TD>
<TD >588</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >583</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|version_id</TD>
<TD >3</TD>
<TD >32</TD>
<TD >3</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|pll</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|pipe_stage_host_ctrl</TD>
<TD >94</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >90</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|dll</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|oct</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|c0</TD>
<TD >228</TD>
<TD >173</TD>
<TD >8</TD>
<TD >173</TD>
<TD >280</TD>
<TD >173</TD>
<TD >173</TD>
<TD >173</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|seq</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst</TD>
<TD >135</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs</TD>
<TD >135</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst</TD>
<TD >135</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs</TD>
<TD >135</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst</TD>
<TD >135</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs</TD>
<TD >135</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst</TD>
<TD >135</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >36</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs</TD>
<TD >135</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad</TD>
<TD >7</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad</TD>
<TD >37</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >6</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad</TD>
<TD >19</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad</TD>
<TD >91</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >15</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[23].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[22].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[21].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[18].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[17].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[16].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[15].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[14].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[13].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[12].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[11].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[10].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[9].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[7].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[6].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[5].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[4].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[3].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[2].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[1].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads</TD>
<TD >118</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >27</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads</TD>
<TD >633</TD>
<TD >58</TD>
<TD >118</TD>
<TD >58</TD>
<TD >220</TD>
<TD >58</TD>
<TD >58</TD>
<TD >58</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc</TD>
<TD >10</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0|umemphy</TD>
<TD >975</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >366</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|p0</TD>
<TD >878</TD>
<TD >545</TD>
<TD >0</TD>
<TD >545</TD>
<TD >130</TD>
<TD >545</TD>
<TD >545</TD>
<TD >545</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst|pll</TD>
<TD >2</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >12</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border|hps_sdram_inst</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io|border</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|hps_io</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >57</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps|fpga_interfaces</TD>
<TD >457</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >415</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|hps</TD>
<TD >468</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >456</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >57</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|clock_cross_kernel_mem1|rsp_fifo|read_crosser|sync[6].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|clock_cross_kernel_mem1|rsp_fifo|read_crosser|sync[5].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|clock_cross_kernel_mem1|rsp_fifo|read_crosser|sync[4].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|clock_cross_kernel_mem1|rsp_fifo|read_crosser|sync[3].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|clock_cross_kernel_mem1|rsp_fifo|read_crosser|sync[2].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|clock_cross_kernel_mem1|rsp_fifo|read_crosser|sync[1].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|clock_cross_kernel_mem1|rsp_fifo|read_crosser|sync[0].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|clock_cross_kernel_mem1|rsp_fifo|read_crosser</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|clock_cross_kernel_mem1|rsp_fifo|write_crosser|sync[6].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|clock_cross_kernel_mem1|rsp_fifo|write_crosser|sync[5].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|clock_cross_kernel_mem1|rsp_fifo|write_crosser|sync[4].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|clock_cross_kernel_mem1|rsp_fifo|write_crosser|sync[3].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|clock_cross_kernel_mem1|rsp_fifo|write_crosser|sync[2].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|clock_cross_kernel_mem1|rsp_fifo|write_crosser|sync[1].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|clock_cross_kernel_mem1|rsp_fifo|write_crosser|sync[0].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|clock_cross_kernel_mem1|rsp_fifo|write_crosser</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|clock_cross_kernel_mem1|rsp_fifo</TD>
<TD >337</TD>
<TD >76</TD>
<TD >0</TD>
<TD >76</TD>
<TD >265</TD>
<TD >76</TD>
<TD >76</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|clock_cross_kernel_mem1|cmd_fifo|read_crosser|sync[6].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|clock_cross_kernel_mem1|cmd_fifo|read_crosser|sync[5].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|clock_cross_kernel_mem1|cmd_fifo|read_crosser|sync[4].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|clock_cross_kernel_mem1|cmd_fifo|read_crosser|sync[3].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|clock_cross_kernel_mem1|cmd_fifo|read_crosser|sync[2].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|clock_cross_kernel_mem1|cmd_fifo|read_crosser|sync[1].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|clock_cross_kernel_mem1|cmd_fifo|read_crosser|sync[0].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|clock_cross_kernel_mem1|cmd_fifo|read_crosser</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|clock_cross_kernel_mem1|cmd_fifo|write_crosser|sync[6].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|clock_cross_kernel_mem1|cmd_fifo|write_crosser|sync[5].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|clock_cross_kernel_mem1|cmd_fifo|write_crosser|sync[4].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|clock_cross_kernel_mem1|cmd_fifo|write_crosser|sync[3].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|clock_cross_kernel_mem1|cmd_fifo|write_crosser|sync[2].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|clock_cross_kernel_mem1|cmd_fifo|write_crosser|sync[1].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|clock_cross_kernel_mem1|cmd_fifo|write_crosser|sync[0].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|clock_cross_kernel_mem1|cmd_fifo|write_crosser</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|clock_cross_kernel_mem1|cmd_fifo</TD>
<TD >402</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >323</TD>
<TD >75</TD>
<TD >75</TD>
<TD >75</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|clock_cross_kernel_mem1</TD>
<TD >583</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >579</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|address_span_extender_kernel</TD>
<TD >655</TD>
<TD >80</TD>
<TD >0</TD>
<TD >80</TD>
<TD >585</TD>
<TD >80</TD>
<TD >80</TD>
<TD >80</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|rst_controller_002|alt_rst_req_sync_uq1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|rst_controller_002|alt_rst_sync_uq1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|rst_controller_002</TD>
<TD >33</TD>
<TD >30</TD>
<TD >0</TD>
<TD >30</TD>
<TD >1</TD>
<TD >30</TD>
<TD >30</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|rst_controller_001|alt_rst_req_sync_uq1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|rst_controller_001|alt_rst_sync_uq1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|rst_controller_001</TD>
<TD >33</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >1</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|rst_controller|alt_rst_req_sync_uq1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|rst_controller|alt_rst_sync_uq1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|rst_controller</TD>
<TD >33</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >2</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|irq_mapper</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|avalon_st_adapter_006|error_adapter_0</TD>
<TD >38</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|avalon_st_adapter_006</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|avalon_st_adapter_005|error_adapter_0</TD>
<TD >38</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|avalon_st_adapter_005</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|avalon_st_adapter_004|error_adapter_0</TD>
<TD >38</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|avalon_st_adapter_004</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|avalon_st_adapter_003|error_adapter_0</TD>
<TD >70</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >69</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|avalon_st_adapter_003</TD>
<TD >70</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|avalon_st_adapter_002|error_adapter_0</TD>
<TD >70</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >69</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|avalon_st_adapter_002</TD>
<TD >70</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|avalon_st_adapter_001|error_adapter_0</TD>
<TD >70</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >69</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|avalon_st_adapter_001</TD>
<TD >70</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|avalon_st_adapter|error_adapter_0</TD>
<TD >38</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|avalon_st_adapter</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|crosser_003|clock_xer|out_to_in_synchronizer</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|crosser_003|clock_xer|in_to_out_synchronizer</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|crosser_003|clock_xer</TD>
<TD >104</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >100</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|crosser_003</TD>
<TD >106</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >100</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|crosser_002|clock_xer|out_to_in_synchronizer</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|crosser_002|clock_xer|in_to_out_synchronizer</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|crosser_002|clock_xer</TD>
<TD >104</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >100</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|crosser_002</TD>
<TD >106</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >100</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|crosser_001|clock_xer|out_to_in_synchronizer</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|crosser_001|clock_xer|in_to_out_synchronizer</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|crosser_001|clock_xer</TD>
<TD >104</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >100</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|crosser_001</TD>
<TD >106</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >100</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|crosser|clock_xer|out_to_in_synchronizer</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|crosser|clock_xer|in_to_out_synchronizer</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|crosser|clock_xer</TD>
<TD >104</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >100</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|crosser</TD>
<TD >106</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >100</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|sw_reset_s_rsp_width_adapter</TD>
<TD >141</TD>
<TD >3</TD>
<TD >2</TD>
<TD >3</TD>
<TD >100</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|sys_description_rom_s1_rsp_width_adapter</TD>
<TD >141</TD>
<TD >3</TD>
<TD >2</TD>
<TD >3</TD>
<TD >100</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|address_span_extender_0_cntl_rsp_width_adapter</TD>
<TD >141</TD>
<TD >3</TD>
<TD >2</TD>
<TD >3</TD>
<TD >100</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|sw_reset_s_cmd_width_adapter|uncompressor</TD>
<TD >29</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >22</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|sw_reset_s_cmd_width_adapter</TD>
<TD >105</TD>
<TD >12</TD>
<TD >0</TD>
<TD >12</TD>
<TD >136</TD>
<TD >12</TD>
<TD >12</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|sys_description_rom_s1_cmd_width_adapter|uncompressor</TD>
<TD >29</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >22</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|sys_description_rom_s1_cmd_width_adapter</TD>
<TD >105</TD>
<TD >12</TD>
<TD >0</TD>
<TD >12</TD>
<TD >136</TD>
<TD >12</TD>
<TD >12</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|address_span_extender_0_cntl_cmd_width_adapter|uncompressor</TD>
<TD >29</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >22</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|address_span_extender_0_cntl_cmd_width_adapter</TD>
<TD >105</TD>
<TD >12</TD>
<TD >0</TD>
<TD >12</TD>
<TD >136</TD>
<TD >12</TD>
<TD >12</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|rsp_mux|arb|adder</TD>
<TD >28</TD>
<TD >14</TD>
<TD >0</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|rsp_mux|arb</TD>
<TD >11</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|rsp_mux</TD>
<TD >696</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >106</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|rsp_demux_006</TD>
<TD >102</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >100</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|rsp_demux_005</TD>
<TD >102</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >100</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|rsp_demux_004</TD>
<TD >102</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >100</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|rsp_demux_003</TD>
<TD >102</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >100</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|rsp_demux_002</TD>
<TD >102</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >100</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|rsp_demux_001</TD>
<TD >102</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >100</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|rsp_demux</TD>
<TD >102</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >100</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|cmd_mux_006</TD>
<TD >102</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >100</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|cmd_mux_005</TD>
<TD >102</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >100</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|cmd_mux_004</TD>
<TD >102</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >100</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|cmd_mux_003</TD>
<TD >102</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >100</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|cmd_mux_002</TD>
<TD >102</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >100</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|cmd_mux_001</TD>
<TD >102</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >100</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|cmd_mux</TD>
<TD >102</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >100</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|cmd_demux</TD>
<TD >114</TD>
<TD >49</TD>
<TD >2</TD>
<TD >49</TD>
<TD >694</TD>
<TD >49</TD>
<TD >49</TD>
<TD >49</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|kernel_cntrl_m0_limiter</TD>
<TD >202</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >206</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|router_007|the_default_decode</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|router_007</TD>
<TD >95</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >100</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|router_006|the_default_decode</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|router_006</TD>
<TD >95</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >100</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|router_005|the_default_decode</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|router_005</TD>
<TD >95</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >100</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|router_004|the_default_decode</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|router_004</TD>
<TD >131</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >136</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|router_003|the_default_decode</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|router_003</TD>
<TD >131</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >136</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|router_002|the_default_decode</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|router_002</TD>
<TD >131</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >136</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|router_001|the_default_decode</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|router_001</TD>
<TD >95</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >100</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|router|the_default_decode</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|router</TD>
<TD >95</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >100</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|irq_ena_0_s_agent_rsp_fifo</TD>
<TD >135</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >94</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|irq_ena_0_s_agent|uncompressor</TD>
<TD >29</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >27</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|irq_ena_0_s_agent</TD>
<TD >270</TD>
<TD >39</TD>
<TD >44</TD>
<TD >39</TD>
<TD >280</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|version_id_0_s_agent_rsp_fifo</TD>
<TD >135</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >94</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|version_id_0_s_agent|uncompressor</TD>
<TD >29</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >27</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|version_id_0_s_agent</TD>
<TD >270</TD>
<TD >39</TD>
<TD >44</TD>
<TD >39</TD>
<TD >280</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|mem_org_mode_s_agent_rsp_fifo</TD>
<TD >135</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >94</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|mem_org_mode_s_agent|uncompressor</TD>
<TD >29</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >27</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|mem_org_mode_s_agent</TD>
<TD >270</TD>
<TD >39</TD>
<TD >44</TD>
<TD >39</TD>
<TD >280</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|sw_reset_s_agent_rsp_fifo</TD>
<TD >171</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >130</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|sw_reset_s_agent|uncompressor</TD>
<TD >29</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >27</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|sw_reset_s_agent</TD>
<TD >406</TD>
<TD >72</TD>
<TD >76</TD>
<TD >72</TD>
<TD >421</TD>
<TD >72</TD>
<TD >72</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|sys_description_rom_s1_agent_rsp_fifo</TD>
<TD >171</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >130</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|sys_description_rom_s1_agent|uncompressor</TD>
<TD >29</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >27</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|sys_description_rom_s1_agent</TD>
<TD >406</TD>
<TD >72</TD>
<TD >76</TD>
<TD >72</TD>
<TD >421</TD>
<TD >72</TD>
<TD >72</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|address_span_extender_0_cntl_agent_rdata_fifo</TD>
<TD >111</TD>
<TD >41</TD>
<TD >0</TD>
<TD >41</TD>
<TD >68</TD>
<TD >41</TD>
<TD >41</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|address_span_extender_0_cntl_agent_rsp_fifo</TD>
<TD >171</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >130</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|address_span_extender_0_cntl_agent|uncompressor</TD>
<TD >29</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >27</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|address_span_extender_0_cntl_agent</TD>
<TD >406</TD>
<TD >72</TD>
<TD >76</TD>
<TD >72</TD>
<TD >421</TD>
<TD >72</TD>
<TD >72</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|address_span_extender_0_windowed_slave_agent_rdata_fifo</TD>
<TD >79</TD>
<TD >41</TD>
<TD >0</TD>
<TD >41</TD>
<TD >36</TD>
<TD >41</TD>
<TD >41</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|address_span_extender_0_windowed_slave_agent_rsp_fifo</TD>
<TD >135</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >94</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|address_span_extender_0_windowed_slave_agent|uncompressor</TD>
<TD >29</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >27</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|address_span_extender_0_windowed_slave_agent</TD>
<TD >270</TD>
<TD >39</TD>
<TD >44</TD>
<TD >39</TD>
<TD >280</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|kernel_cntrl_m0_agent</TD>
<TD >159</TD>
<TD >36</TD>
<TD >64</TD>
<TD >36</TD>
<TD >127</TD>
<TD >36</TD>
<TD >36</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|irq_ena_0_s_translator</TD>
<TD >97</TD>
<TD >5</TD>
<TD >13</TD>
<TD >5</TD>
<TD >72</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|version_id_0_s_translator</TD>
<TD >97</TD>
<TD >6</TD>
<TD >13</TD>
<TD >6</TD>
<TD >35</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|mem_org_mode_s_translator</TD>
<TD >97</TD>
<TD >5</TD>
<TD >13</TD>
<TD >5</TD>
<TD >68</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|sw_reset_s_translator</TD>
<TD >166</TD>
<TD >5</TD>
<TD >13</TD>
<TD >5</TD>
<TD >140</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|sys_description_rom_s1_translator</TD>
<TD >166</TD>
<TD >7</TD>
<TD >5</TD>
<TD >7</TD>
<TD >151</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|address_span_extender_0_cntl_translator</TD>
<TD >166</TD>
<TD >6</TD>
<TD >13</TD>
<TD >6</TD>
<TD >140</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|address_span_extender_0_windowed_slave_translator</TD>
<TD >97</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >83</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1|kernel_cntrl_m0_translator</TD>
<TD >98</TD>
<TD >10</TD>
<TD >2</TD>
<TD >10</TD>
<TD >91</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_1</TD>
<TD >384</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >389</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_0|avalon_st_adapter|error_adapter_0</TD>
<TD >70</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >69</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_0|avalon_st_adapter</TD>
<TD >70</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_0|kernel_cra_s0_rsp_width_adapter</TD>
<TD >147</TD>
<TD >3</TD>
<TD >2</TD>
<TD >3</TD>
<TD >106</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_0|kernel_cra_s0_cmd_width_adapter|uncompressor</TD>
<TD >45</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >38</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_0|kernel_cra_s0_cmd_width_adapter</TD>
<TD >111</TD>
<TD >12</TD>
<TD >0</TD>
<TD >12</TD>
<TD >142</TD>
<TD >12</TD>
<TD >12</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_0|rsp_mux</TD>
<TD >108</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >106</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_0|rsp_demux</TD>
<TD >108</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >106</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_0|cmd_mux</TD>
<TD >108</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >106</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_0|cmd_demux</TD>
<TD >108</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >106</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_0|router_001|the_default_decode</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_0|router_001</TD>
<TD >143</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >142</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_0|router|the_default_decode</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_0|router</TD>
<TD >107</TD>
<TD >2</TD>
<TD >3</TD>
<TD >2</TD>
<TD >106</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_0|kernel_cra_s0_agent_rsp_fifo</TD>
<TD >183</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >142</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_0|kernel_cra_s0_agent|uncompressor</TD>
<TD >45</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >43</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_0|kernel_cra_s0_agent</TD>
<TD >424</TD>
<TD >72</TD>
<TD >70</TD>
<TD >72</TD>
<TD >461</TD>
<TD >72</TD>
<TD >72</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_0|address_span_extender_0_expanded_master_agent</TD>
<TD >181</TD>
<TD >32</TD>
<TD >70</TD>
<TD >32</TD>
<TD >139</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_0|kernel_cra_s0_translator</TD>
<TD >182</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >172</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_0|address_span_extender_0_expanded_master_translator</TD>
<TD >114</TD>
<TD >11</TD>
<TD >2</TD>
<TD >11</TD>
<TD >107</TD>
<TD >11</TD>
<TD >11</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mm_interconnect_0</TD>
<TD >138</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >140</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|irq_ena_0</TD>
<TD >41</TD>
<TD >32</TD>
<TD >36</TD>
<TD >32</TD>
<TD >34</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|reset_controller_sw|alt_rst_req_sync_uq1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|reset_controller_sw|alt_rst_sync_uq1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|reset_controller_sw</TD>
<TD >33</TD>
<TD >30</TD>
<TD >0</TD>
<TD >30</TD>
<TD >1</TD>
<TD >30</TD>
<TD >30</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|version_id_0</TD>
<TD >3</TD>
<TD >32</TD>
<TD >3</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|irq_bridge_0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|mem_org_mode</TD>
<TD >36</TD>
<TD >1</TD>
<TD >31</TD>
<TD >1</TD>
<TD >6</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|kernel_cntrl</TD>
<TD >92</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >88</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|sw_reset</TD>
<TD >76</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|address_span_extender_0</TD>
<TD >160</TD>
<TD >3</TD>
<TD >47</TD>
<TD >3</TD>
<TD >167</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|kernel_cra</TD>
<TD >176</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >172</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|sys_description_rom|the_altsyncram|auto_generated</TD>
<TD >84</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface|sys_description_rom</TD>
<TD >89</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >64</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_interface</TD>
<TD >125</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >145</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|rst_controller_002|alt_rst_req_sync_uq1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|rst_controller_002|alt_rst_sync_uq1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|rst_controller_002</TD>
<TD >33</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >2</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|rst_controller_001|alt_rst_req_sync_uq1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|rst_controller_001|alt_rst_sync_uq1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|rst_controller_001</TD>
<TD >33</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >1</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|rst_controller</TD>
<TD >32</TD>
<TD >30</TD>
<TD >0</TD>
<TD >30</TD>
<TD >1</TD>
<TD >30</TD>
<TD >30</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|avalon_st_adapter_004|error_adapter_0</TD>
<TD >38</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|avalon_st_adapter_004</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|avalon_st_adapter_003|error_adapter_0</TD>
<TD >38</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|avalon_st_adapter_003</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|avalon_st_adapter_002|error_adapter_0</TD>
<TD >38</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|avalon_st_adapter_002</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|avalon_st_adapter_001|error_adapter_0</TD>
<TD >38</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|avalon_st_adapter_001</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|avalon_st_adapter|error_adapter_0</TD>
<TD >38</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|avalon_st_adapter</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|async_fifo_001|read_crosser|sync[3].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|async_fifo_001|read_crosser|sync[2].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|async_fifo_001|read_crosser|sync[1].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|async_fifo_001|read_crosser|sync[0].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|async_fifo_001|read_crosser</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|async_fifo_001|write_crosser|sync[3].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|async_fifo_001|write_crosser|sync[2].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|async_fifo_001|write_crosser|sync[1].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|async_fifo_001|write_crosser|sync[0].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|async_fifo_001|write_crosser</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|async_fifo_001</TD>
<TD >170</TD>
<TD >72</TD>
<TD >0</TD>
<TD >72</TD>
<TD >94</TD>
<TD >72</TD>
<TD >72</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|async_fifo|read_crosser|sync[3].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|async_fifo|read_crosser|sync[2].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|async_fifo|read_crosser|sync[1].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|async_fifo|read_crosser|sync[0].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|async_fifo|read_crosser</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|async_fifo|write_crosser|sync[3].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|async_fifo|write_crosser|sync[2].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|async_fifo|write_crosser|sync[1].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|async_fifo|write_crosser|sync[0].u</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|async_fifo|write_crosser</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|async_fifo</TD>
<TD >170</TD>
<TD >72</TD>
<TD >0</TD>
<TD >72</TD>
<TD >94</TD>
<TD >72</TD>
<TD >72</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|rsp_mux|arb|adder</TD>
<TD >20</TD>
<TD >10</TD>
<TD >0</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|rsp_mux|arb</TD>
<TD >9</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|rsp_mux</TD>
<TD >468</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >98</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|rsp_demux_004</TD>
<TD >96</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >94</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|rsp_demux_003</TD>
<TD >96</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >94</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|rsp_demux_002</TD>
<TD >96</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >94</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|rsp_demux_001</TD>
<TD >96</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >94</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|rsp_demux</TD>
<TD >96</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >94</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|cmd_mux_004</TD>
<TD >96</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >94</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|cmd_mux_003</TD>
<TD >96</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >94</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|cmd_mux_002</TD>
<TD >96</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >94</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|cmd_mux_001</TD>
<TD >96</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >94</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|cmd_mux</TD>
<TD >96</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >94</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|cmd_demux</TD>
<TD >104</TD>
<TD >25</TD>
<TD >2</TD>
<TD >25</TD>
<TD >466</TD>
<TD >25</TD>
<TD >25</TD>
<TD >25</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|ctrl_m0_limiter</TD>
<TD >190</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >192</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|router_005|the_default_decode</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|router_005</TD>
<TD >91</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >94</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|router_004|the_default_decode</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|router_004</TD>
<TD >91</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >94</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|router_003|the_default_decode</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|router_003</TD>
<TD >91</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >94</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|router_002|the_default_decode</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|router_002</TD>
<TD >91</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >94</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|router_001|the_default_decode</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|router_001</TD>
<TD >91</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >94</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|router|the_default_decode</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|router</TD>
<TD >91</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >94</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|version_id_0_s_agent_rsp_fifo</TD>
<TD >131</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >90</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|version_id_0_s_agent|uncompressor</TD>
<TD >25</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|version_id_0_s_agent</TD>
<TD >260</TD>
<TD >39</TD>
<TD >42</TD>
<TD >39</TD>
<TD >269</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|pll_lock_avs_0_s_agent_rsp_fifo</TD>
<TD >131</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >90</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|pll_lock_avs_0_s_agent|uncompressor</TD>
<TD >25</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|pll_lock_avs_0_s_agent</TD>
<TD >260</TD>
<TD >39</TD>
<TD >42</TD>
<TD >39</TD>
<TD >269</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|pll_sw_reset_s_agent_rsp_fifo</TD>
<TD >131</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >90</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|pll_sw_reset_s_agent|uncompressor</TD>
<TD >25</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|pll_sw_reset_s_agent</TD>
<TD >260</TD>
<TD >39</TD>
<TD >42</TD>
<TD >39</TD>
<TD >269</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|counter_s_agent_rdata_fifo</TD>
<TD >79</TD>
<TD >41</TD>
<TD >0</TD>
<TD >41</TD>
<TD >36</TD>
<TD >41</TD>
<TD >41</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|counter_s_agent_rsp_fifo</TD>
<TD >131</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >90</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|counter_s_agent|uncompressor</TD>
<TD >25</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|counter_s_agent</TD>
<TD >260</TD>
<TD >39</TD>
<TD >42</TD>
<TD >39</TD>
<TD >269</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|pll_rom_s1_agent_rsp_fifo</TD>
<TD >131</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >90</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|pll_rom_s1_agent|uncompressor</TD>
<TD >25</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >23</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|pll_rom_s1_agent</TD>
<TD >260</TD>
<TD >39</TD>
<TD >42</TD>
<TD >39</TD>
<TD >269</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|ctrl_m0_agent</TD>
<TD >150</TD>
<TD >35</TD>
<TD >62</TD>
<TD >35</TD>
<TD >123</TD>
<TD >35</TD>
<TD >35</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|version_id_0_s_translator</TD>
<TD >94</TD>
<TD >6</TD>
<TD >10</TD>
<TD >6</TD>
<TD >35</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|pll_lock_avs_0_s_translator</TD>
<TD >94</TD>
<TD >6</TD>
<TD >10</TD>
<TD >6</TD>
<TD >35</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|pll_sw_reset_s_translator</TD>
<TD >94</TD>
<TD >5</TD>
<TD >10</TD>
<TD >5</TD>
<TD >72</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|counter_s_translator</TD>
<TD >94</TD>
<TD >4</TD>
<TD >9</TD>
<TD >4</TD>
<TD >74</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|pll_rom_s1_translator</TD>
<TD >94</TD>
<TD >7</TD>
<TD >3</TD>
<TD >7</TD>
<TD >82</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0|ctrl_m0_translator</TD>
<TD >95</TD>
<TD >10</TD>
<TD >2</TD>
<TD >10</TD>
<TD >88</TD>
<TD >10</TD>
<TD >10</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|mm_interconnect_0</TD>
<TD >218</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >162</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|pll_rom|the_altsyncram|auto_generated</TD>
<TD >47</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|pll_rom</TD>
<TD >52</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|version_id_0</TD>
<TD >3</TD>
<TD >32</TD>
<TD >3</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|pll_lock_avs_0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|pll_sw_reset</TD>
<TD >40</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|ctrl</TD>
<TD >89</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >85</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|global_routing_kernel_clk2x</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|global_routing_kernel_clk</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|counter</TD>
<TD >43</TD>
<TD >1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >34</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk|kernel_pll</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface|acl_kernel_clk</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system|acl_iface</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >the_system</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >42</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >57</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
</TABLE>
