Title,Authors,Platform,Cited_url,Cited_count,Year
A theory of timed automata,"R Alur, DL Dill","Theoretical computer science 126 (2), 183-235","https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5128853861631657281,12153159600670003004",8438,1994
Symbolic model checking: 1020 states and beyond,"JR Burch, EM Clarke, KL McMillan, DL Dill, LJ Hwang","Information and computation 98 (2), 142-170","https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18343618107590681605,17538912970469214197,11672938951009933375",3989,1992
Automata for modeling real-time systems,"R Alur, D Dill","International Colloquium on Automata, Languages, and Programming, 322-335",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11754237051786741481,1451,1990
Model-checking for real-time systems,"R Alur, C Courcoubetis, D Dill",[1990] Proceedings. Fifth Annual IEEE Symposium on Logic in Computer Science …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7328717840890707080,1275,1990
Model-checking in dense real-time,"R Alur, C Courcoubetis, D Dill","Information and computation 104 (1), 2-34",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9843815839945499584,1226,1993
EXE: automatically generating inputs of death,"C Cadar, V Ganesh, PM Pawlowski, DL Dill, DR Engler","ACM Transactions on Information and System Security (TISSEC) 12 (2), 10",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2341008490621174390,1201,2008
Timing assumptions and verification of finite-state concurrent systems,DL Dill,"International Conference on Computer Aided Verification, 197-212",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10730976687704193454,980,1989
Symbolic model checking for sequential circuit verification,"JR Burch, EM Clarke, DE Long, KL McMillan, DL Dill",IEEE Transactions on Computer-Aided Design of Integrated Circuits and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11342694296619737790,782,1994
Trace theory for automatic hierarchical verification of speed-independent circuits,DL Dill,MIT press,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11098274822306803139,744,1989
Automatic verification of pipelined microprocessor control,"JR Burch, DL Dill","International Conference on Computer Aided Verification, 68-80",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=29396821220413051,718,1994
Better verification through symmetry,"CN Ip, DL Dill","Formal methods in system design 9 (1-2), 41-75","https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15892253035613107315,14355623976819538777",712,1996
Sequential circuit verification using symbolic model checking,"JR Burch, EM Clarke, KL McMillan, DL Dill","Proceedings of the 27th ACM/IEEE Design Automation Conference, 46-51",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16697561544076571028,666,1991
A decision procedure for bit-vectors and arrays,"V Ganesh, DL Dill","International Conference on Computer Aided Verification, 519-531",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4861531500831958012,651,2007
Protocol verification as a hardware design aid,"DL Dill, AJ Drexler, AJ Hu, CH Yang",Proceedings 1992 IEEE International Conference on Computer Design: VLSI in …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11855152894829032965,595,1992
CMC: A pragmatic approach to model checking real code,"M Musuvathi, DYW Park, A Chou, DR Engler, DL Dill","ACM SIGOPS Operating Systems Review 36 (SI), 75-88",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3456386531855695403,487,2002
The Mur ϕ verification system,DL Dill,"International Conference on Computer Aided Verification, 390-393","https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18445785529562551060,9606388804701301271",443,1996
Reluplex: An efficient SMT solver for verifying deep neural networks,"G Katz, C Barrett, DL Dill, K Julian, MJ Kochenderfer","International Conference on Computer Aided Verification, 97-117",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16898270665626409672,415,2017
Parallelizing the Murϕ verifier,"U Stern, DL Dill","International Conference on Computer Aided Verification, 256-267","https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8893803136313443776,12890010119813028237",350,1997
Experience with predicate abstraction,"S Das, DL Dill, S Park","International Conference on Computer Aided Verification, 160-171",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12055107587382785021,329,1999
Automatic verification of sequential circuits using temporal logic,"MC Browne, EM Clarke, DL Dill, B Mishra","IEEE Transactions on Computers, 1035-1044",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17262401784147142662,294,1986
CVC: A cooperating validity checker,"A Stump, CW Barrett, DL Dill","International Conference on Computer Aided Verification, 500-504",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1685195409841092422,265,2002
Validity checking for combinations of theories with equality,"C Barrett, D Dill, J Levitt","International Conference on Formal Methods in Computer-Aided Design, 187-201",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9422249186846342792,260,1996
Minimization of timed transition systems,"R Alur, C Courcoubetis, N Halbwachs, D Dill, H Wong-Toi","International Conference on Concurrency Theory, 340-354",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15197106581342504991,248,1992
Ly6d marks the earliest stage of B-cell specification and identifies the branchpoint between B-cell and T-cell development,"MA Inlay, D Bhattacharya, D Sahoo, T Serwold, J Seita, H Karsunky, ...","Genes & development 23 (20), 2376-2381",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6737476261076099646,241,2009
Automated identification of stratifying signatures in cellular subpopulations,"RV Bruggner, B Bodenmiller, DL Dill, RJ Tibshirani, GP Nolan","Proceedings of the National Academy of Sciences 111 (26), E2770-E2777",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13078049391493211164,217,2014
Architecture validation for processors,"RC Ho, CH Yang, MA Horowitz, DL Dill","ACM SIGARCH Computer Architecture News 23 (2), 404-413",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4154877301893332841,215,1995
Model-checking for probabilistic real-time systems,"R Alur, C Courcoubetis, D Dill","International Colloquium on Automata, Languages, and Programming, 115-126",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12373033197254174191,215,1991
Checking satisfiability of first-order formulas by incremental translation to SAT,"CW Barrett, DL Dill, A Stump","International Conference on Computer Aided Verification, 236-249",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7999643685400504605,205,2002
Efficient self-timing with level-encoded 2-phase dual-rail (LEDR),ME Dean,Proceedings of University of California/Santa Cruz conference on Advanced …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17882196708826804693,202,1991
An invitation to formal methods,H Saiedian,"Computer 29 (4), 16-17","https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13996112848348636345,10580731867463132983",200,1996
Validation with guided search of the state space,"CH Yang, DL Dill","Proceedings of the 35th annual Design Automation Conference, 599-604",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18239466186406644890,190,1998
Synchronization design for digital systems,TH Meng,Springer Science & Business Media,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6496280093484407134,179,2012
A decision procedure for an extensional theory of arrays,"A Stump, CW Barrett, DL Dill, J Levitt","Proceedings 16th Annual IEEE Symposium on Logic in Computer Science, 29-37",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12312219966014889033,179,2001
Verifying systems with replicated components in Murϕ,"CN Ip, DL Dill","International Conference on Computer Aided Verification, 147-158","https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12428982668941670651,17913020220926334108",176,1996
Gene Expression Commons: an open platform for absolute gene expression profiling,"J Seita, D Sahoo, DJ Rossi, D Bhattacharya, T Serwold, MA Inlay, ...","PloS one 7 (7), e40321",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10710014724256025615,174,2012
Proving program termination,"B Cook, A Podelski, A Rybalchenko","Communications of the ACM 54 (5), 88-98","https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4639674466347784147,4912124464627886023,746979734647686050",172,2011
Algorithms for interface timing verification,"KL McMillan, DL Dill",Proceedings 1992 IEEE International Conference on Computer Design: VLSI in …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11502016438525671837,171,1992
Exact two-level minimization of hazard-free logic with multiple-input changes,"SM Nowick, DL Dill",IEEE Transactions on Computer-Aided Design of Integrated Circuits and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5034957458035209209,167,1995
Automatic synthesis of extended burst-mode circuits. I.(Specification and hazard-free implementations),"KY Yun, DL Dill",IEEE Transactions on Computer-Aided Design of Integrated Circuits and …,"https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18287257913829231781,5035505863646324799",157,1999
A decision procedure for bit-vector arithmetic,"CW Barrett, DL Dill, JR Levitt",Proceedings 1998 Design and Automation Conference. 35th DAC.(Cat. No …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11858745047903568249,153,1998
Automatic verification of asynchronous circuits using temporal logic,"DL Dill, EM Clarke","IEE Proceedings E (Computers and Digital Techniques) 133 (5), 276-282",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3606288478730790938,153,1986
An implementation of three algorithms for timing verification based on automata emptiness,"R Alur, C Courcoubetis, D Dill, N Halbwachs, H Wong-Toi","[1992] Proceedings Real-Time Systems Symposium, 157-166",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3254134099359455561,137,1992
Synthesis of asynchronous state machines using a local clock,"SM Nowick, DL Dill",[1991 Proceedings] IEEE International Conference on Computer Design: VLSI in …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11941490474043265340,137,1991
Successive approximation of abstract transition relations,"S Das, DL Dill","Proceedings 16th Annual IEEE Symposium on Logic in Computer Science, 51-58",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17741925304150789496,130,2001
Improved probabilistic verification by hash compaction,"U Stern, DL Dill",Advanced Research Working Conference on Correct Hardware Design and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=961438266675647322,130,1995
Efficient validity checking for processor verification,"RB Jones, DL Dill, JR Burch",Proceedings of IEEE International Conference on Computer Aided Design (ICCAD …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6899998787514570332,128,1995
Automatic synthesis of locally-clocked asynchronous state machines,"SM Nowick, DL Dill",1991 IEEE International Conference on Computer-Aided Design Digest of …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8533760221936796324,126,1991
Self-timed logic using current-sensing completion detection (CSCD),"ME Dean, DL Dill, M Horowitz","Journal of VLSI signal processing systems for signal, image and video …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1799792912652455026,125,1994
Using magnetic disk instead of main memory in the Mur ϕ verifier,"U Stern, DL Dill","International Conference on Computer Aided Verification, 172-183",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3017915007205280438,119,1998
"MYC through miR-17-92 suppresses specific target genes to maintain survival, autonomous proliferation, and a neoplastic state","Y Li, PS Choi, SC Casey, DL Dill, DW Felsher","Cancer cell 26 (2), 262-272",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17367693403651308176,118,2014
Checking for language inclusion using simulation preorders,"DL Dill, AJ Hu, H Wong-Toi","International Conference on Computer Aided Verification, 255-265",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3496265302546691447,118,1991
Counter-example based predicate discovery in predicate abstraction,"S Das, DL Dill","International Conference on Formal Methods in Computer-Aided Design, 19-32",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7810538401472383887,115,2002
Monitor-based formal specification of PCI,"K Shimizu, DL Dill, AJ Hu","International Conference on Formal Methods in Computer-Aided Design, 372-390",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6817471922976904361,115,2000
Automatic synthesis of 3D asynchronous state machines,"KY Yun, DL Dill",in Proc. International Conf. Computer-Aided Design (ICCAD,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3864904574444453275,114,1992
Synthesis of 3D asynchronous state machines,"KY Yun, DL Dill, SM Nowick",Proceedings 1992 IEEE International Conference on Computer Design: VLSI in …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=192788101667419973,111,1992
Automatic verification of the SCI cache coherence protocol,"U Stern, DL Dill",Advanced Research Working Conference on Correct Hardware Design and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9812374922860809864,99,1995
Verification of FLASH cache coherence protocol by aggregation of distributed transactions,"S Park, DL Dill","SPAA 96, 288-296",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13474508824777657945,98,1996
Java model checking,"DYW Park, U Stern, JU Skakkebaek, DL Dill",Proceedings ASE 2000. Fifteenth IEEE International Conference on Automated …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9230063153020423537,93,2000
1020 states and beyond,"JR Burch, EM Clarke, KL McMillan, DL Dill, J Hwang","LICS 90 (5), 428-439",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14501499453926193180,93,1992
Method for automatically generating checkers for finding functional defects in a description of a circuit,"TA Ly, JC Giomi, KC Mulam, PA Wilcox, DL Dill, IIP Estrada, CMR Ho, ...","US Patent 6,175,946",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2687190114696207650,91,2001
Reducing BDD size by exploiting functional dependencies,"AJ Hu, DL Dill","30th ACM/IEEE Design Automation Conference, 266-271",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3162217632378817593,91,1993
Verification of real-time systems by successive over and under approximation,"DL Dill, H Wong-Toi","International Conference on Computer Aided Verification, 409-422",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13569718163134015889,89,1995
Extracting binary signals from microarray time-course data,"D Sahoo, DL Dill, R Tibshirani, SK Plevritis","Nucleic acids research 35 (11), 3705-3712",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17414396190430665855,88,2007
Automata-theoretic verification of real-time systems,"R Alur, DL Dill","Formal Methods for Real-Time Computing, 55-82",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1383413453751708147,88,1996
Practical asynchronous controller design,"SM Nowick, KY Yun, DL Dill",Proceedings 1992 IEEE International Conference on Computer Design: VLSI in …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18304164180243717115,87,1992
Formal verification of out-of-order execution using incremental flushing,"JU Skakkebæk, RB Jones, DL Dill","International Conference on Computer Aided Verification, 98-109",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4710412923722404000,86,1998
Formal specification of abstract memory models,"DL Dill, S Park, AG Nowatzyk","Proceedings of the 1993 symposium on Research on integrated systems, 38-52",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16785987113231371854,86,1993
"Boolean implication networks derived from large scale, whole genome microarray datasets","D Sahoo, DL Dill, AJ Gentles, R Tibshirani, SK Plevritis","Genome biology 9 (10), R157",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4612163767882903871,85,2008
Synthesizing processes and schedulers from temporal specifications,"H Wong-Toi, DL Dill","International Conference on Computer Aided Verification, 272-281",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11516269683664718647,85,1990
Automatic technology mapping for generalized fundamental-mode asynchronous designs,"P Siegel, G De Micheli, D Dill","30th ACM/IEEE Design Automation Conference, 61-67",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6367763209316319707,84,1993
Verifying automata specifications of probabilistic real-time systems,"R Alur, C Courcoubetis, D Dill",Workshop/School/Symposium of the REX Project (Research and Education in …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8818044177258146592,84,1991
Deriving a simulation input generator and a coverage metric from a formal specification,"K Shimizu, DL Dill","Proceedings 2002 Design Automation Conference (IEEE Cat. No. 02CH37324), 801-806",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3242032068583412778,83,2002
Genomic and proteomic analysis reveals a threshold level of MYC required for tumor maintenance,"CM Shachaf, AJ Gentles, S Elchuri, D Sahoo, Y Soen, O Sharpe, ...","Cancer research 68 (13), 5132-5142",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15882576462959636614,79,2008
What's between simulation and formal verification?,DL Dill,Proceedings 1998 Design and Automation Conference. 35th DAC.(Cat. No …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17120642279379824361,79,1998
Combined analysis of murine and human microarrays and ChIP analysis reveals genes associated with the ability of MYC to maintain tumorigenesis,"CH Wu, D Sahoo, C Arvanitis, N Bradon, DL Dill, DW Felsher","PLoS genetics 4 (6), e1000090",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8917345779776218204,76,2008
"An Executable Specification, Analyzer and Verifier for RMO...",A Park,,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13763232650996163934,75,1995
A new scheme for memory-efficient probabilistic verification,"U Stern, DL Dill","Formal Description Techniques IX, 333-348",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7310693080656763662,74,1996
Learning a SAT solver from single-bit supervision,"D Selsam, M Lamm, B Bünz, P Liang, L de Moura, DL Dill",arXiv preprint arXiv:1802.03685,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6266294675244210264,73,2018
A Generalization of Shostak# x2019; s Method for Combining Decision Procedures,"CW Barrett, DL Dill, A Stump","International Workshop on Frontiers of Combining Systems, 132-146","https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11841703817220474636,13232617873624150135",72,2002
The design of a high-performance cache controller: a case study in asynchronous synthesis,"SM Nowick, ME Dean, DL Dill, M Horowitz",[1993] Proceedings of the Twenty-sixth Hawaii International Conference on …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4971471954207695256,69,1993
New techniques for efficient verification with implicitly conjoined BDDs,"AJ Hu, G York, DL Dill","31st Design Automation Conference, 276-282",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1259228888116104289,68,1994
Approximate reachability with BDDs using overlapping projections,"SG Govindaraju, DL Dill, AJ Hu, AJ Hu, MA Horowitz","Proceedings of the 35th annual Design Automation Conference, 451-456",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16495378229750848543,67,1998
The role of interleukin-1 in wound biology. Part II: In vivo and human translational studies,"Y Hu, D Liang, X Li, HH Liu, X Zhang, M Zheng, D Dill, X Shi, Y Qiao, ...","Anesthesia & Analgesia 111 (6), 1534-1542",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9945402403105955967,66,2010
Higher-level specification and verification with BDDs,"AJ Hu, DL Dill, AJ Drexler, CH Yang","International Conference on Computer Aided Verification, 82-95",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4356716417754417766,64,1992
Efficient verification of symmetric concurrent systems,"CN Ip, DL Dill",Proceedings of 1993 IEEE International Conference on Computer Design ICCD'93 …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15570354970723599349,63,1993
Automatic synthesis of extended burst-mode circuits. II.(Automatic synthesis),"KY Yun, DL Dill",IEEE Transactions on Computer-Aided Design of Integrated Circuits and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11711210941704891850,62,1999
Voting and technology: Who gets to count your vote?,"DL Dill, B Schneier, B Simons","Communications of the ACM 46 (8), 29-31",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1198425827923194537,59,2003
Architecture and inherent robustness of a bacterial cell-cycle control system,"X Shen, J Collier, D Dill, L Shapiro, M Horowitz, HH McAdams","Proceedings of the National Academy of Sciences 105 (32), 11340-11345",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10880914044633078198,58,2008
Acceptance of formal methods: Lessons from hardware design,"DL Dill, J Rushby","IEEE Computer 29 (4), 23-24",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7876523817945928985,57,1996
A simple method for extracting models from protocol code,"D Lie, A Chou, D Engler, DL Dill",Proceedings 28th Annual International Symposium on Computer Architecture …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9658986407536027768,56,2001
The global regulatory architecture of transcription during the Caulobacter cell cycle,"B Zhou, JM Schrader, VS Kalogeraki, E Abeliuk, CB Dinh, JQ Pham, ...","PLoS genetics 11 (1), e1004831",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8273690496638069820,55,2015
Towards program optimization through automated analysis of numerical precision,"MD Linderman, M Ho, DL Dill, TH Meng, GP Nolan",Proceedings of the 8th annual IEEE/ACM international symposium on Code …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15785788413575219908,55,2010
EXE: A system for automatically generating inputs of death using symbolic execution,"C Cadar, V Ganesh, P Pawlowski, D Dill, D Engler",Proceedings of the ACM Conference on Computer and Communications Security,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13072137735885417263,55,2006
An executable specification and verifier for relaxed memory order,"S Park, DL Dill","IEEE Transactions on Computers 48 (2), 227-235",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3851442006751167037,54,1999
Efficient verification with BDDs using implicitly conjoined invariants,"AJ Hu, DL Dill","International Conference on Computer Aided Verification, 3-14",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=251986057766503825,53,1993
Temporal changes in gene expression induced by sulforaphane in human prostate cancer cells,"S Bhamre, D Sahoo, R Tibshirani, DL Dill, JD Brooks","The Prostate 69 (2), 181-190",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12535009136005094290,52,2009
Towards proving the adversarial robustness of deep neural networks,"G Katz, C Barrett, DL Dill, K Julian, MJ Kochenderfer",arXiv preprint arXiv:1709.02802,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7015054103600502824,49,2017
Deciding Presburger arithmetic by model checking and comparisons with other methods,"V Ganesh, S Berezin, DL Dill","International Conference on Formal Methods in Computer-Aided Design, 171-186",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13073146065104317822,47,2002
Method for automatically searching for functional defects in a description of a circuit,"CMR Ho, RK Mardjuki, DL Dill, JC Lin, PF Yeung, PII Estrada, JC Giomi, ...","US Patent 6,292,765",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14826095583861258824,47,2001
Protocol verification by aggregation of distributed transactions,"S Park, DL Dill","International Conference on Computer Aided Verification, 300-310",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3149948011932744394,47,1996
Event correlation: Language and semantics,"C Sánchez, S Sankaranarayanan, H Sipma, T Zhang, D Dill, Z Manna","International Workshop on Embedded Software, 323-339",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15648904569225223040,46,2003
Unifying synchronous/asynchronous state machine synthesis,"KY Yun, DL Dill",Proceedings of 1993 International Conference on Computer Aided Design (ICCAD …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14764041350274985094,46,1993
Method for automatically generating checkers for finding functional defects in a description of a circuit,"TA Ly, JC Giomi, KC Mulam, PA Wilcox, DL Dill, EII Paul, CMR Ho, JC Lin, ...","US Patent 6,609,229",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14344036468271032847,45,2003
Min-max timing analysis and an application to asynchronous circuits,"S Chakraborty, DI Dill, KY Yun","Proceedings of the IEEE 87 (2), 332-346",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4956720851678888041,43,1999
Combining state space caching and hash compaction,"U Stern, DL Dill","Methoden des Entwurfs und der Verifikation digitaler Systeme 4, 81-90",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16039485738177830137,43,1996
Specification and automatic verification of self-timed queues,"DL Dill, SM Nowick, RF Sproull","Formal Methods in System Design 1 (1), 29-60",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10402603942174612227,43,1992
Verification by approximate forward and backward reachability,"SG Govindaraju, DL Dill",1998 IEEE/ACM International Conference on Computer-Aided Design. Digest of …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10587834385516920788,42,1998
Automatic circuit verification using temporal logic: Two new examples,"MC Browne, EM Clarke, DL Dill","Formal Aspects of VLSI Design, 113-124",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7297443761393053681,42,1986
The pathway logic assistant,"C Talcott, DL Dill",Third International Workshop on Computational Methods in Systems Biology 3 …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17139870140950066097,41,2005
Method for automatically searching for functional defects in a description of a circuit,"CMR Ho, RK Mardjuki, DL Dill, JC Lin, PF Yeung, PI Estrada, JC Giomi, ...","US Patent 6,885,983","https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18047133246905963500,13044310243440684277",41,2005
Counterexample-guided choice of projections in approximate symbolic model checking,"SG Govindaraju, DL Dill",Proceedings of the 2000 IEEE/ACM international conference on Computer-aided …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4506630639666925129,41,2000
Beyond abortion: Why the personhood movement implicates reproductive choice,JF Will,"Am. JL & Med. 39, 573","https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17119288309151708896,4803734570650440746",40,2013
A framework for cooperating decision procedures,"CW Barrett, DL Dill, A Stump","International Conference on Automated Deduction, 79-98",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4895791020357134787,40,2000
Reducing manual abstraction in formal verification of out-of-order execution,"RB Jones, JU Skakkebaek, DL Dill","International Conference on Formal Methods in Computer-Aided Design, 2-17",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15107291479474703022,40,1998
A high-performance asynchronous SCSI controller,"KY Yun, DL Dill",Proceedings of ICCD'95 International Conference on Computer Design. VLSI in …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8545180374796900460,40,1995
An incremental heap canonicalization algorithm,"M Musuvathi, DL Dill","International SPIN Workshop on Model Checking of Software, 28-42",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9225071068131199003,39,2005
State reduction using reversible rules,"CN Ip, DL Dill","33rd Design Automation Conference Proceedings, 1996, 564-567",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3268125404097216519,39,1996
An online proof-producing decision procedure for mixed-integer linear arithmetic,"S Berezin, V Ganesh, DL Dill",International Conference on Tools and Algorithms for the Construction and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15921065984894425572,37,2003
The role of interleukin-1 in wound biology. Part I: Murine in silico and in vitro experimental analysis,"Y Hu, D Liang, X Li, HH Liu, X Zhang, M Zheng, D Dill, X Shi, Y Qiao, ...","Anesthesia & Analgesia 111 (6), 1525-1533",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=292374550080164556,36,2010
MiDReG: a method of mining developmentally regulated genes using Boolean implications,"D Sahoo, J Seita, D Bhattacharya, MA Inlay, IL Weissman, SK Plevritis, ...","Proceedings of the National Academy of Sciences 107 (13), 5732-5737",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16688419193445397558,36,2010
Multiple representations of biological processes,"C Talcott, DL Dill","Transactions on Computational Systems Biology VI, 221-245",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8002270542066540987,36,2006
Ground-truth adversarial examples,"N Carlini, G Katz, C Barrett, DL Dill",,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11978123379984150991,35,2018
Automatic formal verification of block cipher implementations,"EW Smith, DL Dill",Proceedings of the 2008 International Conference on Formal Methods in …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1993391776336649631,34,2008
Mutant WT1 is associated with DNA hypermethylation of PRC2 targets in AML and responds to EZH2 inhibition,"S Sinha, D Thomas, L Yu, AJ Gentles, N Jung, MR Corces-Zimmerman, ...","Blood 125 (2), 316-326",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1289894824932588446,33,2015
"Decision procedures for bit-vectors, arrays and integers","V Ganesh, DL Dill",Dissertation Abstracts International 68 (09),https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1061055642628686602,33,2007
Modeling hierarchical combinational circuits,"JR Burch, D Dill, E Wolf, G De Micheli",Proceedings of 1993 International Conference on Computer Aided Design (ICCAD …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10092845826594740401,33,1993
Verification of a multiprocessor cache protocol using simulation relations and higher-order logic (summary),"P Loewenstein, DL Dill","International Conference on Computer Aided Verification, 302-311","https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15837169410582585460,5647716625425682592",33,1990
The role of dice in election audits—extended abstract,"A Cordero, D Wagner, D Dill",IAVoSS Workshop on Trustworthy Elections,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8332321258965078116,32,2006
Symbolic simulation with approximate values,"C Wilson, DL Dill, RE Bryant","International Conference on Formal Methods in Computer-Aided Design, 507-522",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6311998154928947032,32,2000
Verification of cache coherence protocols by aggregation of distributed transactions,"S Park, DL Dill","Theory of Computing Systems 31 (4), 355-376",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4633031224006480389,32,1998
Practical generalizations of asynchronous state machines,"KY Yun, DL Dill, SM Nowick",1993 European Conference on Design Automation with the European Event in …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10421241906904040932,32,1993
A Specification Methodology by a Collection of Compact Properties as Applied to the Intel® Itanium™ Processor Bus Protocol,"K Shimizu, DL Dill, CT Chou",Advanced Research Working Conference on Correct Hardware Design and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8675468693266583018,30,2001
Automatic generation of invariants in processor verification,"JX Su, DL Dill, CW Barrett","International Conference on Formal Methods in Computer-Aided Design, 377-388",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13312893756113425537,30,1996
"Computer Aided Verification: 19th International Conference, CAV 2007, Berlin, Germany, July 3-7, 2007, Proceedings","W Damm, H Hermanns",Springer,"https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2109503594874585074,2208063621460226398",29,2007
Self-consistency checking,"RB Jones, CJH Seger, DL Dill","International Conference on Formal Methods in Computer-Aided Design, 159-171",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7111647061300145524,29,1996
Frequently Asked Questions about DRE Voting Systems,"DL Dill, R Mercuri, P Neumann, D Wallach",Verified Voting,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4623764582088911642,28,2003
Provably minimally-distorted adversarial examples,"N Carlini, G Katz, C Barrett, DL Dill",arXiv preprint arXiv:1709.10207,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14464409259956574204,27,2017
Timing analysis of asynchronous systems using time separation of events,"S Chakraborty, KY Yun, DL Dill",IEEE transactions on computer-aided design of integrated circuits and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6314518301163849200,27,1999
Reliable verification using symbolic simulation with scalar values,"C Wilson, DL Dill","Proceedings of the 37th Annual Design Automation Conference, 124-129",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8610461044093173134,26,2000
Approximate algorithms for time separation of events,"S Chakraborty, DL Dill",Proceedings of the 1997 IEEE/ACM international conference on Computer-aided …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6345536226343981626,26,1997
Timing analysis for extended burst-mode circuits,"S Chakraborty, DL Dill, KY Yun, KY Chang",Proceedings Third International Symposium on Advanced Research in …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8206809381425903959,26,1997
Timing robustness in the budding and fission yeast cell cycles,"K Mangla, DL Dill, MA Horowitz","PLoS One 5 (2), e8906",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12026995549051271807,25,2010
Faster proof checking in the Edinburgh Logical Framework,"A Stump, DL Dill","International Conference on Automated Deduction, 392-407",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10310604346068042805,25,2002
A partitioning methodology for BDD-based verification,"D Sahoo, S Iyer, J Jain, C Stangier, A Narayan, DL Dill, EA Emerson","International Conference on Formal Methods in Computer-Aided Design, 399-413",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7517911670462209399,24,2004
Practicality of state-machine verification of speed-independent circuits,"SM Nowick, DL Dill",1989 IEEE International Conference on Computer-Aided Design. Digest of …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4260994060950614480,24,1989
Checking properties of safety critical specifications using efficient decision procedures,"DY Park, JU Skakkebaek, MP Heimdahl, BJ Czerny, DL Dill",STANFORD UNIV CA DEPT OF COMPUTER SCIENCE,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11420889268730337638,23,1997
Approximations for verifying timing properties,"H Wong-Toi, DL Dill","Theories and Experiences for Real-Time System Development, 177-204",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7763801017509479712,23,1994
Developing bug-free machine learning systems with formal mathematics,"D Selsam, P Liang, DL Dill",Proceedings of the 34th International Conference on Machine Learning-Volume …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18283001560879550934,22,2017
Method for automatically generating checkers for finding functional defects in a description of circuit,"TA Ly, JC Giomi, KC Mulam, PA Wilcox, DL Dill, PII Estrada, CR Ho, ...","US Patent 7,007,249",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17041621629466050154,22,2006
Systematic discovery of mutation-specific synthetic lethals by mining pan-cancer human primary tumor data,"S Sinha, D Thomas, S Chan, Y Gao, D Brunen, D Torabi, A Reinisch, ...","Nature communications 8, 15580",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18029627500966917129,21,2017
A practical approach to partial functions in CVC Lite,"S Berezin, C Barrett, I Shikanian, M Chechik, A Gurfinkel, DL Dill","Electronic Notes in Theoretical Computer Science 125 (3), 13-23",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9586556070823643615,20,2005
Generating proofs from a decision procedure,"A Stump, DL Dill","Proceedings of the FLoC Workshop on Run-Time Result Verification, Trento, Italy",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9597435186034183829,20,1999
More accurate polynomial-time min-max timing simulation,"S Chakraborty, DL Dill",Proceedings Third International Symposium on Advanced Research in …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11463268522205092260,20,1997
Automatic verification of speed-independent circuits with Petri net specifications,"DL Dill, SM Nowick, RF Sproull",Proceedings 1989 IEEE International Conference on Computer Design: VLSI in …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10068679248793813624,20,1989
Inside Risks-Evaluation of Voting Systems,"PL Vora, B Adida, R Bucholz, D Chaum, DL Dill, D Jefferson, DW Jones, ...","Communications of the ACM-Association for Computing Machinery-CACM 47 (11), 144",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2582912852481133123,19,2004
Polynomial-time techniques for approximate timing analysis of asynchronous systems,"S Chakraborty, DL Dill",Stanford University,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12653706590944389366,19,1998
Next-generation computational genetic analysis: multiple complement alleles control survival after Candida albicans infection,"G Peltz, AK Zaas, M Zheng, NV Solis, MX Zhang, HH Liu, Y Hu, GM Boxx, ...","Infection and immunity 79 (11), 4472-4479",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3942478398519333337,18,2011
Formal verification of out-of-order execution with incremental flushing,"RB Jones, JU Skakkebæk, DL Dill","Formal Methods in System Design 20 (2), 139-158",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1634658890868543289,18,2002
"Computer Aided Verification 6th International Conference, CAV'94 Stanford, California, USA, June 21–23, 1994 Proceedings",DL Dill,"Conference proceedings CAV, 303","https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13915767655690281496,7491102564213646983,10709734826867646797",18,1994
Improved approximate reachability using auxiliary state variables,"SG Govindaraju, DL Dill, JP Bergmann","Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), 312-316",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2260563048500113122,17,1999
Static analysis to identify invariants in RSML specifications,"DYW Park, JU Skakkebæk, DL Dill",International Symposium on Formal Techniques in Real-Time and Fault-Tolerant …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8042934401671762358,17,1998
Applying a Reusable Election Threat Model at the County Level.,"E Lazarus, DL Dill, J Epstein, JL Hall",EVT/WOTE,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1996078906063642695,16,2011
Point/counterpoint the us should ban paperless electronic voting machines,"DL Dill, D Castro","Communications of the ACM 51 (10), 29-33",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12780634319607794229,16,2008
The pathalyzer: A tool for analysis of signal transduction pathways,"DL Dill, MA Knapp, P Gage, C Talcott, K Laderoute, P Lincoln","Systems Biology and Regulatory Genomics, 11-22",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5763863650078546804,16,2005
Verifying linear temporal properties of data insensitive controllers using finite instantiations,"R Hojati, DL Dill, RK Brayton","Hardware Description Languages and their Applications, 60-73",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17919515470231465038,16,1997
Checking Validities and Proofs with CVC and flea,"A Stump, DL Dill","PhD thesis, Stanford University",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=831042959584244224,15,2002
Verification with real-time COSPAN,"C Courcoubetis, D Dill, M Chatzaki, P Tzounakis","International Conference on Computer Aided Verification, 274-287",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11712975081270210333,15,1992
CauloBrowser: A systems biology resource for ,"K Lasker, JM Schrader, Y Men, T Marshik, DL Dill, HH McAdams, ...","Nucleic acids research 44 (D1), D640-D645",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18405519692823581629,14,2015
Liquid chromatography/mass spectrometry methods for measuring dipeptide abundance in non‐small‐cell lung cancer,"M Wu, Y Xu, WL Fitch, M Zheng, RE Merritt, JB Shrager, W Zhang, DL Dill, ...","Rapid Communications in Mass Spectrometry 27 (18), 2091-2098",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8068477315814117520,14,2013
Cd14 SNPs regulate the innate immune response,"HH Liu, Y Hu, M Zheng, MM Suhoski, EG Engleman, DL Dill, M Hudnall, ...","Molecular immunology 51 (2), 112-127",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3710847515928797603,14,2012
Gene expression changes induced by genistein in the prostate cancer cell line LNCaP,"S Bhamre, D Sahoo, R Tibshirani, DL Dill, JD Brooks","Open Prostate Cancer J 3, 86-98",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13924308373476854547,14,2010
Multi-threaded reachability,"D Sahoo, J Jain, SK Iyer, DL Dill, EA Emerson","Proceedings of the 42nd annual Design Automation Conference, 467-470",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8945753811059278026,14,2005
Efficient algorithms for approximate time separation of events,"S Chakraborty, DL Dill, KY Yun","Sadhana 27 (2), 129-162",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13652031890740390261,14,2002
Approximate symbolic model checking using overlapping projections,"SG Govindaraju, DL Dill","Electronic Notes in Theoretical Computer Science 23 (2), 23-33",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3634939912957131500,14,2001
Computer assisted analysis of multiprocessor memory systems,"S Park, DL Dill",stanford university,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14511004334508876805,14,1996
Cell cycle progression in Caulobacter requires a nucleoid-associated protein with high AT sequence recognition,"DP Ricci, MD Melfi, K Lasker, DL Dill, HH McAdams, L Shapiro","Proceedings of the National Academy of Sciences 113 (40), E5952-E5961",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1535424403585114821,13,2016
Using formal specifications for functional validation of hardware designs,"K Shimizu, DL Dill","IEEE Design & Test of Computers 19 (4), 96-106",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6038564621792188827,13,2002
Performance-driven synthesis of asynchronous controllers,"KY Yun, B Lin, DL Dill, S Devadas",Proceedings of the 1994 IEEE/ACM international conference on Computer-aided …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6305711791251135250,13,1994
The marabou framework for verification and analysis of deep neural networks,"G Katz, DA Huang, D Ibeling, K Julian, C Lazarus, R Lim, P Shah, ...","International Conference on Computer Aided Verification, 443-452",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=631100816912261114,12,2019
The multiple PDZ domain protein Mpdz/MUPP1 regulates opioid tolerance and opioid-induced hyperalgesia,"R Donaldson, Y Sun, DY Liang, M Zheng, P Sahbaie, DL Dill, G Peltz, ...","BMC genomics 17 (1), 313",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8237994941501101665,12,2016
Levosimendan: new indications and evidence for reduction in perioperative mortality?,"A Pisano, G Monti, G Landoni","Current Opinion in Anesthesiology 29 (4), 454-461",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2327833435809926426,12,2016
"Factors associated with the excessive CD-13 undervote in the 2006 General Election in Sarasota County, Florida","WR Mebane Jr, DL Dill","Internet Report 1 (18), 07",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5806264923855441849,11,2007
Automatic checking of aggregation abstractions through state enumeration,"S Park, S Das, DL Dill",IEEE Transactions on Computer-Aided Design of Integrated Circuits and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7658909288897103528,11,2000
A better prognosis for genetic association studies in mice,"M Zheng, D Dill, G Peltz","Trends in Genetics 28 (2), 62-69",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10674586547474909719,10,2012
Formally verifying data and control with weak reachability invariants,"J Su, DL Dill, JU Skakkebæk","International Conference on Formal Methods in Computer-Aided Design, 387-402",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4925388989998289962,10,1998
Practical timing analysis of asynchronous systems using time separation of events,"S Chakraborty, KY Yun, DL Dill",Proc. IEEE Custom Integrated Circuits Conference,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16683585799830156073,10,1998
Specification and automatic verification of self-timed queues,DL Dill,Formal verification of hardware design,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3294276640703409068,10,1990
The role of Abcb5 alleles in susceptibility to haloperidol-induced toxicity in mice and humans,"M Zheng, H Zhang, DL Dill, JD Clark, S Tu, AL Yablonovitch, MH Tan, ...","PLoS medicine 12 (2), e1001782",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6792118941685543130,9,2015
Mining TCGA data using Boolean implications,"S Sinha, EK Tsang, H Zeng, M Meister, DL Dill","PloS one 9 (7), e102119",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13272693706920278578,9,2014
E-voting security,"DL Dill, AD Rubin","IEEE Security & Privacy Magazine 2 (1), 22-23",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9493172661946816938,9,2004
Embedded tutorial formal verification meets simulation,"DL Dill, S Tasiran",IEEE ACM INT CONF COMPUT AIDED DES DIG TECH PAP. 221 p. 1999,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16378284314762397186,9,1999
Practical timing analysis of asynchronous circuits using time separation of events,"S Chakraborty, KY Yun, DL Dill",Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7528924310549699455,9,1998
Formal verification of cache systems using refinement relations,"P Loewenstein, DL Dill","Proceedings., 1990 IEEE International Conference on Computer Design: VLSI in …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12767678731314869330,9,1990
Identification of drug targets by chemogenomic and metabolomic profiling in yeast,"M Wu, M Zheng, W Zhang, S Suresh, U Schlecht, WL Fitch, S Aronova, ...","Pharmacogenetics and genomics 22 (12), 877-886",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14236435317011664088,8,2012
Electronic voting: An overview of the problem,DL Dill,"Computer Science, Stanford University",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1346150034602055043,8,2004
CMC: A model checker for network protocol implementations,"M Musuvathi, DL Dill",stanford university,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1503818249827369242,8,2003
Symbolic Simulation Using Automatic Abstraction of Internal Node Values,"JC Wilson, DL Dill, M Horowitz, RE Bryant",,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12944868216643902959,8,2001
Simulation meets formal verification,"D Dill, S Tasiran",slides from a presentation at ICCAD,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9093701751379374214,8,1999
"Murφ annotated reference manual, rel. 3.1","R Melton, D Dill",,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5989984261753598518,7,1996
Digital design verification,H Eveking,"IEE Proceedings E-Computers and Digital Techniques 133 (5), 241",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15133048272462137691,7,1986
Stones unturned: Gaps in the investigation of Sarasota's disputed congressional election,"DL Dill, DS Wallach",,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1413968136768542055,6,2007
Predictive reachability using a sample-based approach,"D Sahoo, J Jain, SK Iyer, D Dill, EA Emerson",Advanced Research Working Conference on Correct Hardware Design and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8727366613312046061,6,2005
Combination results for many sorted theories with overlapping signatures,"V Ganesh, S Berezin, C Tinelli, DL Dill","Technical report, Department of Computer Science, Stanford University",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15012549579665607205,6,2004
BDD-based synthesis of extended burst-mode controllers,"KY Yun, B Lin, DL Dill, S Devadas",IEEE transactions on computer-aided design of integrated circuits and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7775069522039111662,6,1998
Approximate time separation of events in practice,"S Chakraborty, PA Subrahmanyam, DL Dill","Proc. of TAU worskhop, 77-82",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11768782285012548290,6,1997
Spotlight: Best-first search of FSM state space,"CH Yang, DL Dill",IEEE International High Level Design Validation and Test Workshop,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17516299064152949401,6,1996
Strengthening invariants by symbolic consistency testing,"H Abu-Haimed, S Berezin, DL Dill","International Conference on Computer Aided Verification, 407-419",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9083819684523052392,5,2003
Producing proofs from an arithmetic decision procedure in elliptical LF,"A Stump, CW Barrett, DL Dill","Electronic Notes in Theoretical Computer Science 70 (2), 29-41",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14460493865915336601,5,2002
Model checking system software with CMC,"M Musuvathi, A Chou, DL Dill, D Engler","Proceedings of the 10th workshop on ACM SIGOPS European workshop, 219-222",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11379182529346390460,5,2002
Reliable probabilistic verification using hash compaction,"P Wolper, U Stern, D Leroy, D Dill",Submitted for publication. A draft is available from http://sprout. Stanford …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1505493312124621338,5,0
A Retrospective on Murϕ,DL Dill,"25 Years of Model Checking, 77-88",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8452332824828802321,4,2008
Industrial practice,"A Hall, DL Dill, J Rushby, CM Holloway, RW Butler, P Zave","Computer, 22-27",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7666079299306930883,4,1996
System description of STP,"V Ganesh, DL Dill",,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9048386420227799715,3,2006
A new reachability algorithm for symmetric multi-processor architecture,"D Sahoo, J Jain, S Iyer, D Dill",International Symposium on Automated Technology for Verification and …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6465095178920520337,3,2005
Trace Theory for Automatic Hierarchical Veriﬁcation of Speed-Independent Circuits. ACM Distinguished Dissertations,D Dill,"The MIT Press, Cambridge, Massachusetts",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11987069660674327022,3,1988
A geographically-diverse collection of 418 human gut microbiome pathway genome databases,"AS Hahn, T Altman, KM Konwar, NW Hanson, D Kim, DA Relman, DL Dill, ...","Scientific data 4, 170035",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8612227865101047583,2,2017
A Pharmacogenetic Discovery: Cystamine Protects Against Haloperidol-Induced Toxicity and Ischemic Brain Injury,"H Zhang, M Zheng, M Wu, D Xu, T Nishimura, Y Nishimura, R Giffard, ...","Genetics 203 (1), 599-609",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6088288955386686001,2,2016
Correction: combined analysis of murine and human microarrays and chip analysis reveals genes associated with the ability of myc to maintain tumorigenesis,"CH Wu, D Sahoo, C Arvanitis, N Bradon, DL Dill, DW Felsher",PLoS genetics 9 (10),https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2930269439343147932,2,2013
Computational genetic discoveries that could improve perioperative medicine,"M Zheng, D Dill, JD Clark, G Peltz","Current Opinion in Anesthesiology 25 (4), 428-433",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5444235176050970605,2,2012
Model checking cell biology,DL Dill,"International Conference on Computer Aided Verification, 2-2",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10299414527528519560,2,2012
A refinement method for validity checking of quantified first-order formulas in hardware verification,"H Abu-Haimed, DL Dill, S Berezin","2006 Formal Methods in Computer Aided Design, 145-152",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10920264856735258035,2,2006
Verification of cache coherence protocols by aggregation of distributed transactions,"S Park, DL Dill",TAP: TOUCH-AND-PLAY. ACM CHI CONFERENCE ON HUMAN FACTORS IN,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5095828122345277243,2,2006
Electronic voting systems,"D Dill, W Doherty","San Francisco, CA: Verified Voting Foundation",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17093625813219464468,2,2004
Evolution as design engineer,"DL Dill, P Lincoln","International Conference on Computational Methods in Systems Biology, 202-206",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6122396849585640312,2,2003
Special DAC Section-Using Formal Specifications for Functional Validation of Hardware Designs,"K Shimizu, DL Dill","IEEE Design and Test of Computers 19 (4), 96-106",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7526781703398244266,2,2002
Alternative approaches to hardware verification,DL Dill,"International Conference on Computer Aided Verification, 1-1",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3243927736353852965,2,1999
Formal Verification: Experiences and Future Prospects,DL Dill,Proceedings of the 26th ACM SIGPLAN-SIGACT on Principles of Programming …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2284585145070735178,2,1999
Using temporal constraints networks to manage temporal scenario of multimedia documents,"M Jordan, N Layaida, T Vidal",Proc. Eur. Conf. Artificial Intelligence: Workshop Spatial and Temporal …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16945382498827066822,2,1998
A New Scheme for Memory-E cient Probabilistic Verification,"U Stern, DL Dill","Formal Description Techniques IX: Theory, application and tools, Chapman …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10388689470133782577,2,1996
Model-checking for probabilistic real-time system,"C Courcoubetis, R Alur, D Dill",Proc. of ICALP 91,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7410098271996742605,2,1991
Automatic Verification,"SM Nowick, DL Dill","Synchronization Design for Digital Systems, 147-172",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17548512009607987618,2,1991
Towards in vivo estimation of reaction kinetics using high-throughput metabolomics data: a maximum likelihood approach,"W Zhang, R Kolte, DL Dill","BMC systems biology 9 (1), 66",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9957521527149831029,1,2015
Implication Networks from Large Gene Expression Datasets,"D Sahoo, DL Dill, AJ Gentles, R Tibshirani, SK Plevritis, R Tibshirani",Systems Biology and Computational Proteomics,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13117785129402875564,1,2007
Technical Report: A Decision Procedure for Fixed-Width Bit-Vectors,"V Ganesh, S Berezin, DL Dill","Technical report, Stanford University (9th April 2005)",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3087782166507769992,1,2005
Using interface refinement to integrate formal verification into the design cycle,"J Chang, S Berezin, DL Dill","International Conference on Computer Aided Verification, 122-134",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12351595083155709161,1,2004
A specification methodology by a collection of compact properties as applied to the intel itanium processor bus protocol,"K Shimizu, DL Dill, CT Chou",Proc. 11th Conf. on Correct Hardware Design and Verification Methods 2144 …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4277892570477042239,1,2003
Formal verification methods: getting around the brick wall,"D Dill, N James, S Rawat, G Berry, L Fix, H Foster, R Ranjan, G Stålmarck, ...","Proceedings of the 39th annual Design Automation Conference, 576-577",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8029175036803071298,1,2002
Formal verification of out-of-order execution using incremental flushing,"RB Jones, JU Skakkebæk, DL Dill","Formal Methods in System Design 20 (2), 39-58",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5294081170703536922,1,2002
Formal verification meets simulation (embedded tutorial),"DL Dill, S Tasiran, EM Chairman-Sentovich",Proceedings of the 1999 IEEE/ACM international conference on Computer-aided …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17071411162987841191,1,1999
Formal verification meets simulation(embedded tutorial)(abstract only),"DL Dill, S Tasiran, EM Sentovich",International Conference on Computer Aided Design: Proceedings of the 1999 …,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13839643040840790326,1,1999
Using magnetic disk instead of main memory in the mur,"U Stern, DL Dill",,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16386688083849406198,1,1998
Model checking,DL Dill,,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8397110528327428096,1,1995
Hierarchical models of synchronous circuits,D Dill,"International Conference on Concurrency Theory, 161-161",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1171686704769982426,1,1994
Complete trace structures,DL Dill,"Hardware Specification, Verification and Synthesis: Mathematical Aspects …",https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9976658636741939090,1,1990
Sequential Circuit Veriﬁcation Using Symbolic Model Checking,DL Dill,Proceedings of,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9712402173832966642,1,0
Adding Dense Time Properties to Finite {State Machines: The Tool COSPAN,CCDDP Tzounakis,,https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1972095111922860662,1,0
Mebendazole for Differentiation Therapy of Acute Myeloid Leukemia Identified by a Lineage Maturation Index,"Y Li, D Thomas, A Deutzmann, R Majeti, DW Felsher, DL Dill","Scientific reports 9 (1), 1-9",,0,2019
Aquila: diploid personal genome assembly and comprehensive variant detection based on linked reads,"X Zhou, L Zhang, Z Weng, D Dill, A Sidow","BioRxiv, 660605",,0,2019
IDH1 Mutant AML Is Susceptible to Targeting De Novo Lipid Synthesis Independent of 2-Hydroxyglutarate and Has a Distinct Metabolic Profile from IDH2 Mutant AML,"D Thomas, Y Nakauchi, M Wu, M Zheng, S Sinha, D Dill, G Peltz, R Majeti","Blood 132 (Suppl 1), 440-440",,0,2018
Abstract A27: Systematic discovery of mutation-specific synthetic lethals by mining pan-cancer primary tumor data,"S Sinha, D Thomas, S Chan, Y Gao, D Brunen, D Torabi, A Reinisch, ...","Clinical Cancer Research 23 (1 Supplement), A27-A27",,0,2017
Isocitrate Dehydrogenase 1 Mutant Cancers Are Metabolically Vulnerable to Inhibition of Acetyl CoA Carboxylase Via a 2-Hydroxyglutarate Independent Mechanism,"D Thomas, S Sinha, SM Chan, M Wu, D Torabi, G Peltz, Y Gao, DL Dill, ...","Blood 128 (22), 1054-1054",,0,2016
Deciphering cancer biology using boolean methods,"S Sinha, DL Dill",2016 IEEE International High Level Design Validation and Test Workshop …,,0,2016
GutCyc: a Multi-Study Collection of Human Gut Microbiome Metabolic Models,"AS Hahn, T Altman, KM Konwar, NW Hanson, D Kim, DA Relman, DL Dill, ...","bioRxiv, 055574",,0,2016
Mining Large Heterogeneous Cancer Data Sets Using Boolean Implications,"S Sinha, DL Dill","bioRxiv, 045021",,0,2016
Boolean Implication Mining for Synthetic Lethal Interactions in AML Identifies Acetyl-CoA Carboxylase As a Synthetic Lethal Partner of the ,"S Sinha, D Thomas, SM Chan, Y Gao, R Jansen, R Majeti, DL Dill","Blood 126 (23), 1404-1404",,0,2015
Abstract LB-B07: MiSL: a method for mining synthetic lethal partners of somatic mutations identifies acetyl-CoA carboxylase as a synthetic lethal interactor of the IDH1 …,"S Sinha, D Thomas, Y Gao, SM Chan, D Brunen, R Bernards, R Majeti, ...","Molecular Cancer Therapeutics 14 (12 Supplement 2), LB-B07-LB-B07",,0,2015
Deciphering the cancer methylome with Boolean implications to find novel drivers of aberrant DNA methylation and actionable drug targets,"S Sinha, D Thomas, R Majeti, DL Dill",CANCER RESEARCH 75 (22),,0,2015
Abstract A1-23: Deciphering the cancer methylome with Boolean implications to find novel drivers of aberrant DNA methylation and actionable drug targets,"S Sinha, D Thomas, R Majeti, DL Dill","Cancer Research 75 (22 Supplement 1), A1-23-A1-23",,0,2015
Abstract B2-12: A systems biology approach for the discovery of differentiation therapeutics,"Y Li, J Seita, D Felsher, DL Dill","Cancer Research 75 (22 Supplement 2), B2-12-B2-12",,0,2015
Abstract A2-35: Discovery of differentiation therapeutics using a systems biology approach,"Y Li, J Seita, D Felsher, D Dill","Cancer Research 75 (22 Supplement 1), A2-35-A2-35",,0,2015
Symposium Committee,"P Gill, M Krew, J Krivetzky, T McDaniel, MSN Anne Paliswat, K Reese, ...",,,0,2015
Abstract PR13: miR-17-92 mediates MYC oncogene addiction,"Y Li, PS Choi, SC Casey, DL Dill, DW Felsher","Molecular Cancer Research 13 (10 Supplement), PR13-PR13",,0,2015
Leukemia Cell Differentiation upon Targeted Therapy Revealed By a Systems Biology Approach,"Y Li, J Seita, DW Felsher, D Dill","Blood 124 (21), 5202-5202",,0,2014
"Mutation in Wilms' Tumor 1 Induces DNA Hypermethylation of PRC2 Targets, Blocks Myelomonocytic Differentiation, and Defines a Novel Subtype of AML Responsive to EZH2 Inhibition","D Thomas, S Sinha, L Yu, N Jung, B Dai, AJ Gentles, AP Feinberg, D Dill, ...","Blood 124 (21), 780-780",,0,2014
Wilms' tumor 1 mutation drives DNA hypermethylation in AML and responds to EZH2-inhibitor,"D Thomas, S Sinha, A Gentles, N Jung, A Feinberg, D Dill, R Majeti","Experimental Hematology 42 (8), S62",,0,2014
"Ly6d marks the earliest stage of B-cell specification and identifies the branchpoint between B-cell and T-cell development (vol 23, pg 2376, 2009)","MA Inlay, D Bhattacharya, D Sahoo, T Serwold, J Seita, H Karsunky, ...","GENES & DEVELOPMENT 27 (18), 2063-2063",,0,2013
"Susan Dzieduszycka-Suinat, Overseas Vote Foundation","AW Appel, M Blaze, H Branscomb, DA Buell, D Dill",,,0,2012
Are cells asynchronous circuits?,DL Dill,"International Workshop on Verification, Model Checking, and Abstract …",,0,2011
Are Cells Asynchronous Circuits?(Invited Talk),DL Dill,"LECTURE NOTES IN COMPUTER SCIENCE 1 (6538), 1-1",,0,2011
"Lineage commitment (WS-033) Chairpersons: Hiroshi Kawamoto, Koji Yasutomo","T Ikawa, S Hirose, R Kominami, Y Katsura, H Kawamoto, MA Inlay, ...","International Immunology 22 (Suppl_1_Pt_2), ii82-ii83",,0,2010
The Open Source Hardening Project,"D Engler, D Dill",STANFORD UNIV CA DEPT OF COMPUTER SCIENCE,,0,2009
Identification of the branchpoint between B and T cell development through MiDReG (138.17),"MA Inlay, D Bhattacharya, D Sahoo, J Seita, H Karsunky, T Serwold, ...","The Journal of Immunology 182 (1 Supplement), 138.17-138.17",,0,2009
Formal Verification and Biology,DL Dill,International Symposium on Automated Technology for Verification and …,,0,2008
I think i voted: e-voting vs. democracy,D Dill,"International Conference on Computer Aided Verification, 2-2",,0,2006
Low Power Design Methodologies.,"M Kamran, M Kamran, S Feng, G Sutter, E Todorovich, S Lopez-Buedo, ...","Information Technology Journal 5 (1), pp: 363-370-pp: 363-370",,0,2005
Home/Publications,"JC Smolens, BT Gold, J Kim, B Falsafi, JC Hoe, A Nowatzyk, DM Shelton, ...","Journal Article 24 (6), 22-29",,0,2004
The battle of accountable voting systems.,DL Dill,"MEMOCODE, 105",,0,2004
E-Voting: Can You Trust It?,"DL DILL, AD RUBIN, D EVANS, N PAUL",,,0,2004
Semi-formal verification of memory systems by symbolic simulation,"H Abu-Haimed, S Berezin, DL Dill",Advanced Research Working Conference on Correct Hardware Design and …,,0,2003
A Federal Approach to Formal Hardware Design Verification,DL Dill,STANFORD UNIV PALO ALTO CA,,0,2002
Proof production in decision procedures,"A Stump, CW Barrett, DL Dill, C Flanagan",,,0,2002
A Specification Methodology by a Collection of Compact Properties,"K Shimizu, DL Dill, CT Chou",,,0,2002
CMC: A Pragmatic Approach to Model Checking Real Code,"MMDYWP Andy, DRE Chou, DL Dill",Proceedings of the... ACM Symposium on Operating Systems Design and …,,0,2002
Today’s Agenda,"JU Skakkebaek, DL Dill",,,0,2001
Component Verification-A Specification Methodology by a Collection of Compact Properties as Applied to the Intel (R) ItaniumTM Processor Bus Protocol,"K Shimizu, DL Dill, CT Chou","Lecture Notes in Computer Science 2144, 340-354",,0,2001
Model checking Java programs,D Dill,"Proceedings of the third workshop on Formal methods in software practice, 1-1",,0,2000
Java Model Checking,"DYWPUS David, L Dill",,,0,2000
Contributed Papers-Symbolic Simulation with Approximate Values,"C Wilson, DL Dill, RE Bryant","Lecture Notes in Computer Science 1954, 470-485",,0,2000
"Stanford University Department of Computer Science, Stanford University, Stanford, CA 94305, USA","U Stern, DL Dill","Formal description techniques, IX: theory, application and tools: IFIP TC6 9 …",,0,1996
List of Authors D. Ambroise 458 KD Anon 433 GS Avrunin 26,"A Aziz, C Baier, H Ben-Abdallah, J Bengtsson, S Bensalem, N Berregeb, ...","Computer Aided Verification: 8th International Conference, CAV'96, New …",,0,1996
Automatic Verification of,"JR Burch, DL Dill",To appear in the Conference on Computer-Aided Verification,,0,1994
Automatic Verification and Synthesis of Finite-State Hard Real-Time Systems.,D Dill,STANFORD UNIV CA DEPT OF COMPUTER SCIENCE,,0,1994
Computer-aided Verification: Proceedings,DL Dill,Springer,,0,1994
Automatic verification and synthesis of finite-state hard real-time systems(Final Technical Report),D DILL,,,0,1994
Splitting trees and partition refinement in real-timemodel checking.,"R Boudour, M Abadi, L Lamport, M Abadir, K Albin, J Havlicek, ...","Information Technology Journal 5 (1), 73-132",,0,1993
The Subject Index for Volume 98 will appear in the December 1992 issue as part of a cumulative index for the year 1992.,"K BIRMIWAL, JR BURCH, R CROLE, DL DILL, D EPPSTEIN, P FREYD, ...","Information and Computation 98, 295",,0,1992
"DIMACS Series in Discrete Mathematics and Theoretical Computer Science Volume 3, 1991","H Wong-Toi, DL Dill","Computer-Aided Verification'90, 177",,0,1991
Automatic Verification of Asynchronous Circuits Using Temporal Logic David L. Dill and Edmund M. Clarke Department of Computer Science,DL Dill,"1985 Chapel Hill Conference on Very Large Scale Integration, 127",,0,1985
Identification of Genes that can Selectively Kill Cancer Cells Using Boolean Implications,"Y Gao, S Sinha, DL Dill",,,0,0
Reluplex: An Efficient SMT Solver for Verifying Deep Neural Networks,DL Dill,,,0,0
Formal Methods For Probabilistic Programming,"D Selsam, P Liang, DL Dill",,,0,0
Asynchronouš Circuits using Temporal Logic,"DL Dill, EM Clarke",,,0,0
State Reduction Using Reversible Rules,CNIDL Dill,,,0,0
A Simple Method for Extracting Models from Protocol Code,"DLACD Engler, DL Dill",,,0,0
Program Co-Chairs,"D Dill, T Kohno, B Adida, J Benaloh, M Bishop, D Evans, R Gennaro, ...",,,0,0
Topics in Probabilistic Verification,"C Courcoubetis, R Alur, D Dill, M Yannakakis",,,0,0
Review of Regular Languages for Introduction to Compilers,"DL Dill, M DFAs",,,0,0
Automatic for Generalized Mapping Fundamental-Mode,"G De Micheli, P Siegel, D Dill",,,0,0
3.3 Explicit-state model checking,D Dill,"Algorithmic Cheminformatics, 27",,0,0
Computational Prediction of Genes Associated with B Cell Development,"D Sahoo, J Seita, D Bhattacharya, IL Weissman, SK Plevritis, DL Dill",,,0,0
MiDReG: Mining Developmentally Regulated Genes Using Boolean Implications,"D Sahoo, J Seita, D Bhattacharya, IL Weissman, SK Plevritis, DL Dill",,,0,0
A New Method of Mining Developmentally Regulated Genes Identifies a Branchpoint Between B and T Cell Development,"D Sahoo, MA Inlay, J Seita, T Serwold, H Karsunky, SK Plevritis, ...",Science (Under review),,0,0
FMCAD'96,"D Dill, K Keutzer",,,0,0
INDEX OF CONTRffiUTORS,"HP Amann, M Auguin, F Balarin, A Bardsley, H Barringer, C Belleudy, ...","Hardware Description Languages and their Applications, 348",,0,0
Checking Properties of Safety Critical Speciﬁcations Using Efﬁcient Decision Procedures,"DYW Parkl, JU Skakkebo'ekl, MPE Heimdahl, BJ Czerny, DL Dill",,,0,0
Reliable Symbolic Simulation Using Scalar Values and BDDs?,"C Wilson, DL Dill",,,0,0
Construction of a Computational Metabolic Model of the Human Gut Microbiome,"T Altman, DA Relman, DL Dill",,,0,0
Conference Author/Panelist Index,"N Aoki, X Bai, K Banerjee, L Benini, RA Bergamaschi, P Bingley, ...",,,0,0
Current Issue Highlights,"AR Vaccaro, GD Schroeder",,,0,0
Vyacheslav Marakhovsky Alain Martin Toshiyuki Miyamoto Charles E. Molnar,"T Nanya, S Bums, S Chakraborty, TA Chu, J Cortadella, I David, A Davis, ...",,,0,0
"Tosiyasu Kunii, The University of Aizu","T Nanya, A Kondratyev, L Lavagno, A Taubin, T Yoshimura, F Hirose, ...",,,0,0
E cient Verification of Symmetric Concurrent Systems,CNIDL Dill,"Memory 1 (99), 1",,0,0
SMT-COMP Entry: the Cooperating Validity Checker (CVC),"A Stump, C Barrett, D Dill",,,0,0
Corporate Sponsors,"P Alexander, H Anand, Z Andraus, T Arons, D Babic, S Barner, G Basler, ...",,,0,0
Java Model Checking,"DYWPU Stern, JU Skakkebæk, DL Dill",,,0,0
COUNT-DOWN TO THE WIRELESS 21 ST CENTURY,HRC O’HARE,,,0,0
Verification Panel 1.6 Session 1.6. 1: Panel,DL Dill,,,0,0
Extracting digital signals from microarray time-course data,"D Sahoo, DL Dill, R Tibshirani, SK Plevritis",,,0,0
"Computer Science Department School of Computer Science, Carnegie Mellon University","DL Dill, EM Clarke",,,0,0
Checking Properties of Safety Critical Specifications Using E cient Decision Procedures,"BJ Czerny, DL Dill",,,0,0
"A Center for Correct, Usable, Reliable, Auditable, and Transparent Elections (ACCURATE)","AD Rubin, DS Wallach, D Boneh, MD Byrne, D Dean, DL Dill, DW Jones, ...",,,0,0
A Generalization of Shostak's Method and it's Relationship to the Nelson-Oppen Combination Procedure,"CW Barrett, DL Dill, A Stump",,,0,0
"Computer Systems Laboratory, Stanford University","CN Ip, DL Dill",,,0,0
Quenching Correlators in Distributed Event Notification Systems,"S Sankaranarayanan, D Dill, C Sanchez, H Sipma, T Zhang",,,0,0
ICCAD-99 TECHNICAL PROGRAM COMMITTEE,"P Ashar, R Bergamaschi, I Bolsens, JE Bracken, F Catthoor, SC Chang, ...",,,0,0
гб в и гв Ъ зйаиз гж Х вн Ыгжи Ь гж з л и Чк жа дд в Ы в ийж з,Э к жз ин г Сгл,,,0,0
A Specification M ethodology by a Collection of Compact Properties as Applied to the Intelc,"IPB Protocol, K Shimizu, DL Dill, CT Chou",,,0,0
