{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1560532781469 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560532781479 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 14 19:19:41 2019 " "Processing started: Fri Jun 14 19:19:41 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560532781479 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560532781479 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Milestone3 -c Milestone3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Milestone3 -c Milestone3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560532781479 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1560532783778 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1560532783778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digitaltechnik_fpga/dtp2_fpga_synth/milestone3/source/tone_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /digitaltechnik_fpga/dtp2_fpga_synth/milestone3/source/tone_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tone_generator-struct " "Found design unit 1: tone_generator-struct" {  } { { "../source/tone_generator.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone3/source/tone_generator.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560532815998 ""} { "Info" "ISGN_ENTITY_NAME" "1 tone_generator " "Found entity 1: tone_generator" {  } { { "../source/tone_generator.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone3/source/tone_generator.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560532815998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560532815998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digitaltechnik_fpga/dtp2_fpga_synth/milestone3/source/tone_gen_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /digitaltechnik_fpga/dtp2_fpga_synth/milestone3/source/tone_gen_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tone_gen_pkg " "Found design unit 1: tone_gen_pkg" {  } { { "../source/tone_gen_pkg.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone3/source/tone_gen_pkg.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560532816012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560532816012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digitaltechnik_fpga/dtp2_fpga_synth/milestone3/source/synthi_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /digitaltechnik_fpga/dtp2_fpga_synth/milestone3/source/synthi_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synthi_top-rtl " "Found design unit 1: synthi_top-rtl" {  } { { "../source/synthi_top.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone3/source/synthi_top.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560532816015 ""} { "Info" "ISGN_ENTITY_NAME" "1 synthi_top " "Found entity 1: synthi_top" {  } { { "../source/synthi_top.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone3/source/synthi_top.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560532816015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560532816015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digitaltechnik_fpga/dtp2_fpga_synth/milestone3/source/synchronize.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /digitaltechnik_fpga/dtp2_fpga_synth/milestone3/source/synchronize.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchronize-rtl " "Found design unit 1: synchronize-rtl" {  } { { "../source/synchronize.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone3/source/synchronize.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560532816028 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchronize " "Found entity 1: synchronize" {  } { { "../source/synchronize.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone3/source/synchronize.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560532816028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560532816028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digitaltechnik_fpga/dtp2_fpga_synth/milestone3/source/shiftreg_s2p.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /digitaltechnik_fpga/dtp2_fpga_synth/milestone3/source/shiftreg_s2p.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftreg_s2p-rtl " "Found design unit 1: shiftreg_s2p-rtl" {  } { { "../source/shiftreg_s2p.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone3/source/shiftreg_s2p.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560532816041 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftreg_s2p " "Found entity 1: shiftreg_s2p" {  } { { "../source/shiftreg_s2p.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone3/source/shiftreg_s2p.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560532816041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560532816041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digitaltechnik_fpga/dtp2_fpga_synth/milestone3/source/shiftreg_p2s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /digitaltechnik_fpga/dtp2_fpga_synth/milestone3/source/shiftreg_p2s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftreg_p2s-rtl " "Found design unit 1: shiftreg_p2s-rtl" {  } { { "../source/shiftreg_p2s.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone3/source/shiftreg_p2s.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560532816050 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftreg_p2s " "Found entity 1: shiftreg_p2s" {  } { { "../source/shiftreg_p2s.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone3/source/shiftreg_p2s.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560532816050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560532816050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digitaltechnik_fpga/dtp2_fpga_synth/milestone3/source/reg_table_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /digitaltechnik_fpga/dtp2_fpga_synth/milestone3/source/reg_table_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_table_pkg " "Found design unit 1: reg_table_pkg" {  } { { "../source/reg_table_pkg.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone3/source/reg_table_pkg.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560532816064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560532816064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digitaltechnik_fpga/dtp2_fpga_synth/milestone3/source/path_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /digitaltechnik_fpga/dtp2_fpga_synth/milestone3/source/path_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 path_control-comb " "Found design unit 1: path_control-comb" {  } { { "../source/path_control.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone3/source/path_control.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560532816090 ""} { "Info" "ISGN_ENTITY_NAME" "1 path_control " "Found entity 1: path_control" {  } { { "../source/path_control.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone3/source/path_control.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560532816090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560532816090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digitaltechnik_fpga/dtp2_fpga_synth/milestone3/source/modulo_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /digitaltechnik_fpga/dtp2_fpga_synth/milestone3/source/modulo_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 modulo_divider-rtl " "Found design unit 1: modulo_divider-rtl" {  } { { "../source/modulo_divider.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone3/source/modulo_divider.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560532816099 ""} { "Info" "ISGN_ENTITY_NAME" "1 modulo_divider " "Found entity 1: modulo_divider" {  } { { "../source/modulo_divider.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone3/source/modulo_divider.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560532816099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560532816099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digitaltechnik_fpga/dtp2_fpga_synth/milestone3/source/infrastructure.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /digitaltechnik_fpga/dtp2_fpga_synth/milestone3/source/infrastructure.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 infrastructure-str " "Found design unit 1: infrastructure-str" {  } { { "../source/infrastructure.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone3/source/infrastructure.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560532816118 ""} { "Info" "ISGN_ENTITY_NAME" "1 infrastructure " "Found entity 1: infrastructure" {  } { { "../source/infrastructure.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone3/source/infrastructure.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560532816118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560532816118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digitaltechnik_fpga/dtp2_fpga_synth/milestone3/source/i2s_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /digitaltechnik_fpga/dtp2_fpga_synth/milestone3/source/i2s_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2s_master-rtl " "Found design unit 1: i2s_master-rtl" {  } { { "../source/i2s_master.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone3/source/i2s_master.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560532816133 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2s_master " "Found entity 1: i2s_master" {  } { { "../source/i2s_master.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone3/source/i2s_master.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560532816133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560532816133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digitaltechnik_fpga/dtp2_fpga_synth/milestone3/source/i2s_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /digitaltechnik_fpga/dtp2_fpga_synth/milestone3/source/i2s_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2s_decoder-rtl " "Found design unit 1: i2s_decoder-rtl" {  } { { "../source/i2s_decoder.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone3/source/i2s_decoder.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560532816167 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2s_decoder " "Found entity 1: i2s_decoder" {  } { { "../source/i2s_decoder.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone3/source/i2s_decoder.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560532816167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560532816167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digitaltechnik_fpga/dtp2_fpga_synth/milestone3/source/i2c_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /digitaltechnik_fpga/dtp2_fpga_synth/milestone3/source/i2c_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master-rtl " "Found design unit 1: i2c_master-rtl" {  } { { "../source/i2c_master.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone3/source/i2c_master.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560532816193 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "../source/i2c_master.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone3/source/i2c_master.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560532816193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560532816193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digitaltechnik_fpga/dtp2_fpga_synth/milestone3/source/dds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /digitaltechnik_fpga/dtp2_fpga_synth/milestone3/source/dds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DDS-rtl " "Found design unit 1: DDS-rtl" {  } { { "../source/dds.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone3/source/dds.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560532816215 ""} { "Info" "ISGN_ENTITY_NAME" "1 DDS " "Found entity 1: DDS" {  } { { "../source/dds.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone3/source/dds.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560532816215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560532816215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digitaltechnik_fpga/dtp2_fpga_synth/milestone3/source/codec_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /digitaltechnik_fpga/dtp2_fpga_synth/milestone3/source/codec_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 codec_controller-rtl " "Found design unit 1: codec_controller-rtl" {  } { { "../source/codec_controller.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone3/source/codec_controller.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560532816234 ""} { "Info" "ISGN_ENTITY_NAME" "1 codec_controller " "Found entity 1: codec_controller" {  } { { "../source/codec_controller.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone3/source/codec_controller.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560532816234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560532816234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digitaltechnik_fpga/dtp2_fpga_synth/milestone3/source/bit_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /digitaltechnik_fpga/dtp2_fpga_synth/milestone3/source/bit_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit_counter-rtl " "Found design unit 1: bit_counter-rtl" {  } { { "../source/bit_counter.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone3/source/bit_counter.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560532816250 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit_counter " "Found entity 1: bit_counter" {  } { { "../source/bit_counter.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone3/source/bit_counter.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560532816250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560532816250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digitaltechnik_fpga/dtp2_fpga_synth/milestone3/source/bclk_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /digitaltechnik_fpga/dtp2_fpga_synth/milestone3/source/bclk_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCLK_GEN-rtl " "Found design unit 1: BCLK_GEN-rtl" {  } { { "../source/BCLK_GEN.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone3/source/BCLK_GEN.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560532816265 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCLK_GEN " "Found entity 1: BCLK_GEN" {  } { { "../source/BCLK_GEN.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone3/source/BCLK_GEN.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560532816265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560532816265 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "synthi_top " "Elaborating entity \"synthi_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1560532816735 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mute_o synthi_top.vhd(79) " "Verilog HDL or VHDL warning at synthi_top.vhd(79): object \"mute_o\" assigned a value but never read" {  } { { "../source/synthi_top.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone3/source/synthi_top.vhd" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1560532816744 "|synthi_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "infrastructure infrastructure:infrastructure_1 " "Elaborating entity \"infrastructure\" for hierarchy \"infrastructure:infrastructure_1\"" {  } { { "../source/synthi_top.vhd" "infrastructure_1" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone3/source/synthi_top.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560532816774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchronize infrastructure:infrastructure_1\|synchronize:synchronize_1 " "Elaborating entity \"synchronize\" for hierarchy \"infrastructure:infrastructure_1\|synchronize:synchronize_1\"" {  } { { "../source/infrastructure.vhd" "synchronize_1" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone3/source/infrastructure.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560532816797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchronize infrastructure:infrastructure_1\|synchronize:synchronize_2 " "Elaborating entity \"synchronize\" for hierarchy \"infrastructure:infrastructure_1\|synchronize:synchronize_2\"" {  } { { "../source/infrastructure.vhd" "synchronize_2" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone3/source/infrastructure.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560532816864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchronize infrastructure:infrastructure_1\|synchronize:synchronize_3 " "Elaborating entity \"synchronize\" for hierarchy \"infrastructure:infrastructure_1\|synchronize:synchronize_3\"" {  } { { "../source/infrastructure.vhd" "synchronize_3" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone3/source/infrastructure.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560532816894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_divider infrastructure:infrastructure_1\|modulo_divider:modulo_divider_1 " "Elaborating entity \"modulo_divider\" for hierarchy \"infrastructure:infrastructure_1\|modulo_divider:modulo_divider_1\"" {  } { { "../source/infrastructure.vhd" "modulo_divider_1" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone3/source/infrastructure.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560532816916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "codec_controller codec_controller:codec_controller_1 " "Elaborating entity \"codec_controller\" for hierarchy \"codec_controller:codec_controller_1\"" {  } { { "../source/synthi_top.vhd" "codec_controller_1" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone3/source/synthi_top.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560532816944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master i2c_master:i2c_master_1 " "Elaborating entity \"i2c_master\" for hierarchy \"i2c_master:i2c_master_1\"" {  } { { "../source/synthi_top.vhd" "i2c_master_1" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone3/source/synthi_top.vhd" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560532817001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "path_control path_control:path_control_1 " "Elaborating entity \"path_control\" for hierarchy \"path_control:path_control_1\"" {  } { { "../source/synthi_top.vhd" "path_control_1" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone3/source/synthi_top.vhd" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560532817045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2s_master i2s_master:i2s_master_1 " "Elaborating entity \"i2s_master\" for hierarchy \"i2s_master:i2s_master_1\"" {  } { { "../source/synthi_top.vhd" "i2s_master_1" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone3/source/synthi_top.vhd" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560532817136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCLK_GEN i2s_master:i2s_master_1\|BCLK_GEN:bckl_gen_1 " "Elaborating entity \"BCLK_GEN\" for hierarchy \"i2s_master:i2s_master_1\|BCLK_GEN:bckl_gen_1\"" {  } { { "../source/i2s_master.vhd" "bckl_gen_1" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone3/source/i2s_master.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560532817224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_counter i2s_master:i2s_master_1\|bit_counter:bit_counter_1 " "Elaborating entity \"bit_counter\" for hierarchy \"i2s_master:i2s_master_1\|bit_counter:bit_counter_1\"" {  } { { "../source/i2s_master.vhd" "bit_counter_1" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone3/source/i2s_master.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560532817272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2s_decoder i2s_master:i2s_master_1\|i2s_decoder:i2s_decoder_1 " "Elaborating entity \"i2s_decoder\" for hierarchy \"i2s_master:i2s_master_1\|i2s_decoder:i2s_decoder_1\"" {  } { { "../source/i2s_master.vhd" "i2s_decoder_1" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone3/source/i2s_master.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560532817320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftreg_p2s i2s_master:i2s_master_1\|shiftreg_p2s:shiftreg_p2s_1 " "Elaborating entity \"shiftreg_p2s\" for hierarchy \"i2s_master:i2s_master_1\|shiftreg_p2s:shiftreg_p2s_1\"" {  } { { "../source/i2s_master.vhd" "shiftreg_p2s_1" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone3/source/i2s_master.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560532817400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftreg_s2p i2s_master:i2s_master_1\|shiftreg_s2p:shiftreg_s2p_1 " "Elaborating entity \"shiftreg_s2p\" for hierarchy \"i2s_master:i2s_master_1\|shiftreg_s2p:shiftreg_s2p_1\"" {  } { { "../source/i2s_master.vhd" "shiftreg_s2p_1" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone3/source/i2s_master.vhd" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560532817475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tone_generator tone_generator:tone_generator_1 " "Elaborating entity \"tone_generator\" for hierarchy \"tone_generator:tone_generator_1\"" {  } { { "../source/synthi_top.vhd" "tone_generator_1" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone3/source/synthi_top.vhd" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560532817507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DDS tone_generator:tone_generator_1\|DDS:DDS_1 " "Elaborating entity \"DDS\" for hierarchy \"tone_generator:tone_generator_1\|DDS:DDS_1\"" {  } { { "../source/tone_generator.vhd" "DDS_1" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone3/source/tone_generator.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560532817532 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../source/i2c_master.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone3/source/i2c_master.vhd" 300 -1 0 } } { "../source/i2c_master.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone3/source/i2c_master.vhd" 85 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1560532819941 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1560532819942 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1560532820632 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1560532827584 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560532827584 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_26 " "No output dependent on input pin \"GPIO_26\"" {  } { { "../source/synthi_top.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone3/source/synthi_top.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560532828047 "|synthi_top|GPIO_26"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "../source/synthi_top.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone3/source/synthi_top.vhd" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560532828047 "|synthi_top|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "../source/synthi_top.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone3/source/synthi_top.vhd" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560532828047 "|synthi_top|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "../source/synthi_top.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone3/source/synthi_top.vhd" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560532828047 "|synthi_top|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "../source/synthi_top.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone3/source/synthi_top.vhd" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560532828047 "|synthi_top|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "../source/synthi_top.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone3/source/synthi_top.vhd" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560532828047 "|synthi_top|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "../source/synthi_top.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone3/source/synthi_top.vhd" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560532828047 "|synthi_top|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "../source/synthi_top.vhd" "" { Text "D:/DIGITALTECHNIK_FPGA/DTP2_fpga_synth/Milestone3/source/synthi_top.vhd" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1560532828047 "|synthi_top|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1560532828047 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "666 " "Implemented 666 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1560532828048 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1560532828048 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1560532828048 ""} { "Info" "ICUT_CUT_TM_LCELLS" "636 " "Implemented 636 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1560532828048 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1560532828048 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4843 " "Peak virtual memory: 4843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560532828275 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 14 19:20:28 2019 " "Processing ended: Fri Jun 14 19:20:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560532828275 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:47 " "Elapsed time: 00:00:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560532828275 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:57 " "Total CPU time (on all processors): 00:00:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560532828275 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1560532828275 ""}
