

================================================================
== Vitis HLS Report for 'bicg'
================================================================
* Date:           Fri Apr  7 21:07:43 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        bicg
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  33554461|  33554461|  0.336 sec|  0.336 sec|  33554462|  33554462|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------+-----------------------------------------------+----------+----------+-----------+-----------+----------+----------+---------+
        |                                                         |                                               |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
        |                         Instance                        |                     Module                    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
        +---------------------------------------------------------+-----------------------------------------------+----------+----------+-----------+-----------+----------+----------+---------+
        |grp_bicg_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_48_2_fu_34  |bicg_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_48_2  |  16777229|  16777229|  0.168 sec|  0.168 sec|  16777229|  16777229|       no|
        |grp_bicg_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_59_4_fu_44  |bicg_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_59_4  |  16777229|  16777229|  0.168 sec|  0.168 sec|  16777229|  16777229|       no|
        +---------------------------------------------------------+-----------------------------------------------+----------+----------+-----------+-----------+----------+----------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    5|    1073|   1235|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    137|    -|
|Register         |        -|    -|       6|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    5|    1079|   1372|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    2|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------+-----------------------------------------------+---------+----+-----+-----+-----+
    |                         Instance                        |                     Module                    | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------------------+-----------------------------------------------+---------+----+-----+-----+-----+
    |grp_bicg_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_48_2_fu_34  |bicg_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_48_2  |        0|   0|  351|  242|    0|
    |grp_bicg_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_59_4_fu_44  |bicg_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_59_4  |        0|   0|  338|  242|    0|
    |ctrl_s_axi_U                                             |ctrl_s_axi                                     |        0|   0|   36|   40|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U5                        |fadd_32ns_32ns_32_5_full_dsp_1                 |        0|   2|  205|  390|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U6                         |fmul_32ns_32ns_32_4_max_dsp_1                  |        0|   3|  143|  321|    0|
    +---------------------------------------------------------+-----------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                    |                                               |        0|   5| 1073| 1235|    0|
    +---------------------------------------------------------+-----------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_NS_fsm     |  25|          5|    1|          5|
    |grp_fu_54_ce  |  14|          3|    1|          3|
    |grp_fu_54_p0  |  14|          3|   32|         96|
    |grp_fu_54_p1  |  14|          3|   32|         96|
    |grp_fu_58_ce  |  14|          3|    1|          3|
    |grp_fu_58_p0  |  14|          3|   32|         96|
    |grp_fu_58_p1  |  14|          3|   32|         96|
    |v0_Addr_A     |  14|          3|   32|         96|
    |v0_EN_A       |  14|          3|    1|          3|
    +--------------+----+-----------+-----+-----------+
    |Total         | 137|         29|  164|        494|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------+---+----+-----+-----------+
    |                                 Name                                 | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                             |  4|   0|    4|          0|
    |grp_bicg_Pipeline_VITIS_LOOP_47_1_VITIS_LOOP_48_2_fu_34_ap_start_reg  |  1|   0|    1|          0|
    |grp_bicg_Pipeline_VITIS_LOOP_58_3_VITIS_LOOP_59_4_fu_44_ap_start_reg  |  1|   0|    1|          0|
    +----------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                 |  6|   0|    6|          0|
    +----------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|s_axi_ctrl_AWVALID  |   in|    1|       s_axi|          ctrl|   return void|
|s_axi_ctrl_AWREADY  |  out|    1|       s_axi|          ctrl|   return void|
|s_axi_ctrl_AWADDR   |   in|    4|       s_axi|          ctrl|   return void|
|s_axi_ctrl_WVALID   |   in|    1|       s_axi|          ctrl|   return void|
|s_axi_ctrl_WREADY   |  out|    1|       s_axi|          ctrl|   return void|
|s_axi_ctrl_WDATA    |   in|   32|       s_axi|          ctrl|   return void|
|s_axi_ctrl_WSTRB    |   in|    4|       s_axi|          ctrl|   return void|
|s_axi_ctrl_ARVALID  |   in|    1|       s_axi|          ctrl|   return void|
|s_axi_ctrl_ARREADY  |  out|    1|       s_axi|          ctrl|   return void|
|s_axi_ctrl_ARADDR   |   in|    4|       s_axi|          ctrl|   return void|
|s_axi_ctrl_RVALID   |  out|    1|       s_axi|          ctrl|   return void|
|s_axi_ctrl_RREADY   |   in|    1|       s_axi|          ctrl|   return void|
|s_axi_ctrl_RDATA    |  out|   32|       s_axi|          ctrl|   return void|
|s_axi_ctrl_RRESP    |  out|    2|       s_axi|          ctrl|   return void|
|s_axi_ctrl_BVALID   |  out|    1|       s_axi|          ctrl|   return void|
|s_axi_ctrl_BREADY   |   in|    1|       s_axi|          ctrl|   return void|
|s_axi_ctrl_BRESP    |  out|    2|       s_axi|          ctrl|   return void|
|ap_clk              |   in|    1|  ap_ctrl_hs|          bicg|  return value|
|ap_rst_n            |   in|    1|  ap_ctrl_hs|          bicg|  return value|
|interrupt           |  out|    1|  ap_ctrl_hs|          bicg|  return value|
|v0_Addr_A           |  out|   32|        bram|            v0|         array|
|v0_EN_A             |  out|    1|        bram|            v0|         array|
|v0_WEN_A            |  out|    4|        bram|            v0|         array|
|v0_Din_A            |  out|   32|        bram|            v0|         array|
|v0_Dout_A           |   in|   32|        bram|            v0|         array|
|v0_Clk_A            |  out|    1|        bram|            v0|         array|
|v0_Rst_A            |  out|    1|        bram|            v0|         array|
|v1_Addr_A           |  out|   32|        bram|            v1|         array|
|v1_EN_A             |  out|    1|        bram|            v1|         array|
|v1_WEN_A            |  out|    4|        bram|            v1|         array|
|v1_Din_A            |  out|   32|        bram|            v1|         array|
|v1_Dout_A           |   in|   32|        bram|            v1|         array|
|v1_Clk_A            |  out|    1|        bram|            v1|         array|
|v1_Rst_A            |  out|    1|        bram|            v1|         array|
|v2_Addr_A           |  out|   32|        bram|            v2|         array|
|v2_EN_A             |  out|    1|        bram|            v2|         array|
|v2_WEN_A            |  out|    4|        bram|            v2|         array|
|v2_Din_A            |  out|   32|        bram|            v2|         array|
|v2_Dout_A           |   in|   32|        bram|            v2|         array|
|v2_Clk_A            |  out|    1|        bram|            v2|         array|
|v2_Rst_A            |  out|    1|        bram|            v2|         array|
|v2_Addr_B           |  out|   32|        bram|            v2|         array|
|v2_EN_B             |  out|    1|        bram|            v2|         array|
|v2_WEN_B            |  out|    4|        bram|            v2|         array|
|v2_Din_B            |  out|   32|        bram|            v2|         array|
|v2_Dout_B           |   in|   32|        bram|            v2|         array|
|v2_Clk_B            |  out|    1|        bram|            v2|         array|
|v2_Rst_B            |  out|    1|        bram|            v2|         array|
|v3_Addr_A           |  out|   32|        bram|            v3|         array|
|v3_EN_A             |  out|    1|        bram|            v3|         array|
|v3_WEN_A            |  out|    4|        bram|            v3|         array|
|v3_Din_A            |  out|   32|        bram|            v3|         array|
|v3_Dout_A           |   in|   32|        bram|            v3|         array|
|v3_Clk_A            |  out|    1|        bram|            v3|         array|
|v3_Rst_A            |  out|    1|        bram|            v3|         array|
|v4_Addr_A           |  out|   32|        bram|            v4|         array|
|v4_EN_A             |  out|    1|        bram|            v4|         array|
|v4_WEN_A            |  out|    4|        bram|            v4|         array|
|v4_Din_A            |  out|   32|        bram|            v4|         array|
|v4_Dout_A           |   in|   32|        bram|            v4|         array|
|v4_Clk_A            |  out|    1|        bram|            v4|         array|
|v4_Rst_A            |  out|    1|        bram|            v4|         array|
|v4_Addr_B           |  out|   32|        bram|            v4|         array|
|v4_EN_B             |  out|    1|        bram|            v4|         array|
|v4_WEN_B            |  out|    4|        bram|            v4|         array|
|v4_Din_B            |  out|   32|        bram|            v4|         array|
|v4_Dout_B           |   in|   32|        bram|            v4|         array|
|v4_Clk_B            |  out|    1|        bram|            v4|         array|
|v4_Rst_B            |  out|    1|        bram|            v4|         array|
+--------------------+-----+-----+------------+--------------+--------------+

