============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           May 14 2025  12:23:35 am
  Module:                 mcs4
  Operating conditions:   PVT_0P9V_125C 
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (45156 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[19][3]/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[19][3]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          108     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2608     
                                              
             Setup:-     119                  
       Uncertainty:-    1250                  
     Required Time:=   51131                  
      Launch Clock:-    2608                  
       Input Delay:-    2500                  
         Data Path:-     866                  
             Slack:=   45156                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#--------------------------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  poc_pad                           (a,u)   -       F     (arrival)             39  7.0   104     0    5108    (-,-) 
  ram_0_g9788/z                     (u)     in_0->z F     unmapped_or2           3  3.0     0   115    5223    (-,-) 
  ram_0_g9537/z                     (u)     in_0->z F     unmapped_complex2      1  1.0     0    86    5309    (-,-) 
  ram_0_g9437/z                     (u)     in_0->z R     unmapped_nand2        10 10.0     0   170    5479    (-,-) 
  ram_0_g5072/z                     (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5641    (-,-) 
  ram_0_g7852/z                     (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5804    (-,-) 
  ram_0_g7302/z                     (u)     in_0->z F     unmapped_nand2         1  1.0     0    86    5889    (-,-) 
  ram_0_g7072/z                     (u)     in_1->z R     unmapped_nand2         1  1.0     0    86    5975    (-,-) 
  ram_0_ram3_ram_array_reg[19][3]/d -       -       R     unmapped_d_flop        1    -     -     0    5975    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 2: MET (45156 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[19][2]/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[19][2]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          108     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2608     
                                              
             Setup:-     119                  
       Uncertainty:-    1250                  
     Required Time:=   51131                  
      Launch Clock:-    2608                  
       Input Delay:-    2500                  
         Data Path:-     866                  
             Slack:=   45156                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#--------------------------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  poc_pad                           (a,u)   -       F     (arrival)             39  7.0   104     0    5108    (-,-) 
  ram_0_g9788/z                     (u)     in_0->z F     unmapped_or2           3  3.0     0   115    5223    (-,-) 
  ram_0_g9537/z                     (u)     in_0->z F     unmapped_complex2      1  1.0     0    86    5309    (-,-) 
  ram_0_g9437/z                     (u)     in_0->z R     unmapped_nand2        10 10.0     0   170    5479    (-,-) 
  ram_0_g5072/z                     (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5641    (-,-) 
  ram_0_g7852/z                     (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5804    (-,-) 
  ram_0_g7296/z                     (u)     in_0->z F     unmapped_nand2         1  1.0     0    86    5889    (-,-) 
  ram_0_g7075/z                     (u)     in_1->z R     unmapped_nand2         1  1.0     0    86    5975    (-,-) 
  ram_0_ram3_ram_array_reg[19][2]/d -       -       R     unmapped_d_flop        1    -     -     0    5975    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 3: MET (45156 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[19][1]/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[19][1]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          108     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2608     
                                              
             Setup:-     119                  
       Uncertainty:-    1250                  
     Required Time:=   51131                  
      Launch Clock:-    2608                  
       Input Delay:-    2500                  
         Data Path:-     866                  
             Slack:=   45156                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#--------------------------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  poc_pad                           (a,u)   -       F     (arrival)             39  7.0   104     0    5108    (-,-) 
  ram_0_g9788/z                     (u)     in_0->z F     unmapped_or2           3  3.0     0   115    5223    (-,-) 
  ram_0_g9537/z                     (u)     in_0->z F     unmapped_complex2      1  1.0     0    86    5309    (-,-) 
  ram_0_g9437/z                     (u)     in_0->z R     unmapped_nand2        10 10.0     0   170    5479    (-,-) 
  ram_0_g5072/z                     (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5641    (-,-) 
  ram_0_g7852/z                     (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5804    (-,-) 
  ram_0_g7290/z                     (u)     in_0->z F     unmapped_nand2         1  1.0     0    86    5889    (-,-) 
  ram_0_g7078/z                     (u)     in_1->z R     unmapped_nand2         1  1.0     0    86    5975    (-,-) 
  ram_0_ram3_ram_array_reg[19][1]/d -       -       R     unmapped_d_flop        1    -     -     0    5975    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 4: MET (45156 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[3][0]/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[3][0]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          108     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2608     
                                              
             Setup:-     119                  
       Uncertainty:-    1250                  
     Required Time:=   51131                  
      Launch Clock:-    2608                  
       Input Delay:-    2500                  
         Data Path:-     866                  
             Slack:=   45156                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       F     (arrival)             39  7.0   104     0    5108    (-,-) 
  ram_0_g9788/z                    (u)     in_0->z F     unmapped_or2           3  3.0     0   115    5223    (-,-) 
  ram_0_g9537/z                    (u)     in_0->z F     unmapped_complex2      1  1.0     0    86    5309    (-,-) 
  ram_0_g9437/z                    (u)     in_0->z R     unmapped_nand2        10 10.0     0   170    5479    (-,-) 
  ram_0_g5068/z                    (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5641    (-,-) 
  ram_0_g7868/z                    (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5804    (-,-) 
  ram_0_g7686/z                    (u)     in_0->z F     unmapped_nand2         1  1.0     0    86    5889    (-,-) 
  ram_0_g6880/z                    (u)     in_1->z R     unmapped_nand2         1  1.0     0    86    5975    (-,-) 
  ram_0_ram3_ram_array_reg[3][0]/d -       -       R     unmapped_d_flop        1    -     -     0    5975    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 5: MET (45156 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[2][3]/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[2][3]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          108     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2608     
                                              
             Setup:-     119                  
       Uncertainty:-    1250                  
     Required Time:=   51131                  
      Launch Clock:-    2608                  
       Input Delay:-    2500                  
         Data Path:-     866                  
             Slack:=   45156                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       F     (arrival)             39  7.0   104     0    5108    (-,-) 
  ram_0_g9788/z                    (u)     in_0->z F     unmapped_or2           3  3.0     0   115    5223    (-,-) 
  ram_0_g9537/z                    (u)     in_0->z F     unmapped_complex2      1  1.0     0    86    5309    (-,-) 
  ram_0_g9437/z                    (u)     in_0->z R     unmapped_nand2        10 10.0     0   170    5479    (-,-) 
  ram_0_g5068/z                    (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5641    (-,-) 
  ram_0_g7789/z                    (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5804    (-,-) 
  ram_0_g7225/z                    (u)     in_0->z F     unmapped_nand2         1  1.0     0    86    5889    (-,-) 
  ram_0_g7110/z                    (u)     in_1->z R     unmapped_nand2         1  1.0     0    86    5975    (-,-) 
  ram_0_ram3_ram_array_reg[2][3]/d -       -       R     unmapped_d_flop        1    -     -     0    5975    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 6: MET (45156 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[2][2]/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[2][2]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          108     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2608     
                                              
             Setup:-     119                  
       Uncertainty:-    1250                  
     Required Time:=   51131                  
      Launch Clock:-    2608                  
       Input Delay:-    2500                  
         Data Path:-     866                  
             Slack:=   45156                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       F     (arrival)             39  7.0   104     0    5108    (-,-) 
  ram_0_g9788/z                    (u)     in_0->z F     unmapped_or2           3  3.0     0   115    5223    (-,-) 
  ram_0_g9537/z                    (u)     in_0->z F     unmapped_complex2      1  1.0     0    86    5309    (-,-) 
  ram_0_g9437/z                    (u)     in_0->z R     unmapped_nand2        10 10.0     0   170    5479    (-,-) 
  ram_0_g5068/z                    (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5641    (-,-) 
  ram_0_g7789/z                    (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5804    (-,-) 
  ram_0_g7228/z                    (u)     in_0->z F     unmapped_nand2         1  1.0     0    86    5889    (-,-) 
  ram_0_g7109/z                    (u)     in_1->z R     unmapped_nand2         1  1.0     0    86    5975    (-,-) 
  ram_0_ram3_ram_array_reg[2][2]/d -       -       R     unmapped_d_flop        1    -     -     0    5975    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 7: MET (45156 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[2][1]/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[2][1]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          108     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2608     
                                              
             Setup:-     119                  
       Uncertainty:-    1250                  
     Required Time:=   51131                  
      Launch Clock:-    2608                  
       Input Delay:-    2500                  
         Data Path:-     866                  
             Slack:=   45156                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       F     (arrival)             39  7.0   104     0    5108    (-,-) 
  ram_0_g9788/z                    (u)     in_0->z F     unmapped_or2           3  3.0     0   115    5223    (-,-) 
  ram_0_g9537/z                    (u)     in_0->z F     unmapped_complex2      1  1.0     0    86    5309    (-,-) 
  ram_0_g9437/z                    (u)     in_0->z R     unmapped_nand2        10 10.0     0   170    5479    (-,-) 
  ram_0_g5068/z                    (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5641    (-,-) 
  ram_0_g7789/z                    (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5804    (-,-) 
  ram_0_g7231/z                    (u)     in_0->z F     unmapped_nand2         1  1.0     0    86    5889    (-,-) 
  ram_0_g7107/z                    (u)     in_1->z R     unmapped_nand2         1  1.0     0    86    5975    (-,-) 
  ram_0_ram3_ram_array_reg[2][1]/d -       -       R     unmapped_d_flop        1    -     -     0    5975    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 8: MET (45156 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[2][0]/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[2][0]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          108     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2608     
                                              
             Setup:-     119                  
       Uncertainty:-    1250                  
     Required Time:=   51131                  
      Launch Clock:-    2608                  
       Input Delay:-    2500                  
         Data Path:-     866                  
             Slack:=   45156                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       F     (arrival)             39  7.0   104     0    5108    (-,-) 
  ram_0_g9788/z                    (u)     in_0->z F     unmapped_or2           3  3.0     0   115    5223    (-,-) 
  ram_0_g9537/z                    (u)     in_0->z F     unmapped_complex2      1  1.0     0    86    5309    (-,-) 
  ram_0_g9437/z                    (u)     in_0->z R     unmapped_nand2        10 10.0     0   170    5479    (-,-) 
  ram_0_g5068/z                    (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5641    (-,-) 
  ram_0_g7789/z                    (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5804    (-,-) 
  ram_0_g7680/z                    (u)     in_0->z F     unmapped_nand2         1  1.0     0    86    5889    (-,-) 
  ram_0_g6883/z                    (u)     in_1->z R     unmapped_nand2         1  1.0     0    86    5975    (-,-) 
  ram_0_ram3_ram_array_reg[2][0]/d -       -       R     unmapped_d_flop        1    -     -     0    5975    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 9: MET (45156 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[1][3]/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[1][3]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          108     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2608     
                                              
             Setup:-     119                  
       Uncertainty:-    1250                  
     Required Time:=   51131                  
      Launch Clock:-    2608                  
       Input Delay:-    2500                  
         Data Path:-     866                  
             Slack:=   45156                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       F     (arrival)             39  7.0   104     0    5108    (-,-) 
  ram_0_g9788/z                    (u)     in_0->z F     unmapped_or2           3  3.0     0   115    5223    (-,-) 
  ram_0_g9537/z                    (u)     in_0->z F     unmapped_complex2      1  1.0     0    86    5309    (-,-) 
  ram_0_g9437/z                    (u)     in_0->z R     unmapped_nand2        10 10.0     0   170    5479    (-,-) 
  ram_0_g5067/z                    (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5641    (-,-) 
  ram_0_g7790/z                    (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5804    (-,-) 
  ram_0_g7234/z                    (u)     in_0->z F     unmapped_nand2         1  1.0     0    86    5889    (-,-) 
  ram_0_g7106/z                    (u)     in_1->z R     unmapped_nand2         1  1.0     0    86    5975    (-,-) 
  ram_0_ram3_ram_array_reg[1][3]/d -       -       R     unmapped_d_flop        1    -     -     0    5975    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 10: MET (45156 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[1][2]/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[1][2]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          108     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2608     
                                              
             Setup:-     119                  
       Uncertainty:-    1250                  
     Required Time:=   51131                  
      Launch Clock:-    2608                  
       Input Delay:-    2500                  
         Data Path:-     866                  
             Slack:=   45156                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       F     (arrival)             39  7.0   104     0    5108    (-,-) 
  ram_0_g9788/z                    (u)     in_0->z F     unmapped_or2           3  3.0     0   115    5223    (-,-) 
  ram_0_g9537/z                    (u)     in_0->z F     unmapped_complex2      1  1.0     0    86    5309    (-,-) 
  ram_0_g9437/z                    (u)     in_0->z R     unmapped_nand2        10 10.0     0   170    5479    (-,-) 
  ram_0_g5067/z                    (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5641    (-,-) 
  ram_0_g7790/z                    (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5804    (-,-) 
  ram_0_g7237/z                    (u)     in_0->z F     unmapped_nand2         1  1.0     0    86    5889    (-,-) 
  ram_0_g7104/z                    (u)     in_1->z R     unmapped_nand2         1  1.0     0    86    5975    (-,-) 
  ram_0_ram3_ram_array_reg[1][2]/d -       -       R     unmapped_d_flop        1    -     -     0    5975    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 11: MET (45156 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[1][1]/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[1][1]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          108     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2608     
                                              
             Setup:-     119                  
       Uncertainty:-    1250                  
     Required Time:=   51131                  
      Launch Clock:-    2608                  
       Input Delay:-    2500                  
         Data Path:-     866                  
             Slack:=   45156                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       F     (arrival)             39  7.0   104     0    5108    (-,-) 
  ram_0_g9788/z                    (u)     in_0->z F     unmapped_or2           3  3.0     0   115    5223    (-,-) 
  ram_0_g9537/z                    (u)     in_0->z F     unmapped_complex2      1  1.0     0    86    5309    (-,-) 
  ram_0_g9437/z                    (u)     in_0->z R     unmapped_nand2        10 10.0     0   170    5479    (-,-) 
  ram_0_g5067/z                    (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5641    (-,-) 
  ram_0_g7790/z                    (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5804    (-,-) 
  ram_0_g7240/z                    (u)     in_0->z F     unmapped_nand2         1  1.0     0    86    5889    (-,-) 
  ram_0_g7103/z                    (u)     in_1->z R     unmapped_nand2         1  1.0     0    86    5975    (-,-) 
  ram_0_ram3_ram_array_reg[1][1]/d -       -       R     unmapped_d_flop        1    -     -     0    5975    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 12: MET (45156 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[1][0]/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[1][0]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          108     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2608     
                                              
             Setup:-     119                  
       Uncertainty:-    1250                  
     Required Time:=   51131                  
      Launch Clock:-    2608                  
       Input Delay:-    2500                  
         Data Path:-     866                  
             Slack:=   45156                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       F     (arrival)             39  7.0   104     0    5108    (-,-) 
  ram_0_g9788/z                    (u)     in_0->z F     unmapped_or2           3  3.0     0   115    5223    (-,-) 
  ram_0_g9537/z                    (u)     in_0->z F     unmapped_complex2      1  1.0     0    86    5309    (-,-) 
  ram_0_g9437/z                    (u)     in_0->z R     unmapped_nand2        10 10.0     0   170    5479    (-,-) 
  ram_0_g5067/z                    (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5641    (-,-) 
  ram_0_g7790/z                    (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5804    (-,-) 
  ram_0_g7674/z                    (u)     in_0->z F     unmapped_nand2         1  1.0     0    86    5889    (-,-) 
  ram_0_g6886/z                    (u)     in_1->z R     unmapped_nand2         1  1.0     0    86    5975    (-,-) 
  ram_0_ram3_ram_array_reg[1][0]/d -       -       R     unmapped_d_flop        1    -     -     0    5975    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 13: MET (45156 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[0][3]/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[0][3]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          108     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2608     
                                              
             Setup:-     119                  
       Uncertainty:-    1250                  
     Required Time:=   51131                  
      Launch Clock:-    2608                  
       Input Delay:-    2500                  
         Data Path:-     866                  
             Slack:=   45156                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       F     (arrival)             39  7.0   104     0    5108    (-,-) 
  ram_0_g9788/z                    (u)     in_0->z F     unmapped_or2           3  3.0     0   115    5223    (-,-) 
  ram_0_g9537/z                    (u)     in_0->z F     unmapped_complex2      1  1.0     0    86    5309    (-,-) 
  ram_0_g9437/z                    (u)     in_0->z R     unmapped_nand2        10 10.0     0   170    5479    (-,-) 
  ram_0_g5067/z                    (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5641    (-,-) 
  ram_0_g7791/z                    (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5804    (-,-) 
  ram_0_g7243/z                    (u)     in_0->z F     unmapped_nand2         1  1.0     0    86    5889    (-,-) 
  ram_0_g7101/z                    (u)     in_1->z R     unmapped_nand2         1  1.0     0    86    5975    (-,-) 
  ram_0_ram3_ram_array_reg[0][3]/d -       -       R     unmapped_d_flop        1    -     -     0    5975    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 14: MET (45156 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[0][2]/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[0][2]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          108     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2608     
                                              
             Setup:-     119                  
       Uncertainty:-    1250                  
     Required Time:=   51131                  
      Launch Clock:-    2608                  
       Input Delay:-    2500                  
         Data Path:-     866                  
             Slack:=   45156                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       F     (arrival)             39  7.0   104     0    5108    (-,-) 
  ram_0_g9788/z                    (u)     in_0->z F     unmapped_or2           3  3.0     0   115    5223    (-,-) 
  ram_0_g9537/z                    (u)     in_0->z F     unmapped_complex2      1  1.0     0    86    5309    (-,-) 
  ram_0_g9437/z                    (u)     in_0->z R     unmapped_nand2        10 10.0     0   170    5479    (-,-) 
  ram_0_g5067/z                    (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5641    (-,-) 
  ram_0_g7791/z                    (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5804    (-,-) 
  ram_0_g7246/z                    (u)     in_0->z F     unmapped_nand2         1  1.0     0    86    5889    (-,-) 
  ram_0_g7100/z                    (u)     in_1->z R     unmapped_nand2         1  1.0     0    86    5975    (-,-) 
  ram_0_ram3_ram_array_reg[0][2]/d -       -       R     unmapped_d_flop        1    -     -     0    5975    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 15: MET (45156 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[0][1]/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[0][1]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          108     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2608     
                                              
             Setup:-     119                  
       Uncertainty:-    1250                  
     Required Time:=   51131                  
      Launch Clock:-    2608                  
       Input Delay:-    2500                  
         Data Path:-     866                  
             Slack:=   45156                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       F     (arrival)             39  7.0   104     0    5108    (-,-) 
  ram_0_g9788/z                    (u)     in_0->z F     unmapped_or2           3  3.0     0   115    5223    (-,-) 
  ram_0_g9537/z                    (u)     in_0->z F     unmapped_complex2      1  1.0     0    86    5309    (-,-) 
  ram_0_g9437/z                    (u)     in_0->z R     unmapped_nand2        10 10.0     0   170    5479    (-,-) 
  ram_0_g5067/z                    (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5641    (-,-) 
  ram_0_g7791/z                    (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5804    (-,-) 
  ram_0_g7249/z                    (u)     in_0->z F     unmapped_nand2         1  1.0     0    86    5889    (-,-) 
  ram_0_g7098/z                    (u)     in_1->z R     unmapped_nand2         1  1.0     0    86    5975    (-,-) 
  ram_0_ram3_ram_array_reg[0][1]/d -       -       R     unmapped_d_flop        1    -     -     0    5975    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 16: MET (45156 ps) Setup Check with Pin ram_0_ram3_ram_array_reg[0][0]/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram3_ram_array_reg[0][0]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          108     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2608     
                                              
             Setup:-     119                  
       Uncertainty:-    1250                  
     Required Time:=   51131                  
      Launch Clock:-    2608                  
       Input Delay:-    2500                  
         Data Path:-     866                  
             Slack:=   45156                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       F     (arrival)             39  7.0   104     0    5108    (-,-) 
  ram_0_g9788/z                    (u)     in_0->z F     unmapped_or2           3  3.0     0   115    5223    (-,-) 
  ram_0_g9537/z                    (u)     in_0->z F     unmapped_complex2      1  1.0     0    86    5309    (-,-) 
  ram_0_g9437/z                    (u)     in_0->z R     unmapped_nand2        10 10.0     0   170    5479    (-,-) 
  ram_0_g5067/z                    (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5641    (-,-) 
  ram_0_g7791/z                    (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5804    (-,-) 
  ram_0_g7668/z                    (u)     in_0->z F     unmapped_nand2         1  1.0     0    86    5889    (-,-) 
  ram_0_g6889/z                    (u)     in_1->z R     unmapped_nand2         1  1.0     0    86    5975    (-,-) 
  ram_0_ram3_ram_array_reg[0][0]/d -       -       R     unmapped_d_flop        1    -     -     0    5975    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 17: MET (45156 ps) Setup Check with Pin ram_0_ram2_ram_array_reg[19][3]/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram2_ram_array_reg[19][3]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          108     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2608     
                                              
             Setup:-     119                  
       Uncertainty:-    1250                  
     Required Time:=   51131                  
      Launch Clock:-    2608                  
       Input Delay:-    2500                  
         Data Path:-     866                  
             Slack:=   45156                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#--------------------------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  poc_pad                           (a,u)   -       F     (arrival)             39  7.0   104     0    5108    (-,-) 
  ram_0_g9788/z                     (u)     in_0->z F     unmapped_or2           3  3.0     0   115    5223    (-,-) 
  ram_0_g9537/z                     (u)     in_0->z F     unmapped_complex2      1  1.0     0    86    5309    (-,-) 
  ram_0_g9437/z                     (u)     in_0->z R     unmapped_nand2        10 10.0     0   170    5479    (-,-) 
  ram_0_g5072/z                     (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5641    (-,-) 
  ram_0_g7793/z                     (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5804    (-,-) 
  ram_0_g7252/z                     (u)     in_0->z F     unmapped_nand2         1  1.0     0    86    5889    (-,-) 
  ram_0_g7097/z                     (u)     in_1->z R     unmapped_nand2         1  1.0     0    86    5975    (-,-) 
  ram_0_ram2_ram_array_reg[19][3]/d -       -       R     unmapped_d_flop        1    -     -     0    5975    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 18: MET (45156 ps) Setup Check with Pin ram_0_ram2_ram_array_reg[19][2]/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram2_ram_array_reg[19][2]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          108     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2608     
                                              
             Setup:-     119                  
       Uncertainty:-    1250                  
     Required Time:=   51131                  
      Launch Clock:-    2608                  
       Input Delay:-    2500                  
         Data Path:-     866                  
             Slack:=   45156                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#--------------------------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  poc_pad                           (a,u)   -       F     (arrival)             39  7.0   104     0    5108    (-,-) 
  ram_0_g9788/z                     (u)     in_0->z F     unmapped_or2           3  3.0     0   115    5223    (-,-) 
  ram_0_g9537/z                     (u)     in_0->z F     unmapped_complex2      1  1.0     0    86    5309    (-,-) 
  ram_0_g9437/z                     (u)     in_0->z R     unmapped_nand2        10 10.0     0   170    5479    (-,-) 
  ram_0_g5072/z                     (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5641    (-,-) 
  ram_0_g7793/z                     (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5804    (-,-) 
  ram_0_g7255/z                     (u)     in_0->z F     unmapped_nand2         1  1.0     0    86    5889    (-,-) 
  ram_0_g7095/z                     (u)     in_1->z R     unmapped_nand2         1  1.0     0    86    5975    (-,-) 
  ram_0_ram2_ram_array_reg[19][2]/d -       -       R     unmapped_d_flop        1    -     -     0    5975    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 19: MET (45156 ps) Setup Check with Pin ram_0_ram2_ram_array_reg[19][1]/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram2_ram_array_reg[19][1]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          108     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2608     
                                              
             Setup:-     119                  
       Uncertainty:-    1250                  
     Required Time:=   51131                  
      Launch Clock:-    2608                  
       Input Delay:-    2500                  
         Data Path:-     866                  
             Slack:=   45156                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#--------------------------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  poc_pad                           (a,u)   -       F     (arrival)             39  7.0   104     0    5108    (-,-) 
  ram_0_g9788/z                     (u)     in_0->z F     unmapped_or2           3  3.0     0   115    5223    (-,-) 
  ram_0_g9537/z                     (u)     in_0->z F     unmapped_complex2      1  1.0     0    86    5309    (-,-) 
  ram_0_g9437/z                     (u)     in_0->z R     unmapped_nand2        10 10.0     0   170    5479    (-,-) 
  ram_0_g5072/z                     (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5641    (-,-) 
  ram_0_g7793/z                     (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5804    (-,-) 
  ram_0_g7258/z                     (u)     in_0->z F     unmapped_nand2         1  1.0     0    86    5889    (-,-) 
  ram_0_g7094/z                     (u)     in_1->z R     unmapped_nand2         1  1.0     0    86    5975    (-,-) 
  ram_0_ram2_ram_array_reg[19][1]/d -       -       R     unmapped_d_flop        1    -     -     0    5975    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 20: MET (45156 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[6][2]/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[6][2]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          108     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2608     
                                              
             Setup:-     119                  
       Uncertainty:-    1250                  
     Required Time:=   51131                  
      Launch Clock:-    2608                  
       Input Delay:-    2500                  
         Data Path:-     866                  
             Slack:=   45156                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       F     (arrival)             39  7.0   104     0    5108    (-,-) 
  ram_0_g9788/z                    (u)     in_0->z F     unmapped_or2           3  3.0     0   115    5223    (-,-) 
  ram_0_g9537/z                    (u)     in_0->z F     unmapped_complex2      1  1.0     0    86    5309    (-,-) 
  ram_0_g9437/z                    (u)     in_0->z R     unmapped_nand2        10 10.0     0   170    5479    (-,-) 
  ram_0_g5061/z                    (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5641    (-,-) 
  ram_0_g7830/z                    (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5804    (-,-) 
  ram_0_g7552/z                    (u)     in_0->z F     unmapped_nand2         1  1.0     0    86    5889    (-,-) 
  ram_0_g6947/z                    (u)     in_1->z R     unmapped_nand2         1  1.0     0    86    5975    (-,-) 
  ram_0_ram1_ram_array_reg[6][2]/d -       -       R     unmapped_d_flop        1    -     -     0    5975    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 21: MET (45156 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[6][1]/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[6][1]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          108     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2608     
                                              
             Setup:-     119                  
       Uncertainty:-    1250                  
     Required Time:=   51131                  
      Launch Clock:-    2608                  
       Input Delay:-    2500                  
         Data Path:-     866                  
             Slack:=   45156                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       F     (arrival)             39  7.0   104     0    5108    (-,-) 
  ram_0_g9788/z                    (u)     in_0->z F     unmapped_or2           3  3.0     0   115    5223    (-,-) 
  ram_0_g9537/z                    (u)     in_0->z F     unmapped_complex2      1  1.0     0    86    5309    (-,-) 
  ram_0_g9437/z                    (u)     in_0->z R     unmapped_nand2        10 10.0     0   170    5479    (-,-) 
  ram_0_g5061/z                    (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5641    (-,-) 
  ram_0_g7830/z                    (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5804    (-,-) 
  ram_0_g7555/z                    (u)     in_0->z F     unmapped_nand2         1  1.0     0    86    5889    (-,-) 
  ram_0_g6945/z                    (u)     in_1->z R     unmapped_nand2         1  1.0     0    86    5975    (-,-) 
  ram_0_ram1_ram_array_reg[6][1]/d -       -       R     unmapped_d_flop        1    -     -     0    5975    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 22: MET (45156 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[6][0]/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[6][0]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          108     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2608     
                                              
             Setup:-     119                  
       Uncertainty:-    1250                  
     Required Time:=   51131                  
      Launch Clock:-    2608                  
       Input Delay:-    2500                  
         Data Path:-     866                  
             Slack:=   45156                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       F     (arrival)             39  7.0   104     0    5108    (-,-) 
  ram_0_g9788/z                    (u)     in_0->z F     unmapped_or2           3  3.0     0   115    5223    (-,-) 
  ram_0_g9537/z                    (u)     in_0->z F     unmapped_complex2      1  1.0     0    86    5309    (-,-) 
  ram_0_g9437/z                    (u)     in_0->z R     unmapped_nand2        10 10.0     0   170    5479    (-,-) 
  ram_0_g5061/z                    (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5641    (-,-) 
  ram_0_g7830/z                    (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5804    (-,-) 
  ram_0_g7464/z                    (u)     in_0->z F     unmapped_nand2         1  1.0     0    86    5889    (-,-) 
  ram_0_g6991/z                    (u)     in_1->z R     unmapped_nand2         1  1.0     0    86    5975    (-,-) 
  ram_0_ram1_ram_array_reg[6][0]/d -       -       R     unmapped_d_flop        1    -     -     0    5975    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 23: MET (45156 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[5][3]/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[5][3]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          108     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2608     
                                              
             Setup:-     119                  
       Uncertainty:-    1250                  
     Required Time:=   51131                  
      Launch Clock:-    2608                  
       Input Delay:-    2500                  
         Data Path:-     866                  
             Slack:=   45156                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       F     (arrival)             39  7.0   104     0    5108    (-,-) 
  ram_0_g9788/z                    (u)     in_0->z F     unmapped_or2           3  3.0     0   115    5223    (-,-) 
  ram_0_g9537/z                    (u)     in_0->z F     unmapped_complex2      1  1.0     0    86    5309    (-,-) 
  ram_0_g9437/z                    (u)     in_0->z R     unmapped_nand2        10 10.0     0   170    5479    (-,-) 
  ram_0_g5060/z                    (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5641    (-,-) 
  ram_0_g7829/z                    (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5804    (-,-) 
  ram_0_g7558/z                    (u)     in_0->z F     unmapped_nand2         1  1.0     0    86    5889    (-,-) 
  ram_0_g6944/z                    (u)     in_1->z R     unmapped_nand2         1  1.0     0    86    5975    (-,-) 
  ram_0_ram1_ram_array_reg[5][3]/d -       -       R     unmapped_d_flop        1    -     -     0    5975    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 24: MET (45156 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[5][2]/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[5][2]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          108     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2608     
                                              
             Setup:-     119                  
       Uncertainty:-    1250                  
     Required Time:=   51131                  
      Launch Clock:-    2608                  
       Input Delay:-    2500                  
         Data Path:-     866                  
             Slack:=   45156                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       F     (arrival)             39  7.0   104     0    5108    (-,-) 
  ram_0_g9788/z                    (u)     in_0->z F     unmapped_or2           3  3.0     0   115    5223    (-,-) 
  ram_0_g9537/z                    (u)     in_0->z F     unmapped_complex2      1  1.0     0    86    5309    (-,-) 
  ram_0_g9437/z                    (u)     in_0->z R     unmapped_nand2        10 10.0     0   170    5479    (-,-) 
  ram_0_g5060/z                    (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5641    (-,-) 
  ram_0_g7829/z                    (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5804    (-,-) 
  ram_0_g7561/z                    (u)     in_0->z F     unmapped_nand2         1  1.0     0    86    5889    (-,-) 
  ram_0_g6942/z                    (u)     in_1->z R     unmapped_nand2         1  1.0     0    86    5975    (-,-) 
  ram_0_ram1_ram_array_reg[5][2]/d -       -       R     unmapped_d_flop        1    -     -     0    5975    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 25: MET (45156 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[5][1]/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[5][1]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          108     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2608     
                                              
             Setup:-     119                  
       Uncertainty:-    1250                  
     Required Time:=   51131                  
      Launch Clock:-    2608                  
       Input Delay:-    2500                  
         Data Path:-     866                  
             Slack:=   45156                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       F     (arrival)             39  7.0   104     0    5108    (-,-) 
  ram_0_g9788/z                    (u)     in_0->z F     unmapped_or2           3  3.0     0   115    5223    (-,-) 
  ram_0_g9537/z                    (u)     in_0->z F     unmapped_complex2      1  1.0     0    86    5309    (-,-) 
  ram_0_g9437/z                    (u)     in_0->z R     unmapped_nand2        10 10.0     0   170    5479    (-,-) 
  ram_0_g5060/z                    (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5641    (-,-) 
  ram_0_g7829/z                    (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5804    (-,-) 
  ram_0_g7564/z                    (u)     in_0->z F     unmapped_nand2         1  1.0     0    86    5889    (-,-) 
  ram_0_g6941/z                    (u)     in_1->z R     unmapped_nand2         1  1.0     0    86    5975    (-,-) 
  ram_0_ram1_ram_array_reg[5][1]/d -       -       R     unmapped_d_flop        1    -     -     0    5975    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 26: MET (45156 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[5][0]/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[5][0]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          108     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2608     
                                              
             Setup:-     119                  
       Uncertainty:-    1250                  
     Required Time:=   51131                  
      Launch Clock:-    2608                  
       Input Delay:-    2500                  
         Data Path:-     866                  
             Slack:=   45156                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       F     (arrival)             39  7.0   104     0    5108    (-,-) 
  ram_0_g9788/z                    (u)     in_0->z F     unmapped_or2           3  3.0     0   115    5223    (-,-) 
  ram_0_g9537/z                    (u)     in_0->z F     unmapped_complex2      1  1.0     0    86    5309    (-,-) 
  ram_0_g9437/z                    (u)     in_0->z R     unmapped_nand2        10 10.0     0   170    5479    (-,-) 
  ram_0_g5060/z                    (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5641    (-,-) 
  ram_0_g7829/z                    (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5804    (-,-) 
  ram_0_g7458/z                    (u)     in_0->z F     unmapped_nand2         1  1.0     0    86    5889    (-,-) 
  ram_0_g6994/z                    (u)     in_1->z R     unmapped_nand2         1  1.0     0    86    5975    (-,-) 
  ram_0_ram1_ram_array_reg[5][0]/d -       -       R     unmapped_d_flop        1    -     -     0    5975    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 27: MET (45156 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[4][3]/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[4][3]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          108     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2608     
                                              
             Setup:-     119                  
       Uncertainty:-    1250                  
     Required Time:=   51131                  
      Launch Clock:-    2608                  
       Input Delay:-    2500                  
         Data Path:-     866                  
             Slack:=   45156                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       F     (arrival)             39  7.0   104     0    5108    (-,-) 
  ram_0_g9788/z                    (u)     in_0->z F     unmapped_or2           3  3.0     0   115    5223    (-,-) 
  ram_0_g9537/z                    (u)     in_0->z F     unmapped_complex2      1  1.0     0    86    5309    (-,-) 
  ram_0_g9437/z                    (u)     in_0->z R     unmapped_nand2        10 10.0     0   170    5479    (-,-) 
  ram_0_g5060/z                    (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5641    (-,-) 
  ram_0_g7828/z                    (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5804    (-,-) 
  ram_0_g7567/z                    (u)     in_0->z F     unmapped_nand2         1  1.0     0    86    5889    (-,-) 
  ram_0_g6939/z                    (u)     in_1->z R     unmapped_nand2         1  1.0     0    86    5975    (-,-) 
  ram_0_ram1_ram_array_reg[4][3]/d -       -       R     unmapped_d_flop        1    -     -     0    5975    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 28: MET (45156 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[4][2]/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[4][2]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          108     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2608     
                                              
             Setup:-     119                  
       Uncertainty:-    1250                  
     Required Time:=   51131                  
      Launch Clock:-    2608                  
       Input Delay:-    2500                  
         Data Path:-     866                  
             Slack:=   45156                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       F     (arrival)             39  7.0   104     0    5108    (-,-) 
  ram_0_g9788/z                    (u)     in_0->z F     unmapped_or2           3  3.0     0   115    5223    (-,-) 
  ram_0_g9537/z                    (u)     in_0->z F     unmapped_complex2      1  1.0     0    86    5309    (-,-) 
  ram_0_g9437/z                    (u)     in_0->z R     unmapped_nand2        10 10.0     0   170    5479    (-,-) 
  ram_0_g5060/z                    (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5641    (-,-) 
  ram_0_g7828/z                    (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5804    (-,-) 
  ram_0_g7570/z                    (u)     in_0->z F     unmapped_nand2         1  1.0     0    86    5889    (-,-) 
  ram_0_g6938/z                    (u)     in_1->z R     unmapped_nand2         1  1.0     0    86    5975    (-,-) 
  ram_0_ram1_ram_array_reg[4][2]/d -       -       R     unmapped_d_flop        1    -     -     0    5975    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 29: MET (45156 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[4][1]/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[4][1]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          108     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2608     
                                              
             Setup:-     119                  
       Uncertainty:-    1250                  
     Required Time:=   51131                  
      Launch Clock:-    2608                  
       Input Delay:-    2500                  
         Data Path:-     866                  
             Slack:=   45156                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       F     (arrival)             39  7.0   104     0    5108    (-,-) 
  ram_0_g9788/z                    (u)     in_0->z F     unmapped_or2           3  3.0     0   115    5223    (-,-) 
  ram_0_g9537/z                    (u)     in_0->z F     unmapped_complex2      1  1.0     0    86    5309    (-,-) 
  ram_0_g9437/z                    (u)     in_0->z R     unmapped_nand2        10 10.0     0   170    5479    (-,-) 
  ram_0_g5060/z                    (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5641    (-,-) 
  ram_0_g7828/z                    (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5804    (-,-) 
  ram_0_g7573/z                    (u)     in_0->z F     unmapped_nand2         1  1.0     0    86    5889    (-,-) 
  ram_0_g6936/z                    (u)     in_1->z R     unmapped_nand2         1  1.0     0    86    5975    (-,-) 
  ram_0_ram1_ram_array_reg[4][1]/d -       -       R     unmapped_d_flop        1    -     -     0    5975    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 30: MET (45156 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[4][0]/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[4][0]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          108     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2608     
                                              
             Setup:-     119                  
       Uncertainty:-    1250                  
     Required Time:=   51131                  
      Launch Clock:-    2608                  
       Input Delay:-    2500                  
         Data Path:-     866                  
             Slack:=   45156                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       F     (arrival)             39  7.0   104     0    5108    (-,-) 
  ram_0_g9788/z                    (u)     in_0->z F     unmapped_or2           3  3.0     0   115    5223    (-,-) 
  ram_0_g9537/z                    (u)     in_0->z F     unmapped_complex2      1  1.0     0    86    5309    (-,-) 
  ram_0_g9437/z                    (u)     in_0->z R     unmapped_nand2        10 10.0     0   170    5479    (-,-) 
  ram_0_g5060/z                    (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5641    (-,-) 
  ram_0_g7828/z                    (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5804    (-,-) 
  ram_0_g7452/z                    (u)     in_0->z F     unmapped_nand2         1  1.0     0    86    5889    (-,-) 
  ram_0_g6997/z                    (u)     in_1->z R     unmapped_nand2         1  1.0     0    86    5975    (-,-) 
  ram_0_ram1_ram_array_reg[4][0]/d -       -       R     unmapped_d_flop        1    -     -     0    5975    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 31: MET (45156 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[3][3]/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[3][3]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          108     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2608     
                                              
             Setup:-     119                  
       Uncertainty:-    1250                  
     Required Time:=   51131                  
      Launch Clock:-    2608                  
       Input Delay:-    2500                  
         Data Path:-     866                  
             Slack:=   45156                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       F     (arrival)             39  7.0   104     0    5108    (-,-) 
  ram_0_g9788/z                    (u)     in_0->z F     unmapped_or2           3  3.0     0   115    5223    (-,-) 
  ram_0_g9537/z                    (u)     in_0->z F     unmapped_complex2      1  1.0     0    86    5309    (-,-) 
  ram_0_g9437/z                    (u)     in_0->z R     unmapped_nand2        10 10.0     0   170    5479    (-,-) 
  ram_0_g5068/z                    (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5641    (-,-) 
  ram_0_g7827/z                    (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5804    (-,-) 
  ram_0_g7576/z                    (u)     in_0->z F     unmapped_nand2         1  1.0     0    86    5889    (-,-) 
  ram_0_g6935/z                    (u)     in_1->z R     unmapped_nand2         1  1.0     0    86    5975    (-,-) 
  ram_0_ram1_ram_array_reg[3][3]/d -       -       R     unmapped_d_flop        1    -     -     0    5975    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 32: MET (45156 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[3][2]/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[3][2]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          108     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2608     
                                              
             Setup:-     119                  
       Uncertainty:-    1250                  
     Required Time:=   51131                  
      Launch Clock:-    2608                  
       Input Delay:-    2500                  
         Data Path:-     866                  
             Slack:=   45156                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       F     (arrival)             39  7.0   104     0    5108    (-,-) 
  ram_0_g9788/z                    (u)     in_0->z F     unmapped_or2           3  3.0     0   115    5223    (-,-) 
  ram_0_g9537/z                    (u)     in_0->z F     unmapped_complex2      1  1.0     0    86    5309    (-,-) 
  ram_0_g9437/z                    (u)     in_0->z R     unmapped_nand2        10 10.0     0   170    5479    (-,-) 
  ram_0_g5068/z                    (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5641    (-,-) 
  ram_0_g7827/z                    (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5804    (-,-) 
  ram_0_g7579/z                    (u)     in_0->z F     unmapped_nand2         1  1.0     0    86    5889    (-,-) 
  ram_0_g6933/z                    (u)     in_1->z R     unmapped_nand2         1  1.0     0    86    5975    (-,-) 
  ram_0_ram1_ram_array_reg[3][2]/d -       -       R     unmapped_d_flop        1    -     -     0    5975    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 33: MET (45156 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[3][1]/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[3][1]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          108     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2608     
                                              
             Setup:-     119                  
       Uncertainty:-    1250                  
     Required Time:=   51131                  
      Launch Clock:-    2608                  
       Input Delay:-    2500                  
         Data Path:-     866                  
             Slack:=   45156                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       F     (arrival)             39  7.0   104     0    5108    (-,-) 
  ram_0_g9788/z                    (u)     in_0->z F     unmapped_or2           3  3.0     0   115    5223    (-,-) 
  ram_0_g9537/z                    (u)     in_0->z F     unmapped_complex2      1  1.0     0    86    5309    (-,-) 
  ram_0_g9437/z                    (u)     in_0->z R     unmapped_nand2        10 10.0     0   170    5479    (-,-) 
  ram_0_g5068/z                    (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5641    (-,-) 
  ram_0_g7827/z                    (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5804    (-,-) 
  ram_0_g7582/z                    (u)     in_0->z F     unmapped_nand2         1  1.0     0    86    5889    (-,-) 
  ram_0_g6932/z                    (u)     in_1->z R     unmapped_nand2         1  1.0     0    86    5975    (-,-) 
  ram_0_ram1_ram_array_reg[3][1]/d -       -       R     unmapped_d_flop        1    -     -     0    5975    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 34: MET (45156 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[3][0]/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[3][0]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          108     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2608     
                                              
             Setup:-     119                  
       Uncertainty:-    1250                  
     Required Time:=   51131                  
      Launch Clock:-    2608                  
       Input Delay:-    2500                  
         Data Path:-     866                  
             Slack:=   45156                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       F     (arrival)             39  7.0   104     0    5108    (-,-) 
  ram_0_g9788/z                    (u)     in_0->z F     unmapped_or2           3  3.0     0   115    5223    (-,-) 
  ram_0_g9537/z                    (u)     in_0->z F     unmapped_complex2      1  1.0     0    86    5309    (-,-) 
  ram_0_g9437/z                    (u)     in_0->z R     unmapped_nand2        10 10.0     0   170    5479    (-,-) 
  ram_0_g5068/z                    (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5641    (-,-) 
  ram_0_g7827/z                    (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5804    (-,-) 
  ram_0_g7446/z                    (u)     in_0->z F     unmapped_nand2         1  1.0     0    86    5889    (-,-) 
  ram_0_g7000/z                    (u)     in_1->z R     unmapped_nand2         1  1.0     0    86    5975    (-,-) 
  ram_0_ram1_ram_array_reg[3][0]/d -       -       R     unmapped_d_flop        1    -     -     0    5975    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 35: MET (45156 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[2][3]/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[2][3]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          108     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2608     
                                              
             Setup:-     119                  
       Uncertainty:-    1250                  
     Required Time:=   51131                  
      Launch Clock:-    2608                  
       Input Delay:-    2500                  
         Data Path:-     866                  
             Slack:=   45156                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       F     (arrival)             39  7.0   104     0    5108    (-,-) 
  ram_0_g9788/z                    (u)     in_0->z F     unmapped_or2           3  3.0     0   115    5223    (-,-) 
  ram_0_g9537/z                    (u)     in_0->z F     unmapped_complex2      1  1.0     0    86    5309    (-,-) 
  ram_0_g9437/z                    (u)     in_0->z R     unmapped_nand2        10 10.0     0   170    5479    (-,-) 
  ram_0_g5068/z                    (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5641    (-,-) 
  ram_0_g7826/z                    (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5804    (-,-) 
  ram_0_g7585/z                    (u)     in_0->z F     unmapped_nand2         1  1.0     0    86    5889    (-,-) 
  ram_0_g6930/z                    (u)     in_1->z R     unmapped_nand2         1  1.0     0    86    5975    (-,-) 
  ram_0_ram1_ram_array_reg[2][3]/d -       -       R     unmapped_d_flop        1    -     -     0    5975    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 36: MET (45156 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[2][2]/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[2][2]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          108     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2608     
                                              
             Setup:-     119                  
       Uncertainty:-    1250                  
     Required Time:=   51131                  
      Launch Clock:-    2608                  
       Input Delay:-    2500                  
         Data Path:-     866                  
             Slack:=   45156                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       F     (arrival)             39  7.0   104     0    5108    (-,-) 
  ram_0_g9788/z                    (u)     in_0->z F     unmapped_or2           3  3.0     0   115    5223    (-,-) 
  ram_0_g9537/z                    (u)     in_0->z F     unmapped_complex2      1  1.0     0    86    5309    (-,-) 
  ram_0_g9437/z                    (u)     in_0->z R     unmapped_nand2        10 10.0     0   170    5479    (-,-) 
  ram_0_g5068/z                    (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5641    (-,-) 
  ram_0_g7826/z                    (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5804    (-,-) 
  ram_0_g7588/z                    (u)     in_0->z F     unmapped_nand2         1  1.0     0    86    5889    (-,-) 
  ram_0_g6929/z                    (u)     in_1->z R     unmapped_nand2         1  1.0     0    86    5975    (-,-) 
  ram_0_ram1_ram_array_reg[2][2]/d -       -       R     unmapped_d_flop        1    -     -     0    5975    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 37: MET (45156 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[2][1]/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[2][1]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          108     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2608     
                                              
             Setup:-     119                  
       Uncertainty:-    1250                  
     Required Time:=   51131                  
      Launch Clock:-    2608                  
       Input Delay:-    2500                  
         Data Path:-     866                  
             Slack:=   45156                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       F     (arrival)             39  7.0   104     0    5108    (-,-) 
  ram_0_g9788/z                    (u)     in_0->z F     unmapped_or2           3  3.0     0   115    5223    (-,-) 
  ram_0_g9537/z                    (u)     in_0->z F     unmapped_complex2      1  1.0     0    86    5309    (-,-) 
  ram_0_g9437/z                    (u)     in_0->z R     unmapped_nand2        10 10.0     0   170    5479    (-,-) 
  ram_0_g5068/z                    (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5641    (-,-) 
  ram_0_g7826/z                    (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5804    (-,-) 
  ram_0_g7591/z                    (u)     in_0->z F     unmapped_nand2         1  1.0     0    86    5889    (-,-) 
  ram_0_g6927/z                    (u)     in_1->z R     unmapped_nand2         1  1.0     0    86    5975    (-,-) 
  ram_0_ram1_ram_array_reg[2][1]/d -       -       R     unmapped_d_flop        1    -     -     0    5975    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 38: MET (45156 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[2][0]/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[2][0]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          108     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2608     
                                              
             Setup:-     119                  
       Uncertainty:-    1250                  
     Required Time:=   51131                  
      Launch Clock:-    2608                  
       Input Delay:-    2500                  
         Data Path:-     866                  
             Slack:=   45156                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       F     (arrival)             39  7.0   104     0    5108    (-,-) 
  ram_0_g9788/z                    (u)     in_0->z F     unmapped_or2           3  3.0     0   115    5223    (-,-) 
  ram_0_g9537/z                    (u)     in_0->z F     unmapped_complex2      1  1.0     0    86    5309    (-,-) 
  ram_0_g9437/z                    (u)     in_0->z R     unmapped_nand2        10 10.0     0   170    5479    (-,-) 
  ram_0_g5068/z                    (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5641    (-,-) 
  ram_0_g7826/z                    (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5804    (-,-) 
  ram_0_g7440/z                    (u)     in_0->z F     unmapped_nand2         1  1.0     0    86    5889    (-,-) 
  ram_0_g7003/z                    (u)     in_1->z R     unmapped_nand2         1  1.0     0    86    5975    (-,-) 
  ram_0_ram1_ram_array_reg[2][0]/d -       -       R     unmapped_d_flop        1    -     -     0    5975    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 39: MET (45156 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[1][3]/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[1][3]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          108     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2608     
                                              
             Setup:-     119                  
       Uncertainty:-    1250                  
     Required Time:=   51131                  
      Launch Clock:-    2608                  
       Input Delay:-    2500                  
         Data Path:-     866                  
             Slack:=   45156                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       F     (arrival)             39  7.0   104     0    5108    (-,-) 
  ram_0_g9788/z                    (u)     in_0->z F     unmapped_or2           3  3.0     0   115    5223    (-,-) 
  ram_0_g9537/z                    (u)     in_0->z F     unmapped_complex2      1  1.0     0    86    5309    (-,-) 
  ram_0_g9437/z                    (u)     in_0->z R     unmapped_nand2        10 10.0     0   170    5479    (-,-) 
  ram_0_g5067/z                    (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5641    (-,-) 
  ram_0_g7825/z                    (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5804    (-,-) 
  ram_0_g9803/z                    (u)     in_0->z F     unmapped_nand2         1  1.0     0    86    5889    (-,-) 
  ram_0_g6926/z                    (u)     in_1->z R     unmapped_nand2         1  1.0     0    86    5975    (-,-) 
  ram_0_ram1_ram_array_reg[1][3]/d -       -       R     unmapped_d_flop        1    -     -     0    5975    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 40: MET (45156 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[1][2]/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[1][2]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          108     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2608     
                                              
             Setup:-     119                  
       Uncertainty:-    1250                  
     Required Time:=   51131                  
      Launch Clock:-    2608                  
       Input Delay:-    2500                  
         Data Path:-     866                  
             Slack:=   45156                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       F     (arrival)             39  7.0   104     0    5108    (-,-) 
  ram_0_g9788/z                    (u)     in_0->z F     unmapped_or2           3  3.0     0   115    5223    (-,-) 
  ram_0_g9537/z                    (u)     in_0->z F     unmapped_complex2      1  1.0     0    86    5309    (-,-) 
  ram_0_g9437/z                    (u)     in_0->z R     unmapped_nand2        10 10.0     0   170    5479    (-,-) 
  ram_0_g5067/z                    (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5641    (-,-) 
  ram_0_g7825/z                    (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5804    (-,-) 
  ram_0_g7597/z                    (u)     in_0->z F     unmapped_nand2         1  1.0     0    86    5889    (-,-) 
  ram_0_g6924/z                    (u)     in_1->z R     unmapped_nand2         1  1.0     0    86    5975    (-,-) 
  ram_0_ram1_ram_array_reg[1][2]/d -       -       R     unmapped_d_flop        1    -     -     0    5975    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 41: MET (45156 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[1][1]/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[1][1]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          108     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2608     
                                              
             Setup:-     119                  
       Uncertainty:-    1250                  
     Required Time:=   51131                  
      Launch Clock:-    2608                  
       Input Delay:-    2500                  
         Data Path:-     866                  
             Slack:=   45156                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       F     (arrival)             39  7.0   104     0    5108    (-,-) 
  ram_0_g9788/z                    (u)     in_0->z F     unmapped_or2           3  3.0     0   115    5223    (-,-) 
  ram_0_g9537/z                    (u)     in_0->z F     unmapped_complex2      1  1.0     0    86    5309    (-,-) 
  ram_0_g9437/z                    (u)     in_0->z R     unmapped_nand2        10 10.0     0   170    5479    (-,-) 
  ram_0_g5067/z                    (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5641    (-,-) 
  ram_0_g7825/z                    (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5804    (-,-) 
  ram_0_g7600/z                    (u)     in_0->z F     unmapped_nand2         1  1.0     0    86    5889    (-,-) 
  ram_0_g6923/z                    (u)     in_1->z R     unmapped_nand2         1  1.0     0    86    5975    (-,-) 
  ram_0_ram1_ram_array_reg[1][1]/d -       -       R     unmapped_d_flop        1    -     -     0    5975    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 42: MET (45156 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[1][0]/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[1][0]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          108     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2608     
                                              
             Setup:-     119                  
       Uncertainty:-    1250                  
     Required Time:=   51131                  
      Launch Clock:-    2608                  
       Input Delay:-    2500                  
         Data Path:-     866                  
             Slack:=   45156                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       F     (arrival)             39  7.0   104     0    5108    (-,-) 
  ram_0_g9788/z                    (u)     in_0->z F     unmapped_or2           3  3.0     0   115    5223    (-,-) 
  ram_0_g9537/z                    (u)     in_0->z F     unmapped_complex2      1  1.0     0    86    5309    (-,-) 
  ram_0_g9437/z                    (u)     in_0->z R     unmapped_nand2        10 10.0     0   170    5479    (-,-) 
  ram_0_g5067/z                    (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5641    (-,-) 
  ram_0_g7825/z                    (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5804    (-,-) 
  ram_0_g7434/z                    (u)     in_0->z F     unmapped_nand2         1  1.0     0    86    5889    (-,-) 
  ram_0_g7006/z                    (u)     in_1->z R     unmapped_nand2         1  1.0     0    86    5975    (-,-) 
  ram_0_ram1_ram_array_reg[1][0]/d -       -       R     unmapped_d_flop        1    -     -     0    5975    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 43: MET (45156 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[0][3]/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[0][3]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          108     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2608     
                                              
             Setup:-     119                  
       Uncertainty:-    1250                  
     Required Time:=   51131                  
      Launch Clock:-    2608                  
       Input Delay:-    2500                  
         Data Path:-     866                  
             Slack:=   45156                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       F     (arrival)             39  7.0   104     0    5108    (-,-) 
  ram_0_g9788/z                    (u)     in_0->z F     unmapped_or2           3  3.0     0   115    5223    (-,-) 
  ram_0_g9537/z                    (u)     in_0->z F     unmapped_complex2      1  1.0     0    86    5309    (-,-) 
  ram_0_g9437/z                    (u)     in_0->z R     unmapped_nand2        10 10.0     0   170    5479    (-,-) 
  ram_0_g5067/z                    (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5641    (-,-) 
  ram_0_g7824/z                    (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5804    (-,-) 
  ram_0_g7603/z                    (u)     in_0->z F     unmapped_nand2         1  1.0     0    86    5889    (-,-) 
  ram_0_g6921/z                    (u)     in_1->z R     unmapped_nand2         1  1.0     0    86    5975    (-,-) 
  ram_0_ram1_ram_array_reg[0][3]/d -       -       R     unmapped_d_flop        1    -     -     0    5975    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 44: MET (45156 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[0][2]/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[0][2]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          108     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2608     
                                              
             Setup:-     119                  
       Uncertainty:-    1250                  
     Required Time:=   51131                  
      Launch Clock:-    2608                  
       Input Delay:-    2500                  
         Data Path:-     866                  
             Slack:=   45156                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       F     (arrival)             39  7.0   104     0    5108    (-,-) 
  ram_0_g9788/z                    (u)     in_0->z F     unmapped_or2           3  3.0     0   115    5223    (-,-) 
  ram_0_g9537/z                    (u)     in_0->z F     unmapped_complex2      1  1.0     0    86    5309    (-,-) 
  ram_0_g9437/z                    (u)     in_0->z R     unmapped_nand2        10 10.0     0   170    5479    (-,-) 
  ram_0_g5067/z                    (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5641    (-,-) 
  ram_0_g7824/z                    (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5804    (-,-) 
  ram_0_g7606/z                    (u)     in_0->z F     unmapped_nand2         1  1.0     0    86    5889    (-,-) 
  ram_0_g6920/z                    (u)     in_1->z R     unmapped_nand2         1  1.0     0    86    5975    (-,-) 
  ram_0_ram1_ram_array_reg[0][2]/d -       -       R     unmapped_d_flop        1    -     -     0    5975    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 45: MET (45156 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[0][1]/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[0][1]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          108     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2608     
                                              
             Setup:-     119                  
       Uncertainty:-    1250                  
     Required Time:=   51131                  
      Launch Clock:-    2608                  
       Input Delay:-    2500                  
         Data Path:-     866                  
             Slack:=   45156                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       F     (arrival)             39  7.0   104     0    5108    (-,-) 
  ram_0_g9788/z                    (u)     in_0->z F     unmapped_or2           3  3.0     0   115    5223    (-,-) 
  ram_0_g9537/z                    (u)     in_0->z F     unmapped_complex2      1  1.0     0    86    5309    (-,-) 
  ram_0_g9437/z                    (u)     in_0->z R     unmapped_nand2        10 10.0     0   170    5479    (-,-) 
  ram_0_g5067/z                    (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5641    (-,-) 
  ram_0_g7824/z                    (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5804    (-,-) 
  ram_0_g7609/z                    (u)     in_0->z F     unmapped_nand2         1  1.0     0    86    5889    (-,-) 
  ram_0_g6918/z                    (u)     in_1->z R     unmapped_nand2         1  1.0     0    86    5975    (-,-) 
  ram_0_ram1_ram_array_reg[0][1]/d -       -       R     unmapped_d_flop        1    -     -     0    5975    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 46: MET (45156 ps) Setup Check with Pin ram_0_ram1_ram_array_reg[0][0]/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram1_ram_array_reg[0][0]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          108     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2608     
                                              
             Setup:-     119                  
       Uncertainty:-    1250                  
     Required Time:=   51131                  
      Launch Clock:-    2608                  
       Input Delay:-    2500                  
         Data Path:-     866                  
             Slack:=   45156                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#-------------------------------------------------------------------------------------------------------------------
#          Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------------
  poc_pad                          (a,u)   -       F     (arrival)             39  7.0   104     0    5108    (-,-) 
  ram_0_g9788/z                    (u)     in_0->z F     unmapped_or2           3  3.0     0   115    5223    (-,-) 
  ram_0_g9537/z                    (u)     in_0->z F     unmapped_complex2      1  1.0     0    86    5309    (-,-) 
  ram_0_g9437/z                    (u)     in_0->z R     unmapped_nand2        10 10.0     0   170    5479    (-,-) 
  ram_0_g5067/z                    (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5641    (-,-) 
  ram_0_g7824/z                    (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5804    (-,-) 
  ram_0_g7428/z                    (u)     in_0->z F     unmapped_nand2         1  1.0     0    86    5889    (-,-) 
  ram_0_g7009/z                    (u)     in_1->z R     unmapped_nand2         1  1.0     0    86    5975    (-,-) 
  ram_0_ram1_ram_array_reg[0][0]/d -       -       R     unmapped_d_flop        1    -     -     0    5975    (-,-) 
#-------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 47: MET (45156 ps) Setup Check with Pin ram_0_ram0_ram_array_reg[19][3]/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram0_ram_array_reg[19][3]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          108     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2608     
                                              
             Setup:-     119                  
       Uncertainty:-    1250                  
     Required Time:=   51131                  
      Launch Clock:-    2608                  
       Input Delay:-    2500                  
         Data Path:-     866                  
             Slack:=   45156                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#--------------------------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  poc_pad                           (a,u)   -       F     (arrival)             39  7.0   104     0    5108    (-,-) 
  ram_0_g9788/z                     (u)     in_0->z F     unmapped_or2           3  3.0     0   115    5223    (-,-) 
  ram_0_g9537/z                     (u)     in_0->z F     unmapped_complex2      1  1.0     0    86    5309    (-,-) 
  ram_0_g9437/z                     (u)     in_0->z R     unmapped_nand2        10 10.0     0   170    5479    (-,-) 
  ram_0_g5072/z                     (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5641    (-,-) 
  ram_0_g7821/z                     (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5804    (-,-) 
  ram_0_g7612/z                     (u)     in_0->z F     unmapped_nand2         1  1.0     0    86    5889    (-,-) 
  ram_0_g6917/z                     (u)     in_1->z R     unmapped_nand2         1  1.0     0    86    5975    (-,-) 
  ram_0_ram0_ram_array_reg[19][3]/d -       -       R     unmapped_d_flop        1    -     -     0    5975    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 48: MET (45156 ps) Setup Check with Pin ram_0_ram0_ram_array_reg[19][2]/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram0_ram_array_reg[19][2]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          108     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2608     
                                              
             Setup:-     119                  
       Uncertainty:-    1250                  
     Required Time:=   51131                  
      Launch Clock:-    2608                  
       Input Delay:-    2500                  
         Data Path:-     866                  
             Slack:=   45156                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#--------------------------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  poc_pad                           (a,u)   -       F     (arrival)             39  7.0   104     0    5108    (-,-) 
  ram_0_g9788/z                     (u)     in_0->z F     unmapped_or2           3  3.0     0   115    5223    (-,-) 
  ram_0_g9537/z                     (u)     in_0->z F     unmapped_complex2      1  1.0     0    86    5309    (-,-) 
  ram_0_g9437/z                     (u)     in_0->z R     unmapped_nand2        10 10.0     0   170    5479    (-,-) 
  ram_0_g5072/z                     (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5641    (-,-) 
  ram_0_g7821/z                     (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5804    (-,-) 
  ram_0_g7615/z                     (u)     in_0->z F     unmapped_nand2         1  1.0     0    86    5889    (-,-) 
  ram_0_g6915/z                     (u)     in_1->z R     unmapped_nand2         1  1.0     0    86    5975    (-,-) 
  ram_0_ram0_ram_array_reg[19][2]/d -       -       R     unmapped_d_flop        1    -     -     0    5975    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 49: MET (45156 ps) Setup Check with Pin ram_0_ram0_ram_array_reg[19][1]/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram0_ram_array_reg[19][1]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          108     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2608     
                                              
             Setup:-     119                  
       Uncertainty:-    1250                  
     Required Time:=   51131                  
      Launch Clock:-    2608                  
       Input Delay:-    2500                  
         Data Path:-     866                  
             Slack:=   45156                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#--------------------------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  poc_pad                           (a,u)   -       F     (arrival)             39  7.0   104     0    5108    (-,-) 
  ram_0_g9788/z                     (u)     in_0->z F     unmapped_or2           3  3.0     0   115    5223    (-,-) 
  ram_0_g9537/z                     (u)     in_0->z F     unmapped_complex2      1  1.0     0    86    5309    (-,-) 
  ram_0_g9437/z                     (u)     in_0->z R     unmapped_nand2        10 10.0     0   170    5479    (-,-) 
  ram_0_g5072/z                     (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5641    (-,-) 
  ram_0_g7821/z                     (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5804    (-,-) 
  ram_0_g9805/z                     (u)     in_0->z F     unmapped_nand2         1  1.0     0    86    5889    (-,-) 
  ram_0_g6914/z                     (u)     in_1->z R     unmapped_nand2         1  1.0     0    86    5975    (-,-) 
  ram_0_ram0_ram_array_reg[19][1]/d -       -       R     unmapped_d_flop        1    -     -     0    5975    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.



Path 50: MET (45156 ps) Setup Check with Pin ram_0_ram0_ram_array_reg[19][0]/clk->d
           View: view_mcs4_slow
          Group: 20MHz_CLK
     Startpoint: (F) poc_pad
          Clock: (R) 20MHz_CLK
       Endpoint: (R) ram_0_ram0_ram_array_reg[19][0]/d
          Clock: (R) 20MHz_CLK

                     Capture       Launch     
        Clock Edge:+   50000            0     
        Drv Adjust:+       0          108     
       Src Latency:+    1250         1250     
       Net Latency:+    1250 (I)     1250 (I) 
           Arrival:=   52500         2608     
                                              
             Setup:-     119                  
       Uncertainty:-    1250                  
     Required Time:=   51131                  
      Launch Clock:-    2608                  
       Input Delay:-    2500                  
         Data Path:-     866                  
             Slack:=   45156                  

Exceptions/Constraints:
  input_delay             2500            I_DELAY 

#--------------------------------------------------------------------------------------------------------------------
#           Timing Point            Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------
  poc_pad                           (a,u)   -       F     (arrival)             39  7.0   104     0    5108    (-,-) 
  ram_0_g9788/z                     (u)     in_0->z F     unmapped_or2           3  3.0     0   115    5223    (-,-) 
  ram_0_g9537/z                     (u)     in_0->z F     unmapped_complex2      1  1.0     0    86    5309    (-,-) 
  ram_0_g9437/z                     (u)     in_0->z R     unmapped_nand2        10 10.0     0   170    5479    (-,-) 
  ram_0_g5072/z                     (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5641    (-,-) 
  ram_0_g7821/z                     (u)     in_0->z R     unmapped_or2           8  8.0     0   162    5804    (-,-) 
  ram_0_g7422/z                     (u)     in_0->z F     unmapped_nand2         1  1.0     0    86    5889    (-,-) 
  ram_0_g7012/z                     (u)     in_1->z R     unmapped_nand2         1  1.0     0    86    5975    (-,-) 
  ram_0_ram0_ram_array_reg[19][0]/d -       -       R     unmapped_d_flop        1    -     -     0    5975    (-,-) 
#--------------------------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
(a) : Net has asynchronous load pins which are being considered ideal.


