1
 
****************************************
Report : area
Design : fulladder
Version: O-2018.06-SP5-1
Date   : Sat Oct 21 20:42:43 2023
****************************************

Library(s) Used:

    scx3_cmos8rf_lpvt_tt_1p2v_25c (File: /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db)

Number of ports:                           38
Number of nets:                            49
Number of cells:                           12
Number of combinational cells:             12
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:                380.160004
Buf/Inv area:                        0.000000
Noncombinational area:               0.000000
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                   380.160004
Total area:                 undefined
1
Information: Propagating switching activity (medium effort zero delay simulation). (PWR-6)
Warning: There is no defined clock in the design. (PWR-80)
Warning: Design has unannotated primary inputs. (PWR-414)
 
****************************************
Report : power
        -hier
        -analysis_effort medium
Design : fulladder
Version: O-2018.06-SP5-1
Date   : Sat Oct 21 20:42:43 2023
****************************************


Library(s) Used:

    scx3_cmos8rf_lpvt_tt_1p2v_25c (File: /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db)


Operating Conditions: tt_1p2v_25c   Library: scx3_cmos8rf_lpvt_tt_1p2v_25c
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
fulladder                              3.50e-02 9.22e-02  739.329    0.127 100.0
1
 
****************************************
Report : design
Design : fulladder
Version: O-2018.06-SP5-1
Date   : Sat Oct 21 20:42:43 2023
****************************************

Design allows ideal nets on clock nets.

Library(s) Used:

    scx3_cmos8rf_lpvt_tt_1p2v_25c (File: /courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db)

Local Link Library:

    {/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db}

Flip-Flop Types:

    No flip-flop types specified.

Latch Types:

    No latch types specified.

Operating Conditions:


    Operating Condition Name : tt_1p2v_25c
    Library : scx3_cmos8rf_lpvt_tt_1p2v_25c
    Process :   1.00
    Temperature :  25.00
    Voltage :   1.20
    Interconnect Model : balanced_tree

Wire Loading Model:

    No wire loading specified.


Wire Loading Model Mode: top.

Timing Ranges:

    No timing ranges specified.

Pin Input Delays:

    None specified.

Pin Output Delays:

    None specified.

Disabled Timing Arcs:

    No arcs disabled.

Required Licenses:

    DesignWare

Design Parameters:

    None specified.
1
 
****************************************
Report : cell
Design : fulladder
Version: O-2018.06-SP5-1
Date   : Sat Oct 21 20:42:43 2023
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U1                        CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 r
U2                        CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 r
U3                        CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 r
U4                        CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 r
U5                        CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 r
U6                        CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 r
U7                        CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 r
U8                        CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 r
U9                        CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 r
U10                       CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 r
U11                       CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 r
U12                       CMPR32X2TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          31.680000 r
--------------------------------------------------------------------------------
Total 12 cells                                            380.160004
1
 
****************************************
Report : port
        -verbose
Design : fulladder
Version: O-2018.06-SP5-1
Date   : Sat Oct 21 20:42:43 2023
****************************************


                       Pin      Wire     Max     Max     Connection
Port           Dir     Load     Load     Trans   Cap     Class      Attrs
--------------------------------------------------------------------------------
a[0]           in      0.0000   0.0000    1.02    0.00   --         
a[1]           in      0.0000   0.0000    1.02    0.00   --         
a[2]           in      0.0000   0.0000    1.02    0.00   --         
a[3]           in      0.0000   0.0000    1.02    0.00   --         
a[4]           in      0.0000   0.0000    1.02    0.00   --         
a[5]           in      0.0000   0.0000    1.02    0.00   --         
a[6]           in      0.0000   0.0000    1.02    0.00   --         
a[7]           in      0.0000   0.0000    1.02    0.00   --         
a[8]           in      0.0000   0.0000    1.02    0.00   --         
a[9]           in      0.0000   0.0000    1.02    0.00   --         
a[10]          in      0.0000   0.0000    1.02    0.00   --         
a[11]          in      0.0000   0.0000    1.02    0.00   --         
b[0]           in      0.0000   0.0000    1.02    0.00   --         
b[1]           in      0.0000   0.0000    1.02    0.00   --         
b[2]           in      0.0000   0.0000    1.02    0.00   --         
b[3]           in      0.0000   0.0000    1.02    0.00   --         
b[4]           in      0.0000   0.0000    1.02    0.00   --         
b[5]           in      0.0000   0.0000    1.02    0.00   --         
b[6]           in      0.0000   0.0000    1.02    0.00   --         
b[7]           in      0.0000   0.0000    1.02    0.00   --         
b[8]           in      0.0000   0.0000    1.02    0.00   --         
b[9]           in      0.0000   0.0000    1.02    0.00   --         
b[10]          in      0.0000   0.0000    1.02    0.00   --         
b[11]          in      0.0000   0.0000    1.02    0.00   --         
c_in           in      0.0000   0.0000    1.02    0.00   --         
c_out          out     0.0100   0.0000   --      --      --         
sum[0]         out     0.0100   0.0000   --      --      --         
sum[1]         out     0.0100   0.0000   --      --      --         
sum[2]         out     0.0100   0.0000   --      --      --         
sum[3]         out     0.0100   0.0000   --      --      --         
sum[4]         out     0.0100   0.0000   --      --      --         
sum[5]         out     0.0100   0.0000   --      --      --         
sum[6]         out     0.0100   0.0000   --      --      --         
sum[7]         out     0.0100   0.0000   --      --      --         
sum[8]         out     0.0100   0.0000   --      --      --         
sum[9]         out     0.0100   0.0000   --      --      --         
sum[10]        out     0.0100   0.0000   --      --      --         
sum[11]        out     0.0100   0.0000   --      --      --         


              External  Max             Min                Min       Min
              Number    Wireload        Wireload           Pin       Wire
Port          Points    Model           Model              Load      Load
--------------------------------------------------------------------------------
a[0]               1      --              --              --        -- 
a[1]               1      --              --              --        -- 
a[2]               1      --              --              --        -- 
a[3]               1      --              --              --        -- 
a[4]               1      --              --              --        -- 
a[5]               1      --              --              --        -- 
a[6]               1      --              --              --        -- 
a[7]               1      --              --              --        -- 
a[8]               1      --              --              --        -- 
a[9]               1      --              --              --        -- 
a[10]              1      --              --              --        -- 
a[11]              1      --              --              --        -- 
b[0]               1      --              --              --        -- 
b[1]               1      --              --              --        -- 
b[2]               1      --              --              --        -- 
b[3]               1      --              --              --        -- 
b[4]               1      --              --              --        -- 
b[5]               1      --              --              --        -- 
b[6]               1      --              --              --        -- 
b[7]               1      --              --              --        -- 
b[8]               1      --              --              --        -- 
b[9]               1      --              --              --        -- 
b[10]              1      --              --              --        -- 
b[11]              1      --              --              --        -- 
c_in               1      --              --              --        -- 
c_out              1      --              --              --        -- 
sum[0]             1      --              --              --        -- 
sum[1]             1      --              --              --        -- 
sum[2]             1      --              --              --        -- 
sum[3]             1      --              --              --        -- 
sum[4]             1      --              --              --        -- 
sum[5]             1      --              --              --        -- 
sum[6]             1      --              --              --        -- 
sum[7]             1      --              --              --        -- 
sum[8]             1      --              --              --        -- 
sum[9]             1      --              --              --        -- 
sum[10]            1      --              --              --        -- 
sum[11]            1      --              --              --        -- 

                    Input Delay
                  Min             Max       Related   Max
Input Port    Rise    Fall    Rise    Fall   Clock  Fanout
--------------------------------------------------------------------------------
a[0]          --      --      --      --      --      4.00
a[1]          --      --      --      --      --      4.00
a[2]          --      --      --      --      --      4.00
a[3]          --      --      --      --      --      4.00
a[4]          --      --      --      --      --      4.00
a[5]          --      --      --      --      --      4.00
a[6]          --      --      --      --      --      4.00
a[7]          --      --      --      --      --      4.00
a[8]          --      --      --      --      --      4.00
a[9]          --      --      --      --      --      4.00
a[10]         --      --      --      --      --      4.00
a[11]         --      --      --      --      --      4.00
b[0]          --      --      --      --      --      4.00
b[1]          --      --      --      --      --      4.00
b[2]          --      --      --      --      --      4.00
b[3]          --      --      --      --      --      4.00
b[4]          --      --      --      --      --      4.00
b[5]          --      --      --      --      --      4.00
b[6]          --      --      --      --      --      4.00
b[7]          --      --      --      --      --      4.00
b[8]          --      --      --      --      --      4.00
b[9]          --      --      --      --      --      4.00
b[10]         --      --      --      --      --      4.00
b[11]         --      --      --      --      --      4.00
c_in          --      --      --      --      --      4.00


                    Driving Cell
Input Port   Rise(min/max)      Fall(min/max)      Mult(min/max)  Attrs(min/max)
--------------------------------------------------------------------------------
a[0]         INVX1TS            INVX1TS              -- /  --     
a[1]         INVX1TS            INVX1TS              -- /  --     
a[2]         INVX1TS            INVX1TS              -- /  --     
a[3]         INVX1TS            INVX1TS              -- /  --     
a[4]         INVX1TS            INVX1TS              -- /  --     
a[5]         INVX1TS            INVX1TS              -- /  --     
a[6]         INVX1TS            INVX1TS              -- /  --     
a[7]         INVX1TS            INVX1TS              -- /  --     
a[8]         INVX1TS            INVX1TS              -- /  --     
a[9]         INVX1TS            INVX1TS              -- /  --     
a[10]        INVX1TS            INVX1TS              -- /  --     
a[11]        INVX1TS            INVX1TS              -- /  --     
b[0]         INVX1TS            INVX1TS              -- /  --     
b[1]         INVX1TS            INVX1TS              -- /  --     
b[2]         INVX1TS            INVX1TS              -- /  --     
b[3]         INVX1TS            INVX1TS              -- /  --     
b[4]         INVX1TS            INVX1TS              -- /  --     
b[5]         INVX1TS            INVX1TS              -- /  --     
b[6]         INVX1TS            INVX1TS              -- /  --     
b[7]         INVX1TS            INVX1TS              -- /  --     
b[8]         INVX1TS            INVX1TS              -- /  --     
b[9]         INVX1TS            INVX1TS              -- /  --     
b[10]        INVX1TS            INVX1TS              -- /  --     
b[11]        INVX1TS            INVX1TS              -- /  --     
c_in         INVX1TS            INVX1TS              -- /  --     


               Max Drive      Min Drive      Resistance    Min    Min       Cell
Input Port    Rise    Fall   Rise    Fall   Max     Min    Cap    Fanout    Deg
--------------------------------------------------------------------------------
a[0]          --      --     --      --     --      --     --     --        -- 
a[1]          --      --     --      --     --      --     --     --        -- 
a[2]          --      --     --      --     --      --     --     --        -- 
a[3]          --      --     --      --     --      --     --     --        -- 
a[4]          --      --     --      --     --      --     --     --        -- 
a[5]          --      --     --      --     --      --     --     --        -- 
a[6]          --      --     --      --     --      --     --     --        -- 
a[7]          --      --     --      --     --      --     --     --        -- 
a[8]          --      --     --      --     --      --     --     --        -- 
a[9]          --      --     --      --     --      --     --     --        -- 
a[10]         --      --     --      --     --      --     --     --        -- 
a[11]         --      --     --      --     --      --     --     --        -- 
b[0]          --      --     --      --     --      --     --     --        -- 
b[1]          --      --     --      --     --      --     --     --        -- 
b[2]          --      --     --      --     --      --     --     --        -- 
b[3]          --      --     --      --     --      --     --     --        -- 
b[4]          --      --     --      --     --      --     --     --        -- 
b[5]          --      --     --      --     --      --     --     --        -- 
b[6]          --      --     --      --     --      --     --     --        -- 
b[7]          --      --     --      --     --      --     --     --        -- 
b[8]          --      --     --      --     --      --     --     --        -- 
b[9]          --      --     --      --     --      --     --     --        -- 
b[10]         --      --     --      --     --      --     --     --        -- 
b[11]         --      --     --      --     --      --     --     --        -- 
c_in          --      --     --      --     --      --     --     --        -- 


               Max Tran        Min Tran
Input Port    Rise    Fall    Rise    Fall
--------------------------------------------------------------------------------
a[0]          --      --      --      -- 
a[1]          --      --      --      -- 
a[2]          --      --      --      -- 
a[3]          --      --      --      -- 
a[4]          --      --      --      -- 
a[5]          --      --      --      -- 
a[6]          --      --      --      -- 
a[7]          --      --      --      -- 
a[8]          --      --      --      -- 
a[9]          --      --      --      -- 
a[10]         --      --      --      -- 
a[11]         --      --      --      -- 
b[0]          --      --      --      -- 
b[1]          --      --      --      -- 
b[2]          --      --      --      -- 
b[3]          --      --      --      -- 
b[4]          --      --      --      -- 
b[5]          --      --      --      -- 
b[6]          --      --      --      -- 
b[7]          --      --      --      -- 
b[8]          --      --      --      -- 
b[9]          --      --      --      -- 
b[10]         --      --      --      -- 
b[11]         --      --      --      -- 
c_in          --      --      --      -- 


                    Output Delay
                  Min             Max      Related  Fanout
Output Port   Rise    Fall    Rise    Fall  Clock     Load
--------------------------------------------------------------------------------
c_out         --      --      --      --      --      0.00
sum[0]        --      --      --      --      --      0.00
sum[1]        --      --      --      --      --      0.00
sum[2]        --      --      --      --      --      0.00
sum[3]        --      --      --      --      --      0.00
sum[4]        --      --      --      --      --      0.00
sum[5]        --      --      --      --      --      0.00
sum[6]        --      --      --      --      --      0.00
sum[7]        --      --      --      --      --      0.00
sum[8]        --      --      --      --      --      0.00
sum[9]        --      --      --      --      --      0.00
sum[10]       --      --      --      --      --      0.00
sum[11]       --      --      --      --      --      0.00

1
 
****************************************
Report : compile_options
Design : fulladder
Version: O-2018.06-SP5-1
Date   : Sat Oct 21 20:42:43 2023
****************************************

Design                                   Compile Option         Value
--------------------------------------------------------------------------------
fulladder                                flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true
                                         fix_multiple_port_nets feedthroughs
                                                                constants
                                                                outputs
                                                                buffer_constants
                                         isolate_port           disabled
--------------------------------------------------------------------------------
1
 
****************************************
Report : constraint
        -all_violators
        -verbose
Design : fulladder
Version: O-2018.06-SP5-1
Date   : Sat Oct 21 20:42:43 2023
****************************************


    Design: fulladder

    max_area               0.00
  - Current Area         380.16
  ------------------------------
    Slack               -380.16  (VIOLATED)


1
 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 100
        -max_paths 20
Design : fulladder
Version: O-2018.06-SP5-1
Date   : Sat Oct 21 20:42:43 2023
****************************************

Operating Conditions: tt_1p2v_25c   Library: scx3_cmos8rf_lpvt_tt_1p2v_25c
Wire Load Model Mode: top

  Startpoint: a[0] (input port)
  Endpoint: sum[11] (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  a[0] (in)                                0.03       0.03 f
  U12/CO (CMPR32X2TS)                      0.65       0.68 f
  U11/CO (CMPR32X2TS)                      0.47       1.15 f
  U10/CO (CMPR32X2TS)                      0.47       1.63 f
  U9/CO (CMPR32X2TS)                       0.47       2.10 f
  U8/CO (CMPR32X2TS)                       0.47       2.57 f
  U7/CO (CMPR32X2TS)                       0.47       3.05 f
  U6/CO (CMPR32X2TS)                       0.47       3.52 f
  U5/CO (CMPR32X2TS)                       0.47       3.99 f
  U4/CO (CMPR32X2TS)                       0.47       4.46 f
  U3/CO (CMPR32X2TS)                       0.47       4.94 f
  U2/CO (CMPR32X2TS)                       0.47       5.41 f
  U1/S (CMPR32X2TS)                        0.55       5.97 f
  sum[11] (out)                            0.00       5.97 f
  data arrival time                                   5.97
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[0] (input port)
  Endpoint: sum[11] (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  a[0] (in)                                0.03       0.03 f
  U12/CO (CMPR32X2TS)                      0.65       0.68 f
  U11/CO (CMPR32X2TS)                      0.47       1.15 f
  U10/CO (CMPR32X2TS)                      0.47       1.63 f
  U9/CO (CMPR32X2TS)                       0.47       2.10 f
  U8/CO (CMPR32X2TS)                       0.47       2.57 f
  U7/CO (CMPR32X2TS)                       0.47       3.04 f
  U6/CO (CMPR32X2TS)                       0.47       3.51 f
  U5/CO (CMPR32X2TS)                       0.47       3.99 f
  U4/CO (CMPR32X2TS)                       0.47       4.46 f
  U3/CO (CMPR32X2TS)                       0.47       4.93 f
  U2/CO (CMPR32X2TS)                       0.47       5.40 f
  U1/S (CMPR32X2TS)                        0.55       5.96 f
  sum[11] (out)                            0.00       5.96 f
  data arrival time                                   5.96
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[0] (input port)
  Endpoint: sum[11] (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  a[0] (in)                                0.03       0.03 f
  U12/CO (CMPR32X2TS)                      0.65       0.68 f
  U11/CO (CMPR32X2TS)                      0.47       1.15 f
  U10/CO (CMPR32X2TS)                      0.47       1.63 f
  U9/CO (CMPR32X2TS)                       0.47       2.09 f
  U8/CO (CMPR32X2TS)                       0.47       2.57 f
  U7/CO (CMPR32X2TS)                       0.47       3.04 f
  U6/CO (CMPR32X2TS)                       0.47       3.51 f
  U5/CO (CMPR32X2TS)                       0.47       3.99 f
  U4/CO (CMPR32X2TS)                       0.47       4.46 f
  U3/CO (CMPR32X2TS)                       0.47       4.93 f
  U2/CO (CMPR32X2TS)                       0.47       5.40 f
  U1/S (CMPR32X2TS)                        0.55       5.96 f
  sum[11] (out)                            0.00       5.96 f
  data arrival time                                   5.96
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[0] (input port)
  Endpoint: sum[11] (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  a[0] (in)                                0.03       0.03 f
  U12/CO (CMPR32X2TS)                      0.65       0.68 f
  U11/CO (CMPR32X2TS)                      0.47       1.15 f
  U10/CO (CMPR32X2TS)                      0.47       1.62 f
  U9/CO (CMPR32X2TS)                       0.47       2.09 f
  U8/CO (CMPR32X2TS)                       0.47       2.57 f
  U7/CO (CMPR32X2TS)                       0.47       3.04 f
  U6/CO (CMPR32X2TS)                       0.47       3.51 f
  U5/CO (CMPR32X2TS)                       0.47       3.99 f
  U4/CO (CMPR32X2TS)                       0.47       4.46 f
  U3/CO (CMPR32X2TS)                       0.47       4.93 f
  U2/CO (CMPR32X2TS)                       0.47       5.40 f
  U1/S (CMPR32X2TS)                        0.55       5.96 f
  sum[11] (out)                            0.00       5.96 f
  data arrival time                                   5.96
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[0] (input port)
  Endpoint: sum[11] (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  a[0] (in)                                0.03       0.03 f
  U12/CO (CMPR32X2TS)                      0.65       0.68 f
  U11/CO (CMPR32X2TS)                      0.47       1.15 f
  U10/CO (CMPR32X2TS)                      0.47       1.63 f
  U9/CO (CMPR32X2TS)                       0.47       2.10 f
  U8/CO (CMPR32X2TS)                       0.47       2.57 f
  U7/CO (CMPR32X2TS)                       0.47       3.05 f
  U6/CO (CMPR32X2TS)                       0.47       3.52 f
  U5/CO (CMPR32X2TS)                       0.47       3.99 f
  U4/CO (CMPR32X2TS)                       0.47       4.46 f
  U3/CO (CMPR32X2TS)                       0.47       4.93 f
  U2/CO (CMPR32X2TS)                       0.47       5.40 f
  U1/S (CMPR32X2TS)                        0.55       5.96 f
  sum[11] (out)                            0.00       5.96 f
  data arrival time                                   5.96
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[0] (input port)
  Endpoint: sum[11] (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  a[0] (in)                                0.03       0.03 f
  U12/CO (CMPR32X2TS)                      0.65       0.68 f
  U11/CO (CMPR32X2TS)                      0.47       1.15 f
  U10/CO (CMPR32X2TS)                      0.47       1.63 f
  U9/CO (CMPR32X2TS)                       0.47       2.10 f
  U8/CO (CMPR32X2TS)                       0.47       2.57 f
  U7/CO (CMPR32X2TS)                       0.47       3.05 f
  U6/CO (CMPR32X2TS)                       0.47       3.51 f
  U5/CO (CMPR32X2TS)                       0.47       3.99 f
  U4/CO (CMPR32X2TS)                       0.47       4.46 f
  U3/CO (CMPR32X2TS)                       0.47       4.93 f
  U2/CO (CMPR32X2TS)                       0.47       5.40 f
  U1/S (CMPR32X2TS)                        0.55       5.96 f
  sum[11] (out)                            0.00       5.96 f
  data arrival time                                   5.96
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[0] (input port)
  Endpoint: sum[11] (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  a[0] (in)                                0.03       0.03 f
  U12/CO (CMPR32X2TS)                      0.65       0.68 f
  U11/CO (CMPR32X2TS)                      0.47       1.15 f
  U10/CO (CMPR32X2TS)                      0.47       1.63 f
  U9/CO (CMPR32X2TS)                       0.47       2.10 f
  U8/CO (CMPR32X2TS)                       0.47       2.57 f
  U7/CO (CMPR32X2TS)                       0.47       3.05 f
  U6/CO (CMPR32X2TS)                       0.47       3.52 f
  U5/CO (CMPR32X2TS)                       0.47       3.99 f
  U4/CO (CMPR32X2TS)                       0.47       4.46 f
  U3/CO (CMPR32X2TS)                       0.47       4.94 f
  U2/CO (CMPR32X2TS)                       0.47       5.40 f
  U1/S (CMPR32X2TS)                        0.55       5.96 f
  sum[11] (out)                            0.00       5.96 f
  data arrival time                                   5.96
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[0] (input port)
  Endpoint: sum[11] (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  a[0] (in)                                0.03       0.03 f
  U12/CO (CMPR32X2TS)                      0.65       0.68 f
  U11/CO (CMPR32X2TS)                      0.47       1.15 f
  U10/CO (CMPR32X2TS)                      0.47       1.63 f
  U9/CO (CMPR32X2TS)                       0.47       2.10 f
  U8/CO (CMPR32X2TS)                       0.47       2.57 f
  U7/CO (CMPR32X2TS)                       0.47       3.05 f
  U6/CO (CMPR32X2TS)                       0.47       3.52 f
  U5/CO (CMPR32X2TS)                       0.47       3.99 f
  U4/CO (CMPR32X2TS)                       0.47       4.46 f
  U3/CO (CMPR32X2TS)                       0.47       4.93 f
  U2/CO (CMPR32X2TS)                       0.47       5.40 f
  U1/S (CMPR32X2TS)                        0.55       5.96 f
  sum[11] (out)                            0.00       5.96 f
  data arrival time                                   5.96
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[0] (input port)
  Endpoint: sum[11] (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  a[0] (in)                                0.03       0.03 f
  U12/CO (CMPR32X2TS)                      0.65       0.68 f
  U11/CO (CMPR32X2TS)                      0.47       1.15 f
  U10/CO (CMPR32X2TS)                      0.47       1.63 f
  U9/CO (CMPR32X2TS)                       0.47       2.10 f
  U8/CO (CMPR32X2TS)                       0.47       2.57 f
  U7/CO (CMPR32X2TS)                       0.47       3.04 f
  U6/CO (CMPR32X2TS)                       0.47       3.51 f
  U5/CO (CMPR32X2TS)                       0.47       3.99 f
  U4/CO (CMPR32X2TS)                       0.47       4.46 f
  U3/CO (CMPR32X2TS)                       0.47       4.93 f
  U2/CO (CMPR32X2TS)                       0.47       5.40 f
  U1/S (CMPR32X2TS)                        0.55       5.96 f
  sum[11] (out)                            0.00       5.96 f
  data arrival time                                   5.96
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[0] (input port)
  Endpoint: sum[11] (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  a[0] (in)                                0.03       0.03 f
  U12/CO (CMPR32X2TS)                      0.65       0.68 f
  U11/CO (CMPR32X2TS)                      0.47       1.15 f
  U10/CO (CMPR32X2TS)                      0.47       1.63 f
  U9/CO (CMPR32X2TS)                       0.47       2.10 f
  U8/CO (CMPR32X2TS)                       0.47       2.57 f
  U7/CO (CMPR32X2TS)                       0.47       3.05 f
  U6/CO (CMPR32X2TS)                       0.47       3.52 f
  U5/CO (CMPR32X2TS)                       0.47       3.99 f
  U4/CO (CMPR32X2TS)                       0.47       4.46 f
  U3/CO (CMPR32X2TS)                       0.47       4.93 f
  U2/CO (CMPR32X2TS)                       0.47       5.40 f
  U1/S (CMPR32X2TS)                        0.55       5.96 f
  sum[11] (out)                            0.00       5.96 f
  data arrival time                                   5.96
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[0] (input port)
  Endpoint: sum[11] (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  a[0] (in)                                0.03       0.03 f
  U12/CO (CMPR32X2TS)                      0.65       0.68 f
  U11/CO (CMPR32X2TS)                      0.47       1.15 f
  U10/CO (CMPR32X2TS)                      0.47       1.62 f
  U9/CO (CMPR32X2TS)                       0.47       2.09 f
  U8/CO (CMPR32X2TS)                       0.47       2.57 f
  U7/CO (CMPR32X2TS)                       0.47       3.04 f
  U6/CO (CMPR32X2TS)                       0.47       3.51 f
  U5/CO (CMPR32X2TS)                       0.47       3.99 f
  U4/CO (CMPR32X2TS)                       0.47       4.46 f
  U3/CO (CMPR32X2TS)                       0.47       4.93 f
  U2/CO (CMPR32X2TS)                       0.47       5.40 f
  U1/S (CMPR32X2TS)                        0.55       5.96 f
  sum[11] (out)                            0.00       5.96 f
  data arrival time                                   5.96
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[0] (input port)
  Endpoint: sum[11] (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  a[0] (in)                                0.03       0.03 f
  U12/CO (CMPR32X2TS)                      0.65       0.68 f
  U11/CO (CMPR32X2TS)                      0.47       1.15 f
  U10/CO (CMPR32X2TS)                      0.47       1.62 f
  U9/CO (CMPR32X2TS)                       0.47       2.09 f
  U8/CO (CMPR32X2TS)                       0.47       2.57 f
  U7/CO (CMPR32X2TS)                       0.47       3.03 f
  U6/CO (CMPR32X2TS)                       0.47       3.51 f
  U5/CO (CMPR32X2TS)                       0.47       3.98 f
  U4/CO (CMPR32X2TS)                       0.47       4.45 f
  U3/CO (CMPR32X2TS)                       0.47       4.93 f
  U2/CO (CMPR32X2TS)                       0.47       5.40 f
  U1/S (CMPR32X2TS)                        0.55       5.95 f
  sum[11] (out)                            0.00       5.95 f
  data arrival time                                   5.95
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[0] (input port)
  Endpoint: sum[11] (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  a[0] (in)                                0.03       0.03 f
  U12/CO (CMPR32X2TS)                      0.65       0.68 f
  U11/CO (CMPR32X2TS)                      0.47       1.15 f
  U10/CO (CMPR32X2TS)                      0.47       1.62 f
  U9/CO (CMPR32X2TS)                       0.47       2.09 f
  U8/CO (CMPR32X2TS)                       0.47       2.57 f
  U7/CO (CMPR32X2TS)                       0.47       3.04 f
  U6/CO (CMPR32X2TS)                       0.47       3.51 f
  U5/CO (CMPR32X2TS)                       0.47       3.99 f
  U4/CO (CMPR32X2TS)                       0.47       4.45 f
  U3/CO (CMPR32X2TS)                       0.47       4.93 f
  U2/CO (CMPR32X2TS)                       0.47       5.40 f
  U1/S (CMPR32X2TS)                        0.55       5.95 f
  sum[11] (out)                            0.00       5.95 f
  data arrival time                                   5.95
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[0] (input port)
  Endpoint: sum[11] (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  a[0] (in)                                0.03       0.03 f
  U12/CO (CMPR32X2TS)                      0.65       0.68 f
  U11/CO (CMPR32X2TS)                      0.47       1.15 f
  U10/CO (CMPR32X2TS)                      0.47       1.62 f
  U9/CO (CMPR32X2TS)                       0.47       2.09 f
  U8/CO (CMPR32X2TS)                       0.47       2.57 f
  U7/CO (CMPR32X2TS)                       0.47       3.04 f
  U6/CO (CMPR32X2TS)                       0.47       3.51 f
  U5/CO (CMPR32X2TS)                       0.47       3.98 f
  U4/CO (CMPR32X2TS)                       0.47       4.45 f
  U3/CO (CMPR32X2TS)                       0.47       4.93 f
  U2/CO (CMPR32X2TS)                       0.47       5.40 f
  U1/S (CMPR32X2TS)                        0.55       5.95 f
  sum[11] (out)                            0.00       5.95 f
  data arrival time                                   5.95
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[0] (input port)
  Endpoint: sum[11] (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  a[0] (in)                                0.03       0.03 f
  U12/CO (CMPR32X2TS)                      0.65       0.68 f
  U11/CO (CMPR32X2TS)                      0.47       1.15 f
  U10/CO (CMPR32X2TS)                      0.47       1.63 f
  U9/CO (CMPR32X2TS)                       0.47       2.09 f
  U8/CO (CMPR32X2TS)                       0.47       2.56 f
  U7/CO (CMPR32X2TS)                       0.47       3.03 f
  U6/CO (CMPR32X2TS)                       0.47       3.51 f
  U5/CO (CMPR32X2TS)                       0.47       3.98 f
  U4/CO (CMPR32X2TS)                       0.47       4.45 f
  U3/CO (CMPR32X2TS)                       0.47       4.93 f
  U2/CO (CMPR32X2TS)                       0.47       5.40 f
  U1/S (CMPR32X2TS)                        0.55       5.95 f
  sum[11] (out)                            0.00       5.95 f
  data arrival time                                   5.95
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[0] (input port)
  Endpoint: sum[11] (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  a[0] (in)                                0.03       0.03 f
  U12/CO (CMPR32X2TS)                      0.65       0.68 f
  U11/CO (CMPR32X2TS)                      0.47       1.15 f
  U10/CO (CMPR32X2TS)                      0.47       1.62 f
  U9/CO (CMPR32X2TS)                       0.47       2.09 f
  U8/CO (CMPR32X2TS)                       0.47       2.56 f
  U7/CO (CMPR32X2TS)                       0.47       3.03 f
  U6/CO (CMPR32X2TS)                       0.47       3.51 f
  U5/CO (CMPR32X2TS)                       0.47       3.98 f
  U4/CO (CMPR32X2TS)                       0.47       4.45 f
  U3/CO (CMPR32X2TS)                       0.47       4.93 f
  U2/CO (CMPR32X2TS)                       0.47       5.40 f
  U1/S (CMPR32X2TS)                        0.55       5.95 f
  sum[11] (out)                            0.00       5.95 f
  data arrival time                                   5.95
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[0] (input port)
  Endpoint: sum[11] (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  a[0] (in)                                0.03       0.03 f
  U12/CO (CMPR32X2TS)                      0.65       0.68 f
  U11/CO (CMPR32X2TS)                      0.47       1.15 f
  U10/CO (CMPR32X2TS)                      0.47       1.62 f
  U9/CO (CMPR32X2TS)                       0.47       2.09 f
  U8/CO (CMPR32X2TS)                       0.47       2.56 f
  U7/CO (CMPR32X2TS)                       0.47       3.03 f
  U6/CO (CMPR32X2TS)                       0.47       3.51 f
  U5/CO (CMPR32X2TS)                       0.47       3.98 f
  U4/CO (CMPR32X2TS)                       0.47       4.45 f
  U3/CO (CMPR32X2TS)                       0.47       4.93 f
  U2/CO (CMPR32X2TS)                       0.47       5.40 f
  U1/S (CMPR32X2TS)                        0.55       5.95 f
  sum[11] (out)                            0.00       5.95 f
  data arrival time                                   5.95
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[0] (input port)
  Endpoint: sum[11] (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  a[0] (in)                                0.03       0.03 f
  U12/CO (CMPR32X2TS)                      0.65       0.68 f
  U11/CO (CMPR32X2TS)                      0.47       1.15 f
  U10/CO (CMPR32X2TS)                      0.47       1.62 f
  U9/CO (CMPR32X2TS)                       0.47       2.09 f
  U8/CO (CMPR32X2TS)                       0.47       2.57 f
  U7/CO (CMPR32X2TS)                       0.47       3.04 f
  U6/CO (CMPR32X2TS)                       0.47       3.51 f
  U5/CO (CMPR32X2TS)                       0.47       3.98 f
  U4/CO (CMPR32X2TS)                       0.47       4.45 f
  U3/CO (CMPR32X2TS)                       0.47       4.93 f
  U2/CO (CMPR32X2TS)                       0.47       5.40 f
  U1/S (CMPR32X2TS)                        0.55       5.95 f
  sum[11] (out)                            0.00       5.95 f
  data arrival time                                   5.95
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[0] (input port)
  Endpoint: sum[11] (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  a[0] (in)                                0.03       0.03 f
  U12/CO (CMPR32X2TS)                      0.65       0.68 f
  U11/CO (CMPR32X2TS)                      0.47       1.15 f
  U10/CO (CMPR32X2TS)                      0.47       1.62 f
  U9/CO (CMPR32X2TS)                       0.47       2.09 f
  U8/CO (CMPR32X2TS)                       0.47       2.56 f
  U7/CO (CMPR32X2TS)                       0.47       3.03 f
  U6/CO (CMPR32X2TS)                       0.47       3.51 f
  U5/CO (CMPR32X2TS)                       0.47       3.98 f
  U4/CO (CMPR32X2TS)                       0.47       4.45 f
  U3/CO (CMPR32X2TS)                       0.47       4.93 f
  U2/CO (CMPR32X2TS)                       0.47       5.40 f
  U1/S (CMPR32X2TS)                        0.55       5.95 f
  sum[11] (out)                            0.00       5.95 f
  data arrival time                                   5.95
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: a[0] (input port)
  Endpoint: sum[11] (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.00       0.00 f
  a[0] (in)                                0.03       0.03 f
  U12/CO (CMPR32X2TS)                      0.65       0.68 f
  U11/CO (CMPR32X2TS)                      0.47       1.15 f
  U10/CO (CMPR32X2TS)                      0.47       1.61 f
  U9/CO (CMPR32X2TS)                       0.47       2.09 f
  U8/CO (CMPR32X2TS)                       0.47       2.56 f
  U7/CO (CMPR32X2TS)                       0.47       3.03 f
  U6/CO (CMPR32X2TS)                       0.47       3.51 f
  U5/CO (CMPR32X2TS)                       0.47       3.98 f
  U4/CO (CMPR32X2TS)                       0.47       4.45 f
  U3/CO (CMPR32X2TS)                       0.47       4.93 f
  U2/CO (CMPR32X2TS)                       0.47       5.40 f
  U1/S (CMPR32X2TS)                        0.55       5.95 f
  sum[11] (out)                            0.00       5.95 f
  data arrival time                                   5.95
  -----------------------------------------------------------
  (Path is unconstrained)


1
