
Tests custom Verilog design in pihdf:
    - HW module designed in Verilog (not in myhdl)
    - Wrapped and tested in pihdf   (python)
    