// Seed: 1457674133
module module_0 (
    input supply1 id_0,
    output wand id_1
);
  supply0 id_3;
  always id_3 = id_0;
  assign id_1 = 1;
  wire id_4;
  wire id_5;
  initial id_3 = 1'b0;
endmodule
module module_1 (
    output wor id_0,
    output wor id_1
    , id_10,
    output uwire id_2,
    output uwire id_3,
    input uwire id_4,
    output supply0 id_5,
    output tri id_6,
    output tri id_7,
    input uwire id_8
);
  wire id_11, id_12, id_13, id_14, id_15 = id_12, id_16, id_17, id_18;
  module_0(
      id_4, id_7
  ); id_19 :
  assert property (@(1'b0) 1);
endmodule
