US  	US  	 PRP	O
20070001705  	20070001705  	 CD	O
A1  	A1  	 CD	O
20070104  	20070104  	 CD	O
US  	US  	 NNP	O
11212358  	11212358  	 CD	O
20050826  	20050826  	 CD	O
11  	11  	 CD	O
JP  	JP  	 NNP	B-NP
2005-191513  	2005-191513  	 CD	O
20050630  	20050630  	 CD	O
20060101  	20060101  	 CD	O
A  	A  	 DT	O
G  	G  	 NNP	O
01  	01  	 CD	O
R  	R  	 NN	O
31  	31  	 CD	O
26  	26  	 CD	O
F  	F  	 NN	O
I  	I  	 PRP	O
20070104  	20070104  	 CD	O
US  	US  	 NNP	O
B  	B  	 NNP	B-NP
H  	H  	 NNP	I-NP
US  	US  	 NNP	O
324765000  	324765000  	 CD	O
Integrated  	Integrated  	 NNP	B-NP
circuit  	circuit  	 NN	I-NP
and  	and  	 CC	O
circuit  	circuit  	 NN	B-NP
board  	board  	 NN	I-NP
Yokota  	Yokota  	 NNP	I-NP
Tetsuya  	Tetsuya  	 NNPS	I-NP
Kawasaki  	Kawasaki  	 NNP	O
JP  	JP  	 NNP	O
Suite  	Suite  	 NNP	O
2500  	2500  	 CD	O
300  	300  	 CD	O
South  	South  	 NNP	O
Wacker  	Wacker  	 NNP	B-NP
Dr.  	Dr.  	 NNP	I-NP
Chicago  	Chicago  	 NNP	O
IL  	IL  	 NNP	O
60606  	60606  	 CD	O
US  	US  	 NNP	O
In  	In  	 IN	O
an  	an  	 DT	O
integrated  	integrated  	 JJ	O
circuit  	circuit  	 NN	O
implemented  	implemented  	 VBN	O
on  	on  	 IN	O
a  	a  	 DT	O
circuit  	circuit  	 NN	B-NP
board 	board 	 NN	I-NP
,  	,  	 ,	O
output  	output  	 NN	B-NP
lines  	lines  	 NNS	I-NP
of  	of  	 IN	O
an  	an  	 DT	O
output  	output  	 NN	B-NP
circuit  	circuit  	 NN	I-NP
that  	that  	 IN	O
outputs  	outputs  	 VBG	O
a  	a  	 DT	O
logic  	logic  	 NN	B-NP
signal  	signal  	 NN	I-NP
are  	are  	 VBP	O
connected  	connected  	 VBN	O
to  	to  	 TO	O
the  	the  	 DT	O
circuit  	circuit  	 NN	B-NP
board  	board  	 NN	I-NP
by  	by  	 IN	O
soldering  	soldering  	 NN	B-NP
of  	of  	 IN	I-NP
a  	a  	 DT	I-NP
leadless  	leadless  	 JJ	I-NP
terminal  	terminal  	 NN	I-NP
that  	that  	 WDT	O
cannot  	cannot  	 RB	O
be  	be  	 VB	O
seen  	seen  	 VBN	O
as  	as  	 IN	O
being  	being  	 VBG	O
implemented 	implemented 	 VBN	O
.  	.  	 .	O
A  	A  	 DT	O
fault  	fault  	 NN	B-NP
diagnosing  	diagnosing  	 NN	I-NP
unit  	unit  	 NN	I-NP
tests  	tests  	 NNS	I-NP
an  	an  	 DT	O
output  	output  	 NN	B-NP
voltage  	voltage  	 NN	I-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
leadless  	leadless  	 JJ	I-NP
terminal  	terminal  	 NN	I-NP
with  	with  	 IN	O
respect  	respect  	 NN	O
to  	to  	 TO	O
the  	the  	 DT	O
circuit  	circuit  	 NN	B-NP
board  	board  	 NN	I-NP
as  	as  	 IN	O
being  	being  	 VBG	O
implemented  	implemented  	 VBN	O
to  	to  	 TO	O
determine  	determine  	 VB	O
whether  	whether  	 IN	O
the  	the  	 DT	O
output  	output  	 NN	B-NP
voltage  	voltage  	 NN	I-NP
is  	is  	 VBZ	O
a  	a  	 DT	O
normal  	normal  	 JJ	B-NP
voltage  	voltage  	 NN	I-NP
or  	or  	 CC	O
an  	an  	 DT	O
abnormal  	abnormal  	 JJ	O
voltage 	voltage 	 NN	O
.  	.  	 .	O
The  	The  	 DT	O
fault  	fault  	 NN	B-NP
diagnosing  	diagnosing  	 NN	I-NP
unit  	unit  	 NN	I-NP
includes  	includes  	 VBZ	O
a  	a  	 DT	O
pseudo-output  	pseudo-output  	 JJ	B-NP
unit  	unit  	 NN	I-NP
that  	that  	 WDT	O
applies  	applies  	 VBZ	O
a  	a  	 DT	O
pseudo-set  	pseudo-set  	 JJ	B-NP
predetermined  	predetermined  	 JJ	O
pseudo-output  	pseudo-output  	 JJ	B-NP
voltage  	voltage  	 NN	I-NP
to  	to  	 TO	O
the  	the  	 DT	O
leadless  	leadless  	 JJ	B-NP
terminal 	terminal 	 NN	I-NP
,  	,  	 ,	O
a  	a  	 DT	O
first  	first  	 JJ	O
switching  	switching  	 JJ	O
unit  	unit  	 NN	O
that  	that  	 WDT	O
cuts  	cuts  	 VBZ	O
a  	a  	 DT	O
connection  	connection  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
output  	output  	 NN	B-NP
terminal  	terminal  	 NN	I-NP
to  	to  	 TO	O
the  	the  	 DT	O
leadless  	leadless  	 JJ	B-NP
terminal  	terminal  	 NN	I-NP
at  	at  	 IN	O
the  	the  	 DT	O
time  	time  	 NN	O
of  	of  	 IN	O
fault  	fault  	 NN	B-NP
diagnosis 	diagnosis 	 NN	I-NP
,  	,  	 ,	O
a  	a  	 DT	O
second  	second  	 JJ	O
switching  	switching  	 JJ	O
unit  	unit  	 NN	O
that  	that  	 WDT	O
supplies  	supplies  	 VBZ	O
a  	a  	 DT	O
pseudo-output  	pseudo-output  	 JJ	B-NP
voltage  	voltage  	 NN	I-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
pseudo-output  	pseudo-output  	 JJ	I-NP
unit  	unit  	 NN	I-NP
to  	to  	 TO	O
the  	the  	 DT	O
leadless  	leadless  	 JJ	B-NP
terminal  	terminal  	 NN	I-NP
side  	side  	 NN	I-NP
as  	as  	 IN	O
being  	being  	 VBG	B-NP
cut 	cut 	 NN	I-NP
,  	,  	 ,	O
a  	a  	 DT	O
measuring  	measuring  	 JJ	O
unit  	unit  	 NN	O
that  	that  	 WDT	O
measures  	measures  	 VBZ	O
a  	a  	 DT	O
voltage  	voltage  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
leadless  	leadless  	 JJ	B-NP
terminal  	terminal  	 NN	I-NP
in  	in  	 IN	O
a  	a  	 DT	O
fault  	fault  	 NN	B-NP
diagnosis  	diagnosis  	 NN	I-NP
state  	state  	 NN	I-NP
resulting  	resulting  	 VBG	O
from  	from  	 IN	O
diagnosis  	diagnosis  	 JJ	B-NP
switching 	switching 	 NN	I-NP
,  	,  	 ,	O
and  	and  	 CC	O
a  	a  	 DT	O
determining  	determining  	 JJ	O
unit  	unit  	 NN	O
that  	that  	 WDT	O
determines  	determines  	 VBZ	O
from  	from  	 IN	O
the  	the  	 DT	O
measured  	measured  	 JJ	O
voltage  	voltage  	 NN	O
whether  	whether  	 IN	O
a  	a  	 DT	O
voltage  	voltage  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
leadless  	leadless  	 JJ	B-NP
terminal  	terminal  	 NN	I-NP
is  	is  	 VBZ	O
a  	a  	 DT	O
normal  	normal  	 JJ	B-NP
voltage  	voltage  	 NN	I-NP
or  	or  	 CC	O
an  	an  	 DT	O
abnormal  	abnormal  	 JJ	O
voltage 	voltage 	 NN	O
.  	.  	 .	O
This  	This  	 DT	O
application  	application  	 NN	O
is  	is  	 VBZ	O
a  	a  	 DT	O
priority  	priority  	 NN	O
based  	based  	 VBN	O
on  	on  	 IN	O
prior  	prior  	 JJ	O
application  	application  	 NN	O
No 	No 	 RB	O
.  	.  	 .	O
JP  	JP  	 NNP	B-NP
2005-191513 	2005-191513 	 NNP	O
,  	,  	 ,	O
filed  	filed  	 VBD	O
Jun.  	Jun.  	 CD	O
30 	30 	 CD	O
,  	,  	 ,	O
2005 	2005 	 CD	O
,  	,  	 ,	O
in  	in  	 IN	O
Japan 	Japan 	 NNP	O
.  	.  	 .	O
1 	1 	 LS	O
.  	.  	 .	O
Field  	Field  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
Invention  	Invention  	 NNPS	O
The  	The  	 DT	O
present  	present  	 JJ	O
invention  	invention  	 NN	O
relates  	relates  	 VBZ	O
to  	to  	 TO	O
an  	an  	 DT	O
integrated  	integrated  	 JJ	O
circuit  	circuit  	 NN	O
implemented  	implemented  	 VBN	O
on  	on  	 IN	O
a  	a  	 DT	O
circuit  	circuit  	 NN	B-NP
board  	board  	 NN	I-NP
by  	by  	 IN	O
a  	a  	 DT	O
soldering  	soldering  	 JJ	B-NP
connection  	connection  	 NN	I-NP
of  	of  	 IN	I-NP
a  	a  	 DT	I-NP
leadless  	leadless  	 JJ	I-NP
terminals 	terminals 	 NNS	I-NP
,  	,  	 ,	O
and  	and  	 CC	O
the  	the  	 DT	O
circuit  	circuit  	 NN	B-NP
board 	board 	 NN	I-NP
,  	,  	 ,	O
and  	and  	 CC	O
particularly  	particularly  	 RB	O
to  	to  	 TO	O
an  	an  	 DT	O
integrated  	integrated  	 JJ	O
circuit  	circuit  	 NN	O
and  	and  	 CC	O
a  	a  	 DT	O
circuit  	circuit  	 NN	B-NP
board  	board  	 NN	I-NP
that  	that  	 WDT	O
perform  	perform  	 VBP	O
self-diagnosis  	self-diagnosis  	 JJ	B-NP
of  	of  	 IN	O
a  	a  	 DT	O
fault  	fault  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
leadless  	leadless  	 JJ	B-NP
terminal 	terminal 	 NN	I-NP
.  	.  	 .	O
2 	2 	 LS	O
.  	.  	 .	O
Description  	Description  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
Related  	Related  	 NNP	O
Arts  	Arts  	 NNPS	O
Conventionally 	Conventionally 	 NNP	O
,  	,  	 ,	O
in  	in  	 IN	O
order  	order  	 NN	O
to  	to  	 TO	O
achieve  	achieve  	 VB	O
demands  	demands  	 NNS	O
for  	for  	 IN	O
downsizing  	downsizing  	 NN	O
of  	of  	 IN	O
equipment 	equipment 	 NN	B-NP
,  	,  	 ,	O
such  	such  	 JJ	O
as  	as  	 IN	O
information  	information  	 NN	B-NP
apparatuses 	apparatuses 	 NN	I-NP
,  	,  	 ,	O
and  	and  	 CC	O
also  	also  	 RB	O
to  	to  	 TO	O
achieve  	achieve  	 VB	O
high-speed  	high-speed  	 JJ	O
signal  	signal  	 NN	B-NP
transmission 	transmission 	 NN	I-NP
,  	,  	 ,	O
downsizing  	downsizing  	 VBG	O
of  	of  	 IN	O
components  	components  	 NNS	O
and  	and  	 CC	O
high-density  	high-density  	 JJ	B-NP
implementation  	implementation  	 NNS	I-NP
have  	have  	 VBP	O
been  	been  	 VBN	O
pursued 	pursued 	 VBN	O
.  	.  	 .	O
To  	To  	 TO	O
achieve  	achieve  	 VB	O
such  	such  	 JJ	O
high-density  	high-density  	 JJ	B-NP
implementation 	implementation 	 NN	I-NP
,  	,  	 ,	O
an  	an  	 DT	O
ingeniously-devised  	ingeniously-devised  	 JJ	O
configuration  	configuration  	 NN	B-NP
is  	is  	 VBZ	O
used  	used  	 VBN	O
in  	in  	 IN	O
a  	a  	 DT	O
package  	package  	 NN	O
of  	of  	 IN	O
an  	an  	 DT	O
integrated  	integrated  	 JJ	O
circuit 	circuit 	 NN	O
.  	.  	 .	O
Conventionally 	Conventionally 	 NNP	O
,  	,  	 ,	O
as  	as  	 IN	O
a  	a  	 DT	O
leadless  	leadless  	 JJ	B-NP
package  	package  	 NN	I-NP
structure  	structure  	 NN	I-NP
suitable  	suitable  	 NN	O
for  	for  	 IN	O
high-density  	high-density  	 JJ	B-NP
implementation  	implementation  	 NN	I-NP
of  	of  	 IN	O
an  	an  	 DT	O
integrated  	integrated  	 JJ	O
circuit 	circuit 	 NN	O
,  	,  	 ,	O
a  	a  	 DT	O
ball  	ball  	 NN	O
grid  	grid  	 NN	O
array  	array  	 NN	O
has  	has  	 VBZ	O
been  	been  	 VBN	O
known 	known 	 VBN	O
.  	.  	 .	O
The  	The  	 DT	O
ball  	ball  	 NN	O
grid  	grid  	 NN	O
array 	array 	 NN	O
,  	,  	 ,	O
commonly  	commonly  	 RB	O
called  	called  	 VBN	B-NP
BGA 	BGA 	 NNP	I-NP
,  	,  	 ,	O
is  	is  	 VBZ	O
a  	a  	 DT	O
package  	package  	 NN	O
in  	in  	 IN	O
which  	which  	 WDT	O
leadless  	leadless  	 VBZ	O
terminals  	terminals  	 JJ	O
configured  	configured  	 NN	O
by  	by  	 IN	O
soldering  	soldering  	 JJ	B-NP
balls  	balls  	 NNS	I-NP
are  	are  	 VBP	O
disposed  	disposed  	 VBN	O
in  	in  	 IN	O
a  	a  	 DT	O
lattice  	lattice  	 JJ	O
shape  	shape  	 NN	O
at  	at  	 IN	O
regular  	regular  	 JJ	B-NP
spacing  	spacing  	 NN	I-NP
on  	on  	 IN	O
the  	the  	 DT	O
back  	back  	 JJ	O
surface  	surface  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
package  	package  	 NN	O
having  	having  	 VBG	B-NP
contact  	contact  	 NN	I-NP
with  	with  	 IN	O
a  	a  	 DT	O
printed  	printed  	 JJ	O
circuit  	circuit  	 NN	B-NP
board 	board 	 NN	I-NP
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
the  	the  	 DT	O
leadless  	leadless  	 JJ	B-NP
terminals  	terminals  	 NNS	I-NP
are  	are  	 VBP	O
soldered  	soldered  	 VBN	O
to  	to  	 TO	O
the  	the  	 DT	O
pattern  	pattern  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
corresponding  	corresponding  	 JJ	O
printed  	printed  	 JJ	O
circuit  	circuit  	 NN	B-NP
board 	board 	 NN	I-NP
.  	.  	 .	O
The  	The  	 DT	O
leadless  	leadless  	 JJ	B-NP
terminals  	terminals  	 NNS	I-NP
are  	are  	 VBP	O
on  	on  	 IN	O
the  	the  	 DT	O
back  	back  	 JJ	O
side  	side  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
package  	package  	 NN	O
in  	in  	 IN	O
a  	a  	 DT	O
narrow  	narrow  	 JJ	O
space  	space  	 NN	O
between  	between  	 IN	O
the  	the  	 DT	O
package  	package  	 NN	O
and  	and  	 CC	O
the  	the  	 DT	O
printed  	printed  	 JJ	O
circuit  	circuit  	 NN	B-NP
board 	board 	 NN	I-NP
.  	.  	 .	O
Therefore 	Therefore 	 RB	O
,  	,  	 ,	O
solder  	solder  	 JJ	O
paste  	paste  	 NN	O
for  	for  	 IN	O
binding  	binding  	 NN	O
is  	is  	 VBZ	O
applied  	applied  	 VBN	O
in  	in  	 IN	O
advance  	advance  	 NN	O
to  	to  	 TO	O
the  	the  	 DT	O
pattern  	pattern  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
printed  	printed  	 JJ	O
circuit  	circuit  	 NN	B-NP
board  	board  	 NN	I-NP
through  	through  	 IN	O
a  	a  	 DT	O
printing  	printing  	 NN	B-NP
process 	process 	 NN	I-NP
,  	,  	 ,	O
and  	and  	 CC	O
the  	the  	 DT	O
entire  	entire  	 JJ	O
package  	package  	 NN	O
is  	is  	 VBZ	O
then  	then  	 RB	O
heated  	heated  	 VBN	O
to  	to  	 TO	O
melt  	melt  	 VB	O
the  	the  	 DT	O
solder  	solder  	 NN	O
for  	for  	 IN	O
binding  	binding  	 VBG	O
attached  	attached  	 VBN	O
to  	to  	 TO	O
a  	a  	 DT	O
terminal  	terminal  	 NN	B-NP
portion 	portion 	 NN	I-NP
,  	,  	 ,	O
thereby  	thereby  	 RB	O
achieving  	achieving  	 VBG	B-NP
soldering 	soldering 	 NNS	I-NP
.  	.  	 .	O
[ 	[ 	 -LRB-	O
Patent  	Patent  	 NNP	O
Document  	Document  	 NNP	O
1 	1 	 CD	O
]  	]  	 -RRB-	O
Japanese  	Japanese  	 NNP	O
Patent  	Patent  	 NNP	O
Laid-Open  	Laid-Open  	 NNP	O
Publication  	Publication  	 NNP	O
No.  	No.  	 NNP	O
11-64465  	11-64465  	 FW	O
[ 	[ 	 -LRB-	O
Patent  	Patent  	 NNP	O
Document  	Document  	 NNP	O
2 	2 	 CD	O
]  	]  	 -RRB-	O
Japanese  	Japanese  	 NNP	O
Patent  	Patent  	 NNP	O
Laid-Open  	Laid-Open  	 NNP	O
Publication  	Publication  	 NNP	O
No.  	No.  	 NNP	O
2000-206199  	2000-206199  	 FW	O
In  	In  	 IN	O
a  	a  	 DT	O
circuit  	circuit  	 NN	B-NP
arrangement  	arrangement  	 NN	I-NP
having  	having  	 VBG	O
implemented  	implemented  	 VBN	O
thereon  	thereon  	 VBG	O
an  	an  	 DT	O
integrated  	integrated  	 JJ	O
circuit  	circuit  	 NN	O
using  	using  	 VBG	O
a  	a  	 DT	O
ball  	ball  	 NN	O
grid  	grid  	 NN	O
array  	array  	 NN	O
as  	as  	 IN	O
a  	a  	 DT	O
package  	package  	 NN	B-NP
structure 	structure 	 NN	I-NP
,  	,  	 ,	O
an  	an  	 DT	O
unaccounted  	unaccounted  	 JJ	O
fault  	fault  	 NN	O
occurs  	occurs  	 VBZ	O
at  	at  	 IN	O
a  	a  	 DT	O
high  	high  	 JJ	O
frequency 	frequency 	 NN	O
.  	.  	 .	O
To  	To  	 TO	O
track  	track  	 VB	O
down  	down  	 RP	O
a  	a  	 DT	O
cause  	cause  	 NN	O
of  	of  	 IN	O
such  	such  	 PDT	O
a  	a  	 DT	O
fault 	fault 	 NN	O
,  	,  	 ,	O
a  	a  	 DT	O
method  	method  	 NN	O
is  	is  	 VBZ	O
generally  	generally  	 RB	O
taken  	taken  	 VBN	O
such  	such  	 PDT	O
that 	that 	 DT	O
,  	,  	 ,	O
with  	with  	 IN	O
full  	full  	 JJ	O
knowledge  	knowledge  	 NN	O
of  	of  	 IN	O
operations  	operations  	 NNS	O
at  	at  	 IN	O
a  	a  	 DT	O
level  	level  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
large-scale  	large-scale  	 JJ	O
apparatus  	apparatus  	 NN	B-NP
using  	using  	 VBG	O
the  	the  	 DT	O
circuit  	circuit  	 NN	B-NP
arrangement 	arrangement 	 NN	I-NP
,  	,  	 ,	O
a  	a  	 DT	O
malfunction  	malfunction  	 JJ	B-NP
portion  	portion  	 NN	I-NP
is  	is  	 VBZ	O
estimated  	estimated  	 VBN	O
based  	based  	 VBN	O
on  	on  	 IN	O
various  	various  	 JJ	O
phenomena 	phenomena 	 NNS	O
,  	,  	 ,	O
measurement  	measurement  	 NN	B-NP
data 	data 	 NNS	I-NP
,  	,  	 ,	O
etc. 	etc. 	 FW	O
,  	,  	 ,	O
and  	and  	 CC	O
then  	then  	 RB	O
portions  	portions  	 NNS	O
that  	that  	 WDT	O
might  	might  	 MD	O
have  	have  	 VB	O
caused  	caused  	 VBN	O
the  	the  	 DT	O
fault  	fault  	 NN	O
are  	are  	 VBP	O
narrowed  	narrowed  	 VBN	O
down  	down  	 RP	O
by  	by  	 IN	O
a  	a  	 DT	O
check  	check  	 NN	O
through  	through  	 IN	O
direct-current  	direct-current  	 JJ	B-NP
characteristic  	characteristic  	 JJ	I-NP
measurement 	measurement 	 NN	I-NP
.  	.  	 .	O
However 	However 	 RB	O
,  	,  	 ,	O
such  	such  	 JJ	O
tracking  	tracking  	 NN	O
down  	down  	 RB	O
involves  	involves  	 VBZ	O
many  	many  	 JJ	O
difficulties  	difficulties  	 NNS	O
in  	in  	 IN	O
skills  	skills  	 NNS	O
in  	in  	 IN	O
trouble  	trouble  	 NN	B-NP
diagnosis  	diagnosis  	 NN	I-NP
and  	and  	 CC	O
the  	the  	 DT	O
number  	number  	 NN	O
of  	of  	 IN	O
processes 	processes 	 NNS	O
,  	,  	 ,	O
and  	and  	 CC	O
therefore  	therefore  	 RB	O
is  	is  	 VBZ	O
not  	not  	 RB	O
easy 	easy 	 JJ	O
.  	.  	 .	O
To  	To  	 TO	O
track  	track  	 VB	O
down  	down  	 RP	O
such  	such  	 PDT	O
a  	a  	 DT	O
malfunction  	malfunction  	 JJ	B-NP
portion 	portion 	 NN	I-NP
,  	,  	 ,	O
it  	it  	 PRP	O
is  	is  	 VBZ	O
required  	required  	 VBN	O
to  	to  	 TO	O
see  	see  	 VB	O
the  	the  	 DT	O
state  	state  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
leadless  	leadless  	 JJ	B-NP
terminals  	terminals  	 NNS	I-NP
on  	on  	 IN	O
the  	the  	 DT	O
back  	back  	 JJ	O
side  	side  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
package  	package  	 NN	O
for  	for  	 IN	O
use  	use  	 NN	O
in  	in  	 IN	O
the  	the  	 DT	O
integrated  	integrated  	 JJ	O
circuit 	circuit 	 NN	O
.  	.  	 .	O
However 	However 	 RB	O
,  	,  	 ,	O
the  	the  	 DT	O
terminal  	terminal  	 NN	B-NP
portions  	portions  	 NNS	I-NP
are  	are  	 VBP	O
hidden  	hidden  	 VBN	O
on  	on  	 IN	O
the  	the  	 DT	O
back  	back  	 JJ	O
side  	side  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
package 	package 	 NN	O
,  	,  	 ,	O
making  	making  	 VBG	O
it  	it  	 PRP	O
difficult  	difficult  	 JJ	O
to  	to  	 TO	O
detect 	detect 	 VB	O
,  	,  	 ,	O
through  	through  	 IN	O
a  	a  	 DT	O
visual  	visual  	 JJ	O
inspection 	inspection 	 NN	O
,  	,  	 ,	O
an  	an  	 DT	O
abnormality 	abnormality 	 NN	B-NP
,  	,  	 ,	O
poor  	poor  	 JJ	O
connection 	connection 	 NN	O
,  	,  	 ,	O
short-circuit  	short-circuit  	 JJ	B-NP
trouble  	trouble  	 NN	I-NP
due  	due  	 JJ	O
to  	to  	 TO	O
attachment  	attachment  	 VB	O
of  	of  	 IN	O
a  	a  	 DT	O
foreign  	foreign  	 JJ	O
matter 	matter 	 NN	O
,  	,  	 ,	O
and  	and  	 CC	O
others  	others  	 NNS	O
in  	in  	 IN	O
the  	the  	 DT	O
soldering  	soldering  	 JJ	B-NP
portion 	portion 	 NN	I-NP
.  	.  	 .	O
Furthermore 	Furthermore 	 RB	O
,  	,  	 ,	O
it  	it  	 PRP	O
is  	is  	 VBZ	O
often  	often  	 RB	O
difficult  	difficult  	 JJ	O
to  	to  	 TO	O
connect  	connect  	 VB	O
a  	a  	 DT	O
jig  	jig  	 NN	B-NP
of  	of  	 IN	O
a  	a  	 DT	O
measuring  	measuring  	 JJ	O
device  	device  	 NN	O
to  	to  	 TO	O
the  	the  	 DT	O
leadless  	leadless  	 JJ	B-NP
terminal  	terminal  	 NN	I-NP
or  	or  	 CC	O
the  	the  	 DT	O
printed  	printed  	 JJ	O
circuit  	circuit  	 NN	B-NP
board  	board  	 NN	I-NP
pattern  	pattern  	 NN	I-NP
of  	of  	 IN	I-NP
a  	a  	 DT	I-NP
connection  	connection  	 NN	I-NP
destination  	destination  	 NN	I-NP
so  	so  	 RB	O
as  	as  	 RB	O
to  	to  	 TO	O
determine  	determine  	 VB	O
a  	a  	 DT	O
characteristic  	characteristic  	 JJ	B-NP
abnormality  	abnormality  	 NN	I-NP
inside  	inside  	 IN	O
the  	the  	 DT	O
integrated  	integrated  	 JJ	O
circuit 	circuit 	 NN	O
.  	.  	 .	O
This  	This  	 DT	O
poses  	poses  	 VBZ	O
a  	a  	 DT	O
problem  	problem  	 NN	O
in  	in  	 IN	O
specifying  	specifying  	 VBG	O
a  	a  	 DT	O
troubled  	troubled  	 JJ	O
portion  	portion  	 NN	O
in  	in  	 IN	O
various  	various  	 JJ	O
tests 	tests 	 NNS	O
.  	.  	 .	O
According  	According  	 VBG	O
to  	to  	 TO	O
the  	the  	 DT	O
present  	present  	 JJ	O
invention 	invention 	 NN	O
,  	,  	 ,	O
the  	the  	 DT	O
purpose  	purpose  	 NN	O
is  	is  	 VBZ	O
to  	to  	 TO	O
provide  	provide  	 VB	O
an  	an  	 DT	O
integrated  	integrated  	 JJ	O
circuit  	circuit  	 NN	O
and  	and  	 CC	O
a  	a  	 DT	O
circuit  	circuit  	 NN	B-NP
board  	board  	 NN	I-NP
allowing  	allowing  	 VBG	O
a  	a  	 DT	O
diagnosis  	diagnosis  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
fault  	fault  	 NN	O
resulting  	resulting  	 VBG	O
from  	from  	 IN	O
the  	the  	 DT	O
state  	state  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
terminal  	terminal  	 NN	O
in  	in  	 IN	O
an  	an  	 DT	O
integrated  	integrated  	 JJ	O
circuit  	circuit  	 NN	O
having  	having  	 VBG	O
a  	a  	 DT	O
package  	package  	 NN	B-NP
structure  	structure  	 NN	I-NP
soldered  	soldered  	 NN	I-NP
to  	to  	 TO	O
a  	a  	 DT	O
circuit  	circuit  	 NN	B-NP
board  	board  	 NN	I-NP
with  	with  	 IN	O
leadless  	leadless  	 JJ	B-NP
terminals  	terminals  	 NNS	I-NP
that  	that  	 WDT	O
cannot  	cannot  	 RB	O
be  	be  	 VB	O
seen  	seen  	 VBN	O
or  	or  	 CC	O
are  	are  	 VBP	O
hard  	hard  	 RB	O
to  	to  	 TO	O
be  	be  	 VB	O
seen  	seen  	 VBN	O
from  	from  	 IN	O
outside  	outside  	 JJ	O
as  	as  	 IN	O
being  	being  	 VBG	O
implemented 	implemented 	 VBN	O
.  	.  	 .	O
The  	The  	 DT	O
present  	present  	 JJ	O
invention  	invention  	 NN	O
provides  	provides  	 VBZ	O
an  	an  	 DT	O
integrated  	integrated  	 JJ	O
circuit 	circuit 	 NN	O
.  	.  	 .	O
The  	The  	 DT	O
integrated  	integrated  	 JJ	O
circuit  	circuit  	 NN	O
according  	according  	 VBG	O
to  	to  	 TO	O
the  	the  	 DT	O
present  	present  	 JJ	O
invention  	invention  	 NN	O
includes 	includes 	 VBZ	O
:  	:  	 :	O
an  	an  	 DT	O
output  	output  	 NN	B-NP
circuit  	circuit  	 NN	I-NP
that  	that  	 IN	O
outputs  	outputs  	 VBG	O
a  	a  	 DT	O
logic  	logic  	 NN	B-NP
signal 	signal 	 NN	I-NP
;  	;  	 :	O
a  	a  	 DT	O
leadless  	leadless  	 JJ	B-NP
terminal  	terminal  	 NN	I-NP
connecting  	connecting  	 VBG	O
an  	an  	 DT	O
output  	output  	 NN	B-NP
line  	line  	 NN	I-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
output  	output  	 NN	I-NP
circuit 	circuit 	 NN	I-NP
,  	,  	 ,	O
being  	being  	 VBG	O
connected  	connected  	 VBN	O
by  	by  	 IN	O
soldering  	soldering  	 JJ	O
to  	to  	 TO	O
a  	a  	 DT	O
circuit  	circuit  	 NN	B-NP
board 	board 	 NN	I-NP
,  	,  	 ,	O
and  	and  	 CC	O
being  	being  	 VBG	O
not  	not  	 RB	O
able  	able  	 JJ	O
to  	to  	 TO	O
be  	be  	 VB	O
seen  	seen  	 VBN	O
as  	as  	 IN	O
being  	being  	 VBG	O
implemented 	implemented 	 VBN	O
;  	;  	 :	O
and  	and  	 CC	O
a  	a  	 DT	O
fault  	fault  	 NN	B-NP
diagnosing  	diagnosing  	 NN	I-NP
unit  	unit  	 NN	I-NP
that  	that  	 WDT	O
tests  	tests  	 VBZ	O
an  	an  	 DT	O
output  	output  	 NN	B-NP
voltage  	voltage  	 NN	I-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
leadless  	leadless  	 JJ	I-NP
terminal  	terminal  	 NN	I-NP
as  	as  	 IN	O
being  	being  	 VBG	O
implemented  	implemented  	 VBN	O
on  	on  	 IN	O
the  	the  	 DT	O
circuit  	circuit  	 NN	B-NP
board  	board  	 NN	I-NP
to  	to  	 TO	O
determine  	determine  	 VB	O
whether  	whether  	 IN	O
the  	the  	 DT	O
output  	output  	 NN	B-NP
voltage  	voltage  	 NN	I-NP
is  	is  	 VBZ	O
a  	a  	 DT	O
normal  	normal  	 JJ	B-NP
voltage  	voltage  	 NN	I-NP
or  	or  	 CC	O
an  	an  	 DT	O
abnormal  	abnormal  	 JJ	O
voltage 	voltage 	 NN	O
.  	.  	 .	O
Here 	Here 	 RB	O
,  	,  	 ,	O
the  	the  	 DT	O
fault  	fault  	 NN	B-NP
diagnosing  	diagnosing  	 NN	I-NP
unit  	unit  	 NN	I-NP
includes 	includes 	 VBZ	O
:  	:  	 :	O
a  	a  	 DT	O
pseudo-output  	pseudo-output  	 JJ	B-NP
unit  	unit  	 NN	I-NP
that  	that  	 WDT	O
applies  	applies  	 VBZ	O
a  	a  	 DT	O
pseudo-set  	pseudo-set  	 JJ	B-NP
predetermined  	predetermined  	 JJ	O
pseudo-output  	pseudo-output  	 JJ	B-NP
voltage  	voltage  	 NN	I-NP
to  	to  	 TO	O
the  	the  	 DT	O
leadless  	leadless  	 JJ	B-NP
terminal 	terminal 	 NN	I-NP
;  	;  	 :	O
a  	a  	 DT	O
switching  	switching  	 JJ	O
unit  	unit  	 NN	O
( 	( 	 -LRB-	O
first  	first  	 JJ	O
switching  	switching  	 JJ	O
unit  	unit  	 NN	O
and  	and  	 CC	O
second  	second  	 JJ	O
switching  	switching  	 JJ	O
unit 	unit 	 NN	O
)  	)  	 -RRB-	O
that  	that  	 WDT	O
cuts  	cuts  	 VBZ	O
a  	a  	 DT	O
connection  	connection  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
output  	output  	 NN	B-NP
circuit  	circuit  	 NN	I-NP
to  	to  	 TO	O
the  	the  	 DT	O
leadless  	leadless  	 JJ	B-NP
terminal  	terminal  	 NN	I-NP
at  	at  	 IN	O
the  	the  	 DT	O
time  	time  	 NN	O
of  	of  	 IN	O
fault  	fault  	 NN	B-NP
diagnosis 	diagnosis 	 NN	I-NP
,  	,  	 ,	O
and  	and  	 CC	O
supplies  	supplies  	 VBZ	O
the  	the  	 DT	O
pseudo-output  	pseudo-output  	 JJ	B-NP
voltage  	voltage  	 NN	I-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
pseudo-output  	pseudo-output  	 JJ	I-NP
unit  	unit  	 NN	I-NP
to  	to  	 TO	O
the  	the  	 DT	O
leadless  	leadless  	 JJ	B-NP
terminal  	terminal  	 NN	I-NP
side  	side  	 NN	I-NP
as  	as  	 IN	O
being  	being  	 VBG	B-NP
cut 	cut 	 NN	I-NP
;  	;  	 :	O
a  	a  	 DT	O
measuring  	measuring  	 JJ	O
unit  	unit  	 NN	O
that  	that  	 WDT	O
measures  	measures  	 VBZ	O
a  	a  	 DT	O
voltage  	voltage  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
leadless  	leadless  	 JJ	B-NP
terminal  	terminal  	 NN	I-NP
in  	in  	 IN	O
a  	a  	 DT	O
fault  	fault  	 NN	B-NP
diagnosis  	diagnosis  	 NN	I-NP
state  	state  	 NN	I-NP
by  	by  	 IN	O
the  	the  	 DT	O
switching  	switching  	 JJ	O
unit 	unit 	 NN	O
;  	;  	 :	O
and  	and  	 CC	O
a  	a  	 DT	O
determining  	determining  	 JJ	O
unit  	unit  	 NN	O
that  	that  	 WDT	O
determines 	determines 	 VBZ	O
,  	,  	 ,	O
from  	from  	 IN	O
the  	the  	 DT	O
voltage  	voltage  	 NN	O
measured  	measured  	 VBN	O
by  	by  	 IN	O
the  	the  	 DT	O
measuring  	measuring  	 JJ	O
unit 	unit 	 NN	O
,  	,  	 ,	O
whether  	whether  	 IN	O
the  	the  	 DT	O
voltage  	voltage  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
leadless  	leadless  	 JJ	B-NP
terminal  	terminal  	 NN	I-NP
is  	is  	 VBZ	O
a  	a  	 DT	O
normal  	normal  	 JJ	B-NP
voltage  	voltage  	 NN	I-NP
or  	or  	 CC	O
an  	an  	 DT	O
abnormal  	abnormal  	 JJ	O
voltage 	voltage 	 NN	O
.  	.  	 .	O
In  	In  	 IN	O
the  	the  	 DT	O
integrated  	integrated  	 JJ	O
circuit  	circuit  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
present  	present  	 JJ	O
invention 	invention 	 NN	O
,  	,  	 ,	O
when  	when  	 WRB	O
a  	a  	 DT	O
plurality  	plurality  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
output  	output  	 NN	B-NP
circuits  	circuits  	 NNS	I-NP
are  	are  	 VBP	O
present 	present 	 JJ	O
,  	,  	 ,	O
the  	the  	 DT	O
switching  	switching  	 JJ	O
unit  	unit  	 NN	O
sequentially  	sequentially  	 NN	O
cuts  	cuts  	 NNS	B-NP
connections  	connections  	 NNS	I-NP
of  	of  	 IN	I-NP
leadless  	leadless  	 JJ	I-NP
terminals  	terminals  	 NNS	I-NP
with  	with  	 IN	O
the  	the  	 DT	O
plurality  	plurality  	 NN	O
of  	of  	 IN	O
output  	output  	 NN	B-NP
circuits  	circuits  	 NNS	I-NP
at  	at  	 IN	O
the  	the  	 DT	O
time  	time  	 NN	O
of  	of  	 IN	O
fault  	fault  	 NN	B-NP
diagnosis  	diagnosis  	 NN	I-NP
and 	and 	 CC	O
,  	,  	 ,	O
in  	in  	 IN	O
synchronization  	synchronization  	 NN	B-NP
with  	with  	 IN	O
the  	the  	 DT	O
cutting  	cutting  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
leadless  	leadless  	 JJ	B-NP
terminal 	terminal 	 NN	I-NP
,  	,  	 ,	O
connects  	connects  	 VBZ	O
an  	an  	 DT	O
output  	output  	 NN	B-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
pseudo-output  	pseudo-output  	 JJ	I-NP
unit  	unit  	 NN	I-NP
to  	to  	 TO	O
a  	a  	 DT	O
relevant  	relevant  	 JJ	O
one  	one  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
leadless  	leadless  	 JJ	B-NP
terminals 	terminals 	 NNS	I-NP
.  	.  	 .	O
The  	The  	 DT	O
switching  	switching  	 JJ	O
unit  	unit  	 NN	O
includes  	includes  	 VBZ	O
a  	a  	 DT	O
first  	first  	 JJ	O
switching  	switching  	 JJ	O
unit  	unit  	 NN	O
that  	that  	 WDT	O
cuts  	cuts  	 VBZ	O
an  	an  	 DT	O
output  	output  	 NN	B-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
output  	output  	 NN	I-NP
circuit  	circuit  	 NN	I-NP
from  	from  	 IN	O
the  	the  	 DT	O
leadless  	leadless  	 JJ	B-NP
terminal  	terminal  	 NN	I-NP
at  	at  	 IN	O
the  	the  	 DT	O
time  	time  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
fault  	fault  	 NN	B-NP
diagnosis  	diagnosis  	 NN	I-NP
and  	and  	 CC	O
a  	a  	 DT	O
second  	second  	 JJ	O
switching  	switching  	 JJ	O
unit  	unit  	 NN	O
that  	that  	 WDT	O
connects  	connects  	 VBZ	O
the  	the  	 DT	O
output  	output  	 NN	B-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
pseudo-output  	pseudo-output  	 JJ	I-NP
unit  	unit  	 NN	I-NP
to  	to  	 TO	O
the  	the  	 DT	O
leadless  	leadless  	 JJ	B-NP
terminal  	terminal  	 NN	I-NP
side  	side  	 NN	I-NP
cut  	cut  	 NN	I-NP
by  	by  	 IN	O
the  	the  	 DT	O
first  	first  	 JJ	O
switching  	switching  	 JJ	O
unit 	unit 	 NN	O
.  	.  	 .	O
The  	The  	 DT	O
pseudo-output  	pseudo-output  	 JJ	B-NP
unit  	unit  	 NN	I-NP
outputs  	outputs  	 VBD	O
a  	a  	 DT	O
resistance  	resistance  	 NN	O
divided  	divided  	 VBN	B-NP
voltage  	voltage  	 RB	I-NP
generated  	generated  	 VBN	O
by  	by  	 IN	O
a  	a  	 DT	O
resistance  	resistance  	 NN	B-NP
series  	series  	 NN	I-NP
circuit  	circuit  	 NN	I-NP
as  	as  	 IN	O
the  	the  	 DT	O
pseudo-output  	pseudo-output  	 JJ	B-NP
voltage 	voltage 	 NN	I-NP
.  	.  	 .	O
With  	With  	 IN	O
an  	an  	 DT	O
external  	external  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
circuit  	circuit  	 NN	I-NP
board  	board  	 NN	I-NP
making  	making  	 VBG	O
a  	a  	 DT	O
pull-up  	pull-up  	 JJ	O
connection  	connection  	 NN	O
of  	of  	 IN	O
an  	an  	 DT	O
input  	input  	 NN	B-NP
line  	line  	 NN	I-NP
to  	to  	 TO	O
a  	a  	 DT	O
power  	power  	 NN	B-NP
source  	source  	 NN	I-NP
line  	line  	 NN	I-NP
via  	via  	 IN	O
a  	a  	 DT	O
pull-up  	pull-up  	 JJ	O
resistor 	resistor 	 NN	O
,  	,  	 ,	O
when  	when  	 WRB	O
the  	the  	 DT	O
measured  	measured  	 JJ	O
voltage  	voltage  	 NN	O
is  	is  	 VBZ	O
in  	in  	 IN	O
a  	a  	 DT	O
predetermined  	predetermined  	 JJ	O
voltage  	voltage  	 NNS	O
range  	range  	 VBP	O
centering  	centering  	 VBG	O
on  	on  	 IN	O
a  	a  	 DT	O
specific  	specific  	 JJ	O
voltage  	voltage  	 NNS	O
defined  	defined  	 VBN	O
by  	by  	 IN	O
a  	a  	 DT	O
resistance  	resistance  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
pseudo-output  	pseudo-output  	 JJ	B-NP
unit  	unit  	 NN	I-NP
and  	and  	 CC	O
the  	the  	 DT	O
pull-up  	pull-up  	 JJ	O
resistor 	resistor 	 NN	O
,  	,  	 ,	O
the  	the  	 DT	O
determining  	determining  	 JJ	O
unit  	unit  	 NN	O
determines  	determines  	 VBZ	O
that  	that  	 IN	O
the  	the  	 DT	O
measured  	measured  	 JJ	O
voltage  	voltage  	 NN	O
is  	is  	 VBZ	O
a  	a  	 DT	O
normal  	normal  	 JJ	B-NP
voltage 	voltage 	 NN	I-NP
,  	,  	 ,	O
and  	and  	 CC	O
when  	when  	 WRB	O
the  	the  	 DT	O
measured  	measured  	 JJ	O
voltage  	voltage  	 NN	O
is  	is  	 VBZ	O
outside  	outside  	 IN	O
the  	the  	 DT	O
predetermined  	predetermined  	 JJ	O
voltage  	voltage  	 JJ	B-NP
range 	range 	 NN	I-NP
,  	,  	 ,	O
determines  	determines  	 VBZ	O
that  	that  	 IN	O
the  	the  	 DT	O
measured  	measured  	 JJ	O
voltage  	voltage  	 NN	O
is  	is  	 VBZ	O
an  	an  	 DT	O
abnormal  	abnormal  	 JJ	O
voltage  	voltage  	 NNS	O
resulting  	resulting  	 VBG	O
from  	from  	 IN	O
a  	a  	 DT	O
soldering  	soldering  	 JJ	B-NP
trouble  	trouble  	 NN	I-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
leadless  	leadless  	 JJ	I-NP
terminal 	terminal 	 NN	I-NP
.  	.  	 .	O
With  	With  	 IN	O
an  	an  	 DT	O
external  	external  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
circuit  	circuit  	 NN	I-NP
board  	board  	 NN	I-NP
making  	making  	 VBG	O
a  	a  	 DT	O
pull-down  	pull-down  	 JJ	O
connection  	connection  	 NN	O
of  	of  	 IN	O
an  	an  	 DT	O
input  	input  	 NN	B-NP
line  	line  	 NN	I-NP
to  	to  	 TO	O
a  	a  	 DT	O
ground  	ground  	 NN	O
via  	via  	 IN	O
a  	a  	 DT	O
pull-down  	pull-down  	 JJ	O
resistor 	resistor 	 NN	O
,  	,  	 ,	O
when  	when  	 WRB	O
the  	the  	 DT	O
measured  	measured  	 JJ	O
voltage  	voltage  	 NN	O
is  	is  	 VBZ	O
in  	in  	 IN	O
a  	a  	 DT	O
predetermined  	predetermined  	 JJ	O
voltage  	voltage  	 NNS	O
range  	range  	 VBP	O
centering  	centering  	 VBG	O
on  	on  	 IN	O
a  	a  	 DT	O
specific  	specific  	 JJ	O
voltage  	voltage  	 NNS	O
defined  	defined  	 VBN	O
by  	by  	 IN	O
a  	a  	 DT	O
resistance  	resistance  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
pseudo-output  	pseudo-output  	 JJ	B-NP
unit  	unit  	 NN	I-NP
and  	and  	 CC	O
the  	the  	 DT	O
pull-down  	pull-down  	 JJ	O
resistor 	resistor 	 NN	O
,  	,  	 ,	O
the  	the  	 DT	O
determining  	determining  	 JJ	O
unit  	unit  	 NN	O
determines  	determines  	 VBZ	O
that  	that  	 IN	O
the  	the  	 DT	O
measured  	measured  	 JJ	O
voltage  	voltage  	 NN	O
is  	is  	 VBZ	O
a  	a  	 DT	O
normal  	normal  	 JJ	B-NP
voltage 	voltage 	 NN	I-NP
,  	,  	 ,	O
and  	and  	 CC	O
when  	when  	 WRB	O
the  	the  	 DT	O
measured  	measured  	 JJ	O
voltage  	voltage  	 NN	O
is  	is  	 VBZ	O
outside  	outside  	 IN	O
the  	the  	 DT	O
predetermined  	predetermined  	 JJ	O
voltage  	voltage  	 JJ	B-NP
range 	range 	 NN	I-NP
,  	,  	 ,	O
determines  	determines  	 VBZ	O
that  	that  	 IN	O
the  	the  	 DT	O
measured  	measured  	 JJ	O
voltage  	voltage  	 NN	O
is  	is  	 VBZ	O
an  	an  	 DT	O
abnormal  	abnormal  	 JJ	O
voltage  	voltage  	 NNS	O
resulting  	resulting  	 VBG	O
from  	from  	 IN	O
a  	a  	 DT	O
soldering  	soldering  	 JJ	B-NP
trouble  	trouble  	 NN	I-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
leadless  	leadless  	 JJ	I-NP
terminal 	terminal 	 NN	I-NP
.  	.  	 .	O
With  	With  	 IN	O
an  	an  	 DT	O
external  	external  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
circuit  	circuit  	 NN	I-NP
board  	board  	 NN	I-NP
being  	being  	 VBG	O
in  	in  	 IN	O
a  	a  	 DT	O
floating  	floating  	 JJ	O
state  	state  	 NN	O
in  	in  	 IN	O
which  	which  	 WDT	O
an  	an  	 DT	O
input  	input  	 NN	B-NP
line  	line  	 NN	I-NP
is  	is  	 VBZ	O
cut  	cut  	 VBN	O
from  	from  	 IN	O
a  	a  	 DT	O
power  	power  	 NN	B-NP
source  	source  	 NN	I-NP
line  	line  	 NN	I-NP
and  	and  	 CC	O
a  	a  	 DT	O
ground 	ground 	 NN	O
,  	,  	 ,	O
when  	when  	 WRB	O
the  	the  	 DT	O
measured  	measured  	 JJ	O
voltage  	voltage  	 NN	O
is  	is  	 VBZ	O
in  	in  	 IN	O
a  	a  	 DT	O
predetermined  	predetermined  	 JJ	O
voltage  	voltage  	 NNS	O
range  	range  	 VBP	O
centering  	centering  	 VBG	O
on  	on  	 IN	O
a  	a  	 DT	O
specific  	specific  	 JJ	O
voltage  	voltage  	 NNS	O
defined  	defined  	 VBN	O
by  	by  	 IN	O
a  	a  	 DT	O
divided  	divided  	 VBN	B-NP
voltage  	voltage  	 JJ	I-NP
resistance  	resistance  	 NN	I-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
pseudo-output  	pseudo-output  	 JJ	I-NP
unit 	unit 	 NN	I-NP
,  	,  	 ,	O
the  	the  	 DT	O
determining  	determining  	 JJ	O
unit  	unit  	 NN	O
determines  	determines  	 VBZ	O
that  	that  	 IN	O
the  	the  	 DT	O
measured  	measured  	 JJ	O
voltage  	voltage  	 NN	O
is  	is  	 VBZ	O
a  	a  	 DT	O
normal  	normal  	 JJ	B-NP
voltage 	voltage 	 NN	I-NP
,  	,  	 ,	O
and  	and  	 CC	O
when  	when  	 WRB	O
the  	the  	 DT	O
measured  	measured  	 JJ	O
voltage  	voltage  	 NN	O
is  	is  	 VBZ	O
outside  	outside  	 IN	O
the  	the  	 DT	O
predetermined  	predetermined  	 JJ	O
voltage  	voltage  	 JJ	B-NP
range 	range 	 NN	I-NP
,  	,  	 ,	O
determines  	determines  	 VBZ	O
that  	that  	 IN	O
the  	the  	 DT	O
measured  	measured  	 JJ	O
voltage  	voltage  	 NN	O
is  	is  	 VBZ	O
an  	an  	 DT	O
abnormal  	abnormal  	 JJ	O
voltage  	voltage  	 NNS	O
resulting  	resulting  	 VBG	O
from  	from  	 IN	O
a  	a  	 DT	O
soldering  	soldering  	 JJ	B-NP
trouble  	trouble  	 NN	I-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
leadless  	leadless  	 JJ	I-NP
terminal 	terminal 	 NN	I-NP
.  	.  	 .	O
The  	The  	 DT	O
pseudo-output  	pseudo-output  	 JJ	B-NP
unit  	unit  	 NN	I-NP
is  	is  	 VBZ	O
provided  	provided  	 VBN	O
to  	to  	 TO	O
divide  	divide  	 VB	O
external  	external  	 JJ	B-NP
circuits  	circuits  	 NNS	I-NP
on  	on  	 IN	O
the  	the  	 DT	O
circuit  	circuit  	 NN	B-NP
board  	board  	 NN	I-NP
into  	into  	 IN	O
groups  	groups  	 NNS	O
corresponding  	corresponding  	 JJ	O
to  	to  	 TO	O
a  	a  	 DT	O
connection  	connection  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
pull-up  	pull-up  	 JJ	O
resistor 	resistor 	 NN	O
,  	,  	 ,	O
a  	a  	 DT	O
connection  	connection  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
pull-down  	pull-down  	 JJ	O
resistor 	resistor 	 NN	O
,  	,  	 ,	O
or  	or  	 CC	O
floating  	floating  	 VBG	O
without  	without  	 IN	O
a  	a  	 DT	O
connection  	connection  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
pull-up  	pull-up  	 JJ	O
resistor  	resistor  	 NN	O
or  	or  	 CC	O
the  	the  	 DT	O
pull-down  	pull-down  	 JJ	O
resistor  	resistor  	 NN	O
and  	and  	 CC	O
output  	output  	 NN	B-NP
a  	a  	 DT	O
pseudo-output  	pseudo-output  	 JJ	B-NP
voltage  	voltage  	 JJ	I-NP
unique  	unique  	 JJ	O
to  	to  	 TO	O
each  	each  	 DT	O
group 	group 	 NN	O
.  	.  	 .	O
The  	The  	 DT	O
output  	output  	 NN	B-NP
circuit  	circuit  	 NN	I-NP
includes  	includes  	 VBZ	O
an  	an  	 DT	O
input 	input 	 NN	B-NP
/ 	/ 	 CD	I-NP
output  	output  	 NN	I-NP
circuit 	circuit 	 NN	I-NP
.  	.  	 .	O
The  	The  	 DT	O
fault  	fault  	 NN	B-NP
diagnosing  	diagnosing  	 NN	I-NP
unit  	unit  	 NN	I-NP
performs  	performs  	 VBZ	O
fault  	fault  	 NN	B-NP
diagnosis  	diagnosis  	 NN	I-NP
upon  	upon  	 IN	O
receipt  	receipt  	 NN	O
from  	from  	 IN	O
a  	a  	 DT	O
processor  	processor  	 NN	O
incorporated  	incorporated  	 VBN	O
in  	in  	 IN	O
the  	the  	 DT	O
integrated  	integrated  	 JJ	O
circuit  	circuit  	 NN	O
or  	or  	 CC	O
implemented  	implemented  	 VBN	O
on  	on  	 IN	O
the  	the  	 DT	O
circuit  	circuit  	 NN	B-NP
board  	board  	 NN	I-NP
and  	and  	 CC	O
responds  	responds  	 VBZ	O
with  	with  	 IN	O
the  	the  	 DT	O
diagnosis  	diagnosis  	 NN	B-NP
result 	result 	 NN	I-NP
.  	.  	 .	O
A  	A  	 DT	O
circuit  	circuit  	 NN	B-NP
board  	board  	 NN	I-NP
having  	having  	 VBG	O
implemented  	implemented  	 VBN	O
thereon  	thereon  	 VBG	O
an  	an  	 DT	O
integrated  	integrated  	 JJ	O
circuit  	circuit  	 NN	O
and  	and  	 CC	O
a  	a  	 DT	O
circuit  	circuit  	 NN	O
external  	external  	 JJ	O
thereto 	thereto 	 NN	O
,  	,  	 ,	O
the  	the  	 DT	O
circuit  	circuit  	 NN	B-NP
board  	board  	 NN	I-NP
including 	including 	 VBG	O
:  	:  	 :	O
an  	an  	 DT	O
output  	output  	 NN	B-NP
circuit  	circuit  	 NN	I-NP
that  	that  	 IN	O
outputs  	outputs  	 VBG	O
a  	a  	 DT	O
logic  	logic  	 NN	B-NP
signal 	signal 	 NN	I-NP
;  	;  	 :	O
a  	a  	 DT	O
leadless  	leadless  	 JJ	B-NP
terminal  	terminal  	 NN	I-NP
connecting  	connecting  	 VBG	O
an  	an  	 DT	O
output  	output  	 NN	B-NP
line  	line  	 NN	I-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
output  	output  	 NN	I-NP
circuit  	circuit  	 NN	I-NP
and  	and  	 CC	O
being  	being  	 VBG	O
connected  	connected  	 VBN	O
by  	by  	 IN	O
soldering  	soldering  	 JJ	O
to  	to  	 TO	O
a  	a  	 DT	O
circuit  	circuit  	 NN	B-NP
board 	board 	 NN	I-NP
;  	;  	 :	O
and  	and  	 CC	O
a  	a  	 DT	O
fault  	fault  	 NN	B-NP
diagnosing  	diagnosing  	 NN	I-NP
unit  	unit  	 NN	I-NP
that  	that  	 WDT	O
tests  	tests  	 VBZ	O
an  	an  	 DT	O
output  	output  	 NN	B-NP
voltage  	voltage  	 NN	I-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
leadless  	leadless  	 JJ	I-NP
terminal  	terminal  	 NN	I-NP
as  	as  	 IN	O
being  	being  	 VBG	O
implemented  	implemented  	 VBN	O
on  	on  	 IN	O
the  	the  	 DT	O
circuit  	circuit  	 NN	B-NP
board  	board  	 NN	I-NP
to  	to  	 TO	O
determine  	determine  	 VB	O
whether  	whether  	 IN	O
the  	the  	 DT	O
output  	output  	 NN	B-NP
voltage  	voltage  	 NN	I-NP
is  	is  	 VBZ	O
a  	a  	 DT	O
normal  	normal  	 JJ	B-NP
voltage  	voltage  	 NN	I-NP
or  	or  	 CC	O
an  	an  	 DT	O
abnormal  	abnormal  	 JJ	O
voltage 	voltage 	 NN	O
.  	.  	 .	O
According  	According  	 VBG	O
to  	to  	 TO	O
the  	the  	 DT	O
present  	present  	 JJ	O
invention 	invention 	 NN	O
,  	,  	 ,	O
even  	even  	 RB	O
if  	if  	 IN	O
a  	a  	 DT	O
soldering  	soldering  	 JJ	B-NP
portion  	portion  	 NN	I-NP
between  	between  	 IN	O
a  	a  	 DT	O
leadless  	leadless  	 JJ	B-NP
terminal  	terminal  	 NN	I-NP
and  	and  	 CC	O
a  	a  	 DT	O
pattern  	pattern  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
circuit  	circuit  	 NN	B-NP
board  	board  	 NN	I-NP
cannot  	cannot  	 RB	O
be  	be  	 VB	O
seen  	seen  	 VBN	O
with  	with  	 IN	O
the  	the  	 DT	O
circuit  	circuit  	 NN	B-NP
board  	board  	 NN	I-NP
having  	having  	 VBG	O
implemented  	implemented  	 VBN	O
thereon  	thereon  	 VBG	O
an  	an  	 DT	O
integrated  	integrated  	 JJ	O
circuit 	circuit 	 NN	O
,  	,  	 ,	O
upon  	upon  	 IN	O
an  	an  	 DT	O
instruction  	instruction  	 NN	O
for  	for  	 IN	O
fault  	fault  	 NN	B-NP
diagnosis  	diagnosis  	 NN	I-NP
from  	from  	 IN	O
a  	a  	 DT	O
processor  	processor  	 NN	O
implemented  	implemented  	 VBN	O
on  	on  	 IN	O
or  	or  	 CC	O
included  	included  	 VBD	O
in  	in  	 IN	O
the  	the  	 DT	O
circuit  	circuit  	 NN	B-NP
board  	board  	 NN	I-NP
to  	to  	 TO	O
the  	the  	 DT	O
integrated  	integrated  	 JJ	O
circuit 	circuit 	 NN	O
,  	,  	 ,	O
a  	a  	 DT	O
predetermined  	predetermined  	 JJ	O
output  	output  	 NN	B-NP
of  	of  	 IN	I-NP
a  	a  	 DT	I-NP
pseudo-output  	pseudo-output  	 JJ	I-NP
unit  	unit  	 NN	I-NP
is  	is  	 VBZ	O
applied  	applied  	 VBN	O
to  	to  	 TO	O
the  	the  	 DT	O
leadless  	leadless  	 JJ	B-NP
terminal  	terminal  	 NN	I-NP
side 	side 	 NN	I-NP
,  	,  	 ,	O
with  	with  	 IN	O
an  	an  	 DT	O
output  	output  	 NN	B-NP
circuit  	circuit  	 NN	I-NP
being  	being  	 VBG	O
cut  	cut  	 VBN	O
from  	from  	 IN	O
the  	the  	 DT	O
leadless  	leadless  	 JJ	B-NP
terminal 	terminal 	 NN	I-NP
,  	,  	 ,	O
to  	to  	 TO	O
measure  	measure  	 VB	O
a  	a  	 DT	O
terminal  	terminal  	 NN	B-NP
voltage 	voltage 	 NN	I-NP
.  	.  	 .	O
From  	From  	 IN	O
the  	the  	 DT	O
measurement  	measurement  	 NN	B-NP
voltage 	voltage 	 NN	I-NP
,  	,  	 ,	O
it  	it  	 PRP	O
is  	is  	 VBZ	O
determined  	determined  	 VBN	O
whether  	whether  	 IN	O
the  	the  	 DT	O
leadless  	leadless  	 JJ	B-NP
terminal  	terminal  	 NN	I-NP
has  	has  	 VBZ	O
a  	a  	 DT	O
normal  	normal  	 JJ	B-NP
voltage  	voltage  	 NN	I-NP
or  	or  	 CC	O
an  	an  	 DT	O
abnormal  	abnormal  	 JJ	O
voltage 	voltage 	 NN	O
,  	,  	 ,	O
thereby  	thereby  	 RB	O
allowing  	allowing  	 VBG	O
easy  	easy  	 JJ	O
diagnosis  	diagnosis  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
state  	state  	 NN	O
of  	of  	 IN	O
soldering  	soldering  	 NN	B-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
leadless  	leadless  	 JJ	I-NP
terminal 	terminal 	 NN	I-NP
.  	.  	 .	O
Abnormalities  	Abnormalities  	 NNS	O
that  	that  	 WDT	O
can  	can  	 MD	O
be  	be  	 VB	O
detected  	detected  	 VBN	O
from  	from  	 IN	O
this  	this  	 DT	O
fault  	fault  	 NN	B-NP
diagnosis  	diagnosis  	 NNS	I-NP
are  	are  	 VBP	O
as  	as  	 RB	O
follows 	follows 	 VBZ	O
.  	.  	 .	O
( 	( 	 -LRB-	O
1 	1 	 LS	O
)  	)  	 -RRB-	O
An  	An  	 DT	O
increase  	increase  	 NN	O
in  	in  	 IN	O
leak  	leak  	 JJ	O
current  	current  	 JJ	O
or  	or  	 CC	O
short-circuit  	short-circuit  	 JJ	B-NP
trouble  	trouble  	 NN	I-NP
caused  	caused  	 VBN	O
by  	by  	 IN	O
a  	a  	 DT	O
foreign  	foreign  	 JJ	O
matter  	matter  	 NN	O
or  	or  	 CC	O
the  	the  	 DT	O
like  	like  	 IN	O
being  	being  	 VBG	O
attached  	attached  	 VBN	O
between  	between  	 IN	O
a  	a  	 DT	O
leadless  	leadless  	 JJ	B-NP
terminal  	terminal  	 NN	I-NP
of  	of  	 IN	O
the  	the  	 DT	O
integrated  	integrated  	 JJ	O
circuit  	circuit  	 NN	O
and  	and  	 CC	O
a  	a  	 DT	O
ground  	ground  	 NN	B-NP
pattern 	pattern 	 NN	I-NP
,  	,  	 ,	O
power-source  	power-source  	 JJ	B-NP
pattern 	pattern 	 NN	I-NP
,  	,  	 ,	O
or  	or  	 CC	O
another  	another  	 DT	O
signal  	signal  	 NN	B-NP
line  	line  	 NN	I-NP
of  	of  	 IN	O
low  	low  	 JJ	O
impedance  	impedance  	 NN	B-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
circuit  	circuit  	 NN	I-NP
board 	board 	 NN	I-NP
.  	.  	 .	O
( 	( 	 -LRB-	O
2 	2 	 LS	O
)  	)  	 -RRB-	O
An  	An  	 DT	O
increase  	increase  	 NN	O
in  	in  	 IN	O
leak  	leak  	 JJ	O
current  	current  	 JJ	O
or  	or  	 CC	O
short-circuit  	short-circuit  	 JJ	B-NP
trouble  	trouble  	 NN	I-NP
caused  	caused  	 VBN	O
at  	at  	 IN	O
a  	a  	 DT	O
portion  	portion  	 NN	O
to  	to  	 TO	O
which  	which  	 WDT	O
a  	a  	 DT	O
leadless  	leadless  	 JJ	B-NP
terminal  	terminal  	 NN	I-NP
is  	is  	 VBZ	O
connected  	connected  	 VBN	O
inside  	inside  	 IN	O
the  	the  	 DT	O
integrated  	integrated  	 JJ	O
circuit 	circuit 	 NN	O
.  	.  	 .	O
Thus 	Thus 	 RB	O
,  	,  	 ,	O
when  	when  	 WRB	O
a  	a  	 DT	O
malfunction  	malfunction  	 NN	O
occurs  	occurs  	 VBZ	O
in  	in  	 IN	O
equipment  	equipment  	 NN	B-NP
or  	or  	 CC	O
apparatus  	apparatus  	 NN	B-NP
having  	having  	 VBG	O
incorporated  	incorporated  	 VBN	O
therein  	therein  	 RB	O
a  	a  	 DT	O
circuit  	circuit  	 NN	B-NP
board  	board  	 NN	I-NP
having  	having  	 VBG	O
implemented  	implemented  	 VBN	O
thereon  	thereon  	 VBG	O
an  	an  	 DT	O
integrated  	integrated  	 JJ	O
circuit  	circuit  	 NN	O
including  	including  	 VBG	O
a  	a  	 DT	O
fault  	fault  	 NN	B-NP
diagnosing  	diagnosing  	 NN	I-NP
unit  	unit  	 NN	I-NP
according  	according  	 VBG	O
to  	to  	 TO	O
the  	the  	 DT	O
present  	present  	 JJ	O
invention 	invention 	 NN	O
,  	,  	 ,	O
an  	an  	 DT	O
integrated-circuit  	integrated-circuit  	 JJ	B-NP
fault  	fault  	 NN	I-NP
diagnosis  	diagnosis  	 NN	I-NP
according  	according  	 VBG	O
to  	to  	 TO	O
the  	the  	 DT	O
present  	present  	 JJ	O
invention  	invention  	 NN	O
is  	is  	 VBZ	O
performed 	performed 	 VBN	O
,  	,  	 ,	O
thereby  	thereby  	 RB	O
easily  	easily  	 RB	O
tracking  	tracking  	 VBG	O
down  	down  	 RP	O
the  	the  	 DT	O
present  	present  	 JJ	O
or  	or  	 CC	O
absent  	absent  	 JJ	O
of  	of  	 IN	O
a  	a  	 DT	O
fault  	fault  	 NN	O
resulting  	resulting  	 VBG	O
from  	from  	 IN	O
the  	the  	 DT	O
state  	state  	 NN	O
of  	of  	 IN	O
soldering  	soldering  	 NN	B-NP
of  	of  	 IN	I-NP
a  	a  	 DT	I-NP
leadless  	leadless  	 JJ	I-NP
terminal  	terminal  	 NN	I-NP
that  	that  	 WDT	O
cannot  	cannot  	 RB	O
be  	be  	 VB	O
seen  	seen  	 VBN	O
from  	from  	 IN	O
outside 	outside 	 JJ	O
.  	.  	 .	O
Also 	Also 	 RB	O
,  	,  	 ,	O
with  	with  	 IN	O
the  	the  	 DT	O
integrated-circuit  	integrated-circuit  	 JJ	B-NP
fault  	fault  	 NN	I-NP
diagnosis  	diagnosis  	 NN	I-NP
according  	according  	 VBG	O
to  	to  	 TO	O
the  	the  	 DT	O
present  	present  	 JJ	O
invention  	invention  	 NN	O
being  	being  	 VBG	O
included  	included  	 VBN	O
in  	in  	 IN	O
a  	a  	 DT	O
product  	product  	 NN	O
inspecting  	inspecting  	 VBG	B-NP
process 	process 	 NN	I-NP
,  	,  	 ,	O
a  	a  	 DT	O
malfunction  	malfunction  	 NN	O
can  	can  	 MD	O
be  	be  	 VB	O
resolved  	resolved  	 VBN	O
in  	in  	 IN	O
a  	a  	 DT	O
stage  	stage  	 NN	O
prior  	prior  	 RB	O
to  	to  	 TO	O
product  	product  	 NN	B-NP
shipping 	shipping 	 NN	I-NP
,  	,  	 ,	O
thereby  	thereby  	 RB	O
improving  	improving  	 VBG	B-NP
yields  	yields  	 NNS	I-NP
and  	and  	 CC	O
reliability  	reliability  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
product 	product 	 NN	O
.  	.  	 .	O
The  	The  	 DT	O
above  	above  	 JJ	O
and  	and  	 CC	O
other  	other  	 JJ	O
objects 	objects 	 NNS	B-NP
,  	,  	 ,	O
features 	features 	 NNS	O
,  	,  	 ,	O
and  	and  	 CC	O
advantages  	advantages  	 NNS	O
of  	of  	 IN	O
the  	the  	 DT	O
present  	present  	 JJ	O
invention  	invention  	 NN	O
will  	will  	 MD	O
become  	become  	 VB	O
more  	more  	 RBR	O
apparent  	apparent  	 JJ	O
from  	from  	 IN	O
the  	the  	 DT	O
following  	following  	 JJ	O
detailed  	detailed  	 JJ	O
description  	description  	 NN	O
with  	with  	 IN	O
reference  	reference  	 NN	O
to  	to  	 TO	O
the  	the  	 DT	O
drawings 	drawings 	 NNS	O
.  	.  	 .	O
FIGS.  	FIGS.  	 NNP	O
1A  	1A  	 NNP	O
and  	and  	 CC	O
1B  	1B  	 NNP	O
are  	are  	 VBP	O
drawings  	drawings  	 NNS	O
for  	for  	 IN	O
describing  	describing  	 VBG	O
an  	an  	 DT	O
integrated  	integrated  	 JJ	O
circuit  	circuit  	 NN	O
according  	according  	 VBG	O
to  	to  	 TO	O
the  	the  	 DT	O
present  	present  	 JJ	O
invention  	invention  	 NN	O
with  	with  	 IN	O
a  	a  	 DT	O
package  	package  	 NN	B-NP
structure  	structure  	 NN	I-NP
using  	using  	 VBG	O
a  	a  	 DT	O
ball  	ball  	 NN	O
grid  	grid  	 NN	O
array 	array 	 NN	O
;  	;  	 :	O
FIGS.  	FIGS.  	 NNP	O
2A  	2A  	 NNP	O
and  	and  	 CC	O
2B  	2B  	 NNP	O
are  	are  	 VBP	O
block  	block  	 NN	O
diagrams  	diagrams  	 VBZ	O
showing  	showing  	 VBG	O
a  	a  	 DT	O
fault  	fault  	 NN	B-NP
diagnosing  	diagnosing  	 NN	I-NP
unit  	unit  	 NN	I-NP
according  	according  	 VBG	O
to  	to  	 TO	O
the  	the  	 DT	O
present  	present  	 JJ	O
invention  	invention  	 NN	O
provided  	provided  	 VBN	O
on  	on  	 IN	O
the  	the  	 DT	O
integrated  	integrated  	 JJ	O
circuit  	circuit  	 NN	O
of  	of  	 IN	O
FIGS.  	FIGS.  	 NNP	O
1A  	1A  	 NNP	O
and  	and  	 CC	O
1B  	1B  	 NNP	O
together  	together  	 RB	O
with  	with  	 IN	O
external  	external  	 JJ	B-NP
circuits  	circuits  	 NNS	I-NP
on  	on  	 IN	O
a  	a  	 DT	O
circuit  	circuit  	 NN	B-NP
board 	board 	 NN	I-NP
;  	;  	 :	O
FIGS.  	FIGS.  	 NNP	O
3A  	3A  	 NNP	O
to  	to  	 TO	O
3C  	3C  	 CD	O
are  	are  	 VBP	O
drawings  	drawings  	 NNS	O
for  	for  	 IN	O
describing  	describing  	 VBG	O
the  	the  	 DT	O
fault  	fault  	 NN	B-NP
diagnosing  	diagnosing  	 NN	I-NP
unit  	unit  	 NN	I-NP
and  	and  	 CC	O
diagnosis  	diagnosis  	 NN	B-NP
principles  	principles  	 NNS	I-NP
when  	when  	 WRB	O
a  	a  	 DT	O
pull-up  	pull-up  	 JJ	O
resistor  	resistor  	 NN	O
is  	is  	 VBZ	O
connected  	connected  	 VBN	O
to  	to  	 TO	O
an  	an  	 DT	O
input  	input  	 NN	B-NP
line  	line  	 NN	I-NP
of  	of  	 IN	O
an  	an  	 DT	O
external  	external  	 JJ	B-NP
circuit 	circuit 	 NN	I-NP
;  	;  	 :	O
FIGS.  	FIGS.  	 NNP	O
4A  	4A  	 NNP	O
to  	to  	 TO	O
4C  	4C  	 CD	O
are  	are  	 VBP	O
drawings  	drawings  	 NNS	O
for  	for  	 IN	O
describing  	describing  	 VBG	O
the  	the  	 DT	O
fault  	fault  	 NN	B-NP
diagnosing  	diagnosing  	 NN	I-NP
unit  	unit  	 NN	I-NP
and  	and  	 CC	O
diagnosis  	diagnosis  	 NN	B-NP
principles  	principles  	 NNS	I-NP
when  	when  	 WRB	O
a  	a  	 DT	O
pull-down  	pull-down  	 JJ	O
resistor  	resistor  	 NN	O
is  	is  	 VBZ	O
connected  	connected  	 VBN	O
to  	to  	 TO	O
the  	the  	 DT	O
input  	input  	 NN	B-NP
line  	line  	 NN	I-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
external  	external  	 JJ	I-NP
circuit 	circuit 	 NN	I-NP
;  	;  	 :	O
FIGS.  	FIGS.  	 NNP	O
5A  	5A  	 NNP	O
to  	to  	 TO	O
5C  	5C  	 CD	O
are  	are  	 VBP	O
drawings  	drawings  	 NNS	O
for  	for  	 IN	O
describing  	describing  	 VBG	O
the  	the  	 DT	O
fault  	fault  	 NN	B-NP
diagnosing  	diagnosing  	 NN	I-NP
unit  	unit  	 NN	I-NP
and  	and  	 CC	O
diagnosis  	diagnosis  	 NN	B-NP
principles  	principles  	 NNS	I-NP
when  	when  	 WRB	O
the  	the  	 DT	O
input  	input  	 NN	B-NP
line  	line  	 NN	I-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
external  	external  	 JJ	I-NP
circuit  	circuit  	 NN	I-NP
is  	is  	 VBZ	O
floating 	floating 	 VBG	O
;  	;  	 :	O
FIG.  	FIG.  	 CD	O
6  	6  	 CD	O
is  	is  	 VBZ	O
a  	a  	 DT	O
flowchart  	flowchart  	 NN	B-NP
of  	of  	 IN	I-NP
fault  	fault  	 NN	I-NP
diagnosis  	diagnosis  	 NN	I-NP
control  	control  	 NN	I-NP
by  	by  	 IN	O
an  	an  	 DT	O
MPU  	MPU  	 NNP	B-NP
of  	of  	 IN	O
FIGS.  	FIGS.  	 NNP	O
2A  	2A  	 NNP	O
and  	and  	 CC	O
2B 	2B 	 NNP	O
;  	;  	 :	O
FIG.  	FIG.  	 CD	O
7  	7  	 CD	O
is  	is  	 VBZ	O
a  	a  	 DT	O
flowchart  	flowchart  	 NN	B-NP
of  	of  	 IN	I-NP
a  	a  	 DT	I-NP
diagnosis  	diagnosis  	 NN	I-NP
process  	process  	 NN	I-NP
by  	by  	 IN	O
the  	the  	 DT	O
fault  	fault  	 NN	B-NP
diagnosing  	diagnosing  	 NN	I-NP
circuit  	circuit  	 NN	I-NP
of  	of  	 IN	O
FIGS.  	FIGS.  	 NNP	O
2A  	2A  	 NNP	O
and  	and  	 CC	O
2B 	2B 	 NNP	O
;  	;  	 :	O
FIGS.  	FIGS.  	 NNP	O
8A  	8A  	 NNP	O
and  	and  	 CC	O
8B  	8B  	 NNP	O
are  	are  	 VBP	O
circuit  	circuit  	 NN	B-NP
block  	block  	 NN	I-NP
diagrams  	diagrams  	 VBZ	I-NP
showing  	showing  	 VBG	O
a  	a  	 DT	O
fault  	fault  	 NN	B-NP
diagnosing  	diagnosing  	 NN	I-NP
unit  	unit  	 NN	I-NP
according  	according  	 VBG	O
to  	to  	 TO	O
another  	another  	 DT	O
embodiment  	embodiment  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
present  	present  	 JJ	O
invention  	invention  	 NN	O
with  	with  	 IN	O
output  	output  	 NN	B-NP
circuits  	circuits  	 NNS	I-NP
divided  	divided  	 VBN	O
into  	into  	 IN	O
groups 	groups 	 NNS	O
;  	;  	 :	O
and  	and  	 CC	O
FIGS.  	FIGS.  	 NNP	O
9A  	9A  	 NNP	O
and  	and  	 CC	O
9B  	9B  	 NNP	O
are  	are  	 VBP	O
circuit  	circuit  	 NN	B-NP
block  	block  	 NN	I-NP
diagrams  	diagrams  	 VBZ	I-NP
showing  	showing  	 VBG	O
a  	a  	 DT	O
fault  	fault  	 NN	B-NP
diagnosing  	diagnosing  	 NN	I-NP
unit  	unit  	 NN	I-NP
according  	according  	 VBG	O
to  	to  	 TO	O
still  	still  	 RB	O
another  	another  	 DT	O
embodiment  	embodiment  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
present  	present  	 JJ	O
invention  	invention  	 NN	O
that  	that  	 WDT	O
is  	is  	 VBZ	O
applied  	applied  	 VBN	O
to  	to  	 TO	O
input 	input 	 CD	B-NP
/ 	/ 	 CD	I-NP
output  	output  	 NN	I-NP
circuits 	circuits 	 NNS	I-NP
.  	.  	 .	O
FIGS.  	FIGS.  	 NNP	O
1A  	1A  	 NNP	O
and  	and  	 CC	O
1B  	1B  	 NNP	O
are  	are  	 VBP	O
drawings  	drawings  	 NNS	O
for  	for  	 IN	O
describing  	describing  	 VBG	O
a  	a  	 DT	O
package  	package  	 NN	B-NP
structure  	structure  	 NN	I-NP
of  	of  	 IN	O
an  	an  	 DT	O
integrated  	integrated  	 JJ	O
circuit  	circuit  	 NN	O
using  	using  	 VBG	O
a  	a  	 DT	O
ball  	ball  	 NN	O
grid  	grid  	 NN	O
array  	array  	 NN	O
according  	according  	 VBG	O
to  	to  	 TO	O
the  	the  	 DT	O
present  	present  	 JJ	O
invention 	invention 	 NN	O
.  	.  	 .	O
FIG.  	FIG.  	 NNP	O
1A  	1A  	 NNP	O
is  	is  	 VBZ	O
a  	a  	 DT	O
perspective  	perspective  	 NN	B-NP
view  	view  	 NN	I-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
front  	front  	 JJ	I-NP
side  	side  	 NN	I-NP
of  	of  	 IN	O
an  	an  	 DT	O
integrated  	integrated  	 JJ	O
circuit  	circuit  	 NN	O
10 	10 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
a  	a  	 DT	O
chip  	chip  	 NN	O
52  	52  	 CD	O
is  	is  	 VBZ	O
disposed  	disposed  	 VBN	O
on  	on  	 IN	O
a  	a  	 DT	O
multilayer  	multilayer  	 JJ	O
printed  	printed  	 JJ	O
circuit  	circuit  	 NN	B-NP
board  	board  	 NN	I-NP
50 	50 	 CD	O
,  	,  	 ,	O
and  	and  	 CC	O
the  	the  	 DT	O
terminal  	terminal  	 NN	B-NP
side  	side  	 NN	I-NP
of  	of  	 IN	O
the  	the  	 DT	O
multilayer  	multilayer  	 JJ	O
printed  	printed  	 JJ	O
circuit  	circuit  	 NN	B-NP
board  	board  	 NN	I-NP
50  	50  	 CD	O
and  	and  	 CC	O
the  	the  	 DT	O
chip  	chip  	 NN	O
52  	52  	 CD	O
are  	are  	 VBP	O
connected  	connected  	 VBN	O
to  	to  	 TO	O
each  	each  	 DT	O
other  	other  	 JJ	O
with  	with  	 IN	O
Au  	Au  	 NNP	O
wires  	wires  	 VBD	O
54  	54  	 CD	O
with  	with  	 IN	O
their  	their  	 PRP$	O
top  	top  	 JJ	O
being  	being  	 VBG	O
sealed  	sealed  	 VBN	O
by  	by  	 IN	O
resin  	resin  	 CD	B-NP
56 	56 	 CD	O
.  	.  	 .	O
As  	As  	 RB	O
shown  	shown  	 VBN	O
in  	in  	 IN	O
FIG.  	FIG.  	 CD	O
1B 	1B 	 CD	O
,  	,  	 ,	O
which  	which  	 WDT	O
is  	is  	 VBZ	O
a  	a  	 DT	O
drawing  	drawing  	 NN	O
for  	for  	 IN	O
describing  	describing  	 VBG	O
the  	the  	 DT	O
back  	back  	 JJ	O
side 	side 	 NN	O
,  	,  	 ,	O
soldering  	soldering  	 JJ	B-NP
balls  	balls  	 NNS	I-NP
58  	58  	 CD	O
are  	are  	 VBP	O
disposed  	disposed  	 VBN	O
in  	in  	 IN	O
a  	a  	 DT	O
lattice  	lattice  	 JJ	O
shape 	shape 	 NN	O
.  	.  	 .	O
The  	The  	 DT	O
integrated  	integrated  	 JJ	O
circuit  	circuit  	 NN	O
10  	10  	 CD	O
having  	having  	 VBG	O
the  	the  	 DT	O
above-described  	above-described  	 JJ	O
structure  	structure  	 NN	O
is  	is  	 VBZ	O
positioned  	positioned  	 VBN	O
by  	by  	 IN	O
applying  	applying  	 VBG	B-NP
solder  	solder  	 JJ	I-NP
paste  	paste  	 NN	I-NP
for  	for  	 IN	O
bonding  	bonding  	 NN	O
through  	through  	 IN	O
a  	a  	 DT	O
printing  	printing  	 NN	B-NP
process  	process  	 NN	I-NP
to  	to  	 TO	O
the  	the  	 DT	O
pattern  	pattern  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
circuit  	circuit  	 NN	B-NP
board  	board  	 NN	I-NP
having  	having  	 VBG	O
implemented  	implemented  	 VBN	O
thereon  	thereon  	 VBG	O
the  	the  	 DT	O
integrated  	integrated  	 JJ	O
circuit  	circuit  	 NN	O
10  	10  	 CD	O
and  	and  	 CC	O
then  	then  	 RB	O
heating  	heating  	 VBG	O
the  	the  	 DT	O
entire  	entire  	 JJ	O
package 	package 	 NN	O
,  	,  	 ,	O
thereby  	thereby  	 RB	O
melting  	melting  	 VBG	O
the  	the  	 DT	O
soldering  	soldering  	 JJ	B-NP
balls  	balls  	 NNS	I-NP
58  	58  	 CD	O
for  	for  	 IN	O
soldering 	soldering 	 NN	B-NP
.  	.  	 .	O
Therefore 	Therefore 	 RB	O
,  	,  	 ,	O
with  	with  	 IN	O
the  	the  	 DT	O
integrated  	integrated  	 JJ	O
circuit  	circuit  	 NN	O
10  	10  	 CD	O
being  	being  	 VBG	O
implemented  	implemented  	 VBN	O
on  	on  	 IN	O
the  	the  	 DT	O
circuit  	circuit  	 NN	B-NP
board  	board  	 NN	I-NP
through  	through  	 IN	O
soldering 	soldering 	 NN	B-NP
,  	,  	 ,	O
the  	the  	 DT	O
state  	state  	 NN	O
of  	of  	 IN	O
soldering  	soldering  	 NN	B-NP
by  	by  	 IN	O
the  	the  	 DT	O
soldering  	soldering  	 JJ	B-NP
balls  	balls  	 NNS	I-NP
58  	58  	 CD	O
with  	with  	 IN	O
the  	the  	 DT	O
pattern  	pattern  	 NN	O
at  	at  	 IN	O
the  	the  	 DT	O
back  	back  	 JJ	O
side  	side  	 NN	O
cannot  	cannot  	 RB	O
be  	be  	 VB	O
seen  	seen  	 VBN	O
from  	from  	 IN	O
outside 	outside 	 JJ	O
.  	.  	 .	O
FIGS.  	FIGS.  	 NNP	O
2A  	2A  	 NNP	O
and  	and  	 CC	O
2B  	2B  	 NNP	O
are  	are  	 VBP	O
circuit  	circuit  	 NN	B-NP
block  	block  	 NN	I-NP
diagrams  	diagrams  	 NN	I-NP
with  	with  	 IN	O
the  	the  	 DT	O
integrated  	integrated  	 JJ	O
circuit  	circuit  	 NN	O
10  	10  	 CD	O
of  	of  	 IN	O
FIGS.  	FIGS.  	 NNP	O
1A  	1A  	 NNP	O
and  	and  	 CC	O
1B  	1B  	 RB	O
being  	being  	 VBG	O
implemented  	implemented  	 VBN	O
through  	through  	 IN	O
soldering  	soldering  	 NN	B-NP
on  	on  	 IN	O
the  	the  	 DT	O
circuit  	circuit  	 NN	B-NP
board  	board  	 NN	I-NP
12 	12 	 CD	O
.  	.  	 .	O
In  	In  	 IN	O
FIGS.  	FIGS.  	 NNP	O
2A  	2A  	 NNP	O
and  	and  	 CC	O
2B 	2B 	 NNP	O
,  	,  	 ,	O
the  	the  	 DT	O
integrated  	integrated  	 JJ	O
circuit  	circuit  	 NN	O
10  	10  	 CD	O
using  	using  	 VBG	O
the  	the  	 DT	O
ball-grid-array  	ball-grid-array  	 JJ	B-NP
package  	package  	 NN	I-NP
includes  	includes  	 VBZ	O
a  	a  	 DT	O
fault  	fault  	 NN	B-NP
diagnosing  	diagnosing  	 NN	I-NP
unit  	unit  	 NN	I-NP
48  	48  	 CD	O
for  	for  	 IN	O
performing  	performing  	 VBG	B-NP
fault  	fault  	 NN	I-NP
diagnosis  	diagnosis  	 NN	I-NP
of  	of  	 IN	I-NP
leadless  	leadless  	 JJ	I-NP
terminals  	terminals  	 NNS	I-NP
connected  	connected  	 VBN	O
to  	to  	 TO	O
the  	the  	 DT	O
pattern  	pattern  	 NN	O
by  	by  	 IN	O
soldering  	soldering  	 JJ	B-NP
balls 	balls 	 NNS	I-NP
.  	.  	 .	O
The  	The  	 DT	O
fault  	fault  	 NN	B-NP
diagnosing  	diagnosing  	 NN	I-NP
unit  	unit  	 NN	I-NP
48  	48  	 CD	O
tests  	tests  	 NNS	O
an  	an  	 DT	O
output  	output  	 NN	B-NP
voltage  	voltage  	 NN	I-NP
of  	of  	 IN	I-NP
a  	a  	 DT	I-NP
leadless  	leadless  	 JJ	I-NP
terminal  	terminal  	 NN	I-NP
fixed  	fixed  	 VBN	O
by  	by  	 IN	O
soldering  	soldering  	 NN	B-NP
with  	with  	 IN	O
soldering  	soldering  	 JJ	B-NP
balls 	balls 	 NNS	I-NP
,  	,  	 ,	O
with  	with  	 IN	O
the  	the  	 DT	O
integrated  	integrated  	 JJ	O
circuit  	circuit  	 NN	O
10  	10  	 CD	O
being  	being  	 VBG	O
implemented  	implemented  	 VBN	O
on  	on  	 IN	O
the  	the  	 DT	O
circuit  	circuit  	 NN	B-NP
board  	board  	 NN	I-NP
12 	12 	 CD	O
,  	,  	 ,	O
to  	to  	 TO	O
determine  	determine  	 VB	O
whether  	whether  	 IN	O
the  	the  	 DT	O
output  	output  	 NN	B-NP
voltage  	voltage  	 NN	I-NP
is  	is  	 VBZ	O
a  	a  	 DT	O
normal  	normal  	 JJ	B-NP
voltage  	voltage  	 NN	I-NP
or  	or  	 CC	O
an  	an  	 DT	O
abnormal  	abnormal  	 JJ	O
voltage 	voltage 	 NN	O
.  	.  	 .	O
Correspondingly  	Correspondingly  	 JJ	O
to  	to  	 TO	O
the  	the  	 DT	O
fault  	fault  	 NN	B-NP
diagnosing  	diagnosing  	 NN	I-NP
unit  	unit  	 NN	I-NP
48  	48  	 CD	O
of  	of  	 IN	O
the  	the  	 DT	O
integrated  	integrated  	 JJ	O
circuit  	circuit  	 NN	O
10 	10 	 CD	O
,  	,  	 ,	O
an  	an  	 DT	O
MPU  	MPU  	 NNP	B-NP
20  	20  	 CD	O
implemented  	implemented  	 VBN	O
on  	on  	 IN	O
the  	the  	 DT	O
circuit  	circuit  	 NN	B-NP
board  	board  	 NN	I-NP
12  	12  	 CD	O
includes  	includes  	 VBZ	O
a  	a  	 DT	O
fault  	fault  	 NN	B-NP
diagnosis  	diagnosis  	 NN	I-NP
control  	control  	 NN	I-NP
unit  	unit  	 NN	I-NP
46 	46 	 CD	O
.  	.  	 .	O
In  	In  	 IN	O
a  	a  	 DT	O
diagnosis  	diagnosis  	 NN	B-NP
process  	process  	 NN	I-NP
by  	by  	 IN	O
the  	the  	 DT	O
fault  	fault  	 NN	B-NP
diagnosing  	diagnosing  	 NN	I-NP
unit  	unit  	 NN	I-NP
48  	48  	 CD	O
of  	of  	 IN	O
the  	the  	 DT	O
integrated  	integrated  	 JJ	O
circuit  	circuit  	 NN	O
10 	10 	 CD	O
,  	,  	 ,	O
when  	when  	 WRB	O
a  	a  	 DT	O
device  	device  	 NN	O
using  	using  	 VBG	O
the  	the  	 DT	O
circuit  	circuit  	 NN	B-NP
board  	board  	 NN	I-NP
12  	12  	 CD	O
is  	is  	 VBZ	O
connected  	connected  	 VBN	O
to  	to  	 TO	O
testing  	testing  	 NN	B-NP
equipment  	equipment  	 NN	I-NP
for  	for  	 IN	I-NP
test  	test  	 NN	I-NP
processing  	processing  	 NN	I-NP
in  	in  	 IN	O
the  	the  	 DT	O
stage  	stage  	 NN	O
where  	where  	 WRB	O
assembly  	assembly  	 NN	O
in  	in  	 IN	O
the  	the  	 DT	O
manufacturing  	manufacturing  	 NN	B-NP
line  	line  	 NN	I-NP
has  	has  	 VBZ	O
been  	been  	 VBN	O
completed 	completed 	 VBN	O
,  	,  	 ,	O
a  	a  	 DT	O
fault  	fault  	 NN	B-NP
diagnosis  	diagnosis  	 NN	I-NP
process  	process  	 NN	I-NP
is  	is  	 VBZ	O
simultaneously  	simultaneously  	 RB	O
performed 	performed 	 VBN	O
.  	.  	 .	O
The  	The  	 DT	O
testing  	testing  	 NN	B-NP
equipment  	equipment  	 NN	I-NP
having  	having  	 VBG	O
connected  	connected  	 VBN	O
thereto  	thereto  	 VBG	O
the  	the  	 DT	O
device  	device  	 NN	O
allows  	allows  	 VBZ	O
a  	a  	 DT	O
testing  	testing  	 NN	B-NP
program  	program  	 NN	I-NP
to  	to  	 TO	O
be  	be  	 VB	O
downloaded  	downloaded  	 VBN	O
to 	to 	 TO	O
,  	,  	 ,	O
for  	for  	 IN	O
example 	example 	 NN	O
,  	,  	 ,	O
memory  	memory  	 NN	B-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
MPU  	MPU  	 NNP	I-NP
20 	20 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
MPU  	MPU  	 NNP	B-NP
20  	20  	 CD	O
executes  	executes  	 VBZ	O
the  	the  	 DT	O
testing  	testing  	 NN	B-NP
program  	program  	 NN	I-NP
downloaded  	downloaded  	 NN	O
to  	to  	 TO	O
its  	its  	 PRP$	O
memory  	memory  	 NN	B-NP
to  	to  	 TO	O
perform  	perform  	 VB	O
a  	a  	 DT	O
necessary  	necessary  	 JJ	O
testing  	testing  	 NN	B-NP
process 	process 	 NN	I-NP
.  	.  	 .	O
The  	The  	 DT	O
testing  	testing  	 NN	B-NP
program  	program  	 NN	I-NP
downloaded  	downloaded  	 NN	O
from  	from  	 IN	O
the  	the  	 DT	O
testing  	testing  	 NN	B-NP
equipment  	equipment  	 NN	I-NP
includes  	includes  	 VBZ	O
a  	a  	 DT	O
fault  	fault  	 NN	B-NP
diagnosis  	diagnosis  	 NN	I-NP
program  	program  	 NN	I-NP
according  	according  	 VBG	O
to  	to  	 TO	O
the  	the  	 DT	O
present  	present  	 JJ	O
invention 	invention 	 NN	O
.  	.  	 .	O
By  	By  	 IN	O
executing  	executing  	 VBG	O
the  	the  	 DT	O
fault  	fault  	 NN	B-NP
diagnosis  	diagnosis  	 NN	I-NP
program 	program 	 NN	I-NP
,  	,  	 ,	O
the  	the  	 DT	O
function  	function  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
fault  	fault  	 NN	B-NP
diagnosis  	diagnosis  	 NN	I-NP
control  	control  	 NN	I-NP
unit  	unit  	 NN	I-NP
46  	46  	 CD	O
of  	of  	 IN	O
the  	the  	 DT	O
MPU  	MPU  	 NNP	B-NP
20  	20  	 CD	O
is  	is  	 VBZ	O
achieved 	achieved 	 VBN	O
.  	.  	 .	O
That  	That  	 WDT	O
is 	is 	 VBZ	O
,  	,  	 ,	O
the  	the  	 DT	O
MPU  	MPU  	 NNP	B-NP
20  	20  	 CD	O
executes  	executes  	 VBZ	O
the  	the  	 DT	O
fault  	fault  	 NN	B-NP
diagnosis  	diagnosis  	 NN	I-NP
program  	program  	 NN	I-NP
downloaded  	downloaded  	 NN	O
from  	from  	 IN	O
the  	the  	 DT	O
testing  	testing  	 NN	B-NP
equipment  	equipment  	 NN	I-NP
to  	to  	 TO	O
achieve  	achieve  	 VB	O
the  	the  	 DT	O
function  	function  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
fault  	fault  	 NN	B-NP
diagnosis  	diagnosis  	 NN	I-NP
control  	control  	 NN	I-NP
unit  	unit  	 NN	I-NP
46 	46 	 CD	O
,  	,  	 ,	O
instructs  	instructs  	 VBZ	O
via  	via  	 IN	O
a  	a  	 DT	O
bus  	bus  	 NN	O
30  	30  	 CD	O
the  	the  	 DT	O
fault  	fault  	 NN	B-NP
diagnosing  	diagnosing  	 NN	I-NP
unit  	unit  	 NN	I-NP
48  	48  	 CD	O
included  	included  	 VBD	O
in  	in  	 IN	O
the  	the  	 DT	O
integrated  	integrated  	 JJ	O
circuit  	circuit  	 NN	O
10  	10  	 CD	O
to  	to  	 TO	O
perform  	perform  	 VB	O
fault  	fault  	 NN	B-NP
diagnosis  	diagnosis  	 NN	I-NP
for  	for  	 IN	O
diagnosing  	diagnosing  	 VBG	O
the  	the  	 DT	O
state  	state  	 NN	O
of  	of  	 IN	O
soldering  	soldering  	 NN	B-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
leadless  	leadless  	 JJ	I-NP
terminals 	terminals 	 NNS	I-NP
,  	,  	 ,	O
receives  	receives  	 VBZ	O
the  	the  	 DT	O
diagnosis  	diagnosis  	 NN	B-NP
results  	results  	 NNS	I-NP
obtained  	obtained  	 VBN	O
through  	through  	 IN	O
a  	a  	 DT	O
fault  	fault  	 NN	B-NP
diagnosing  	diagnosing  	 NN	I-NP
operation  	operation  	 NN	I-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
fault  	fault  	 NN	I-NP
diagnosing  	diagnosing  	 NN	I-NP
unit  	unit  	 NN	I-NP
48 	48 	 CD	O
,  	,  	 ,	O
and  	and  	 CC	O
then  	then  	 RB	O
notifies  	notifies  	 VB	O
the  	the  	 DT	O
results  	results  	 NNS	O
to  	to  	 TO	O
the  	the  	 DT	O
testing  	testing  	 NN	B-NP
equipment 	equipment 	 NN	I-NP
.  	.  	 .	O
Inside  	Inside  	 IN	O
the  	the  	 DT	O
integrated  	integrated  	 JJ	O
circuit  	circuit  	 NN	O
10 	10 	 CD	O
,  	,  	 ,	O
a  	a  	 DT	O
logic  	logic  	 NN	B-NP
circuit  	circuit  	 NN	I-NP
62  	62  	 CD	O
is  	is  	 VBZ	O
provided 	provided 	 VBN	O
.  	.  	 .	O
The  	The  	 DT	O
logic  	logic  	 NN	B-NP
circuit  	circuit  	 NN	I-NP
62  	62  	 CD	O
is  	is  	 VBZ	O
connected  	connected  	 VBN	O
to  	to  	 TO	O
output  	output  	 NN	B-NP
circuits  	circuits  	 NNS	I-NP
64-1  	64-1  	 VBP	O
to  	to  	 TO	O
64-6  	64-6  	 CD	O
for  	for  	 IN	O
outputting  	outputting  	 VBG	O
a  	a  	 DT	O
logic  	logic  	 NN	B-NP
signal  	signal  	 NN	I-NP
according  	according  	 VBG	O
to  	to  	 TO	O
a  	a  	 DT	O
logic  	logic  	 NN	B-NP
level  	level  	 NN	I-NP
of  	of  	 IN	O
H  	H  	 NNP	O
or  	or  	 CC	O
L.  	L.  	 NNP	B-NP
Output  	Output  	 NN	I-NP
lines  	lines  	 NNS	I-NP
from  	from  	 IN	O
the  	the  	 DT	O
output  	output  	 NN	B-NP
circuits  	circuits  	 NNS	I-NP
64-1  	64-1  	 VBP	O
to  	to  	 TO	O
64-6  	64-6  	 CD	O
are  	are  	 VBP	O
connected  	connected  	 VBN	O
to  	to  	 TO	O
external  	external  	 JJ	B-NP
circuits  	circuits  	 NNS	I-NP
66-1  	66-1  	 VBP	O
to  	to  	 TO	O
66-6  	66-6  	 CD	O
by  	by  	 IN	O
a  	a  	 DT	O
circuit  	circuit  	 NN	B-NP
pattern  	pattern  	 NN	I-NP
via  	via  	 IN	O
leadless  	leadless  	 JJ	B-NP
terminals  	terminals  	 NNS	I-NP
65-1  	65-1  	 VBP	O
to  	to  	 TO	O
65-6  	65-6  	 CD	O
connected  	connected  	 VBN	O
to  	to  	 TO	O
the  	the  	 DT	O
pattern  	pattern  	 NN	O
on  	on  	 IN	O
the  	the  	 DT	O
circuit  	circuit  	 NN	B-NP
board  	board  	 NN	I-NP
12  	12  	 CD	O
by  	by  	 IN	O
the  	the  	 DT	O
soldering  	soldering  	 JJ	B-NP
balls  	balls  	 NNS	I-NP
58  	58  	 CD	O
shown  	shown  	 VBN	O
in  	in  	 IN	O
FIGS.  	FIGS.  	 NNP	O
1A  	1A  	 NNP	O
and  	and  	 CC	O
1B 	1B 	 NNP	O
.  	.  	 .	O
A  	A  	 DT	O
circuit  	circuit  	 NN	B-NP
portion  	portion  	 NN	I-NP
including  	including  	 VBG	O
the  	the  	 DT	O
leadless  	leadless  	 JJ	B-NP
terminals  	terminals  	 NNS	I-NP
65-1  	65-1  	 VBP	O
to  	to  	 TO	O
65-6  	65-6  	 CD	O
at  	at  	 IN	O
output  	output  	 NN	B-NP
side  	side  	 NN	I-NP
on  	on  	 IN	O
the  	the  	 DT	O
integrated  	integrated  	 JJ	O
circuit  	circuit  	 NN	O
10  	10  	 CD	O
described  	described  	 VBD	O
above  	above  	 RB	O
is  	is  	 VBZ	O
provided  	provided  	 VBN	O
with  	with  	 IN	O
the  	the  	 DT	O
fault  	fault  	 NN	B-NP
diagnosing  	diagnosing  	 NN	I-NP
unit  	unit  	 NN	I-NP
48  	48  	 CD	O
of  	of  	 IN	O
the  	the  	 DT	O
present  	present  	 JJ	O
invention 	invention 	 NN	O
.  	.  	 .	O
The  	The  	 DT	O
fault  	fault  	 NN	B-NP
diagnosing  	diagnosing  	 NN	I-NP
unit  	unit  	 NN	I-NP
48  	48  	 CD	O
of  	of  	 IN	O
the  	the  	 DT	O
present  	present  	 JJ	O
invention  	invention  	 NN	O
includes  	includes  	 VBZ	O
a  	a  	 DT	O
first  	first  	 JJ	O
switching  	switching  	 JJ	O
unit  	unit  	 NN	O
68 	68 	 CD	O
,  	,  	 ,	O
a  	a  	 DT	O
second  	second  	 JJ	O
switching  	switching  	 JJ	O
unit  	unit  	 NN	O
72 	72 	 CD	O
,  	,  	 ,	O
a  	a  	 DT	O
switching  	switching  	 JJ	O
control  	control  	 NN	B-NP
unit  	unit  	 NN	I-NP
76 	76 	 CD	O
,  	,  	 ,	O
a  	a  	 DT	O
pseudo-output  	pseudo-output  	 JJ	B-NP
unit  	unit  	 NN	I-NP
78 	78 	 CD	O
,  	,  	 ,	O
a  	a  	 DT	O
measuring  	measuring  	 JJ	O
unit  	unit  	 NN	O
80 	80 	 CD	O
,  	,  	 ,	O
a  	a  	 DT	O
determining  	determining  	 JJ	O
unit  	unit  	 NN	O
82 	82 	 CD	O
,  	,  	 ,	O
and  	and  	 CC	O
a  	a  	 DT	O
bus  	bus  	 NN	B-NP
interface  	interface  	 NN	I-NP
unit  	unit  	 NN	I-NP
84 	84 	 CD	O
.  	.  	 .	O
When  	When  	 WRB	O
the  	the  	 DT	O
switching  	switching  	 JJ	O
control  	control  	 NN	B-NP
unit  	unit  	 NN	I-NP
76  	76  	 CD	O
receives  	receives  	 VBZ	O
a  	a  	 DT	O
fault  	fault  	 NN	B-NP
diagnosis  	diagnosis  	 NN	I-NP
instruction  	instruction  	 NN	I-NP
from  	from  	 IN	O
the  	the  	 DT	O
MPU  	MPU  	 NNP	B-NP
20  	20  	 CD	O
via  	via  	 IN	O
the  	the  	 DT	O
bus  	bus  	 NN	B-NP
interface  	interface  	 NN	I-NP
unit  	unit  	 NN	I-NP
84 	84 	 CD	O
,  	,  	 ,	O
the  	the  	 DT	O
first  	first  	 JJ	O
switching  	switching  	 JJ	O
unit  	unit  	 NN	O
68  	68  	 CD	O
cuts  	cuts  	 NNS	O
the  	the  	 DT	O
output  	output  	 NN	B-NP
circuits  	circuits  	 NNS	I-NP
64-1  	64-1  	 VBP	O
to  	to  	 TO	O
64-6  	64-6  	 CD	O
from  	from  	 IN	O
the  	the  	 DT	O
corresponding  	corresponding  	 JJ	O
leadless  	leadless  	 JJ	B-NP
terminals  	terminals  	 NNS	I-NP
65-1  	65-1  	 VBP	O
to  	to  	 TO	O
65-6 	65-6 	 CD	O
,  	,  	 ,	O
respectively 	respectively 	 RB	O
.  	.  	 .	O
That  	That  	 WDT	O
is 	is 	 VBZ	O
,  	,  	 ,	O
the  	the  	 DT	O
first  	first  	 JJ	O
switching  	switching  	 JJ	O
unit  	unit  	 NN	O
68  	68  	 CD	O
includes  	includes  	 VBZ	O
switches  	switches  	 JJ	O
70-1  	70-1  	 NN	O
to  	to  	 TO	O
70-6 	70-6 	 CD	O
.  	.  	 .	O
At  	At  	 IN	O
the  	the  	 DT	O
normal  	normal  	 JJ	B-NP
state 	state 	 NN	I-NP
,  	,  	 ,	O
the  	the  	 DT	O
switches  	switches  	 JJ	O
70-1  	70-1  	 NN	O
to  	to  	 TO	O
70-6  	70-6  	 CD	O
are  	are  	 VBP	O
closed  	closed  	 VBN	O
in  	in  	 IN	O
an  	an  	 DT	O
ON  	ON  	 NNP	O
state  	state  	 NN	O
to  	to  	 TO	O
connect  	connect  	 VB	O
outputs  	outputs  	 VBN	O
of  	of  	 IN	O
the  	the  	 DT	O
output  	output  	 NN	B-NP
circuits  	circuits  	 NNS	I-NP
64-1  	64-1  	 VBP	O
to  	to  	 TO	O
64-6  	64-6  	 CD	O
to  	to  	 TO	O
the  	the  	 DT	O
leadless  	leadless  	 JJ	B-NP
terminals  	terminals  	 NNS	I-NP
65-1  	65-1  	 NNP	O
and  	and  	 CC	O
65-6 	65-6 	 NNP	O
.  	.  	 .	O
Upon  	Upon  	 IN	O
reception  	reception  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
fault  	fault  	 NN	B-NP
diagnosis  	diagnosis  	 NN	I-NP
instruction  	instruction  	 NN	I-NP
from  	from  	 IN	O
the  	the  	 DT	O
MPU  	MPU  	 NNP	B-NP
20 	20 	 CD	O
,  	,  	 ,	O
the  	the  	 DT	O
switches  	switches  	 JJ	O
70-1  	70-1  	 NN	O
to  	to  	 TO	O
70-6  	70-6  	 CD	O
are  	are  	 VBP	O
sequentially  	sequentially  	 VBN	O
switched  	switched  	 VBN	O
with  	with  	 IN	O
a  	a  	 DT	O
switch  	switch  	 NN	B-NP
control  	control  	 NN	I-NP
signal  	signal  	 NN	I-NP
from  	from  	 IN	O
the  	the  	 DT	O
switching  	switching  	 JJ	O
control  	control  	 NN	B-NP
unit  	unit  	 NN	I-NP
76  	76  	 CD	O
in  	in  	 IN	O
the  	the  	 DT	O
order  	order  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
switches  	switches  	 JJ	O
70-1  	70-1  	 NN	O
to  	to  	 TO	O
70-6  	70-6  	 CD	O
from  	from  	 IN	O
an  	an  	 DT	O
ON  	ON  	 NNP	O
state  	state  	 NN	O
to  	to  	 TO	O
an  	an  	 DT	O
OFF  	OFF  	 NNP	O
state 	state 	 NN	O
,  	,  	 ,	O
thereby  	thereby  	 RB	O
sequentially  	sequentially  	 VBP	O
cutting  	cutting  	 VBG	O
the  	the  	 DT	O
connection  	connection  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
output  	output  	 NN	B-NP
circuits  	circuits  	 NNS	I-NP
64-1  	64-1  	 VBP	O
to  	to  	 TO	O
64-6  	64-6  	 CD	O
to  	to  	 TO	O
leadless  	leadless  	 VB	O
terminals  	terminals  	 JJ	O
65-1  	65-1  	 NN	O
and  	and  	 CC	O
65-6 	65-6 	 NNP	O
.  	.  	 .	O
The  	The  	 DT	O
second  	second  	 JJ	O
switching  	switching  	 JJ	O
unit  	unit  	 NN	O
72  	72  	 CD	O
includes  	includes  	 VBZ	O
switches  	switches  	 JJ	O
74-1  	74-1  	 NN	O
to  	to  	 TO	O
74-6  	74-6  	 CD	O
to  	to  	 TO	O
connect  	connect  	 VB	O
an  	an  	 DT	O
output  	output  	 NN	B-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
pseudo-output  	pseudo-output  	 JJ	I-NP
unit  	unit  	 NN	I-NP
78  	78  	 CD	O
to  	to  	 TO	O
the  	the  	 DT	O
leadless  	leadless  	 JJ	B-NP
terminals  	terminals  	 NNS	I-NP
65-1  	65-1  	 VBP	O
to  	to  	 TO	O
65-6  	65-6  	 CD	O
side 	side 	 NN	O
.  	.  	 .	O
The  	The  	 DT	O
second  	second  	 JJ	O
switching  	switching  	 JJ	O
unit  	unit  	 NN	O
72  	72  	 CD	O
performs  	performs  	 VBZ	O
switching  	switching  	 VBG	B-NP
control  	control  	 NN	I-NP
in  	in  	 IN	O
synchronization  	synchronization  	 NN	B-NP
with  	with  	 IN	O
the  	the  	 DT	O
first  	first  	 JJ	O
switching  	switching  	 JJ	O
unit  	unit  	 NN	O
68 	68 	 CD	O
.  	.  	 .	O
That  	That  	 WDT	O
is 	is 	 VBZ	O
,  	,  	 ,	O
in  	in  	 IN	O
synchronization  	synchronization  	 NN	B-NP
with  	with  	 IN	O
sequential  	sequential  	 JJ	B-NP
cutting  	cutting  	 NN	I-NP
of  	of  	 IN	O
the  	the  	 DT	O
switches  	switches  	 JJ	O
70-1  	70-1  	 NN	O
to  	to  	 TO	O
70-6  	70-6  	 CD	O
of  	of  	 IN	O
the  	the  	 DT	O
first  	first  	 JJ	O
switching  	switching  	 JJ	O
unit  	unit  	 NN	O
68 	68 	 CD	O
,  	,  	 ,	O
the  	the  	 DT	O
switches  	switches  	 JJ	O
74-1  	74-1  	 NN	O
to  	to  	 TO	O
74-6  	74-6  	 CD	O
of  	of  	 IN	O
the  	the  	 DT	O
second  	second  	 JJ	O
switching  	switching  	 JJ	O
unit  	unit  	 NN	O
72  	72  	 CD	O
are  	are  	 VBP	O
sequentially  	sequentially  	 VBN	O
turned  	turned  	 VBN	O
on 	on 	 RP	O
.  	.  	 .	O
For  	For  	 IN	O
example 	example 	 NN	O
,  	,  	 ,	O
with  	with  	 IN	O
the  	the  	 DT	O
switch  	switch  	 NN	O
74-1  	74-1  	 VBZ	O
being  	being  	 VBG	O
turned  	turned  	 VBN	O
on  	on  	 RP	O
to  	to  	 TO	O
the  	the  	 DT	O
output  	output  	 NN	B-NP
line  	line  	 NN	I-NP
at  	at  	 IN	O
the  	the  	 DT	O
leadless  	leadless  	 JJ	B-NP
terminal  	terminal  	 NN	I-NP
65-1  	65-1  	 CD	O
side  	side  	 NN	O
that  	that  	 WDT	O
was  	was  	 VBD	O
cut  	cut  	 VBN	O
from  	from  	 IN	O
the  	the  	 DT	O
output  	output  	 NN	B-NP
circuit  	circuit  	 NN	I-NP
64-1  	64-1  	 NN	O
by  	by  	 IN	O
the  	the  	 DT	O
switch  	switch  	 NN	O
70-1 	70-1 	 NN	O
,  	,  	 ,	O
a  	a  	 DT	O
pseudo-output  	pseudo-output  	 JJ	B-NP
voltage  	voltage  	 NN	I-NP
of  	of  	 IN	I-NP
pseudo-output  	pseudo-output  	 JJ	I-NP
unit  	unit  	 NN	I-NP
78  	78  	 CD	O
is  	is  	 VBZ	O
supplied 	supplied 	 VBN	O
.  	.  	 .	O
The  	The  	 DT	O
pseudo-output  	pseudo-output  	 JJ	B-NP
unit  	unit  	 NN	I-NP
78  	78  	 CD	O
outputs  	outputs  	 CD	B-NP
a  	a  	 DT	O
predetermined  	predetermined  	 JJ	O
pseudo-output  	pseudo-output  	 JJ	B-NP
voltage  	voltage  	 NN	I-NP
for  	for  	 IN	I-NP
fault  	fault  	 NN	I-NP
diagnosis  	diagnosis  	 NN	I-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
leadless  	leadless  	 JJ	I-NP
terminals  	terminals  	 NNS	I-NP
65-1  	65-1  	 VBP	O
to  	to  	 TO	O
65-6 	65-6 	 CD	O
.  	.  	 .	O
As  	As  	 IN	O
a  	a  	 DT	O
pseudo-output  	pseudo-output  	 JJ	B-NP
voltage  	voltage  	 JJ	I-NP
Vs  	Vs  	 JJ	O
output  	output  	 NN	B-NP
from  	from  	 IN	O
the  	the  	 DT	O
pseudo-output  	pseudo-output  	 JJ	B-NP
unit  	unit  	 NN	I-NP
78 	78 	 CD	O
,  	,  	 ,	O
for  	for  	 IN	O
example 	example 	 NN	O
,  	,  	 ,	O
a  	a  	 DT	O
half  	half  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
power  	power  	 NN	B-NP
supply  	supply  	 NN	I-NP
voltage  	voltage  	 VBD	I-NP
Vc  	Vc  	 NNP	I-NP
at  	at  	 IN	O
the  	the  	 DT	O
output  	output  	 NN	B-NP
circuit  	circuit  	 NN	I-NP
64 	64 	 CD	O
,  	,  	 ,	O
that  	that  	 WDT	O
is 	is 	 VBZ	O
,  	,  	 ,	O
Vc 	Vc 	 NNP	B-NP
/ 	/ 	 CD	O
2 	2 	 CD	O
,  	,  	 ,	O
is  	is  	 VBZ	O
output  	output  	 NN	B-NP
by  	by  	 IN	O
a  	a  	 DT	O
resistance-voltage-divider  	resistance-voltage-divider  	 JJ	B-NP
circuit 	circuit 	 NN	I-NP
.  	.  	 .	O
The  	The  	 DT	O
measuring  	measuring  	 JJ	O
unit  	unit  	 NN	O
80  	80  	 CD	O
sequentially  	sequentially  	 CD	O
measures  	measures  	 NNS	O
terminal  	terminal  	 VBP	B-NP
voltages  	voltages  	 VBN	I-NP
at  	at  	 IN	O
the  	the  	 DT	O
leadless  	leadless  	 JJ	B-NP
terminals  	terminals  	 NNS	I-NP
65-1  	65-1  	 NNP	O
and  	and  	 CC	O
65-6  	65-6  	 CD	O
with  	with  	 IN	O
a  	a  	 DT	O
pseudo-output  	pseudo-output  	 JJ	B-NP
voltage  	voltage  	 NNS	I-NP
being  	being  	 VBG	O
applied  	applied  	 VBN	O
to  	to  	 TO	O
the  	the  	 DT	O
leadless  	leadless  	 JJ	B-NP
terminal  	terminal  	 NN	I-NP
65-1  	65-1  	 NN	O
by  	by  	 IN	O
switching  	switching  	 VBG	O
of  	of  	 IN	O
the  	the  	 DT	O
first  	first  	 JJ	O
switching  	switching  	 JJ	O
unit  	unit  	 NN	O
68  	68  	 CD	O
and  	and  	 CC	O
the  	the  	 DT	O
second  	second  	 JJ	O
switching  	switching  	 JJ	O
unit  	unit  	 NN	O
72 	72 	 CD	O
,  	,  	 ,	O
and  	and  	 CC	O
then  	then  	 RB	O
outputs  	outputs  	 VB	O
the  	the  	 DT	O
results  	results  	 NNS	O
to  	to  	 TO	O
the  	the  	 DT	O
determining  	determining  	 JJ	O
unit  	unit  	 NN	O
82 	82 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
determining  	determining  	 JJ	O
unit  	unit  	 NN	O
82  	82  	 CD	O
determines 	determines 	 NN	O
,  	,  	 ,	O
from  	from  	 IN	O
the  	the  	 DT	O
voltages  	voltages  	 NN	O
measured  	measured  	 VBN	O
by  	by  	 IN	O
the  	the  	 DT	O
measuring  	measuring  	 JJ	O
unit  	unit  	 NN	O
80 	80 	 CD	O
,  	,  	 ,	O
whether  	whether  	 IN	O
the  	the  	 DT	O
voltage  	voltage  	 NN	O
of  	of  	 IN	O
each  	each  	 DT	O
of  	of  	 IN	O
the  	the  	 DT	O
leadless  	leadless  	 JJ	B-NP
terminals  	terminals  	 NNS	I-NP
65-1  	65-1  	 VBP	O
to  	to  	 TO	O
65-6  	65-6  	 NNP	O
is  	is  	 VBZ	O
a  	a  	 DT	O
normal  	normal  	 JJ	B-NP
voltage  	voltage  	 NN	I-NP
or  	or  	 CC	O
an  	an  	 DT	O
abnormal  	abnormal  	 JJ	O
voltage  	voltage  	 NNS	O
resulting  	resulting  	 VBG	O
from  	from  	 IN	O
an  	an  	 DT	O
increase  	increase  	 NN	O
in  	in  	 IN	O
leak  	leak  	 JJ	O
current 	current 	 JJ	O
,  	,  	 ,	O
short-circuit  	short-circuit  	 JJ	B-NP
malfunction 	malfunction 	 NN	I-NP
,  	,  	 ,	O
or  	or  	 CC	O
the  	the  	 DT	O
like  	like  	 VBP	O
caused  	caused  	 VBN	O
by  	by  	 IN	O
a  	a  	 DT	O
foreign  	foreign  	 JJ	O
matter  	matter  	 NN	O
or  	or  	 CC	O
the  	the  	 DT	O
like  	like  	 VBP	O
attached  	attached  	 VBN	O
between  	between  	 IN	O
the  	the  	 DT	O
leadless  	leadless  	 JJ	B-NP
terminals  	terminals  	 NNS	I-NP
65-1  	65-1  	 VBP	O
to  	to  	 TO	O
65-6  	65-6  	 CD	O
and  	and  	 CC	O
the  	the  	 DT	O
pattern  	pattern  	 NN	O
at  	at  	 IN	O
the  	the  	 DT	O
power  	power  	 NN	B-NP
source  	source  	 NN	I-NP
side  	side  	 NN	I-NP
or  	or  	 CC	O
the  	the  	 DT	O
pattern  	pattern  	 NN	O
at  	at  	 IN	O
the  	the  	 DT	O
ground  	ground  	 NN	B-NP
side  	side  	 NN	I-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
circuit  	circuit  	 NN	I-NP
board  	board  	 NN	I-NP
12 	12 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
determination  	determination  	 NN	B-NP
results  	results  	 NNS	I-NP
obtained  	obtained  	 VBN	O
by  	by  	 IN	O
the  	the  	 DT	O
determining  	determining  	 JJ	O
unit  	unit  	 NN	O
82  	82  	 CD	O
as  	as  	 IN	O
to  	to  	 TO	O
the  	the  	 DT	O
leadless  	leadless  	 JJ	B-NP
terminals  	terminals  	 NNS	I-NP
65-1  	65-1  	 VBP	O
to  	to  	 TO	O
65-6  	65-6  	 CD	O
are  	are  	 VBP	O
reported  	reported  	 VBN	O
from  	from  	 IN	O
the  	the  	 DT	O
bus  	bus  	 NN	B-NP
interface  	interface  	 NN	I-NP
unit  	unit  	 NN	I-NP
84  	84  	 CD	O
via  	via  	 IN	O
the  	the  	 DT	O
bus  	bus  	 NN	O
30  	30  	 CD	O
to  	to  	 TO	O
the  	the  	 DT	O
MPU  	MPU  	 NNP	B-NP
20 	20 	 CD	O
.  	.  	 .	O
As  	As  	 IN	O
the  	the  	 DT	O
bus  	bus  	 NN	B-NP
interface  	interface  	 NN	I-NP
unit  	unit  	 NN	I-NP
84 	84 	 CD	O
,  	,  	 ,	O
the  	the  	 DT	O
one  	one  	 NN	O
included  	included  	 VBD	O
in  	in  	 IN	O
the  	the  	 DT	O
integrated  	integrated  	 JJ	O
circuit  	circuit  	 NN	O
10  	10  	 CD	O
can  	can  	 MD	O
be  	be  	 VB	O
used  	used  	 VBN	O
as  	as  	 IN	O
it  	it  	 PRP	O
is 	is 	 VBZ	O
.  	.  	 .	O
Here 	Here 	 RB	O
,  	,  	 ,	O
determinations  	determinations  	 VBG	B-NP
by  	by  	 IN	O
the  	the  	 DT	O
determining  	determining  	 JJ	O
unit  	unit  	 NN	O
82  	82  	 CD	O
provided  	provided  	 VBN	O
to  	to  	 TO	O
the  	the  	 DT	O
fault  	fault  	 NN	B-NP
diagnosing  	diagnosing  	 NN	I-NP
unit  	unit  	 NN	I-NP
48  	48  	 CD	O
as  	as  	 IN	O
to  	to  	 TO	O
whether  	whether  	 IN	O
the  	the  	 DT	O
measured  	measured  	 JJ	O
voltage  	voltage  	 NN	O
of  	of  	 IN	O
each  	each  	 DT	O
of  	of  	 IN	O
the  	the  	 DT	O
leadless  	leadless  	 JJ	B-NP
terminals  	terminals  	 NNS	I-NP
65-1  	65-1  	 VBP	O
to  	to  	 TO	O
65-6  	65-6  	 NNP	O
is  	is  	 VBZ	O
a  	a  	 DT	O
normal  	normal  	 JJ	B-NP
voltage  	voltage  	 NN	I-NP
or  	or  	 CC	O
an  	an  	 DT	O
abnormal  	abnormal  	 JJ	O
voltage  	voltage  	 NNS	O
differ  	differ  	 VBP	O
depending  	depending  	 VBG	O
on  	on  	 IN	O
the  	the  	 DT	O
type  	type  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
input  	input  	 NN	B-NP
circuits  	circuits  	 NNS	I-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
external  	external  	 JJ	I-NP
circuits  	circuits  	 NNS	I-NP
66-1  	66-1  	 VBP	O
to  	to  	 TO	O
66-6 	66-6 	 CD	O
.  	.  	 .	O
That  	That  	 WDT	O
is 	is 	 VBZ	O
,  	,  	 ,	O
as  	as  	 IN	O
input  	input  	 NN	B-NP
circuit  	circuit  	 NN	I-NP
portions  	portions  	 NNS	I-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
external  	external  	 JJ	I-NP
circuits  	circuits  	 NNS	I-NP
66-1  	66-1  	 VBP	O
to  	to  	 TO	O
66-6 	66-6 	 CD	O
,  	,  	 ,	O
the  	the  	 DT	O
following  	following  	 JJ	O
three  	three  	 CD	O
types  	types  	 NNS	O
are  	are  	 VBP	O
present 	present 	 JJ	O
:  	:  	 :	O
( 	( 	 -LRB-	O
1 	1 	 LS	O
)  	)  	 -RRB-	O
A  	A  	 DT	O
circuit  	circuit  	 NN	O
with  	with  	 IN	O
an  	an  	 DT	O
input  	input  	 NN	B-NP
line  	line  	 NN	I-NP
being  	being  	 VBG	O
connected  	connected  	 VBN	O
to  	to  	 TO	O
a  	a  	 DT	O
power  	power  	 NN	B-NP
source  	source  	 NN	I-NP
line  	line  	 NN	I-NP
with  	with  	 IN	O
a  	a  	 DT	O
pull-up  	pull-up  	 JJ	O
resistor 	resistor 	 NN	O
;  	;  	 :	O
( 	( 	 -LRB-	O
2 	2 	 LS	O
)  	)  	 -RRB-	O
A  	A  	 DT	O
circuit  	circuit  	 NN	O
with  	with  	 IN	O
an  	an  	 DT	O
input  	input  	 NN	B-NP
line  	line  	 NN	I-NP
being  	being  	 VBG	O
connected  	connected  	 VBN	O
to  	to  	 TO	O
ground  	ground  	 VB	O
with  	with  	 IN	O
a  	a  	 DT	O
pull-down  	pull-down  	 JJ	O
resistor 	resistor 	 NN	O
;  	;  	 :	O
and  	and  	 CC	O
( 	( 	 -LRB-	O
3 	3 	 LS	O
)  	)  	 -RRB-	O
An  	An  	 DT	O
input  	input  	 NN	B-NP
circuit  	circuit  	 NN	I-NP
in  	in  	 IN	O
a  	a  	 DT	O
floating  	floating  	 JJ	O
state  	state  	 NN	O
with  	with  	 IN	O
neither  	neither  	 DT	O
a  	a  	 DT	O
pull-up  	pull-up  	 JJ	O
resistor  	resistor  	 NN	O
nor  	nor  	 CC	O
a  	a  	 DT	O
pull-down  	pull-down  	 JJ	O
resistor  	resistor  	 NNS	O
being  	being  	 VBG	O
connected  	connected  	 VBN	O
to  	to  	 TO	O
an  	an  	 DT	O
input  	input  	 NN	B-NP
line 	line 	 NN	I-NP
.  	.  	 .	O
Also 	Also 	 RB	O
,  	,  	 ,	O
since  	since  	 IN	O
the  	the  	 DT	O
external  	external  	 JJ	B-NP
circuits  	circuits  	 NNS	I-NP
66-1  	66-1  	 VBP	O
to  	to  	 TO	O
66-6  	66-6  	 CD	O
are  	are  	 VBP	O
CMOS  	CMOS  	 JJ	B-NP
circuits  	circuits  	 NNS	I-NP
in  	in  	 IN	O
most  	most  	 JJS	O
cases 	cases 	 NNS	O
,  	,  	 ,	O
their  	their  	 PRP$	O
impedance  	impedance  	 NN	B-NP
is  	is  	 VBZ	O
sufficiently  	sufficiently  	 RB	O
high 	high 	 JJ	O
,  	,  	 ,	O
and  	and  	 CC	O
therefore  	therefore  	 RB	O
the  	the  	 DT	O
output  	output  	 NN	B-NP
voltages  	voltages  	 NN	I-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
leadless  	leadless  	 JJ	I-NP
terminals  	terminals  	 NNS	I-NP
65-1  	65-1  	 VBP	O
to  	to  	 TO	O
65-6  	65-6  	 CD	O
depend  	depend  	 NNS	O
solely  	solely  	 RB	O
on  	on  	 IN	O
the  	the  	 DT	O
pull-up  	pull-up  	 JJ	O
resistor 	resistor 	 NN	O
,  	,  	 ,	O
the  	the  	 DT	O
pull-down  	pull-down  	 JJ	O
resistor 	resistor 	 NN	O
,  	,  	 ,	O
or  	or  	 CC	O
the  	the  	 DT	O
floating  	floating  	 JJ	O
state 	state 	 NN	O
.  	.  	 .	O
FIGS.  	FIGS.  	 NNP	O
3A  	3A  	 NNP	O
to  	to  	 TO	O
3C  	3C  	 CD	O
are  	are  	 VBP	O
drawings  	drawings  	 NNS	O
for  	for  	 IN	O
describing  	describing  	 VBG	O
the  	the  	 DT	O
diagnosis  	diagnosis  	 NN	O
principles  	principles  	 NNS	O
by  	by  	 IN	O
the  	the  	 DT	O
fault  	fault  	 NN	O
diagnosing  	diagnosing  	 NN	O
unit  	unit  	 NN	O
and  	and  	 CC	O
when  	when  	 WRB	O
a  	a  	 DT	O
pull-up  	pull-up  	 JJ	O
resistor  	resistor  	 NN	O
is  	is  	 VBZ	O
connected  	connected  	 VBN	O
to  	to  	 TO	O
an  	an  	 DT	O
input  	input  	 NN	O
line  	line  	 NN	O
of  	of  	 IN	O
an  	an  	 DT	O
external  	external  	 JJ	O
circuit 	circuit 	 NN	O
.  	.  	 .	O
FIG.  	FIG.  	 NNP	O
3A  	3A  	 NNP	O
particularly  	particularly  	 RB	O
depicts  	depicts  	 VBZ	O
an  	an  	 DT	O
output  	output  	 NN	O
system  	system  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
output  	output  	 NN	O
circuit  	circuit  	 NN	O
64-1  	64-1  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
integrated  	integrated  	 JJ	O
circuit  	circuit  	 NN	O
10 	10 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
the  	the  	 DT	O
external  	external  	 JJ	O
circuit  	circuit  	 NN	O
66-1  	66-1  	 VBZ	O
connected  	connected  	 VBN	O
to  	to  	 TO	O
the  	the  	 DT	O
leadless  	leadless  	 JJ	O
terminal  	terminal  	 NN	O
65-1  	65-1  	 NN	O
is  	is  	 VBZ	O
connected  	connected  	 VBN	O
to  	to  	 TO	O
a  	a  	 DT	O
power  	power  	 NN	O
source  	source  	 NN	O
line  	line  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
power  	power  	 NN	O
source  	source  	 NN	O
voltage  	voltage  	 VBD	O
Vc  	Vc  	 NNP	O
with  	with  	 IN	O
a  	a  	 DT	O
pull-up  	pull-up  	 JJ	O
resistor  	resistor  	 NN	O
90 	90 	 CD	O
.  	.  	 .	O
Also 	Also 	 RB	O
,  	,  	 ,	O
the  	the  	 DT	O
pseudo-output  	pseudo-output  	 JJ	O
unit  	unit  	 NN	O
78  	78  	 CD	O
provided  	provided  	 VBN	O
to  	to  	 TO	O
the  	the  	 DT	O
integrated  	integrated  	 JJ	O
circuit  	circuit  	 NN	O
10  	10  	 CD	O
makes  	makes  	 VBZ	O
a  	a  	 DT	O
serial  	serial  	 JJ	O
connection  	connection  	 NN	O
of  	of  	 IN	O
resistances  	resistances  	 CD	O
86  	86  	 CD	O
and  	and  	 CC	O
88  	88  	 CD	O
to  	to  	 TO	O
a  	a  	 DT	O
portion  	portion  	 NN	O
between  	between  	 IN	O
the  	the  	 DT	O
power  	power  	 NN	O
source  	source  	 NN	O
line  	line  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
power  	power  	 NN	O
source  	source  	 NN	O
voltage  	voltage  	 VBD	O
Vc  	Vc  	 NNP	O
and  	and  	 CC	O
ground 	ground 	 NN	O
,  	,  	 ,	O
and  	and  	 CC	O
a  	a  	 DT	O
voltage  	voltage  	 NN	O
at  	at  	 IN	O
its  	its  	 PRP$	O
connecting  	connecting  	 JJ	O
point  	point  	 NN	O
is  	is  	 VBZ	O
taken  	taken  	 VBN	O
as  	as  	 IN	O
a  	a  	 DT	O
pseudo-output  	pseudo-output  	 JJ	O
voltage  	voltage  	 JJ	O
Vs  	Vs  	 NNS	O
for  	for  	 IN	O
output 	output 	 NN	O
.  	.  	 .	O
Here 	Here 	 RB	O
,  	,  	 ,	O
when  	when  	 WRB	O
resistance  	resistance  	 NN	O
values  	values  	 NNS	O
of  	of  	 IN	O
the  	the  	 DT	O
resistances  	resistances  	 JJ	O
86  	86  	 CD	O
and  	and  	 CC	O
88  	88  	 CD	O
are  	are  	 VBP	O
taken  	taken  	 VBN	O
as  	as  	 IN	O
R1  	R1  	 NNP	O
and  	and  	 CC	O
R2 	R2 	 NNP	O
,  	,  	 ,	O
respectively 	respectively 	 RB	O
,  	,  	 ,	O
R1=R2  	R1=R2  	 NNP	O
is  	is  	 VBZ	O
set 	set 	 VBN	O
,  	,  	 ,	O
for  	for  	 IN	O
example 	example 	 NN	O
.  	.  	 .	O
Therefore 	Therefore 	 RB	O
,  	,  	 ,	O
the  	the  	 DT	O
pseudo-output  	pseudo-output  	 JJ	O
voltage  	voltage  	 JJ	O
Vs  	Vs  	 NNS	O
with  	with  	 IN	O
the  	the  	 DT	O
switch  	switch  	 NN	O
74-1  	74-1  	 VBZ	O
being  	being  	 VBG	O
cut  	cut  	 NN	O
is  	is  	 VBZ	O
Vs=Vc 	Vs=Vc 	 CD	O
/ 	/ 	 CD	O
2 	2 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
leadless  	leadless  	 JJ	O
terminal  	terminal  	 NN	O
65-1  	65-1  	 NN	O
does  	does  	 VBZ	O
not  	not  	 RB	O
have  	have  	 VB	O
a  	a  	 DT	O
foreign  	foreign  	 JJ	O
matter  	matter  	 NN	O
or  	or  	 CC	O
the  	the  	 DT	O
like  	like  	 JJ	O
at  	at  	 IN	O
the  	the  	 DT	O
normal  	normal  	 JJ	O
time 	time 	 NN	O
,  	,  	 ,	O
but  	but  	 CC	O
may  	may  	 MD	O
have  	have  	 VB	O
a  	a  	 DT	O
foreign  	foreign  	 JJ	O
matter  	matter  	 NN	O
92  	92  	 CD	O
or  	or  	 CC	O
a  	a  	 DT	O
foreign  	foreign  	 JJ	O
matter  	matter  	 NN	O
94  	94  	 CD	O
attached  	attached  	 JJ	O
thereto  	thereto  	 NN	O
for  	for  	 IN	O
some  	some  	 DT	O
reason 	reason 	 NN	O
.  	.  	 .	O
The  	The  	 DT	O
foreign  	foreign  	 JJ	O
matter  	matter  	 NN	O
92  	92  	 CD	O
is  	is  	 VBZ	O
attached  	attached  	 VBN	O
between  	between  	 IN	O
the  	the  	 DT	O
leadless  	leadless  	 JJ	O
terminal  	terminal  	 NN	O
65-1  	65-1  	 NN	O
and  	and  	 CC	O
Vc  	Vc  	 NNP	O
of  	of  	 IN	O
the  	the  	 DT	O
power  	power  	 NN	O
source  	source  	 NN	O
line 	line 	 NN	O
,  	,  	 ,	O
and  	and  	 CC	O
has  	has  	 VBZ	O
a  	a  	 DT	O
resistance  	resistance  	 NN	O
component  	component  	 NN	O
Rx 	Rx 	 NNP	O
.  	.  	 .	O
Furthermore 	Furthermore 	 RB	O
,  	,  	 ,	O
the  	the  	 DT	O
foreign  	foreign  	 JJ	O
matter  	matter  	 NN	O
94  	94  	 CD	O
is  	is  	 VBZ	O
attached  	attached  	 VBN	O
between  	between  	 IN	O
the  	the  	 DT	O
leadless  	leadless  	 JJ	O
terminal  	terminal  	 NN	O
65-1  	65-1  	 NN	O
and  	and  	 CC	O
the  	the  	 DT	O
ground  	ground  	 NN	O
pattern  	pattern  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
external  	external  	 JJ	O
circuit 	circuit 	 NN	O
,  	,  	 ,	O
and  	and  	 CC	O
similarly  	similarly  	 RB	O
has  	has  	 VBZ	O
a  	a  	 DT	O
resistance  	resistance  	 NN	O
component  	component  	 NN	O
Ry 	Ry 	 NNP	O
.  	.  	 .	O
Here 	Here 	 RB	O
,  	,  	 ,	O
depending  	depending  	 VBG	O
on  	on  	 IN	O
the  	the  	 DT	O
state  	state  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
foreign  	foreign  	 JJ	O
matters 	matters 	 NNS	O
,  	,  	 ,	O
the  	the  	 DT	O
resistance  	resistance  	 NN	O
components  	components  	 NNS	O
Rx  	Rx  	 NNP	O
and  	and  	 CC	O
Ry  	Ry  	 NNP	O
have  	have  	 VBP	O
varying  	varying  	 VBG	O
values  	values  	 NNS	O
and  	and  	 CC	O
are  	are  	 VBP	O
not  	not  	 RB	O
constant 	constant 	 JJ	O
.  	.  	 .	O
In  	In  	 IN	O
operation 	operation 	 NN	O
,  	,  	 ,	O
the  	the  	 DT	O
fault  	fault  	 NN	O
diagnosing  	diagnosing  	 NN	O
unit  	unit  	 NN	O
turns  	turns  	 VBZ	O
off  	off  	 RP	O
the  	the  	 DT	O
switch  	switch  	 NN	O
70-1  	70-1  	 VBZ	O
as  	as  	 RB	O
shown  	shown  	 VBN	O
to  	to  	 TO	O
cut  	cut  	 VB	O
the  	the  	 DT	O
output  	output  	 NN	O
circuit  	circuit  	 NN	O
64-1  	64-1  	 NN	O
from  	from  	 IN	O
the  	the  	 DT	O
leadless  	leadless  	 JJ	O
terminal  	terminal  	 NN	O
65-1 	65-1 	 NN	O
,  	,  	 ,	O
and  	and  	 CC	O
simultaneously  	simultaneously  	 RB	O
turns  	turns  	 VBZ	O
on  	on  	 IN	O
the  	the  	 DT	O
switch  	switch  	 NN	O
74-1  	74-1  	 NN	O
to  	to  	 TO	O
apply  	apply  	 VB	O
the  	the  	 DT	O
pseudo-output  	pseudo-output  	 JJ	O
voltage  	voltage  	 JJ	O
Vs  	Vs  	 NNS	O
from  	from  	 IN	O
the  	the  	 DT	O
pseudo-output  	pseudo-output  	 JJ	O
unit  	unit  	 NN	O
78  	78  	 CD	O
to  	to  	 TO	O
the  	the  	 DT	O
leadless  	leadless  	 JJ	O
terminal  	terminal  	 NN	O
65-1 	65-1 	 NN	O
.  	.  	 .	O
In  	In  	 IN	O
this  	this  	 DT	O
state 	state 	 NN	O
,  	,  	 ,	O
the  	the  	 DT	O
voltage  	voltage  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
leadless  	leadless  	 JJ	O
terminal  	terminal  	 NN	O
65-1  	65-1  	 NN	O
is  	is  	 VBZ	O
measured  	measured  	 VBN	O
by  	by  	 IN	O
the  	the  	 DT	O
measuring  	measuring  	 JJ	O
unit  	unit  	 NN	O
80 	80 	 CD	O
.  	.  	 .	O
FIG.  	FIG.  	 CD	O
3B  	3B  	 CD	O
shows 	shows 	 NNS	O
,  	,  	 ,	O
with  	with  	 IN	O
the  	the  	 DT	O
fault  	fault  	 NN	O
diagnosing  	diagnosing  	 NN	O
unit  	unit  	 NN	O
being  	being  	 VBG	O
in  	in  	 IN	O
operation 	operation 	 NN	O
,  	,  	 ,	O
the  	the  	 DT	O
resistances  	resistances  	 JJ	O
86  	86  	 CD	O
and  	and  	 CC	O
88  	88  	 CD	O
of  	of  	 IN	O
the  	the  	 DT	O
pseudo-output  	pseudo-output  	 JJ	O
unit  	unit  	 NN	O
78  	78  	 CD	O
for  	for  	 IN	O
the  	the  	 DT	O
leadless  	leadless  	 JJ	O
terminal  	terminal  	 NN	O
65-1 	65-1 	 NN	O
,  	,  	 ,	O
the  	the  	 DT	O
pull-up  	pull-up  	 JJ	O
resistor  	resistor  	 NN	O
90  	90  	 CD	O
of  	of  	 IN	O
the  	the  	 DT	O
input  	input  	 NN	O
line  	line  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
external  	external  	 JJ	O
circuit  	circuit  	 NN	O
66-1 	66-1 	 NN	O
,  	,  	 ,	O
and  	and  	 CC	O
further  	further  	 RBR	O
an  	an  	 DT	O
equivalent  	equivalent  	 JJ	O
circuit  	circuit  	 NN	O
by  	by  	 IN	O
the  	the  	 DT	O
foreign  	foreign  	 JJ	O
matters  	matters  	 NNS	O
92  	92  	 CD	O
and  	and  	 CC	O
94  	94  	 CD	O
attached  	attached  	 VBN	O
to  	to  	 TO	O
the  	the  	 DT	O
leadless  	leadless  	 JJ	O
terminal  	terminal  	 NN	O
65-1 	65-1 	 NN	O
.  	.  	 .	O
In  	In  	 IN	O
FIG.  	FIG.  	 CD	O
3B 	3B 	 CD	O
,  	,  	 ,	O
when  	when  	 WRB	O
no  	no  	 DT	O
foreign  	foreign  	 JJ	O
matter  	matter  	 NN	O
is  	is  	 VBZ	O
attached  	attached  	 VBN	O
to  	to  	 TO	O
the  	the  	 DT	O
leadless  	leadless  	 JJ	O
terminal  	terminal  	 NN	O
65-1 	65-1 	 NN	O
,  	,  	 ,	O
a  	a  	 DT	O
resistor  	resistor  	 JJ	O
circuit  	circuit  	 NN	O
formed  	formed  	 VBN	O
of  	of  	 IN	O
the  	the  	 DT	O
resistances  	resistances  	 JJ	O
86  	86  	 CD	O
and  	and  	 CC	O
88  	88  	 CD	O
and  	and  	 CC	O
the  	the  	 DT	O
pull-up  	pull-up  	 JJ	O
resistor  	resistor  	 NN	O
90  	90  	 CD	O
is  	is  	 VBZ	O
configured 	configured 	 VBN	O
.  	.  	 .	O
The  	The  	 DT	O
voltage  	voltage  	 JJ	O
Vs  	Vs  	 NNS	O
of  	of  	 IN	O
the  	the  	 DT	O
leadless  	leadless  	 JJ	O
terminal  	terminal  	 NN	O
65-1  	65-1  	 NN	O
at  	at  	 IN	O
this  	this  	 DT	O
time  	time  	 NN	O
is 	is 	 VBZ	O
:  	:  	 :	O
Vs  	Vs  	 NNP	O
=  	=  	 NNP	O
R  	R  	 NNP	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
& 	& 	 CC	O
# 	# 	 #	O
x2003 	x2003 	 CD	O
;  	;  	 :	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
2  	2  	 CD	O
(  	(  	 -LRB-	O
R  	R  	 NNP	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
& 	& 	 CC	O
# 	# 	 #	O
x2003 	x2003 	 CD	O
;  	;  	 :	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
1  	1  	 CD	O
/ 	/ 	 CD	O
/  	/  	 CD	O
R  	R  	 NN	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
& 	& 	 CC	O
# 	# 	 #	O
x2003 	x2003 	 CD	O
;  	;  	 :	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
3  	3  	 LS	O
)  	)  	 -RRB-	O
+  	+  	 NNP	O
R  	R  	 NNP	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
& 	& 	 CC	O
# 	# 	 #	O
x2003 	x2003 	 CD	O
;  	;  	 :	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
2  	2  	 CD	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
Vc  	Vc  	 NNP	O
[  	[  	 -LRB-	O
Equation  	Equation  	 NNP	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
& 	& 	 CC	O
# 	# 	 #	O
x2003 	x2003 	 CD	O
;  	;  	 :	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
1  	1  	 LS	O
]  	]  	 -RRB-	O
Here 	Here 	 RB	O
,  	,  	 ,	O
when  	when  	 WRB	O
R1=R2=R3 	R1=R2=R3 	 NNP	O
,  	,  	 ,	O
Vs  	Vs  	 NNP	O
becomes  	becomes  	 VBZ	O
as  	as  	 IN	O
Vs=Vc 	Vs=Vc 	 NNP	O
& 	& 	 CC	O
# 	# 	 #	O
xd7 	xd7 	 CD	O
; 	; 	 :	O
2 	2 	 CD	O
/ 	/ 	 CD	O
3 	3 	 CD	O
,  	,  	 ,	O
where  	where  	 WRB	O
( 	( 	 -LRB-	O
R1 	R1 	 CD	O
/ 	/ 	 CD	O
/ 	/ 	 CD	O
R3 	R3 	 CD	O
)  	)  	 -RRB-	O
represents  	represents  	 VBZ	O
a  	a  	 DT	O
parallel  	parallel  	 JJ	O
resistance  	resistance  	 NN	O
value  	value  	 NN	O
of  	of  	 IN	O
& 	& 	 CC	O
# 	# 	 #	O
x201c 	x201c 	 CD	O
; 	; 	 :	O
1 	1 	 CD	O
/ 	/ 	 CD	O
{ 	{ 	 CD	O
( 	( 	 -LRB-	O
1 	1 	 CD	O
/ 	/ 	 CD	O
R1 	R1 	 CD	O
) 	) 	 -RRB-	O
+ 	+ 	 NNP	O
( 	( 	 -LRB-	O
1 	1 	 CD	O
/ 	/ 	 CD	O
R3 	R3 	 CD	O
) 	) 	 -RRB-	O
} 	} 	 -RRB-	O
& 	& 	 CC	O
# 	# 	 #	O
x201d 	x201d 	 CD	O
;  	;  	 :	O
of  	of  	 IN	O
the  	the  	 DT	O
resistances  	resistances  	 JJ	O
R1  	R1  	 NN	O
and  	and  	 CC	O
R3  	R3  	 CD	O
in  	in  	 IN	O
a  	a  	 DT	O
simple  	simple  	 JJ	O
form 	form 	 NN	O
.  	.  	 .	O
FIG.  	FIG.  	 NNP	O
3C  	3C  	 NNP	O
shows  	shows  	 VBZ	O
a  	a  	 DT	O
normal  	normal  	 JJ	O
voltage  	voltage  	 JJ	O
Vs  	Vs  	 NNS	O
with  	with  	 IN	O
respect  	respect  	 NN	O
to  	to  	 TO	O
the  	the  	 DT	O
power  	power  	 NN	O
supply  	supply  	 NN	O
voltage  	voltage  	 VBD	O
Vc  	Vc  	 NNP	O
in  	in  	 IN	O
the  	the  	 DT	O
normal  	normal  	 JJ	O
state  	state  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
leadless  	leadless  	 JJ	O
terminal  	terminal  	 NN	O
65-1 	65-1 	 NN	O
.  	.  	 .	O
A  	A  	 DT	O
range  	range  	 NN	O
centering  	centering  	 NN	O
on  	on  	 IN	O
the  	the  	 DT	O
voltage  	voltage  	 NN	O
at  	at  	 IN	O
the  	the  	 DT	O
normal  	normal  	 JJ	O
time  	time  	 NN	O
with  	with  	 IN	O
& 	& 	 CC	O
# 	# 	 #	O
xb1 	xb1 	 CD	O
; 	; 	 :	O
& 	& 	 CC	O
# 	# 	 #	O
x394 	x394 	 CD	O
; 	; 	 :	O
V  	V  	 NNP	O
is  	is  	 VBZ	O
denoted  	denoted  	 VBN	O
as  	as  	 IN	O
a  	a  	 DT	O
normal  	normal  	 JJ	O
voltage  	voltage  	 JJ	O
range  	range  	 NN	O
98 	98 	 CD	O
.  	.  	 .	O
On  	On  	 IN	O
the  	the  	 DT	O
other  	other  	 JJ	O
hand 	hand 	 NN	O
,  	,  	 ,	O
as  	as  	 RB	O
to  	to  	 TO	O
the  	the  	 DT	O
leadless  	leadless  	 JJ	O
terminal  	terminal  	 NN	O
65-1  	65-1  	 VBZ	O
as  	as  	 RB	O
shown  	shown  	 VBN	O
in  	in  	 IN	O
FIG.  	FIG.  	 CD	O
3A 	3A 	 CD	O
,  	,  	 ,	O
when  	when  	 WRB	O
the  	the  	 DT	O
foreign  	foreign  	 JJ	O
matter  	matter  	 NN	O
92  	92  	 CD	O
is  	is  	 VBZ	O
attached  	attached  	 VBN	O
between  	between  	 IN	O
the  	the  	 DT	O
leadless  	leadless  	 JJ	O
terminal  	terminal  	 NN	O
65-1  	65-1  	 NN	O
and  	and  	 CC	O
the  	the  	 DT	O
power  	power  	 NN	O
supply  	supply  	 NN	O
line  	line  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
power  	power  	 NN	O
voltage  	voltage  	 VBD	O
Vc 	Vc 	 NNP	O
,  	,  	 ,	O
as  	as  	 RB	O
shown  	shown  	 VBN	O
in  	in  	 IN	O
FIG.  	FIG.  	 CD	O
3B 	3B 	 CD	O
,  	,  	 ,	O
the  	the  	 DT	O
resistance  	resistance  	 NN	O
component  	component  	 NN	O
Rx  	Rx  	 NNP	O
is  	is  	 VBZ	O
added  	added  	 VBN	O
due  	due  	 JJ	O
to  	to  	 TO	O
the  	the  	 DT	O
foreign  	foreign  	 JJ	O
matter  	matter  	 NN	O
92 	92 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
voltage  	voltage  	 JJ	O
Vs  	Vs  	 NNS	O
of  	of  	 IN	O
the  	the  	 DT	O
leadless  	leadless  	 JJ	O
terminal  	terminal  	 NN	O
65-1  	65-1  	 NN	O
in  	in  	 IN	O
this  	this  	 DT	O
case  	case  	 NN	O
is 	is 	 VBZ	O
:  	:  	 :	O
Vs  	Vs  	 NNP	O
=  	=  	 NNP	O
R  	R  	 NNP	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
& 	& 	 CC	O
# 	# 	 #	O
x2003 	x2003 	 CD	O
;  	;  	 :	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
2  	2  	 CD	O
(  	(  	 -LRB-	O
R  	R  	 NNP	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
& 	& 	 CC	O
# 	# 	 #	O
x2003 	x2003 	 CD	O
;  	;  	 :	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
1  	1  	 CD	O
/ 	/ 	 CD	O
/  	/  	 CD	O
R  	R  	 NN	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
& 	& 	 CC	O
# 	# 	 #	O
x2003 	x2003 	 CD	O
;  	;  	 :	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
3  	3  	 CD	O
/ 	/ 	 CD	O
/  	/  	 CD	O
Rx  	Rx  	 NNP	O
)  	)  	 -RRB-	O
+  	+  	 NNP	O
R  	R  	 NNP	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
& 	& 	 CC	O
# 	# 	 #	O
x2003 	x2003 	 CD	O
;  	;  	 :	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
2  	2  	 CD	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
Vc  	Vc  	 NNP	O
[  	[  	 -LRB-	O
Equation  	Equation  	 NNP	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
& 	& 	 CC	O
# 	# 	 #	O
x2003 	x2003 	 CD	O
;  	;  	 :	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
2  	2  	 LS	O
]  	]  	 -RRB-	O
and  	and  	 CC	O
thus  	thus  	 RB	O
the  	the  	 DT	O
voltage  	voltage  	 JJ	O
Vs  	Vs  	 NNS	O
of  	of  	 IN	O
the  	the  	 DT	O
leadless  	leadless  	 JJ	O
terminal  	terminal  	 NN	O
65-1  	65-1  	 NN	O
is  	is  	 VBZ	O
increase  	increase  	 NN	O
by  	by  	 IN	O
the  	the  	 DT	O
addition  	addition  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
resistance  	resistance  	 NN	O
component  	component  	 NN	O
Rx  	Rx  	 NNP	O
due  	due  	 JJ	O
to  	to  	 TO	O
the  	the  	 DT	O
foreign  	foreign  	 JJ	O
matter  	matter  	 NN	O
92 	92 	 CD	O
.  	.  	 .	O
Therefore 	Therefore 	 RB	O
,  	,  	 ,	O
a  	a  	 DT	O
voltage  	voltage  	 JJ	O
range  	range  	 NN	O
exceeding  	exceeding  	 VBG	O
the  	the  	 DT	O
normal  	normal  	 JJ	O
voltage  	voltage  	 JJ	O
range  	range  	 NN	O
in  	in  	 IN	O
FIG.  	FIG.  	 NNP	O
3C  	3C  	 NNP	O
is  	is  	 VBZ	O
taken  	taken  	 VBN	O
as  	as  	 IN	O
an  	an  	 DT	O
abnormal  	abnormal  	 JJ	O
voltage  	voltage  	 JJ	O
range  	range  	 NN	O
100 	100 	 CD	O
.  	.  	 .	O
Also 	Also 	 RB	O
,  	,  	 ,	O
as  	as  	 RB	O
shown  	shown  	 VBN	O
in  	in  	 IN	O
FIG.  	FIG.  	 CD	O
3A 	3A 	 CD	O
,  	,  	 ,	O
when  	when  	 WRB	O
the  	the  	 DT	O
foreign  	foreign  	 JJ	O
matter  	matter  	 NN	O
94  	94  	 CD	O
is  	is  	 VBZ	O
attached  	attached  	 VBN	O
between  	between  	 IN	O
the  	the  	 DT	O
leadless  	leadless  	 JJ	O
terminal  	terminal  	 NN	O
65-1  	65-1  	 NN	O
and  	and  	 CC	O
the  	the  	 DT	O
external  	external  	 JJ	O
ground  	ground  	 NN	O
pattern 	pattern 	 NN	O
,  	,  	 ,	O
the  	the  	 DT	O
resistance  	resistance  	 NN	O
component  	component  	 NN	O
Ry  	Ry  	 NNP	O
is  	is  	 VBZ	O
added  	added  	 VBN	O
to  	to  	 TO	O
FIG.  	FIG.  	 CD	O
3B  	3B  	 CD	O
due  	due  	 JJ	O
to  	to  	 TO	O
the  	the  	 DT	O
foreign  	foreign  	 JJ	O
matter  	matter  	 NN	O
94 	94 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
voltage  	voltage  	 JJ	O
Vs  	Vs  	 NNS	O
of  	of  	 IN	O
the  	the  	 DT	O
leadless  	leadless  	 JJ	O
terminal  	terminal  	 NN	O
65-1  	65-1  	 NN	O
in  	in  	 IN	O
this  	this  	 DT	O
case  	case  	 NN	O
is 	is 	 VBZ	O
:  	:  	 :	O
Vs  	Vs  	 NNP	O
=  	=  	 NNP	O
R  	R  	 NNP	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
& 	& 	 CC	O
# 	# 	 #	O
x2003 	x2003 	 CD	O
;  	;  	 :	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
2  	2  	 CD	O
(  	(  	 -LRB-	O
R  	R  	 NNP	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
& 	& 	 CC	O
# 	# 	 #	O
x2003 	x2003 	 CD	O
;  	;  	 :	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
1  	1  	 CD	O
/ 	/ 	 CD	O
/  	/  	 CD	O
R  	R  	 NN	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
& 	& 	 CC	O
# 	# 	 #	O
x2003 	x2003 	 CD	O
;  	;  	 :	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
3  	3  	 LS	O
)  	)  	 -RRB-	O
+  	+  	 NNP	O
(  	(  	 -LRB-	O
R  	R  	 NNP	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
& 	& 	 CC	O
# 	# 	 #	O
x2003 	x2003 	 CD	O
;  	;  	 :	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
2  	2  	 CD	O
/ 	/ 	 CD	O
/  	/  	 CD	O
Ry  	Ry  	 NNP	O
)  	)  	 -RRB-	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
Vc  	Vc  	 NNP	O
[  	[  	 -LRB-	O
Equation  	Equation  	 NNP	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
& 	& 	 CC	O
# 	# 	 #	O
x2003 	x2003 	 CD	O
;  	;  	 :	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
3  	3  	 LS	O
]  	]  	 -RRB-	O
In  	In  	 IN	O
this  	this  	 DT	O
case 	case 	 NN	O
,  	,  	 ,	O
with  	with  	 IN	O
the  	the  	 DT	O
resistance  	resistance  	 NN	O
component  	component  	 NN	O
Ry  	Ry  	 NNS	O
being  	being  	 VBG	O
added  	added  	 VBN	O
due  	due  	 JJ	O
to  	to  	 TO	O
the  	the  	 DT	O
foreign  	foreign  	 JJ	O
matter  	matter  	 NN	O
94 	94 	 CD	O
,  	,  	 ,	O
the  	the  	 DT	O
voltage  	voltage  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
leadless  	leadless  	 JJ	O
terminal  	terminal  	 NN	O
65-1  	65-1  	 NN	O
is  	is  	 VBZ	O
below  	below  	 IN	O
the  	the  	 DT	O
normal  	normal  	 JJ	O
voltage  	voltage  	 JJ	O
range  	range  	 NN	O
98  	98  	 CD	O
in  	in  	 IN	O
FIG.  	FIG.  	 CD	O
3C 	3C 	 CD	O
.  	.  	 .	O
Therefore 	Therefore 	 RB	O
,  	,  	 ,	O
a  	a  	 DT	O
voltage  	voltage  	 JJ	O
range  	range  	 NN	O
under  	under  	 IN	O
the  	the  	 DT	O
normal  	normal  	 JJ	O
voltage  	voltage  	 JJ	O
range  	range  	 NN	O
98  	98  	 CD	O
is  	is  	 VBZ	O
taken  	taken  	 VBN	O
as  	as  	 IN	O
the  	the  	 DT	O
abnormal  	abnormal  	 JJ	O
voltage  	voltage  	 JJ	O
range  	range  	 NN	O
102 	102 	 CD	O
.  	.  	 .	O
As  	As  	 IN	O
such 	such 	 JJ	O
,  	,  	 ,	O
when  	when  	 WRB	O
the  	the  	 DT	O
pull-up  	pull-up  	 JJ	O
resistor  	resistor  	 NN	O
90  	90  	 CD	O
is  	is  	 VBZ	O
connected  	connected  	 VBN	O
to  	to  	 TO	O
the  	the  	 DT	O
external  	external  	 JJ	O
circuit  	circuit  	 NN	O
66-1 	66-1 	 NN	O
,  	,  	 ,	O
the  	the  	 DT	O
normal  	normal  	 JJ	O
voltage  	voltage  	 JJ	O
range  	range  	 NN	O
98  	98  	 CD	O
and  	and  	 CC	O
the  	the  	 DT	O
abnormal  	abnormal  	 JJ	O
voltage  	voltage  	 JJ	O
areas  	areas  	 NNS	O
100  	100  	 CD	O
and  	and  	 CC	O
102  	102  	 CD	O
in  	in  	 IN	O
FIG.  	FIG.  	 NNP	O
3C  	3C  	 NNP	O
are  	are  	 VBP	O
set  	set  	 VBN	O
in  	in  	 IN	O
advance  	advance  	 NN	O
as  	as  	 IN	O
determination  	determination  	 NN	O
criteria  	criteria  	 NNS	O
in  	in  	 IN	O
the  	the  	 DT	O
determining  	determining  	 JJ	O
unit  	unit  	 NN	O
82  	82  	 CD	O
of  	of  	 IN	O
FIGS.  	FIGS.  	 NNP	O
2A  	2A  	 NNP	O
and  	and  	 CC	O
2B 	2B 	 NNP	O
.  	.  	 .	O
In  	In  	 IN	O
comparison  	comparison  	 NN	O
with  	with  	 IN	O
the  	the  	 DT	O
measured  	measured  	 VBN	O
voltage  	voltage  	 JJ	O
Vs  	Vs  	 NNS	O
of  	of  	 IN	O
the  	the  	 DT	O
leadless  	leadless  	 JJ	O
terminal  	terminal  	 NN	O
obtained  	obtained  	 VBN	O
through  	through  	 IN	O
measurement  	measurement  	 NN	O
by  	by  	 IN	O
the  	the  	 DT	O
measuring  	measuring  	 JJ	O
unit  	unit  	 NN	O
80  	80  	 CD	O
through  	through  	 IN	O
a  	a  	 DT	O
fault  	fault  	 NN	O
testing  	testing  	 NN	O
operation 	operation 	 NN	O
,  	,  	 ,	O
it  	it  	 PRP	O
is  	is  	 VBZ	O
determined  	determined  	 VBN	O
whether  	whether  	 IN	O
the  	the  	 DT	O
voltage  	voltage  	 NN	O
is  	is  	 VBZ	O
a  	a  	 DT	O
normal  	normal  	 JJ	O
voltage  	voltage  	 NN	O
or  	or  	 CC	O
an  	an  	 DT	O
abnormal  	abnormal  	 JJ	O
voltage 	voltage 	 NN	O
.  	.  	 .	O
FIGS.  	FIGS.  	 NNP	O
4A  	4A  	 NNP	O
to  	to  	 TO	O
4C  	4C  	 CD	O
are  	are  	 VBP	O
drawings  	drawings  	 NNS	O
for  	for  	 IN	O
describing  	describing  	 VBG	O
the  	the  	 DT	O
fault  	fault  	 NN	B-NP
diagnosing  	diagnosing  	 NN	I-NP
unit  	unit  	 NN	I-NP
and  	and  	 CC	O
diagnosis  	diagnosis  	 NN	B-NP
principles  	principles  	 NNS	I-NP
when  	when  	 WRB	O
a  	a  	 DT	O
pull-down  	pull-down  	 JJ	O
resistor  	resistor  	 NN	O
is  	is  	 VBZ	O
connected  	connected  	 VBN	O
to  	to  	 TO	O
the  	the  	 DT	O
input  	input  	 NN	B-NP
line  	line  	 NN	I-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
external  	external  	 JJ	I-NP
circuit 	circuit 	 NN	I-NP
.  	.  	 .	O
FIG.  	FIG.  	 NNP	O
4A  	4A  	 NNP	O
particularly  	particularly  	 RB	O
depicts  	depicts  	 VBZ	O
an  	an  	 DT	O
output  	output  	 NN	B-NP
system  	system  	 NN	I-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
output  	output  	 NN	I-NP
circuit  	circuit  	 NN	I-NP
64-1 	64-1 	 NN	O
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
a  	a  	 DT	O
pull-down  	pull-down  	 JJ	O
resistor  	resistor  	 NN	O
96  	96  	 CD	O
is  	is  	 VBZ	O
connected  	connected  	 VBN	O
to  	to  	 TO	O
the  	the  	 DT	O
external  	external  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
66-1  	66-1  	 VBZ	O
connected  	connected  	 VBN	O
to  	to  	 TO	O
the  	the  	 DT	O
leadless  	leadless  	 JJ	B-NP
terminal  	terminal  	 NN	I-NP
65-1 	65-1 	 NN	O
.  	.  	 .	O
There  	There  	 EX	O
is  	is  	 VBZ	O
a  	a  	 DT	O
possibility  	possibility  	 NN	O
of  	of  	 IN	O
existence  	existence  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
foreign  	foreign  	 JJ	O
matter  	matter  	 NN	O
92  	92  	 CD	O
attached  	attached  	 VBN	O
between  	between  	 IN	O
the  	the  	 DT	O
power  	power  	 NN	B-NP
source  	source  	 NN	I-NP
line  	line  	 NN	I-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
power  	power  	 NN	I-NP
source  	source  	 NN	I-NP
voltage  	voltage  	 VBD	I-NP
Vc  	Vc  	 NNP	I-NP
and  	and  	 CC	O
the  	the  	 DT	O
leadless  	leadless  	 JJ	B-NP
terminal  	terminal  	 NN	I-NP
65-1  	65-1  	 NN	O
or  	or  	 CC	O
the  	the  	 DT	O
foreign  	foreign  	 JJ	O
matter  	matter  	 NN	O
94  	94  	 CD	O
attached  	attached  	 VBN	O
between  	between  	 IN	O
the  	the  	 DT	O
ground  	ground  	 NN	B-NP
pattern  	pattern  	 NN	I-NP
and  	and  	 CC	O
the  	the  	 DT	O
leadless  	leadless  	 JJ	B-NP
terminal  	terminal  	 NN	I-NP
65-1 	65-1 	 NN	O
.  	.  	 .	O
FIG.  	FIG.  	 NNP	O
4B  	4B  	 NNP	O
shows  	shows  	 VBZ	O
an  	an  	 DT	O
equivalent  	equivalent  	 JJ	O
circuit  	circuit  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
resistance  	resistance  	 NN	B-NP
connection  	connection  	 NN	I-NP
with  	with  	 IN	O
respect  	respect  	 NN	O
to  	to  	 TO	O
the  	the  	 DT	O
leadless  	leadless  	 JJ	B-NP
terminal  	terminal  	 NN	I-NP
65-1  	65-1  	 NN	O
of  	of  	 IN	O
FIG.  	FIG.  	 CD	O
4A 	4A 	 CD	O
.  	.  	 .	O
At  	At  	 IN	O
the  	the  	 DT	O
normal  	normal  	 JJ	B-NP
time 	time 	 NN	I-NP
,  	,  	 ,	O
the  	the  	 DT	O
resistances  	resistances  	 JJ	O
86 	86 	 CD	O
,  	,  	 ,	O
88 	88 	 CD	O
,  	,  	 ,	O
96  	96  	 CD	O
form  	form  	 NN	O
a  	a  	 DT	O
resistor  	resistor  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
network 	network 	 NN	I-NP
.  	.  	 .	O
With  	With  	 IN	O
the  	the  	 DT	O
foreign  	foreign  	 JJ	O
matter  	matter  	 NN	O
92  	92  	 CD	O
or  	or  	 CC	O
94  	94  	 CD	O
being  	being  	 VBG	O
attached 	attached 	 VBN	O
,  	,  	 ,	O
the  	the  	 DT	O
corresponding  	corresponding  	 JJ	O
resistance  	resistance  	 NN	B-NP
Rx  	Rx  	 NNP	I-NP
or  	or  	 CC	O
Ry  	Ry  	 NNP	B-NP
is  	is  	 VBZ	O
added 	added 	 VBN	O
.  	.  	 .	O
Here 	Here 	 RB	O
,  	,  	 ,	O
at  	at  	 IN	O
the  	the  	 DT	O
normal  	normal  	 JJ	O
time 	time 	 NN	O
,  	,  	 ,	O
the  	the  	 DT	O
voltage  	voltage  	 JJ	O
Vs  	Vs  	 NNS	O
of  	of  	 IN	O
the  	the  	 DT	O
leadless  	leadless  	 JJ	O
terminal  	terminal  	 NN	O
65-1  	65-1  	 NN	O
in  	in  	 IN	O
FIG.  	FIG.  	 NNP	O
4B  	4B  	 NNP	O
is 	is 	 VBZ	O
:  	:  	 :	O
Vs  	Vs  	 NNP	O
=  	=  	 NNP	O
(  	(  	 -LRB-	O
R  	R  	 NNP	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
& 	& 	 CC	O
# 	# 	 #	O
x2003 	x2003 	 CD	O
;  	;  	 :	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
2  	2  	 CD	O
/ 	/ 	 CD	O
/  	/  	 CD	O
R  	R  	 NN	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
& 	& 	 CC	O
# 	# 	 #	O
x2003 	x2003 	 CD	O
;  	;  	 :	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
4  	4  	 LS	O
)  	)  	 -RRB-	O
R  	R  	 NN	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
& 	& 	 CC	O
# 	# 	 #	O
x2003 	x2003 	 CD	O
;  	;  	 :	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
1  	1  	 CD	O
+  	+  	 CD	O
(  	(  	 -LRB-	O
R  	R  	 NNP	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
& 	& 	 CC	O
# 	# 	 #	O
x2003 	x2003 	 CD	O
;  	;  	 :	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
2  	2  	 CD	O
/ 	/ 	 CD	O
/  	/  	 CD	O
R  	R  	 NN	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
& 	& 	 CC	O
# 	# 	 #	O
x2003 	x2003 	 CD	O
;  	;  	 :	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
4  	4  	 LS	O
)  	)  	 -RRB-	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
Vc  	Vc  	 NNP	O
[  	[  	 -LRB-	O
Equation  	Equation  	 NNP	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
& 	& 	 CC	O
# 	# 	 #	O
x2003 	x2003 	 CD	O
;  	;  	 :	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
4  	4  	 LS	O
]  	]  	 -RRB-	O
When  	When  	 WRB	O
the  	the  	 DT	O
foreign  	foreign  	 JJ	O
matter  	matter  	 NN	O
92  	92  	 CD	O
is  	is  	 VBZ	O
attached  	attached  	 VBN	O
between  	between  	 IN	O
the  	the  	 DT	O
power  	power  	 NN	O
source  	source  	 NN	O
line  	line  	 NN	O
and  	and  	 CC	O
the  	the  	 DT	O
leadless  	leadless  	 JJ	O
terminal 	terminal 	 NN	O
,  	,  	 ,	O
the  	the  	 DT	O
voltage  	voltage  	 JJ	O
Vs  	Vs  	 NNP	O
is 	is 	 VBZ	O
:  	:  	 :	O
Vs  	Vs  	 NNP	O
=  	=  	 NNP	O
(  	(  	 -LRB-	O
R  	R  	 NNP	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
& 	& 	 CC	O
# 	# 	 #	O
x2003 	x2003 	 CD	O
;  	;  	 :	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
2  	2  	 CD	O
/ 	/ 	 CD	O
/  	/  	 CD	O
R  	R  	 NN	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
& 	& 	 CC	O
# 	# 	 #	O
x2003 	x2003 	 CD	O
;  	;  	 :	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
4  	4  	 LS	O
)  	)  	 -RRB-	O
(  	(  	 -LRB-	O
R  	R  	 NNP	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
& 	& 	 CC	O
# 	# 	 #	O
x2003 	x2003 	 CD	O
;  	;  	 :	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
1  	1  	 CD	O
/ 	/ 	 CD	O
/  	/  	 CD	O
R  	R  	 NN	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
& 	& 	 CC	O
# 	# 	 #	O
x2003 	x2003 	 CD	O
;  	;  	 :	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
x  	x  	 LS	O
)  	)  	 -RRB-	O
+  	+  	 NNP	O
(  	(  	 -LRB-	O
R  	R  	 NNP	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
& 	& 	 CC	O
# 	# 	 #	O
x2003 	x2003 	 CD	O
;  	;  	 :	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
2  	2  	 CD	O
/ 	/ 	 CD	O
/  	/  	 CD	O
R  	R  	 NN	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
& 	& 	 CC	O
# 	# 	 #	O
x2003 	x2003 	 CD	O
;  	;  	 :	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
4  	4  	 LS	O
)  	)  	 -RRB-	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
Vc  	Vc  	 NNP	O
[  	[  	 -LRB-	O
Equation  	Equation  	 NNP	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
& 	& 	 CC	O
# 	# 	 #	O
x2003 	x2003 	 CD	O
;  	;  	 :	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
5  	5  	 LS	O
]  	]  	 -RRB-	O
and 	and 	 CC	O
,  	,  	 ,	O
on  	on  	 IN	O
the  	the  	 DT	O
other  	other  	 JJ	O
hand 	hand 	 NN	O
,  	,  	 ,	O
when  	when  	 WRB	O
the  	the  	 DT	O
foreign  	foreign  	 JJ	O
matter  	matter  	 NN	O
94  	94  	 CD	O
is  	is  	 VBZ	O
attached  	attached  	 VBN	O
between  	between  	 IN	O
the  	the  	 DT	O
ground  	ground  	 NN	O
pattern  	pattern  	 NN	O
and  	and  	 CC	O
the  	the  	 DT	O
leadless  	leadless  	 JJ	O
terminal 	terminal 	 NN	O
,  	,  	 ,	O
the  	the  	 DT	O
voltage  	voltage  	 JJ	O
Vs  	Vs  	 NNP	O
is 	is 	 VBZ	O
:  	:  	 :	O
Vs  	Vs  	 NNP	O
=  	=  	 NNP	O
(  	(  	 -LRB-	O
R  	R  	 NNP	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
& 	& 	 CC	O
# 	# 	 #	O
x2003 	x2003 	 CD	O
;  	;  	 :	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
2  	2  	 CD	O
/ 	/ 	 CD	O
/  	/  	 CD	O
R  	R  	 NN	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
& 	& 	 CC	O
# 	# 	 #	O
x2003 	x2003 	 CD	O
;  	;  	 :	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
4  	4  	 CD	O
/ 	/ 	 CD	O
/  	/  	 CD	O
Ry  	Ry  	 NNP	O
)  	)  	 -RRB-	O
R  	R  	 NN	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
& 	& 	 CC	O
# 	# 	 #	O
x2003 	x2003 	 CD	O
;  	;  	 :	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
1  	1  	 CD	O
+  	+  	 CD	O
(  	(  	 -LRB-	O
R  	R  	 NNP	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
& 	& 	 CC	O
# 	# 	 #	O
x2003 	x2003 	 CD	O
;  	;  	 :	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
2  	2  	 CD	O
/ 	/ 	 CD	O
/  	/  	 CD	O
R  	R  	 NN	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
& 	& 	 CC	O
# 	# 	 #	O
x2003 	x2003 	 CD	O
;  	;  	 :	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
4  	4  	 CD	O
/ 	/ 	 CD	O
/  	/  	 CD	O
Ry  	Ry  	 NNP	O
)  	)  	 -RRB-	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
Vc  	Vc  	 NNP	O
[  	[  	 -LRB-	O
Equation  	Equation  	 NNP	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
& 	& 	 CC	O
# 	# 	 #	O
x2003 	x2003 	 CD	O
;  	;  	 :	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
6  	6  	 CD	O
]  	]  	 -RRB-	O
as  	as  	 IN	O
the  	the  	 DT	O
above 	above 	 JJ	O
.  	.  	 .	O
Here 	Here 	 RB	O
,  	,  	 ,	O
when  	when  	 WRB	O
it  	it  	 PRP	O
is  	is  	 VBZ	O
assumed  	assumed  	 VBN	O
that  	that  	 IN	O
R1=R2=R4 	R1=R2=R4 	 NNP	O
,  	,  	 ,	O
Vs=Vc 	Vs=Vc 	 CD	O
/ 	/ 	 CD	O
3 	3 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
voltage  	voltage  	 NN	O
at  	at  	 IN	O
the  	the  	 DT	O
time  	time  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
fault  	fault  	 NN	B-NP
diagnosis  	diagnosis  	 NN	I-NP
operation  	operation  	 NN	I-NP
for  	for  	 IN	I-NP
the  	the  	 DT	I-NP
leadless  	leadless  	 JJ	I-NP
terminal  	terminal  	 NN	I-NP
65-1  	65-1  	 NN	O
is 	is 	 VBZ	O
,  	,  	 ,	O
as  	as  	 RB	O
shown  	shown  	 VBN	O
in  	in  	 IN	O
FIG.  	FIG.  	 CD	O
4C 	4C 	 CD	O
,  	,  	 ,	O
in  	in  	 IN	O
a  	a  	 DT	O
range  	range  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
normal  	normal  	 JJ	B-NP
voltage  	voltage  	 JJ	I-NP
range  	range  	 NN	I-NP
104 	104 	 CD	O
,  	,  	 ,	O
an  	an  	 DT	O
abnormal  	abnormal  	 JJ	O
voltage  	voltage  	 JJ	B-NP
range  	range  	 NN	I-NP
106  	106  	 CD	O
due  	due  	 JJ	O
to  	to  	 TO	O
the  	the  	 DT	O
foreign  	foreign  	 JJ	O
matter  	matter  	 NN	O
92  	92  	 CD	O
attached  	attached  	 VBN	O
between  	between  	 IN	O
the  	the  	 DT	O
power  	power  	 NN	B-NP
source  	source  	 NN	I-NP
line  	line  	 NN	I-NP
and  	and  	 CC	O
the  	the  	 DT	O
leadless  	leadless  	 JJ	B-NP
terminal 	terminal 	 NN	I-NP
,  	,  	 ,	O
and  	and  	 CC	O
an  	an  	 DT	O
abnormal  	abnormal  	 JJ	O
voltage  	voltage  	 JJ	B-NP
range  	range  	 NN	I-NP
108  	108  	 CD	O
due  	due  	 JJ	O
to  	to  	 TO	O
the  	the  	 DT	O
foreign  	foreign  	 JJ	O
matter  	matter  	 NN	O
94  	94  	 CD	O
attached  	attached  	 VBN	O
between  	between  	 IN	O
the  	the  	 DT	O
ground  	ground  	 NN	B-NP
pattern  	pattern  	 NN	I-NP
and  	and  	 CC	O
the  	the  	 DT	O
leadless  	leadless  	 JJ	B-NP
terminal 	terminal 	 NN	I-NP
.  	.  	 .	O
The  	The  	 DT	O
normal  	normal  	 JJ	B-NP
voltage  	voltage  	 JJ	I-NP
range  	range  	 NN	I-NP
104  	104  	 CD	O
and  	and  	 CC	O
the  	the  	 DT	O
abnormal  	abnormal  	 JJ	O
voltage  	voltage  	 NN	O
ranges  	ranges  	 VBZ	O
106  	106  	 CD	O
and  	and  	 CC	O
108  	108  	 CD	O
are  	are  	 VBP	O
set  	set  	 VBN	O
as  	as  	 IN	O
determination  	determination  	 NN	B-NP
criteria  	criteria  	 NNS	I-NP
in  	in  	 IN	O
the  	the  	 DT	O
determining  	determining  	 JJ	O
unit  	unit  	 NN	O
82  	82  	 CD	O
of  	of  	 IN	O
FIGS.  	FIGS.  	 NNP	O
2A  	2A  	 NNP	O
and  	and  	 CC	O
2B  	2B  	 CD	O
correspondingly  	correspondingly  	 NN	O
to  	to  	 TO	O
the  	the  	 DT	O
external  	external  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
66-1  	66-1  	 VBZ	O
having  	having  	 VBG	O
the  	the  	 DT	O
pull-down  	pull-down  	 JJ	O
resistor  	resistor  	 NN	O
96 	96 	 CD	O
.  	.  	 .	O
FIGS.  	FIGS.  	 NNP	O
5A  	5A  	 NNP	O
to  	to  	 TO	O
5C  	5C  	 CD	O
are  	are  	 VBP	O
drawings  	drawings  	 NNS	O
for  	for  	 IN	O
describing  	describing  	 VBG	O
the  	the  	 DT	O
fault  	fault  	 NN	B-NP
diagnosing  	diagnosing  	 NN	I-NP
unit  	unit  	 NN	I-NP
and  	and  	 CC	O
diagnosis  	diagnosis  	 NN	B-NP
principles  	principles  	 NNS	I-NP
when  	when  	 WRB	O
the  	the  	 DT	O
input  	input  	 NN	B-NP
line  	line  	 NN	I-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
external  	external  	 JJ	I-NP
circuit  	circuit  	 NN	I-NP
is  	is  	 VBZ	O
in  	in  	 IN	O
a  	a  	 DT	O
floating  	floating  	 JJ	O
state 	state 	 NN	O
.  	.  	 .	O
FIG.  	FIG.  	 NNP	O
5A  	5A  	 NNP	O
particularly  	particularly  	 RB	O
depicts  	depicts  	 VBZ	O
an  	an  	 DT	O
output  	output  	 NN	B-NP
system  	system  	 NN	I-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
output  	output  	 NN	I-NP
circuit  	circuit  	 NN	I-NP
64-1 	64-1 	 NN	O
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
the  	the  	 DT	O
input  	input  	 NN	B-NP
line  	line  	 NN	I-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
external  	external  	 JJ	I-NP
circuit  	circuit  	 NN	I-NP
66-1  	66-1  	 NN	O
has  	has  	 VBZ	O
no  	no  	 DT	O
connection  	connection  	 NN	O
with  	with  	 IN	O
a  	a  	 DT	O
pull-up  	pull-up  	 JJ	O
resistor  	resistor  	 NN	O
or  	or  	 CC	O
a  	a  	 DT	O
pull-down  	pull-down  	 JJ	O
resistor  	resistor  	 NN	O
and  	and  	 CC	O
is  	is  	 VBZ	O
in  	in  	 IN	O
a  	a  	 DT	O
floating  	floating  	 JJ	O
state 	state 	 NN	O
.  	.  	 .	O
As  	As  	 RB	O
for  	for  	 IN	O
the  	the  	 DT	O
leadless  	leadless  	 JJ	B-NP
terminal  	terminal  	 NN	I-NP
65-1  	65-1  	 VBZ	O
connected  	connected  	 VBN	O
to  	to  	 TO	O
the  	the  	 DT	O
input  	input  	 NN	B-NP
line  	line  	 NN	I-NP
in  	in  	 IN	O
a  	a  	 DT	O
floating  	floating  	 JJ	O
state 	state 	 NN	O
,  	,  	 ,	O
there  	there  	 EX	O
is  	is  	 VBZ	O
a  	a  	 DT	O
possibility  	possibility  	 NN	O
of  	of  	 IN	O
attachment  	attachment  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
foreign  	foreign  	 JJ	O
matter  	matter  	 NN	O
92  	92  	 CD	O
between  	between  	 IN	O
the  	the  	 DT	O
power  	power  	 NN	B-NP
source  	source  	 NN	I-NP
line  	line  	 NN	I-NP
and  	and  	 CC	O
the  	the  	 DT	O
leadless  	leadless  	 JJ	B-NP
terminal  	terminal  	 NN	I-NP
or  	or  	 CC	O
the  	the  	 DT	O
foreign  	foreign  	 JJ	O
matter  	matter  	 NN	O
94  	94  	 CD	O
between  	between  	 IN	O
the  	the  	 DT	O
ground  	ground  	 NN	B-NP
line  	line  	 NN	I-NP
and  	and  	 CC	O
the  	the  	 DT	O
leadless  	leadless  	 JJ	B-NP
terminal 	terminal 	 NN	I-NP
.  	.  	 .	O
FIG.  	FIG.  	 NNP	O
5B  	5B  	 NNP	O
shows  	shows  	 VBZ	O
a  	a  	 DT	O
resistor  	resistor  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
network  	network  	 NN	I-NP
viewed  	viewed  	 VBN	O
from  	from  	 IN	O
the  	the  	 DT	O
leadless  	leadless  	 JJ	B-NP
terminal  	terminal  	 NN	I-NP
65-1  	65-1  	 NN	O
with  	with  	 IN	O
respect  	respect  	 NN	O
to  	to  	 TO	O
the  	the  	 DT	O
input  	input  	 NN	B-NP
line  	line  	 NN	I-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
external  	external  	 JJ	I-NP
circuit  	circuit  	 NN	I-NP
in  	in  	 IN	O
a  	a  	 DT	O
floating  	floating  	 JJ	O
state  	state  	 NN	O
shown  	shown  	 VBN	O
in  	in  	 IN	O
FIG.  	FIG.  	 CD	O
5A 	5A 	 CD	O
.  	.  	 .	O
In  	In  	 IN	O
this  	this  	 DT	O
case 	case 	 NN	O
,  	,  	 ,	O
at  	at  	 IN	O
the  	the  	 DT	O
normal  	normal  	 JJ	B-NP
time 	time 	 NN	I-NP
,  	,  	 ,	O
only  	only  	 RB	O
the  	the  	 DT	O
resistances  	resistances  	 JJ	O
86  	86  	 CD	O
and  	and  	 CC	O
88  	88  	 CD	O
of  	of  	 IN	O
the  	the  	 DT	O
pseudo-output  	pseudo-output  	 JJ	B-NP
unit  	unit  	 NN	I-NP
78  	78  	 CD	O
are  	are  	 VBP	O
present 	present 	 JJ	O
.  	.  	 .	O
To  	To  	 TO	O
these 	these 	 DT	O
,  	,  	 ,	O
the  	the  	 DT	O
resistance  	resistance  	 NN	B-NP
component  	component  	 NN	I-NP
Rx  	Rx  	 NNP	I-NP
due  	due  	 JJ	O
to  	to  	 TO	O
the  	the  	 DT	O
foreign  	foreign  	 JJ	O
matter  	matter  	 NN	O
92  	92  	 CD	O
attached  	attached  	 VBN	O
between  	between  	 IN	O
the  	the  	 DT	O
power  	power  	 NN	B-NP
source  	source  	 NN	I-NP
line  	line  	 NN	I-NP
and  	and  	 CC	O
the  	the  	 DT	O
leadless  	leadless  	 JJ	B-NP
terminal  	terminal  	 NN	I-NP
and  	and  	 CC	O
the  	the  	 DT	O
resistance  	resistance  	 NN	B-NP
component  	component  	 NN	I-NP
Ry  	Ry  	 NNP	I-NP
due  	due  	 JJ	O
to  	to  	 TO	O
the  	the  	 DT	O
foreign  	foreign  	 JJ	O
matter  	matter  	 NN	O
94  	94  	 CD	O
attached  	attached  	 VBN	O
between  	between  	 IN	O
the  	the  	 DT	O
ground  	ground  	 NN	B-NP
line  	line  	 NN	I-NP
and  	and  	 CC	O
the  	the  	 DT	O
leadless  	leadless  	 JJ	B-NP
terminal  	terminal  	 NNS	I-NP
are  	are  	 VBP	O
added 	added 	 VBN	O
.  	.  	 .	O
The  	The  	 DT	O
voltage  	voltage  	 JJ	O
Vs  	Vs  	 NNS	O
of  	of  	 IN	O
the  	the  	 DT	O
leadless  	leadless  	 JJ	O
terminal  	terminal  	 NN	O
65-1  	65-1  	 NN	O
in  	in  	 IN	O
this  	this  	 DT	O
case  	case  	 NN	O
is 	is 	 VBZ	O
:  	:  	 :	O
Vs  	Vs  	 NNP	O
=  	=  	 NNP	O
R  	R  	 NNP	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
& 	& 	 CC	O
# 	# 	 #	O
x2003 	x2003 	 CD	O
;  	;  	 :	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
2  	2  	 CD	O
R  	R  	 NN	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
& 	& 	 CC	O
# 	# 	 #	O
x2003 	x2003 	 CD	O
;  	;  	 :	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
1  	1  	 CD	O
+  	+  	 CD	O
R  	R  	 NN	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
& 	& 	 CC	O
# 	# 	 #	O
x2003 	x2003 	 CD	O
;  	;  	 :	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
2  	2  	 CD	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
Vc  	Vc  	 NNP	O
[  	[  	 -LRB-	O
Equation  	Equation  	 NNP	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
& 	& 	 CC	O
# 	# 	 #	O
x2003 	x2003 	 CD	O
;  	;  	 :	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
7  	7  	 CD	O
]  	]  	 -RRB-	O
When  	When  	 WRB	O
the  	the  	 DT	O
foreign  	foreign  	 JJ	O
matter  	matter  	 NN	O
92  	92  	 CD	O
is  	is  	 VBZ	O
attached  	attached  	 VBN	O
between  	between  	 IN	O
the  	the  	 DT	O
power  	power  	 NN	O
source  	source  	 NN	O
line  	line  	 NN	O
and  	and  	 CC	O
the  	the  	 DT	O
leadless  	leadless  	 JJ	O
terminal 	terminal 	 NN	O
,  	,  	 ,	O
the  	the  	 DT	O
voltage  	voltage  	 NN	O
is 	is 	 VBZ	O
:  	:  	 :	O
Vs  	Vs  	 NNP	O
=  	=  	 NNP	O
R  	R  	 NNP	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
& 	& 	 CC	O
# 	# 	 #	O
x2003 	x2003 	 CD	O
;  	;  	 :	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
2  	2  	 CD	O
(  	(  	 -LRB-	O
R  	R  	 NNP	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
& 	& 	 CC	O
# 	# 	 #	O
x2003 	x2003 	 CD	O
;  	;  	 :	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
1  	1  	 CD	O
/ 	/ 	 CD	O
/  	/  	 CD	O
R  	R  	 NN	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
& 	& 	 CC	O
# 	# 	 #	O
x2003 	x2003 	 CD	O
;  	;  	 :	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
x  	x  	 LS	O
)  	)  	 -RRB-	O
+  	+  	 NNP	O
R  	R  	 NNP	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
& 	& 	 CC	O
# 	# 	 #	O
x2003 	x2003 	 CD	O
;  	;  	 :	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
2  	2  	 CD	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
Vc  	Vc  	 NNP	O
[  	[  	 -LRB-	O
Equation  	Equation  	 NNP	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
& 	& 	 CC	O
# 	# 	 #	O
x2003 	x2003 	 CD	O
;  	;  	 :	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
8  	8  	 CD	O
]  	]  	 -RRB-	O
On  	On  	 IN	O
the  	the  	 DT	O
other  	other  	 JJ	O
hand 	hand 	 NN	O
,  	,  	 ,	O
when  	when  	 WRB	O
the  	the  	 DT	O
foreign  	foreign  	 JJ	O
matter  	matter  	 NN	O
94  	94  	 CD	O
is  	is  	 VBZ	O
attached  	attached  	 VBN	O
between  	between  	 IN	O
the  	the  	 DT	O
ground  	ground  	 NN	O
line  	line  	 NN	O
and  	and  	 CC	O
the  	the  	 DT	O
leadless  	leadless  	 JJ	O
terminal 	terminal 	 NN	O
,  	,  	 ,	O
the  	the  	 DT	O
voltage  	voltage  	 NN	O
is 	is 	 VBZ	O
:  	:  	 :	O
Vs  	Vs  	 NNP	O
=  	=  	 NNP	O
(  	(  	 -LRB-	O
R  	R  	 NNP	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
& 	& 	 CC	O
# 	# 	 #	O
x2003 	x2003 	 CD	O
;  	;  	 :	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
2  	2  	 CD	O
/ 	/ 	 CD	O
/  	/  	 CD	O
Ry  	Ry  	 NNP	O
)  	)  	 -RRB-	O
R  	R  	 NN	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
& 	& 	 CC	O
# 	# 	 #	O
x2003 	x2003 	 CD	O
;  	;  	 :	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
1  	1  	 CD	O
+  	+  	 CD	O
(  	(  	 -LRB-	O
R  	R  	 NNP	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
& 	& 	 CC	O
# 	# 	 #	O
x2003 	x2003 	 CD	O
;  	;  	 :	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
2  	2  	 CD	O
/ 	/ 	 CD	O
/  	/  	 CD	O
Ry  	Ry  	 NNP	O
)  	)  	 -RRB-	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
Vc  	Vc  	 NNP	O
[  	[  	 -LRB-	O
Equation  	Equation  	 NNP	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
& 	& 	 CC	O
# 	# 	 #	O
x2003 	x2003 	 CD	O
;  	;  	 :	O
& 	& 	 CC	O
# 	# 	 #	O
x2062 	x2062 	 CD	O
;  	;  	 :	O
9  	9  	 CD	O
]  	]  	 -RRB-	O
as  	as  	 IN	O
the  	the  	 DT	O
above 	above 	 JJ	O
.  	.  	 .	O
FIG.  	FIG.  	 NNP	O
5C  	5C  	 NNP	O
shows  	shows  	 VBZ	O
the  	the  	 DT	O
normal  	normal  	 JJ	B-NP
voltage  	voltage  	 JJ	I-NP
range  	range  	 NN	I-NP
110  	110  	 CD	O
and  	and  	 CC	O
the  	the  	 DT	O
abnormal  	abnormal  	 JJ	O
voltage  	voltage  	 NN	O
ranges  	ranges  	 VBZ	O
112  	112  	 CD	O
and  	and  	 CC	O
114  	114  	 CD	O
correspondingly  	correspondingly  	 NN	O
to  	to  	 TO	O
the  	the  	 DT	O
equivalent  	equivalent  	 JJ	O
circuit  	circuit  	 NN	O
of  	of  	 IN	O
FIG.  	FIG.  	 CD	O
5B 	5B 	 CD	O
.  	.  	 .	O
When  	When  	 WRB	O
R1=R2 	R1=R2 	 NNP	O
,  	,  	 ,	O
the  	the  	 DT	O
normal  	normal  	 JJ	B-NP
voltage  	voltage  	 JJ	I-NP
range  	range  	 NN	I-NP
110  	110  	 CD	O
is  	is  	 VBZ	O
in  	in  	 IN	O
a  	a  	 DT	O
range  	range  	 NN	O
of  	of  	 IN	O
& 	& 	 CC	O
# 	# 	 #	O
xb1 	xb1 	 CD	B-NP
; 	; 	 :	O
& 	& 	 CC	O
# 	# 	 #	O
x394 	x394 	 CD	B-NP
; 	; 	 :	O
V  	V  	 NNP	O
of  	of  	 IN	O
Vc 	Vc 	 NNP	B-NP
/ 	/ 	 CD	O
2  	2  	 CD	O
obtained  	obtained  	 VBN	O
through  	through  	 IN	O
voltage  	voltage  	 JJ	B-NP
division  	division  	 NN	I-NP
by  	by  	 IN	O
the  	the  	 DT	O
resistance  	resistance  	 NN	O
86  	86  	 CD	O
and  	and  	 CC	O
88  	88  	 CD	O
of  	of  	 IN	O
the  	the  	 DT	O
pseudo-output  	pseudo-output  	 JJ	B-NP
unit  	unit  	 NN	I-NP
78 	78 	 CD	O
.  	.  	 .	O
When  	When  	 WRB	O
the  	the  	 DT	O
foreign  	foreign  	 JJ	O
matter  	matter  	 NN	O
92  	92  	 CD	O
is  	is  	 VBZ	O
attached  	attached  	 VBN	O
between  	between  	 IN	O
the  	the  	 DT	O
power  	power  	 NN	B-NP
source  	source  	 NN	I-NP
line  	line  	 NN	I-NP
and  	and  	 CC	O
the  	the  	 DT	O
leadless  	leadless  	 JJ	B-NP
terminal 	terminal 	 NN	I-NP
,  	,  	 ,	O
the  	the  	 DT	O
voltage  	voltage  	 NN	O
is  	is  	 VBZ	O
in  	in  	 IN	O
the  	the  	 DT	O
abnormal  	abnormal  	 JJ	O
voltage  	voltage  	 JJ	B-NP
range  	range  	 NN	I-NP
112  	112  	 CD	O
exceeding  	exceeding  	 VBG	O
the  	the  	 DT	O
normal  	normal  	 JJ	B-NP
voltage  	voltage  	 JJ	I-NP
range  	range  	 NN	I-NP
110 	110 	 CD	O
.  	.  	 .	O
On  	On  	 IN	O
the  	the  	 DT	O
other  	other  	 JJ	O
hand 	hand 	 NN	O
,  	,  	 ,	O
when  	when  	 WRB	O
the  	the  	 DT	O
foreign  	foreign  	 JJ	O
matter  	matter  	 NN	O
94  	94  	 CD	O
is  	is  	 VBZ	O
attached  	attached  	 VBN	O
between  	between  	 IN	O
the  	the  	 DT	O
ground  	ground  	 NN	B-NP
pattern  	pattern  	 NN	I-NP
and  	and  	 CC	O
the  	the  	 DT	O
leadless  	leadless  	 JJ	B-NP
terminal 	terminal 	 NN	I-NP
,  	,  	 ,	O
the  	the  	 DT	O
voltage  	voltage  	 NN	O
is  	is  	 VBZ	O
in  	in  	 IN	O
the  	the  	 DT	O
abnormal  	abnormal  	 JJ	O
voltage  	voltage  	 JJ	B-NP
range  	range  	 NN	I-NP
114  	114  	 CD	O
lower  	lower  	 JJR	O
than  	than  	 IN	O
the  	the  	 DT	O
normal  	normal  	 JJ	B-NP
voltage  	voltage  	 JJ	I-NP
range  	range  	 NN	I-NP
110 	110 	 CD	O
.  	.  	 .	O
Values  	Values  	 NNS	O
of  	of  	 IN	O
the  	the  	 DT	O
normal  	normal  	 JJ	B-NP
voltage  	voltage  	 JJ	I-NP
range  	range  	 NN	I-NP
110  	110  	 CD	O
and  	and  	 CC	O
the  	the  	 DT	O
abnormal  	abnormal  	 JJ	O
voltage  	voltage  	 NN	O
ranges  	ranges  	 VBZ	O
112  	112  	 CD	O
and  	and  	 CC	O
114  	114  	 CD	O
are  	are  	 VBP	O
previously  	previously  	 RB	O
set  	set  	 VBN	O
in  	in  	 IN	O
the  	the  	 DT	O
determining  	determining  	 JJ	O
unit  	unit  	 NN	O
82  	82  	 CD	O
of  	of  	 IN	O
FIGS.  	FIGS.  	 NNP	O
2A  	2A  	 NNP	O
and  	and  	 CC	O
2B  	2B  	 CD	O
as  	as  	 IN	O
determination  	determination  	 NN	B-NP
criteria  	criteria  	 NNS	I-NP
correspondingly  	correspondingly  	 VBP	O
to  	to  	 TO	O
the  	the  	 DT	O
fact  	fact  	 NN	O
that  	that  	 IN	O
the  	the  	 DT	O
external  	external  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
is  	is  	 VBZ	O
in  	in  	 IN	O
a  	a  	 DT	O
floating  	floating  	 JJ	O
state 	state 	 NN	O
.  	.  	 .	O
FIG.  	FIG.  	 CD	O
6  	6  	 CD	O
is  	is  	 VBZ	O
a  	a  	 DT	O
flowchart  	flowchart  	 NN	B-NP
of  	of  	 IN	I-NP
fault  	fault  	 NN	I-NP
diagnosis  	diagnosis  	 NN	I-NP
control  	control  	 NN	I-NP
by  	by  	 IN	O
the  	the  	 DT	O
MPU  	MPU  	 NNP	B-NP
20  	20  	 CD	O
of  	of  	 IN	O
FIGS.  	FIGS.  	 NNP	O
2A  	2A  	 NNP	O
and  	and  	 CC	O
2B 	2B 	 NNP	O
.  	.  	 .	O
In  	In  	 IN	O
FIG.  	FIG.  	 CD	O
6 	6 	 CD	O
,  	,  	 ,	O
a  	a  	 DT	O
fault  	fault  	 NN	B-NP
diagnosis  	diagnosis  	 NN	I-NP
program  	program  	 NN	I-NP
is  	is  	 VBZ	O
loaded  	loaded  	 VBN	O
from  	from  	 IN	O
testing  	testing  	 VBG	B-NP
equipment  	equipment  	 NN	I-NP
in  	in  	 IN	O
step  	step  	 NN	B-NP
S1 	S1 	 NN	I-NP
.  	.  	 .	O
With  	With  	 IN	O
the  	the  	 DT	O
function  	function  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
fault  	fault  	 NN	B-NP
diagnosis  	diagnosis  	 NN	I-NP
control  	control  	 NN	I-NP
unit  	unit  	 NN	I-NP
46  	46  	 CD	O
achieved  	achieved  	 VBN	O
by  	by  	 IN	O
this  	this  	 DT	O
execution  	execution  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
fault  	fault  	 NN	B-NP
diagnosis  	diagnosis  	 NN	I-NP
program 	program 	 NN	I-NP
,  	,  	 ,	O
in  	in  	 IN	O
step  	step  	 NN	B-NP
S2 	S2 	 NN	I-NP
,  	,  	 ,	O
a  	a  	 DT	O
fault  	fault  	 NN	B-NP
diagnosis  	diagnosis  	 NN	I-NP
command  	command  	 NN	I-NP
is  	is  	 VBZ	O
issued  	issued  	 VBN	O
to  	to  	 TO	O
the  	the  	 DT	O
integrated  	integrated  	 JJ	O
circuit  	circuit  	 NN	O
10  	10  	 CD	O
including  	including  	 VBG	O
the  	the  	 DT	O
fault  	fault  	 NN	B-NP
diagnosis  	diagnosis  	 NNS	I-NP
function  	function  	 VBP	O
as  	as  	 RB	O
to  	to  	 TO	O
the  	the  	 DT	O
leadless  	leadless  	 JJ	B-NP
terminal 	terminal 	 NN	I-NP
,  	,  	 ,	O
thereby  	thereby  	 RB	O
making  	making  	 VBG	O
an  	an  	 DT	O
instruction  	instruction  	 NN	O
for  	for  	 IN	O
fault  	fault  	 NN	B-NP
diagnosis 	diagnosis 	 NN	I-NP
.  	.  	 .	O
Then  	Then  	 RB	O
in  	in  	 IN	O
step  	step  	 NN	B-NP
S3 	S3 	 NN	I-NP
,  	,  	 ,	O
it  	it  	 PRP	O
is  	is  	 VBZ	O
checked  	checked  	 VBN	O
whether  	whether  	 IN	O
the  	the  	 DT	O
diagnosis  	diagnosis  	 NN	B-NP
result  	result  	 NN	I-NP
has  	has  	 VBZ	O
been  	been  	 VBN	O
received  	received  	 VBN	O
from  	from  	 IN	O
the  	the  	 DT	O
diagnosis  	diagnosis  	 NN	B-NP
target 	target 	 NN	I-NP
,  	,  	 ,	O
and  	and  	 CC	O
upon  	upon  	 IN	O
receipt  	receipt  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
diagnosis  	diagnosis  	 NN	B-NP
result 	result 	 NN	I-NP
,  	,  	 ,	O
the  	the  	 DT	O
diagnosis  	diagnosis  	 NN	B-NP
result  	result  	 NN	I-NP
is  	is  	 VBZ	O
stored  	stored  	 VBN	O
in  	in  	 IN	O
a  	a  	 DT	O
diagnosis  	diagnosis  	 NN	B-NP
file  	file  	 NN	I-NP
in  	in  	 IN	O
step  	step  	 NN	B-NP
S4 	S4 	 NN	I-NP
.  	.  	 .	O
Then  	Then  	 RB	O
in  	in  	 IN	O
step  	step  	 NN	B-NP
S5 	S5 	 NN	I-NP
,  	,  	 ,	O
it  	it  	 PRP	O
is  	is  	 VBZ	O
checked  	checked  	 VBN	O
whether  	whether  	 IN	O
diagnosis  	diagnosis  	 NN	O
has  	has  	 VBZ	O
been  	been  	 VBN	O
performed  	performed  	 VBN	O
on  	on  	 IN	O
all  	all  	 DT	O
integrated  	integrated  	 JJ	O
circuits 	circuits 	 NNS	O
.  	.  	 .	O
As  	As  	 RB	O
with  	with  	 IN	O
the  	the  	 DT	O
integrated  	integrated  	 JJ	O
circuit  	circuit  	 NN	O
10 	10 	 CD	O
,  	,  	 ,	O
a  	a  	 DT	O
fault  	fault  	 NN	B-NP
diagnosis  	diagnosis  	 NN	I-NP
command  	command  	 NN	I-NP
is  	is  	 VBZ	O
issued  	issued  	 VBN	O
in  	in  	 IN	O
step  	step  	 NN	B-NP
S2  	S2  	 NN	I-NP
to  	to  	 TO	O
another  	another  	 DT	O
integrated  	integrated  	 JJ	O
circuit  	circuit  	 NN	O
including  	including  	 VBG	O
the  	the  	 DT	O
fault  	fault  	 NN	B-NP
diagnosing  	diagnosing  	 NN	I-NP
unit  	unit  	 NN	I-NP
48 	48 	 CD	O
,  	,  	 ,	O
thereby  	thereby  	 RB	O
causing  	causing  	 VBG	O
a  	a  	 DT	O
self-diagnosis  	self-diagnosis  	 JJ	B-NP
process  	process  	 NN	I-NP
to  	to  	 TO	O
be  	be  	 VB	O
performed 	performed 	 VBN	O
,  	,  	 ,	O
and  	and  	 CC	O
then  	then  	 RB	O
the  	the  	 DT	O
processes  	processes  	 NNS	O
in  	in  	 IN	O
steps  	steps  	 NNS	O
S2  	S2  	 VBP	O
to  	to  	 TO	O
S4  	S4  	 CD	O
of  	of  	 IN	O
receiving  	receiving  	 VBG	O
the  	the  	 DT	O
diagnosis  	diagnosis  	 NN	B-NP
result  	result  	 NN	I-NP
and  	and  	 CC	O
storing  	storing  	 VBG	O
the  	the  	 DT	O
diagnosis  	diagnosis  	 NN	B-NP
result  	result  	 NN	I-NP
in  	in  	 IN	O
the  	the  	 DT	O
diagnosis  	diagnosis  	 NN	B-NP
file  	file  	 NNS	I-NP
are  	are  	 VBP	O
repeated 	repeated 	 VBN	O
.  	.  	 .	O
If  	If  	 IN	O
it  	it  	 PRP	O
is  	is  	 VBZ	O
determined  	determined  	 VBN	O
in  	in  	 IN	O
step  	step  	 NN	B-NP
S5  	S5  	 NN	I-NP
that  	that  	 IN	O
diagnosis  	diagnosis  	 NN	O
has  	has  	 VBZ	O
been  	been  	 VBN	O
performed  	performed  	 VBN	O
on  	on  	 IN	O
all  	all  	 DT	O
integrated  	integrated  	 JJ	O
circuits 	circuits 	 NNS	O
,  	,  	 ,	O
the  	the  	 DT	O
diagnosis  	diagnosis  	 NN	B-NP
file  	file  	 NN	I-NP
is  	is  	 VBZ	O
transmitted  	transmitted  	 VBN	O
to  	to  	 TO	O
the  	the  	 DT	O
testing  	testing  	 NN	B-NP
equipment  	equipment  	 NN	I-NP
in  	in  	 IN	O
step  	step  	 NN	B-NP
S6 	S6 	 NN	I-NP
.  	.  	 .	O
In  	In  	 IN	O
step  	step  	 NN	B-NP
S7 	S7 	 NN	I-NP
,  	,  	 ,	O
the  	the  	 DT	O
fault  	fault  	 NN	B-NP
diagnosis  	diagnosis  	 NN	I-NP
program  	program  	 NN	I-NP
is  	is  	 VBZ	O
unloaded 	unloaded 	 VBN	O
.  	.  	 .	O
FIG.  	FIG.  	 CD	O
7  	7  	 CD	O
is  	is  	 VBZ	O
a  	a  	 DT	O
flowchart  	flowchart  	 NN	B-NP
of  	of  	 IN	I-NP
a  	a  	 DT	I-NP
diagnosis  	diagnosis  	 NN	I-NP
process  	process  	 NN	I-NP
by  	by  	 IN	O
the  	the  	 DT	O
fault  	fault  	 NN	B-NP
diagnosing  	diagnosing  	 NN	I-NP
unit  	unit  	 NN	I-NP
of  	of  	 IN	O
FIGS.  	FIGS.  	 NNP	O
2A  	2A  	 NNP	O
and  	and  	 CC	O
2B 	2B 	 NNP	O
.  	.  	 .	O
In  	In  	 IN	O
FIG.  	FIG.  	 CD	O
7 	7 	 CD	O
,  	,  	 ,	O
the  	the  	 DT	O
fault  	fault  	 NN	B-NP
diagnosis  	diagnosis  	 NN	I-NP
process  	process  	 NN	I-NP
is  	is  	 VBZ	O
such  	such  	 JJ	O
that 	that 	 IN	O
,  	,  	 ,	O
after  	after  	 IN	O
the  	the  	 DT	O
pseudo-output  	pseudo-output  	 JJ	B-NP
unit  	unit  	 NN	I-NP
78  	78  	 CD	O
is  	is  	 VBZ	O
activated  	activated  	 VBN	O
in  	in  	 IN	O
step  	step  	 NN	B-NP
S1 	S1 	 NN	I-NP
,  	,  	 ,	O
one  	one  	 CD	O
of  	of  	 IN	O
a  	a  	 DT	O
plurality  	plurality  	 NN	O
of  	of  	 IN	O
output  	output  	 NN	B-NP
circuits  	circuits  	 NNS	I-NP
is  	is  	 VBZ	O
selected  	selected  	 VBN	O
in  	in  	 IN	O
step  	step  	 NN	B-NP
S2 	S2 	 NN	I-NP
,  	,  	 ,	O
and  	and  	 CC	O
the  	the  	 DT	O
corresponding  	corresponding  	 JJ	O
switch  	switch  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
first  	first  	 JJ	O
switching  	switching  	 JJ	O
unit  	unit  	 NN	O
68  	68  	 CD	O
is  	is  	 VBZ	O
turned  	turned  	 VBN	O
off  	off  	 RP	O
in  	in  	 IN	O
step  	step  	 NN	B-NP
S3 	S3 	 NN	I-NP
,  	,  	 ,	O
thereby  	thereby  	 RB	O
cutting  	cutting  	 VBG	O
the  	the  	 DT	O
connection  	connection  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
selected  	selected  	 JJ	O
output  	output  	 NN	B-NP
circuit  	circuit  	 NN	I-NP
with  	with  	 IN	O
the  	the  	 DT	O
leadless  	leadless  	 JJ	B-NP
terminal 	terminal 	 NN	I-NP
.  	.  	 .	O
Then  	Then  	 RB	O
in  	in  	 IN	O
step  	step  	 NN	B-NP
S4 	S4 	 NN	I-NP
,  	,  	 ,	O
the  	the  	 DT	O
corresponding  	corresponding  	 JJ	O
switch  	switch  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
second  	second  	 JJ	O
switching  	switching  	 JJ	O
unit  	unit  	 NN	O
72  	72  	 CD	O
is  	is  	 VBZ	O
turned  	turned  	 VBN	O
on 	on 	 IN	O
,  	,  	 ,	O
thereby  	thereby  	 RB	O
applying  	applying  	 VBG	O
a  	a  	 DT	O
pseudo-output  	pseudo-output  	 JJ	B-NP
voltage  	voltage  	 NN	I-NP
to  	to  	 TO	O
the  	the  	 DT	O
leadless  	leadless  	 JJ	B-NP
terminal 	terminal 	 NN	I-NP
.  	.  	 .	O
With  	With  	 IN	O
this  	this  	 DT	O
state 	state 	 NN	O
,  	,  	 ,	O
the  	the  	 DT	O
voltage  	voltage  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
leadless  	leadless  	 JJ	B-NP
terminal  	terminal  	 NN	I-NP
is  	is  	 VBZ	O
measured  	measured  	 VBN	O
in  	in  	 IN	O
step  	step  	 NN	B-NP
S5  	S5  	 NN	I-NP
by  	by  	 IN	O
the  	the  	 DT	O
measuring  	measuring  	 JJ	O
unit  	unit  	 NN	O
80 	80 	 CD	O
.  	.  	 .	O
In  	In  	 IN	O
step  	step  	 NN	B-NP
S6 	S6 	 NN	I-NP
,  	,  	 ,	O
the  	the  	 DT	O
measured  	measured  	 JJ	O
voltage  	voltage  	 NN	O
is  	is  	 VBZ	O
determined  	determined  	 VBN	O
by  	by  	 IN	O
the  	the  	 DT	O
determining  	determining  	 JJ	O
unit  	unit  	 NN	O
82 	82 	 CD	O
.  	.  	 .	O
In  	In  	 IN	O
the  	the  	 DT	O
determination  	determination  	 NN	B-NP
process 	process 	 NN	I-NP
,  	,  	 ,	O
in  	in  	 IN	O
step  	step  	 NN	B-NP
S7 	S7 	 NN	I-NP
,  	,  	 ,	O
if  	if  	 IN	O
the  	the  	 DT	O
measured  	measured  	 JJ	O
voltage  	voltage  	 NN	O
is  	is  	 VBZ	O
in  	in  	 IN	O
the  	the  	 DT	O
normal  	normal  	 JJ	B-NP
voltage  	voltage  	 JJ	I-NP
range 	range 	 NN	I-NP
,  	,  	 ,	O
the  	the  	 DT	O
procedure  	procedure  	 NN	O
goes  	goes  	 VBZ	O
to  	to  	 TO	O
step  	step  	 VB	O
S9 	S9 	 CD	O
.  	.  	 .	O
If  	If  	 IN	O
it  	it  	 PRP	O
is  	is  	 VBZ	O
in  	in  	 IN	O
the  	the  	 DT	O
abnormal  	abnormal  	 JJ	O
voltage  	voltage  	 JJ	B-NP
range 	range 	 NN	I-NP
,  	,  	 ,	O
an  	an  	 DT	O
abnormal  	abnormal  	 JJ	O
flag  	flag  	 NN	O
in  	in  	 IN	O
the  	the  	 DT	O
self-diagnosis  	self-diagnosis  	 JJ	B-NP
file  	file  	 NN	I-NP
is  	is  	 VBZ	O
turned  	turned  	 VBN	O
on  	on  	 IN	O
in  	in  	 IN	O
step  	step  	 NN	B-NP
S8 	S8 	 NN	I-NP
.  	.  	 .	O
Then  	Then  	 RB	O
in  	in  	 IN	O
step  	step  	 NN	B-NP
S9 	S9 	 NN	I-NP
,  	,  	 ,	O
it  	it  	 PRP	O
is  	is  	 VBZ	O
checked  	checked  	 VBN	O
whether  	whether  	 IN	O
the  	the  	 DT	O
process  	process  	 NN	O
has  	has  	 VBZ	O
been  	been  	 VBN	O
performed  	performed  	 VBN	O
on  	on  	 IN	O
all  	all  	 DT	O
of  	of  	 IN	O
the  	the  	 DT	O
output  	output  	 NN	B-NP
circuits 	circuits 	 NNS	I-NP
.  	.  	 .	O
If  	If  	 IN	O
the  	the  	 DT	O
process  	process  	 NN	O
has  	has  	 VBZ	O
not  	not  	 RB	O
been  	been  	 VBN	O
completed 	completed 	 VBN	O
,  	,  	 ,	O
the  	the  	 DT	O
processes  	processes  	 NNS	O
from  	from  	 IN	O
step  	step  	 NN	O
S2  	S2  	 RB	O
are  	are  	 VBP	O
repeated 	repeated 	 VBN	O
.  	.  	 .	O
If  	If  	 IN	O
it  	it  	 PRP	O
is  	is  	 VBZ	O
determined  	determined  	 VBN	O
in  	in  	 IN	O
step  	step  	 NN	B-NP
S9  	S9  	 NN	I-NP
that  	that  	 IN	O
the  	the  	 DT	O
process  	process  	 NN	O
has  	has  	 VBZ	O
been  	been  	 VBN	O
performed  	performed  	 VBN	O
on  	on  	 IN	O
all  	all  	 DT	O
of  	of  	 IN	O
the  	the  	 DT	O
output  	output  	 NN	B-NP
circuits 	circuits 	 NNS	I-NP
,  	,  	 ,	O
after  	after  	 IN	O
a  	a  	 DT	O
response  	response  	 NN	O
with  	with  	 IN	O
the  	the  	 DT	O
fault  	fault  	 NN	B-NP
diagnosis  	diagnosis  	 NN	I-NP
file  	file  	 NN	I-NP
is  	is  	 VBZ	O
sent  	sent  	 VBN	O
to  	to  	 TO	O
the  	the  	 DT	O
MPU  	MPU  	 NNP	B-NP
20  	20  	 CD	O
in  	in  	 IN	O
step  	step  	 NN	B-NP
S10 	S10 	 NN	I-NP
,  	,  	 ,	O
a  	a  	 DT	O
recovery  	recovery  	 NN	B-NP
process  	process  	 NN	I-NP
of  	of  	 IN	O
recovering  	recovering  	 VBG	O
the  	the  	 DT	O
fault  	fault  	 NN	B-NP
diagnosing  	diagnosing  	 NN	I-NP
unit  	unit  	 NN	I-NP
to  	to  	 TO	O
an  	an  	 DT	O
initial  	initial  	 JJ	O
state  	state  	 NN	O
is  	is  	 VBZ	O
performed  	performed  	 VBN	O
in  	in  	 IN	O
step  	step  	 NN	B-NP
S11 	S11 	 NN	I-NP
,  	,  	 ,	O
thereby  	thereby  	 RB	O
ending  	ending  	 VBG	O
a  	a  	 DT	O
series  	series  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
processes 	processes 	 NNS	O
.  	.  	 .	O
FIGS.  	FIGS.  	 NNP	O
8A  	8A  	 NNP	O
and  	and  	 CC	O
8B  	8B  	 NNP	O
shows  	shows  	 VBZ	O
another  	another  	 DT	O
embodiment  	embodiment  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
fault  	fault  	 NN	B-NP
diagnosing  	diagnosing  	 NN	I-NP
unit  	unit  	 NN	I-NP
according  	according  	 VBG	O
to  	to  	 TO	O
another  	another  	 DT	O
embodiment  	embodiment  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
present  	present  	 JJ	O
invention  	invention  	 NN	O
provided  	provided  	 VBN	O
on  	on  	 IN	O
the  	the  	 DT	O
integrated  	integrated  	 JJ	O
circuit  	circuit  	 NN	O
10 	10 	 CD	O
.  	.  	 .	O
This  	This  	 DT	O
embodiment  	embodiment  	 NN	O
has  	has  	 VBZ	O
a  	a  	 DT	O
feature  	feature  	 NN	O
that 	that 	 IN	O
,  	,  	 ,	O
in  	in  	 IN	O
accordance  	accordance  	 NN	O
with  	with  	 IN	O
pull-up  	pull-up  	 JJ	O
resistors 	resistors 	 NN	O
,  	,  	 ,	O
pull-down  	pull-down  	 JJ	O
resistors 	resistors 	 NN	O
,  	,  	 ,	O
and  	and  	 CC	O
a  	a  	 DT	O
floating  	floating  	 JJ	O
state  	state  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
input  	input  	 NN	B-NP
lines  	lines  	 NNS	I-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
external  	external  	 JJ	I-NP
output  	output  	 NN	I-NP
circuits 	circuits 	 NNS	I-NP
,  	,  	 ,	O
the  	the  	 DT	O
external  	external  	 JJ	B-NP
circuits  	circuits  	 NNS	I-NP
are  	are  	 VBP	O
divided  	divided  	 VBN	O
into  	into  	 IN	O
groups 	groups 	 NNS	O
,  	,  	 ,	O
and  	and  	 CC	O
a  	a  	 DT	O
pseudo-output  	pseudo-output  	 JJ	B-NP
voltage  	voltage  	 JJ	I-NP
unique  	unique  	 JJ	O
to  	to  	 TO	O
each  	each  	 DT	O
group  	group  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
external  	external  	 JJ	B-NP
circuits  	circuits  	 NNS	I-NP
is  	is  	 VBZ	O
supplied 	supplied 	 VBN	O
.  	.  	 .	O
In  	In  	 IN	O
FIGS.  	FIGS.  	 NNP	O
8A  	8A  	 NNP	O
and  	and  	 CC	O
8B 	8B 	 NNP	O
,  	,  	 ,	O
the  	the  	 DT	O
logic  	logic  	 NN	B-NP
circuit  	circuit  	 NN	I-NP
62  	62  	 CD	O
of  	of  	 IN	O
the  	the  	 DT	O
integrated  	integrated  	 JJ	O
circuit  	circuit  	 NN	O
10  	10  	 CD	O
implemented  	implemented  	 VBN	O
on  	on  	 IN	O
the  	the  	 DT	O
circuit  	circuit  	 NN	B-NP
board  	board  	 NN	I-NP
12  	12  	 CD	O
includes  	includes  	 VBZ	O
the  	the  	 DT	O
output  	output  	 NN	B-NP
circuits  	circuits  	 NNS	I-NP
64-1  	64-1  	 VBP	O
to  	to  	 TO	O
64-6 	64-6 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
external  	external  	 JJ	B-NP
circuits  	circuits  	 NNS	I-NP
66-1  	66-1  	 VBP	O
to  	to  	 TO	O
66-6  	66-6  	 CD	O
on  	on  	 IN	O
the  	the  	 DT	O
circuit  	circuit  	 NN	B-NP
board  	board  	 NN	I-NP
12  	12  	 CD	O
that  	that  	 WDT	O
are  	are  	 VBP	O
connected  	connected  	 VBN	O
via  	via  	 IN	O
the  	the  	 DT	O
leadless  	leadless  	 JJ	B-NP
terminals  	terminals  	 NNS	I-NP
65-1  	65-1  	 VBP	O
to  	to  	 TO	O
65-6  	65-6  	 CD	O
are  	are  	 VBP	O
classified  	classified  	 VBN	O
into  	into  	 IN	O
a  	a  	 DT	O
group  	group  	 NN	O
containing  	containing  	 VBG	O
the  	the  	 DT	O
external  	external  	 JJ	B-NP
circuits  	circuits  	 NNS	I-NP
66-1  	66-1  	 NNP	O
and  	and  	 CC	O
66-2  	66-2  	 RB	O
having  	having  	 VBG	B-NP
pull-up  	pull-up  	 JJ	I-NP
resistors  	resistors  	 JJ	I-NP
90-1  	90-1  	 NN	O
and  	and  	 CC	O
90-2 	90-2 	 NNP	O
,  	,  	 ,	O
respectively 	respectively 	 RB	O
,  	,  	 ,	O
connected  	connected  	 VBN	O
to  	to  	 TO	O
their  	their  	 PRP$	O
input  	input  	 NN	B-NP
lines 	lines 	 NNS	I-NP
,  	,  	 ,	O
a  	a  	 DT	O
group  	group  	 NN	O
containing  	containing  	 VBG	O
the  	the  	 DT	O
external  	external  	 JJ	B-NP
circuits  	circuits  	 NNS	I-NP
66-3  	66-3  	 NNP	O
and  	and  	 CC	O
66-4  	66-4  	 RB	O
having  	having  	 VBG	O
pull-down  	pull-down  	 JJ	O
resistors  	resistors  	 JJ	O
96-3  	96-3  	 NN	O
and  	and  	 CC	O
96-4 	96-4 	 NNP	O
,  	,  	 ,	O
respectively 	respectively 	 RB	O
,  	,  	 ,	O
connected  	connected  	 VBN	O
to  	to  	 TO	O
their  	their  	 PRP$	O
input  	input  	 NN	B-NP
lines 	lines 	 NNS	I-NP
,  	,  	 ,	O
and  	and  	 CC	O
further  	further  	 RBR	O
a  	a  	 DT	O
group  	group  	 NN	O
containing  	containing  	 VBG	O
the  	the  	 DT	O
external  	external  	 JJ	B-NP
circuits  	circuits  	 NNS	I-NP
66-5  	66-5  	 NNP	O
and  	and  	 CC	O
66-6  	66-6  	 CD	O
in  	in  	 IN	O
a  	a  	 DT	O
floating  	floating  	 JJ	O
state  	state  	 NN	O
without  	without  	 IN	O
having  	having  	 VBG	O
connected  	connected  	 VBN	O
thereto  	thereto  	 VBG	O
a  	a  	 DT	O
pull-up  	pull-up  	 JJ	O
resistor  	resistor  	 NN	O
or  	or  	 CC	O
a  	a  	 DT	O
pull-down  	pull-down  	 JJ	O
resistor 	resistor 	 NN	O
.  	.  	 .	O
Correspondingly  	Correspondingly  	 JJ	O
to  	to  	 TO	O
the  	the  	 DT	O
grouping  	grouping  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
external  	external  	 JJ	B-NP
circuits  	circuits  	 NNS	I-NP
66-1  	66-1  	 VBP	O
to  	to  	 TO	O
66-6 	66-6 	 CD	O
,  	,  	 ,	O
the  	the  	 DT	O
fault  	fault  	 NN	B-NP
diagnosing  	diagnosing  	 NN	I-NP
unit  	unit  	 NN	I-NP
48  	48  	 CD	O
provided  	provided  	 VBN	O
on  	on  	 IN	O
the  	the  	 DT	O
integrated  	integrated  	 JJ	O
circuit  	circuit  	 NN	O
10  	10  	 CD	O
includes  	includes  	 VBZ	O
pseudo-output  	pseudo-output  	 JJ	B-NP
units  	units  	 NNS	I-NP
78-1 	78-1 	 RB	O
,  	,  	 ,	O
78-2 	78-2 	 NNP	O
,  	,  	 ,	O
and  	and  	 CC	O
78-3  	78-3  	 CD	O
for  	for  	 IN	O
the  	the  	 DT	O
respective  	respective  	 JJ	O
groups 	groups 	 NNS	O
.  	.  	 .	O
The  	The  	 DT	O
pseudo-output  	pseudo-output  	 JJ	B-NP
unit  	unit  	 NN	I-NP
78-1  	78-1  	 NN	O
is  	is  	 VBZ	O
provided  	provided  	 VBN	O
correspondingly  	correspondingly  	 VBN	O
to  	to  	 TO	O
the  	the  	 DT	O
group  	group  	 NN	O
containing  	containing  	 VBG	O
of  	of  	 IN	O
the  	the  	 DT	O
external  	external  	 JJ	B-NP
circuits  	circuits  	 NNS	I-NP
66-1  	66-1  	 NNP	O
and  	and  	 CC	O
66-2  	66-2  	 RB	O
including  	including  	 VBG	O
the  	the  	 DT	O
pull-up  	pull-up  	 JJ	O
resistors  	resistors  	 JJ	O
90-1  	90-1  	 NN	O
and  	and  	 CC	O
90-2 	90-2 	 NNP	O
,  	,  	 ,	O
respectively 	respectively 	 RB	O
,  	,  	 ,	O
and  	and  	 CC	O
its  	its  	 PRP$	O
circuit  	circuit  	 NN	B-NP
configuration  	configuration  	 NN	I-NP
is  	is  	 VBZ	O
the  	the  	 DT	O
one  	one  	 NN	O
shown  	shown  	 VBN	O
in  	in  	 IN	O
FIG.  	FIG.  	 CD	O
3B 	3B 	 CD	O
,  	,  	 ,	O
for  	for  	 IN	O
example 	example 	 NN	O
.  	.  	 .	O
In  	In  	 IN	O
the  	the  	 DT	O
embodiment  	embodiment  	 NN	O
of  	of  	 IN	O
FIGS.  	FIGS.  	 NNP	O
8A  	8A  	 NNP	O
and  	and  	 CC	O
8B 	8B 	 NNP	O
,  	,  	 ,	O
the  	the  	 DT	O
resistance  	resistance  	 NN	O
values  	values  	 VBZ	O
R1and  	R1and  	 CD	O
R2  	R2  	 CD	O
of  	of  	 IN	O
the  	the  	 DT	O
resistances  	resistances  	 JJ	O
86  	86  	 CD	O
and  	and  	 CC	O
88 	88 	 CD	O
,  	,  	 ,	O
respectively 	respectively 	 RB	O
,  	,  	 ,	O
of  	of  	 IN	O
each  	each  	 DT	O
pseudo-output  	pseudo-output  	 JJ	B-NP
unit  	unit  	 NN	I-NP
78  	78  	 CD	O
are  	are  	 VBP	O
set  	set  	 VBN	O
so  	so  	 RB	O
that  	that  	 IN	O
the  	the  	 DT	O
normal  	normal  	 JJ	B-NP
voltage  	voltage  	 JJ	I-NP
range  	range  	 NN	I-NP
98  	98  	 CD	O
shown  	shown  	 VBN	O
in  	in  	 IN	O
FIG.  	FIG.  	 NNP	O
3C  	3C  	 NNP	O
is  	is  	 VBZ	O
located  	located  	 VBN	O
at  	at  	 IN	O
a  	a  	 DT	O
center  	center  	 NN	O
position  	position  	 NN	O
representing  	representing  	 VBG	O
a  	a  	 DT	O
half  	half  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
power  	power  	 NN	B-NP
supply  	supply  	 NN	I-NP
voltage  	voltage  	 VBD	I-NP
Vc 	Vc 	 NNP	I-NP
.  	.  	 .	O
Also 	Also 	 RB	O
,  	,  	 ,	O
the  	the  	 DT	O
pseudo-output  	pseudo-output  	 JJ	B-NP
unit  	unit  	 NN	I-NP
78-2  	78-2  	 NN	O
of  	of  	 IN	O
FIGS.  	FIGS.  	 NNP	O
8A  	8A  	 NNP	O
and  	and  	 CC	O
8B  	8B  	 CD	O
corresponds  	corresponds  	 NN	O
to  	to  	 TO	O
the  	the  	 DT	O
group  	group  	 NN	O
containing  	containing  	 VBG	O
the  	the  	 DT	O
external  	external  	 JJ	B-NP
circuits  	circuits  	 NNS	I-NP
66-3  	66-3  	 NNP	O
and  	and  	 CC	O
66-4  	66-4  	 RB	O
having  	having  	 VBG	O
connected  	connected  	 VBN	O
thereto  	thereto  	 VBG	O
the  	the  	 DT	O
pull-down  	pull-down  	 JJ	O
resistors  	resistors  	 JJ	O
96-3  	96-3  	 NN	O
and  	and  	 CC	O
96-4 	96-4 	 NNP	O
,  	,  	 ,	O
respectively 	respectively 	 RB	O
.  	.  	 .	O
The  	The  	 DT	O
pseudo-output  	pseudo-output  	 JJ	B-NP
unit  	unit  	 NN	I-NP
78-2  	78-2  	 CD	O
outputs 	outputs 	 NN	B-NP
,  	,  	 ,	O
for  	for  	 IN	O
example 	example 	 NN	O
,  	,  	 ,	O
a  	a  	 DT	O
divided  	divided  	 JJ	O
voltage  	voltage  	 NN	O
by  	by  	 IN	O
a  	a  	 DT	O
series  	series  	 NN	B-NP
circuit  	circuit  	 NN	I-NP
of  	of  	 IN	O
the  	the  	 DT	O
resistances  	resistances  	 JJ	O
86  	86  	 CD	O
and  	and  	 CC	O
88  	88  	 CD	O
shown  	shown  	 VBN	O
in  	in  	 IN	O
FIG.  	FIG.  	 CD	O
4B 	4B 	 CD	O
.  	.  	 .	O
Unlike  	Unlike  	 IN	O
in  	in  	 IN	O
FIG.  	FIG.  	 CD	O
4C  	4C  	 CD	O
where  	where  	 WRB	O
the  	the  	 DT	O
normal  	normal  	 JJ	B-NP
voltage  	voltage  	 JJ	I-NP
range  	range  	 NN	I-NP
104  	104  	 CD	O
is  	is  	 VBZ	O
present  	present  	 JJ	O
at  	at  	 IN	O
a  	a  	 DT	O
lower  	lower  	 JJR	O
voltage  	voltage  	 JJ	B-NP
side 	side 	 NN	I-NP
,  	,  	 ,	O
the  	the  	 DT	O
resistance  	resistance  	 NN	O
values  	values  	 VBZ	O
R1and  	R1and  	 CD	O
R2  	R2  	 CD	O
of  	of  	 IN	O
the  	the  	 DT	O
resistances  	resistances  	 JJ	O
86  	86  	 CD	O
and  	and  	 CC	O
88 	88 	 CD	O
,  	,  	 ,	O
respectively 	respectively 	 RB	O
,  	,  	 ,	O
are  	are  	 VBP	O
set  	set  	 VBN	O
so  	so  	 RB	O
that  	that  	 IN	O
the  	the  	 DT	O
normal  	normal  	 JJ	B-NP
voltage  	voltage  	 JJ	I-NP
range  	range  	 NN	I-NP
is  	is  	 VBZ	O
located  	located  	 VBN	O
at  	at  	 IN	O
an  	an  	 DT	O
approximately  	approximately  	 JJ	O
center  	center  	 NN	O
representing  	representing  	 VBG	O
a  	a  	 DT	O
half  	half  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
power  	power  	 NN	B-NP
supply  	supply  	 NN	I-NP
voltage  	voltage  	 VBD	I-NP
Vc 	Vc 	 NNP	I-NP
.  	.  	 .	O
Furthermore 	Furthermore 	 RB	O
,  	,  	 ,	O
the  	the  	 DT	O
pseudo-output  	pseudo-output  	 JJ	B-NP
unit  	unit  	 NN	I-NP
78-3  	78-3  	 NN	O
is  	is  	 VBZ	O
provided  	provided  	 VBN	O
correspondingly  	correspondingly  	 VBN	O
to  	to  	 TO	O
the  	the  	 DT	O
external  	external  	 JJ	B-NP
circuits  	circuits  	 NNS	I-NP
66-5  	66-5  	 NNP	O
and  	and  	 CC	O
66-6  	66-6  	 CD	O
in  	in  	 IN	O
a  	a  	 DT	O
floating  	floating  	 JJ	O
state 	state 	 NN	O
.  	.  	 .	O
In  	In  	 IN	O
this  	this  	 DT	O
case 	case 	 NN	O
,  	,  	 ,	O
as  	as  	 RB	O
shown  	shown  	 VBN	O
in  	in  	 IN	O
FIG.  	FIG.  	 CD	O
5C 	5C 	 CD	O
,  	,  	 ,	O
the  	the  	 DT	O
normal  	normal  	 JJ	B-NP
voltage  	voltage  	 JJ	I-NP
range  	range  	 NN	I-NP
110  	110  	 CD	O
is  	is  	 VBZ	O
located  	located  	 VBN	O
at  	at  	 IN	O
an  	an  	 DT	O
approximately  	approximately  	 JJ	O
center  	center  	 NN	O
representing  	representing  	 VBG	O
a  	a  	 DT	O
half  	half  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
power  	power  	 NN	B-NP
supply  	supply  	 NN	I-NP
voltage  	voltage  	 VBD	I-NP
Vc 	Vc 	 NNP	I-NP
.  	.  	 .	O
Therefore 	Therefore 	 RB	O
,  	,  	 ,	O
as  	as  	 RB	O
with  	with  	 IN	O
FIG.  	FIG.  	 CD	O
5B 	5B 	 CD	O
,  	,  	 ,	O
a  	a  	 DT	O
circuit  	circuit  	 NN	O
is  	is  	 VBZ	O
formed  	formed  	 VBN	O
where  	where  	 WRB	O
the  	the  	 DT	O
resistance  	resistance  	 NN	O
values  	values  	 VBZ	O
R1and  	R1and  	 CD	O
R2  	R2  	 CD	O
of  	of  	 IN	O
the  	the  	 DT	O
resistances  	resistances  	 JJ	O
86  	86  	 CD	O
and  	and  	 CC	O
88 	88 	 CD	O
,  	,  	 ,	O
respectively 	respectively 	 RB	O
,  	,  	 ,	O
are  	are  	 VBP	O
set  	set  	 VBN	O
as  	as  	 IN	O
R1=R2 	R1=R2 	 CD	O
.  	.  	 .	O
As  	As  	 IN	O
such 	such 	 JJ	O
,  	,  	 ,	O
by  	by  	 IN	O
setting  	setting  	 VBG	O
a  	a  	 DT	O
pseudo-output  	pseudo-output  	 JJ	B-NP
voltage  	voltage  	 NN	I-NP
for  	for  	 IN	O
each  	each  	 DT	O
of  	of  	 IN	O
a  	a  	 DT	O
pull-up  	pull-up  	 JJ	O
resistor 	resistor 	 NN	O
,  	,  	 ,	O
a  	a  	 DT	O
pull-down  	pull-down  	 JJ	O
resistor 	resistor 	 NN	O
,  	,  	 ,	O
and  	and  	 CC	O
a  	a  	 DT	O
floating  	floating  	 JJ	O
state  	state  	 NN	O
in  	in  	 IN	O
the  	the  	 DT	O
input  	input  	 NN	B-NP
lines  	lines  	 NNS	I-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
external  	external  	 JJ	I-NP
circuits 	circuits 	 NNS	I-NP
,  	,  	 ,	O
the  	the  	 DT	O
normal  	normal  	 JJ	B-NP
voltage  	voltage  	 JJ	I-NP
range  	range  	 NN	I-NP
with  	with  	 IN	O
respect  	respect  	 NN	O
to  	to  	 TO	O
the  	the  	 DT	O
power  	power  	 NN	B-NP
supply  	supply  	 NN	I-NP
voltage  	voltage  	 NNS	I-NP
can  	can  	 MD	O
be  	be  	 VB	O
set  	set  	 VBN	O
as  	as  	 IN	O
a  	a  	 DT	O
half  	half  	 NN	O
( 	( 	 -LRB-	O
approximately  	approximately  	 RB	O
the  	the  	 DT	O
center 	center 	 NN	O
)  	)  	 -RRB-	O
of  	of  	 IN	O
the  	the  	 DT	O
normal  	normal  	 JJ	B-NP
voltage  	voltage  	 NNS	I-NP
range  	range  	 VBP	O
even  	even  	 RB	O
with  	with  	 IN	O
different  	different  	 JJ	O
types  	types  	 NNS	O
of  	of  	 IN	O
the  	the  	 DT	O
input  	input  	 NN	B-NP
line  	line  	 NN	I-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
external  	external  	 JJ	I-NP
device 	device 	 NN	I-NP
.  	.  	 .	O
With  	With  	 IN	O
this 	this 	 DT	O
,  	,  	 ,	O
irrespectively  	irrespectively  	 VBG	O
of  	of  	 IN	O
the  	the  	 DT	O
pull-up  	pull-up  	 JJ	O
resistor 	resistor 	 NN	O
,  	,  	 ,	O
the  	the  	 DT	O
pull-down  	pull-down  	 JJ	O
resistor 	resistor 	 NN	O
,  	,  	 ,	O
or  	or  	 CC	O
the  	the  	 DT	O
floating  	floating  	 JJ	O
state 	state 	 NN	O
,  	,  	 ,	O
the  	the  	 DT	O
same  	same  	 JJ	O
determination  	determination  	 NN	B-NP
criteria  	criteria  	 NNS	I-NP
can  	can  	 MD	O
be  	be  	 VB	O
used  	used  	 VBN	O
for  	for  	 IN	O
the  	the  	 DT	O
determination  	determination  	 NN	B-NP
range  	range  	 NN	I-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
normal  	normal  	 JJ	I-NP
voltage  	voltage  	 NN	I-NP
and  	and  	 CC	O
the  	the  	 DT	O
abnormal  	abnormal  	 JJ	O
voltage  	voltage  	 NN	O
in  	in  	 IN	O
the  	the  	 DT	O
determination  	determination  	 NN	B-NP
circuit  	circuit  	 NN	I-NP
52 	52 	 CD	O
,  	,  	 ,	O
thereby  	thereby  	 RB	O
simplifying  	simplifying  	 VBG	O
the  	the  	 DT	O
determination  	determination  	 NN	B-NP
process 	process 	 NN	I-NP
.  	.  	 .	O
FIGS.  	FIGS.  	 NNP	O
9A  	9A  	 NNP	O
and  	and  	 CC	O
9B  	9B  	 NNP	O
shows  	shows  	 VBZ	O
still  	still  	 RB	O
another  	another  	 DT	O
embodiment  	embodiment  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
integrated  	integrated  	 JJ	O
circuit  	circuit  	 NN	O
according  	according  	 VBG	O
to  	to  	 TO	O
the  	the  	 DT	O
present  	present  	 JJ	O
invention 	invention 	 NN	O
.  	.  	 .	O
In  	In  	 IN	O
this  	this  	 DT	O
embodiment 	embodiment 	 NN	O
,  	,  	 ,	O
the  	the  	 DT	O
fault  	fault  	 NN	B-NP
diagnosing  	diagnosing  	 NN	I-NP
unit  	unit  	 NN	I-NP
of  	of  	 IN	O
the  	the  	 DT	O
present  	present  	 JJ	O
invention  	invention  	 NN	O
is  	is  	 VBZ	O
provided  	provided  	 VBN	O
for  	for  	 IN	O
the  	the  	 DT	O
leadless  	leadless  	 JJ	B-NP
terminals  	terminals  	 NNS	I-NP
connecting  	connecting  	 VBG	I-NP
input 	input 	 NN	I-NP
/ 	/ 	 CD	I-NP
output  	output  	 NN	I-NP
lines  	lines  	 NNS	I-NP
of  	of  	 IN	O
an  	an  	 DT	O
input 	input 	 NN	B-NP
/ 	/ 	 CD	I-NP
output  	output  	 NN	I-NP
circuit  	circuit  	 NN	I-NP
provided  	provided  	 VBD	O
to  	to  	 TO	O
the  	the  	 DT	O
integrated  	integrated  	 JJ	O
circuit  	circuit  	 NN	O
10  	10  	 CD	O
to  	to  	 TO	O
the  	the  	 DT	O
pattern  	pattern  	 NN	O
on  	on  	 IN	O
the  	the  	 DT	O
circuit  	circuit  	 NN	B-NP
board  	board  	 NN	I-NP
12 	12 	 CD	O
.  	.  	 .	O
In  	In  	 IN	O
FIGS.  	FIGS.  	 NNP	O
9A  	9A  	 NNP	O
and  	and  	 CC	O
9B 	9B 	 NNP	O
,  	,  	 ,	O
the  	the  	 DT	O
integrated  	integrated  	 JJ	O
circuit  	circuit  	 NN	O
10  	10  	 CD	O
includes  	includes  	 VBZ	O
input 	input 	 CD	B-NP
/ 	/ 	 CD	I-NP
output  	output  	 NN	I-NP
circuits  	circuits  	 NNS	I-NP
102-1  	102-1  	 VBP	O
to  	to  	 TO	O
102-6  	102-6  	 CD	O
for  	for  	 IN	O
the  	the  	 DT	O
logic  	logic  	 NN	B-NP
circuit  	circuit  	 NN	I-NP
62 	62 	 CD	O
,  	,  	 ,	O
which  	which  	 WDT	O
are  	are  	 VBP	O
connected  	connected  	 VBN	O
via  	via  	 IN	O
the  	the  	 DT	O
leadless  	leadless  	 JJ	B-NP
terminals  	terminals  	 NNS	I-NP
65-1  	65-1  	 VBP	O
to  	to  	 TO	O
65-6  	65-6  	 CD	O
to  	to  	 TO	O
external  	external  	 JJ	B-NP
circuits  	circuits  	 NNS	I-NP
66-1  	66-1  	 VBP	O
to  	to  	 TO	O
66-6  	66-6  	 CD	O
on  	on  	 IN	O
the  	the  	 DT	O
circuit  	circuit  	 NN	B-NP
board  	board  	 NN	I-NP
12  	12  	 CD	O
each  	each  	 DT	O
also  	also  	 RB	O
having  	having  	 VBG	O
an  	an  	 DT	O
input 	input 	 NN	B-NP
/ 	/ 	 CD	I-NP
output  	output  	 NN	I-NP
function 	function 	 NN	I-NP
.  	.  	 .	O
Also  	Also  	 RB	O
in  	in  	 IN	O
this  	this  	 DT	O
case 	case 	 NN	O
,  	,  	 ,	O
as  	as  	 IN	O
the  	the  	 DT	O
fault  	fault  	 NN	B-NP
diagnosing  	diagnosing  	 NN	I-NP
unit  	unit  	 NN	I-NP
48  	48  	 CD	O
according  	according  	 VBG	O
to  	to  	 TO	O
the  	the  	 DT	O
present  	present  	 JJ	O
invention 	invention 	 NN	O
,  	,  	 ,	O
the  	the  	 DT	O
first  	first  	 JJ	O
switching  	switching  	 JJ	O
unit  	unit  	 NN	O
68 	68 	 CD	O
,  	,  	 ,	O
the  	the  	 DT	O
second  	second  	 JJ	O
switching  	switching  	 JJ	O
unit  	unit  	 NN	O
72 	72 	 CD	O
,  	,  	 ,	O
the  	the  	 DT	O
switching  	switching  	 JJ	O
control  	control  	 NN	B-NP
unit  	unit  	 NN	I-NP
76 	76 	 CD	O
,  	,  	 ,	O
the  	the  	 DT	O
pseudo-output  	pseudo-output  	 JJ	B-NP
unit  	unit  	 NN	I-NP
78 	78 	 CD	O
,  	,  	 ,	O
the  	the  	 DT	O
measuring  	measuring  	 JJ	O
unit  	unit  	 NN	O
80 	80 	 CD	O
,  	,  	 ,	O
the  	the  	 DT	O
determining  	determining  	 JJ	O
unit  	unit  	 NN	O
82 	82 	 CD	O
,  	,  	 ,	O
and  	and  	 CC	O
the  	the  	 DT	O
bus  	bus  	 NN	B-NP
interface  	interface  	 NN	I-NP
unit  	unit  	 NN	I-NP
84  	84  	 CD	O
are  	are  	 VBP	O
provided 	provided 	 VBN	O
.  	.  	 .	O
With  	With  	 IN	O
this 	this 	 DT	O
,  	,  	 ,	O
an  	an  	 DT	O
abnormal  	abnormal  	 JJ	O
voltage  	voltage  	 JJ	O
due  	due  	 JJ	O
to  	to  	 TO	O
a  	a  	 DT	O
foreign  	foreign  	 JJ	O
substance  	substance  	 NN	O
attached 	attached 	 VBN	O
,  	,  	 ,	O
by  	by  	 IN	O
soldering  	soldering  	 NN	B-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
leadless  	leadless  	 JJ	I-NP
terminal  	terminal  	 NN	I-NP
65-1 	65-1 	 NN	O
,  	,  	 ,	O
between  	between  	 IN	O
the  	the  	 DT	O
leadless  	leadless  	 JJ	B-NP
terminal  	terminal  	 NN	I-NP
and  	and  	 CC	O
the  	the  	 DT	O
power  	power  	 NN	B-NP
supply  	supply  	 NN	I-NP
line  	line  	 NN	I-NP
or  	or  	 CC	O
ground  	ground  	 NN	B-NP
line  	line  	 NN	I-NP
can  	can  	 MD	O
be  	be  	 VB	O
determined  	determined  	 VBN	O
through  	through  	 IN	O
a  	a  	 DT	O
fault  	fault  	 NN	B-NP
diagnosis  	diagnosis  	 NN	I-NP
operation  	operation  	 NN	I-NP
and  	and  	 CC	O
then  	then  	 RB	O
be  	be  	 VB	O
reported  	reported  	 VBN	O
to  	to  	 TO	O
the  	the  	 DT	O
outside 	outside 	 JJ	O
.  	.  	 .	O
Here 	Here 	 RB	O
,  	,  	 ,	O
in  	in  	 IN	O
the  	the  	 DT	O
above  	above  	 JJ	O
embodiment 	embodiment 	 NN	O
,  	,  	 ,	O
as  	as  	 IN	O
the  	the  	 DT	O
package  	package  	 NN	B-NP
structure  	structure  	 NN	I-NP
in  	in  	 IN	O
which  	which  	 WDT	O
the  	the  	 DT	O
state  	state  	 NN	O
of  	of  	 IN	O
soldering  	soldering  	 NN	B-NP
of  	of  	 IN	O
the  	the  	 DT	O
terminal  	terminal  	 NN	O
to  	to  	 TO	O
the  	the  	 DT	O
circuit  	circuit  	 NN	B-NP
board 	board 	 NN	I-NP
,  	,  	 ,	O
with  	with  	 IN	O
the  	the  	 DT	O
terminal  	terminal  	 NN	O
as  	as  	 IN	O
being  	being  	 VBG	O
implemented  	implemented  	 VBN	O
on  	on  	 IN	O
the  	the  	 DT	O
circuit  	circuit  	 NN	B-NP
board 	board 	 NN	I-NP
,  	,  	 ,	O
cannot  	cannot  	 VBD	O
been  	been  	 VBN	O
seen  	seen  	 VBN	O
from  	from  	 IN	O
the  	the  	 DT	O
outside 	outside 	 JJ	O
,  	,  	 ,	O
the  	the  	 DT	O
ball  	ball  	 NN	O
grid  	grid  	 NN	O
array  	array  	 NN	O
is  	is  	 VBZ	O
taken  	taken  	 VBN	O
as  	as  	 IN	O
an  	an  	 DT	O
example 	example 	 NN	O
.  	.  	 .	O
Other  	Other  	 JJ	O
than  	than  	 IN	O
that 	that 	 DT	O
,  	,  	 ,	O
the  	the  	 DT	O
structure  	structure  	 NN	O
in  	in  	 IN	O
which  	which  	 WDT	O
the  	the  	 DT	O
soldering  	soldering  	 JJ	B-NP
portion  	portion  	 NN	I-NP
is  	is  	 VBZ	O
difficult  	difficult  	 JJ	O
to  	to  	 TO	O
see  	see  	 VB	O
from  	from  	 IN	O
the  	the  	 DT	O
outside  	outside  	 JJ	O
as  	as  	 IN	O
being  	being  	 VBG	B-NP
implemented  	implemented  	 NN	I-NP
includes  	includes  	 VBZ	O
QFN  	QFN  	 NNP	B-NP
( 	( 	 -LRB-	O
Quad  	Quad  	 NNP	B-NP
Flat  	Flat  	 NNP	I-NP
Non-Leaded  	Non-Leaded  	 NNP	I-NP
Package 	Package 	 NNP	O
) 	) 	 -RRB-	O
,  	,  	 ,	O
LCC  	LCC  	 NNP	B-NP
( 	( 	 -LRB-	O
Leadless  	Leadless  	 NNP	B-NP
Chip  	Chip  	 NNP	I-NP
Carrier 	Carrier 	 NNP	I-NP
) 	) 	 -RRB-	O
,  	,  	 ,	O
or  	or  	 CC	O
the  	the  	 DT	O
like 	like 	 JJ	O
.  	.  	 .	O
The  	The  	 DT	O
LCC  	LCC  	 NNP	B-NP
and  	and  	 CC	O
QFN  	QFN  	 NNP	B-NP
have  	have  	 VBP	O
a  	a  	 DT	O
package  	package  	 NN	O
with  	with  	 IN	O
a  	a  	 DT	O
structure  	structure  	 NN	O
in  	in  	 IN	O
which  	which  	 WDT	O
only  	only  	 RB	O
an  	an  	 DT	O
electrode  	electrode  	 JJ	O
pad  	pad  	 NN	O
is  	is  	 VBZ	O
formed  	formed  	 VBN	O
without  	without  	 IN	O
a  	a  	 DT	O
lead 	lead 	 NN	O
.  	.  	 .	O
For  	For  	 IN	O
an  	an  	 DT	O
integrated  	integrated  	 JJ	O
circuit  	circuit  	 NN	O
in  	in  	 IN	O
a  	a  	 DT	O
package  	package  	 NN	B-NP
structure  	structure  	 NN	I-NP
having  	having  	 VBG	O
such  	such  	 PDT	O
a  	a  	 DT	O
leadless  	leadless  	 JJ	B-NP
terminal 	terminal 	 NN	I-NP
,  	,  	 ,	O
as  	as  	 RB	O
with  	with  	 IN	O
the  	the  	 DT	O
ball  	ball  	 NN	O
grid  	grid  	 NN	O
array 	array 	 NN	O
,  	,  	 ,	O
a  	a  	 DT	O
fault  	fault  	 NN	B-NP
diagnosing  	diagnosing  	 NN	I-NP
unit  	unit  	 NN	I-NP
for  	for  	 IN	I-NP
the  	the  	 DT	I-NP
leadless  	leadless  	 JJ	I-NP
terminal  	terminal  	 NN	I-NP
according  	according  	 VBG	O
to  	to  	 TO	O
the  	the  	 DT	O
present  	present  	 JJ	O
invention  	invention  	 NN	O
is  	is  	 VBZ	O
provided 	provided 	 VBN	O
,  	,  	 ,	O
thereby  	thereby  	 RB	O
making  	making  	 VBG	O
it  	it  	 PRP	O
possible  	possible  	 JJ	O
to  	to  	 TO	O
detect  	detect  	 VB	O
an  	an  	 DT	O
abnormality  	abnormality  	 JJ	O
due  	due  	 JJ	O
to  	to  	 TO	O
soldering  	soldering  	 VB	O
of  	of  	 IN	O
the  	the  	 DT	O
leadless  	leadless  	 JJ	B-NP
terminal  	terminal  	 NN	I-NP
as  	as  	 IN	O
fault  	fault  	 NN	B-NP
diagnosis 	diagnosis 	 NN	I-NP
.  	.  	 .	O
Also 	Also 	 RB	O
,  	,  	 ,	O
devices  	devices  	 NNS	O
using  	using  	 VBG	O
a  	a  	 DT	O
circuit  	circuit  	 NN	B-NP
board  	board  	 NN	I-NP
having  	having  	 VBG	O
implemented  	implemented  	 VBN	O
thereon  	thereon  	 VBG	O
the  	the  	 DT	O
integrated  	integrated  	 JJ	O
circuit  	circuit  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
present  	present  	 JJ	O
invention  	invention  	 NNS	O
include  	include  	 VBP	O
appropriate  	appropriate  	 JJ	O
information  	information  	 NN	B-NP
processing  	processing  	 NN	I-NP
apparatuses  	apparatuses  	 NNS	I-NP
and  	and  	 CC	O
equipment 	equipment 	 NN	B-NP
,  	,  	 ,	O
for  	for  	 IN	O
example 	example 	 NN	O
,  	,  	 ,	O
magnetic  	magnetic  	 JJ	B-NP
disk  	disk  	 NN	I-NP
apparatus 	apparatus 	 NN	I-NP
.  	.  	 .	O
Furthermore 	Furthermore 	 RB	O
,  	,  	 ,	O
in  	in  	 IN	O
the  	the  	 DT	O
above  	above  	 JJ	O
embodiment 	embodiment 	 NN	O
,  	,  	 ,	O
a  	a  	 DT	O
case  	case  	 NN	O
where  	where  	 WRB	O
an  	an  	 DT	O
MPU  	MPU  	 NNP	B-NP
( 	( 	 -LRB-	O
processor 	processor 	 NN	O
)  	)  	 -RRB-	O
is  	is  	 VBZ	O
implemented  	implemented  	 VBN	O
on  	on  	 IN	O
a  	a  	 DT	O
circuit  	circuit  	 NN	B-NP
board  	board  	 NN	I-NP
having  	having  	 VBG	O
implemented  	implemented  	 VBN	O
thereon  	thereon  	 VBG	O
the  	the  	 DT	O
integrated  	integrated  	 JJ	O
circuit  	circuit  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
present  	present  	 JJ	O
invention  	invention  	 NN	O
is  	is  	 VBZ	O
taken  	taken  	 VBN	O
as  	as  	 IN	O
an  	an  	 DT	O
example 	example 	 NN	O
.  	.  	 .	O
Alternatively 	Alternatively 	 RB	O
,  	,  	 ,	O
the  	the  	 DT	O
MPU  	MPU  	 NNP	B-NP
can  	can  	 MD	O
be  	be  	 VB	O
incorporated  	incorporated  	 VBN	O
in  	in  	 IN	O
the  	the  	 DT	O
integrated  	integrated  	 JJ	O
circuit 	circuit 	 NN	O
.  	.  	 .	O
Still  	Still  	 RB	O
further 	further 	 RBR	O
,  	,  	 ,	O
the  	the  	 DT	O
present  	present  	 JJ	O
invention  	invention  	 NN	O
includes  	includes  	 VBZ	O
appropriate  	appropriate  	 JJ	O
modifications  	modifications  	 NNS	B-NP
without  	without  	 IN	O
impairing  	impairing  	 VBG	O
the  	the  	 DT	O
purpose  	purpose  	 NN	O
or  	or  	 CC	O
advantage  	advantage  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
present  	present  	 JJ	O
invention 	invention 	 NN	O
,  	,  	 ,	O
and  	and  	 CC	O
is  	is  	 VBZ	O
not  	not  	 RB	O
restricted  	restricted  	 VBN	O
by  	by  	 IN	O
numerical  	numerical  	 JJ	B-NP
values  	values  	 NNS	I-NP
shown  	shown  	 VBN	O
in  	in  	 IN	O
the  	the  	 DT	O
above  	above  	 JJ	O
embodiment 	embodiment 	 NN	O
.  	.  	 .	O
What  	What  	 WP	O
is  	is  	 VBZ	O
claimed  	claimed  	 VBN	O
is 	is 	 VBZ	O
:  	:  	 :	O
1 	1 	 LS	O
.  	.  	 .	O
An  	An  	 DT	O
integrated  	integrated  	 JJ	O
circuit  	circuit  	 NN	O
comprising 	comprising 	 NNS	O
:  	:  	 :	O
an  	an  	 DT	O
output  	output  	 NN	B-NP
circuit  	circuit  	 NN	I-NP
that  	that  	 IN	O
outputs  	outputs  	 VBG	O
a  	a  	 DT	O
logic  	logic  	 NN	B-NP
signal 	signal 	 NN	I-NP
;  	;  	 :	O
a  	a  	 DT	O
leadless  	leadless  	 JJ	B-NP
terminal  	terminal  	 NN	I-NP
connecting  	connecting  	 VBG	O
an  	an  	 DT	O
output  	output  	 NN	B-NP
line  	line  	 NN	I-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
output  	output  	 NN	I-NP
circuit  	circuit  	 NN	I-NP
and  	and  	 CC	O
being  	being  	 VBG	O
connected  	connected  	 VBN	O
by  	by  	 IN	O
soldering  	soldering  	 JJ	O
to  	to  	 TO	O
a  	a  	 DT	O
circuit  	circuit  	 NN	B-NP
board 	board 	 NN	I-NP
;  	;  	 :	O
and  	and  	 CC	O
a  	a  	 DT	O
fault  	fault  	 NN	B-NP
diagnosing  	diagnosing  	 NN	I-NP
unit  	unit  	 NN	I-NP
that  	that  	 WDT	O
tests  	tests  	 VBZ	O
an  	an  	 DT	O
output  	output  	 NN	B-NP
voltage  	voltage  	 NN	I-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
leadless  	leadless  	 JJ	I-NP
terminal  	terminal  	 NN	I-NP
as  	as  	 IN	O
being  	being  	 VBG	O
implemented  	implemented  	 VBN	O
on  	on  	 IN	O
the  	the  	 DT	O
circuit  	circuit  	 NN	B-NP
board  	board  	 NN	I-NP
to  	to  	 TO	O
determine  	determine  	 VB	O
whether  	whether  	 IN	O
the  	the  	 DT	O
output  	output  	 NN	B-NP
voltage  	voltage  	 NN	I-NP
is  	is  	 VBZ	O
a  	a  	 DT	O
normal  	normal  	 JJ	B-NP
voltage  	voltage  	 NN	I-NP
or  	or  	 CC	O
an  	an  	 DT	O
abnormal  	abnormal  	 JJ	O
voltage.  	voltage.  	 CD	O
2 	2 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
integrated  	integrated  	 JJ	O
circuit  	circuit  	 NN	O
according  	according  	 VBG	O
to  	to  	 TO	O
claim  	claim  	 VB	O
1 	1 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
the  	the  	 DT	O
fault  	fault  	 NN	B-NP
diagnosing  	diagnosing  	 NN	I-NP
unit  	unit  	 NN	I-NP
includes 	includes 	 VBZ	O
:  	:  	 :	O
a  	a  	 DT	O
pseudo-output  	pseudo-output  	 JJ	B-NP
unit  	unit  	 NN	I-NP
that  	that  	 WDT	O
applies  	applies  	 VBZ	O
a  	a  	 DT	O
predetermined  	predetermined  	 JJ	O
pseudo-output  	pseudo-output  	 JJ	B-NP
voltage  	voltage  	 NN	I-NP
to  	to  	 TO	O
the  	the  	 DT	O
leadless  	leadless  	 JJ	B-NP
terminal 	terminal 	 NN	I-NP
;  	;  	 :	O
a  	a  	 DT	O
switching  	switching  	 JJ	O
unit  	unit  	 NN	O
that  	that  	 WDT	O
cuts  	cuts  	 VBZ	O
a  	a  	 DT	O
connection  	connection  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
output  	output  	 NN	B-NP
circuit  	circuit  	 NN	I-NP
to  	to  	 TO	O
the  	the  	 DT	O
leadless  	leadless  	 JJ	B-NP
terminal  	terminal  	 NN	I-NP
at  	at  	 IN	O
the  	the  	 DT	O
time  	time  	 NN	O
of  	of  	 IN	O
fault  	fault  	 NN	B-NP
diagnosis 	diagnosis 	 NN	I-NP
,  	,  	 ,	O
and  	and  	 CC	O
supplies  	supplies  	 VBZ	O
the  	the  	 DT	O
pseudo-output  	pseudo-output  	 JJ	B-NP
voltage  	voltage  	 NN	I-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
pseudo-output  	pseudo-output  	 JJ	I-NP
unit  	unit  	 NN	I-NP
to  	to  	 TO	O
the  	the  	 DT	O
leadless  	leadless  	 JJ	B-NP
terminal  	terminal  	 NN	I-NP
side  	side  	 NN	I-NP
as  	as  	 IN	O
being  	being  	 VBG	B-NP
cut 	cut 	 NN	I-NP
;  	;  	 :	O
a  	a  	 DT	O
measuring  	measuring  	 JJ	O
unit  	unit  	 NN	O
that  	that  	 WDT	O
measures  	measures  	 VBZ	O
a  	a  	 DT	O
voltage  	voltage  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
leadless  	leadless  	 JJ	B-NP
terminal  	terminal  	 NN	I-NP
in  	in  	 IN	O
a  	a  	 DT	O
fault  	fault  	 NN	B-NP
diagnosis  	diagnosis  	 NN	I-NP
state  	state  	 NN	I-NP
by  	by  	 IN	O
the  	the  	 DT	O
switching  	switching  	 JJ	O
unit 	unit 	 NN	O
;  	;  	 :	O
and  	and  	 CC	O
a  	a  	 DT	O
determining  	determining  	 JJ	O
unit  	unit  	 NN	O
that  	that  	 WDT	O
determines 	determines 	 VBZ	O
,  	,  	 ,	O
from  	from  	 IN	O
the  	the  	 DT	O
voltage  	voltage  	 NN	O
measured  	measured  	 VBN	O
by  	by  	 IN	O
the  	the  	 DT	O
measuring  	measuring  	 JJ	O
unit 	unit 	 NN	O
,  	,  	 ,	O
whether  	whether  	 IN	O
the  	the  	 DT	O
voltage  	voltage  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
leadless  	leadless  	 JJ	B-NP
terminal  	terminal  	 NN	I-NP
is  	is  	 VBZ	O
a  	a  	 DT	O
normal  	normal  	 JJ	B-NP
voltage  	voltage  	 NN	I-NP
or  	or  	 CC	O
an  	an  	 DT	O
abnormal  	abnormal  	 JJ	O
voltage.  	voltage.  	 CD	O
3 	3 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
integrated  	integrated  	 JJ	O
circuit  	circuit  	 NN	O
according  	according  	 VBG	O
to  	to  	 TO	O
claim  	claim  	 VB	O
2 	2 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
when  	when  	 WRB	O
a  	a  	 DT	O
plurality  	plurality  	 NN	O
of  	of  	 IN	O
said  	said  	 VBD	O
output  	output  	 NN	B-NP
circuits  	circuits  	 NNS	I-NP
are  	are  	 VBP	O
present 	present 	 JJ	O
,  	,  	 ,	O
the  	the  	 DT	O
switching  	switching  	 JJ	O
unit  	unit  	 NN	O
sequentially  	sequentially  	 NN	O
cuts  	cuts  	 NNS	B-NP
connections  	connections  	 NNS	I-NP
of  	of  	 IN	I-NP
leadless  	leadless  	 JJ	I-NP
terminals  	terminals  	 NNS	I-NP
with  	with  	 IN	O
the  	the  	 DT	O
plurality  	plurality  	 NN	O
of  	of  	 IN	O
output  	output  	 NN	B-NP
circuits  	circuits  	 NNS	I-NP
at  	at  	 IN	O
the  	the  	 DT	O
time  	time  	 NN	O
of  	of  	 IN	O
fault  	fault  	 NN	B-NP
diagnosis  	diagnosis  	 NN	I-NP
and 	and 	 CC	O
,  	,  	 ,	O
in  	in  	 IN	O
synchronization  	synchronization  	 NN	B-NP
with  	with  	 IN	O
the  	the  	 DT	O
cutting  	cutting  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
leadless  	leadless  	 JJ	B-NP
terminal 	terminal 	 NN	I-NP
,  	,  	 ,	O
connects  	connects  	 VBZ	O
an  	an  	 DT	O
output  	output  	 NN	B-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
pseudo-output  	pseudo-output  	 JJ	I-NP
unit  	unit  	 NN	I-NP
to  	to  	 TO	O
a  	a  	 DT	O
relevant  	relevant  	 JJ	O
one  	one  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
leadless  	leadless  	 JJ	B-NP
terminals.  	terminals.  	 CD	I-NP
4 	4 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
integrated  	integrated  	 JJ	O
circuit  	circuit  	 NN	O
according  	according  	 VBG	O
to  	to  	 TO	O
claim  	claim  	 VB	O
2 	2 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
the  	the  	 DT	O
switching  	switching  	 JJ	O
unit  	unit  	 NN	O
includes  	includes  	 VBZ	O
a  	a  	 DT	O
first  	first  	 JJ	O
switching  	switching  	 JJ	O
unit  	unit  	 NN	O
that  	that  	 WDT	O
cuts  	cuts  	 VBZ	O
an  	an  	 DT	O
output  	output  	 NN	B-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
output  	output  	 NN	I-NP
circuit  	circuit  	 NN	I-NP
from  	from  	 IN	O
the  	the  	 DT	O
leadless  	leadless  	 JJ	B-NP
terminal  	terminal  	 NN	I-NP
at  	at  	 IN	O
the  	the  	 DT	O
time  	time  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
fault  	fault  	 NN	B-NP
diagnosis  	diagnosis  	 NN	I-NP
and  	and  	 CC	O
a  	a  	 DT	O
second  	second  	 JJ	O
switching  	switching  	 JJ	O
unit  	unit  	 NN	O
that  	that  	 WDT	O
connects  	connects  	 VBZ	O
the  	the  	 DT	O
output  	output  	 NN	B-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
pseudo-output  	pseudo-output  	 JJ	I-NP
unit  	unit  	 NN	I-NP
to  	to  	 TO	O
the  	the  	 DT	O
leadless  	leadless  	 JJ	B-NP
terminal  	terminal  	 NN	I-NP
side  	side  	 NN	I-NP
cut  	cut  	 NN	I-NP
by  	by  	 IN	O
the  	the  	 DT	O
first  	first  	 JJ	O
switching  	switching  	 VBG	B-NP
unit.  	unit.  	 CD	I-NP
5 	5 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
integrated  	integrated  	 JJ	O
circuit  	circuit  	 NN	O
according  	according  	 VBG	O
to  	to  	 TO	O
claim  	claim  	 VB	O
2 	2 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
the  	the  	 DT	O
pseudo-output  	pseudo-output  	 JJ	B-NP
unit  	unit  	 NN	I-NP
outputs  	outputs  	 VBD	O
a  	a  	 DT	O
resistance  	resistance  	 NN	O
divided  	divided  	 VBN	B-NP
voltage  	voltage  	 RB	I-NP
generated  	generated  	 VBN	O
by  	by  	 IN	O
a  	a  	 DT	O
resistance  	resistance  	 NN	B-NP
series  	series  	 NN	I-NP
circuit  	circuit  	 NN	I-NP
as  	as  	 IN	O
the  	the  	 DT	O
pseudo-output  	pseudo-output  	 JJ	B-NP
voltage.  	voltage.  	 CD	I-NP
6 	6 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
integrated  	integrated  	 JJ	O
circuit  	circuit  	 NN	O
according  	according  	 VBG	O
to  	to  	 TO	O
claim  	claim  	 VB	O
5 	5 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
with  	with  	 IN	O
an  	an  	 DT	O
external  	external  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
circuit  	circuit  	 NN	I-NP
board  	board  	 NN	I-NP
making  	making  	 VBG	O
a  	a  	 DT	O
pull-up  	pull-up  	 JJ	O
connection  	connection  	 NN	O
of  	of  	 IN	O
an  	an  	 DT	O
input  	input  	 NN	B-NP
line  	line  	 NN	I-NP
to  	to  	 TO	O
a  	a  	 DT	O
power  	power  	 NN	B-NP
source  	source  	 NN	I-NP
line  	line  	 NN	I-NP
via  	via  	 IN	O
a  	a  	 DT	O
pull-up  	pull-up  	 JJ	O
resistor 	resistor 	 NN	O
,  	,  	 ,	O
when  	when  	 WRB	O
the  	the  	 DT	O
measured  	measured  	 JJ	O
voltage  	voltage  	 NN	O
is  	is  	 VBZ	O
in  	in  	 IN	O
a  	a  	 DT	O
predetermined  	predetermined  	 JJ	O
voltage  	voltage  	 NNS	O
range  	range  	 VBP	O
centering  	centering  	 VBG	O
on  	on  	 IN	O
a  	a  	 DT	O
specific  	specific  	 JJ	O
voltage  	voltage  	 NNS	O
defined  	defined  	 VBN	O
by  	by  	 IN	O
a  	a  	 DT	O
resistance  	resistance  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
pseudo-output  	pseudo-output  	 JJ	B-NP
unit  	unit  	 NN	I-NP
and  	and  	 CC	O
the  	the  	 DT	O
pull-up  	pull-up  	 JJ	O
resistor 	resistor 	 NN	O
,  	,  	 ,	O
the  	the  	 DT	O
determining  	determining  	 JJ	O
unit  	unit  	 NN	O
determines  	determines  	 VBZ	O
that  	that  	 IN	O
the  	the  	 DT	O
measured  	measured  	 JJ	O
voltage  	voltage  	 NN	O
is  	is  	 VBZ	O
a  	a  	 DT	O
normal  	normal  	 JJ	B-NP
voltage 	voltage 	 NN	I-NP
,  	,  	 ,	O
and  	and  	 CC	O
when  	when  	 WRB	O
the  	the  	 DT	O
measured  	measured  	 JJ	O
voltage  	voltage  	 NN	O
is  	is  	 VBZ	O
outside  	outside  	 IN	O
the  	the  	 DT	O
predetermined  	predetermined  	 JJ	O
voltage  	voltage  	 JJ	B-NP
range 	range 	 NN	I-NP
,  	,  	 ,	O
determines  	determines  	 VBZ	O
that  	that  	 IN	O
the  	the  	 DT	O
measured  	measured  	 JJ	O
voltage  	voltage  	 NN	O
is  	is  	 VBZ	O
an  	an  	 DT	O
abnormal  	abnormal  	 JJ	O
voltage  	voltage  	 NNS	O
resulting  	resulting  	 VBG	O
from  	from  	 IN	O
a  	a  	 DT	O
soldering  	soldering  	 JJ	B-NP
connection  	connection  	 NN	I-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
leadless  	leadless  	 JJ	I-NP
terminal.  	terminal.  	 CD	I-NP
7 	7 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
integrated  	integrated  	 JJ	O
circuit  	circuit  	 NN	O
according  	according  	 VBG	O
to  	to  	 TO	O
claim  	claim  	 VB	O
5 	5 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
with  	with  	 IN	O
an  	an  	 DT	O
external  	external  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
circuit  	circuit  	 NN	I-NP
board  	board  	 NN	I-NP
making  	making  	 VBG	O
a  	a  	 DT	O
pull-down  	pull-down  	 JJ	O
connection  	connection  	 NN	O
of  	of  	 IN	O
an  	an  	 DT	O
input  	input  	 NN	B-NP
line  	line  	 NN	I-NP
to  	to  	 TO	O
a  	a  	 DT	O
ground  	ground  	 NN	O
via  	via  	 IN	O
a  	a  	 DT	O
pull-down  	pull-down  	 JJ	O
resistor 	resistor 	 NN	O
,  	,  	 ,	O
when  	when  	 WRB	O
the  	the  	 DT	O
measured  	measured  	 JJ	O
voltage  	voltage  	 NN	O
is  	is  	 VBZ	O
in  	in  	 IN	O
a  	a  	 DT	O
predetermined  	predetermined  	 JJ	O
voltage  	voltage  	 NNS	O
range  	range  	 VBP	O
centering  	centering  	 VBG	O
on  	on  	 IN	O
a  	a  	 DT	O
specific  	specific  	 JJ	O
voltage  	voltage  	 NNS	O
defined  	defined  	 VBN	O
by  	by  	 IN	O
a  	a  	 DT	O
resistance  	resistance  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
pseudo-output  	pseudo-output  	 JJ	B-NP
unit  	unit  	 NN	I-NP
and  	and  	 CC	O
the  	the  	 DT	O
pull-down  	pull-down  	 JJ	O
resistor 	resistor 	 NN	O
,  	,  	 ,	O
the  	the  	 DT	O
determining  	determining  	 JJ	O
unit  	unit  	 NN	O
determines  	determines  	 VBZ	O
that  	that  	 IN	O
the  	the  	 DT	O
measured  	measured  	 JJ	O
voltage  	voltage  	 NN	O
is  	is  	 VBZ	O
a  	a  	 DT	O
normal  	normal  	 JJ	B-NP
voltage 	voltage 	 NN	I-NP
,  	,  	 ,	O
and  	and  	 CC	O
when  	when  	 WRB	O
the  	the  	 DT	O
measured  	measured  	 JJ	O
voltage  	voltage  	 NN	O
is  	is  	 VBZ	O
outside  	outside  	 IN	O
the  	the  	 DT	O
predetermined  	predetermined  	 JJ	O
voltage  	voltage  	 JJ	B-NP
range 	range 	 NN	I-NP
,  	,  	 ,	O
determines  	determines  	 VBZ	O
that  	that  	 IN	O
the  	the  	 DT	O
measured  	measured  	 JJ	O
voltage  	voltage  	 NN	O
is  	is  	 VBZ	O
an  	an  	 DT	O
abnormal  	abnormal  	 JJ	O
voltage  	voltage  	 NNS	O
resulting  	resulting  	 VBG	O
from  	from  	 IN	O
a  	a  	 DT	O
soldering  	soldering  	 JJ	B-NP
connection  	connection  	 NN	I-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
leadless  	leadless  	 JJ	I-NP
terminal.  	terminal.  	 CD	I-NP
8 	8 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
integrated  	integrated  	 JJ	O
circuit  	circuit  	 NN	O
according  	according  	 VBG	O
to  	to  	 TO	O
claim  	claim  	 VB	O
5 	5 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
with  	with  	 IN	O
an  	an  	 DT	O
external  	external  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
circuit  	circuit  	 NN	I-NP
board  	board  	 NN	I-NP
being  	being  	 VBG	O
in  	in  	 IN	O
a  	a  	 DT	O
floating  	floating  	 JJ	O
state  	state  	 NN	O
in  	in  	 IN	O
which  	which  	 WDT	O
an  	an  	 DT	O
input  	input  	 NN	B-NP
line  	line  	 NN	I-NP
is  	is  	 VBZ	O
cut  	cut  	 VBN	O
from  	from  	 IN	O
a  	a  	 DT	O
power  	power  	 NN	B-NP
source  	source  	 NN	I-NP
line  	line  	 NN	I-NP
and  	and  	 CC	O
a  	a  	 DT	O
ground 	ground 	 NN	O
,  	,  	 ,	O
when  	when  	 WRB	O
the  	the  	 DT	O
measured  	measured  	 JJ	O
voltage  	voltage  	 NN	O
is  	is  	 VBZ	O
in  	in  	 IN	O
a  	a  	 DT	O
predetermined  	predetermined  	 JJ	O
voltage  	voltage  	 NNS	O
range  	range  	 VBP	O
centering  	centering  	 VBG	O
on  	on  	 IN	O
a  	a  	 DT	O
specific  	specific  	 JJ	O
voltage  	voltage  	 NNS	O
defined  	defined  	 VBN	O
by  	by  	 IN	O
a  	a  	 DT	O
divided  	divided  	 VBN	B-NP
voltage  	voltage  	 JJ	I-NP
resistance  	resistance  	 NN	I-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
pseudo-output  	pseudo-output  	 JJ	I-NP
unit 	unit 	 NN	I-NP
,  	,  	 ,	O
the  	the  	 DT	O
determining  	determining  	 JJ	O
unit  	unit  	 NN	O
determines  	determines  	 VBZ	O
that  	that  	 IN	O
the  	the  	 DT	O
measured  	measured  	 JJ	O
voltage  	voltage  	 NN	O
is  	is  	 VBZ	O
a  	a  	 DT	O
normal  	normal  	 JJ	B-NP
voltage 	voltage 	 NN	I-NP
,  	,  	 ,	O
and  	and  	 CC	O
when  	when  	 WRB	O
the  	the  	 DT	O
measured  	measured  	 JJ	O
voltage  	voltage  	 NN	O
is  	is  	 VBZ	O
outside  	outside  	 IN	O
the  	the  	 DT	O
predetermined  	predetermined  	 JJ	O
voltage  	voltage  	 JJ	B-NP
range 	range 	 NN	I-NP
,  	,  	 ,	O
determines  	determines  	 VBZ	O
that  	that  	 IN	O
the  	the  	 DT	O
measured  	measured  	 JJ	O
voltage  	voltage  	 NN	O
is  	is  	 VBZ	O
an  	an  	 DT	O
abnormal  	abnormal  	 JJ	O
voltage  	voltage  	 NNS	O
resulting  	resulting  	 VBG	O
from  	from  	 IN	O
a  	a  	 DT	O
soldering  	soldering  	 JJ	B-NP
connection  	connection  	 NN	I-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
leadless  	leadless  	 JJ	I-NP
terminal.  	terminal.  	 CD	I-NP
9 	9 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
integrated  	integrated  	 JJ	O
circuit  	circuit  	 NN	O
according  	according  	 VBG	O
to  	to  	 TO	O
claim  	claim  	 VB	O
1 	1 	 CD	O
,  	,  	 ,	O
the  	the  	 DT	O
pseudo-output  	pseudo-output  	 JJ	B-NP
unit  	unit  	 NN	I-NP
is  	is  	 VBZ	O
provided  	provided  	 VBN	O
to  	to  	 TO	O
divide  	divide  	 VB	O
external  	external  	 JJ	B-NP
circuits  	circuits  	 NNS	I-NP
on  	on  	 IN	O
the  	the  	 DT	O
circuit  	circuit  	 NN	B-NP
board  	board  	 NN	I-NP
into  	into  	 IN	O
groups  	groups  	 NNS	O
corresponding  	corresponding  	 JJ	O
to  	to  	 TO	O
a  	a  	 DT	O
connection  	connection  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
pull-up  	pull-up  	 JJ	O
resistor 	resistor 	 NN	O
,  	,  	 ,	O
a  	a  	 DT	O
connection  	connection  	 NN	O
of  	of  	 IN	O
a  	a  	 DT	O
pull-down  	pull-down  	 JJ	O
resistor 	resistor 	 NN	O
,  	,  	 ,	O
or  	or  	 CC	O
floating  	floating  	 VBG	O
without  	without  	 IN	O
a  	a  	 DT	O
connection  	connection  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
pull-up  	pull-up  	 JJ	O
resistor  	resistor  	 NN	O
or  	or  	 CC	O
the  	the  	 DT	O
pull-down  	pull-down  	 JJ	O
resistor  	resistor  	 NN	O
and  	and  	 CC	O
output  	output  	 NN	B-NP
a  	a  	 DT	O
pseudo-output  	pseudo-output  	 JJ	B-NP
voltage  	voltage  	 JJ	I-NP
unique  	unique  	 JJ	O
to  	to  	 TO	O
each  	each  	 DT	O
group.  	group.  	 CD	O
10 	10 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
integrated  	integrated  	 JJ	O
circuit  	circuit  	 NN	O
according  	according  	 VBG	O
to  	to  	 TO	O
claim  	claim  	 VB	O
1 	1 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
the  	the  	 DT	O
output  	output  	 NN	B-NP
circuit  	circuit  	 NN	I-NP
includes  	includes  	 VBZ	O
an  	an  	 DT	O
input 	input 	 NN	B-NP
/ 	/ 	 CD	I-NP
output  	output  	 NN	I-NP
circuit.  	circuit.  	 CD	I-NP
11 	11 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
integrated  	integrated  	 JJ	O
circuit  	circuit  	 NN	O
according  	according  	 VBG	O
to  	to  	 TO	O
claim  	claim  	 VB	O
1 	1 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
the  	the  	 DT	O
fault  	fault  	 NN	B-NP
diagnosing  	diagnosing  	 NN	I-NP
unit  	unit  	 NN	I-NP
performs  	performs  	 VBZ	O
fault  	fault  	 NN	B-NP
diagnosis  	diagnosis  	 NN	I-NP
upon  	upon  	 IN	O
receipt  	receipt  	 NN	O
of  	of  	 IN	O
an  	an  	 DT	O
instruction  	instruction  	 NN	O
from  	from  	 IN	O
a  	a  	 DT	O
processor  	processor  	 NN	O
incorporated  	incorporated  	 VBN	O
in  	in  	 IN	O
the  	the  	 DT	O
integrated  	integrated  	 JJ	O
circuit  	circuit  	 NN	O
or  	or  	 CC	O
implemented  	implemented  	 VBN	O
on  	on  	 IN	O
the  	the  	 DT	O
circuit  	circuit  	 NN	B-NP
board  	board  	 NN	I-NP
and  	and  	 CC	O
responds  	responds  	 VBZ	O
with  	with  	 IN	O
the  	the  	 DT	O
diagnosis  	diagnosis  	 NN	B-NP
result.  	result.  	 CD	I-NP
12 	12 	 CD	O
.  	.  	 .	O
A  	A  	 DT	O
circuit  	circuit  	 NN	B-NP
board  	board  	 NN	I-NP
having  	having  	 VBG	O
implemented  	implemented  	 VBN	O
thereon  	thereon  	 VBG	O
an  	an  	 DT	O
integrated  	integrated  	 JJ	O
circuit  	circuit  	 NN	O
and  	and  	 CC	O
a  	a  	 DT	O
circuit  	circuit  	 NN	O
external  	external  	 JJ	O
thereto 	thereto 	 NN	O
,  	,  	 ,	O
the  	the  	 DT	O
circuit  	circuit  	 NN	B-NP
board  	board  	 NN	I-NP
comprising 	comprising 	 NNS	O
:  	:  	 :	O
an  	an  	 DT	O
output  	output  	 NN	B-NP
circuit  	circuit  	 NN	I-NP
that  	that  	 IN	O
outputs  	outputs  	 VBG	O
a  	a  	 DT	O
logic  	logic  	 NN	B-NP
signal 	signal 	 NN	I-NP
;  	;  	 :	O
a  	a  	 DT	O
leadless  	leadless  	 JJ	B-NP
terminal  	terminal  	 NN	I-NP
connecting  	connecting  	 VBG	O
an  	an  	 DT	O
output  	output  	 NN	B-NP
line  	line  	 NN	I-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
output  	output  	 NN	I-NP
circuit  	circuit  	 NN	I-NP
and  	and  	 CC	O
being  	being  	 VBG	O
connected  	connected  	 VBN	O
by  	by  	 IN	O
soldering  	soldering  	 JJ	O
to  	to  	 TO	O
a  	a  	 DT	O
circuit  	circuit  	 NN	B-NP
board 	board 	 NN	I-NP
;  	;  	 :	O
and  	and  	 CC	O
a  	a  	 DT	O
fault  	fault  	 NN	B-NP
diagnosing  	diagnosing  	 NN	I-NP
unit  	unit  	 NN	I-NP
that  	that  	 WDT	O
tests  	tests  	 VBZ	O
an  	an  	 DT	O
output  	output  	 NN	B-NP
voltage  	voltage  	 NN	I-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
leadless  	leadless  	 JJ	I-NP
terminal  	terminal  	 NN	I-NP
as  	as  	 IN	O
being  	being  	 VBG	O
implemented  	implemented  	 VBN	O
on  	on  	 IN	O
the  	the  	 DT	O
circuit  	circuit  	 NN	B-NP
board  	board  	 NN	I-NP
to  	to  	 TO	O
determine  	determine  	 VB	O
whether  	whether  	 IN	O
the  	the  	 DT	O
output  	output  	 NN	B-NP
voltage  	voltage  	 NN	I-NP
is  	is  	 VBZ	O
a  	a  	 DT	O
normal  	normal  	 JJ	B-NP
voltage  	voltage  	 NN	I-NP
or  	or  	 CC	O
an  	an  	 DT	O
abnormal  	abnormal  	 JJ	O
voltage.  	voltage.  	 CD	O
13 	13 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
circuit  	circuit  	 NN	B-NP
board  	board  	 NN	I-NP
according  	according  	 VBG	O
to  	to  	 TO	O
claim  	claim  	 VB	O
12 	12 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
the  	the  	 DT	O
fault  	fault  	 NN	B-NP
diagnosing  	diagnosing  	 NN	I-NP
unit  	unit  	 NN	I-NP
includes  	includes  	 VBZ	O
a  	a  	 DT	O
pseudo-output  	pseudo-output  	 JJ	B-NP
unit  	unit  	 NN	I-NP
that  	that  	 WDT	O
applies  	applies  	 VBZ	O
a  	a  	 DT	O
pseudo-set  	pseudo-set  	 JJ	B-NP
predetermined  	predetermined  	 JJ	O
pseudo-output  	pseudo-output  	 JJ	B-NP
voltage  	voltage  	 NN	I-NP
to  	to  	 TO	O
the  	the  	 DT	O
leadless  	leadless  	 JJ	B-NP
terminal 	terminal 	 NN	I-NP
;  	;  	 :	O
a  	a  	 DT	O
switching  	switching  	 JJ	O
unit  	unit  	 NN	O
that  	that  	 WDT	O
cuts  	cuts  	 VBZ	O
a  	a  	 DT	O
connection  	connection  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
output  	output  	 NN	B-NP
circuit  	circuit  	 NN	I-NP
to  	to  	 TO	O
the  	the  	 DT	O
leadless  	leadless  	 JJ	B-NP
terminal  	terminal  	 NN	I-NP
at  	at  	 IN	O
the  	the  	 DT	O
time  	time  	 NN	O
of  	of  	 IN	O
fault  	fault  	 NN	B-NP
diagnosis 	diagnosis 	 NN	I-NP
,  	,  	 ,	O
and  	and  	 CC	O
supplies  	supplies  	 VBZ	O
the  	the  	 DT	O
pseudo-output  	pseudo-output  	 JJ	B-NP
voltage  	voltage  	 NN	I-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
pseudo-output  	pseudo-output  	 JJ	I-NP
unit  	unit  	 NN	I-NP
to  	to  	 TO	O
the  	the  	 DT	O
leadless  	leadless  	 JJ	B-NP
terminal  	terminal  	 NN	I-NP
side  	side  	 NN	I-NP
as  	as  	 IN	O
being  	being  	 VBG	B-NP
cut 	cut 	 NN	I-NP
;  	;  	 :	O
a  	a  	 DT	O
measuring  	measuring  	 JJ	O
unit  	unit  	 NN	O
that  	that  	 WDT	O
measures  	measures  	 VBZ	O
a  	a  	 DT	O
voltage  	voltage  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
leadless  	leadless  	 JJ	B-NP
terminal  	terminal  	 NN	I-NP
in  	in  	 IN	O
a  	a  	 DT	O
fault  	fault  	 NN	B-NP
diagnosis  	diagnosis  	 NN	I-NP
state  	state  	 NN	I-NP
by  	by  	 IN	O
the  	the  	 DT	O
switching  	switching  	 JJ	O
unit 	unit 	 NN	O
;  	;  	 :	O
and  	and  	 CC	O
a  	a  	 DT	O
determining  	determining  	 JJ	O
unit  	unit  	 NN	O
that  	that  	 WDT	O
determines 	determines 	 VBZ	O
,  	,  	 ,	O
from  	from  	 IN	O
the  	the  	 DT	O
voltage  	voltage  	 NN	O
measured  	measured  	 VBN	O
by  	by  	 IN	O
the  	the  	 DT	O
measuring  	measuring  	 JJ	O
unit 	unit 	 NN	O
,  	,  	 ,	O
whether  	whether  	 IN	O
the  	the  	 DT	O
voltage  	voltage  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
leadless  	leadless  	 JJ	B-NP
terminal  	terminal  	 NN	I-NP
is  	is  	 VBZ	O
a  	a  	 DT	O
normal  	normal  	 JJ	B-NP
voltage  	voltage  	 NN	I-NP
or  	or  	 CC	O
an  	an  	 DT	O
abnormal  	abnormal  	 JJ	O
voltage.  	voltage.  	 CD	O
14 	14 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
circuit  	circuit  	 NN	B-NP
board  	board  	 NN	I-NP
according  	according  	 VBG	O
to  	to  	 TO	O
claim  	claim  	 VB	O
13 	13 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
when  	when  	 WRB	O
a  	a  	 DT	O
plurality  	plurality  	 NN	O
of  	of  	 IN	O
said  	said  	 VBD	O
output  	output  	 NN	B-NP
circuits  	circuits  	 NNS	I-NP
are  	are  	 VBP	O
present 	present 	 JJ	O
,  	,  	 ,	O
the  	the  	 DT	O
switching  	switching  	 JJ	O
unit  	unit  	 NN	O
sequentially  	sequentially  	 NN	O
cuts  	cuts  	 NNS	B-NP
connections  	connections  	 NNS	I-NP
of  	of  	 IN	I-NP
leadless  	leadless  	 JJ	I-NP
terminals  	terminals  	 NNS	I-NP
with  	with  	 IN	O
the  	the  	 DT	O
plurality  	plurality  	 NN	O
of  	of  	 IN	O
output  	output  	 NN	B-NP
circuits  	circuits  	 NNS	I-NP
at  	at  	 IN	O
the  	the  	 DT	O
time  	time  	 NN	O
of  	of  	 IN	O
fault  	fault  	 NN	B-NP
diagnosis  	diagnosis  	 NN	I-NP
and 	and 	 CC	O
,  	,  	 ,	O
in  	in  	 IN	O
synchronization  	synchronization  	 NN	B-NP
with  	with  	 IN	O
the  	the  	 DT	O
cutting  	cutting  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
leadless  	leadless  	 JJ	B-NP
terminal 	terminal 	 NN	I-NP
,  	,  	 ,	O
connects  	connects  	 VBZ	O
an  	an  	 DT	O
output  	output  	 NN	B-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
pseudo-output  	pseudo-output  	 JJ	I-NP
unit  	unit  	 NN	I-NP
to  	to  	 TO	O
a  	a  	 DT	O
relevant  	relevant  	 JJ	O
one  	one  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
leadless  	leadless  	 JJ	B-NP
terminals.  	terminals.  	 CD	I-NP
15 	15 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
circuit  	circuit  	 NN	B-NP
board  	board  	 NN	I-NP
according  	according  	 VBG	O
to  	to  	 TO	O
claim  	claim  	 VB	O
13 	13 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
the  	the  	 DT	O
switching  	switching  	 JJ	O
unit  	unit  	 NN	O
includes  	includes  	 VBZ	O
a  	a  	 DT	O
first  	first  	 JJ	O
switching  	switching  	 JJ	O
unit  	unit  	 NN	O
that  	that  	 WDT	O
cuts  	cuts  	 VBZ	O
an  	an  	 DT	O
output  	output  	 NN	B-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
output  	output  	 NN	I-NP
circuit  	circuit  	 NN	I-NP
from  	from  	 IN	O
the  	the  	 DT	O
leadless  	leadless  	 JJ	B-NP
terminal  	terminal  	 NN	I-NP
at  	at  	 IN	O
the  	the  	 DT	O
time  	time  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
fault  	fault  	 NN	B-NP
diagnosis  	diagnosis  	 NN	I-NP
and  	and  	 CC	O
a  	a  	 DT	O
second  	second  	 JJ	O
switching  	switching  	 JJ	O
unit  	unit  	 NN	O
that  	that  	 WDT	O
connects  	connects  	 VBZ	O
the  	the  	 DT	O
output  	output  	 NN	B-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
pseudo-output  	pseudo-output  	 JJ	I-NP
unit  	unit  	 NN	I-NP
to  	to  	 TO	O
the  	the  	 DT	O
leadless  	leadless  	 JJ	B-NP
terminal  	terminal  	 NN	I-NP
side  	side  	 NN	I-NP
cut  	cut  	 NN	I-NP
by  	by  	 IN	O
the  	the  	 DT	O
first  	first  	 JJ	O
switching  	switching  	 VBG	B-NP
unit.  	unit.  	 CD	I-NP
16 	16 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
circuit  	circuit  	 NN	B-NP
board  	board  	 NN	I-NP
according  	according  	 VBG	O
to  	to  	 TO	O
claim  	claim  	 VB	O
13 	13 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
the  	the  	 DT	O
pseudo-output  	pseudo-output  	 JJ	B-NP
unit  	unit  	 NN	I-NP
outputs  	outputs  	 VBD	O
a  	a  	 DT	O
resistance  	resistance  	 NN	O
divided  	divided  	 VBN	B-NP
voltage  	voltage  	 RB	I-NP
generated  	generated  	 VBN	O
by  	by  	 IN	O
a  	a  	 DT	O
resistance  	resistance  	 NN	B-NP
series  	series  	 NN	I-NP
circuit  	circuit  	 NN	I-NP
as  	as  	 IN	O
the  	the  	 DT	O
pseudo-output  	pseudo-output  	 JJ	B-NP
voltage.  	voltage.  	 CD	I-NP
17 	17 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
circuit  	circuit  	 NN	B-NP
board  	board  	 NN	I-NP
according  	according  	 VBG	O
to  	to  	 TO	O
claim  	claim  	 VB	O
16 	16 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
with  	with  	 IN	O
an  	an  	 DT	O
external  	external  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
circuit  	circuit  	 NN	I-NP
board  	board  	 NN	I-NP
making  	making  	 VBG	O
a  	a  	 DT	O
pull-up  	pull-up  	 JJ	O
connection  	connection  	 NN	O
of  	of  	 IN	O
an  	an  	 DT	O
input  	input  	 NN	B-NP
line  	line  	 NN	I-NP
to  	to  	 TO	O
a  	a  	 DT	O
power  	power  	 NN	B-NP
source  	source  	 NN	I-NP
line  	line  	 NN	I-NP
via  	via  	 IN	O
a  	a  	 DT	O
pull-up  	pull-up  	 JJ	O
resistor 	resistor 	 NN	O
,  	,  	 ,	O
when  	when  	 WRB	O
the  	the  	 DT	O
measured  	measured  	 JJ	O
voltage  	voltage  	 NN	O
is  	is  	 VBZ	O
in  	in  	 IN	O
a  	a  	 DT	O
predetermined  	predetermined  	 JJ	O
voltage  	voltage  	 NNS	O
range  	range  	 VBP	O
centering  	centering  	 VBG	O
on  	on  	 IN	O
a  	a  	 DT	O
specific  	specific  	 JJ	O
voltage  	voltage  	 NNS	O
defined  	defined  	 VBN	O
by  	by  	 IN	O
a  	a  	 DT	O
resistance  	resistance  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
pseudo-output  	pseudo-output  	 JJ	B-NP
unit  	unit  	 NN	I-NP
and  	and  	 CC	O
the  	the  	 DT	O
pull-up  	pull-up  	 JJ	O
resistor 	resistor 	 NN	O
,  	,  	 ,	O
the  	the  	 DT	O
determining  	determining  	 JJ	O
unit  	unit  	 NN	O
determines  	determines  	 VBZ	O
that  	that  	 IN	O
the  	the  	 DT	O
measured  	measured  	 JJ	O
voltage  	voltage  	 NN	O
is  	is  	 VBZ	O
a  	a  	 DT	O
normal  	normal  	 JJ	B-NP
voltage 	voltage 	 NN	I-NP
,  	,  	 ,	O
and  	and  	 CC	O
when  	when  	 WRB	O
the  	the  	 DT	O
measured  	measured  	 JJ	O
voltage  	voltage  	 NN	O
is  	is  	 VBZ	O
outside  	outside  	 IN	O
the  	the  	 DT	O
predetermined  	predetermined  	 JJ	O
voltage  	voltage  	 JJ	B-NP
range 	range 	 NN	I-NP
,  	,  	 ,	O
determines  	determines  	 VBZ	O
that  	that  	 IN	O
the  	the  	 DT	O
measured  	measured  	 JJ	O
voltage  	voltage  	 NN	O
is  	is  	 VBZ	O
an  	an  	 DT	O
abnormal  	abnormal  	 JJ	O
voltage  	voltage  	 NNS	O
resulting  	resulting  	 VBG	O
from  	from  	 IN	O
a  	a  	 DT	O
soldering  	soldering  	 JJ	B-NP
connection  	connection  	 NN	I-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
leadless  	leadless  	 JJ	I-NP
terminal.  	terminal.  	 CD	I-NP
18 	18 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
circuit  	circuit  	 NN	B-NP
board  	board  	 NN	I-NP
according  	according  	 VBG	O
to  	to  	 TO	O
claim  	claim  	 VB	O
17 	17 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
with  	with  	 IN	O
an  	an  	 DT	O
external  	external  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
circuit  	circuit  	 NN	I-NP
board  	board  	 NN	I-NP
making  	making  	 VBG	O
a  	a  	 DT	O
pull-down  	pull-down  	 JJ	O
connection  	connection  	 NN	O
of  	of  	 IN	O
an  	an  	 DT	O
input  	input  	 NN	B-NP
line  	line  	 NN	I-NP
to  	to  	 TO	O
a  	a  	 DT	O
ground  	ground  	 NN	O
via  	via  	 IN	O
a  	a  	 DT	O
pull-down  	pull-down  	 JJ	O
resistor 	resistor 	 NN	O
,  	,  	 ,	O
when  	when  	 WRB	O
the  	the  	 DT	O
measured  	measured  	 JJ	O
voltage  	voltage  	 NN	O
is  	is  	 VBZ	O
in  	in  	 IN	O
a  	a  	 DT	O
predetermined  	predetermined  	 JJ	O
voltage  	voltage  	 NNS	O
range  	range  	 VBP	O
centering  	centering  	 VBG	O
on  	on  	 IN	O
a  	a  	 DT	O
specific  	specific  	 JJ	O
voltage  	voltage  	 NNS	O
defined  	defined  	 VBN	O
by  	by  	 IN	O
a  	a  	 DT	O
resistance  	resistance  	 NN	O
of  	of  	 IN	O
the  	the  	 DT	O
pseudo-output  	pseudo-output  	 JJ	B-NP
unit  	unit  	 NN	I-NP
and  	and  	 CC	O
the  	the  	 DT	O
pull-down  	pull-down  	 JJ	O
resistor 	resistor 	 NN	O
,  	,  	 ,	O
the  	the  	 DT	O
determining  	determining  	 JJ	O
unit  	unit  	 NN	O
determines  	determines  	 VBZ	O
that  	that  	 IN	O
the  	the  	 DT	O
measured  	measured  	 JJ	O
voltage  	voltage  	 NN	O
is  	is  	 VBZ	O
a  	a  	 DT	O
normal  	normal  	 JJ	B-NP
voltage 	voltage 	 NN	I-NP
,  	,  	 ,	O
and  	and  	 CC	O
when  	when  	 WRB	O
the  	the  	 DT	O
measured  	measured  	 JJ	O
voltage  	voltage  	 NN	O
is  	is  	 VBZ	O
outside  	outside  	 IN	O
the  	the  	 DT	O
predetermined  	predetermined  	 JJ	O
voltage  	voltage  	 JJ	B-NP
range 	range 	 NN	I-NP
,  	,  	 ,	O
determines  	determines  	 VBZ	O
that  	that  	 IN	O
the  	the  	 DT	O
measured  	measured  	 JJ	O
voltage  	voltage  	 NN	O
is  	is  	 VBZ	O
an  	an  	 DT	O
abnormal  	abnormal  	 JJ	O
voltage  	voltage  	 NNS	O
resulting  	resulting  	 VBG	O
from  	from  	 IN	O
a  	a  	 DT	O
soldering  	soldering  	 JJ	B-NP
connection  	connection  	 NN	I-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
leadless  	leadless  	 JJ	I-NP
terminal.  	terminal.  	 CD	I-NP
19 	19 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
circuit  	circuit  	 NN	B-NP
board  	board  	 NN	I-NP
according  	according  	 VBG	O
to  	to  	 TO	O
claim  	claim  	 VB	O
17 	17 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
with  	with  	 IN	O
an  	an  	 DT	O
external  	external  	 JJ	B-NP
circuit  	circuit  	 NN	I-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
circuit  	circuit  	 NN	I-NP
board  	board  	 NN	I-NP
being  	being  	 VBG	O
in  	in  	 IN	O
a  	a  	 DT	O
floating  	floating  	 JJ	O
state  	state  	 NN	O
in  	in  	 IN	O
which  	which  	 WDT	O
an  	an  	 DT	O
input  	input  	 NN	B-NP
line  	line  	 NN	I-NP
is  	is  	 VBZ	O
cut  	cut  	 VBN	O
from  	from  	 IN	O
a  	a  	 DT	O
power  	power  	 NN	B-NP
source  	source  	 NN	I-NP
line  	line  	 NN	I-NP
and  	and  	 CC	O
a  	a  	 DT	O
ground 	ground 	 NN	O
,  	,  	 ,	O
when  	when  	 WRB	O
the  	the  	 DT	O
measured  	measured  	 JJ	O
voltage  	voltage  	 NN	O
is  	is  	 VBZ	O
in  	in  	 IN	O
a  	a  	 DT	O
predetermined  	predetermined  	 JJ	O
voltage  	voltage  	 NNS	O
range  	range  	 VBP	O
centering  	centering  	 VBG	O
on  	on  	 IN	O
a  	a  	 DT	O
specific  	specific  	 JJ	O
voltage  	voltage  	 NNS	O
defined  	defined  	 VBN	O
by  	by  	 IN	O
a  	a  	 DT	O
divided  	divided  	 VBN	B-NP
voltage  	voltage  	 JJ	I-NP
resistance  	resistance  	 NN	I-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
pseudo-output  	pseudo-output  	 JJ	I-NP
unit 	unit 	 NN	I-NP
,  	,  	 ,	O
the  	the  	 DT	O
determining  	determining  	 JJ	O
unit  	unit  	 NN	O
determines  	determines  	 VBZ	O
that  	that  	 IN	O
the  	the  	 DT	O
measured  	measured  	 JJ	O
voltage  	voltage  	 NN	O
is  	is  	 VBZ	O
a  	a  	 DT	O
normal  	normal  	 JJ	B-NP
voltage 	voltage 	 NN	I-NP
,  	,  	 ,	O
and  	and  	 CC	O
when  	when  	 WRB	O
the  	the  	 DT	O
measured  	measured  	 JJ	O
voltage  	voltage  	 NN	O
is  	is  	 VBZ	O
outside  	outside  	 IN	O
the  	the  	 DT	O
predetermined  	predetermined  	 JJ	O
voltage  	voltage  	 JJ	B-NP
range 	range 	 NN	I-NP
,  	,  	 ,	O
determines  	determines  	 VBZ	O
that  	that  	 IN	O
the  	the  	 DT	O
measured  	measured  	 JJ	O
voltage  	voltage  	 NN	O
is  	is  	 VBZ	O
an  	an  	 DT	O
abnormal  	abnormal  	 JJ	O
voltage  	voltage  	 NNS	O
resulting  	resulting  	 VBG	O
from  	from  	 IN	O
a  	a  	 DT	O
soldering  	soldering  	 JJ	B-NP
connection  	connection  	 NN	I-NP
of  	of  	 IN	I-NP
the  	the  	 DT	I-NP
leadless  	leadless  	 JJ	I-NP
terminal.  	terminal.  	 CD	I-NP
20 	20 	 CD	O
.  	.  	 .	O
The  	The  	 DT	O
circuit  	circuit  	 NN	B-NP
board  	board  	 NN	I-NP
according  	according  	 VBG	O
to  	to  	 TO	O
claim  	claim  	 VB	O
17 	17 	 CD	O
,  	,  	 ,	O
wherein  	wherein  	 VBG	O
the  	the  	 DT	O
fault  	fault  	 NN	B-NP
diagnosing  	diagnosing  	 NN	I-NP
unit  	unit  	 NN	I-NP
performs  	performs  	 VBZ	O
fault  	fault  	 NN	B-NP
diagnosis  	diagnosis  	 NN	I-NP
upon  	upon  	 IN	O
receipt  	receipt  	 NN	O
of  	of  	 IN	O
an  	an  	 DT	O
instruction  	instruction  	 NN	O
from  	from  	 IN	O
a  	a  	 DT	O
processor  	processor  	 NN	O
incorporated  	incorporated  	 VBN	O
in  	in  	 IN	O
the  	the  	 DT	O
integrated  	integrated  	 JJ	O
circuit  	circuit  	 NN	O
or  	or  	 CC	O
implemented  	implemented  	 VBN	O
on  	on  	 IN	O
the  	the  	 DT	O
circuit  	circuit  	 NN	B-NP
board  	board  	 NN	I-NP
and  	and  	 CC	O
responds  	responds  	 VBZ	O
with  	with  	 IN	O
the  	the  	 DT	O
diagnosis  	diagnosis  	 NN	B-NP
result 	result 	 NN	I-NP
.  	.  	 .	O
