

================================================================
== Vitis HLS Report for 'edgedetect_Pipeline_VITIS_LOOP_183_1_VITIS_LOOP_185_2'
================================================================
* Date:           Fri Sep 20 23:14:17 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        EdgedetectBaseline_cluster
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.67 ns|  4.867 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    |                    Pipeline                   |
    |   min   |   max   |    min   |    max   |   min  |   max  |                      Type                     |
    +---------+---------+----------+----------+--------+--------+-----------------------------------------------+
    |   307225|   307225|  2.048 ms|  2.048 ms|  307201|  307201|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+--------+--------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_183_1_VITIS_LOOP_185_2  |   307223|   307223|        25|          1|          1|  307200|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 26


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 1
  Pipeline-0 : II = 1, D = 26, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%phi_ln191 = alloca i32 1"   --->   Operation 28 'alloca' 'phi_ln191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:178->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 29 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:178->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 30 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten55 = alloca i32 1"   --->   Operation 31 'alloca' 'indvar_flatten55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln183_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln183"   --->   Operation 32 'read' 'sext_ln183_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln183_cast = sext i58 %sext_ln183_read"   --->   Operation 33 'sext' 'sext_ln183_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty_0, i32 0, i32 0, void @empty_1, i32 64, i32 0, void @empty_2, void @empty_3, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.42ns)   --->   "%store_ln0 = store i19 0, i19 %indvar_flatten55"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln178 = store i9 0, i9 %i" [../EdgedetectBaseline_host/src/edgedetect.cpp:178->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 36 'store' 'store_ln178' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln178 = store i10 0, i10 %j" [../EdgedetectBaseline_host/src/edgedetect.cpp:178->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 37 'store' 'store_ln178' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 38 [1/1] (0.42ns)   --->   "%store_ln0 = store i497 0, i497 %phi_ln191"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body3.i"   --->   Operation 39 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.40>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%indvar_flatten55_load = load i19 %indvar_flatten55" [../EdgedetectBaseline_host/src/edgedetect.cpp:183->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 40 'load' 'indvar_flatten55_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.88ns)   --->   "%icmp_ln183 = icmp_eq  i19 %indvar_flatten55_load, i19 307200" [../EdgedetectBaseline_host/src/edgedetect.cpp:183->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 42 'icmp' 'icmp_ln183' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.88ns)   --->   "%add_ln183 = add i19 %indvar_flatten55_load, i19 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:183->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 43 'add' 'add_ln183' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln183 = br i1 %icmp_ln183, void %for.inc18.i, void %_Z13combthresholdPhS_S_.exit.exitStub" [../EdgedetectBaseline_host/src/edgedetect.cpp:183->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 44 'br' 'br_ln183' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%j_load = load i10 %j" [../EdgedetectBaseline_host/src/edgedetect.cpp:185->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 45 'load' 'j_load' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%i_load = load i9 %i" [../EdgedetectBaseline_host/src/edgedetect.cpp:183->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 46 'load' 'i_load' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.78ns)   --->   "%icmp_ln185 = icmp_eq  i10 %j_load, i10 640" [../EdgedetectBaseline_host/src/edgedetect.cpp:185->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 47 'icmp' 'icmp_ln185' <Predicate = (!icmp_ln183)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.40ns)   --->   "%select_ln178 = select i1 %icmp_ln185, i10 0, i10 %j_load" [../EdgedetectBaseline_host/src/edgedetect.cpp:178->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 48 'select' 'select_ln178' <Predicate = (!icmp_ln183)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.77ns)   --->   "%add_ln183_1 = add i9 %i_load, i9 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:183->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 49 'add' 'add_ln183_1' <Predicate = (!icmp_ln183)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.39ns)   --->   "%select_ln183 = select i1 %icmp_ln185, i9 %add_ln183_1, i9 %i_load" [../EdgedetectBaseline_host/src/edgedetect.cpp:183->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 50 'select' 'select_ln183' <Predicate = (!icmp_ln183)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i9.i9, i9 %select_ln183, i9 0" [../EdgedetectBaseline_host/src/edgedetect.cpp:183->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 51 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%p_shl = zext i18 %tmp" [../EdgedetectBaseline_host/src/edgedetect.cpp:183->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 52 'zext' 'p_shl' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_20 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %select_ln183, i7 0" [../EdgedetectBaseline_host/src/edgedetect.cpp:183->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 53 'bitconcatenate' 'tmp_20' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%p_shl11 = zext i16 %tmp_20" [../EdgedetectBaseline_host/src/edgedetect.cpp:183->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 54 'zext' 'p_shl11' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln185 = zext i10 %select_ln178" [../EdgedetectBaseline_host/src/edgedetect.cpp:185->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 55 'zext' 'zext_ln185' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty = add i19 %p_shl, i19 %p_shl11" [../EdgedetectBaseline_host/src/edgedetect.cpp:183->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 56 'add' 'empty' <Predicate = (!icmp_ln183)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 57 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln188 = add i19 %empty, i19 %zext_ln185" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 57 'add' 'add_ln188' <Predicate = (!icmp_ln183)> <Delay = 0.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln188 = trunc i19 %add_ln188" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 58 'trunc' 'trunc_ln188' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_2 : Operation 59 [23/23] (1.52ns)   --->   "%urem_ln188 = urem i19 %add_ln188, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 59 'urem' 'urem_ln188' <Predicate = (!icmp_ln183)> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.78ns)   --->   "%icmp_ln191_1 = icmp_eq  i6 %trunc_ln188, i6 63" [../EdgedetectBaseline_host/src/edgedetect.cpp:191->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 60 'icmp' 'icmp_ln191_1' <Predicate = (!icmp_ln183)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln191_1, void %for.body3.i.split._crit_edge, void" [../EdgedetectBaseline_host/src/edgedetect.cpp:191->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 61 'br' 'br_ln191' <Predicate = (!icmp_ln183)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.78ns)   --->   "%add_ln185 = add i10 %select_ln178, i10 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:185->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 62 'add' 'add_ln185' <Predicate = (!icmp_ln183)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.42ns)   --->   "%store_ln183 = store i19 %add_ln183, i19 %indvar_flatten55" [../EdgedetectBaseline_host/src/edgedetect.cpp:183->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 63 'store' 'store_ln183' <Predicate = (!icmp_ln183)> <Delay = 0.42>
ST_2 : Operation 64 [1/1] (0.42ns)   --->   "%store_ln178 = store i9 %select_ln183, i9 %i" [../EdgedetectBaseline_host/src/edgedetect.cpp:178->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 64 'store' 'store_ln178' <Predicate = (!icmp_ln183)> <Delay = 0.42>
ST_2 : Operation 65 [1/1] (0.42ns)   --->   "%store_ln178 = store i10 %add_ln185, i10 %j" [../EdgedetectBaseline_host/src/edgedetect.cpp:178->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 65 'store' 'store_ln178' <Predicate = (!icmp_ln183)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 3.79>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln188_2 = zext i19 %add_ln188" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 66 'zext' 'zext_ln188_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (2.56ns)   --->   "%mul_ln188 = mul i39 %zext_ln188_2, i39 699051" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 67 'mul' 'mul_ln188' <Predicate = true> <Delay = 2.56> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.56> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i17 @_ssdm_op_PartSelect.i17.i39.i32.i32, i39 %mul_ln188, i32 22, i32 38" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 68 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln188_1 = zext i17 %tmp_21" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 69 'zext' 'zext_ln188_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [22/23] (1.52ns)   --->   "%urem_ln188 = urem i19 %add_ln188, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 70 'urem' 'urem_ln188' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%image_gray_addr = getelementptr i8 %image_gray, i64 0, i64 %zext_ln188_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 71 'getelementptr' 'image_gray_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%image_gray_1_addr = getelementptr i8 %image_gray_1, i64 0, i64 %zext_ln188_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 72 'getelementptr' 'image_gray_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%image_gray_2_addr = getelementptr i8 %image_gray_2, i64 0, i64 %zext_ln188_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 73 'getelementptr' 'image_gray_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%image_gray_3_addr = getelementptr i8 %image_gray_3, i64 0, i64 %zext_ln188_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 74 'getelementptr' 'image_gray_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%image_gray_4_addr = getelementptr i8 %image_gray_4, i64 0, i64 %zext_ln188_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 75 'getelementptr' 'image_gray_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%image_gray_5_addr = getelementptr i8 %image_gray_5, i64 0, i64 %zext_ln188_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 76 'getelementptr' 'image_gray_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [2/2] (1.23ns)   --->   "%image_gray_load = load i16 %image_gray_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 77 'load' 'image_gray_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_3 : Operation 78 [2/2] (1.23ns)   --->   "%image_gray_1_load = load i16 %image_gray_1_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 78 'load' 'image_gray_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_3 : Operation 79 [2/2] (1.23ns)   --->   "%image_gray_2_load = load i16 %image_gray_2_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 79 'load' 'image_gray_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_3 : Operation 80 [2/2] (1.23ns)   --->   "%image_gray_3_load = load i16 %image_gray_3_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 80 'load' 'image_gray_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_3 : Operation 81 [2/2] (1.23ns)   --->   "%image_gray_4_load = load i16 %image_gray_4_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 81 'load' 'image_gray_4_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_3 : Operation 82 [2/2] (1.23ns)   --->   "%image_gray_5_load = load i16 %image_gray_5_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 82 'load' 'image_gray_5_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>

State 4 <SV = 3> <Delay = 1.52>
ST_4 : Operation 83 [21/23] (1.52ns)   --->   "%urem_ln188 = urem i19 %add_ln188, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 83 'urem' 'urem_ln188' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/2] (1.23ns)   --->   "%image_gray_load = load i16 %image_gray_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 84 'load' 'image_gray_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_4 : Operation 85 [1/2] (1.23ns)   --->   "%image_gray_1_load = load i16 %image_gray_1_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 85 'load' 'image_gray_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_4 : Operation 86 [1/2] (1.23ns)   --->   "%image_gray_2_load = load i16 %image_gray_2_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 86 'load' 'image_gray_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_4 : Operation 87 [1/2] (1.23ns)   --->   "%image_gray_3_load = load i16 %image_gray_3_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 87 'load' 'image_gray_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_4 : Operation 88 [1/2] (1.23ns)   --->   "%image_gray_4_load = load i16 %image_gray_4_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 88 'load' 'image_gray_4_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>
ST_4 : Operation 89 [1/2] (1.23ns)   --->   "%image_gray_5_load = load i16 %image_gray_5_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 89 'load' 'image_gray_5_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 51200> <RAM>

State 5 <SV = 4> <Delay = 1.52>
ST_5 : Operation 90 [20/23] (1.52ns)   --->   "%urem_ln188 = urem i19 %add_ln188, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 90 'urem' 'urem_ln188' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.52>
ST_6 : Operation 91 [19/23] (1.52ns)   --->   "%urem_ln188 = urem i19 %add_ln188, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 91 'urem' 'urem_ln188' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.52>
ST_7 : Operation 92 [18/23] (1.52ns)   --->   "%urem_ln188 = urem i19 %add_ln188, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 92 'urem' 'urem_ln188' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.52>
ST_8 : Operation 93 [17/23] (1.52ns)   --->   "%urem_ln188 = urem i19 %add_ln188, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 93 'urem' 'urem_ln188' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.52>
ST_9 : Operation 94 [16/23] (1.52ns)   --->   "%urem_ln188 = urem i19 %add_ln188, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 94 'urem' 'urem_ln188' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.52>
ST_10 : Operation 95 [15/23] (1.52ns)   --->   "%urem_ln188 = urem i19 %add_ln188, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 95 'urem' 'urem_ln188' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.52>
ST_11 : Operation 96 [14/23] (1.52ns)   --->   "%urem_ln188 = urem i19 %add_ln188, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 96 'urem' 'urem_ln188' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.52>
ST_12 : Operation 97 [13/23] (1.52ns)   --->   "%urem_ln188 = urem i19 %add_ln188, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 97 'urem' 'urem_ln188' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.52>
ST_13 : Operation 98 [12/23] (1.52ns)   --->   "%urem_ln188 = urem i19 %add_ln188, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 98 'urem' 'urem_ln188' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.52>
ST_14 : Operation 99 [11/23] (1.52ns)   --->   "%urem_ln188 = urem i19 %add_ln188, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 99 'urem' 'urem_ln188' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.52>
ST_15 : Operation 100 [10/23] (1.52ns)   --->   "%urem_ln188 = urem i19 %add_ln188, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 100 'urem' 'urem_ln188' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.52>
ST_16 : Operation 101 [9/23] (1.52ns)   --->   "%urem_ln188 = urem i19 %add_ln188, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 101 'urem' 'urem_ln188' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.52>
ST_17 : Operation 102 [8/23] (1.52ns)   --->   "%urem_ln188 = urem i19 %add_ln188, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 102 'urem' 'urem_ln188' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.52>
ST_18 : Operation 103 [7/23] (1.52ns)   --->   "%urem_ln188 = urem i19 %add_ln188, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 103 'urem' 'urem_ln188' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.52>
ST_19 : Operation 104 [6/23] (1.52ns)   --->   "%urem_ln188 = urem i19 %add_ln188, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 104 'urem' 'urem_ln188' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.52>
ST_20 : Operation 105 [5/23] (1.52ns)   --->   "%urem_ln188 = urem i19 %add_ln188, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 105 'urem' 'urem_ln188' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.52>
ST_21 : Operation 106 [4/23] (1.52ns)   --->   "%urem_ln188 = urem i19 %add_ln188, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 106 'urem' 'urem_ln188' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.52>
ST_22 : Operation 107 [3/23] (1.52ns)   --->   "%urem_ln188 = urem i19 %add_ln188, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 107 'urem' 'urem_ln188' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.52>
ST_23 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln188 = zext i19 %add_ln188" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 108 'zext' 'zext_ln188' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 109 [2/23] (1.52ns)   --->   "%urem_ln188 = urem i19 %add_ln188, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 109 'urem' 'urem_ln188' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 110 [1/1] (0.00ns)   --->   "%temp_buf_addr = getelementptr i8 %temp_buf, i64 0, i64 %zext_ln188" [../EdgedetectBaseline_host/src/edgedetect.cpp:189->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 110 'getelementptr' 'temp_buf_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 111 [2/2] (1.23ns)   --->   "%temp_buf_load = load i19 %temp_buf_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:189->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 111 'load' 'temp_buf_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 307200> <RAM>

State 24 <SV = 23> <Delay = 4.83>
ST_24 : Operation 112 [1/23] (1.52ns)   --->   "%urem_ln188 = urem i19 %add_ln188, i19 6" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 112 'urem' 'urem_ln188' <Predicate = true> <Delay = 1.52> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 22> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln188_1 = trunc i3 %urem_ln188" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 113 'trunc' 'trunc_ln188_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 114 [1/1] (0.62ns)   --->   "%tmp_3 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.6i8.i8.i3, i3 0, i8 %image_gray_load, i3 1, i8 %image_gray_1_load, i3 2, i8 %image_gray_2_load, i3 3, i8 %image_gray_3_load, i3 4, i8 %image_gray_4_load, i3 5, i8 %image_gray_5_load, i8 0, i3 %trunc_ln188_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 114 'sparsemux' 'tmp_3' <Predicate = true> <Delay = 0.62> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 115 [1/1] (0.76ns)   --->   "%neg12 = sub i8 0, i8 %tmp_3" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 115 'sub' 'neg12' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 116 [1/1] (0.76ns)   --->   "%abscond13 = icmp_ne  i8 %tmp_3, i8 0" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 116 'icmp' 'abscond13' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 117 [1/1] (0.39ns)   --->   "%temp1 = select i1 %abscond13, i8 %tmp_3, i8 %neg12" [../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 117 'select' 'temp1' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 118 [1/2] (1.23ns)   --->   "%temp_buf_load = load i19 %temp_buf_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:189->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 118 'load' 'temp_buf_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 307200> <RAM>
ST_24 : Operation 119 [1/1] (0.76ns)   --->   "%neg15 = sub i8 0, i8 %temp_buf_load" [../EdgedetectBaseline_host/src/edgedetect.cpp:189->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 119 'sub' 'neg15' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 120 [1/1] (0.76ns)   --->   "%abscond16 = icmp_ne  i8 %temp_buf_load, i8 0" [../EdgedetectBaseline_host/src/edgedetect.cpp:189->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 120 'icmp' 'abscond16' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 121 [1/1] (0.39ns)   --->   "%temp2 = select i1 %abscond16, i8 %temp_buf_load, i8 %neg15" [../EdgedetectBaseline_host/src/edgedetect.cpp:189->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 121 'select' 'temp2' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 122 [1/1] (0.76ns)   --->   "%icmp_ln190 = icmp_ugt  i8 %temp1, i8 %temp2" [../EdgedetectBaseline_host/src/edgedetect.cpp:190->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 122 'icmp' 'icmp_ln190' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln191)   --->   "%temp3 = select i1 %icmp_ln190, i8 %temp1, i8 %temp2" [../EdgedetectBaseline_host/src/edgedetect.cpp:190->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 123 'select' 'temp3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 124 [1/1] (0.76ns) (out node of the LUT)   --->   "%icmp_ln191 = icmp_ugt  i8 %temp3, i8 150" [../EdgedetectBaseline_host/src/edgedetect.cpp:191->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 124 'icmp' 'icmp_ln191' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.62>
ST_25 : Operation 125 [1/1] (0.00ns)   --->   "%phi_ln191_load = load i497 %phi_ln191" [../EdgedetectBaseline_host/src/edgedetect.cpp:178->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 125 'load' 'phi_ln191_load' <Predicate = (!icmp_ln185)> <Delay = 0.00>
ST_25 : Operation 126 [1/1] (0.59ns)   --->   "%select_ln178_1 = select i1 %icmp_ln185, i497 0, i497 %phi_ln191_load" [../EdgedetectBaseline_host/src/edgedetect.cpp:178->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 126 'select' 'select_ln178_1' <Predicate = true> <Delay = 0.59> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i489 @_ssdm_op_PartSelect.i489.i497.i32.i32, i497 %select_ln178_1, i32 8, i32 496" [../EdgedetectBaseline_host/src/edgedetect.cpp:185->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 127 'partselect' 'tmp_22' <Predicate = (!icmp_ln191_1)> <Delay = 0.00>
ST_25 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln185 = sext i489 %tmp_22" [../EdgedetectBaseline_host/src/edgedetect.cpp:185->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 128 'sext' 'sext_ln185' <Predicate = (!icmp_ln191_1)> <Delay = 0.00>
ST_25 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i497 @_ssdm_op_BitConcatenate.i497.i1.i496, i1 %icmp_ln191, i496 %sext_ln185" [../EdgedetectBaseline_host/src/edgedetect.cpp:185->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 129 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln191_1)> <Delay = 0.00>
ST_25 : Operation 130 [1/1] (0.59ns)   --->   "%select_ln191 = select i1 %icmp_ln191_1, i497 0, i497 %tmp_s" [../EdgedetectBaseline_host/src/edgedetect.cpp:191->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 130 'select' 'select_ln191' <Predicate = true> <Delay = 0.59> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 131 [1/1] (0.42ns)   --->   "%store_ln191 = store i497 %select_ln191, i497 %phi_ln191" [../EdgedetectBaseline_host/src/edgedetect.cpp:191->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 131 'store' 'store_ln191' <Predicate = true> <Delay = 0.42>
ST_25 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln185 = br void %for.body3.i" [../EdgedetectBaseline_host/src/edgedetect.cpp:185->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 132 'br' 'br_ln185' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 142 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 142 'ret' 'ret_ln0' <Predicate = (icmp_ln183)> <Delay = 0.42>

State 26 <SV = 25> <Delay = 4.86>
ST_26 : Operation 133 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i512 %gmem, i64 %sext_ln183_cast" [../EdgedetectBaseline_host/src/edgedetect.cpp:183->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 133 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 134 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_183_1_VITIS_LOOP_185_2_str"   --->   Operation 134 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 135 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 307200, i64 307200, i64 307200"   --->   Operation 135 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln183_1 = sext i497 %select_ln178_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:183->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 136 'sext' 'sext_ln183_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 137 [1/1] (0.00ns)   --->   "%specpipeline_ln187 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:187->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 137 'specpipeline' 'specpipeline_ln187' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 138 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i505 @_ssdm_op_BitConcatenate.i505.i1.i504, i1 %icmp_ln191, i504 %sext_ln183_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:191->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 138 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln191 = sext i505 %or_ln" [../EdgedetectBaseline_host/src/edgedetect.cpp:191->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 139 'sext' 'sext_ln191' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 140 [1/1] (4.86ns)   --->   "%write_ln191 = write void @_ssdm_op_Write.m_axi.p1i512, i512 %gmem_addr, i512 %sext_ln191, i64 18446744073709551615" [../EdgedetectBaseline_host/src/edgedetect.cpp:191->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 140 'write' 'write_ln191' <Predicate = (icmp_ln191_1)> <Delay = 4.86> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln191 = br void %for.body3.i.split._crit_edge" [../EdgedetectBaseline_host/src/edgedetect.cpp:191->../EdgedetectBaseline_host/src/edgedetect.cpp:212]   --->   Operation 141 'br' 'br_ln191' <Predicate = (icmp_ln191_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.667ns, clock uncertainty: 1.800ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation 19 bit ('indvar_flatten55') [13]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten55' [17]  (0.427 ns)

 <State 2>: 3.409ns
The critical path consists of the following:
	'load' operation 10 bit ('j_load', ../EdgedetectBaseline_host/src/edgedetect.cpp:185->../EdgedetectBaseline_host/src/edgedetect.cpp:212) on local variable 'j', ../EdgedetectBaseline_host/src/edgedetect.cpp:178->../EdgedetectBaseline_host/src/edgedetect.cpp:212 [30]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln185', ../EdgedetectBaseline_host/src/edgedetect.cpp:185->../EdgedetectBaseline_host/src/edgedetect.cpp:212) [35]  (0.787 ns)
	'select' operation 10 bit ('select_ln178', ../EdgedetectBaseline_host/src/edgedetect.cpp:178->../EdgedetectBaseline_host/src/edgedetect.cpp:212) [36]  (0.403 ns)
	'add' operation 19 bit ('add_ln188', ../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212) [48]  (0.695 ns)
	'urem' operation 3 bit ('urem_ln188', ../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212) [55]  (1.524 ns)

 <State 3>: 3.797ns
The critical path consists of the following:
	'mul' operation 39 bit ('mul_ln188', ../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212) [52]  (2.560 ns)
	'getelementptr' operation 16 bit ('image_gray_addr', ../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212) [57]  (0.000 ns)
	'load' operation 8 bit ('image_gray_load', ../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212) on array 'image_gray' [63]  (1.237 ns)

 <State 4>: 1.524ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln188', ../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212) [55]  (1.524 ns)

 <State 5>: 1.524ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln188', ../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212) [55]  (1.524 ns)

 <State 6>: 1.524ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln188', ../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212) [55]  (1.524 ns)

 <State 7>: 1.524ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln188', ../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212) [55]  (1.524 ns)

 <State 8>: 1.524ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln188', ../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212) [55]  (1.524 ns)

 <State 9>: 1.524ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln188', ../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212) [55]  (1.524 ns)

 <State 10>: 1.524ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln188', ../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212) [55]  (1.524 ns)

 <State 11>: 1.524ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln188', ../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212) [55]  (1.524 ns)

 <State 12>: 1.524ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln188', ../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212) [55]  (1.524 ns)

 <State 13>: 1.524ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln188', ../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212) [55]  (1.524 ns)

 <State 14>: 1.524ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln188', ../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212) [55]  (1.524 ns)

 <State 15>: 1.524ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln188', ../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212) [55]  (1.524 ns)

 <State 16>: 1.524ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln188', ../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212) [55]  (1.524 ns)

 <State 17>: 1.524ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln188', ../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212) [55]  (1.524 ns)

 <State 18>: 1.524ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln188', ../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212) [55]  (1.524 ns)

 <State 19>: 1.524ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln188', ../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212) [55]  (1.524 ns)

 <State 20>: 1.524ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln188', ../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212) [55]  (1.524 ns)

 <State 21>: 1.524ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln188', ../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212) [55]  (1.524 ns)

 <State 22>: 1.524ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln188', ../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212) [55]  (1.524 ns)

 <State 23>: 1.524ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln188', ../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212) [55]  (1.524 ns)

 <State 24>: 4.835ns
The critical path consists of the following:
	'urem' operation 3 bit ('urem_ln188', ../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212) [55]  (1.524 ns)
	'sparsemux' operation 8 bit ('tmp_3', ../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212) [69]  (0.623 ns)
	'sub' operation 8 bit ('neg12', ../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212) [70]  (0.765 ns)
	'select' operation 8 bit ('temp1', ../EdgedetectBaseline_host/src/edgedetect.cpp:188->../EdgedetectBaseline_host/src/edgedetect.cpp:212) [72]  (0.393 ns)
	'icmp' operation 1 bit ('icmp_ln190', ../EdgedetectBaseline_host/src/edgedetect.cpp:190->../EdgedetectBaseline_host/src/edgedetect.cpp:212) [78]  (0.765 ns)
	'select' operation 8 bit ('temp3', ../EdgedetectBaseline_host/src/edgedetect.cpp:190->../EdgedetectBaseline_host/src/edgedetect.cpp:212) [79]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln191', ../EdgedetectBaseline_host/src/edgedetect.cpp:191->../EdgedetectBaseline_host/src/edgedetect.cpp:212) [80]  (0.765 ns)

 <State 25>: 1.624ns
The critical path consists of the following:
	'load' operation 497 bit ('phi_ln191_load', ../EdgedetectBaseline_host/src/edgedetect.cpp:178->../EdgedetectBaseline_host/src/edgedetect.cpp:212) on local variable 'phi_ln191' [29]  (0.000 ns)
	'select' operation 497 bit ('select_ln178_1', ../EdgedetectBaseline_host/src/edgedetect.cpp:178->../EdgedetectBaseline_host/src/edgedetect.cpp:212) [37]  (0.598 ns)
	'select' operation 497 bit ('select_ln191', ../EdgedetectBaseline_host/src/edgedetect.cpp:191->../EdgedetectBaseline_host/src/edgedetect.cpp:212) [93]  (0.598 ns)
	'store' operation 0 bit ('store_ln191', ../EdgedetectBaseline_host/src/edgedetect.cpp:191->../EdgedetectBaseline_host/src/edgedetect.cpp:212) of variable 'select_ln191', ../EdgedetectBaseline_host/src/edgedetect.cpp:191->../EdgedetectBaseline_host/src/edgedetect.cpp:212 on local variable 'phi_ln191' [97]  (0.427 ns)

 <State 26>: 4.867ns
The critical path consists of the following:
	'getelementptr' operation 512 bit ('gmem_addr', ../EdgedetectBaseline_host/src/edgedetect.cpp:183->../EdgedetectBaseline_host/src/edgedetect.cpp:212) [32]  (0.000 ns)
	bus write operation ('write_ln191', ../EdgedetectBaseline_host/src/edgedetect.cpp:191->../EdgedetectBaseline_host/src/edgedetect.cpp:212) on port 'gmem' (../EdgedetectBaseline_host/src/edgedetect.cpp:191->../EdgedetectBaseline_host/src/edgedetect.cpp:212) [86]  (4.867 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
