{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1585643414448 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1585643414462 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 31 09:30:14 2020 " "Processing started: Tue Mar 31 09:30:14 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1585643414462 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1585643414462 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off aulaPsdAlarme -c aulaPsdAlarme " "Command: quartus_map --read_settings_files=on --write_settings_files=off aulaPsdAlarme -c aulaPsdAlarme" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1585643414462 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1585643415461 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"process\";  expecting \"begin\", or a declaration statement aulaPsdAlarme.vhd(16) " "VHDL syntax error at aulaPsdAlarme.vhd(16) near text \"process\";  expecting \"begin\", or a declaration statement" {  } { { "aulaPsdAlarme.vhd" "" { Text "C:/altera/15.0/PSD/aulaPsdAlarme.vhd" 16 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1585643441486 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"and\";  expecting \"(\", or \"'\", or \".\" aulaPsdAlarme.vhd(18) " "VHDL syntax error at aulaPsdAlarme.vhd(18) near text \"and\";  expecting \"(\", or \"'\", or \".\"" {  } { { "aulaPsdAlarme.vhd" "" { Text "C:/altera/15.0/PSD/aulaPsdAlarme.vhd" 18 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1585643441487 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a concurrent statement aulaPsdAlarme.vhd(20) " "VHDL syntax error at aulaPsdAlarme.vhd(20) near text \"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a concurrent statement" {  } { { "aulaPsdAlarme.vhd" "" { Text "C:/altera/15.0/PSD/aulaPsdAlarme.vhd" 20 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1585643441487 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\" aulaPsdAlarme.vhd(22) " "VHDL syntax error at aulaPsdAlarme.vhd(22) near text \"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\"" {  } { { "aulaPsdAlarme.vhd" "" { Text "C:/altera/15.0/PSD/aulaPsdAlarme.vhd" 22 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1585643441487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aulapsdalarme.vhd 0 0 " "Found 0 design units, including 0 entities, in source file aulapsdalarme.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1585643441488 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"process\";  expecting \"begin\", or a declaration statement master_mind.vhd(12) " "VHDL syntax error at master_mind.vhd(12) near text \"process\";  expecting \"begin\", or a declaration statement" {  } { { "master_mind.vhd" "" { Text "C:/altera/15.0/PSD/master_mind.vhd" 12 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1585643441491 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"and\";  expecting \"<=\" master_mind.vhd(14) " "VHDL syntax error at master_mind.vhd(14) near text \"and\";  expecting \"<=\"" {  } { { "master_mind.vhd" "" { Text "C:/altera/15.0/PSD/master_mind.vhd" 14 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1585643441491 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"=\";  expecting \"<=\" master_mind.vhd(14) " "VHDL syntax error at master_mind.vhd(14) near text \"=\";  expecting \"<=\"" {  } { { "master_mind.vhd" "" { Text "C:/altera/15.0/PSD/master_mind.vhd" 14 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1585643441492 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"THEN\";  expecting \"<=\" master_mind.vhd(14) " "VHDL syntax error at master_mind.vhd(14) near text \"THEN\";  expecting \"<=\"" {  } { { "master_mind.vhd" "" { Text "C:/altera/15.0/PSD/master_mind.vhd" 14 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1585643441492 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a concurrent statement master_mind.vhd(17) " "VHDL syntax error at master_mind.vhd(17) near text \"else\";  expecting \"end\", or \"(\", or an identifier (\"else\" is a reserved keyword), or a concurrent statement" {  } { { "master_mind.vhd" "" { Text "C:/altera/15.0/PSD/master_mind.vhd" 17 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1585643441492 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\" master_mind.vhd(20) " "VHDL syntax error at master_mind.vhd(20) near text \"if\";  expecting \";\", or an identifier (\"if\" is a reserved keyword), or \"architecture\"" {  } { { "master_mind.vhd" "" { Text "C:/altera/15.0/PSD/master_mind.vhd" 20 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1585643441492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master_mind.vhd 0 0 " "Found 0 design units, including 0 entities, in source file master_mind.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1585643441493 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 10 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4888 " "Peak virtual memory: 4888 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1585643441766 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Mar 31 09:30:41 2020 " "Processing ended: Tue Mar 31 09:30:41 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1585643441766 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1585643441766 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:00 " "Total CPU time (on all processors): 00:01:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1585643441766 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1585643441766 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 12 s 1  " "Quartus II Full Compilation was unsuccessful. 12 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1585643442418 ""}
