
*** Running vivado
    with args -log phaser_datapath.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source phaser_datapath.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source phaser_datapath.tcl -notrace
Command: synth_design -top phaser_datapath -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 62620 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 344.547 ; gain = 101.359
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'phaser_datapath' [C:/Users/user/PSDS_project/VHDL_models/phaser_datapath/phaser_datapath/phaser_datapath.srcs/sources_1/new/phaser_datapath.vhd:47]
INFO: [Synth 8-638] synthesizing module 'coef_rom' [C:/Users/user/PSDS_project/VHDL_models/phaser_datapath/phaser_datapath/phaser_datapath.srcs/sources_1/new/coef_rom.vhd:40]
INFO: [Synth 8-5534] Detected attribute (* rom_style = "block" *) [C:/Users/user/PSDS_project/VHDL_models/phaser_datapath/phaser_datapath/phaser_datapath.srcs/sources_1/new/coef_rom.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'coef_rom' (1#1) [C:/Users/user/PSDS_project/VHDL_models/phaser_datapath/phaser_datapath/phaser_datapath.srcs/sources_1/new/coef_rom.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'phaser_datapath' (2#1) [C:/Users/user/PSDS_project/VHDL_models/phaser_datapath/phaser_datapath/phaser_datapath.srcs/sources_1/new/phaser_datapath.vhd:47]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 408.766 ; gain = 165.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 408.766 ; gain = 165.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 408.766 ; gain = 165.578
---------------------------------------------------------------------------------
INFO: [Synth 8-5547] Trying to map ROM "ROM" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Device 21-403] Loading part xc7z010clg400-1
WARNING: [Synth 8-6014] Unused sequential element data_reg was removed.  [C:/Users/user/PSDS_project/VHDL_models/phaser_datapath/phaser_datapath/phaser_datapath.srcs/sources_1/new/coef_rom.vhd:22102]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/user/PSDS_project/VHDL_models/phaser_datapath/phaser_datapath/phaser_datapath.srcs/sources_1/new/phaser_datapath.vhd:158]
INFO: [Synth 8-5546] ROM "up_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "up_next" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 478.605 ; gain = 235.418
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   4 Input     16 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 9     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	  11 Input     16 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module phaser_datapath 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   4 Input     16 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 8     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  11 Input     16 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 1     
Module coef_rom 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "up_next" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP a_x_pmid_reg0, operation Mode is: A*B.
DSP Report: operator a_x_pmid_reg0 is absorbed into DSP a_x_pmid_reg0.
DSP Report: Generating DSP a_x_in_reg0, operation Mode is: A*B.
DSP Report: operator a_x_in_reg0 is absorbed into DSP a_x_in_reg0.
DSP Report: Generating DSP a_x_pout_reg0, operation Mode is: A*B.
DSP Report: operator a_x_pout_reg0 is absorbed into DSP a_x_pout_reg0.
DSP Report: Generating DSP a_x_mid_reg0, operation Mode is: A*B.
DSP Report: operator a_x_mid_reg0 is absorbed into DSP a_x_mid_reg0.
WARNING: [Synth 8-3332] Sequential element (a_x_pmid_reg_reg[31]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_pmid_reg_reg[30]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_pmid_reg_reg[13]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_pmid_reg_reg[12]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_pmid_reg_reg[11]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_pmid_reg_reg[10]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_pmid_reg_reg[9]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_pmid_reg_reg[8]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_pmid_reg_reg[7]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_pmid_reg_reg[6]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_pmid_reg_reg[5]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_pmid_reg_reg[4]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_pmid_reg_reg[3]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_pmid_reg_reg[2]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_pmid_reg_reg[1]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_pmid_reg_reg[0]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_in_reg_reg[31]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_in_reg_reg[30]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_in_reg_reg[13]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_in_reg_reg[12]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_in_reg_reg[11]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_in_reg_reg[10]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_in_reg_reg[9]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_in_reg_reg[8]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_in_reg_reg[7]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_in_reg_reg[6]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_in_reg_reg[5]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_in_reg_reg[4]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_in_reg_reg[3]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_in_reg_reg[2]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_in_reg_reg[1]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_in_reg_reg[0]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_pout_reg_reg[31]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_pout_reg_reg[30]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_pout_reg_reg[13]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_pout_reg_reg[12]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_pout_reg_reg[11]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_pout_reg_reg[10]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_pout_reg_reg[9]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_pout_reg_reg[8]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_pout_reg_reg[7]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_pout_reg_reg[6]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_pout_reg_reg[5]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_pout_reg_reg[4]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_pout_reg_reg[3]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_pout_reg_reg[2]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_pout_reg_reg[1]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_pout_reg_reg[0]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_mid_reg_reg[31]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_mid_reg_reg[30]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_mid_reg_reg[13]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_mid_reg_reg[12]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_mid_reg_reg[11]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_mid_reg_reg[10]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_mid_reg_reg[9]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_mid_reg_reg[8]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_mid_reg_reg[7]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_mid_reg_reg[6]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_mid_reg_reg[5]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_mid_reg_reg[4]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_mid_reg_reg[3]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_mid_reg_reg[2]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_mid_reg_reg[1]) is unused and will be removed from module phaser_datapath.
WARNING: [Synth 8-3332] Sequential element (a_x_mid_reg_reg[0]) is unused and will be removed from module phaser_datapath.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 557.363 ; gain = 314.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|coef_rom    | data_reg   | 32768x16      | Block RAM      | 
+------------+------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|phaser_datapath | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|phaser_datapath | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|phaser_datapath | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|phaser_datapath | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 557.363 ; gain = 314.176
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/user/PSDS_project/VHDL_models/phaser_datapath/phaser_datapath/phaser_datapath.srcs/sources_1/new/phaser_datapath.vhd:74]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/user/PSDS_project/VHDL_models/phaser_datapath/phaser_datapath/phaser_datapath.srcs/sources_1/new/phaser_datapath.vhd:73]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/user/PSDS_project/VHDL_models/phaser_datapath/phaser_datapath/phaser_datapath.srcs/sources_1/new/phaser_datapath.vhd:76]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/user/PSDS_project/VHDL_models/phaser_datapath/phaser_datapath/phaser_datapath.srcs/sources_1/new/phaser_datapath.vhd:75]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/user/PSDS_project/VHDL_models/phaser_datapath/phaser_datapath/phaser_datapath.srcs/sources_1/new/phaser_datapath.vhd:67]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/user/PSDS_project/VHDL_models/phaser_datapath/phaser_datapath/phaser_datapath.srcs/sources_1/new/phaser_datapath.vhd:69]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/user/PSDS_project/VHDL_models/phaser_datapath/phaser_datapath/phaser_datapath.srcs/sources_1/new/phaser_datapath.vhd:67]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/user/PSDS_project/VHDL_models/phaser_datapath/phaser_datapath/phaser_datapath.srcs/sources_1/new/phaser_datapath.vhd:68]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/user/PSDS_project/VHDL_models/phaser_datapath/phaser_datapath/phaser_datapath.srcs/sources_1/new/phaser_datapath.vhd:67]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/user/PSDS_project/VHDL_models/phaser_datapath/phaser_datapath/phaser_datapath.srcs/sources_1/new/phaser_datapath.vhd:71]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/user/PSDS_project/VHDL_models/phaser_datapath/phaser_datapath/phaser_datapath.srcs/sources_1/new/phaser_datapath.vhd:67]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/user/PSDS_project/VHDL_models/phaser_datapath/phaser_datapath/phaser_datapath.srcs/sources_1/new/phaser_datapath.vhd:70]
INFO: [Synth 8-4480] The timing for the instance rom/data_reg_0_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rom/data_reg_0_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rom/data_reg_0_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rom/data_reg_0_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rom/data_reg_0_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rom/data_reg_0_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rom/data_reg_0_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rom/data_reg_0_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rom/data_reg_0_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rom/data_reg_0_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rom/data_reg_0_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rom/data_reg_0_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rom/data_reg_0_12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rom/data_reg_0_13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rom/data_reg_0_14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance rom/data_reg_0_15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 558.551 ; gain = 315.363
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net a_reg[15] is driving 60 big block pins (URAM, BRAM and DSP loads). Created 6 replicas of its driver. 
WARNING: [Synth 8-3332] Sequential element (a_reg_reg[15]) is unused and will be removed from module phaser_datapath.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 558.551 ; gain = 315.363
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 558.551 ; gain = 315.363
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 558.551 ; gain = 315.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 558.551 ; gain = 315.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 558.551 ; gain = 315.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 558.551 ; gain = 315.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    16|
|3     |DSP48E1  |     4|
|4     |LUT1     |     2|
|5     |LUT2     |    72|
|6     |LUT3     |    23|
|7     |LUT4     |     9|
|8     |LUT5     |    34|
|9     |LUT6     |    33|
|10    |RAMB36E1 |    16|
|11    |FDCE     |   142|
|12    |IBUF     |    19|
|13    |OBUF     |    16|
+------+---------+------+

Report Instance Areas: 
+------+---------+---------+------+
|      |Instance |Module   |Cells |
+------+---------+---------+------+
|1     |top      |         |   387|
|2     |  rom    |coef_rom |    37|
+------+---------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 558.551 ; gain = 315.363
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 66 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 558.551 ; gain = 315.363
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 558.551 ; gain = 315.363
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 55 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 66 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 653.523 ; gain = 423.285
INFO: [Common 17-1381] The checkpoint 'C:/Users/user/PSDS_project/VHDL_models/phaser_datapath/phaser_datapath/phaser_datapath.runs/synth_1/phaser_datapath.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file phaser_datapath_utilization_synth.rpt -pb phaser_datapath_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.201 . Memory (MB): peak = 653.523 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Nov 16 15:39:14 2022...
