{"name":"XTALOSC24M","description":"XTALOSC24M","groupName":"XTALOSC24M","prependToName":"XTALOSC24M_","baseAddress":"0x400D8000","addressBlock":{"offset":"0","size":"0x2D0","usage":"registers"},"interrupts":[],"registers":{"MISC0":{"name":"MISC0","description":"Miscellaneous Register 0","addressOffset":"0x150","size":32,"access":"read-write","resetValue":"0x4000000","resetMask":"0xFFFFFFFF","fields":{"REFTOP_PWD":{"name":"REFTOP_PWD","description":"Control bit to power-down the analog bandgap reference circuitry","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"REFTOP_SELFBIASOFF":{"name":"REFTOP_SELFBIASOFF","description":"Control bit to disable the self-bias circuit in the analog bandgap","bitOffset":3,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"REFTOP_SELFBIASOFF_0","description":"Uses coarse bias currents for startup","value":"0"},{"name":"REFTOP_SELFBIASOFF_1","description":"Uses bandgap-based bias currents for best performance.","value":"0x1"}]},"REFTOP_VBGADJ":{"name":"REFTOP_VBGADJ","description":"Not related to oscillator.","bitOffset":4,"bitWidth":3,"access":"read-write","enumeratedValues":[{"name":"REFTOP_VBGADJ_0","description":"Nominal VBG","value":"0"},{"name":"REFTOP_VBGADJ_1","description":"VBG+0.78%","value":"0x1"},{"name":"REFTOP_VBGADJ_2","description":"VBG+1.56%","value":"0x2"},{"name":"REFTOP_VBGADJ_3","description":"VBG+2.34%","value":"0x3"},{"name":"REFTOP_VBGADJ_4","description":"VBG-0.78%","value":"0x4"},{"name":"REFTOP_VBGADJ_5","description":"VBG-1.56%","value":"0x5"},{"name":"REFTOP_VBGADJ_6","description":"VBG-2.34%","value":"0x6"},{"name":"REFTOP_VBGADJ_7","description":"VBG-3.12%","value":"0x7"}]},"REFTOP_VBGUP":{"name":"REFTOP_VBGUP","description":"Status bit that signals the analog bandgap voltage is up and stable","bitOffset":7,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"STOP_MODE_CONFIG":{"name":"STOP_MODE_CONFIG","description":"Configure the analog behavior in stop mode. Not related to oscillator.","bitOffset":10,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"STOP_MODE_CONFIG_0","description":"All analog except rtc powered down on stop mode assertion. XtalOsc=on, RCOsc=off;","value":"0"},{"name":"STOP_MODE_CONFIG_1","description":"Certain analog functions such as certain regulators left up. XtalOsc=on, RCOsc=off;","value":"0x1"},{"name":"STOP_MODE_CONFIG_2","description":"XtalOsc=off, RCOsc=on, Old BG=on, New BG=off.","value":"0x2"},{"name":"STOP_MODE_CONFIG_3","description":"XtalOsc=off, RCOsc=on, Old BG=off, New BG=on.","value":"0x3"}]},"DISCON_HIGH_SNVS":{"name":"DISCON_HIGH_SNVS","description":"This bit controls a switch from VDD_HIGH_IN to VDD_SNVS_IN.","bitOffset":12,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISCON_HIGH_SNVS_0","description":"Turn on the switch","value":"0"},{"name":"DISCON_HIGH_SNVS_1","description":"Turn off the switch","value":"0x1"}]},"OSC_I":{"name":"OSC_I","description":"This field determines the bias current in the 24MHz oscillator","bitOffset":13,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"NOMINAL","description":"Nominal","value":"0"},{"name":"MINUS_12_5_PERCENT","description":"Decrease current by 12.5%","value":"0x1"},{"name":"MINUS_25_PERCENT","description":"Decrease current by 25.0%","value":"0x2"},{"name":"MINUS_37_5_PERCENT","description":"Decrease current by 37.5%","value":"0x3"}]},"OSC_XTALOK":{"name":"OSC_XTALOK","description":"Status bit that signals that the output of the 24-MHz crystal oscillator is stable","bitOffset":15,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"OSC_XTALOK_EN":{"name":"OSC_XTALOK_EN","description":"This bit enables the detector that signals when the 24MHz crystal oscillator is stable.","bitOffset":16,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"CLKGATE_CTRL":{"name":"CLKGATE_CTRL","description":"This bit allows disabling the clock gate (always ungated) for the xtal 24MHz clock that clocks the digital logic in the analog block","bitOffset":25,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ALLOW_AUTO_GATE","description":"Allow the logic to automatically gate the clock when the XTAL is powered down.","value":"0"},{"name":"NO_AUTO_GATE","description":"Prevent the logic from ever gating off the clock.","value":"0x1"}]},"CLKGATE_DELAY":{"name":"CLKGATE_DELAY","description":"This field specifies the delay between powering up the XTAL 24MHz clock and releasing the clock to the digital logic inside the analog block","bitOffset":26,"bitWidth":3,"access":"read-write","enumeratedValues":[{"name":"CLKGATE_DELAY_0","description":"0.5ms","value":"0"},{"name":"CLKGATE_DELAY_1","description":"1.0ms","value":"0x1"},{"name":"CLKGATE_DELAY_2","description":"2.0ms","value":"0x2"},{"name":"CLKGATE_DELAY_3","description":"3.0ms","value":"0x3"},{"name":"CLKGATE_DELAY_4","description":"4.0ms","value":"0x4"},{"name":"CLKGATE_DELAY_5","description":"5.0ms","value":"0x5"},{"name":"CLKGATE_DELAY_6","description":"6.0ms","value":"0x6"},{"name":"CLKGATE_DELAY_7","description":"7.0ms","value":"0x7"}]},"RTC_XTAL_SOURCE":{"name":"RTC_XTAL_SOURCE","description":"This field indicates which chip source is being used for the rtc clock.","bitOffset":29,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"RTC_XTAL_SOURCE_0","description":"Internal ring oscillator","value":"0"},{"name":"RTC_XTAL_SOURCE_1","description":"RTC_XTAL","value":"0x1"}]},"XTAL_24M_PWD":{"name":"XTAL_24M_PWD","description":"This field powers down the 24M crystal oscillator if set true.","bitOffset":30,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"VID_PLL_PREDIV":{"name":"VID_PLL_PREDIV","description":"Predivider for the source clock of the PLL's. Not related to oscillator.","bitOffset":31,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"VID_PLL_PREDIV_0","description":"Divide by 1","value":"0"},{"name":"VID_PLL_PREDIV_1","description":"Divide by 2","value":"0x1"}]}}},"MISC0_SET":{"name":"MISC0_SET","description":"Miscellaneous Register 0","addressOffset":"0x154","size":32,"access":"read-write","resetValue":"0x4000000","resetMask":"0xFFFFFFFF","fields":{"REFTOP_PWD":{"name":"REFTOP_PWD","description":"Control bit to power-down the analog bandgap reference circuitry","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"REFTOP_SELFBIASOFF":{"name":"REFTOP_SELFBIASOFF","description":"Control bit to disable the self-bias circuit in the analog bandgap","bitOffset":3,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"REFTOP_SELFBIASOFF_0","description":"Uses coarse bias currents for startup","value":"0"},{"name":"REFTOP_SELFBIASOFF_1","description":"Uses bandgap-based bias currents for best performance.","value":"0x1"}]},"REFTOP_VBGADJ":{"name":"REFTOP_VBGADJ","description":"Not related to oscillator.","bitOffset":4,"bitWidth":3,"access":"read-write","enumeratedValues":[{"name":"REFTOP_VBGADJ_0","description":"Nominal VBG","value":"0"},{"name":"REFTOP_VBGADJ_1","description":"VBG+0.78%","value":"0x1"},{"name":"REFTOP_VBGADJ_2","description":"VBG+1.56%","value":"0x2"},{"name":"REFTOP_VBGADJ_3","description":"VBG+2.34%","value":"0x3"},{"name":"REFTOP_VBGADJ_4","description":"VBG-0.78%","value":"0x4"},{"name":"REFTOP_VBGADJ_5","description":"VBG-1.56%","value":"0x5"},{"name":"REFTOP_VBGADJ_6","description":"VBG-2.34%","value":"0x6"},{"name":"REFTOP_VBGADJ_7","description":"VBG-3.12%","value":"0x7"}]},"REFTOP_VBGUP":{"name":"REFTOP_VBGUP","description":"Status bit that signals the analog bandgap voltage is up and stable","bitOffset":7,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"STOP_MODE_CONFIG":{"name":"STOP_MODE_CONFIG","description":"Configure the analog behavior in stop mode. Not related to oscillator.","bitOffset":10,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"STOP_MODE_CONFIG_0","description":"All analog except rtc powered down on stop mode assertion. XtalOsc=on, RCOsc=off;","value":"0"},{"name":"STOP_MODE_CONFIG_1","description":"Certain analog functions such as certain regulators left up. XtalOsc=on, RCOsc=off;","value":"0x1"},{"name":"STOP_MODE_CONFIG_2","description":"XtalOsc=off, RCOsc=on, Old BG=on, New BG=off.","value":"0x2"},{"name":"STOP_MODE_CONFIG_3","description":"XtalOsc=off, RCOsc=on, Old BG=off, New BG=on.","value":"0x3"}]},"DISCON_HIGH_SNVS":{"name":"DISCON_HIGH_SNVS","description":"This bit controls a switch from VDD_HIGH_IN to VDD_SNVS_IN.","bitOffset":12,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISCON_HIGH_SNVS_0","description":"Turn on the switch","value":"0"},{"name":"DISCON_HIGH_SNVS_1","description":"Turn off the switch","value":"0x1"}]},"OSC_I":{"name":"OSC_I","description":"This field determines the bias current in the 24MHz oscillator","bitOffset":13,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"NOMINAL","description":"Nominal","value":"0"},{"name":"MINUS_12_5_PERCENT","description":"Decrease current by 12.5%","value":"0x1"},{"name":"MINUS_25_PERCENT","description":"Decrease current by 25.0%","value":"0x2"},{"name":"MINUS_37_5_PERCENT","description":"Decrease current by 37.5%","value":"0x3"}]},"OSC_XTALOK":{"name":"OSC_XTALOK","description":"Status bit that signals that the output of the 24-MHz crystal oscillator is stable","bitOffset":15,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"OSC_XTALOK_EN":{"name":"OSC_XTALOK_EN","description":"This bit enables the detector that signals when the 24MHz crystal oscillator is stable.","bitOffset":16,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"CLKGATE_CTRL":{"name":"CLKGATE_CTRL","description":"This bit allows disabling the clock gate (always ungated) for the xtal 24MHz clock that clocks the digital logic in the analog block","bitOffset":25,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ALLOW_AUTO_GATE","description":"Allow the logic to automatically gate the clock when the XTAL is powered down.","value":"0"},{"name":"NO_AUTO_GATE","description":"Prevent the logic from ever gating off the clock.","value":"0x1"}]},"CLKGATE_DELAY":{"name":"CLKGATE_DELAY","description":"This field specifies the delay between powering up the XTAL 24MHz clock and releasing the clock to the digital logic inside the analog block","bitOffset":26,"bitWidth":3,"access":"read-write","enumeratedValues":[{"name":"CLKGATE_DELAY_0","description":"0.5ms","value":"0"},{"name":"CLKGATE_DELAY_1","description":"1.0ms","value":"0x1"},{"name":"CLKGATE_DELAY_2","description":"2.0ms","value":"0x2"},{"name":"CLKGATE_DELAY_3","description":"3.0ms","value":"0x3"},{"name":"CLKGATE_DELAY_4","description":"4.0ms","value":"0x4"},{"name":"CLKGATE_DELAY_5","description":"5.0ms","value":"0x5"},{"name":"CLKGATE_DELAY_6","description":"6.0ms","value":"0x6"},{"name":"CLKGATE_DELAY_7","description":"7.0ms","value":"0x7"}]},"RTC_XTAL_SOURCE":{"name":"RTC_XTAL_SOURCE","description":"This field indicates which chip source is being used for the rtc clock.","bitOffset":29,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"RTC_XTAL_SOURCE_0","description":"Internal ring oscillator","value":"0"},{"name":"RTC_XTAL_SOURCE_1","description":"RTC_XTAL","value":"0x1"}]},"XTAL_24M_PWD":{"name":"XTAL_24M_PWD","description":"This field powers down the 24M crystal oscillator if set true.","bitOffset":30,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"VID_PLL_PREDIV":{"name":"VID_PLL_PREDIV","description":"Predivider for the source clock of the PLL's. Not related to oscillator.","bitOffset":31,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"VID_PLL_PREDIV_0","description":"Divide by 1","value":"0"},{"name":"VID_PLL_PREDIV_1","description":"Divide by 2","value":"0x1"}]}}},"MISC0_CLR":{"name":"MISC0_CLR","description":"Miscellaneous Register 0","addressOffset":"0x158","size":32,"access":"read-write","resetValue":"0x4000000","resetMask":"0xFFFFFFFF","fields":{"REFTOP_PWD":{"name":"REFTOP_PWD","description":"Control bit to power-down the analog bandgap reference circuitry","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"REFTOP_SELFBIASOFF":{"name":"REFTOP_SELFBIASOFF","description":"Control bit to disable the self-bias circuit in the analog bandgap","bitOffset":3,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"REFTOP_SELFBIASOFF_0","description":"Uses coarse bias currents for startup","value":"0"},{"name":"REFTOP_SELFBIASOFF_1","description":"Uses bandgap-based bias currents for best performance.","value":"0x1"}]},"REFTOP_VBGADJ":{"name":"REFTOP_VBGADJ","description":"Not related to oscillator.","bitOffset":4,"bitWidth":3,"access":"read-write","enumeratedValues":[{"name":"REFTOP_VBGADJ_0","description":"Nominal VBG","value":"0"},{"name":"REFTOP_VBGADJ_1","description":"VBG+0.78%","value":"0x1"},{"name":"REFTOP_VBGADJ_2","description":"VBG+1.56%","value":"0x2"},{"name":"REFTOP_VBGADJ_3","description":"VBG+2.34%","value":"0x3"},{"name":"REFTOP_VBGADJ_4","description":"VBG-0.78%","value":"0x4"},{"name":"REFTOP_VBGADJ_5","description":"VBG-1.56%","value":"0x5"},{"name":"REFTOP_VBGADJ_6","description":"VBG-2.34%","value":"0x6"},{"name":"REFTOP_VBGADJ_7","description":"VBG-3.12%","value":"0x7"}]},"REFTOP_VBGUP":{"name":"REFTOP_VBGUP","description":"Status bit that signals the analog bandgap voltage is up and stable","bitOffset":7,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"STOP_MODE_CONFIG":{"name":"STOP_MODE_CONFIG","description":"Configure the analog behavior in stop mode. Not related to oscillator.","bitOffset":10,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"STOP_MODE_CONFIG_0","description":"All analog except rtc powered down on stop mode assertion. XtalOsc=on, RCOsc=off;","value":"0"},{"name":"STOP_MODE_CONFIG_1","description":"Certain analog functions such as certain regulators left up. XtalOsc=on, RCOsc=off;","value":"0x1"},{"name":"STOP_MODE_CONFIG_2","description":"XtalOsc=off, RCOsc=on, Old BG=on, New BG=off.","value":"0x2"},{"name":"STOP_MODE_CONFIG_3","description":"XtalOsc=off, RCOsc=on, Old BG=off, New BG=on.","value":"0x3"}]},"DISCON_HIGH_SNVS":{"name":"DISCON_HIGH_SNVS","description":"This bit controls a switch from VDD_HIGH_IN to VDD_SNVS_IN.","bitOffset":12,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISCON_HIGH_SNVS_0","description":"Turn on the switch","value":"0"},{"name":"DISCON_HIGH_SNVS_1","description":"Turn off the switch","value":"0x1"}]},"OSC_I":{"name":"OSC_I","description":"This field determines the bias current in the 24MHz oscillator","bitOffset":13,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"NOMINAL","description":"Nominal","value":"0"},{"name":"MINUS_12_5_PERCENT","description":"Decrease current by 12.5%","value":"0x1"},{"name":"MINUS_25_PERCENT","description":"Decrease current by 25.0%","value":"0x2"},{"name":"MINUS_37_5_PERCENT","description":"Decrease current by 37.5%","value":"0x3"}]},"OSC_XTALOK":{"name":"OSC_XTALOK","description":"Status bit that signals that the output of the 24-MHz crystal oscillator is stable","bitOffset":15,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"OSC_XTALOK_EN":{"name":"OSC_XTALOK_EN","description":"This bit enables the detector that signals when the 24MHz crystal oscillator is stable.","bitOffset":16,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"CLKGATE_CTRL":{"name":"CLKGATE_CTRL","description":"This bit allows disabling the clock gate (always ungated) for the xtal 24MHz clock that clocks the digital logic in the analog block","bitOffset":25,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ALLOW_AUTO_GATE","description":"Allow the logic to automatically gate the clock when the XTAL is powered down.","value":"0"},{"name":"NO_AUTO_GATE","description":"Prevent the logic from ever gating off the clock.","value":"0x1"}]},"CLKGATE_DELAY":{"name":"CLKGATE_DELAY","description":"This field specifies the delay between powering up the XTAL 24MHz clock and releasing the clock to the digital logic inside the analog block","bitOffset":26,"bitWidth":3,"access":"read-write","enumeratedValues":[{"name":"CLKGATE_DELAY_0","description":"0.5ms","value":"0"},{"name":"CLKGATE_DELAY_1","description":"1.0ms","value":"0x1"},{"name":"CLKGATE_DELAY_2","description":"2.0ms","value":"0x2"},{"name":"CLKGATE_DELAY_3","description":"3.0ms","value":"0x3"},{"name":"CLKGATE_DELAY_4","description":"4.0ms","value":"0x4"},{"name":"CLKGATE_DELAY_5","description":"5.0ms","value":"0x5"},{"name":"CLKGATE_DELAY_6","description":"6.0ms","value":"0x6"},{"name":"CLKGATE_DELAY_7","description":"7.0ms","value":"0x7"}]},"RTC_XTAL_SOURCE":{"name":"RTC_XTAL_SOURCE","description":"This field indicates which chip source is being used for the rtc clock.","bitOffset":29,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"RTC_XTAL_SOURCE_0","description":"Internal ring oscillator","value":"0"},{"name":"RTC_XTAL_SOURCE_1","description":"RTC_XTAL","value":"0x1"}]},"XTAL_24M_PWD":{"name":"XTAL_24M_PWD","description":"This field powers down the 24M crystal oscillator if set true.","bitOffset":30,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"VID_PLL_PREDIV":{"name":"VID_PLL_PREDIV","description":"Predivider for the source clock of the PLL's. Not related to oscillator.","bitOffset":31,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"VID_PLL_PREDIV_0","description":"Divide by 1","value":"0"},{"name":"VID_PLL_PREDIV_1","description":"Divide by 2","value":"0x1"}]}}},"MISC0_TOG":{"name":"MISC0_TOG","description":"Miscellaneous Register 0","addressOffset":"0x15C","size":32,"access":"read-write","resetValue":"0x4000000","resetMask":"0xFFFFFFFF","fields":{"REFTOP_PWD":{"name":"REFTOP_PWD","description":"Control bit to power-down the analog bandgap reference circuitry","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"REFTOP_SELFBIASOFF":{"name":"REFTOP_SELFBIASOFF","description":"Control bit to disable the self-bias circuit in the analog bandgap","bitOffset":3,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"REFTOP_SELFBIASOFF_0","description":"Uses coarse bias currents for startup","value":"0"},{"name":"REFTOP_SELFBIASOFF_1","description":"Uses bandgap-based bias currents for best performance.","value":"0x1"}]},"REFTOP_VBGADJ":{"name":"REFTOP_VBGADJ","description":"Not related to oscillator.","bitOffset":4,"bitWidth":3,"access":"read-write","enumeratedValues":[{"name":"REFTOP_VBGADJ_0","description":"Nominal VBG","value":"0"},{"name":"REFTOP_VBGADJ_1","description":"VBG+0.78%","value":"0x1"},{"name":"REFTOP_VBGADJ_2","description":"VBG+1.56%","value":"0x2"},{"name":"REFTOP_VBGADJ_3","description":"VBG+2.34%","value":"0x3"},{"name":"REFTOP_VBGADJ_4","description":"VBG-0.78%","value":"0x4"},{"name":"REFTOP_VBGADJ_5","description":"VBG-1.56%","value":"0x5"},{"name":"REFTOP_VBGADJ_6","description":"VBG-2.34%","value":"0x6"},{"name":"REFTOP_VBGADJ_7","description":"VBG-3.12%","value":"0x7"}]},"REFTOP_VBGUP":{"name":"REFTOP_VBGUP","description":"Status bit that signals the analog bandgap voltage is up and stable","bitOffset":7,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"STOP_MODE_CONFIG":{"name":"STOP_MODE_CONFIG","description":"Configure the analog behavior in stop mode. Not related to oscillator.","bitOffset":10,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"STOP_MODE_CONFIG_0","description":"All analog except rtc powered down on stop mode assertion. XtalOsc=on, RCOsc=off;","value":"0"},{"name":"STOP_MODE_CONFIG_1","description":"Certain analog functions such as certain regulators left up. XtalOsc=on, RCOsc=off;","value":"0x1"},{"name":"STOP_MODE_CONFIG_2","description":"XtalOsc=off, RCOsc=on, Old BG=on, New BG=off.","value":"0x2"},{"name":"STOP_MODE_CONFIG_3","description":"XtalOsc=off, RCOsc=on, Old BG=off, New BG=on.","value":"0x3"}]},"DISCON_HIGH_SNVS":{"name":"DISCON_HIGH_SNVS","description":"This bit controls a switch from VDD_HIGH_IN to VDD_SNVS_IN.","bitOffset":12,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISCON_HIGH_SNVS_0","description":"Turn on the switch","value":"0"},{"name":"DISCON_HIGH_SNVS_1","description":"Turn off the switch","value":"0x1"}]},"OSC_I":{"name":"OSC_I","description":"This field determines the bias current in the 24MHz oscillator","bitOffset":13,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"NOMINAL","description":"Nominal","value":"0"},{"name":"MINUS_12_5_PERCENT","description":"Decrease current by 12.5%","value":"0x1"},{"name":"MINUS_25_PERCENT","description":"Decrease current by 25.0%","value":"0x2"},{"name":"MINUS_37_5_PERCENT","description":"Decrease current by 37.5%","value":"0x3"}]},"OSC_XTALOK":{"name":"OSC_XTALOK","description":"Status bit that signals that the output of the 24-MHz crystal oscillator is stable","bitOffset":15,"bitWidth":1,"access":"read-only","enumeratedValues":[]},"OSC_XTALOK_EN":{"name":"OSC_XTALOK_EN","description":"This bit enables the detector that signals when the 24MHz crystal oscillator is stable.","bitOffset":16,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"CLKGATE_CTRL":{"name":"CLKGATE_CTRL","description":"This bit allows disabling the clock gate (always ungated) for the xtal 24MHz clock that clocks the digital logic in the analog block","bitOffset":25,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ALLOW_AUTO_GATE","description":"Allow the logic to automatically gate the clock when the XTAL is powered down.","value":"0"},{"name":"NO_AUTO_GATE","description":"Prevent the logic from ever gating off the clock.","value":"0x1"}]},"CLKGATE_DELAY":{"name":"CLKGATE_DELAY","description":"This field specifies the delay between powering up the XTAL 24MHz clock and releasing the clock to the digital logic inside the analog block","bitOffset":26,"bitWidth":3,"access":"read-write","enumeratedValues":[{"name":"CLKGATE_DELAY_0","description":"0.5ms","value":"0"},{"name":"CLKGATE_DELAY_1","description":"1.0ms","value":"0x1"},{"name":"CLKGATE_DELAY_2","description":"2.0ms","value":"0x2"},{"name":"CLKGATE_DELAY_3","description":"3.0ms","value":"0x3"},{"name":"CLKGATE_DELAY_4","description":"4.0ms","value":"0x4"},{"name":"CLKGATE_DELAY_5","description":"5.0ms","value":"0x5"},{"name":"CLKGATE_DELAY_6","description":"6.0ms","value":"0x6"},{"name":"CLKGATE_DELAY_7","description":"7.0ms","value":"0x7"}]},"RTC_XTAL_SOURCE":{"name":"RTC_XTAL_SOURCE","description":"This field indicates which chip source is being used for the rtc clock.","bitOffset":29,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"RTC_XTAL_SOURCE_0","description":"Internal ring oscillator","value":"0"},{"name":"RTC_XTAL_SOURCE_1","description":"RTC_XTAL","value":"0x1"}]},"XTAL_24M_PWD":{"name":"XTAL_24M_PWD","description":"This field powers down the 24M crystal oscillator if set true.","bitOffset":30,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"VID_PLL_PREDIV":{"name":"VID_PLL_PREDIV","description":"Predivider for the source clock of the PLL's. Not related to oscillator.","bitOffset":31,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"VID_PLL_PREDIV_0","description":"Divide by 1","value":"0"},{"name":"VID_PLL_PREDIV_1","description":"Divide by 2","value":"0x1"}]}}},"LOWPWR_CTRL":{"name":"LOWPWR_CTRL","description":"XTAL OSC (LP) Control Register","addressOffset":"0x270","size":32,"access":"read-write","resetValue":"0x4001","resetMask":"0xFFFFFFFF","fields":{"RC_OSC_EN":{"name":"RC_OSC_EN","description":"RC Osc. enable control.","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"RC_OSC_EN_0","description":"Use XTAL OSC to source the 24MHz clock","value":"0"},{"name":"RC_OSC_EN_1","description":"Use RC OSC","value":"0x1"}]},"OSC_SEL":{"name":"OSC_SEL","description":"Select the source for the 24MHz clock.","bitOffset":4,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"OSC_SEL_0","description":"XTAL OSC","value":"0"},{"name":"OSC_SEL_1","description":"RC OSC","value":"0x1"}]},"LPBG_SEL":{"name":"LPBG_SEL","description":"Bandgap select. Not related to oscillator.","bitOffset":5,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"LPBG_SEL_0","description":"Normal power bandgap","value":"0"},{"name":"LPBG_SEL_1","description":"Low power bandgap","value":"0x1"}]},"LPBG_TEST":{"name":"LPBG_TEST","description":"Low power bandgap test bit. Not related to oscillator.","bitOffset":6,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"REFTOP_IBIAS_OFF":{"name":"REFTOP_IBIAS_OFF","description":"Low power reftop ibias disable. Not related to oscillator.","bitOffset":7,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"L1_PWRGATE":{"name":"L1_PWRGATE","description":"L1 power gate control. Used as software override. Not related to oscillator.","bitOffset":8,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"L2_PWRGATE":{"name":"L2_PWRGATE","description":"L2 power gate control. Used as software override. Not related to oscillator.","bitOffset":9,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"CPU_PWRGATE":{"name":"CPU_PWRGATE","description":"CPU power gate control. Used as software override. Test purpose only Not related to oscillator.","bitOffset":10,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"DISPLAY_PWRGATE":{"name":"DISPLAY_PWRGATE","description":"Display logic power gate control. Used as software override. Not related to oscillator.","bitOffset":11,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"RCOSC_CG_OVERRIDE":{"name":"RCOSC_CG_OVERRIDE","description":"For debug purposes only","bitOffset":13,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"XTALOSC_PWRUP_DELAY":{"name":"XTALOSC_PWRUP_DELAY","description":"Specifies the time delay between when the 24MHz xtal is powered up until it is stable and ready to use","bitOffset":14,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"XTALOSC_PWRUP_DELAY_0","description":"0.25ms","value":"0"},{"name":"XTALOSC_PWRUP_DELAY_1","description":"0.5ms","value":"0x1"},{"name":"XTALOSC_PWRUP_DELAY_2","description":"1ms","value":"0x2"},{"name":"XTALOSC_PWRUP_DELAY_3","description":"2ms","value":"0x3"}]},"XTALOSC_PWRUP_STAT":{"name":"XTALOSC_PWRUP_STAT","description":"Status of the 24MHz xtal oscillator.","bitOffset":16,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"XTALOSC_PWRUP_STAT_0","description":"Not stable","value":"0"},{"name":"XTALOSC_PWRUP_STAT_1","description":"Stable and ready to use","value":"0x1"}]},"MIX_PWRGATE":{"name":"MIX_PWRGATE","description":"Display power gate control. Used as software mask. Set to zero to force ungated.","bitOffset":17,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"GPU_PWRGATE":{"name":"GPU_PWRGATE","description":"GPU power gate control. Used as software mask. Set to zero to force ungated.","bitOffset":18,"bitWidth":1,"access":"read-write","enumeratedValues":[]}}},"LOWPWR_CTRL_SET":{"name":"LOWPWR_CTRL_SET","description":"XTAL OSC (LP) Control Register","addressOffset":"0x274","size":32,"access":"read-write","resetValue":"0x4001","resetMask":"0xFFFFFFFF","fields":{"RC_OSC_EN":{"name":"RC_OSC_EN","description":"RC Osc. enable control.","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"RC_OSC_EN_0","description":"Use XTAL OSC to source the 24MHz clock","value":"0"},{"name":"RC_OSC_EN_1","description":"Use RC OSC","value":"0x1"}]},"OSC_SEL":{"name":"OSC_SEL","description":"Select the source for the 24MHz clock.","bitOffset":4,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"OSC_SEL_0","description":"XTAL OSC","value":"0"},{"name":"OSC_SEL_1","description":"RC OSC","value":"0x1"}]},"LPBG_SEL":{"name":"LPBG_SEL","description":"Bandgap select. Not related to oscillator.","bitOffset":5,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"LPBG_SEL_0","description":"Normal power bandgap","value":"0"},{"name":"LPBG_SEL_1","description":"Low power bandgap","value":"0x1"}]},"LPBG_TEST":{"name":"LPBG_TEST","description":"Low power bandgap test bit. Not related to oscillator.","bitOffset":6,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"REFTOP_IBIAS_OFF":{"name":"REFTOP_IBIAS_OFF","description":"Low power reftop ibias disable. Not related to oscillator.","bitOffset":7,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"L1_PWRGATE":{"name":"L1_PWRGATE","description":"L1 power gate control. Used as software override. Not related to oscillator.","bitOffset":8,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"L2_PWRGATE":{"name":"L2_PWRGATE","description":"L2 power gate control. Used as software override. Not related to oscillator.","bitOffset":9,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"CPU_PWRGATE":{"name":"CPU_PWRGATE","description":"CPU power gate control. Used as software override. Test purpose only Not related to oscillator.","bitOffset":10,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"DISPLAY_PWRGATE":{"name":"DISPLAY_PWRGATE","description":"Display logic power gate control. Used as software override. Not related to oscillator.","bitOffset":11,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"RCOSC_CG_OVERRIDE":{"name":"RCOSC_CG_OVERRIDE","description":"For debug purposes only","bitOffset":13,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"XTALOSC_PWRUP_DELAY":{"name":"XTALOSC_PWRUP_DELAY","description":"Specifies the time delay between when the 24MHz xtal is powered up until it is stable and ready to use","bitOffset":14,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"XTALOSC_PWRUP_DELAY_0","description":"0.25ms","value":"0"},{"name":"XTALOSC_PWRUP_DELAY_1","description":"0.5ms","value":"0x1"},{"name":"XTALOSC_PWRUP_DELAY_2","description":"1ms","value":"0x2"},{"name":"XTALOSC_PWRUP_DELAY_3","description":"2ms","value":"0x3"}]},"XTALOSC_PWRUP_STAT":{"name":"XTALOSC_PWRUP_STAT","description":"Status of the 24MHz xtal oscillator.","bitOffset":16,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"XTALOSC_PWRUP_STAT_0","description":"Not stable","value":"0"},{"name":"XTALOSC_PWRUP_STAT_1","description":"Stable and ready to use","value":"0x1"}]},"MIX_PWRGATE":{"name":"MIX_PWRGATE","description":"Display power gate control. Used as software mask. Set to zero to force ungated.","bitOffset":17,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"GPU_PWRGATE":{"name":"GPU_PWRGATE","description":"GPU power gate control. Used as software mask. Set to zero to force ungated.","bitOffset":18,"bitWidth":1,"access":"read-write","enumeratedValues":[]}}},"LOWPWR_CTRL_CLR":{"name":"LOWPWR_CTRL_CLR","description":"XTAL OSC (LP) Control Register","addressOffset":"0x278","size":32,"access":"read-write","resetValue":"0x4001","resetMask":"0xFFFFFFFF","fields":{"RC_OSC_EN":{"name":"RC_OSC_EN","description":"RC Osc. enable control.","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"RC_OSC_EN_0","description":"Use XTAL OSC to source the 24MHz clock","value":"0"},{"name":"RC_OSC_EN_1","description":"Use RC OSC","value":"0x1"}]},"OSC_SEL":{"name":"OSC_SEL","description":"Select the source for the 24MHz clock.","bitOffset":4,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"OSC_SEL_0","description":"XTAL OSC","value":"0"},{"name":"OSC_SEL_1","description":"RC OSC","value":"0x1"}]},"LPBG_SEL":{"name":"LPBG_SEL","description":"Bandgap select. Not related to oscillator.","bitOffset":5,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"LPBG_SEL_0","description":"Normal power bandgap","value":"0"},{"name":"LPBG_SEL_1","description":"Low power bandgap","value":"0x1"}]},"LPBG_TEST":{"name":"LPBG_TEST","description":"Low power bandgap test bit. Not related to oscillator.","bitOffset":6,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"REFTOP_IBIAS_OFF":{"name":"REFTOP_IBIAS_OFF","description":"Low power reftop ibias disable. Not related to oscillator.","bitOffset":7,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"L1_PWRGATE":{"name":"L1_PWRGATE","description":"L1 power gate control. Used as software override. Not related to oscillator.","bitOffset":8,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"L2_PWRGATE":{"name":"L2_PWRGATE","description":"L2 power gate control. Used as software override. Not related to oscillator.","bitOffset":9,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"CPU_PWRGATE":{"name":"CPU_PWRGATE","description":"CPU power gate control. Used as software override. Test purpose only Not related to oscillator.","bitOffset":10,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"DISPLAY_PWRGATE":{"name":"DISPLAY_PWRGATE","description":"Display logic power gate control. Used as software override. Not related to oscillator.","bitOffset":11,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"RCOSC_CG_OVERRIDE":{"name":"RCOSC_CG_OVERRIDE","description":"For debug purposes only","bitOffset":13,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"XTALOSC_PWRUP_DELAY":{"name":"XTALOSC_PWRUP_DELAY","description":"Specifies the time delay between when the 24MHz xtal is powered up until it is stable and ready to use","bitOffset":14,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"XTALOSC_PWRUP_DELAY_0","description":"0.25ms","value":"0"},{"name":"XTALOSC_PWRUP_DELAY_1","description":"0.5ms","value":"0x1"},{"name":"XTALOSC_PWRUP_DELAY_2","description":"1ms","value":"0x2"},{"name":"XTALOSC_PWRUP_DELAY_3","description":"2ms","value":"0x3"}]},"XTALOSC_PWRUP_STAT":{"name":"XTALOSC_PWRUP_STAT","description":"Status of the 24MHz xtal oscillator.","bitOffset":16,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"XTALOSC_PWRUP_STAT_0","description":"Not stable","value":"0"},{"name":"XTALOSC_PWRUP_STAT_1","description":"Stable and ready to use","value":"0x1"}]},"MIX_PWRGATE":{"name":"MIX_PWRGATE","description":"Display power gate control. Used as software mask. Set to zero to force ungated.","bitOffset":17,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"GPU_PWRGATE":{"name":"GPU_PWRGATE","description":"GPU power gate control. Used as software mask. Set to zero to force ungated.","bitOffset":18,"bitWidth":1,"access":"read-write","enumeratedValues":[]}}},"LOWPWR_CTRL_TOG":{"name":"LOWPWR_CTRL_TOG","description":"XTAL OSC (LP) Control Register","addressOffset":"0x27C","size":32,"access":"read-write","resetValue":"0x4001","resetMask":"0xFFFFFFFF","fields":{"RC_OSC_EN":{"name":"RC_OSC_EN","description":"RC Osc. enable control.","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"RC_OSC_EN_0","description":"Use XTAL OSC to source the 24MHz clock","value":"0"},{"name":"RC_OSC_EN_1","description":"Use RC OSC","value":"0x1"}]},"OSC_SEL":{"name":"OSC_SEL","description":"Select the source for the 24MHz clock.","bitOffset":4,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"OSC_SEL_0","description":"XTAL OSC","value":"0"},{"name":"OSC_SEL_1","description":"RC OSC","value":"0x1"}]},"LPBG_SEL":{"name":"LPBG_SEL","description":"Bandgap select. Not related to oscillator.","bitOffset":5,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"LPBG_SEL_0","description":"Normal power bandgap","value":"0"},{"name":"LPBG_SEL_1","description":"Low power bandgap","value":"0x1"}]},"LPBG_TEST":{"name":"LPBG_TEST","description":"Low power bandgap test bit. Not related to oscillator.","bitOffset":6,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"REFTOP_IBIAS_OFF":{"name":"REFTOP_IBIAS_OFF","description":"Low power reftop ibias disable. Not related to oscillator.","bitOffset":7,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"L1_PWRGATE":{"name":"L1_PWRGATE","description":"L1 power gate control. Used as software override. Not related to oscillator.","bitOffset":8,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"L2_PWRGATE":{"name":"L2_PWRGATE","description":"L2 power gate control. Used as software override. Not related to oscillator.","bitOffset":9,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"CPU_PWRGATE":{"name":"CPU_PWRGATE","description":"CPU power gate control. Used as software override. Test purpose only Not related to oscillator.","bitOffset":10,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"DISPLAY_PWRGATE":{"name":"DISPLAY_PWRGATE","description":"Display logic power gate control. Used as software override. Not related to oscillator.","bitOffset":11,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"RCOSC_CG_OVERRIDE":{"name":"RCOSC_CG_OVERRIDE","description":"For debug purposes only","bitOffset":13,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"XTALOSC_PWRUP_DELAY":{"name":"XTALOSC_PWRUP_DELAY","description":"Specifies the time delay between when the 24MHz xtal is powered up until it is stable and ready to use","bitOffset":14,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"XTALOSC_PWRUP_DELAY_0","description":"0.25ms","value":"0"},{"name":"XTALOSC_PWRUP_DELAY_1","description":"0.5ms","value":"0x1"},{"name":"XTALOSC_PWRUP_DELAY_2","description":"1ms","value":"0x2"},{"name":"XTALOSC_PWRUP_DELAY_3","description":"2ms","value":"0x3"}]},"XTALOSC_PWRUP_STAT":{"name":"XTALOSC_PWRUP_STAT","description":"Status of the 24MHz xtal oscillator.","bitOffset":16,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"XTALOSC_PWRUP_STAT_0","description":"Not stable","value":"0"},{"name":"XTALOSC_PWRUP_STAT_1","description":"Stable and ready to use","value":"0x1"}]},"MIX_PWRGATE":{"name":"MIX_PWRGATE","description":"Display power gate control. Used as software mask. Set to zero to force ungated.","bitOffset":17,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"GPU_PWRGATE":{"name":"GPU_PWRGATE","description":"GPU power gate control. Used as software mask. Set to zero to force ungated.","bitOffset":18,"bitWidth":1,"access":"read-write","enumeratedValues":[]}}},"OSC_CONFIG0":{"name":"OSC_CONFIG0","description":"XTAL OSC Configuration 0 Register","addressOffset":"0x2A0","size":32,"access":"read-write","resetValue":"0x1020","resetMask":"0xFFFFFFFF","fields":{"START":{"name":"START","description":"Start/stop bit for the RC tuning calculation logic. If stopped the tuning logic is reset.","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"ENABLE":{"name":"ENABLE","description":"Enables the tuning logic to calculate new RC tuning values","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"BYPASS":{"name":"BYPASS","description":"Bypasses any calculated RC tuning value and uses the programmed register value.","bitOffset":2,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"INVERT":{"name":"INVERT","description":"Invert the stepping of the calculated RC tuning value.","bitOffset":3,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"RC_OSC_PROG":{"name":"RC_OSC_PROG","description":"RC osc. tuning values.","bitOffset":4,"bitWidth":8,"access":"read-write","enumeratedValues":[]},"HYST_PLUS":{"name":"HYST_PLUS","description":"Positive hysteresis value","bitOffset":12,"bitWidth":4,"access":"read-write","enumeratedValues":[]},"HYST_MINUS":{"name":"HYST_MINUS","description":"Negative hysteresis value","bitOffset":16,"bitWidth":4,"access":"read-write","enumeratedValues":[]},"RC_OSC_PROG_CUR":{"name":"RC_OSC_PROG_CUR","description":"The current tuning value in use.","bitOffset":24,"bitWidth":8,"access":"read-write","enumeratedValues":[]}}},"OSC_CONFIG0_SET":{"name":"OSC_CONFIG0_SET","description":"XTAL OSC Configuration 0 Register","addressOffset":"0x2A4","size":32,"access":"read-write","resetValue":"0x1020","resetMask":"0xFFFFFFFF","fields":{"START":{"name":"START","description":"Start/stop bit for the RC tuning calculation logic. If stopped the tuning logic is reset.","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"ENABLE":{"name":"ENABLE","description":"Enables the tuning logic to calculate new RC tuning values","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"BYPASS":{"name":"BYPASS","description":"Bypasses any calculated RC tuning value and uses the programmed register value.","bitOffset":2,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"INVERT":{"name":"INVERT","description":"Invert the stepping of the calculated RC tuning value.","bitOffset":3,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"RC_OSC_PROG":{"name":"RC_OSC_PROG","description":"RC osc. tuning values.","bitOffset":4,"bitWidth":8,"access":"read-write","enumeratedValues":[]},"HYST_PLUS":{"name":"HYST_PLUS","description":"Positive hysteresis value","bitOffset":12,"bitWidth":4,"access":"read-write","enumeratedValues":[]},"HYST_MINUS":{"name":"HYST_MINUS","description":"Negative hysteresis value","bitOffset":16,"bitWidth":4,"access":"read-write","enumeratedValues":[]},"RC_OSC_PROG_CUR":{"name":"RC_OSC_PROG_CUR","description":"The current tuning value in use.","bitOffset":24,"bitWidth":8,"access":"read-write","enumeratedValues":[]}}},"OSC_CONFIG0_CLR":{"name":"OSC_CONFIG0_CLR","description":"XTAL OSC Configuration 0 Register","addressOffset":"0x2A8","size":32,"access":"read-write","resetValue":"0x1020","resetMask":"0xFFFFFFFF","fields":{"START":{"name":"START","description":"Start/stop bit for the RC tuning calculation logic. If stopped the tuning logic is reset.","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"ENABLE":{"name":"ENABLE","description":"Enables the tuning logic to calculate new RC tuning values","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"BYPASS":{"name":"BYPASS","description":"Bypasses any calculated RC tuning value and uses the programmed register value.","bitOffset":2,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"INVERT":{"name":"INVERT","description":"Invert the stepping of the calculated RC tuning value.","bitOffset":3,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"RC_OSC_PROG":{"name":"RC_OSC_PROG","description":"RC osc. tuning values.","bitOffset":4,"bitWidth":8,"access":"read-write","enumeratedValues":[]},"HYST_PLUS":{"name":"HYST_PLUS","description":"Positive hysteresis value","bitOffset":12,"bitWidth":4,"access":"read-write","enumeratedValues":[]},"HYST_MINUS":{"name":"HYST_MINUS","description":"Negative hysteresis value","bitOffset":16,"bitWidth":4,"access":"read-write","enumeratedValues":[]},"RC_OSC_PROG_CUR":{"name":"RC_OSC_PROG_CUR","description":"The current tuning value in use.","bitOffset":24,"bitWidth":8,"access":"read-write","enumeratedValues":[]}}},"OSC_CONFIG0_TOG":{"name":"OSC_CONFIG0_TOG","description":"XTAL OSC Configuration 0 Register","addressOffset":"0x2AC","size":32,"access":"read-write","resetValue":"0x1020","resetMask":"0xFFFFFFFF","fields":{"START":{"name":"START","description":"Start/stop bit for the RC tuning calculation logic. If stopped the tuning logic is reset.","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"ENABLE":{"name":"ENABLE","description":"Enables the tuning logic to calculate new RC tuning values","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"BYPASS":{"name":"BYPASS","description":"Bypasses any calculated RC tuning value and uses the programmed register value.","bitOffset":2,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"INVERT":{"name":"INVERT","description":"Invert the stepping of the calculated RC tuning value.","bitOffset":3,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"RC_OSC_PROG":{"name":"RC_OSC_PROG","description":"RC osc. tuning values.","bitOffset":4,"bitWidth":8,"access":"read-write","enumeratedValues":[]},"HYST_PLUS":{"name":"HYST_PLUS","description":"Positive hysteresis value","bitOffset":12,"bitWidth":4,"access":"read-write","enumeratedValues":[]},"HYST_MINUS":{"name":"HYST_MINUS","description":"Negative hysteresis value","bitOffset":16,"bitWidth":4,"access":"read-write","enumeratedValues":[]},"RC_OSC_PROG_CUR":{"name":"RC_OSC_PROG_CUR","description":"The current tuning value in use.","bitOffset":24,"bitWidth":8,"access":"read-write","enumeratedValues":[]}}},"OSC_CONFIG1":{"name":"OSC_CONFIG1","description":"XTAL OSC Configuration 1 Register","addressOffset":"0x2B0","size":32,"access":"read-write","resetValue":"0x2EE","resetMask":"0xFFFFFFFF","fields":{"COUNT_RC_TRG":{"name":"COUNT_RC_TRG","description":"The target count used to tune the RC OSC frequency","bitOffset":0,"bitWidth":12,"access":"read-write","enumeratedValues":[]},"COUNT_RC_CUR":{"name":"COUNT_RC_CUR","description":"The current tuning value in use.","bitOffset":20,"bitWidth":12,"access":"read-write","enumeratedValues":[]}}},"OSC_CONFIG1_SET":{"name":"OSC_CONFIG1_SET","description":"XTAL OSC Configuration 1 Register","addressOffset":"0x2B4","size":32,"access":"read-write","resetValue":"0x2EE","resetMask":"0xFFFFFFFF","fields":{"COUNT_RC_TRG":{"name":"COUNT_RC_TRG","description":"The target count used to tune the RC OSC frequency","bitOffset":0,"bitWidth":12,"access":"read-write","enumeratedValues":[]},"COUNT_RC_CUR":{"name":"COUNT_RC_CUR","description":"The current tuning value in use.","bitOffset":20,"bitWidth":12,"access":"read-write","enumeratedValues":[]}}},"OSC_CONFIG1_CLR":{"name":"OSC_CONFIG1_CLR","description":"XTAL OSC Configuration 1 Register","addressOffset":"0x2B8","size":32,"access":"read-write","resetValue":"0x2EE","resetMask":"0xFFFFFFFF","fields":{"COUNT_RC_TRG":{"name":"COUNT_RC_TRG","description":"The target count used to tune the RC OSC frequency","bitOffset":0,"bitWidth":12,"access":"read-write","enumeratedValues":[]},"COUNT_RC_CUR":{"name":"COUNT_RC_CUR","description":"The current tuning value in use.","bitOffset":20,"bitWidth":12,"access":"read-write","enumeratedValues":[]}}},"OSC_CONFIG1_TOG":{"name":"OSC_CONFIG1_TOG","description":"XTAL OSC Configuration 1 Register","addressOffset":"0x2BC","size":32,"access":"read-write","resetValue":"0x2EE","resetMask":"0xFFFFFFFF","fields":{"COUNT_RC_TRG":{"name":"COUNT_RC_TRG","description":"The target count used to tune the RC OSC frequency","bitOffset":0,"bitWidth":12,"access":"read-write","enumeratedValues":[]},"COUNT_RC_CUR":{"name":"COUNT_RC_CUR","description":"The current tuning value in use.","bitOffset":20,"bitWidth":12,"access":"read-write","enumeratedValues":[]}}},"OSC_CONFIG2":{"name":"OSC_CONFIG2","description":"XTAL OSC Configuration 2 Register","addressOffset":"0x2C0","size":32,"access":"read-write","resetValue":"0x102E2","resetMask":"0xFFFFFFFF","fields":{"COUNT_1M_TRG":{"name":"COUNT_1M_TRG","description":"The target count used to tune the 1MHz clock frequency","bitOffset":0,"bitWidth":12,"access":"read-write","enumeratedValues":[]},"ENABLE_1M":{"name":"ENABLE_1M","description":"Enable the 1MHz clock output. 0 - disabled; 1 - enabled.","bitOffset":16,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"MUX_1M":{"name":"MUX_1M","description":"Mux the corrected or uncorrected 1MHz clock to the output","bitOffset":17,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"CLK_1M_ERR_FL":{"name":"CLK_1M_ERR_FL","description":"Flag indicates that the count_1m count wasn't reached within 1 32kHz period","bitOffset":31,"bitWidth":1,"access":"read-write","enumeratedValues":[]}}},"OSC_CONFIG2_SET":{"name":"OSC_CONFIG2_SET","description":"XTAL OSC Configuration 2 Register","addressOffset":"0x2C4","size":32,"access":"read-write","resetValue":"0x102E2","resetMask":"0xFFFFFFFF","fields":{"COUNT_1M_TRG":{"name":"COUNT_1M_TRG","description":"The target count used to tune the 1MHz clock frequency","bitOffset":0,"bitWidth":12,"access":"read-write","enumeratedValues":[]},"ENABLE_1M":{"name":"ENABLE_1M","description":"Enable the 1MHz clock output. 0 - disabled; 1 - enabled.","bitOffset":16,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"MUX_1M":{"name":"MUX_1M","description":"Mux the corrected or uncorrected 1MHz clock to the output","bitOffset":17,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"CLK_1M_ERR_FL":{"name":"CLK_1M_ERR_FL","description":"Flag indicates that the count_1m count wasn't reached within 1 32kHz period","bitOffset":31,"bitWidth":1,"access":"read-write","enumeratedValues":[]}}},"OSC_CONFIG2_CLR":{"name":"OSC_CONFIG2_CLR","description":"XTAL OSC Configuration 2 Register","addressOffset":"0x2C8","size":32,"access":"read-write","resetValue":"0x102E2","resetMask":"0xFFFFFFFF","fields":{"COUNT_1M_TRG":{"name":"COUNT_1M_TRG","description":"The target count used to tune the 1MHz clock frequency","bitOffset":0,"bitWidth":12,"access":"read-write","enumeratedValues":[]},"ENABLE_1M":{"name":"ENABLE_1M","description":"Enable the 1MHz clock output. 0 - disabled; 1 - enabled.","bitOffset":16,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"MUX_1M":{"name":"MUX_1M","description":"Mux the corrected or uncorrected 1MHz clock to the output","bitOffset":17,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"CLK_1M_ERR_FL":{"name":"CLK_1M_ERR_FL","description":"Flag indicates that the count_1m count wasn't reached within 1 32kHz period","bitOffset":31,"bitWidth":1,"access":"read-write","enumeratedValues":[]}}},"OSC_CONFIG2_TOG":{"name":"OSC_CONFIG2_TOG","description":"XTAL OSC Configuration 2 Register","addressOffset":"0x2CC","size":32,"access":"read-write","resetValue":"0x102E2","resetMask":"0xFFFFFFFF","fields":{"COUNT_1M_TRG":{"name":"COUNT_1M_TRG","description":"The target count used to tune the 1MHz clock frequency","bitOffset":0,"bitWidth":12,"access":"read-write","enumeratedValues":[]},"ENABLE_1M":{"name":"ENABLE_1M","description":"Enable the 1MHz clock output. 0 - disabled; 1 - enabled.","bitOffset":16,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"MUX_1M":{"name":"MUX_1M","description":"Mux the corrected or uncorrected 1MHz clock to the output","bitOffset":17,"bitWidth":1,"access":"read-write","enumeratedValues":[]},"CLK_1M_ERR_FL":{"name":"CLK_1M_ERR_FL","description":"Flag indicates that the count_1m count wasn't reached within 1 32kHz period","bitOffset":31,"bitWidth":1,"access":"read-write","enumeratedValues":[]}}}},"derivedFrom":null}