
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+1706 (git sha1 7cc9d487, clang 7.0.1-8+rpi3+deb10u2 -fPIC -Os)


-- Parsing `top.sv' using frontend `verilog -sv' --

1. Executing Verilog-2005 frontend: top.sv
Parsing SystemVerilog input from `top.sv' to AST representation.
Generating RTLIL representation for module `\top'.
Warning: reg '\RW_rand_vect' is assigned in a continuous assignment at top.tlv:15.
top.tlv:48: Warning: System task `$display' outside initial block is unsupported.
Successfully finished Verilog frontend.

-- Parsing `clk_gate.v' using frontend `verilog' --

2. Executing Verilog-2005 frontend: clk_gate.v
Parsing Verilog input from `clk_gate.v' to AST representation.
Generating RTLIL representation for module `\clk_gate'.
Successfully finished Verilog frontend.

-- Parsing `pseudo_rand.sv' using frontend `verilog -sv' --

3. Executing Verilog-2005 frontend: pseudo_rand.sv
Parsing SystemVerilog input from `pseudo_rand.sv' to AST representation.
Generating RTLIL representation for module `\pseudo_rand'.
Successfully finished Verilog frontend.

-- Running command `synth_ice40 -blif top.blif -json top.json' --

4. Executing SYNTH_ICE40 pass.

4.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

4.2. Executing HIERARCHY pass (managing design hierarchy).

4.2.1. Finding top of design hierarchy..
root of   0 design levels: pseudo_rand         
root of   0 design levels: clk_gate            
root of   1 design levels: top                 
Automatically selected top as design top module.

4.2.2. Analyzing design hierarchy..
Top module:  \top
Used module:     \clk_gate
Used module:     \pseudo_rand
Parameter \WIDTH = 257

4.2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\pseudo_rand'.
Parameter \WIDTH = 257
Generating RTLIL representation for module `$paramod\pseudo_rand\WIDTH=257'.

4.2.4. Analyzing design hierarchy..
Top module:  \top
Used module:     \clk_gate
Used module:     $paramod\pseudo_rand\WIDTH=257

4.2.5. Analyzing design hierarchy..
Top module:  \top
Used module:     \clk_gate
Used module:     $paramod\pseudo_rand\WIDTH=257
Removing unused module `\pseudo_rand'.
Removed 1 unused modules.
Mapping positional arguments of cell top.gen_clkP_IN_valid_a4 (clk_gate).
Mapping positional arguments of cell top.gen_clkP_IN_valid_a3 (clk_gate).
Mapping positional arguments of cell top.gen_clkP_IN_valid_a2 (clk_gate).
Mapping positional arguments of cell top.gen_clkP_IN_valid_a1 (clk_gate).
Mapping positional arguments of cell top.pseudo_rand ($paramod\pseudo_rand\WIDTH=257).

4.3. Executing PROC pass (convert processes to netlists).

4.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\top.$proc$top.tlv:46$20'.
Removing empty process `top.$proc$top.tlv:46$20'.
Cleaned up 1 empty switch.

4.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

4.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 17 assignments to connections.

4.3.4. Executing PROC_INIT pass (extract init attributes).

4.3.5. Executing PROC_ARST pass (detect async resets in processes).

4.3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\pseudo_rand\WIDTH=257.$proc$pseudo_rand.sv:54$168'.
Creating decoders for process `$paramod\pseudo_rand\WIDTH=257.$proc$pseudo_rand_gen.sv:37$164'.
Creating decoders for process `$paramod\pseudo_rand\WIDTH=257.$proc$pseudo_rand_gen.sv:34$163'.
Creating decoders for process `\top.$proc$top_gen.sv:92$14'.
Creating decoders for process `\top.$proc$top_gen.sv:91$13'.
Creating decoders for process `\top.$proc$top_gen.sv:90$12'.
Creating decoders for process `\top.$proc$top_gen.sv:89$11'.
Creating decoders for process `\top.$proc$top_gen.sv:86$10'.
Creating decoders for process `\top.$proc$top_gen.sv:85$9'.
Creating decoders for process `\top.$proc$top_gen.sv:84$8'.
Creating decoders for process `\top.$proc$top_gen.sv:83$7'.
Creating decoders for process `\top.$proc$top_gen.sv:77$6'.
Creating decoders for process `\top.$proc$top_gen.sv:76$5'.
Creating decoders for process `\top.$proc$top_gen.sv:75$4'.
Creating decoders for process `\top.$proc$top_gen.sv:74$3'.
Creating decoders for process `\top.$proc$top_gen.sv:71$2'.
Creating decoders for process `\top.$proc$top_gen.sv:68$1'.

4.3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod\pseudo_rand\WIDTH=257.\SEED' from process `$paramod\pseudo_rand\WIDTH=257.$proc$pseudo_rand.sv:54$168'.

4.3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod\pseudo_rand\WIDTH=257.\DEFAULT_reset_a1' using process `$paramod\pseudo_rand\WIDTH=257.$proc$pseudo_rand_gen.sv:37$164'.
  created $dff cell `$procdff$169' with positive edge clock.
Creating register for signal `$paramod\pseudo_rand\WIDTH=257.\DEFAULT_lfsr_a2' using process `$paramod\pseudo_rand\WIDTH=257.$proc$pseudo_rand_gen.sv:34$163'.
  created $dff cell `$procdff$170' with positive edge clock.
Creating register for signal `\top.\IN_valid_a4' using process `\top.$proc$top_gen.sv:92$14'.
  created $dff cell `$procdff$171' with positive edge clock.
Creating register for signal `\top.\IN_valid_a3' using process `\top.$proc$top_gen.sv:91$13'.
  created $dff cell `$procdff$172' with positive edge clock.
Creating register for signal `\top.\IN_valid_a2' using process `\top.$proc$top_gen.sv:90$12'.
  created $dff cell `$procdff$173' with positive edge clock.
Creating register for signal `\top.\IN_valid_a1' using process `\top.$proc$top_gen.sv:89$11'.
  created $dff cell `$procdff$174' with positive edge clock.
Creating register for signal `\top.\IN_reset_a4' using process `\top.$proc$top_gen.sv:86$10'.
  created $dff cell `$procdff$175' with positive edge clock.
Creating register for signal `\top.\IN_reset_a3' using process `\top.$proc$top_gen.sv:85$9'.
  created $dff cell `$procdff$176' with positive edge clock.
Creating register for signal `\top.\IN_reset_a2' using process `\top.$proc$top_gen.sv:84$8'.
  created $dff cell `$procdff$177' with positive edge clock.
Creating register for signal `\top.\IN_reset_a1' using process `\top.$proc$top_gen.sv:83$7'.
  created $dff cell `$procdff$178' with positive edge clock.
Creating register for signal `\top.\IN_packet_in_a4' using process `\top.$proc$top_gen.sv:77$6'.
  created $dff cell `$procdff$179' with positive edge clock.
Creating register for signal `\top.\IN_packet_in_a3' using process `\top.$proc$top_gen.sv:76$5'.
  created $dff cell `$procdff$180' with positive edge clock.
Creating register for signal `\top.\IN_packet_in_a2' using process `\top.$proc$top_gen.sv:75$4'.
  created $dff cell `$procdff$181' with positive edge clock.
Creating register for signal `\top.\IN_packet_in_a1' using process `\top.$proc$top_gen.sv:74$3'.
  created $dff cell `$procdff$182' with positive edge clock.
Creating register for signal `\top.\IN_error_a5' using process `\top.$proc$top_gen.sv:71$2'.
  created $dff cell `$procdff$183' with positive edge clock.
Creating register for signal `\top.\IN_cnt_a1' using process `\top.$proc$top_gen.sv:68$1'.
  created $dff cell `$procdff$184' with positive edge clock.

4.3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod\pseudo_rand\WIDTH=257.$proc$pseudo_rand.sv:54$168'.
Removing empty process `$paramod\pseudo_rand\WIDTH=257.$proc$pseudo_rand_gen.sv:37$164'.
Removing empty process `$paramod\pseudo_rand\WIDTH=257.$proc$pseudo_rand_gen.sv:34$163'.
Removing empty process `top.$proc$top_gen.sv:92$14'.
Removing empty process `top.$proc$top_gen.sv:91$13'.
Removing empty process `top.$proc$top_gen.sv:90$12'.
Removing empty process `top.$proc$top_gen.sv:89$11'.
Removing empty process `top.$proc$top_gen.sv:86$10'.
Removing empty process `top.$proc$top_gen.sv:85$9'.
Removing empty process `top.$proc$top_gen.sv:84$8'.
Removing empty process `top.$proc$top_gen.sv:83$7'.
Removing empty process `top.$proc$top_gen.sv:77$6'.
Removing empty process `top.$proc$top_gen.sv:76$5'.
Removing empty process `top.$proc$top_gen.sv:75$4'.
Removing empty process `top.$proc$top_gen.sv:74$3'.
Removing empty process `top.$proc$top_gen.sv:71$2'.
Removing empty process `top.$proc$top_gen.sv:68$1'.
Cleaned up 0 empty switches.

4.4. Executing FLATTEN pass (flatten design).
Using template $paramod\pseudo_rand\WIDTH=257 for cells of type $paramod\pseudo_rand\WIDTH=257.
Using template clk_gate for cells of type clk_gate.
<suppressed ~5 debug messages>
No more expansions possible.
Deleting now unused module $paramod\pseudo_rand\WIDTH=257.
Deleting now unused module clk_gate.

4.5. Executing TRIBUF pass.

4.6. Executing DEMINOUT pass (demote inout ports to input or output).

4.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~1 debug messages>

4.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 21 unused wires.
<suppressed ~1 debug messages>

4.9. Executing CHECK pass (checking for obvious problems).
checking module top..
found and reported 0 problems.

4.10. Executing OPT pass (performing simple optimizations).

4.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

4.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

4.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

4.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.10.6. Executing OPT_RMDFF pass (remove dff with constant values).

4.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.10.9. Finished OPT passes. (There is nothing left to do.)

4.11. Executing WREDUCE pass (reducing word size of cells).
Removed top 31 bits (of 32) from port B of cell top.$add$top.tlv:23$15 ($add).
Removed top 29 bits (of 32) from port Y of cell top.$add$top.tlv:23$15 ($add).
Removed top 30 bits (of 32) from mux cell top.$ternary$top.tlv:23$16 ($mux).
Removed top 31 bits (of 32) from mux cell top.$ternary$top.tlv:49$24 ($mux).
Removed top 26 bits (of 32) from port B of cell top.$gt$top.tlv:53$25 ($gt).
Removed top 27 bits (of 32) from port B of cell top.$gt$top.tlv:54$26 ($gt).
Removed top 249 bits (of 257) from port B of cell top.$techmap\pseudo_rand.$and$pseudo_rand.sv:63$165 ($and).
Removed top 1 bits (of 3) from port Y of cell top.$add$top.tlv:23$15 ($add).
Removed top 30 bits (of 32) from wire top.$add$top.tlv:23$15_Y.
Removed top 31 bits (of 32) from wire top.$logic_or$top.tlv:49$23_Y.
Removed top 1 bits (of 257) from wire top.pseudo_rand.DEFAULT_lfsr_a1.
Removed top 26 bits (of 257) from wire top.pseudo_rand.DEFAULT_lfsr_a2.
Removed top 35 bits (of 257) from wire top.pseudo_rand.rand_vect.

4.12. Executing PEEPOPT pass (run peephole optimizers).

4.13. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

4.14. Executing SHARE pass (SAT-based resource sharing).

4.15. Executing TECHMAP pass (map to technology primitives).

4.15.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

4.15.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~56 debug messages>

4.16. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.18. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module top:
  creating $macc model for $add$top.tlv:23$15 ($add).
  creating $alu model for $macc $add$top.tlv:23$15.
  creating $alu model for $gt$top.tlv:53$25 ($gt): new $alu
  creating $alu model for $gt$top.tlv:54$26 ($gt): new $alu
  creating $alu cell for $gt$top.tlv:54$26: $auto$alumacc.cc:485:replace_alu$192
  creating $alu cell for $gt$top.tlv:53$25: $auto$alumacc.cc:485:replace_alu$197
  creating $alu cell for $add$top.tlv:23$15: $auto$alumacc.cc:485:replace_alu$202
  created 3 $alu and 0 $macc cells.

4.19. Executing OPT pass (performing simple optimizations).

4.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

4.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

4.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.19.6. Executing OPT_RMDFF pass (remove dff with constant values).

4.19.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

4.19.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.19.9. Finished OPT passes. (There is nothing left to do.)

4.20. Executing FSM pass (extract and optimize FSM).

4.20.1. Executing FSM_DETECT pass (finding FSMs in design).

4.20.2. Executing FSM_EXTRACT pass (extracting FSM from design).

4.20.3. Executing FSM_OPT pass (simple optimizations of FSMs).

4.20.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.20.5. Executing FSM_OPT pass (simple optimizations of FSMs).

4.20.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

4.20.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

4.20.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

4.21. Executing OPT pass (performing simple optimizations).

4.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.21.3. Executing OPT_RMDFF pass (remove dff with constant values).

4.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.21.5. Finished fast OPT passes.

4.22. Executing MEMORY pass.

4.22.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

4.22.2. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

4.22.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.22.4. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

4.22.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.22.6. Executing MEMORY_COLLECT pass (generating $mem cells).

4.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.24. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).

4.25. Executing TECHMAP pass (map to technology primitives).

4.25.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.

4.25.2. Continuing TECHMAP pass.
No more expansions possible.

4.26. Executing ICE40_BRAMINIT pass.

4.27. Executing OPT pass (performing simple optimizations).

4.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~22 debug messages>

4.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.27.3. Executing OPT_RMDFF pass (remove dff with constant values).

4.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 7 unused wires.
<suppressed ~3 debug messages>

4.27.5. Finished fast OPT passes.

4.28. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).

4.29. Executing OPT pass (performing simple optimizations).

4.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

4.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

4.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.29.6. Executing OPT_RMDFF pass (remove dff with constant values).

4.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.29.9. Finished OPT passes. (There is nothing left to do.)

4.30. Executing ICE40_WRAPCARRY pass (wrap carries).

4.31. Executing TECHMAP pass (map to technology primitives).

4.31.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.31.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

4.31.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $not.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=5\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=2\Y_WIDTH=2 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=6\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $and.
Using template $paramod\_90_lcu\WIDTH=2 for cells of type $lcu.
Using extmapper simplemap for cells of type $or.
No more expansions possible.
<suppressed ~220 debug messages>

4.32. Executing OPT pass (performing simple optimizations).

4.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~153 debug messages>

4.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~99 debug messages>
Removed a total of 33 cells.

4.32.3. Executing OPT_RMDFF pass (remove dff with constant values).

4.32.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 600 unused cells and 80 unused wires.
<suppressed ~612 debug messages>

4.32.5. Finished fast OPT passes.

4.33. Executing ICE40_OPT pass (performing simple optimizations).

4.33.1. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$192.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$192.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$197.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$192.BB [0]

4.33.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.33.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

4.33.4. Executing OPT_RMDFF pass (remove dff with constant values).

4.33.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 1 unused cells and 0 unused wires.
<suppressed ~1 debug messages>

4.33.6. Rerunning OPT passes. (Removed registers in this run.)

4.33.7. Running ICE40 specific optimizations.

4.33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.33.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.33.10. Executing OPT_RMDFF pass (remove dff with constant values).

4.33.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

4.33.12. Finished OPT passes. (There is nothing left to do.)

4.34. Executing DFFSR2DFF pass (mapping DFFSR cells to simpler FFs).

4.35. Executing DFF2DFFE pass (transform $dff to $dffe where applicable).
Selected cell types for direct conversion:
  $_DFF_PP1_ -> $__DFFE_PP1
  $_DFF_PP0_ -> $__DFFE_PP0
  $_DFF_PN1_ -> $__DFFE_PN1
  $_DFF_PN0_ -> $__DFFE_PN0
  $_DFF_NP1_ -> $__DFFE_NP1
  $_DFF_NP0_ -> $__DFFE_NP0
  $_DFF_NN1_ -> $__DFFE_NN1
  $_DFF_NN0_ -> $__DFFE_NN0
  $_DFF_N_ -> $_DFFE_NP_
  $_DFF_P_ -> $_DFFE_PP_
Transforming FF to FF+Enable cells in module top:

4.36. Executing TECHMAP pass (map to technology primitives).

4.36.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Successfully finished Verilog frontend.

4.36.2. Continuing TECHMAP pass.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
No more expansions possible.
<suppressed ~11 debug messages>

4.37. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.38. Executing SIMPLEMAP pass (map simple cells to gate primitives).

4.39. Executing ICE40_FFINIT pass (implement FF init values).
Handling FF init values in top.

4.40. Executing ICE40_FFSSR pass (merge synchronous set/reset into FF cells).
Merging set/reset $_MUX_ cells into SB_FFs in top.
  Merging $auto$simplemap.cc:277:simplemap_mux$273 (A=$add$top.tlv:23$15_Y [1], B=1'0, S=\reset) into $auto$simplemap.cc:420:simplemap_dff$406 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$272 (A=$add$top.tlv:23$15_Y [0], B=1'0, S=\reset) into $auto$simplemap.cc:420:simplemap_dff$405 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$319 (A=$auto$wreduce.cc:460:run$186 [0], B=1'0, S=\IN_reset_a4) into $auto$simplemap.cc:420:simplemap_dff$404 (SB_DFF).

4.41. Executing ICE40_OPT pass (performing simple optimizations).

4.41.1. Running ICE40 specific optimizations.

4.41.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

4.41.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

4.41.4. Executing OPT_RMDFF pass (remove dff with constant values).

4.41.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 33 unused wires.
<suppressed ~1 debug messages>

4.41.6. Finished OPT passes. (There is nothing left to do.)

4.42. Executing TECHMAP pass (map to technology primitives).

4.42.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

4.42.2. Continuing TECHMAP pass.
No more expansions possible.

4.43. Executing ABC pass (technology mapping using ABC).

4.43.1. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Extracted 46 gates and 88 wires to a netlist network with 40 inputs and 38 outputs.

4.43.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =      39.
ABC: Participating nodes from both networks       =      78.
ABC: Participating nodes from the first network   =      38. (  97.44 % of nodes)
ABC: Participating nodes from the second network  =      40. ( 102.56 % of nodes)
ABC: Node pairs (any polarity)                    =      38. (  97.44 % of names can be moved)
ABC: Node pairs (same polarity)                   =      38. (  97.44 % of names can be moved)
ABC: Total runtime =     0.01 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

4.43.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:       38
ABC RESULTS:        internal signals:       10
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:       38
Removing temp directory.

4.44. Executing ICE40_WRAPCARRY pass (wrap carries).

4.45. Executing TECHMAP pass (map to technology primitives).

4.45.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Successfully finished Verilog frontend.

4.45.2. Continuing TECHMAP pass.
No more expansions possible.
Removed 64 unused cells and 59 unused wires.

4.46. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:       37
  1-LUT               34
  2-LUT                1
  3-LUT                2

Eliminating LUTs.
Number of LUTs:       37
  1-LUT               34
  2-LUT                1
  3-LUT                2

Combining LUTs.
Number of LUTs:       37
  1-LUT               34
  2-LUT                1
  3-LUT                2

Eliminated 0 LUTs.
Combined 0 LUTs.
<suppressed ~74 debug messages>

4.47. Executing TECHMAP pass (map to technology primitives).

4.47.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

4.47.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=1\LUT=2'01 for cells of type $lut.
No more expansions possible.
<suppressed ~89 debug messages>
Removed 0 unused cells and 74 unused wires.

4.48. Executing AUTONAME pass.
Renamed 374 objects in module top (9 iterations).
<suppressed ~147 debug messages>

4.49. Executing HIERARCHY pass (managing design hierarchy).

4.49.1. Analyzing design hierarchy..
Top module:  \top

4.49.2. Analyzing design hierarchy..
Top module:  \top
Removed 0 unused modules.

4.50. Printing statistics.

=== top ===

   Number of wires:                 87
   Number of wire bits:            437
   Number of public wires:          87
   Number of public wire bits:     437
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                109
     SB_CARRY                       62
     SB_DFF                          8
     SB_DFFSR                        2
     SB_LUT4                        37

4.51. Executing CHECK pass (checking for obvious problems).
checking module top..
found and reported 0 problems.

4.52. Executing BLIF backend.

4.53. Executing JSON backend.

Warnings: 2 unique messages, 2 total
End of script. Logfile hash: 06a8484c82, CPU: user 1.81s system 0.15s, MEM: 36.46 MB peak
Yosys 0.9+1706 (git sha1 7cc9d487, clang 7.0.1-8+rpi3+deb10u2 -fPIC -Os)
Time spent: 27% 13x read_verilog (0 sec), 19% 17x opt_clean (0 sec), ...
