#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Aug  8 14:30:29 2023
# Process ID: 16816
# Current directory: E:/FYP/FPGA_XILINX 2/Memory_Design/Basic_Memory_Design
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7756 E:\FYP\FPGA_XILINX 2\Memory_Design\Basic_Memory_Design\Basic_Memory_Design.xpr
# Log file: E:/FYP/FPGA_XILINX 2/Memory_Design/Basic_Memory_Design/vivado.log
# Journal file: E:/FYP/FPGA_XILINX 2/Memory_Design/Basic_Memory_Design\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/FYP/FPGA_XILINX 2/Memory_Design/Basic_Memory_Design/Basic_Memory_Design.xpr}
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{E:/FYP/FPGA_XILINX 2/Memory_Design/Basic_Memory_Design/Basic_Memory_Design.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v}}] -no_script -reset -force -quiet
remove_files  {{E:/FYP/FPGA_XILINX 2/Memory_Design/Basic_Memory_Design/Basic_Memory_Design.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v}}
file delete -force {E:/FYP/FPGA_XILINX 2/Memory_Design/Basic_Memory_Design/Basic_Memory_Design.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v}
export_ip_user_files -of_objects  [get_files {{E:/FYP/FPGA_XILINX 2/Memory_Design/Basic_Memory_Design/Basic_Memory_Design.srcs/sources_1/bd/design_1/design_1.bd}}] -no_script -reset -force -quiet
remove_files  {{E:/FYP/FPGA_XILINX 2/Memory_Design/Basic_Memory_Design/Basic_Memory_Design.srcs/sources_1/bd/design_1/design_1.bd}}
file delete -force {E:/FYP/FPGA_XILINX 2/Memory_Design/Basic_Memory_Design/Basic_Memory_Design.srcs/sources_1/bd/design_1}
remove_files  {{E:/FYP/FPGA_XILINX 2/Memory_Design/Basic_Memory_Design/Basic_Memory_Design.srcs/sources_1/bd/design_1/design_1.bd}}
launch_simulation
source Basic_Memory_Design_Tb.tcl
close_sim
