<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html>
	<head>
		<meta http-equiv="Content-Style-Type" content="text/css">
		<META HTTP-EQUIV="Content-Type" CONTENT="text/html; charset=ISO-8859-1">
		<title>FPGA Addon</title>
		<link rel="STYLESHEET" type="text/css" href="css/VSsystemexplorer.css">
		<script src="common.js" type="text/javascript"></script><script src="js/expandable_tree.js" type="text/javascript"></script>
		<link rel="STYLESHEET" type="text/css" href="css/expandable_tree.css">
		<script src="launchhelp.js" type="text/javascript"></script><script src="js/dynamicjumps.js" type="text/javascript"></script>
	</head>
<body>
	<noscript>
		<p class="Body">JavaScript is disabled. <a href="veristandmerge.chm::/JavaScript_Disabled.html">Details</a></p>
		<hr width="100%" noshade>
	</noscript>
<h1>FPGA Addon</h1>
<p class="Body">This add-on allows the user to run a FPGA bitfile without needing to implement the VeriStand FPGA Template. The only requirement to the FPGA code is an IRQ (address of 30) to control when the FPGA bitfile starts.</p>
<p>A quick start document provides an overview of the addon capabilities. It is located at:</p>
<p>"C:\Users\Public\Documents\National Instruments\NI VeriStand (Year)\Custom Devices\FPGA Addon\Windows\Quick Start Documentation\FPGA Addon Quick Start Guide.md"</p>
<p>Most of the addon sections contain additional built-in documentation.</p>
<p>The supported basic scalar data types are:
<ul>
<li>Bool
<li>U8
<li>I8
<li>U16
<li>I16
<li>U32
<li>I32
<li>U64
<li>I64
<li>SGL
<li>FXP +16.3
<li>FXP +/-16.5
<li>FXP +/-16.7
<li>FXP +18.3
<li>FXP +/-20.5
<li>FXP +/-24.5
<li>FXP +/-27.5
<li>FXP +/-32.8
<li>FXP +/-32.16
<li>FXP +/-64.32
</ul>
The integer data types can be converted into a bitpacked Boolean array.</p>
<p>Enums are not supported. Convert them to a U8, U16, or U32 control or indicator. Clusters are not supported. Even if the clusters are made up of supported types. Items can be grouped by naming them on the FPGA with a (GroupName).(SignalName) format. Support for grouping can only be set on the initialization screen.</p>
<p>The FPGA addon support for reading/writing waveforms with DMA
<ul>
<li>U8
<li>I8
<li>U16
<li>I16
<li>U32
<li>I32
<li>U64
<li>I64
<li>SGL
<li>FXP +/-32.8
<li>FXP +/-32.16
<li>FXP +/-64.32
</ul>
The unsigned integer data types can be converted into a bitpacked Boolean array.</p>
<p>NOTE: The embedded UI on Linux targets must be disabled or error -307556 will be returned.</p>
<p>The FPGA addon supports special FPGA cores (included in the addon folder) for:
<ul>
<li>PWM Generation (PWM.Generate.Digital.vi)
<li>Sinewave Generation (Sine.Generate.vi)
<li>Digital Static Generation (Static.Generate.Digital.vi)
<li>Analog PWM Measurement (PWM.Measure.Analog.vi)
<li>Digital PWM Measurement (PWM.Measure.Digital.vi)
<li>Digital Static Measurement (Static.Measure.Digital.vi)
<li>Digital Wheel Speed Sensor Simulation (WSS.Generate.Digital.vi)
<li>Quadrature Encoder Measurement (QuadratureEncoder.Measure.Digital.vi)
</ul>
<h2>What do you want to do?</h2>
<h3>Disable the Device</h3> 
<p>Right click on the custom device and select <strong>Disable</strong>.</p>
<h3>Add a Bitfile</h3>
<p>To add a bitfile, select the file from the <strong>Bitfile path</strong>. Note: if you change or re-load the bitfile, all settings will be reset.</p>
<h3>Set the RIO Address</h3>
<p>Enter in the target FPGA address (usually RIO#) in <strong>RIO Device Address</strong>.</p>
</body>
</html> 