// Seed: 2968902107
module module_0 (
    input wor id_0,
    input wor id_1,
    output uwire id_2,
    output uwire id_3
    , id_17,
    input uwire id_4,
    input uwire id_5,
    input supply0 id_6,
    input tri id_7,
    input uwire id_8,
    input tri id_9,
    input wand module_0,
    input wire id_11,
    input wor id_12,
    output supply0 id_13,
    input supply1 id_14,
    output wand id_15
);
  assign id_17 = 1;
endmodule
module module_1 (
    input wand id_0,
    output wire id_1,
    input wand id_2,
    input wand id_3,
    output tri id_4,
    output tri1 id_5,
    input wor id_6,
    input tri id_7,
    output supply1 id_8,
    input tri id_9
);
  wire id_11, id_12, id_13;
  module_0(
      id_0, id_7, id_8, id_5, id_2, id_9, id_7, id_9, id_6, id_9, id_2, id_0, id_6, id_8, id_2, id_4
  );
endmodule
