<profile>

<ReportVersion>
<Version>2020.2</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>virtexuplus</ProductFamily>
<Part>xcu250-figd2104-2L-e</Part>
<TopModelName>C_IO_L2_in_4_x1</TopModelName>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<FlowTarget>vitis</FlowTarget>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>none</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>2431482</Best-caseLatency>
<Average-caseLatency>31549194</Average-caseLatency>
<Worst-caseLatency>60673482</Worst-caseLatency>
<Best-caseRealTimeLatency>8.104 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.105 sec</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.202 sec</Worst-caseRealTimeLatency>
<Interval-min>2431482</Interval-min>
<Interval-max>60673482</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<C_IO_L2_in_4_x1_loop_1_C_IO_L2_in_4_x1_loop_2>
<TripCount>24</TripCount>
<Latency>
<range>
<min>6648</min>
<max>58248648</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>22157</min>
<max>194142740</max>
</range>
</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>277</min>
<max>2427027</max>
</range>
</IterationLatency>
<C_IO_L2_in_4_x1_loop_3>
<TripCount>
<range>
<min>1</min>
<max>8</max>
</range>
</TripCount>
<Latency>
<range>
<min>274</min>
<max>2192</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>913</min>
<max>7305</max>
</range>
</AbsoluteTimeLatency>
<IterationLatency>274</IterationLatency>
<C_IO_L2_in_4_x1_loop_4>
<TripCount>8</TripCount>
<Latency>272</Latency>
<AbsoluteTimeLatency>906</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<C_IO_L2_in_4_x1_loop_5>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>106</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
</C_IO_L2_in_4_x1_loop_5>
</C_IO_L2_in_4_x1_loop_4>
<C_IO_L2_in_4_x1_loop_6>
<TripCount>8</TripCount>
<Latency>272</Latency>
<AbsoluteTimeLatency>906</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<C_IO_L2_in_4_x1_loop_7>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>106</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
</C_IO_L2_in_4_x1_loop_7>
</C_IO_L2_in_4_x1_loop_6>
</C_IO_L2_in_4_x1_loop_3>
<C_IO_L2_in_4_x1_loop_8_C_IO_L2_in_4_x1_loop_10_C_IO_L2_in_4_x1_loop_11>
<TripCount>65536</TripCount>
<Latency>2424832</Latency>
<AbsoluteTimeLatency>8081964</AbsoluteTimeLatency>
<IterationLatency>37</IterationLatency>
<C_IO_L2_in_4_x1_loop_12_C_IO_L2_in_4_x1_loop_13>
<TripCount>32</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>106</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</C_IO_L2_in_4_x1_loop_12_C_IO_L2_in_4_x1_loop_13>
</C_IO_L2_in_4_x1_loop_8_C_IO_L2_in_4_x1_loop_10_C_IO_L2_in_4_x1_loop_11>
<C_IO_L2_in_4_x1_loop_14>
<TripCount>
<range>
<min>1</min>
<max>8</max>
</range>
</TripCount>
<Latency>
<range>
<min>274</min>
<max>2192</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>913</min>
<max>7305</max>
</range>
</AbsoluteTimeLatency>
<IterationLatency>274</IterationLatency>
<C_IO_L2_in_4_x1_loop_15>
<TripCount>8</TripCount>
<Latency>272</Latency>
<AbsoluteTimeLatency>906</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<C_IO_L2_in_4_x1_loop_16>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>106</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
</C_IO_L2_in_4_x1_loop_16>
</C_IO_L2_in_4_x1_loop_15>
<C_IO_L2_in_4_x1_loop_17>
<TripCount>8</TripCount>
<Latency>272</Latency>
<AbsoluteTimeLatency>906</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<C_IO_L2_in_4_x1_loop_18>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>106</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
</C_IO_L2_in_4_x1_loop_18>
</C_IO_L2_in_4_x1_loop_17>
</C_IO_L2_in_4_x1_loop_14>
<C_IO_L2_in_4_x1_loop_19_C_IO_L2_in_4_x1_loop_21_C_IO_L2_in_4_x1_loop_22>
<TripCount>65536</TripCount>
<Latency>2424832</Latency>
<AbsoluteTimeLatency>8081964</AbsoluteTimeLatency>
<IterationLatency>37</IterationLatency>
<C_IO_L2_in_4_x1_loop_23_C_IO_L2_in_4_x1_loop_24>
<TripCount>32</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>106</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</C_IO_L2_in_4_x1_loop_23_C_IO_L2_in_4_x1_loop_24>
</C_IO_L2_in_4_x1_loop_19_C_IO_L2_in_4_x1_loop_21_C_IO_L2_in_4_x1_loop_22>
</C_IO_L2_in_4_x1_loop_1_C_IO_L2_in_4_x1_loop_2>
<C_IO_L2_in_4_x1_loop_25_C_IO_L2_in_4_x1_loop_27_C_IO_L2_in_4_x1_loop_28>
<TripCount>65536</TripCount>
<Latency>2424832</Latency>
<AbsoluteTimeLatency>8081964</AbsoluteTimeLatency>
<IterationLatency>37</IterationLatency>
<C_IO_L2_in_4_x1_loop_29_C_IO_L2_in_4_x1_loop_30>
<TripCount>32</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>106</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</C_IO_L2_in_4_x1_loop_29_C_IO_L2_in_4_x1_loop_30>
</C_IO_L2_in_4_x1_loop_25_C_IO_L2_in_4_x1_loop_27_C_IO_L2_in_4_x1_loop_28>
</SummaryOfLoopLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<BRAM_18K>16</BRAM_18K>
<FF>5307</FF>
<LUT>4986</LUT>
<DSP>0</DSP>
<URAM>0</URAM>
</Resources>
<AvailableResources>
<BRAM_18K>5376</BRAM_18K>
<DSP>12288</DSP>
<FF>3456000</FF>
<LUT>1728000</LUT>
<URAM>1280</URAM>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>C_IO_L2_in_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>C_IO_L2_in_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>C_IO_L2_in_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>C_IO_L2_in_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>C_IO_L2_in_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>C_IO_L2_in_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>C_IO_L2_in_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_C_IO_L2_in_4_x121_dout</name>
<Object>fifo_C_C_IO_L2_in_4_x121</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_C_IO_L2_in_4_x121_empty_n</name>
<Object>fifo_C_C_IO_L2_in_4_x121</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_C_IO_L2_in_4_x121_read</name>
<Object>fifo_C_C_IO_L2_in_4_x121</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_C_IO_L2_in_5_x122_din</name>
<Object>fifo_C_C_IO_L2_in_5_x122</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>512</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_C_IO_L2_in_5_x122_full_n</name>
<Object>fifo_C_C_IO_L2_in_5_x122</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_C_IO_L2_in_5_x122_write</name>
<Object>fifo_C_C_IO_L2_in_5_x122</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_0_4_x1121_din</name>
<Object>fifo_C_PE_0_4_x1121</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_0_4_x1121_full_n</name>
<Object>fifo_C_PE_0_4_x1121</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_C_PE_0_4_x1121_write</name>
<Object>fifo_C_PE_0_4_x1121</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>

</profile>
