// Seed: 1627924223
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  assign module_1.id_1 = 0;
  output wire id_1;
  assign id_2 = id_3;
endmodule
module module_1 (
    input  wor   id_0,
    output logic id_1
    , id_6,
    output uwire id_2,
    output uwire id_3,
    output tri   id_4
);
  always @(posedge id_6 or posedge (1)) begin : LABEL_0
    if (1) begin : LABEL_1
      assert (-1);
      id_1 <= id_6;
    end
  end
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
