

================================================================
== Vitis HLS Report for 'MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2'
================================================================
* Date:           Mon Aug 29 12:25:36 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.62 ns|  3.468 ns|     1.52 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |       68|     1924|  0.383 us|  10.822 us|   68|  1924|       no|
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_619_2  |       66|     1922|         3|          1|          1|  64 ~ 1920|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.46>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %m_axis_video_V_data_V, i3 %m_axis_video_V_keep_V, i3 %m_axis_video_V_strb_V, i1 %m_axis_video_V_user_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_dest_V, void @empty, i32 0, i32 0, void @empty_45, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %stream_out_hresampled, void @empty_35, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sub_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %sub"   --->   Operation 9 'read' 'sub_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_55 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read"   --->   Operation 10 'read' 'p_read_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%cols_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %cols"   --->   Operation 11 'read' 'cols_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sof_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %sof"   --->   Operation 12 'read' 'sof_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i11 0, i11 %j"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.body21"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%j_1 = load i11 %j" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:619]   --->   Operation 15 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.88ns)   --->   "%icmp_ln619 = icmp_eq  i11 %j_1, i11 %cols_read" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:619]   --->   Operation 16 'icmp' 'icmp_ln619' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (1.63ns)   --->   "%j_2 = add i11 %j_1, i11 1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:619]   --->   Operation 17 'add' 'j_2' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln619 = br i1 %icmp_ln619, void %for.body21.split, void %for.inc86.exitStub" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:619]   --->   Operation 18 'br' 'br_ln619' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.88ns)   --->   "%tmp_last_V = icmp_eq  i11 %j_1, i11 %sub_read" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:632]   --->   Operation 19 'icmp' 'tmp_last_V' <Predicate = (!icmp_ln619)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.95ns)   --->   "%switch_ln652 = switch i8 %p_read_55, void %sw.default, i8 0, void %sw.bb, i8 1, void %sw.bb68" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:652]   --->   Operation 20 'switch' 'switch_ln652' <Predicate = (!icmp_ln619)> <Delay = 0.95>
ST_1 : Operation 21 [1/1] (0.95ns)   --->   "%switch_ln652 = switch i8 %p_read_55, void %sw.default.1, i8 0, void %sw.bb.1, i8 1, void %sw.bb68.1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:652]   --->   Operation 21 'switch' 'switch_ln652' <Predicate = (!icmp_ln619)> <Delay = 0.95>
ST_1 : Operation 22 [1/1] (0.95ns)   --->   "%switch_ln652 = switch i8 %p_read_55, void %sw.default.2, i8 0, void %sw.bb.2, i8 1, void %sw.bb68.2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:652]   --->   Operation 22 'switch' 'switch_ln652' <Predicate = (!icmp_ln619)> <Delay = 0.95>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln619 = store i11 %j_2, i11 %j" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:619]   --->   Operation 23 'store' 'store_ln619' <Predicate = (!icmp_ln619)> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln619 = br void %for.body21" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:619]   --->   Operation 24 'br' 'br_ln619' <Predicate = (!icmp_ln619)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.05>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln622 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_22" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:622]   --->   Operation 25 'specpipeline' 'specpipeline_ln622' <Predicate = (!icmp_ln619)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specloopname_ln616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_44" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:616]   --->   Operation 26 'specloopname' 'specloopname_ln616' <Predicate = (!icmp_ln619)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (2.05ns)   --->   "%stream_out_hresampled_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %stream_out_hresampled" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 27 'read' 'stream_out_hresampled_read' <Predicate = (!icmp_ln619)> <Delay = 2.05> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.80> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 16> <FIFO>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%pix_rgb_V = trunc i24 %stream_out_hresampled_read" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 28 'trunc' 'pix_rgb_V' <Predicate = (!icmp_ln619)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%pix_444_V_1 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %stream_out_hresampled_read, i32 8, i32 15" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 29 'partselect' 'pix_444_V_1' <Predicate = (!icmp_ln619)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%pix_444_V = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %stream_out_hresampled_read, i32 16, i32 23" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 30 'partselect' 'pix_444_V' <Predicate = (!icmp_ln619)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%p_Result_4 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 1, i8 %pix_rgb_V"   --->   Operation 31 'bitconcatenate' 'p_Result_4' <Predicate = (!icmp_ln619 & p_read_55 == 1)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.70ns)   --->   "%br_ln659 = br void %for.inc" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:659]   --->   Operation 32 'br' 'br_ln659' <Predicate = (!icmp_ln619 & p_read_55 == 1)> <Delay = 1.70>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%p_Result_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 1, i8 %pix_444_V_1"   --->   Operation 33 'bitconcatenate' 'p_Result_3' <Predicate = (!icmp_ln619 & p_read_55 == 0)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.70ns)   --->   "%br_ln656 = br void %for.inc" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:656]   --->   Operation 34 'br' 'br_ln656' <Predicate = (!icmp_ln619 & p_read_55 == 0)> <Delay = 1.70>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%p_Result_5 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 1, i8 %pix_rgb_V"   --->   Operation 35 'bitconcatenate' 'p_Result_5' <Predicate = (!icmp_ln619 & p_read_55 != 0 & p_read_55 != 1)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.70ns)   --->   "%br_ln662 = br void %for.inc" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:662]   --->   Operation 36 'br' 'br_ln662' <Predicate = (!icmp_ln619 & p_read_55 != 0 & p_read_55 != 1)> <Delay = 1.70>

State 3 <SV = 2> <Delay = 3.41>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_user_V = phi i1 0, void %for.inc.2, i1 %sof_read, void %newFuncRoot"   --->   Operation 37 'phi' 'tmp_user_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 1920, i64 0"   --->   Operation 38 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i9 %p_Result_5, void %sw.default, i9 %p_Result_4, void %sw.bb68, i9 %p_Result_3, void %sw.bb"   --->   Operation 39 'phi' 'p_Val2_s' <Predicate = (!icmp_ln619)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln573 = sext i9 %p_Val2_s" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:573]   --->   Operation 40 'sext' 'sext_ln573' <Predicate = (!icmp_ln619)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%p_Result_2 = partset i24 @_ssdm_op_PartSet.i24.i24.i8.i32.i32, i24 %sext_ln573, i8 %pix_444_V_1, i32 8, i32 15"   --->   Operation 41 'partset' 'p_Result_2' <Predicate = (!icmp_ln619 & p_read_55 == 1)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.70ns)   --->   "%br_ln659 = br void %for.inc.1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:659]   --->   Operation 42 'br' 'br_ln659' <Predicate = (!icmp_ln619 & p_read_55 == 1)> <Delay = 1.70>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%p_Result_6 = partset i24 @_ssdm_op_PartSet.i24.i24.i8.i32.i32, i24 %sext_ln573, i8 %pix_444_V, i32 8, i32 15"   --->   Operation 43 'partset' 'p_Result_6' <Predicate = (!icmp_ln619 & p_read_55 == 0)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.70ns)   --->   "%br_ln656 = br void %for.inc.1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:656]   --->   Operation 44 'br' 'br_ln656' <Predicate = (!icmp_ln619 & p_read_55 == 0)> <Delay = 1.70>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%p_Result_7 = partset i24 @_ssdm_op_PartSet.i24.i24.i8.i32.i32, i24 %sext_ln573, i8 %pix_444_V_1, i32 8, i32 15"   --->   Operation 45 'partset' 'p_Result_7' <Predicate = (!icmp_ln619 & p_read_55 != 0 & p_read_55 != 1)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.70ns)   --->   "%br_ln662 = br void %for.inc.1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:662]   --->   Operation 46 'br' 'br_ln662' <Predicate = (!icmp_ln619 & p_read_55 != 0 & p_read_55 != 1)> <Delay = 1.70>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%p_Val2_1 = phi i24 %p_Result_7, void %sw.default.1, i24 %p_Result_2, void %sw.bb68.1, i24 %p_Result_6, void %sw.bb.1"   --->   Operation 47 'phi' 'p_Val2_1' <Predicate = (!icmp_ln619)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%p_Result_s = partset i24 @_ssdm_op_PartSet.i24.i24.i8.i32.i32, i24 %p_Val2_1, i8 %pix_444_V, i32 16, i32 23"   --->   Operation 48 'partset' 'p_Result_s' <Predicate = (!icmp_ln619 & p_read_55 == 1)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (1.70ns)   --->   "%br_ln659 = br void %for.inc.2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:659]   --->   Operation 49 'br' 'br_ln659' <Predicate = (!icmp_ln619 & p_read_55 == 1)> <Delay = 1.70>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%p_Result_8 = partset i24 @_ssdm_op_PartSet.i24.i24.i8.i32.i32, i24 %p_Val2_1, i8 %pix_rgb_V, i32 16, i32 23"   --->   Operation 50 'partset' 'p_Result_8' <Predicate = (!icmp_ln619 & p_read_55 == 0)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (1.70ns)   --->   "%br_ln656 = br void %for.inc.2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:656]   --->   Operation 51 'br' 'br_ln656' <Predicate = (!icmp_ln619 & p_read_55 == 0)> <Delay = 1.70>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%p_Result_9 = partset i24 @_ssdm_op_PartSet.i24.i24.i8.i32.i32, i24 %p_Val2_1, i8 %pix_444_V, i32 16, i32 23"   --->   Operation 52 'partset' 'p_Result_9' <Predicate = (!icmp_ln619 & p_read_55 != 0 & p_read_55 != 1)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (1.70ns)   --->   "%br_ln662 = br void %for.inc.2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:662]   --->   Operation 53 'br' 'br_ln662' <Predicate = (!icmp_ln619 & p_read_55 != 0 & p_read_55 != 1)> <Delay = 1.70>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%axi_data_V_12 = phi i24 %p_Result_9, void %sw.default.2, i24 %p_Result_s, void %sw.bb68.2, i24 %p_Result_8, void %sw.bb.2"   --->   Operation 54 'phi' 'axi_data_V_12' <Predicate = (!icmp_ln619)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A.i1P0A.i1P0A, i24 %m_axis_video_V_data_V, i3 %m_axis_video_V_keep_V, i3 %m_axis_video_V_strb_V, i1 %m_axis_video_V_user_V, i1 %m_axis_video_V_last_V, i1 %m_axis_video_V_id_V, i1 %m_axis_video_V_dest_V, i24 %axi_data_V_12, i3 7, i3 0, i1 %tmp_user_V, i1 %tmp_last_V, i1 0, i1 0"   --->   Operation 55 'write' 'write_ln304' <Predicate = (!icmp_ln619)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 56 'ret' 'ret_ln0' <Predicate = (icmp_ln619)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sof]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m_axis_video_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ m_axis_video_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stream_out_hresampled]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                          (alloca           ) [ 0100]
specinterface_ln0          (specinterface    ) [ 0000]
specinterface_ln0          (specinterface    ) [ 0000]
sub_read                   (read             ) [ 0000]
p_read_55                  (read             ) [ 0111]
cols_read                  (read             ) [ 0000]
sof_read                   (read             ) [ 0111]
store_ln0                  (store            ) [ 0000]
br_ln0                     (br               ) [ 0111]
j_1                        (load             ) [ 0000]
icmp_ln619                 (icmp             ) [ 0111]
j_2                        (add              ) [ 0000]
br_ln619                   (br               ) [ 0000]
tmp_last_V                 (icmp             ) [ 0111]
switch_ln652               (switch           ) [ 0000]
switch_ln652               (switch           ) [ 0000]
switch_ln652               (switch           ) [ 0000]
store_ln619                (store            ) [ 0000]
br_ln619                   (br               ) [ 0111]
specpipeline_ln622         (specpipeline     ) [ 0000]
specloopname_ln616         (specloopname     ) [ 0000]
stream_out_hresampled_read (read             ) [ 0000]
pix_rgb_V                  (trunc            ) [ 0101]
pix_444_V_1                (partselect       ) [ 0101]
pix_444_V                  (partselect       ) [ 0101]
p_Result_4                 (bitconcatenate   ) [ 0111]
br_ln659                   (br               ) [ 0111]
p_Result_3                 (bitconcatenate   ) [ 0111]
br_ln656                   (br               ) [ 0111]
p_Result_5                 (bitconcatenate   ) [ 0111]
br_ln662                   (br               ) [ 0111]
tmp_user_V                 (phi              ) [ 0111]
speclooptripcount_ln0      (speclooptripcount) [ 0000]
p_Val2_s                   (phi              ) [ 0101]
sext_ln573                 (sext             ) [ 0000]
p_Result_2                 (partset          ) [ 0000]
br_ln659                   (br               ) [ 0000]
p_Result_6                 (partset          ) [ 0000]
br_ln656                   (br               ) [ 0000]
p_Result_7                 (partset          ) [ 0000]
br_ln662                   (br               ) [ 0000]
p_Val2_1                   (phi              ) [ 0000]
p_Result_s                 (partset          ) [ 0000]
br_ln659                   (br               ) [ 0000]
p_Result_8                 (partset          ) [ 0000]
br_ln656                   (br               ) [ 0000]
p_Result_9                 (partset          ) [ 0000]
br_ln662                   (br               ) [ 0000]
axi_data_V_12              (phi              ) [ 0000]
write_ln304                (write            ) [ 0000]
ret_ln0                    (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sof">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sof"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="cols">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="m_axis_video_V_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="m_axis_video_V_keep_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="m_axis_video_V_strb_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="m_axis_video_V_user_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="m_axis_video_V_last_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="m_axis_video_V_id_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="m_axis_video_V_dest_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_video_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_read">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="sub">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="stream_out_hresampled">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_hresampled"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_45"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_35"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_44"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i1.i8"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i24.i24.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="j_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="sub_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="11" slack="0"/>
<pin id="102" dir="0" index="1" bw="11" slack="0"/>
<pin id="103" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="p_read_55_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="8" slack="0"/>
<pin id="108" dir="0" index="1" bw="8" slack="0"/>
<pin id="109" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_55/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="cols_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="11" slack="0"/>
<pin id="114" dir="0" index="1" bw="11" slack="0"/>
<pin id="115" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="sof_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sof_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="stream_out_hresampled_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="24" slack="0"/>
<pin id="126" dir="0" index="1" bw="24" slack="0"/>
<pin id="127" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stream_out_hresampled_read/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="write_ln304_write_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="24" slack="0"/>
<pin id="133" dir="0" index="2" bw="3" slack="0"/>
<pin id="134" dir="0" index="3" bw="3" slack="0"/>
<pin id="135" dir="0" index="4" bw="1" slack="0"/>
<pin id="136" dir="0" index="5" bw="1" slack="0"/>
<pin id="137" dir="0" index="6" bw="1" slack="0"/>
<pin id="138" dir="0" index="7" bw="1" slack="0"/>
<pin id="139" dir="0" index="8" bw="24" slack="0"/>
<pin id="140" dir="0" index="9" bw="1" slack="0"/>
<pin id="141" dir="0" index="10" bw="1" slack="0"/>
<pin id="142" dir="0" index="11" bw="1" slack="0"/>
<pin id="143" dir="0" index="12" bw="1" slack="2"/>
<pin id="144" dir="0" index="13" bw="1" slack="0"/>
<pin id="145" dir="0" index="14" bw="1" slack="0"/>
<pin id="146" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/3 "/>
</bind>
</comp>

<comp id="159" class="1005" name="tmp_user_V_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="2"/>
<pin id="161" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_user_V (phireg) "/>
</bind>
</comp>

<comp id="163" class="1004" name="tmp_user_V_phi_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="2"/>
<pin id="165" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="166" dir="0" index="2" bw="1" slack="2"/>
<pin id="167" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_user_V/3 "/>
</bind>
</comp>

<comp id="171" class="1005" name="p_Val2_s_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="9" slack="2147483647"/>
<pin id="173" dir="1" index="1" bw="9" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="174" class="1004" name="p_Val2_s_phi_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="9" slack="1"/>
<pin id="176" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="9" slack="1"/>
<pin id="178" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="179" dir="0" index="4" bw="9" slack="1"/>
<pin id="180" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="6" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/3 "/>
</bind>
</comp>

<comp id="182" class="1005" name="p_Val2_1_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="184" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Val2_1 (phireg) "/>
</bind>
</comp>

<comp id="185" class="1004" name="p_Val2_1_phi_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="24" slack="0"/>
<pin id="187" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="188" dir="0" index="2" bw="24" slack="0"/>
<pin id="189" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="190" dir="0" index="4" bw="24" slack="0"/>
<pin id="191" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="6" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_1/3 "/>
</bind>
</comp>

<comp id="193" class="1005" name="axi_data_V_12_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="195" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opset="axi_data_V_12 (phireg) "/>
</bind>
</comp>

<comp id="196" class="1004" name="axi_data_V_12_phi_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="24" slack="0"/>
<pin id="198" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="24" slack="0"/>
<pin id="200" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="4" bw="24" slack="0"/>
<pin id="202" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="6" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_data_V_12/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="store_ln0_store_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="0"/>
<pin id="207" dir="0" index="1" bw="11" slack="0"/>
<pin id="208" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="j_1_load_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="11" slack="0"/>
<pin id="212" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="icmp_ln619_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="11" slack="0"/>
<pin id="215" dir="0" index="1" bw="11" slack="0"/>
<pin id="216" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln619/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="j_2_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="11" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="tmp_last_V_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="11" slack="0"/>
<pin id="227" dir="0" index="1" bw="11" slack="0"/>
<pin id="228" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_last_V/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="store_ln619_store_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="11" slack="0"/>
<pin id="233" dir="0" index="1" bw="11" slack="0"/>
<pin id="234" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln619/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="pix_rgb_V_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="24" slack="0"/>
<pin id="238" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="pix_rgb_V/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="pix_444_V_1_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="8" slack="0"/>
<pin id="242" dir="0" index="1" bw="24" slack="0"/>
<pin id="243" dir="0" index="2" bw="5" slack="0"/>
<pin id="244" dir="0" index="3" bw="5" slack="0"/>
<pin id="245" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pix_444_V_1/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="pix_444_V_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="8" slack="0"/>
<pin id="252" dir="0" index="1" bw="24" slack="0"/>
<pin id="253" dir="0" index="2" bw="6" slack="0"/>
<pin id="254" dir="0" index="3" bw="6" slack="0"/>
<pin id="255" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pix_444_V/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="p_Result_4_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="9" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="0" index="2" bw="8" slack="0"/>
<pin id="264" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_4/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="p_Result_3_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="9" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="0" index="2" bw="8" slack="0"/>
<pin id="272" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_3/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="p_Result_5_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="9" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="0" index="2" bw="8" slack="0"/>
<pin id="280" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_5/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="sext_ln573_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="9" slack="0"/>
<pin id="286" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln573/3 "/>
</bind>
</comp>

<comp id="288" class="1004" name="p_Result_2_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="24" slack="0"/>
<pin id="290" dir="0" index="1" bw="9" slack="0"/>
<pin id="291" dir="0" index="2" bw="8" slack="1"/>
<pin id="292" dir="0" index="3" bw="5" slack="0"/>
<pin id="293" dir="0" index="4" bw="5" slack="0"/>
<pin id="294" dir="1" index="5" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_2/3 "/>
</bind>
</comp>

<comp id="300" class="1004" name="p_Result_6_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="24" slack="0"/>
<pin id="302" dir="0" index="1" bw="9" slack="0"/>
<pin id="303" dir="0" index="2" bw="8" slack="1"/>
<pin id="304" dir="0" index="3" bw="5" slack="0"/>
<pin id="305" dir="0" index="4" bw="5" slack="0"/>
<pin id="306" dir="1" index="5" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_6/3 "/>
</bind>
</comp>

<comp id="312" class="1004" name="p_Result_7_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="24" slack="0"/>
<pin id="314" dir="0" index="1" bw="9" slack="0"/>
<pin id="315" dir="0" index="2" bw="8" slack="1"/>
<pin id="316" dir="0" index="3" bw="5" slack="0"/>
<pin id="317" dir="0" index="4" bw="5" slack="0"/>
<pin id="318" dir="1" index="5" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_7/3 "/>
</bind>
</comp>

<comp id="324" class="1004" name="p_Result_s_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="24" slack="0"/>
<pin id="326" dir="0" index="1" bw="24" slack="0"/>
<pin id="327" dir="0" index="2" bw="8" slack="1"/>
<pin id="328" dir="0" index="3" bw="6" slack="0"/>
<pin id="329" dir="0" index="4" bw="6" slack="0"/>
<pin id="330" dir="1" index="5" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_s/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="p_Result_8_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="24" slack="0"/>
<pin id="338" dir="0" index="1" bw="24" slack="0"/>
<pin id="339" dir="0" index="2" bw="8" slack="1"/>
<pin id="340" dir="0" index="3" bw="6" slack="0"/>
<pin id="341" dir="0" index="4" bw="6" slack="0"/>
<pin id="342" dir="1" index="5" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_8/3 "/>
</bind>
</comp>

<comp id="348" class="1004" name="p_Result_9_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="24" slack="0"/>
<pin id="350" dir="0" index="1" bw="24" slack="0"/>
<pin id="351" dir="0" index="2" bw="8" slack="1"/>
<pin id="352" dir="0" index="3" bw="6" slack="0"/>
<pin id="353" dir="0" index="4" bw="6" slack="0"/>
<pin id="354" dir="1" index="5" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_9/3 "/>
</bind>
</comp>

<comp id="360" class="1005" name="j_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="11" slack="0"/>
<pin id="362" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="367" class="1005" name="p_read_55_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="8" slack="1"/>
<pin id="369" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_read_55 "/>
</bind>
</comp>

<comp id="371" class="1005" name="sof_read_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="2"/>
<pin id="373" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="sof_read "/>
</bind>
</comp>

<comp id="376" class="1005" name="icmp_ln619_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="1"/>
<pin id="378" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln619 "/>
</bind>
</comp>

<comp id="380" class="1005" name="tmp_last_V_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="2"/>
<pin id="382" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="385" class="1005" name="pix_rgb_V_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="8" slack="1"/>
<pin id="387" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pix_rgb_V "/>
</bind>
</comp>

<comp id="390" class="1005" name="pix_444_V_1_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="8" slack="1"/>
<pin id="392" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pix_444_V_1 "/>
</bind>
</comp>

<comp id="396" class="1005" name="pix_444_V_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="8" slack="1"/>
<pin id="398" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pix_444_V "/>
</bind>
</comp>

<comp id="403" class="1005" name="p_Result_4_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="9" slack="1"/>
<pin id="405" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_4 "/>
</bind>
</comp>

<comp id="408" class="1005" name="p_Result_3_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="9" slack="1"/>
<pin id="410" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_3 "/>
</bind>
</comp>

<comp id="413" class="1005" name="p_Result_5_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="9" slack="1"/>
<pin id="415" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="24" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="40" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="20" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="42" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="18" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="40" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="2" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="44" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="0" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="60" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="22" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="147"><net_src comp="88" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="148"><net_src comp="4" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="149"><net_src comp="6" pin="0"/><net_sink comp="130" pin=2"/></net>

<net id="150"><net_src comp="8" pin="0"/><net_sink comp="130" pin=3"/></net>

<net id="151"><net_src comp="10" pin="0"/><net_sink comp="130" pin=4"/></net>

<net id="152"><net_src comp="12" pin="0"/><net_sink comp="130" pin=5"/></net>

<net id="153"><net_src comp="14" pin="0"/><net_sink comp="130" pin=6"/></net>

<net id="154"><net_src comp="16" pin="0"/><net_sink comp="130" pin=7"/></net>

<net id="155"><net_src comp="90" pin="0"/><net_sink comp="130" pin=9"/></net>

<net id="156"><net_src comp="92" pin="0"/><net_sink comp="130" pin=10"/></net>

<net id="157"><net_src comp="94" pin="0"/><net_sink comp="130" pin=13"/></net>

<net id="158"><net_src comp="94" pin="0"/><net_sink comp="130" pin=14"/></net>

<net id="162"><net_src comp="76" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="169"><net_src comp="159" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="170"><net_src comp="163" pin="4"/><net_sink comp="130" pin=11"/></net>

<net id="204"><net_src comp="196" pin="6"/><net_sink comp="130" pin=8"/></net>

<net id="209"><net_src comp="46" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="217"><net_src comp="210" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="112" pin="2"/><net_sink comp="213" pin=1"/></net>

<net id="223"><net_src comp="210" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="48" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="229"><net_src comp="210" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="100" pin="2"/><net_sink comp="225" pin=1"/></net>

<net id="235"><net_src comp="219" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="239"><net_src comp="124" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="246"><net_src comp="62" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="124" pin="2"/><net_sink comp="240" pin=1"/></net>

<net id="248"><net_src comp="64" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="249"><net_src comp="66" pin="0"/><net_sink comp="240" pin=3"/></net>

<net id="256"><net_src comp="62" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="124" pin="2"/><net_sink comp="250" pin=1"/></net>

<net id="258"><net_src comp="68" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="259"><net_src comp="70" pin="0"/><net_sink comp="250" pin=3"/></net>

<net id="265"><net_src comp="72" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="74" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="267"><net_src comp="236" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="273"><net_src comp="72" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="74" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="275"><net_src comp="240" pin="4"/><net_sink comp="268" pin=2"/></net>

<net id="281"><net_src comp="72" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="74" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="283"><net_src comp="236" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="287"><net_src comp="174" pin="6"/><net_sink comp="284" pin=0"/></net>

<net id="295"><net_src comp="86" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="296"><net_src comp="284" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="297"><net_src comp="64" pin="0"/><net_sink comp="288" pin=3"/></net>

<net id="298"><net_src comp="66" pin="0"/><net_sink comp="288" pin=4"/></net>

<net id="299"><net_src comp="288" pin="5"/><net_sink comp="185" pin=2"/></net>

<net id="307"><net_src comp="86" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="308"><net_src comp="284" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="309"><net_src comp="64" pin="0"/><net_sink comp="300" pin=3"/></net>

<net id="310"><net_src comp="66" pin="0"/><net_sink comp="300" pin=4"/></net>

<net id="311"><net_src comp="300" pin="5"/><net_sink comp="185" pin=4"/></net>

<net id="319"><net_src comp="86" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="320"><net_src comp="284" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="321"><net_src comp="64" pin="0"/><net_sink comp="312" pin=3"/></net>

<net id="322"><net_src comp="66" pin="0"/><net_sink comp="312" pin=4"/></net>

<net id="323"><net_src comp="312" pin="5"/><net_sink comp="185" pin=0"/></net>

<net id="331"><net_src comp="86" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="332"><net_src comp="185" pin="6"/><net_sink comp="324" pin=1"/></net>

<net id="333"><net_src comp="68" pin="0"/><net_sink comp="324" pin=3"/></net>

<net id="334"><net_src comp="70" pin="0"/><net_sink comp="324" pin=4"/></net>

<net id="335"><net_src comp="324" pin="5"/><net_sink comp="196" pin=2"/></net>

<net id="343"><net_src comp="86" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="344"><net_src comp="185" pin="6"/><net_sink comp="336" pin=1"/></net>

<net id="345"><net_src comp="68" pin="0"/><net_sink comp="336" pin=3"/></net>

<net id="346"><net_src comp="70" pin="0"/><net_sink comp="336" pin=4"/></net>

<net id="347"><net_src comp="336" pin="5"/><net_sink comp="196" pin=4"/></net>

<net id="355"><net_src comp="86" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="356"><net_src comp="185" pin="6"/><net_sink comp="348" pin=1"/></net>

<net id="357"><net_src comp="68" pin="0"/><net_sink comp="348" pin=3"/></net>

<net id="358"><net_src comp="70" pin="0"/><net_sink comp="348" pin=4"/></net>

<net id="359"><net_src comp="348" pin="5"/><net_sink comp="196" pin=0"/></net>

<net id="363"><net_src comp="96" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="365"><net_src comp="360" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="366"><net_src comp="360" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="370"><net_src comp="106" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="374"><net_src comp="118" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="379"><net_src comp="213" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="225" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="130" pin=12"/></net>

<net id="388"><net_src comp="236" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="393"><net_src comp="240" pin="4"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="395"><net_src comp="390" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="399"><net_src comp="250" pin="4"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="401"><net_src comp="396" pin="1"/><net_sink comp="324" pin=2"/></net>

<net id="402"><net_src comp="396" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="406"><net_src comp="260" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="411"><net_src comp="268" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="174" pin=4"/></net>

<net id="416"><net_src comp="276" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="174" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: m_axis_video_V_data_V | {3 }
	Port: m_axis_video_V_keep_V | {3 }
	Port: m_axis_video_V_strb_V | {3 }
	Port: m_axis_video_V_user_V | {3 }
	Port: m_axis_video_V_last_V | {3 }
	Port: m_axis_video_V_id_V | {3 }
	Port: m_axis_video_V_dest_V | {3 }
 - Input state : 
	Port: MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 : sof | {1 }
	Port: MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 : cols | {1 }
	Port: MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 : p_read | {1 }
	Port: MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 : sub | {1 }
	Port: MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_619_2 : stream_out_hresampled | {2 }
  - Chain level:
	State 1
		store_ln0 : 1
		j_1 : 1
		icmp_ln619 : 2
		j_2 : 2
		br_ln619 : 3
		tmp_last_V : 2
		store_ln619 : 3
	State 2
		p_Result_4 : 1
		p_Result_3 : 1
		p_Result_5 : 1
	State 3
		sext_ln573 : 1
		p_Result_2 : 2
		p_Result_6 : 2
		p_Result_7 : 2
		p_Val2_1 : 3
		p_Result_s : 4
		p_Result_8 : 4
		p_Result_9 : 4
		axi_data_V_12 : 5
		write_ln304 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------|---------|---------|
| Operation|             Functional Unit            |    FF   |   LUT   |
|----------|----------------------------------------|---------|---------|
|   icmp   |            icmp_ln619_fu_213           |    0    |    11   |
|          |            tmp_last_V_fu_225           |    0    |    11   |
|----------|----------------------------------------|---------|---------|
|    add   |               j_2_fu_219               |    0    |    12   |
|----------|----------------------------------------|---------|---------|
|          |          sub_read_read_fu_100          |    0    |    0    |
|          |          p_read_55_read_fu_106         |    0    |    0    |
|   read   |          cols_read_read_fu_112         |    0    |    0    |
|          |          sof_read_read_fu_118          |    0    |    0    |
|          | stream_out_hresampled_read_read_fu_124 |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|   write  |        write_ln304_write_fu_130        |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|   trunc  |            pix_rgb_V_fu_236            |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|partselect|           pix_444_V_1_fu_240           |    0    |    0    |
|          |            pix_444_V_fu_250            |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|          |            p_Result_4_fu_260           |    0    |    0    |
|bitconcatenate|            p_Result_3_fu_268           |    0    |    0    |
|          |            p_Result_5_fu_276           |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|   sext   |            sext_ln573_fu_284           |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|          |            p_Result_2_fu_288           |    0    |    0    |
|          |            p_Result_6_fu_300           |    0    |    0    |
|  partset |            p_Result_7_fu_312           |    0    |    0    |
|          |            p_Result_s_fu_324           |    0    |    0    |
|          |            p_Result_8_fu_336           |    0    |    0    |
|          |            p_Result_9_fu_348           |    0    |    0    |
|----------|----------------------------------------|---------|---------|
|   Total  |                                        |    0    |    34   |
|----------|----------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|axi_data_V_12_reg_193|   24   |
|  icmp_ln619_reg_376 |    1   |
|      j_reg_360      |   11   |
|  p_Result_3_reg_408 |    9   |
|  p_Result_4_reg_403 |    9   |
|  p_Result_5_reg_413 |    9   |
|   p_Val2_1_reg_182  |   24   |
|   p_Val2_s_reg_171  |    9   |
|  p_read_55_reg_367  |    8   |
| pix_444_V_1_reg_390 |    8   |
|  pix_444_V_reg_396  |    8   |
|  pix_rgb_V_reg_385  |    8   |
|   sof_read_reg_371  |    1   |
|  tmp_last_V_reg_380 |    1   |
|  tmp_user_V_reg_159 |    1   |
+---------------------+--------+
|        Total        |   131  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   34   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   131  |    -   |
+-----------+--------+--------+
|   Total   |   131  |   34   |
+-----------+--------+--------+
