

================================================================
== Synthesis Summary Report of 'div'
================================================================
+ General Information: 
    * Date:           Tue Jan 14 16:07:08 2025
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        vitis
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu7ev-ffvf1517-3-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------+------+------+---------+---------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    | Modules| Issue|      | Latency | Latency | Iteration|         | Trip |          |      |    |           |           |     |
    | & Loops| Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |    LUT    | URAM|
    +--------+------+------+---------+---------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |+ div   |     -|  5.97|       35|  350.000|         -|       36|     -|        no|     -|   -|  496 (~0%)|  478 (~0%)|    -|
    +--------+------+------+---------+---------+----------+---------+------+----------+------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+------+--------+-----------+----------+
| Port | Mode   | Direction | Bitwidth |
+------+--------+-----------+----------+
| a    | ap_vld | in        | 32       |
| b    | ap_vld | in        | 32       |
| res  | ap_vld | out       | 32       |
+------+--------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+--------------+--------+
| Interface | Type         | Ports  |
+-----------+--------------+--------+
| ap_clk    | clock        | ap_clk |
| ap_rst    | reset        | ap_rst |
| ap_ctrl   | ap_ctrl_none |        |
+-----------+--------------+--------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+------------+
| Argument | Direction | Datatype   |
+----------+-----------+------------+
| res      | out       | int&       |
| a        | in        | int const  |
| b        | in        | int const  |
+----------+-----------+------------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| res      | res          | port    |
| res      | res_ap_vld   | port    |
| a        | a            | port    |
| a        | a_ap_vld     | port    |
| b        | b            | port    |
| b        | b_ap_vld     | port    |
+----------+--------------+---------+


================================================================
== Bind Op Report
================================================================
  No bind op info in design

================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+---------------------------+----------------------+
| Type      | Options                   | Location             |
+-----------+---------------------------+----------------------+
| interface | ap_ctrl_none port= return | src/div.cpp:3 in div |
| interface | ap_vld port = a           | src/div.cpp:4 in div |
| interface | ap_vld port = b           | src/div.cpp:5 in div |
| interface | ap_vld port = res         | src/div.cpp:6 in div |
+-----------+---------------------------+----------------------+


