
---------- Begin Simulation Statistics ----------
sim_seconds                                  2.634582                       # Number of seconds simulated
sim_ticks                                2634582169500                       # Number of ticks simulated
final_tick                               2634582169500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 184066                       # Simulator instruction rate (inst/s)
host_op_rate                                   184066                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             4978022382                       # Simulator tick rate (ticks/s)
host_mem_usage                                 733028                       # Number of bytes of host memory used
host_seconds                                   529.24                       # Real time elapsed on the host
sim_insts                                    97415552                       # Number of instructions simulated
sim_ops                                      97415552                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2634582169500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst        50577088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       178779776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide         4032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          229360896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst     50577088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      50577088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     34599040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        34599040                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst           790267                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          2793434                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide            63                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3583764                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        540610                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             540610                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           19197385                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           67858873                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide            1530                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              87057788                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      19197385                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         19197385                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        13132648                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             13132648                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        13132648                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          19197385                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          67858873                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide           1530                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            100190436                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     3583764                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     540610                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3583764                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   540610                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              228289984                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1070912                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                34582272                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               229360896                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             34599040                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  16733                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   234                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            243413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            211774                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            238506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            129250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            138623                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            236702                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            193791                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            157690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            251835                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            230929                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           248949                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           313655                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           227526                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           327757                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           206726                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           209905                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             27597                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             37439                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             26212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             27357                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             26842                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             27215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             30088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             30437                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             44004                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             40842                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            31799                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            43156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            26836                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            35738                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            26860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            57926                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        52                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  2634582151500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3583764                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               540610                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3566965                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  29809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  30586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  30728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  30931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  31189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  31627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  31723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  32141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  32712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  33173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  32996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  33214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  33690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  33170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  32906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  33085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    129                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       839582                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    313.097213                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   180.575897                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   339.334056                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       315514     37.58%     37.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       215011     25.61%     63.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        67544      8.04%     71.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        43187      5.14%     76.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        37738      4.49%     80.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        18301      2.18%     83.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        16473      1.96%     85.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        10627      1.27%     86.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       115187     13.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       839582                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        32171                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     110.876783                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   5746.375862                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767        32170    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.01581e+06-1.04858e+06            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         32171                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        32171                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.796121                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.612796                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      4.542555                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-23         31740     98.66%     98.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-31           230      0.71%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-39            97      0.30%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-47            20      0.06%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-55            18      0.06%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-63             9      0.03%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-71             4      0.01%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-79             3      0.01%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-87             8      0.02%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-95             4      0.01%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-103           29      0.09%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-135            3      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::168-175            2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-199            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-231            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::232-239            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-263            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         32171                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  49523735278                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            116405566528                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                17835155000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     13883.74                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32633.74                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        86.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        13.13                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     87.06                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     13.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.78                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.68                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.10                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.51                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  2869007                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  398783                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.43                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.80                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     638783.52                       # Average gap between requests
system.mem_ctrls.pageHitRate                    79.56                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               2351816040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               1249997100                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             11065207860                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             1217236140                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         31106930400.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          35108187840                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           1153385760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    113552297490                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     19032246720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     542620372200                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           758462785290                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            287.887314                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         2554576080750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   1238744750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   13172010000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 2255994250500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  49564167000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   65594996250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 249018001000                       # Time in different power states
system.mem_ctrls_1.actEnergy               3642849420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               1936216590                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             14403393480                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             1603380420                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         30644721120.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          40372507770                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            993610560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    116750579460                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     11836326720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     542363306700                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           764549122440                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            290.197486                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         2543450513000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    805312000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   12972176000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 2256597791000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  30824995250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   77354109500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 256027785750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 2634582169500                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 2634582169500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                     17001442                       # DTB read hits
system.cpu.dtb.read_misses                      12434                       # DTB read misses
system.cpu.dtb.read_acv                            98                       # DTB read access violations
system.cpu.dtb.read_accesses                   817021                       # DTB read accesses
system.cpu.dtb.write_hits                     8887069                       # DTB write hits
system.cpu.dtb.write_misses                      1307                       # DTB write misses
system.cpu.dtb.write_acv                          169                       # DTB write access violations
system.cpu.dtb.write_accesses                  324494                       # DTB write accesses
system.cpu.dtb.data_hits                     25888511                       # DTB hits
system.cpu.dtb.data_misses                      13741                       # DTB misses
system.cpu.dtb.data_acv                           267                       # DTB access violations
system.cpu.dtb.data_accesses                  1141515                       # DTB accesses
system.cpu.itb.fetch_hits                     5676805                       # ITB hits
system.cpu.itb.fetch_misses                      6040                       # ITB misses
system.cpu.itb.fetch_acv                            1                       # ITB acv
system.cpu.itb.fetch_accesses                 5682845                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numPwrStateTransitions               14150                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          7075                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     310465432.650177                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    452192597.563940                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         7075    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       108000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   2000000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            7075                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    438039233500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED 2196542936000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       5269164339                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     7075                       # number of quiesce instructions executed
system.cpu.kern.callpal::cserve                     1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::wrmces                     1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::wrfen                      1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::wrvptptr                   1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpctx                  4491      2.08%      2.08% # number of callpals executed
system.cpu.kern.callpal::tbi                       64      0.03%      2.11% # number of callpals executed
system.cpu.kern.callpal::wrent                      7      0.00%      2.12% # number of callpals executed
system.cpu.kern.callpal::swpipl                198243     91.85%     93.96% # number of callpals executed
system.cpu.kern.callpal::rdps                    6037      2.80%     96.76% # number of callpals executed
system.cpu.kern.callpal::wrkgp                      1      0.00%     96.76% # number of callpals executed
system.cpu.kern.callpal::wrusp                      8      0.00%     96.76% # number of callpals executed
system.cpu.kern.callpal::rdusp                     10      0.00%     96.77% # number of callpals executed
system.cpu.kern.callpal::whami                      2      0.00%     96.77% # number of callpals executed
system.cpu.kern.callpal::rti                     6182      2.86%     99.63% # number of callpals executed
system.cpu.kern.callpal::callsys                  559      0.26%     99.89% # number of callpals executed
system.cpu.kern.callpal::imb                      235      0.11%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 215843                       # number of callpals executed
system.cpu.kern.inst.hwrei                     238592                       # number of hwrei instructions executed
system.cpu.kern.mode_switch::kernel              6872                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1967                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                2307                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                2029                      
system.cpu.kern.mode_good::user                  1967                      
system.cpu.kern.mode_good::idle                    62                      
system.cpu.kern.mode_switch_good::kernel     0.295256                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.026875                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.364077                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       304712277000     11.57%     11.57% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           9818442500      0.37%     11.94% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle         2320048792000     88.06%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                     4492                       # number of times the context was actually changed
system.cpu.kern.ipl_count::0                    82921     40.03%     40.03% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     117      0.06%     40.09% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                    2581      1.25%     41.34% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                  121505     58.66%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total               207124                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     81384     49.18%     49.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      117      0.07%     49.26% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                     2581      1.56%     50.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    81384     49.18%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                165466                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             2456239138000     93.23%     93.23% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               179798500      0.01%     93.24% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22              1464542000      0.06%     93.29% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31            176696035000      6.71%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         2634579513500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.981464                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.669800                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.798874                       # fraction of swpipl calls that actually changed the ipl
system.cpu.committedInsts                    97415552                       # Number of instructions committed
system.cpu.committedOps                      97415552                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              94411443                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                 425179                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     2917612                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     12574096                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     94411443                       # number of integer instructions
system.cpu.num_fp_insts                        425179                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads           129728188                       # number of times the integer registers were read
system.cpu.num_int_register_writes           71742925                       # number of times the integer registers were written
system.cpu.num_fp_register_reads               177224                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              180201                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                      25947321                       # number of memory refs
system.cpu.num_load_insts                    17042720                       # Number of load instructions
system.cpu.num_store_insts                    8904601                       # Number of store instructions
system.cpu.num_idle_cycles               4393085871.998333                       # Number of idle cycles
system.cpu.num_busy_cycles               876078467.001667                       # Number of busy cycles
system.cpu.not_idle_fraction                 0.166265                       # Percentage of non-idle cycles
system.cpu.idle_fraction                     0.833735                       # Percentage of idle cycles
system.cpu.Branches                          16106636                       # Number of branches fetched
system.cpu.op_class::No_OpClass               1595144      1.64%      1.64% # Class of executed instruction
system.cpu.op_class::IntAlu                  67959743     69.75%     71.39% # Class of executed instruction
system.cpu.op_class::IntMult                   186757      0.19%     71.58% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     71.58% # Class of executed instruction
system.cpu.op_class::FloatAdd                  117388      0.12%     71.70% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     71.70% # Class of executed instruction
system.cpu.op_class::FloatDiv                    4179      0.00%     71.71% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     71.71% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     71.71% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     71.71% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     71.71% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     71.71% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     71.71% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     71.71% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     71.71% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     71.71% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     71.71% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     71.71% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     71.71% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     71.71% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     71.71% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     71.71% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     71.71% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     71.71% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     71.71% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     71.71% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     71.71% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     71.71% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     71.71% # Class of executed instruction
system.cpu.op_class::MemRead                 17344554     17.80%     89.51% # Class of executed instruction
system.cpu.op_class::MemWrite                 8830738      9.06%     98.57% # Class of executed instruction
system.cpu.op_class::FloatMemRead              155388      0.16%     98.73% # Class of executed instruction
system.cpu.op_class::FloatMemWrite             148224      0.15%     98.88% # Class of executed instruction
system.cpu.op_class::IprAccess                1087445      1.12%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   97429560                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2634582169500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           2891945                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1023.951625                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            22974245                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2891945                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              7.944219                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         181751500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1023.951625                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999953                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999953                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          677                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          283                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         210171428                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        210171428                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2634582169500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     14220902                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        14220902                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      8180107                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8180107                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data       300007                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       300007                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data       315687                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       315687                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      22401009                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         22401009                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     22401009                       # number of overall hits
system.cpu.dcache.overall_hits::total        22401009                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      2485543                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2485543                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       390789                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       390789                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data        16763                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total        16763                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data      2876332                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2876332                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      2876332                       # number of overall misses
system.cpu.dcache.overall_misses::total       2876332                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 205525380000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 205525380000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  31871800500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  31871800500                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data   1277164500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total   1277164500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 237397180500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 237397180500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 237397180500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 237397180500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     16706445                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     16706445                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      8570896                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8570896                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data       316770                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       316770                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data       315687                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       315687                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     25277341                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     25277341                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     25277341                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     25277341                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.148777                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.148777                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.045595                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.045595                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.052919                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.052919                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.113791                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.113791                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.113791                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.113791                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 82688.322029                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 82688.322029                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 81557.568151                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81557.568151                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 76189.494721                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 76189.494721                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 82534.693665                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 82534.693665                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 82534.693665                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 82534.693665                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       558391                       # number of writebacks
system.cpu.dcache.writebacks::total            558391                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      2485543                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2485543                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       390789                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       390789                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data        16763                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total        16763                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      2876332                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2876332                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      2876332                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2876332                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::cpu.data         6973                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         6973                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::cpu.data        10359                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        10359                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::cpu.data        17332                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        17332                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 203039837000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 203039837000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  31481011500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  31481011500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data   1260401500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total   1260401500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 234520848500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 234520848500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 234520848500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 234520848500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data   1546224000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total   1546224000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data   1546224000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total   1546224000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.148777                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.148777                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.045595                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.045595                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.052919                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.052919                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.113791                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.113791                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.113791                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.113791                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 81688.322029                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 81688.322029                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 80557.568151                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80557.568151                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 75189.494721                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75189.494721                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 81534.693665                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 81534.693665                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 81534.693665                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 81534.693665                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data 221744.442851                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 221744.442851                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data 89212.093238                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 89212.093238                       # average overall mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2634582169500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           1267898                       # number of replacements
system.cpu.icache.tags.tagsinuse           505.178941                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            95948878                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1267898                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             75.675550                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      138150508500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   505.178941                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.986678                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.986678                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          227                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          217                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         196127748                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        196127748                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2634582169500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     96160935                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        96160935                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      96160935                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         96160935                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     96160935                       # number of overall hits
system.cpu.icache.overall_hits::total        96160935                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      1268626                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1268626                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      1268626                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1268626                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      1268626                       # number of overall misses
system.cpu.icache.overall_misses::total       1268626                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  76250451500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  76250451500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  76250451500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  76250451500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  76250451500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  76250451500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     97429561                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     97429561                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     97429561                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     97429561                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     97429561                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     97429561                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.013021                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.013021                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.013021                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.013021                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.013021                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.013021                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 60104.752307                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60104.752307                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 60104.752307                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60104.752307                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 60104.752307                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60104.752307                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      1267898                       # number of writebacks
system.cpu.icache.writebacks::total           1267898                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      1268626                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1268626                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      1268626                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1268626                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      1268626                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1268626                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  74981825500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  74981825500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  74981825500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  74981825500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  74981825500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  74981825500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.013021                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.013021                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.013021                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.013021                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.013021                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.013021                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 59104.752307                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 59104.752307                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 59104.752307                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 59104.752307                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 59104.752307                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 59104.752307                       # average overall mshr miss latency
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                      4096                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           1                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 326                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  2836480                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        368                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   1                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                     8192                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          1                       # Number of DMA write transactions.
system.iobus.pwrStateResidencyTicks::UNDEFINED 2634582169500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 7183                       # Transaction distribution
system.iobus.trans_dist::ReadResp                7183                       # Transaction distribution
system.iobus.trans_dist::WriteReq               54807                       # Transaction distribution
system.iobus.trans_dist::WriteResp              54807                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         5818                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_sm_chip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_uart4.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata0.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.fake_ata1.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          208                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio        19632                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.backdoor.pio         1910                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         6048                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ethernet.pio          100                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        34664                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        89316                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        89316                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  123980                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        23272                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio         2127                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_sm_chip.pio           10                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_uart4.pio           10                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.fake_ata1.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          202                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         9816                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.backdoor.pio         7620                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3827                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ethernet.pio          200                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        47106                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      2849936                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      2849936                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  2897042                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              6266001                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               650000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer2.occupancy                19500                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer6.occupancy                20000                       # Layer occupancy (ticks)
system.iobus.reqLayer6.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer19.occupancy               18000                       # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer20.occupancy               18500                       # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              195500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy            17037500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer24.occupancy             1897500                       # Layer occupancy (ticks)
system.iobus.reqLayer24.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5112500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer26.occupancy               81500                       # Layer occupancy (ticks)
system.iobus.reqLayer26.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           232232651                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy            24305000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            45060000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2634582169500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements                44642                       # number of replacements
system.iocache.tags.tagsinuse                0.311768                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                44642                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2583246078000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide     0.311768                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide     0.019486                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.019486                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               401922                       # Number of tag accesses
system.iocache.tags.data_accesses              401922                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 2634582169500                       # Cumulative time (in ticks) in various power states
system.iocache.ReadReq_misses::tsunami.ide          210                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              210                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide        44448                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        44448                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide        44658                       # number of demand (read+write) misses
system.iocache.demand_misses::total             44658                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide        44658                       # number of overall misses
system.iocache.overall_misses::total            44658                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide     32752867                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     32752867                       # number of ReadReq miss cycles
system.iocache.WriteLineReq_miss_latency::tsunami.ide   5211007784                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   5211007784                       # number of WriteLineReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide   5243760651                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   5243760651                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide   5243760651                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   5243760651                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide          210                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            210                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide        44448                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        44448                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide        44658                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           44658                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide        44658                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          44658                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 155966.033333                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 155966.033333                       # average ReadReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::tsunami.ide 117238.296076                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117238.296076                       # average WriteLineReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 117420.409579                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117420.409579                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 117420.409579                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117420.409579                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           568                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   33                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    17.212121                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::writebacks           44432                       # number of writebacks
system.iocache.writebacks::total                44432                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide          210                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          210                       # number of ReadReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::tsunami.ide        44448                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        44448                       # number of WriteLineReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide        44658                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        44658                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide        44658                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        44658                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide     22252867                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     22252867                       # number of ReadReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::tsunami.ide   2985805127                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   2985805127                       # number of WriteLineReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide   3008057994                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   3008057994                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide   3008057994                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   3008057994                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 105966.033333                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 105966.033333                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::tsunami.ide 67175.241338                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67175.241338                       # average WriteLineReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 67357.651350                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67357.651350                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 67357.651350                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67357.651350                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2634582169500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                   4911022                       # number of replacements
system.l2.tags.tagsinuse                  1023.954673                       # Cycle average of tags in use
system.l2.tags.total_refs                     1312696                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4911022                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.267296                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                 183225000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      427.890393                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        296.885530                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        299.178750                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.417862                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.289927                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.292167                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999956                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          127                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          867                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  21550383                       # Number of tag accesses
system.l2.tags.data_accesses                 21550383                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 2634582169500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       558391                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           558391                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      1267466                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1267466                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data                17                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   17                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data              26388                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 26388                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst          478281                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             478281                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data          73110                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             73110                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                478281                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                 99498                       # number of demand (read+write) hits
system.l2.demand_hits::total                   577779                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst               478281                       # number of overall hits
system.l2.overall_hits::cpu.data                99498                       # number of overall hits
system.l2.overall_hits::total                  577779                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data              34                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 34                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data           364350                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              364350                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst        790267                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           790267                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      2429196                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2429196                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst              790267                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             2793546                       # number of demand (read+write) misses
system.l2.demand_misses::total                3583813                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst             790267                       # number of overall misses
system.l2.overall_misses::cpu.data            2793546                       # number of overall misses
system.l2.overall_misses::total               3583813                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        29500                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data  30614111500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   30614111500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst  68037293000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  68037293000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 199760621000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 199760621000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst   68037293000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  230374732500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     298412025500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst  68037293000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 230374732500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    298412025500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       558391                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       558391                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      1267466                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1267466                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data            51                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               51                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         390738                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            390738                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst      1268548                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1268548                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      2502306                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2502306                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst           1268548                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           2893044                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4161592                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst          1268548                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          2893044                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4161592                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data     0.666667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.666667                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.932466                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.932466                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.622970                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.622970                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.970783                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.970783                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.622970                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.965608                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.861164                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.622970                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.965608                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.861164                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu.data   867.647059                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   867.647059                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 84023.909702                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84023.909702                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 86094.058084                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86094.058084                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 82233.224902                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82233.224902                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 86094.058084                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 82466.776097                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83266.628449                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 86094.058084                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 82466.776097                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83266.628449                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               496178                       # number of writebacks
system.l2.writebacks::total                    496178                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks      2094230                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       2094230                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data           34                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            34                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       364350                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         364350                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst       790267                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       790267                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      2429196                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2429196                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst         790267                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        2793546                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3583813                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst        790267                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       2793546                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3583813                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::cpu.data         6973                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         6973                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::cpu.data        10359                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total        10359                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::cpu.data        17332                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total        17332                       # number of overall MSHR uncacheable misses
system.l2.UpgradeReq_mshr_miss_latency::cpu.data       645000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       645000                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data  26970611500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  26970611500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst  60134623000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  60134623000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 175468661000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 175468661000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst  60134623000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 202439272500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 262573895500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst  60134623000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 202439272500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 262573895500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::cpu.data   1459015500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total   1459015500                       # number of ReadReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::cpu.data   1459015500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total   1459015500                       # number of overall MSHR uncacheable cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data     0.666667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.932466                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.932466                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.622970                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.622970                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.970783                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.970783                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.622970                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.965608                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.861164                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.622970                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.965608                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.861164                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data 18970.588235                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18970.588235                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 74023.909702                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74023.909702                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 76094.058084                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76094.058084                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 72233.224902                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72233.224902                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 76094.058084                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 72466.776097                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73266.628449                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 76094.058084                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 72466.776097                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73266.628449                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::cpu.data 209237.845977                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 209237.845977                       # average ReadReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::cpu.data 84180.446573                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 84180.446573                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests       7252850                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      3626374                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests          261                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 2634582169500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                6973                       # Transaction distribution
system.membus.trans_dist::ReadResp            3226646                       # Transaction distribution
system.membus.trans_dist::WriteReq              10359                       # Transaction distribution
system.membus.trans_dist::WriteResp             10359                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       540610                       # Transaction distribution
system.membus.trans_dist::CleanEvict          3083683                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               39                       # Transaction distribution
system.membus.trans_dist::ReadExReq            364345                       # Transaction distribution
system.membus.trans_dist::ReadExResp           364345                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3219673                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         44448                       # Transaction distribution
system.membus.trans_dist::InvalidateResp          136                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        89363                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        89363                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        34664                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     10747199                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     10781863                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               10871226                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      2847680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      2847680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        47106                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    261112256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    261159362                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               264007042                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              390                       # Total snoops (count)
system.membus.snoopTraffic                      16256                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3645837                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000109                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.010435                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3645440     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     397      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3645837                       # Request fanout histogram
system.membus.reqLayer0.occupancy            31317499                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          9455941670                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1292582                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy        19064414000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.7                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2634582169500                       # Cumulative time (in ticks) in various power states
system.tol2bus.snoop_filter.tot_requests      8321564                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      4159915                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         2922                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops        3426282                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops      3423689                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         2593                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2634582169500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq               6973                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           3778049                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             10359                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            10359                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1054569                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1267898                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6748398                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              51                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             51                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           390738                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          390738                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1268626                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2502454                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          142                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           69                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      3805072                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      8713012                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              12518084                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    162332544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    220948162                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              383280706                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4911603                       # Total snoops (count)
system.tol2bus.snoopTraffic                  31769600                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          9090365                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.377520                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.485355                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5661159     62.28%     62.28% # Request fanout histogram
system.tol2bus.snoop_fanout::1                3426613     37.69%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   2593      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            9090365                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6000916500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           299402                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1902939000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4351744000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2634582169500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2634582169500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2634582169500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2634582169500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2634582169500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2634582169500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2634582169500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2634582169500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2634582169500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2634582169500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2634582169500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2634582169500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2634582169500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2634582169500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2634582169500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2634582169500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2634582169500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2634582169500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2634582169500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2634582169500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2634582169500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2634582169500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2634582169500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2634582169500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2634582169500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2634582169500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2634582169500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.006835                       # Number of seconds simulated
sim_ticks                                  6835190000                       # Number of ticks simulated
final_tick                               2641417359500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               10395289                       # Simulator instruction rate (inst/s)
host_op_rate                                 10395275                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              716507413                       # Simulator tick rate (ticks/s)
host_mem_usage                                 734052                       # Number of bytes of host memory used
host_seconds                                     9.54                       # Real time elapsed on the host
sim_insts                                    99166584                       # Number of instructions simulated
sim_ops                                      99166584                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   6835190000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst         1299968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         1644736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2944704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      1299968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1299968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1725056                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1725056                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst            20312                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            25699                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               46011                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         26954                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              26954                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          190187544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          240627693                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             430815237                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     190187544                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        190187544                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       252378646                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            252378646                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       252378646                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         190187544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         240627693                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            683193883                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       46011                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      26954                       # Number of write requests accepted
system.mem_ctrls.readBursts                     46011                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    26954                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                2939392                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    5312                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1725312                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2944704                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1725056                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     83                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3345                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3727                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1921                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2508                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2961                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2689                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2892                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             3812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4341                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4539                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2455                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1789                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1585                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1779                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1792                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2608                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1475                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1811                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1242                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1275                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1825                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1719                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1686                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1904                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1252                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1999                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        26                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    6835116000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 46011                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                26954                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   45928                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     78                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    100                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        18316                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    254.731601                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   151.505346                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   297.103500                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         8041     43.90%     43.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4715     25.74%     69.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1640      8.95%     78.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          903      4.93%     83.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          561      3.06%     86.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          364      1.99%     88.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          270      1.47%     90.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          175      0.96%     91.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1647      8.99%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        18316                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1501                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.600266                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     37.653846                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15            580     38.64%     38.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31           371     24.72%     63.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           226     15.06%     78.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63           117      7.79%     86.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            71      4.73%     90.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            49      3.26%     94.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           27      1.80%     96.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           20      1.33%     97.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           18      1.20%     98.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            2      0.13%     98.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            5      0.33%     99.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            5      0.33%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            3      0.20%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            2      0.13%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            1      0.07%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            1      0.07%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.07%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-367            1      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::368-383            1      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1501                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1501                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.960027                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.391730                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      6.765481                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19          1296     86.34%     86.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23            96      6.40%     92.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            48      3.20%     95.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            14      0.93%     96.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35            15      1.00%     97.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39             5      0.33%     98.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43             6      0.40%     98.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             5      0.33%     98.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             2      0.13%     99.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             3      0.20%     99.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             5      0.33%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             2      0.13%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71             1      0.07%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             1      0.07%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-115            1      0.07%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-131            1      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1501                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    815293250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              1676443250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  229640000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17751.55                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36501.55                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       430.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       252.42                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    430.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    252.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.33                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.97                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.91                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    32593                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   21981                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.97                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.55                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      93676.64                       # Average gap between requests
system.mem_ctrls.pageHitRate                    74.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 55484940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 29509920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               139137180                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               73502820                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         537195360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            712044570                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             25620480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      1898109690                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       307671360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         74387760                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             3852676350                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            563.653146                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           5206183250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     37673000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     227414000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    243191750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    801200000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1363195000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   4162516250                       # Time in different power states
system.mem_ctrls_1.actEnergy                 75262740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 39999300                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               188788740                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               67217940                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         532892880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            709561650                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             15900480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      2046678480                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       210633120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         57045240                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             3944178090                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            577.040008                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           5237331500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     11090000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     225528000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    200439000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    548608500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1361198500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   4488326000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   6835190000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED   6835190000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                       331283                       # DTB read hits
system.cpu.dtb.read_misses                       1506                       # DTB read misses
system.cpu.dtb.read_acv                            24                       # DTB read access violations
system.cpu.dtb.read_accesses                    75852                       # DTB read accesses
system.cpu.dtb.write_hits                      259103                       # DTB write hits
system.cpu.dtb.write_misses                       268                       # DTB write misses
system.cpu.dtb.write_acv                           44                       # DTB write access violations
system.cpu.dtb.write_accesses                   39370                       # DTB write accesses
system.cpu.dtb.data_hits                       590386                       # DTB hits
system.cpu.dtb.data_misses                       1774                       # DTB misses
system.cpu.dtb.data_acv                            68                       # DTB access violations
system.cpu.dtb.data_accesses                   115222                       # DTB accesses
system.cpu.itb.fetch_hits                      427454                       # ITB hits
system.cpu.itb.fetch_misses                       837                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                  428291                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numPwrStateTransitions                  90                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            45                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    286038.776774                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           45    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              45                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6799190000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     36000000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         13670380                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       45                       # number of quiesce instructions executed
system.cpu.kern.callpal::swpctx                   237      5.35%      5.35% # number of callpals executed
system.cpu.kern.callpal::tbi                       14      0.32%      5.66% # number of callpals executed
system.cpu.kern.callpal::swpipl                  3595     81.10%     86.76% # number of callpals executed
system.cpu.kern.callpal::rdps                     100      2.26%     89.01% # number of callpals executed
system.cpu.kern.callpal::wrusp                      2      0.05%     89.06% # number of callpals executed
system.cpu.kern.callpal::rdusp                      2      0.05%     89.10% # number of callpals executed
system.cpu.kern.callpal::rti                      373      8.41%     97.52% # number of callpals executed
system.cpu.kern.callpal::callsys                   76      1.71%     99.23% # number of callpals executed
system.cpu.kern.callpal::imb                       12      0.27%     99.50% # number of callpals executed
system.cpu.kern.callpal::rdunique                  21      0.47%     99.98% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.02%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   4433                       # number of callpals executed
system.cpu.kern.inst.hwrei                       7145                       # number of hwrei instructions executed
system.cpu.kern.mode_switch::kernel               610                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 342                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_good::kernel                 342                      
system.cpu.kern.mode_good::user                   342                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch_good::kernel     0.560656                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.718487                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         5696744000     83.34%     83.34% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           1138478000     16.66%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      237                       # number of times the context was actually changed
system.cpu.kern.ipl_count::0                     1678     41.94%     41.94% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      26      0.65%     42.59% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       7      0.17%     42.76% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2290     57.24%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 4001                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1675     49.51%     49.51% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       26      0.77%     50.28% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        7      0.21%     50.49% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1675     49.51%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3383                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               5370871000     78.58%     78.58% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                34650000      0.51%     79.08% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                11561500      0.17%     79.25% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              1418139500     20.75%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           6835222000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998212                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.731441                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.845539                       # fraction of swpipl calls that actually changed the ipl
system.cpu.committedInsts                     1751032                       # Number of instructions committed
system.cpu.committedOps                       1751032                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses               1685687                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   6081                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                       54757                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts       178014                       # number of instructions that are conditional controls
system.cpu.num_int_insts                      1685687                       # number of integer instructions
system.cpu.num_fp_insts                          6081                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads             2321668                       # number of times the integer registers were read
system.cpu.num_int_register_writes            1225461                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3558                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                3462                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                        595172                       # number of memory refs
system.cpu.num_load_insts                      335038                       # Number of load instructions
system.cpu.num_store_insts                     260134                       # Number of store instructions
system.cpu.num_idle_cycles               71999.999989                       # Number of idle cycles
system.cpu.num_busy_cycles               13598380.000011                       # Number of busy cycles
system.cpu.not_idle_fraction                 0.994733                       # Percentage of non-idle cycles
system.cpu.idle_fraction                     0.005267                       # Percentage of idle cycles
system.cpu.Branches                            248439                       # Number of branches fetched
system.cpu.op_class::No_OpClass                 30227      1.72%      1.72% # Class of executed instruction
system.cpu.op_class::IntAlu                   1066372     60.84%     62.56% # Class of executed instruction
system.cpu.op_class::IntMult                     2229      0.13%     62.69% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     62.69% # Class of executed instruction
system.cpu.op_class::FloatAdd                    1648      0.09%     62.78% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     62.78% # Class of executed instruction
system.cpu.op_class::FloatCvt                      11      0.00%     62.78% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     62.78% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     62.78% # Class of executed instruction
system.cpu.op_class::FloatDiv                     254      0.01%     62.80% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::MemRead                   344772     19.67%     82.47% # Class of executed instruction
system.cpu.op_class::MemWrite                  259039     14.78%     97.24% # Class of executed instruction
system.cpu.op_class::FloatMemRead                2162      0.12%     97.37% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               2006      0.11%     97.48% # Class of executed instruction
system.cpu.op_class::IprAccess                  44154      2.52%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                    1752874                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   6835190000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements             26539                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              607853                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             27563                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             22.053224                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          702                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          261                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4761603                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4761603                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   6835190000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data       314053                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          314053                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       239345                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         239345                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         5839                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         5839                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         6102                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         6102                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data        553398                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           553398                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       553398                       # number of overall hits
system.cpu.dcache.overall_hits::total          553398                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        12597                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         12597                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        13538                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        13538                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data          409                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          409                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data        26135                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          26135                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        26135                       # number of overall misses
system.cpu.dcache.overall_misses::total         26135                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   1130501500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1130501500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   1142406500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1142406500                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data     37535500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     37535500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   2272908000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2272908000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   2272908000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2272908000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       326650                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       326650                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       252883                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       252883                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data         6248                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         6248                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         6102                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         6102                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       579533                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       579533                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       579533                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       579533                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.038564                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.038564                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.053535                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.053535                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.065461                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.065461                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.045097                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.045097                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.045097                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.045097                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 89743.708820                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 89743.708820                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 84385.175063                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 84385.175063                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 91773.838631                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 91773.838631                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 86967.973981                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 86967.973981                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 86967.973981                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 86967.973981                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        16371                       # number of writebacks
system.cpu.dcache.writebacks::total             16371                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        12597                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        12597                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        13538                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        13538                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data          409                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          409                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        26135                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        26135                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        26135                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        26135                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::cpu.data          610                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          610                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::cpu.data          464                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          464                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::cpu.data         1074                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1074                       # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   1117904500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1117904500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   1128868500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1128868500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data     37126500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     37126500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   2246773000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2246773000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   2246773000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2246773000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data    136806000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    136806000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data    136806000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    136806000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.038564                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.038564                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.053535                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.053535                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.065461                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.065461                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.045097                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.045097                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.045097                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.045097                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 88743.708820                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 88743.708820                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 83385.175063                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 83385.175063                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 90773.838631                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 90773.838631                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 85967.973981                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 85967.973981                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 85967.973981                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 85967.973981                       # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data 224272.131148                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 224272.131148                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data 127379.888268                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 127379.888268                       # average overall mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   6835190000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements             30381                       # number of replacements
system.cpu.icache.tags.tagsinuse           511.870119                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1934544                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             30892                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             62.622815                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   511.870119                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999746                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999746                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          279                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          177                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3536135                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3536135                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   6835190000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst      1722487                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1722487                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       1722487                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1722487                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      1722487                       # number of overall hits
system.cpu.icache.overall_hits::total         1722487                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        30387                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         30387                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        30387                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          30387                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        30387                       # number of overall misses
system.cpu.icache.overall_misses::total         30387                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   1967261000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1967261000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   1967261000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1967261000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   1967261000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1967261000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      1752874                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1752874                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      1752874                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1752874                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      1752874                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1752874                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.017336                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.017336                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.017336                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.017336                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.017336                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.017336                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 64740.217856                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64740.217856                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 64740.217856                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64740.217856                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 64740.217856                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64740.217856                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks        30381                       # number of writebacks
system.cpu.icache.writebacks::total             30381                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        30387                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        30387                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        30387                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        30387                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        30387                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        30387                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   1936874000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1936874000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   1936874000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1936874000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   1936874000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1936874000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.017336                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.017336                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.017336                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.017336                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.017336                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.017336                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 63740.217856                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 63740.217856                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 63740.217856                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 63740.217856                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 63740.217856                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 63740.217856                       # average overall mshr miss latency
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  87                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   724992                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         90                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.pwrStateResidencyTicks::UNDEFINED   6835190000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  637                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 637                       # Transaction distribution
system.iobus.trans_dist::WriteReq               11792                       # Transaction distribution
system.iobus.trans_dist::WriteResp              11792                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          126                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           88                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1186                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          720                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2148                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        22710                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        22710                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   24858                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          504                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          121                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          593                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          405                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         1735                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       725208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       725208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   726943                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               100000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                21000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               85500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              962500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              627000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            59142626                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.9                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1684000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            11382000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   6835190000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements                11355                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                11371                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               102195                       # Number of tag accesses
system.iocache.tags.data_accesses              102195                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED   6835190000                       # Cumulative time (in ticks) in various power states
system.iocache.ReadReq_misses::tsunami.ide           27                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               27                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide        11328                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        11328                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide        11355                       # number of demand (read+write) misses
system.iocache.demand_misses::total             11355                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide        11355                       # number of overall misses
system.iocache.overall_misses::total            11355                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      3203985                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      3203985                       # number of ReadReq miss cycles
system.iocache.WriteLineReq_miss_latency::tsunami.ide   1327697641                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   1327697641                       # number of WriteLineReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide   1330901626                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   1330901626                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide   1330901626                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   1330901626                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           27                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             27                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide        11328                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        11328                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide        11355                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           11355                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide        11355                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          11355                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 118666.111111                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 118666.111111                       # average ReadReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::tsunami.ide 117204.947122                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117204.947122                       # average WriteLineReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 117208.421488                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117208.421488                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 117208.421488                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117208.421488                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs            68                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    2                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs           34                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::writebacks           11328                       # number of writebacks
system.iocache.writebacks::total                11328                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide           27                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::tsunami.ide        11328                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        11328                       # number of WriteLineReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide        11355                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        11355                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide        11355                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        11355                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      1853985                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      1853985                       # number of ReadReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::tsunami.ide    760615900                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total    760615900                       # number of WriteLineReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide    762469885                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total    762469885                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide    762469885                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total    762469885                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 68666.111111                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 68666.111111                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::tsunami.ide 67144.765184                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67144.765184                       # average WriteLineReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 67148.382651                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67148.382651                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 67148.382651                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67148.382651                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   6835190000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                     80586                       # number of replacements
system.l2.tags.tagsinuse                         1024                       # Cycle average of tags in use
system.l2.tags.total_refs                       24161                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     81610                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.296054                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      439.596600                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        242.973890                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        341.429510                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.429294                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.237279                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.333427                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          133                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          891                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    307870                       # Number of tag accesses
system.l2.tags.data_accesses                   307870                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   6835190000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        16371                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            16371                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        30325                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            30325                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data                 1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data                223                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   223                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst           10074                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              10074                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data            617                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               617                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                 10074                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                   840                       # number of demand (read+write) hits
system.l2.demand_hits::total                    10914                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                10074                       # number of overall hits
system.l2.overall_hits::cpu.data                  840                       # number of overall hits
system.l2.overall_hits::total                   10914                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data               4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  4                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data            13310                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               13310                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst         20312                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            20312                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        12389                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           12389                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst               20312                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               25699                       # number of demand (read+write) misses
system.l2.demand_misses::total                  46011                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst              20312                       # number of overall misses
system.l2.overall_misses::cpu.data              25699                       # number of overall misses
system.l2.overall_misses::total                 46011                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data   1106062500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1106062500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst   1785050000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1785050000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   1128700000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1128700000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst    1785050000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    2234762500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4019812500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst   1785050000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   2234762500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4019812500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        16371                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        16371                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        30325                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        30325                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data             5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                5                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          13533                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             13533                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst        30386                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          30386                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data        13006                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         13006                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst             30386                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             26539                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                56925                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst            30386                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            26539                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               56925                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data     0.800000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.800000                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.983522                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.983522                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.668466                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.668466                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.952560                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.952560                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.668466                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.968348                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.808274                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.668466                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.968348                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.808274                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 83100.112697                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83100.112697                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 87881.547853                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87881.547853                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 91105.012511                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91105.012511                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 87881.547853                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 86959.122923                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87366.336311                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 87881.547853                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 86959.122923                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87366.336311                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                15626                       # number of writebacks
system.l2.writebacks::total                     15626                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks         8948                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          8948                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             4                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        13310                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          13310                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst        20312                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        20312                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        12389                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        12389                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst          20312                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          25699                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             46011                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst         20312                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         25699                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            46011                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::cpu.data          610                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          610                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::cpu.data          464                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          464                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::cpu.data         1074                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         1074                       # number of overall MSHR uncacheable misses
system.l2.UpgradeReq_mshr_miss_latency::cpu.data        74000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        74000                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    972962500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    972962500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst   1581930000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1581930000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   1004810000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1004810000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst   1581930000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   1977772500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3559702500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst   1581930000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   1977772500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3559702500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::cpu.data    129175500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    129175500                       # number of ReadReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::cpu.data    129175500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    129175500                       # number of overall MSHR uncacheable cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data     0.800000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.983522                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.983522                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.668466                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.668466                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.952560                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.952560                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.668466                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.968348                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.808274                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.668466                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.968348                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.808274                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data        18500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        18500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 73100.112697                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73100.112697                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 77881.547853                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77881.547853                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 81105.012511                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81105.012511                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 77881.547853                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 76959.122923                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77366.336311                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 77881.547853                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 76959.122923                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77366.336311                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::cpu.data 211763.114754                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 211763.114754                       # average ReadReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::cpu.data 120275.139665                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 120275.139665                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests        114630                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        57397                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests           28                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   6835190000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 610                       # Transaction distribution
system.membus.trans_dist::ReadResp              33338                       # Transaction distribution
system.membus.trans_dist::WriteReq                464                       # Transaction distribution
system.membus.trans_dist::WriteResp               464                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        26954                       # Transaction distribution
system.membus.trans_dist::CleanEvict            30280                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                4                       # Transaction distribution
system.membus.trans_dist::ReadExReq             13310                       # Transaction distribution
system.membus.trans_dist::ReadExResp            13310                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         32728                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         11328                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        22710                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        22710                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         2148                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       137905                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       140053                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 162763                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       724992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       724992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         1735                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      3944768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      3946503                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4671495                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               27                       # Total snoops (count)
system.membus.snoopTraffic                       1728                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             58444                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000479                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.021883                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   58416     99.95%     99.95% # Request fanout histogram
system.membus.snoop_fanout::1                      28      0.05%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               58444                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1796000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           223237024                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy             148515                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          247880750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.6                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   6835190000                       # Cumulative time (in ticks) in various power states
system.tol2bus.snoop_filter.tot_requests       113851                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        56933                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests          264                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          43746                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        43533                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          213                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   6835190000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq                610                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             44030                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               464                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              464                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        31997                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        30381                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           75128                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               5                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              5                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            13533                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           13533                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         30387                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        13033                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        91154                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        81802                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                172956                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      3889088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2749703                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                6638791                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           80642                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1001856                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           138619                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.319040                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.469391                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  94607     68.25%     68.25% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  43799     31.60%     99.85% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    213      0.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             138619                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          104446500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            47985                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          45580500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          40653000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED   6835190000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED   6835190000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED   6835190000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED   6835190000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED   6835190000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED   6835190000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED   6835190000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED   6835190000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED   6835190000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED   6835190000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED   6835190000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED   6835190000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED   6835190000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED   6835190000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED   6835190000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED   6835190000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED   6835190000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED   6835190000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED   6835190000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED   6835190000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED   6835190000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED   6835190000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED   6835190000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED   6835190000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED   6835190000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED   6835190000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED   6835190000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
