Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Nov 28 20:34:40 2023
| Host         : big21.seas.upenn.edu running 64-bit openSUSE Leap 15.5
| Command      : report_utilization -slr -file slr_util_routed.rpt -pb slr_util_routed.pb
| Design       : u96v2_sbc_base_wrapper
| Device       : xczu3egsbva484-1
| Design State : Routed
------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   | 18830 |     0 |     70560 | 26.69 |
|   LUT as Logic             | 17373 |     0 |     70560 | 24.62 |
|   LUT as Memory            |  1457 |     0 |     28800 |  5.06 |
|     LUT as Distributed RAM |   572 |     0 |           |       |
|     LUT as Shift Register  |   885 |     0 |           |       |
| CLB Registers              | 20021 |     0 |    141120 | 14.19 |
|   Register as Flip Flop    | 20021 |     0 |    141120 | 14.19 |
|   Register as Latch        |     0 |     0 |    141120 |  0.00 |
| CARRY8                     |   356 |     0 |      8820 |  4.04 |
| F7 Muxes                   |   190 |     0 |     35280 |  0.54 |
| F8 Muxes                   |     0 |     0 |     17640 |  0.00 |
| F9 Muxes                   |     0 |     0 |      8820 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 330   |          Yes |           - |          Set |
| 690   |          Yes |           - |        Reset |
| 399   |          Yes |         Set |            - |
| 18602 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| CLB                                        |  3899 |     0 |      8820 | 44.21 |
|   CLBL                                     |  2455 |     0 |           |       |
|   CLBM                                     |  1444 |     0 |           |       |
| LUT as Logic                               | 17373 |     0 |     70560 | 24.62 |
|   using O5 output only                     |   571 |       |           |       |
|   using O6 output only                     | 12234 |       |           |       |
|   using O5 and O6                          |  4568 |       |           |       |
| LUT as Memory                              |  1457 |     0 |     28800 |  5.06 |
|   LUT as Distributed RAM                   |   572 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |    12 |       |           |       |
|     using O5 and O6                        |   560 |       |           |       |
|   LUT as Shift Register                    |   885 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |   832 |       |           |       |
|     using O5 and O6                        |    53 |       |           |       |
| CLB Registers                              | 20021 |     0 |    141120 | 14.19 |
|   Register driven from within the CLB      | 11101 |       |           |       |
|   Register driven from outside the CLB     |  8920 |       |           |       |
|     LUT in front of the register is unused |  5407 |       |           |       |
|     LUT in front of the register is used   |  3513 |       |           |       |
| Unique Control Sets                        |  1108 |       |     17640 |  6.28 |
+--------------------------------------------+-------+-------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |   38 |     0 |       216 | 17.59 |
|   RAMB36/FIFO*    |   37 |     0 |       216 | 17.13 |
|     RAMB36E2 only |   37 |       |           |       |
|   RAMB18          |    2 |     0 |       432 |  0.46 |
|     RAMB18E2 only |    2 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       360 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |   45 |    45 |        82 | 54.88 |
| HPIOB_M          |   13 |    13 |        26 | 50.00 |
|   INPUT          |    0 |       |           |       |
|   OUTPUT         |   13 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOB_S          |   14 |    14 |        26 | 53.85 |
|   INPUT          |    0 |       |           |       |
|   OUTPUT         |   14 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HDIOB_M          |    6 |     6 |        12 | 50.00 |
|   INPUT          |    3 |       |           |       |
|   OUTPUT         |    3 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HDIOB_S          |   10 |    10 |        12 | 83.33 |
|   INPUT          |    2 |       |           |       |
|   OUTPUT         |    8 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOB_SNGL       |    2 |     2 |         6 | 33.33 |
|   INPUT          |    0 |       |           |       |
|   OUTPUT         |    2 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOBDIFFINBUF   |    0 |     0 |        72 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |        72 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        24 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       156 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        24 |  0.00 |
| RIU_OR           |    0 |     0 |        12 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    4 |     0 |       196 |  2.04 |
|   BUFGCE             |    3 |     0 |        88 |  3.41 |
|   BUFGCE_DIV         |    0 |     0 |        12 |  0.00 |
|   BUFG_PS            |    1 |     0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |        24 |  0.00 |
| PLL                  |    0 |     0 |         6 |  0.00 |
| MMCM                 |    1 |     0 |         3 | 33.33 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------+------+-------+-----------+--------+
| Site Type | Used | Fixed | Available |  Util% |
+-----------+------+-------+-----------+--------+
| PS8       |    1 |     0 |         1 | 100.00 |
| SYSMONE4  |    1 |     1 |         1 | 100.00 |
+-----------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+------------+-------+---------------------+
|  Ref Name  |  Used | Functional Category |
+------------+-------+---------------------+
| FDRE       | 18602 |            Register |
| LUT6       |  6202 |                 CLB |
| LUT3       |  5043 |                 CLB |
| LUT5       |  3881 |                 CLB |
| LUT2       |  3491 |                 CLB |
| LUT4       |  2574 |                 CLB |
| RAMD32     |   980 |                 CLB |
| LUT1       |   750 |                 CLB |
| SRLC32E    |   708 |                 CLB |
| FDCE       |   690 |            Register |
| FDSE       |   399 |            Register |
| CARRY8     |   356 |                 CLB |
| FDPE       |   330 |            Register |
| SRL16E     |   230 |                 CLB |
| MUXF7      |   190 |                 CLB |
| RAMS32     |   140 |                 CLB |
| OBUF       |    40 |                 I/O |
| RAMB36E2   |    37 |            BLOCKRAM |
| RAMS64E    |    12 |                 CLB |
| INBUF      |     5 |                 I/O |
| IBUFCTRL   |     5 |              Others |
| BUFGCE     |     3 |               Clock |
| RAMB18E2   |     2 |            BLOCKRAM |
| SYSMONE4   |     1 |            Advanced |
| PS8        |     1 |            Advanced |
| MMCME4_ADV |     1 |               Clock |
| BUFG_PS    |     1 |               Clock |
+------------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+------------------------------------------+------+
|                 Ref Name                 | Used |
+------------------------------------------+------+
| u96v2_sbc_base_zynq_ultra_ps_e_0_0       |    1 |
| u96v2_sbc_base_xbar_0                    |    1 |
| u96v2_sbc_base_system_management_wiz_0_0 |    1 |
| u96v2_sbc_base_proc_sys_reset_0_1        |    1 |
| u96v2_sbc_base_proc_sys_reset_0_0        |    1 |
| u96v2_sbc_base_hardware_encoding_1_0     |    1 |
| u96v2_sbc_base_clk_wiz_0_0               |    1 |
| u96v2_sbc_base_blk_mem_gen_0_0           |    1 |
| u96v2_sbc_base_axi_uart16550_1_0         |    1 |
| u96v2_sbc_base_axi_uart16550_0_0         |    1 |
| u96v2_sbc_base_axi_intc_0_0              |    1 |
| u96v2_sbc_base_axi_gpio_2_0              |    1 |
| u96v2_sbc_base_axi_gpio_1_0              |    1 |
| u96v2_sbc_base_axi_gpio_0_0              |    1 |
| u96v2_sbc_base_axi_bram_ctrl_0_0         |    1 |
| u96v2_sbc_base_auto_us_0                 |    1 |
| u96v2_sbc_base_auto_pc_9                 |    1 |
| u96v2_sbc_base_auto_pc_8                 |    1 |
| u96v2_sbc_base_auto_pc_7                 |    1 |
| u96v2_sbc_base_auto_pc_6                 |    1 |
| u96v2_sbc_base_auto_pc_5                 |    1 |
| u96v2_sbc_base_auto_pc_4                 |    1 |
| u96v2_sbc_base_auto_pc_3                 |    1 |
| u96v2_sbc_base_auto_pc_2                 |    1 |
| u96v2_sbc_base_auto_pc_1                 |    1 |
| u96v2_sbc_base_auto_pc_0                 |    1 |
| u96v2_sbc_base_auto_ds_9                 |    1 |
| u96v2_sbc_base_auto_ds_8                 |    1 |
| u96v2_sbc_base_auto_ds_7                 |    1 |
| u96v2_sbc_base_auto_ds_6                 |    1 |
| u96v2_sbc_base_auto_ds_5                 |    1 |
| u96v2_sbc_base_auto_ds_4                 |    1 |
| u96v2_sbc_base_auto_ds_3                 |    1 |
| u96v2_sbc_base_auto_ds_2                 |    1 |
| u96v2_sbc_base_auto_ds_1                 |    1 |
| u96v2_sbc_base_auto_ds_0                 |    1 |
| u96v2_sbc_base_PWM_w_Int_1_0             |    1 |
| u96v2_sbc_base_PWM_w_Int_0_0             |    1 |
+------------------------------------------+------+


