#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002142ac0bda0 .scope module, "pipeline_test" "pipeline_test" 2 2;
 .timescale 0 0;
P_000002142ac09d10 .param/l "N" 0 2 3, +C4<00000000000000000000000000001010>;
v000002142aaf3050_0 .var "A", 9 0;
v000002142aaf30f0_0 .var "B", 9 0;
v000002142aaf3190_0 .var "C", 9 0;
v000002142aaf3230_0 .var "D", 9 0;
v000002142aaf3780_0 .net "F", 9 0, L_000002142ac0b660;  1 drivers
v000002142aaf38c0_0 .var "clk", 0 0;
S_000002142aae71d0 .scope module, "DUT" "pipeline_ex" 2 9, 3 1 0, S_000002142ac0bda0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 10 "F";
    .port_info 1 /INPUT 10 "A";
    .port_info 2 /INPUT 10 "B";
    .port_info 3 /INPUT 10 "C";
    .port_info 4 /INPUT 10 "D";
    .port_info 5 /INPUT 1 "clk";
P_000002142ac0a710 .param/l "N" 0 3 3, +C4<00000000000000000000000000001010>;
L_000002142ac0b660 .functor BUFZ 10, v000002142aaf2f10_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
v000002142ac0bf30_0 .net "A", 9 0, v000002142aaf3050_0;  1 drivers
v000002142aae7360_0 .net "B", 9 0, v000002142aaf30f0_0;  1 drivers
v000002142ac0b150_0 .net "C", 9 0, v000002142aaf3190_0;  1 drivers
v000002142aac2b70_0 .net "D", 9 0, v000002142aaf3230_0;  1 drivers
v000002142aac2c10_0 .net "F", 9 0, L_000002142ac0b660;  alias, 1 drivers
v000002142aac2cb0_0 .var "L12_D", 9 0;
v000002142aac2d50_0 .var "L12_x1", 9 0;
v000002142aac2df0_0 .var "L12_x2", 9 0;
v000002142aac2e90_0 .var "L23_D", 9 0;
v000002142aac2f30_0 .var "L23_x3", 9 0;
v000002142aaf2f10_0 .var "L34_F", 9 0;
v000002142aaf2fb0_0 .net "clk", 0 0, v000002142aaf38c0_0;  1 drivers
E_000002142ac0a390 .event posedge, v000002142aaf2fb0_0;
    .scope S_000002142aae71d0;
T_0 ;
    %wait E_000002142ac0a390;
    %load/vec4 v000002142ac0bf30_0;
    %load/vec4 v000002142aae7360_0;
    %add;
    %assign/vec4 v000002142aac2d50_0, 4;
    %load/vec4 v000002142ac0b150_0;
    %load/vec4 v000002142aac2b70_0;
    %sub;
    %assign/vec4 v000002142aac2df0_0, 4;
    %load/vec4 v000002142aac2b70_0;
    %assign/vec4 v000002142aac2cb0_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_000002142aae71d0;
T_1 ;
    %wait E_000002142ac0a390;
    %load/vec4 v000002142aac2d50_0;
    %load/vec4 v000002142aac2df0_0;
    %add;
    %assign/vec4 v000002142aac2f30_0, 4;
    %load/vec4 v000002142aac2cb0_0;
    %assign/vec4 v000002142aac2e90_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_000002142aae71d0;
T_2 ;
    %wait E_000002142ac0a390;
    %load/vec4 v000002142aac2f30_0;
    %load/vec4 v000002142aac2e90_0;
    %mul;
    %assign/vec4 v000002142aaf2f10_0, 6;
    %jmp T_2;
    .thread T_2;
    .scope S_000002142ac0bda0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002142aaf38c0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_000002142ac0bda0;
T_4 ;
    %delay 10, 0;
    %load/vec4 v000002142aaf38c0_0;
    %inv;
    %store/vec4 v000002142aaf38c0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_000002142ac0bda0;
T_5 ;
    %delay 5, 0;
    %pushi/vec4 10, 0, 10;
    %store/vec4 v000002142aaf3050_0, 0, 10;
    %pushi/vec4 12, 0, 10;
    %store/vec4 v000002142aaf30f0_0, 0, 10;
    %pushi/vec4 6, 0, 10;
    %store/vec4 v000002142aaf3190_0, 0, 10;
    %pushi/vec4 3, 0, 10;
    %store/vec4 v000002142aaf3230_0, 0, 10;
    %delay 20, 0;
    %pushi/vec4 10, 0, 10;
    %store/vec4 v000002142aaf3050_0, 0, 10;
    %pushi/vec4 10, 0, 10;
    %store/vec4 v000002142aaf30f0_0, 0, 10;
    %pushi/vec4 5, 0, 10;
    %store/vec4 v000002142aaf3190_0, 0, 10;
    %pushi/vec4 3, 0, 10;
    %store/vec4 v000002142aaf3230_0, 0, 10;
    %delay 20, 0;
    %pushi/vec4 20, 0, 10;
    %store/vec4 v000002142aaf3050_0, 0, 10;
    %pushi/vec4 11, 0, 10;
    %store/vec4 v000002142aaf30f0_0, 0, 10;
    %pushi/vec4 1, 0, 10;
    %store/vec4 v000002142aaf3190_0, 0, 10;
    %pushi/vec4 4, 0, 10;
    %store/vec4 v000002142aaf3230_0, 0, 10;
    %delay 20, 0;
    %pushi/vec4 15, 0, 10;
    %store/vec4 v000002142aaf3050_0, 0, 10;
    %pushi/vec4 10, 0, 10;
    %store/vec4 v000002142aaf30f0_0, 0, 10;
    %pushi/vec4 8, 0, 10;
    %store/vec4 v000002142aaf3190_0, 0, 10;
    %pushi/vec4 2, 0, 10;
    %store/vec4 v000002142aaf3230_0, 0, 10;
    %delay 20, 0;
    %pushi/vec4 8, 0, 10;
    %store/vec4 v000002142aaf3050_0, 0, 10;
    %pushi/vec4 15, 0, 10;
    %store/vec4 v000002142aaf30f0_0, 0, 10;
    %pushi/vec4 5, 0, 10;
    %store/vec4 v000002142aaf3190_0, 0, 10;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v000002142aaf3230_0, 0, 10;
    %delay 20, 0;
    %pushi/vec4 10, 0, 10;
    %store/vec4 v000002142aaf3050_0, 0, 10;
    %pushi/vec4 20, 0, 10;
    %store/vec4 v000002142aaf30f0_0, 0, 10;
    %pushi/vec4 5, 0, 10;
    %store/vec4 v000002142aaf3190_0, 0, 10;
    %pushi/vec4 3, 0, 10;
    %store/vec4 v000002142aaf3230_0, 0, 10;
    %delay 20, 0;
    %pushi/vec4 10, 0, 10;
    %store/vec4 v000002142aaf3050_0, 0, 10;
    %pushi/vec4 10, 0, 10;
    %store/vec4 v000002142aaf30f0_0, 0, 10;
    %pushi/vec4 30, 0, 10;
    %store/vec4 v000002142aaf3190_0, 0, 10;
    %pushi/vec4 1, 0, 10;
    %store/vec4 v000002142aaf3230_0, 0, 10;
    %delay 20, 0;
    %pushi/vec4 30, 0, 10;
    %store/vec4 v000002142aaf3050_0, 0, 10;
    %pushi/vec4 1, 0, 10;
    %store/vec4 v000002142aaf30f0_0, 0, 10;
    %pushi/vec4 2, 0, 10;
    %store/vec4 v000002142aaf3190_0, 0, 10;
    %pushi/vec4 4, 0, 10;
    %store/vec4 v000002142aaf3230_0, 0, 10;
    %end;
    .thread T_5;
    .scope S_000002142ac0bda0;
T_6 ;
    %vpi_call 2 29 "$dumpfile", "pipeline.vcd" {0 0 0};
    %vpi_call 2 30 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002142ac0bda0 {0 0 0};
    %vpi_call 2 31 "$monitor", "Time: %d, F = %d, ", $time, v000002142aaf3780_0 {0 0 0};
    %delay 300, 0;
    %vpi_call 2 32 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "pipeline_test.v";
    "./pipeline_ex.v";
