// Seed: 787264713
module module_0 #(
    parameter id_1 = 32'd52
);
  wire [1  !=  -1 'b0 : -1] _id_1;
  if (-1) begin : LABEL_0
    wire id_2;
  end else begin : LABEL_1
    wire [id_1 : id_1] id_3;
  end
endmodule
module module_1 #(
    parameter id_10 = 32'd19,
    parameter id_4  = 32'd84,
    parameter id_9  = 32'd37
) (
    id_1,
    id_2#(
        .id_3 (_id_4 - 1),
        .id_5 (& -1 <-> !id_6),
        .id_7 (id_8[1|_id_9 : _id_10]),
        .id_11(1 & 1),
        .id_12(SystemTFIdentifier)
    ),
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24
);
  output wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire _id_10;
  input wire _id_9;
  module_0 modCall_1 ();
  inout logic [7:0] id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire _id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire [1 : id_4] id_25;
  id_26 :
  assert property (@(negedge id_8 or posedge -1) id_25)
  else;
endmodule
