

================================================================
== Vitis HLS Report for 'SgdLR_Pipeline_GRAD'
================================================================
* Date:           Sun Jun 16 06:03:30 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        spam_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.879 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1031|     1031|  5.155 us|  5.155 us|  1031|  1031|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- GRAD    |     1029|     1029|         7|          1|          1|  1024|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.87>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:35->benchmarks/rosetta/spam-filter/src/sgd.cpp:70]   --->   Operation 10 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%scale_assign_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %scale_assign"   --->   Operation 12 'read' 'scale_assign_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%shl_ln_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %shl_ln"   --->   Operation 13 'read' 'shl_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.46ns)   --->   "%store_ln35 = store i11 0, i11 %i_1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:35->benchmarks/rosetta/spam-filter/src/sgd.cpp:70]   --->   Operation 14 'store' 'store_ln35' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i12"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i = load i11 %i_1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:35->benchmarks/rosetta/spam-filter/src/sgd.cpp:70]   --->   Operation 16 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.96ns)   --->   "%icmp_ln35 = icmp_eq  i11 %i, i11 1024" [benchmarks/rosetta/spam-filter/src/sgd.cpp:35->benchmarks/rosetta/spam-filter/src/sgd.cpp:70]   --->   Operation 17 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.96ns)   --->   "%add_ln35 = add i11 %i, i11 1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:35->benchmarks/rosetta/spam-filter/src/sgd.cpp:70]   --->   Operation 18 'add' 'add_ln35' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %icmp_ln35, void %for.inc.i12.split, void %for.inc.i20.preheader.exitStub" [benchmarks/rosetta/spam-filter/src/sgd.cpp:35->benchmarks/rosetta/spam-filter/src/sgd.cpp:70]   --->   Operation 19 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i11 %i" [benchmarks/rosetta/spam-filter/src/sgd.cpp:35->benchmarks/rosetta/spam-filter/src/sgd.cpp:70]   --->   Operation 20 'zext' 'zext_ln35_1' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.12ns)   --->   "%add_ln36 = add i17 %zext_ln35_1, i17 %shl_ln_read" [benchmarks/rosetta/spam-filter/src/sgd.cpp:36->benchmarks/rosetta/spam-filter/src/sgd.cpp:70]   --->   Operation 21 'add' 'add_ln36' <Predicate = (!icmp_ln35)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i17 %add_ln36" [benchmarks/rosetta/spam-filter/src/sgd.cpp:36->benchmarks/rosetta/spam-filter/src/sgd.cpp:70]   --->   Operation 22 'zext' 'zext_ln36' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%data_addr = getelementptr i32 %data, i64 0, i64 %zext_ln36" [benchmarks/rosetta/spam-filter/src/sgd.cpp:36->benchmarks/rosetta/spam-filter/src/sgd.cpp:70]   --->   Operation 23 'getelementptr' 'data_addr' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (1.29ns)   --->   "%data_load = load i17 %data_addr" [benchmarks/rosetta/spam-filter/src/sgd.cpp:36->benchmarks/rosetta/spam-filter/src/sgd.cpp:70]   --->   Operation 24 'load' 'data_load' <Predicate = (!icmp_ln35)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 81920> <RAM>
ST_1 : Operation 25 [1/1] (0.46ns)   --->   "%store_ln35 = store i11 %add_ln35, i11 %i_1" [benchmarks/rosetta/spam-filter/src/sgd.cpp:35->benchmarks/rosetta/spam-filter/src/sgd.cpp:70]   --->   Operation 25 'store' 'store_ln35' <Predicate = (!icmp_ln35)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 1.29>
ST_2 : Operation 26 [1/2] (1.29ns)   --->   "%data_load = load i17 %data_addr" [benchmarks/rosetta/spam-filter/src/sgd.cpp:36->benchmarks/rosetta/spam-filter/src/sgd.cpp:70]   --->   Operation 26 'load' 'data_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 81920> <RAM>

State 3 <SV = 2> <Delay = 2.78>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%bitcast_ln36 = bitcast i32 %data_load" [benchmarks/rosetta/spam-filter/src/sgd.cpp:36->benchmarks/rosetta/spam-filter/src/sgd.cpp:70]   --->   Operation 27 'bitcast' 'bitcast_ln36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [4/4] (2.78ns)   --->   "%mul_i8 = fmul i32 %scale_assign_read, i32 %bitcast_ln36" [benchmarks/rosetta/spam-filter/src/sgd.cpp:36->benchmarks/rosetta/spam-filter/src/sgd.cpp:70]   --->   Operation 28 'fmul' 'mul_i8' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.78>
ST_4 : Operation 29 [3/4] (2.78ns)   --->   "%mul_i8 = fmul i32 %scale_assign_read, i32 %bitcast_ln36" [benchmarks/rosetta/spam-filter/src/sgd.cpp:36->benchmarks/rosetta/spam-filter/src/sgd.cpp:70]   --->   Operation 29 'fmul' 'mul_i8' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.78>
ST_5 : Operation 30 [2/4] (2.78ns)   --->   "%mul_i8 = fmul i32 %scale_assign_read, i32 %bitcast_ln36" [benchmarks/rosetta/spam-filter/src/sgd.cpp:36->benchmarks/rosetta/spam-filter/src/sgd.cpp:70]   --->   Operation 30 'fmul' 'mul_i8' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.78>
ST_6 : Operation 31 [1/4] (2.78ns)   --->   "%mul_i8 = fmul i32 %scale_assign_read, i32 %bitcast_ln36" [benchmarks/rosetta/spam-filter/src/sgd.cpp:36->benchmarks/rosetta/spam-filter/src/sgd.cpp:70]   --->   Operation 31 'fmul' 'mul_i8' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 39 'ret' 'ret_ln0' <Predicate = (icmp_ln35)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.29>
ST_7 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i11 %i" [benchmarks/rosetta/spam-filter/src/sgd.cpp:35->benchmarks/rosetta/spam-filter/src/sgd.cpp:70]   --->   Operation 32 'zext' 'zext_ln35' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 33 [1/1] (0.00ns)   --->   "%specpipeline_ln35 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [benchmarks/rosetta/spam-filter/src/sgd.cpp:35->benchmarks/rosetta/spam-filter/src/sgd.cpp:70]   --->   Operation 33 'specpipeline' 'specpipeline_ln35' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 34 [1/1] (0.00ns)   --->   "%speclooptripcount_ln35 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024" [benchmarks/rosetta/spam-filter/src/sgd.cpp:35->benchmarks/rosetta/spam-filter/src/sgd.cpp:70]   --->   Operation 34 'speclooptripcount' 'speclooptripcount_ln35' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln35 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [benchmarks/rosetta/spam-filter/src/sgd.cpp:35->benchmarks/rosetta/spam-filter/src/sgd.cpp:70]   --->   Operation 35 'specloopname' 'specloopname_ln35' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 36 [1/1] (0.00ns)   --->   "%gradient_addr = getelementptr i32 %gradient, i64 0, i64 %zext_ln35" [benchmarks/rosetta/spam-filter/src/sgd.cpp:36->benchmarks/rosetta/spam-filter/src/sgd.cpp:70]   --->   Operation 36 'getelementptr' 'gradient_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 37 [1/1] (1.29ns)   --->   "%store_ln36 = store i32 %mul_i8, i10 %gradient_addr" [benchmarks/rosetta/spam-filter/src/sgd.cpp:36->benchmarks/rosetta/spam-filter/src/sgd.cpp:70]   --->   Operation 37 'store' 'store_ln36' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_7 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln35 = br void %for.inc.i12" [benchmarks/rosetta/spam-filter/src/sgd.cpp:35->benchmarks/rosetta/spam-filter/src/sgd.cpp:70]   --->   Operation 38 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 2.879ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln35', benchmarks/rosetta/spam-filter/src/sgd.cpp:35->benchmarks/rosetta/spam-filter/src/sgd.cpp:70) of constant 0 on local variable 'i', benchmarks/rosetta/spam-filter/src/sgd.cpp:35->benchmarks/rosetta/spam-filter/src/sgd.cpp:70 [9]  (0.460 ns)
	'load' operation 11 bit ('i', benchmarks/rosetta/spam-filter/src/sgd.cpp:35->benchmarks/rosetta/spam-filter/src/sgd.cpp:70) on local variable 'i', benchmarks/rosetta/spam-filter/src/sgd.cpp:35->benchmarks/rosetta/spam-filter/src/sgd.cpp:70 [12]  (0.000 ns)
	'add' operation 17 bit ('add_ln36', benchmarks/rosetta/spam-filter/src/sgd.cpp:36->benchmarks/rosetta/spam-filter/src/sgd.cpp:70) [22]  (1.122 ns)
	'getelementptr' operation 17 bit ('data_addr', benchmarks/rosetta/spam-filter/src/sgd.cpp:36->benchmarks/rosetta/spam-filter/src/sgd.cpp:70) [24]  (0.000 ns)
	'load' operation 32 bit ('data_load', benchmarks/rosetta/spam-filter/src/sgd.cpp:36->benchmarks/rosetta/spam-filter/src/sgd.cpp:70) on array 'data' [25]  (1.297 ns)

 <State 2>: 1.297ns
The critical path consists of the following:
	'load' operation 32 bit ('data_load', benchmarks/rosetta/spam-filter/src/sgd.cpp:36->benchmarks/rosetta/spam-filter/src/sgd.cpp:70) on array 'data' [25]  (1.297 ns)

 <State 3>: 2.787ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_i8', benchmarks/rosetta/spam-filter/src/sgd.cpp:36->benchmarks/rosetta/spam-filter/src/sgd.cpp:70) [27]  (2.787 ns)

 <State 4>: 2.787ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_i8', benchmarks/rosetta/spam-filter/src/sgd.cpp:36->benchmarks/rosetta/spam-filter/src/sgd.cpp:70) [27]  (2.787 ns)

 <State 5>: 2.787ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_i8', benchmarks/rosetta/spam-filter/src/sgd.cpp:36->benchmarks/rosetta/spam-filter/src/sgd.cpp:70) [27]  (2.787 ns)

 <State 6>: 2.787ns
The critical path consists of the following:
	'fmul' operation 32 bit ('mul_i8', benchmarks/rosetta/spam-filter/src/sgd.cpp:36->benchmarks/rosetta/spam-filter/src/sgd.cpp:70) [27]  (2.787 ns)

 <State 7>: 1.297ns
The critical path consists of the following:
	'getelementptr' operation 10 bit ('gradient_addr', benchmarks/rosetta/spam-filter/src/sgd.cpp:36->benchmarks/rosetta/spam-filter/src/sgd.cpp:70) [28]  (0.000 ns)
	'store' operation 0 bit ('store_ln36', benchmarks/rosetta/spam-filter/src/sgd.cpp:36->benchmarks/rosetta/spam-filter/src/sgd.cpp:70) of variable 'mul_i8', benchmarks/rosetta/spam-filter/src/sgd.cpp:36->benchmarks/rosetta/spam-filter/src/sgd.cpp:70 on array 'gradient' [29]  (1.297 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
