verilog_defaults -add -I FazyRV-ExoTiny/WdgRV/submodules/rggen-verilog-rtl/

read_verilog -sv -defer FazyRV-ExoTiny/FazyRV/rtl/fazyrv_hadd.v
read_verilog -sv -defer FazyRV-ExoTiny/FazyRV/rtl/fazyrv_fadd.v
read_verilog -sv -defer FazyRV-ExoTiny/FazyRV/rtl/fazyrv_cmp.v
read_verilog -sv -defer FazyRV-ExoTiny/FazyRV/rtl/fazyrv_decode.sv
read_verilog -sv -defer FazyRV-ExoTiny/FazyRV/rtl/fazyrv_decode_mem1.sv
read_verilog -sv -defer FazyRV-ExoTiny/FazyRV/rtl/fazyrv_alu.sv
read_verilog -sv -defer FazyRV-ExoTiny/FazyRV/rtl/fazyrv_cntrl.sv
read_verilog -sv -defer FazyRV-ExoTiny/FazyRV/rtl/fazyrv_spm_a.sv
read_verilog -sv -defer FazyRV-ExoTiny/FazyRV/rtl/fazyrv_spm_d.sv
read_verilog -sv -defer FazyRV-ExoTiny/FazyRV/rtl/fazyrv_pc.sv
read_verilog -sv -defer FazyRV-ExoTiny/FazyRV/rtl/fazyrv_shftreg.sv
read_verilog -sv -defer FazyRV-ExoTiny/FazyRV/rtl/fazyrv_ram_sp.sv
read_verilog -sv -defer FazyRV-ExoTiny/FazyRV/rtl/fazyrv_ram_dp.sv
read_verilog -sv -defer FazyRV-ExoTiny/FazyRV/rtl/fazyrv_rf_lut.sv
read_verilog -sv -defer FazyRV-ExoTiny/FazyRV/rtl/fazyrv_rf.sv
read_verilog -sv -defer FazyRV-ExoTiny/FazyRV/rtl/fazyrv_csr.sv
read_verilog -sv -defer FazyRV-ExoTiny/FazyRV/rtl/fazyrv_core.sv
read_verilog -sv -defer FazyRV-ExoTiny/FazyRV/rtl/fazyrv_top.sv
read_verilog -sv -defer FazyRV-ExoTiny/rtl/wb_qspi_mem.sv
read_verilog -sv -defer FazyRV-ExoTiny/rtl/wb_regs.sv
read_verilog -sv -defer FazyRV-ExoTiny/rtl/wb_spi.sv

read_verilog -sv -defer FazyRV-ExoTiny/WdgRV/submodules/rggen-verilog-rtl/rggen_bit_field.v
read_verilog -sv -defer FazyRV-ExoTiny/WdgRV/submodules/rggen-verilog-rtl/rggen_default_register.v
read_verilog -sv -defer FazyRV-ExoTiny/WdgRV/submodules/rggen-verilog-rtl/rggen_wishbone_adapter.v
read_verilog -sv -defer FazyRV-ExoTiny/WdgRV/submodules/rggen-verilog-rtl/rggen_adapter_common.v
read_verilog -sv -defer FazyRV-ExoTiny/WdgRV/submodules/rggen-verilog-rtl/rggen_register_common.v
read_verilog -sv -defer FazyRV-ExoTiny/WdgRV/submodules/rggen-verilog-rtl/rggen_mux.v
read_verilog -sv -defer FazyRV-ExoTiny/WdgRV/submodules/rggen-verilog-rtl/rggen_address_decoder.v
read_verilog -sv -defer FazyRV-ExoTiny/WdgRV/submodules/rggen-verilog-rtl/rggen_or_reducer.v
read_verilog -sv -defer FazyRV-ExoTiny/WdgRV/rtl/wdg_top.v
read_verilog -sv -defer FazyRV-ExoTiny/WdgRV/rtl/cntr.v
read_verilog -sv -defer FazyRV-ExoTiny/WdgRV/rtl/fsm.v
read_verilog -sv -defer FazyRV-ExoTiny/WdgRV/rtl/reg/wdgrv_regs.v
read_verilog -sv -defer FazyRV-ExoTiny/WdgRV/rtl/clkdiv.v
read_verilog -sv -defer FazyRV-ExoTiny/WdgRV/rtl/reset_ctrl.v
read_verilog -sv -defer FazyRV-ExoTiny/rtl/exotiny.sv



chparam -set CHUNKSIZE 4 exotiny
chparam -set CONF "MIN" exotiny
chparam -set RFTYPE "LOGIC" exotiny
chparam -set GPICNT 6 exotiny

hierarchy -check -top exotiny
proc_clean
proc_rmdead
proc_prune
proc_init
proc_arst
proc_rom
proc_mux
proc_dlatch
proc_dff
proc_memwr
proc_clean
check
opt_expr
flatten
opt_expr
opt_clean
opt -nodffe -nosdff
fsm
opt
wreduce
peepopt
opt_clean
alumacc
share
opt
memory -nomap
opt_clean
opt -fast -full
memory_map
opt -full
techmap
opt -fast
abc -fast
opt -fast
hierarchy -check
stat
check
opt_clean
clean -purge

write_verilog -noattr -nohex -nodec build/exotiny_preproc.v