( ( nil
  version "2.1"
  mapType "incremental"
  blockName "ALU_CHEAT_XOR"
  repList "hspiceD spice cmos_sch cmos.sch schematic"
  stopList "hspiceD spice"
  globalList "vss! vdd! VSS! VDD!"
  hierDelim "^"
  netlistDir "/gscratch/ece/courses/476/jarenas/jarenas_git/cad6/netlist/ALU_CHEAT_XOR/hspiceD/schematic/netlist"
 )
( net
( "VSS!" "vss!" )
( "vss!" "_gnet1" )
( "vdd!" "_gnet0" )
( "VDD!" "vdd!" )
 )
( model
( "cad6/MUX2_X1/schematic" "MUX2_X1" )
( "cad6/ALU_CHEAT_XOR/schematic" "ALU_CHEAT_XOR" )
( "cad6/XNOR2_X1/schematic" "XNOR2_X1" )
( "cad6/FA_X1/schematic" "FA_X1" )
( "cad6/NAND4_X1/schematic" "NAND4_X1" )
( "cad6/XOR2_X1/schematic" "XOR2_X1" )
( "cad6/INV_X4/schematic" "INV_X4" )
( "cad6/INV_X1/schematic" "INV_X1" )
( "cad6/4B_RCA/schematic" "cad6_4B_RCA_schematic" )
( "cad6/INVMUX2_X1/schematic" "INVMUX2_X1" )
( "cad6/NAND3_X1/schematic" "NAND3_X1" )
( "cad6/4B_CSA/schematic" "cad6_4B_CSA_schematic" )
( "cad6/NOR2_X1/schematic" "NOR2_X1" )
( "cad6/INVMUX4_X1/schematic" "INVMUX4_X1" )
( "cad6/NOR4_X1/schematic" "NOR4_X1" )
( "cad6/NAND2_X1/schematic" "NAND2_X1" )
( "cad6/LOGIC_UNIT/schematic" "LOGIC_UNIT" )
( "cad6/ARITMETIC_UNIT_CHEAT_XOR/schematic" "ARITMETIC_UNIT_CHEAT_XOR" )
( "cad6/16B_CSA/schematic" "cad6_16B_CSA_schematic" )
 )
( "NAND4_X1" "ihnl/cds10/map" )
( "INV_X4" "ihnl/cds8/map" )
( "NOR4_X1" "ihnl/cds9/map" )
( "LOGIC_UNIT" "ihnl/cds7/map" )
( "NAND3_X1" "ihnl/cds11/map" )
( "INV_X1" "ihnl/cds1/map" )
( "XNOR2_X1" "ihnl/cds5/map" )
( "ALU_CHEAT_XOR" "ihnl/cds18/map" )
( "XOR2_X1" "ihnl/cds16/map" )
( "INVMUX4_X1" "ihnl/cds3/map" )
( "cad6_4B_RCA_schematic" "ihnl/cds13/map" )
( "INVMUX2_X1" "ihnl/cds2/map" )
( "FA_X1" "ihnl/cds12/map" )
( "NAND2_X1" "ihnl/cds4/map" )
( "ARITMETIC_UNIT_CHEAT_XOR" "ihnl/cds17/map" )
( "NOR2_X1" "ihnl/cds6/map" )
( "cad6_16B_CSA_schematic" "ihnl/cds15/map" )
( "cad6_4B_CSA_schematic" "ihnl/cds14/map" )
( "MUX2_X1" "ihnl/cds0/map" )
 )
