Simulator report for adc_read
Fri Dec 22 16:01:40 2023
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------+
; Simulator Summary                           ;
+-----------------------------+---------------+
; Type                        ; Value         ;
+-----------------------------+---------------+
; Simulation Start Time       ; 0 ps          ;
; Simulation End Time         ; 10.0 ms       ;
; Simulation Netlist Size     ; 262 nodes     ;
; Simulation Coverage         ;      80.41 %  ;
; Total Number of Transitions ; 157799        ;
; Simulation Breakpoints      ; 0             ;
; Family                      ; MAX II        ;
; Device                      ; EPM1270F256A5 ;
+-----------------------------+---------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Timing     ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      80.41 % ;
; Total nodes checked                                 ; 262          ;
; Total output ports checked                          ; 393          ;
; Total output ports with complete 1/0-value coverage ; 316          ;
; Total output ports with no 1/0-value coverage       ; 67           ;
; Total output ports with no 1-value coverage         ; 68           ;
; Total output ports with no 0-value coverage         ; 76           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                           ; Output Port Name                                                                                                                                              ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |adc_read|Start~reg0                                                                                                                                ; |adc_read|Start~reg0                                                                                                                                          ; regout           ;
; |adc_read|LED_TR[3]~reg0                                                                                                                            ; |adc_read|LED_TR[3]~reg0                                                                                                                                      ; regout           ;
; |adc_read|LED_TR[4]~reg0                                                                                                                            ; |adc_read|LED_TR[4]~reg0                                                                                                                                      ; regout           ;
; |adc_read|LED_TR[5]~reg0                                                                                                                            ; |adc_read|LED_TR[5]~reg0                                                                                                                                      ; regout           ;
; |adc_read|LED_CH[1]~reg0                                                                                                                            ; |adc_read|LED_CH[1]~reg0                                                                                                                                      ; regout           ;
; |adc_read|LED_CH[2]~reg0                                                                                                                            ; |adc_read|LED_CH[2]~reg0                                                                                                                                      ; regout           ;
; |adc_read|LED_CH[4]~reg0                                                                                                                            ; |adc_read|LED_CH[4]~reg0                                                                                                                                      ; regout           ;
; |adc_read|LED_CH[5]~reg0                                                                                                                            ; |adc_read|LED_CH[5]~reg0                                                                                                                                      ; regout           ;
; |adc_read|LED_CH[6]~reg0                                                                                                                            ; |adc_read|LED_CH[6]~reg0                                                                                                                                      ; regout           ;
; |adc_read|LED_DV[0]~reg0                                                                                                                            ; |adc_read|LED_DV[0]~reg0                                                                                                                                      ; regout           ;
; |adc_read|LED_DV[1]~reg0                                                                                                                            ; |adc_read|LED_DV[1]~reg0                                                                                                                                      ; regout           ;
; |adc_read|LED_DV[3]~reg0                                                                                                                            ; |adc_read|LED_DV[3]~reg0                                                                                                                                      ; regout           ;
; |adc_read|LED_DV[4]~reg0                                                                                                                            ; |adc_read|LED_DV[4]~reg0                                                                                                                                      ; regout           ;
; |adc_read|LED_DV[5]~reg0                                                                                                                            ; |adc_read|LED_DV[5]~reg0                                                                                                                                      ; regout           ;
; |adc_read|LED_DV[6]~reg0                                                                                                                            ; |adc_read|LED_DV[6]~reg0                                                                                                                                      ; regout           ;
; |adc_read|Add0~0                                                                                                                                    ; |adc_read|Add0~0                                                                                                                                              ; combout          ;
; |adc_read|Add0~0                                                                                                                                    ; |adc_read|Add0~2                                                                                                                                              ; cout0            ;
; |adc_read|Add0~0                                                                                                                                    ; |adc_read|Add0~2COUT1_94                                                                                                                                      ; cout1            ;
; |adc_read|Add0~5                                                                                                                                    ; |adc_read|Add0~5                                                                                                                                              ; combout          ;
; |adc_read|Add0~5                                                                                                                                    ; |adc_read|Add0~7                                                                                                                                              ; cout0            ;
; |adc_read|Add0~5                                                                                                                                    ; |adc_read|Add0~7COUT1_96                                                                                                                                      ; cout1            ;
; |adc_read|Add0~10                                                                                                                                   ; |adc_read|Add0~10                                                                                                                                             ; combout          ;
; |adc_read|Add0~10                                                                                                                                   ; |adc_read|Add0~12                                                                                                                                             ; cout             ;
; |adc_read|Add0~15                                                                                                                                   ; |adc_read|Add0~15                                                                                                                                             ; combout          ;
; |adc_read|Add0~15                                                                                                                                   ; |adc_read|Add0~17COUT1_98                                                                                                                                     ; cout1            ;
; |adc_read|LessThan0~0                                                                                                                               ; |adc_read|LessThan0~0                                                                                                                                         ; combout          ;
; |adc_read|Add0~20                                                                                                                                   ; |adc_read|Add0~20                                                                                                                                             ; combout          ;
; |adc_read|Add0~20                                                                                                                                   ; |adc_read|Add0~22                                                                                                                                             ; cout             ;
; |adc_read|Add0~25                                                                                                                                   ; |adc_read|Add0~25                                                                                                                                             ; combout          ;
; |adc_read|Add0~25                                                                                                                                   ; |adc_read|Add0~27                                                                                                                                             ; cout0            ;
; |adc_read|Add0~30                                                                                                                                   ; |adc_read|Add0~30                                                                                                                                             ; combout          ;
; |adc_read|Add0~30                                                                                                                                   ; |adc_read|Add0~32                                                                                                                                             ; cout0            ;
; |adc_read|Add0~35                                                                                                                                   ; |adc_read|Add0~35                                                                                                                                             ; combout          ;
; |adc_read|Add0~35                                                                                                                                   ; |adc_read|Add0~37                                                                                                                                             ; cout0            ;
; |adc_read|LessThan0~1                                                                                                                               ; |adc_read|LessThan0~1                                                                                                                                         ; combout          ;
; |adc_read|Add0~40                                                                                                                                   ; |adc_read|Add0~40                                                                                                                                             ; combout          ;
; |adc_read|Add0~40                                                                                                                                   ; |adc_read|Add0~42                                                                                                                                             ; cout0            ;
; |adc_read|Add0~45                                                                                                                                   ; |adc_read|Add0~45                                                                                                                                             ; combout          ;
; |adc_read|Add0~45                                                                                                                                   ; |adc_read|Add0~47                                                                                                                                             ; cout             ;
; |adc_read|Add0~50                                                                                                                                   ; |adc_read|Add0~50                                                                                                                                             ; combout          ;
; |adc_read|LessThan0~2                                                                                                                               ; |adc_read|LessThan0~2                                                                                                                                         ; combout          ;
; |adc_read|LessThan0~3                                                                                                                               ; |adc_read|LessThan0~3                                                                                                                                         ; combout          ;
; |adc_read|Add0~65                                                                                                                                   ; |adc_read|Add0~65                                                                                                                                             ; combout          ;
; |adc_read|Add0~65                                                                                                                                   ; |adc_read|Add0~67COUT1_100                                                                                                                                    ; cout1            ;
; |adc_read|Add0~70                                                                                                                                   ; |adc_read|Add0~70                                                                                                                                             ; combout          ;
; |adc_read|Add0~70                                                                                                                                   ; |adc_read|Add0~72COUT1_102                                                                                                                                    ; cout1            ;
; |adc_read|Add0~75                                                                                                                                   ; |adc_read|Add0~75                                                                                                                                             ; combout          ;
; |adc_read|Add0~75                                                                                                                                   ; |adc_read|Add0~77COUT1_104                                                                                                                                    ; cout1            ;
; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~0  ; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~0            ; combout          ;
; |adc_read|LED_TR[0]~reg0                                                                                                                            ; |adc_read|Mux6~0                                                                                                                                              ; combout          ;
; |adc_read|LED_TR[0]~reg0                                                                                                                            ; |adc_read|LED_TR[0]~reg0                                                                                                                                      ; regout           ;
; |adc_read|LED_TR[0]~0                                                                                                                               ; |adc_read|LED_TR[0]~0                                                                                                                                         ; combout          ;
; |adc_read|LED_TR[0]~1                                                                                                                               ; |adc_read|LED_TR[0]~1                                                                                                                                         ; combout          ;
; |adc_read|LED_TR[0]~2                                                                                                                               ; |adc_read|LED_TR[0]~2                                                                                                                                         ; combout          ;
; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~0  ; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~0            ; combout          ;
; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~0  ; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~0            ; combout          ;
; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~0  ; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~0            ; combout          ;
; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~0  ; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~0            ; combout          ;
; |adc_read|LED_CH[0]~0                                                                                                                               ; |adc_read|LED_CH[0]~0                                                                                                                                         ; combout          ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_7|add_sub_cella[2]~0  ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_7|add_sub_cella[2]~0            ; combout          ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_7|add_sub_cella[1]    ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_7|add_sub_cella[1]              ; combout          ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_7|add_sub_cella[1]    ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_7|add_sub_cella[1]~COUT         ; cout0            ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_7|add_sub_cella[1]    ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_7|add_sub_cella[1]~COUTCOUT1_35 ; cout1            ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[36]~0                            ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[36]~0                                      ; combout          ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_7|add_sub_cella[2]~5  ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_7|add_sub_cella[2]~5            ; combout          ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_7|add_sub_cella[2]~5  ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_7|add_sub_cella[2]~7            ; cout0            ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_7|add_sub_cella[2]~5  ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_7|add_sub_cella[2]~7COUT1_41    ; cout1            ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~0  ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~0            ; combout          ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~5  ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~5            ; combout          ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~5  ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~7            ; cout0            ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~5  ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~7COUT1_39    ; cout1            ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[32]~1                            ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[32]~1                                      ; combout          ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~0  ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~0            ; combout          ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_5|add_sub_cella[1]    ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_5|add_sub_cella[1]              ; combout          ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_5|add_sub_cella[1]    ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_5|add_sub_cella[1]~COUT         ; cout0            ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_5|add_sub_cella[1]    ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_5|add_sub_cella[1]~COUTCOUT1_35 ; cout1            ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[32]~2                            ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[32]~2                                      ; combout          ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[38]~3                            ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[38]~3                                      ; combout          ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_7|add_sub_cella[2]~10 ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_7|add_sub_cella[2]~10           ; combout          ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_7|add_sub_cella[2]~10 ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_7|add_sub_cella[2]~12           ; cout0            ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_7|add_sub_cella[2]~10 ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_7|add_sub_cella[2]~12COUT1_39   ; cout1            ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[31]~5                            ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[31]~5                                      ; combout          ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[37]~6                            ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[37]~6                                      ; combout          ;
; |adc_read|LED_DV[0]~0                                                                                                                               ; |adc_read|LED_DV[0]~0                                                                                                                                         ; combout          ;
; |adc_read|cnt[0]                                                                                                                                    ; |adc_read|cnt[0]                                                                                                                                              ; regout           ;
; |adc_read|cnt[1]                                                                                                                                    ; |adc_read|cnt[1]                                                                                                                                              ; regout           ;
; |adc_read|cnt[2]                                                                                                                                    ; |adc_read|cnt[2]                                                                                                                                              ; regout           ;
; |adc_read|cnt[3]                                                                                                                                    ; |adc_read|cnt[3]                                                                                                                                              ; regout           ;
; |adc_read|cnt[7]                                                                                                                                    ; |adc_read|cnt[7]                                                                                                                                              ; regout           ;
; |adc_read|cnt[8]                                                                                                                                    ; |adc_read|cnt[8]                                                                                                                                              ; regout           ;
; |adc_read|cnt[9]                                                                                                                                    ; |adc_read|cnt[9]                                                                                                                                              ; regout           ;
; |adc_read|cnt[10]                                                                                                                                   ; |adc_read|cnt[10]                                                                                                                                             ; regout           ;
; |adc_read|cnt[11]                                                                                                                                   ; |adc_read|cnt[11]                                                                                                                                             ; regout           ;
; |adc_read|cnt[12]                                                                                                                                   ; |adc_read|cnt[12]                                                                                                                                             ; regout           ;
; |adc_read|cnt[4]                                                                                                                                    ; |adc_read|cnt[4]                                                                                                                                              ; regout           ;
; |adc_read|cnt[5]                                                                                                                                    ; |adc_read|cnt[5]                                                                                                                                              ; regout           ;
; |adc_read|cnt[6]                                                                                                                                    ; |adc_read|cnt[6]                                                                                                                                              ; regout           ;
; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~5  ; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~5            ; combout          ;
; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~7  ; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~7            ; cout0            ;
; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~5  ; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~5            ; combout          ;
; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~5  ; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~7            ; cout0            ;
; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~5  ; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~7COUT1_33    ; cout1            ;
; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~7  ; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~7            ; cout0            ;
; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~7  ; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~7COUT1_39    ; cout1            ;
; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~7  ; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~7            ; cout0            ;
; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~7  ; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~7COUT1_39    ; cout1            ;
; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~7  ; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~7            ; cout0            ;
; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~7  ; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~7COUT1_37    ; cout1            ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_7|add_sub_cella[2]~17 ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_7|add_sub_cella[2]~17           ; cout0            ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_7|add_sub_cella[2]~17 ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_7|add_sub_cella[2]~17COUT1_43   ; cout1            ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~12 ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~12           ; cout0            ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~12 ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~12COUT1_43   ; cout1            ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[26]~7                            ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[26]~7                                      ; combout          ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[26]~8                            ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[26]~8                                      ; combout          ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~7  ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~7            ; cout0            ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~7  ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~7COUT1_43    ; cout1            ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_7|add_sub_cella[2]~22 ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_7|add_sub_cella[2]~22           ; cout0            ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_7|add_sub_cella[2]~22 ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_7|add_sub_cella[2]~22COUT1_37   ; cout1            ;
; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~10 ; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~10           ; combout          ;
; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~10 ; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~12           ; cout             ;
; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~12 ; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~12           ; cout0            ;
; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~0  ; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~0            ; combout          ;
; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~0  ; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~2            ; cout             ;
; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~0  ; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~0            ; combout          ;
; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[62]~0                            ; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[62]~0                                      ; combout          ;
; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~5  ; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~5            ; combout          ;
; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~5  ; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~7            ; cout0            ;
; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[62]~1                            ; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[62]~1                                      ; combout          ;
; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~10 ; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~10           ; combout          ;
; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~10 ; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~12           ; cout0            ;
; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~10 ; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~12COUT1_31   ; cout1            ;
; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~10 ; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~10           ; combout          ;
; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~10 ; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~12           ; cout0            ;
; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~10 ; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~12COUT1_44   ; cout1            ;
; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[61]~2                            ; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[61]~2                                      ; combout          ;
; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~10 ; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~10           ; combout          ;
; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~10 ; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~12           ; cout             ;
; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|StageOut[17]~0                            ; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|StageOut[17]~0                                      ; combout          ;
; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|StageOut[23]~1                            ; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|StageOut[23]~1                                      ; combout          ;
; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~10 ; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~10           ; combout          ;
; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~10 ; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~12           ; cout0            ;
; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~10 ; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~12COUT1_37   ; cout1            ;
; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|StageOut[23]~2                            ; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|StageOut[23]~2                                      ; combout          ;
; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~10 ; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~10           ; combout          ;
; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~10 ; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~12           ; cout0            ;
; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~10 ; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~12COUT1_37   ; cout1            ;
; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|StageOut[18]~3                            ; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|StageOut[18]~3                                      ; combout          ;
; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|StageOut[18]~4                            ; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|StageOut[18]~4                                      ; combout          ;
; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|StageOut[16]~5                            ; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|StageOut[16]~5                                      ; combout          ;
; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]    ; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]              ; combout          ;
; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]    ; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT         ; cout0            ;
; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]    ; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUTCOUT1_27 ; cout1            ;
; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|StageOut[22]~6                            ; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|StageOut[22]~6                                      ; combout          ;
; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~15 ; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~15           ; combout          ;
; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~15 ; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~17           ; cout0            ;
; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~15 ; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~17COUT1_35   ; cout1            ;
; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|StageOut[28]~7                            ; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|StageOut[28]~7                                      ; combout          ;
; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|StageOut[28]~8                            ; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|StageOut[28]~8                                      ; combout          ;
; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~12 ; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~12           ; cout0            ;
; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~12 ; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~12COUT1_35   ; cout1            ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~0  ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~0            ; combout          ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]    ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]              ; combout          ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]    ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~COUT         ; cout0            ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]    ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~COUTCOUT1_35 ; cout1            ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[27]~9                            ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[27]~9                                      ; combout          ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~10 ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~10           ; combout          ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~10 ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~12           ; cout0            ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~10 ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~12COUT1_39   ; cout1            ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[33]~10                           ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[33]~10                                     ; combout          ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~20 ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~20           ; combout          ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~20 ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~22           ; cout0            ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~20 ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~22COUT1_41   ; cout1            ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[33]~11                           ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[33]~11                                     ; combout          ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]    ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]              ; combout          ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]    ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUT         ; cout0            ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]    ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[1]~COUTCOUT1_29 ; cout1            ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[22]~12                           ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[22]~12                                     ; combout          ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~5  ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~5            ; combout          ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~5  ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~7            ; cout0            ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~5  ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~7COUT1_39    ; cout1            ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[28]~13                           ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[28]~13                                     ; combout          ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~15 ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~15           ; combout          ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~15 ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~17           ; cout0            ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~15 ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~17COUT1_41   ; cout1            ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[28]~14                           ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[28]~14                                     ; combout          ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~5  ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~5            ; combout          ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~5  ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~7            ; cout0            ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~5  ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~7COUT1_33    ; cout1            ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[23]~15                           ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[23]~15                                     ; combout          ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~10 ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~10           ; combout          ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~10 ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~12           ; cout0            ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~10 ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~12COUT1_41   ; cout1            ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[23]~16                           ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[23]~16                                     ; combout          ;
; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~15 ; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~15           ; combout          ;
; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~15 ; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~17           ; cout0            ;
; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~15 ; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~17COUT1_44   ; cout1            ;
; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[53]~2                            ; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[53]~2                                      ; combout          ;
; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~17 ; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~17           ; cout             ;
; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~15 ; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~15           ; combout          ;
; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~17 ; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~17           ; cout0            ;
; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[53]~5                            ; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[53]~5                                      ; combout          ;
; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[61]~7                            ; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[61]~7                                      ; combout          ;
; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~17 ; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~17           ; cout0            ;
; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~17 ; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~17COUT1_29   ; cout1            ;
; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~20 ; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~20           ; combout          ;
; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~20 ; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~22           ; cout0            ;
; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~20 ; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~22COUT1_42   ; cout1            ;
; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[52]~8                            ; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[52]~8                                      ; combout          ;
; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~20 ; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~20           ; combout          ;
; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~20 ; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~22           ; cout0            ;
; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~20 ; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~22COUT1_50   ; cout1            ;
; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|StageOut[17]~9                            ; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|StageOut[17]~9                                      ; combout          ;
; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|StageOut[22]~10                           ; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|StageOut[22]~10                                     ; combout          ;
; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~15 ; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~15           ; combout          ;
; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~15 ; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~17           ; cout0            ;
; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~15 ; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~17COUT1_35   ; cout1            ;
; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[60]~10                           ; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[60]~10                                     ; combout          ;
; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[60]~11                           ; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[60]~11                                     ; combout          ;
; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|StageOut[16]~11                           ; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|StageOut[16]~11                                     ; combout          ;
; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~22 ; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~22           ; cout0            ;
; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~22 ; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~22COUT1_33   ; cout1            ;
; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|StageOut[21]~12                           ; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|StageOut[21]~12                                     ; combout          ;
; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]    ; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]              ; combout          ;
; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]    ; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~COUT         ; cout0            ;
; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]    ; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_4|add_sub_cella[1]~COUTCOUT1_41 ; cout1            ;
; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|StageOut[27]~13                           ; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|StageOut[27]~13                                     ; combout          ;
; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|StageOut[27]~14                           ; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|StageOut[27]~14                                     ; combout          ;
; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~17 ; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~17           ; cout0            ;
; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~17 ; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~17COUT1_33   ; cout1            ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~17 ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~17           ; cout0            ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~17 ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~17COUT1_43   ; cout1            ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[21]~17                           ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[21]~17                                     ; combout          ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[21]~18                           ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[21]~18                                     ; combout          ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~22 ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~22           ; cout0            ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~22 ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~22COUT1_37   ; cout1            ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[27]~19                           ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[27]~19                                     ; combout          ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~10 ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~10           ; combout          ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[16]~20                           ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[16]~20                                     ; combout          ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~22 ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~22           ; cout0            ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~22 ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~22COUT1_37   ; cout1            ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[22]~22                           ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[22]~22                                     ; combout          ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~17 ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~17           ; cout0            ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~17 ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~17COUT1_31   ; cout1            ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[17]~23                           ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[17]~23                                     ; combout          ;
; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~20 ; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~20           ; combout          ;
; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~20 ; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~22           ; cout0            ;
; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~20 ; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~22COUT1_42   ; cout1            ;
; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[52]~4                            ; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[52]~4                                      ; combout          ;
; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~22 ; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~22           ; cout0            ;
; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~22 ; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~22COUT1_46   ; cout1            ;
; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~27 ; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~27           ; cout0            ;
; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~27 ; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~27COUT1_40   ; cout1            ;
; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[51]~17                           ; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[51]~17                                     ; combout          ;
; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~25 ; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~25           ; combout          ;
; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~25 ; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~27           ; cout0            ;
; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~25 ; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~27COUT1_48   ; cout1            ;
; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|StageOut[21]~15                           ; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|StageOut[21]~15                                     ; combout          ;
; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~22 ; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~22           ; cout0            ;
; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~22 ; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~22COUT1_33   ; cout1            ;
; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[59]~19                           ; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[59]~19                                     ; combout          ;
; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]    ; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]              ; combout          ;
; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]    ; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~COUT         ; cout0            ;
; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]    ; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~COUTCOUT1_48 ; cout1            ;
; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[59]~20                           ; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[59]~20                                     ; combout          ;
; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|StageOut[26]~16                           ; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|StageOut[26]~16                                     ; combout          ;
; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_5|add_sub_cella[1]    ; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_5|add_sub_cella[1]              ; combout          ;
; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_5|add_sub_cella[1]    ; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_5|add_sub_cella[1]~COUT         ; cout0            ;
; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_5|add_sub_cella[1]    ; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_5|add_sub_cella[1]~COUTCOUT1_41 ; cout1            ;
; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|StageOut[26]~17                           ; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|StageOut[26]~17                                     ; combout          ;
; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~22 ; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~22           ; cout0            ;
; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~22 ; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~22COUT1_31   ; cout1            ;
; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~27 ; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~27           ; cout0            ;
; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~27 ; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~27COUT1_40   ; cout1            ;
; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[51]~6                            ; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[51]~6                                      ; combout          ;
; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~27 ; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~27           ; cout0            ;
; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~27 ; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~27COUT1_44   ; cout1            ;
; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[50]~24                           ; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[50]~24                                     ; combout          ;
; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[58]~26                           ; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[58]~26                                     ; combout          ;
; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|StageOut[25]~18                           ; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|StageOut[25]~18                                     ; combout          ;
; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|StageOut[25]~19                           ; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|StageOut[25]~19                                     ; combout          ;
; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]    ; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]              ; combout          ;
; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]    ; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~COUT         ; cout0            ;
; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]    ; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[2]~COUTCOUT1_48 ; cout1            ;
; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[50]~8                            ; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[50]~8                                      ; combout          ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_7|add_sub_cella[2]~27 ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_7|add_sub_cella[2]~27           ; combout          ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~27 ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~27           ; combout          ;
; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~20 ; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~20           ; combout          ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~27 ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~27           ; combout          ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~22 ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~22           ; combout          ;
; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~25 ; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_4|add_sub_cella[2]~25           ; combout          ;
; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~32 ; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~32           ; combout          ;
; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~25 ; |adc_read|lpm_divide:Div1|lpm_divide_pvl:auto_generated|sign_div_unsign_akh:divider|alt_u_div_fie:divider|add_sub_i7c:add_sub_5|add_sub_cella[2]~25           ; combout          ;
; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~32 ; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~32           ; combout          ;
; |adc_read|clk                                                                                                                                       ; |adc_read|clk~corein                                                                                                                                          ; combout          ;
; |adc_read|D[1]                                                                                                                                      ; |adc_read|D[1]~corein                                                                                                                                         ; combout          ;
; |adc_read|D[3]                                                                                                                                      ; |adc_read|D[3]~corein                                                                                                                                         ; combout          ;
; |adc_read|D[0]                                                                                                                                      ; |adc_read|D[0]~corein                                                                                                                                         ; combout          ;
; |adc_read|D[6]                                                                                                                                      ; |adc_read|D[6]~corein                                                                                                                                         ; combout          ;
; |adc_read|D[5]                                                                                                                                      ; |adc_read|D[5]~corein                                                                                                                                         ; combout          ;
; |adc_read|D[4]                                                                                                                                      ; |adc_read|D[4]~corein                                                                                                                                         ; combout          ;
; |adc_read|Start                                                                                                                                     ; |adc_read|Start                                                                                                                                               ; padio            ;
; |adc_read|LED_TR[0]                                                                                                                                 ; |adc_read|LED_TR[0]                                                                                                                                           ; padio            ;
; |adc_read|LED_TR[3]                                                                                                                                 ; |adc_read|LED_TR[3]                                                                                                                                           ; padio            ;
; |adc_read|LED_TR[4]                                                                                                                                 ; |adc_read|LED_TR[4]                                                                                                                                           ; padio            ;
; |adc_read|LED_TR[5]                                                                                                                                 ; |adc_read|LED_TR[5]                                                                                                                                           ; padio            ;
; |adc_read|LED_CH[1]                                                                                                                                 ; |adc_read|LED_CH[1]                                                                                                                                           ; padio            ;
; |adc_read|LED_CH[2]                                                                                                                                 ; |adc_read|LED_CH[2]                                                                                                                                           ; padio            ;
; |adc_read|LED_CH[4]                                                                                                                                 ; |adc_read|LED_CH[4]                                                                                                                                           ; padio            ;
; |adc_read|LED_CH[5]                                                                                                                                 ; |adc_read|LED_CH[5]                                                                                                                                           ; padio            ;
; |adc_read|LED_CH[6]                                                                                                                                 ; |adc_read|LED_CH[6]                                                                                                                                           ; padio            ;
; |adc_read|LED_DV[0]                                                                                                                                 ; |adc_read|LED_DV[0]                                                                                                                                           ; padio            ;
; |adc_read|LED_DV[1]                                                                                                                                 ; |adc_read|LED_DV[1]                                                                                                                                           ; padio            ;
; |adc_read|LED_DV[3]                                                                                                                                 ; |adc_read|LED_DV[3]                                                                                                                                           ; padio            ;
; |adc_read|LED_DV[4]                                                                                                                                 ; |adc_read|LED_DV[4]                                                                                                                                           ; padio            ;
; |adc_read|LED_DV[5]                                                                                                                                 ; |adc_read|LED_DV[5]                                                                                                                                           ; padio            ;
; |adc_read|LED_DV[6]                                                                                                                                 ; |adc_read|LED_DV[6]                                                                                                                                           ; padio            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                           ; Output Port Name                                                                                                                                              ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |adc_read|Add0~15                                                                                                                                   ; |adc_read|Add0~17                                                                                                                                             ; cout0            ;
; |adc_read|Add0~25                                                                                                                                   ; |adc_read|Add0~27COUT1_106                                                                                                                                    ; cout1            ;
; |adc_read|Add0~30                                                                                                                                   ; |adc_read|Add0~32COUT1_108                                                                                                                                    ; cout1            ;
; |adc_read|Add0~35                                                                                                                                   ; |adc_read|Add0~37COUT1_110                                                                                                                                    ; cout1            ;
; |adc_read|Add0~40                                                                                                                                   ; |adc_read|Add0~42COUT1_112                                                                                                                                    ; cout1            ;
; |adc_read|Add0~50                                                                                                                                   ; |adc_read|Add0~52                                                                                                                                             ; cout0            ;
; |adc_read|Add0~50                                                                                                                                   ; |adc_read|Add0~52COUT1_114                                                                                                                                    ; cout1            ;
; |adc_read|Add0~55                                                                                                                                   ; |adc_read|Add0~55                                                                                                                                             ; combout          ;
; |adc_read|Add0~55                                                                                                                                   ; |adc_read|Add0~57                                                                                                                                             ; cout0            ;
; |adc_read|Add0~55                                                                                                                                   ; |adc_read|Add0~57COUT1_116                                                                                                                                    ; cout1            ;
; |adc_read|Add0~60                                                                                                                                   ; |adc_read|Add0~60                                                                                                                                             ; combout          ;
; |adc_read|Add0~65                                                                                                                                   ; |adc_read|Add0~67                                                                                                                                             ; cout0            ;
; |adc_read|Add0~70                                                                                                                                   ; |adc_read|Add0~72                                                                                                                                             ; cout0            ;
; |adc_read|Add0~75                                                                                                                                   ; |adc_read|Add0~77                                                                                                                                             ; cout0            ;
; |adc_read|LED_TR[6]~reg0                                                                                                                            ; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~0            ; combout          ;
; |adc_read|LED_TR[6]~reg0                                                                                                                            ; |adc_read|LED_TR[6]~reg0                                                                                                                                      ; regout           ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[31]~4                            ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[31]~4                                      ; combout          ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_6|add_sub_cella[1]    ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_6|add_sub_cella[1]              ; combout          ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_6|add_sub_cella[1]    ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_6|add_sub_cella[1]~COUT         ; cout0            ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_6|add_sub_cella[1]    ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_6|add_sub_cella[1]~COUTCOUT1_35 ; cout1            ;
; |adc_read|cnt[14]                                                                                                                                   ; |adc_read|cnt[14]                                                                                                                                             ; regout           ;
; |adc_read|cnt[15]                                                                                                                                   ; |adc_read|cnt[15]                                                                                                                                             ; regout           ;
; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~5  ; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~7            ; cout0            ;
; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~5  ; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~7COUT1_46    ; cout1            ;
; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~7  ; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~7COUT1_50    ; cout1            ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~17 ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~17           ; cout0            ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~17 ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~17COUT1_37   ; cout1            ;
; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[54]~0                            ; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[54]~0                                      ; combout          ;
; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[54]~1                            ; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[54]~1                                      ; combout          ;
; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~12 ; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~12COUT1_48   ; cout1            ;
; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~5  ; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~5            ; combout          ;
; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~5  ; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~7COUT1_52    ; cout1            ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~0  ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~0            ; combout          ;
; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[53]~3                            ; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[53]~3                                      ; combout          ;
; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~15 ; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~17           ; cout0            ;
; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~15 ; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~17COUT1_46   ; cout1            ;
; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~17 ; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~17COUT1_54   ; cout1            ;
; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[53]~6                            ; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[53]~6                                      ; combout          ;
; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[52]~9                            ; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[52]~9                                      ; combout          ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~10 ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~12           ; cout0            ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~10 ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~12COUT1_35   ; cout1            ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[16]~21                           ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[16]~21                                     ; combout          ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[17]~24                           ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[17]~24                                     ; combout          ;
; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[52]~5                            ; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[52]~5                                      ; combout          ;
; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[54]~15                           ; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[54]~15                                     ; combout          ;
; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[54]~16                           ; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[54]~16                                     ; combout          ;
; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[51]~18                           ; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[51]~18                                     ; combout          ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[18]~25                           ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[18]~25                                     ; combout          ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[18]~26                           ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[18]~26                                     ; combout          ;
; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[51]~7                            ; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[51]~7                                      ; combout          ;
; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[50]~25                           ; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[50]~25                                     ; combout          ;
; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~32 ; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~32           ; cout0            ;
; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~32 ; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~32COUT1_46   ; cout1            ;
; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[2]    ; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[2]              ; combout          ;
; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[2]    ; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[2]~COUT         ; cout0            ;
; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[2]    ; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[2]~COUTCOUT1_56 ; cout1            ;
; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[58]~27                           ; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[58]~27                                     ; combout          ;
; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[50]~9                            ; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[50]~9                                      ; combout          ;
; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~32 ; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~32           ; cout0            ;
; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~32 ; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~32COUT1_42   ; cout1            ;
; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[49]~10                           ; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[49]~10                                     ; combout          ;
; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[49]~11                           ; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[49]~11                                     ; combout          ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~27 ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~27           ; combout          ;
; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~37 ; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~37           ; combout          ;
; |adc_read|D[2]                                                                                                                                      ; |adc_read|D[2]~corein                                                                                                                                         ; combout          ;
; |adc_read|D[7]                                                                                                                                      ; |adc_read|D[7]~corein                                                                                                                                         ; combout          ;
; |adc_read|LED_TR[1]                                                                                                                                 ; |adc_read|LED_TR[1]                                                                                                                                           ; padio            ;
; |adc_read|LED_TR[6]                                                                                                                                 ; |adc_read|LED_TR[6]                                                                                                                                           ; padio            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                           ; Output Port Name                                                                                                                                              ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |adc_read|LED_TR[2]~reg0                                                                                                                            ; |adc_read|LED_TR[2]~reg0                                                                                                                                      ; regout           ;
; |adc_read|LED_CH[0]~reg0                                                                                                                            ; |adc_read|LED_CH[0]~reg0                                                                                                                                      ; regout           ;
; |adc_read|LED_CH[3]~reg0                                                                                                                            ; |adc_read|LED_CH[3]~reg0                                                                                                                                      ; regout           ;
; |adc_read|LED_DV[2]~reg0                                                                                                                            ; |adc_read|LED_DV[2]~reg0                                                                                                                                      ; regout           ;
; |adc_read|Add0~15                                                                                                                                   ; |adc_read|Add0~17                                                                                                                                             ; cout0            ;
; |adc_read|Add0~25                                                                                                                                   ; |adc_read|Add0~27COUT1_106                                                                                                                                    ; cout1            ;
; |adc_read|Add0~30                                                                                                                                   ; |adc_read|Add0~32COUT1_108                                                                                                                                    ; cout1            ;
; |adc_read|Add0~35                                                                                                                                   ; |adc_read|Add0~37COUT1_110                                                                                                                                    ; cout1            ;
; |adc_read|Add0~40                                                                                                                                   ; |adc_read|Add0~42COUT1_112                                                                                                                                    ; cout1            ;
; |adc_read|Add0~50                                                                                                                                   ; |adc_read|Add0~52                                                                                                                                             ; cout0            ;
; |adc_read|Add0~55                                                                                                                                   ; |adc_read|Add0~55                                                                                                                                             ; combout          ;
; |adc_read|Add0~55                                                                                                                                   ; |adc_read|Add0~57                                                                                                                                             ; cout0            ;
; |adc_read|Add0~55                                                                                                                                   ; |adc_read|Add0~57COUT1_116                                                                                                                                    ; cout1            ;
; |adc_read|Add0~60                                                                                                                                   ; |adc_read|Add0~60                                                                                                                                             ; combout          ;
; |adc_read|Add0~65                                                                                                                                   ; |adc_read|Add0~67                                                                                                                                             ; cout0            ;
; |adc_read|Add0~70                                                                                                                                   ; |adc_read|Add0~72                                                                                                                                             ; cout0            ;
; |adc_read|Add0~75                                                                                                                                   ; |adc_read|Add0~77                                                                                                                                             ; cout0            ;
; |adc_read|LED_TR[6]~reg0                                                                                                                            ; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~0            ; combout          ;
; |adc_read|LED_TR[6]~reg0                                                                                                                            ; |adc_read|LED_TR[6]~reg0                                                                                                                                      ; regout           ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[31]~4                            ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[31]~4                                      ; combout          ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_6|add_sub_cella[1]    ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_6|add_sub_cella[1]              ; combout          ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_6|add_sub_cella[1]    ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_6|add_sub_cella[1]~COUT         ; cout0            ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_6|add_sub_cella[1]    ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_6|add_sub_cella[1]~COUTCOUT1_35 ; cout1            ;
; |adc_read|cnt[13]                                                                                                                                   ; |adc_read|cnt[13]                                                                                                                                             ; regout           ;
; |adc_read|cnt[14]                                                                                                                                   ; |adc_read|cnt[14]                                                                                                                                             ; regout           ;
; |adc_read|cnt[15]                                                                                                                                   ; |adc_read|cnt[15]                                                                                                                                             ; regout           ;
; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~5  ; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~7            ; cout0            ;
; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~5  ; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~7COUT1_46    ; cout1            ;
; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~7  ; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~7COUT1_50    ; cout1            ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~17 ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~17           ; cout0            ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~17 ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~17COUT1_37   ; cout1            ;
; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[54]~0                            ; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[54]~0                                      ; combout          ;
; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[54]~1                            ; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[54]~1                                      ; combout          ;
; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~12 ; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~12COUT1_48   ; cout1            ;
; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~5  ; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~5            ; combout          ;
; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~5  ; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~7COUT1_52    ; cout1            ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~0  ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~0            ; combout          ;
; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[53]~3                            ; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[53]~3                                      ; combout          ;
; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~15 ; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~17           ; cout0            ;
; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~15 ; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_k7c:add_sub_6|add_sub_cella[3]~17COUT1_46   ; cout1            ;
; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~17 ; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~17COUT1_54   ; cout1            ;
; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[53]~6                            ; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[53]~6                                      ; combout          ;
; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[52]~9                            ; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[52]~9                                      ; combout          ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~10 ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~12           ; cout0            ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~10 ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_h7c:add_sub_3|add_sub_cella[2]~12COUT1_35   ; cout1            ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[16]~21                           ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[16]~21                                     ; combout          ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[17]~24                           ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[17]~24                                     ; combout          ;
; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[52]~5                            ; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[52]~5                                      ; combout          ;
; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[54]~15                           ; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[54]~15                                     ; combout          ;
; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[54]~16                           ; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[54]~16                                     ; combout          ;
; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[51]~18                           ; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[51]~18                                     ; combout          ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[18]~25                           ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[18]~25                                     ; combout          ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[18]~26                           ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|StageOut[18]~26                                     ; combout          ;
; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[51]~7                            ; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[51]~7                                      ; combout          ;
; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[50]~25                           ; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[50]~25                                     ; combout          ;
; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~32 ; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~32           ; cout0            ;
; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~32 ; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~32COUT1_46   ; cout1            ;
; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[2]    ; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[2]              ; combout          ;
; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[2]    ; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[2]~COUT         ; cout0            ;
; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[2]    ; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[2]~COUTCOUT1_56 ; cout1            ;
; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[58]~27                           ; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[58]~27                                     ; combout          ;
; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[50]~9                            ; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[50]~9                                      ; combout          ;
; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~32 ; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~32           ; cout0            ;
; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~32 ; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~32COUT1_42   ; cout1            ;
; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[49]~10                           ; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[49]~10                                     ; combout          ;
; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[49]~11                           ; |adc_read|lpm_divide:Div0|lpm_divide_tvl:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|StageOut[49]~11                                     ; combout          ;
; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~27 ; |adc_read|lpm_divide:Mod1|lpm_divide_tnl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_hie:divider|add_sub_i7c:add_sub_6|add_sub_cella[2]~27           ; combout          ;
; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~37 ; |adc_read|lpm_divide:Mod0|lpm_divide_0ol:auto_generated|sign_div_unsign_ekh:divider|alt_u_div_nie:divider|add_sub_l7c:add_sub_7|add_sub_cella[3]~37           ; combout          ;
; |adc_read|D[2]                                                                                                                                      ; |adc_read|D[2]~corein                                                                                                                                         ; combout          ;
; |adc_read|D[7]                                                                                                                                      ; |adc_read|D[7]~corein                                                                                                                                         ; combout          ;
; |adc_read|LED_TR[1]                                                                                                                                 ; |adc_read|LED_TR[1]                                                                                                                                           ; padio            ;
; |adc_read|LED_TR[2]                                                                                                                                 ; |adc_read|LED_TR[2]                                                                                                                                           ; padio            ;
; |adc_read|LED_TR[6]                                                                                                                                 ; |adc_read|LED_TR[6]                                                                                                                                           ; padio            ;
; |adc_read|LED_CH[0]                                                                                                                                 ; |adc_read|LED_CH[0]                                                                                                                                           ; padio            ;
; |adc_read|LED_CH[3]                                                                                                                                 ; |adc_read|LED_CH[3]                                                                                                                                           ; padio            ;
; |adc_read|LED_DV[2]                                                                                                                                 ; |adc_read|LED_DV[2]                                                                                                                                           ; padio            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Dec 22 16:01:39 2023
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off adc_read -c adc_read
Info: Using vector source file "D:/HeThong_DieuKhienNhung_Test_bai/adc_read/adc_read.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      80.41 %
Info: Number of transitions in simulation is 157799
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 160 megabytes
    Info: Processing ended: Fri Dec 22 16:01:40 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


