
Smart Traffic Light System LL_based.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000130  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000001f8  08000130  08000130  00001130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000328  08000330  00001330  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000328  08000328  00001330  2**0
                  CONTENTS
  4 .ARM          00000000  08000328  08000328  00001330  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000328  08000330  00001330  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000328  08000328  00001328  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800032c  0800032c  0000132c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  00001330  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  08000330  00002000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  08000330  0000201c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00001330  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00001359  2**0
                  CONTENTS, READONLY

Disassembly of section .text:

08000130 <.text>:
 8000130:	4c05b510 	cfstr32mi	mvfx11, [r5], {16}
 8000134:	b9337823 	ldmdblt	r3!, {r0, r1, r5, fp, ip, sp, lr}
 8000138:	b1134b04 	tstlt	r3, r4, lsl #22
 800013c:	f3af4804 	vmlal.u32	q2, d15, d4
 8000140:	23018000 	movwcs	r8, #4096	@ 0x1000
 8000144:	bd107023 	ldclt	0, cr7, [r0, #-140]	@ 0xffffff74
 8000148:	20000000 	andcs	r0, r0, r0
 800014c:	00000000 	andeq	r0, r0, r0
 8000150:	08000310 	stmdaeq	r0, {r4, r8, r9}
 8000154:	4b03b508 	blmi	0x80ed57c
 8000158:	4903b11b 	stmdbmi	r3, {r0, r1, r3, r4, r8, ip, sp, pc}
 800015c:	f3af4803 	vmlal.u32	q2, d15, d3
 8000160:	bd088000 	stclt	0, cr8, [r8, #-0]
 8000164:	00000000 	andeq	r0, r0, r0
 8000168:	20000004 	andcs	r0, r0, r4
 800016c:	08000310 	stmdaeq	r0, {r4, r8, r9}
 8000170:	af00b580 	svcge	0x0000b580
 8000174:	699b4b2f 	ldmibvs	fp, {r0, r1, r2, r3, r5, r8, r9, fp, lr}
 8000178:	f0434a2e 			@ <UNDEFINED> instruction: 0xf0434a2e
 800017c:	61930304 	orrsvs	r0, r3, r4, lsl #6
 8000180:	699b4b2c 	ldmibvs	fp, {r2, r3, r5, r8, r9, fp, lr}
 8000184:	f0434a2b 			@ <UNDEFINED> instruction: 0xf0434a2b
 8000188:	61930308 	orrsvs	r0, r3, r8, lsl #6
 800018c:	681b4b2a 	ldmdavs	fp, {r1, r3, r5, r8, r9, fp, lr}
 8000190:	f3c34a29 	vmlsl.u8	q10, d3, d25
 8000194:	60130313 	andsvs	r0, r3, r3, lsl r3
 8000198:	681b4b27 	ldmdavs	fp, {r0, r1, r2, r5, r8, r9, fp, lr}
 800019c:	f0434a26 			@ <UNDEFINED> instruction: 0xf0434a26
 80001a0:	f4435388 	vst2.32	{d21-d24}, [r3], r8
 80001a4:	60131380 	andsvs	r1, r3, r0, lsl #7
 80001a8:	681b4b24 	ldmdavs	fp, {r2, r5, r8, r9, fp, lr}
 80001ac:	f0234a23 			@ <UNDEFINED> instruction: 0xf0234a23
 80001b0:	6013030f 	andsvs	r0, r3, pc, lsl #6
 80001b4:	681b4b21 	ldmdavs	fp, {r0, r5, r8, r9, fp, lr}
 80001b8:	f0434a20 			@ <UNDEFINED> instruction: 0xf0434a20
 80001bc:	60130308 	andsvs	r0, r3, r8, lsl #6
 80001c0:	68db4b1e 	ldmvs	fp, {r1, r2, r3, r4, r8, r9, fp, lr}^
 80001c4:	f0234a1d 			@ <UNDEFINED> instruction: 0xf0234a1d
 80001c8:	60d30301 	sbcsvs	r0, r3, r1, lsl #6
 80001cc:	68db4b1a 	ldmvs	fp, {r1, r3, r4, r8, r9, fp, lr}^
 80001d0:	f0434a19 			@ <UNDEFINED> instruction: 0xf0434a19
 80001d4:	60d30380 	sbcsvs	r0, r3, r0, lsl #7
 80001d8:	689b4b18 	ldmvs	fp, {r3, r4, r8, r9, fp, lr}
 80001dc:	0301f003 	movweq	pc, #4099	@ 0x1003	@ <UNPREDICTABLE>
 80001e0:	d0f32b00 	rscsle	r2, r3, r0, lsl #22
 80001e4:	68db4b14 	ldmvs	fp, {r2, r4, r8, r9, fp, lr}^
 80001e8:	f0234a13 			@ <UNDEFINED> instruction: 0xf0234a13
 80001ec:	60d30380 	sbcsvs	r0, r3, r0, lsl #7
 80001f0:	68db4b11 	ldmvs	fp, {r0, r4, r8, r9, fp, lr}^
 80001f4:	f0434a10 			@ <UNDEFINED> instruction: 0xf0434a10
 80001f8:	60d30340 	sbcsvs	r0, r3, r0, asr #6
 80001fc:	60faf44f 	rscsvs	pc, sl, pc, asr #8
 8000200:	f81ef000 			@ <UNDEFINED> instruction: 0xf81ef000
 8000204:	68db4b0c 	ldmvs	fp, {r2, r3, r8, r9, fp, lr}^
 8000208:	f0234a0b 			@ <UNDEFINED> instruction: 0xf0234a0b
 800020c:	60d30340 	sbcsvs	r0, r3, r0, asr #6
 8000210:	68db4b09 	ldmvs	fp, {r0, r3, r8, r9, fp, lr}^
 8000214:	f0434a08 			@ <UNDEFINED> instruction: 0xf0434a08
 8000218:	60d30320 	sbcsvs	r0, r3, r0, lsr #6
 800021c:	3088f241 	addcc	pc, r8, r1, asr #4
 8000220:	f80ef000 			@ <UNDEFINED> instruction: 0xf80ef000
 8000224:	68db4b04 	ldmvs	fp, {r2, r8, r9, fp, lr}^
 8000228:	f0234a03 			@ <UNDEFINED> instruction: 0xf0234a03
 800022c:	60d30320 	sbcsvs	r0, r3, r0, lsr #6
 8000230:	bf00e7cc 	svclt	0x0000e7cc
 8000234:	40021000 	andmi	r1, r2, r0
 8000238:	40010800 	andmi	r0, r1, r0, lsl #16
 800023c:	40010c00 	andmi	r0, r1, r0, lsl #24
 8000240:	b085b480 	addlt	fp, r5, r0, lsl #9
 8000244:	6078af00 	rsbsvs	sl, r8, r0, lsl #30
 8000248:	60fb2300 	rscsvs	r2, fp, r0, lsl #6
 800024c:	bf00e003 	svclt	0x0000e003
 8000250:	330168fb 	movwcc	r6, #6395	@ 0x18fb
 8000254:	687b60fb 	ldmdavs	fp!, {r0, r1, r3, r4, r5, r6, r7, sp, lr}^
 8000258:	72faf44f 	rscsvc	pc, sl, #1325400064	@ 0x4f000000
 800025c:	f303fb02 	vqrdmulh.s<illegal width 8>	d15, d3, d2
 8000260:	429a68fa 	addsmi	r6, sl, #16384000	@ 0xfa0000
 8000264:	bf00d3f3 	svclt	0x0000d3f3
 8000268:	3714bf00 	ldrcc	fp, [r4, -r0, lsl #30]
 800026c:	bc8046bd 	stclt	6, cr4, [r0], {189}	@ 0xbd
 8000270:	00004770 	andeq	r4, r0, r0, ror r7
 8000274:	4685480d 	strmi	r4, [r5], sp, lsl #16
 8000278:	8000f3af 	andhi	pc, r0, pc, lsr #7
 800027c:	490d480c 	stmdbmi	sp, {r2, r3, fp, lr}
 8000280:	23004a0d 	movwcs	r4, #2573	@ 0xa0d
 8000284:	58d4e002 	ldmpl	r4, {r1, sp, lr, pc}^
 8000288:	330450c4 	movwcc	r5, #16580	@ 0x40c4
 800028c:	428c18c4 	addmi	r1, ip, #196, 16	@ 0xc40000
 8000290:	4a0ad3f9 	bmi	0x82b527c
 8000294:	23004c0a 	movwcs	r4, #3082	@ 0xc0a
 8000298:	6013e001 	andsvs	lr, r3, r1
 800029c:	42a23204 	adcmi	r3, r2, #4, 4	@ 0x40000000
 80002a0:	f000d3fb 			@ <UNDEFINED> instruction: 0xf000d3fb
 80002a4:	f7fff811 			@ <UNDEFINED> instruction: 0xf7fff811
 80002a8:	e7feff63 	ldrb	pc, [lr, r3, ror #30]!	@ <UNPREDICTABLE>
 80002ac:	20005000 	andcs	r5, r0, r0
 80002b0:	20000000 	andcs	r0, r0, r0
 80002b4:	20000000 	andcs	r0, r0, r0
 80002b8:	08000330 	stmdaeq	r0, {r4, r5, r8, r9}
 80002bc:	20000000 	andcs	r0, r0, r0
 80002c0:	2000001c 	andcs	r0, r0, ip, lsl r0
 80002c4:	0000e7fe 	strdeq	lr, [r0], -lr	@ <UNPREDICTABLE>
 80002c8:	2600b570 			@ <UNDEFINED> instruction: 0x2600b570
 80002cc:	4c0d4d0c 	stcmi	13, cr4, [sp], {12}
 80002d0:	10a41b64 	adcne	r1, r4, r4, ror #22
 80002d4:	d10942a6 	smlatble	r9, r6, r2, r4
 80002d8:	f81af000 			@ <UNDEFINED> instruction: 0xf81af000
 80002dc:	4d0a2600 	stcmi	6, cr2, [sl, #-0]
 80002e0:	1b644c0a 	blne	0x9913310
 80002e4:	42a610a4 	adcmi	r1, r6, #164	@ 0xa4
 80002e8:	bd70d105 	ldfltp	f5, [r0, #-20]!	@ 0xffffffec
 80002ec:	3b04f855 	blcc	0x813e448
 80002f0:	36014798 			@ <UNDEFINED> instruction: 0x36014798
 80002f4:	f855e7ee 			@ <UNDEFINED> instruction: 0xf855e7ee
 80002f8:	47983b04 	ldrmi	r3, [r8, r4, lsl #22]
 80002fc:	e7f23601 	ldrb	r3, [r2, r1, lsl #12]!
 8000300:	08000328 	stmdaeq	r0, {r3, r5, r8, r9}
 8000304:	08000328 	stmdaeq	r0, {r3, r5, r8, r9}
 8000308:	08000328 	stmdaeq	r0, {r3, r5, r8, r9}
 800030c:	0800032c 	stmdaeq	r0, {r2, r3, r5, r8, r9}
 8000310:	bf00b5f8 	svclt	0x0000b5f8
 8000314:	bc08bcf8 	stclt	12, cr11, [r8], {248}	@ 0xf8
 8000318:	4770469e 			@ <UNDEFINED> instruction: 0x4770469e
 800031c:	bf00b5f8 	svclt	0x0000b5f8
 8000320:	bc08bcf8 	stclt	12, cr11, [r8], {248}	@ 0xf8
 8000324:	4770469e 			@ <UNDEFINED> instruction: 0x4770469e
