/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [7:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [6:0] celloutsig_0_17z;
  wire [19:0] celloutsig_0_1z;
  reg [7:0] celloutsig_0_25z;
  wire celloutsig_0_2z;
  wire [14:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [6:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  reg [7:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [5:0] celloutsig_0_8z;
  wire [14:0] celloutsig_0_9z;
  reg [6:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [7:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [17:0] celloutsig_1_16z;
  wire [2:0] celloutsig_1_17z;
  wire [25:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [6:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [12:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_9z = celloutsig_1_7z[12] | ~(celloutsig_1_6z);
  assign celloutsig_1_11z = celloutsig_1_10z | ~(celloutsig_1_1z);
  assign celloutsig_1_13z = celloutsig_1_10z | ~(celloutsig_1_11z);
  assign celloutsig_0_10z = celloutsig_0_9z[11] | ~(celloutsig_0_1z[7]);
  assign celloutsig_0_11z = celloutsig_0_6z[2] | ~(celloutsig_0_4z);
  assign celloutsig_1_16z = { in_data[152:138], celloutsig_1_6z, celloutsig_1_9z, celloutsig_1_13z } / { 1'h1, celloutsig_1_7z[8:0], celloutsig_1_12z };
  assign celloutsig_1_6z = in_data[158:156] < { celloutsig_1_4z[1], celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_1_8z = { celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_2z } < celloutsig_1_0z[4:1];
  assign celloutsig_1_10z = { in_data[126:121], celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_2z } < { celloutsig_1_7z[10:0], celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_4z };
  assign celloutsig_0_4z = { celloutsig_0_1z[19:5], celloutsig_0_2z, celloutsig_0_2z } < { in_data[82:68], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_19z = { celloutsig_1_0z[6:3], celloutsig_1_17z } < { celloutsig_1_12z[5:0], celloutsig_1_9z };
  assign celloutsig_0_16z = { celloutsig_0_8z[1], celloutsig_0_14z } < { celloutsig_0_6z[4:1], celloutsig_0_2z };
  assign celloutsig_1_1z = in_data[191] & ~(in_data[128]);
  assign celloutsig_1_2z = in_data[165] & ~(celloutsig_1_0z[1]);
  assign celloutsig_0_7z = celloutsig_0_0z[2] & ~(celloutsig_0_6z[0]);
  assign celloutsig_0_13z = in_data[84] & ~(in_data[21]);
  assign celloutsig_0_15z = celloutsig_0_1z[11] & ~(celloutsig_0_7z);
  assign celloutsig_0_31z = celloutsig_0_15z & ~(celloutsig_0_17z[1]);
  assign celloutsig_0_3z = in_data[21:15] % { 1'h1, in_data[10:5] };
  assign celloutsig_1_12z = { celloutsig_1_0z[6:5], celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_1z } % { 1'h1, celloutsig_1_0z[5:0], celloutsig_1_1z };
  assign celloutsig_1_17z = celloutsig_1_16z[17:15] % { 1'h1, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_5z = in_data[148] & celloutsig_1_4z[0];
  assign celloutsig_0_2z = in_data[5] & celloutsig_0_0z[1];
  assign celloutsig_0_9z = { celloutsig_0_0z[2], celloutsig_0_6z, celloutsig_0_8z } >>> in_data[42:28];
  assign celloutsig_0_14z = { celloutsig_0_3z[3:1], celloutsig_0_4z } >>> celloutsig_0_1z[15:12];
  assign celloutsig_0_17z = { celloutsig_0_3z[1], celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_11z } >>> celloutsig_0_1z[6:0];
  assign celloutsig_1_4z = celloutsig_1_0z - { celloutsig_1_0z[6:2], celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_7z = in_data[178:166] - { celloutsig_1_4z[5:1], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_18z = { in_data[149:142], celloutsig_1_13z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_11z, celloutsig_1_17z, celloutsig_1_9z, celloutsig_1_10z } - { in_data[125:102], celloutsig_1_11z, celloutsig_1_6z };
  assign celloutsig_0_8z = { celloutsig_0_1z[16:12], celloutsig_0_7z } - in_data[50:45];
  assign celloutsig_0_1z = { celloutsig_0_0z[4:1], celloutsig_0_0z, celloutsig_0_0z } - { in_data[75:64], celloutsig_0_0z };
  assign celloutsig_0_30z = { celloutsig_0_25z[6:3], celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_10z } - celloutsig_0_1z[18:4];
  always_latch
    if (clkin_data[96]) celloutsig_0_0z = 8'h00;
    else if (!celloutsig_1_19z) celloutsig_0_0z = in_data[12:5];
  always_latch
    if (clkin_data[128]) celloutsig_1_0z = 7'h00;
    else if (!clkin_data[32]) celloutsig_1_0z = in_data[136:130];
  always_latch
    if (clkin_data[64]) celloutsig_0_6z = 8'h00;
    else if (clkin_data[0]) celloutsig_0_6z = { celloutsig_0_3z[3:0], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z };
  always_latch
    if (clkin_data[64]) celloutsig_0_25z = 8'h00;
    else if (clkin_data[0]) celloutsig_0_25z = { celloutsig_0_6z[3:2], celloutsig_0_8z };
  assign { out_data[153:128], out_data[96], out_data[46:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_30z, celloutsig_0_31z };
endmodule
