%TF.GenerationSoftware,KiCad,Pcbnew,7.0.10*%
%TF.CreationDate,2024-01-22T21:54:41-05:00*%
%TF.ProjectId,jml-8-mini-vga,6a6d6c2d-382d-46d6-996e-692d7667612e,rev?*%
%TF.SameCoordinates,Original*%
%TF.FileFunction,Copper,L1,Top*%
%TF.FilePolarity,Positive*%
%FSLAX46Y46*%
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
G04 Created by KiCad (PCBNEW 7.0.10) date 2024-01-22 21:54:41*
%MOMM*%
%LPD*%
G01*
G04 APERTURE LIST*
G04 Aperture macros list*
%AMRoundRect*
0 Rectangle with rounded corners*
0 $1 Rounding radius*
0 $2 $3 $4 $5 $6 $7 $8 $9 X,Y pos of 4 corners*
0 Add a 4 corners polygon primitive as box body*
4,1,4,$2,$3,$4,$5,$6,$7,$8,$9,$2,$3,0*
0 Add four circle primitives for the rounded corners*
1,1,$1+$1,$2,$3*
1,1,$1+$1,$4,$5*
1,1,$1+$1,$6,$7*
1,1,$1+$1,$8,$9*
0 Add four rect primitives between the rounded corners*
20,1,$1+$1,$2,$3,$4,$5,0*
20,1,$1+$1,$4,$5,$6,$7,0*
20,1,$1+$1,$6,$7,$8,$9,0*
20,1,$1+$1,$8,$9,$2,$3,0*%
G04 Aperture macros list end*
%TA.AperFunction,ComponentPad*%
%ADD10R,1.600000X1.600000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD11C,1.600000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD12RoundRect,0.100000X0.637500X0.100000X-0.637500X0.100000X-0.637500X-0.100000X0.637500X-0.100000X0*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD13O,2.286000X1.524000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD14C,4.000000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD15RoundRect,0.250000X0.450000X-0.350000X0.450000X0.350000X-0.450000X0.350000X-0.450000X-0.350000X0*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD16R,1.700000X1.700000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD17O,1.700000X1.700000*%
%TD*%
%TA.AperFunction,ViaPad*%
%ADD18C,0.800000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD19C,0.635000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD20C,0.304800*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD21C,0.250000*%
%TD*%
G04 APERTURE END LIST*
D10*
%TO.P,X1,1,NC*%
%TO.N,unconnected-(X1-NC-Pad1)*%
X148463000Y-76835000D03*
D11*
%TO.P,X1,7,GND*%
%TO.N,GND*%
X163703000Y-76835000D03*
%TO.P,X1,8,OUT*%
%TO.N,/25.175MHz*%
X163703000Y-69215000D03*
%TO.P,X1,14,Vcc*%
%TO.N,+3.3V*%
X148463000Y-69215000D03*
%TD*%
D12*
%TO.P,U3,1,V_{CCA}*%
%TO.N,+5V*%
X168343500Y-108096000D03*
%TO.P,U3,2,DIR*%
X168343500Y-107446000D03*
%TO.P,U3,3,A0*%
%TO.N,/~{Q0}*%
X168343500Y-106796000D03*
%TO.P,U3,4,A1*%
%TO.N,/~{Y0}*%
X168343500Y-106146000D03*
%TO.P,U3,5,A2*%
%TO.N,/~{IORQ}*%
X168343500Y-105496000D03*
%TO.P,U3,6,A3*%
%TO.N,/~{WR}*%
X168343500Y-104846000D03*
%TO.P,U3,7,A4*%
%TO.N,unconnected-(U3-A4-Pad7)*%
X168343500Y-104196000D03*
%TO.P,U3,8,A5*%
%TO.N,unconnected-(U3-A5-Pad8)*%
X168343500Y-103546000D03*
%TO.P,U3,9,A6*%
%TO.N,unconnected-(U3-A6-Pad9)*%
X168343500Y-102896000D03*
%TO.P,U3,10,A7*%
%TO.N,unconnected-(U3-A7-Pad10)*%
X168343500Y-102246000D03*
%TO.P,U3,11,GND*%
%TO.N,GND*%
X168343500Y-101596000D03*
%TO.P,U3,12,GND*%
X168343500Y-100946000D03*
%TO.P,U3,13,GND*%
X162618500Y-100946000D03*
%TO.P,U3,14,B7*%
%TO.N,unconnected-(U3-B7-Pad14)*%
X162618500Y-101596000D03*
%TO.P,U3,15,B6*%
%TO.N,unconnected-(U3-B6-Pad15)*%
X162618500Y-102246000D03*
%TO.P,U3,16,B5*%
%TO.N,unconnected-(U3-B5-Pad16)*%
X162618500Y-102896000D03*
%TO.P,U3,17,B4*%
%TO.N,unconnected-(U3-B4-Pad17)*%
X162618500Y-103546000D03*
%TO.P,U3,18,B3*%
%TO.N,/~{FPGA_WR}*%
X162618500Y-104196000D03*
%TO.P,U3,19,B2*%
%TO.N,/~{FPGA_IORQ}*%
X162618500Y-104846000D03*
%TO.P,U3,20,B1*%
%TO.N,/~{FPGA_Y0}*%
X162618500Y-105496000D03*
%TO.P,U3,21,B0*%
%TO.N,/~{FPGA_Q0}*%
X162618500Y-106146000D03*
%TO.P,U3,22,~{OE}*%
%TO.N,GND*%
X162618500Y-106796000D03*
%TO.P,U3,23,V_{CCB}*%
%TO.N,+3.3V*%
X162618500Y-107446000D03*
%TO.P,U3,24,V_{CCB}*%
X162618500Y-108096000D03*
%TD*%
D13*
%TO.P,U1,1,38/IOB31B/TF_CS*%
%TO.N,unconnected-(U1-38{slash}IOB31B{slash}TF_CS-Pad1)*%
X114300000Y-43561000D03*
%TO.P,U1,2,37/IOB31A/TF_MOSI*%
%TO.N,unconnected-(U1-37{slash}IOB31A{slash}TF_MOSI-Pad2)*%
X114300000Y-46101000D03*
%TO.P,U1,3,36/IOB29B/TF_SCLK/GCLKC_4*%
%TO.N,unconnected-(U1-36{slash}IOB29B{slash}TF_SCLK{slash}GCLKC_4-Pad3)*%
X114300000Y-48641000D03*
%TO.P,U1,4,39/IOB33A/TF_MISO*%
%TO.N,unconnected-(U1-39{slash}IOB33A{slash}TF_MISO-Pad4)*%
X114300000Y-51181000D03*
%TO.P,U1,5,25/IOB8A*%
%TO.N,/FPGA_VSYNC*%
X114300000Y-53721000D03*
%TO.P,U1,6,26/IOB8B*%
%TO.N,/FPGA_HSYNC*%
X114300000Y-56261000D03*
%TO.P,U1,7,27/IOB11A*%
%TO.N,/FPGA_RED*%
X114300000Y-58801000D03*
%TO.P,U1,8,28/IOB11B*%
%TO.N,/FPGA_GRN*%
X114300000Y-61341000D03*
%TO.P,U1,9,29/IOB13A*%
%TO.N,/FPGA_BLU*%
X114300000Y-63881000D03*
%TO.P,U1,10,30/IOB13B*%
%TO.N,/FPGA_LUM*%
X114300000Y-66421000D03*
%TO.P,U1,11,33/IOB23A/RGB_DE*%
%TO.N,/25.175MHz*%
X114300000Y-68961000D03*
%TO.P,U1,12,34/IOB23B/RGB_VS*%
%TO.N,/FPGA_D4*%
X114300000Y-71501000D03*
%TO.P,U1,13,40/IOB33B/RGB_HS*%
%TO.N,/FPGA_D3*%
X114300000Y-74041000D03*
%TO.P,U1,14,35/IOB29A/RGB_CK/GCLKT_4*%
%TO.N,unconnected-(U1-35{slash}IOB29A{slash}RGB_CK{slash}GCLKT_4-Pad14)*%
X114300000Y-76581000D03*
%TO.P,U1,15,41/IOB41A/RGB_B7*%
%TO.N,/FPGA_D5*%
X114300000Y-79121000D03*
%TO.P,U1,16,42/IOB41B/RGB_B6*%
%TO.N,/FPGA_D6*%
X114300000Y-81661000D03*
%TO.P,U1,17,51/IOR17B/RGB_B5/GCLKC_3*%
%TO.N,unconnected-(U1-51{slash}IOR17B{slash}RGB_B5{slash}GCLKC_3-Pad17)*%
X114300000Y-84201000D03*
%TO.P,U1,18,53/IOR15B/RGB_B4*%
%TO.N,/FPGA_D7*%
X114300000Y-86741000D03*
%TO.P,U1,19,54/IOR15A/RGB_B3*%
%TO.N,/FPGA_D1*%
X114300000Y-89281000D03*
%TO.P,U1,20,55/IOR14B/RGB_G7*%
%TO.N,/~{FPGA_Y0}*%
X114300000Y-91821000D03*
%TO.P,U1,21,56/IOR14A/RGB_G6*%
%TO.N,/~{FPGA_Q0}*%
X114300000Y-94361000D03*
%TO.P,U1,22,57/IOR13A/RGB_G5*%
%TO.N,unconnected-(U1-57{slash}IOR13A{slash}RGB_G5-Pad22)*%
X114300000Y-96901000D03*
%TO.P,U1,23,68/IOT42B/RGB_G4/HDMI_CKN*%
%TO.N,unconnected-(U1-68{slash}IOT42B{slash}RGB_G4{slash}HDMI_CKN-Pad23)*%
X114300000Y-99441000D03*
%TO.P,U1,24,69/IOT42A/RGB_G3/HDMI_CKP*%
%TO.N,unconnected-(U1-69{slash}IOT42A{slash}RGB_G3{slash}HDMI_CKP-Pad24)*%
X114300000Y-101981000D03*
%TO.P,U1,25,3V3*%
%TO.N,+3.3V*%
X137160000Y-101981000D03*
%TO.P,U1,26,GND*%
%TO.N,GND*%
X137160000Y-99441000D03*
%TO.P,U1,27,32/IOB15B/RGB_INIT*%
%TO.N,/~{FPGA_IORQ}*%
X137160000Y-96901000D03*
%TO.P,U1,28,31/IOB15A/RGB_INIT*%
%TO.N,/~{FPGA_WR}*%
X137160000Y-94361000D03*
%TO.P,U1,29,49/IOR24A/SPILCD_RS*%
%TO.N,/FPGA_D0*%
X137160000Y-91821000D03*
%TO.P,U1,30,48/IOR24B/SPILCD_CS*%
%TO.N,/FPGA_D2*%
X137160000Y-89281000D03*
%TO.P,U1,31,5V*%
%TO.N,+5V*%
X137160000Y-86741000D03*
%TO.P,U1,32,70/IOT41B/RGB_G2/HDMI_D0N*%
%TO.N,unconnected-(U1-70{slash}IOT41B{slash}RGB_G2{slash}HDMI_D0N-Pad32)*%
X137160000Y-84201000D03*
%TO.P,U1,33,71/IOT41A/RGB_R7/HDMI_D0P*%
%TO.N,unconnected-(U1-71{slash}IOT41A{slash}RGB_R7{slash}HDMI_D0P-Pad33)*%
X137160000Y-81661000D03*
%TO.P,U1,34,72/IOT39B/RGB_R6/HDMI_D1N*%
%TO.N,unconnected-(U1-72{slash}IOT39B{slash}RGB_R6{slash}HDMI_D1N-Pad34)*%
X137160000Y-79121000D03*
%TO.P,U1,35,73/IOT39A/RGB_R5/HDMI_D1P*%
%TO.N,unconnected-(U1-73{slash}IOT39A{slash}RGB_R5{slash}HDMI_D1P-Pad35)*%
X137160000Y-76581000D03*
%TO.P,U1,36,74/IOT38B/RGB_R4/HDMI_D2N*%
%TO.N,unconnected-(U1-74{slash}IOT38B{slash}RGB_R4{slash}HDMI_D2N-Pad36)*%
X137160000Y-74041000D03*
%TO.P,U1,37,75/IOT38A/RGB_R3/HDMI_D2P*%
%TO.N,unconnected-(U1-75{slash}IOT38A{slash}RGB_R3{slash}HDMI_D2P-Pad37)*%
X137160000Y-71501000D03*
%TO.P,U1,38,76/IOT37B/SPILCD_CK*%
%TO.N,unconnected-(U1-76{slash}IOT37B{slash}SPILCD_CK-Pad38)*%
X137160000Y-68961000D03*
%TO.P,U1,39,77/IOT37A/SPILCD_MO*%
%TO.N,unconnected-(U1-77{slash}IOT37A{slash}SPILCD_MO-Pad39)*%
X137160000Y-66421000D03*
%TO.P,U1,40,79/IOT12B*%
%TO.N,unconnected-(U1-79{slash}IOT12B-Pad40)*%
X137160000Y-63881000D03*
%TO.P,U1,41,80/IOT12A*%
%TO.N,unconnected-(U1-80{slash}IOT12A-Pad41)*%
X137160000Y-61341000D03*
%TO.P,U1,42,81/IOT11B*%
%TO.N,unconnected-(U1-81{slash}IOT11B-Pad42)*%
X137160000Y-58801000D03*
%TO.P,U1,43,82/IOT11A*%
%TO.N,unconnected-(U1-82{slash}IOT11A-Pad43)*%
X137160000Y-56261000D03*
%TO.P,U1,44,83/IOT10B*%
%TO.N,unconnected-(U1-83{slash}IOT10B-Pad44)*%
X137160000Y-53721000D03*
%TO.P,U1,45,84/IOT10A*%
%TO.N,unconnected-(U1-84{slash}IOT10A-Pad45)*%
X137160000Y-51181000D03*
%TO.P,U1,46,85/IOT8B*%
%TO.N,unconnected-(U1-85{slash}IOT8B-Pad46)*%
X137160000Y-48641000D03*
%TO.P,U1,47,86/IOT8A/RGB_BL*%
%TO.N,unconnected-(U1-86{slash}IOT8A{slash}RGB_BL-Pad47)*%
X137160000Y-46101000D03*
%TO.P,U1,48,63/IOR5A/RGB_INIT*%
%TO.N,unconnected-(U1-63{slash}IOR5A{slash}RGB_INIT-Pad48)*%
X137160000Y-43561000D03*
%TD*%
D14*
%TO.P,J1,0*%
%TO.N,GND*%
X168471000Y-51243331D03*
X143471000Y-51243331D03*
D10*
%TO.P,J1,1*%
%TO.N,/VGA_RED*%
X151656000Y-52663331D03*
D11*
%TO.P,J1,2*%
%TO.N,/VGA_GRN*%
X153946000Y-52663331D03*
%TO.P,J1,3*%
%TO.N,/VGA_BLU*%
X156236000Y-52663331D03*
%TO.P,J1,4*%
%TO.N,unconnected-(J1-Pad4)*%
X158526000Y-52663331D03*
%TO.P,J1,5*%
%TO.N,GND*%
X160816000Y-52663331D03*
%TO.P,J1,6*%
X150511000Y-50683331D03*
%TO.P,J1,7*%
X152801000Y-50683331D03*
%TO.P,J1,8*%
X155091000Y-50683331D03*
%TO.P,J1,9*%
%TO.N,unconnected-(J1-Pad9)*%
X157381000Y-50683331D03*
%TO.P,J1,10*%
%TO.N,GND*%
X159671000Y-50683331D03*
%TO.P,J1,11*%
%TO.N,unconnected-(J1-Pad11)*%
X151656000Y-48703331D03*
%TO.P,J1,12*%
%TO.N,unconnected-(J1-Pad12)*%
X153946000Y-48703331D03*
%TO.P,J1,13*%
%TO.N,/VGA_HSYNC*%
X156236000Y-48703331D03*
%TO.P,J1,14*%
%TO.N,/VGA_VSYNC*%
X158526000Y-48703331D03*
%TO.P,J1,15*%
%TO.N,unconnected-(J1-Pad15)*%
X160816000Y-48703331D03*
%TD*%
D15*
%TO.P,R7,1*%
%TO.N,/FPGA_BLU*%
X165735000Y-60309000D03*
%TO.P,R7,2*%
%TO.N,/VGA_BLU*%
X165735000Y-58309000D03*
%TD*%
%TO.P,R1,1*%
%TO.N,/FPGA_VSYNC*%
X142748000Y-60325000D03*
%TO.P,R1,2*%
%TO.N,/VGA_VSYNC*%
X142748000Y-58325000D03*
%TD*%
%TO.P,R5,1*%
%TO.N,/FPGA_GRN*%
X158877000Y-60309000D03*
%TO.P,R5,2*%
%TO.N,/VGA_GRN*%
X158877000Y-58309000D03*
%TD*%
%TO.P,R8,1*%
%TO.N,/FPGA_LUM*%
X169164000Y-60309000D03*
%TO.P,R8,2*%
%TO.N,/VGA_BLU*%
X169164000Y-58309000D03*
%TD*%
%TO.P,R2,1*%
%TO.N,/FPGA_HSYNC*%
X146101000Y-60325000D03*
%TO.P,R2,2*%
%TO.N,/VGA_HSYNC*%
X146101000Y-58325000D03*
%TD*%
D16*
%TO.P,J3,1,Pin_1*%
%TO.N,/~{Q0}*%
X168778000Y-112141000D03*
D17*
%TO.P,J3,2,Pin_2*%
%TO.N,/~{Y0}*%
X171318000Y-112141000D03*
%TD*%
D16*
%TO.P,J2,1,Pin_1*%
%TO.N,unconnected-(J2-Pin_1-Pad1)*%
X175006000Y-63881000D03*
D17*
%TO.P,J2,2,Pin_2*%
%TO.N,unconnected-(J2-Pin_2-Pad2)*%
X177546000Y-63881000D03*
%TO.P,J2,3,Pin_3*%
%TO.N,unconnected-(J2-Pin_3-Pad3)*%
X175006000Y-66421000D03*
%TO.P,J2,4,Pin_4*%
%TO.N,unconnected-(J2-Pin_4-Pad4)*%
X177546000Y-66421000D03*
%TO.P,J2,5,Pin_5*%
%TO.N,unconnected-(J2-Pin_5-Pad5)*%
X175006000Y-68961000D03*
%TO.P,J2,6,Pin_6*%
%TO.N,unconnected-(J2-Pin_6-Pad6)*%
X177546000Y-68961000D03*
%TO.P,J2,7,Pin_7*%
%TO.N,unconnected-(J2-Pin_7-Pad7)*%
X175006000Y-71501000D03*
%TO.P,J2,8,Pin_8*%
%TO.N,unconnected-(J2-Pin_8-Pad8)*%
X177546000Y-71501000D03*
%TO.P,J2,9,Pin_9*%
%TO.N,unconnected-(J2-Pin_9-Pad9)*%
X175006000Y-74041000D03*
%TO.P,J2,10,Pin_10*%
%TO.N,unconnected-(J2-Pin_10-Pad10)*%
X177546000Y-74041000D03*
%TO.P,J2,11,Pin_11*%
%TO.N,unconnected-(J2-Pin_11-Pad11)*%
X175006000Y-76581000D03*
%TO.P,J2,12,Pin_12*%
%TO.N,unconnected-(J2-Pin_12-Pad12)*%
X177546000Y-76581000D03*
%TO.P,J2,13,Pin_13*%
%TO.N,/D4*%
X175006000Y-79121000D03*
%TO.P,J2,14,Pin_14*%
%TO.N,unconnected-(J2-Pin_14-Pad14)*%
X177546000Y-79121000D03*
%TO.P,J2,15,Pin_15*%
%TO.N,/D3*%
X175006000Y-81661000D03*
%TO.P,J2,16,Pin_16*%
%TO.N,unconnected-(J2-Pin_16-Pad16)*%
X177546000Y-81661000D03*
%TO.P,J2,17,Pin_17*%
%TO.N,/D5*%
X175006000Y-84201000D03*
%TO.P,J2,18,Pin_18*%
%TO.N,unconnected-(J2-Pin_18-Pad18)*%
X177546000Y-84201000D03*
%TO.P,J2,19,Pin_19*%
%TO.N,/D6*%
X175006000Y-86741000D03*
%TO.P,J2,20,Pin_20*%
%TO.N,unconnected-(J2-Pin_20-Pad20)*%
X177546000Y-86741000D03*
%TO.P,J2,21,Pin_21*%
%TO.N,+5V*%
X175006000Y-89281000D03*
%TO.P,J2,22,Pin_22*%
%TO.N,GND*%
X177546000Y-89281000D03*
%TO.P,J2,23,Pin_23*%
%TO.N,/D2*%
X175006000Y-91821000D03*
%TO.P,J2,24,Pin_24*%
%TO.N,unconnected-(J2-Pin_24-Pad24)*%
X177546000Y-91821000D03*
%TO.P,J2,25,Pin_25*%
%TO.N,/D7*%
X175006000Y-94361000D03*
%TO.P,J2,26,Pin_26*%
%TO.N,unconnected-(J2-Pin_26-Pad26)*%
X177546000Y-94361000D03*
%TO.P,J2,27,Pin_27*%
%TO.N,/D0*%
X175006000Y-96901000D03*
%TO.P,J2,28,Pin_28*%
%TO.N,unconnected-(J2-Pin_28-Pad28)*%
X177546000Y-96901000D03*
%TO.P,J2,29,Pin_29*%
%TO.N,/D1*%
X175006000Y-99441000D03*
%TO.P,J2,30,Pin_30*%
%TO.N,unconnected-(J2-Pin_30-Pad30)*%
X177546000Y-99441000D03*
%TO.P,J2,31,Pin_31*%
%TO.N,unconnected-(J2-Pin_31-Pad31)*%
X175006000Y-101981000D03*
%TO.P,J2,32,Pin_32*%
%TO.N,unconnected-(J2-Pin_32-Pad32)*%
X177546000Y-101981000D03*
%TO.P,J2,33,Pin_33*%
%TO.N,unconnected-(J2-Pin_33-Pad33)*%
X175006000Y-104521000D03*
%TO.P,J2,34,Pin_34*%
%TO.N,unconnected-(J2-Pin_34-Pad34)*%
X177546000Y-104521000D03*
%TO.P,J2,35,Pin_35*%
%TO.N,unconnected-(J2-Pin_35-Pad35)*%
X175006000Y-107061000D03*
%TO.P,J2,36,Pin_36*%
%TO.N,unconnected-(J2-Pin_36-Pad36)*%
X177546000Y-107061000D03*
%TO.P,J2,37,Pin_37*%
%TO.N,unconnected-(J2-Pin_37-Pad37)*%
X175006000Y-109601000D03*
%TO.P,J2,38,Pin_38*%
%TO.N,/~{WR}*%
X177546000Y-109601000D03*
%TO.P,J2,39,Pin_39*%
%TO.N,/~{IORQ}*%
X175006000Y-112141000D03*
%TO.P,J2,40,Pin_40*%
%TO.N,unconnected-(J2-Pin_40-Pad40)*%
X177546000Y-112141000D03*
%TD*%
D15*
%TO.P,R4,1*%
%TO.N,/FPGA_LUM*%
X155459000Y-60325000D03*
%TO.P,R4,2*%
%TO.N,/VGA_RED*%
X155459000Y-58325000D03*
%TD*%
%TO.P,R6,1*%
%TO.N,/FPGA_LUM*%
X162306000Y-60309000D03*
%TO.P,R6,2*%
%TO.N,/VGA_GRN*%
X162306000Y-58309000D03*
%TD*%
%TO.P,R3,1*%
%TO.N,/FPGA_RED*%
X152001000Y-60325000D03*
%TO.P,R3,2*%
%TO.N,/VGA_RED*%
X152001000Y-58325000D03*
%TD*%
D12*
%TO.P,U2,1,V_{CCA}*%
%TO.N,+5V*%
X168343500Y-97682000D03*
%TO.P,U2,2,DIR*%
X168343500Y-97032000D03*
%TO.P,U2,3,A0*%
%TO.N,/D1*%
X168343500Y-96382000D03*
%TO.P,U2,4,A1*%
%TO.N,/D0*%
X168343500Y-95732000D03*
%TO.P,U2,5,A2*%
%TO.N,/D7*%
X168343500Y-95082000D03*
%TO.P,U2,6,A3*%
%TO.N,/D2*%
X168343500Y-94432000D03*
%TO.P,U2,7,A4*%
%TO.N,/D6*%
X168343500Y-93782000D03*
%TO.P,U2,8,A5*%
%TO.N,/D5*%
X168343500Y-93132000D03*
%TO.P,U2,9,A6*%
%TO.N,/D3*%
X168343500Y-92482000D03*
%TO.P,U2,10,A7*%
%TO.N,/D4*%
X168343500Y-91832000D03*
%TO.P,U2,11,GND*%
%TO.N,GND*%
X168343500Y-91182000D03*
%TO.P,U2,12,GND*%
X168343500Y-90532000D03*
%TO.P,U2,13,GND*%
X162618500Y-90532000D03*
%TO.P,U2,14,B7*%
%TO.N,/FPGA_D4*%
X162618500Y-91182000D03*
%TO.P,U2,15,B6*%
%TO.N,/FPGA_D3*%
X162618500Y-91832000D03*
%TO.P,U2,16,B5*%
%TO.N,/FPGA_D5*%
X162618500Y-92482000D03*
%TO.P,U2,17,B4*%
%TO.N,/FPGA_D6*%
X162618500Y-93132000D03*
%TO.P,U2,18,B3*%
%TO.N,/FPGA_D2*%
X162618500Y-93782000D03*
%TO.P,U2,19,B2*%
%TO.N,/FPGA_D7*%
X162618500Y-94432000D03*
%TO.P,U2,20,B1*%
%TO.N,/FPGA_D0*%
X162618500Y-95082000D03*
%TO.P,U2,21,B0*%
%TO.N,/FPGA_D1*%
X162618500Y-95732000D03*
%TO.P,U2,22,~{OE}*%
%TO.N,GND*%
X162618500Y-96382000D03*
%TO.P,U2,23,V_{CCB}*%
%TO.N,+3.3V*%
X162618500Y-97032000D03*
%TO.P,U2,24,V_{CCB}*%
X162618500Y-97682000D03*
%TD*%
D18*
%TO.N,GND*%
X170434000Y-100584000D03*
X170434000Y-101981000D03*
X160782000Y-100965000D03*
X160655000Y-107061000D03*
X160909000Y-90424000D03*
X168402000Y-89408000D03*
X160909000Y-96520000D03*
X170053000Y-90678000D03*
%TO.N,+5V*%
X147574000Y-86741000D03*
X166497000Y-88011000D03*
X162052000Y-88011000D03*
X170180000Y-88773000D03*
%TO.N,/FPGA_LUM*%
X155448000Y-66294000D03*
X162306000Y-62611000D03*
X162306000Y-66294000D03*
X155448000Y-62611000D03*
%TD*%
D19*
%TO.N,+5V*%
X166497000Y-97682000D02*
X166497000Y-88011000D01*
%TO.N,+3.3V*%
X164465000Y-97682000D02*
X164465000Y-85217000D01*
X164465000Y-85217000D02*
X148463000Y-69215000D01*
D20*
%TO.N,GND*%
X170072000Y-100946000D02*
X170434000Y-100584000D01*
X168343500Y-100946000D02*
X170072000Y-100946000D01*
X170049000Y-101596000D02*
X170434000Y-101981000D01*
X168343500Y-101596000D02*
X170049000Y-101596000D01*
X160801000Y-100946000D02*
X160782000Y-100965000D01*
X162618500Y-100946000D02*
X160801000Y-100946000D01*
X160920000Y-106796000D02*
X160655000Y-107061000D01*
X162618500Y-106796000D02*
X160920000Y-106796000D01*
D19*
%TO.N,+5V*%
X168343500Y-108096000D02*
X167278000Y-108096000D01*
X167278000Y-108096000D02*
X166497000Y-107315000D01*
X166497000Y-107315000D02*
X166497000Y-97682000D01*
%TO.N,+3.3V*%
X162618500Y-108096000D02*
X163684000Y-108096000D01*
X163684000Y-108096000D02*
X164465000Y-107315000D01*
X164465000Y-107315000D02*
X164465000Y-97682000D01*
X137160000Y-101981000D02*
X143275000Y-108096000D01*
X143275000Y-108096000D02*
X162618500Y-108096000D01*
D21*
%TO.N,/~{FPGA_WR}*%
X148900000Y-104196000D02*
X139065000Y-94361000D01*
X162618500Y-104196000D02*
X148900000Y-104196000D01*
X139065000Y-94361000D02*
X137160000Y-94361000D01*
%TO.N,/~{FPGA_IORQ}*%
X147010000Y-104846000D02*
X139065000Y-96901000D01*
X162618500Y-104846000D02*
X147010000Y-104846000D01*
X139065000Y-96901000D02*
X137160000Y-96901000D01*
%TO.N,/~{FPGA_Y0}*%
X146390000Y-105496000D02*
X139065000Y-98171000D01*
X162618500Y-105496000D02*
X146390000Y-105496000D01*
X139065000Y-98171000D02*
X120650000Y-98171000D01*
X120650000Y-98171000D02*
X114300000Y-91821000D01*
D20*
%TO.N,/~{FPGA_Q0}*%
X139065000Y-100711000D02*
X120650000Y-100711000D01*
X120650000Y-100711000D02*
X114300000Y-94361000D01*
%TO.N,GND*%
X168343500Y-91182000D02*
X169549000Y-91182000D01*
X162618500Y-90532000D02*
X161017000Y-90532000D01*
D19*
X150511000Y-50683331D02*
X152801000Y-50683331D01*
X160816000Y-52663331D02*
X160816000Y-51828331D01*
X152801000Y-50683331D02*
X155091000Y-50683331D01*
D20*
X168343500Y-89466500D02*
X168402000Y-89408000D01*
X161017000Y-90532000D02*
X160909000Y-90424000D01*
D19*
X160816000Y-51828331D02*
X159671000Y-50683331D01*
D20*
X169549000Y-91182000D02*
X170053000Y-90678000D01*
X161047000Y-96382000D02*
X160909000Y-96520000D01*
X162618500Y-96382000D02*
X161047000Y-96382000D01*
X168343500Y-90532000D02*
X168343500Y-89466500D01*
D21*
%TO.N,/VGA_RED*%
X152001000Y-53008331D02*
X151656000Y-52663331D01*
X155459000Y-58325000D02*
X152001000Y-58325000D01*
X152001000Y-58325000D02*
X152001000Y-53008331D01*
%TO.N,/VGA_GRN*%
X162306000Y-58309000D02*
X158877000Y-58309000D01*
X158877000Y-57594331D02*
X153946000Y-52663331D01*
X158877000Y-58309000D02*
X158877000Y-57594331D01*
%TO.N,/VGA_BLU*%
X169164000Y-58309000D02*
X165735000Y-58309000D01*
X162290000Y-54864000D02*
X158436669Y-54864000D01*
X158436669Y-54864000D02*
X156236000Y-52663331D01*
X165735000Y-58309000D02*
X162290000Y-54864000D01*
%TO.N,/VGA_HSYNC*%
X146101000Y-55829000D02*
X148717000Y-53213000D01*
X154522669Y-46990000D02*
X156236000Y-48703331D01*
X148717000Y-53213000D02*
X148717000Y-48768000D01*
X150495000Y-46990000D02*
X154522669Y-46990000D01*
X148717000Y-48768000D02*
X150495000Y-46990000D01*
X146101000Y-58325000D02*
X146101000Y-55829000D01*
%TO.N,/VGA_VSYNC*%
X147066000Y-48387000D02*
X149987000Y-45466000D01*
X142748000Y-58325000D02*
X142748000Y-56896000D01*
X149987000Y-45466000D02*
X155288669Y-45466000D01*
X147066000Y-52578000D02*
X147066000Y-48387000D01*
X155288669Y-45466000D02*
X158526000Y-48703331D01*
X142748000Y-56896000D02*
X147066000Y-52578000D01*
D20*
%TO.N,/D4*%
X168343500Y-91832000D02*
X170613500Y-91832000D01*
X171323000Y-82804000D02*
X175006000Y-79121000D01*
X170613500Y-91832000D02*
X171323000Y-91122500D01*
X171323000Y-91122500D02*
X171323000Y-82804000D01*
%TO.N,/D3*%
X171958000Y-91440000D02*
X171958000Y-84709000D01*
X170916000Y-92482000D02*
X171958000Y-91440000D01*
X168343500Y-92482000D02*
X170916000Y-92482000D01*
X171958000Y-84709000D02*
X175006000Y-81661000D01*
%TO.N,/D5*%
X172593000Y-91694000D02*
X172593000Y-86614000D01*
X171155000Y-93132000D02*
X172593000Y-91694000D01*
X168343500Y-93132000D02*
X171155000Y-93132000D01*
X172593000Y-86614000D02*
X175006000Y-84201000D01*
%TO.N,/D6*%
X171330500Y-93782000D02*
X173228000Y-91884500D01*
X173228000Y-91884500D02*
X173228000Y-88519000D01*
X168343500Y-93782000D02*
X171330500Y-93782000D01*
X173228000Y-88519000D02*
X175006000Y-86741000D01*
D19*
%TO.N,+5V*%
X166497000Y-88011000D02*
X169418000Y-88011000D01*
X160782000Y-86741000D02*
X162052000Y-88011000D01*
X166497000Y-97682000D02*
X168343500Y-97682000D01*
X147574000Y-86741000D02*
X160782000Y-86741000D01*
X169418000Y-88011000D02*
X170180000Y-88773000D01*
D20*
%TO.N,/D2*%
X168343500Y-94432000D02*
X172395000Y-94432000D01*
X172395000Y-94432000D02*
X175006000Y-91821000D01*
%TO.N,/D7*%
X174285000Y-95082000D02*
X175006000Y-94361000D01*
X168343500Y-95082000D02*
X174285000Y-95082000D01*
%TO.N,/D0*%
X168343500Y-95732000D02*
X173837000Y-95732000D01*
X173837000Y-95732000D02*
X175006000Y-96901000D01*
%TO.N,/D1*%
X171947000Y-96382000D02*
X175006000Y-99441000D01*
X168343500Y-96382000D02*
X171947000Y-96382000D01*
%TO.N,/~{WR}*%
X173990000Y-108331000D02*
X176276000Y-108331000D01*
X170505000Y-104846000D02*
X173990000Y-108331000D01*
X176276000Y-108331000D02*
X177546000Y-109601000D01*
X168343500Y-104846000D02*
X170505000Y-104846000D01*
%TO.N,/~{IORQ}*%
X170266000Y-105496000D02*
X173609000Y-108839000D01*
X173609000Y-110744000D02*
X175006000Y-112141000D01*
X168343500Y-105496000D02*
X170266000Y-105496000D01*
X173609000Y-108839000D02*
X173609000Y-110744000D01*
D21*
%TO.N,/FPGA_VSYNC*%
X115570000Y-52451000D02*
X114300000Y-53721000D01*
X142748000Y-60325000D02*
X140589000Y-58166000D01*
X138811000Y-52451000D02*
X115570000Y-52451000D01*
X140589000Y-58166000D02*
X140589000Y-54229000D01*
X140589000Y-54229000D02*
X138811000Y-52451000D01*
%TO.N,/FPGA_HSYNC*%
X115570000Y-54991000D02*
X114300000Y-56261000D01*
X138430000Y-54991000D02*
X115570000Y-54991000D01*
X144831000Y-61595000D02*
X141732000Y-61595000D01*
X141732000Y-61595000D02*
X139700000Y-59563000D01*
X146101000Y-60325000D02*
X144831000Y-61595000D01*
X139700000Y-59563000D02*
X139700000Y-56261000D01*
X139700000Y-56261000D02*
X138430000Y-54991000D01*
%TO.N,/FPGA_RED*%
X114300000Y-58801000D02*
X133985000Y-58801000D01*
X141351000Y-62357000D02*
X149969000Y-62357000D01*
X149969000Y-62357000D02*
X152001000Y-60325000D01*
X139065000Y-60071000D02*
X141351000Y-62357000D01*
X133985000Y-58801000D02*
X135255000Y-60071000D01*
X135255000Y-60071000D02*
X139065000Y-60071000D01*
D20*
%TO.N,/FPGA_LUM*%
X155448000Y-60336000D02*
X155459000Y-60325000D01*
D21*
X133985000Y-66421000D02*
X135255000Y-67691000D01*
D20*
X162306000Y-62611000D02*
X162306000Y-60309000D01*
X155448000Y-62611000D02*
X155448000Y-60336000D01*
D21*
X135255000Y-67691000D02*
X140081000Y-67691000D01*
X114300000Y-66421000D02*
X133985000Y-66421000D01*
X140081000Y-67691000D02*
X141478000Y-66294000D01*
X141478000Y-66294000D02*
X163179000Y-66294000D01*
X163179000Y-66294000D02*
X169164000Y-60309000D01*
%TO.N,/FPGA_GRN*%
X135255000Y-62611000D02*
X139065000Y-62611000D01*
X114300000Y-61341000D02*
X133985000Y-61341000D01*
X157861000Y-63500000D02*
X158877000Y-62484000D01*
X133985000Y-61341000D02*
X135255000Y-62611000D01*
X158877000Y-62484000D02*
X158877000Y-60309000D01*
X139954000Y-63500000D02*
X157861000Y-63500000D01*
X139065000Y-62611000D02*
X139954000Y-63500000D01*
%TO.N,/FPGA_BLU*%
X114300000Y-63881000D02*
X133985000Y-63881000D01*
X160893000Y-65151000D02*
X165735000Y-60309000D01*
X133985000Y-63881000D02*
X135255000Y-65151000D01*
X135255000Y-65151000D02*
X160893000Y-65151000D01*
D20*
%TO.N,/25.175MHz*%
X163703000Y-69215000D02*
X162179000Y-67691000D01*
X141859000Y-70231000D02*
X115570000Y-70231000D01*
X115570000Y-70231000D02*
X114300000Y-68961000D01*
X144399000Y-67691000D02*
X141859000Y-70231000D01*
X162179000Y-67691000D02*
X144399000Y-67691000D01*
%TO.N,/~{Q0}*%
X168343500Y-106796000D02*
X169788000Y-106796000D01*
X169788000Y-106796000D02*
X170307000Y-107315000D01*
X170307000Y-107315000D02*
X170307000Y-110612000D01*
X170307000Y-110612000D02*
X168778000Y-112141000D01*
%TO.N,/~{Y0}*%
X171318000Y-107437000D02*
X171318000Y-112141000D01*
X168343500Y-106146000D02*
X170027000Y-106146000D01*
X170027000Y-106146000D02*
X171318000Y-107437000D01*
D21*
%TO.N,/FPGA_D0*%
X139065000Y-91821000D02*
X137160000Y-91821000D01*
X142326000Y-95082000D02*
X139065000Y-91821000D01*
X162618500Y-95082000D02*
X142326000Y-95082000D01*
D20*
%TO.N,/FPGA_D1*%
X162592500Y-95758000D02*
X141732000Y-95758000D01*
X118110000Y-93091000D02*
X114300000Y-89281000D01*
X162618500Y-95732000D02*
X162592500Y-95758000D01*
X139065000Y-93091000D02*
X118110000Y-93091000D01*
X141732000Y-95758000D02*
X139065000Y-93091000D01*
D21*
%TO.N,/FPGA_D2*%
X139065000Y-89281000D02*
X137160000Y-89281000D01*
X143566000Y-93782000D02*
X139065000Y-89281000D01*
X162618500Y-93782000D02*
X143566000Y-93782000D01*
%TO.N,/FPGA_D3*%
X139065000Y-82931000D02*
X123190000Y-82931000D01*
X123190000Y-82931000D02*
X114300000Y-74041000D01*
X162618500Y-91832000D02*
X147966000Y-91832000D01*
X147966000Y-91832000D02*
X139065000Y-82931000D01*
%TO.N,/FPGA_D4*%
X162618500Y-91182000D02*
X149856000Y-91182000D01*
X123190000Y-80391000D02*
X114300000Y-71501000D01*
X139065000Y-80391000D02*
X123190000Y-80391000D01*
X149856000Y-91182000D02*
X139065000Y-80391000D01*
%TO.N,/FPGA_D5*%
X139065000Y-85471000D02*
X120650000Y-85471000D01*
X162618500Y-92482000D02*
X146076000Y-92482000D01*
X146076000Y-92482000D02*
X139065000Y-85471000D01*
X120650000Y-85471000D02*
X114300000Y-79121000D01*
D19*
%TO.N,+3.3V*%
X164465000Y-97682000D02*
X162618500Y-97682000D01*
D21*
%TO.N,/FPGA_D7*%
X162618500Y-94432000D02*
X142946000Y-94432000D01*
X142946000Y-94432000D02*
X139065000Y-90551000D01*
X118110000Y-90551000D02*
X114300000Y-86741000D01*
X139065000Y-90551000D02*
X118110000Y-90551000D01*
%TO.N,/FPGA_D6*%
X144186000Y-93132000D02*
X139065000Y-88011000D01*
X139065000Y-88011000D02*
X120650000Y-88011000D01*
X162618500Y-93132000D02*
X144186000Y-93132000D01*
X120650000Y-88011000D02*
X114300000Y-81661000D01*
D20*
%TO.N,/~{FPGA_Q0}*%
X144500000Y-106146000D02*
X139065000Y-100711000D01*
X162618500Y-106146000D02*
X144500000Y-106146000D01*
%TD*%
%TA.AperFunction,Conductor*%
%TO.N,+3.3V*%
G36*
X163921718Y-107247528D02*
G01*
X163954471Y-107309245D01*
X163957000Y-107334160D01*
X163957000Y-108842000D01*
X163937315Y-108909039D01*
X163884511Y-108954794D01*
X163833000Y-108966000D01*
X161668000Y-108966000D01*
X161600961Y-108946315D01*
X161555206Y-108893511D01*
X161544000Y-108842000D01*
X161544000Y-107572900D01*
X161563685Y-107505861D01*
X161616489Y-107460106D01*
X161668000Y-107448900D01*
X161721971Y-107448900D01*
X161769423Y-107458338D01*
X161824238Y-107481044D01*
X161941639Y-107496500D01*
X163295360Y-107496499D01*
X163295363Y-107496499D01*
X163412753Y-107481046D01*
X163412757Y-107481044D01*
X163412762Y-107481044D01*
X163558841Y-107420536D01*
X163684282Y-107324282D01*
X163734625Y-107258672D01*
X163791052Y-107217471D01*
X163860798Y-107213316D01*
X163921718Y-107247528D01*
G37*
%TD.AperFunction*%
%TD*%
%TA.AperFunction,Conductor*%
%TO.N,+5V*%
G36*
X167179035Y-107207685D02*
G01*
X167210370Y-107236512D01*
X167216853Y-107244961D01*
X167268293Y-107312000D01*
X167277718Y-107324282D01*
X167403159Y-107420536D01*
X167549238Y-107481044D01*
X167666639Y-107496500D01*
X169020360Y-107496499D01*
X169020363Y-107496499D01*
X169137753Y-107481046D01*
X169137757Y-107481044D01*
X169137762Y-107481044D01*
X169192576Y-107458338D01*
X169240029Y-107448900D01*
X169294000Y-107448900D01*
X169361039Y-107468585D01*
X169406794Y-107521389D01*
X169418000Y-107572900D01*
X169418000Y-108842000D01*
X169398315Y-108909039D01*
X169345511Y-108954794D01*
X169294000Y-108966000D01*
X167002000Y-108966000D01*
X166934961Y-108946315D01*
X166889206Y-108893511D01*
X166878000Y-108842000D01*
X166878000Y-107312000D01*
X166897685Y-107244961D01*
X166950489Y-107199206D01*
X167002000Y-107188000D01*
X167111996Y-107188000D01*
X167179035Y-107207685D01*
G37*
%TD.AperFunction*%
%TD*%
%TA.AperFunction,Conductor*%
%TO.N,+5V*%
G36*
X167179035Y-96793685D02*
G01*
X167210370Y-96822512D01*
X167216853Y-96830961D01*
X167268293Y-96898000D01*
X167277718Y-96910282D01*
X167403159Y-97006536D01*
X167549238Y-97067044D01*
X167666639Y-97082500D01*
X169020360Y-97082499D01*
X169020363Y-97082499D01*
X169137753Y-97067046D01*
X169137757Y-97067044D01*
X169137762Y-97067044D01*
X169192576Y-97044338D01*
X169240029Y-97034900D01*
X169294000Y-97034900D01*
X169361039Y-97054585D01*
X169406794Y-97107389D01*
X169418000Y-97158900D01*
X169418000Y-98428000D01*
X169398315Y-98495039D01*
X169345511Y-98540794D01*
X169294000Y-98552000D01*
X167002000Y-98552000D01*
X166934961Y-98532315D01*
X166889206Y-98479511D01*
X166878000Y-98428000D01*
X166878000Y-96898000D01*
X166897685Y-96830961D01*
X166950489Y-96785206D01*
X167002000Y-96774000D01*
X167111996Y-96774000D01*
X167179035Y-96793685D01*
G37*
%TD.AperFunction*%
%TD*%
%TA.AperFunction,Conductor*%
%TO.N,+3.3V*%
G36*
X164027039Y-96793685D02*
G01*
X164072794Y-96846489D01*
X164084000Y-96898000D01*
X164084000Y-98428000D01*
X164064315Y-98495039D01*
X164011511Y-98540794D01*
X163960000Y-98552000D01*
X161668000Y-98552000D01*
X161600961Y-98532315D01*
X161555206Y-98479511D01*
X161544000Y-98428000D01*
X161544000Y-97208136D01*
X161563685Y-97141097D01*
X161575851Y-97125163D01*
X161620184Y-97075927D01*
X161679671Y-97039279D01*
X161712333Y-97034900D01*
X161721971Y-97034900D01*
X161769423Y-97044338D01*
X161824238Y-97067044D01*
X161941639Y-97082500D01*
X163295360Y-97082499D01*
X163295363Y-97082499D01*
X163412753Y-97067046D01*
X163412757Y-97067044D01*
X163412762Y-97067044D01*
X163558841Y-97006536D01*
X163684282Y-96910282D01*
X163751629Y-96822513D01*
X163808056Y-96781311D01*
X163850004Y-96774000D01*
X163960000Y-96774000D01*
X164027039Y-96793685D01*
G37*
%TD.AperFunction*%
%TD*%
M02*
