
*** Running vivado
    with args -log keypadCalculatorOled.rds -m64 -mode batch -messageDb vivado.pb -source keypadCalculatorOled.tcl


****** Vivado v2013.4 (64-bit)
  **** SW Build 353583 on Mon Dec  9 17:49:19 MST 2013
  **** IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: Implementation
Feature available: Implementation
Loading parts and site information from C:/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source keypadCalculatorOled.tcl
# set_param gui.test TreeTableDev
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# set_msg_config -id {Labtools 27-147} -limit 4294967295
# create_project -in_memory -part xc7z020clg484-1
# set_property target_language Verilog [current_project]
# set_property board em.avnet.com:zynq:zed:d [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# add_files U:/private/calculater/calculater.srcs/sources_1/charLib.coe
# read_ip U:/private/calculater/calculater.srcs/sources_1/ip/CHAR_LIB_COMP_N/CHAR_LIB_COMP_N.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2013.4/data/ip'.
# set_property used_in_implementation false [get_files u:/private/calculater/calculater.srcs/sources_1/ip/CHAR_LIB_COMP_N/CHAR_LIB_COMP_N.dcp]
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property is_locked true [get_files U:/private/calculater/calculater.srcs/sources_1/ip/CHAR_LIB_COMP_N/CHAR_LIB_COMP_N.xci]
# read_verilog {
#   U:/private/calculater/calculater.srcs/sources_1/new/singleClkSigGen.v
#   U:/private/calculater/calculater.srcs/sources_1/new/shiftInputReg.v
#   U:/private/calculater/calculater.srcs/sources_1/new/fsm.v
#   U:/private/calculater/calculater.srcs/sources_1/new/bin2bcdDec4.v
#   U:/private/calculater/calculater.srcs/sources_1/imports/sources_1/new/BCD2ASCII_4bit.v
#   U:/private/calculater/calculater.srcs/sources_1/imports/sources_1/new/BCD2ASCII_16bit.v
#   U:/private/calculater/calculater.srcs/sources_1/imports/sources_1/imports/VerilogOLEDStarter/SpiCtrl.v
#   U:/private/calculater/calculater.srcs/sources_1/imports/sources_1/imports/VerilogOLEDStarter/Delay.v
#   U:/private/calculater/calculater.srcs/sources_1/imports/sources_1/imports/verilog/slowclock.v
#   U:/private/calculater/calculater.srcs/sources_1/imports/sources_1/imports/verilog/bouncer.v
#   U:/private/calculater/calculater.srcs/sources_1/new/calculator.v
#   U:/private/calculater/calculater.srcs/sources_1/imports/sources_1/new/keypadController.v
#   U:/private/calculater/calculater.srcs/sources_1/imports/sources_1/new/keyConverter.v
#   U:/private/calculater/calculater.srcs/sources_1/imports/sources_1/imports/VerilogOLEDStarter/OledInit.v
#   U:/private/calculater/calculater.srcs/sources_1/imports/drop_box/OledEX.v
#   U:/private/calculater/calculater.srcs/sources_1/new/keypadCalculator.v
#   U:/private/calculater/calculater.srcs/sources_1/imports/sources_1/imports/VerilogOLEDStarter/VerilogOLEDCtrl.v
#   U:/private/calculater/calculater.srcs/sources_1/new/keypadCalculatorOled.v
# }
# read_xdc U:/private/calculater/calculater.srcs/constrs_1/imports/drop_box/constraints.xdc
# set_property used_in_implementation false [get_files U:/private/calculater/calculater.srcs/constrs_1/imports/drop_box/constraints.xdc]
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# read_xdc dont_buffer.xdc
# set_property used_in_implementation false [get_files dont_buffer.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir U:/private/calculater/calculater.data/wt [current_project]
# set_property parent.project_dir U:/private/calculater [current_project]
# synth_design -top keypadCalculatorOled -part xc7z020clg484-1
Command: synth_design -top keypadCalculatorOled -part xc7z020clg484-1

Starting synthesis...

INFO: [IP_Flow 19-2162] IP 'CHAR_LIB_COMP_N' is locked. Locked reason: Property 'IS_LOCKED' is set to true by the system or user
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 241.211 ; gain = 93.617
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'keypadCalculatorOled' [U:/private/calculater/calculater.srcs/sources_1/new/keypadCalculatorOled.v:24]
INFO: [Synth 8-638] synthesizing module 'keypadCalculator' [U:/private/calculater/calculater.srcs/sources_1/new/keypadCalculator.v:37]
INFO: [Synth 8-638] synthesizing module 'slowclock' [U:/private/calculater/calculater.srcs/sources_1/imports/sources_1/imports/verilog/slowclock.v:26]
	Parameter LENGTH bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'slowclock' (1#1) [U:/private/calculater/calculater.srcs/sources_1/imports/sources_1/imports/verilog/slowclock.v:26]
INFO: [Synth 8-638] synthesizing module 'keypadController' [U:/private/calculater/calculater.srcs/sources_1/imports/sources_1/new/keypadController.v:24]
INFO: [Synth 8-638] synthesizing module 'slowclock__parameterized0' [U:/private/calculater/calculater.srcs/sources_1/imports/sources_1/imports/verilog/slowclock.v:26]
	Parameter LENGTH bound to: 20 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'slowclock__parameterized0' (1#1) [U:/private/calculater/calculater.srcs/sources_1/imports/sources_1/imports/verilog/slowclock.v:26]
INFO: [Synth 8-638] synthesizing module 'debouncer' [U:/private/calculater/calculater.srcs/sources_1/imports/sources_1/imports/verilog/bouncer.v:33]
	Parameter firstLow bound to: 2'b00 
	Parameter secondLow bound to: 2'b01 
	Parameter firstHigh bound to: 2'b10 
	Parameter secondHigh bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [U:/private/calculater/calculater.srcs/sources_1/imports/sources_1/imports/verilog/bouncer.v:53]
INFO: [Synth 8-226] default block is never used [U:/private/calculater/calculater.srcs/sources_1/imports/sources_1/imports/verilog/bouncer.v:82]
INFO: [Synth 8-256] done synthesizing module 'debouncer' (2#1) [U:/private/calculater/calculater.srcs/sources_1/imports/sources_1/imports/verilog/bouncer.v:33]
INFO: [Synth 8-256] done synthesizing module 'keypadController' (3#1) [U:/private/calculater/calculater.srcs/sources_1/imports/sources_1/new/keypadController.v:24]
INFO: [Synth 8-638] synthesizing module 'keyConverter' [U:/private/calculater/calculater.srcs/sources_1/imports/sources_1/new/keyConverter.v:23]
INFO: [Synth 8-256] done synthesizing module 'keyConverter' (4#1) [U:/private/calculater/calculater.srcs/sources_1/imports/sources_1/new/keyConverter.v:23]
INFO: [Synth 8-638] synthesizing module 'calculator' [U:/private/calculater/calculater.srcs/sources_1/new/calculator.v:25]
INFO: [Synth 8-638] synthesizing module 'singleClkSigGen' [U:/private/calculater/calculater.srcs/sources_1/new/singleClkSigGen.v:23]
INFO: [Synth 8-256] done synthesizing module 'singleClkSigGen' (5#1) [U:/private/calculater/calculater.srcs/sources_1/new/singleClkSigGen.v:23]
INFO: [Synth 8-638] synthesizing module 'fsm' [U:/private/calculater/calculater.srcs/sources_1/new/fsm.v:37]
INFO: [Synth 8-256] done synthesizing module 'fsm' (6#1) [U:/private/calculater/calculater.srcs/sources_1/new/fsm.v:37]
INFO: [Synth 8-638] synthesizing module 'shiftInputReg' [U:/private/calculater/calculater.srcs/sources_1/new/shiftInputReg.v:23]
INFO: [Synth 8-256] done synthesizing module 'shiftInputReg' (7#1) [U:/private/calculater/calculater.srcs/sources_1/new/shiftInputReg.v:23]
INFO: [Synth 8-638] synthesizing module 'bin2bcdDec4' [U:/private/calculater/calculater.srcs/sources_1/new/bin2bcdDec4.v:76]
INFO: [Synth 8-638] synthesizing module 'add3' [U:/private/calculater/calculater.srcs/sources_1/new/bin2bcdDec4.v:40]
INFO: [Synth 8-256] done synthesizing module 'add3' (8#1) [U:/private/calculater/calculater.srcs/sources_1/new/bin2bcdDec4.v:40]
INFO: [Synth 8-256] done synthesizing module 'bin2bcdDec4' (9#1) [U:/private/calculater/calculater.srcs/sources_1/new/bin2bcdDec4.v:76]
INFO: [Synth 8-256] done synthesizing module 'calculator' (10#1) [U:/private/calculater/calculater.srcs/sources_1/new/calculator.v:25]
INFO: [Synth 8-256] done synthesizing module 'keypadCalculator' (11#1) [U:/private/calculater/calculater.srcs/sources_1/new/keypadCalculator.v:37]
INFO: [Synth 8-638] synthesizing module 'VerilogOLEDCtrl' [U:/private/calculater/calculater.srcs/sources_1/imports/sources_1/imports/VerilogOLEDStarter/VerilogOLEDCtrl.v:17]
INFO: [Synth 8-638] synthesizing module 'OledInit' [U:/private/calculater/calculater.srcs/sources_1/imports/sources_1/imports/VerilogOLEDStarter/OledInit.v:17]
INFO: [Synth 8-638] synthesizing module 'SpiCtrl' [U:/private/calculater/calculater.srcs/sources_1/imports/sources_1/imports/VerilogOLEDStarter/SpiCtrl.v:19]
INFO: [Synth 8-256] done synthesizing module 'SpiCtrl' (12#1) [U:/private/calculater/calculater.srcs/sources_1/imports/sources_1/imports/VerilogOLEDStarter/SpiCtrl.v:19]
INFO: [Synth 8-638] synthesizing module 'Delay' [U:/private/calculater/calculater.srcs/sources_1/imports/sources_1/imports/VerilogOLEDStarter/Delay.v:17]
INFO: [Synth 8-256] done synthesizing module 'Delay' (13#1) [U:/private/calculater/calculater.srcs/sources_1/imports/sources_1/imports/VerilogOLEDStarter/Delay.v:17]
INFO: [Synth 8-256] done synthesizing module 'OledInit' (14#1) [U:/private/calculater/calculater.srcs/sources_1/imports/sources_1/imports/VerilogOLEDStarter/OledInit.v:17]
INFO: [Synth 8-638] synthesizing module 'OledEX' [U:/private/calculater/calculater.srcs/sources_1/imports/drop_box/OledEX.v:21]
	Parameter PLUS_SIGN bound to: 8'b00101011 
	Parameter MINUS_SIGN bound to: 8'b00101101 
	Parameter EQUAL_SIGN bound to: 8'b00111101 
INFO: [Synth 8-638] synthesizing module 'CHAR_LIB_COMP_N' [U:/private/calculater/calculater.runs/synth_1/.Xil/Vivado-6588-DANA307-07/realtime/CHAR_LIB_COMP_N_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'CHAR_LIB_COMP_N' (15#1) [U:/private/calculater/calculater.runs/synth_1/.Xil/Vivado-6588-DANA307-07/realtime/CHAR_LIB_COMP_N_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'BCD2ASCII_4bit' [U:/private/calculater/calculater.srcs/sources_1/imports/sources_1/new/BCD2ASCII_4bit.v:23]
	Parameter ASCII_OFFSET bound to: 8'b00110000 
	Parameter PLUS_SIGN bound to: 8'b00101011 
	Parameter MINUS_SIGN bound to: 8'b00101101 
	Parameter EQUAL_SIGN bound to: 8'b00111101 
INFO: [Synth 8-256] done synthesizing module 'BCD2ASCII_4bit' (16#1) [U:/private/calculater/calculater.srcs/sources_1/imports/sources_1/new/BCD2ASCII_4bit.v:23]
INFO: [Synth 8-638] synthesizing module 'BCD2ASCII_16bit' [U:/private/calculater/calculater.srcs/sources_1/imports/sources_1/new/BCD2ASCII_16bit.v:23]
	Parameter ASCII_OFFSET bound to: 8'b00110000 
INFO: [Synth 8-256] done synthesizing module 'BCD2ASCII_16bit' (17#1) [U:/private/calculater/calculater.srcs/sources_1/imports/sources_1/new/BCD2ASCII_16bit.v:23]
INFO: [Synth 8-256] done synthesizing module 'OledEX' (18#1) [U:/private/calculater/calculater.srcs/sources_1/imports/drop_box/OledEX.v:21]
INFO: [Synth 8-256] done synthesizing module 'VerilogOLEDCtrl' (19#1) [U:/private/calculater/calculater.srcs/sources_1/imports/sources_1/imports/VerilogOLEDStarter/VerilogOLEDCtrl.v:17]
INFO: [Synth 8-256] done synthesizing module 'keypadCalculatorOled' (20#1) [U:/private/calculater/calculater.srcs/sources_1/new/keypadCalculatorOled.v:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 312.445 ; gain = 164.852
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
Loading clock regions from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from C:/Xilinx/Vivado/2013.4/data\./parts/xilinx/zynq/IOStandards.xml

Processing XDC Constraints
Parsing XDC File [U:/private/calculater/calculater.srcs/constrs_1/imports/drop_box/constraints.xdc]
Finished Parsing XDC File [U:/private/calculater/calculater.srcs/constrs_1/imports/drop_box/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [U:/private/calculater/calculater.srcs/constrs_1/imports/drop_box/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [U:/private/calculater/calculater.runs/synth_1/.Xil/keypadCalculatorOled_propImpl.xdc].
Resolution: To avoid this message, exclude constraints listed in [U:/private/calculater/calculater.runs/synth_1/.Xil/keypadCalculatorOled_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [U:/private/calculater/calculater.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [U:/private/calculater/calculater.runs/synth_1/dont_touch.xdc]
Parsing XDC File [U:/private/calculater/calculater.runs/synth_1/dont_buffer.xdc]
Finished Parsing XDC File [U:/private/calculater/calculater.runs/synth_1/dont_buffer.xdc]
Completed Processing XDC Constraints

INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.


---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true. (constraint file  U:/private/calculater/calculater.runs/synth_1/dont_touch.xdc, line 7).
Applied set_property BUFFER_TYPE = NONE. (constraint file  U:/private/calculater/calculater.runs/synth_1/dont_buffer.xdc, line 4).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 551.922 ; gain = 404.328
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:28 . Memory (MB): peak = 551.922 ; gain = 404.328
---------------------------------------------------------------------------------

INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [U:/private/calculater/calculater.srcs/sources_1/new/calculator.v:118]
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'SpiCtrl'
INFO: [Synth 8-4471] merging register 'input_screen_reg[0][6][7:0]' into 'input_screen_reg[0][1][7:0]' [U:/private/calculater/calculater.srcs/sources_1/imports/drop_box/OledEX.v:196]
INFO: [Synth 8-4471] merging register 'input_screen_reg[0][9][7:0]' into 'input_screen_reg[0][8][7:0]' [U:/private/calculater/calculater.srcs/sources_1/imports/drop_box/OledEX.v:196]
INFO: [Synth 8-4471] merging register 'input_screen_reg[0][10][7:0]' into 'input_screen_reg[0][8][7:0]' [U:/private/calculater/calculater.srcs/sources_1/imports/drop_box/OledEX.v:196]
INFO: [Synth 8-4471] merging register 'input_screen_reg[0][11][7:0]' into 'input_screen_reg[0][8][7:0]' [U:/private/calculater/calculater.srcs/sources_1/imports/drop_box/OledEX.v:196]
INFO: [Synth 8-4471] merging register 'input_screen_reg[0][12][7:0]' into 'input_screen_reg[0][8][7:0]' [U:/private/calculater/calculater.srcs/sources_1/imports/drop_box/OledEX.v:196]
INFO: [Synth 8-4471] merging register 'input_screen_reg[0][13][7:0]' into 'input_screen_reg[0][8][7:0]' [U:/private/calculater/calculater.srcs/sources_1/imports/drop_box/OledEX.v:196]
INFO: [Synth 8-4471] merging register 'input_screen_reg[0][14][7:0]' into 'input_screen_reg[0][8][7:0]' [U:/private/calculater/calculater.srcs/sources_1/imports/drop_box/OledEX.v:196]
INFO: [Synth 8-4471] merging register 'input_screen_reg[0][15][7:0]' into 'input_screen_reg[0][8][7:0]' [U:/private/calculater/calculater.srcs/sources_1/imports/drop_box/OledEX.v:196]
INFO: [Synth 8-4471] merging register 'input_screen_reg[1][3][7:0]' into 'input_screen_reg[0][8][7:0]' [U:/private/calculater/calculater.srcs/sources_1/imports/drop_box/OledEX.v:196]
INFO: [Synth 8-4471] merging register 'input_screen_reg[1][5][7:0]' into 'input_screen_reg[1][1][7:0]' [U:/private/calculater/calculater.srcs/sources_1/imports/drop_box/OledEX.v:196]
INFO: [Synth 8-4471] merging register 'input_screen_reg[1][7][7:0]' into 'input_screen_reg[0][8][7:0]' [U:/private/calculater/calculater.srcs/sources_1/imports/drop_box/OledEX.v:196]
INFO: [Synth 8-4471] merging register 'input_screen_reg[1][9][7:0]' into 'input_screen_reg[1][1][7:0]' [U:/private/calculater/calculater.srcs/sources_1/imports/drop_box/OledEX.v:196]
INFO: [Synth 8-4471] merging register 'input_screen_reg[1][11][7:0]' into 'input_screen_reg[0][8][7:0]' [U:/private/calculater/calculater.srcs/sources_1/imports/drop_box/OledEX.v:196]
INFO: [Synth 8-4471] merging register 'input_screen_reg[1][13][7:0]' into 'input_screen_reg[1][1][7:0]' [U:/private/calculater/calculater.srcs/sources_1/imports/drop_box/OledEX.v:196]
INFO: [Synth 8-4471] merging register 'input_screen_reg[1][14][7:0]' into 'input_screen_reg[1][12][7:0]' [U:/private/calculater/calculater.srcs/sources_1/imports/drop_box/OledEX.v:196]
INFO: [Synth 8-4471] merging register 'input_screen_reg[2][8][7:0]' into 'input_screen_reg[0][8][7:0]' [U:/private/calculater/calculater.srcs/sources_1/imports/drop_box/OledEX.v:196]
INFO: [Synth 8-4471] merging register 'input_screen_reg[2][9][7:0]' into 'input_screen_reg[0][8][7:0]' [U:/private/calculater/calculater.srcs/sources_1/imports/drop_box/OledEX.v:196]
INFO: [Synth 8-4471] merging register 'input_screen_reg[2][10][7:0]' into 'input_screen_reg[0][8][7:0]' [U:/private/calculater/calculater.srcs/sources_1/imports/drop_box/OledEX.v:196]
INFO: [Synth 8-4471] merging register 'input_screen_reg[2][11][7:0]' into 'input_screen_reg[0][8][7:0]' [U:/private/calculater/calculater.srcs/sources_1/imports/drop_box/OledEX.v:196]
INFO: [Synth 8-4471] merging register 'input_screen_reg[2][12][7:0]' into 'input_screen_reg[0][8][7:0]' [U:/private/calculater/calculater.srcs/sources_1/imports/drop_box/OledEX.v:196]
INFO: [Synth 8-4471] merging register 'input_screen_reg[2][13][7:0]' into 'input_screen_reg[0][8][7:0]' [U:/private/calculater/calculater.srcs/sources_1/imports/drop_box/OledEX.v:196]
INFO: [Synth 8-4471] merging register 'input_screen_reg[2][14][7:0]' into 'input_screen_reg[0][8][7:0]' [U:/private/calculater/calculater.srcs/sources_1/imports/drop_box/OledEX.v:196]
INFO: [Synth 8-4471] merging register 'input_screen_reg[2][15][7:0]' into 'input_screen_reg[0][8][7:0]' [U:/private/calculater/calculater.srcs/sources_1/imports/drop_box/OledEX.v:196]
INFO: [Synth 8-4471] merging register 'input_screen_reg[3][0][7:0]' into 'input_screen_reg[0][8][7:0]' [U:/private/calculater/calculater.srcs/sources_1/imports/drop_box/OledEX.v:196]
INFO: [Synth 8-4471] merging register 'input_screen_reg[3][1][7:0]' into 'input_screen_reg[0][8][7:0]' [U:/private/calculater/calculater.srcs/sources_1/imports/drop_box/OledEX.v:196]
INFO: [Synth 8-4471] merging register 'input_screen_reg[3][2][7:0]' into 'input_screen_reg[0][8][7:0]' [U:/private/calculater/calculater.srcs/sources_1/imports/drop_box/OledEX.v:196]
INFO: [Synth 8-4471] merging register 'input_screen_reg[3][3][7:0]' into 'input_screen_reg[0][8][7:0]' [U:/private/calculater/calculater.srcs/sources_1/imports/drop_box/OledEX.v:196]
INFO: [Synth 8-4471] merging register 'input_screen_reg[3][4][7:0]' into 'input_screen_reg[0][8][7:0]' [U:/private/calculater/calculater.srcs/sources_1/imports/drop_box/OledEX.v:196]
INFO: [Synth 8-4471] merging register 'input_screen_reg[3][5][7:0]' into 'input_screen_reg[0][8][7:0]' [U:/private/calculater/calculater.srcs/sources_1/imports/drop_box/OledEX.v:196]
INFO: [Synth 8-4471] merging register 'input_screen_reg[3][6][7:0]' into 'input_screen_reg[0][8][7:0]' [U:/private/calculater/calculater.srcs/sources_1/imports/drop_box/OledEX.v:196]
INFO: [Synth 8-4471] merging register 'input_screen_reg[3][7][7:0]' into 'input_screen_reg[0][8][7:0]' [U:/private/calculater/calculater.srcs/sources_1/imports/drop_box/OledEX.v:196]
INFO: [Synth 8-4471] merging register 'input_screen_reg[3][8][7:0]' into 'input_screen_reg[0][8][7:0]' [U:/private/calculater/calculater.srcs/sources_1/imports/drop_box/OledEX.v:196]
INFO: [Synth 8-4471] merging register 'input_screen_reg[3][9][7:0]' into 'input_screen_reg[0][8][7:0]' [U:/private/calculater/calculater.srcs/sources_1/imports/drop_box/OledEX.v:196]
INFO: [Synth 8-4471] merging register 'input_screen_reg[3][10][7:0]' into 'input_screen_reg[0][8][7:0]' [U:/private/calculater/calculater.srcs/sources_1/imports/drop_box/OledEX.v:196]
INFO: [Synth 8-4471] merging register 'input_screen_reg[3][11][7:0]' into 'input_screen_reg[0][8][7:0]' [U:/private/calculater/calculater.srcs/sources_1/imports/drop_box/OledEX.v:196]
INFO: [Synth 8-4471] merging register 'current_screen_reg[0][6][7:0]' into 'current_screen_reg[0][1][7:0]' [U:/private/calculater/calculater.srcs/sources_1/imports/drop_box/OledEX.v:216]
INFO: [Synth 8-4471] merging register 'current_screen_reg[0][9][7:0]' into 'current_screen_reg[0][8][7:0]' [U:/private/calculater/calculater.srcs/sources_1/imports/drop_box/OledEX.v:216]
INFO: [Synth 8-4471] merging register 'current_screen_reg[0][10][7:0]' into 'current_screen_reg[0][8][7:0]' [U:/private/calculater/calculater.srcs/sources_1/imports/drop_box/OledEX.v:216]
INFO: [Synth 8-4471] merging register 'current_screen_reg[0][11][7:0]' into 'current_screen_reg[0][8][7:0]' [U:/private/calculater/calculater.srcs/sources_1/imports/drop_box/OledEX.v:216]
INFO: [Synth 8-4471] merging register 'current_screen_reg[0][12][7:0]' into 'current_screen_reg[0][8][7:0]' [U:/private/calculater/calculater.srcs/sources_1/imports/drop_box/OledEX.v:216]
INFO: [Synth 8-4471] merging register 'current_screen_reg[0][13][7:0]' into 'current_screen_reg[0][8][7:0]' [U:/private/calculater/calculater.srcs/sources_1/imports/drop_box/OledEX.v:216]
INFO: [Synth 8-4471] merging register 'current_screen_reg[0][14][7:0]' into 'current_screen_reg[0][8][7:0]' [U:/private/calculater/calculater.srcs/sources_1/imports/drop_box/OledEX.v:216]
INFO: [Synth 8-4471] merging register 'current_screen_reg[0][15][7:0]' into 'current_screen_reg[0][8][7:0]' [U:/private/calculater/calculater.srcs/sources_1/imports/drop_box/OledEX.v:216]
INFO: [Synth 8-4471] merging register 'current_screen_reg[1][3][7:0]' into 'current_screen_reg[0][8][7:0]' [U:/private/calculater/calculater.srcs/sources_1/imports/drop_box/OledEX.v:216]
INFO: [Synth 8-4471] merging register 'current_screen_reg[1][5][7:0]' into 'current_screen_reg[1][1][7:0]' [U:/private/calculater/calculater.srcs/sources_1/imports/drop_box/OledEX.v:216]
INFO: [Synth 8-4471] merging register 'current_screen_reg[1][7][7:0]' into 'current_screen_reg[0][8][7:0]' [U:/private/calculater/calculater.srcs/sources_1/imports/drop_box/OledEX.v:216]
INFO: [Synth 8-4471] merging register 'current_screen_reg[1][9][7:0]' into 'current_screen_reg[1][1][7:0]' [U:/private/calculater/calculater.srcs/sources_1/imports/drop_box/OledEX.v:216]
INFO: [Synth 8-4471] merging register 'current_screen_reg[1][11][7:0]' into 'current_screen_reg[0][8][7:0]' [U:/private/calculater/calculater.srcs/sources_1/imports/drop_box/OledEX.v:216]
INFO: [Synth 8-4471] merging register 'current_screen_reg[1][13][7:0]' into 'current_screen_reg[1][1][7:0]' [U:/private/calculater/calculater.srcs/sources_1/imports/drop_box/OledEX.v:216]
INFO: [Synth 8-4471] merging register 'current_screen_reg[1][14][7:0]' into 'current_screen_reg[1][12][7:0]' [U:/private/calculater/calculater.srcs/sources_1/imports/drop_box/OledEX.v:216]
INFO: [Synth 8-4471] merging register 'current_screen_reg[2][8][7:0]' into 'current_screen_reg[0][8][7:0]' [U:/private/calculater/calculater.srcs/sources_1/imports/drop_box/OledEX.v:216]
INFO: [Synth 8-4471] merging register 'current_screen_reg[2][9][7:0]' into 'current_screen_reg[0][8][7:0]' [U:/private/calculater/calculater.srcs/sources_1/imports/drop_box/OledEX.v:216]
INFO: [Synth 8-4471] merging register 'current_screen_reg[2][10][7:0]' into 'current_screen_reg[0][8][7:0]' [U:/private/calculater/calculater.srcs/sources_1/imports/drop_box/OledEX.v:216]
INFO: [Synth 8-4471] merging register 'current_screen_reg[2][11][7:0]' into 'current_screen_reg[0][8][7:0]' [U:/private/calculater/calculater.srcs/sources_1/imports/drop_box/OledEX.v:216]
INFO: [Synth 8-4471] merging register 'current_screen_reg[2][12][7:0]' into 'current_screen_reg[0][8][7:0]' [U:/private/calculater/calculater.srcs/sources_1/imports/drop_box/OledEX.v:216]
INFO: [Synth 8-4471] merging register 'current_screen_reg[2][13][7:0]' into 'current_screen_reg[0][8][7:0]' [U:/private/calculater/calculater.srcs/sources_1/imports/drop_box/OledEX.v:216]
INFO: [Synth 8-4471] merging register 'current_screen_reg[2][14][7:0]' into 'current_screen_reg[0][8][7:0]' [U:/private/calculater/calculater.srcs/sources_1/imports/drop_box/OledEX.v:216]
INFO: [Synth 8-4471] merging register 'current_screen_reg[2][15][7:0]' into 'current_screen_reg[0][8][7:0]' [U:/private/calculater/calculater.srcs/sources_1/imports/drop_box/OledEX.v:216]
INFO: [Synth 8-4471] merging register 'current_screen_reg[3][0][7:0]' into 'current_screen_reg[0][8][7:0]' [U:/private/calculater/calculater.srcs/sources_1/imports/drop_box/OledEX.v:216]
INFO: [Synth 8-4471] merging register 'current_screen_reg[3][1][7:0]' into 'current_screen_reg[0][8][7:0]' [U:/private/calculater/calculater.srcs/sources_1/imports/drop_box/OledEX.v:216]
INFO: [Synth 8-4471] merging register 'current_screen_reg[3][2][7:0]' into 'current_screen_reg[0][8][7:0]' [U:/private/calculater/calculater.srcs/sources_1/imports/drop_box/OledEX.v:216]
INFO: [Synth 8-4471] merging register 'current_screen_reg[3][3][7:0]' into 'current_screen_reg[0][8][7:0]' [U:/private/calculater/calculater.srcs/sources_1/imports/drop_box/OledEX.v:216]
INFO: [Synth 8-4471] merging register 'current_screen_reg[3][4][7:0]' into 'current_screen_reg[0][8][7:0]' [U:/private/calculater/calculater.srcs/sources_1/imports/drop_box/OledEX.v:216]
INFO: [Synth 8-4471] merging register 'current_screen_reg[3][5][7:0]' into 'current_screen_reg[0][8][7:0]' [U:/private/calculater/calculater.srcs/sources_1/imports/drop_box/OledEX.v:216]
INFO: [Synth 8-4471] merging register 'current_screen_reg[3][6][7:0]' into 'current_screen_reg[0][8][7:0]' [U:/private/calculater/calculater.srcs/sources_1/imports/drop_box/OledEX.v:216]
INFO: [Synth 8-4471] merging register 'current_screen_reg[3][7][7:0]' into 'current_screen_reg[0][8][7:0]' [U:/private/calculater/calculater.srcs/sources_1/imports/drop_box/OledEX.v:216]
INFO: [Synth 8-4471] merging register 'current_screen_reg[3][8][7:0]' into 'current_screen_reg[0][8][7:0]' [U:/private/calculater/calculater.srcs/sources_1/imports/drop_box/OledEX.v:216]
INFO: [Synth 8-4471] merging register 'current_screen_reg[3][9][7:0]' into 'current_screen_reg[0][8][7:0]' [U:/private/calculater/calculater.srcs/sources_1/imports/drop_box/OledEX.v:216]
INFO: [Synth 8-4471] merging register 'current_screen_reg[3][10][7:0]' into 'current_screen_reg[0][8][7:0]' [U:/private/calculater/calculater.srcs/sources_1/imports/drop_box/OledEX.v:216]
INFO: [Synth 8-4471] merging register 'current_screen_reg[3][11][7:0]' into 'current_screen_reg[0][8][7:0]' [U:/private/calculater/calculater.srcs/sources_1/imports/drop_box/OledEX.v:216]
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'VerilogOLEDCtrl'
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'SpiCtrl'
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'VerilogOLEDCtrl'

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |VerilogOLEDCtrl__GB0 |           1|     60648|
|2     |OledInit             |           1|     29144|
|3     |keypadCalculator     |           1|      1294|
+------+---------------------+------------+----------+

---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:36 ; elapsed = 00:00:46 . Memory (MB): peak = 606.957 ; gain = 459.363
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 2     
	   3 Input     16 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              144 Bit    Registers := 1     
	              143 Bit    Registers := 1     
	              112 Bit    Registers := 1     
	              104 Bit    Registers := 2     
	               96 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               17 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 63    
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 14    
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 31    
+---Muxes : 
	  30 Input    143 Bit        Muxes := 2     
	  30 Input    112 Bit        Muxes := 1     
	   5 Input    111 Bit        Muxes := 1     
	  28 Input    104 Bit        Muxes := 2     
	   2 Input     95 Bit        Muxes := 2     
	  30 Input     40 Bit        Muxes := 1     
	   8 Input     40 Bit        Muxes := 2     
	   2 Input     39 Bit        Muxes := 3     
	   4 Input     31 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	  30 Input     11 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 15    
	  30 Input      8 Bit        Muxes := 42    
	  16 Input      8 Bit        Muxes := 1     
	  28 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 50    
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   6 Input      3 Bit        Muxes := 1     
	  30 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 12    
	  30 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 46    
	   8 Input      1 Bit        Muxes := 2     
	  30 Input      1 Bit        Muxes := 28    
	   5 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
	  28 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 2     

---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module keypadCalculatorOled 
Detailed RTL Component Info : 
Module slowclock 
Detailed RTL Component Info : 
Module slowclock__parameterized0 
Detailed RTL Component Info : 
Module debouncer__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module debouncer__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module debouncer__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module debouncer 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module keypadController 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 3     
Module keyConverter 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      4 Bit        Muxes := 4     
	   3 Input      4 Bit        Muxes := 1     
Module singleClkSigGen 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module fsm 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 5     
Module singleClkSigGen__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module singleClkSigGen__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module singleClkSigGen__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module shiftInputReg__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 4     
Module singleClkSigGen__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module singleClkSigGen__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module singleClkSigGen__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module shiftInputReg 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 4     
Module add3__1 
Detailed RTL Component Info : 
Module add3__2 
Detailed RTL Component Info : 
Module add3__3 
Detailed RTL Component Info : 
Module add3__4 
Detailed RTL Component Info : 
Module add3__5 
Detailed RTL Component Info : 
Module add3__6 
Detailed RTL Component Info : 
Module add3__7 
Detailed RTL Component Info : 
Module add3__8 
Detailed RTL Component Info : 
Module add3__9 
Detailed RTL Component Info : 
Module add3__10 
Detailed RTL Component Info : 
Module add3__11 
Detailed RTL Component Info : 
Module add3__12 
Detailed RTL Component Info : 
Module add3 
Detailed RTL Component Info : 
Module bin2bcdDec4 
Detailed RTL Component Info : 
Module calculator 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module keypadCalculator 
Detailed RTL Component Info : 
Module SpiCtrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input     40 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 1     
Module Delay 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               17 Bit    Registers := 1     
+---Muxes : 
	   4 Input     31 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module OledInit 
Detailed RTL Component Info : 
+---Registers : 
	              104 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	  28 Input    104 Bit        Muxes := 2     
	  28 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  28 Input      1 Bit        Muxes := 12    
Module SpiCtrl__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input     40 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 1     
Module Delay__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               17 Bit    Registers := 1     
+---Muxes : 
	   4 Input     31 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module BCD2ASCII_4bit 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      7 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
Module BCD2ASCII_16bit 
Detailed RTL Component Info : 
Module OledEX 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              144 Bit    Registers := 1     
	              143 Bit    Registers := 1     
	              112 Bit    Registers := 1     
	               96 Bit    Registers := 1     
	               40 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 60    
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	  30 Input    143 Bit        Muxes := 2     
	  30 Input    112 Bit        Muxes := 1     
	   2 Input     95 Bit        Muxes := 2     
	  30 Input     40 Bit        Muxes := 1     
	   2 Input     39 Bit        Muxes := 3     
	  30 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 48    
	   4 Input      8 Bit        Muxes := 15    
	  16 Input      8 Bit        Muxes := 1     
	  30 Input      8 Bit        Muxes := 42    
	   2 Input      4 Bit        Muxes := 1     
	  30 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  30 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 23    
	  30 Input      1 Bit        Muxes := 28    
Module VerilogOLEDCtrl 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input    111 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   5 Input      1 Bit        Muxes := 1     

---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:01:02 . Memory (MB): peak = 627.777 ; gain = 480.184
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 1 across sequential element (oledCtrl_insti_0/Example/\input_screen_reg[2][6][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (oledCtrl_insti_0/Example/\input_screen_reg[2][7][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (oledCtrl_insti_0/Example/\input_screen_reg[2][5][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (oledCtrl_insti_0/Example/\input_screen_reg[2][4][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (oledCtrl_insti_0/Example/\input_screen_reg[2][2][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (oledCtrl_insti_0/Example/\input_screen_reg[2][3][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (oledCtrl_insti_0/Example/\input_screen_reg[2][1][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (oledCtrl_insti_0/Example/\input_screen_reg[2][0][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (oledCtrl_insti_0/Example/\input_screen_reg[3][12][5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (oledCtrl_insti_0/Example/\input_screen_reg[1][12][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (oledCtrl_insti_0/Example/\input_screen_reg[2][6][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (oledCtrl_insti_0/Example/\input_screen_reg[2][7][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (oledCtrl_insti_0/Example/\input_screen_reg[2][5][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (oledCtrl_insti_0/Example/\input_screen_reg[2][4][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (oledCtrl_insti_0/Example/\input_screen_reg[2][2][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (oledCtrl_insti_0/Example/\input_screen_reg[2][3][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (oledCtrl_insti_0/Example/\input_screen_reg[2][1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (oledCtrl_insti_0/Example/\input_screen_reg[2][0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (oledCtrl_insti_0/Example/\input_screen_reg[3][12][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (oledCtrl_insti_0/Example/\input_screen_reg[0][8][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (oledCtrl_insti_0/Example/\temp_delay_ms_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (oledCtrl_insti_0/Example/\temp_delay_ms_reg[11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (oledCtrl_insti_0/Example/\after_char_state_reg[22] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (oledCtrl_insti_0/Example/\after_update_state_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (oledCtrl_insti_0/Example/\after_update_state_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (oledCtrl_insti_0/Example/\after_char_state_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (oledCtrl_insti_0/Example/\after_state_reg[96] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (oledCtrl_insti_0/Example/\after_page_state_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (oledCtrl_insti_0/Example/DELAY_COMP/\current_state_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (oledCtrl_insti_0/Example/DELAY_COMP/\current_state_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (oledCtrl_insti_0/Example/SPI_COMP/\FSM_onehot_current_state_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (oledCtrl_insti_0/Example/\current_state_reg[143] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (oledCtrl_insti_0/\FSM_onehot_current_state_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (oledCtrl_insti_0/Example/\current_screen_reg[1][12][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (oledCtrl_insti_0/Example/\current_screen_reg[0][8][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (oledCtrl_insti_0/Example/\after_state_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (oledCtrl_insti_0/Example/\after_page_state_reg[9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (oledCtrl_insti_0/Example/\after_state_reg[22] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (oledCtrl_insti_0/Example/\after_page_state_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (oledCtrl_insti_0/Example/\current_state_reg[96] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (oledCtrl_insti_0/Example/\temp_char_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (oledCtrl_insti_0/Example/\current_state_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (oledCtrl_insti_0/Example/\current_state_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (oledCtrl_insti_0/Example/\temp_addr_reg[10] )
WARNING: [Synth 8-3332] Sequential element (\FSM_onehot_current_state_reg[7] ) is unused and will be removed from module SpiCtrl__1.
WARNING: [Synth 8-3332] Sequential element (\current_state_reg[31] ) is unused and will be removed from module Delay__1.
WARNING: [Synth 8-3332] Sequential element (\current_state_reg[30] ) is unused and will be removed from module Delay__1.
WARNING: [Synth 8-3332] Sequential element (\current_state_reg[29] ) is unused and will be removed from module Delay__1.
WARNING: [Synth 8-3332] Sequential element (\current_state_reg[28] ) is unused and will be removed from module Delay__1.
WARNING: [Synth 8-3332] Sequential element (\current_state_reg[25] ) is unused and will be removed from module Delay__1.
WARNING: [Synth 8-3332] Sequential element (\current_state_reg[23] ) is unused and will be removed from module Delay__1.
WARNING: [Synth 8-3332] Sequential element (\current_state_reg[22] ) is unused and will be removed from module Delay__1.
WARNING: [Synth 8-3332] Sequential element (\current_state_reg[21] ) is unused and will be removed from module Delay__1.
WARNING: [Synth 8-3332] Sequential element (\current_state_reg[20] ) is unused and will be removed from module Delay__1.
WARNING: [Synth 8-3332] Sequential element (\current_state_reg[18] ) is unused and will be removed from module Delay__1.
WARNING: [Synth 8-3332] Sequential element (\current_state_reg[17] ) is unused and will be removed from module Delay__1.
WARNING: [Synth 8-3332] Sequential element (\current_state_reg[16] ) is unused and will be removed from module Delay__1.
WARNING: [Synth 8-3332] Sequential element (\current_state_reg[15] ) is unused and will be removed from module Delay__1.
WARNING: [Synth 8-3332] Sequential element (\current_state_reg[14] ) is unused and will be removed from module Delay__1.
WARNING: [Synth 8-3332] Sequential element (\current_state_reg[13] ) is unused and will be removed from module Delay__1.
WARNING: [Synth 8-3332] Sequential element (\current_state_reg[12] ) is unused and will be removed from module Delay__1.
WARNING: [Synth 8-3332] Sequential element (\current_state_reg[11] ) is unused and will be removed from module Delay__1.
WARNING: [Synth 8-3332] Sequential element (\current_state_reg[10] ) is unused and will be removed from module Delay__1.
WARNING: [Synth 8-3332] Sequential element (\current_state_reg[9] ) is unused and will be removed from module Delay__1.
WARNING: [Synth 8-3332] Sequential element (\current_state_reg[8] ) is unused and will be removed from module Delay__1.
WARNING: [Synth 8-3332] Sequential element (\current_state_reg[7] ) is unused and will be removed from module Delay__1.
WARNING: [Synth 8-3332] Sequential element (\current_state_reg[6] ) is unused and will be removed from module Delay__1.
WARNING: [Synth 8-3332] Sequential element (\current_state_reg[5] ) is unused and will be removed from module Delay__1.
WARNING: [Synth 8-3332] Sequential element (\current_state_reg[4] ) is unused and will be removed from module Delay__1.
WARNING: [Synth 8-3332] Sequential element (\current_state_reg[3] ) is unused and will be removed from module Delay__1.
WARNING: [Synth 8-3332] Sequential element (\current_state_reg[2] ) is unused and will be removed from module Delay__1.
WARNING: [Synth 8-3332] Sequential element (\current_state_reg[1] ) is unused and will be removed from module Delay__1.
WARNING: [Synth 8-3332] Sequential element (\current_state_reg[143] ) is unused and will be removed from module OledEX.
WARNING: [Synth 8-3332] Sequential element (\current_state_reg[142] ) is unused and will be removed from module OledEX.
WARNING: [Synth 8-3332] Sequential element (\current_state_reg[141] ) is unused and will be removed from module OledEX.
WARNING: [Synth 8-3332] Sequential element (\current_state_reg[140] ) is unused and will be removed from module OledEX.
WARNING: [Synth 8-3332] Sequential element (\current_state_reg[139] ) is unused and will be removed from module OledEX.
WARNING: [Synth 8-3332] Sequential element (\current_state_reg[138] ) is unused and will be removed from module OledEX.
WARNING: [Synth 8-3332] Sequential element (\current_state_reg[137] ) is unused and will be removed from module OledEX.
WARNING: [Synth 8-3332] Sequential element (\current_state_reg[136] ) is unused and will be removed from module OledEX.
WARNING: [Synth 8-3332] Sequential element (\current_state_reg[135] ) is unused and will be removed from module OledEX.
WARNING: [Synth 8-3332] Sequential element (\current_state_reg[134] ) is unused and will be removed from module OledEX.
WARNING: [Synth 8-3332] Sequential element (\current_state_reg[133] ) is unused and will be removed from module OledEX.
WARNING: [Synth 8-3332] Sequential element (\current_state_reg[132] ) is unused and will be removed from module OledEX.
WARNING: [Synth 8-3332] Sequential element (\current_state_reg[131] ) is unused and will be removed from module OledEX.
WARNING: [Synth 8-3332] Sequential element (\current_state_reg[130] ) is unused and will be removed from module OledEX.
WARNING: [Synth 8-3332] Sequential element (\current_state_reg[129] ) is unused and will be removed from module OledEX.
WARNING: [Synth 8-3332] Sequential element (\current_state_reg[128] ) is unused and will be removed from module OledEX.
WARNING: [Synth 8-3332] Sequential element (\current_state_reg[127] ) is unused and will be removed from module OledEX.
WARNING: [Synth 8-3332] Sequential element (\current_state_reg[126] ) is unused and will be removed from module OledEX.
WARNING: [Synth 8-3332] Sequential element (\current_state_reg[125] ) is unused and will be removed from module OledEX.
WARNING: [Synth 8-3332] Sequential element (\current_state_reg[124] ) is unused and will be removed from module OledEX.
WARNING: [Synth 8-3332] Sequential element (\current_state_reg[123] ) is unused and will be removed from module OledEX.
WARNING: [Synth 8-3332] Sequential element (\current_state_reg[122] ) is unused and will be removed from module OledEX.
WARNING: [Synth 8-3332] Sequential element (\current_state_reg[121] ) is unused and will be removed from module OledEX.
WARNING: [Synth 8-3332] Sequential element (\current_state_reg[120] ) is unused and will be removed from module OledEX.
WARNING: [Synth 8-3332] Sequential element (\current_state_reg[119] ) is unused and will be removed from module OledEX.
WARNING: [Synth 8-3332] Sequential element (\current_state_reg[118] ) is unused and will be removed from module OledEX.
WARNING: [Synth 8-3332] Sequential element (\current_state_reg[117] ) is unused and will be removed from module OledEX.
WARNING: [Synth 8-3332] Sequential element (\current_state_reg[116] ) is unused and will be removed from module OledEX.
WARNING: [Synth 8-3332] Sequential element (\current_state_reg[115] ) is unused and will be removed from module OledEX.
WARNING: [Synth 8-3332] Sequential element (\current_state_reg[114] ) is unused and will be removed from module OledEX.
WARNING: [Synth 8-3332] Sequential element (\current_state_reg[113] ) is unused and will be removed from module OledEX.
WARNING: [Synth 8-3332] Sequential element (\current_state_reg[112] ) is unused and will be removed from module OledEX.
WARNING: [Synth 8-3332] Sequential element (\current_state_reg[111] ) is unused and will be removed from module OledEX.
WARNING: [Synth 8-3332] Sequential element (\current_state_reg[110] ) is unused and will be removed from module OledEX.
WARNING: [Synth 8-3332] Sequential element (\current_state_reg[109] ) is unused and will be removed from module OledEX.
WARNING: [Synth 8-3332] Sequential element (\current_state_reg[108] ) is unused and will be removed from module OledEX.
WARNING: [Synth 8-3332] Sequential element (\current_state_reg[107] ) is unused and will be removed from module OledEX.
WARNING: [Synth 8-3332] Sequential element (\current_state_reg[106] ) is unused and will be removed from module OledEX.
WARNING: [Synth 8-3332] Sequential element (\current_state_reg[105] ) is unused and will be removed from module OledEX.
WARNING: [Synth 8-3332] Sequential element (\current_state_reg[104] ) is unused and will be removed from module OledEX.
WARNING: [Synth 8-3332] Sequential element (\current_state_reg[103] ) is unused and will be removed from module OledEX.
WARNING: [Synth 8-3332] Sequential element (\current_state_reg[102] ) is unused and will be removed from module OledEX.
WARNING: [Synth 8-3332] Sequential element (\current_state_reg[101] ) is unused and will be removed from module OledEX.
WARNING: [Synth 8-3332] Sequential element (\current_state_reg[100] ) is unused and will be removed from module OledEX.
WARNING: [Synth 8-3332] Sequential element (\current_state_reg[99] ) is unused and will be removed from module OledEX.
WARNING: [Synth 8-3332] Sequential element (\current_state_reg[98] ) is unused and will be removed from module OledEX.
WARNING: [Synth 8-3332] Sequential element (\current_state_reg[97] ) is unused and will be removed from module OledEX.
WARNING: [Synth 8-3332] Sequential element (\current_state_reg[96] ) is unused and will be removed from module OledEX.
WARNING: [Synth 8-3332] Sequential element (\current_state_reg[95] ) is unused and will be removed from module OledEX.
WARNING: [Synth 8-3332] Sequential element (\current_state_reg[94] ) is unused and will be removed from module OledEX.
WARNING: [Synth 8-3332] Sequential element (\current_state_reg[93] ) is unused and will be removed from module OledEX.
WARNING: [Synth 8-3332] Sequential element (\current_state_reg[92] ) is unused and will be removed from module OledEX.
WARNING: [Synth 8-3332] Sequential element (\current_state_reg[91] ) is unused and will be removed from module OledEX.
WARNING: [Synth 8-3332] Sequential element (\current_state_reg[90] ) is unused and will be removed from module OledEX.
WARNING: [Synth 8-3332] Sequential element (\current_state_reg[89] ) is unused and will be removed from module OledEX.
WARNING: [Synth 8-3332] Sequential element (\current_state_reg[88] ) is unused and will be removed from module OledEX.
WARNING: [Synth 8-3332] Sequential element (\current_state_reg[87] ) is unused and will be removed from module OledEX.
WARNING: [Synth 8-3332] Sequential element (\current_state_reg[86] ) is unused and will be removed from module OledEX.
WARNING: [Synth 8-3332] Sequential element (\current_state_reg[83] ) is unused and will be removed from module OledEX.
WARNING: [Synth 8-3332] Sequential element (\current_state_reg[81] ) is unused and will be removed from module OledEX.
WARNING: [Synth 8-3332] Sequential element (\current_state_reg[80] ) is unused and will be removed from module OledEX.
WARNING: [Synth 8-3332] Sequential element (\current_state_reg[79] ) is unused and will be removed from module OledEX.
WARNING: [Synth 8-3332] Sequential element (\current_state_reg[78] ) is unused and will be removed from module OledEX.
WARNING: [Synth 8-3332] Sequential element (\current_state_reg[77] ) is unused and will be removed from module OledEX.
WARNING: [Synth 8-3332] Sequential element (\current_state_reg[76] ) is unused and will be removed from module OledEX.
WARNING: [Synth 8-3332] Sequential element (\current_state_reg[75] ) is unused and will be removed from module OledEX.
WARNING: [Synth 8-3332] Sequential element (\current_state_reg[73] ) is unused and will be removed from module OledEX.
WARNING: [Synth 8-3332] Sequential element (\current_state_reg[72] ) is unused and will be removed from module OledEX.
WARNING: [Synth 8-3332] Sequential element (\current_state_reg[71] ) is unused and will be removed from module OledEX.
WARNING: [Synth 8-3332] Sequential element (\current_state_reg[70] ) is unused and will be removed from module OledEX.
WARNING: [Synth 8-3332] Sequential element (\current_state_reg[68] ) is unused and will be removed from module OledEX.
WARNING: [Synth 8-3332] Sequential element (\current_state_reg[67] ) is unused and will be removed from module OledEX.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oledCtrl_inst/Init /\after_state_reg[15] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\oledCtrl_inst/Init /\after_state_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oledCtrl_inst/Init /DELAY_COMP/\current_state_reg[12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\oledCtrl_inst/Init /DELAY_COMP/\current_state_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\oledCtrl_inst/Init /SPI_COMP/\FSM_onehot_current_state_reg[7] )
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:02:04 ; elapsed = 00:02:16 . Memory (MB): peak = 742.113 ; gain = 594.520
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:04 ; elapsed = 00:02:16 . Memory (MB): peak = 742.113 ; gain = 594.520
---------------------------------------------------------------------------------

Found timing loop:
     0: oledCtrl_insti_0/\oledCtrl_inst/Example /i_5/i_7/Z (MUX1)
     1: oledCtrl_insti_0/\oledCtrl_inst/Example /i_5/i_7/S (MUX1)
     2: oledCtrl_insti_0/\oledCtrl_inst/Example /i_5/i_7/Z (MUX1)
WARNING: [Synth 8-295] found timing loop. [U:/private/calculater/calculater.srcs/sources_1/imports/sources_1/new/BCD2ASCII_4bit.v:38]
Found timing loop:
     0: oledCtrl_insti_0/\oledCtrl_inst/Example /i_5/i_10/Z (MUX1)
     1: oledCtrl_insti_0/\oledCtrl_inst/Example /i_5/i_10/S (MUX1)
     2: oledCtrl_insti_0/\oledCtrl_inst/Example /i_5/i_10/Z (MUX1)
WARNING: [Synth 8-295] found timing loop. [U:/private/calculater/calculater.srcs/sources_1/imports/sources_1/new/BCD2ASCII_4bit.v:38]
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing oledCtrl_insti_0/Example/i_5/i_7 -from S -to Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_disable_timing oledCtrl_insti_0/Example/i_5/i_10 -from S -to Z'
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:05 ; elapsed = 00:02:17 . Memory (MB): peak = 742.113 ; gain = 594.520
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
Found timing loop:
     0: i_3973/Z (MUX1)
     1: i_3973/S (MUX1)
     2: i_3973/Z (MUX1)
WARNING: [Synth 8-295] found timing loop. [U:/private/calculater/calculater.srcs/sources_1/new/keypadCalculatorOled.v:24]
Found timing loop:
     0: i_3974/Z (MUX1)
     1: i_3974/S (MUX1)
     2: i_3974/Z (MUX1)
WARNING: [Synth 8-295] found timing loop. [U:/private/calculater/calculater.srcs/sources_1/new/keypadCalculatorOled.v:24]
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_3973/Z'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_3974/Z'
Found timing loop:
     0: i_1720/O (LUT3)
     1: i_1720/I0 (LUT3)
     2: i_1720/O (LUT3)
WARNING: [Synth 8-295] found timing loop. [U:/private/calculater/calculater.srcs/sources_1/new/keypadCalculatorOled.v:24]
Found timing loop:
     0: i_1719/O (LUT3)
     1: i_1719/I0 (LUT3)
     2: i_1719/O (LUT3)
WARNING: [Synth 8-295] found timing loop. [U:/private/calculater/calculater.srcs/sources_1/new/keypadCalculatorOled.v:24]
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_1719/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_1720/O'
Found timing loop:
     0: i_2780/O (LUT3)
     1: i_2780/I0 (LUT3)
     2: i_2780/O (LUT3)
WARNING: [Synth 8-295] found timing loop. [U:/private/calculater/calculater.srcs/sources_1/new/keypadCalculatorOled.v:24]
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through i_2780/O'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:16 ; elapsed = 00:02:29 . Memory (MB): peak = 853.676 ; gain = 706.082
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
Gated Clock Conversion mode: off
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:17 ; elapsed = 00:02:30 . Memory (MB): peak = 853.676 ; gain = 706.082
---------------------------------------------------------------------------------


Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+

---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:17 ; elapsed = 00:02:30 . Memory (MB): peak = 853.676 ; gain = 706.082
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:17 ; elapsed = 00:02:30 . Memory (MB): peak = 853.676 ; gain = 706.082
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |CHAR_LIB_COMP_N |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CHAR_LIB_COMP_N |     1|
|2     |BUFG            |     1|
|3     |CARRY4          |    47|
|4     |LUT1            |   119|
|5     |LUT2            |   345|
|6     |LUT3            |   231|
|7     |LUT4            |   218|
|8     |LUT5            |   379|
|9     |LUT6            |  1421|
|10    |MUXF7           |    34|
|11    |MUXF8           |     3|
|12    |FDCE            |    33|
|13    |FDPE            |     2|
|14    |FDRE            |   570|
|15    |FDSE            |    23|
|16    |IBUF            |     5|
|17    |OBUF            |    13|
+------+----------------+------+

Report Instance Areas: 
+------+------------------------------+--------------------------+------+
|      |Instance                      |Module                    |Cells |
+------+------------------------------+--------------------------+------+
|1     |top                           |                          |  3452|
|2     |  keypadCalculator_inst       |keypadCalculator          |   334|
|3     |    calculator_inst           |calculator                |   179|
|4     |      fsm_inst                |fsm                       |    54|
|5     |      shiftTwo                |shiftInputReg             |    55|
|6     |        SingleClkSigGen_one   |singleClkSigGen_9         |     3|
|7     |        SingleClkSigGen_three |singleClkSigGen_10        |     3|
|8     |        SingleClkSigGen_two   |singleClkSigGen_11        |     3|
|9     |      shiftOne                |shiftInputReg_5           |    55|
|10    |        SingleClkSigGen_one   |singleClkSigGen_6         |     3|
|11    |        SingleClkSigGen_three |singleClkSigGen_7         |     3|
|12    |        SingleClkSigGen_two   |singleClkSigGen_8         |     3|
|13    |      singleClkSigGen_valid   |singleClkSigGen           |     2|
|14    |    keypadController_inst     |keypadController          |   119|
|15    |      debouncer_1             |debouncer                 |     5|
|16    |      debouncer_2             |debouncer_2               |     4|
|17    |      slowest                 |slowclock__parameterized0 |    45|
|18    |      debouncer_3             |debouncer_3               |     6|
|19    |      debouncer_0             |debouncer_4               |     4|
|20    |    slowclock_inst            |slowclock                 |    36|
|21    |  oledCtrl_inst               |VerilogOLEDCtrl           |  3057|
|22    |    Example                   |OledEX                    |  1461|
|23    |      SPI_COMP                |SpiCtrl_0                 |    68|
|24    |      DELAY_COMP              |Delay_1                   |    89|
|25    |    Init                      |OledInit                  |  1583|
|26    |      SPI_COMP                |SpiCtrl                   |    67|
|27    |      DELAY_COMP              |Delay                     |   100|
+------+------------------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:18 ; elapsed = 00:02:30 . Memory (MB): peak = 853.676 ; gain = 706.082
---------------------------------------------------------------------------------

Synthesis finished with 0 errors, 0 critical warnings and 947 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:02:18 ; elapsed = 00:02:31 . Memory (MB): peak = 853.676 ; gain = 706.082
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
181 Infos, 114 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:30 ; elapsed = 00:02:40 . Memory (MB): peak = 1101.848 ; gain = 910.043
# write_checkpoint keypadCalculatorOled.dcp
INFO: [Timing 38-35] Done setting XDC timing constraints.
# report_utilization -file keypadCalculatorOled_utilization_synth.rpt -pb keypadCalculatorOled_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 1101.848 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Feb 13 10:57:04 2014...
