INFO: [VRFC 10-2263] Analyzing Verilog file "E:/WorkStation/Digital IC/src/final/hdl/src/CLA4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CLA4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/WorkStation/Digital IC/src/final/hdl/src/CSA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CSA
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/WorkStation/Digital IC/src/final/hdl/src/Multiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/WorkStation/Digital IC/src/final/hdl/src/adder_tb3.v" into library xil_defaultlib
WARNING: [VRFC 10-3507] macro 'N' redefined [E:/WorkStation/Digital IC/src/final/hdl/src/adder_tb3.v:2]
INFO: [VRFC 10-311] analyzing module test
WARNING: [VRFC 10-965] invalid size of integer constant literal [E:/WorkStation/Digital IC/src/final/hdl/src/adder_tb3.v:22]
WARNING: [VRFC 10-965] invalid size of integer constant literal [E:/WorkStation/Digital IC/src/final/hdl/src/adder_tb3.v:23]
WARNING: [VRFC 10-965] invalid size of integer constant literal [E:/WorkStation/Digital IC/src/final/hdl/src/adder_tb3.v:24]
