Below is a **clean, professional, GitHub-ready `README.md`** formatted in proper Markdown. You can copy-paste this directly into your repository.

---

# ğŸ§  SECDED Implementation Using Extended Hamming Code (Verilog HDL)

This project implements **SECDED (Single Error Correction, Double Error Detection)** using an **Extended Hamming Code** in **Verilog HDL**.
The design protects **8-bit data** by encoding it into a **13-bit codeword**, enabling robust fault tolerance in digital systems.

This project was developed as a **final-semester RTL design project** and verified through **simulation waveforms**.

---

## âœ¨ Features

âœ”ï¸ Automatic **single-bit error correction**
âœ”ï¸ Reliable **double-bit error detection**
âœ”ï¸ Detection and correction of **overall parity bit errors**
âœ”ï¸ Built-in **error injection** for verification
âœ”ï¸ Fully **synthesizable RTL design**

---

## ğŸ§® Codeword Structure

| Component           | Bits   |
| ------------------- | ------ |
| Data bits           | 8      |
| Hamming parity bits | 4      |
| Overall parity bit  | 1      |
| **Total**           | **13** |

### Parity Bit Positions (1-indexed)

* **Hamming parity bits:** `1, 2, 4, 8`
* **Overall parity bit:** `13`

---

## âš™ï¸ Functional Description

### âœï¸ Write Operation

* Input data `inputData[7:0]` is placed into non-parity positions
* Hamming parity bits are computed using **positional masking**
* Overall parity is computed by XORing all **12 bits**
* The encoded **13-bit codeword** is stored in memory

---

### ğŸ“– Read Operation

* Stored codeword is read from memory
* Optional **error injection** (single-bit or double-bit) may be applied
* Parity bits are recomputed
* **Syndrome** and **overall parity** are evaluated
* Error type is classified and handled accordingly

---

## ğŸš¨ Error Classification Logic

| Syndrome | Overall Parity | Condition                              |
| -------: | :------------: | -------------------------------------- |
|        0 |        0       | No error                               |
|      â‰  0 |        1       | Single-bit error (correctable)         |
|        0 |        1       | Overall parity bit error               |
|      â‰  0 |        0       | Double-bit error (detected, not fixed) |

---

## ğŸ§ª Error Injection Support

The design includes **controlled fault injection** to validate all SECDED cases during simulation:

* Single-bit error injection
* Double-bit error injection
* User-selectable error locations

This allows complete verification of SECDED behavior.

---

## ğŸ“Š Outputs & Status Flags

| Signal Name           | Description                                 |
| --------------------- | ------------------------------------------- |
| `noError`             | No fault detected                           |
| `oneBitError`         | Single-bit error corrected                  |
| `parityError`         | Overall parity bit error                    |
| `twoBitError`         | Double-bit error detected                   |
| `outputSyndrome`      | Error location (if applicable)              |
| `outputCorrectData`   | Corrected data output                       |
| `outputCorruptedData` | Output data when correction is not possible |

---

## ğŸ” Key Technical Highlights

* Extended Hamming Code (SECDED)
* Bit-position-based parity computation
* Syndrome decoding for error localization
* Clean separation of:

  * Encoding logic
  * Memory write
  * Read & error analysis
* Fully synthesizable **RTL design**

---

## ğŸ›  Tools & Technologies

* **Language:** Verilog HDL
* **Simulation:** ModelSim / Vivado (or equivalent)
* **Design Style:** RTL, synthesizable

---

## ğŸ“ˆ Verification

All SECDED scenarios were verified using simulation waveforms:

âœ”ï¸ No error
âœ”ï¸ Single-bit error correction
âœ”ï¸ Parity-only error
âœ”ï¸ Double-bit error detection

ğŸ“¸ Screenshots of simulation waveforms are included in the repository.

---

## ğŸš€ Future Improvements

* Parameterized data width
* Multi-word memory support
* FPGA synthesis & on-board testing
* Automated testbench generation

---

## ğŸ“¬ Contact

If youâ€™re interested in the **design**, **theory**, or **verification approach**, feel free to reach out or open an issue.


Just tell me ğŸ‘
