#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Mar 16 16:41:46 2022
# Process ID: 38760
# Current directory: D:/Vteacher/OExp02-IP2SOC
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21720 D:\Vteacher\OExp02-IP2SOC\OExp02-IP2SOC.xpr
# Log file: D:/Vteacher/OExp02-IP2SOC/vivado.log
# Journal file: D:/Vteacher/OExp02-IP2SOC\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Vteacher/OExp02-IP2SOC/OExp02-IP2SOC.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Vteacher/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/bd/CSSTE/ip/CSSTE_RAM_B_0_0/RAM_B.srcs/D_mem.coe'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Vteacher/OExp02-IP2SOC/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:29 ; elapsed = 00:00:12 . Memory (MB): peak = 1110.770 ; gain = 0.000
update_compile_order -fileset sources_1
create_ip -name RAM_B -vendor xilinx.com -library user -version 1.0 -module_name RAM_B_0
generate_target {instantiation_template} [get_files d:/Vteacher/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/RAM_B_0/RAM_B_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'RAM_B_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  d:/Vteacher/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/RAM_B_0/RAM_B_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'RAM_B_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'RAM_B_0'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'RAM_B_0'...
INFO: [IP_Flow 19-3422] Upgraded RAM (Block Memory Generator 8.4) from revision 1 to revision 4
catch { config_ip_cache -export [get_ips -all RAM_B_0] }
export_ip_user_files -of_objects [get_files d:/Vteacher/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/RAM_B_0/RAM_B_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/Vteacher/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/RAM_B_0/RAM_B_0.xci]
launch_runs RAM_B_0_synth_1 -jobs 4
[Wed Mar 16 17:08:03 2022] Launched RAM_B_0_synth_1...
Run output will be captured here: D:/Vteacher/OExp02-IP2SOC/OExp02-IP2SOC.runs/RAM_B_0_synth_1/runme.log
export_simulation -of_objects [get_files d:/Vteacher/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/RAM_B_0/RAM_B_0.xci] -directory D:/Vteacher/OExp02-IP2SOC/OExp02-IP2SOC.ip_user_files/sim_scripts -ip_user_files_dir D:/Vteacher/OExp02-IP2SOC/OExp02-IP2SOC.ip_user_files -ipstatic_source_dir D:/Vteacher/OExp02-IP2SOC/OExp02-IP2SOC.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vteacher/OExp02-IP2SOC/OExp02-IP2SOC.cache/compile_simlib/modelsim} {questa=D:/Vteacher/OExp02-IP2SOC/OExp02-IP2SOC.cache/compile_simlib/questa} {riviera=D:/Vteacher/OExp02-IP2SOC/OExp02-IP2SOC.cache/compile_simlib/riviera} {activehdl=D:/Vteacher/OExp02-IP2SOC/OExp02-IP2SOC.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files d:/Vteacher/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/RAM_B_0/RAM_B_0.xci] -no_script -reset -force -quiet
remove_files  -fileset RAM_B_0 d:/Vteacher/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/RAM_B_0/RAM_B_0.xci
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

INFO: [Project 1-386] Moving file 'd:/Vteacher/OExp02-IP2SOC/OExp02-IP2SOC.srcs/sources_1/ip/RAM_B_0/RAM_B_0.xci' from fileset 'RAM_B_0' to fileset 'sources_1'.
