{"Source Block": ["oh/elink/hdl/esaxi.v@178:188@HdlIdDef", "   reg [3:0] \t      emrq_ctrlmode;\n   reg [1:0] \t      emrq_datamode;\n   reg [31:0] \t      emrq_dstaddr;\n   reg [31:0] \t      emrq_srcaddr;  //upper 32 bits in case 64 bit writes are supported\n   \n   reg \t\t      pre_wr_en;   // delay for data alignment\n   \n   reg \t\t      ractive_reg;  // need leading edge of active for 1st req\n   reg \t\t      rnext;\n        \n   reg \t\t      mi_rx_emmu_reg;\n"], "Clone Blocks": [["oh/elink/hdl/esaxi.v@180:190", "   reg [31:0] \t      emrq_dstaddr;\n   reg [31:0] \t      emrq_srcaddr;  //upper 32 bits in case 64 bit writes are supported\n   \n   reg \t\t      pre_wr_en;   // delay for data alignment\n   \n   reg \t\t      ractive_reg;  // need leading edge of active for 1st req\n   reg \t\t      rnext;\n        \n   reg \t\t      mi_rx_emmu_reg;\n   reg \t\t      mi_tx_emmu_reg;\n   reg \t\t      mi_ecfg_reg;\n"]], "Diff Content": {"Delete": [[183, "   reg \t\t      pre_wr_en;   // delay for data alignment\n"]], "Add": [[183, "   reg \t\t      pre_wr_en;    // delay for data alignment\n"]]}}