# SystemVerilog
This respository is meant for the ones who are looking forward to learn about SystemVerilog.

## Prerequisites
- Thorough knowledge about Verilog HDL language.
- Curiosity to learn.

