
---------- Begin Simulation Statistics ----------
final_tick                                33618197000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  94273                       # Simulator instruction rate (inst/s)
host_mem_usage                                 724096                       # Number of bytes of host memory used
host_op_rate                                   146244                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1060.75                       # Real time elapsed on the host
host_tick_rate                               31692988                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     155128130                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.033618                       # Number of seconds simulated
sim_ticks                                 33618197000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  88188891                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 85697569                       # number of cc regfile writes
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     155128130                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.672364                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.672364                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   7501301                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  5753322                       # number of floating regfile writes
system.cpu.idleCycles                          132029                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               711348                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 12170136                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.606909                       # Inst execution rate
system.cpu.iew.exec_refs                     46129368                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   13799450                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 5026130                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              35949287                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                927                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              2304                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             14066750                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           191809459                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              32329918                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1650702                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             175279132                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  13319                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               2508457                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 606929                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               2529042                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           1935                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       369047                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         342301                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 231881439                       # num instructions consuming a value
system.cpu.iew.wb_count                     174072642                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.565166                       # average fanout of values written-back
system.cpu.iew.wb_producers                 131051573                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.588965                       # insts written-back per cycle
system.cpu.iew.wb_sent                      174611066                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                292361497                       # number of integer regfile reads
system.cpu.int_regfile_writes               140898419                       # number of integer regfile writes
system.cpu.ipc                               1.487290                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.487290                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           2116894      1.20%      1.20% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             123118571     69.59%     70.78% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   65      0.00%     70.78% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 44322      0.03%     70.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             1677301      0.95%     71.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     71.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1411      0.00%     71.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     71.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     71.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     71.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     71.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     71.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 8988      0.01%     71.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               122109      0.07%     71.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     71.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                19810      0.01%     71.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             3356897      1.90%     73.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     73.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     73.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               4925      0.00%     73.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     73.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     73.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     73.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     73.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     73.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     73.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           50357      0.03%     73.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     73.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     73.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult          24438      0.01%     73.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     73.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     73.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     73.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     73.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     73.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     73.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     73.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     73.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     73.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     73.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     73.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     73.78% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             32411259     18.32%     92.10% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            12723667      7.19%     99.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          115025      0.07%     99.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1133790      0.64%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              176929835                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 7351130                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            14287303                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      6884648                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            7432720                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     2884190                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.016301                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 1191441     41.31%     41.31% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     41.31% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     41.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     41.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     41.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     41.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     41.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     41.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     41.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     41.31% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     41.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     41.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     41.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    176      0.01%     41.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     41.32% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                   1110      0.04%     41.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                412529     14.30%     55.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     55.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     55.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   66      0.00%     55.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     55.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     55.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     55.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     55.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     55.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     55.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     55.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     55.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     55.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     55.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     55.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     55.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     55.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     55.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     55.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     55.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     55.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     55.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     55.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     55.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     55.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     55.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     55.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     55.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     55.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     55.66% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1268280     43.97%     99.63% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  9136      0.32%     99.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               615      0.02%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              837      0.03%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              170346001                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          409689991                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    167187994                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         221059916                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  191808094                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 176929835                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1365                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        36681253                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            129069                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            162                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     69230361                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      67104366                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.636637                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.206643                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            14627146     21.80%     21.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             9941989     14.82%     36.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            10881053     16.22%     52.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            10917419     16.27%     69.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             5960631      8.88%     77.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             5424417      8.08%     86.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             5804206      8.65%     94.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1696402      2.53%     97.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1851103      2.76%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        67104366                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.631459                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           2941496                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1043400                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             35949287                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            14066750                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                72762549                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    702                       # number of misc regfile writes
system.cpu.numCycles                         67236395                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1478                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        41389                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         91412                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           27                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        94157                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          894                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       189339                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            894                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                19759427                       # Number of BP lookups
system.cpu.branchPred.condPredicted          14788617                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            605459                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              9955994                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 9948604                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.925773                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 2205275                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           21584                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              10928                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            10656                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1863                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        36675067                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1203                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            604660                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     62211291                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.493569                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.478991                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        13277979     21.34%     21.34% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        14528238     23.35%     44.70% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        12757623     20.51%     65.20% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         7142028     11.48%     76.68% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         1599545      2.57%     79.25% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         4143248      6.66%     85.91% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         1334945      2.15%     88.06% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          887008      1.43%     89.49% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         6540677     10.51%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     62211291                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000000                       # Number of instructions committed
system.cpu.commit.opsCommitted              155128130                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    42889622                       # Number of memory references committed
system.cpu.commit.loads                      29551957                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         334                       # Number of memory barriers committed
system.cpu.commit.branches                   10777716                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    6695446                       # Number of committed floating point instructions.
system.cpu.commit.integer                   149356127                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               1895863                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1916377      1.24%      1.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    105159033     67.79%     69.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           38      0.00%     69.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        40525      0.03%     69.05% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd      1674103      1.08%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt         1248      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     70.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         7936      0.01%     70.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.14% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        35475      0.02%     70.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     70.16% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        16320      0.01%     70.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc      3353871      2.16%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         2037      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt        21026      0.01%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult        10513      0.01%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     72.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     29509372     19.02%     91.37% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     12227119      7.88%     99.26% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        42585      0.03%     99.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1110546      0.72%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    155128130                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       6540677                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     34758971                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34758971                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34758971                       # number of overall hits
system.cpu.dcache.overall_hits::total        34758971                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       163549                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         163549                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       163549                       # number of overall misses
system.cpu.dcache.overall_misses::total        163549                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6713168995                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6713168995                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6713168995                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6713168995                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     34922520                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34922520                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     34922520                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34922520                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004683                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004683                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004683                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004683                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 41046.836086                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41046.836086                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 41046.836086                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 41046.836086                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        26914                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          254                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               767                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              28                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    35.089961                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     9.071429                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        73887                       # number of writebacks
system.cpu.dcache.writebacks::total             73887                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        70916                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        70916                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        70916                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        70916                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        92633                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        92633                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        92633                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        92633                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4112335495                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4112335495                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4112335495                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4112335495                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002653                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002653                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002653                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002653                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 44393.849870                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 44393.849870                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 44393.849870                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 44393.849870                       # average overall mshr miss latency
system.cpu.dcache.replacements                  92120                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21461928                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21461928                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       122918                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        122918                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3772050500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3772050500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21584846                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21584846                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005695                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005695                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 30687.535593                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 30687.535593                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        70903                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        70903                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        52015                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        52015                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1212368000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1212368000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002410                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002410                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 23308.045756                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 23308.045756                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     13297043                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       13297043                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        40631                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        40631                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2941118495                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2941118495                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13337674                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13337674                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003046                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003046                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72386.072088                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72386.072088                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           13                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        40618                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        40618                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2899967495                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2899967495                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003045                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003045                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 71396.117362                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 71396.117362                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  33618197000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.494381                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            34851604                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             92632                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            376.237197                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.494381                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999012                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999012                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          132                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          340                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           25                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          69937672                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         69937672                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33618197000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 10340992                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              28552616                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  20193879                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               7409950                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 606929                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              9330932                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1679                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              201766289                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  8319                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    32328388                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    13799461                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          4655                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         16747                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33618197000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33618197000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33618197000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           10986717                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      128661815                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    19759427                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           12164807                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      55502264                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 1217112                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  875                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          5928                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           26                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.cacheLines                  10613064                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                107079                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           67104366                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.110569                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.500700                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 33178189     49.44%     49.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  1338085      1.99%     51.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  3349182      4.99%     56.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  2097821      3.13%     59.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  1579236      2.35%     61.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  2509423      3.74%     65.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  3935312      5.86%     71.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  1010048      1.51%     73.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 18107070     26.98%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             67104366                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.293880                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.913574                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     10609739                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10609739                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10609739                       # number of overall hits
system.cpu.icache.overall_hits::total        10609739                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3324                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3324                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3324                       # number of overall misses
system.cpu.icache.overall_misses::total          3324                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    201866500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    201866500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    201866500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    201866500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10613063                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10613063                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10613063                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10613063                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000313                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000313                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000313                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000313                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 60729.993983                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60729.993983                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 60729.993983                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60729.993983                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          244                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    30.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2037                       # number of writebacks
system.cpu.icache.writebacks::total              2037                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          775                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          775                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          775                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          775                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2549                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2549                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2549                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2549                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    159243500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    159243500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    159243500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    159243500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000240                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000240                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000240                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000240                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 62472.930561                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 62472.930561                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 62472.930561                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 62472.930561                       # average overall mshr miss latency
system.cpu.icache.replacements                   2037                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10609739                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10609739                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3324                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3324                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    201866500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    201866500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10613063                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10613063                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000313                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000313                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 60729.993983                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60729.993983                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          775                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          775                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2549                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2549                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    159243500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    159243500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000240                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000240                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 62472.930561                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 62472.930561                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  33618197000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.762070                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10612288                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2549                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4163.314241                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.762070                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995629                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995629                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          511                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          21228675                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         21228675                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33618197000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    10614025                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1286                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  33618197000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  33618197000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33618197000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                    10740284                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 6397300                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 9425                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                1935                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 729085                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    9                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    632                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  33618197000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 606929                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 13411687                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 8089985                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          13337                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  24318619                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              20663809                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              198236427                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 13832                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                7224320                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents               10014005                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                3865866                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents             351                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           261608168                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   544481963                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                332600504                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   7808352                       # Number of floating rename lookups
system.cpu.rename.committedMaps             211750085                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 49857911                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     743                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 719                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  37417901                       # count of insts added to the skid buffer
system.cpu.rob.reads                        247461279                       # The number of ROB reads
system.cpu.rob.writes                       388505705                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  155128130                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  450                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                44705                       # number of demand (read+write) hits
system.l2.demand_hits::total                    45155                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 450                       # number of overall hits
system.l2.overall_hits::.cpu.data               44705                       # number of overall hits
system.l2.overall_hits::total                   45155                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2096                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              47927                       # number of demand (read+write) misses
system.l2.demand_misses::total                  50023                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2096                       # number of overall misses
system.l2.overall_misses::.cpu.data             47927                       # number of overall misses
system.l2.overall_misses::total                 50023                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    150526000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3495087000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3645613000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    150526000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3495087000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3645613000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2546                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            92632                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                95178                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2546                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           92632                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               95178                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.823252                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.517391                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.525573                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.823252                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.517391                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.525573                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 71815.839695                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 72925.219605                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 72878.735782                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 71815.839695                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 72925.219605                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 72878.735782                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               31275                       # number of writebacks
system.l2.writebacks::total                     31275                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2096                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         47927                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             50023                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2096                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        47927                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            50023                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    129113750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3005329000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3134442750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    129113750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3005329000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3134442750                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.823252                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.517391                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.525573                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.823252                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.517391                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.525573                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 61600.071565                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 62706.386797                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 62660.031386                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 61600.071565                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 62706.386797                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 62660.031386                       # average overall mshr miss latency
system.l2.replacements                          42281                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        73887                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            73887                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        73887                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        73887                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2032                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2032                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2032                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2032                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              1808                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1808                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           38810                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38810                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2817723000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2817723000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         40618                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             40618                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.955488                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.955488                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 72603.014687                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 72603.014687                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38810                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38810                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2420955750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2420955750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.955488                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.955488                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 62379.689513                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 62379.689513                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            450                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                450                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2096                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2096                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    150526000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    150526000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2546                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2546                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.823252                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.823252                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 71815.839695                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 71815.839695                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2096                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2096                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    129113750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    129113750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.823252                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.823252                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 61600.071565                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 61600.071565                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         42897                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             42897                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         9117                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            9117                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    677364000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    677364000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        52014                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         52014                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.175280                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.175280                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74296.808161                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74296.808161                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         9117                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         9117                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    584373250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    584373250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.175280                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.175280                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 64097.098826                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64097.098826                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  33618197000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8104.839925                       # Cycle average of tags in use
system.l2.tags.total_refs                      189314                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     50473                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.750797                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      66.506504                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       113.134000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7925.199421                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.008118                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.013810                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.967432                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989360                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          120                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1176                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6882                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1564993                       # Number of tag accesses
system.l2.tags.data_accesses                  1564993                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  33618197000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     31275.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2096.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     47922.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002463738250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1944                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1944                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              137661                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              29331                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       50023                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      31275                       # Number of write requests accepted
system.mem_ctrls.readBursts                     50023                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    31275                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      5                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.69                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 50023                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                31275                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   46955                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2342                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     601                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     112                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1914                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1947                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1954                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1944                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.725823                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.930281                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    161.235498                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          1935     99.54%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            8      0.41%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6912-7167            1      0.05%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1944                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1944                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.075617                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.071003                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.401928                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1874     96.40%     96.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      0.26%     96.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               53      2.73%     99.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               12      0.62%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1944                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3201472                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2001600                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     95.23                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     59.54                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   33616689000                       # Total gap between requests
system.mem_ctrls.avgGap                     413499.58                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       134144                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      3067008                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2000064                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 3990219.939516684506                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 91230591.575151979923                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 59493493.955074384809                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2096                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        47927                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        31275                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     59943250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1423785500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 822167966500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28598.88                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     29707.38                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  26288344.25                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       134144                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      3067328                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3201472                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       134144                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       134144                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2001600                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2001600                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2096                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        47927                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          50023                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        31275                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         31275                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      3990220                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     91240110                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         95230330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      3990220                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      3990220                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     59539183                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        59539183                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     59539183                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      3990220                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     91240110                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       154769514                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                50018                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               31251                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         3351                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         3412                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         3240                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3257                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         3232                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         3319                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         3313                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         3101                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         3176                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         3052                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         3154                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         3135                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         3027                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2710                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2860                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2679                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2025                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2288                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         2132                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         2113                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1979                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1765                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1860                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1849                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1985                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         2017                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2063                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1950                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         2001                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1789                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1804                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1631                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               545891250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             250090000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1483728750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10913.90                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29663.90                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               40046                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              28257                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            80.06                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           90.42                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        12965                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   401.168685                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   208.590701                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   405.328869                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         5654     43.61%     43.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1592     12.28%     55.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          676      5.21%     61.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          525      4.05%     65.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          512      3.95%     69.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          242      1.87%     70.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          378      2.92%     73.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          236      1.82%     75.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         3150     24.30%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        12965                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3201152                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2000064                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               95.220812                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               59.493494                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.21                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.74                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.46                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               84.05                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  33618197000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        50122800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        26640900                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      187246500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      83577420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 2653400880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   3806574570                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   9703851360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   16511414430                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   491.145151                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  25166565000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1122420000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   7329212000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        42454440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        22561275                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      169882020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      79552800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 2653400880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   3112483860                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  10288348800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   16368684075                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   486.899523                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  26698447500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1122420000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   5797329500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  33618197000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              11213                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        31275                       # Transaction distribution
system.membus.trans_dist::CleanEvict            10114                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38810                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38810                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11213                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       141435                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       141435                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 141435                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      5203072                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      5203072                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 5203072                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             50023                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   50023    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               50023                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  33618197000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            54128000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           62528750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             54563                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       105162                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2037                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           29239                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            40618                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           40618                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2549                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        52014                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         7132                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       277386                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                284518                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       293312                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     10657216                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               10950528                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           42284                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2001792                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           137463                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006700                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.081579                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 136542     99.33%     99.33% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    921      0.67%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             137463                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  33618197000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          170593500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3825496                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         138948500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
