
Cadence Innovus(TM) Implementation System.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v21.35-s114_1, built Thu Oct 13 12:11:47 PDT 2022
Options:	
Date:		Thu Jan 18 22:19:11 2024
Host:		cn91.it.auth.gr (x86_64 w/Linux 3.10.0-1160.105.1.el7.x86_64) (12cores*12cpus*Intel(R) Xeon(R) Gold 6230 CPU @ 2.10GHz 28160KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		[22:19:11.187777] Configured Lic search path (21.01-s002): 5280@cadence.it.auth.gr

		invs	Innovus Implementation System	21.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (96 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getVersion
<CMD> getVersion
<CMD> getVersion
[INFO] Loading PVS 21.12 fill procedures
<CMD> win
<CMD> set ::TimeLib::tsgMarkCellLatchConstructFlag 1
<CMD> set dbgDualViewAwareXTree 1
<CMD> set dbgIsCheckLefDefColoredShapeSetByUser 1
<CMD> set defHierChar /
<CMD> set distributed_client_message_echo 1
<CMD> set distributed_mmmc_disable_reports_auto_redirection 0
<CMD> set enable_ilm_dual_view_gui_and_attribute 1
<CMD> set enc_enable_print_mode_command_reset_options 1
<CMD> set init_design_settop 0
<CMD> set init_gnd_net VSS
<CMD> set init_lef_file {/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_tech.lef /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_macro.lef}
<CMD> set init_mmmc_file Desktop/Default1.view
<CMD> set init_original_verilog_files genus_invs_des/genus.v
<CMD> set init_pwr_net VDD
<CMD> set init_verilog genus_invs_des/genus.v
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set latch_time_borrow_mode max_borrow
<CMD> set metric_page_cfg_format {vivid {HUDDLE {!!map {version {!!str 2} data {!!seq {{!!map {id {!!str top} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Masterboard} children {!!seq {{!!map {id {!!str masterboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str masterboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str masterboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str masterboard_summary} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str masterboard_summary_t} type {!!str table} per_snapshot {!!true 1} ar_metric_control {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str masterboard_runtime} type {!!str section} title {!!str {Runtime Summary}} children {!!seq {{!!map {id {!!str masterboard_runtime_real_g} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str masterboard_runtime_cpu} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg} type {!!str section} title {!!str {Timing Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_s} type {!!str section} title {!!str {Setup Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_setup_g} type {!!str graph} title {!!str {Setup reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_setup_g} type {!!str graph} title {!!str {Setup reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_reg2reg_wns_hold_s} type {!!str section} title {!!str {Hold Summary}} children {!!seq {{!!map {id {!!str masterboard_reg2reg_wns_hold_g} type {!!str graph} title {!!str {Hold reg2reg WNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_reg2reg_tns_hold_g} type {!!str graph} title {!!str {Hold reg2reg TNS}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {id {!!str masterboard_power} type {!!str section} title {!!str {Power Summary}} children {!!seq {{!!map {id {!!str masterboard_power_total_g} type {!!str graph} title {!!str {Total Power}} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Power} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_power_leakage_g} type {!!str graph} title {!!str {Leakage Power}} ar_metric {!!seq {{!!map {metric {!!str power.leakage} title {!!str Power} graph_type {!!str line}}}}}}}}}}} {!!map {id {!!str masterboard_utilization} type {!!str section} title {!!str {Utilization Summary}} children {!!seq {{!!map {id {!!str masterboard_utilization_density_g} type {!!str graph} title {!!str {Design Density}} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density} graph_type {!!str line}}}}}}} {!!map {id {!!str masterboard_utilization_stdcell_g} type {!!str graph} title {!!str {Standard cell instances}} ar_metric {!!seq {{!!map {metric {!!str design.instances.std_cell} title {!!str {Instance count}} graph_type {!!str line}}}}}}}}}}}}}}} {!!map {title {!!str Dashboard} children {!!seq {{!!map {id {!!str dashboard_tabs} type {!!str tabs} tabs {!!seq {{!!map {title {!!str Summary} children {!!seq {{!!map {id {!!str summary_flow_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}} {!!map {id {!!str design_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.blockages.image}}} {!!map {metric {!!str design.hotspot.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str summary_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} children {!!seq {{!!map {id {!!str summary_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str summary_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str summary_qor} type {!!str section} title {!!str {Stylus QOR summary}} children {!!seq {{!!map {id {!!str summary_qor_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {id {!!str setup_violating_paths_section}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {id {!!str hold_violating_paths_section}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} navigation {!!map {id {!!str clock_phys}}}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} navigation {!!map {id {!!str physical_physical}}}}} {!!map {metric {!!str dft.registers.passing} title {!!str Passing} group {!!str DFT}}} {!!map {metric {!!str dft.registers.total} title {!!str Total} group {!!str DFT}}} {!!map {metric {!!str power} title {!!str Total} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} navigation {!!map {id {!!str power_leakage}}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str Power} navigation {!!map {id {!!str power_internal}}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str Power} navigation {!!map {id {!!str power_switching}}}}} {!!map {metric {!!str power.clock} title {!!str Clock} group {!!str Power} navigation {!!map {id {!!str power_power}}}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} navigation {!!map {id {!!str route_route}}}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} navigation {!!map {id {!!str flow_cpu}}}}}}}}}}}}} {!!map {id {!!str summary_cpu} type {!!str section} title {!!str {Stylus runtime summary}} children {!!seq {{!!map {id {!!str summary_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str summary_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Timing} children {!!seq {{!!map {id {!!str timing_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str timing_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str timing_setup} type {!!str section} title {!!str {Setup Timing}} children {!!seq {{!!map {id {!!str setup_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_setup}}} {!!map {id {!!str setup_tns_histogram_first} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str setup_tns_histogram_second} type {!!str histogram} title {!!str {Setup TNS}} parent_id {!!str timing_setup} ar_metric {!!seq {{!!map {metric {!!str timing.setup.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_setup_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str setup_violating_paths_section} type {!!str section} title {!!str {Worst Setup Paths}} children {!!seq {{!!map {id {!!str setup_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.setup.paths}}} {!!map {metric {!!str timing.setup.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_hold} type {!!str section} title {!!str {Hold Timing}} children {!!seq {{!!map {id {!!str hold_tns_histogram_controls} type {!!str histogram_controls} parent_id {!!str timing_hold}}} {!!map {id {!!str hold_tns_histogram_first} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str hold_tns_histogram_second} type {!!str histogram} title {!!str {Hold TNS}} parent_id {!!str timing_hold} ar_metric {!!seq {{!!map {metric {!!str timing.hold.histogram} title {!!str {Per Group}} mode {!!str group}}} {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Per View}} mode {!!str view}}}}}}} {!!map {id {!!str timing_hold_t} type {!!str table} per_snapshot {!!true 1} collapsible_key {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}}}} {!!map {id {!!str hold_violating_paths_section} type {!!str section} title {!!str {Worst Hold Paths}} children {!!seq {{!!map {id {!!str hold_violating_paths} type {!!str violating_paths} ar_metric {!!seq {{!!map {metric {!!str timing.hold.paths}}} {!!map {metric {!!str timing.hold.paths.path_group:*}}}}}}}}}}} {!!map {id {!!str timing_drv} type {!!str section} title {!!str {Design Rule Violations}} children {!!seq {{!!map {id {!!str timing_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.pins} title {!!str Pins} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.nets} title {!!str Nets} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.pins} title {!!str Pins} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.nets} title {!!str Nets} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.pins} title {!!str Pins} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.nets} title {!!str Nets} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.pins} title {!!str Pins} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.nets} title {!!str Nets} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}} {!!map {id {!!str timing_double_clocking} type {!!str section} title {!!str {Double Clocking}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_double_clocking_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}}}} {!!map {id {!!str timing_min_pulse_width} type {!!str section} title {!!str {Min Pulse Width}} hidden {!!true 1} children {!!seq {{!!map {id {!!str timing_min_pulse_width_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps} group {!!str Clocktree} title {!!str FEPS}}}}}}} {!!map {id {!!str timing_min_pulse_width_breakdown_t} type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}}}}}}}}}}}} {!!map {id {!!str timing_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str timing_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str timing_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Clock} children {!!seq {{!!map {id {!!str clock_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str clock_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str clock_phys} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_insts} type {!!str section} title {!!str {Per Cell Instances}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_cell_area} type {!!str section} title {!!str {Per Cell Area}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_cell_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}}}} {!!map {id {!!str clock_phys_creator} type {!!str section} title {!!str {Cell Creators}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_creator_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}}}} {!!map {id {!!str clock_phys_nets} type {!!str section} title {!!str Nets} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_nets_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}}}} {!!map {id {!!str clock_phys_cap} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str clock_phys_cap_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}}}} {!!map {id {!!str clock_phys_buffer_constraint} type {!!str section} title {!!str {Buffer Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_buffer_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}}}} {!!map {id {!!str clock_phys_stage_constraint} type {!!str section} title {!!str {Stage Depth Constraints}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_phys_stage_constraint_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}}}} {!!map {id {!!str clock_drv} type {!!str section} title {!!str DRV} children {!!seq {{!!map {id {!!str clock_drv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_detail} type {!!str section} title {!!str Detail} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_detail_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}}}} {!!map {id {!!str clock_drv_halo} type {!!str section} title {!!str {Clock Halo}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_halo_t} type {!!str table} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar} type {!!str section} title {!!str Transition} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_early} type {!!str section} title {!!str {Per corner/clock tree transition Target (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_early_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_tar_late} type {!!str section} title {!!str {Per corner/clock tree transition Target (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_tar_late_t} type {!!str table} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_top} type {!!str section} title {!!str {Top Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_top_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_trunk} type {!!str section} title {!!str {Trunk Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_trunk_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}}}} {!!map {id {!!str clock_drv_tran_leaf} type {!!str section} title {!!str {Leaf Transition Distribution}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_drv_tran_leaf_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}}}} {!!map {id {!!str clock_skew} type {!!str section} title {!!str Latency/Skew} children {!!seq {{!!map {id {!!str clock_skew_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}} {!!map {id {!!str clock_skew_early_detail} type {!!str section} title {!!str {Per group/corner (early)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_early_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str clock_skew_late_detail} type {!!str section} title {!!str {Per group/corner (late)}} hidden {!!true 1} children {!!seq {{!!map {id {!!str clock_skew_late_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}}}} {!!map {id {!!str cts_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str cts_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str cts_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Design} children {!!seq {{!!map {id {!!str design_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str design_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str design_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str physical_physical} type {!!str section} title {!!str Physical} children {!!seq {{!!map {id {!!str physical_physical_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}}}} {!!map {id {!!str physical_physical_insts} type {!!str section} title {!!str {Instances Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_insts_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_area} type {!!str section} title {!!str {Area Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_area_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}}}} {!!map {id {!!str physical_physical_multibit} type {!!str section} title {!!str {Multibit Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_physical_multibit_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*}}}}}}}}}}} {!!map {id {!!str physical_physical_dp} type {!!str section} title {!!str {Data Path Report}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_dp_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str design.datapath.area.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:datapath_modules} group {!!str {Datapath Modules}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:external_muxes} group {!!str {External Muxes}} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:external_muxes} group {!!str {External Muxes}} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:others} group {!!str Others} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:others} group {!!str Others} title {!!str Ratio}}} {!!map {metric {!!str design.datapath.area.type:total} group {!!str Total} title {!!str Area}}} {!!map {metric {!!str design.datapath.ratio.type:total} group {!!str Total} title {!!str Ratio}}}}}}}}}}} {!!map {id {!!str physical_physical_vth} type {!!str section} title {!!str {Vth Detail}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_physical_vth_per_pd} type {!!str section} title {!!str {Vth Detail Per Power Domain}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_vth_per_pd_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.power_domain:%.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.power_domain:%.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.power_domain:%.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.power_domain:%.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}} {!!map {id {!!str physical_per_vth_pre_pd_detail_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Domain {!!str design.instances.power_domain:*} Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.register.power_domain:%.vth:%} group {!!str Register} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.register.power_domain:%.vth:%} group {!!str Register} title {!!str Ratio}}} {!!map {metric {!!str design.instances.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.icg.power_domain:%.vth:%} group {!!str ICG} title {!!str Ratio}}} {!!map {metric {!!str design.instances.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.latch.power_domain:%.vth:%} group {!!str Latch} title {!!str Ratio}}} {!!map {metric {!!str design.instances.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.buffer.power_domain:%.vth:%} group {!!str Buffer} title {!!str Ratio}}} {!!map {metric {!!str design.instances.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.inverter.power_domain:%.vth:%} group {!!str Inverter} title {!!str Ratio}}} {!!map {metric {!!str design.instances.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Total}}} {!!map {metric {!!str design.instances.ratio.combinatorial.power_domain:%.vth:%} group {!!str Combinational} title {!!str Ratio}}}}}}}}}}}}}}} {!!map {id {!!str physical_physical_lf} type {!!str section} title {!!str {Instances by Function}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_lf_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.function:*}}}}}}}}}}} {!!map {id {!!str physical_physical_ds} type {!!str section} title {!!str {Instances by Size}} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_ds_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances.strength:*}}}}}}}}}}} {!!map {id {!!str physical_physical_hinst} type {!!str section} title {!!str Per-Block} hidden {!!true 1} children {!!seq {{!!map {id {!!str physical_per_hinst_t} type {!!str table} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area}}}}}}}}}}} {!!map {id {!!str physical_check_place} type {!!str section} title {!!str {Check Place}} children {!!seq {{!!map {id {!!str physical_check_place_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}} {!!map {id {!!str physical_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str physical_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str physical_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Power} children {!!seq {{!!map {id {!!str power_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str power.domains.image}}} {!!map {metric {!!str power.intent.image}}}}}}} {!!map {id {!!str power_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str power_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str power_power} type {!!str section} title {!!str Power} children {!!seq {{!!map {id {!!str power_power_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}} {!!map {id {!!str power_leakage} type {!!str section} title {!!str {Leakage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_leakage_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_internal} type {!!str section} title {!!str {Internal Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_internal_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_switching} type {!!str section} title {!!str {Switching Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_switching_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}}}} {!!map {id {!!str power_clock_gating} type {!!str section} title {!!str {Clock Gating Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_clock_gating_t} type {!!str table} per_snapshot {!!false 0} ar_metric {!!seq {{!!map {metric {!!str power.cg.clock_gates} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str power.cg.clock_gates.genus} group {!!str Instances} title {!!str Genus}}} {!!map {metric {!!str power.cg.clock_gates.user} group {!!str Instances} title {!!str User}}} {!!map {metric {!!str power.cg.gated_bits} group {!!str {Gated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_bits.pct} group {!!str {Gated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_bits.genus} group {!!str {Gated Bits}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_bits.user} group {!!str {Gated Bits}} title {!!str User}}} {!!map {metric {!!str power.cg.gated_flops} group {!!str {Gated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.gated_flops.pct} group {!!str {Gated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.gated_flops.genus} group {!!str {Gated Flops}} title {!!str Genus}}} {!!map {metric {!!str power.cg.gated_flops.user} group {!!str {Gated Flops}} title {!!str User}}} {!!map {metric {!!str power.cg.ungated_bits} group {!!str {Ungated Bits}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_bits.pct} group {!!str {Ungated Bits}} title {!!str Percent}}} {!!map {metric {!!str power.cg.ungated_flops} group {!!str {Ungated Flops}} title {!!str Total}}} {!!map {metric {!!str power.cg.ungated_flops.pct} group {!!str {Ungated Flops}} title {!!str Percent}}} {!!map {metric {!!str power.cg.activity_saving} group {!!str Activity} title {!!str Total}}} {!!map {metric {!!str power.cg.activity_saving.hst} group {!!str Activity} title {!!str Distribution}}}}}}}}}}} {!!map {id {!!str power_per_block} type {!!str section} title {!!str {Per Block}} hidden {!!true 1} children {!!seq {{!!map {id {!!str power_per_block_t} type {!!str table} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal}}}}}}}}}}} {!!map {id {!!str emir_emir} type {!!str section} title {!!str {Rail Analysis}} hidden {!!true 1} children {!!seq {{!!map {id {!!str emir_t} type {!!str table} key {!!map {Net {!!str rail.referencevoltage.net:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.thresholdvoltage.net:%} title {!!str T} group {!!str Voltage}}} {!!map {metric {!!str rail.referencevoltage.net:%} title {!!str R} group {!!str Voltage}}} {!!map {metric {!!str rail.gridcap.net:%} title {!!str Grid} group {!!str Cap}}} {!!map {metric {!!str rail.intrinsiccap.net:%} title {!!str Intrinsic} group {!!str Cap}}} {!!map {metric {!!str rail.loadingcap.net:%} title {!!str Loading} group {!!str Cap}}} {!!map {metric {!!str rail.totalcap.net:%} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str rail.averagedemandcurrent.net:%} title {!!str Avg} group {!!str TC_SUM}}} {!!map {metric {!!str rail.peakdemandcurrent.net:%} title {!!str Peak} group {!!str TC_SUM}}} {!!map {metric {!!str rail.averagesupplycurrent.net:%} title {!!str Avg} group {!!str VC_SUM}}} {!!map {metric {!!str rail.peaksupplycurrent.net:%} title {!!str Peak} group {!!str VC_SUM}}} {!!map {metric {!!str rail.rj.min.net:%} title {!!str Min} group {!!str RJ}}} {!!map {metric {!!str rail.rj.max.net:%} title {!!str Max} group {!!str RJ}}} {!!map {metric {!!str rail.rj.avg.net:%} title {!!str Avg} group {!!str RJ}}} {!!map {metric {!!str rail.rj.violations.net:%} title {!!str Viols} group {!!str RJ}}} {!!map {metric {!!str rail.ir.dynamic.min.net:%} title {!!str Min} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.max.net:%} title {!!str Max} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.avg.net:%} title {!!str Avg} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.dynamic.violations.net:%} title {!!str Viols} group {!!str {Dynamic IR}}}} {!!map {metric {!!str rail.ir.static.min.net:%} title {!!str Min} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.max.net:%} title {!!str Max} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.avg.net:%} title {!!str Avg} group {!!str {Static IR}}}} {!!map {metric {!!str rail.ir.static.violations.net:%} title {!!str Viols} group {!!str {Static IR}}}} {!!map {metric {!!str rail.worstircycle.net:%} title {!!str {Worst IR Cycle}} group {!!str Simulation}}} {!!map {metric {!!str rail.rushcurrent.net:%} title {!!str {Rush Current}} group {!!str Simulation}}} {!!map {metric {!!str rail.wakeuptime.net:%} title {!!str {Wake Up Time}} group {!!str Simulation}}} {!!map {metric {!!str rail.totalpowerswitchesturnedon.net:%} title {!!str {Power Switches On}} group {!!str Simulation}}}}}}} {!!map {id {!!str emir_iv_t} type {!!str table} key {!!map {{Domain | Net} {!!str rail.worstivreport.name:*.type:*}}} ar_metric {!!seq {{!!map {metric {!!str rail.worstivreport.name:%.type:%} title {!!str {IV Reports}}}}}}}} {!!map {id {!!str emir_em} type {!!str section} title {!!str {AC Limit}} children {!!seq {{!!map {id {!!str emir_em_t} type {!!str table} ar_metric {!!seq {{!!map {metric {!!str check.ac_limit.rms} title {!!str RMS} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.peak} title {!!str Peak} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.avg} title {!!str Avg} group {!!str {Total Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.rms} title {!!str RMS} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.peak} title {!!str Peak} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.clocknet.avg} title {!!str Avg} group {!!str {Clock Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.rms} title {!!str RMS} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.peak} title {!!str Peak} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.datanet.avg} title {!!str Avg} group {!!str {Data Nets}}}} {!!map {metric {!!str check.ac_limit.wiresegment.rms} title {!!str RMS} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.peak} title {!!str Peak} group {!!str {Wire Segments}}}} {!!map {metric {!!str check.ac_limit.wiresegment.avg} title {!!str Avg} group {!!str {Wire Segments}}}}}}}}}}}} {!!map {id {!!str emir_frequency_violations} type {!!str section} title {!!str {Frequency Violations}} children {!!seq {{!!map {id {!!str emir_frequency_violations_t} type {!!str table} key {!!map {View {!!str frequency.violations.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str frequency.instances} title {!!str Instances} group {!!str Total}}} {!!map {metric {!!str frequency.violations.analysis_view:%} title {!!str Violations} group {!!str All}}} {!!map {metric {!!str frequency.violations.clock.analysis_view:%} title {!!str Violations} group {!!str Clock}}}}}}}}}}}}}}} {!!map {id {!!str power_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str power_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str power_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Test} children {!!seq {{!!map {id {!!str test_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_dashboard_filter} type {!!str run_snapshot_filter}}}}}}} {!!map {id {!!str faults} type {!!str section} title {!!str Summmary} hidden {!!false 0} children {!!seq {{!!map {id {!!str test_design} type {!!str section} title {!!str {Design Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str test_design_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.instances} group {!!str Design} title {!!str Insts}}} {!!map {metric {!!str design.instances.register} group {!!str Design} title {!!str Flops}}} {!!map {metric {!!str design.ports.input} group {!!str Ports} title {!!str Input}}} {!!map {metric {!!str design.ports.output} group {!!str Ports} title {!!str Output}}} {!!map {metric {!!str design.ports.inout} group {!!str Ports} title {!!str Bidi}}}}}}}}}}} {!!map {id {!!str fault_coverage} type {!!str section} title {!!str {Fault Coverage Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fault_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.atcov} title {!!str %ATCOV}}} {!!map {metric {!!str atpg.stats:%.total_faults} title {!!str {Total Faults}}}} {!!map {metric {!!str atpg.stats:%.untested_faults} title {!!str {Untested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.tested_faults} title {!!str {Tested Faults}}}} {!!map {metric {!!str atpg.stats:%.possible_faults} title {!!str {Possible Faults}}}} {!!map {metric {!!str atpg.stats:%.redundant_faults} title {!!str {Redundant Faults}}}}}}}}}}}} {!!map {id {!!str fault_count} type {!!str section} title {!!str {Fault Count}} hidden {!!true 1} children {!!seq {{!!map {id {!!str ignored_faults_t} type {!!str table} flip_axis {!!true 1} per_snapshot {!!true 1} key {!!map {Type {!!str atpg.stats:*.ignored_faults}}} ar_metric {!!seq {{!!map {metric {!!str atpg.stats:%.ignored_faults} title {!!str {Ignored Fault Count}}}}}}}}}}}}}}}} {!!map {id {!!str testmode} type {!!str section} title {!!str Testmodes} hidden {!!false 0} children {!!seq {{!!map {id {!!str testmode_summary} type {!!str section} title {!!str {Testmode Summary}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_summary_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.is_opcg}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.compression_type} title {!!str {Compression (xor/misr)}}}} {!!map {metric {!!str tsv.testmode:%.is_decomp} title {!!str Decompression}}} {!!map {metric {!!str tsv.testmode:%.is_opcg} title {!!str {Is OPCG}}}} {!!map {metric {!!str tsv.testmode:%.masking_type} title {!!str {Masking Type}}}} {!!map {metric {!!str tsv.testmode:%.is_low_power_gating} title {!!str {Is Low Power Gating}}}} {!!map {metric {!!str tsv.testmode:%.is_lbist} title {!!str {Is Lbist}}}} {!!map {metric {!!str tsv.testmode:%.is_2d_elastic} title {!!str {Is 2D Elastic}}}}}}}}}}}} {!!map {id {!!str testmode_coverage} type {!!str section} title {!!str {Testmode Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str global_coverage} type {!!str section} title {!!str {Global Coverage}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_global_coverage_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str scan_chains} type {!!str section} title {!!str {Scan Chain Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_scan_chain_details_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str tsv.testmode:*.num_controllable_chains}}} ar_metric {!!seq {{!!map {metric {!!str tsv.testmode:%.num_controllable_chains} title {!!str {#control chains}}}} {!!map {metric {!!str tsv.testmode:%.num_observable_chains} title {!!str {#observe chains}}}} {!!map {metric {!!str tsv.testmode:%.num_controllable_and_observable_chains} title {!!str {#controllable and observe chains}}}} {!!map {metric {!!str tsv.testmode:%.longest_scan_chain} title {!!str {Longest Scan Chain}}}} {!!map {metric {!!str tsv.testmode:%.shortest_scan_chain} title {!!str {Shortest Scan Chain}}}}}}}}}}}} {!!map {id {!!str pattern_statistics} type {!!str section} title {!!str {Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_pattern_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Testmode {!!str atpg.testmode:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}} {!!map {id {!!str experiments} type {!!str section} title {!!str Experiments} hidden {!!false 0} children {!!seq {{!!map {id {!!str experiments_global_statistics} type {!!str section} title {!!str {Global Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str global_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.global_atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_total_faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.global_redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_testmode_statistics} type {!!str section} title {!!str {Testmode Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str testmode_statistics_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.stats:*.atcov}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tcov} title {!!str TCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.atcov} title {!!str ATCOV}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.faults} title {!!str #faults}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.tested_faults} title {!!str #tested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.untested_faults} title {!!str #untested}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.possible_faults} title {!!str #possible}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.stats:%.redundant_faults} title {!!str #redundant}}}}}}}}}}} {!!map {id {!!str experiments_pattern_statistics} type {!!str section} title {!!str {Final Pattern Statistics}} hidden {!!true 1} children {!!seq {{!!map {id {!!str final_patterns_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Experiment {!!str atpg.testmode:*.experiment:*.num_tests}}} ar_metric {!!seq {{!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_tests} title {!!str {#scan tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_scan_delay_tests} title {!!str {#scan delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_tests} title {!!str {#logic tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_logic_delay_tests} title {!!str {#logic delay tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_iddq_tests} title {!!str {#iddq tests}}}} {!!map {metric {!!str atpg.testmode:%.experiment:%.num_tests} title {!!str #tests}}}}}}}}}}}}}}}}}}} {!!map {title {!!str Route} children {!!seq {{!!map {id {!!str route_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str route_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str route_route} type {!!str section} title {!!str Routing} children {!!seq {{!!map {id {!!str route_image} type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image}}} {!!map {metric {!!str design.route.drc.image}}}}}}} {!!map {id {!!str route_route_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}}}}}}}}}}}} {!!map {id {!!str route_wirelength} type {!!str section} title {!!str {Wirelength Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_wirelength_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.wirelength} title {!!str Total}}} {!!map {metric {!!str route.wirelength.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_overflow} type {!!str section} title {!!str {Congestion Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_overflow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_layer_drc} type {!!str section} title {!!str {Per Layer DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_drc_t} type {!!str table} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str per_type_drc} type {!!str section} title {!!str {Per Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_type_drc_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str per_layer_type} type {!!str section} title {!!str {Per Layer & Type DRC}} hidden {!!true 1} children {!!seq {{!!map {id {!!str per_layer_type_t} type {!!str table} flip_axis {!!true 1} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}}}}}}}} {!!map {id {!!str route_via} type {!!str section} title {!!str {Via Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str route_via_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}}}} {!!map {id {!!str rblkg} type {!!str section} title {!!str {Blockage Details}} hidden {!!true 1} children {!!seq {{!!map {id {!!str rblkg_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}}}} {!!map {id {!!str route_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str route_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str route_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}} {!!map {title {!!str Flow} children {!!seq {{!!map {id {!!str flow_dashboard_filters} type {!!str section} title {!!str {Run/Snapshot Filters}} hidden {!!true 1} children {!!seq {{!!map {id {!!str flow_dashboard_filter} type {!!str run_snapshot_filter}}} {!!map {id {!!str flow_dashboard_snapshot_navigation} type {!!str snapshot_picker}}}}}}} {!!map {id {!!str flow_log_flow} type {!!str section} title {!!str {Log and Flow Info}} children {!!seq {{!!map {id {!!str flow_log_flow_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}}}}}}}} {!!map {id {!!str fv} type {!!str section} title {!!str {Formal Verification}} hidden {!!true 1} children {!!seq {{!!map {id {!!str fv_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str fv.result} title {!!str Result}}} {!!map {metric {!!str fv.points:*} group {!!str Points}}}}}}}}}}} {!!map {id {!!str flow_config} type {!!str section} title {!!str {Non-Default Root Config Options}} children {!!seq {{!!map {id {!!str flow_config_t} type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}}}} {!!map {id {!!str flow_cpu} type {!!str section} title {!!str Runtime} children {!!seq {{!!map {id {!!str flow_machine_t} type {!!str table} flip_axis {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}} {!!map {id {!!str flow_runtime_t} type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}} {!!map {id {!!str flow_real_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {Real time}} ar_metric {!!seq {{!!map {metric {!!str flow.realtime} title {!!str Real} graph_type {!!str horizontalBar}}}}}}} {!!map {id {!!str flow_cpu_t} type {!!str graph} stacked {!!true 1} invert_axes {!!true 1} total_value_label {!!true 1} title {!!str {CPU Runtime}} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} graph_type {!!str horizontalBar}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}}} html {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}} {!!map {metric {!!str flowtool.status} title {!!str {Flowtool status}}}}}}}}}} {!!map {design_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}} {!!map {summary_cpu {!!map {type {!!str header} title {!!str {Stylus runtime summary}}}}}} {!!map {summary_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {setup_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram} title {!!str {Setup TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {setup_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.setup.histogram.views} title {!!str {Setup TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {hold_tns_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram} title {!!str {Hold TNS (Per Group)}}}} show_label_every {!!int 10}}}}} {!!map {hold_tns_view_histogram {!!map {type {!!str histogram} metric {!!map {metric {!!str timing.hold.histogram.views} title {!!str {Hold TNS (Per View)}}}} show_label_every {!!int 10}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.type} title {!!str Type}}} {!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}} {!!map {timing_double_clocking {!!map {type {!!str collapse_header} nested {!!map {timing_double_clocking_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.si.double_clocking.analysis_view:*}}} ar_metric {!!seq {{!!map {metric {!!str timing.si.double_clocking.frequency_violations.analysis_view:%} title {!!str {Frequency Violations}}}} {!!map {metric {!!str timing.si.double_clocking.report_file.analysis_view:%} title {!!str {Report File}}}}}}}}}} hidden {!!true 1} title {!!str {Double Clocking}}}}}} {!!map {timing_min_pulse_width {!!map {type {!!str collapse_header} nested {!!map {timing_min_pulse_width_t {!!map {type {!!str table} per_snapshot {!!false 0} key {!!map {View {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*} Clock {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:*} {View | Clock} {!!str timing.min_pulse_width.endpoints.wns.analysis_view:*.clock:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.type} title {!!str Type}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.wns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.tns.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.endpoints.feps.analysis_view:%.clock:%} group {!!str Endpoints} title {!!str FEPS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.wns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str WNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.tns.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str TNS}}} {!!map {metric {!!str timing.min_pulse_width.clocktree.feps.analysis_view:%.clock:%} group {!!str Clocktree} title {!!str FEPS}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Min Pulse Width Timing}}}}}} {!!map {timing_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {timing_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_detail {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cell_insts {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total}}} {!!map {title {!!str { }} group {!!str #Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.buffer.base_cell:*} group {!!str #Buffers}}} {!!map {title {!!str { }} group {!!str #Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.inverter.base_cell:*} group {!!str #Inverters}}} {!!map {title {!!str { }} group {!!str {#Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.clkgate.base_cell:*} group {!!str {#Clock Gates}}}} {!!map {title {!!str { }} group {!!str {#Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.nonicg.base_cell:*} group {!!str {#Non Integrated}}}} {!!map {title {!!str { }} group {!!str #Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances_distribution.logic.base_cell:*} group {!!str #Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Instances}}}}}} {!!map {clock_phys_cell_area {!!map {type {!!str collapse_header} nested {!!map {clock_phys_cell_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.area.total} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.buffer.base_cell:*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.inverter.base_cell:*} group {!!str Inverters}}} {!!map {title {!!str { }} group {!!str {Clock Gates}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.clkgate.base_cell:*} group {!!str {Clock Gates}}}} {!!map {title {!!str { }} group {!!str {Non Integrated}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.nonicg.base_cell:*} group {!!str {Non Integrated}}}} {!!map {title {!!str { }} group {!!str Logic} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area_distribution.logic.base_cell:*} group {!!str Logic}}}}}}}}} hidden {!!true 1} title {!!str {Per Cell Area}}}}}} {!!map {clock_phys_creator {!!map {type {!!str collapse_header} nested {!!map {clock_phys_creator_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Buffers} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer.creator.*} group {!!str Buffers}}} {!!map {title {!!str { }} group {!!str Inverters} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.inverter.creator.*} group {!!str Inverters}}}}}}}}} hidden {!!true 1} title {!!str {Cell Creators}}}}}} {!!map {clock_phys_nets {!!map {type {!!str collapse_header} nested {!!map {clock_phys_nets_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.nets.length.total} title {!!str Total} group {!!str Nets}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Nets} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.nets.length.top} title {!!str Top} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.trunk} title {!!str Trunk} group {!!str Nets}}} {!!map {metric {!!str clock.nets.length.leaf} title {!!str Leaf} group {!!str Nets}}}}}}}}} hidden {!!true 1} title {!!str Nets}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_phys_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_buffer_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_buffer_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.buffer_depth_constraint.skew_group:*.*}}}}}}}}} hidden {!!true 1} title {!!str {Buffer Depth Constraints}}}}}} {!!map {clock_phys_stage_constraint {!!map {type {!!str collapse_header} nested {!!map {clock_phys_stage_constraint_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.stage_depth_constraint.*}}}}}}}}} hidden {!!true 1} title {!!str {Stage Depth Constraints}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_detail {!!map {type {!!str collapse_header} nested {!!map {clock_drv_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.*}} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.*}} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.*} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.*} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.*} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.*} group {!!str Fanout}}}}}}}}} hidden {!!true 1} title {!!str Detail}}}}} {!!map {clock_drv_halo {!!map {type {!!str collapse_header} nested {!!map {clock_drv_halo_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Clock Tree} {!!str clock.halo.clock_tree:*.count}}} ar_metric {!!seq {{!!map {metric {!!str clock.halo.clock_tree:%.count} group {!!str Count}}} {!!map {metric {!!str clock.halo.clock_tree:%.violations} group {!!str Violations}}}}}}}}} hidden {!!true 1} title {!!str {Clock Halo}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_drv_tran {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_drv_tran_tar_early {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_early_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.early.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.early.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.early.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (early)}}}}}} {!!map {clock_drv_tran_tar_late {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_tar_late_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {{Corner | Clock Tree} {!!str clock.transition.target.delay_corner:*.late.top.clock_tree:*}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.auto_target.delay_corner:%.late.clock_tree:%} group {!!str {Auto Target}}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.top.clock_tree:%} group {!!str Top}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.trunk.clock_tree:%} group {!!str Trunk}}} {!!map {metric {!!str clock.transition.target.delay_corner:%.late.leaf.clock_tree:%} group {!!str Leaf}}}}}}}}} hidden {!!true 1} title {!!str {Per corner/clock tree transition Target (late)}}}}}} {!!map {clock_drv_tran_top {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_top_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.top.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.top.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Top Transition Distribution}}}}}} {!!map {clock_drv_tran_trunk {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_trunk_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.trunk.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.trunk.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Trunk Transition Distribution}}}}}} {!!map {clock_drv_tran_leaf {!!map {type {!!str collapse_header} nested {!!map {clock_drv_tran_leaf_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Target {!!str clock.transition.primary_half_corner.leaf.*.max}}} ar_metric {!!seq {{!!map {metric {!!str clock.transition.primary_half_corner.leaf.%.*}}}}}}}}} hidden {!!true 1} title {!!str {Leaf Transition Distribution}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}} {!!map {clock_skew_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_skew_early_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_early_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.early.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.early.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.total} title {!!str Total}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.gate} title {!!str Gate}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.wire} title {!!str Wire}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target} title {!!str Target}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.target_met} title {!!str {Target Met}}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.early.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (early)}}}}}} {!!map {clock_skew_late_detail {!!map {type {!!str collapse_header} nested {!!map {clock_skew_late_detail_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {{Skew Group | Corner} {!!str clock.skew.skew_group:*.delay_corner:*.late.total}}} ar_metric {!!seq {{!!map {metric {!!str clock.latency.skew_group:%.delay_corner:%.late.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.total} title {!!str Total} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.gate} title {!!str Gate} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.wire} title {!!str Wire} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target} title {!!str Target} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.target_met} title {!!str {Target Met}} group {!!str Skew}}} {!!map {metric {!!str clock.skew.skew_group:%.delay_corner:%.late.skew_band.*} group {!!str {Skew band}}}}}}}}}} hidden {!!true 1} title {!!str {Per group/corner (late)}}}}}} {!!map {cts_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {cts_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_physical_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {physical_physical_insts {!!map {type {!!str collapse_header} nested {!!map {physical_physical_insts_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.instances.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.instances.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.instances.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.instances.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.instances.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.instances.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.instances.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.instances.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.instances.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.instances.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.instances} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Instances Detail}}}}}} {!!map {physical_physical_area {!!map {type {!!str collapse_header} nested {!!map {physical_physical_area_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str {Standard Cell}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.area.register} title {!!str register} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.icg} title {!!str icg} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.latch} title {!!str latch} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.buffer} title {!!str buffer} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.inverter} title {!!str inverter} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.combinatorial} title {!!str combo} group {!!str {Standard Cell}}}} {!!map {metric {!!str design.area.std_cell} title {!!str total} group {!!str {Total (SC)}}}} {!!map {metric {!!str design.area.macro} title {!!str macro} group {!!str Other}}} {!!map {metric {!!str design.area.physical} title {!!str physical} group {!!str Other}}} {!!map {metric {!!str design.area.io} title {!!str io} group {!!str Other}}} {!!map {metric {!!str design.area.blackbox} title {!!str blackbox} group {!!str Other}}} {!!map {metric {!!str design.area.power_switch} title {!!str power_switch} group {!!str MSV}}} {!!map {metric {!!str design.area.isolation} title {!!str isolation} group {!!str MSV}}} {!!map {metric {!!str design.area.level_shifter} title {!!str level_shifter} group {!!str MSV}}} {!!map {metric {!!str design.area.always_on} title {!!str always_on} group {!!str MSV}}} {!!map {metric {!!str design.area} title {!!str total} group {!!str Total}}}}}}}}} hidden {!!true 1} title {!!str {Area Detail}}}}}} {!!map {physical_physical_multibit {!!map {type {!!str collapse_header} nested {!!map {physical_physical_multibit_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.multibit.*} group {!!str Multibit}}}}}}}}} hidden {!!true 1} title {!!str {Multibit Detail}}}}}} {!!map {physical_physical_vth {!!map {type {!!str collapse_header} nested {!!map {physical_per_vth_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Group {!!str design.instances.vth:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.vth:%} group {!!str Instances} title {!!str Total}}} {!!map {metric {!!str design.instances.vth:%.ratio} group {!!str Instances} title {!!str Ratio}}} {!!map {metric {!!str design.area.vth:%} group {!!str Area} title {!!str Total}}} {!!map {metric {!!str design.area.vth:%.ratio} group {!!str Area} title {!!str Ratio}}}}}}}}} hidden {!!true 1} title {!!str {Vth Detail}}}}}} {!!map {physical_physical_hinst {!!map {type {!!str collapse_header} nested {!!map {physical_per_hinst_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str design.instances.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str design.instances.hinst:%} title {!!str Instances} graph_type {!!str treemap}}} {!!map {metric {!!str design.area.hinst:%} title {!!str Area} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str Per-Block}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}} {!!map {physical_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {physical_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}} {!!map {power_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {power_leakage {!!map {type {!!str collapse_header} nested {!!map {power_leakage_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.leakage.type:*} group {!!str {Leakage Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Leakage Details}}}}}} {!!map {power_internal {!!map {type {!!str collapse_header} nested {!!map {power_internal_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.internal.type:*} group {!!str {Internal Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Internal Details}}}}}} {!!map {power_switching {!!map {type {!!str collapse_header} nested {!!map {power_switching_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power.switching.type:*} group {!!str {Switching Power Breakdown}}}}}}}}}} hidden {!!true 1} title {!!str {Switching Details}}}}}} {!!map {power_per_block {!!map {type {!!str collapse_header} nested {!!map {power_per_block_t {!!map {type {!!str table} auto_hide {!!true 1} key {!!map {Block {!!str power.hinst:*}}} ar_metric {!!seq {{!!map {metric {!!str power.hinst:%} title {!!str Total} graph_type {!!str treemap}}} {!!map {metric {!!str power.switching.hinst:%} title {!!str Switching} graph_type {!!str treemap}}} {!!map {metric {!!str power.leakage.hinst:%} title {!!str Leakage} graph_type {!!str treemap}}} {!!map {metric {!!str power.internal.hinst:%} title {!!str Internal} graph_type {!!str treemap}}}}} hierarchical_separator {!!str /}}}}} hidden {!!true 1} title {!!str {Per Block}}}}}} {!!map {power_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {power_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_image {!!map {type {!!str image_plot} ar_metric {!!seq {{!!map {metric {!!str design.floorplan.image} title {!!str {Design Display}}}} {!!map {metric {!!str design.route.drc.image} title {!!str {Route DRC}}}}}}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.shielding.*} group {!!str Shielding}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Routing} group {!!str {Route DRC}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Routing} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}} {!!map {route_advanced {!!map {type {!!str header} title {!!str {}}}}}} {!!map {route_overflow {!!map {type {!!str collapse_header} nested {!!map {route_overflow_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.overflow.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Congestion Details}}}}}} {!!map {per_layer_drc {!!map {type {!!str collapse_header} nested {!!map {per_layer_drc_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.layer:*} group {!!str Layer}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer DRC}}}}}} {!!map {per_type_drc {!!map {type {!!str collapse_header} nested {!!map {per_type_drc_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} key {!!map {Tool {!!str *.drc}}} ar_metric {!!seq {{!!map {metric {!!str %.drc} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Type} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str %.drc.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Type DRC}}}}}} {!!map {per_layer_type {!!map {type {!!str collapse_header} nested {!!map {per_layer_type_t {!!map {type {!!str vertical_table} key {!!map {Tool {!!str *.drc} Layer {!!str route.drc.layer:*}}} ar_metric {!!seq {{!!map {metric {!!str %.drc.layer:%.type:*} group {!!str Type}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} hidden {!!true 1} title {!!str {Per Layer & Type DRC}}}}}} {!!map {route_via {!!map {type {!!str collapse_header} nested {!!map {route_via_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.via.total} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str Vias} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.layer:*} group {!!str Vias}}} {!!map {metric {!!str route.via.singlecut} title {!!str Total} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.singlecut.percentage} title {!!str Percent} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Single Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.singlecut.layer:*} group {!!str {Single Cut Vias}}}} {!!map {metric {!!str route.via.multicut} title {!!str Total} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str route.via.multicut.percentage} title {!!str Percent} group {!!str {Multiple Cut Vias}}}} {!!map {metric {!!str {^.*layer:.*$}} title {!!str { }} group {!!str {Multiple Cut Vias}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str route.via.multicut.layer:*} group {!!str {Multiple Cut Vias}}}}}}}}}} hidden {!!true 1} title {!!str {Via Details}}}}}} {!!map {rblkg {!!map {type {!!str collapse_header} nested {!!map {rblkg_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.blockages.route.area} title {!!str Total}}} {!!map {title {!!str { }} group {!!str Layer} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str design.blockages.route.area.layer:*} group {!!str Layer}}}}}}}}} hidden {!!true 1} title {!!str {Blockage Details}}}}}} {!!map {route_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {route_cpu_t {!!map {type {!!str cpu}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_config {!!map {type {!!str header} title {!!str {Non-Default Root Config Options}}}}}} {!!map {flow_config_t {!!map {type {!!str dict_table} metric {!!map {metric {!!str flow.root_config}}}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.machine.load} title {!!str Load} group {!!str Machine}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resi} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resi}} group {!!str Memory}}}}}}}}} {!!map {flow_cpu_t {!!map {type {!!str cpu}}}}}}}}}}}} excel {HUDDLE {!!seq {{!!map {Summary {!!seq {{!!map {summary_flow {!!map {type {!!str header} title {!!str {}}}}}} {!!map {summary_flow_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.name} title {!!str Design}}} {!!map {metric {!!str flow.tool_list} title {!!str Tools}}} {!!map {metric {!!str flow.template.type} title {!!str Flow}}} {!!map {metric {!!str flow.template.feature_enabled} title {!!str {Enabled features}}}} {!!map {metric {!!str flow.run_tag} title {!!str Tag}}} {!!map {metric {!!str flow.machine} title {!!str {Run host}}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run directory}}}} {!!map {metric {!!str flow.last_child_snapshot} title {!!str {Last step}}}}}}}}}} {!!map {summary_qor {!!map {type {!!str header} title {!!str {Stylus QOR summary}}}}}} {!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS} group {!!str {Setup (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS} group {!!str {Setup (all)}}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Setup (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Setup (reg2reg)}}}} {!!map {metric {!!str timing.hold.wns} title {!!str WNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns} title {!!str TNS} group {!!str {Hold (all)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps} title {!!str FEPS} group {!!str {Hold (all)}}}} {!!map {metric {!!str timing.hold.wns.path_group:reg2reg} title {!!str WNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:reg2reg} title {!!str TNS} group {!!str {Hold (reg2reg)}} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:reg2reg} title {!!str FEPS} group {!!str {Hold (reg2reg)}}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Fanout} group {!!str DRV} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str clock.instances.total} title {!!str Insts} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str clock.area.total} title {!!str Area} group {!!str Clock} link_table {!!str clock_phys}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str Design}}} {!!map {metric {!!str design.instances.logical} title {!!str Insts} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str design.area.logical} title {!!str Area} group {!!str Design} link_table {!!str physical_physical}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str Power} link_table {!!str power_power}}} {!!map {metric {!!str route.drc} title {!!str DRC} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str route.wirelength} title {!!str WL} group {!!str Route} link_table {!!str route_route}}} {!!map {metric {!!str messages} title {!!str Errors} group {!!str Tool}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Tool} link_table {!!str flow_cpu}}} {!!map {metric {!!str flow.memory} title {!!str Memory} group {!!str Tool} link_table {!!str flow_cpu}}}}}}}}}}}}} {!!map {Timing {!!seq {{!!map {timing_setup {!!map {type {!!str header} title {!!str {Setup Timing}}}}}} {!!map {timing_setup_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.setup.wns.path_group:*} View {!!str timing.setup.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.setup.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_hold {!!map {type {!!str header} title {!!str {Hold Timing}}}}}} {!!map {timing_hold_t {!!map {type {!!str table} per_snapshot {!!true 1} key {!!map {Group {!!str timing.hold.wns.path_group:*} View {!!str timing.hold.wns.analysis_view:*}}} collapsible_key {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.hold.wns.path_group:%.analysis_view:%} title {!!str WNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.tns.path_group:%.analysis_view:%} title {!!str TNS} navigation {!!map {view {!!str default_timing} tab {!!str Timing}}}}} {!!map {metric {!!str timing.hold.feps.path_group:%.analysis_view:%} title {!!str FEPS}}}}}}}}} {!!map {timing_drv {!!map {type {!!str header} title {!!str {Design Rule Violations}}}}}} {!!map {timing_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.drv.max_tran.total} title {!!str Total} group {!!str Tran}}} {!!map {metric {!!str timing.drv.max_tran.worst} title {!!str Worst} group {!!str Tran} link_file_metric {!!str timing.drv.report_file}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Total} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_cap.worst} title {!!str Worst} group {!!str Cap}}} {!!map {metric {!!str timing.drv.max_fanout.total} title {!!str Total} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_fanout.worst} title {!!str Worst} group {!!str Fanout}}} {!!map {metric {!!str timing.drv.max_length.total} title {!!str Total} group {!!str Length}}} {!!map {metric {!!str timing.drv.max_length.worst} title {!!str Worst} group {!!str Length}}} {!!map {metric {!!str timing.si.glitches} title {!!str Glitches} group {!!str SI}}} {!!map {metric {!!str timing.si.noise} title {!!str Noise} group {!!str SI}}}}}}}}}}}}} {!!map {Clock {!!seq {{!!map {clock_phys {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {clock_phys_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.instances.total} title {!!str #Total} group {!!str Instances}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Instances} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.instances.buffer} title {!!str #Buffers} group {!!str Instances}}} {!!map {metric {!!str clock.instances.inverter} title {!!str #Inverters} group {!!str Instances}}} {!!map {metric {!!str clock.instances.clkgate} title {!!str {#Clock Gates}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.nonicg} title {!!str {#Non Integrated}} group {!!str Instances}}} {!!map {metric {!!str clock.instances.logic} title {!!str #Logic} group {!!str Instances}}} {!!map {metric {!!str clock.area.total} title {!!str Total} group {!!str Area}}} {!!map {metric {!!str {^.*\.(?!total$)[^\.]+$}} title {!!str { }} group {!!str Area} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.area.buffer} title {!!str Buffers} group {!!str Area}}} {!!map {metric {!!str clock.area.inverter} title {!!str Inverters} group {!!str Area}}} {!!map {metric {!!str clock.area.clkgate} title {!!str {Clock Gates}} group {!!str Area}}} {!!map {metric {!!str clock.area.nonicg} title {!!str {Non Integrated}} group {!!str Area}}} {!!map {metric {!!str clock.area.logic} title {!!str Logic} group {!!str Area}}} {!!map {metric {!!str clock.nets.length.total} title {!!str {Tot Clk Net Length}} group {!!str Nets}}}}}}}}} {!!map {clock_phys_cap {!!map {type {!!str header} title {!!str {}}}}}} {!!map {clock_phys_cap_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {title {!!str { }} group {!!str Wire} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.wire.top} title {!!str Top} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.trunk} title {!!str Trunk} group {!!str Wire}}} {!!map {metric {!!str clock.capacitance.wire.leaf} title {!!str Leaf} group {!!str Wire}}} {!!map {title {!!str { }} group {!!str Gate} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.gate.top} title {!!str Top} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.trunk} title {!!str Trunk} group {!!str Gate}}} {!!map {metric {!!str clock.capacitance.gate.leaf} title {!!str Leaf} group {!!str Gate}}} {!!map {title {!!str { }} group {!!str Total} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str clock.capacitance.total.top} title {!!str Top} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.trunk} title {!!str Trunk} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.total.leaf} title {!!str Leaf} group {!!str Total}}} {!!map {metric {!!str clock.capacitance.sink.*} group {!!str Sink}}}}}}}}} {!!map {clock_drv {!!map {type {!!str header} title {!!str DRV}}}}} {!!map {clock_drv_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str {clock.drv.nets.remaining transition.count}} title {!!str Count} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.remaining transition.max}} title {!!str Max} group {!!str {Remaining Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.count}} title {!!str Count} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str {clock.drv.nets.unfixable transition.max}} title {!!str Max} group {!!str {Unfixable Transition}}}} {!!map {metric {!!str clock.drv.nets.capacitance.count} title {!!str Count} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.capacitance.max} title {!!str Max} group {!!str Capacitance}}} {!!map {metric {!!str clock.drv.nets.resistance.count} title {!!str Count} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.resistance.max} title {!!str Max} group {!!str Resistance}}} {!!map {metric {!!str clock.drv.nets.length.count} title {!!str Count} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.length.max} title {!!str Max} group {!!str Length}}} {!!map {metric {!!str clock.drv.nets.fanout.count} title {!!str Count} group {!!str Fanout}}} {!!map {metric {!!str clock.drv.nets.fanout.max} title {!!str Max} group {!!str Fanout}}}}}}}}} {!!map {clock_drv_tran_tar {!!map {type {!!str header} title {!!str Transition}}}}} {!!map {clock_drv_tran_tar_t {!!map {type {!!str table} auto_hide {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.transition.target.primary_half_corner.top.*} group {!!str {Top Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.trunk.*} group {!!str {Trunk Transition Target Stats}}}} {!!map {metric {!!str clock.transition.target.primary_half_corner.leaf.*} group {!!str {Leaf Transition Target Stats}}}}}}}}}} {!!map {clock_skew {!!map {type {!!str header} title {!!str Latency/Skew}}}}} {!!map {clock_skew_t {!!map {type {!!str table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str clock.latency.primary_reporting_skew_group.primary_half_corner.*} group {!!str Latency}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.*} group {!!str Skew}}} {!!map {metric {!!str clock.skew.primary_reporting_skew_group.primary_half_corner.skew_band.*} group {!!str {Skew Band}}}}}}}}}}}}}} {!!map {Design {!!seq {{!!map {physical_physical {!!map {type {!!str header} title {!!str Physical}}}}} {!!map {physical_physical_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str design.density} title {!!str Density}}} {!!map {metric {!!str design.instances.logical} title {!!str {Logical instances}}}} {!!map {metric {!!str design.area.logical} title {!!str {Logical area}}}} {!!map {metric {!!str design.instances} title {!!str {Total instances}}}} {!!map {metric {!!str design.area} title {!!str {Total area}}}} {!!map {metric {!!str design.blockages.place.area} title {!!str {Blocked area}}}}}}}}}} {!!map {physical_check_place {!!map {type {!!str header} title {!!str {Check Place}}}}}} {!!map {physical_check_place_t {!!map {type {!!str vertical_table} auto_hide {!!true 1} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str check.place.*}}}}}}}}}}}}} {!!map {Power {!!seq {{!!map {power_power {!!map {type {!!str header} title {!!str Power}}}}} {!!map {power_power_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str power} title {!!str Total} group {!!str {Whole Design}}}} {!!map {metric {!!str {^power\..*$}} title {!!str { }} group {!!str {Whole Design}} graph_type {!!str none} renderer {!!str histogram}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str {Whole Design}}}} {!!map {metric {!!str power.internal} title {!!str Internal} group {!!str {Whole Design}}}} {!!map {metric {!!str power.switching} title {!!str Switching} group {!!str {Whole Design}}}} {!!map {metric {!!str power.clock} title {!!str {Total Clock Power}}}}}}}}}}}}}} {!!map {Route {!!seq {{!!map {route_route {!!map {type {!!str header} title {!!str Routing}}}}} {!!map {route_route_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str route.overflow.horizontal} title {!!str Hor} group {!!str Congestion}}} {!!map {metric {!!str route.overflow.vertical} title {!!str Ver} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.max} title {!!str Max} group {!!str Congestion}}} {!!map {metric {!!str design.congestion.hotspot.total} title {!!str Total} group {!!str Congestion}}} {!!map {metric {!!str route.map.*} group {!!str {Congestion Map}}}} {!!map {metric {!!str route.wirelength} title {!!str Wirelength}}} {!!map {metric {!!str route.via.singlecut} title {!!str Single} group {!!str Vias}}} {!!map {metric {!!str route.via.multicut} title {!!str Multi} group {!!str Vias}}} {!!map {metric {!!str route.via} title {!!str Total} group {!!str Vias}}} {!!map {metric {!!str route.drc.antenna} title {!!str Antenna} group {!!str {Route DRC}}}} {!!map {metric {!!str route.drc} title {!!str Total} group {!!str {Route DRC}}}} {!!map {metric {!!str route.shielding.*} group {!!str {Shielding Nets}}}} {!!map {metric {!!str check.drc.antenna} title {!!str Antenna} group {!!str {Check DRC}} link_file_metric {!!str check.antenna.report_file}}} {!!map {metric {!!str check.drc} title {!!str Total} group {!!str {Check DRC}} link_file_metric {!!str check.drc.report_file}}}}}}}}}}}}} {!!map {Flow {!!seq {{!!map {flow_log_flow {!!map {type {!!str header} title {!!str {Log and Flow Info}}}}}} {!!map {flow_log_flow_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.user} title {!!str User}}} {!!map {metric {!!str flow.log} title {!!str {Log File}} link_file_metric {!!str flow.log}}} {!!map {metric {!!str flow.run_directory} title {!!str {Run Dir}}}} {!!map {metric {!!str flow.run_tag} title {!!str {Run Tag}}}} {!!map {metric {!!str flow.step.tcl} title {!!str {Step TCL}}}}}} hide_footers {!!true 1} hide_graph_footers {!!true 1}}}}} {!!map {flow_cpu {!!map {type {!!str header} title {!!str Runtime}}}}} {!!map {flow_machine_t {!!map {type {!!str vertical_table} hide_footers {!!true 1} hide_graph_footers {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.machine.hostname} title {!!str Host}}} {!!map {metric {!!str flow.machine.cpu.model} title {!!str Model}}} {!!map {metric {!!str flow.machine.cpu.frequency} title {!!str Cpu}}} {!!map {metric {!!str flow.machine.cpu.number} title {!!str Cpus}}} {!!map {metric {!!str flow.machine.os} title {!!str OS}}} {!!map {metric {!!str flow.machine.memory.free} title {!!str Free} group {!!str Memory}}} {!!map {metric {!!str flow.machine.memory.total} title {!!str Total} group {!!str Memory}}} {!!map {metric {!!str flow.machine.swap.free} title {!!str Free} group {!!str Swap}}} {!!map {metric {!!str flow.machine.swap.total} title {!!str Total} group {!!str Swap}}}}}}}}} {!!map {flow_runtime_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str flow.cputime} title {!!str CPU} group {!!str Runtime}}} {!!map {metric {!!str flow.cputime.total} title {!!str {Total CPU}} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime} title {!!str Wall} group {!!str Runtime}}} {!!map {metric {!!str flow.realtime.total} title {!!str {Total Wall}} group {!!str Runtime}}} {!!map {metric {!!str flow.memory} title {!!str Resi+Virtual} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident} title {!!str Resident} group {!!str Memory}}} {!!map {metric {!!str flow.memory.resident.peak} title {!!str {Peak Resident}} group {!!str Memory}}}}}}}}}}}}}}}} text {HUDDLE {!!seq {{!!map {{} {!!seq {{!!map {summary_qor_t {!!map {type {!!str table} per_snapshot {!!true 1} ar_metric {!!seq {{!!map {metric {!!str timing.setup.wns} title {!!str WNS}}} {!!map {metric {!!str timing.setup.tns} title {!!str TNS}}} {!!map {metric {!!str timing.setup.feps} title {!!str FEPS}}} {!!map {metric {!!str timing.setup.wns.path_group:reg2reg} title {!!str WNS_R2R}}} {!!map {metric {!!str timing.setup.tns.path_group:reg2reg} title {!!str TNS_R2R}}} {!!map {metric {!!str timing.setup.feps.path_group:reg2reg} title {!!str FEPS_R2R}}} {!!map {metric {!!str timing.drv.max_tran.total} title {!!str Tran} group {!!str DRV(T)}}} {!!map {metric {!!str timing.drv.max_cap.total} title {!!str Load} group {!!str DRV(C)}}} {!!map {metric {!!str power.leakage} title {!!str Leakage} group {!!str POWER(L)}}} {!!map {metric {!!str design.density} title {!!str Density} group {!!str UTIL}}} {!!map {metric {!!str design.instances.logical} title {!!str INSTS}}} {!!map {metric {!!str design.area.logical} title {!!str AREA}}} {!!map {metric {!!str route.drc} title {!!str DRC}}} {!!map {metric {!!str flow.realtime} title {!!str WALL}}}}}}}}}}}}}}}}}
<CMD> set pegDefaultResScaleFactor 1
<CMD> set pegDetailResScaleFactor 1
<CMD> set pegEnableDualViewForTQuantus 1
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set report_inactive_arcs_format {from to when arc_type sense reason}
<CMD> set spgUnflattenIlmInCheckPlace 2
<CMD> set timing_library_ca_derate_data_consistency 0
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_remove_data_path_pessimism_min_slack_threshold -1.70141e+38
<CMD> set defStreamOutCheckUncolored false
<CMD> set init_verilog_tolerate_port_mismatch 0
<CMD> set lefdefInputCheckColoredShape 0
<CMD> set load_netlist_ignore_undefined_cell 1
<CMD> init_design
#% Begin Load MMMC data ... (date=01/18 22:20:11, mem=825.0M)
#% End Load MMMC data ... (date=01/18 22:20:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=825.2M, current mem=825.2M)
default_emulate_rc_corner

Loading LEF file /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_tech.lef ...

Loading LEF file /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/lef/gsclib045_macro.lef ...
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from Desktop/Default1.view
Reading default_emulate_libset_max timing library '/mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib)
Read 489 cells in library 'slow_vdd1v0' 
*** End library_loading (cpu=0.01min, real=0.02min, mem=14.5M, fe_cpu=0.45min, fe_real=1.02min, fe_mem=1129.1M) ***
#% Begin Load netlist data ... (date=01/18 22:20:12, mem=844.6M)
*** Begin netlist parsing (mem=1129.1M) ***
Created 489 new cells from 1 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'genus_invs_des/genus.v'

*** Memory Usage v#1 (Current mem = 1131.062M, initial mem = 476.039M) ***
*** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=1131.1M) ***
#% End Load netlist data ... (date=01/18 22:20:12, total cpu=0:00:00.1, real=0:00:00.0, peak res=856.0M, current mem=856.0M)
Top level cell is picorv32.
Hooked 489 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell picorv32 ...
*** Netlist is unique.
** info: there are 584 modules.
** info: there are 9104 stdCell insts.

*** Memory Usage v#1 (Current mem = 1190.988M, initial mem = 476.039M) ***
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
Generating auto layer map file.
Importing multi-corner technology file(s) for preRoute extraction...
/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch
Generating auto layer map file.
Completed (cpu: 0:00:04.8 real: 0:00:04.0)
Set Shrink Factor to 1.00000
Summary of Active RC-Corners : 
 
 Analysis View: default_emulate_view
    RC-Corner Name        : default_emulate_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '/mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch'
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
*Info: initialize multi-corner CTS.
Reading timing constraints file 'genus_invs_des/genus.default_emulate_constraint_mode.sdc' ...
Current (total cpu=0:00:32.6, real=0:01:07, peak res=1187.7M, current mem=1187.7M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File genus_invs_des/genus.default_emulate_constraint_mode.sdc, Line 9).

**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File genus_invs_des/genus.default_emulate_constraint_mode.sdc, Line 10).

picorv32
INFO (CTE): Reading of timing constraints file genus_invs_des/genus.default_emulate_constraint_mode.sdc completed, with 2 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1206.1M, current mem=1206.1M)
Current (total cpu=0:00:32.7, real=0:01:07, peak res=1206.1M, current mem=1206.1M)
Total number of combinational cells: 327
Total number of sequential cells: 152
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
Total number of usable buffers: 16
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
Total number of usable inverters: 19
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
WARNING   TECHLIB-302         10  No function defined for cell '%s'. The c...
*** Message Summary: 15 warning(s), 0 error(s)

<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site CoreSite -r 0.99200565971 0.80 15 15 15 15
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} -width {top 3 bottom 3 left 3 right 3} -spacing {top 3 bottom 3 left 3 right 3} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None


viaInitial starts at Thu Jan 18 22:25:21 2024
viaInitial ends at Thu Jan 18 22:25:21 2024
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1656.0M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal10|        4       |       NA       |
|  Via10 |        8       |        0       |
| Metal11|        4       |       NA       |
+--------+----------------+----------------+
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> zoomBox 29.30950 9.65550 230.54250 189.80200
<CMD> zoomBox 15.43550 -18.64400 252.18050 193.29350
<CMD> zoomBox -1.42700 -51.45050 277.09650 197.88750
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VDD VSS} -layer Metal11 -direction horizontal -width 3 -spacing 3 -number_of_sets 3 -start_from bottom -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 1658.7M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1658.7M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1658.7M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1658.7M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1658.7M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 6 wires.
ViaGen created 12 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  Via10 |       12       |        0       |
| Metal11|        6       |       NA       |
+--------+----------------+----------------+
<CMD> zoomBox -45.42800 -60.54350 282.24700 232.79550
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst *
<CMD> globalNetConnect VDD -type tiehi -instanceBasename *
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst *
<CMD> globalNetConnect VSS -type tielo -instanceBasename *
<CMD> createPGPin VDD -net VDD -geom Metal10 9 0 12 12
<CMD> createPGPin VSS -net VSS -geom Metal10 3 0 6 6
<CMD> setSrouteMode -viaConnectToShape { stripe }
<CMD> sroute -connect { corePin } -layerChangeRange { Metal1(1) Metal11(11) } -blockPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal11(11) } -nets { VDD VSS } -allowLayerChange 1 -targetViaLayerRange { Metal1(1) Metal11(11) }
**WARN: (IMPSR-4058):	Sroute option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
*** Begin SPECIAL ROUTE on Thu Jan 18 22:29:34 2024 ***
SPECIAL ROUTE ran on directory: /home/p/paschalk
SPECIAL ROUTE ran on machine: cn91.it.auth.gr (Linux 3.10.0-1160.105.1.el7.x86_64 Xeon 2.10Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectBlockPin set to false
srouteConnectConverterPin set to false
srouteConnectPadPin set to false
srouteConnectStripe set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 11
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring blockring blockpin coverpin noshape blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 11
srouteTopTargetLayerLimit set to 11
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3099.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
**WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
Read in 24 layers, 11 routing layers, 1 overlap layer
Read in 2 nondefault rules, 0 used
Read in 583 macros, 115 used
Read in 115 components
  115 core components: 115 unplaced, 0 placed, 0 fixed
Read in 2 physical pins
  2 physical pins: 0 unplaced, 0 placed, 2 fixed
Read in 409 logical pins
Read in 401 nets
Read in 2 special nets, 2 routed
Read in 232 terminals
2 nets selected.

Begin power routing ...
CPU time for VDD FollowPin 0 seconds
CPU time for VSS FollowPin 0 seconds
  Number of Core ports routed: 232
  Number of Followpin connections: 116
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3101.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 2 io pins ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 348 wires.
ViaGen created 2088 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal1 |       348      |       NA       |
|  Via1  |       232      |        0       |
|  Via2  |       232      |        0       |
|  Via3  |       232      |        0       |
|  Via4  |       232      |        0       |
|  Via5  |       232      |        0       |
|  Via6  |       232      |        0       |
|  Via7  |       232      |        0       |
|  Via8  |       232      |        0       |
|  Via9  |       232      |        0       |
+--------+----------------+----------------+
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
<CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule LEFSpecialRouteSpec
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
<CMD> setOptMode -effort high -powerEffort none -leakageToDynamicRatio 1 -reclaimArea true -simplifyNetlist true -allEndPoints true -setupTargetSlack 0 -holdTargetSlack 0 -maxDensity 0.95 -drcMargin 0 -usefulSkew true
<CMD> setPlaceMode -reset
<CMD> setPlaceMode -congEffort high -timingDriven 1 -clkGateAware 0 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 0 -moduleAwareSpare 0 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
<CMD> setDesignMode -process 45
##  Process: 45            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'medium'.
<CMD> getPlaceMode
-place_design_floorplan_mode false         # bool, default=false
-place_design_refine_macro false           # bool, default=false
-place_design_refine_place true            # bool, default=true
-place_detail_activity_power_driven false
                                           # bool, default=false
-place_detail_allow_border_pin_abut false
                                           # bool, default=false
-place_detail_allow_single_height_row_symmetry_x {}
                                           # string, default=""
-place_detail_check_cut_spacing false      # bool, default=false
-place_detail_check_inst_space_group false
                                           # bool, default=false
-place_detail_check_route false            # bool, default=false, user setting
-place_detail_color_aware_legal false      # bool, default=false
-place_detail_context_aware_legal all      # enums={none all optional required user ignore_soft}_list, default=all
-place_detail_eco_max_distance 0           # float, default=0, min=0, max=9999
-place_detail_eco_priority_insts placed    # enums={placed fixed eco}, default=placed
-place_detail_fixed_shifter false          # bool, default=false
-place_detail_honor_inst_pad false         # bool, default=false
-place_detail_io_pin_blockage false        # bool, default=false
-place_detail_iraware_max_drive_strength 0
                                           # float, default=0, min=0, max=2147483647
-place_detail_irdrop_aware_effort none     # enums={none low medium high}, default=none
-place_detail_irdrop_aware_timing_effort high
                                           # enums={none standard high}, default=high
-place_detail_irdrop_region_number 100     # uint, default=100
-place_detail_legalization_inst_gap 0      # int, default=0
-place_detail_max_shifter_column_depth 9999
                                           # float, default=9999
-place_detail_max_shifter_depth 9999       # float, default=9999
-place_detail_max_shifter_row_depth 9999
                                           # float, default=9999
-place_detail_no_filler_without_implant false
                                           # bool, default=false
-place_detail_pad_fixed_insts false        # bool, default=false
-place_detail_pad_physical_cells false     # bool, default=false
-place_detail_preroute_as_obs {}           # string, default=""
-place_detail_preserve_routing true        # bool, default=true, user setting
-place_detail_remove_affected_routing false
                                           # bool, default=false, user setting
-place_detail_sdp_alignment_in_refine false
                                           # bool, default=false
-place_detail_swap_eeq_cells false         # bool, default=false, user setting
-place_detail_use_check_drc false          # bool, default=false
-place_detail_use_diffusion_transition_fill false
                                           # bool, default=false
-place_detail_use_GA_filler_groups false
                                           # bool, default=false
-place_detail_use_no_diffusion_one_site_filler false
                                           # bool, default=false
-place_detail_wire_length_opt_effort medium
                                           # enums={none medium high}, default=medium
-place_global_activity_power_driven false
                                           # enums={false true}, default=false
-place_global_activity_power_driven_effort standard
                                           # enums={standard high}, default=standard
-place_global_align_macro false            # bool, default=false
-place_global_allow_3d_stack false         # bool, default=false
-place_global_auto_blockage_in_channel partial
                                           # enums={none soft partial}, default=partial
-place_global_clock_gate_aware false       # bool, default=true, user setting
-place_global_clock_power_driven true      # bool, default=true
-place_global_clock_power_driven_effort low
                                           # enums={low standard high}, default=low
-place_global_cong_effort high             # enums={low medium high extreme auto}, default=auto, user setting
-place_global_cpg_effort low               # enums={low medium high}, default=low
-place_global_cpg_file {}                  # string, default=""
-place_global_enable_distributed_place false
                                           # bool, default=false
-place_global_ignore_scan true             # enums={true 1 false 0 auto}, default=true, user setting
-place_global_ignore_spare false           # bool, default=false, user setting
-place_global_max_density -1               # float, default=-1
-place_global_module_aware_spare false     # bool, default=false, user setting
-place_global_module_padding {}            # string, default=""
-place_global_place_io_pins false          # bool, default=false, user setting
-place_global_reorder_scan true            # bool, default=true, user setting
-place_global_sdp_alignment false          # bool, default=false
-place_global_sdp_place false              # enums={false true}, default=false
-place_global_soft_guide_strength low      # enums={low medium high}, default=low
-place_global_timing_effort medium         # enums={medium high}, default=medium
-place_global_uniform_density false        # enums={false true}, default=false
-place_hard_fence true                     # bool, default=true
-place_opt_post_place_tcl {}               # string, default=""
-place_opt_run_global_place full           # enums={none seed full}, default=full
-place_spare_update_timing_graph true      # bool, default=true
-powerDriven false                         # bool, default=false, user setting, private
-timingDriven true                         # bool, default=true, user setting, private

<CMD> place_opt_design
**INFO: User settings:
setDesignMode -process                              45
setExtractRCMode -coupling_c_th                     0.1
setExtractRCMode -relative_c_th                     1
setExtractRCMode -total_c_th                        0
setUsefulSkewMode -maxAllowedDelay                  1
setUsefulSkewMode -noBoundary                       false
setDelayCalMode -engine                             aae
setOptMode -allEndPoints                            true
setOptMode -drcMargin                               0
setOptMode -effort                                  high
setOptMode -holdTargetSlack                         0
setOptMode -leakageToDynamicRatio                   1
setOptMode -maxDensity                              0.95
setOptMode -powerEffort                             none
setOptMode -reclaimArea                             true
setOptMode -setupTargetSlack                        0
setOptMode -simplifyNetlist                         true
setOptMode -usefulSkew                              true
setPlaceMode -place_detail_check_route              false
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  false
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         false
setPlaceMode -place_global_cong_effort              high
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            false
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
setRouteMode -earlyGlobalRoutePartitionPinGuide     true

*** place_opt_design #1 [begin] : totSession cpu/real = 0:01:28.8/0:13:02.6 (0.1), mem = 1660.1M
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
Estimated cell power/ground rail width = 0.160 um
*** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:29.0/0:13:02.9 (0.1), mem = 1654.7M
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 30 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.7) ***
Effort level <high> specified for tdgp_reg2reg_default path_group
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
No user-set net weight.
Net fanout histogram:
2		: 6225 (61.8%) nets
3		: 2455 (24.4%) nets
4     -	14	: 1063 (10.6%) nets
15    -	39	: 318 (3.2%) nets
40    -	79	: 6 (0.1%) nets
80    -	159	: 4 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 1 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven ignoreScan pinGuide congEffort=high gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=9076 (0 fixed + 9076 movable) #buf cell=0 #inv cell=283 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=10072 #term=37149 #term/net=3.69, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=304
stdCell: 9076 single + 0 double + 0 multi
Total standard cell length = 18.2266 (mm), area = 0.0312 (mm^2)
Average module density = 0.798.
Density for the design = 0.798.
       = stdcell_area 91133 sites (31167 um^2) / alloc_area 114195 sites (39055 um^2).
Pin Density = 0.3253.
            = total # of pins 37149 / total area 114195.
=== lastAutoLevel = 8 
Iteration  1: Total net bbox = 1.005e-08 (6.77e-09 3.27e-09)
              Est.  stn bbox = 1.065e-08 (7.21e-09 3.44e-09)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1774.3M
Iteration  2: Total net bbox = 1.005e-08 (6.77e-09 3.27e-09)
              Est.  stn bbox = 1.065e-08 (7.21e-09 3.44e-09)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1774.3M
*** Finished SKP initialization (cpu=0:00:02.4, real=0:00:03.0)***
Iteration  3: Total net bbox = 9.987e+02 (5.60e+02 4.39e+02)
              Est.  stn bbox = 1.346e+03 (7.56e+02 5.90e+02)
              cpu = 0:00:03.1 real = 0:00:03.0 mem = 1860.7M
Iteration  4: Total net bbox = 8.973e+04 (4.04e+04 4.94e+04)
              Est.  stn bbox = 1.211e+05 (5.35e+04 6.77e+04)
              cpu = 0:00:02.8 real = 0:00:03.0 mem = 1882.4M
Iteration  5: Total net bbox = 8.973e+04 (4.04e+04 4.94e+04)
              Est.  stn bbox = 1.211e+05 (5.35e+04 6.77e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1882.4M
Iteration  6: Total net bbox = 1.073e+05 (5.15e+04 5.58e+04)
              Est.  stn bbox = 1.444e+05 (6.60e+04 7.84e+04)
              cpu = 0:00:03.0 real = 0:00:03.0 mem = 1862.4M
Iteration  7: Total net bbox = 2.001e+05 (1.03e+05 9.69e+04)
              Est.  stn bbox = 2.545e+05 (1.24e+05 1.30e+05)
              cpu = 0:00:03.9 real = 0:00:04.0 mem = 1863.4M
Iteration  8: Total net bbox = 2.001e+05 (1.03e+05 9.69e+04)
              Est.  stn bbox = 2.545e+05 (1.24e+05 1.30e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1863.4M
Iteration  9: Total net bbox = 2.087e+05 (1.09e+05 1.00e+05)
              Est.  stn bbox = 2.650e+05 (1.30e+05 1.35e+05)
              cpu = 0:00:02.8 real = 0:00:03.0 mem = 1860.4M
Iteration 10: Total net bbox = 2.087e+05 (1.09e+05 1.00e+05)
              Est.  stn bbox = 2.650e+05 (1.30e+05 1.35e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1860.4M
Iteration 11: Total net bbox = 1.982e+05 (1.00e+05 9.83e+04)
              Est.  stn bbox = 2.505e+05 (1.20e+05 1.31e+05)
              cpu = 0:00:09.0 real = 0:00:09.0 mem = 1861.4M
Iteration 12: Total net bbox = 1.982e+05 (1.00e+05 9.83e+04)
              Est.  stn bbox = 2.505e+05 (1.20e+05 1.31e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1861.4M
Finished Global Placement (cpu=0:00:24.8, real=0:00:26.0, mem=1861.4M)
Keep Tdgp Graph and DB for later use
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:01:55 mem=1861.4M) ***
Total net bbox length = 1.982e+05 (9.997e+04 9.827e+04) (ext = 6.369e+04)
Move report: Detail placement moves 9076 insts, mean move: 1.16 um, max move: 27.59 um 
	Max move on inst (cpuregs_reg[24][16]): (54.96, 180.87) --> (55.20, 153.52)
	Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 1890.0MB
Summary Report:
Instances move: 9076 (out of 9076 movable)
Instances flipped: 0
Mean displacement: 1.16 um
Max displacement: 27.59 um (Instance: cpuregs_reg[24][16]) (54.9595, 180.87) -> (55.2, 153.52)
	Length: 25 sites, height: 1 rows, site name: CoreSite, cell type: EDFFHQX1
Total net bbox length = 2.010e+05 (1.016e+05 9.943e+04) (ext = 6.351e+04)
Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 1890.0MB
*** Finished refinePlace (0:01:57 mem=1890.0M) ***
*** Finished Initial Placement (cpu=0:00:26.5, real=0:00:28.0, mem=1873.0M) ***
Effort level <high> specified for tdgp_reg2reg_default path_group

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  default_emulate_view
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 3998 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 3998
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 9959 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 9959
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 9959 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.636487e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)        11( 0.06%)   ( 0.06%) 
[NR-eGR]  Metal3 ( 3)         4( 0.02%)   ( 0.02%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        15( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.26 seconds, mem = 1885.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0  36732 
[NR-eGR]  Metal2   (2V)         57424  53042 
[NR-eGR]  Metal3   (3H)         64901   7063 
[NR-eGR]  Metal4   (4V)         32435   2232 
[NR-eGR]  Metal5   (5H)         14489    277 
[NR-eGR]  Metal6   (6V)          3533     11 
[NR-eGR]  Metal7   (7H)           128      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       172910  99357 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 201045um
[NR-eGR] Total length: 172910um, number of vias: 99357
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6389um, number of vias: 5769
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.28 seconds, mem = 1883.8M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:00.6, real=0:00:00.0)***
Tdgp not successfully inited but do clear! skip clearing
**placeDesign ... cpu = 0: 0:29, real = 0: 0:29, mem = 1862.8M **
AAE DB initialization (MEM=1885.69 CPU=0:00:00.0 REAL=0:00:00.0) 
*** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:29.4/0:00:30.5 (1.0), totSession cpu/real = 0:01:58.4/0:13:33.3 (0.1), mem = 1885.7M
Enable CTE adjustment.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1478.9M, totSessionCpu=0:01:58 **
**WARN: (IMPOPT-576):	296 nets have unplaced terms. 
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:58.4/0:13:33.4 (0.1), mem = 1885.7M
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	resetn : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	trap : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_valid : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_instr : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_ready : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_addr[31] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_addr[30] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_addr[29] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_addr[28] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_addr[27] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_addr[26] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_addr[25] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_addr[24] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_addr[23] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_addr[22] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_addr[21] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_addr[20] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_addr[19] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_addr[18] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
AAE DB initialization (MEM=1893.71 CPU=0:00:00.0 REAL=0:00:00.0) 
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1488.0M, totSessionCpu=0:01:59 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 1891.72 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 3998 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 3998
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 9959 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 9959
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 9959 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.655143e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)        15( 0.09%)   ( 0.09%) 
[NR-eGR]  Metal3 ( 3)         3( 0.02%)   ( 0.02%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        18( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)             0  36732 
[NR-eGR]  Metal2   (2V)         57948  53032 
[NR-eGR]  Metal3   (3H)         65489   7254 
[NR-eGR]  Metal4   (4V)         32811   2365 
[NR-eGR]  Metal5   (5H)         14642    315 
[NR-eGR]  Metal6   (6V)          3849     17 
[NR-eGR]  Metal7   (7H)           186      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       174926  99715 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 201045um
[NR-eGR] Total length: 174926um, number of vias: 99715
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6684um, number of vias: 5785
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.58 sec, Real: 0.58 sec, Curr Mem: 1899.59 MB )
Extraction called for design 'picorv32' of instances=9076 and nets=10263 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 1894.594M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=1900.37)
siFlow : Timing analysis mode is single, using late cdB files
Total number of fetched objects 10090
End delay calculation. (MEM=2039.49 CPU=0:00:01.5 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2002.87 CPU=0:00:02.0 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:02.7 real=0:00:03.0 totSessionCpu=0:02:04 mem=2002.9M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.471  |
|           TNS (ns):| -6.811  |
|    Violating Paths:|   28    |
|          All Paths:|  3396   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |    319 (1585)    |   -2.269   |    319 (1587)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 79.805%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1535.2M, totSessionCpu=0:02:04 **
*** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:05.6/0:00:06.3 (0.9), totSession cpu/real = 0:02:04.0/0:13:39.7 (0.2), mem = 1972.1M
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1972.1M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1972.1M) ***
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:04.2/0:13:39.9 (0.2), mem = 1972.1M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:02:04.4/0:13:40.1 (0.2), mem = 2169.0M
End: GigaOpt Route Type Constraints Refinement
The useful skew maximum allowed delay set by user is: 1
*** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:04.8/0:13:40.5 (0.2), mem = 2076.0M
Info: 1 clock net  excluded from IPO operation.

Footprint cell information for calculating maxBufDist
*info: There are 10 candidate Buffer cells
*info: There are 12 candidate Inverter cells


Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.5/0:00:01.5 (1.0), totSession cpu/real = 0:02:06.4/0:13:42.0 (0.2), mem = 2095.2M
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:06.5/0:13:42.2 (0.2), mem = 2152.4M
Reclaim Optimization WNS Slack -0.471  TNS Slack -6.811 Density 79.80
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   79.80%|        -|  -0.471|  -6.811|   0:00:00.0| 2152.4M|
Info: 1 clock net  excluded from IPO operation.
|   79.80%|        0|  -0.471|  -6.811|   0:00:00.0| 2178.0M|
|   79.80%|        0|  -0.471|  -6.811|   0:00:01.0| 2178.0M|
|   79.55%|      134|  -0.439|  -5.894|   0:00:02.0| 2192.5M|
|   79.55%|        1|  -0.439|  -5.894|   0:00:00.0| 2192.5M|
|   79.55%|        0|  -0.439|  -5.894|   0:00:00.0| 2192.5M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.439  TNS Slack -5.894 Density 79.55
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:04.0) (real = 0:00:04.0) **
*** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:04.0/0:00:04.0 (1.0), totSession cpu/real = 0:02:10.5/0:13:46.2 (0.2), mem = 2192.5M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:04, real=0:00:04, mem=2110.41M, totSessionCpu=0:02:11).
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:10.7/0:13:46.4 (0.2), mem = 2110.4M
Info: 1 clock net  excluded from IPO operation.
*** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:02:12.0/0:13:47.7 (0.2), mem = 2112.6M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:12.0/0:13:47.7 (0.2), mem = 2112.6M
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   562|  3483|    -2.32|     0|     0|     0.00|     0|     0|     0|     0|    -0.44|    -5.89|       0|       0|       0| 79.55%|          |         |
|    49|   738|    -0.36|     0|     0|     0.00|     0|     0|     0|     0|     1.88|     0.00|     334|       0|      78| 81.10%| 0:00:03.0|  2209.5M|
|    46|   725|    -0.36|     0|     0|     0.00|     0|     0|     0|     0|     1.88|     0.00|       2|       0|       1| 81.11%| 0:00:00.0|  2209.5M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 46 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:    46 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:02.7 real=0:00:03.0 mem=2209.5M) ***

*** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:03.3/0:00:03.4 (1.0), totSession cpu/real = 0:02:15.4/0:13:51.0 (0.2), mem = 2120.4M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:17, real = 0:00:18, mem = 1665.7M, totSessionCpu=0:02:15 **

Active setup views:
 default_emulate_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:15.5/0:13:51.2 (0.2), mem = 2158.6M
*info: 1 clock net excluded
*info: 66 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+--------------------+---------+---------------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |     Worst View     |Pathgroup|                  End Point                  |
+--------+--------+---------+------------+--------+--------------------+---------+---------------------------------------------+
|   0.000|   0.000|   81.11%|   0:00:00.0| 2180.7M|default_emulate_view|       NA| NA                                          |
+--------+--------+---------+------------+--------+--------------------+---------+---------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2180.7M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2180.7M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.5/0:00:01.5 (1.0), totSession cpu/real = 0:02:17.0/0:13:52.7 (0.2), mem = 2121.6M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:17.2/0:13:52.9 (0.2), mem = 2178.8M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 81.11
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   81.11%|        -|   0.000|   0.000|   0:00:00.0| 2180.8M|
Info: 1 clock net  excluded from IPO operation.
|   81.11%|        0|   0.000|   0.000|   0:00:00.0| 2205.4M|
|   81.11%|        0|   0.000|   0.000|   0:00:00.0| 2205.4M|
|   81.10%|        4|   0.000|   0.000|   0:00:01.0| 2209.9M|
|   81.06%|       28|   0.000|   0.000|   0:00:01.0| 2209.9M|
|   81.06%|        0|   0.000|   0.000|   0:00:00.0| 2209.9M|
|   81.06%|        0|   0.000|   0.000|   0:00:00.0| 2209.9M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 81.06
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:03.1) (real = 0:00:03.0) **
*** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:03.1/0:00:03.1 (1.0), totSession cpu/real = 0:02:20.3/0:13:56.0 (0.2), mem = 2209.9M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=2124.87M, totSessionCpu=0:02:20).
*** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:20.6/0:13:56.2 (0.2), mem = 2124.9M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  default_emulate_view
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 3998 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 3998
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 10291 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 10291
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10291 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.644131e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)        20( 0.11%)   ( 0.11%) 
[NR-eGR]  Metal3 ( 3)         4( 0.02%)   ( 0.02%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        24( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.31 seconds, mem = 2136.8M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:01.2, real=0:00:01.0)***
Iteration  6: Total net bbox = 1.382e+05 (6.47e+04 7.35e+04)
              Est.  stn bbox = 1.850e+05 (8.17e+04 1.03e+05)
              cpu = 0:00:06.4 real = 0:00:06.0 mem = 2192.0M
Iteration  7: Total net bbox = 1.410e+05 (6.72e+04 7.38e+04)
              Est.  stn bbox = 1.876e+05 (8.41e+04 1.04e+05)
              cpu = 0:00:12.6 real = 0:00:12.0 mem = 2184.0M
Iteration  8: Total net bbox = 1.401e+05 (6.68e+04 7.32e+04)
              Est.  stn bbox = 1.865e+05 (8.36e+04 1.03e+05)
              cpu = 0:00:15.0 real = 0:00:15.0 mem = 2180.0M
Iteration  9: Total net bbox = 1.430e+05 (6.81e+04 7.49e+04)
              Est.  stn bbox = 1.891e+05 (8.49e+04 1.04e+05)
              cpu = 0:00:38.2 real = 0:00:39.0 mem = 2200.0M
Iteration 10: Total net bbox = 1.364e+05 (6.18e+04 7.46e+04)
              Est.  stn bbox = 1.806e+05 (7.67e+04 1.04e+05)
              cpu = 0:00:03.4 real = 0:00:03.0 mem = 2200.0M
Move report: Timing Driven Placement moves 9408 insts, mean move: 5.66 um, max move: 72.38 um 
	Max move on inst (FE_OFC18_decoded_imm_13): (120.80, 78.28) --> (113.39, 143.25)

Finished Incremental Placement (cpu=0:01:18, real=0:01:17, mem=2200.0M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:03:39 mem=2200.0M) ***
Total net bbox length = 2.028e+05 (1.019e+05 1.009e+05) (ext = 6.318e+04)
Move report: Detail placement moves 9407 insts, mean move: 1.02 um, max move: 38.59 um 
	Max move on inst (FE_OFC170_n_2678): (68.01, 172.33) --> (87.80, 153.52)
	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2204.6MB
Summary Report:
Instances move: 9407 (out of 9408 movable)
Instances flipped: 1
Mean displacement: 1.02 um
Max displacement: 38.59 um (Instance: FE_OFC170_n_2678) (68.0125, 172.326) -> (87.8, 153.52)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 2.084e+05 (1.049e+05 1.035e+05) (ext = 6.290e+04)
Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2204.6MB
*** Finished refinePlace (0:03:40 mem=2204.6M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 3998 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 3998
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 10291 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 10291
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10291 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.702989e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         5( 0.03%)   ( 0.03%) 
[NR-eGR]  Metal3 ( 3)         3( 0.02%)   ( 0.02%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         8( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.27 seconds, mem = 2187.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)             0   37396 
[NR-eGR]  Metal2   (2V)         59019   53595 
[NR-eGR]  Metal3   (3H)         67175    7363 
[NR-eGR]  Metal4   (4V)         35424    2409 
[NR-eGR]  Metal5   (5H)         15019     258 
[NR-eGR]  Metal6   (6V)          2925       8 
[NR-eGR]  Metal7   (7H)           169       0 
[NR-eGR]  Metal8   (8V)             0       0 
[NR-eGR]  Metal9   (9H)             0       0 
[NR-eGR]  Metal10  (10V)            0       0 
[NR-eGR]  Metal11  (11H)            0       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       179732  101029 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 208394um
[NR-eGR] Total length: 179732um, number of vias: 101029
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6337um, number of vias: 5599
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.30 seconds, mem = 2179.7M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:01:20, real=0:01:20)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2151.7M)
Extraction called for design 'picorv32' of instances=9408 and nets=10595 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2151.727M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:01:43, real = 0:01:44, mem = 1659.9M, totSessionCpu=0:03:41 **
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2145.82)
Total number of fetched objects 10422
End delay calculation. (MEM=2173.76 CPU=0:00:01.6 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2173.76 CPU=0:00:01.9 REAL=0:00:02.0)
*** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:01:23.5/0:01:23.3 (1.0), totSession cpu/real = 0:03:44.1/0:15:19.5 (0.2), mem = 2173.8M
Begin: GigaOpt DRV Optimization
*** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:44.5/0:15:20.0 (0.2), mem = 2189.8M
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   172|  1298|    -0.42|     0|     0|     0.00|     0|     0|     0|     0|     1.34|     0.00|       0|       0|       0| 81.06%|          |         |
|     2|    96|    -0.36|     0|     0|     0.00|     0|     0|     0|     0|     1.65|     0.00|     102|       0|      74| 81.78%| 0:00:02.0|  2258.0M|
|     2|    96|    -0.36|     0|     0|     0.00|     0|     0|     0|     0|     1.65|     0.00|       0|       0|       0| 81.78%| 0:00:00.0|  2258.0M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 2 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     2 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:02.0 real=0:00:02.0 mem=2258.0M) ***

*** Starting refinePlace (0:03:48 mem=2250.0M) ***
Total net bbox length = 2.087e+05 (1.051e+05 1.036e+05) (ext = 6.287e+04)
Move report: Detail placement moves 1009 insts, mean move: 3.41 um, max move: 42.78 um 
	Max move on inst (FE_OFC315_n_3523): (67.40, 170.62) --> (79.40, 201.40)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2253.1MB
Summary Report:
Instances move: 1009 (out of 9510 movable)
Instances flipped: 0
Mean displacement: 3.41 um
Max displacement: 42.78 um (Instance: FE_OFC315_n_3523) (67.4, 170.62) -> (79.4, 201.4)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 2.129e+05 (1.078e+05 1.051e+05) (ext = 6.286e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2253.1MB
*** Finished refinePlace (0:03:48 mem=2253.1M) ***
*** maximum move = 42.78 um ***
*** Finished re-routing un-routed nets (2250.1M) ***

*** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=2250.1M) ***
*** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:04.2/0:00:04.2 (1.0), totSession cpu/real = 0:03:48.7/0:15:24.2 (0.2), mem = 2167.0M
End: GigaOpt DRV Optimization

------------------------------------------------------------------
     Summary (cpu=0.07min real=0.07min mem=2167.0M)
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.416  |  2.491  |  1.416  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3396   |  3143   |  2037   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |     19 (117)     |   -0.299   |     19 (117)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 81.781%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:01:51, real = 0:01:51, mem = 1695.5M, totSessionCpu=0:03:49 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:49.4/0:15:24.8 (0.2), mem = 2224.4M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 81.78
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   81.78%|        -|   0.000|   0.000|   0:00:00.0| 2224.4M|
|   81.46%|      152|   0.000|   0.000|   0:00:07.0| 2295.3M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 81.46
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:07.8) (real = 0:00:07.0) **
*** AreaOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:07.8/0:00:07.8 (1.0), totSession cpu/real = 0:03:57.2/0:15:32.6 (0.3), mem = 2295.3M
End: Area Reclaim Optimization (cpu=0:00:08, real=0:00:07, mem=2171.20M, totSessionCpu=0:03:57).
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #4 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:57.4/0:15:32.8 (0.3), mem = 2228.4M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 81.46
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   81.46%|        -|   0.000|   0.000|   0:00:00.0| 2228.4M|
|   81.46%|        0|   0.000|   0.000|   0:00:00.0| 2228.4M|
|   81.40%|       13|   0.000|   0.000|   0:00:00.0| 2247.5M|
|   81.17%|       70|   0.000|   0.000|   0:00:01.0| 2252.0M|
|   81.17%|        0|   0.000|   0.000|   0:00:00.0| 2252.0M|
|   81.17%|        0|   0.000|   0.000|   0:00:00.0| 2252.0M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 81.17
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 106 skipped = 0, called in commitmove = 70, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:02.0) (real = 0:00:01.0) **
*** Starting refinePlace (0:03:59 mem=2252.0M) ***
Total net bbox length = 2.106e+05 (1.066e+05 1.040e+05) (ext = 6.285e+04)
Move report: Detail placement moves 408 insts, mean move: 3.05 um, max move: 20.41 um 
	Max move on inst (FE_OFC499_genblk1_pcpi_mul_rs1_31): (184.80, 182.59) --> (183.20, 163.78)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2255.1MB
Summary Report:
Instances move: 408 (out of 9402 movable)
Instances flipped: 0
Mean displacement: 3.05 um
Max displacement: 20.41 um (Instance: FE_OFC499_genblk1_pcpi_mul_rs1_31) (184.8, 182.59) -> (183.2, 163.78)
	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVX1
Total net bbox length = 2.119e+05 (1.073e+05 1.046e+05) (ext = 6.285e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2255.1MB
*** Finished refinePlace (0:04:00 mem=2255.1M) ***
*** maximum move = 20.41 um ***
*** Finished re-routing un-routed nets (2252.1M) ***

*** Finish Physical Update (cpu=0:00:00.6 real=0:00:01.0 mem=2252.1M) ***
*** AreaOpt #4 [finish] (place_opt_design #1) : cpu/real = 0:00:02.6/0:00:02.6 (1.0), totSession cpu/real = 0:04:00.0/0:15:35.4 (0.3), mem = 2252.1M
End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:02, mem=2171.01M, totSessionCpu=0:04:00).
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #4 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:00.1/0:15:35.5 (0.3), mem = 2171.0M
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    35|   192|    -0.36|     0|     0|     0.00|     0|     0|     0|     0|     1.72|     0.00|       0|       0|       0| 81.17%|          |         |
|     2|    96|    -0.36|     0|     0|     0.00|     0|     0|     0|     0|     1.75|     0.00|      37|       0|       7| 81.35%| 0:00:01.0|  2330.7M|
|     2|    96|    -0.36|     0|     0|     0.00|     0|     0|     0|     0|     1.75|     0.00|       0|       0|       0| 81.35%| 0:00:00.0|  2330.7M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 2 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     2 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=2330.7M) ***

*** DrvOpt #4 [finish] (place_opt_design #1) : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:04:01.5/0:15:36.9 (0.3), mem = 2172.6M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:04:02 mem=2172.6M) ***

Starting Small incrNP...

Move report: incrNP moves 1209 insts, mean move: 0.34 um, max move: 0.80 um 
	Max move on inst (FE_OFC537_n_2427): (81.00, 174.04) --> (81.80, 174.04)
Finished incrNP (cpu=0:00:00.3, real=0:00:00.0, mem=2177.3M)
End of Small incrNP (cpu=0:00:00.3, real=0:00:00.0)
Move report: Detail placement moves 2603 insts, mean move: 2.38 um, max move: 51.86 um 
	Max move on inst (FE_OFC510_n_3220): (63.60, 197.98) --> (105.20, 187.72)
	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2181.9MB
Summary Report:
Instances move: 3155 (out of 9439 movable)
Instances flipped: 0
Mean displacement: 2.02 um
Max displacement: 52.26 um (Instance: FE_OFC510_n_3220) (63.2, 197.98) -> (105.2, 187.72)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 2181.9MB
*** Finished refinePlace (0:04:03 mem=2181.9M) ***
Register exp ratio and priority group on 0 nets on 10453 nets : 

Active setup views:
 default_emulate_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'picorv32' of instances=9439 and nets=10626 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 2161.566M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2155.58)
Total number of fetched objects 10453
End delay calculation. (MEM=2182.79 CPU=0:00:01.9 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2182.79 CPU=0:00:02.3 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:02.9 real=0:00:03.0 totSessionCpu=0:04:07 mem=2182.8M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 3998 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 3998
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 10322 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 10322
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10322 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.726501e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)        12( 0.07%)   ( 0.07%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        12( 0.01%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.27 sec, Real: 0.27 sec, Curr Mem: 2190.79 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:09, real = 0:02:09, mem = 1704.9M, totSessionCpu=0:04:07 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.756  |  2.491  |  1.756  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3396   |  3143   |  2037   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      1 (81)      |   -0.299   |      1 (81)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 81.351%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:02:10, real = 0:02:13, mem = 1707.5M, totSessionCpu=0:04:08 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
Disable CTE adjustment.
**place_opt_design ... cpu = 0:02:39, real = 0:02:44, mem = 2054.2M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9025           2  No scan chain specified/traced.          
WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
WARNING   IMPOPT-665         296  %s : Net has unplaced terms or is connec...
*** Message Summary: 302 warning(s), 0 error(s)

*** place_opt_design #1 [finish] : cpu/real = 0:02:39.4/0:02:43.3 (1.0), totSession cpu/real = 0:04:08.1/0:15:45.9 (0.3), mem = 2054.2M
<CMD> report_power > innovus_power_step11.txt
env CDS_WORKAREA is set to /home/p/paschalk

Power Net Detected:
        Voltage	    Name
             0V	    VSS
           0.9V	    VDD
Using Power View: default_emulate_view.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1610.00MB/3541.03MB/1751.51MB)

Begin Processing Timing Window Data for Power Calculation

clk(100MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1610.64MB/3541.03MB/1751.51MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1610.71MB/3541.03MB/1751.51MB)

Begin Processing Signal Activity


Starting Levelizing
2024-Jan-18 22:35:25 (2024-Jan-18 20:35:25 GMT)
2024-Jan-18 22:35:25 (2024-Jan-18 20:35:25 GMT): 10%
2024-Jan-18 22:35:25 (2024-Jan-18 20:35:25 GMT): 20%
2024-Jan-18 22:35:25 (2024-Jan-18 20:35:25 GMT): 30%
2024-Jan-18 22:35:25 (2024-Jan-18 20:35:25 GMT): 40%
2024-Jan-18 22:35:25 (2024-Jan-18 20:35:25 GMT): 50%
2024-Jan-18 22:35:25 (2024-Jan-18 20:35:25 GMT): 60%
2024-Jan-18 22:35:25 (2024-Jan-18 20:35:25 GMT): 70%
2024-Jan-18 22:35:25 (2024-Jan-18 20:35:25 GMT): 80%
2024-Jan-18 22:35:25 (2024-Jan-18 20:35:25 GMT): 90%

Finished Levelizing
2024-Jan-18 22:35:25 (2024-Jan-18 20:35:25 GMT)

Starting Activity Propagation
2024-Jan-18 22:35:25 (2024-Jan-18 20:35:25 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2024-Jan-18 22:35:25 (2024-Jan-18 20:35:25 GMT): 10%
2024-Jan-18 22:35:25 (2024-Jan-18 20:35:25 GMT): 20%

Finished Activity Propagation
2024-Jan-18 22:35:26 (2024-Jan-18 20:35:26 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1611.03MB/3541.03MB/1751.51MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2024-Jan-18 22:35:26 (2024-Jan-18 20:35:26 GMT)
 ... Calculating switching power
2024-Jan-18 22:35:26 (2024-Jan-18 20:35:26 GMT): 10%
2024-Jan-18 22:35:26 (2024-Jan-18 20:35:26 GMT): 20%
2024-Jan-18 22:35:26 (2024-Jan-18 20:35:26 GMT): 30%
2024-Jan-18 22:35:26 (2024-Jan-18 20:35:26 GMT): 40%
2024-Jan-18 22:35:26 (2024-Jan-18 20:35:26 GMT): 50%
 ... Calculating internal and leakage power
2024-Jan-18 22:35:26 (2024-Jan-18 20:35:26 GMT): 60%
2024-Jan-18 22:35:26 (2024-Jan-18 20:35:26 GMT): 70%
2024-Jan-18 22:35:27 (2024-Jan-18 20:35:27 GMT): 80%
2024-Jan-18 22:35:27 (2024-Jan-18 20:35:27 GMT): 90%

Finished Calculating power
2024-Jan-18 22:35:27 (2024-Jan-18 20:35:27 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1611.55MB/3541.03MB/1751.51MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1611.55MB/3541.03MB/1751.51MB)

Ended Power Analysis: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=1611.61MB/3541.03MB/1751.51MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1611.62MB/3541.03MB/1751.51MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.35-s114_1 (64bit) 10/13/2022 12:11 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2024-Jan-18 22:35:27 (2024-Jan-18 20:35:27 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: picorv32
*
*	Liberty Libraries used:
*	        default_emulate_view: /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.68807438 	   76.0683%
Total Switching Power:       0.21580098 	   23.8573%
Total Leakage Power:         0.00067315 	    0.0744%
Total Power:                 0.90454851
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.4859      0.0494   0.0002715      0.5355       59.21
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                     0.2022      0.1664   0.0004016       0.369       40.79
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                             0.6881      0.2158   0.0006731      0.9045         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.6881      0.2158   0.0006731      0.9045         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: genblk1.pcpi_mul_mul_2366_47_g13449 (ADDFX1):         0.000747
*              Highest Leakage Power: genblk1.pcpi_mul_rs2_reg[9] (EDFFHQX8):         3.71e-07
*                Total Cap:      2.37374e-11 F
*                Total instances in design:  9439
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1614.97MB/3541.03MB/1751.51MB)

<CMD> report_timing > innovus_timing_step11.txt
<CMD> report_area > innovus_area_step11.txt
<CMD> setRouteMode -earlyGlobalMinRouteLayer 1 -earlyGlobalMaxRouteLayer 11 -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
<CMD> earlyGlobalRoute
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2064.34 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 4578 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 391626
[NR-eGR] #PG Blockages       : 4578
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 10322 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 10322
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10322 net(s) in layer range [1, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.726502e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)        12( 0.21%)         0( 0.00%)   ( 0.21%) 
[NR-eGR]  Metal2 ( 2)        14( 0.08%)         0( 0.00%)   ( 0.08%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        26( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)         14641  39209 
[NR-eGR]  Metal2   (2V)         62760  25697 
[NR-eGR]  Metal3   (3H)         60477   5635 
[NR-eGR]  Metal4   (4V)         30225   1474 
[NR-eGR]  Metal5   (5H)         11254    129 
[NR-eGR]  Metal6   (6V)          1848      0 
[NR-eGR]  Metal7   (7H)             0      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       181204  72144 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 210551um
[NR-eGR] Total length: 181204um, number of vias: 72144
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6295um, number of vias: 3921
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.77 sec, Real: 0.76 sec, Curr Mem: 2052.45 MB )
<CMD> reportCongestion -hotSpot
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
<CMD> add_ndr -width {Metal1 0.12 Metal2 0.16 Metal3 0.16 Metal4 0.16 Metal5 0.16 Metal6 0.16 Metal7 0.16 Metal8 0.16 Metal9 0.16 Metal10 0.44 Metal11 0.44 } -name NDR_13
invalid command name "reate_route_type"
<CMD> create_route_type -top_preferred_layer 9 -bottom_preferred_layer 5 -non_default_rule NDR_13 -name t_route -preferred_routing_layer_effort high
<CMD> set_ccopt_property -net_type trunk -route_type t_route
<CMD> set_ccopt_property target_skew 0.2
<CMD> set_ccopt_property target_max_trans 0.2
<CMD> create_route_type -top_preferred_layer 9 -bottom_preferred_layer 5 -name l_route -preferred_routing_layer_effort high
<CMD> set_ccopt_property -net_type leaf -route_type l_route
<CMD> set_ccopt_property target_skew 0.2
<CMD> set_ccopt_property target_max_trans 0.2
<CMD> create_ccopt_clock_tree_spec -file step14_1.spec
Creating clock tree spec for modes (timing configs): default_emulate_constraint_mode
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Wrote: step14_1.spec
<CMD> ccopt_design
#% Begin ccopt_design (date=01/18 22:46:23, mem=1586.1M)
Turning off fast DC mode.
*** ccopt_design #1 [begin] : totSession cpu/real = 0:05:02.7/0:27:10.3 (0.2), mem = 2045.4M
Runtime...
**INFO: User's settings:
setNanoRouteMode -droutePostRouteSpreadWire         1
setNanoRouteMode -droutePostRouteWidenWireRule      LEFSpecialRouteSpec
setNanoRouteMode -extractThirdPartyCompatible       false
setNanoRouteMode -grouteExpTdStdDelay               41.7
setNanoRouteMode -timingEngine                      {}
setDesignMode -process                              45
setExtractRCMode -coupling_c_th                     0.1
setExtractRCMode -engine                            preRoute
setExtractRCMode -relative_c_th                     1
setExtractRCMode -total_c_th                        0
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setDelayCalMode -socv_accuracy_mode                 low
setOptMode -activeHoldViews                         { default_emulate_view }
setOptMode -activeSetupViews                        { default_emulate_view }
setOptMode -allEndPoints                            true
setOptMode -autoSetupViews                          { default_emulate_view}
setOptMode -autoTDGRSetupViews                      { default_emulate_view}
setOptMode -drcMargin                               0
setOptMode -effort                                  high
setOptMode -fixDrc                                  true
setOptMode -holdTargetSlack                         0
setOptMode -leakageToDynamicRatio                   1
setOptMode -maxDensity                              0.95
setOptMode -optimizeFF                              true
setOptMode -powerEffort                             none
setOptMode -preserveAllSequential                   true
setOptMode -reclaimArea                             true
setOptMode -setupTargetSlack                        0
setOptMode -simplifyNetlist                         true
setOptMode -usefulSkew                              true
setPlaceMode -place_detail_check_route              false
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  false
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         false
setPlaceMode -place_global_cong_effort              high
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            false
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
setRouteMode -earlyGlobalMaxRouteLayer              11
setRouteMode -earlyGlobalMinRouteLayer              1
setRouteMode -earlyGlobalRoutePartitionPinGuide     true

(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): default_emulate_constraint_mode
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk...
  clock_tree clk contains 1961 sinks and 0 clock gates.
Extracting original clock gating for clk done.
The skew group clk/default_emulate_constraint_mode was created. It contains 1961 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=2049.5M, init mem=2049.5M)
*info: Placed = 9439          
*info: Unplaced = 0           
Placement Density:81.35%(31771/39055)
Placement Density (including fixed std cells):81.35%(31771/39055)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=2049.5M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.1 real=0:00:00.1)
Innovus will update I/O latencies
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.1 real=0:00:00.1)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.1 real=0:00:00.1)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
*** CTS #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:05:03.6/0:27:11.2 (0.2), mem = 2086.1M
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 1961 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 1961 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2082.09 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 4578 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 391626
[NR-eGR] #PG Blockages       : 4578
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 10322 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 10322
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10322 net(s) in layer range [1, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.726502e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)        12( 0.21%)         0( 0.00%)   ( 0.21%) 
[NR-eGR]  Metal2 ( 2)        14( 0.08%)         0( 0.00%)   ( 0.08%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        26( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)         14641  39209 
[NR-eGR]  Metal2   (2V)         62760  25697 
[NR-eGR]  Metal3   (3H)         60477   5635 
[NR-eGR]  Metal4   (4V)         30225   1474 
[NR-eGR]  Metal5   (5H)         11254    129 
[NR-eGR]  Metal6   (6V)          1848      0 
[NR-eGR]  Metal7   (7H)             0      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       181204  72144 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 210551um
[NR-eGR] Total length: 181204um, number of vias: 72144
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 6295um, number of vias: 3921
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.72 sec, Real: 0.74 sec, Curr Mem: 2086.71 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.8 real=0:00:00.8)
Legalization setup...
Using cell based legalization.
Initializing placement interface...
  Use check_library -place or consult logv if problems occur.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
Initializing placement interface done.
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - Initializing placement interface...
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Legalization setup done. (took cpu=0:00:00.2 real=0:00:00.2)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates is set for at least one object
    cts_merge_clock_logic is set for at least one object
    route_type is set for at least one object
    source_driver is set for at least one object
    target_max_trans is set for at least one object
    target_max_trans_sdc is set for at least one object
    target_skew is set for at least one object
  No private non-default CCOpt properties
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Route type trimming info:
  The following route types were modified by the autotrimmer:
    l_route (Metal5-Metal9) was replaced by l_route_ccopt_autotrimmed (Metal5-Metal7);
      Layer Metal8 is trimmed off because its RC characteristic is very different from its adjacent layers.
      Layer Metal9 is trimmed off because its RC characteristic is not good
    t_route (Metal5-Metal9) was replaced by t_route_ccopt_autotrimmed (Metal5-Metal7);
      Layer Metal8 is trimmed off because its RC characteristic is very different from its adjacent layers.
      Layer Metal9 is trimmed off because its RC characteristic is not good
  To disable this behavior, either reduce the range of allowed layers or set the property "route_type_autotrim" to false.
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): l_route_ccopt_autotrimmed (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
    route_type (trunk): t_route_ccopt_autotrimmed (default: default)
    source_driver: BUFX2/A BUFX2/Y (default: )
  No private non-default CCOpt properties
For power domain auto-default:
  Buffers:     {CLKBUFX4 CLKBUFX3 CLKBUFX2 BUFX2}
  Inverters:   {INVX3 INVX2 INVX1 INVXL}
  Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
  Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 39054.690um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: t_route_ccopt_autotrimmed; Top/bottom preferred layer name: Metal7/Metal5; 
  Non-default rule name: NDR_13; Unshielded; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: l_route_ccopt_autotrimmed; Top/bottom preferred layer name: Metal7/Metal5; 
  Unshielded; Mask Constraint: 0; Source: route_type.
For timing_corner default_emulate_delay_corner:both, late and power domain auto-default:
  Slew time target (leaf):    0.200ns
  Slew time target (trunk):   0.200ns
  Slew time target (top):     0.200ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.142ns
  Buffer max distance: 145.485um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CLKBUFX4, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=145.485um, saturatedSlew=0.145ns, speed=721.294um per ns, cellArea=16.455um^2 per 1000um}
  Inverter  : {lib_cell:INVX3, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=94.992um, saturatedSlew=0.141ns, speed=723.197um per ns, cellArea=14.401um^2 per 1000um}
  Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=631.652um, saturatedSlew=0.147ns, speed=1570.102um per ns, cellArea=23.823um^2 per 1000um}
  Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=632.069um, saturatedSlew=0.147ns, speed=1571.529um per ns, cellArea=21.643um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/default_emulate_constraint_mode:
  Sources:                     pin clk
  Total number of sinks:       1961
  Delay constrained sinks:     1961
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner default_emulate_delay_corner:both.late:
  Skew target:                 0.200ns
Primary reporting skew groups are:
skew_group clk/default_emulate_constraint_mode with 1961 clock sinks

Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
  sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
  misc counts      : r=1, pp=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
No dont_touch hpins found in the clock network.
Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration done. (took cpu=0:00:01.2 real=0:00:01.6)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
  Removing clock DAG drivers
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:02.2 real=0:00:02.6)
Synthesizing clock trees...
  Preparing To Balance...
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Merging duplicate clock dag driver clones in DAG...
    Merging duplicate clock dag driver clones in DAG done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Applying movement limits...
  Applying movement limits done.
  Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.1)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Computing optimal clock node locations...
    : ...20% ...40% ...60% ...80% ...100% 
    Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering bottom-up starting from leaves...
      Clustering clock_tree clk...
          Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
          Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
      Clustering clock_tree clk done.
    Clustering bottom-up starting from leaves done.
    Rebuilding the clock tree after clustering...
    Rebuilding the clock tree after clustering done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=93.366um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=93.366um^2
      hp wire lengths  : top=0.000um, trunk=451.790um, leaf=2245.955um, total=2697.745um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: CLKBUFX4: 39 
    Bottom-up phase done. (took cpu=0:00:01.4 real=0:00:01.4)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
*** Starting refinePlace (0:05:07 mem=2090.7M) ***
Total net bbox length = 2.131e+05 (1.067e+05 1.064e+05) (ext = 6.288e+04)
Move report: Detail placement moves 583 insts, mean move: 1.21 um, max move: 17.40 um 
	Max move on inst (g186999): (83.20, 186.01) --> (100.60, 186.01)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 2109.7MB
Summary Report:
Instances move: 583 (out of 9478 movable)
Instances flipped: 0
Mean displacement: 1.21 um
Max displacement: 17.40 um (Instance: g186999) (83.2, 186.01) -> (100.6, 186.01)
	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: NAND3X1
Total net bbox length = 2.136e+05 (1.070e+05 1.065e+05) (ext = 6.288e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 2109.7MB
*** Finished refinePlace (0:05:08 mem=2109.7M) ***
    ClockRefiner summary
    All clock instances: Moved 195, flipped 53 and cell swapped 0 (out of a total of 2000).
    The largest move was 4.11 um for cpuregs_reg[19][0].
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.6 real=0:00:00.6)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
    Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
      (empty table)
    --------------------------------
    
    
    Clock tree legalization - There are no Movements:
    =================================================
    
    ---------------------------------------------
    Movement (um)    Desired     Achieved    Node
                     location    location    
    ---------------------------------------------
      (empty table)
    ---------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:00.9 real=0:00:00.9)
    Clock DAG stats after 'Clustering':
      cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=93.366um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=93.366um^2
      cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.061pF, leaf=0.534pF, total=0.594pF
      wire lengths     : top=0.000um, trunk=913.843um, leaf=6415.803um, total=7329.646um
      hp wire lengths  : top=0.000um, trunk=451.990um, leaf=2254.545um, total=2706.535um
    Clock DAG net violations after 'Clustering': none
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.200ns count=4 avg=0.158ns sd=0.015ns min=0.147ns max=0.179ns {0 <= 0.120ns, 3 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=36 avg=0.180ns sd=0.011ns min=0.161ns max=0.198ns {0 <= 0.120ns, 0 <= 0.160ns, 19 <= 0.180ns, 7 <= 0.190ns, 10 <= 0.200ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: CLKBUFX4: 39 
    Primary reporting skew groups after 'Clustering':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.397, max=0.419, avg=0.410, sd=0.005], skew [0.022 vs 0.200], 100% {0.397, 0.419} (wid=0.005 ws=0.004) (gid=0.416 gs=0.021)
    Skew group summary after 'Clustering':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.397, max=0.419, avg=0.410, sd=0.005], skew [0.022 vs 0.200], 100% {0.397, 0.419} (wid=0.005 ws=0.004) (gid=0.416 gs=0.021)
    Legalizer API calls during this step: 590 succeeded with high effort: 590 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:02.3 real=0:00:02.4)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:        40 (unrouted=40, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 10625 (unrouted=304, trialRouted=10321, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=190, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 40 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 40 nets for routing of which 40 have one or more fixed wires.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
(ccopt eGR): Start to route 40 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 5698 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 5698
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 10361 nets ( ignored 10321 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 40 clock nets ( 4 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: NDR_13  Nets: 4
[NR-eGR] Rule id: 1  Nets: 36
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 4 net(s) in layer range [5, 7]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.114300e+02um
[NR-eGR] Layer group 2: route 36 net(s) in layer range [5, 7]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.957990e+03um
[NR-eGR] Create a new net group with 7 nets and layer range [5, 9]
[NR-eGR] Layer group 3: route 7 net(s) in layer range [5, 9]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 8.115660e+03um
[NR-eGR] Create a new net group with 7 nets and layer range [5, 11]
[NR-eGR] Layer group 4: route 7 net(s) in layer range [5, 11]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 9.268200e+03um
[NR-eGR] Create a new net group with 7 nets and layer range [3, 11]
[NR-eGR] Layer group 5: route 7 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.159722e+04um
[NR-eGR] Create a new net group with 3 nets and layer range [2, 11]
[NR-eGR] Layer group 6: route 3 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 1.259244e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)         13642  38883 
[NR-eGR]  Metal2   (2V)         61636  26742 
[NR-eGR]  Metal3   (3H)         59876   6545 
[NR-eGR]  Metal4   (4V)         30653   2338 
[NR-eGR]  Metal5   (5H)         13127    805 
[NR-eGR]  Metal6   (6V)          3346      0 
[NR-eGR]  Metal7   (7H)             0      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       182281  75313 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 213553um
[NR-eGR] Total length: 182281um, number of vias: 75313
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7372um, number of vias: 7090
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0  2039 
[NR-eGR]  Metal2   (2V)          2064  2587 
[NR-eGR]  Metal3   (3H)          1506   924 
[NR-eGR]  Metal4   (4V)           430   864 
[NR-eGR]  Metal5   (5H)          1874   676 
[NR-eGR]  Metal6   (6V)          1498     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         7372  7090 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 2899um
[NR-eGR] Total length: 7372um, number of vias: 7090
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 7372um, number of vias: 7090
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.30 sec, Real: 0.31 sec, Curr Mem: 2107.02 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
      Early Global Route - eGR only step done. (took cpu=0:00:00.4 real=0:00:00.4)
    Routing using eGR only done.
Net route status summary:
  Clock:        40 (unrouted=0, trialRouted=0, noStatus=0, routed=40, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 10625 (unrouted=304, trialRouted=10321, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=190, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
*** IncrReplace #1 [begin] (CTS #1 / ccopt_design #1) : totSession cpu/real = 0:05:08.7/0:27:16.8 (0.2), mem = 2107.0M
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 4578 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 392679
[NR-eGR] #PG Blockages       : 4578
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 40  Num Prerouted Wires = 9503
[NR-eGR] Read 10361 nets ( ignored 40 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 1  Nets: 10321
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10321 net(s) in layer range [1, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.673184e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)        13( 0.23%)         0( 0.00%)   ( 0.23%) 
[NR-eGR]  Metal2 ( 2)        11( 0.06%)         0( 0.00%)   ( 0.06%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        24( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.44 seconds, mem = 2128.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)         13560  38860 
[NR-eGR]  Metal2   (2V)         61928  26978 
[NR-eGR]  Metal3   (3H)         59974   6531 
[NR-eGR]  Metal4   (4V)         30311   2347 
[NR-eGR]  Metal5   (5H)         13364    809 
[NR-eGR]  Metal6   (6V)          3537      0 
[NR-eGR]  Metal7   (7H)             0      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       182674  75525 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 213553um
[NR-eGR] Total length: 182674um, number of vias: 75525
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.28 seconds, mem = 2113.6M
Tdgp not successfully inited but do clear! skip clearing
End of congRepair (cpu=0:00:00.7, real=0:00:00.0)
*** IncrReplace #1 [finish] (CTS #1 / ccopt_design #1) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:05:09.5/0:27:17.5 (0.2), mem = 2113.6M
    Congestion Repair done. (took cpu=0:00:00.7 real=0:00:00.7)
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:01.3 real=0:00:01.3)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'picorv32' of instances=9478 and nets=10665 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2113.641M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
    sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
    misc counts      : r=1, pp=0
    cell areas       : b=93.366um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=93.366um^2
    cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
    sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.539pF, total=0.601pF
    wire lengths     : top=0.000um, trunk=913.843um, leaf=6415.803um, total=7329.646um
    hp wire lengths  : top=0.000um, trunk=451.990um, leaf=2254.545um, total=2706.535um
  Clock DAG net violations after clustering cong repair call: none
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.200ns count=4 avg=0.162ns sd=0.017ns min=0.149ns max=0.185ns {0 <= 0.120ns, 2 <= 0.160ns, 1 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
    Leaf  : target=0.200ns count=36 avg=0.181ns sd=0.011ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 18 <= 0.180ns, 8 <= 0.190ns, 10 <= 0.200ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: CLKBUFX4: 39 
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.403, max=0.425, avg=0.416, sd=0.005], skew [0.022 vs 0.200], 100% {0.403, 0.425} (wid=0.005 ws=0.004) (gid=0.422 gs=0.021)
  Skew group summary after clustering cong repair call:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.403, max=0.425, avg=0.416, sd=0.005], skew [0.022 vs 0.200], 100% {0.403, 0.425} (wid=0.005 ws=0.004) (gid=0.422 gs=0.021)
  CongRepair After Initial Clustering done. (took cpu=0:00:01.6 real=0:00:01.7)
  Stage::Clustering done. (took cpu=0:00:04.0 real=0:00:04.0)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=93.366um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=93.366um^2
      cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.539pF, total=0.601pF
      wire lengths     : top=0.000um, trunk=913.843um, leaf=6415.803um, total=7329.646um
      hp wire lengths  : top=0.000um, trunk=451.990um, leaf=2254.545um, total=2706.535um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.200ns count=4 avg=0.162ns sd=0.017ns min=0.149ns max=0.185ns {0 <= 0.120ns, 2 <= 0.160ns, 1 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=36 avg=0.181ns sd=0.011ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 18 <= 0.180ns, 8 <= 0.190ns, 10 <= 0.200ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: CLKBUFX4: 39 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.403, max=0.425], skew [0.022 vs 0.200]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.403, max=0.425], skew [0.022 vs 0.200]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=93.366um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=93.366um^2
      cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.539pF, total=0.601pF
      wire lengths     : top=0.000um, trunk=913.843um, leaf=6415.803um, total=7329.646um
      hp wire lengths  : top=0.000um, trunk=451.990um, leaf=2254.545um, total=2706.535um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.200ns count=4 avg=0.162ns sd=0.017ns min=0.149ns max=0.185ns {0 <= 0.120ns, 2 <= 0.160ns, 1 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=36 avg=0.181ns sd=0.011ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 18 <= 0.180ns, 8 <= 0.190ns, 10 <= 0.200ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: CLKBUFX4: 39 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.403, max=0.425, avg=0.416, sd=0.005], skew [0.022 vs 0.200], 100% {0.403, 0.425} (wid=0.005 ws=0.004) (gid=0.422 gs=0.021)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.403, max=0.425, avg=0.416, sd=0.005], skew [0.022 vs 0.200], 100% {0.403, 0.425} (wid=0.005 ws=0.004) (gid=0.422 gs=0.021)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::DRV Fixing done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=93.366um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=93.366um^2
      cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.539pF, total=0.601pF
      wire lengths     : top=0.000um, trunk=913.843um, leaf=6415.803um, total=7329.646um
      hp wire lengths  : top=0.000um, trunk=451.990um, leaf=2254.545um, total=2706.535um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.200ns count=4 avg=0.162ns sd=0.017ns min=0.149ns max=0.185ns {0 <= 0.120ns, 2 <= 0.160ns, 1 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=36 avg=0.181ns sd=0.011ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 18 <= 0.180ns, 8 <= 0.190ns, 10 <= 0.200ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: CLKBUFX4: 39 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.403, max=0.425], skew [0.022 vs 0.200]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.403, max=0.425], skew [0.022 vs 0.200]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=93.366um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=93.366um^2
      cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.539pF, total=0.601pF
      wire lengths     : top=0.000um, trunk=913.843um, leaf=6415.803um, total=7329.646um
      hp wire lengths  : top=0.000um, trunk=451.990um, leaf=2254.545um, total=2706.535um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.200ns count=4 avg=0.162ns sd=0.017ns min=0.149ns max=0.185ns {0 <= 0.120ns, 2 <= 0.160ns, 1 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=36 avg=0.181ns sd=0.011ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 18 <= 0.180ns, 8 <= 0.190ns, 10 <= 0.200ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: CLKBUFX4: 39 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.403, max=0.425], skew [0.022 vs 0.200]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.403, max=0.425], skew [0.022 vs 0.200]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=93.366um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=93.366um^2
      cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.539pF, total=0.601pF
      wire lengths     : top=0.000um, trunk=913.843um, leaf=6415.803um, total=7329.646um
      hp wire lengths  : top=0.000um, trunk=451.990um, leaf=2254.545um, total=2706.535um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.200ns count=4 avg=0.162ns sd=0.017ns min=0.149ns max=0.185ns {0 <= 0.120ns, 2 <= 0.160ns, 1 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=36 avg=0.181ns sd=0.011ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 18 <= 0.180ns, 8 <= 0.190ns, 10 <= 0.200ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: CLKBUFX4: 39 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.403, max=0.425], skew [0.022 vs 0.200]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.403, max=0.425], skew [0.022 vs 0.200]
    Legalizer API calls during this step: 4 succeeded with high effort: 4 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=93.366um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=93.366um^2
      cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.539pF, total=0.601pF
      wire lengths     : top=0.000um, trunk=913.843um, leaf=6415.803um, total=7329.646um
      hp wire lengths  : top=0.000um, trunk=451.990um, leaf=2254.545um, total=2706.535um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.200ns count=4 avg=0.162ns sd=0.017ns min=0.149ns max=0.185ns {0 <= 0.120ns, 2 <= 0.160ns, 1 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=36 avg=0.181ns sd=0.011ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 18 <= 0.180ns, 8 <= 0.190ns, 10 <= 0.200ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: CLKBUFX4: 39 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.403, max=0.425], skew [0.022 vs 0.200]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.403, max=0.425], skew [0.022 vs 0.200]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=93.366um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=93.366um^2
      cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.539pF, total=0.601pF
      wire lengths     : top=0.000um, trunk=911.224um, leaf=6414.438um, total=7325.662um
      hp wire lengths  : top=0.000um, trunk=478.390um, leaf=2254.545um, total=2732.935um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.200ns count=4 avg=0.158ns sd=0.011ns min=0.149ns max=0.172ns {0 <= 0.120ns, 2 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=36 avg=0.181ns sd=0.011ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 18 <= 0.180ns, 8 <= 0.190ns, 10 <= 0.200ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: CLKBUFX4: 39 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.393, max=0.422, avg=0.408, sd=0.007], skew [0.030 vs 0.200], 100% {0.393, 0.422} (wid=0.005 ws=0.004) (gid=0.417 gs=0.027)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.393, max=0.422, avg=0.408, sd=0.007], skew [0.030 vs 0.200], 100% {0.393, 0.422} (wid=0.005 ws=0.004) (gid=0.417 gs=0.027)
    Legalizer API calls during this step: 88 succeeded with high effort: 88 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:01.4 real=0:00:01.4)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:01.5 real=0:00:01.5)
  CCOpt::Phase::Construction done. (took cpu=0:00:05.6 real=0:00:05.6)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=93.366um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=93.366um^2
      cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.539pF, total=0.601pF
      wire lengths     : top=0.000um, trunk=911.224um, leaf=6414.438um, total=7325.662um
      hp wire lengths  : top=0.000um, trunk=478.390um, leaf=2254.545um, total=2732.935um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.200ns count=4 avg=0.158ns sd=0.011ns min=0.149ns max=0.172ns {0 <= 0.120ns, 2 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=36 avg=0.181ns sd=0.011ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 18 <= 0.180ns, 8 <= 0.190ns, 10 <= 0.200ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: CLKBUFX4: 39 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.393, max=0.422], skew [0.030 vs 0.200]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.393, max=0.422], skew [0.030 vs 0.200]
    Legalizer API calls during this step: 7 succeeded with high effort: 7 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reducing clock tree power 1...
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after reducing clock tree power 1 iteration 1:
      cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=92.682um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=92.682um^2
      cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.539pF, total=0.601pF
      wire lengths     : top=0.000um, trunk=911.249um, leaf=6414.438um, total=7325.687um
      hp wire lengths  : top=0.000um, trunk=478.390um, leaf=2254.545um, total=2732.935um
    Clock DAG net violations after reducing clock tree power 1 iteration 1: none
    Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
      Trunk : target=0.200ns count=4 avg=0.177ns sd=0.011ns min=0.164ns max=0.187ns {0 <= 0.120ns, 0 <= 0.160ns, 2 <= 0.180ns, 2 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=36 avg=0.181ns sd=0.011ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 17 <= 0.180ns, 9 <= 0.190ns, 10 <= 0.200ns}
    Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
       Bufs: CLKBUFX4: 37 CLKBUFX3: 2 
    Primary reporting skew groups after reducing clock tree power 1 iteration 1:
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.409, max=0.433], skew [0.024 vs 0.200]
    Skew group summary after reducing clock tree power 1 iteration 1:
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.409, max=0.433], skew [0.024 vs 0.200]
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=92.682um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=92.682um^2
      cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.539pF, total=0.601pF
      wire lengths     : top=0.000um, trunk=911.249um, leaf=6414.438um, total=7325.687um
      hp wire lengths  : top=0.000um, trunk=478.390um, leaf=2254.545um, total=2732.935um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.200ns count=4 avg=0.177ns sd=0.011ns min=0.164ns max=0.187ns {0 <= 0.120ns, 0 <= 0.160ns, 2 <= 0.180ns, 2 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=36 avg=0.181ns sd=0.011ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 17 <= 0.180ns, 9 <= 0.190ns, 10 <= 0.200ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: CLKBUFX4: 37 CLKBUFX3: 2 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.409, max=0.433], skew [0.024 vs 0.200]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.409, max=0.433], skew [0.024 vs 0.200]
    Legalizer API calls during this step: 158 succeeded with high effort: 158 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.4 real=0:00:00.4)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=92.682um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=92.682um^2
      cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.539pF, total=0.601pF
      wire lengths     : top=0.000um, trunk=911.249um, leaf=6414.438um, total=7325.687um
      hp wire lengths  : top=0.000um, trunk=478.390um, leaf=2254.545um, total=2732.935um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.200ns count=4 avg=0.177ns sd=0.011ns min=0.164ns max=0.187ns {0 <= 0.120ns, 0 <= 0.160ns, 2 <= 0.180ns, 2 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=36 avg=0.181ns sd=0.011ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 17 <= 0.180ns, 9 <= 0.190ns, 10 <= 0.200ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: CLKBUFX4: 37 CLKBUFX3: 2 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.409, max=0.433, avg=0.423, sd=0.007], skew [0.024 vs 0.200], 100% {0.409, 0.433} (wid=0.005 ws=0.004) (gid=0.430 gs=0.023)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.409, max=0.433, avg=0.423, sd=0.007], skew [0.024 vs 0.200], 100% {0.409, 0.433} (wid=0.005 ws=0.004) (gid=0.430 gs=0.023)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Reducing Power done. (took cpu=0:00:00.5 real=0:00:00.5)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 41 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
          sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
          misc counts      : r=1, pp=0
          cell areas       : b=92.682um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=92.682um^2
          cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
          sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.539pF, total=0.601pF
          wire lengths     : top=0.000um, trunk=911.249um, leaf=6414.438um, total=7325.687um
          hp wire lengths  : top=0.000um, trunk=478.390um, leaf=2254.545um, total=2732.935um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.200ns count=4 avg=0.177ns sd=0.011ns min=0.164ns max=0.187ns {0 <= 0.120ns, 0 <= 0.160ns, 2 <= 0.180ns, 2 <= 0.190ns, 0 <= 0.200ns}
          Leaf  : target=0.200ns count=36 avg=0.181ns sd=0.011ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 17 <= 0.180ns, 9 <= 0.190ns, 10 <= 0.200ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: CLKBUFX4: 37 CLKBUFX3: 2 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
          sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
          misc counts      : r=1, pp=0
          cell areas       : b=92.682um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=92.682um^2
          cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
          sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.539pF, total=0.601pF
          wire lengths     : top=0.000um, trunk=911.249um, leaf=6414.438um, total=7325.687um
          hp wire lengths  : top=0.000um, trunk=478.390um, leaf=2254.545um, total=2732.935um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.200ns count=4 avg=0.177ns sd=0.011ns min=0.164ns max=0.187ns {0 <= 0.120ns, 0 <= 0.160ns, 2 <= 0.180ns, 2 <= 0.190ns, 0 <= 0.200ns}
          Leaf  : target=0.200ns count=36 avg=0.181ns sd=0.011ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 17 <= 0.180ns, 9 <= 0.190ns, 10 <= 0.200ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: CLKBUFX4: 37 CLKBUFX3: 2 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:00.2 real=0:00:00.2)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
          sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
          misc counts      : r=1, pp=0
          cell areas       : b=92.682um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=92.682um^2
          cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
          sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.539pF, total=0.601pF
          wire lengths     : top=0.000um, trunk=911.249um, leaf=6414.438um, total=7325.687um
          hp wire lengths  : top=0.000um, trunk=478.390um, leaf=2254.545um, total=2732.935um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.200ns count=4 avg=0.177ns sd=0.011ns min=0.164ns max=0.187ns {0 <= 0.120ns, 0 <= 0.160ns, 2 <= 0.180ns, 2 <= 0.190ns, 0 <= 0.200ns}
          Leaf  : target=0.200ns count=36 avg=0.181ns sd=0.011ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 17 <= 0.180ns, 9 <= 0.190ns, 10 <= 0.200ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUFX4: 37 CLKBUFX3: 2 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=92.682um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=92.682um^2
      cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.539pF, total=0.601pF
      wire lengths     : top=0.000um, trunk=911.249um, leaf=6414.438um, total=7325.687um
      hp wire lengths  : top=0.000um, trunk=478.390um, leaf=2254.545um, total=2732.935um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.200ns count=4 avg=0.177ns sd=0.011ns min=0.164ns max=0.187ns {0 <= 0.120ns, 0 <= 0.160ns, 2 <= 0.180ns, 2 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=36 avg=0.181ns sd=0.011ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 17 <= 0.180ns, 9 <= 0.190ns, 10 <= 0.200ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: CLKBUFX4: 37 CLKBUFX3: 2 
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:00.4 real=0:00:00.4)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
    sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
    misc counts      : r=1, pp=0
    cell areas       : b=92.682um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=92.682um^2
    cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
    sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.539pF, total=0.601pF
    wire lengths     : top=0.000um, trunk=911.249um, leaf=6414.438um, total=7325.687um
    hp wire lengths  : top=0.000um, trunk=478.390um, leaf=2254.545um, total=2732.935um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.200ns count=4 avg=0.177ns sd=0.011ns min=0.164ns max=0.187ns {0 <= 0.120ns, 0 <= 0.160ns, 2 <= 0.180ns, 2 <= 0.190ns, 0 <= 0.200ns}
    Leaf  : target=0.200ns count=36 avg=0.181ns sd=0.011ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 17 <= 0.180ns, 9 <= 0.190ns, 10 <= 0.200ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: CLKBUFX4: 37 CLKBUFX3: 2 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.409, max=0.433], skew [0.024 vs 0.200]
  Skew group summary after Approximately balancing fragments:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.409, max=0.433], skew [0.024 vs 0.200]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=92.682um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=92.682um^2
      cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.539pF, total=0.601pF
      wire lengths     : top=0.000um, trunk=911.249um, leaf=6414.438um, total=7325.687um
      hp wire lengths  : top=0.000um, trunk=478.390um, leaf=2254.545um, total=2732.935um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.200ns count=4 avg=0.177ns sd=0.011ns min=0.164ns max=0.187ns {0 <= 0.120ns, 0 <= 0.160ns, 2 <= 0.180ns, 2 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=36 avg=0.181ns sd=0.011ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 17 <= 0.180ns, 9 <= 0.190ns, 10 <= 0.200ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: CLKBUFX4: 37 CLKBUFX3: 2 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.409, max=0.433], skew [0.024 vs 0.200]
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.409, max=0.433], skew [0.024 vs 0.200]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
          sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
          misc counts      : r=1, pp=0
          cell areas       : b=92.682um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=92.682um^2
          cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
          sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.539pF, total=0.601pF
          wire lengths     : top=0.000um, trunk=911.249um, leaf=6414.438um, total=7325.687um
          hp wire lengths  : top=0.000um, trunk=478.390um, leaf=2254.545um, total=2732.935um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.200ns count=4 avg=0.177ns sd=0.011ns min=0.164ns max=0.187ns {0 <= 0.120ns, 0 <= 0.160ns, 2 <= 0.180ns, 2 <= 0.190ns, 0 <= 0.200ns}
          Leaf  : target=0.200ns count=36 avg=0.181ns sd=0.011ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 17 <= 0.180ns, 9 <= 0.190ns, 10 <= 0.200ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: CLKBUFX4: 37 CLKBUFX3: 2 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=92.682um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=92.682um^2
      cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.539pF, total=0.601pF
      wire lengths     : top=0.000um, trunk=911.249um, leaf=6414.438um, total=7325.687um
      hp wire lengths  : top=0.000um, trunk=478.390um, leaf=2254.545um, total=2732.935um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.200ns count=4 avg=0.177ns sd=0.011ns min=0.164ns max=0.187ns {0 <= 0.120ns, 0 <= 0.160ns, 2 <= 0.180ns, 2 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=36 avg=0.181ns sd=0.011ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 17 <= 0.180ns, 9 <= 0.190ns, 10 <= 0.200ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: CLKBUFX4: 37 CLKBUFX3: 2 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.409, max=0.433], skew [0.024 vs 0.200]
    Skew group summary after 'Approximately balancing step':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.409, max=0.433], skew [0.024 vs 0.200]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.1 real=0:00:00.1)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=92.682um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=92.682um^2
      cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.539pF, total=0.601pF
      wire lengths     : top=0.000um, trunk=911.249um, leaf=6414.438um, total=7325.687um
      hp wire lengths  : top=0.000um, trunk=478.390um, leaf=2254.545um, total=2732.935um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.200ns count=4 avg=0.177ns sd=0.011ns min=0.164ns max=0.187ns {0 <= 0.120ns, 0 <= 0.160ns, 2 <= 0.180ns, 2 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=36 avg=0.181ns sd=0.011ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 17 <= 0.180ns, 9 <= 0.190ns, 10 <= 0.200ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: CLKBUFX4: 37 CLKBUFX3: 2 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.409, max=0.433], skew [0.024 vs 0.200]
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.409, max=0.433], skew [0.024 vs 0.200]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=92.682um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=92.682um^2
      cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.539pF, total=0.601pF
      wire lengths     : top=0.000um, trunk=911.249um, leaf=6414.438um, total=7325.687um
      hp wire lengths  : top=0.000um, trunk=478.390um, leaf=2254.545um, total=2732.935um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.200ns count=4 avg=0.177ns sd=0.011ns min=0.164ns max=0.187ns {0 <= 0.120ns, 0 <= 0.160ns, 2 <= 0.180ns, 2 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=36 avg=0.181ns sd=0.011ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 17 <= 0.180ns, 9 <= 0.190ns, 10 <= 0.200ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: CLKBUFX4: 37 CLKBUFX3: 2 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.409, max=0.433, avg=0.423, sd=0.007], skew [0.024 vs 0.200], 100% {0.409, 0.433} (wid=0.005 ws=0.004) (gid=0.430 gs=0.023)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.409, max=0.433, avg=0.423, sd=0.007], skew [0.024 vs 0.200], 100% {0.409, 0.433} (wid=0.005 ws=0.004) (gid=0.430 gs=0.023)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing done. (took cpu=0:00:00.7 real=0:00:00.7)
  Stage::Polishing...
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats before polishing:
    cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
    sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
    misc counts      : r=1, pp=0
    cell areas       : b=92.682um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=92.682um^2
    cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
    sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.539pF, total=0.601pF
    wire lengths     : top=0.000um, trunk=911.249um, leaf=6414.438um, total=7325.687um
    hp wire lengths  : top=0.000um, trunk=478.390um, leaf=2254.545um, total=2732.935um
  Clock DAG net violations before polishing: none
  Clock DAG primary half-corner transition distribution before polishing:
    Trunk : target=0.200ns count=4 avg=0.177ns sd=0.011ns min=0.164ns max=0.187ns {0 <= 0.120ns, 0 <= 0.160ns, 2 <= 0.180ns, 2 <= 0.190ns, 0 <= 0.200ns}
    Leaf  : target=0.200ns count=36 avg=0.181ns sd=0.011ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 17 <= 0.180ns, 9 <= 0.190ns, 10 <= 0.200ns}
  Clock DAG library cell distribution before polishing {count}:
     Bufs: CLKBUFX4: 37 CLKBUFX3: 2 
  Primary reporting skew groups before polishing:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.411, max=0.434], skew [0.023 vs 0.200]
  Skew group summary before polishing:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.411, max=0.434], skew [0.023 vs 0.200]
  Merging balancing drivers for power...
    Tried: 41 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=92.682um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=92.682um^2
      cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.539pF, total=0.601pF
      wire lengths     : top=0.000um, trunk=911.249um, leaf=6414.438um, total=7325.687um
      hp wire lengths  : top=0.000um, trunk=478.390um, leaf=2254.545um, total=2732.935um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.200ns count=4 avg=0.177ns sd=0.011ns min=0.164ns max=0.187ns {0 <= 0.120ns, 0 <= 0.160ns, 2 <= 0.180ns, 2 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=36 avg=0.181ns sd=0.011ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 17 <= 0.180ns, 9 <= 0.190ns, 10 <= 0.200ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: CLKBUFX4: 37 CLKBUFX3: 2 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.411, max=0.434], skew [0.023 vs 0.200]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.411, max=0.434], skew [0.023 vs 0.200]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=92.682um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=92.682um^2
      cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.539pF, total=0.601pF
      wire lengths     : top=0.000um, trunk=911.249um, leaf=6414.438um, total=7325.687um
      hp wire lengths  : top=0.000um, trunk=478.390um, leaf=2254.545um, total=2732.935um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.200ns count=4 avg=0.177ns sd=0.011ns min=0.164ns max=0.187ns {0 <= 0.120ns, 0 <= 0.160ns, 2 <= 0.180ns, 2 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=36 avg=0.181ns sd=0.011ns min=0.162ns max=0.200ns {0 <= 0.120ns, 0 <= 0.160ns, 17 <= 0.180ns, 9 <= 0.190ns, 10 <= 0.200ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: CLKBUFX4: 37 CLKBUFX3: 2 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.411, max=0.434, avg=0.424, sd=0.007], skew [0.023 vs 0.200], 100% {0.411, 0.434} (wid=0.005 ws=0.003) (gid=0.431 gs=0.022)
    Skew group summary after 'Improving clock skew':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.411, max=0.434, avg=0.424, sd=0.007], skew [0.023 vs 0.200], 100% {0.411, 0.434} (wid=0.005 ws=0.003) (gid=0.431 gs=0.022)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 269 succeeded with high effort: 269 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.5 real=0:00:00.5)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 546 succeeded with high effort: 546 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:03.1 real=0:00:03.1)
    Iteration 1 done.
    Iteration 2...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 225 succeeded with high effort: 225 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.6 real=0:00:00.6)
      Moving gates to reduce wire capacitance - iteration 2: MoveGates...
        Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 546 succeeded with high effort: 546 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:02.2 real=0:00:02.2)
    Iteration 2 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=92.682um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=92.682um^2
      cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.050pF, leaf=0.539pF, total=0.588pF
      wire lengths     : top=0.000um, trunk=724.444um, leaf=6415.281um, total=7139.725um
      hp wire lengths  : top=0.000um, trunk=435.340um, leaf=2310.680um, total=2746.020um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Trunk : target=0.200ns count=4 avg=0.151ns sd=0.011ns min=0.137ns max=0.161ns {0 <= 0.120ns, 3 <= 0.160ns, 1 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=36 avg=0.181ns sd=0.011ns min=0.163ns max=0.198ns {0 <= 0.120ns, 0 <= 0.160ns, 18 <= 0.180ns, 7 <= 0.190ns, 11 <= 0.200ns}
    Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
       Bufs: CLKBUFX4: 37 CLKBUFX3: 2 
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.377, max=0.399, avg=0.390, sd=0.006], skew [0.022 vs 0.200], 100% {0.377, 0.399} (wid=0.005 ws=0.003) (gid=0.395 gs=0.020)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.377, max=0.399, avg=0.390, sd=0.006], skew [0.022 vs 0.200], 100% {0.377, 0.399} (wid=0.005 ws=0.003) (gid=0.395 gs=0.020)
    Legalizer API calls during this step: 1586 succeeded with high effort: 1586 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:06.6 real=0:00:06.6)
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initial gate capacitance is (rise=0.428pF fall=0.378pF).
    Resizing gates:     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=0.428pF fall=0.378pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=92.340um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=92.340um^2
      cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.050pF, leaf=0.539pF, total=0.588pF
      wire lengths     : top=0.000um, trunk=722.670um, leaf=6415.281um, total=7137.951um
      hp wire lengths  : top=0.000um, trunk=435.340um, leaf=2310.680um, total=2746.020um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.200ns count=4 avg=0.159ns sd=0.018ns min=0.136ns max=0.181ns {0 <= 0.120ns, 2 <= 0.160ns, 1 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=36 avg=0.181ns sd=0.011ns min=0.163ns max=0.198ns {0 <= 0.120ns, 0 <= 0.160ns, 18 <= 0.180ns, 7 <= 0.190ns, 11 <= 0.200ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: CLKBUFX4: 36 CLKBUFX3: 3 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.384, max=0.413, avg=0.398, sd=0.008], skew [0.029 vs 0.200], 100% {0.384, 0.413} (wid=0.005 ws=0.003) (gid=0.409 gs=0.028)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.384, max=0.413, avg=0.398, sd=0.008], skew [0.029 vs 0.200], 100% {0.384, 0.413} (wid=0.005 ws=0.003) (gid=0.409 gs=0.028)
    Legalizer API calls during this step: 79 succeeded with high effort: 79 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.3 real=0:00:00.3)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=92.340um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=92.340um^2
      cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.050pF, leaf=0.539pF, total=0.588pF
      wire lengths     : top=0.000um, trunk=722.670um, leaf=6415.281um, total=7137.951um
      hp wire lengths  : top=0.000um, trunk=435.340um, leaf=2310.680um, total=2746.020um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.200ns count=4 avg=0.159ns sd=0.018ns min=0.136ns max=0.181ns {0 <= 0.120ns, 2 <= 0.160ns, 1 <= 0.180ns, 1 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=36 avg=0.181ns sd=0.011ns min=0.163ns max=0.198ns {0 <= 0.120ns, 0 <= 0.160ns, 18 <= 0.180ns, 7 <= 0.190ns, 11 <= 0.200ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: CLKBUFX4: 36 CLKBUFX3: 3 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.384, max=0.413, avg=0.398, sd=0.008], skew [0.029 vs 0.200], 100% {0.384, 0.413} (wid=0.005 ws=0.003) (gid=0.409 gs=0.028)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.384, max=0.413, avg=0.398, sd=0.008], skew [0.029 vs 0.200], 100% {0.384, 0.413} (wid=0.005 ws=0.003) (gid=0.409 gs=0.028)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 18 succeeded with high effort: 18 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.1 real=0:00:00.1)
      Move For Wirelength - core...
        Move for wirelength. considered=40, filtered=40, permitted=39, cannotCompute=1, computed=38, moveTooSmall=52, resolved=0, predictFail=5, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=11, ignoredLeafDriver=0, worse=122, accepted=8
        Max accepted move=13.060um, total accepted move=57.600um, average move=7.200um
        Move for wirelength. considered=40, filtered=40, permitted=39, cannotCompute=1, computed=38, moveTooSmall=52, resolved=0, predictFail=13, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=15, ignoredLeafDriver=0, worse=118, accepted=4
        Max accepted move=17.480um, total accepted move=39.980um, average move=9.995um
        Move for wirelength. considered=40, filtered=40, permitted=39, cannotCompute=2, computed=37, moveTooSmall=48, resolved=0, predictFail=14, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=19, ignoredLeafDriver=0, worse=124, accepted=2
        Max accepted move=3.620um, total accepted move=5.530um, average move=2.765um
        Legalizer API calls during this step: 456 succeeded with high effort: 456 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:01.3 real=0:00:01.3)
      Global shorten wires A1...
        Legalizer API calls during this step: 16 succeeded with high effort: 16 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=40, filtered=40, permitted=39, cannotCompute=32, computed=7, moveTooSmall=74, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=4, ignoredLeafDriver=0, worse=4, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires B...
        Legalizer API calls during this step: 176 succeeded with high effort: 176 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.2 real=0:00:00.2)
      Move For Wirelength - branch...
        Move for wirelength. considered=40, filtered=40, permitted=39, cannotCompute=0, computed=39, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=40, accepted=3
        Max accepted move=1.000um, total accepted move=2.000um, average move=0.666um
        Move for wirelength. considered=40, filtered=40, permitted=39, cannotCompute=36, computed=3, moveTooSmall=0, resolved=0, predictFail=75, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=3, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 46 succeeded with high effort: 46 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.1 real=0:00:00.1)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
        sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
        misc counts      : r=1, pp=0
        cell areas       : b=92.340um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=92.340um^2
        cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
        sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.049pF, leaf=0.537pF, total=0.586pF
        wire lengths     : top=0.000um, trunk=716.461um, leaf=6376.870um, total=7093.331um
        hp wire lengths  : top=0.000um, trunk=403.630um, leaf=2304.570um, total=2708.200um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.200ns count=4 avg=0.160ns sd=0.005ns min=0.155ns max=0.165ns {0 <= 0.120ns, 2 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
        Leaf  : target=0.200ns count=36 avg=0.181ns sd=0.011ns min=0.161ns max=0.198ns {0 <= 0.120ns, 0 <= 0.160ns, 18 <= 0.180ns, 8 <= 0.190ns, 10 <= 0.200ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: CLKBUFX4: 36 CLKBUFX3: 3 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.393, max=0.409, avg=0.401, sd=0.004], skew [0.016 vs 0.200], 100% {0.393, 0.409} (wid=0.005 ws=0.003) (gid=0.405 gs=0.014)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.393, max=0.409, avg=0.401, sd=0.004], skew [0.016 vs 0.200], 100% {0.393, 0.409} (wid=0.005 ws=0.003) (gid=0.405 gs=0.014)
      Legalizer API calls during this step: 720 succeeded with high effort: 720 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:01.8 real=0:00:01.8)
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Performing Single Threaded FlipOpt
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 41 , Succeeded = 0 , Constraints Broken = 0 , CannotMove = 2 , Illegal = 39 , Other = 0
    Optimizing orientation on clock cells done.
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
    Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=92.340um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=92.340um^2
      cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.049pF, leaf=0.537pF, total=0.586pF
      wire lengths     : top=0.000um, trunk=716.461um, leaf=6376.870um, total=7093.331um
      hp wire lengths  : top=0.000um, trunk=403.630um, leaf=2304.570um, total=2708.200um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.200ns count=4 avg=0.160ns sd=0.005ns min=0.155ns max=0.165ns {0 <= 0.120ns, 2 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=36 avg=0.181ns sd=0.011ns min=0.161ns max=0.198ns {0 <= 0.120ns, 0 <= 0.160ns, 18 <= 0.180ns, 8 <= 0.190ns, 10 <= 0.200ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: CLKBUFX4: 36 CLKBUFX3: 3 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.393, max=0.409, avg=0.401, sd=0.004], skew [0.016 vs 0.200], 100% {0.393, 0.409} (wid=0.005 ws=0.003) (gid=0.405 gs=0.014)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.393, max=0.409, avg=0.401, sd=0.004], skew [0.016 vs 0.200], 100% {0.393, 0.409} (wid=0.005 ws=0.003) (gid=0.405 gs=0.014)
    Legalizer API calls during this step: 720 succeeded with high effort: 720 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:02.0 real=0:00:01.9)
  Total capacitance is (rise=1.014pF fall=0.964pF), of which (rise=0.586pF fall=0.586pF) is wire, and (rise=0.428pF fall=0.378pF) is gate.
  Stage::Polishing done. (took cpu=0:00:09.1 real=0:00:09.0)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 39 clock instances.
  Performing Clock Only Refine Place.
*** Starting refinePlace (0:05:22 mem=2107.9M) ***
Total net bbox length = 2.135e+05 (1.070e+05 1.065e+05) (ext = 6.290e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2107.9MB
Summary Report:
Instances move: 0 (out of 9478 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 2.135e+05 (1.070e+05 1.065e+05) (ext = 6.290e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2107.9MB
*** Finished refinePlace (0:05:22 mem=2107.9M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 2000).
  Restoring pStatusCts on 39 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Updating netlist done. (took cpu=0:00:00.2 real=0:00:00.2)
  CCOpt::Phase::Implementation done. (took cpu=0:00:10.5 real=0:00:10.5)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        40 (unrouted=40, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 10625 (unrouted=304, trialRouted=10321, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=190, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 40 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 40 nets for routing of which 40 have one or more fixed wires.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
(ccopt eGR): Start to route 40 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 5698 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 5698
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 10361 nets ( ignored 10321 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 40 clock nets ( 4 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: NDR_13  Nets: 4
[NR-eGR] Rule id: 1  Nets: 36
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 4 net(s) in layer range [5, 7]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.318800e+02um
[NR-eGR] Layer group 2: route 36 net(s) in layer range [5, 7]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.804090e+03um
[NR-eGR] Create a new net group with 5 nets and layer range [5, 9]
[NR-eGR] Layer group 3: route 5 net(s) in layer range [5, 9]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 7.570170e+03um
[NR-eGR] Create a new net group with 5 nets and layer range [5, 11]
[NR-eGR] Layer group 4: route 5 net(s) in layer range [5, 11]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 8.341380e+03um
[NR-eGR] Create a new net group with 5 nets and layer range [3, 11]
[NR-eGR] Layer group 5: route 5 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 9.918000e+03um
[NR-eGR] Create a new net group with 1 nets and layer range [2, 11]
[NR-eGR] Layer group 6: route 1 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 1.024119e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)         13560  38860 
[NR-eGR]  Metal2   (2V)         61898  26941 
[NR-eGR]  Metal3   (3H)         59970   6548 
[NR-eGR]  Metal4   (4V)         30280   2384 
[NR-eGR]  Metal5   (5H)         13256    852 
[NR-eGR]  Metal6   (6V)          3553      0 
[NR-eGR]  Metal7   (7H)             0      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       182517  75585 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 213535um
[NR-eGR] Total length: 182517um, number of vias: 75585
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7215um, number of vias: 7150
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0  2039 
[NR-eGR]  Metal2   (2V)          2034  2550 
[NR-eGR]  Metal3   (3H)          1502   941 
[NR-eGR]  Metal4   (4V)           399   901 
[NR-eGR]  Metal5   (5H)          1766   719 
[NR-eGR]  Metal6   (6V)          1514     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         7215  7150 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 2858um
[NR-eGR] Total length: 7215um, number of vias: 7150
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 7215um, number of vias: 7150
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.29 sec, Real: 0.30 sec, Curr Mem: 2106.98 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
        Early Global Route - eGR only step done. (took cpu=0:00:00.4 real=0:00:00.4)
      Routing using eGR only done.
Net route status summary:
  Clock:        40 (unrouted=0, trialRouted=0, noStatus=0, routed=40, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 10625 (unrouted=304, trialRouted=10321, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=190, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.4 real=0:00:00.4)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'picorv32' of instances=9478 and nets=10665 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2106.977M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.2)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.1)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
        Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reset bufferability constraints done. (took cpu=0:00:00.1 real=0:00:00.1)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
          sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
          misc counts      : r=1, pp=0
          cell areas       : b=92.340um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=92.340um^2
          cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
          sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.056pF, leaf=0.584pF, total=0.641pF
          wire lengths     : top=0.000um, trunk=724.656um, leaf=6490.095um, total=7214.751um
          hp wire lengths  : top=0.000um, trunk=403.630um, leaf=2304.570um, total=2708.200um
        Clock DAG net violations eGRPC initial state:
          Remaining Transition : {count=7, worst=[0.008ns, 0.006ns, 0.006ns, 0.004ns, 0.004ns, 0.002ns, 0.000ns]} avg=0.004ns sd=0.003ns sum=0.030ns
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.200ns count=4 avg=0.175ns sd=0.015ns min=0.155ns max=0.192ns {0 <= 0.120ns, 1 <= 0.160ns, 1 <= 0.180ns, 1 <= 0.190ns, 1 <= 0.200ns}
          Leaf  : target=0.200ns count=36 avg=0.189ns sd=0.011ns min=0.165ns max=0.208ns {0 <= 0.120ns, 0 <= 0.160ns, 8 <= 0.180ns, 9 <= 0.190ns, 12 <= 0.200ns} {7 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: CLKBUFX4: 36 CLKBUFX3: 3 
        Primary reporting skew groups eGRPC initial state:
          skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.408, max=0.439, avg=0.421, sd=0.007], skew [0.031 vs 0.200], 100% {0.408, 0.439} (wid=0.005 ws=0.004) (gid=0.435 gs=0.028)
        Skew group summary eGRPC initial state:
          skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.408, max=0.439, avg=0.421, sd=0.007], skew [0.031 vs 0.200], 100% {0.408, 0.439} (wid=0.005 ws=0.004) (gid=0.435 gs=0.028)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
            sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
            misc counts      : r=1, pp=0
            cell areas       : b=92.340um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=92.340um^2
            cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
            sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.056pF, leaf=0.584pF, total=0.641pF
            wire lengths     : top=0.000um, trunk=724.656um, leaf=6490.095um, total=7214.751um
            hp wire lengths  : top=0.000um, trunk=403.630um, leaf=2304.570um, total=2708.200um
          Clock DAG net violations after 'eGRPC Moving buffers':
            Remaining Transition : {count=7, worst=[0.008ns, 0.006ns, 0.006ns, 0.004ns, 0.004ns, 0.002ns, 0.000ns]} avg=0.004ns sd=0.003ns sum=0.030ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Trunk : target=0.200ns count=4 avg=0.175ns sd=0.015ns min=0.155ns max=0.192ns {0 <= 0.120ns, 1 <= 0.160ns, 1 <= 0.180ns, 1 <= 0.190ns, 1 <= 0.200ns}
            Leaf  : target=0.200ns count=36 avg=0.189ns sd=0.011ns min=0.165ns max=0.208ns {0 <= 0.120ns, 0 <= 0.160ns, 8 <= 0.180ns, 9 <= 0.190ns, 12 <= 0.200ns} {7 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
          Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
             Bufs: CLKBUFX4: 36 CLKBUFX3: 3 
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.408, max=0.439], skew [0.031 vs 0.200]
          Skew group summary after 'eGRPC Moving buffers':
            skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.408, max=0.439], skew [0.031 vs 0.200]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Artificially removing long paths...
            Artificially shortened 122 long paths. The largest offset applied was 0.005ns.
            
            
            Skew Group Offsets:
            
            -----------------------------------------------------------------------------------------------------------------
            Skew Group                             Num.     Num.       Offset        Max        Previous Max.    Current Max.
                                                   Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
            -----------------------------------------------------------------------------------------------------------------
            clk/default_emulate_constraint_mode    1961       122        6.221%      0.005ns       0.439ns         0.434ns
            -----------------------------------------------------------------------------------------------------------------
            
            Offsets Histogram:
            
            -------------------------------
            From (ns)    To (ns)      Count
            -------------------------------
            below          0.002         1
              0.002      and above     121
            -------------------------------
            
            Mean=0.004ns Median=0.005ns Std.Dev=0.001ns
            
            
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Modifying slew-target multiplier from 1 to 0.9
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Downsizing: ...20% ...40% ...60% ...80% ...100% 
          DoDownSizing Summary : numSized = 0, numUnchanged = 0, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 39, numSkippedDueToCloseToSkewTarget = 1
          CCOpt-eGRPC Downsizing: considered: 0, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
          Reverting slew-target multiplier from 0.9 to 1
          Reverting Artificially removing long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
            sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
            misc counts      : r=1, pp=0
            cell areas       : b=92.340um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=92.340um^2
            cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
            sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.056pF, leaf=0.584pF, total=0.641pF
            wire lengths     : top=0.000um, trunk=724.656um, leaf=6490.095um, total=7214.751um
            hp wire lengths  : top=0.000um, trunk=403.630um, leaf=2304.570um, total=2708.200um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Remaining Transition : {count=7, worst=[0.008ns, 0.006ns, 0.006ns, 0.004ns, 0.004ns, 0.002ns, 0.000ns]} avg=0.004ns sd=0.003ns sum=0.030ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Trunk : target=0.200ns count=4 avg=0.175ns sd=0.015ns min=0.155ns max=0.192ns {0 <= 0.120ns, 1 <= 0.160ns, 1 <= 0.180ns, 1 <= 0.190ns, 1 <= 0.200ns}
            Leaf  : target=0.200ns count=36 avg=0.189ns sd=0.011ns min=0.165ns max=0.208ns {0 <= 0.120ns, 0 <= 0.160ns, 8 <= 0.180ns, 9 <= 0.190ns, 12 <= 0.200ns} {7 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
          Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
             Bufs: CLKBUFX4: 36 CLKBUFX3: 3 
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.408, max=0.439], skew [0.031 vs 0.200]
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.408, max=0.439], skew [0.031 vs 0.200]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.1 real=0:00:00.1)
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ..Library trimming buffers in power domain auto-default and half-corner default_emulate_delay_corner:both.late removed 0 of 4 cells
          Original list had 4 cells:
          CLKBUFX4 CLKBUFX3 BUFX2 CLKBUFX2 
          Library trimming was not able to trim any cells:
          CLKBUFX4 CLKBUFX3 BUFX2 CLKBUFX2 
          .60% ...80% ...100% 
          CCOpt-eGRPC: considered: 40, tested: 40, violation detected: 7, violation ignored (due to small violation): 1, cannot run: 0, attempted: 6, unsuccessful: 0, sized: 0
          
          Statistics: Fix DRVs (cell sizing):
          ===================================
          
          Cell changes by Net Type:
          
          -------------------------------------------------------------------------------------------------------------------
          Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
          -------------------------------------------------------------------------------------------------------------------
          top                0                    0           0            0                    0                  0
          trunk              0                    0           0            0                    0                  0
          leaf               6 [100.0%]           0           0            0                    0 (0.0%)           6 (100.0%)
          -------------------------------------------------------------------------------------------------------------------
          Total              6 [100.0%]           0           0            0                    0 (0.0%)           6 (100.0%)
          -------------------------------------------------------------------------------------------------------------------
          
          Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 6, Area change: 0.000um^2 (0.000%)
          Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
            sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
            misc counts      : r=1, pp=0
            cell areas       : b=92.340um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=92.340um^2
            cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
            sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.056pF, leaf=0.584pF, total=0.641pF
            wire lengths     : top=0.000um, trunk=724.656um, leaf=6490.095um, total=7214.751um
            hp wire lengths  : top=0.000um, trunk=403.630um, leaf=2304.570um, total=2708.200um
          Clock DAG net violations after 'eGRPC Fixing DRVs':
            Remaining Transition : {count=7, worst=[0.008ns, 0.006ns, 0.006ns, 0.004ns, 0.004ns, 0.002ns, 0.000ns]} avg=0.004ns sd=0.003ns sum=0.030ns
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Trunk : target=0.200ns count=4 avg=0.175ns sd=0.015ns min=0.155ns max=0.192ns {0 <= 0.120ns, 1 <= 0.160ns, 1 <= 0.180ns, 1 <= 0.190ns, 1 <= 0.200ns}
            Leaf  : target=0.200ns count=36 avg=0.189ns sd=0.011ns min=0.165ns max=0.208ns {0 <= 0.120ns, 0 <= 0.160ns, 8 <= 0.180ns, 9 <= 0.190ns, 12 <= 0.200ns} {7 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
          Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
             Bufs: CLKBUFX4: 36 CLKBUFX3: 3 
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.408, max=0.439], skew [0.031 vs 0.200]
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.408, max=0.439], skew [0.031 vs 0.200]
          Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Moving clock insts towards fanout...
        Move to sink centre: considered=7, unsuccessful=0, alreadyClose=0, noImprovementFound=6, degradedSlew=0, degradedSkew=0, insufficientImprovement=0, accepted=1
        Moving clock insts towards fanout done. (took cpu=0:00:00.6 real=0:00:00.6)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Clock DAG stats before routing clock trees:
          cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
          sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
          misc counts      : r=1, pp=0
          cell areas       : b=92.340um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=92.340um^2
          cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
          sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.056pF, leaf=0.584pF, total=0.641pF
          wire lengths     : top=0.000um, trunk=724.656um, leaf=6490.095um, total=7214.751um
          hp wire lengths  : top=0.000um, trunk=405.830um, leaf=2304.570um, total=2710.400um
        Clock DAG net violations before routing clock trees:
          Remaining Transition : {count=7, worst=[0.008ns, 0.006ns, 0.006ns, 0.004ns, 0.004ns, 0.002ns, 0.000ns]} avg=0.004ns sd=0.003ns sum=0.030ns
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.200ns count=4 avg=0.175ns sd=0.015ns min=0.155ns max=0.192ns {0 <= 0.120ns, 1 <= 0.160ns, 1 <= 0.180ns, 1 <= 0.190ns, 1 <= 0.200ns}
          Leaf  : target=0.200ns count=36 avg=0.189ns sd=0.011ns min=0.165ns max=0.208ns {0 <= 0.120ns, 0 <= 0.160ns, 8 <= 0.180ns, 9 <= 0.190ns, 12 <= 0.200ns} {7 <= 0.210ns, 0 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: CLKBUFX4: 36 CLKBUFX3: 3 
        Primary reporting skew groups before routing clock trees:
          skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.408, max=0.439, avg=0.421, sd=0.007], skew [0.031 vs 0.200], 100% {0.408, 0.439} (wid=0.005 ws=0.004) (gid=0.435 gs=0.028)
        Skew group summary before routing clock trees:
          skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.408, max=0.439, avg=0.421, sd=0.007], skew [0.031 vs 0.200], 100% {0.408, 0.439} (wid=0.005 ws=0.004) (gid=0.435 gs=0.028)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 39 clock instances.
  Performing Single Pass Refine Place.
*** Starting refinePlace (0:05:24 mem=2145.1M) ***
Total net bbox length = 2.135e+05 (1.070e+05 1.065e+05) (ext = 6.290e+04)
Move report: Detail placement moves 403 insts, mean move: 1.39 um, max move: 24.54 um 
	Max move on inst (FE_OFC436_n_3448): (82.00, 177.46) --> (82.60, 153.52)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2145.1MB
Summary Report:
Instances move: 403 (out of 9478 movable)
Instances flipped: 0
Mean displacement: 1.39 um
Max displacement: 24.54 um (Instance: FE_OFC436_n_3448) (82, 177.46) -> (82.6, 153.52)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 2.140e+05 (1.072e+05 1.067e+05) (ext = 6.289e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2145.1MB
*** Finished refinePlace (0:05:24 mem=2145.1M) ***
  ClockRefiner summary
  All clock instances: Moved 86, flipped 11 and cell swapped 0 (out of a total of 2000).
  The largest move was 4.71 um for cpuregs_reg[29][28].
  Restoring pStatusCts on 39 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.5 real=0:00:00.5)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:02.3 real=0:00:02.3)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:        40 (unrouted=0, trialRouted=0, noStatus=0, routed=40, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 10625 (unrouted=304, trialRouted=10321, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=190, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->Nr High Frequency step...
(ccopt eGR): There are 40 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 40 nets for routing of which 40 have one or more fixed wires.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
(ccopt eGR): Start to route 40 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 5698 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 5698
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 10361 nets ( ignored 10321 )
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 40 clock nets ( 4 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: NDR_13  Nets: 4
[NR-eGR] Rule id: 1  Nets: 36
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 4 net(s) in layer range [5, 7]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.353000e+02um
[NR-eGR] Layer group 2: route 36 net(s) in layer range [5, 7]
[NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.833160e+03um
[NR-eGR] Create a new net group with 6 nets and layer range [5, 9]
[NR-eGR] Layer group 3: route 6 net(s) in layer range [5, 9]
[NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 7.749720e+03um
[NR-eGR] Create a new net group with 6 nets and layer range [5, 11]
[NR-eGR] Layer group 4: route 6 net(s) in layer range [5, 11]
[NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 8.667990e+03um
[NR-eGR] Create a new net group with 6 nets and layer range [3, 11]
[NR-eGR] Layer group 5: route 6 net(s) in layer range [3, 11]
[NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 1.054557e+04um
[NR-eGR] Create a new net group with 1 nets and layer range [2, 11]
[NR-eGR] Layer group 6: route 1 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 6: 0.00% H + 0.00% V. EstWL: 1.086876e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)         13560  38860 
[NR-eGR]  Metal2   (2V)         61867  26937 
[NR-eGR]  Metal3   (3H)         59997   6551 
[NR-eGR]  Metal4   (4V)         30277   2385 
[NR-eGR]  Metal5   (5H)         13283    859 
[NR-eGR]  Metal6   (6V)          3558      0 
[NR-eGR]  Metal7   (7H)             0      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       182542  75592 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 213954um
[NR-eGR] Total length: 182542um, number of vias: 75592
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 7240um, number of vias: 7157
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  Metal1   (1H)             0  2039 
[NR-eGR]  Metal2   (2V)          2003  2546 
[NR-eGR]  Metal3   (3H)          1529   944 
[NR-eGR]  Metal4   (4V)           396   902 
[NR-eGR]  Metal5   (5H)          1793   726 
[NR-eGR]  Metal6   (6V)          1519     0 
[NR-eGR]  Metal7   (7H)             0     0 
[NR-eGR]  Metal8   (8V)             0     0 
[NR-eGR]  Metal9   (9H)             0     0 
[NR-eGR]  Metal10  (10V)            0     0 
[NR-eGR]  Metal11  (11H)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         7240  7157 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 2863um
[NR-eGR] Total length: 7240um, number of vias: 7157
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 7240um, number of vias: 7157
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.28 sec, Real: 0.28 sec, Curr Mem: 2107.26 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
      Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.4 real=0:00:00.4)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 40 clock nets with NanoRoute.
  36 nets are default rule and 4 are NDR_13.
  Preferred NanoRoute mode settings: Current
-droutePostRouteSpreadWire auto
-droutePostRouteWidenWireRule ""
**WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (EMS-27):	Message (IMPTCM-77) has exceeded the current message display limit of 1.
To increase the message display limit, refer to the product command reference manual.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=01/18 22:46:46, mem=1663.9M)

globalDetailRoute

#Start globalDetailRoute on Thu Jan 18 22:46:46 2024
#
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=1 selected_only=1 (nr_selected_net=40)
#num needed restored net=0
#need_extraction net=0 (total=10665)
#NanoRoute Version 21.35-s114_1 NR220912-2004/21_15-UB
#
#Wire/Via statistics before line assignment ...
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 7240 um.
#Total half perimeter of net bounding box = 2895 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 2003 um.
#Total wire length on LAYER Metal3 = 1529 um.
#Total wire length on LAYER Metal4 = 396 um.
#Total wire length on LAYER Metal5 = 1793 um.
#Total wire length on LAYER Metal6 = 1519 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 7157
#Up-Via Summary (total 7157):
#           
#-----------------------
# Metal1           2039
# Metal2           2546
# Metal3            944
# Metal4            902
# Metal5            726
#-----------------------
#                  7157 
#
#Start routing data preparation on Thu Jan 18 22:46:46 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.900.
#Voltage range [0.000 - 0.900] has 10590 nets.
#Voltage range [0.900 - 0.900] has 1 net.
#Voltage range [0.000 - 0.000] has 74 nets.
#Build and mark too close pins for the same net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1679.05 (MB), peak = 1781.41 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1745.27 (MB), peak = 1781.41 (MB)
#
#Connectivity extraction summary:
#40 routed net(s) are imported.
#303 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 343.
#
#Data initialization: cpu:00:00:08, real:00:00:08, mem:1.7 GB, peak:1.7 GB
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
#Successfully loaded pre-route RC model
#Enabled timing driven Line Assignment.
#
#Begin Line Assignment ...
#
#Begin build data ...
#
#Distribution of nets:
#     6402 ( 2         pin),   2464 ( 3         pin),    481 ( 4         pin),
#      284 ( 5         pin),    107 ( 6         pin),    108 ( 7         pin),
#       52 ( 8         pin),     28 ( 9         pin),    158 (10-19      pin),
#       63 (20-29      pin),    168 (30-39      pin),      5 (40-49      pin),
#       27 (50-59      pin),     13 (60-69      pin),      1 (70-79      pin),
#        1 (80-89      pin),      0 (>=2000     pin).
#Total: 10665 nets, 10362 non-trivial nets, 40 fully global routed, 40 clocks,
#       1 tie-net, 4 nets have nondefault rule, 40 nets have layer range,
#       40 nets have weight, 40 nets have avoid detour, 40 nets have priority.
#
#  Rule           #net     #shield    Pref.Layer
#-----------------------------------------------
#  NDR_13            4           0      [ 5,  7]
#
#Nets in 1 layer range:
#   (Metal5, Metal7) :       40 ( 0.4%)
#
#40 nets selected.
#
#End build data: cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:1.7 GB
#
#Line Assignment statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 11.40 (MB)
#Total memory = 1766.16 (MB)
#Peak memory = 1781.41 (MB)
#End Line Assignment: cpu:00:00:01, real:00:00:01, mem:1.7 GB, peak:1.7 GB
#
#Begin assignment summary ...
#
#  Total number of segments             = 4638
#  Total number of overlap segments     =    0 (  0.0%)
#  Total number of assigned segments    = 2695 ( 58.1%)
#  Total number of shifted segments     =  154 (  3.3%)
#  Average movement of shifted segments =    5.05 tracks
#
#  Total number of overlaps             =    0
#  Total length of overlaps             =    0 um
#
#End assignment summary.
#
#Wire/Via statistics after line assignment ...
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 7347 um.
#Total half perimeter of net bounding box = 2895 um.
#Total wire length on LAYER Metal1 = 8 um.
#Total wire length on LAYER Metal2 = 2102 um.
#Total wire length on LAYER Metal3 = 1656 um.
#Total wire length on LAYER Metal4 = 587 um.
#Total wire length on LAYER Metal5 = 1633 um.
#Total wire length on LAYER Metal6 = 1361 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 6554
#Up-Via Summary (total 6554):
#           
#-----------------------
# Metal1           2039
# Metal2           2467
# Metal3            830
# Metal4            714
# Metal5            504
#-----------------------
#                  6554 
#
#Routing data preparation, pin analysis, line assignment statistics:
#Cpu time = 00:00:09
#Elapsed time = 00:00:09
#Increased memory = 97.80 (MB)
#Total memory = 1762.91 (MB)
#Peak memory = 1781.41 (MB)
#Skip comparing routing design signature in db-snapshot flow
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:13, elapsed time = 00:00:13, memory = 1767.54 (MB), peak = 1809.51 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 7665 um.
#Total half perimeter of net bounding box = 2895 um.
#Total wire length on LAYER Metal1 = 2 um.
#Total wire length on LAYER Metal2 = 1924 um.
#Total wire length on LAYER Metal3 = 1694 um.
#Total wire length on LAYER Metal4 = 788 um.
#Total wire length on LAYER Metal5 = 1785 um.
#Total wire length on LAYER Metal6 = 1474 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 6070
#Up-Via Summary (total 6070):
#           
#-----------------------
# Metal1           2043
# Metal2           1957
# Metal3            929
# Metal4            682
# Metal5            459
#-----------------------
#                  6070 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:13
#Elapsed time = 00:00:13
#Increased memory = 4.67 (MB)
#Total memory = 1767.57 (MB)
#Peak memory = 1809.51 (MB)
#Skip updating routing design signature in db-snapshot flow
#detailRoute Statistics:
#Cpu time = 00:00:13
#Elapsed time = 00:00:13
#Increased memory = 4.68 (MB)
#Total memory = 1767.58 (MB)
#Peak memory = 1809.51 (MB)
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:00:22
#Elapsed time = 00:00:22
#Increased memory = 62.14 (MB)
#Total memory = 1726.14 (MB)
#Peak memory = 1809.51 (MB)
#Number of warnings = 0
#Total number of warnings = 0
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Jan 18 22:47:08 2024
#
% End globalDetailRoute (date=01/18 22:47:08, total cpu=0:00:22.4, real=0:00:22.0, peak res=1809.5M, current mem=1724.1M)
        NanoRoute done. (took cpu=0:00:22.4 real=0:00:22.4)
      Clock detailed routing done.
Skipping check of guided vs. routed net lengths.
Set FIXED routing status on 40 net(s)
Set FIXED placed status on 39 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2158.50 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 4578 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 392679
[NR-eGR] #PG Blockages       : 4578
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 40  Num Prerouted Wires = 9034
[NR-eGR] Read 10361 nets ( ignored 40 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 1  Nets: 10321
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10321 net(s) in layer range [1, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.677578e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)        11( 0.20%)         0( 0.00%)   ( 0.20%) 
[NR-eGR]  Metal2 ( 2)         8( 0.05%)         0( 0.00%)   ( 0.05%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        19( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)         13456  38838 
[NR-eGR]  Metal2   (2V)         61762  26512 
[NR-eGR]  Metal3   (3H)         60397   6581 
[NR-eGR]  Metal4   (4V)         30734   2237 
[NR-eGR]  Metal5   (5H)         13385    611 
[NR-eGR]  Metal6   (6V)          3722      4 
[NR-eGR]  Metal7   (7H)             8      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       183463  74783 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 213954um
[NR-eGR] Total length: 183463um, number of vias: 74783
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.65 sec, Real: 0.65 sec, Curr Mem: 2164.12 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:00.7 real=0:00:00.7)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:        40 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=40, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 10625 (unrouted=304, trialRouted=10321, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=190, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:23.6 real=0:00:23.6)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'picorv32' of instances=9478 and nets=10665 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2159.125M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after routing clock trees:
    cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
    sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
    misc counts      : r=1, pp=0
    cell areas       : b=92.340um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=92.340um^2
    cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
    sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.580pF, total=0.642pF
    wire lengths     : top=0.000um, trunk=747.531um, leaf=6917.585um, total=7665.116um
    hp wire lengths  : top=0.000um, trunk=405.830um, leaf=2307.795um, total=2713.625um
  Clock DAG net violations after routing clock trees:
    Remaining Transition : {count=10, worst=[0.018ns, 0.013ns, 0.007ns, 0.006ns, 0.004ns, 0.003ns, 0.002ns, 0.002ns, 0.001ns, 0.001ns]} avg=0.006ns sd=0.006ns sum=0.058ns
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.200ns count=4 avg=0.188ns sd=0.026ns min=0.154ns max=0.218ns {0 <= 0.120ns, 1 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 1 <= 0.200ns} {0 <= 0.210ns, 1 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
    Leaf  : target=0.200ns count=36 avg=0.189ns sd=0.012ns min=0.166ns max=0.213ns {0 <= 0.120ns, 0 <= 0.160ns, 10 <= 0.180ns, 8 <= 0.190ns, 9 <= 0.200ns} {8 <= 0.210ns, 1 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: CLKBUFX4: 36 CLKBUFX3: 3 
  Primary reporting skew groups after routing clock trees:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.420, max=0.455, avg=0.434, sd=0.010], skew [0.035 vs 0.200], 100% {0.420, 0.455} (wid=0.005 ws=0.004) (gid=0.452 gs=0.034)
  Skew group summary after routing clock trees:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.420, max=0.455, avg=0.434, sd=0.010], skew [0.035 vs 0.200], 100% {0.420, 0.455} (wid=0.005 ws=0.004) (gid=0.452 gs=0.034)
  CCOpt::Phase::Routing done. (took cpu=0:00:23.9 real=0:00:23.9)
  CCOpt::Phase::PostConditioning...
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with initial upsizing, sizing and buffering
     - Skew fixing with sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: .**ERROR: (IMPCCOPT-2215):	The route/traversal graph for net 'clk' is not fully connected.
**WARN: (IMPCCOPT-2245):	Cannot perform post-route optimization on net driven by term 'clk'.
..20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 40, tested: 40, violation detected: 10, violation ignored (due to small violation): 0, cannot run: 1, attempted: 9, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (initial upsizing):
      ========================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
      -------------------------------------------------------------------------------------------------------------------
      top                0                    0           0            0                    0                  0
      trunk              0                    0           0            0                    0                  0
      leaf               9 [100.0%]           0           0            0                    0 (0.0%)           9 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      Total              9 [100.0%]           0           0            0                    0 (0.0%)           9 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 9, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
        sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
        misc counts      : r=1, pp=0
        cell areas       : b=92.340um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=92.340um^2
        cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
        sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.580pF, total=0.642pF
        wire lengths     : top=0.000um, trunk=747.531um, leaf=6917.585um, total=7665.116um
        hp wire lengths  : top=0.000um, trunk=405.830um, leaf=2307.795um, total=2713.625um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
        Remaining Transition : {count=10, worst=[0.018ns, 0.013ns, 0.007ns, 0.006ns, 0.004ns, 0.003ns, 0.002ns, 0.002ns, 0.001ns, 0.001ns]} avg=0.006ns sd=0.006ns sum=0.058ns
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Trunk : target=0.200ns count=4 avg=0.188ns sd=0.026ns min=0.154ns max=0.218ns {0 <= 0.120ns, 1 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 1 <= 0.200ns} {0 <= 0.210ns, 1 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
        Leaf  : target=0.200ns count=36 avg=0.189ns sd=0.012ns min=0.166ns max=0.213ns {0 <= 0.120ns, 0 <= 0.160ns, 10 <= 0.180ns, 8 <= 0.190ns, 9 <= 0.200ns} {8 <= 0.210ns, 1 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
      Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
         Bufs: CLKBUFX4: 36 CLKBUFX3: 3 
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.420, max=0.455], skew [0.035 vs 0.200]
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.420, max=0.455], skew [0.035 vs 0.200]
      Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 40, tested: 40, violation detected: 10, violation ignored (due to small violation): 0, cannot run: 1, attempted: 9, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------------------------
      Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
      -------------------------------------------------------------------------------------------------------------------
      top                0                    0           0            0                    0                  0
      trunk              0                    0           0            0                    0                  0
      leaf               9 [100.0%]           0           0            0                    0 (0.0%)           9 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      Total              9 [100.0%]           0           0            0                    0 (0.0%)           9 (100.0%)
      -------------------------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 9, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
        sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
        misc counts      : r=1, pp=0
        cell areas       : b=92.340um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=92.340um^2
        cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
        sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.580pF, total=0.642pF
        wire lengths     : top=0.000um, trunk=747.531um, leaf=6917.585um, total=7665.116um
        hp wire lengths  : top=0.000um, trunk=405.830um, leaf=2307.795um, total=2713.625um
      Clock DAG net violations after 'PostConditioning Fixing DRVs':
        Remaining Transition : {count=10, worst=[0.018ns, 0.013ns, 0.007ns, 0.006ns, 0.004ns, 0.003ns, 0.002ns, 0.002ns, 0.001ns, 0.001ns]} avg=0.006ns sd=0.006ns sum=0.058ns
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Trunk : target=0.200ns count=4 avg=0.188ns sd=0.026ns min=0.154ns max=0.218ns {0 <= 0.120ns, 1 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 1 <= 0.200ns} {0 <= 0.210ns, 1 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
        Leaf  : target=0.200ns count=36 avg=0.189ns sd=0.012ns min=0.166ns max=0.213ns {0 <= 0.120ns, 0 <= 0.160ns, 10 <= 0.180ns, 8 <= 0.190ns, 9 <= 0.200ns} {8 <= 0.210ns, 1 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
         Bufs: CLKBUFX4: 36 CLKBUFX3: 3 
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.420, max=0.455], skew [0.035 vs 0.200]
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.420, max=0.455], skew [0.035 vs 0.200]
      Legalizer API calls during this step: 30 succeeded with high effort: 30 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.3 real=0:00:00.3)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 40, nets tested: 40, nets violation detected: 10, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 10, nets unsuccessful: 10, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=92.340um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=92.340um^2
      cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.580pF, total=0.642pF
      wire lengths     : top=0.000um, trunk=747.531um, leaf=6917.585um, total=7665.116um
      hp wire lengths  : top=0.000um, trunk=405.830um, leaf=2307.795um, total=2713.625um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing:
      Remaining Transition : {count=10, worst=[0.018ns, 0.013ns, 0.007ns, 0.006ns, 0.004ns, 0.003ns, 0.002ns, 0.002ns, 0.001ns, 0.001ns]} avg=0.006ns sd=0.006ns sum=0.058ns
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.200ns count=4 avg=0.188ns sd=0.026ns min=0.154ns max=0.218ns {0 <= 0.120ns, 1 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 1 <= 0.200ns} {0 <= 0.210ns, 1 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
      Leaf  : target=0.200ns count=36 avg=0.189ns sd=0.012ns min=0.166ns max=0.213ns {0 <= 0.120ns, 0 <= 0.160ns, 10 <= 0.180ns, 8 <= 0.190ns, 9 <= 0.200ns} {8 <= 0.210ns, 1 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: CLKBUFX4: 36 CLKBUFX3: 3 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.420, max=0.455, avg=0.434, sd=0.010], skew [0.035 vs 0.200], 100% {0.420, 0.455} (wid=0.005 ws=0.004) (gid=0.452 gs=0.034)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.420, max=0.455, avg=0.434, sd=0.010], skew [0.035 vs 0.200], 100% {0.420, 0.455} (wid=0.005 ws=0.004) (gid=0.452 gs=0.034)
    Buffering to fix DRVs done. (took cpu=0:00:00.7 real=0:00:00.7)
    PostConditioning Fixing Skew by cell sizing...
      Resized 0 clock insts to decrease delay.
      Resized 0 clock insts to increase delay.
      
      Statistics: Fix Skew (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
        sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
        misc counts      : r=1, pp=0
        cell areas       : b=92.340um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=92.340um^2
        cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
        sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.580pF, total=0.642pF
        wire lengths     : top=0.000um, trunk=747.531um, leaf=6917.585um, total=7665.116um
        hp wire lengths  : top=0.000um, trunk=405.830um, leaf=2307.795um, total=2713.625um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing':
        Remaining Transition : {count=10, worst=[0.018ns, 0.013ns, 0.007ns, 0.006ns, 0.004ns, 0.003ns, 0.002ns, 0.002ns, 0.001ns, 0.001ns]} avg=0.006ns sd=0.006ns sum=0.058ns
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Trunk : target=0.200ns count=4 avg=0.188ns sd=0.026ns min=0.154ns max=0.218ns {0 <= 0.120ns, 1 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 1 <= 0.200ns} {0 <= 0.210ns, 1 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
        Leaf  : target=0.200ns count=36 avg=0.189ns sd=0.012ns min=0.166ns max=0.213ns {0 <= 0.120ns, 0 <= 0.160ns, 10 <= 0.180ns, 8 <= 0.190ns, 9 <= 0.200ns} {8 <= 0.210ns, 1 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
      Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
         Bufs: CLKBUFX4: 36 CLKBUFX3: 3 
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.420, max=0.455, avg=0.434, sd=0.010], skew [0.035 vs 0.200], 100% {0.420, 0.455} (wid=0.005 ws=0.004) (gid=0.452 gs=0.034)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.420, max=0.455, avg=0.434, sd=0.010], skew [0.035 vs 0.200], 100% {0.420, 0.455} (wid=0.005 ws=0.004) (gid=0.452 gs=0.034)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
  PostConditioning done.
Net route status summary:
  Clock:        40 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=40, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 10625 (unrouted=304, trialRouted=10321, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=190, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after post-conditioning:
    cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
    sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
    misc counts      : r=1, pp=0
    cell areas       : b=92.340um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=92.340um^2
    cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
    sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.580pF, total=0.642pF
    wire lengths     : top=0.000um, trunk=747.531um, leaf=6917.585um, total=7665.116um
    hp wire lengths  : top=0.000um, trunk=405.830um, leaf=2307.795um, total=2713.625um
  Clock DAG net violations after post-conditioning:
    Remaining Transition : {count=10, worst=[0.018ns, 0.013ns, 0.007ns, 0.006ns, 0.004ns, 0.003ns, 0.002ns, 0.002ns, 0.001ns, 0.001ns]} avg=0.006ns sd=0.006ns sum=0.058ns
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.200ns count=4 avg=0.188ns sd=0.026ns min=0.154ns max=0.218ns {0 <= 0.120ns, 1 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 1 <= 0.200ns} {0 <= 0.210ns, 1 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
    Leaf  : target=0.200ns count=36 avg=0.189ns sd=0.012ns min=0.166ns max=0.213ns {0 <= 0.120ns, 0 <= 0.160ns, 10 <= 0.180ns, 8 <= 0.190ns, 9 <= 0.200ns} {8 <= 0.210ns, 1 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: CLKBUFX4: 36 CLKBUFX3: 3 
  Primary reporting skew groups after post-conditioning:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.420, max=0.455, avg=0.434, sd=0.010], skew [0.035 vs 0.200], 100% {0.420, 0.455} (wid=0.005 ws=0.004) (gid=0.452 gs=0.034)
  Skew group summary after post-conditioning:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.420, max=0.455, avg=0.434, sd=0.010], skew [0.035 vs 0.200], 100% {0.420, 0.455} (wid=0.005 ws=0.004) (gid=0.452 gs=0.034)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:01.5 real=0:00:01.5)
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  --------------------------------------------------------
  Cell type                 Count    Area      Capacitance
  --------------------------------------------------------
  Buffers                    39      92.340       0.015
  Inverters                   0       0.000       0.000
  Integrated Clock Gates      0       0.000       0.000
  Discrete Clock Gates        0       0.000       0.000
  Clock Logic                 0       0.000       0.000
  All                        39      92.340       0.015
  --------------------------------------------------------
  
  
  Clock DAG sink counts at end of CTS:
  ====================================
  
  -------------------------
  Sink type           Count
  -------------------------
  Regular             1961
  Enable Latch           0
  Load Capacitance       0
  Antenna Diode          0
  Node Sink              0
  Total               1961
  -------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top          0.000
  Trunk      747.531
  Leaf      6917.585
  Total     7665.116
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk        405.830
  Leaf        2307.795
  Total       2713.625
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.015    0.062    0.077
  Leaf     0.413    0.580    0.992
  Total    0.428    0.642    1.070
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  -----------------------------------------------
  Total    Average    Std. Dev.    Min      Max
  -----------------------------------------------
  0.413     0.000       0.000      0.000    0.000
  -----------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  -------------------------------------------------------------------------------------------------------------------------------------------------
  Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
  -------------------------------------------------------------------------------------------------------------------------------------------------
  Remaining Transition    ns        10       0.006       0.006      0.058    [0.018, 0.013, 0.007, 0.006, 0.004, 0.003, 0.002, 0.002, 0.001, 0.001]
  -------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                               Over Target
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.200       4       0.188       0.026      0.154    0.218    {0 <= 0.120ns, 1 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 1 <= 0.200ns}     {0 <= 0.210ns, 1 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
  Leaf        0.200      36       0.189       0.012      0.166    0.213    {0 <= 0.120ns, 0 <= 0.160ns, 10 <= 0.180ns, 8 <= 0.190ns, 9 <= 0.200ns}    {8 <= 0.210ns, 1 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
  -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  -----------------------------------------
  Name        Type      Inst     Inst Area 
                        Count    (um^2)
  -----------------------------------------
  CLKBUFX4    buffer     36        86.184
  CLKBUFX3    buffer      3         6.156
  -----------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                               Skew Group                             Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  default_emulate_delay_corner:both.late    clk/default_emulate_constraint_mode    0.420     0.455     0.035       0.200         0.004           0.002           0.434        0.010     100% {0.420, 0.455}
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                               Skew Group                             Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  default_emulate_delay_corner:both.late    clk/default_emulate_constraint_mode    0.420     0.455     0.035       0.200         0.004           0.002           0.434        0.010     100% {0.420, 0.455}
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 567 clock tree pins with a slew violation.
  
  Slew violation summary across all clock trees - Top 10 violating pins:
  ======================================================================
  
  Target and measured clock slews (in ns):
  
  ------------------------------------------------------------------------------------------------------------------
  Half corner                             Violation  Slew    Slew      Dont   Ideal  Target    Pin
                                          amount     target  achieved  touch  net?   source    
                                                                       net?                    
  ------------------------------------------------------------------------------------------------------------------
  default_emulate_delay_corner:both.late    0.018    0.200    0.218    N      N      explicit  CTS_ccl_a_buf_00033/A
  default_emulate_delay_corner:both.late    0.018    0.200    0.218    N      N      explicit  CTS_ccl_a_buf_00026/A
  default_emulate_delay_corner:both.late    0.018    0.200    0.218    N      N      explicit  CTS_ccl_a_buf_00024/A
  default_emulate_delay_corner:both.late    0.018    0.200    0.218    N      N      explicit  CTS_ccl_a_buf_00023/A
  default_emulate_delay_corner:both.late    0.018    0.200    0.218    N      N      explicit  CTS_ccl_a_buf_00022/A
  default_emulate_delay_corner:both.late    0.018    0.200    0.218    N      N      explicit  CTS_ccl_a_buf_00016/A
  default_emulate_delay_corner:both.late    0.018    0.200    0.218    N      N      explicit  CTS_ccl_a_buf_00015/A
  default_emulate_delay_corner:both.late    0.018    0.200    0.218    N      N      explicit  CTS_ccl_a_buf_00005/A
  default_emulate_delay_corner:both.late    0.018    0.200    0.218    N      N      explicit  CTS_ccl_a_buf_00003/A
  default_emulate_delay_corner:both.late    0.018    0.200    0.218    N      N      explicit  CTS_ccl_a_buf_00039/Y
  ------------------------------------------------------------------------------------------------------------------
  
  Target sources:
  auto extracted - target was extracted from SDC.
  auto computed - target was computed when balancing trees.
  explicit - target is explicitly set via target_max_trans property.
  pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
  liberty explicit - target is explicitly set via max_transition from liberty library.
  
  Found 0 pins on nets marked dont_touch that have slew violations.
  Found 0 pins on nets marked dont_touch that do not have slew violations.
  Found 0 pins on nets marked ideal_network that have slew violations.
  Found 0 pins on nets marked ideal_network that do not have slew violations.
  
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.1 real=0:00:00.1)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2216.74)
Total number of fetched objects 10492
End delay calculation. (MEM=2244.68 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2244.68 CPU=0:00:00.5 REAL=0:00:01.0)
	Clock: clk, View: default_emulate_view, Ideal Latency: 0, Propagated Latency: 0.516822
	 Executing: set_clock_latency -source -early -max -rise -0.516822 [get_pins clk]
	Clock: clk, View: default_emulate_view, Ideal Latency: 0, Propagated Latency: 0.516822
	 Executing: set_clock_latency -source -late -max -rise -0.516822 [get_pins clk]
	Clock: clk, View: default_emulate_view, Ideal Latency: 0, Propagated Latency: 0.575828
	 Executing: set_clock_latency -source -early -max -fall -0.575828 [get_pins clk]
	Clock: clk, View: default_emulate_view, Ideal Latency: 0, Propagated Latency: 0.575828
	 Executing: set_clock_latency -source -late -max -fall -0.575828 [get_pins clk]
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:01.4 real=0:00:01.4)
Clock DAG stats after update timingGraph:
  cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
  sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
  misc counts      : r=1, pp=0
  cell areas       : b=92.340um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=92.340um^2
  cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
  sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
  wire capacitance : top=0.000pF, trunk=0.062pF, leaf=0.580pF, total=0.642pF
  wire lengths     : top=0.000um, trunk=747.531um, leaf=6917.585um, total=7665.116um
  hp wire lengths  : top=0.000um, trunk=405.830um, leaf=2307.795um, total=2713.625um
Clock DAG net violations after update timingGraph:
  Remaining Transition : {count=10, worst=[0.018ns, 0.013ns, 0.007ns, 0.006ns, 0.004ns, 0.003ns, 0.002ns, 0.002ns, 0.001ns, 0.001ns]} avg=0.006ns sd=0.006ns sum=0.058ns
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.200ns count=4 avg=0.188ns sd=0.026ns min=0.154ns max=0.218ns {0 <= 0.120ns, 1 <= 0.160ns, 0 <= 0.180ns, 1 <= 0.190ns, 1 <= 0.200ns} {0 <= 0.210ns, 1 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
  Leaf  : target=0.200ns count=36 avg=0.189ns sd=0.012ns min=0.166ns max=0.213ns {0 <= 0.120ns, 0 <= 0.160ns, 10 <= 0.180ns, 8 <= 0.190ns, 9 <= 0.200ns} {8 <= 0.210ns, 1 <= 0.220ns, 0 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: CLKBUFX4: 36 CLKBUFX3: 3 
Primary reporting skew groups after update timingGraph:
  skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.420, max=0.455, avg=0.434, sd=0.010], skew [0.035 vs 0.200], 100% {0.420, 0.455} (wid=0.005 ws=0.004) (gid=0.452 gs=0.034)
Skew group summary after update timingGraph:
  skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.420, max=0.455, avg=0.434, sd=0.010], skew [0.035 vs 0.200], 100% {0.420, 0.455} (wid=0.005 ws=0.004) (gid=0.452 gs=0.034)
Logging CTS constraint violations...
  Clock tree clk has 10 slew violations.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 12 slew violations below cell CTS_ccl_a_buf_00039 (a lib_cell CLKBUFX3) at (32.600,129.580), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00039/Y with a slew time target of 0.200ns. Achieved a slew time of 0.218ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 58 slew violations below cell CTS_ccl_a_buf_00017 (a lib_cell CLKBUFX4) at (44.400,47.500), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00017/Y with a slew time target of 0.200ns. Achieved a slew time of 0.213ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 64 slew violations below cell CTS_ccl_a_buf_00025 (a lib_cell CLKBUFX4) at (47.800,103.930), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00025/Y with a slew time target of 0.200ns. Achieved a slew time of 0.207ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 61 slew violations below cell CTS_ccl_a_buf_00015 (a lib_cell CLKBUFX4) at (55.800,133.000), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00015/Y with a slew time target of 0.200ns. Achieved a slew time of 0.206ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 61 slew violations below cell CTS_ccl_a_buf_00031 (a lib_cell CLKBUFX4) at (48.000,91.960), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00031/Y with a slew time target of 0.200ns. Achieved a slew time of 0.204ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 59 slew violations below cell CTS_ccl_a_buf_00032 (a lib_cell CLKBUFX4) at (51.200,103.930), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00032/Y with a slew time target of 0.200ns. Achieved a slew time of 0.203ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 63 slew violations below cell CTS_ccl_a_buf_00003 (a lib_cell CLKBUFX4) at (119.600,153.520), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00003/Y with a slew time target of 0.200ns. Achieved a slew time of 0.202ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 63 slew violations below cell CTS_ccl_a_buf_00021 (a lib_cell CLKBUFX4) at (32.600,62.890), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00021/Y with a slew time target of 0.200ns. Achieved a slew time of 0.202ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 65 slew violations below cell CTS_ccl_a_buf_00020 (a lib_cell CLKBUFX4) at (29.400,33.820), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00020/Y with a slew time target of 0.200ns. Achieved a slew time of 0.201ns.

Type 'man IMPCCOPT-1007' for more detail.
**WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 61 slew violations below cell CTS_ccl_a_buf_00019 (a lib_cell CLKBUFX4) at (90.200,40.660), in power domain auto-default with half corner default_emulate_delay_corner:both.late. The worst violation was at the pin CTS_ccl_a_buf_00019/Y with a slew time target of 0.200ns. Achieved a slew time of 0.201ns.

Type 'man IMPCCOPT-1007' for more detail.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:01.5 real=0:00:01.5)
Runtime done. (took cpu=0:00:48.5 real=0:00:49.0)
Runtime Summary
===============
Clock Runtime:  (40%) Core CTS          19.34 (Init 1.85, Construction 3.51, Implementation 10.39, eGRPC 1.31, PostConditioning 1.50, Other 0.77)
Clock Runtime:  (52%) CTS services      25.08 (RefinePlace 1.27, EarlyGlobalClock 0.95, NanoRoute 22.42, ExtractRC 0.44, TimingAnalysis 0.00)
Clock Runtime:   (7%) Other CTS          3.79 (Init 0.96, CongRepair/EGR-DP 1.42, TimingUpdate 1.42, Other 0.00)
Clock Runtime: (100%) Total             48.21

Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
*** CTS #1 [finish] (ccopt_design #1) : cpu/real = 0:00:47.7/0:00:48.1 (1.0), totSession cpu/real = 0:05:51.3/0:27:59.4 (0.2), mem = 2140.6M
Synthesizing clock trees with CCOpt done.
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1735.2M, totSessionCpu=0:05:51 **
**WARN: (IMPOPT-576):	296 nets have unplaced terms. 
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:05:51.3/0:27:59.4 (0.2), mem = 2138.6M
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	resetn : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	trap : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_valid : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_instr : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_ready : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_addr[31] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_addr[30] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_addr[29] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_addr[28] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_addr[27] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_addr[26] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_addr[25] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_addr[24] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_addr[23] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_addr[22] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_addr[21] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_addr[20] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_addr[19] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_addr[18] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1743.2M, totSessionCpu=0:05:53 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2156.7M)
Compute RC Scale Done ...
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2377.51)
Total number of fetched objects 10492
End delay calculation. (MEM=2373.02 CPU=0:00:01.5 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2373.02 CPU=0:00:01.9 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.4 real=0:00:02.0 totSessionCpu=0:05:56 mem=2373.0M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.568  |  2.490  |  1.568  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3396   |  3143   |  2037   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     21 (121)     |   -0.283   |     21 (121)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 81.588%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:05, real = 0:00:05, mem = 1865.6M, totSessionCpu=0:05:57 **
*** InitOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:05.4/0:00:05.4 (1.0), totSession cpu/real = 0:05:56.7/0:28:04.8 (0.2), mem = 2278.3M
** INFO : this run is activating low effort ccoptDesign flow
OPTC: m1 20.0 20.0
-congRepairInPostCTS false                 # bool, default=false, private
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:05:57.2/0:28:05.3 (0.2), mem = 2278.3M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal5 (z=5)  |         36 | default  |
+---------------+------------+----------+
| Metal5 (z=5)  |          4 | NDR_13   |
+---------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (1.1), totSession cpu/real = 0:05:57.3/0:28:05.3 (0.2), mem = 2278.3M
End: GigaOpt Route Type Constraints Refinement
*** Starting optimizing excluded clock nets MEM= 2278.3M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2278.3M) ***
*** Starting optimizing excluded clock nets MEM= 2278.3M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2278.3M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:05:57.3/0:28:05.4 (0.2), mem = 2278.3M
Info: 40 nets with fixed/cover wires excluded.
Info: 40 clock nets excluded from IPO operation.
*** DrvOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:05:57.9/0:28:06.0 (0.2), mem = 2278.4M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:05:58.1/0:28:06.2 (0.2), mem = 2294.4M
Info: 40 nets with fixed/cover wires excluded.
Info: 40 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    79|   285|    -0.34|     0|     0|     0.00|     0|     0|     0|     0|     1.57|     0.00|       0|       0|       0| 81.59%|          |         |
|     1|    81|    -0.34|     0|     0|     0.00|     0|     0|     0|     0|     1.79|     0.00|      68|       3|      12| 81.91%| 0:00:01.0|  2389.4M|
|     1|    81|    -0.34|     0|     0|     0.00|     0|     0|     0|     0|     1.79|     0.00|       0|       0|       0| 81.91%| 0:00:00.0|  2389.4M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal5 (z=5)  |         36 | default  |
+---------------+------------+----------+
| Metal5 (z=5)  |          4 | NDR_13   |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:00.6 real=0:00:01.0 mem=2389.4M) ***

*** Starting refinePlace (0:06:00 mem=2383.4M) ***
Total net bbox length = 2.141e+05 (1.073e+05 1.068e+05) (ext = 6.289e+04)
Move report: Detail placement moves 235 insts, mean move: 10.08 um, max move: 40.80 um 
	Max move on inst (FE_OFC551_n_2862): (64.80, 184.30) --> (105.60, 184.30)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2387.8MB
Summary Report:
Instances move: 235 (out of 9510 movable)
Instances flipped: 0
Mean displacement: 10.08 um
Max displacement: 40.80 um (Instance: FE_OFC551_n_2862) (64.8, 184.3) -> (105.6, 184.3)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 2.165e+05 (1.091e+05 1.073e+05) (ext = 6.289e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2387.8MB
*** Finished refinePlace (0:06:00 mem=2387.8M) ***
*** maximum move = 40.80 um ***
*** Finished re-routing un-routed nets (2384.8M) ***

*** Finish Physical Update (cpu=0:00:00.8 real=0:00:00.0 mem=2384.8M) ***
*** DrvOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:02.7/0:00:02.7 (1.0), totSession cpu/real = 0:06:00.8/0:28:08.9 (0.2), mem = 2301.7M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:10, real = 0:00:10, mem = 1866.1M, totSessionCpu=0:06:01 **
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 40 nets with fixed/cover wires excluded.
Info: 40 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:06:00.9/0:28:08.9 (0.2), mem = 2301.7M
*info: 40 clock nets excluded
*info: 66 no-driver nets excluded.
*info: 40 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+--------------------+---------+---------------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |     Worst View     |Pathgroup|                  End Point                  |
+--------+--------+---------+------------+--------+--------------------+---------+---------------------------------------------+
|   0.000|   0.000|   81.91%|   0:00:00.0| 2358.9M|default_emulate_view|       NA| NA                                          |
+--------+--------+---------+------------+--------+--------------------+---------+---------------------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2358.9M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2358.9M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal5 (z=5)  |         36 | default  |
+---------------+------------+----------+
| Metal5 (z=5)  |          4 | NDR_13   |
+---------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:06:02.3/0:28:10.3 (0.2), mem = 2299.8M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 40 nets with fixed/cover wires excluded.
Info: 40 clock nets excluded from IPO operation.
Begin: GigaOpt DRV Optimization
*** DrvOpt #3 [begin] (ccopt_design #1) : totSession cpu/real = 0:06:02.6/0:28:10.6 (0.2), mem = 2295.8M
Info: 40 nets with fixed/cover wires excluded.
Info: 40 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    43|   165|    -0.34|     0|     0|     0.00|     0|     0|     0|     0|     1.45|     0.00|       0|       0|       0| 81.91%|          |         |
|     1|    81|    -0.34|     0|     0|     0.00|     0|     0|     0|     0|     1.62|     0.00|      40|       0|       1| 82.09%| 0:00:00.0|  2387.3M|
|     1|    81|    -0.34|     0|     0|     0.00|     0|     0|     0|     0|     1.62|     0.00|       0|       0|       0| 82.09%| 0:00:00.0|  2387.3M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal5 (z=5)  |         36 | default  |
+---------------+------------+----------+
| Metal5 (z=5)  |          4 | NDR_13   |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:00.4 real=0:00:01.0 mem=2387.3M) ***

*** Starting refinePlace (0:06:04 mem=2384.3M) ***
Total net bbox length = 2.165e+05 (1.091e+05 1.074e+05) (ext = 6.289e+04)
Move report: Detail placement moves 87 insts, mean move: 21.65 um, max move: 69.98 um 
	Max move on inst (FE_OFC589_n_2283): (60.20, 174.04) --> (99.40, 204.82)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2387.3MB
Summary Report:
Instances move: 87 (out of 9550 movable)
Instances flipped: 0
Mean displacement: 21.65 um
Max displacement: 69.98 um (Instance: FE_OFC589_n_2283) (60.2, 174.04) -> (99.4, 204.82)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Total net bbox length = 2.180e+05 (1.102e+05 1.078e+05) (ext = 6.289e+04)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2387.3MB
*** Finished refinePlace (0:06:05 mem=2387.3M) ***
*** maximum move = 69.98 um ***
*** Finished re-routing un-routed nets (2384.3M) ***

*** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=2384.3M) ***
*** DrvOpt #3 [finish] (ccopt_design #1) : cpu/real = 0:00:02.4/0:00:02.4 (1.0), totSession cpu/real = 0:06:05.0/0:28:13.0 (0.2), mem = 2305.3M
End: GigaOpt DRV Optimization

------------------------------------------------------------------
     Summary (cpu=0.04min real=0.05min mem=2305.3M)
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.187  |  2.490  |  1.187  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3396   |  3143   |  2037   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     31 (141)     |   -0.283   |     31 (141)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 82.085%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:14, real = 0:00:14, mem = 1866.0M, totSessionCpu=0:06:05 **
Info: 40 nets with fixed/cover wires excluded.
Info: 40 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:06:05.6/0:28:13.7 (0.2), mem = 2354.7M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
Number of usable buffer cells above: 10
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 82.09
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   82.09%|        -|   0.000|   0.000|   0:00:00.0| 2360.7M|
|   81.50%|      162|   0.000|   0.000|   0:00:07.0| 2442.5M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 81.50
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal5 (z=5)  |         36 | default  |
+---------------+------------+----------+
| Metal5 (z=5)  |          4 | NDR_13   |
+---------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:08.0) (real = 0:00:08.0) **
*** AreaOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:08.0/0:00:08.0 (1.0), totSession cpu/real = 0:06:13.6/0:28:21.6 (0.2), mem = 2442.5M
End: Area Reclaim Optimization (cpu=0:00:08, real=0:00:08, mem=2318.47M, totSessionCpu=0:06:14).
Info: 40 nets with fixed/cover wires excluded.
Info: 40 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:06:13.8/0:28:21.8 (0.2), mem = 2375.7M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
Number of usable buffer cells above: 10
Reclaim Optimization WNS Slack 0.083  TNS Slack 0.000 Density 81.50
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   81.50%|        -|   0.083|   0.000|   0:00:00.0| 2375.7M|
|   81.50%|        0|   0.083|   0.000|   0:00:00.0| 2375.7M|
|   81.50%|        0|   0.083|   0.000|   0:00:00.0| 2375.7M|
|   81.47%|        8|   0.083|   0.000|   0:00:01.0| 2394.8M|
|   81.42%|       26|   0.083|   0.000|   0:00:01.0| 2399.3M|
|   81.42%|        0|   0.083|   0.000|   0:00:00.0| 2399.3M|
|   81.42%|        0|   0.083|   0.000|   0:00:00.0| 2399.3M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.083  TNS Slack 0.000 Density 81.42
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal5 (z=5)  |         36 | default  |
+---------------+------------+----------+
| Metal5 (z=5)  |          4 | NDR_13   |
+---------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 34 skipped = 0, called in commitmove = 26, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:02.2) (real = 0:00:02.0) **
*** Starting refinePlace (0:06:16 mem=2399.3M) ***
Total net bbox length = 2.137e+05 (1.070e+05 1.067e+05) (ext = 6.289e+04)
Move report: Detail placement moves 163 insts, mean move: 4.08 um, max move: 18.40 um 
	Max move on inst (g187218): (83.00, 179.17) --> (101.40, 179.17)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2402.4MB
Summary Report:
Instances move: 163 (out of 9418 movable)
Instances flipped: 0
Mean displacement: 4.08 um
Max displacement: 18.40 um (Instance: g187218) (83, 179.17) -> (101.4, 179.17)
	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: NAND3X1
Total net bbox length = 2.144e+05 (1.074e+05 1.070e+05) (ext = 6.289e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2402.4MB
*** Finished refinePlace (0:06:16 mem=2402.4M) ***
*** maximum move = 18.40 um ***
*** Finished re-routing un-routed nets (2399.4M) ***

*** Finish Physical Update (cpu=0:00:00.6 real=0:00:00.0 mem=2399.4M) ***
*** AreaOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:02.7/0:00:02.8 (1.0), totSession cpu/real = 0:06:16.5/0:28:24.6 (0.2), mem = 2399.4M
End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:02, mem=2319.28M, totSessionCpu=0:06:17).
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
Starting local wire reclaim
*** Starting refinePlace (0:06:17 mem=2319.3M) ***
**WARN: [IO pin not placed] clk
**WARN: [IO pin not placed] resetn
**WARN: [IO pin not placed] trap
**WARN: [IO pin not placed] mem_valid
**WARN: [IO pin not placed] mem_instr
**WARN: [IO pin not placed] mem_ready
**WARN: [IO pin not placed] mem_addr[31]
**WARN: [IO pin not placed] mem_addr[30]
**WARN: [IO pin not placed] mem_addr[29]
**WARN: [IO pin not placed] mem_addr[28]
**WARN: [IO pin not placed] ...
**WARN: [IO pin not placed] The ratio of IO pins are not placed: 409 / 409 = 100.00%
*** Finished SKP initialization (cpu=0:00:00.6, real=0:00:01.0)***
Timing cost in AAE based: 903.7599204382131575
Move report: Detail placement moves 2095 insts, mean move: 4.69 um, max move: 45.54 um 
	Max move on inst (FE_OFC129_n_2261): (91.00, 160.36) --> (69.40, 184.30)
	Runtime: CPU: 0:00:08.5 REAL: 0:00:09.0 MEM: 2342.9MB
Summary Report:
Instances move: 2095 (out of 9418 movable)
Instances flipped: 0
Mean displacement: 4.69 um
Max displacement: 45.54 um (Instance: FE_OFC129_n_2261) (91, 160.36) -> (69.4, 184.3)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Runtime: CPU: 0:00:08.6 REAL: 0:00:09.0 MEM: 2342.9MB
*** Finished refinePlace (0:06:25 mem=2342.9M) ***
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2301.36)
Total number of fetched objects 10471
End delay calculation. (MEM=2329.3 CPU=0:00:01.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2329.3 CPU=0:00:01.9 REAL=0:00:01.0)
eGR doReRoute: optGuide
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 4578 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 392004
[NR-eGR] #PG Blockages       : 4578
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 40  Num Prerouted Wires = 9034
[NR-eGR] Read 10340 nets ( ignored 40 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 10300
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10300 net(s) in layer range [1, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.657657e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)         8( 0.14%)         0( 0.00%)   ( 0.14%) 
[NR-eGR]  Metal2 ( 2)         5( 0.03%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        13( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)         13460  38764 
[NR-eGR]  Metal2   (2V)         62007  26421 
[NR-eGR]  Metal3   (3H)         60477   6267 
[NR-eGR]  Metal4   (4V)         29954   2145 
[NR-eGR]  Metal5   (5H)         12437    570 
[NR-eGR]  Metal6   (6V)          3084      0 
[NR-eGR]  Metal7   (7H)             0      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       181420  74167 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 211440um
[NR-eGR] Total length: 181420um, number of vias: 74167
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.74 sec, Real: 0.74 sec, Curr Mem: 2283.73 MB )
Extraction called for design 'picorv32' of instances=9457 and nets=10644 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2275.727M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:06:29.5/0:28:37.5 (0.2), mem = 2294.8M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal5 (z=5)  |         36 | default  |
+---------------+------------+----------+
| Metal5 (z=5)  |          4 | NDR_13   |
+---------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.1/0:00:00.0 (1.2), totSession cpu/real = 0:06:29.5/0:28:37.5 (0.2), mem = 2294.8M
End: GigaOpt Route Type Constraints Refinement
skip EGR on cluster skew clock nets.
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2292.8)
Total number of fetched objects 10471
End delay calculation. (MEM=2334.47 CPU=0:00:01.6 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2334.47 CPU=0:00:01.9 REAL=0:00:02.0)
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #4 [begin] (ccopt_design #1) : totSession cpu/real = 0:06:32.2/0:28:40.2 (0.2), mem = 2334.5M
Info: 40 nets with fixed/cover wires excluded.
Info: 40 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    71|   296|    -0.35|     0|     0|     0.00|     0|     0|     0|     0|     1.48|     0.00|       0|       0|       0| 81.42%|          |         |
|     1|    81|    -0.35|     0|     0|     0.00|     0|     0|     0|     0|     1.69|     0.00|      61|       0|      13| 81.70%| 0:00:00.0|  2407.4M|
|     1|    81|    -0.35|     0|     0|     0.00|     0|     0|     0|     0|     1.69|     0.00|       0|       0|       0| 81.70%| 0:00:00.0|  2407.4M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal5 (z=5)  |         36 | default  |
+---------------+------------+----------+
| Metal5 (z=5)  |          4 | NDR_13   |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=2407.4M) ***

*** DrvOpt #4 [finish] (ccopt_design #1) : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:06:33.6/0:28:41.6 (0.2), mem = 2320.3M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:06:34 mem=2320.3M) ***

Starting Small incrNP...
Density distribution unevenness ratio = 9.802%

Density distribution unevenness ratio = 8.501%
Move report: incrNP moves 1208 insts, mean move: 5.45 um, max move: 40.89 um 
	Max move on inst (FE_OFC622_n_3524): (84.00, 143.26) --> (75.60, 175.75)
Finished incrNP (cpu=0:00:01.1, real=0:00:01.0, mem=2321.7M)
End of Small incrNP (cpu=0:00:01.1, real=0:00:01.0)
Move report: Detail placement moves 1914 insts, mean move: 1.89 um, max move: 20.91 um 
	Max move on inst (FE_OFC718_n_2261): (83.20, 165.49) --> (102.40, 167.20)
	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 2328.7MB
Summary Report:
Instances move: 2713 (out of 9479 movable)
Instances flipped: 0
Mean displacement: 3.43 um
Max displacement: 48.84 um (Instance: FE_OFC622_n_3524) (84, 143.26) -> (76.2, 184.3)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 2328.7MB
*** Finished refinePlace (0:06:35 mem=2328.7M) ***
Register exp ratio and priority group on 0 nets on 10532 nets : 

Active setup views:
 default_emulate_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'picorv32' of instances=9518 and nets=10705 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 2306.312M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2308.33)
Total number of fetched objects 10532
End delay calculation. (MEM=2336.27 CPU=0:00:01.5 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2336.27 CPU=0:00:01.9 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.7 real=0:00:02.0 totSessionCpu=0:06:39 mem=2336.3M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:47, real = 0:00:47, mem = 1875.7M, totSessionCpu=0:06:39 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.687  |  2.492  |  1.687  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3396   |  3143   |  2037   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (81)      |   -0.290   |      1 (81)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 81.701%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:48, real = 0:00:50, mem = 1872.2M, totSessionCpu=0:06:40 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
WARNING   IMPOPT-665         296  %s : Net has unplaced terms or is connec...
ERROR     IMPCCOPT-2215        1  The route/traversal graph for net '%s' i...
WARNING   IMPCCOPT-2245        1  Cannot perform post-route optimization o...
WARNING   IMPCCOPT-1007       10  Did not meet the max transition constrai...
WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
WARNING   IMPPSP-1003         12  Found use of '%s'. This will continue to...
*** Message Summary: 323 warning(s), 1 error(s)

*** ccopt_design #1 [finish] : cpu/real = 0:01:37.1/0:01:39.3 (1.0), totSession cpu/real = 0:06:39.8/0:28:49.7 (0.2), mem = 2305.7M
#% End ccopt_design (date=01/18 22:48:02, total cpu=0:01:37, real=0:01:39, peak res=1944.1M, current mem=1758.4M)
<CMD> optDesign -postCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1758.4M, totSessionCpu=0:06:45 **
**WARN: (IMPOPT-576):	296 nets have unplaced terms. 
*** optDesign #1 [begin] : totSession cpu/real = 0:06:44.8/0:29:59.6 (0.2), mem = 2211.8M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:06:44.8/0:29:59.6 (0.2), mem = 2211.8M
**INFO: User settings:
setDesignMode -process                              45
setExtractRCMode -coupling_c_th                     0.1
setExtractRCMode -engine                            preRoute
setExtractRCMode -relative_c_th                     1
setExtractRCMode -total_c_th                        0
setUsefulSkewMode -ecoRoute                         false
setUsefulSkewMode -maxAllowedDelay                  1
setUsefulSkewMode -noBoundary                       false
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setDelayCalMode -socv_accuracy_mode                 low
setOptMode -activeSetupViews                        { default_emulate_view }
setOptMode -allEndPoints                            true
setOptMode -autoSetupViews                          { default_emulate_view}
setOptMode -autoTDGRSetupViews                      { default_emulate_view}
setOptMode -drcMargin                               0
setOptMode -effort                                  high
setOptMode -fixDrc                                  true
setOptMode -holdTargetSlack                         0
setOptMode -leakageToDynamicRatio                   1
setOptMode -maxDensity                              0.95
setOptMode -optimizeFF                              true
setOptMode -powerEffort                             none
setOptMode -preserveAllSequential                   false
setOptMode -reclaimArea                             true
setOptMode -setupTargetSlack                        0
setOptMode -simplifyNetlist                         true
setOptMode -usefulSkew                              true
setPlaceMode -place_detail_check_route              false
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  false
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         false
setPlaceMode -place_global_cong_effort              high
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            false
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setAnalysisMode -analysisType                       single
setAnalysisMode -checkType                          setup
setAnalysisMode -clkSrcPath                         true
setAnalysisMode -clockPropagation                   sdcControl
setAnalysisMode -usefulSkew                         true
setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
setRouteMode -earlyGlobalMaxRouteLayer              11
setRouteMode -earlyGlobalMinRouteLayer              1
setRouteMode -earlyGlobalRoutePartitionPinGuide     true

Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	resetn : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	trap : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_valid : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_instr : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_ready : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_addr[31] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_addr[30] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_addr[29] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_addr[28] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_addr[27] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_addr[26] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_addr[25] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_addr[24] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_addr[23] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_addr[22] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_addr[21] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_addr[20] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_addr[19] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_addr[18] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1766.2M, totSessionCpu=0:06:46 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2229.8M)
Compute RC Scale Done ...

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.687  |  2.492  |  1.687  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3396   |  3143   |  2037   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (81)      |   -0.290   |      1 (81)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 81.701%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1870.1M, totSessionCpu=0:06:48 **
*** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:03.2/0:00:03.2 (1.0), totSession cpu/real = 0:06:48.0/0:30:02.8 (0.2), mem = 2323.6M
** INFO : this run is activating low effort ccoptDesign flow
OPTC: m1 20.0 20.0
-congRepairInPostCTS false                 # bool, default=false, private
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (optDesign #1) : totSession cpu/real = 0:06:48.5/0:30:03.3 (0.2), mem = 2323.6M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal5 (z=5)  |         36 | default  |
+---------------+------------+----------+
| Metal5 (z=5)  |          4 | NDR_13   |
+---------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (optDesign #1) : cpu/real = 0:00:00.1/0:00:00.0 (1.0), totSession cpu/real = 0:06:48.6/0:30:03.3 (0.2), mem = 2323.6M
End: GigaOpt Route Type Constraints Refinement
*** Starting optimizing excluded clock nets MEM= 2323.6M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2323.6M) ***
*** Starting optimizing excluded clock nets MEM= 2323.6M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2323.6M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:06:48.6/0:30:03.4 (0.2), mem = 2323.6M
Info: 40 nets with fixed/cover wires excluded.
Info: 40 clock nets excluded from IPO operation.
*** DrvOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.6/0:00:00.6 (1.0), totSession cpu/real = 0:06:49.2/0:30:04.0 (0.2), mem = 2323.8M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:06:49.4/0:30:04.2 (0.2), mem = 2323.8M
Info: 40 nets with fixed/cover wires excluded.
Info: 40 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     1|    81|    -0.35|     0|     0|     0.00|     0|     0|     0|     0|     1.69|     0.00|       0|       0|       0| 81.70%|          |         |
|     1|    81|    -0.35|     0|     0|     0.00|     0|     0|     0|     0|     1.69|     0.00|       0|       0|       0| 81.70%| 0:00:00.0|  2381.0M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal5 (z=5)  |         36 | default  |
+---------------+------------+----------+
| Metal5 (z=5)  |          4 | NDR_13   |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=2381.0M) ***

*** DrvOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:06:50.8/0:30:05.6 (0.2), mem = 2323.9M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1869.7M, totSessionCpu=0:06:51 **
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 40 nets with fixed/cover wires excluded.
Info: 40 clock nets excluded from IPO operation.
*** GlobalOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:06:50.9/0:30:05.6 (0.2), mem = 2321.9M
*info: 40 clock nets excluded
*info: 66 no-driver nets excluded.
*info: 40 nets with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+--------------------+---------+---------------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |     Worst View     |Pathgroup|                  End Point                  |
+--------+--------+---------+------------+--------+--------------------+---------+---------------------------------------------+
|   0.000|   0.000|   81.70%|   0:00:00.0| 2381.2M|default_emulate_view|       NA| NA                                          |
+--------+--------+---------+------------+--------+--------------------+---------+---------------------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2381.2M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2381.2M) ***
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal5 (z=5)  |         36 | default  |
+---------------+------------+----------+
| Metal5 (z=5)  |          4 | NDR_13   |
+---------------+------------+----------+
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:06:52.3/0:30:07.0 (0.2), mem = 2321.1M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 40 nets with fixed/cover wires excluded.
Info: 40 clock nets excluded from IPO operation.
Begin: GigaOpt DRV Optimization
*** DrvOpt #3 [begin] (optDesign #1) : totSession cpu/real = 0:06:52.5/0:30:07.3 (0.2), mem = 2317.1M
Info: 40 nets with fixed/cover wires excluded.
Info: 40 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     1|    81|    -0.35|     0|     0|     0.00|     0|     0|     0|     0|     1.69|     0.00|       0|       0|       0| 81.70%|          |         |
|     1|    81|    -0.35|     0|     0|     0.00|     0|     0|     0|     0|     1.69|     0.00|       0|       0|       0| 81.70%| 0:00:00.0|  2380.3M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal5 (z=5)  |         36 | default  |
+---------------+------------+----------+
| Metal5 (z=5)  |          4 | NDR_13   |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=2380.3M) ***

*** DrvOpt #3 [finish] (optDesign #1) : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:06:53.9/0:30:08.7 (0.2), mem = 2323.3M
End: GigaOpt DRV Optimization

------------------------------------------------------------------
     Summary (cpu=0.02min real=0.02min mem=2323.3M)
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.687  |  2.492  |  1.687  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3396   |  3143   |  2037   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (81)      |   -0.290   |      1 (81)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 81.701%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:10, real = 0:00:10, mem = 1866.5M, totSessionCpu=0:06:54 **
Info: 40 nets with fixed/cover wires excluded.
Info: 40 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:06:54.6/0:30:09.3 (0.2), mem = 2374.7M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
Number of usable buffer cells above: 10
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 81.70
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   81.70%|        -|   0.000|   0.000|   0:00:00.0| 2380.7M|
|   81.49%|       61|   0.000|   0.000|   0:00:06.0| 2462.0M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 81.49
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal5 (z=5)  |         36 | default  |
+---------------+------------+----------+
| Metal5 (z=5)  |          4 | NDR_13   |
+---------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:06.8) (real = 0:00:07.0) **
*** AreaOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:06.9/0:00:06.8 (1.0), totSession cpu/real = 0:07:01.4/0:30:16.2 (0.2), mem = 2462.0M
End: Area Reclaim Optimization (cpu=0:00:07, real=0:00:07, mem=2340.92M, totSessionCpu=0:07:01).
Info: 40 nets with fixed/cover wires excluded.
Info: 40 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:07:01.6/0:30:16.4 (0.2), mem = 2398.2M
Usable buffer cells for single buffer setup transform:
CLKBUFX2 BUFX2 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX20 
Number of usable buffer cells above: 10
Reclaim Optimization WNS Slack 0.083  TNS Slack 0.000 Density 81.49
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   81.49%|        -|   0.083|   0.000|   0:00:00.0| 2398.2M|
|   81.49%|        0|   0.083|   0.000|   0:00:01.0| 2398.2M|
|   81.49%|        0|   0.083|   0.000|   0:00:00.0| 2398.2M|
|   81.42%|       16|   0.083|   0.000|   0:00:00.0| 2421.8M|
|   81.39%|       11|   0.083|   0.000|   0:00:01.0| 2421.8M|
|   81.39%|        0|   0.083|   0.000|   0:00:00.0| 2421.8M|
|   81.39%|        0|   0.083|   0.000|   0:00:00.0| 2421.8M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.083  TNS Slack 0.000 Density 81.39
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal5 (z=5)  |         36 | default  |
+---------------+------------+----------+
| Metal5 (z=5)  |          4 | NDR_13   |
+---------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 18 skipped = 0, called in commitmove = 11, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:01.9) (real = 0:00:02.0) **
*** Starting refinePlace (0:07:04 mem=2421.8M) ***
Total net bbox length = 2.113e+05 (1.062e+05 1.052e+05) (ext = 6.291e+04)
Move report: Detail placement moves 30 insts, mean move: 2.50 um, max move: 6.40 um 
	Max move on inst (FE_OFC763_n_2775): (36.00, 98.80) --> (29.60, 98.80)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2424.8MB
Summary Report:
Instances move: 30 (out of 9411 movable)
Instances flipped: 0
Mean displacement: 2.50 um
Max displacement: 6.40 um (Instance: FE_OFC763_n_2775) (36, 98.8) -> (29.6, 98.8)
	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: INVX2
Total net bbox length = 2.114e+05 (1.062e+05 1.052e+05) (ext = 6.291e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 2424.8MB
*** Finished refinePlace (0:07:04 mem=2424.8M) ***
*** maximum move = 6.40 um ***
*** Finished re-routing un-routed nets (2421.8M) ***

*** Finish Physical Update (cpu=0:00:00.6 real=0:00:01.0 mem=2421.8M) ***
*** AreaOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:02.5/0:00:02.5 (1.0), totSession cpu/real = 0:07:04.1/0:30:18.9 (0.2), mem = 2421.8M
End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=2340.73M, totSessionCpu=0:07:04).
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
postCtsLateCongRepair #1 0
Starting local wire reclaim
*** Starting refinePlace (0:07:04 mem=2340.7M) ***
**WARN: [IO pin not placed] clk
**WARN: [IO pin not placed] resetn
**WARN: [IO pin not placed] trap
**WARN: [IO pin not placed] mem_valid
**WARN: [IO pin not placed] mem_instr
**WARN: [IO pin not placed] mem_ready
**WARN: [IO pin not placed] mem_addr[31]
**WARN: [IO pin not placed] mem_addr[30]
**WARN: [IO pin not placed] mem_addr[29]
**WARN: [IO pin not placed] mem_addr[28]
**WARN: [IO pin not placed] ...
**WARN: [IO pin not placed] The ratio of IO pins are not placed: 409 / 409 = 100.00%
*** Finished SKP initialization (cpu=0:00:00.6, real=0:00:00.0)***
Timing cost in AAE based: 903.0863475240403204
Move report: Detail placement moves 1314 insts, mean move: 3.67 um, max move: 27.24 um 
	Max move on inst (FE_OFC505_n_2690): (60.40, 184.30) --> (40.00, 191.14)
	Runtime: CPU: 0:00:08.4 REAL: 0:00:08.0 MEM: 2370.8MB
Summary Report:
Instances move: 1314 (out of 9411 movable)
Instances flipped: 0
Mean displacement: 3.67 um
Max displacement: 27.24 um (Instance: FE_OFC505_n_2690) (60.4, 184.3) -> (40, 191.14)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Runtime: CPU: 0:00:08.4 REAL: 0:00:08.0 MEM: 2370.8MB
*** Finished refinePlace (0:07:13 mem=2370.8M) ***
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2323.24)
Total number of fetched objects 10464
End delay calculation. (MEM=2351.18 CPU=0:00:01.6 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2351.18 CPU=0:00:01.9 REAL=0:00:02.0)
eGR doReRoute: optGuide
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 4578 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 391906
[NR-eGR] #PG Blockages       : 4578
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 40  Num Prerouted Wires = 9034
[NR-eGR] Read 10333 nets ( ignored 40 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 10293
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 10293 net(s) in layer range [1, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.657110e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  Metal1 ( 1)        17( 0.31%)         0( 0.00%)   ( 0.31%) 
[NR-eGR]  Metal2 ( 2)         5( 0.03%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  Metal3 ( 3)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        23( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  Metal1   (1H)         13546  38705 
[NR-eGR]  Metal2   (2V)         62584  26261 
[NR-eGR]  Metal3   (3H)         61299   6095 
[NR-eGR]  Metal4   (4V)         28788   2026 
[NR-eGR]  Metal5   (5H)         11676    585 
[NR-eGR]  Metal6   (6V)          3356      4 
[NR-eGR]  Metal7   (7H)            50      0 
[NR-eGR]  Metal8   (8V)             0      0 
[NR-eGR]  Metal9   (9H)             0      0 
[NR-eGR]  Metal10  (10V)            0      0 
[NR-eGR]  Metal11  (11H)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total       181300  73676 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 210705um
[NR-eGR] Total length: 181300um, number of vias: 73676
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.74 sec, Real: 0.74 sec, Curr Mem: 2305.80 MB )
Extraction called for design 'picorv32' of instances=9450 and nets=10637 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 2298.797M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] (optDesign #1) : totSession cpu/real = 0:07:16.8/0:30:31.6 (0.2), mem = 2317.9M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal5 (z=5)  |         36 | default  |
+---------------+------------+----------+
| Metal5 (z=5)  |          4 | NDR_13   |
+---------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (1.0), totSession cpu/real = 0:07:16.9/0:30:31.6 (0.2), mem = 2317.9M
End: GigaOpt Route Type Constraints Refinement
skip EGR on cluster skew clock nets.
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2315.88)
Total number of fetched objects 10464
End delay calculation. (MEM=2357.54 CPU=0:00:01.6 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2357.54 CPU=0:00:01.9 REAL=0:00:02.0)
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #4 [begin] (optDesign #1) : totSession cpu/real = 0:07:19.6/0:30:34.3 (0.2), mem = 2357.5M
Info: 40 nets with fixed/cover wires excluded.
Info: 40 clock nets excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    28|   272|    -0.35|     0|     0|     0.00|     0|     0|     0|     0|     1.64|     0.00|       0|       0|       0| 81.39%|          |         |
|     1|    81|    -0.35|     0|     0|     0.00|     0|     0|     0|     0|     1.89|     0.00|      25|       0|      10| 81.51%| 0:00:00.0|  2446.0M|
|     1|    81|    -0.35|     0|     0|     0.00|     0|     0|     0|     0|     1.89|     0.00|       0|       0|       0| 81.51%| 0:00:00.0|  2446.0M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal5 (z=5)  |         36 | default  |
+---------------+------------+----------+
| Metal5 (z=5)  |          4 | NDR_13   |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:00.8 real=0:00:00.0 mem=2446.0M) ***

*** DrvOpt #4 [finish] (optDesign #1) : cpu/real = 0:00:01.4/0:00:01.4 (1.0), totSession cpu/real = 0:07:20.9/0:30:35.7 (0.2), mem = 2342.0M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:07:21 mem=2342.0M) ***

Starting Small incrNP...
Density distribution unevenness ratio = 8.461%

Density distribution unevenness ratio = 7.651%
Move report: incrNP moves 1426 insts, mean move: 5.77 um, max move: 28.77 um 
	Max move on inst (genblk1.pcpi_mul_mul_2366_47_g13560): (185.40, 196.27) --> (202.20, 208.24)
Finished incrNP (cpu=0:00:01.2, real=0:00:02.0, mem=2345.7M)
End of Small incrNP (cpu=0:00:01.2, real=0:00:02.0)
Move report: Detail placement moves 1392 insts, mean move: 1.54 um, max move: 15.60 um 
	Max move on inst (genblk2.pcpi_div_minus_2488_26_Y_minus_2490_26_g523): (165.80, 117.61) --> (181.40, 117.61)
	Runtime: CPU: 0:00:00.7 REAL: 0:00:00.0 MEM: 2352.6MB
Summary Report:
Instances move: 2306 (out of 9436 movable)
Instances flipped: 0
Mean displacement: 4.22 um
Max displacement: 28.77 um (Instance: genblk1.pcpi_mul_mul_2366_47_g13560) (185.4, 196.27) -> (202.2, 208.24)
	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVX1
Runtime: CPU: 0:00:01.9 REAL: 0:00:02.0 MEM: 2352.6MB
*** Finished refinePlace (0:07:23 mem=2352.6M) ***
Register exp ratio and priority group on 0 nets on 10489 nets : 

Active setup views:
 default_emulate_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'picorv32' of instances=9475 and nets=10662 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design picorv32.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 2329.250M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=2331.27)
Total number of fetched objects 10489
End delay calculation. (MEM=2359.21 CPU=0:00:01.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2359.21 CPU=0:00:01.9 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.6 real=0:00:02.0 totSessionCpu=0:07:26 mem=2359.2M)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:41, real = 0:00:41, mem = 1882.0M, totSessionCpu=0:07:26 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.891  |  2.466  |  1.891  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3396   |  3143   |  2037   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (81)      |   -0.290   |      1 (81)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 81.509%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:42, real = 0:00:44, mem = 1883.1M, totSessionCpu=0:07:27 **
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #1 [finish] : cpu/real = 0:00:42.4/0:00:43.7 (1.0), totSession cpu/real = 0:07:27.1/0:30:43.2 (0.2), mem = 2328.6M
<CMD> report_power > report_power_step14.txt
env CDS_WORKAREA is set to /home/p/paschalk
Using Power View: default_emulate_view.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1885.20MB/3815.39MB/1943.03MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1885.20MB/3815.39MB/1943.03MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1885.20MB/3815.39MB/1943.03MB)

Begin Processing Signal Activity


Starting Levelizing
2024-Jan-18 22:50:09 (2024-Jan-18 20:50:09 GMT)
2024-Jan-18 22:50:09 (2024-Jan-18 20:50:09 GMT): 10%
2024-Jan-18 22:50:09 (2024-Jan-18 20:50:09 GMT): 20%
2024-Jan-18 22:50:09 (2024-Jan-18 20:50:09 GMT): 30%
2024-Jan-18 22:50:09 (2024-Jan-18 20:50:09 GMT): 40%
2024-Jan-18 22:50:09 (2024-Jan-18 20:50:09 GMT): 50%
2024-Jan-18 22:50:09 (2024-Jan-18 20:50:09 GMT): 60%
2024-Jan-18 22:50:09 (2024-Jan-18 20:50:09 GMT): 70%
2024-Jan-18 22:50:09 (2024-Jan-18 20:50:09 GMT): 80%
2024-Jan-18 22:50:09 (2024-Jan-18 20:50:09 GMT): 90%

Finished Levelizing
2024-Jan-18 22:50:09 (2024-Jan-18 20:50:09 GMT)

Starting Activity Propagation
2024-Jan-18 22:50:09 (2024-Jan-18 20:50:09 GMT)
2024-Jan-18 22:50:09 (2024-Jan-18 20:50:09 GMT): 10%
2024-Jan-18 22:50:09 (2024-Jan-18 20:50:09 GMT): 20%

Finished Activity Propagation
2024-Jan-18 22:50:10 (2024-Jan-18 20:50:10 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1885.21MB/3815.39MB/1943.03MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2024-Jan-18 22:50:10 (2024-Jan-18 20:50:10 GMT)
 ... Calculating switching power
2024-Jan-18 22:50:10 (2024-Jan-18 20:50:10 GMT): 10%
2024-Jan-18 22:50:10 (2024-Jan-18 20:50:10 GMT): 20%
2024-Jan-18 22:50:10 (2024-Jan-18 20:50:10 GMT): 30%
2024-Jan-18 22:50:10 (2024-Jan-18 20:50:10 GMT): 40%
2024-Jan-18 22:50:10 (2024-Jan-18 20:50:10 GMT): 50%
 ... Calculating internal and leakage power
2024-Jan-18 22:50:10 (2024-Jan-18 20:50:10 GMT): 60%
2024-Jan-18 22:50:10 (2024-Jan-18 20:50:10 GMT): 70%
2024-Jan-18 22:50:10 (2024-Jan-18 20:50:10 GMT): 80%
2024-Jan-18 22:50:10 (2024-Jan-18 20:50:10 GMT): 90%

Finished Calculating power
2024-Jan-18 22:50:11 (2024-Jan-18 20:50:11 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1885.21MB/3815.39MB/1943.03MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1885.21MB/3815.39MB/1943.03MB)

Ended Power Analysis: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=1885.21MB/3815.39MB/1943.03MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1885.21MB/3815.39MB/1943.03MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.35-s114_1 (64bit) 10/13/2022 12:11 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2024-Jan-18 22:50:11 (2024-Jan-18 20:50:11 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: picorv32
*
*	Liberty Libraries used:
*	        default_emulate_view: /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.69840156 	   70.1492%
Total Switching Power:       0.29651682 	   29.7829%
Total Leakage Power:         0.00067646 	    0.0679%
Total Power:                 0.99559484
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.4824     0.04897   0.0002716      0.5316        53.4
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                     0.2019       0.162   0.0004005      0.3643       36.59
Clock (Combinational)            0.01406     0.08556   4.396e-06     0.09963       10.01
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                             0.6984      0.2965   0.0006765      0.9956         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.6984      0.2965   0.0006765      0.9956         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                              0.01406     0.08556   4.396e-06     0.09963       10.01
-----------------------------------------------------------------------------------------
Total                            0.01406     0.08556   4.396e-06     0.09963       10.01
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.010000 usec 
Clock Toggle Rate:   200.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:       CTS_ccl_a_buf_00017 (CLKBUFX4):         0.002916
*              Highest Leakage Power: genblk1.pcpi_mul_rs2_reg[9] (EDFFHQX8):         3.71e-07
*                Total Cap:      2.43102e-11 F
*                Total instances in design:  9475
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1886.75MB/3815.39MB/1943.03MB)

<CMD> report_area > report_area_step14.txt
<CMD> report_timing > report_timing_step14.txt
<CMD> report_power > report_power_step14.txt
env CDS_WORKAREA is set to /home/p/paschalk
Using Power View: default_emulate_view.
Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1886.81MB/3815.39MB/1943.03MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.35-s114_1 (64bit) 10/13/2022 12:11 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2024-Jan-18 22:50:31 (2024-Jan-18 20:50:31 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: picorv32
*
*	Liberty Libraries used:
*	        default_emulate_view: /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.69840156 	   70.1492%
Total Switching Power:       0.29651682 	   29.7829%
Total Leakage Power:         0.00067646 	    0.0679%
Total Power:                 0.99559484
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.4824     0.04897   0.0002716      0.5316        53.4
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                     0.2019       0.162   0.0004005      0.3643       36.59
Clock (Combinational)            0.01406     0.08556   4.396e-06     0.09963       10.01
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                             0.6984      0.2965   0.0006765      0.9956         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.6984      0.2965   0.0006765      0.9956         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                              0.01406     0.08556   4.396e-06     0.09963       10.01
-----------------------------------------------------------------------------------------
Total                            0.01406     0.08556   4.396e-06     0.09963       10.01
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.010000 usec 
Clock Toggle Rate:   200.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:       CTS_ccl_a_buf_00017 (CLKBUFX4):         0.002916
*              Highest Leakage Power: genblk1.pcpi_mul_rs2_reg[9] (EDFFHQX8):         3.71e-07
*                Total Cap:      2.43102e-11 F
*                Total instances in design:  9475
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1887.58MB/3815.39MB/1943.03MB)

<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setNanoRouteMode -quiet -drouteUseMultiCutViaEffort medium
<CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven 0
<CMD> setNanoRouteMode -quiet -routeWithSiDriven 0
<CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 11
#WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
#WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1776.90 (MB), peak = 1945.02 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#**INFO: setDesignMode -flowEffort standard
#**INFO: setDesignMode -powerEffort none
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -droutePostRouteSpreadWire     1
setNanoRouteMode -droutePostRouteWidenWireRule  LEFSpecialRouteSpec
setNanoRouteMode -drouteUseMultiCutViaEffort    medium
setNanoRouteMode -extractThirdPartyCompatible   false
setNanoRouteMode -grouteExpTdStdDelay           41.7
setNanoRouteMode -routeBottomRoutingLayer       1
setNanoRouteMode -routeTopRoutingLayer          11
setNanoRouteMode -routeWithSiDriven             false
setNanoRouteMode -routeWithTimingDriven         false
setNanoRouteMode -timingEngine                  {}
setDesignMode -process                          45
setExtractRCMode -coupling_c_th                 0.1
setExtractRCMode -engine                        preRoute
setExtractRCMode -relative_c_th                 1
setExtractRCMode -total_c_th                    0
setDelayCalMode -enable_high_fanout             true
setDelayCalMode -engine                         aae
setDelayCalMode -ignoreNetLoad                  false
setDelayCalMode -socv_accuracy_mode             low
setSIMode -separate_delta_delay_on_data         true

#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=2239.6M, init mem=2239.6M)
*info: Placed = 9475           (Fixed = 39)
*info: Unplaced = 0           
Placement Density:81.51%(31833/39055)
Placement Density (including fixed std cells):81.51%(31833/39055)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=2239.6M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (40) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2239.6M) ***

globalDetailRoute

#Start globalDetailRoute on Thu Jan 18 22:55:49 2024
#
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=10662)
#NanoRoute Version 21.35-s114_1 NR220912-2004/21_15-UB
#Total number of trivial nets (e.g. < 2 pins) = 303 (skipped).
#Total number of routable nets = 10359.
#Total number of nets in the design = 10662.
#10340 routable nets do not have any wires.
#19 routable nets have routed wires.
#10340 nets will be global routed.
#21 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#19 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Start routing data preparation on Thu Jan 18 22:55:49 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.900.
#Voltage range [0.000 - 0.900] has 10587 nets.
#Voltage range [0.900 - 0.900] has 1 net.
#Voltage range [0.000 - 0.000] has 74 nets.
#Build and mark too close pins for the same net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1781.57 (MB), peak = 1945.02 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1836.37 (MB), peak = 1945.02 (MB)
#
#Connectivity extraction summary:
#40 routed net(s) are imported.
#10319 (96.78%) nets are without wires.
#303 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 10662.
#
#
#Finished routing data preparation on Thu Jan 18 22:55:56 2024
#
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 58.82 (MB)
#Total memory = 1836.43 (MB)
#Peak memory = 1945.02 (MB)
#
#
#Start global routing on Thu Jan 18 22:55:56 2024
#
#
#Start global routing initialization on Thu Jan 18 22:55:56 2024
#
#Number of eco nets is 21
#
#Start global routing data preparation on Thu Jan 18 22:55:56 2024
#
#Start routing resource analysis on Thu Jan 18 22:55:56 2024
#
#Routing resource analysis is done on Thu Jan 18 22:55:57 2024
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         H         318         875        6400    66.22%
#  Metal2         V        1079          64        6400     2.72%
#  Metal3         H        1168          25        6400     0.00%
#  Metal4         V        1086          57        6400     2.72%
#  Metal5         H        1170          23        6400     0.00%
#  Metal6         V        1086          57        6400     2.72%
#  Metal7         H        1179          14        6400     0.00%
#  Metal8         V        1093          50        6400     2.72%
#  Metal9         H        1166          27        6400     0.00%
#  Metal10        V         421          35        6400     4.81%
#  Metal11        H         381          96        6400    12.03%
#  --------------------------------------------------------------
#  Total                  10151      11.65%       70400     8.54%
#
#
#
#
#Global routing data preparation is done on Thu Jan 18 22:55:57 2024
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1838.52 (MB), peak = 1945.02 (MB)
#
#
#Global routing initialization is done on Thu Jan 18 22:55:57 2024
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1838.58 (MB), peak = 1945.02 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1879.00 (MB), peak = 1945.02 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1877.55 (MB), peak = 1945.02 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 303 (skipped).
#Total number of routable nets = 10359.
#Total number of nets in the design = 10662.
#
#10359 routable nets have routed wires.
#21 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#19 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------
#        Rules   Pref Layer   Unconstrained  
#------------------------------------------
#      Default           21           10319  
#       NDR_13            0               0  
#------------------------------------------
#        Total           21           10319  
#------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------
#        Rules   Pref Layer   Unconstrained  
#------------------------------------------
#      Default           36           10319  
#       NDR_13            4               0  
#------------------------------------------
#        Total           40           10319  
#------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)   OverCon
#  ------------------------------------------------------------
#  Metal1        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal2        8(0.12%)      3(0.05%)      1(0.02%)   (0.19%)
#  Metal3        5(0.08%)      1(0.02%)      0(0.00%)   (0.09%)
#  Metal4        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal5        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal6        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal7        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal8        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal9        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal10       0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  Metal11       0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total     13(0.02%)      4(0.01%)      1(0.00%)   (0.03%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
#  Overflow after GR: 0.01% H + 0.02% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   Metal1(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal3(H)    |              1.00 |              1.00 |   129.96    41.04   136.80    47.88 |
[hotspot] |   Metal4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal7(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal8(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal9(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |  Metal10(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |  Metal11(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     | (Metal3)     1.00 | (Metal3)     1.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 172670 um.
#Total half perimeter of net bounding box = 158041 um.
#Total wire length on LAYER Metal1 = 64 um.
#Total wire length on LAYER Metal2 = 42079 um.
#Total wire length on LAYER Metal3 = 57220 um.
#Total wire length on LAYER Metal4 = 44053 um.
#Total wire length on LAYER Metal5 = 23550 um.
#Total wire length on LAYER Metal6 = 5350 um.
#Total wire length on LAYER Metal7 = 353 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 74437
#Up-Via Summary (total 74437):
#           
#-----------------------
# Metal1          36172
# Metal2          25146
# Metal3           8649
# Metal4           3541
# Metal5            895
# Metal6             34
#-----------------------
#                 74437 
#
#Max overcon = 3 tracks.
#Total overcon = 0.03%.
#Worst layer Gcell overcon rate = 0.09%.
#
#Global routing statistics:
#Cpu time = 00:00:11
#Elapsed time = 00:00:11
#Increased memory = 41.40 (MB)
#Total memory = 1877.83 (MB)
#Peak memory = 1945.02 (MB)
#
#Finished global routing on Thu Jan 18 22:56:07 2024
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1876.59 (MB), peak = 1945.02 (MB)
#Start Track Assignment.
#Done with 15958 horizontal wires in 3 hboxes and 16747 vertical wires in 3 hboxes.
#Done with 4065 horizontal wires in 3 hboxes and 3998 vertical wires in 3 hboxes.
#Done with 3 horizontal wires in 3 hboxes and 3 vertical wires in 3 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# Metal1        60.86 	  0.00%  	  0.00% 	  0.00%
# Metal2     39913.65 	  0.08%  	  0.00% 	  0.00%
# Metal3     54424.65 	  0.18%  	  0.00% 	  0.00%
# Metal4     43072.65 	  0.03%  	  0.00% 	  0.00%
# Metal5     21724.61 	  0.01%  	  0.00% 	  0.00%
# Metal6      3880.54 	  0.00%  	  0.00% 	  0.00%
# Metal7       349.73 	  0.00%  	  0.00% 	  0.00%
# Metal8         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal9         0.00 	  0.00%  	  0.00% 	  0.00%
# Metal10        0.00 	  0.00%  	  0.00% 	  0.00%
# Metal11        0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All      163426.70  	  0.09% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 170059 um.
#Total half perimeter of net bounding box = 158041 um.
#Total wire length on LAYER Metal1 = 62 um.
#Total wire length on LAYER Metal2 = 41309 um.
#Total wire length on LAYER Metal3 = 55691 um.
#Total wire length on LAYER Metal4 = 43882 um.
#Total wire length on LAYER Metal5 = 23428 um.
#Total wire length on LAYER Metal6 = 5338 um.
#Total wire length on LAYER Metal7 = 348 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 74437
#Up-Via Summary (total 74437):
#           
#-----------------------
# Metal1          36172
# Metal2          25146
# Metal3           8649
# Metal4           3541
# Metal5            895
# Metal6             34
#-----------------------
#                 74437 
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1876.91 (MB), peak = 1945.02 (MB)
#
#number of short segments in preferred routing layers
#	Metal5    Metal6    Total 
#	116       30        146       
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:22
#Elapsed time = 00:00:22
#Increased memory = 99.30 (MB)
#Total memory = 1876.91 (MB)
#Peak memory = 1945.02 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 144
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short     Loop   CutSpc   Totals
#	Metal1        2       53       57        0        2      114
#	Metal2        1        0       25        0        0       26
#	Metal3        1        0        0        0        0        1
#	Metal4        1        0        0        0        0        1
#	Metal5        0        0        0        2        0        2
#	Totals        5       53       82        2        2      144
#5196 out of 9475 instances (54.8%) need to be verified(marked ipoed), dirty area = 30.1%.
#   number of violations = 147
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short     Loop   CutSpc   Totals
#	Metal1        2       54       59        0        2      117
#	Metal2        1        0       25        0        0       26
#	Metal3        1        0        0        0        0        1
#	Metal4        1        0        0        0        0        1
#	Metal5        0        0        0        2        0        2
#	Totals        5       54       84        2        2      147
#cpu time = 00:01:38, elapsed time = 00:01:38, memory = 1888.95 (MB), peak = 1973.21 (MB)
#start 1st optimization iteration ...
#   number of violations = 21
#
#    By Layer and Type :
#	         MetSpc    Short     Loop   Totals
#	Metal1        0        0        0        0
#	Metal2        0       16        1       17
#	Metal3        1        0        0        1
#	Metal4        1        0        0        1
#	Metal5        0        0        2        2
#	Totals        2       16        3       21
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1890.18 (MB), peak = 1981.19 (MB)
#start 2nd optimization iteration ...
#   number of violations = 19
#
#    By Layer and Type :
#	         MetSpc    Short     Loop   Totals
#	Metal1        0        0        0        0
#	Metal2        0       15        0       15
#	Metal3        1        0        0        1
#	Metal4        1        0        0        1
#	Metal5        0        0        2        2
#	Totals        2       15        2       19
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1890.79 (MB), peak = 1981.19 (MB)
#start 3rd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1890.51 (MB), peak = 1981.19 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 183219 um.
#Total half perimeter of net bounding box = 158041 um.
#Total wire length on LAYER Metal1 = 1772 um.
#Total wire length on LAYER Metal2 = 53810 um.
#Total wire length on LAYER Metal3 = 59312 um.
#Total wire length on LAYER Metal4 = 41342 um.
#Total wire length on LAYER Metal5 = 21336 um.
#Total wire length on LAYER Metal6 = 5329 um.
#Total wire length on LAYER Metal7 = 319 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 81682
#Total number of multi-cut vias = 53270 ( 65.2%)
#Total number of single cut vias = 28412 ( 34.8%)
#Up-Via Summary (total 81682):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         13982 ( 37.2%)     23603 ( 62.8%)      37585
# Metal2         10127 ( 33.4%)     20225 ( 66.6%)      30352
# Metal3          3100 ( 33.1%)      6253 ( 66.9%)       9353
# Metal4           862 ( 26.7%)      2371 ( 73.3%)       3233
# Metal5           338 ( 30.0%)       788 ( 70.0%)       1126
# Metal6             3 (  9.1%)        30 ( 90.9%)         33
#-----------------------------------------------------------
#                28412 ( 34.8%)     53270 ( 65.2%)      81682 
#
#Total number of DRC violations = 0
#Cpu time = 00:01:51
#Elapsed time = 00:01:51
#Increased memory = 13.61 (MB)
#Total memory = 1890.52 (MB)
#Peak memory = 1981.19 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1890.82 (MB), peak = 1981.19 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 183219 um.
#Total half perimeter of net bounding box = 158041 um.
#Total wire length on LAYER Metal1 = 1772 um.
#Total wire length on LAYER Metal2 = 53810 um.
#Total wire length on LAYER Metal3 = 59312 um.
#Total wire length on LAYER Metal4 = 41342 um.
#Total wire length on LAYER Metal5 = 21336 um.
#Total wire length on LAYER Metal6 = 5329 um.
#Total wire length on LAYER Metal7 = 319 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 81682
#Total number of multi-cut vias = 53270 ( 65.2%)
#Total number of single cut vias = 28412 ( 34.8%)
#Up-Via Summary (total 81682):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         13982 ( 37.2%)     23603 ( 62.8%)      37585
# Metal2         10127 ( 33.4%)     20225 ( 66.6%)      30352
# Metal3          3100 ( 33.1%)      6253 ( 66.9%)       9353
# Metal4           862 ( 26.7%)      2371 ( 73.3%)       3233
# Metal5           338 ( 30.0%)       788 ( 70.0%)       1126
# Metal6             3 (  9.1%)        30 ( 90.9%)         33
#-----------------------------------------------------------
#                28412 ( 34.8%)     53270 ( 65.2%)      81682 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 183219 um.
#Total half perimeter of net bounding box = 158041 um.
#Total wire length on LAYER Metal1 = 1772 um.
#Total wire length on LAYER Metal2 = 53810 um.
#Total wire length on LAYER Metal3 = 59312 um.
#Total wire length on LAYER Metal4 = 41342 um.
#Total wire length on LAYER Metal5 = 21336 um.
#Total wire length on LAYER Metal6 = 5329 um.
#Total wire length on LAYER Metal7 = 319 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 81682
#Total number of multi-cut vias = 53270 ( 65.2%)
#Total number of single cut vias = 28412 ( 34.8%)
#Up-Via Summary (total 81682):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         13982 ( 37.2%)     23603 ( 62.8%)      37585
# Metal2         10127 ( 33.4%)     20225 ( 66.6%)      30352
# Metal3          3100 ( 33.1%)      6253 ( 66.9%)       9353
# Metal4           862 ( 26.7%)      2371 ( 73.3%)       3233
# Metal5           338 ( 30.0%)       788 ( 70.0%)       1126
# Metal6             3 (  9.1%)        30 ( 90.9%)         33
#-----------------------------------------------------------
#                28412 ( 34.8%)     53270 ( 65.2%)      81682 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1894.43 (MB), peak = 1981.19 (MB)
#CELL_VIEW picorv32,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Thu Jan 18 22:58:11 2024
#
#
#Start Post Route Wire Spread.
#Done with 2626 horizontal wires in 5 hboxes and 3174 vertical wires in 5 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 185772 um.
#Total half perimeter of net bounding box = 158041 um.
#Total wire length on LAYER Metal1 = 1780 um.
#Total wire length on LAYER Metal2 = 54273 um.
#Total wire length on LAYER Metal3 = 60161 um.
#Total wire length on LAYER Metal4 = 42305 um.
#Total wire length on LAYER Metal5 = 21590 um.
#Total wire length on LAYER Metal6 = 5345 um.
#Total wire length on LAYER Metal7 = 319 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 81682
#Total number of multi-cut vias = 53270 ( 65.2%)
#Total number of single cut vias = 28412 ( 34.8%)
#Up-Via Summary (total 81682):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         13982 ( 37.2%)     23603 ( 62.8%)      37585
# Metal2         10127 ( 33.4%)     20225 ( 66.6%)      30352
# Metal3          3100 ( 33.1%)      6253 ( 66.9%)       9353
# Metal4           862 ( 26.7%)      2371 ( 73.3%)       3233
# Metal5           338 ( 30.0%)       788 ( 70.0%)       1126
# Metal6             3 (  9.1%)        30 ( 90.9%)         33
#-----------------------------------------------------------
#                28412 ( 34.8%)     53270 ( 65.2%)      81682 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1899.02 (MB), peak = 1981.19 (MB)
#CELL_VIEW picorv32,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#   number of violations = 0
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1899.02 (MB), peak = 1981.19 (MB)
#CELL_VIEW picorv32,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 185772 um.
#Total half perimeter of net bounding box = 158041 um.
#Total wire length on LAYER Metal1 = 1780 um.
#Total wire length on LAYER Metal2 = 54273 um.
#Total wire length on LAYER Metal3 = 60161 um.
#Total wire length on LAYER Metal4 = 42305 um.
#Total wire length on LAYER Metal5 = 21590 um.
#Total wire length on LAYER Metal6 = 5345 um.
#Total wire length on LAYER Metal7 = 319 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 81682
#Total number of multi-cut vias = 53270 ( 65.2%)
#Total number of single cut vias = 28412 ( 34.8%)
#Up-Via Summary (total 81682):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         13982 ( 37.2%)     23603 ( 62.8%)      37585
# Metal2         10127 ( 33.4%)     20225 ( 66.6%)      30352
# Metal3          3100 ( 33.1%)      6253 ( 66.9%)       9353
# Metal4           862 ( 26.7%)      2371 ( 73.3%)       3233
# Metal5           338 ( 30.0%)       788 ( 70.0%)       1126
# Metal6             3 (  9.1%)        30 ( 90.9%)         33
#-----------------------------------------------------------
#                28412 ( 34.8%)     53270 ( 65.2%)      81682 
#
#detailRoute Statistics:
#Cpu time = 00:02:10
#Elapsed time = 00:02:10
#Increased memory = 22.11 (MB)
#Total memory = 1899.02 (MB)
#Peak memory = 1981.19 (MB)
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:02:33
#Elapsed time = 00:02:33
#Increased memory = 46.90 (MB)
#Total memory = 1823.93 (MB)
#Peak memory = 1981.19 (MB)
#Number of warnings = 1
#Total number of warnings = 4
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Jan 18 22:58:22 2024
#
#Default setup view is reset to default_emulate_view.
#Default setup view is reset to default_emulate_view.
AAE_INFO: Post Route call back at the end of routeDesign
#routeDesign: cpu time = 00:02:33, elapsed time = 00:02:33, memory = 1814.54 (MB), peak = 1981.19 (MB)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setDelayCalMode -engine aae -SIAware true
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> optDesign -postRoute -setup -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1815.0M, totSessionCpu=0:10:39 **
**WARN: (IMPOPT-576):	296 nets have unplaced terms. 
*** optDesign #2 [begin] : totSession cpu/real = 0:10:38.9/0:41:25.9 (0.3), mem = 2271.7M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:10:38.9/0:41:25.9 (0.3), mem = 2271.7M
**INFO: User settings:
setNanoRouteMode -droutePostRouteSpreadWire                     1
setNanoRouteMode -droutePostRouteWidenWireRule                  LEFSpecialRouteSpec
setNanoRouteMode -drouteUseMultiCutViaEffort                    medium
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           41.7
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeBottomRoutingLayer                       1
setNanoRouteMode -routeTopRoutingLayer                          11
setNanoRouteMode -routeWithSiDriven                             false
setNanoRouteMode -routeWithTimingDriven                         false
setNanoRouteMode -timingEngine                                  {}
setDesignMode -process                                          45
setExtractRCMode -coupling_c_th                                 0.1
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setUsefulSkewMode -ecoRoute                                     false
setUsefulSkewMode -maxAllowedDelay                              1
setUsefulSkewMode -noBoundary                                   false
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -SIAware                                        true
setDelayCalMode -socv_accuracy_mode                             low
setOptMode -activeSetupViews                                    { default_emulate_view }
setOptMode -allEndPoints                                        true
setOptMode -autoSetupViews                                      { default_emulate_view}
setOptMode -autoTDGRSetupViews                                  { default_emulate_view}
setOptMode -drcMargin                                           0
setOptMode -effort                                              high
setOptMode -fixDrc                                              true
setOptMode -holdTargetSlack                                     0
setOptMode -leakageToDynamicRatio                               1
setOptMode -maxDensity                                          0.95
setOptMode -optimizeFF                                          true
setOptMode -powerEffort                                         none
setOptMode -preserveAllSequential                               false
setOptMode -reclaimArea                                         true
setOptMode -setupTargetSlack                                    0
setOptMode -simplifyNetlist                                     true
setOptMode -usefulSkew                                          true
setSIMode -separate_delta_delay_on_data                         true
setPlaceMode -place_detail_check_route                          false
setPlaceMode -place_detail_preserve_routing                     true
setPlaceMode -place_detail_remove_affected_routing              false
setPlaceMode -place_detail_swap_eeq_cells                       false
setPlaceMode -place_global_clock_gate_aware                     false
setPlaceMode -place_global_cong_effort                          high
setPlaceMode -place_global_ignore_scan                          true
setPlaceMode -place_global_ignore_spare                         false
setPlaceMode -place_global_module_aware_spare                   false
setPlaceMode -place_global_place_io_pins                        false
setPlaceMode -place_global_reorder_scan                         true
setPlaceMode -powerDriven                                       false
setPlaceMode -timingDriven                                      true
setAnalysisMode -analysisType                                   onChipVariation
setAnalysisMode -checkType                                      setup
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockPropagation                               sdcControl
setAnalysisMode -cppr                                           both
setAnalysisMode -usefulSkew                                     true

Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	resetn : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	trap : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_valid : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_instr : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_ready : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_addr[31] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_addr[30] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_addr[29] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_addr[28] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_addr[27] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_addr[26] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_addr[25] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_addr[24] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_addr[23] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_addr[22] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_addr[21] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_addr[20] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_addr[19] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	mem_addr[18] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPOPT-7320):	Glitch fixing is enabled but glitch report is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
**optDesign ... cpu = 0:00:02, real = 0:00:01, mem = 1880.8M, totSessionCpu=0:10:40 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=2340.1M, init mem=2340.1M)
*info: Placed = 9475           (Fixed = 39)
*info: Unplaced = 0           
Placement Density:81.51%(31833/39055)
Placement Density (including fixed std cells):81.51%(31833/39055)
Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=2340.1M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
*** InitOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:01.9/0:00:02.0 (1.0), totSession cpu/real = 0:10:40.8/0:41:27.9 (0.3), mem = 2340.1M
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #1 InitialSummary
#Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=10662)
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#Start routing data preparation on Thu Jan 18 23:00:41 2024
#
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1876.27 (MB), peak = 1981.19 (MB)
#Start routing data preparation on Thu Jan 18 23:00:41 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.900.
#Voltage range [0.000 - 0.900] has 10587 nets.
#Voltage range [0.900 - 0.900] has 1 net.
#Voltage range [0.000 - 0.000] has 74 nets.
#Build and mark too close pins for the same net.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1921.12 (MB), peak = 1981.19 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner default_emulate_rc_corner /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 125.000000 (real) 
#METAL_1 -> Metal1 (1)
#METAL_2 -> Metal2 (2)
#METAL_3 -> Metal3 (3)
#METAL_4 -> Metal4 (4)
#METAL_5 -> Metal5 (5)
#METAL_6 -> Metal6 (6)
#METAL_7 -> Metal7 (7)
#METAL_8 -> Metal8 (8)
#METAL_9 -> Metal9 (9)
#METAL_10 -> Metal10 (10)
#METAL_11 -> Metal11 (11)
#SADV-On
# Corner(s) : 
#default_emulate_rc_corner [125.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 125.000000
# Ref. Temp   : 25.000000
#SADV-Off
#total pattern=286 [11, 792]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch
#found RESMODEL /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 125.000000 
#number model r/c [1,1] [11,792] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1924.80 (MB), peak = 1981.19 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.01 (MB)
#Total memory = 1924.81 (MB)
#Peak memory = 1981.19 (MB)
#begin processing metal fill model file
#end processing metal fill model file
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#4x4 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 9 hboxes with single thread on machine with  Xeon 2.10GHz 28160KB Cache 12CPU...
#Process 0 special clock nets for rc extraction
#WARNING (NREX-80) Net resetn does not have a driver pin. It may have incomplete route.
#Need to add unplaced ipin PIN:resetn of net 0(resetn) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs1[31] of net 268(pcpi_rs1[31]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs1[19] of net 277(pcpi_rs1[19]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs1[20] of net 278(pcpi_rs1[20]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs1[23] of net 279(pcpi_rs1[23]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs1[25] of net 280(pcpi_rs1[25]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs1[1] of net 281(pcpi_rs1[1]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs1[27] of net 282(pcpi_rs1[27]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs1[24] of net 283(pcpi_rs1[24]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs1[28] of net 286(pcpi_rs1[28]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs1[29] of net 287(pcpi_rs1[29]) into rc tree
#Need to add unplaced ipin PIN:mem_la_wdata[5] of net 288(mem_la_wdata[5]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs2[5] of net 288(mem_la_wdata[5]) into rc tree
#Need to add unplaced ipin PIN:mem_la_wdata[3] of net 289(mem_la_wdata[3]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs2[3] of net 289(mem_la_wdata[3]) into rc tree
#Need to add unplaced ipin PIN:mem_la_wdata[6] of net 290(mem_la_wdata[6]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs2[6] of net 290(mem_la_wdata[6]) into rc tree
#Need to add unplaced ipin PIN:mem_la_wdata[7] of net 291(mem_la_wdata[7]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs2[7] of net 291(mem_la_wdata[7]) into rc tree
#Need to add unplaced ipin PIN:mem_la_wdata[4] of net 292(mem_la_wdata[4]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs2[4] of net 292(mem_la_wdata[4]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs2[31] of net 302(pcpi_rs2[31]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs1[5] of net 303(pcpi_rs1[5]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs1[30] of net 304(pcpi_rs1[30]) into rc tree
#Need to add unplaced ipin PIN:mem_la_wdata[0] of net 305(mem_la_wdata[0]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs2[0] of net 305(mem_la_wdata[0]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs1[6] of net 313(pcpi_rs1[6]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs1[15] of net 314(pcpi_rs1[15]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs1[16] of net 315(pcpi_rs1[16]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs1[17] of net 316(pcpi_rs1[17]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs1[8] of net 317(pcpi_rs1[8]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs1[21] of net 318(pcpi_rs1[21]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs1[26] of net 319(pcpi_rs1[26]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs1[18] of net 320(pcpi_rs1[18]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs1[14] of net 322(pcpi_rs1[14]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs1[10] of net 323(pcpi_rs1[10]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs1[12] of net 325(pcpi_rs1[12]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs1[2] of net 326(pcpi_rs1[2]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs1[22] of net 327(pcpi_rs1[22]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs2[12] of net 328(pcpi_rs2[12]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs1[0] of net 329(pcpi_rs1[0]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs2[11] of net 330(pcpi_rs2[11]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs2[9] of net 331(pcpi_rs2[9]) into rc tree
#Need to add unplaced ipin PIN:mem_la_wdata[2] of net 332(mem_la_wdata[2]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs2[2] of net 332(mem_la_wdata[2]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs2[10] of net 333(pcpi_rs2[10]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs2[14] of net 334(pcpi_rs2[14]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs2[13] of net 335(pcpi_rs2[13]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs2[15] of net 336(pcpi_rs2[15]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs1[9] of net 343(pcpi_rs1[9]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs1[11] of net 344(pcpi_rs1[11]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs1[13] of net 345(pcpi_rs1[13]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs1[7] of net 347(pcpi_rs1[7]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs2[21] of net 348(pcpi_rs2[21]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs2[22] of net 349(pcpi_rs2[22]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs2[8] of net 350(pcpi_rs2[8]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs2[20] of net 351(pcpi_rs2[20]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs2[19] of net 352(pcpi_rs2[19]) into rc tree
#Need to add unplaced ipin PIN:mem_la_wdata[1] of net 353(mem_la_wdata[1]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs2[1] of net 353(mem_la_wdata[1]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs2[18] of net 354(pcpi_rs2[18]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs2[16] of net 355(pcpi_rs2[16]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs2[17] of net 356(pcpi_rs2[17]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs2[23] of net 357(pcpi_rs2[23]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs2[30] of net 364(pcpi_rs2[30]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs2[26] of net 365(pcpi_rs2[26]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs2[29] of net 366(pcpi_rs2[29]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs1[4] of net 367(pcpi_rs1[4]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs1[3] of net 368(pcpi_rs1[3]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs2[28] of net 369(pcpi_rs2[28]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs2[24] of net 370(pcpi_rs2[24]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs2[25] of net 371(pcpi_rs2[25]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs2[27] of net 372(pcpi_rs2[27]) into rc tree
#Need to add unplaced ipin PIN:pcpi_insn[12] of net 508(pcpi_insn[12]) into rc tree
#WARNING (NREX-80) Net mem_rdata[25] does not have a driver pin. It may have incomplete route.
#Need to add unplaced ipin PIN:mem_rdata[25] of net 516(mem_rdata[25]) into rc tree
#WARNING (NREX-80) Net mem_rdata[24] does not have a driver pin. It may have incomplete route.
#Need to add unplaced ipin PIN:mem_rdata[24] of net 517(mem_rdata[24]) into rc tree
#WARNING (NREX-80) Net mem_rdata[26] does not have a driver pin. It may have incomplete route.
#Need to add unplaced ipin PIN:mem_rdata[26] of net 542(mem_rdata[26]) into rc tree
#WARNING (NREX-80) Net mem_rdata[29] does not have a driver pin. It may have incomplete route.
#Need to add unplaced ipin PIN:mem_rdata[29] of net 557(mem_rdata[29]) into rc tree
#Need to add unplaced ipin PIN:pcpi_insn[13] of net 618(pcpi_insn[13]) into rc tree
#WARNING (NREX-80) Net mem_rdata[22] does not have a driver pin. It may have incomplete route.
#Need to add unplaced ipin PIN:mem_rdata[22] of net 630(mem_rdata[22]) into rc tree
#WARNING (NREX-80) Net mem_rdata[20] does not have a driver pin. It may have incomplete route.
#Need to add unplaced ipin PIN:mem_rdata[20] of net 631(mem_rdata[20]) into rc tree
#WARNING (NREX-80) Net mem_rdata[27] does not have a driver pin. It may have incomplete route.
#Need to add unplaced ipin PIN:mem_rdata[27] of net 632(mem_rdata[27]) into rc tree
#WARNING (NREX-80) Net mem_rdata[23] does not have a driver pin. It may have incomplete route.
#Need to add unplaced ipin PIN:mem_rdata[23] of net 633(mem_rdata[23]) into rc tree
#WARNING (NREX-80) Net mem_rdata[21] does not have a driver pin. It may have incomplete route.
#Need to add unplaced ipin PIN:mem_rdata[21] of net 634(mem_rdata[21]) into rc tree
#WARNING (NREX-80) Net mem_rdata[28] does not have a driver pin. It may have incomplete route.
#Need to add unplaced ipin PIN:mem_rdata[28] of net 636(mem_rdata[28]) into rc tree
#WARNING (NREX-80) Net mem_rdata[19] does not have a driver pin. It may have incomplete route.
#Need to add unplaced ipin PIN:mem_rdata[19] of net 648(mem_rdata[19]) into rc tree
#WARNING (NREX-80) Net mem_rdata[30] does not have a driver pin. It may have incomplete route.
#Need to add unplaced ipin PIN:mem_rdata[30] of net 670(mem_rdata[30]) into rc tree
#WARNING (NREX-80) Net mem_rdata[18] does not have a driver pin. It may have incomplete route.
#Need to add unplaced ipin PIN:mem_rdata[18] of net 671(mem_rdata[18]) into rc tree
#Need to add unplaced ipin PIN:mem_la_wstrb[0] of net 692(mem_la_wstrb[0]) into rc tree
#WARNING (NREX-80) Net mem_rdata[16] does not have a driver pin. It may have incomplete route.
#Need to add unplaced ipin PIN:mem_rdata[16] of net 766(mem_rdata[16]) into rc tree
#WARNING (NREX-80) Net mem_rdata[17] does not have a driver pin. It may have incomplete route.
#Need to add unplaced ipin PIN:mem_rdata[17] of net 768(mem_rdata[17]) into rc tree
#Need to add unplaced ipin PIN:pcpi_valid of net 786(pcpi_valid) into rc tree
#WARNING (NREX-80) Net mem_rdata[31] does not have a driver pin. It may have incomplete route.
#Need to add unplaced ipin PIN:mem_rdata[31] of net 794(mem_rdata[31]) into rc tree
#WARNING (NREX-80) Net mem_rdata[8] does not have a driver pin. It may have incomplete route.
#Need to add unplaced ipin PIN:mem_rdata[8] of net 806(mem_rdata[8]) into rc tree
#WARNING (NREX-80) Net mem_rdata[12] does not have a driver pin. It may have incomplete route.
#Need to add unplaced ipin PIN:mem_rdata[12] of net 850(mem_rdata[12]) into rc tree
#WARNING (NREX-80) Net mem_rdata[9] does not have a driver pin. It may have incomplete route.
#Need to add unplaced ipin PIN:mem_rdata[9] of net 854(mem_rdata[9]) into rc tree
#WARNING (EMS-27) Message (NREX-80) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#Need to add unplaced ipin PIN:mem_rdata[14] of net 858(mem_rdata[14]) into rc tree
#Need to add unplaced ipin PIN:mem_rdata[11] of net 871(mem_rdata[11]) into rc tree
#Need to add unplaced ipin PIN:mem_rdata[1] of net 873(mem_rdata[1]) into rc tree
#Need to add unplaced ipin PIN:mem_rdata[10] of net 897(mem_rdata[10]) into rc tree
#Need to add unplaced ipin PIN:mem_rdata[0] of net 899(mem_rdata[0]) into rc tree
#Need to add unplaced ipin PIN:mem_rdata[13] of net 962(mem_rdata[13]) into rc tree
#Need to add unplaced ipin PIN:mem_rdata[15] of net 994(mem_rdata[15]) into rc tree
#Need to add unplaced ipin PIN:clk of net 1008(clk) into rc tree
#Need to add unplaced ipin PIN:pcpi_insn[3] of net 1052(pcpi_insn[3]) into rc tree
#Need to add unplaced ipin PIN:pcpi_insn[1] of net 1077(pcpi_insn[1]) into rc tree
#Need to add unplaced ipin PIN:pcpi_insn[0] of net 1084(pcpi_insn[0]) into rc tree
#Need to add unplaced ipin PIN:pcpi_insn[30] of net 1124(pcpi_insn[30]) into rc tree
#Need to add unplaced ipin PIN:mem_rdata[6] of net 1128(mem_rdata[6]) into rc tree
#Need to add unplaced ipin PIN:pcpi_insn[25] of net 1188(pcpi_insn[25]) into rc tree
#Need to add unplaced ipin PIN:pcpi_insn[31] of net 1232(pcpi_insn[31]) into rc tree
#Need to add unplaced ipin PIN:mem_rdata[5] of net 1244(mem_rdata[5]) into rc tree
#Need to add unplaced ipin PIN:mem_rdata[4] of net 1280(mem_rdata[4]) into rc tree
#Need to add unplaced ipin PIN:mem_rdata[3] of net 1297(mem_rdata[3]) into rc tree
#Need to add unplaced ipin PIN:pcpi_insn[2] of net 1303(pcpi_insn[2]) into rc tree
#Need to add unplaced ipin PIN:pcpi_insn[5] of net 1324(pcpi_insn[5]) into rc tree
#Need to add unplaced ipin PIN:pcpi_insn[4] of net 1359(pcpi_insn[4]) into rc tree
#Need to add unplaced ipin PIN:mem_rdata[2] of net 1383(mem_rdata[2]) into rc tree
#Need to add unplaced ipin PIN:pcpi_insn[26] of net 1441(pcpi_insn[26]) into rc tree
#Need to add unplaced ipin PIN:pcpi_insn[27] of net 1448(pcpi_insn[27]) into rc tree
#Need to add unplaced ipin PIN:pcpi_insn[29] of net 1454(pcpi_insn[29]) into rc tree
#Need to add unplaced ipin PIN:mem_valid of net 1456(mem_valid) into rc tree
#Need to add unplaced ipin PIN:mem_rdata[7] of net 1459(mem_rdata[7]) into rc tree
#Need to add unplaced ipin PIN:pcpi_ready of net 1464(pcpi_ready) into rc tree
#Need to add unplaced ipin PIN:pcpi_insn[6] of net 1485(pcpi_insn[6]) into rc tree
#Need to add unplaced ipin PIN:mem_ready of net 1486(mem_ready) into rc tree
#Need to add unplaced ipin PIN:pcpi_insn[28] of net 1489(pcpi_insn[28]) into rc tree
#Need to add unplaced ipin PIN:mem_la_wdata[30] of net 2559(mem_la_wdata[30]) into rc tree
#Need to add unplaced ipin PIN:mem_la_addr[10] of net 2675(mem_la_addr[10]) into rc tree
#Need to add unplaced ipin PIN:mem_la_addr[5] of net 2683(mem_la_addr[5]) into rc tree
#Need to add unplaced ipin PIN:mem_la_addr[9] of net 2730(mem_la_addr[9]) into rc tree
#Need to add unplaced ipin PIN:mem_la_addr[14] of net 2731(mem_la_addr[14]) into rc tree
#Need to add unplaced ipin PIN:mem_la_addr[29] of net 2763(mem_la_addr[29]) into rc tree
#Need to add unplaced ipin PIN:mem_la_addr[3] of net 2764(mem_la_addr[3]) into rc tree
#Need to add unplaced ipin PIN:mem_la_addr[12] of net 2765(mem_la_addr[12]) into rc tree
#Need to add unplaced ipin PIN:mem_la_addr[17] of net 2767(mem_la_addr[17]) into rc tree
#Need to add unplaced ipin PIN:mem_la_addr[16] of net 2807(mem_la_addr[16]) into rc tree
#Need to add unplaced ipin PIN:mem_la_addr[7] of net 2858(mem_la_addr[7]) into rc tree
#Need to add unplaced ipin PIN:mem_la_addr[22] of net 2910(mem_la_addr[22]) into rc tree
#Need to add unplaced ipin PIN:mem_la_addr[11] of net 2911(mem_la_addr[11]) into rc tree
#Need to add unplaced ipin PIN:mem_la_addr[8] of net 2912(mem_la_addr[8]) into rc tree
#Need to add unplaced ipin PIN:mem_la_addr[15] of net 2913(mem_la_addr[15]) into rc tree
#Need to add unplaced ipin PIN:mem_la_addr[4] of net 2915(mem_la_addr[4]) into rc tree
#Need to add unplaced ipin PIN:mem_la_addr[23] of net 2964(mem_la_addr[23]) into rc tree
#Need to add unplaced ipin PIN:mem_la_addr[2] of net 2965(mem_la_addr[2]) into rc tree
#Need to add unplaced ipin PIN:mem_wdata[21] of net 2977(mem_wdata[21]) into rc tree
#Need to add unplaced ipin PIN:mem_wdata[23] of net 3000(mem_wdata[23]) into rc tree
#Need to add unplaced ipin PIN:mem_la_addr[28] of net 3022(mem_la_addr[28]) into rc tree
#Need to add unplaced ipin PIN:mem_la_addr[27] of net 3023(mem_la_addr[27]) into rc tree
#Need to add unplaced ipin PIN:mem_la_addr[24] of net 3024(mem_la_addr[24]) into rc tree
#Need to add unplaced ipin PIN:mem_instr of net 3038(mem_instr) into rc tree
#Need to add unplaced ipin PIN:mem_la_addr[20] of net 3084(mem_la_addr[20]) into rc tree
#Need to add unplaced ipin PIN:mem_wstrb[2] of net 3118(mem_wstrb[2]) into rc tree
#Need to add unplaced ipin PIN:mem_la_wdata[31] of net 3151(mem_la_wdata[31]) into rc tree
#Need to add unplaced ipin PIN:mem_la_wdata[28] of net 3183(mem_la_wdata[28]) into rc tree
#Need to add unplaced ipin PIN:mem_la_addr[30] of net 3187(mem_la_addr[30]) into rc tree
#Need to add unplaced ipin PIN:mem_la_addr[26] of net 3188(mem_la_addr[26]) into rc tree
#Need to add unplaced ipin PIN:mem_la_addr[18] of net 3189(mem_la_addr[18]) into rc tree
#Need to add unplaced ipin PIN:mem_la_wstrb[1] of net 3228(mem_la_wstrb[1]) into rc tree
#Need to add unplaced ipin PIN:mem_wstrb[3] of net 3260(mem_wstrb[3]) into rc tree
#Need to add unplaced ipin PIN:mem_wstrb[1] of net 3261(mem_wstrb[1]) into rc tree
#Need to add unplaced ipin PIN:mem_la_addr[25] of net 3318(mem_la_addr[25]) into rc tree
#Need to add unplaced ipin PIN:mem_wdata[22] of net 3372(mem_wdata[22]) into rc tree
#Need to add unplaced ipin PIN:mem_wdata[12] of net 3433(mem_wdata[12]) into rc tree
#Need to add unplaced ipin PIN:mem_la_addr[31] of net 3436(mem_la_addr[31]) into rc tree
#Need to add unplaced ipin PIN:mem_la_addr[6] of net 3449(mem_la_addr[6]) into rc tree
#Need to add unplaced ipin PIN:mem_la_wdata[26] of net 3471(mem_la_wdata[26]) into rc tree
#Need to add unplaced ipin PIN:mem_la_wdata[27] of net 3486(mem_la_wdata[27]) into rc tree
#Need to add unplaced ipin PIN:mem_wdata[14] of net 3517(mem_wdata[14]) into rc tree
#Need to add unplaced ipin PIN:mem_wdata[17] of net 3573(mem_wdata[17]) into rc tree
#Need to add unplaced ipin PIN:mem_wdata[10] of net 3581(mem_wdata[10]) into rc tree
#Need to add unplaced ipin PIN:mem_la_wstrb[3] of net 3598(mem_la_wstrb[3]) into rc tree
#Need to add unplaced ipin PIN:mem_wstrb[0] of net 3615(mem_wstrb[0]) into rc tree
#Need to add unplaced ipin PIN:mem_wdata[20] of net 3665(mem_wdata[20]) into rc tree
#Need to add unplaced ipin PIN:mem_la_wdata[29] of net 3677(mem_la_wdata[29]) into rc tree
#Need to add unplaced ipin PIN:mem_wdata[16] of net 3721(mem_wdata[16]) into rc tree
#Need to add unplaced ipin PIN:mem_la_wstrb[2] of net 3767(mem_la_wstrb[2]) into rc tree
#Need to add unplaced ipin PIN:mem_la_addr[13] of net 3768(mem_la_addr[13]) into rc tree
#Need to add unplaced ipin PIN:mem_wdata[9] of net 3789(mem_wdata[9]) into rc tree
#Need to add unplaced ipin PIN:mem_wdata[11] of net 3790(mem_wdata[11]) into rc tree
#Need to add unplaced ipin PIN:pcpi_insn[14] of net 3803(pcpi_insn[14]) into rc tree
#Need to add unplaced ipin PIN:mem_la_addr[21] of net 3855(mem_la_addr[21]) into rc tree
#Need to add unplaced ipin PIN:mem_la_wdata[24] of net 3874(mem_la_wdata[24]) into rc tree
#Need to add unplaced ipin PIN:mem_la_addr[19] of net 3885(mem_la_addr[19]) into rc tree
#Need to add unplaced ipin PIN:mem_wdata[18] of net 3897(mem_wdata[18]) into rc tree
#Need to add unplaced ipin PIN:mem_wdata[19] of net 3898(mem_wdata[19]) into rc tree
#Need to add unplaced ipin PIN:trap of net 3912(trap) into rc tree
#Need to add unplaced ipin PIN:mem_la_wdata[25] of net 3941(mem_la_wdata[25]) into rc tree
#Need to add unplaced ipin PIN:mem_wdata[15] of net 3946(mem_wdata[15]) into rc tree
#Need to add unplaced ipin PIN:mem_wdata[8] of net 3961(mem_wdata[8]) into rc tree
#Need to add unplaced ipin PIN:mem_wdata[13] of net 3962(mem_wdata[13]) into rc tree
#Total 10358 nets were built. 94 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:06, elapsed time = 00:00:06 .
#   Increased memory =    78.12 (MB), total memory =  2003.04 (MB), peak memory =  2003.05 (MB)
#Register nets and terms for rcdb /tmp/innovus_temp_8271_cn91.it.auth.gr_paschalk_v60CEt/nr8271_a8zxNu.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1968.05 (MB), peak = 2003.05 (MB)
#RC Statistics: 60036 Res, 33184 Ground Cap, 13915 XCap (Edge to Edge)
#RC V/H edge ratio: 0.36, Avg V/H Edge Length: 2932.90 (31189), Avg L-Edge Length: 8580.34 (18562)
#Nets and terms are pre-registered for rcdb /tmp/innovus_temp_8271_cn91.it.auth.gr_paschalk_v60CEt/nr8271_a8zxNu.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 70714 nodes, 60356 edges, and 28514 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1961.97 (MB), peak = 2003.05 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_8271_cn91.it.auth.gr_paschalk_v60CEt/nr8271_a8zxNu.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2407.094M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_8271_cn91.it.auth.gr_paschalk_v60CEt/nr8271_a8zxNu.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell picorv32 has rcdb /tmp/innovus_temp_8271_cn91.it.auth.gr_paschalk_v60CEt/nr8271_a8zxNu.rcdb.d specified
Cell picorv32, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.5 real: 0:00:01.0 mem: 2407.836M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 41.95 (MB)
#Total memory = 1963.07 (MB)
#Peak memory = 2003.05 (MB)
#
#94 inserted nodes are removed
#	no debugging net set
#Start Inst Signature in MT(0)
#Start Net Signature in MT(27006831)
#Calculate SNet Signature in MT (77738339)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.10GHz 28160KB Cache 12CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.01 (MB), total memory =  1912.61 (MB), peak memory =  2003.05 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1912.60 (MB), peak memory =  2003.05 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1912.60 (MB), peak memory =  2003.05 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1912.59 (MB), peak memory =  2003.05 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.01 (MB), total memory =  1912.60 (MB), peak memory =  2003.05 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =    -0.02 (MB), total memory =  1912.59 (MB), peak memory =  2003.05 (MB)
Reading RCDB with compressed RC data.
AAE DB initialization (MEM=2396.99 CPU=0:00:00.0 REAL=0:00:00.0) 
*** BuildHoldData #1 [begin] (optDesign #2) : totSession cpu/real = 0:10:52.2/0:41:39.5 (0.3), mem = 2397.0M
AAE_INFO: switching -siAware from true to false ...
AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
AAE DB initialization (MEM=2394.99 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PostRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=2394.99)
Total number of fetched objects 10489
End delay calculation. (MEM=2471.54 CPU=0:00:01.5 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2434.92 CPU=0:00:01.8 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:02.5 real=0:00:02.0 totSessionCpu=0:10:55 mem=2458.9M)
Done building cte hold timing graph (HoldAware) cpu=0:00:03.0 real=0:00:03.0 totSessionCpu=0:10:55 mem=2458.9M ***
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2430.46)
Total number of fetched objects 10489
AAE_INFO-618: Total number of nets in the design is 10662,  99.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=2431.32 CPU=0:00:03.3 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=2431.32 CPU=0:00:03.5 REAL=0:00:03.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2455.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2455.3M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2395.44)
Glitch Analysis: View default_emulate_view -- Total Number of Nets Skipped = 61. 
Glitch Analysis: View default_emulate_view -- Total Number of Nets Analyzed = 10489. 
Total number of fetched objects 10489
AAE_INFO-618: Total number of nets in the design is 10662,  0.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=2440.21 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2440.21 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:05.7 real=0:00:06.0 totSessionCpu=0:11:02 mem=2464.2M)

------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.935  |  2.539  |  1.935  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3396   |  3143   |  2037   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (81)      |   -0.337   |      1 (81)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 81.509%
------------------------------------------------------------------
*** BuildHoldData #1 [finish] (optDesign #2) : cpu/real = 0:00:10.1/0:00:10.1 (1.0), totSession cpu/real = 0:11:02.3/0:41:49.6 (0.3), mem = 2479.5M
**optDesign ... cpu = 0:00:23, real = 0:00:23, mem = 1961.3M, totSessionCpu=0:11:02 **
OPTC: m1 20.0 20.0
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
**INFO: flowCheckPoint #2 OptimizationPass1
Glitch fixing enabled
*** ClockDrv #1 [begin] (optDesign #2) : totSession cpu/real = 0:11:03.1/0:41:50.5 (0.3), mem = 2436.5M
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:        40 (unrouted=0, trialRouted=0, noStatus=0, routed=40, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 10622 (unrouted=303, trialRouted=0, noStatus=0, routed=10319, fixed=0, [crossesIlmBoundary=0, tooFewTerms=190, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 39 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Initializing legalizer
  Using cell based legalization.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reconstructing clock tree datastructures, skew aware...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        adjacent_rows_legal: true (default: false)
        cell_density is set for at least one object
        cell_halo_rows: 0 (default: 1)
        cell_halo_sites: 0 (default: 4)
        route_type is set for at least one object
        source_driver is set for at least one object
        target_insertion_delay is set for at least one object
        target_max_trans is set for at least one object
        target_max_trans_sdc is set for at least one object
        target_skew is set for at least one object
        target_skew_wire is set for at least one object
      Private non-default CCOpt properties:
        allow_non_fterm_identical_swaps: 0 (default: true)
        clock_nets_detailed_routed: 1 (default: false)
        exp_use_early_global_min_max_route_layers: 0 (default: true)
        force_design_routing_status: 1 (default: auto)
        pro_enable_post_commit_delay_update: 1 (default: false)
    Route type trimming info:
      No route type modifications were made.
    Clock tree balancer configuration for clock_tree clk:
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        cell_density: 1 (default: 0.75)
        route_type (leaf): l_route_ccopt_autotrimmed (default: default)
        route_type (top): default_route_type_nonleaf (default: default)
        route_type (trunk): t_route_ccopt_autotrimmed (default: default)
        source_driver: BUFX2/A BUFX2/Y (default: )
      No private non-default CCOpt properties
    For power domain auto-default:
      Buffers:     {CLKBUFX4 CLKBUFX3 CLKBUFX2 BUFX2}
      Inverters:   {INVX3 INVX2 INVX1 INVXL}
      Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
      Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 39054.690um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: t_route_ccopt_autotrimmed; Top/bottom preferred layer name: Metal7/Metal5; 
      Non-default rule name: NDR_13; Unshielded; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: l_route_ccopt_autotrimmed; Top/bottom preferred layer name: Metal7/Metal5; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    For timing_corner default_emulate_delay_corner:both, late and power domain auto-default:
      Slew time target (leaf):    0.200ns
      Slew time target (trunk):   0.200ns
      Slew time target (top):     0.200ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.142ns
      Buffer max distance: 145.732um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:CLKBUFX4, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=145.732um, saturatedSlew=0.145ns, speed=725.035um per ns, cellArea=16.427um^2 per 1000um}
      Inverter  : {lib_cell:INVX3, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=95.292um, saturatedSlew=0.141ns, speed=724.929um per ns, cellArea=14.356um^2 per 1000um}
      Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=631.652um, saturatedSlew=0.147ns, speed=1570.102um per ns, cellArea=23.823um^2 per 1000um}
      Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=632.069um, saturatedSlew=0.147ns, speed=1571.529um per ns, cellArea=21.643um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group clk/default_emulate_constraint_mode:
      Sources:                     pin clk
      Total number of sinks:       1961
      Delay constrained sinks:     1961
      Constrains:                  default
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner default_emulate_delay_corner:both.late:
      Skew target:                 0.200ns
    Primary reporting skew groups are:
    skew_group clk/default_emulate_constraint_mode with 1961 clock sinks
    
    Clock DAG stats initial state:
      cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=92.340um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=92.340um^2
      hp wire lengths  : top=0.000um, trunk=405.830um, leaf=2293.045um, total=2698.875um
    Clock DAG library cell distribution initial state {count}:
       Bufs: CLKBUFX4: 36 CLKBUFX3: 3 
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    No dont_touch hpins found in the clock network.
    Checking for illegal sizes of clock logic instances...
    Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
    Validating CTS configuration done. (took cpu=0:00:01.1 real=0:00:01.1)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures, skew aware done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with sizing
  
  Detected clock skew data from CTS
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats PRO initial state:
    cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
    sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
    misc counts      : r=1, pp=0
    cell areas       : b=92.340um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=92.340um^2
    cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
    sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.050pF, leaf=0.588pF, total=0.638pF
    wire lengths     : top=0.000um, trunk=590.090um, leaf=7537.130um, total=8127.220um
    hp wire lengths  : top=0.000um, trunk=405.830um, leaf=2293.045um, total=2698.875um
  Clock DAG net violations PRO initial state:
    Remaining Transition : {count=9, worst=[0.026ns, 0.024ns, 0.023ns, 0.014ns, 0.014ns, 0.012ns, 0.011ns, 0.008ns, 0.000ns]} avg=0.015ns sd=0.008ns sum=0.132ns
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.200ns count=4 avg=0.161ns sd=0.013ns min=0.145ns max=0.173ns {0 <= 0.120ns, 2 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
    Leaf  : target=0.200ns count=36 avg=0.190ns sd=0.019ns min=0.154ns max=0.226ns {0 <= 0.120ns, 2 <= 0.160ns, 11 <= 0.180ns, 5 <= 0.190ns, 9 <= 0.200ns} {2 <= 0.210ns, 4 <= 0.220ns, 3 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: CLKBUFX4: 36 CLKBUFX3: 3 
  Primary reporting skew groups PRO initial state:
    skew_group default.clk/default_emulate_constraint_mode: unconstrained
  Skew group summary PRO initial state:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.388, max=0.425, avg=0.404, sd=0.010], skew [0.037 vs 0.200], 100% {0.388, 0.425} (wid=0.003 ws=0.003) (gid=0.423 gs=0.036)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.1 real=0:00:00.1)
  PRO Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ..Library trimming buffers in power domain auto-default and half-corner default_emulate_delay_corner:both.late removed 0 of 4 cells
    Original list had 4 cells:
    CLKBUFX4 CLKBUFX3 BUFX2 CLKBUFX2 
    Library trimming was not able to trim any cells:
    CLKBUFX4 CLKBUFX3 BUFX2 CLKBUFX2 
    .60% ...80% ...100% 
    CCOpt-PRO: considered: 40, tested: 40, violation detected: 9, violation ignored (due to small violation): 0, cannot run: 0, attempted: 9, unsuccessful: 0, sized: 0
    
    Statistics: Fix DRVs (cell sizing):
    ===================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------------------------
    Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
    -------------------------------------------------------------------------------------------------------------------
    top                0                    0           0            0                    0                  0
    trunk              0                    0           0            0                    0                  0
    leaf               9 [100.0%]           0           0            0                    0 (0.0%)           9 (100.0%)
    -------------------------------------------------------------------------------------------------------------------
    Total              9 [100.0%]           0           0            0                    0 (0.0%)           9 (100.0%)
    -------------------------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 9, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
    
    Clock DAG stats after 'PRO Fixing DRVs':
      cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
      sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
      misc counts      : r=1, pp=0
      cell areas       : b=92.340um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=92.340um^2
      cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
      sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.050pF, leaf=0.588pF, total=0.638pF
      wire lengths     : top=0.000um, trunk=590.090um, leaf=7537.130um, total=8127.220um
      hp wire lengths  : top=0.000um, trunk=405.830um, leaf=2293.045um, total=2698.875um
    Clock DAG net violations after 'PRO Fixing DRVs':
      Remaining Transition : {count=9, worst=[0.026ns, 0.024ns, 0.023ns, 0.014ns, 0.014ns, 0.012ns, 0.011ns, 0.008ns, 0.000ns]} avg=0.015ns sd=0.008ns sum=0.132ns
    Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
      Trunk : target=0.200ns count=4 avg=0.161ns sd=0.013ns min=0.145ns max=0.173ns {0 <= 0.120ns, 2 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
      Leaf  : target=0.200ns count=36 avg=0.190ns sd=0.019ns min=0.154ns max=0.226ns {0 <= 0.120ns, 2 <= 0.160ns, 11 <= 0.180ns, 5 <= 0.190ns, 9 <= 0.200ns} {2 <= 0.210ns, 4 <= 0.220ns, 3 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
    Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
       Bufs: CLKBUFX4: 36 CLKBUFX3: 3 
    Primary reporting skew groups after 'PRO Fixing DRVs':
      skew_group default.clk/default_emulate_constraint_mode: unconstrained
    Skew group summary after 'PRO Fixing DRVs':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.388, max=0.425], skew [0.037 vs 0.200]
    Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  PRO Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats PRO final:
    cell counts      : b=39, i=0, icg=0, dcg=0, l=0, total=39
    sink counts      : regular=1961, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=1961
    misc counts      : r=1, pp=0
    cell areas       : b=92.340um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=92.340um^2
    cell capacitance : b=0.015pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.015pF
    sink capacitance : total=0.413pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.050pF, leaf=0.588pF, total=0.638pF
    wire lengths     : top=0.000um, trunk=590.090um, leaf=7537.130um, total=8127.220um
    hp wire lengths  : top=0.000um, trunk=405.830um, leaf=2293.045um, total=2698.875um
  Clock DAG net violations PRO final:
    Remaining Transition : {count=9, worst=[0.026ns, 0.024ns, 0.023ns, 0.014ns, 0.014ns, 0.012ns, 0.011ns, 0.008ns, 0.000ns]} avg=0.015ns sd=0.008ns sum=0.132ns
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.200ns count=4 avg=0.161ns sd=0.013ns min=0.145ns max=0.173ns {0 <= 0.120ns, 2 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}
    Leaf  : target=0.200ns count=36 avg=0.190ns sd=0.019ns min=0.154ns max=0.226ns {0 <= 0.120ns, 2 <= 0.160ns, 11 <= 0.180ns, 5 <= 0.190ns, 9 <= 0.200ns} {2 <= 0.210ns, 4 <= 0.220ns, 3 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: CLKBUFX4: 36 CLKBUFX3: 3 
  Primary reporting skew groups PRO final:
    skew_group default.clk/default_emulate_constraint_mode: unconstrained
  Skew group summary PRO final:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.388, max=0.425, avg=0.404, sd=0.010], skew [0.037 vs 0.200], 100% {0.388, 0.425} (wid=0.003 ws=0.003) (gid=0.423 gs=0.036)
PRO done.
Net route status summary:
  Clock:        40 (unrouted=0, trialRouted=0, noStatus=0, routed=40, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 10622 (unrouted=303, trialRouted=0, noStatus=0, routed=10319, fixed=0, [crossesIlmBoundary=0, tooFewTerms=190, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:01.9 real=0:00:01.9)
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
*** ClockDrv #1 [finish] (optDesign #2) : cpu/real = 0:00:02.0/0:00:02.0 (1.0), totSession cpu/real = 0:11:05.1/0:41:52.5 (0.3), mem = 2440.9M
**INFO: Start fixing DRV (Mem = 2438.86M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
*** DrvOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:11:05.4/0:41:52.8 (0.3), mem = 2438.9M
Info: 40 clock nets excluded from IPO operation.
DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     2|   116|    -0.34|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     1.93|     0.00|       0|       0|       0| 81.51%|          |         |
|     1|    81|    -0.34|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     1.93|     0.00|       0|       0|       1| 81.51%| 0:00:00.0|  2679.7M|
|     1|    81|    -0.34|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     1.93|     0.00|       0|       0|       0| 81.51%| 0:00:00.0|  2679.7M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |    CLK     |   Rule   |
+---------------+------------+----------+
| Metal5 (z=5)  |         36 | default  |
+---------------+------------+----------+
| Metal5 (z=5)  |          4 | NDR_13   |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:00.8 real=0:00:00.0 mem=2679.7M) ***

*** DrvOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:02.0/0:00:02.1 (1.0), totSession cpu/real = 0:11:07.5/0:41:54.8 (0.3), mem = 2578.6M
**INFO: Skipping refine place as no non-legal commits were detected
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:29, real = 0:00:29, mem = 2083.2M, totSessionCpu=0:11:07 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:02, Mem = 2578.62M).

------------------------------------------------------------------
     SI Timing Summary (cpu=0.03min real=0.03min mem=2578.6M)
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.935  |  2.540  |  1.935  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3396   |  3143   |  2037   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (81)      |   -0.337   |      1 (81)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 81.510%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:29, real = 0:00:29, mem = 2084.4M, totSessionCpu=0:11:08 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
**INFO: flowCheckPoint #3 OptimizationHold
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:11:09 mem=2616.9M ***
*** BuildHoldData #2 [begin] (optDesign #2) : totSession cpu/real = 0:11:09.0/0:41:56.4 (0.3), mem = 2616.9M
Saving timing graph ...
Done save timing graph
Latch borrow mode reset to max_borrow
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2595.73)
Total number of fetched objects 10489
AAE_INFO-618: Total number of nets in the design is 10662,  99.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=2576.07 CPU=0:00:03.2 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=2576.07 CPU=0:00:03.4 REAL=0:00:04.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2600.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2600.1M)

Executing IPO callback for view pruning ..

Active hold views:
 default_emulate_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2537.46)
Glitch Analysis: View default_emulate_view -- Total Number of Nets Skipped = 61. 
Glitch Analysis: View default_emulate_view -- Total Number of Nets Analyzed = 10489. 
Total number of fetched objects 10489
AAE_INFO-618: Total number of nets in the design is 10662,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2549.88 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2549.88 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:05.7 real=0:00:06.0 totSessionCpu=0:11:16 mem=2573.9M)
Done building cte hold timing graph (fixHold) cpu=0:00:06.7 real=0:00:07.0 totSessionCpu=0:11:16 mem=2573.9M ***
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:07.2 real=0:00:07.0 totSessionCpu=0:11:16 mem=2589.1M ***
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph
Done building cte setup timing graph (fixHold) cpu=0:00:07.9 real=0:00:08.0 totSessionCpu=0:11:17 mem=2565.1M ***
OPTC: m1 20.0 20.0
Setting latch borrow mode to budget during optimization.

*Info: minBufDelay = 66.8 ps, libStdDelay = 38.0 ps, minBufSize = 6840000 (5.0)
*Info: worst delay setup view: default_emulate_view

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view
Hold views included:
 default_emulate_view

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.935  |  2.540  |  1.935  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3396   |  3143   |  2037   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.457  |  0.575  |  0.457  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3396   |  3143   |  2037   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (81)      |   -0.337   |      1 (81)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 81.510%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:39, real = 0:00:39, mem = 2092.8M, totSessionCpu=0:11:18 **
*** BuildHoldData #2 [finish] (optDesign #2) : cpu/real = 0:00:09.3/0:00:09.3 (1.0), totSession cpu/real = 0:11:18.3/0:42:05.7 (0.3), mem = 2571.3M
*** HoldOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:11:18.3/0:42:05.7 (0.3), mem = 2571.3M
*info: Run optDesign holdfix with 1 thread.
Info: 40 clock nets excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch

*** HoldOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:11:18.4/0:42:05.8 (0.3), mem = 2609.5M
**INFO: flowCheckPoint #4 OptimizationPreEco
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:40, real = 0:00:40, mem = 2086.9M, totSessionCpu=0:11:18 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:00, mem=2569.62M, totSessionCpu=0:11:19).
**optDesign ... cpu = 0:00:40, real = 0:00:40, mem = 2095.1M, totSessionCpu=0:11:19 **

Skipping pre eco harden opt
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:11:19 mem=2607.8M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2607.8MB
Summary Report:
Instances move: 0 (out of 9436 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2607.8MB
*** Finished refinePlace (0:11:20 mem=2607.8M) ***
Default Rule : ""
Non Default Rules : "LEFSpecialRouteSpec" "VLMDefaultSetup" "NDR_13"
Worst Slack : 2.540 ns

Start Layer Assignment ...
WNS(2.540ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(2)

Select 0 cadidates out of 10662.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

Set Prefer Layer Routing Effort ...
Total Net(10660) IPOed(0) PreferLayer(0) -> MediumEffort(0)

Default Rule : ""
Non Default Rules : "LEFSpecialRouteSpec" "VLMDefaultSetup" "NDR_13"
Worst Slack : 1.935 ns

Start Layer Assignment ...
WNS(1.935ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(2)

Select 0 cadidates out of 10662.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.935  |  2.540  |  1.935  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3396   |  3143   |  2037   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (81)      |   -0.337   |      1 (81)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 81.510%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:42, real = 0:00:42, mem = 1993.7M, totSessionCpu=0:11:21 **
**INFO: flowCheckPoint #5 GlobalDetailRoute
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven false              # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 0
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 0
*** EcoRoute #1 [begin] (optDesign #2) : totSession cpu/real = 0:11:20.6/0:42:08.0 (0.3), mem = 2469.3M

globalDetailRoute

#Start globalDetailRoute on Thu Jan 18 23:01:21 2024
#
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=10662)
#NanoRoute Version 21.35-s114_1 NR220912-2004/21_15-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 303 (skipped).
#Total number of routable nets = 10359.
#Total number of nets in the design = 10662.
#1 routable net do not has any wires.
#10358 routable nets have routed wires.
#1 net will be global routed.
#40 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#Start routing data preparation on Thu Jan 18 23:01:21 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.900.
#Voltage range [0.000 - 0.900] has 10587 nets.
#Voltage range [0.900 - 0.900] has 1 net.
#Voltage range [0.000 - 0.000] has 74 nets.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Processed 1/0 dirty instance, 0/2 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(1 inst marked dirty, reset pre-exisiting dirty flag on 1 inst, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1994.55 (MB), peak = 2136.35 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2035.60 (MB), peak = 2136.35 (MB)
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Thu Jan 18 23:01:24 2024
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 45.13 (MB)
#Total memory = 2035.61 (MB)
#Peak memory = 2136.35 (MB)
#
#
#Start global routing on Thu Jan 18 23:01:24 2024
#
#
#Start global routing initialization on Thu Jan 18 23:01:24 2024
#
#Number of eco nets is 1
#
#Start global routing data preparation on Thu Jan 18 23:01:24 2024
#
#Start routing resource analysis on Thu Jan 18 23:01:24 2024
#
#Routing resource analysis is done on Thu Jan 18 23:01:24 2024
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         H         316         877        6400    66.22%
#  Metal2         V         454         689        6400     2.72%
#  Metal3         H         587         606        6400     0.00%
#  Metal4         V         776         367        6400     2.72%
#  Metal5         H        1022         171        6400     0.00%
#  Metal6         V        1060          83        6400     2.72%
#  Metal7         H        1177          16        6400     0.00%
#  Metal8         V        1093          50        6400     2.72%
#  Metal9         H        1166          27        6400     0.00%
#  Metal10        V         421          35        6400     4.81%
#  Metal11        H         381          96        6400    12.03%
#  --------------------------------------------------------------
#  Total                   8456      24.89%       70400     8.54%
#
#
#
#
#Global routing data preparation is done on Thu Jan 18 23:01:24 2024
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2036.86 (MB), peak = 2136.35 (MB)
#
#
#Global routing initialization is done on Thu Jan 18 23:01:24 2024
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2036.86 (MB), peak = 2136.35 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2037.14 (MB), peak = 2136.35 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2037.14 (MB), peak = 2136.35 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 303 (skipped).
#Total number of routable nets = 10359.
#Total number of nets in the design = 10662.
#
#10359 routable nets have routed wires.
#40 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default               1  
#       NDR_13               0  
#-----------------------------
#        Total               1  
#-----------------------------
#
#Routing constraints summary of the whole design:
#---------------------------------------------------------
#        Rules   Pref Layer   Avoid Detour   Unconstrained  
#---------------------------------------------------------
#      Default           36             36           10319  
#       NDR_13            4              4               0  
#---------------------------------------------------------
#        Total           40             40           10319  
#---------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  Metal1        0(0.00%)   (0.00%)
#  Metal2        0(0.00%)   (0.00%)
#  Metal3        0(0.00%)   (0.00%)
#  Metal4        0(0.00%)   (0.00%)
#  Metal5        0(0.00%)   (0.00%)
#  Metal6        0(0.00%)   (0.00%)
#  Metal7        0(0.00%)   (0.00%)
#  Metal8        0(0.00%)   (0.00%)
#  Metal9        0(0.00%)   (0.00%)
#  Metal10       0(0.00%)   (0.00%)
#  Metal11       0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 185772 um.
#Total half perimeter of net bounding box = 158042 um.
#Total wire length on LAYER Metal1 = 1780 um.
#Total wire length on LAYER Metal2 = 54273 um.
#Total wire length on LAYER Metal3 = 60161 um.
#Total wire length on LAYER Metal4 = 42305 um.
#Total wire length on LAYER Metal5 = 21590 um.
#Total wire length on LAYER Metal6 = 5345 um.
#Total wire length on LAYER Metal7 = 319 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 81682
#Total number of multi-cut vias = 53270 ( 65.2%)
#Total number of single cut vias = 28412 ( 34.8%)
#Up-Via Summary (total 81682):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         13982 ( 37.2%)     23603 ( 62.8%)      37585
# Metal2         10127 ( 33.4%)     20225 ( 66.6%)      30352
# Metal3          3100 ( 33.1%)      6253 ( 66.9%)       9353
# Metal4           862 ( 26.7%)      2371 ( 73.3%)       3233
# Metal5           338 ( 30.0%)       788 ( 70.0%)       1126
# Metal6             3 (  9.1%)        30 ( 90.9%)         33
#-----------------------------------------------------------
#                28412 ( 34.8%)     53270 ( 65.2%)      81682 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 1.53 (MB)
#Total memory = 2037.14 (MB)
#Peak memory = 2136.35 (MB)
#
#Finished global routing on Thu Jan 18 23:01:24 2024
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2035.88 (MB), peak = 2136.35 (MB)
#Start Track Assignment.
#Done with 0 horizontal wires in 3 hboxes and 0 vertical wires in 3 hboxes.
#Done with 0 horizontal wires in 3 hboxes and 0 vertical wires in 3 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 185772 um.
#Total half perimeter of net bounding box = 158042 um.
#Total wire length on LAYER Metal1 = 1780 um.
#Total wire length on LAYER Metal2 = 54273 um.
#Total wire length on LAYER Metal3 = 60161 um.
#Total wire length on LAYER Metal4 = 42305 um.
#Total wire length on LAYER Metal5 = 21590 um.
#Total wire length on LAYER Metal6 = 5345 um.
#Total wire length on LAYER Metal7 = 319 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 81682
#Total number of multi-cut vias = 53270 ( 65.2%)
#Total number of single cut vias = 28412 ( 34.8%)
#Up-Via Summary (total 81682):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         13982 ( 37.2%)     23603 ( 62.8%)      37585
# Metal2         10127 ( 33.4%)     20225 ( 66.6%)      30352
# Metal3          3100 ( 33.1%)      6253 ( 66.9%)       9353
# Metal4           862 ( 26.7%)      2371 ( 73.3%)       3233
# Metal5           338 ( 30.0%)       788 ( 70.0%)       1126
# Metal6             3 (  9.1%)        30 ( 90.9%)         33
#-----------------------------------------------------------
#                28412 ( 34.8%)     53270 ( 65.2%)      81682 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2035.88 (MB), peak = 2136.35 (MB)
#
#number of short segments in preferred routing layers
#	
#	
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 45.65 (MB)
#Total memory = 2036.12 (MB)
#Peak memory = 2136.35 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.6% of the total area was rechecked for DRC, and 0.6% required routing.
#   number of violations = 0
#1 out of 9475 instances (0.0%) need to be verified(marked ipoed), dirty area = 0.0%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2035.79 (MB), peak = 2136.35 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 185772 um.
#Total half perimeter of net bounding box = 158042 um.
#Total wire length on LAYER Metal1 = 1780 um.
#Total wire length on LAYER Metal2 = 54273 um.
#Total wire length on LAYER Metal3 = 60161 um.
#Total wire length on LAYER Metal4 = 42305 um.
#Total wire length on LAYER Metal5 = 21590 um.
#Total wire length on LAYER Metal6 = 5345 um.
#Total wire length on LAYER Metal7 = 319 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 81682
#Total number of multi-cut vias = 53269 ( 65.2%)
#Total number of single cut vias = 28413 ( 34.8%)
#Up-Via Summary (total 81682):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         13983 ( 37.2%)     23602 ( 62.8%)      37585
# Metal2         10127 ( 33.4%)     20225 ( 66.6%)      30352
# Metal3          3100 ( 33.1%)      6253 ( 66.9%)       9353
# Metal4           862 ( 26.7%)      2371 ( 73.3%)       3233
# Metal5           338 ( 30.0%)       788 ( 70.0%)       1126
# Metal6             3 (  9.1%)        30 ( 90.9%)         33
#-----------------------------------------------------------
#                28413 ( 34.8%)     53269 ( 65.2%)      81682 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = -0.34 (MB)
#Total memory = 2035.79 (MB)
#Peak memory = 2136.35 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2035.67 (MB), peak = 2136.35 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 185772 um.
#Total half perimeter of net bounding box = 158042 um.
#Total wire length on LAYER Metal1 = 1780 um.
#Total wire length on LAYER Metal2 = 54273 um.
#Total wire length on LAYER Metal3 = 60161 um.
#Total wire length on LAYER Metal4 = 42305 um.
#Total wire length on LAYER Metal5 = 21590 um.
#Total wire length on LAYER Metal6 = 5345 um.
#Total wire length on LAYER Metal7 = 319 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 81682
#Total number of multi-cut vias = 53269 ( 65.2%)
#Total number of single cut vias = 28413 ( 34.8%)
#Up-Via Summary (total 81682):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         13983 ( 37.2%)     23602 ( 62.8%)      37585
# Metal2         10127 ( 33.4%)     20225 ( 66.6%)      30352
# Metal3          3100 ( 33.1%)      6253 ( 66.9%)       9353
# Metal4           862 ( 26.7%)      2371 ( 73.3%)       3233
# Metal5           338 ( 30.0%)       788 ( 70.0%)       1126
# Metal6             3 (  9.1%)        30 ( 90.9%)         33
#-----------------------------------------------------------
#                28413 ( 34.8%)     53269 ( 65.2%)      81682 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 185772 um.
#Total half perimeter of net bounding box = 158042 um.
#Total wire length on LAYER Metal1 = 1780 um.
#Total wire length on LAYER Metal2 = 54273 um.
#Total wire length on LAYER Metal3 = 60161 um.
#Total wire length on LAYER Metal4 = 42305 um.
#Total wire length on LAYER Metal5 = 21590 um.
#Total wire length on LAYER Metal6 = 5345 um.
#Total wire length on LAYER Metal7 = 319 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 81682
#Total number of multi-cut vias = 53269 ( 65.2%)
#Total number of single cut vias = 28413 ( 34.8%)
#Up-Via Summary (total 81682):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         13983 ( 37.2%)     23602 ( 62.8%)      37585
# Metal2         10127 ( 33.4%)     20225 ( 66.6%)      30352
# Metal3          3100 ( 33.1%)      6253 ( 66.9%)       9353
# Metal4           862 ( 26.7%)      2371 ( 73.3%)       3233
# Metal5           338 ( 30.0%)       788 ( 70.0%)       1126
# Metal6             3 (  9.1%)        30 ( 90.9%)         33
#-----------------------------------------------------------
#                28413 ( 34.8%)     53269 ( 65.2%)      81682 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Thu Jan 18 23:01:29 2024
#
#
#Start Post Route Wire Spread.
#Done with 157 horizontal wires in 5 hboxes and 328 vertical wires in 5 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 185896 um.
#Total half perimeter of net bounding box = 158042 um.
#Total wire length on LAYER Metal1 = 1781 um.
#Total wire length on LAYER Metal2 = 54293 um.
#Total wire length on LAYER Metal3 = 60194 um.
#Total wire length on LAYER Metal4 = 42363 um.
#Total wire length on LAYER Metal5 = 21602 um.
#Total wire length on LAYER Metal6 = 5345 um.
#Total wire length on LAYER Metal7 = 319 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 81682
#Total number of multi-cut vias = 53269 ( 65.2%)
#Total number of single cut vias = 28413 ( 34.8%)
#Up-Via Summary (total 81682):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         13983 ( 37.2%)     23602 ( 62.8%)      37585
# Metal2         10127 ( 33.4%)     20225 ( 66.6%)      30352
# Metal3          3100 ( 33.1%)      6253 ( 66.9%)       9353
# Metal4           862 ( 26.7%)      2371 ( 73.3%)       3233
# Metal5           338 ( 30.0%)       788 ( 70.0%)       1126
# Metal6             3 (  9.1%)        30 ( 90.9%)         33
#-----------------------------------------------------------
#                28413 ( 34.8%)     53269 ( 65.2%)      81682 
#
#   number of violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2035.68 (MB), peak = 2136.35 (MB)
#CELL_VIEW picorv32,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 4
#Total wire length = 185896 um.
#Total half perimeter of net bounding box = 158042 um.
#Total wire length on LAYER Metal1 = 1781 um.
#Total wire length on LAYER Metal2 = 54293 um.
#Total wire length on LAYER Metal3 = 60194 um.
#Total wire length on LAYER Metal4 = 42363 um.
#Total wire length on LAYER Metal5 = 21602 um.
#Total wire length on LAYER Metal6 = 5345 um.
#Total wire length on LAYER Metal7 = 319 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 81682
#Total number of multi-cut vias = 53269 ( 65.2%)
#Total number of single cut vias = 28413 ( 34.8%)
#Up-Via Summary (total 81682):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# Metal1         13983 ( 37.2%)     23602 ( 62.8%)      37585
# Metal2         10127 ( 33.4%)     20225 ( 66.6%)      30352
# Metal3          3100 ( 33.1%)      6253 ( 66.9%)       9353
# Metal4           862 ( 26.7%)      2371 ( 73.3%)       3233
# Metal5           338 ( 30.0%)       788 ( 70.0%)       1126
# Metal6             3 (  9.1%)        30 ( 90.9%)         33
#-----------------------------------------------------------
#                28413 ( 34.8%)     53269 ( 65.2%)      81682 
#
#detailRoute Statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = -0.45 (MB)
#Total memory = 2035.68 (MB)
#Peak memory = 2136.35 (MB)
#Skip updating routing design signature in db-snapshot flow
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:00:11
#Elapsed time = 00:00:11
#Increased memory = -43.72 (MB)
#Total memory = 1949.97 (MB)
#Peak memory = 2136.35 (MB)
#Number of warnings = 0
#Total number of warnings = 25
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Jan 18 23:01:32 2024
#
*** EcoRoute #1 [finish] (optDesign #2) : cpu/real = 0:00:11.3/0:00:11.3 (1.0), totSession cpu/real = 0:11:32.0/0:42:19.4 (0.3), mem = 2419.1M
**optDesign ... cpu = 0:00:53, real = 0:00:53, mem = 1949.9M, totSessionCpu=0:11:32 **
New Signature Flow (restoreNanoRouteOptions) ....
**INFO: flowCheckPoint #6 PostEcoSummary
#Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=10662)
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#Start routing data preparation on Thu Jan 18 23:01:33 2024
#
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1950.76 (MB), peak = 2136.35 (MB)
#Start routing data preparation on Thu Jan 18 23:01:33 2024
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 0.900.
#Voltage range [0.000 - 0.900] has 10587 nets.
#Voltage range [0.900 - 0.900] has 1 net.
#Voltage range [0.000 - 0.000] has 74 nets.
#Build and mark too close pins for the same net.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1995.60 (MB), peak = 2136.35 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner default_emulate_rc_corner /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 125.000000 (real) 
#METAL_1 -> Metal1 (1)
#METAL_2 -> Metal2 (2)
#METAL_3 -> Metal3 (3)
#METAL_4 -> Metal4 (4)
#METAL_5 -> Metal5 (5)
#METAL_6 -> Metal6 (6)
#METAL_7 -> Metal7 (7)
#METAL_8 -> Metal8 (8)
#METAL_9 -> Metal9 (9)
#METAL_10 -> Metal10 (10)
#METAL_11 -> Metal11 (11)
#SADV-On
# Corner(s) : 
#default_emulate_rc_corner [125.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 125.000000
# Ref. Temp   : 25.000000
#SADV-Off
#total pattern=286 [11, 792]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch
#found RESMODEL /mnt/apps/prebuilt/EDA/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/qrc/qx/gpdk045.tch 125.000000 
#number model r/c [1,1] [11,792] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1998.02 (MB), peak = 2136.35 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 1998.02 (MB)
#Peak memory = 2136.35 (MB)
#begin processing metal fill model file
#end processing metal fill model file
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#4x4 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 9 hboxes with single thread on machine with  Xeon 2.10GHz 28160KB Cache 12CPU...
#Process 0 special clock nets for rc extraction
#WARNING (NREX-80) Net resetn does not have a driver pin. It may have incomplete route.
#Need to add unplaced ipin PIN:resetn of net 0(resetn) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs1[31] of net 268(pcpi_rs1[31]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs1[19] of net 277(pcpi_rs1[19]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs1[20] of net 278(pcpi_rs1[20]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs1[23] of net 279(pcpi_rs1[23]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs1[25] of net 280(pcpi_rs1[25]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs1[1] of net 281(pcpi_rs1[1]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs1[27] of net 282(pcpi_rs1[27]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs1[24] of net 283(pcpi_rs1[24]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs1[28] of net 286(pcpi_rs1[28]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs1[29] of net 287(pcpi_rs1[29]) into rc tree
#Need to add unplaced ipin PIN:mem_la_wdata[5] of net 288(mem_la_wdata[5]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs2[5] of net 288(mem_la_wdata[5]) into rc tree
#Need to add unplaced ipin PIN:mem_la_wdata[3] of net 289(mem_la_wdata[3]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs2[3] of net 289(mem_la_wdata[3]) into rc tree
#Need to add unplaced ipin PIN:mem_la_wdata[6] of net 290(mem_la_wdata[6]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs2[6] of net 290(mem_la_wdata[6]) into rc tree
#Need to add unplaced ipin PIN:mem_la_wdata[7] of net 291(mem_la_wdata[7]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs2[7] of net 291(mem_la_wdata[7]) into rc tree
#Need to add unplaced ipin PIN:mem_la_wdata[4] of net 292(mem_la_wdata[4]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs2[4] of net 292(mem_la_wdata[4]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs2[31] of net 302(pcpi_rs2[31]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs1[5] of net 303(pcpi_rs1[5]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs1[30] of net 304(pcpi_rs1[30]) into rc tree
#Need to add unplaced ipin PIN:mem_la_wdata[0] of net 305(mem_la_wdata[0]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs2[0] of net 305(mem_la_wdata[0]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs1[6] of net 313(pcpi_rs1[6]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs1[15] of net 314(pcpi_rs1[15]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs1[16] of net 315(pcpi_rs1[16]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs1[17] of net 316(pcpi_rs1[17]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs1[8] of net 317(pcpi_rs1[8]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs1[21] of net 318(pcpi_rs1[21]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs1[26] of net 319(pcpi_rs1[26]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs1[18] of net 320(pcpi_rs1[18]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs1[14] of net 322(pcpi_rs1[14]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs1[10] of net 323(pcpi_rs1[10]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs1[12] of net 325(pcpi_rs1[12]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs1[2] of net 326(pcpi_rs1[2]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs1[22] of net 327(pcpi_rs1[22]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs2[12] of net 328(pcpi_rs2[12]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs1[0] of net 329(pcpi_rs1[0]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs2[11] of net 330(pcpi_rs2[11]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs2[9] of net 331(pcpi_rs2[9]) into rc tree
#Need to add unplaced ipin PIN:mem_la_wdata[2] of net 332(mem_la_wdata[2]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs2[2] of net 332(mem_la_wdata[2]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs2[10] of net 333(pcpi_rs2[10]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs2[14] of net 334(pcpi_rs2[14]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs2[13] of net 335(pcpi_rs2[13]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs2[15] of net 336(pcpi_rs2[15]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs1[9] of net 343(pcpi_rs1[9]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs1[11] of net 344(pcpi_rs1[11]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs1[13] of net 345(pcpi_rs1[13]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs1[7] of net 347(pcpi_rs1[7]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs2[21] of net 348(pcpi_rs2[21]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs2[22] of net 349(pcpi_rs2[22]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs2[8] of net 350(pcpi_rs2[8]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs2[20] of net 351(pcpi_rs2[20]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs2[19] of net 352(pcpi_rs2[19]) into rc tree
#Need to add unplaced ipin PIN:mem_la_wdata[1] of net 353(mem_la_wdata[1]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs2[1] of net 353(mem_la_wdata[1]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs2[18] of net 354(pcpi_rs2[18]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs2[16] of net 355(pcpi_rs2[16]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs2[17] of net 356(pcpi_rs2[17]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs2[23] of net 357(pcpi_rs2[23]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs2[30] of net 364(pcpi_rs2[30]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs2[26] of net 365(pcpi_rs2[26]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs2[29] of net 366(pcpi_rs2[29]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs1[4] of net 367(pcpi_rs1[4]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs1[3] of net 368(pcpi_rs1[3]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs2[28] of net 369(pcpi_rs2[28]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs2[24] of net 370(pcpi_rs2[24]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs2[25] of net 371(pcpi_rs2[25]) into rc tree
#Need to add unplaced ipin PIN:pcpi_rs2[27] of net 372(pcpi_rs2[27]) into rc tree
#Need to add unplaced ipin PIN:pcpi_insn[12] of net 508(pcpi_insn[12]) into rc tree
#WARNING (NREX-80) Net mem_rdata[25] does not have a driver pin. It may have incomplete route.
#Need to add unplaced ipin PIN:mem_rdata[25] of net 516(mem_rdata[25]) into rc tree
#WARNING (NREX-80) Net mem_rdata[24] does not have a driver pin. It may have incomplete route.
#Need to add unplaced ipin PIN:mem_rdata[24] of net 517(mem_rdata[24]) into rc tree
#WARNING (NREX-80) Net mem_rdata[26] does not have a driver pin. It may have incomplete route.
#Need to add unplaced ipin PIN:mem_rdata[26] of net 542(mem_rdata[26]) into rc tree
#WARNING (NREX-80) Net mem_rdata[29] does not have a driver pin. It may have incomplete route.
#Need to add unplaced ipin PIN:mem_rdata[29] of net 557(mem_rdata[29]) into rc tree
#Need to add unplaced ipin PIN:pcpi_insn[13] of net 618(pcpi_insn[13]) into rc tree
#WARNING (NREX-80) Net mem_rdata[22] does not have a driver pin. It may have incomplete route.
#Need to add unplaced ipin PIN:mem_rdata[22] of net 630(mem_rdata[22]) into rc tree
#WARNING (NREX-80) Net mem_rdata[20] does not have a driver pin. It may have incomplete route.
#Need to add unplaced ipin PIN:mem_rdata[20] of net 631(mem_rdata[20]) into rc tree
#WARNING (NREX-80) Net mem_rdata[27] does not have a driver pin. It may have incomplete route.
#Need to add unplaced ipin PIN:mem_rdata[27] of net 632(mem_rdata[27]) into rc tree
#WARNING (NREX-80) Net mem_rdata[23] does not have a driver pin. It may have incomplete route.
#Need to add unplaced ipin PIN:mem_rdata[23] of net 633(mem_rdata[23]) into rc tree
#WARNING (NREX-80) Net mem_rdata[21] does not have a driver pin. It may have incomplete route.
#Need to add unplaced ipin PIN:mem_rdata[21] of net 634(mem_rdata[21]) into rc tree
#WARNING (NREX-80) Net mem_rdata[28] does not have a driver pin. It may have incomplete route.
#Need to add unplaced ipin PIN:mem_rdata[28] of net 636(mem_rdata[28]) into rc tree
#WARNING (NREX-80) Net mem_rdata[19] does not have a driver pin. It may have incomplete route.
#Need to add unplaced ipin PIN:mem_rdata[19] of net 648(mem_rdata[19]) into rc tree
#WARNING (NREX-80) Net mem_rdata[30] does not have a driver pin. It may have incomplete route.
#Need to add unplaced ipin PIN:mem_rdata[30] of net 670(mem_rdata[30]) into rc tree
#WARNING (NREX-80) Net mem_rdata[18] does not have a driver pin. It may have incomplete route.
#Need to add unplaced ipin PIN:mem_rdata[18] of net 671(mem_rdata[18]) into rc tree
#Need to add unplaced ipin PIN:mem_la_wstrb[0] of net 692(mem_la_wstrb[0]) into rc tree
#WARNING (NREX-80) Net mem_rdata[16] does not have a driver pin. It may have incomplete route.
#Need to add unplaced ipin PIN:mem_rdata[16] of net 766(mem_rdata[16]) into rc tree
#WARNING (NREX-80) Net mem_rdata[17] does not have a driver pin. It may have incomplete route.
#Need to add unplaced ipin PIN:mem_rdata[17] of net 768(mem_rdata[17]) into rc tree
#Need to add unplaced ipin PIN:pcpi_valid of net 786(pcpi_valid) into rc tree
#WARNING (NREX-80) Net mem_rdata[31] does not have a driver pin. It may have incomplete route.
#Need to add unplaced ipin PIN:mem_rdata[31] of net 794(mem_rdata[31]) into rc tree
#WARNING (NREX-80) Net mem_rdata[8] does not have a driver pin. It may have incomplete route.
#Need to add unplaced ipin PIN:mem_rdata[8] of net 806(mem_rdata[8]) into rc tree
#WARNING (NREX-80) Net mem_rdata[12] does not have a driver pin. It may have incomplete route.
#Need to add unplaced ipin PIN:mem_rdata[12] of net 850(mem_rdata[12]) into rc tree
#WARNING (NREX-80) Net mem_rdata[9] does not have a driver pin. It may have incomplete route.
#Need to add unplaced ipin PIN:mem_rdata[9] of net 854(mem_rdata[9]) into rc tree
#WARNING (EMS-27) Message (NREX-80) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#Need to add unplaced ipin PIN:mem_rdata[14] of net 858(mem_rdata[14]) into rc tree
#Need to add unplaced ipin PIN:mem_rdata[11] of net 871(mem_rdata[11]) into rc tree
#Need to add unplaced ipin PIN:mem_rdata[1] of net 873(mem_rdata[1]) into rc tree
#Need to add unplaced ipin PIN:mem_rdata[10] of net 897(mem_rdata[10]) into rc tree
#Need to add unplaced ipin PIN:mem_rdata[0] of net 899(mem_rdata[0]) into rc tree
#Need to add unplaced ipin PIN:mem_rdata[13] of net 962(mem_rdata[13]) into rc tree
#Need to add unplaced ipin PIN:mem_rdata[15] of net 994(mem_rdata[15]) into rc tree
#Need to add unplaced ipin PIN:clk of net 1008(clk) into rc tree
#Need to add unplaced ipin PIN:pcpi_insn[3] of net 1052(pcpi_insn[3]) into rc tree
#Need to add unplaced ipin PIN:pcpi_insn[1] of net 1077(pcpi_insn[1]) into rc tree
#Need to add unplaced ipin PIN:pcpi_insn[0] of net 1084(pcpi_insn[0]) into rc tree
#Need to add unplaced ipin PIN:pcpi_insn[30] of net 1124(pcpi_insn[30]) into rc tree
#Need to add unplaced ipin PIN:mem_rdata[6] of net 1128(mem_rdata[6]) into rc tree
#Need to add unplaced ipin PIN:pcpi_insn[25] of net 1188(pcpi_insn[25]) into rc tree
#Need to add unplaced ipin PIN:pcpi_insn[31] of net 1232(pcpi_insn[31]) into rc tree
#Need to add unplaced ipin PIN:mem_rdata[5] of net 1244(mem_rdata[5]) into rc tree
#Need to add unplaced ipin PIN:mem_rdata[4] of net 1280(mem_rdata[4]) into rc tree
#Need to add unplaced ipin PIN:mem_rdata[3] of net 1297(mem_rdata[3]) into rc tree
#Need to add unplaced ipin PIN:pcpi_insn[2] of net 1303(pcpi_insn[2]) into rc tree
#Need to add unplaced ipin PIN:pcpi_insn[5] of net 1324(pcpi_insn[5]) into rc tree
#Need to add unplaced ipin PIN:pcpi_insn[4] of net 1359(pcpi_insn[4]) into rc tree
#Need to add unplaced ipin PIN:mem_rdata[2] of net 1383(mem_rdata[2]) into rc tree
#Need to add unplaced ipin PIN:pcpi_insn[26] of net 1441(pcpi_insn[26]) into rc tree
#Need to add unplaced ipin PIN:pcpi_insn[27] of net 1448(pcpi_insn[27]) into rc tree
#Need to add unplaced ipin PIN:pcpi_insn[29] of net 1454(pcpi_insn[29]) into rc tree
#Need to add unplaced ipin PIN:mem_valid of net 1456(mem_valid) into rc tree
#Need to add unplaced ipin PIN:mem_rdata[7] of net 1459(mem_rdata[7]) into rc tree
#Need to add unplaced ipin PIN:pcpi_ready of net 1464(pcpi_ready) into rc tree
#Need to add unplaced ipin PIN:pcpi_insn[6] of net 1485(pcpi_insn[6]) into rc tree
#Need to add unplaced ipin PIN:mem_ready of net 1486(mem_ready) into rc tree
#Need to add unplaced ipin PIN:pcpi_insn[28] of net 1489(pcpi_insn[28]) into rc tree
#Need to add unplaced ipin PIN:mem_la_wdata[30] of net 2559(mem_la_wdata[30]) into rc tree
#Need to add unplaced ipin PIN:mem_la_addr[10] of net 2675(mem_la_addr[10]) into rc tree
#Need to add unplaced ipin PIN:mem_la_addr[5] of net 2683(mem_la_addr[5]) into rc tree
#Need to add unplaced ipin PIN:mem_la_addr[9] of net 2730(mem_la_addr[9]) into rc tree
#Need to add unplaced ipin PIN:mem_la_addr[14] of net 2731(mem_la_addr[14]) into rc tree
#Need to add unplaced ipin PIN:mem_la_addr[29] of net 2763(mem_la_addr[29]) into rc tree
#Need to add unplaced ipin PIN:mem_la_addr[3] of net 2764(mem_la_addr[3]) into rc tree
#Need to add unplaced ipin PIN:mem_la_addr[12] of net 2765(mem_la_addr[12]) into rc tree
#Need to add unplaced ipin PIN:mem_la_addr[17] of net 2767(mem_la_addr[17]) into rc tree
#Need to add unplaced ipin PIN:mem_la_addr[16] of net 2807(mem_la_addr[16]) into rc tree
#Need to add unplaced ipin PIN:mem_la_addr[7] of net 2858(mem_la_addr[7]) into rc tree
#Need to add unplaced ipin PIN:mem_la_addr[22] of net 2910(mem_la_addr[22]) into rc tree
#Need to add unplaced ipin PIN:mem_la_addr[11] of net 2911(mem_la_addr[11]) into rc tree
#Need to add unplaced ipin PIN:mem_la_addr[8] of net 2912(mem_la_addr[8]) into rc tree
#Need to add unplaced ipin PIN:mem_la_addr[15] of net 2913(mem_la_addr[15]) into rc tree
#Need to add unplaced ipin PIN:mem_la_addr[4] of net 2915(mem_la_addr[4]) into rc tree
#Need to add unplaced ipin PIN:mem_la_addr[23] of net 2964(mem_la_addr[23]) into rc tree
#Need to add unplaced ipin PIN:mem_la_addr[2] of net 2965(mem_la_addr[2]) into rc tree
#Need to add unplaced ipin PIN:mem_wdata[21] of net 2977(mem_wdata[21]) into rc tree
#Need to add unplaced ipin PIN:mem_wdata[23] of net 3000(mem_wdata[23]) into rc tree
#Need to add unplaced ipin PIN:mem_la_addr[28] of net 3022(mem_la_addr[28]) into rc tree
#Need to add unplaced ipin PIN:mem_la_addr[27] of net 3023(mem_la_addr[27]) into rc tree
#Need to add unplaced ipin PIN:mem_la_addr[24] of net 3024(mem_la_addr[24]) into rc tree
#Need to add unplaced ipin PIN:mem_instr of net 3038(mem_instr) into rc tree
#Need to add unplaced ipin PIN:mem_la_addr[20] of net 3084(mem_la_addr[20]) into rc tree
#Need to add unplaced ipin PIN:mem_wstrb[2] of net 3118(mem_wstrb[2]) into rc tree
#Need to add unplaced ipin PIN:mem_la_wdata[31] of net 3151(mem_la_wdata[31]) into rc tree
#Need to add unplaced ipin PIN:mem_la_wdata[28] of net 3183(mem_la_wdata[28]) into rc tree
#Need to add unplaced ipin PIN:mem_la_addr[30] of net 3187(mem_la_addr[30]) into rc tree
#Need to add unplaced ipin PIN:mem_la_addr[26] of net 3188(mem_la_addr[26]) into rc tree
#Need to add unplaced ipin PIN:mem_la_addr[18] of net 3189(mem_la_addr[18]) into rc tree
#Need to add unplaced ipin PIN:mem_la_wstrb[1] of net 3228(mem_la_wstrb[1]) into rc tree
#Need to add unplaced ipin PIN:mem_wstrb[3] of net 3260(mem_wstrb[3]) into rc tree
#Need to add unplaced ipin PIN:mem_wstrb[1] of net 3261(mem_wstrb[1]) into rc tree
#Need to add unplaced ipin PIN:mem_la_addr[25] of net 3318(mem_la_addr[25]) into rc tree
#Need to add unplaced ipin PIN:mem_wdata[22] of net 3372(mem_wdata[22]) into rc tree
#Need to add unplaced ipin PIN:mem_wdata[12] of net 3434(mem_wdata[12]) into rc tree
#Need to add unplaced ipin PIN:mem_la_addr[31] of net 3437(mem_la_addr[31]) into rc tree
#Need to add unplaced ipin PIN:mem_la_addr[6] of net 3450(mem_la_addr[6]) into rc tree
#Need to add unplaced ipin PIN:mem_la_wdata[26] of net 3472(mem_la_wdata[26]) into rc tree
#Need to add unplaced ipin PIN:mem_la_wdata[27] of net 3487(mem_la_wdata[27]) into rc tree
#Need to add unplaced ipin PIN:mem_wdata[14] of net 3518(mem_wdata[14]) into rc tree
#Need to add unplaced ipin PIN:mem_wdata[17] of net 3573(mem_wdata[17]) into rc tree
#Need to add unplaced ipin PIN:mem_wdata[10] of net 3581(mem_wdata[10]) into rc tree
#Need to add unplaced ipin PIN:mem_la_wstrb[3] of net 3598(mem_la_wstrb[3]) into rc tree
#Need to add unplaced ipin PIN:mem_wstrb[0] of net 3615(mem_wstrb[0]) into rc tree
#Need to add unplaced ipin PIN:mem_wdata[20] of net 3665(mem_wdata[20]) into rc tree
#Need to add unplaced ipin PIN:mem_la_wdata[29] of net 3677(mem_la_wdata[29]) into rc tree
#Need to add unplaced ipin PIN:mem_wdata[16] of net 3721(mem_wdata[16]) into rc tree
#Need to add unplaced ipin PIN:mem_la_wstrb[2] of net 3767(mem_la_wstrb[2]) into rc tree
#Need to add unplaced ipin PIN:mem_la_addr[13] of net 3768(mem_la_addr[13]) into rc tree
#Need to add unplaced ipin PIN:mem_wdata[9] of net 3789(mem_wdata[9]) into rc tree
#Need to add unplaced ipin PIN:mem_wdata[11] of net 3790(mem_wdata[11]) into rc tree
#Need to add unplaced ipin PIN:pcpi_insn[14] of net 3803(pcpi_insn[14]) into rc tree
#Need to add unplaced ipin PIN:mem_la_addr[21] of net 3855(mem_la_addr[21]) into rc tree
#Need to add unplaced ipin PIN:mem_la_wdata[24] of net 3874(mem_la_wdata[24]) into rc tree
#Need to add unplaced ipin PIN:mem_la_addr[19] of net 3885(mem_la_addr[19]) into rc tree
#Need to add unplaced ipin PIN:mem_wdata[18] of net 3897(mem_wdata[18]) into rc tree
#Need to add unplaced ipin PIN:mem_wdata[19] of net 3898(mem_wdata[19]) into rc tree
#Need to add unplaced ipin PIN:trap of net 3912(trap) into rc tree
#Need to add unplaced ipin PIN:mem_la_wdata[25] of net 3941(mem_la_wdata[25]) into rc tree
#Need to add unplaced ipin PIN:mem_wdata[15] of net 3946(mem_wdata[15]) into rc tree
#Need to add unplaced ipin PIN:mem_wdata[8] of net 3961(mem_wdata[8]) into rc tree
#Need to add unplaced ipin PIN:mem_wdata[13] of net 3962(mem_wdata[13]) into rc tree
#Total 10358 nets were built. 93 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:06, elapsed time = 00:00:06 .
#   Increased memory =    85.76 (MB), total memory =  2083.92 (MB), peak memory =  2136.35 (MB)
#Register nets and terms for rcdb /tmp/innovus_temp_8271_cn91.it.auth.gr_paschalk_v60CEt/nr8271_QiXwh7.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2055.10 (MB), peak = 2136.35 (MB)
#RC Statistics: 60078 Res, 33226 Ground Cap, 13884 XCap (Edge to Edge)
#RC V/H edge ratio: 0.36, Avg V/H Edge Length: 2919.92 (31209), Avg L-Edge Length: 8598.30 (18602)
#Nets and terms are pre-registered for rcdb /tmp/innovus_temp_8271_cn91.it.auth.gr_paschalk_v60CEt/nr8271_QiXwh7.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 70756 nodes, 60398 edges, and 28458 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2049.07 (MB), peak = 2136.35 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_8271_cn91.it.auth.gr_paschalk_v60CEt/nr8271_QiXwh7.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2500.078M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_8271_cn91.it.auth.gr_paschalk_v60CEt/nr8271_QiXwh7.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell picorv32 has rcdb /tmp/innovus_temp_8271_cn91.it.auth.gr_paschalk_v60CEt/nr8271_QiXwh7.rcdb.d specified
Cell picorv32, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.6 real: 0:00:00.0 mem: 2508.082M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:08
#Elapsed time = 00:00:09
#Increased memory = 54.10 (MB)
#Total memory = 2049.70 (MB)
#Peak memory = 2136.35 (MB)
#
#93 inserted nodes are removed
#	no debugging net set
#Start Inst Signature in MT(0)
#Start Net Signature in MT(49143325)
#Calculate SNet Signature in MT (110656660)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.10GHz 28160KB Cache 12CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1996.07 (MB), peak memory =  2136.35 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1996.07 (MB), peak memory =  2136.35 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1996.07 (MB), peak memory =  2136.35 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1996.07 (MB), peak memory =  2136.35 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1996.07 (MB), peak memory =  2136.35 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =    -0.05 (MB), total memory =  1996.07 (MB), peak memory =  2136.35 (MB)
**optDesign ... cpu = 0:01:05, real = 0:01:05, mem = 1996.1M, totSessionCpu=0:11:44 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2464.61)
Initializing multi-corner resistance tables ...
Reading RCDB with compressed RC data.
Total number of fetched objects 10489
AAE_INFO-618: Total number of nets in the design is 10662,  99.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=2475.1 CPU=0:00:03.4 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=2475.1 CPU=0:00:03.8 REAL=0:00:04.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2499.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2499.1M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2416.21)
Glitch Analysis: View default_emulate_view -- Total Number of Nets Skipped = 61. 
Glitch Analysis: View default_emulate_view -- Total Number of Nets Analyzed = 10489. 
Total number of fetched objects 10489
AAE_INFO-618: Total number of nets in the design is 10662,  0.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=2461.91 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2461.91 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:06.3 real=0:00:06.0 totSessionCpu=0:11:50 mem=2485.9M)

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.935  |  2.538  |  1.935  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3396   |  3143   |  2037   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (81)      |   -0.337   |      1 (81)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 81.510%
------------------------------------------------------------------
**optDesign ... cpu = 0:01:12, real = 0:01:12, mem = 1998.8M, totSessionCpu=0:11:50 **
Executing marking Critical Nets1
**INFO: flowCheckPoint #7 OptimizationRecovery
*** Timing Is met
*** Check timing (0:00:00.0)
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:01:12, real = 0:01:12, mem = 1998.8M, totSessionCpu=0:11:50 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2459.49M, totSessionCpu=0:11:51).
**optDesign ... cpu = 0:01:12, real = 0:01:12, mem = 1998.5M, totSessionCpu=0:11:51 **

Latch borrow mode reset to max_borrow
**INFO: flowCheckPoint #8 FinalSummary
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:12, real = 0:01:12, mem = 1996.5M, totSessionCpu=0:11:51 **
Saving timing graph ...
Done save timing graph
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: picorv32
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2446.3)
Total number of fetched objects 10489
AAE_INFO-618: Total number of nets in the design is 10662,  99.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=2461.72 CPU=0:00:03.2 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=2461.72 CPU=0:00:03.4 REAL=0:00:04.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2485.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2485.7M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=2412.84)
Glitch Analysis: View default_emulate_view -- Total Number of Nets Skipped = 61. 
Glitch Analysis: View default_emulate_view -- Total Number of Nets Analyzed = 10489. 
Total number of fetched objects 10489
AAE_INFO-618: Total number of nets in the design is 10662,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2457.53 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2457.53 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:05.6 real=0:00:06.0 totSessionCpu=0:11:58 mem=2481.5M)
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 
Hold views included:
 default_emulate_view

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.935  |  2.538  |  1.935  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3396   |  3143   |  2037   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.457  |  0.575  |  0.457  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3396   |  3143   |  2037   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      1 (81)      |   -0.337   |      1 (81)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 81.510%
------------------------------------------------------------------
**optDesign ... cpu = 0:01:22, real = 0:01:24, mem = 2024.2M, totSessionCpu=0:12:01 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #2 [finish] : cpu/real = 0:01:22.1/0:01:24.3 (1.0), totSession cpu/real = 0:12:01.0/0:42:50.3 (0.3), mem = 2467.2M
<CMD> report_power > report_power_step15.txt
env CDS_WORKAREA is set to /home/p/paschalk
Using Power View: default_emulate_view.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2033.65MB/3996.06MB/2115.50MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2033.65MB/3996.06MB/2115.50MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2033.65MB/3996.06MB/2115.50MB)

Begin Processing Signal Activity


Starting Levelizing
2024-Jan-18 23:02:13 (2024-Jan-18 21:02:13 GMT)
2024-Jan-18 23:02:13 (2024-Jan-18 21:02:13 GMT): 10%
2024-Jan-18 23:02:13 (2024-Jan-18 21:02:13 GMT): 20%
2024-Jan-18 23:02:13 (2024-Jan-18 21:02:13 GMT): 30%
2024-Jan-18 23:02:13 (2024-Jan-18 21:02:13 GMT): 40%
2024-Jan-18 23:02:13 (2024-Jan-18 21:02:13 GMT): 50%
2024-Jan-18 23:02:13 (2024-Jan-18 21:02:13 GMT): 60%
2024-Jan-18 23:02:13 (2024-Jan-18 21:02:13 GMT): 70%
2024-Jan-18 23:02:13 (2024-Jan-18 21:02:13 GMT): 80%
2024-Jan-18 23:02:13 (2024-Jan-18 21:02:13 GMT): 90%

Finished Levelizing
2024-Jan-18 23:02:13 (2024-Jan-18 21:02:13 GMT)

Starting Activity Propagation
2024-Jan-18 23:02:13 (2024-Jan-18 21:02:13 GMT)
2024-Jan-18 23:02:13 (2024-Jan-18 21:02:13 GMT): 10%
2024-Jan-18 23:02:13 (2024-Jan-18 21:02:13 GMT): 20%

Finished Activity Propagation
2024-Jan-18 23:02:13 (2024-Jan-18 21:02:13 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2033.84MB/3996.06MB/2115.50MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2024-Jan-18 23:02:13 (2024-Jan-18 21:02:13 GMT)
 ... Calculating switching power
2024-Jan-18 23:02:13 (2024-Jan-18 21:02:13 GMT): 10%
2024-Jan-18 23:02:13 (2024-Jan-18 21:02:13 GMT): 20%
2024-Jan-18 23:02:13 (2024-Jan-18 21:02:13 GMT): 30%
2024-Jan-18 23:02:13 (2024-Jan-18 21:02:13 GMT): 40%
2024-Jan-18 23:02:13 (2024-Jan-18 21:02:13 GMT): 50%
 ... Calculating internal and leakage power
2024-Jan-18 23:02:13 (2024-Jan-18 21:02:13 GMT): 60%
2024-Jan-18 23:02:14 (2024-Jan-18 21:02:14 GMT): 70%
2024-Jan-18 23:02:14 (2024-Jan-18 21:02:14 GMT): 80%
2024-Jan-18 23:02:14 (2024-Jan-18 21:02:14 GMT): 90%

Finished Calculating power
2024-Jan-18 23:02:14 (2024-Jan-18 21:02:14 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2033.88MB/3996.06MB/2115.50MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2033.88MB/3996.06MB/2115.50MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=2033.88MB/3996.06MB/2115.50MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2033.88MB/3996.06MB/2115.50MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 21.35-s114_1 (64bit) 10/13/2022 12:11 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2024-Jan-18 23:02:14 (2024-Jan-18 21:02:14 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: picorv32
*
*	Liberty Libraries used:
*	        default_emulate_view: /mnt/apps/prebuilt/eda/designkits/GPDK/gsclib045/lan/flow/t1u1/reference_libs/GPDK045/gsclib045_svt_v4.4/gsclib045/timing/slow_vdd1v0_basicCells.lib
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.69834011 	   69.6796%
Total Switching Power:       0.30319957 	   30.2529%
Total Leakage Power:         0.00067648 	    0.0675%
Total Power:                 1.00221616
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.4823     0.05031   0.0002716      0.5329       53.17
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                     0.2019      0.1674   0.0004005      0.3697       36.89
Clock (Combinational)            0.01413     0.08547   4.396e-06     0.09961       9.939
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                             0.6983      0.3032   0.0006765       1.002         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.6983      0.3032   0.0006765       1.002         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                              0.01413     0.08547   4.396e-06     0.09961       9.939
-----------------------------------------------------------------------------------------
Total                            0.01413     0.08547   4.396e-06     0.09961       9.939
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.010000 usec 
Clock Toggle Rate:   200.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:       CTS_ccl_a_buf_00034 (CLKBUFX4):         0.003084
*              Highest Leakage Power: genblk1.pcpi_mul_rs2_reg[9] (EDFFHQX8):         3.71e-07
*                Total Cap:      2.52662e-11 F
*                Total instances in design:  9475
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2035.78MB/3996.06MB/2115.50MB)

<CMD> report_area > report_area_step15.txt
<CMD> report_timing > report_timing_step15.txt
<CMD> report_ccopt_clock_trees > report_ccopt_clock_trees_step14.txt
Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.early...
Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.early done. (took cpu=0:00:00.1 real=0:00:00.1)
Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)

Clock DAG stats:
================

--------------------------------------------------------
Cell type                 Count    Area      Capacitance
--------------------------------------------------------
Buffers                    39      92.340       0.015
Inverters                   0       0.000       0.000
Integrated Clock Gates      0       0.000       0.000
Discrete Clock Gates        0       0.000       0.000
Clock Logic                 0       0.000       0.000
All                        39      92.340       0.015
--------------------------------------------------------


Clock DAG sink counts:
======================

-------------------------
Sink type           Count
-------------------------
Regular             1961
Enable Latch           0
Load Capacitance       0
Antenna Diode          0
Node Sink              0
Total               1961
-------------------------


Clock DAG wire lengths:
=======================

--------------------
Type     Wire Length
--------------------
Top          0.000
Trunk      590.090
Leaf      7537.130
Total     8127.220
--------------------


Clock DAG hp wire lengths:
==========================

-----------------------
Type     hp Wire Length
-----------------------
Top            0.000
Trunk        405.830
Leaf        2293.045
Total       2698.875
-----------------------


Clock DAG capacitances:
=======================

--------------------------------
Type     Gate     Wire     Total
--------------------------------
Top      0.000    0.000    0.000
Trunk    0.015    0.050    0.065
Leaf     0.413    0.588    1.000
Total    0.428    0.638    1.066
--------------------------------


Clock DAG sink capacitances:
============================

-----------------------------------------------
Total    Average    Std. Dev.    Min      Max
-----------------------------------------------
0.413     0.000       0.000      0.000    0.000
-----------------------------------------------


Clock DAG net violations:
=========================

------------------------------------------------------------------------------------------------------------------------------------------
Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
------------------------------------------------------------------------------------------------------------------------------------------
Remaining Transition    ns         9       0.015       0.008      0.132    [0.026, 0.024, 0.023, 0.015, 0.014, 0.012, 0.011, 0.008, 0.000]
------------------------------------------------------------------------------------------------------------------------------------------


Clock DAG primary half-corner transition distribution:
======================================================

-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                               Over Target
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Trunk       0.200       4       0.161       0.013      0.145    0.173    {0 <= 0.120ns, 2 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}                                       -
Leaf        0.200      36       0.190       0.019      0.154    0.226    {0 <= 0.120ns, 2 <= 0.160ns, 11 <= 0.180ns, 5 <= 0.190ns, 9 <= 0.200ns}    {2 <= 0.210ns, 4 <= 0.220ns, 3 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


Clock DAG library cell distribution:
====================================

-----------------------------------------
Name        Type      Inst     Inst Area 
                      Count    (um^2)
-----------------------------------------
CLKBUFX4    buffer     36        86.184
CLKBUFX3    buffer      3         6.156
-----------------------------------------



Please note that the following tables reflect only the defined clock trees, so the flop counts might not include all flops in your design.

Clock Tree Summary:
===================

----------------------------------------------------------------------------------------------------------------------
Clock Tree  Clock  Bufs  Invs  Other  Max       Max     Max      Max          Standard   Wire   Gate   Clock Tree Root
Name        Gates              Clock  Non-leaf  Leaf    Length   Source-sink  cell area  cap    cap    
                               Cells  Fanout    Fanout  (um)     Resistance   (um^2)     (pF)   (pF)   
                                                                 (Ohms)                                
----------------------------------------------------------------------------------------------------------------------
clk           0     39    0      0       14       64    133.935    1596.35     92.340    0.638  0.428  clk
----------------------------------------------------------------------------------------------------------------------

Clock Sink Summary:
===================

-------------------------------------------------------------------------------------------------------------------------------------------
Clock Tree  Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
Name        exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
                                                                                                          Pins    Sinks   Sinks       
-------------------------------------------------------------------------------------------------------------------------------------------
clk              0             0             0            0           0          0       1961       0       0       0         0         0
-------------------------------------------------------------------------------------------------------------------------------------------

Summary across all clock trees:
===============================

------------------------------------------------------------------------------------------------------------
Clock  Bufs  Invs  Other  Max       Average   Max     Average  Max      Max          Standard   Wire   Gate
Gates              Clock  Non-leaf  Non-leaf  Leaf    Leaf     Length   Source-sink  cell area  cap    cap
                   Cells  Fanout    Fanout    Fanout  Fanout   (um)     Resistance   (um^2)     (pF)   (pF)
                                                                        (Ohms)                         
------------------------------------------------------------------------------------------------------------
  0     39    0      0       14       9.75      64    54.4722  133.935    159.635     92.340    0.638  0.428
------------------------------------------------------------------------------------------------------------

Clock Sink Summary across all clock trees:
==========================================

-------------------------------------------------------------------------------------------------------------------------------
Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
                                                                                              Pins    Sinks   Sinks       
-------------------------------------------------------------------------------------------------------------------------------
     0             0             0            0           0          0       1961       0       0       0         0         0
-------------------------------------------------------------------------------------------------------------------------------

Physical metrics across all clock trees:
========================================

-----------------------------------------------------------------------
Metric                               Minimum  Average  Maximum  Std.dev
-----------------------------------------------------------------------
Source-sink routed net length (um)    0.000    54.532  133.935  19.904
Source-sink manhattan distance (um)  29.165    54.570  170.895  24.697
Source-sink resistance (Ohm)         73.686   118.405  159.635  23.771
-----------------------------------------------------------------------

Transition distribution for half-corner default_emulate_delay_corner:both.late:
===============================================================================

-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                               Over Target
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Trunk       0.200       4       0.161       0.013      0.145    0.173    {0 <= 0.120ns, 2 <= 0.160ns, 2 <= 0.180ns, 0 <= 0.190ns, 0 <= 0.200ns}                                       -
Leaf        0.200      36       0.190       0.019      0.154    0.226    {0 <= 0.120ns, 2 <= 0.160ns, 11 <= 0.180ns, 5 <= 0.190ns, 9 <= 0.200ns}    {2 <= 0.210ns, 4 <= 0.220ns, 3 <= 0.240ns, 0 <= 0.300ns, 0 > 0.300ns}
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Count of violations across all clock trees:
===========================================

---------------------------------------------------------------------------------------
Clock Tree  # Max capacitance  # Max resistance  # Max length  # Max fanout  # Slew
Name        violations         violations        violations    violations    violations
---------------------------------------------------------------------------------------
clk                 0                 0               0             0           523
---------------------------------------------------------------------------------------
Total               0                 0               0             0           523
---------------------------------------------------------------------------------------

Note the above table per clock tree is based on CCOpt clock tree view. The violations are counted across half corners.

Found a total of 0 clock tree pins with max capacitance violations.
Found a total of 0 clock tree nets with max resistance violations.
Found a total of 0 clock tree nets with max length violations.
Found a total of 0 clock tree nets with max fanout violations.
Found a total of 523 clock tree pins with a slew violation.

Slew violation summary across all clock trees - Top 10 violating pins:
======================================================================

Target and measured clock slews (in ns):

-------------------------------------------------------------------------------------------------------------------
Half corner                             Violation  Slew    Slew      Dont   Ideal  Target    Pin
                                        amount     target  achieved  touch  net?   source    
                                                                     net?                    
-------------------------------------------------------------------------------------------------------------------
default_emulate_delay_corner:both.late    0.026    0.200    0.226    N      N      explicit  cpuregs_reg[30][8]/CK
default_emulate_delay_corner:both.late    0.026    0.200    0.226    N      N      explicit  cpuregs_reg[30][11]/CK
default_emulate_delay_corner:both.late    0.026    0.200    0.226    N      N      explicit  cpuregs_reg[30][12]/CK
default_emulate_delay_corner:both.late    0.026    0.200    0.226    N      N      explicit  cpuregs_reg[30][14]/CK
default_emulate_delay_corner:both.late    0.026    0.200    0.226    N      N      explicit  cpuregs_reg[31][8]/CK
default_emulate_delay_corner:both.late    0.026    0.200    0.226    N      N      explicit  cpuregs_reg[31][12]/CK
default_emulate_delay_corner:both.late    0.026    0.200    0.226    N      N      explicit  reg_op2_reg[8]/CK
default_emulate_delay_corner:both.late    0.026    0.200    0.226    N      N      explicit  reg_op2_reg[11]/CK
default_emulate_delay_corner:both.late    0.026    0.200    0.226    N      N      explicit  reg_op2_reg[12]/CK
default_emulate_delay_corner:both.late    0.026    0.200    0.226    N      N      explicit  CTS_ccl_a_buf_00034/Y
-------------------------------------------------------------------------------------------------------------------

Target sources:
auto extracted - target was extracted from SDC.
auto computed - target was computed when balancing trees.
explicit - target is explicitly set via target_max_trans property.
pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
liberty explicit - target is explicitly set via max_transition from liberty library.

Found 0 pins on nets marked dont_touch that have slew violations.
Found 0 pins on nets marked dont_touch that do not have slew violations.
Found 0 pins on nets marked ideal_network that have slew violations.
Found 0 pins on nets marked ideal_network that do not have slew violations.


Report for clock tree: clk:
===========================

Clock Tree Gating Structure (Logical):

# Full cycle clock gates   : 0
Minimum clock gating depth : 0
Maximum clock gating depth : 0
Clock gate area (um^2)     : 0.000

Clock Tree Buffering Structure (Logical):

# Buffers             : 39
# Inverters           :  0
  Total               : 39
Minimum depth         :  2
Maximum depth         :  2
Buffering area (um^2) : 92.340

Clock Tree Level Structure (Logical):

-----------------------------------------------------------------
Level  Full   Posedge  Negedge  Memory  Enable  Non enable  Other
       Cycle  Flops    Flops    Clock   Latch   Latch       Sinks
                                Pins    Sinks   Sinks       
-----------------------------------------------------------------
root     0     1961       0       0       0         0         0
-----------------------------------------------------------------
Total    0     1961       0       0       0         0         0
-----------------------------------------------------------------

Target and measured clock slews (in ns):

--------------------------------------------------------------------------------------------------------------------------------------------------
Timing Corner                            Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew    Leaf Slew  Trunk Slew   Trunk Slew
                                         Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type  Target     Target Type  Target
--------------------------------------------------------------------------------------------------------------------------------------------------
default_emulate_delay_corner:both.early     0.186          0.225         0.142          0.172      ignored          -      ignored          -
default_emulate_delay_corner:both.late      0.188          0.226         0.144          0.173      explicit     *0.200     explicit      0.200
--------------------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

auto extracted - target was extracted from SDC.
auto computed - target was computed when balancing trees.


<CMD> report_ccopt_skew_groups > report_ccopt_skew_groups_step14.txt
Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.early...
Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.early done. (took cpu=0:00:00.1 real=0:00:00.1)
Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)

Skew Group Structure:
=====================

------------------------------------------------------------------------------------------
Skew Group                             Sources    Constrained Sinks    Unconstrained Sinks
------------------------------------------------------------------------------------------
clk/default_emulate_constraint_mode       1             1961                    0
------------------------------------------------------------------------------------------

Skew Group Summary:
===================

-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Timing Corner                              Skew Group                             ID Target    Min ID    Max ID    Avg ID    Std.Dev. ID    Skew Target Type    Skew Target    Skew     Skew window occupancy
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
default_emulate_delay_corner:both.early    clk/default_emulate_constraint_mode        -        0.345     0.382     0.360        0.010       ignored                  -         0.037              -
default_emulate_delay_corner:both.late     clk/default_emulate_constraint_mode    none         0.388     0.425     0.404        0.010       explicit             0.200         0.037    100% {0.388, 0.425}
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

Skew Group Min/Max path pins:
=============================

----------------------------------------------------------------------------------------------------------------------
Timing Corner                              Skew Group                             Min ID    PathID    Max ID    PathID
----------------------------------------------------------------------------------------------------------------------
default_emulate_delay_corner:both.early    clk/default_emulate_constraint_mode    0.345       1       0.382       2
-    min cpuregs_reg[13][1]/CK
-    max cpuregs_reg[28][12]/CK
default_emulate_delay_corner:both.late     clk/default_emulate_constraint_mode    0.388       3       0.425       4
-    min cpuregs_reg[13][1]/CK
-    max cpuregs_reg[28][12]/CK
----------------------------------------------------------------------------------------------------------------------

Timing for timing corner default_emulate_delay_corner:both.early, min clock_path:
=================================================================================

PathID    : 1
Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
Start     : clk
End       : cpuregs_reg[13][1]/CK
Delay     : 0.345

----------------------------------------------------------------------------------------------
Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location         Distance  Fanout  Status
                       (ns)   (ns)     (ns)   (pF)                    (um)              
-- Clockpath trace ---------------------------------------------------------------------------
clk
-     -         rise   -       0.000   0.038  0.010  (0.000,0.000)    -            3    
CTS_ccl_a_buf_00038/A
-     CLKBUFX3  rise   0.001   0.001   0.038  -      (40.900,62.035)  102.935   -       
CTS_ccl_a_buf_00038/Y
-     CLKBUFX3  rise   0.139   0.140   0.128  0.017  (40.685,62.620)    0.800     11    
CTS_ccl_a_buf_00035/A
-     CLKBUFX4  rise   0.001   0.140   0.128  -      (40.630,34.680)   27.995   -       
CTS_ccl_a_buf_00035/Y
-     CLKBUFX4  rise   0.204   0.344   0.148  0.026  (40.360,34.300)    0.650     56    
cpuregs_reg[13][1]/CK
-     EDFFHQX1  rise   0.001   0.345   0.148  -      (42.300,34.675)    2.315   -       
----------------------------------------------------------------------------------------------

Timing for timing corner default_emulate_delay_corner:both.early, max clock_path:
=================================================================================

PathID    : 2
Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
Start     : clk
End       : cpuregs_reg[27][8]/CK
Delay     : 0.382

-----------------------------------------------------------------------------------------------
Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location          Distance  Fanout  Status
                       (ns)   (ns)     (ns)   (pF)                     (um)              
-- Clockpath trace ----------------------------------------------------------------------------
clk
-     -         rise   -       0.000   0.038  0.010  (0.000,0.000)     -            3    
CTS_ccl_a_buf_00039/A
-     CLKBUFX3  rise   0.000   0.000   0.038  -      (33.500,130.435)  163.935   -       
CTS_ccl_a_buf_00039/Y
-     CLKBUFX3  rise   0.147   0.147   0.142  0.019  (33.285,131.020)    0.800     11    
CTS_ccl_a_buf_00034/A
-     CLKBUFX4  rise   0.001   0.148   0.142  -      (67.030,176.600)   79.325   -       
CTS_ccl_a_buf_00034/Y
-     CLKBUFX4  rise   0.233   0.381   0.186  0.034  (66.760,176.980)    0.650     57    
cpuregs_reg[27][8]/CK
-     EDFFHQX1  rise   0.001   0.382   0.186  -      (77.300,209.095)   42.655   -       
-----------------------------------------------------------------------------------------------

Timing for timing corner default_emulate_delay_corner:both.late, min clock_path:
================================================================================

PathID    : 3
Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
Start     : clk
End       : cpuregs_reg[13][1]/CK
Delay     : 0.388

----------------------------------------------------------------------------------------------
Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location         Distance  Fanout  Status
                       (ns)   (ns)     (ns)   (pF)                    (um)              
-- Clockpath trace ---------------------------------------------------------------------------
clk
-     -         rise   -       0.000   0.121  0.010  (0.000,0.000)    -            3    
CTS_ccl_a_buf_00038/A
-     CLKBUFX3  rise   0.001   0.001   0.121  -      (40.900,62.035)  102.935   -       
CTS_ccl_a_buf_00038/Y
-     CLKBUFX3  rise   0.181   0.181   0.129  0.017  (40.685,62.620)    0.800     11    
CTS_ccl_a_buf_00035/A
-     CLKBUFX4  rise   0.001   0.182   0.129  -      (40.630,34.680)   27.995   -       
CTS_ccl_a_buf_00035/Y
-     CLKBUFX4  rise   0.206   0.388   0.150  0.026  (40.360,34.300)    0.650     56    
cpuregs_reg[13][1]/CK
-     EDFFHQX1  rise   0.001   0.388   0.150  -      (42.300,34.675)    2.315   -       
----------------------------------------------------------------------------------------------

Timing for timing corner default_emulate_delay_corner:both.late, max clock_path:
================================================================================

PathID    : 4
Path type : skew group clk/default_emulate_constraint_mode (path 1 of 1)
Start     : clk
End       : cpuregs_reg[27][8]/CK
Delay     : 0.425

-----------------------------------------------------------------------------------------------
Name  Lib cell  Event  Incr   Arrival  Slew   Cap    Location          Distance  Fanout  Status
                       (ns)   (ns)     (ns)   (pF)                     (um)              
-- Clockpath trace ----------------------------------------------------------------------------
clk
-     -         rise   -       0.000   0.121  0.010  (0.000,0.000)     -            3    
CTS_ccl_a_buf_00039/A
-     CLKBUFX3  rise   0.000   0.000   0.121  -      (33.500,130.435)  163.935   -       
CTS_ccl_a_buf_00039/Y
-     CLKBUFX3  rise   0.189   0.189   0.144  0.019  (33.285,131.020)    0.800     11    
CTS_ccl_a_buf_00034/A
-     CLKBUFX4  rise   0.001   0.190   0.144  -      (67.030,176.600)   79.325   -       
CTS_ccl_a_buf_00034/Y
-     CLKBUFX4  rise   0.234   0.424   0.188  0.034  (66.760,176.980)    0.650     57    
cpuregs_reg[27][8]/CK
-     EDFFHQX1  rise   0.001   0.425   0.188  -      (77.300,209.095)   42.655   -       
-----------------------------------------------------------------------------------------------


<CMD> getCTSMode -engine -quiet
<CMD> getCTSMode -engine -quiet
<CMD> checkPlace picorv32.checkPlace
Begin checking placement ... (start mem=2533.4M, init mem=2533.4M)
*info: Placed = 9475           (Fixed = 39)
*info: Unplaced = 0           
Placement Density:81.51%(31833/39055)
Placement Density (including fixed std cells):81.51%(31833/39055)
Finished checkPlace (total: cpu=0:00:00.2, real=0:00:01.0; vio checks: cpu=0:00:00.1, real=0:00:01.0; mem=2533.4M)
<CMD> setDrawView place
<CMD> fit

--------------------------------------------------------------------------------
Exiting Innovus on Thu Jan 18 23:10:19 2024
  Total CPU time:     0:12:49
  Total real time:    0:51:09
  Peak memory (main): 2115.50MB


*** Memory Usage v#1 (Current mem = 2533.418M, initial mem = 476.039M) ***
*** Message Summary: 1242 warning(s), 1 error(s)

--- Ending "Innovus" (totcpu=0:12:41, real=0:51:08, mem=2533.4M) ---
