

================================================================
== Vitis HLS Report for 'complex_matmul_Pipeline_MAT_A_ROWSc_MAT_A_COLSc'
================================================================
* Date:           Sat Mar 11 12:57:24 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        complex_proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    15018|    15018|  0.150 ms|  0.150 ms|  15018|  15018|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- MAT_A_ROWSc_MAT_A_COLSc  |    15010|    15010|        12|          1|          1|  15000|       yes|
        +---------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    1|       -|      -|    -|
|Expression       |        -|    -|       0|    190|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|     162|    153|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    116|    -|
|Register         |        -|    -|     257|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     419|    523|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------------+---------+----+-----+-----+-----+
    |         Instance        |        Module       | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------+---------------------+---------+----+-----+-----+-----+
    |mul_7ns_9ns_15_1_1_U31   |mul_7ns_9ns_15_1_1   |        0|   0|    0|   51|    0|
    |urem_7ns_6ns_5_11_1_U32  |urem_7ns_6ns_5_11_1  |        0|   0|  162|  102|    0|
    +-------------------------+---------------------+---------+----+-----+-----+-----+
    |Total                    |                     |        0|   0|  162|  153|    0|
    +-------------------------+---------------------+---------+----+-----+-----+-----+

    * DSP: 
    +-----------------------------------+-------------------------------+--------------+
    |              Instance             |             Module            |  Expression  |
    +-----------------------------------+-------------------------------+--------------+
    |mac_muladd_3ns_8ns_8ns_10_4_1_U33  |mac_muladd_3ns_8ns_8ns_10_4_1  |  i0 * i1 + i2|
    +-----------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |add_ln52_1_fu_505_p2       |         +|   0|  0|   17|          14|           1|
    |add_ln52_fu_517_p2         |         +|   0|  0|   14|           7|           1|
    |add_ln54_fu_571_p2         |         +|   0|  0|   15|           8|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|    2|           1|           1|
    |icmp_ln52_fu_499_p2        |      icmp|   0|  0|   12|          14|          12|
    |icmp_ln54_fu_523_p2        |      icmp|   0|  0|   11|           8|           8|
    |lshr_ln55_fu_602_p2        |      lshr|   0|  0|  100|          32|          32|
    |select_ln52_1_fu_537_p3    |    select|   0|  0|    7|           1|           7|
    |select_ln52_fu_529_p3      |    select|   0|  0|    8|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1    |       xor|   0|  0|    2|           2|           1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0|  190|          89|          67|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  53|         10|    1|         10|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter11  |   9|          2|    1|          2|
    |i_fu_168                  |   9|          2|    7|         14|
    |indvar_flatten24_fu_172   |   9|          2|   14|         28|
    |j_1_fu_164                |   9|          2|    8|         16|
    |mem_blk_n_AR              |   9|          2|    1|          2|
    |mem_blk_n_R               |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 116|         24|   34|         76|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_ln55_reg_701          |  10|   0|   10|          0|
    |ap_CS_fsm                 |   9|   0|    9|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9   |   1|   0|    1|          0|
    |i_fu_168                  |   7|   0|    7|          0|
    |indvar_flatten24_fu_172   |  14|   0|   14|          0|
    |j_1_fu_164                |   8|   0|    8|          0|
    |mem_addr_read_reg_706     |  32|   0|   32|          0|
    |select_ln52_reg_676       |   8|   0|    8|          0|
    |tmp_reg_686               |   3|   0|    3|          0|
    |trunc_ln52_reg_711        |   5|   0|    5|          0|
    |trunc_ln55_reg_715        |  16|   0|   16|          0|
    |zext_ln52_cast_reg_668    |   5|   0|   32|         27|
    |add_ln55_reg_701          |  64|  32|   10|          0|
    |select_ln52_reg_676       |  64|  32|    8|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 257|  64|  174|         27|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                  Source Object                  |    C Type    |
+---------------------+-----+-----+------------+-------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  complex_matmul_Pipeline_MAT_A_ROWSc_MAT_A_COLSc|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  complex_matmul_Pipeline_MAT_A_ROWSc_MAT_A_COLSc|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  complex_matmul_Pipeline_MAT_A_ROWSc_MAT_A_COLSc|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  complex_matmul_Pipeline_MAT_A_ROWSc_MAT_A_COLSc|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  complex_matmul_Pipeline_MAT_A_ROWSc_MAT_A_COLSc|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  complex_matmul_Pipeline_MAT_A_ROWSc_MAT_A_COLSc|  return value|
|m_axi_mem_AWVALID    |  out|    1|       m_axi|                                              mem|       pointer|
|m_axi_mem_AWREADY    |   in|    1|       m_axi|                                              mem|       pointer|
|m_axi_mem_AWADDR     |  out|   64|       m_axi|                                              mem|       pointer|
|m_axi_mem_AWID       |  out|    1|       m_axi|                                              mem|       pointer|
|m_axi_mem_AWLEN      |  out|   32|       m_axi|                                              mem|       pointer|
|m_axi_mem_AWSIZE     |  out|    3|       m_axi|                                              mem|       pointer|
|m_axi_mem_AWBURST    |  out|    2|       m_axi|                                              mem|       pointer|
|m_axi_mem_AWLOCK     |  out|    2|       m_axi|                                              mem|       pointer|
|m_axi_mem_AWCACHE    |  out|    4|       m_axi|                                              mem|       pointer|
|m_axi_mem_AWPROT     |  out|    3|       m_axi|                                              mem|       pointer|
|m_axi_mem_AWQOS      |  out|    4|       m_axi|                                              mem|       pointer|
|m_axi_mem_AWREGION   |  out|    4|       m_axi|                                              mem|       pointer|
|m_axi_mem_AWUSER     |  out|    1|       m_axi|                                              mem|       pointer|
|m_axi_mem_WVALID     |  out|    1|       m_axi|                                              mem|       pointer|
|m_axi_mem_WREADY     |   in|    1|       m_axi|                                              mem|       pointer|
|m_axi_mem_WDATA      |  out|   32|       m_axi|                                              mem|       pointer|
|m_axi_mem_WSTRB      |  out|    4|       m_axi|                                              mem|       pointer|
|m_axi_mem_WLAST      |  out|    1|       m_axi|                                              mem|       pointer|
|m_axi_mem_WID        |  out|    1|       m_axi|                                              mem|       pointer|
|m_axi_mem_WUSER      |  out|    1|       m_axi|                                              mem|       pointer|
|m_axi_mem_ARVALID    |  out|    1|       m_axi|                                              mem|       pointer|
|m_axi_mem_ARREADY    |   in|    1|       m_axi|                                              mem|       pointer|
|m_axi_mem_ARADDR     |  out|   64|       m_axi|                                              mem|       pointer|
|m_axi_mem_ARID       |  out|    1|       m_axi|                                              mem|       pointer|
|m_axi_mem_ARLEN      |  out|   32|       m_axi|                                              mem|       pointer|
|m_axi_mem_ARSIZE     |  out|    3|       m_axi|                                              mem|       pointer|
|m_axi_mem_ARBURST    |  out|    2|       m_axi|                                              mem|       pointer|
|m_axi_mem_ARLOCK     |  out|    2|       m_axi|                                              mem|       pointer|
|m_axi_mem_ARCACHE    |  out|    4|       m_axi|                                              mem|       pointer|
|m_axi_mem_ARPROT     |  out|    3|       m_axi|                                              mem|       pointer|
|m_axi_mem_ARQOS      |  out|    4|       m_axi|                                              mem|       pointer|
|m_axi_mem_ARREGION   |  out|    4|       m_axi|                                              mem|       pointer|
|m_axi_mem_ARUSER     |  out|    1|       m_axi|                                              mem|       pointer|
|m_axi_mem_RVALID     |   in|    1|       m_axi|                                              mem|       pointer|
|m_axi_mem_RREADY     |  out|    1|       m_axi|                                              mem|       pointer|
|m_axi_mem_RDATA      |   in|   32|       m_axi|                                              mem|       pointer|
|m_axi_mem_RLAST      |   in|    1|       m_axi|                                              mem|       pointer|
|m_axi_mem_RID        |   in|    1|       m_axi|                                              mem|       pointer|
|m_axi_mem_RFIFONUM   |   in|    9|       m_axi|                                              mem|       pointer|
|m_axi_mem_RUSER      |   in|    1|       m_axi|                                              mem|       pointer|
|m_axi_mem_RRESP      |   in|    2|       m_axi|                                              mem|       pointer|
|m_axi_mem_BVALID     |   in|    1|       m_axi|                                              mem|       pointer|
|m_axi_mem_BREADY     |  out|    1|       m_axi|                                              mem|       pointer|
|m_axi_mem_BRESP      |   in|    2|       m_axi|                                              mem|       pointer|
|m_axi_mem_BID        |   in|    1|       m_axi|                                              mem|       pointer|
|m_axi_mem_BUSER      |   in|    1|       m_axi|                                              mem|       pointer|
|sext_ln55_1          |   in|   62|     ap_none|                                      sext_ln55_1|        scalar|
|MatA_DRAM            |   in|   64|     ap_none|                                        MatA_DRAM|        scalar|
|cMatA_V_address0     |  out|   10|   ap_memory|                                          cMatA_V|         array|
|cMatA_V_ce0          |  out|    1|   ap_memory|                                          cMatA_V|         array|
|cMatA_V_we0          |  out|    1|   ap_memory|                                          cMatA_V|         array|
|cMatA_V_d0           |  out|   16|   ap_memory|                                          cMatA_V|         array|
|cMatA_V_1_address0   |  out|   10|   ap_memory|                                        cMatA_V_1|         array|
|cMatA_V_1_ce0        |  out|    1|   ap_memory|                                        cMatA_V_1|         array|
|cMatA_V_1_we0        |  out|    1|   ap_memory|                                        cMatA_V_1|         array|
|cMatA_V_1_d0         |  out|   16|   ap_memory|                                        cMatA_V_1|         array|
|cMatA_V_2_address0   |  out|   10|   ap_memory|                                        cMatA_V_2|         array|
|cMatA_V_2_ce0        |  out|    1|   ap_memory|                                        cMatA_V_2|         array|
|cMatA_V_2_we0        |  out|    1|   ap_memory|                                        cMatA_V_2|         array|
|cMatA_V_2_d0         |  out|   16|   ap_memory|                                        cMatA_V_2|         array|
|cMatA_V_3_address0   |  out|   10|   ap_memory|                                        cMatA_V_3|         array|
|cMatA_V_3_ce0        |  out|    1|   ap_memory|                                        cMatA_V_3|         array|
|cMatA_V_3_we0        |  out|    1|   ap_memory|                                        cMatA_V_3|         array|
|cMatA_V_3_d0         |  out|   16|   ap_memory|                                        cMatA_V_3|         array|
|cMatA_V_4_address0   |  out|   10|   ap_memory|                                        cMatA_V_4|         array|
|cMatA_V_4_ce0        |  out|    1|   ap_memory|                                        cMatA_V_4|         array|
|cMatA_V_4_we0        |  out|    1|   ap_memory|                                        cMatA_V_4|         array|
|cMatA_V_4_d0         |  out|   16|   ap_memory|                                        cMatA_V_4|         array|
|cMatA_V_5_address0   |  out|   10|   ap_memory|                                        cMatA_V_5|         array|
|cMatA_V_5_ce0        |  out|    1|   ap_memory|                                        cMatA_V_5|         array|
|cMatA_V_5_we0        |  out|    1|   ap_memory|                                        cMatA_V_5|         array|
|cMatA_V_5_d0         |  out|   16|   ap_memory|                                        cMatA_V_5|         array|
|cMatA_V_6_address0   |  out|   10|   ap_memory|                                        cMatA_V_6|         array|
|cMatA_V_6_ce0        |  out|    1|   ap_memory|                                        cMatA_V_6|         array|
|cMatA_V_6_we0        |  out|    1|   ap_memory|                                        cMatA_V_6|         array|
|cMatA_V_6_d0         |  out|   16|   ap_memory|                                        cMatA_V_6|         array|
|cMatA_V_7_address0   |  out|   10|   ap_memory|                                        cMatA_V_7|         array|
|cMatA_V_7_ce0        |  out|    1|   ap_memory|                                        cMatA_V_7|         array|
|cMatA_V_7_we0        |  out|    1|   ap_memory|                                        cMatA_V_7|         array|
|cMatA_V_7_d0         |  out|   16|   ap_memory|                                        cMatA_V_7|         array|
|cMatA_V_8_address0   |  out|   10|   ap_memory|                                        cMatA_V_8|         array|
|cMatA_V_8_ce0        |  out|    1|   ap_memory|                                        cMatA_V_8|         array|
|cMatA_V_8_we0        |  out|    1|   ap_memory|                                        cMatA_V_8|         array|
|cMatA_V_8_d0         |  out|   16|   ap_memory|                                        cMatA_V_8|         array|
|cMatA_V_9_address0   |  out|   10|   ap_memory|                                        cMatA_V_9|         array|
|cMatA_V_9_ce0        |  out|    1|   ap_memory|                                        cMatA_V_9|         array|
|cMatA_V_9_we0        |  out|    1|   ap_memory|                                        cMatA_V_9|         array|
|cMatA_V_9_d0         |  out|   16|   ap_memory|                                        cMatA_V_9|         array|
|cMatA_V_10_address0  |  out|   10|   ap_memory|                                       cMatA_V_10|         array|
|cMatA_V_10_ce0       |  out|    1|   ap_memory|                                       cMatA_V_10|         array|
|cMatA_V_10_we0       |  out|    1|   ap_memory|                                       cMatA_V_10|         array|
|cMatA_V_10_d0        |  out|   16|   ap_memory|                                       cMatA_V_10|         array|
|cMatA_V_11_address0  |  out|   10|   ap_memory|                                       cMatA_V_11|         array|
|cMatA_V_11_ce0       |  out|    1|   ap_memory|                                       cMatA_V_11|         array|
|cMatA_V_11_we0       |  out|    1|   ap_memory|                                       cMatA_V_11|         array|
|cMatA_V_11_d0        |  out|   16|   ap_memory|                                       cMatA_V_11|         array|
|cMatA_V_12_address0  |  out|   10|   ap_memory|                                       cMatA_V_12|         array|
|cMatA_V_12_ce0       |  out|    1|   ap_memory|                                       cMatA_V_12|         array|
|cMatA_V_12_we0       |  out|    1|   ap_memory|                                       cMatA_V_12|         array|
|cMatA_V_12_d0        |  out|   16|   ap_memory|                                       cMatA_V_12|         array|
|cMatA_V_13_address0  |  out|   10|   ap_memory|                                       cMatA_V_13|         array|
|cMatA_V_13_ce0       |  out|    1|   ap_memory|                                       cMatA_V_13|         array|
|cMatA_V_13_we0       |  out|    1|   ap_memory|                                       cMatA_V_13|         array|
|cMatA_V_13_d0        |  out|   16|   ap_memory|                                       cMatA_V_13|         array|
|cMatA_V_14_address0  |  out|   10|   ap_memory|                                       cMatA_V_14|         array|
|cMatA_V_14_ce0       |  out|    1|   ap_memory|                                       cMatA_V_14|         array|
|cMatA_V_14_we0       |  out|    1|   ap_memory|                                       cMatA_V_14|         array|
|cMatA_V_14_d0        |  out|   16|   ap_memory|                                       cMatA_V_14|         array|
|cMatA_V_15_address0  |  out|   10|   ap_memory|                                       cMatA_V_15|         array|
|cMatA_V_15_ce0       |  out|    1|   ap_memory|                                       cMatA_V_15|         array|
|cMatA_V_15_we0       |  out|    1|   ap_memory|                                       cMatA_V_15|         array|
|cMatA_V_15_d0        |  out|   16|   ap_memory|                                       cMatA_V_15|         array|
|cMatA_V_16_address0  |  out|   10|   ap_memory|                                       cMatA_V_16|         array|
|cMatA_V_16_ce0       |  out|    1|   ap_memory|                                       cMatA_V_16|         array|
|cMatA_V_16_we0       |  out|    1|   ap_memory|                                       cMatA_V_16|         array|
|cMatA_V_16_d0        |  out|   16|   ap_memory|                                       cMatA_V_16|         array|
|cMatA_V_17_address0  |  out|   10|   ap_memory|                                       cMatA_V_17|         array|
|cMatA_V_17_ce0       |  out|    1|   ap_memory|                                       cMatA_V_17|         array|
|cMatA_V_17_we0       |  out|    1|   ap_memory|                                       cMatA_V_17|         array|
|cMatA_V_17_d0        |  out|   16|   ap_memory|                                       cMatA_V_17|         array|
|cMatA_V_18_address0  |  out|   10|   ap_memory|                                       cMatA_V_18|         array|
|cMatA_V_18_ce0       |  out|    1|   ap_memory|                                       cMatA_V_18|         array|
|cMatA_V_18_we0       |  out|    1|   ap_memory|                                       cMatA_V_18|         array|
|cMatA_V_18_d0        |  out|   16|   ap_memory|                                       cMatA_V_18|         array|
|cMatA_V_19_address0  |  out|   10|   ap_memory|                                       cMatA_V_19|         array|
|cMatA_V_19_ce0       |  out|    1|   ap_memory|                                       cMatA_V_19|         array|
|cMatA_V_19_we0       |  out|    1|   ap_memory|                                       cMatA_V_19|         array|
|cMatA_V_19_d0        |  out|   16|   ap_memory|                                       cMatA_V_19|         array|
|zext_ln52            |   in|    5|     ap_none|                                        zext_ln52|        scalar|
+---------------------+-----+-----+------------+-------------------------------------------------+--------------+

