Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Mon Jun 12 22:47:23 2017
| Host         : DESKTOP-N4CAU2H running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file main_timing_summary_routed.rpt -rpx main_timing_summary_routed.rpx
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: choose_mode (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: pause (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: reset (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: d/clk_N_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: flag_reg/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mode_state_reg[0]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mode_state_reg[1]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mode_state_reg[2]/C (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mode_state_reg[3]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.588        0.000                      0                  128        0.261        0.000                      0                  128        4.500        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.588        0.000                      0                  128        0.261        0.000                      0                  128        4.500        0.000                       0                    67  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.588ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.588ns  (required time - arrival time)
  Source:                 cd/fd/dn/ss/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/fd/dn/ss/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.919ns  (logic 1.304ns (22.031%)  route 4.615ns (77.969%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.705ns = ( 14.705 - 10.000 ) 
    Source Clock Delay      (SCD):    5.002ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.643     5.002    cd/fd/dn/ss/clk_IBUF_BUFG
    SLICE_X11Y62         FDRE                                         r  cd/fd/dn/ss/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y62         FDRE (Prop_fdre_C_Q)         0.456     5.458 f  cd/fd/dn/ss/counter_reg[9]/Q
                         net (fo=15, routed)          1.177     6.635    cd/fd/dn/ss/counter[9]
    SLICE_X10Y65         LUT5 (Prop_lut5_I1_O)        0.148     6.783 r  cd/fd/dn/ss/counter[0]_i_9/O
                         net (fo=1, routed)           0.329     7.112    cd/fd/dn/ss/counter[0]_i_9_n_0
    SLICE_X12Y65         LUT6 (Prop_lut6_I5_O)        0.328     7.440 r  cd/fd/dn/ss/counter[0]_i_8/O
                         net (fo=1, routed)           0.716     8.155    cd/fd/dn/ss/counter[0]_i_8_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I5_O)        0.124     8.279 r  cd/fd/dn/ss/counter[0]_i_5/O
                         net (fo=1, routed)           0.151     8.431    cd/fd/dn/ss/counter[0]_i_5_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I4_O)        0.124     8.555 r  cd/fd/dn/ss/counter[0]_i_2/O
                         net (fo=2, routed)           0.825     9.380    cd/fd/dn/ss/counter[0]_i_2_n_0
    SLICE_X10Y61         LUT2 (Prop_lut2_I0_O)        0.124     9.504 r  cd/fd/dn/ss/counter[31]_i_1/O
                         net (fo=31, routed)          1.417    10.921    cd/fd/dn/ss/counter[31]_i_1_n_0
    SLICE_X11Y67         FDRE                                         r  cd/fd/dn/ss/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.519    14.705    cd/fd/dn/ss/clk_IBUF_BUFG
    SLICE_X11Y67         FDRE                                         r  cd/fd/dn/ss/counter_reg[29]/C
                         clock pessimism              0.268    14.973    
                         clock uncertainty           -0.035    14.937    
    SLICE_X11Y67         FDRE (Setup_fdre_C_R)       -0.429    14.508    cd/fd/dn/ss/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.508    
                         arrival time                         -10.921    
  -------------------------------------------------------------------
                         slack                                  3.588    

Slack (MET) :             3.588ns  (required time - arrival time)
  Source:                 cd/fd/dn/ss/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/fd/dn/ss/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.919ns  (logic 1.304ns (22.031%)  route 4.615ns (77.969%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.705ns = ( 14.705 - 10.000 ) 
    Source Clock Delay      (SCD):    5.002ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.643     5.002    cd/fd/dn/ss/clk_IBUF_BUFG
    SLICE_X11Y62         FDRE                                         r  cd/fd/dn/ss/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y62         FDRE (Prop_fdre_C_Q)         0.456     5.458 f  cd/fd/dn/ss/counter_reg[9]/Q
                         net (fo=15, routed)          1.177     6.635    cd/fd/dn/ss/counter[9]
    SLICE_X10Y65         LUT5 (Prop_lut5_I1_O)        0.148     6.783 r  cd/fd/dn/ss/counter[0]_i_9/O
                         net (fo=1, routed)           0.329     7.112    cd/fd/dn/ss/counter[0]_i_9_n_0
    SLICE_X12Y65         LUT6 (Prop_lut6_I5_O)        0.328     7.440 r  cd/fd/dn/ss/counter[0]_i_8/O
                         net (fo=1, routed)           0.716     8.155    cd/fd/dn/ss/counter[0]_i_8_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I5_O)        0.124     8.279 r  cd/fd/dn/ss/counter[0]_i_5/O
                         net (fo=1, routed)           0.151     8.431    cd/fd/dn/ss/counter[0]_i_5_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I4_O)        0.124     8.555 r  cd/fd/dn/ss/counter[0]_i_2/O
                         net (fo=2, routed)           0.825     9.380    cd/fd/dn/ss/counter[0]_i_2_n_0
    SLICE_X10Y61         LUT2 (Prop_lut2_I0_O)        0.124     9.504 r  cd/fd/dn/ss/counter[31]_i_1/O
                         net (fo=31, routed)          1.417    10.921    cd/fd/dn/ss/counter[31]_i_1_n_0
    SLICE_X11Y67         FDRE                                         r  cd/fd/dn/ss/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.519    14.705    cd/fd/dn/ss/clk_IBUF_BUFG
    SLICE_X11Y67         FDRE                                         r  cd/fd/dn/ss/counter_reg[30]/C
                         clock pessimism              0.268    14.973    
                         clock uncertainty           -0.035    14.937    
    SLICE_X11Y67         FDRE (Setup_fdre_C_R)       -0.429    14.508    cd/fd/dn/ss/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.508    
                         arrival time                         -10.921    
  -------------------------------------------------------------------
                         slack                                  3.588    

Slack (MET) :             3.588ns  (required time - arrival time)
  Source:                 cd/fd/dn/ss/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/fd/dn/ss/counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.919ns  (logic 1.304ns (22.031%)  route 4.615ns (77.969%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.705ns = ( 14.705 - 10.000 ) 
    Source Clock Delay      (SCD):    5.002ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.643     5.002    cd/fd/dn/ss/clk_IBUF_BUFG
    SLICE_X11Y62         FDRE                                         r  cd/fd/dn/ss/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y62         FDRE (Prop_fdre_C_Q)         0.456     5.458 f  cd/fd/dn/ss/counter_reg[9]/Q
                         net (fo=15, routed)          1.177     6.635    cd/fd/dn/ss/counter[9]
    SLICE_X10Y65         LUT5 (Prop_lut5_I1_O)        0.148     6.783 r  cd/fd/dn/ss/counter[0]_i_9/O
                         net (fo=1, routed)           0.329     7.112    cd/fd/dn/ss/counter[0]_i_9_n_0
    SLICE_X12Y65         LUT6 (Prop_lut6_I5_O)        0.328     7.440 r  cd/fd/dn/ss/counter[0]_i_8/O
                         net (fo=1, routed)           0.716     8.155    cd/fd/dn/ss/counter[0]_i_8_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I5_O)        0.124     8.279 r  cd/fd/dn/ss/counter[0]_i_5/O
                         net (fo=1, routed)           0.151     8.431    cd/fd/dn/ss/counter[0]_i_5_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I4_O)        0.124     8.555 r  cd/fd/dn/ss/counter[0]_i_2/O
                         net (fo=2, routed)           0.825     9.380    cd/fd/dn/ss/counter[0]_i_2_n_0
    SLICE_X10Y61         LUT2 (Prop_lut2_I0_O)        0.124     9.504 r  cd/fd/dn/ss/counter[31]_i_1/O
                         net (fo=31, routed)          1.417    10.921    cd/fd/dn/ss/counter[31]_i_1_n_0
    SLICE_X11Y67         FDRE                                         r  cd/fd/dn/ss/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.519    14.705    cd/fd/dn/ss/clk_IBUF_BUFG
    SLICE_X11Y67         FDRE                                         r  cd/fd/dn/ss/counter_reg[31]/C
                         clock pessimism              0.268    14.973    
                         clock uncertainty           -0.035    14.937    
    SLICE_X11Y67         FDRE (Setup_fdre_C_R)       -0.429    14.508    cd/fd/dn/ss/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         14.508    
                         arrival time                         -10.921    
  -------------------------------------------------------------------
                         slack                                  3.588    

Slack (MET) :             3.727ns  (required time - arrival time)
  Source:                 cd/fd/dn/ss/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/fd/dn/ss/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.780ns  (logic 1.304ns (22.559%)  route 4.476ns (77.441%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.706ns = ( 14.706 - 10.000 ) 
    Source Clock Delay      (SCD):    5.002ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.643     5.002    cd/fd/dn/ss/clk_IBUF_BUFG
    SLICE_X11Y62         FDRE                                         r  cd/fd/dn/ss/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y62         FDRE (Prop_fdre_C_Q)         0.456     5.458 f  cd/fd/dn/ss/counter_reg[9]/Q
                         net (fo=15, routed)          1.177     6.635    cd/fd/dn/ss/counter[9]
    SLICE_X10Y65         LUT5 (Prop_lut5_I1_O)        0.148     6.783 r  cd/fd/dn/ss/counter[0]_i_9/O
                         net (fo=1, routed)           0.329     7.112    cd/fd/dn/ss/counter[0]_i_9_n_0
    SLICE_X12Y65         LUT6 (Prop_lut6_I5_O)        0.328     7.440 r  cd/fd/dn/ss/counter[0]_i_8/O
                         net (fo=1, routed)           0.716     8.155    cd/fd/dn/ss/counter[0]_i_8_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I5_O)        0.124     8.279 r  cd/fd/dn/ss/counter[0]_i_5/O
                         net (fo=1, routed)           0.151     8.431    cd/fd/dn/ss/counter[0]_i_5_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I4_O)        0.124     8.555 r  cd/fd/dn/ss/counter[0]_i_2/O
                         net (fo=2, routed)           0.825     9.380    cd/fd/dn/ss/counter[0]_i_2_n_0
    SLICE_X10Y61         LUT2 (Prop_lut2_I0_O)        0.124     9.504 r  cd/fd/dn/ss/counter[31]_i_1/O
                         net (fo=31, routed)          1.278    10.782    cd/fd/dn/ss/counter[31]_i_1_n_0
    SLICE_X11Y66         FDRE                                         r  cd/fd/dn/ss/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.520    14.706    cd/fd/dn/ss/clk_IBUF_BUFG
    SLICE_X11Y66         FDRE                                         r  cd/fd/dn/ss/counter_reg[25]/C
                         clock pessimism              0.268    14.974    
                         clock uncertainty           -0.035    14.938    
    SLICE_X11Y66         FDRE (Setup_fdre_C_R)       -0.429    14.509    cd/fd/dn/ss/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.509    
                         arrival time                         -10.782    
  -------------------------------------------------------------------
                         slack                                  3.727    

Slack (MET) :             3.727ns  (required time - arrival time)
  Source:                 cd/fd/dn/ss/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/fd/dn/ss/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.780ns  (logic 1.304ns (22.559%)  route 4.476ns (77.441%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.706ns = ( 14.706 - 10.000 ) 
    Source Clock Delay      (SCD):    5.002ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.643     5.002    cd/fd/dn/ss/clk_IBUF_BUFG
    SLICE_X11Y62         FDRE                                         r  cd/fd/dn/ss/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y62         FDRE (Prop_fdre_C_Q)         0.456     5.458 f  cd/fd/dn/ss/counter_reg[9]/Q
                         net (fo=15, routed)          1.177     6.635    cd/fd/dn/ss/counter[9]
    SLICE_X10Y65         LUT5 (Prop_lut5_I1_O)        0.148     6.783 r  cd/fd/dn/ss/counter[0]_i_9/O
                         net (fo=1, routed)           0.329     7.112    cd/fd/dn/ss/counter[0]_i_9_n_0
    SLICE_X12Y65         LUT6 (Prop_lut6_I5_O)        0.328     7.440 r  cd/fd/dn/ss/counter[0]_i_8/O
                         net (fo=1, routed)           0.716     8.155    cd/fd/dn/ss/counter[0]_i_8_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I5_O)        0.124     8.279 r  cd/fd/dn/ss/counter[0]_i_5/O
                         net (fo=1, routed)           0.151     8.431    cd/fd/dn/ss/counter[0]_i_5_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I4_O)        0.124     8.555 r  cd/fd/dn/ss/counter[0]_i_2/O
                         net (fo=2, routed)           0.825     9.380    cd/fd/dn/ss/counter[0]_i_2_n_0
    SLICE_X10Y61         LUT2 (Prop_lut2_I0_O)        0.124     9.504 r  cd/fd/dn/ss/counter[31]_i_1/O
                         net (fo=31, routed)          1.278    10.782    cd/fd/dn/ss/counter[31]_i_1_n_0
    SLICE_X11Y66         FDRE                                         r  cd/fd/dn/ss/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.520    14.706    cd/fd/dn/ss/clk_IBUF_BUFG
    SLICE_X11Y66         FDRE                                         r  cd/fd/dn/ss/counter_reg[26]/C
                         clock pessimism              0.268    14.974    
                         clock uncertainty           -0.035    14.938    
    SLICE_X11Y66         FDRE (Setup_fdre_C_R)       -0.429    14.509    cd/fd/dn/ss/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.509    
                         arrival time                         -10.782    
  -------------------------------------------------------------------
                         slack                                  3.727    

Slack (MET) :             3.727ns  (required time - arrival time)
  Source:                 cd/fd/dn/ss/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/fd/dn/ss/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.780ns  (logic 1.304ns (22.559%)  route 4.476ns (77.441%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.706ns = ( 14.706 - 10.000 ) 
    Source Clock Delay      (SCD):    5.002ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.643     5.002    cd/fd/dn/ss/clk_IBUF_BUFG
    SLICE_X11Y62         FDRE                                         r  cd/fd/dn/ss/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y62         FDRE (Prop_fdre_C_Q)         0.456     5.458 f  cd/fd/dn/ss/counter_reg[9]/Q
                         net (fo=15, routed)          1.177     6.635    cd/fd/dn/ss/counter[9]
    SLICE_X10Y65         LUT5 (Prop_lut5_I1_O)        0.148     6.783 r  cd/fd/dn/ss/counter[0]_i_9/O
                         net (fo=1, routed)           0.329     7.112    cd/fd/dn/ss/counter[0]_i_9_n_0
    SLICE_X12Y65         LUT6 (Prop_lut6_I5_O)        0.328     7.440 r  cd/fd/dn/ss/counter[0]_i_8/O
                         net (fo=1, routed)           0.716     8.155    cd/fd/dn/ss/counter[0]_i_8_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I5_O)        0.124     8.279 r  cd/fd/dn/ss/counter[0]_i_5/O
                         net (fo=1, routed)           0.151     8.431    cd/fd/dn/ss/counter[0]_i_5_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I4_O)        0.124     8.555 r  cd/fd/dn/ss/counter[0]_i_2/O
                         net (fo=2, routed)           0.825     9.380    cd/fd/dn/ss/counter[0]_i_2_n_0
    SLICE_X10Y61         LUT2 (Prop_lut2_I0_O)        0.124     9.504 r  cd/fd/dn/ss/counter[31]_i_1/O
                         net (fo=31, routed)          1.278    10.782    cd/fd/dn/ss/counter[31]_i_1_n_0
    SLICE_X11Y66         FDRE                                         r  cd/fd/dn/ss/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.520    14.706    cd/fd/dn/ss/clk_IBUF_BUFG
    SLICE_X11Y66         FDRE                                         r  cd/fd/dn/ss/counter_reg[27]/C
                         clock pessimism              0.268    14.974    
                         clock uncertainty           -0.035    14.938    
    SLICE_X11Y66         FDRE (Setup_fdre_C_R)       -0.429    14.509    cd/fd/dn/ss/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         14.509    
                         arrival time                         -10.782    
  -------------------------------------------------------------------
                         slack                                  3.727    

Slack (MET) :             3.727ns  (required time - arrival time)
  Source:                 cd/fd/dn/ss/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/fd/dn/ss/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.780ns  (logic 1.304ns (22.559%)  route 4.476ns (77.441%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.706ns = ( 14.706 - 10.000 ) 
    Source Clock Delay      (SCD):    5.002ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.643     5.002    cd/fd/dn/ss/clk_IBUF_BUFG
    SLICE_X11Y62         FDRE                                         r  cd/fd/dn/ss/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y62         FDRE (Prop_fdre_C_Q)         0.456     5.458 f  cd/fd/dn/ss/counter_reg[9]/Q
                         net (fo=15, routed)          1.177     6.635    cd/fd/dn/ss/counter[9]
    SLICE_X10Y65         LUT5 (Prop_lut5_I1_O)        0.148     6.783 r  cd/fd/dn/ss/counter[0]_i_9/O
                         net (fo=1, routed)           0.329     7.112    cd/fd/dn/ss/counter[0]_i_9_n_0
    SLICE_X12Y65         LUT6 (Prop_lut6_I5_O)        0.328     7.440 r  cd/fd/dn/ss/counter[0]_i_8/O
                         net (fo=1, routed)           0.716     8.155    cd/fd/dn/ss/counter[0]_i_8_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I5_O)        0.124     8.279 r  cd/fd/dn/ss/counter[0]_i_5/O
                         net (fo=1, routed)           0.151     8.431    cd/fd/dn/ss/counter[0]_i_5_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I4_O)        0.124     8.555 r  cd/fd/dn/ss/counter[0]_i_2/O
                         net (fo=2, routed)           0.825     9.380    cd/fd/dn/ss/counter[0]_i_2_n_0
    SLICE_X10Y61         LUT2 (Prop_lut2_I0_O)        0.124     9.504 r  cd/fd/dn/ss/counter[31]_i_1/O
                         net (fo=31, routed)          1.278    10.782    cd/fd/dn/ss/counter[31]_i_1_n_0
    SLICE_X11Y66         FDRE                                         r  cd/fd/dn/ss/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.520    14.706    cd/fd/dn/ss/clk_IBUF_BUFG
    SLICE_X11Y66         FDRE                                         r  cd/fd/dn/ss/counter_reg[28]/C
                         clock pessimism              0.268    14.974    
                         clock uncertainty           -0.035    14.938    
    SLICE_X11Y66         FDRE (Setup_fdre_C_R)       -0.429    14.509    cd/fd/dn/ss/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.509    
                         arrival time                         -10.782    
  -------------------------------------------------------------------
                         slack                                  3.727    

Slack (MET) :             3.730ns  (required time - arrival time)
  Source:                 cd/fd/dn/ss/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/fd/dn/ss/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.780ns  (logic 1.304ns (22.562%)  route 4.476ns (77.438%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.708ns = ( 14.708 - 10.000 ) 
    Source Clock Delay      (SCD):    5.002ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.643     5.002    cd/fd/dn/ss/clk_IBUF_BUFG
    SLICE_X11Y62         FDRE                                         r  cd/fd/dn/ss/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y62         FDRE (Prop_fdre_C_Q)         0.456     5.458 f  cd/fd/dn/ss/counter_reg[9]/Q
                         net (fo=15, routed)          1.177     6.635    cd/fd/dn/ss/counter[9]
    SLICE_X10Y65         LUT5 (Prop_lut5_I1_O)        0.148     6.783 r  cd/fd/dn/ss/counter[0]_i_9/O
                         net (fo=1, routed)           0.329     7.112    cd/fd/dn/ss/counter[0]_i_9_n_0
    SLICE_X12Y65         LUT6 (Prop_lut6_I5_O)        0.328     7.440 r  cd/fd/dn/ss/counter[0]_i_8/O
                         net (fo=1, routed)           0.716     8.155    cd/fd/dn/ss/counter[0]_i_8_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I5_O)        0.124     8.279 r  cd/fd/dn/ss/counter[0]_i_5/O
                         net (fo=1, routed)           0.151     8.431    cd/fd/dn/ss/counter[0]_i_5_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I4_O)        0.124     8.555 r  cd/fd/dn/ss/counter[0]_i_2/O
                         net (fo=2, routed)           0.825     9.380    cd/fd/dn/ss/counter[0]_i_2_n_0
    SLICE_X10Y61         LUT2 (Prop_lut2_I0_O)        0.124     9.504 r  cd/fd/dn/ss/counter[31]_i_1/O
                         net (fo=31, routed)          1.278    10.781    cd/fd/dn/ss/counter[31]_i_1_n_0
    SLICE_X11Y64         FDRE                                         r  cd/fd/dn/ss/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.522    14.708    cd/fd/dn/ss/clk_IBUF_BUFG
    SLICE_X11Y64         FDRE                                         r  cd/fd/dn/ss/counter_reg[17]/C
                         clock pessimism              0.268    14.976    
                         clock uncertainty           -0.035    14.940    
    SLICE_X11Y64         FDRE (Setup_fdre_C_R)       -0.429    14.511    cd/fd/dn/ss/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.511    
                         arrival time                         -10.781    
  -------------------------------------------------------------------
                         slack                                  3.730    

Slack (MET) :             3.730ns  (required time - arrival time)
  Source:                 cd/fd/dn/ss/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/fd/dn/ss/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.780ns  (logic 1.304ns (22.562%)  route 4.476ns (77.438%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.708ns = ( 14.708 - 10.000 ) 
    Source Clock Delay      (SCD):    5.002ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.643     5.002    cd/fd/dn/ss/clk_IBUF_BUFG
    SLICE_X11Y62         FDRE                                         r  cd/fd/dn/ss/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y62         FDRE (Prop_fdre_C_Q)         0.456     5.458 f  cd/fd/dn/ss/counter_reg[9]/Q
                         net (fo=15, routed)          1.177     6.635    cd/fd/dn/ss/counter[9]
    SLICE_X10Y65         LUT5 (Prop_lut5_I1_O)        0.148     6.783 r  cd/fd/dn/ss/counter[0]_i_9/O
                         net (fo=1, routed)           0.329     7.112    cd/fd/dn/ss/counter[0]_i_9_n_0
    SLICE_X12Y65         LUT6 (Prop_lut6_I5_O)        0.328     7.440 r  cd/fd/dn/ss/counter[0]_i_8/O
                         net (fo=1, routed)           0.716     8.155    cd/fd/dn/ss/counter[0]_i_8_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I5_O)        0.124     8.279 r  cd/fd/dn/ss/counter[0]_i_5/O
                         net (fo=1, routed)           0.151     8.431    cd/fd/dn/ss/counter[0]_i_5_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I4_O)        0.124     8.555 r  cd/fd/dn/ss/counter[0]_i_2/O
                         net (fo=2, routed)           0.825     9.380    cd/fd/dn/ss/counter[0]_i_2_n_0
    SLICE_X10Y61         LUT2 (Prop_lut2_I0_O)        0.124     9.504 r  cd/fd/dn/ss/counter[31]_i_1/O
                         net (fo=31, routed)          1.278    10.781    cd/fd/dn/ss/counter[31]_i_1_n_0
    SLICE_X11Y64         FDRE                                         r  cd/fd/dn/ss/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.522    14.708    cd/fd/dn/ss/clk_IBUF_BUFG
    SLICE_X11Y64         FDRE                                         r  cd/fd/dn/ss/counter_reg[18]/C
                         clock pessimism              0.268    14.976    
                         clock uncertainty           -0.035    14.940    
    SLICE_X11Y64         FDRE (Setup_fdre_C_R)       -0.429    14.511    cd/fd/dn/ss/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.511    
                         arrival time                         -10.781    
  -------------------------------------------------------------------
                         slack                                  3.730    

Slack (MET) :             3.730ns  (required time - arrival time)
  Source:                 cd/fd/dn/ss/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/fd/dn/ss/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.780ns  (logic 1.304ns (22.562%)  route 4.476ns (77.438%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.708ns = ( 14.708 - 10.000 ) 
    Source Clock Delay      (SCD):    5.002ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.643     5.002    cd/fd/dn/ss/clk_IBUF_BUFG
    SLICE_X11Y62         FDRE                                         r  cd/fd/dn/ss/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y62         FDRE (Prop_fdre_C_Q)         0.456     5.458 f  cd/fd/dn/ss/counter_reg[9]/Q
                         net (fo=15, routed)          1.177     6.635    cd/fd/dn/ss/counter[9]
    SLICE_X10Y65         LUT5 (Prop_lut5_I1_O)        0.148     6.783 r  cd/fd/dn/ss/counter[0]_i_9/O
                         net (fo=1, routed)           0.329     7.112    cd/fd/dn/ss/counter[0]_i_9_n_0
    SLICE_X12Y65         LUT6 (Prop_lut6_I5_O)        0.328     7.440 r  cd/fd/dn/ss/counter[0]_i_8/O
                         net (fo=1, routed)           0.716     8.155    cd/fd/dn/ss/counter[0]_i_8_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I5_O)        0.124     8.279 r  cd/fd/dn/ss/counter[0]_i_5/O
                         net (fo=1, routed)           0.151     8.431    cd/fd/dn/ss/counter[0]_i_5_n_0
    SLICE_X9Y62          LUT6 (Prop_lut6_I4_O)        0.124     8.555 r  cd/fd/dn/ss/counter[0]_i_2/O
                         net (fo=2, routed)           0.825     9.380    cd/fd/dn/ss/counter[0]_i_2_n_0
    SLICE_X10Y61         LUT2 (Prop_lut2_I0_O)        0.124     9.504 r  cd/fd/dn/ss/counter[31]_i_1/O
                         net (fo=31, routed)          1.278    10.781    cd/fd/dn/ss/counter[31]_i_1_n_0
    SLICE_X11Y64         FDRE                                         r  cd/fd/dn/ss/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          1.522    14.708    cd/fd/dn/ss/clk_IBUF_BUFG
    SLICE_X11Y64         FDRE                                         r  cd/fd/dn/ss/counter_reg[19]/C
                         clock pessimism              0.268    14.976    
                         clock uncertainty           -0.035    14.940    
    SLICE_X11Y64         FDRE (Setup_fdre_C_R)       -0.429    14.511    cd/fd/dn/ss/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.511    
                         arrival time                         -10.781    
  -------------------------------------------------------------------
                         slack                                  3.730    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 d/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.600     1.433    d/clk_IBUF_BUFG
    SLICE_X1Y65          FDRE                                         r  d/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.141     1.574 r  d/counter_reg[24]/Q
                         net (fo=2, routed)           0.117     1.692    d/counter_reg_n_0_[24]
    SLICE_X1Y65          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.800 r  d/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.800    d/data0[24]
    SLICE_X1Y65          FDRE                                         r  d/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.871     1.940    d/clk_IBUF_BUFG
    SLICE_X1Y65          FDRE                                         r  d/counter_reg[24]/C
                         clock pessimism             -0.506     1.433    
    SLICE_X1Y65          FDRE (Hold_fdre_C_D)         0.105     1.538    d/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 d/counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.599     1.432    d/clk_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  d/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141     1.573 r  d/counter_reg[28]/Q
                         net (fo=2, routed)           0.117     1.691    d/counter_reg_n_0_[28]
    SLICE_X1Y66          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.799 r  d/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.799    d/data0[28]
    SLICE_X1Y66          FDRE                                         r  d/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.870     1.939    d/clk_IBUF_BUFG
    SLICE_X1Y66          FDRE                                         r  d/counter_reg[28]/C
                         clock pessimism             -0.506     1.432    
    SLICE_X1Y66          FDRE (Hold_fdre_C_D)         0.105     1.537    d/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 d/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.602     1.435    d/clk_IBUF_BUFG
    SLICE_X1Y61          FDRE                                         r  d/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDRE (Prop_fdre_C_Q)         0.141     1.576 r  d/counter_reg[8]/Q
                         net (fo=2, routed)           0.117     1.694    d/counter_reg_n_0_[8]
    SLICE_X1Y61          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.802 r  d/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.802    d/data0[8]
    SLICE_X1Y61          FDRE                                         r  d/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.875     1.944    d/clk_IBUF_BUFG
    SLICE_X1Y61          FDRE                                         r  d/counter_reg[8]/C
                         clock pessimism             -0.508     1.435    
    SLICE_X1Y61          FDRE (Hold_fdre_C_D)         0.105     1.540    d/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 cd/fd/dn/ss/counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cd/fd/dn/ss/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.908ns
    Source Clock Delay      (SCD):    1.403ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.570     1.403    cd/fd/dn/ss/clk_IBUF_BUFG
    SLICE_X11Y66         FDRE                                         r  cd/fd/dn/ss/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y66         FDRE (Prop_fdre_C_Q)         0.141     1.544 r  cd/fd/dn/ss/counter_reg[28]/Q
                         net (fo=4, routed)           0.118     1.662    cd/fd/dn/ss/counter[28]
    SLICE_X11Y66         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.770 r  cd/fd/dn/ss/counter_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.770    cd/fd/dn/ss/data0[28]
    SLICE_X11Y66         FDRE                                         r  cd/fd/dn/ss/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.839     1.908    cd/fd/dn/ss/clk_IBUF_BUFG
    SLICE_X11Y66         FDRE                                         r  cd/fd/dn/ss/counter_reg[28]/C
                         clock pessimism             -0.504     1.403    
    SLICE_X11Y66         FDRE (Hold_fdre_C_D)         0.105     1.508    cd/fd/dn/ss/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 d/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.601     1.434    d/clk_IBUF_BUFG
    SLICE_X1Y62          FDRE                                         r  d/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDRE (Prop_fdre_C_Q)         0.141     1.575 r  d/counter_reg[12]/Q
                         net (fo=2, routed)           0.119     1.695    d/counter_reg_n_0_[12]
    SLICE_X1Y62          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.803 r  d/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.803    d/data0[12]
    SLICE_X1Y62          FDRE                                         r  d/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.873     1.942    d/clk_IBUF_BUFG
    SLICE_X1Y62          FDRE                                         r  d/counter_reg[12]/C
                         clock pessimism             -0.507     1.434    
    SLICE_X1Y62          FDRE (Hold_fdre_C_D)         0.105     1.539    d/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 d/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.600     1.433    d/clk_IBUF_BUFG
    SLICE_X1Y64          FDRE                                         r  d/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.141     1.574 r  d/counter_reg[20]/Q
                         net (fo=2, routed)           0.119     1.694    d/counter_reg_n_0_[20]
    SLICE_X1Y64          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.802 r  d/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.802    d/data0[20]
    SLICE_X1Y64          FDRE                                         r  d/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.872     1.941    d/clk_IBUF_BUFG
    SLICE_X1Y64          FDRE                                         r  d/counter_reg[20]/C
                         clock pessimism             -0.507     1.433    
    SLICE_X1Y64          FDRE (Hold_fdre_C_D)         0.105     1.538    d/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 d/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.602     1.435    d/clk_IBUF_BUFG
    SLICE_X1Y60          FDRE                                         r  d/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.141     1.576 r  d/counter_reg[4]/Q
                         net (fo=2, routed)           0.120     1.697    d/counter_reg_n_0_[4]
    SLICE_X1Y60          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.805 r  d/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.805    d/data0[4]
    SLICE_X1Y60          FDRE                                         r  d/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.875     1.944    d/clk_IBUF_BUFG
    SLICE_X1Y60          FDRE                                         r  d/counter_reg[4]/C
                         clock pessimism             -0.508     1.435    
    SLICE_X1Y60          FDRE (Hold_fdre_C_D)         0.105     1.540    d/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 d/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.600     1.433    d/clk_IBUF_BUFG
    SLICE_X1Y63          FDRE                                         r  d/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDRE (Prop_fdre_C_Q)         0.141     1.574 r  d/counter_reg[16]/Q
                         net (fo=2, routed)           0.120     1.695    d/counter_reg_n_0_[16]
    SLICE_X1Y63          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.803 r  d/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.803    d/data0[16]
    SLICE_X1Y63          FDRE                                         r  d/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.872     1.941    d/clk_IBUF_BUFG
    SLICE_X1Y63          FDRE                                         r  d/counter_reg[16]/C
                         clock pessimism             -0.507     1.433    
    SLICE_X1Y63          FDRE (Hold_fdre_C_D)         0.105     1.538    d/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 d/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.602     1.435    d/clk_IBUF_BUFG
    SLICE_X1Y61          FDRE                                         r  d/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDRE (Prop_fdre_C_Q)         0.141     1.576 r  d/counter_reg[5]/Q
                         net (fo=2, routed)           0.116     1.693    d/counter_reg_n_0_[5]
    SLICE_X1Y61          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.808 r  d/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.808    d/data0[5]
    SLICE_X1Y61          FDRE                                         r  d/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.875     1.944    d/clk_IBUF_BUFG
    SLICE_X1Y61          FDRE                                         r  d/counter_reg[5]/C
                         clock pessimism             -0.508     1.435    
    SLICE_X1Y61          FDRE (Hold_fdre_C_D)         0.105     1.540    d/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 d/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.601     1.434    d/clk_IBUF_BUFG
    SLICE_X1Y62          FDRE                                         r  d/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDRE (Prop_fdre_C_Q)         0.141     1.575 r  d/counter_reg[9]/Q
                         net (fo=2, routed)           0.116     1.692    d/counter_reg_n_0_[9]
    SLICE_X1Y62          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.807 r  d/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.807    d/data0[9]
    SLICE_X1Y62          FDRE                                         r  d/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=66, routed)          0.873     1.942    d/clk_IBUF_BUFG
    SLICE_X1Y62          FDRE                                         r  d/counter_reg[9]/C
                         clock pessimism             -0.507     1.434    
    SLICE_X1Y62          FDRE (Hold_fdre_C_D)         0.105     1.539    d/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y61    cd/fd/dn/ss/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y62    cd/fd/dn/ss/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y62    cd/fd/dn/ss/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y62    cd/fd/dn/ss/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y63    cd/fd/dn/ss/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y63    cd/fd/dn/ss/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y63    cd/fd/dn/ss/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y63    cd/fd/dn/ss/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y64    cd/fd/dn/ss/counter_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y67    cd/fd/dn/ss/counter_reg[29]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y67    cd/fd/dn/ss/counter_reg[30]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y67    cd/fd/dn/ss/counter_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y61    cd/fd/dn/ss/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y61    cd/fd/dn/ss/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y62    cd/fd/dn/ss/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y62    cd/fd/dn/ss/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y62    cd/fd/dn/ss/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y62    cd/fd/dn/ss/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y62    cd/fd/dn/ss/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y67    cd/fd/dn/ss/counter_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y67    cd/fd/dn/ss/counter_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y67    cd/fd/dn/ss/counter_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y65     d/counter_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y65     d/counter_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y65     d/counter_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y65     d/counter_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y66     d/counter_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y66     d/counter_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y66     d/counter_reg[27]/C



