#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Fri Jun  6 14:15:48 2025
# Process ID: 228707
# Current directory: /home/veronrd/veron_github/croc_soc/xilinx
# Command line: vivado /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.xpr
# Log file: /home/veronrd/veron_github/croc_soc/xilinx/vivado.log
# Journal file: /home/veronrd/veron_github/croc_soc/xilinx/vivado.jou
# Running On: veronrd-Precision-5680, OS: Linux, CPU Frequency: 882.106 MHz, CPU Physical cores: 14, Host memory: 66981 MB
#-----------------------------------------------------------
start_gui
open_project /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /home/veronrd/Desktop/tool/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /home/veronrd/Desktop/tool/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /home/veronrd/Desktop/tool/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /home/veronrd/Desktop/tool/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /home/veronrd/Desktop/tool/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /home/veronrd/Desktop/tool/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /home/veronrd/Desktop/tool/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /home/veronrd/Desktop/tool/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /home/veronrd/Desktop/tool/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /home/veronrd/Desktop/tool/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /home/veronrd/Desktop/tool/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /home/veronrd/Desktop/tool/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /home/veronrd/Desktop/tool/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /home/veronrd/Desktop/tool/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /home/veronrd/Desktop/tool/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /home/veronrd/Desktop/tool/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/veronrd/Desktop/tool/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /home/veronrd/Desktop/tool/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /home/veronrd/Desktop/tool/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /home/veronrd/Desktop/tool/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /home/veronrd/Desktop/tool/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /home/veronrd/Desktop/tool/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /home/veronrd/Desktop/tool/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /home/veronrd/Desktop/tool/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /home/veronrd/Desktop/tool/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at /home/veronrd/Desktop/tool/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /home/veronrd/Desktop/tool/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at /home/veronrd/Desktop/tool/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /home/veronrd/Desktop/tool/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /home/veronrd/Desktop/tool/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /home/veronrd/Desktop/tool/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /home/veronrd/Desktop/tool/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /home/veronrd/Desktop/tool/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /home/veronrd/Desktop/tool/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/veronrd/Desktop/tool/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /home/veronrd/Desktop/tool/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/veronrd/Desktop/tool/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /home/veronrd/Desktop/tool/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /home/veronrd/Desktop/tool/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/veronrd/Desktop/tool/Vivado/2022.1/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.srcs/utils_1/imports/synth_1/croc_xilinx.dcp with file /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.runs/synth_1/croc_xilinx.dcp
launch_runs synth_1 -jobs 10
WARNING: [filemgmt 20-644] Circular Reference Found: '.xil_defaultlib.clk_or_tree' [/home/veronrd/veron_github/croc_soc/rtl/common_cells/clk_mux_glitch_free.sv:0] -->> '.xil_defaultlib.clk_or_tree' [/home/veronrd/veron_github/croc_soc/rtl/common_cells/clk_mux_glitch_free.sv:256]
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.clkwiz/clkwiz.srcs/sources_1/ip/clkwiz/clkwiz.xci' is already up-to-date
[Fri Jun  6 14:16:24 2025] Launched synth_1...
Run output will be captured here: /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.clkwiz/clkwiz.srcs/sources_1/ip/clkwiz/clkwiz.xci' is already up-to-date
[Fri Jun  6 14:18:24 2025] Launched impl_1...
Run output will be captured here: /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.clkwiz/clkwiz.srcs/sources_1/ip/clkwiz/clkwiz.xci' is already up-to-date
[Fri Jun  6 14:19:53 2025] Launched impl_1...
Run output will be captured here: /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.srcs/utils_1/imports/synth_1/croc_xilinx.dcp with file /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.runs/synth_1/croc_xilinx.dcp
launch_runs synth_1 -jobs 10
WARNING: [filemgmt 20-644] Circular Reference Found: '.xil_defaultlib.clk_or_tree' [/home/veronrd/veron_github/croc_soc/rtl/common_cells/clk_mux_glitch_free.sv:0] -->> '.xil_defaultlib.clk_or_tree' [/home/veronrd/veron_github/croc_soc/rtl/common_cells/clk_mux_glitch_free.sv:256]
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.clkwiz/clkwiz.srcs/sources_1/ip/clkwiz/clkwiz.xci' is already up-to-date
[Fri Jun  6 14:21:52 2025] Launched synth_1...
Run output will be captured here: /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.runs/synth_1/runme.log
set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-verilog_define {TARGET_NEXYS_A7_100T TARGET_FPGA TARGET_RTL TARGET_SYNTHESIS TARGET_VIVADO TARGET_XILINX COMMON_CELLS_ASSERTS_OFF SYNTHESIS}} -objects [get_runs synth_1]
reset_run synth_1
launch_runs synth_1 -jobs 10
WARNING: [filemgmt 20-644] Circular Reference Found: '.xil_defaultlib.clk_or_tree' [/home/veronrd/veron_github/croc_soc/rtl/common_cells/clk_mux_glitch_free.sv:0] -->> '.xil_defaultlib.clk_or_tree' [/home/veronrd/veron_github/croc_soc/rtl/common_cells/clk_mux_glitch_free.sv:256]
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.clkwiz/clkwiz.srcs/sources_1/ip/clkwiz/clkwiz.xci' is already up-to-date
[Fri Jun  6 14:32:21 2025] Launched synth_1...
Run output will be captured here: /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 10
WARNING: [filemgmt 20-644] Circular Reference Found: '.xil_defaultlib.clk_or_tree' [/home/veronrd/veron_github/croc_soc/rtl/common_cells/clk_mux_glitch_free.sv:0] -->> '.xil_defaultlib.clk_or_tree' [/home/veronrd/veron_github/croc_soc/rtl/common_cells/clk_mux_glitch_free.sv:256]
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.clkwiz/clkwiz.srcs/sources_1/ip/clkwiz/clkwiz.xci' is already up-to-date
[Fri Jun  6 14:33:31 2025] Launched synth_1...
Run output will be captured here: /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 10
WARNING: [filemgmt 20-644] Circular Reference Found: '.xil_defaultlib.clk_or_tree' [/home/veronrd/veron_github/croc_soc/rtl/common_cells/clk_mux_glitch_free.sv:0] -->> '.xil_defaultlib.clk_or_tree' [/home/veronrd/veron_github/croc_soc/rtl/common_cells/clk_mux_glitch_free.sv:256]
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.clkwiz/clkwiz.srcs/sources_1/ip/clkwiz/clkwiz.xci' is already up-to-date
[Fri Jun  6 14:37:30 2025] Launched synth_1...
Run output will be captured here: /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.runs/synth_1/runme.log
create_ip -name vio -vendor xilinx.com -library ip -version 3.0 -module_name vio_0
set_property -dict [list CONFIG.C_PROBE_OUT0_WIDTH {3} CONFIG.C_PROBE_IN0_WIDTH {1}] [get_ips vio_0]
generate_target {instantiation_template} [get_files /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.srcs/sources_1/ip/vio_0/vio_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'vio_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.srcs/sources_1/ip/vio_0/vio_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'vio_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'vio_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'vio_0'...
catch { config_ip_cache -export [get_ips -all vio_0] }
export_ip_user_files -of_objects [get_files /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.srcs/sources_1/ip/vio_0/vio_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.srcs/sources_1/ip/vio_0/vio_0.xci]
launch_runs vio_0_synth_1 -jobs 10
[Fri Jun  6 14:50:33 2025] Launched vio_0_synth_1...
Run output will be captured here: /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.runs/vio_0_synth_1/runme.log
export_simulation -of_objects [get_files /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.srcs/sources_1/ip/vio_0/vio_0.xci] -directory /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.ip_user_files/sim_scripts -ip_user_files_dir /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.ip_user_files -ipstatic_source_dir /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.cache/compile_simlib/modelsim} {questa=/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.cache/compile_simlib/questa} {xcelium=/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.cache/compile_simlib/xcelium} {vcs=/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.cache/compile_simlib/vcs} {riviera=/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.C_PROBE_OUT0_WIDTH {1} CONFIG.C_NUM_PROBE_OUT {3}] [get_ips vio_0]
generate_target all [get_files  /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.srcs/sources_1/ip/vio_0/vio_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'vio_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'vio_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'vio_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'vio_0'...
catch { config_ip_cache -export [get_ips -all vio_0] }
export_ip_user_files -of_objects [get_files /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.srcs/sources_1/ip/vio_0/vio_0.xci] -no_script -sync -force -quiet
reset_run vio_0_synth_1
launch_runs vio_0_synth_1 -jobs 10
[Fri Jun  6 14:55:09 2025] Launched vio_0_synth_1...
Run output will be captured here: /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.runs/vio_0_synth_1/runme.log
export_simulation -of_objects [get_files /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.srcs/sources_1/ip/vio_0/vio_0.xci] -directory /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.ip_user_files/sim_scripts -ip_user_files_dir /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.ip_user_files -ipstatic_source_dir /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.cache/compile_simlib/modelsim} {questa=/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.cache/compile_simlib/questa} {xcelium=/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.cache/compile_simlib/xcelium} {vcs=/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.cache/compile_simlib/vcs} {riviera=/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 10
WARNING: [filemgmt 20-644] Circular Reference Found: '.xil_defaultlib.clk_or_tree' [/home/veronrd/veron_github/croc_soc/rtl/common_cells/clk_mux_glitch_free.sv:0] -->> '.xil_defaultlib.clk_or_tree' [/home/veronrd/veron_github/croc_soc/rtl/common_cells/clk_mux_glitch_free.sv:256]
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.clkwiz/clkwiz.srcs/sources_1/ip/clkwiz/clkwiz.xci' is already up-to-date
[Fri Jun  6 14:55:47 2025] Launched synth_1...
Run output will be captured here: /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.runs/synth_1/runme.log
delete_ip_run [get_files -of_objects [get_fileset vio_0] /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.srcs/sources_1/ip/vio_0/vio_0.xci]
INFO: [Project 1-386] Moving file '/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.srcs/sources_1/ip/vio_0/vio_0.xci' from fileset 'vio_0' to fileset 'sources_1'.
set_property generate_synth_checkpoint false [get_files  /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.srcs/sources_1/ip/vio_0/vio_0.xci]
generate_target all [get_files  /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.srcs/sources_1/ip/vio_0/vio_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'vio_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'vio_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'vio_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'vio_0'...
export_ip_user_files -of_objects [get_files /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.srcs/sources_1/ip/vio_0/vio_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.srcs/sources_1/ip/vio_0/vio_0.xci] -directory /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.ip_user_files/sim_scripts -ip_user_files_dir /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.ip_user_files -ipstatic_source_dir /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.cache/compile_simlib/modelsim} {questa=/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.cache/compile_simlib/questa} {xcelium=/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.cache/compile_simlib/xcelium} {vcs=/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.cache/compile_simlib/vcs} {riviera=/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 10
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.clkwiz/clkwiz.srcs/sources_1/ip/clkwiz/clkwiz.xci' is already up-to-date
[Fri Jun  6 14:59:03 2025] Launched synth_1...
Run output will be captured here: /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.runs/synth_1/runme.log
export_ip_user_files -of_objects  [get_files /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.vio/vio.srcs/sources_1/ip/vio/vio.xci] -no_script -reset -force -quiet
remove_files  /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.vio/vio.srcs/sources_1/ip/vio/vio.xci
reset_run synth_1
launch_runs synth_1 -jobs 10
WARNING: [filemgmt 20-644] Circular Reference Found: '.xil_defaultlib.clk_or_tree' [/home/veronrd/veron_github/croc_soc/rtl/common_cells/clk_mux_glitch_free.sv:0] -->> '.xil_defaultlib.clk_or_tree' [/home/veronrd/veron_github/croc_soc/rtl/common_cells/clk_mux_glitch_free.sv:256]
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.clkwiz/clkwiz.srcs/sources_1/ip/clkwiz/clkwiz.xci' is already up-to-date
[Fri Jun  6 15:01:23 2025] Launched synth_1...
Run output will be captured here: /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 10
WARNING: [filemgmt 20-644] Circular Reference Found: '.xil_defaultlib.clk_or_tree' [/home/veronrd/veron_github/croc_soc/rtl/common_cells/clk_mux_glitch_free.sv:0] -->> '.xil_defaultlib.clk_or_tree' [/home/veronrd/veron_github/croc_soc/rtl/common_cells/clk_mux_glitch_free.sv:256]
[Fri Jun  6 15:04:08 2025] Launched synth_1...
Run output will be captured here: /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 10
CRITICAL WARNING: [HDL 9-1206] Syntax error near '.' [/home/veronrd/veron_github/croc_soc/xilinx/hw/croc_xilinx.sv:96]
WARNING: [filemgmt 20-644] Circular Reference Found: '.xil_defaultlib.clk_or_tree' [/home/veronrd/veron_github/croc_soc/rtl/common_cells/clk_mux_glitch_free.sv:0] -->> '.xil_defaultlib.clk_or_tree' [/home/veronrd/veron_github/croc_soc/rtl/common_cells/clk_mux_glitch_free.sv:256]
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.clkwiz/clkwiz.srcs/sources_1/ip/clkwiz/clkwiz.xci' is already up-to-date
[Fri Jun  6 15:06:10 2025] Launched synth_1...
Run output will be captured here: /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.runs/synth_1/runme.log
export_ip_user_files -of_objects  [get_files /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.srcs/sources_1/ip/vio_0/vio_0.xci] -no_script -reset -force -quiet
remove_files  /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.srcs/sources_1/ip/vio_0/vio_0.xci
create_ip -name vio -vendor xilinx.com -library ip -version 3.0 -module_name vio
set_property -dict [list CONFIG.C_NUM_PROBE_OUT {3} CONFIG.Component_Name {vio}] [get_ips vio]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'vio' to 'vio' is not allowed and is ignored.
generate_target {instantiation_template} [get_files /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.srcs/sources_1/ip/vio/vio.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'vio'...
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.srcs/sources_1/ip/vio/vio.xci]
generate_target all [get_files  /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.srcs/sources_1/ip/vio/vio.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'vio'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'vio'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'vio'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'vio'...
export_ip_user_files -of_objects [get_files /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.srcs/sources_1/ip/vio/vio.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.srcs/sources_1/ip/vio/vio.xci] -directory /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.ip_user_files/sim_scripts -ip_user_files_dir /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.ip_user_files -ipstatic_source_dir /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.cache/compile_simlib/modelsim} {questa=/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.cache/compile_simlib/questa} {xcelium=/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.cache/compile_simlib/xcelium} {vcs=/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.cache/compile_simlib/vcs} {riviera=/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 10
WARNING: [filemgmt 20-644] Circular Reference Found: '.xil_defaultlib.clk_or_tree' [/home/veronrd/veron_github/croc_soc/rtl/common_cells/clk_mux_glitch_free.sv:0] -->> '.xil_defaultlib.clk_or_tree' [/home/veronrd/veron_github/croc_soc/rtl/common_cells/clk_mux_glitch_free.sv:256]
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.clkwiz/clkwiz.srcs/sources_1/ip/clkwiz/clkwiz.xci' is already up-to-date
[Fri Jun  6 15:08:20 2025] Launched synth_1...
Run output will be captured here: /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.runs/synth_1/runme.log
set_property {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} {} [get_runs synth_1]
reset_run synth_1
launch_runs synth_1 -jobs 10
WARNING: [filemgmt 20-644] Circular Reference Found: '.xil_defaultlib.clk_or_tree' [/home/veronrd/veron_github/croc_soc/rtl/common_cells/clk_mux_glitch_free.sv:0] -->> '.xil_defaultlib.clk_or_tree' [/home/veronrd/veron_github/croc_soc/rtl/common_cells/clk_mux_glitch_free.sv:256]
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.clkwiz/clkwiz.srcs/sources_1/ip/clkwiz/clkwiz.xci' is already up-to-date
[Fri Jun  6 15:09:18 2025] Launched synth_1...
Run output will be captured here: /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.runs/synth_1/runme.log
set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-verilog_define {TARGET_NEXYS_A7_100T}} -objects [get_runs synth_1]
reset_run synth_1
launch_runs synth_1 -jobs 10
WARNING: [filemgmt 20-644] Circular Reference Found: '.xil_defaultlib.clk_or_tree' [/home/veronrd/veron_github/croc_soc/rtl/common_cells/clk_mux_glitch_free.sv:0] -->> '.xil_defaultlib.clk_or_tree' [/home/veronrd/veron_github/croc_soc/rtl/common_cells/clk_mux_glitch_free.sv:256]
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.clkwiz/clkwiz.srcs/sources_1/ip/clkwiz/clkwiz.xci' is already up-to-date
[Fri Jun  6 15:13:27 2025] Launched synth_1...
Run output will be captured here: /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.runs/synth_1/runme.log
set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-verilog_define {TARGET_NEXYS_A7_100T COMMON_CELLS_ASSERTS_OFF SYNTHESIS}} -objects [get_runs synth_1]
reset_run synth_1
launch_runs synth_1 -jobs 10
WARNING: [filemgmt 20-644] Circular Reference Found: '.xil_defaultlib.clk_or_tree' [/home/veronrd/veron_github/croc_soc/rtl/common_cells/clk_mux_glitch_free.sv:0] -->> '.xil_defaultlib.clk_or_tree' [/home/veronrd/veron_github/croc_soc/rtl/common_cells/clk_mux_glitch_free.sv:256]
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.clkwiz/clkwiz.srcs/sources_1/ip/clkwiz/clkwiz.xci' is already up-to-date
[Fri Jun  6 15:15:09 2025] Launched synth_1...
Run output will be captured here: /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.runs/synth_1/runme.log
reset_run synth_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 10
WARNING: [filemgmt 20-644] Circular Reference Found: '.xil_defaultlib.clk_or_tree' [/home/veronrd/veron_github/croc_soc/rtl/common_cells/clk_mux_glitch_free.sv:0] -->> '.xil_defaultlib.clk_or_tree' [/home/veronrd/veron_github/croc_soc/rtl/common_cells/clk_mux_glitch_free.sv:256]
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.clkwiz/clkwiz.srcs/sources_1/ip/clkwiz/clkwiz.xci' is already up-to-date
[Fri Jun  6 15:16:50 2025] Launched synth_1...
Run output will be captured here: /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.clkwiz/clkwiz.srcs/sources_1/ip/clkwiz/clkwiz.xci' is already up-to-date
[Fri Jun  6 15:18:49 2025] Launched impl_1...
Run output will be captured here: /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -jobs 10
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.clkwiz/clkwiz.srcs/sources_1/ip/clkwiz/clkwiz.xci' is already up-to-date
[Fri Jun  6 15:18:59 2025] Launched impl_1...
Run output will be captured here: /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 8405.188 ; gain = 0.000 ; free physical = 14759 ; free virtual = 28782
INFO: [Netlist 29-17] Analyzing 808 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.4 . Memory (MB): peak = 8695.164 ; gain = 0.000 ; free physical = 14177 ; free virtual = 28201
Restored from archive | CPU: 0.410000 secs | Memory: 15.300186 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.4 . Memory (MB): peak = 8695.164 ; gain = 0.000 ; free physical = 14177 ; free virtual = 28201
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8695.164 ; gain = 0.000 ; free physical = 14176 ; free virtual = 28200
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances

open_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 9007.762 ; gain = 602.574 ; free physical = 13989 ; free virtual = 28003
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
launch_runs impl_1 -to_step write_bitstream -jobs 10
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.clkwiz/clkwiz.srcs/sources_1/ip/clkwiz/clkwiz.xci' is already up-to-date
[Fri Jun  6 15:21:39 2025] Launched impl_1...
Run output will be captured here: /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.runs/impl_1/runme.log
reset_run impl_1
launch_runs impl_1 -jobs 10
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.clkwiz/clkwiz.srcs/sources_1/ip/clkwiz/clkwiz.xci' is already up-to-date
[Fri Jun  6 15:30:40 2025] Launched impl_1...
Run output will be captured here: /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.srcs/utils_1/imports/synth_1/croc_xilinx.dcp with file /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.runs/synth_1/croc_xilinx.dcp
launch_runs impl_1 -to_step write_bitstream -jobs 10
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.clkwiz/clkwiz.srcs/sources_1/ip/clkwiz/clkwiz.xci' is already up-to-date
[Fri Jun  6 15:32:21 2025] Launched synth_1...
Run output will be captured here: /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.runs/synth_1/runme.log
[Fri Jun  6 15:32:21 2025] Launched impl_1...
Run output will be captured here: /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.runs/impl_1/runme.log
reset_run synth_1
close_design
launch_runs synth_1 -jobs 10
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.clkwiz/clkwiz.srcs/sources_1/ip/clkwiz/clkwiz.xci' is already up-to-date
[Fri Jun  6 15:33:10 2025] Launched synth_1...
Run output will be captured here: /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.clkwiz/clkwiz.srcs/sources_1/ip/clkwiz/clkwiz.xci' is already up-to-date
[Fri Jun  6 15:35:17 2025] Launched impl_1...
Run output will be captured here: /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.clkwiz/clkwiz.srcs/sources_1/ip/clkwiz/clkwiz.xci' is already up-to-date
[Fri Jun  6 15:36:49 2025] Launched impl_1...
Run output will be captured here: /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.runs/impl_1/runme.log
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.srcs/utils_1/imports/synth_1/croc_xilinx.dcp with file /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.runs/synth_1/croc_xilinx.dcp
launch_runs synth_1 -jobs 10
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.clkwiz/clkwiz.srcs/sources_1/ip/clkwiz/clkwiz.xci' is already up-to-date
[Fri Jun  6 15:44:35 2025] Launched synth_1...
Run output will be captured here: /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.runs/synth_1/runme.log
launch_runs impl_1 -jobs 10
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.clkwiz/clkwiz.srcs/sources_1/ip/clkwiz/clkwiz.xci' is already up-to-date
[Fri Jun  6 15:46:42 2025] Launched impl_1...
Run output will be captured here: /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 10
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.clkwiz/clkwiz.srcs/sources_1/ip/clkwiz/clkwiz.xci' is already up-to-date
[Fri Jun  6 15:48:14 2025] Launched impl_1...
Run output will be captured here: /home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2022.1
  **** Build date : Apr 18 2022 at 16:10:30
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2022.1.0
  ****** Build date   : Apr 13 2022-02:12:08
    **** Build number : 2022.1.1649790728
      ** Copyright 2017-2025 Xilinx, Inc. All Rights Reserved.



disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint '/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.clkwiz/clkwiz.gen/sources_1/ip/clkwiz/clkwiz.dcp' for cell 'i_clkwiz'
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 9007.762 ; gain = 0.000 ; free physical = 11864 ; free virtual = 26582
INFO: [Netlist 29-17] Analyzing 790 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.gen/sources_1/ip/vio/vio.xdc] for cell 'i_vio'
Finished Parsing XDC File [/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.gen/sources_1/ip/vio/vio.xdc] for cell 'i_vio'
Parsing XDC File [/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.clkwiz/clkwiz.gen/sources_1/ip/clkwiz/clkwiz_board.xdc] for cell 'i_clkwiz/inst'
Finished Parsing XDC File [/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.clkwiz/clkwiz.gen/sources_1/ip/clkwiz/clkwiz_board.xdc] for cell 'i_clkwiz/inst'
Parsing XDC File [/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.clkwiz/clkwiz.gen/sources_1/ip/clkwiz/clkwiz.xdc] for cell 'i_clkwiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.clkwiz/clkwiz.gen/sources_1/ip/clkwiz/clkwiz.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.clkwiz/clkwiz.gen/sources_1/ip/clkwiz/clkwiz.xdc:57]
Finished Parsing XDC File [/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.clkwiz/clkwiz.gen/sources_1/ip/clkwiz/clkwiz.xdc] for cell 'i_clkwiz/inst'
Parsing XDC File [/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.srcs/constrs_1/imports/src/nexys-a7-100t.xdc]
WARNING: [Constraints 18-619] A clock with name 'sys_clk' already exists, overwriting the previous clock with the same name. [/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.srcs/constrs_1/imports/src/nexys-a7-100t.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'fan_sw[*]'. [/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.srcs/constrs_1/imports/src/nexys-a7-100t.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'fan_sw[*]'. [/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.srcs/constrs_1/imports/src/nexys-a7-100t.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'fan_pwm'. [/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.srcs/constrs_1/imports/src/nexys-a7-100t.xdc:29]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-objects [get_ports fan_pwm]'. [/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.srcs/constrs_1/imports/src/nexys-a7-100t.xdc:29]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'fan_pwm'. [/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.srcs/constrs_1/imports/src/nexys-a7-100t.xdc:30]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-objects [get_ports fan_pwm]'. [/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.srcs/constrs_1/imports/src/nexys-a7-100t.xdc:30]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'fan_sw[*]'. [/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.srcs/constrs_1/imports/src/nexys-a7-100t.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'fan_sw[*]'. [/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.srcs/constrs_1/imports/src/nexys-a7-100t.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'fan_pwm'. [/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.srcs/constrs_1/imports/src/nexys-a7-100t.xdc:35]
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-to [get_ports fan_pwm]'. [/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.srcs/constrs_1/imports/src/nexys-a7-100t.xdc:35]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'fan_pwm'. [/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.srcs/constrs_1/imports/src/nexys-a7-100t.xdc:36]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_ports fan_pwm]'. [/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.srcs/constrs_1/imports/src/nexys-a7-100t.xdc:36]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'fan_sw[0]'. [/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.srcs/constrs_1/imports/src/nexys-a7-100t.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.srcs/constrs_1/imports/src/nexys-a7-100t.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fan_sw[1]'. [/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.srcs/constrs_1/imports/src/nexys-a7-100t.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.srcs/constrs_1/imports/src/nexys-a7-100t.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fan_sw[2]'. [/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.srcs/constrs_1/imports/src/nexys-a7-100t.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.srcs/constrs_1/imports/src/nexys-a7-100t.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.srcs/constrs_1/imports/src/nexys-a7-100t.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9007.762 ; gain = 0.000 ; free physical = 11780 ; free virtual = 26494
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: croc_xilinx
WARNING: [Synth 8-9719] macro 'ASSERT_I' redefined [/home/veronrd/veron_github/croc_soc/rtl/cve2/include/lowrisc_prim/prim_assert_dummy_macros.svh:8]
WARNING: [Synth 8-9719] macro 'ASSERT_INIT' redefined [/home/veronrd/veron_github/croc_soc/rtl/cve2/include/lowrisc_prim/prim_assert_dummy_macros.svh:9]
WARNING: [Synth 8-9719] macro 'ASSERT_FINAL' redefined [/home/veronrd/veron_github/croc_soc/rtl/cve2/include/lowrisc_prim/prim_assert_dummy_macros.svh:11]
WARNING: [Synth 8-9719] macro 'ASSERT' redefined [/home/veronrd/veron_github/croc_soc/rtl/cve2/include/lowrisc_prim/prim_assert_dummy_macros.svh:12]
WARNING: [Synth 8-9719] macro 'ASSERT_NEVER' redefined [/home/veronrd/veron_github/croc_soc/rtl/cve2/include/lowrisc_prim/prim_assert_dummy_macros.svh:13]
WARNING: [Synth 8-9719] macro 'ASSERT_KNOWN' redefined [/home/veronrd/veron_github/croc_soc/rtl/cve2/include/lowrisc_prim/prim_assert_dummy_macros.svh:14]
WARNING: [Synth 8-9719] macro 'COVER' redefined [/home/veronrd/veron_github/croc_soc/rtl/cve2/include/lowrisc_prim/prim_assert_dummy_macros.svh:15]
WARNING: [Synth 8-9719] macro 'ASSUME' redefined [/home/veronrd/veron_github/croc_soc/rtl/cve2/include/lowrisc_prim/prim_assert_dummy_macros.svh:16]
WARNING: [Synth 8-9719] macro 'ASSUME_I' redefined [/home/veronrd/veron_github/croc_soc/rtl/cve2/include/lowrisc_prim/prim_assert_dummy_macros.svh:17]
WARNING: [Synth 8-9719] macro 'ASSERT_PULSE' redefined [/home/veronrd/veron_github/croc_soc/rtl/cve2/include/lowrisc_prim/prim_assert.svh:102]
WARNING: [Synth 8-9719] macro 'ASSERT_IF' redefined [/home/veronrd/veron_github/croc_soc/rtl/cve2/include/lowrisc_prim/prim_assert.svh:107]
WARNING: [Synth 8-9719] macro 'ASSERT_KNOWN_IF' redefined [/home/veronrd/veron_github/croc_soc/rtl/cve2/include/lowrisc_prim/prim_assert.svh:113]
WARNING: [Synth 8-9719] macro 'ASSUME_FPV' redefined [/home/veronrd/veron_github/croc_soc/rtl/cve2/include/lowrisc_prim/prim_assert.svh:127]
WARNING: [Synth 8-9719] macro 'ASSUME_I_FPV' redefined [/home/veronrd/veron_github/croc_soc/rtl/cve2/include/lowrisc_prim/prim_assert.svh:134]
ERROR: [Synth 8-36] 'sys_resetn' is not declared [/home/veronrd/veron_github/croc_soc/xilinx/hw/croc_xilinx.sv:152]
INFO: [Synth 8-8750] module 'croc_xilinx' ignored due to previous errors [/home/veronrd/veron_github/croc_soc/xilinx/hw/croc_xilinx.sv:271]
Failed to read verilog '/home/veronrd/veron_github/croc_soc/xilinx/hw/croc_xilinx.sv'
1 Infos, 14 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 9051.266 ; gain = 0.000 ; free physical = 11531 ; free virtual = 26249
INFO: [Netlist 29-17] Analyzing 808 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.41 . Memory (MB): peak = 9051.266 ; gain = 0.000 ; free physical = 11360 ; free virtual = 26082
Restored from archive | CPU: 0.410000 secs | Memory: 8.518585 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.41 . Memory (MB): peak = 9051.266 ; gain = 0.000 ; free physical = 11360 ; free virtual = 26082
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9051.266 ; gain = 0.000 ; free physical = 11360 ; free virtual = 26082
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances

WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint '/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.clkwiz/clkwiz.gen/sources_1/ip/clkwiz/clkwiz.dcp' for cell 'i_clkwiz'
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 9219.078 ; gain = 0.000 ; free physical = 11262 ; free virtual = 25985
INFO: [Netlist 29-17] Analyzing 790 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.gen/sources_1/ip/vio/vio.xdc] for cell 'i_vio'
Finished Parsing XDC File [/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.gen/sources_1/ip/vio/vio.xdc] for cell 'i_vio'
Parsing XDC File [/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.clkwiz/clkwiz.gen/sources_1/ip/clkwiz/clkwiz_board.xdc] for cell 'i_clkwiz/inst'
Finished Parsing XDC File [/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.clkwiz/clkwiz.gen/sources_1/ip/clkwiz/clkwiz_board.xdc] for cell 'i_clkwiz/inst'
Parsing XDC File [/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.clkwiz/clkwiz.gen/sources_1/ip/clkwiz/clkwiz.xdc] for cell 'i_clkwiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.clkwiz/clkwiz.gen/sources_1/ip/clkwiz/clkwiz.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.clkwiz/clkwiz.gen/sources_1/ip/clkwiz/clkwiz.xdc:57]
Finished Parsing XDC File [/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.clkwiz/clkwiz.gen/sources_1/ip/clkwiz/clkwiz.xdc] for cell 'i_clkwiz/inst'
Parsing XDC File [/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.srcs/constrs_1/imports/src/nexys-a7-100t.xdc]
WARNING: [Constraints 18-619] A clock with name 'sys_clk' already exists, overwriting the previous clock with the same name. [/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.srcs/constrs_1/imports/src/nexys-a7-100t.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'fan_sw[*]'. [/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.srcs/constrs_1/imports/src/nexys-a7-100t.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'fan_sw[*]'. [/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.srcs/constrs_1/imports/src/nexys-a7-100t.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'fan_pwm'. [/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.srcs/constrs_1/imports/src/nexys-a7-100t.xdc:29]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-objects [get_ports fan_pwm]'. [/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.srcs/constrs_1/imports/src/nexys-a7-100t.xdc:29]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'fan_pwm'. [/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.srcs/constrs_1/imports/src/nexys-a7-100t.xdc:30]
CRITICAL WARNING: [Vivado 12-4739] set_output_delay:No valid object(s) found for '-objects [get_ports fan_pwm]'. [/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.srcs/constrs_1/imports/src/nexys-a7-100t.xdc:30]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'fan_sw[*]'. [/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.srcs/constrs_1/imports/src/nexys-a7-100t.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'fan_sw[*]'. [/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.srcs/constrs_1/imports/src/nexys-a7-100t.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'fan_pwm'. [/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.srcs/constrs_1/imports/src/nexys-a7-100t.xdc:35]
CRITICAL WARNING: [Vivado 12-4739] set_max_delay:No valid object(s) found for '-to [get_ports fan_pwm]'. [/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.srcs/constrs_1/imports/src/nexys-a7-100t.xdc:35]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'fan_pwm'. [/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.srcs/constrs_1/imports/src/nexys-a7-100t.xdc:36]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_ports fan_pwm]'. [/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.srcs/constrs_1/imports/src/nexys-a7-100t.xdc:36]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'fan_sw[0]'. [/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.srcs/constrs_1/imports/src/nexys-a7-100t.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.srcs/constrs_1/imports/src/nexys-a7-100t.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fan_sw[1]'. [/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.srcs/constrs_1/imports/src/nexys-a7-100t.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.srcs/constrs_1/imports/src/nexys-a7-100t.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'fan_sw[2]'. [/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.srcs/constrs_1/imports/src/nexys-a7-100t.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.srcs/constrs_1/imports/src/nexys-a7-100t.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/veronrd/veron_github/croc_soc/xilinx/build/nexys-a7-100t.croc/croc.srcs/constrs_1/imports/src/nexys-a7-100t.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9366.504 ; gain = 0.000 ; free physical = 11179 ; free virtual = 25902
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: croc_xilinx
WARNING: [Synth 8-9719] macro 'ASSERT_I' redefined [/home/veronrd/veron_github/croc_soc/rtl/cve2/include/lowrisc_prim/prim_assert_dummy_macros.svh:8]
WARNING: [Synth 8-9719] macro 'ASSERT_INIT' redefined [/home/veronrd/veron_github/croc_soc/rtl/cve2/include/lowrisc_prim/prim_assert_dummy_macros.svh:9]
WARNING: [Synth 8-9719] macro 'ASSERT_FINAL' redefined [/home/veronrd/veron_github/croc_soc/rtl/cve2/include/lowrisc_prim/prim_assert_dummy_macros.svh:11]
WARNING: [Synth 8-9719] macro 'ASSERT' redefined [/home/veronrd/veron_github/croc_soc/rtl/cve2/include/lowrisc_prim/prim_assert_dummy_macros.svh:12]
WARNING: [Synth 8-9719] macro 'ASSERT_NEVER' redefined [/home/veronrd/veron_github/croc_soc/rtl/cve2/include/lowrisc_prim/prim_assert_dummy_macros.svh:13]
WARNING: [Synth 8-9719] macro 'ASSERT_KNOWN' redefined [/home/veronrd/veron_github/croc_soc/rtl/cve2/include/lowrisc_prim/prim_assert_dummy_macros.svh:14]
WARNING: [Synth 8-9719] macro 'COVER' redefined [/home/veronrd/veron_github/croc_soc/rtl/cve2/include/lowrisc_prim/prim_assert_dummy_macros.svh:15]
WARNING: [Synth 8-9719] macro 'ASSUME' redefined [/home/veronrd/veron_github/croc_soc/rtl/cve2/include/lowrisc_prim/prim_assert_dummy_macros.svh:16]
WARNING: [Synth 8-9719] macro 'ASSUME_I' redefined [/home/veronrd/veron_github/croc_soc/rtl/cve2/include/lowrisc_prim/prim_assert_dummy_macros.svh:17]
WARNING: [Synth 8-9719] macro 'ASSERT_PULSE' redefined [/home/veronrd/veron_github/croc_soc/rtl/cve2/include/lowrisc_prim/prim_assert.svh:102]
WARNING: [Synth 8-9719] macro 'ASSERT_IF' redefined [/home/veronrd/veron_github/croc_soc/rtl/cve2/include/lowrisc_prim/prim_assert.svh:107]
WARNING: [Synth 8-9719] macro 'ASSERT_KNOWN_IF' redefined [/home/veronrd/veron_github/croc_soc/rtl/cve2/include/lowrisc_prim/prim_assert.svh:113]
WARNING: [Synth 8-9719] macro 'ASSUME_FPV' redefined [/home/veronrd/veron_github/croc_soc/rtl/cve2/include/lowrisc_prim/prim_assert.svh:127]
WARNING: [Synth 8-9719] macro 'ASSUME_I_FPV' redefined [/home/veronrd/veron_github/croc_soc/rtl/cve2/include/lowrisc_prim/prim_assert.svh:134]
ERROR: [Synth 8-36] 'sys_resetn' is not declared [/home/veronrd/veron_github/croc_soc/xilinx/hw/croc_xilinx.sv:152]
INFO: [Synth 8-8750] module 'croc_xilinx' ignored due to previous errors [/home/veronrd/veron_github/croc_soc/xilinx/hw/croc_xilinx.sv:271]
Failed to read verilog '/home/veronrd/veron_github/croc_soc/xilinx/hw/croc_xilinx.sv'
1 Infos, 14 Warnings, 0 Critical Warnings and 2 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jun  6 16:16:32 2025...
