

#define SYNTH_ADDR (XPAR_APBSLAVE_BREAKOUT_SYNTH_BASEADDR)

#define SYNTH_CHANNEL_OFF(ch) (0x100*(ch))

#define SYNTH_INCR_OFF 0x00
#define SYNTH_INCR_REG(ch) Reg32(SYNTH_ADDR+SYNTH_CHANNEL_OFF(ch)+SYNTH_INCR_OFF)

#define SYNTH_WAVETYPE_OFF 0x04
#define SYNTH_WAVETYPE_REG(ch) Reg32(SYNTH_ADDR SYNTH_CHANNEL_OFF(ch)+SYNTH_WAVETYPE_OFF)

#define SYNTH_ATTACK_OFF 0x08
#define SYNTH_ATTACK_REG(ch) Reg32(SYNTH_ADDR+SYNTH_CHANNEL_OFF(ch)+SYNTH_ATTACK_OFF)

#define SYNTH_DECAY_OFF 0x0C
#define SYNTH_DECAY_REG(ch) Reg32(SYNTH_ADDR+SYNTH_CHANNEL_OFF(ch)+SYNTH_DECAY_OFF)

#define SYNTH_SUSTAIN_OFF 0x10
#define SYNTH_SUSTAIN_REG(ch) Reg32(SYNTH_ADDR+SYNTH_CHANNEL_OFF(ch)+SYNTH_SUSTAIN_OFF)

#define SYNTH_RELEASE_OFF 0x14
#define SYNTH_RELEASE_REG(ch) Reg32(SYNTH_ADDR+SYNTH_CHANNEL_OFF(ch)+SYNTH_RELEASE_OFF)

#define SYNTH_GATE_OFF 0x18
#define SYNTH_GATE_REG(ch) Reg32(SYNTH_ADDR+SYNTH_CHANNEL_OFF(ch)+SYNTH_GATE_OFF)

#define SYNTH_ENVELOPE_OFF 0x1C
#define SYNTH_ENVELOPE_REG(ch) Reg32(SYNTH_ADDR+SYNTH_CHANNEL_OFF(ch)+SYNTH_ENVELOPE_OFF)

#define SYNTH_ADSR_STATE_OFF 0x20
#define SYNTH_ADSR_STATE_REG(ch) Reg32(SYNTH_ADDR+SYNTH_CHANNEL_OFF(ch)+SYNTH_ADSR_STATE_OFF)

