
e9.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008ec8  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007a4  08009058  08009058  0000a058  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080097fc  080097fc  0000b07c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080097fc  080097fc  0000a7fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009804  08009804  0000b07c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009804  08009804  0000a804  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009808  08009808  0000a808  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000007c  20000000  0800980c  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000784  2000007c  08009888  0000b07c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000800  08009888  0000b800  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b07c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ba5c  00000000  00000000  0000b0ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004025  00000000  00000000  00026b08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000018b0  00000000  00000000  0002ab30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001328  00000000  00000000  0002c3e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002c445  00000000  00000000  0002d708  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00020a68  00000000  00000000  00059b4d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010d4d3  00000000  00000000  0007a5b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00187a88  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007268  00000000  00000000  00187acc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005d  00000000  00000000  0018ed34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000007c 	.word	0x2000007c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08009040 	.word	0x08009040

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000080 	.word	0x20000080
 80001cc:	08009040 	.word	0x08009040

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b08a      	sub	sp, #40	@ 0x28
 80005a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80005a2:	f107 031c 	add.w	r3, r7, #28
 80005a6:	2200      	movs	r2, #0
 80005a8:	601a      	str	r2, [r3, #0]
 80005aa:	605a      	str	r2, [r3, #4]
 80005ac:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80005ae:	1d3b      	adds	r3, r7, #4
 80005b0:	2200      	movs	r2, #0
 80005b2:	601a      	str	r2, [r3, #0]
 80005b4:	605a      	str	r2, [r3, #4]
 80005b6:	609a      	str	r2, [r3, #8]
 80005b8:	60da      	str	r2, [r3, #12]
 80005ba:	611a      	str	r2, [r3, #16]
 80005bc:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80005be:	4b2f      	ldr	r3, [pc, #188]	@ (800067c <MX_ADC1_Init+0xe0>)
 80005c0:	4a2f      	ldr	r2, [pc, #188]	@ (8000680 <MX_ADC1_Init+0xe4>)
 80005c2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80005c4:	4b2d      	ldr	r3, [pc, #180]	@ (800067c <MX_ADC1_Init+0xe0>)
 80005c6:	2200      	movs	r2, #0
 80005c8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80005ca:	4b2c      	ldr	r3, [pc, #176]	@ (800067c <MX_ADC1_Init+0xe0>)
 80005cc:	2200      	movs	r2, #0
 80005ce:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80005d0:	4b2a      	ldr	r3, [pc, #168]	@ (800067c <MX_ADC1_Init+0xe0>)
 80005d2:	2200      	movs	r2, #0
 80005d4:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80005d6:	4b29      	ldr	r3, [pc, #164]	@ (800067c <MX_ADC1_Init+0xe0>)
 80005d8:	2200      	movs	r2, #0
 80005da:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80005dc:	4b27      	ldr	r3, [pc, #156]	@ (800067c <MX_ADC1_Init+0xe0>)
 80005de:	2204      	movs	r2, #4
 80005e0:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80005e2:	4b26      	ldr	r3, [pc, #152]	@ (800067c <MX_ADC1_Init+0xe0>)
 80005e4:	2200      	movs	r2, #0
 80005e6:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80005e8:	4b24      	ldr	r3, [pc, #144]	@ (800067c <MX_ADC1_Init+0xe0>)
 80005ea:	2200      	movs	r2, #0
 80005ec:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 80005ee:	4b23      	ldr	r3, [pc, #140]	@ (800067c <MX_ADC1_Init+0xe0>)
 80005f0:	2201      	movs	r2, #1
 80005f2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80005f4:	4b21      	ldr	r3, [pc, #132]	@ (800067c <MX_ADC1_Init+0xe0>)
 80005f6:	2200      	movs	r2, #0
 80005f8:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80005fc:	4b1f      	ldr	r3, [pc, #124]	@ (800067c <MX_ADC1_Init+0xe0>)
 80005fe:	2200      	movs	r2, #0
 8000600:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000602:	4b1e      	ldr	r3, [pc, #120]	@ (800067c <MX_ADC1_Init+0xe0>)
 8000604:	2200      	movs	r2, #0
 8000606:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000608:	4b1c      	ldr	r3, [pc, #112]	@ (800067c <MX_ADC1_Init+0xe0>)
 800060a:	2200      	movs	r2, #0
 800060c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000610:	4b1a      	ldr	r3, [pc, #104]	@ (800067c <MX_ADC1_Init+0xe0>)
 8000612:	2200      	movs	r2, #0
 8000614:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000616:	4b19      	ldr	r3, [pc, #100]	@ (800067c <MX_ADC1_Init+0xe0>)
 8000618:	2200      	movs	r2, #0
 800061a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800061e:	4817      	ldr	r0, [pc, #92]	@ (800067c <MX_ADC1_Init+0xe0>)
 8000620:	f002 f910 	bl	8002844 <HAL_ADC_Init>
 8000624:	4603      	mov	r3, r0
 8000626:	2b00      	cmp	r3, #0
 8000628:	d001      	beq.n	800062e <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 800062a:	f000 fc1b 	bl	8000e64 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800062e:	2300      	movs	r3, #0
 8000630:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000632:	f107 031c 	add.w	r3, r7, #28
 8000636:	4619      	mov	r1, r3
 8000638:	4810      	ldr	r0, [pc, #64]	@ (800067c <MX_ADC1_Init+0xe0>)
 800063a:	f003 f9e1 	bl	8003a00 <HAL_ADCEx_MultiModeConfigChannel>
 800063e:	4603      	mov	r3, r0
 8000640:	2b00      	cmp	r3, #0
 8000642:	d001      	beq.n	8000648 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000644:	f000 fc0e 	bl	8000e64 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000648:	4b0e      	ldr	r3, [pc, #56]	@ (8000684 <MX_ADC1_Init+0xe8>)
 800064a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800064c:	2306      	movs	r3, #6
 800064e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000650:	2300      	movs	r3, #0
 8000652:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000654:	237f      	movs	r3, #127	@ 0x7f
 8000656:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000658:	2304      	movs	r3, #4
 800065a:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800065c:	2300      	movs	r3, #0
 800065e:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000660:	1d3b      	adds	r3, r7, #4
 8000662:	4619      	mov	r1, r3
 8000664:	4805      	ldr	r0, [pc, #20]	@ (800067c <MX_ADC1_Init+0xe0>)
 8000666:	f002 fc11 	bl	8002e8c <HAL_ADC_ConfigChannel>
 800066a:	4603      	mov	r3, r0
 800066c:	2b00      	cmp	r3, #0
 800066e:	d001      	beq.n	8000674 <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 8000670:	f000 fbf8 	bl	8000e64 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000674:	bf00      	nop
 8000676:	3728      	adds	r7, #40	@ 0x28
 8000678:	46bd      	mov	sp, r7
 800067a:	bd80      	pop	{r7, pc}
 800067c:	20000098 	.word	0x20000098
 8000680:	50040000 	.word	0x50040000
 8000684:	04300002 	.word	0x04300002

08000688 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000688:	b580      	push	{r7, lr}
 800068a:	b0ac      	sub	sp, #176	@ 0xb0
 800068c:	af00      	add	r7, sp, #0
 800068e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000690:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000694:	2200      	movs	r2, #0
 8000696:	601a      	str	r2, [r3, #0]
 8000698:	605a      	str	r2, [r3, #4]
 800069a:	609a      	str	r2, [r3, #8]
 800069c:	60da      	str	r2, [r3, #12]
 800069e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80006a0:	f107 0314 	add.w	r3, r7, #20
 80006a4:	2288      	movs	r2, #136	@ 0x88
 80006a6:	2100      	movs	r1, #0
 80006a8:	4618      	mov	r0, r3
 80006aa:	f007 fc7a 	bl	8007fa2 <memset>
  if(adcHandle->Instance==ADC1)
 80006ae:	687b      	ldr	r3, [r7, #4]
 80006b0:	681b      	ldr	r3, [r3, #0]
 80006b2:	4a27      	ldr	r2, [pc, #156]	@ (8000750 <HAL_ADC_MspInit+0xc8>)
 80006b4:	4293      	cmp	r3, r2
 80006b6:	d146      	bne.n	8000746 <HAL_ADC_MspInit+0xbe>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80006b8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80006bc:	617b      	str	r3, [r7, #20]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 80006be:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80006c2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 80006c6:	2302      	movs	r3, #2
 80006c8:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80006ca:	2301      	movs	r3, #1
 80006cc:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 80006ce:	2308      	movs	r3, #8
 80006d0:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 80006d2:	2307      	movs	r3, #7
 80006d4:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80006d6:	2302      	movs	r3, #2
 80006d8:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80006da:	2302      	movs	r3, #2
 80006dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 80006de:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80006e2:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80006e4:	f107 0314 	add.w	r3, r7, #20
 80006e8:	4618      	mov	r0, r3
 80006ea:	f005 f83f 	bl	800576c <HAL_RCCEx_PeriphCLKConfig>
 80006ee:	4603      	mov	r3, r0
 80006f0:	2b00      	cmp	r3, #0
 80006f2:	d001      	beq.n	80006f8 <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 80006f4:	f000 fbb6 	bl	8000e64 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80006f8:	4b16      	ldr	r3, [pc, #88]	@ (8000754 <HAL_ADC_MspInit+0xcc>)
 80006fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006fc:	4a15      	ldr	r2, [pc, #84]	@ (8000754 <HAL_ADC_MspInit+0xcc>)
 80006fe:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000702:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000704:	4b13      	ldr	r3, [pc, #76]	@ (8000754 <HAL_ADC_MspInit+0xcc>)
 8000706:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000708:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800070c:	613b      	str	r3, [r7, #16]
 800070e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000710:	4b10      	ldr	r3, [pc, #64]	@ (8000754 <HAL_ADC_MspInit+0xcc>)
 8000712:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000714:	4a0f      	ldr	r2, [pc, #60]	@ (8000754 <HAL_ADC_MspInit+0xcc>)
 8000716:	f043 0304 	orr.w	r3, r3, #4
 800071a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800071c:	4b0d      	ldr	r3, [pc, #52]	@ (8000754 <HAL_ADC_MspInit+0xcc>)
 800071e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000720:	f003 0304 	and.w	r3, r3, #4
 8000724:	60fb      	str	r3, [r7, #12]
 8000726:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN1
    PC1     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000728:	2303      	movs	r3, #3
 800072a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800072e:	230b      	movs	r3, #11
 8000730:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000734:	2300      	movs	r3, #0
 8000736:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800073a:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800073e:	4619      	mov	r1, r3
 8000740:	4805      	ldr	r0, [pc, #20]	@ (8000758 <HAL_ADC_MspInit+0xd0>)
 8000742:	f003 fb1f 	bl	8003d84 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000746:	bf00      	nop
 8000748:	37b0      	adds	r7, #176	@ 0xb0
 800074a:	46bd      	mov	sp, r7
 800074c:	bd80      	pop	{r7, pc}
 800074e:	bf00      	nop
 8000750:	50040000 	.word	0x50040000
 8000754:	40021000 	.word	0x40021000
 8000758:	48000800 	.word	0x48000800

0800075c <percent_to_pwm>:
#include "tim.h"

#define PWM_MAX 1000

static uint32_t percent_to_pwm(uint8_t percent)
{
 800075c:	b480      	push	{r7}
 800075e:	b083      	sub	sp, #12
 8000760:	af00      	add	r7, sp, #0
 8000762:	4603      	mov	r3, r0
 8000764:	71fb      	strb	r3, [r7, #7]
    if (percent > 100)
 8000766:	79fb      	ldrb	r3, [r7, #7]
 8000768:	2b64      	cmp	r3, #100	@ 0x64
 800076a:	d901      	bls.n	8000770 <percent_to_pwm+0x14>
        percent = 100;
 800076c:	2364      	movs	r3, #100	@ 0x64
 800076e:	71fb      	strb	r3, [r7, #7]

    return (percent * PWM_MAX) / 100;
 8000770:	79fa      	ldrb	r2, [r7, #7]
 8000772:	4613      	mov	r3, r2
 8000774:	009b      	lsls	r3, r3, #2
 8000776:	4413      	add	r3, r2
 8000778:	005b      	lsls	r3, r3, #1
}
 800077a:	4618      	mov	r0, r3
 800077c:	370c      	adds	r7, #12
 800077e:	46bd      	mov	sp, r7
 8000780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000784:	4770      	bx	lr
	...

08000788 <rgb_apply_ui_color>:

void rgb_apply_ui_color(const ui_color_state_t *ui, ui_menu_page page)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	b086      	sub	sp, #24
 800078c:	af00      	add	r7, sp, #0
 800078e:	6078      	str	r0, [r7, #4]
 8000790:	460b      	mov	r3, r1
 8000792:	70fb      	strb	r3, [r7, #3]
	if (page == UI_RGB)
 8000794:	78fb      	ldrb	r3, [r7, #3]
 8000796:	2b01      	cmp	r3, #1
 8000798:	d11e      	bne.n	80007d8 <rgb_apply_ui_color+0x50>
	{
    uint32_t r_pwm = percent_to_pwm(ui->r);
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	785b      	ldrb	r3, [r3, #1]
 800079e:	4618      	mov	r0, r3
 80007a0:	f7ff ffdc 	bl	800075c <percent_to_pwm>
 80007a4:	6178      	str	r0, [r7, #20]
    uint32_t g_pwm = percent_to_pwm(ui->g);
 80007a6:	687b      	ldr	r3, [r7, #4]
 80007a8:	789b      	ldrb	r3, [r3, #2]
 80007aa:	4618      	mov	r0, r3
 80007ac:	f7ff ffd6 	bl	800075c <percent_to_pwm>
 80007b0:	6138      	str	r0, [r7, #16]
    uint32_t b_pwm = percent_to_pwm(ui->b);
 80007b2:	687b      	ldr	r3, [r7, #4]
 80007b4:	78db      	ldrb	r3, [r3, #3]
 80007b6:	4618      	mov	r0, r3
 80007b8:	f7ff ffd0 	bl	800075c <percent_to_pwm>
 80007bc:	60f8      	str	r0, [r7, #12]

    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, r_pwm);
 80007be:	4b08      	ldr	r3, [pc, #32]	@ (80007e0 <rgb_apply_ui_color+0x58>)
 80007c0:	681b      	ldr	r3, [r3, #0]
 80007c2:	697a      	ldr	r2, [r7, #20]
 80007c4:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, g_pwm);
 80007c6:	4b06      	ldr	r3, [pc, #24]	@ (80007e0 <rgb_apply_ui_color+0x58>)
 80007c8:	681b      	ldr	r3, [r3, #0]
 80007ca:	693a      	ldr	r2, [r7, #16]
 80007cc:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, b_pwm);
 80007ce:	4b04      	ldr	r3, [pc, #16]	@ (80007e0 <rgb_apply_ui_color+0x58>)
 80007d0:	681b      	ldr	r3, [r3, #0]
 80007d2:	68fa      	ldr	r2, [r7, #12]
 80007d4:	63da      	str	r2, [r3, #60]	@ 0x3c
 80007d6:	e000      	b.n	80007da <rgb_apply_ui_color+0x52>
	}
	else
		return;
 80007d8:	bf00      	nop

}
 80007da:	3718      	adds	r7, #24
 80007dc:	46bd      	mov	sp, r7
 80007de:	bd80      	pop	{r7, pc}
 80007e0:	20000584 	.word	0x20000584

080007e4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	b08a      	sub	sp, #40	@ 0x28
 80007e8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007ea:	f107 0314 	add.w	r3, r7, #20
 80007ee:	2200      	movs	r2, #0
 80007f0:	601a      	str	r2, [r3, #0]
 80007f2:	605a      	str	r2, [r3, #4]
 80007f4:	609a      	str	r2, [r3, #8]
 80007f6:	60da      	str	r2, [r3, #12]
 80007f8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007fa:	4b37      	ldr	r3, [pc, #220]	@ (80008d8 <MX_GPIO_Init+0xf4>)
 80007fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007fe:	4a36      	ldr	r2, [pc, #216]	@ (80008d8 <MX_GPIO_Init+0xf4>)
 8000800:	f043 0304 	orr.w	r3, r3, #4
 8000804:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000806:	4b34      	ldr	r3, [pc, #208]	@ (80008d8 <MX_GPIO_Init+0xf4>)
 8000808:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800080a:	f003 0304 	and.w	r3, r3, #4
 800080e:	613b      	str	r3, [r7, #16]
 8000810:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000812:	4b31      	ldr	r3, [pc, #196]	@ (80008d8 <MX_GPIO_Init+0xf4>)
 8000814:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000816:	4a30      	ldr	r2, [pc, #192]	@ (80008d8 <MX_GPIO_Init+0xf4>)
 8000818:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800081c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800081e:	4b2e      	ldr	r3, [pc, #184]	@ (80008d8 <MX_GPIO_Init+0xf4>)
 8000820:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000822:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000826:	60fb      	str	r3, [r7, #12]
 8000828:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800082a:	4b2b      	ldr	r3, [pc, #172]	@ (80008d8 <MX_GPIO_Init+0xf4>)
 800082c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800082e:	4a2a      	ldr	r2, [pc, #168]	@ (80008d8 <MX_GPIO_Init+0xf4>)
 8000830:	f043 0301 	orr.w	r3, r3, #1
 8000834:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000836:	4b28      	ldr	r3, [pc, #160]	@ (80008d8 <MX_GPIO_Init+0xf4>)
 8000838:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800083a:	f003 0301 	and.w	r3, r3, #1
 800083e:	60bb      	str	r3, [r7, #8]
 8000840:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000842:	4b25      	ldr	r3, [pc, #148]	@ (80008d8 <MX_GPIO_Init+0xf4>)
 8000844:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000846:	4a24      	ldr	r2, [pc, #144]	@ (80008d8 <MX_GPIO_Init+0xf4>)
 8000848:	f043 0302 	orr.w	r3, r3, #2
 800084c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800084e:	4b22      	ldr	r3, [pc, #136]	@ (80008d8 <MX_GPIO_Init+0xf4>)
 8000850:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000852:	f003 0302 	and.w	r3, r3, #2
 8000856:	607b      	str	r3, [r7, #4]
 8000858:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800085a:	2200      	movs	r2, #0
 800085c:	2120      	movs	r1, #32
 800085e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000862:	f003 fc39 	bl	80040d8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000866:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800086a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800086c:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000870:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000872:	2300      	movs	r3, #0
 8000874:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000876:	f107 0314 	add.w	r3, r7, #20
 800087a:	4619      	mov	r1, r3
 800087c:	4817      	ldr	r0, [pc, #92]	@ (80008dc <MX_GPIO_Init+0xf8>)
 800087e:	f003 fa81 	bl	8003d84 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000882:	2320      	movs	r3, #32
 8000884:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000886:	2301      	movs	r3, #1
 8000888:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800088a:	2300      	movs	r3, #0
 800088c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800088e:	2300      	movs	r3, #0
 8000890:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000892:	f107 0314 	add.w	r3, r7, #20
 8000896:	4619      	mov	r1, r3
 8000898:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800089c:	f003 fa72 	bl	8003d84 <HAL_GPIO_Init>

  /*Configure GPIO pin : SW_Pin */
  GPIO_InitStruct.Pin = SW_Pin;
 80008a0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80008a4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80008a6:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80008aa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80008ac:	2301      	movs	r3, #1
 80008ae:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SW_GPIO_Port, &GPIO_InitStruct);
 80008b0:	f107 0314 	add.w	r3, r7, #20
 80008b4:	4619      	mov	r1, r3
 80008b6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80008ba:	f003 fa63 	bl	8003d84 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 80008be:	2200      	movs	r2, #0
 80008c0:	2100      	movs	r1, #0
 80008c2:	2017      	movs	r0, #23
 80008c4:	f003 fa27 	bl	8003d16 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80008c8:	2017      	movs	r0, #23
 80008ca:	f003 fa40 	bl	8003d4e <HAL_NVIC_EnableIRQ>

}
 80008ce:	bf00      	nop
 80008d0:	3728      	adds	r7, #40	@ 0x28
 80008d2:	46bd      	mov	sp, r7
 80008d4:	bd80      	pop	{r7, pc}
 80008d6:	bf00      	nop
 80008d8:	40021000 	.word	0x40021000
 80008dc:	48000800 	.word	0x48000800

080008e0 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80008e0:	b580      	push	{r7, lr}
 80008e2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80008e4:	4b1b      	ldr	r3, [pc, #108]	@ (8000954 <MX_I2C1_Init+0x74>)
 80008e6:	4a1c      	ldr	r2, [pc, #112]	@ (8000958 <MX_I2C1_Init+0x78>)
 80008e8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10D19CE4;
 80008ea:	4b1a      	ldr	r3, [pc, #104]	@ (8000954 <MX_I2C1_Init+0x74>)
 80008ec:	4a1b      	ldr	r2, [pc, #108]	@ (800095c <MX_I2C1_Init+0x7c>)
 80008ee:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80008f0:	4b18      	ldr	r3, [pc, #96]	@ (8000954 <MX_I2C1_Init+0x74>)
 80008f2:	2200      	movs	r2, #0
 80008f4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80008f6:	4b17      	ldr	r3, [pc, #92]	@ (8000954 <MX_I2C1_Init+0x74>)
 80008f8:	2201      	movs	r2, #1
 80008fa:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80008fc:	4b15      	ldr	r3, [pc, #84]	@ (8000954 <MX_I2C1_Init+0x74>)
 80008fe:	2200      	movs	r2, #0
 8000900:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000902:	4b14      	ldr	r3, [pc, #80]	@ (8000954 <MX_I2C1_Init+0x74>)
 8000904:	2200      	movs	r2, #0
 8000906:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000908:	4b12      	ldr	r3, [pc, #72]	@ (8000954 <MX_I2C1_Init+0x74>)
 800090a:	2200      	movs	r2, #0
 800090c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800090e:	4b11      	ldr	r3, [pc, #68]	@ (8000954 <MX_I2C1_Init+0x74>)
 8000910:	2200      	movs	r2, #0
 8000912:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000914:	4b0f      	ldr	r3, [pc, #60]	@ (8000954 <MX_I2C1_Init+0x74>)
 8000916:	2200      	movs	r2, #0
 8000918:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800091a:	480e      	ldr	r0, [pc, #56]	@ (8000954 <MX_I2C1_Init+0x74>)
 800091c:	f003 fc0c 	bl	8004138 <HAL_I2C_Init>
 8000920:	4603      	mov	r3, r0
 8000922:	2b00      	cmp	r3, #0
 8000924:	d001      	beq.n	800092a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000926:	f000 fa9d 	bl	8000e64 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800092a:	2100      	movs	r1, #0
 800092c:	4809      	ldr	r0, [pc, #36]	@ (8000954 <MX_I2C1_Init+0x74>)
 800092e:	f004 f821 	bl	8004974 <HAL_I2CEx_ConfigAnalogFilter>
 8000932:	4603      	mov	r3, r0
 8000934:	2b00      	cmp	r3, #0
 8000936:	d001      	beq.n	800093c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000938:	f000 fa94 	bl	8000e64 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800093c:	2100      	movs	r1, #0
 800093e:	4805      	ldr	r0, [pc, #20]	@ (8000954 <MX_I2C1_Init+0x74>)
 8000940:	f004 f863 	bl	8004a0a <HAL_I2CEx_ConfigDigitalFilter>
 8000944:	4603      	mov	r3, r0
 8000946:	2b00      	cmp	r3, #0
 8000948:	d001      	beq.n	800094e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800094a:	f000 fa8b 	bl	8000e64 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800094e:	bf00      	nop
 8000950:	bd80      	pop	{r7, pc}
 8000952:	bf00      	nop
 8000954:	200000fc 	.word	0x200000fc
 8000958:	40005400 	.word	0x40005400
 800095c:	10d19ce4 	.word	0x10d19ce4

08000960 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000960:	b580      	push	{r7, lr}
 8000962:	b0ac      	sub	sp, #176	@ 0xb0
 8000964:	af00      	add	r7, sp, #0
 8000966:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000968:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800096c:	2200      	movs	r2, #0
 800096e:	601a      	str	r2, [r3, #0]
 8000970:	605a      	str	r2, [r3, #4]
 8000972:	609a      	str	r2, [r3, #8]
 8000974:	60da      	str	r2, [r3, #12]
 8000976:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000978:	f107 0314 	add.w	r3, r7, #20
 800097c:	2288      	movs	r2, #136	@ 0x88
 800097e:	2100      	movs	r1, #0
 8000980:	4618      	mov	r0, r3
 8000982:	f007 fb0e 	bl	8007fa2 <memset>
  if(i2cHandle->Instance==I2C1)
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	681b      	ldr	r3, [r3, #0]
 800098a:	4a21      	ldr	r2, [pc, #132]	@ (8000a10 <HAL_I2C_MspInit+0xb0>)
 800098c:	4293      	cmp	r3, r2
 800098e:	d13a      	bne.n	8000a06 <HAL_I2C_MspInit+0xa6>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000990:	2340      	movs	r3, #64	@ 0x40
 8000992:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000994:	2300      	movs	r3, #0
 8000996:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000998:	f107 0314 	add.w	r3, r7, #20
 800099c:	4618      	mov	r0, r3
 800099e:	f004 fee5 	bl	800576c <HAL_RCCEx_PeriphCLKConfig>
 80009a2:	4603      	mov	r3, r0
 80009a4:	2b00      	cmp	r3, #0
 80009a6:	d001      	beq.n	80009ac <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80009a8:	f000 fa5c 	bl	8000e64 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80009ac:	4b19      	ldr	r3, [pc, #100]	@ (8000a14 <HAL_I2C_MspInit+0xb4>)
 80009ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009b0:	4a18      	ldr	r2, [pc, #96]	@ (8000a14 <HAL_I2C_MspInit+0xb4>)
 80009b2:	f043 0302 	orr.w	r3, r3, #2
 80009b6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80009b8:	4b16      	ldr	r3, [pc, #88]	@ (8000a14 <HAL_I2C_MspInit+0xb4>)
 80009ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80009bc:	f003 0302 	and.w	r3, r3, #2
 80009c0:	613b      	str	r3, [r7, #16]
 80009c2:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80009c4:	23c0      	movs	r3, #192	@ 0xc0
 80009c6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80009ca:	2312      	movs	r3, #18
 80009cc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009d0:	2300      	movs	r3, #0
 80009d2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009d6:	2303      	movs	r3, #3
 80009d8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80009dc:	2304      	movs	r3, #4
 80009de:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009e2:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80009e6:	4619      	mov	r1, r3
 80009e8:	480b      	ldr	r0, [pc, #44]	@ (8000a18 <HAL_I2C_MspInit+0xb8>)
 80009ea:	f003 f9cb 	bl	8003d84 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80009ee:	4b09      	ldr	r3, [pc, #36]	@ (8000a14 <HAL_I2C_MspInit+0xb4>)
 80009f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80009f2:	4a08      	ldr	r2, [pc, #32]	@ (8000a14 <HAL_I2C_MspInit+0xb4>)
 80009f4:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80009f8:	6593      	str	r3, [r2, #88]	@ 0x58
 80009fa:	4b06      	ldr	r3, [pc, #24]	@ (8000a14 <HAL_I2C_MspInit+0xb4>)
 80009fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80009fe:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000a02:	60fb      	str	r3, [r7, #12]
 8000a04:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000a06:	bf00      	nop
 8000a08:	37b0      	adds	r7, #176	@ 0xb0
 8000a0a:	46bd      	mov	sp, r7
 8000a0c:	bd80      	pop	{r7, pc}
 8000a0e:	bf00      	nop
 8000a10:	40005400 	.word	0x40005400
 8000a14:	40021000 	.word	0x40021000
 8000a18:	48000400 	.word	0x48000400

08000a1c <adc_select_channel>:

#include "joystick.h"
#include "adc.h"

static void adc_select_channel(uint32_t channel)
{
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	b088      	sub	sp, #32
 8000a20:	af00      	add	r7, sp, #0
 8000a22:	6078      	str	r0, [r7, #4]
    ADC_ChannelConfTypeDef sConfig = {0};
 8000a24:	f107 0308 	add.w	r3, r7, #8
 8000a28:	2200      	movs	r2, #0
 8000a2a:	601a      	str	r2, [r3, #0]
 8000a2c:	605a      	str	r2, [r3, #4]
 8000a2e:	609a      	str	r2, [r3, #8]
 8000a30:	60da      	str	r2, [r3, #12]
 8000a32:	611a      	str	r2, [r3, #16]
 8000a34:	615a      	str	r2, [r3, #20]
    sConfig.Channel = channel;
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	60bb      	str	r3, [r7, #8]
    sConfig.Rank = ADC_REGULAR_RANK_1;
 8000a3a:	2306      	movs	r3, #6
 8000a3c:	60fb      	str	r3, [r7, #12]
    sConfig.SamplingTime = ADC_SAMPLETIME_92CYCLES_5;
 8000a3e:	2305      	movs	r3, #5
 8000a40:	613b      	str	r3, [r7, #16]
    HAL_ADC_ConfigChannel(&hadc1, &sConfig);
 8000a42:	f107 0308 	add.w	r3, r7, #8
 8000a46:	4619      	mov	r1, r3
 8000a48:	4803      	ldr	r0, [pc, #12]	@ (8000a58 <adc_select_channel+0x3c>)
 8000a4a:	f002 fa1f 	bl	8002e8c <HAL_ADC_ConfigChannel>
}
 8000a4e:	bf00      	nop
 8000a50:	3720      	adds	r7, #32
 8000a52:	46bd      	mov	sp, r7
 8000a54:	bd80      	pop	{r7, pc}
 8000a56:	bf00      	nop
 8000a58:	20000098 	.word	0x20000098

08000a5c <joystick_read_raw>:

void joystick_read_raw(joystick_raw_t *joy)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	b082      	sub	sp, #8
 8000a60:	af00      	add	r7, sp, #0
 8000a62:	6078      	str	r0, [r7, #4]
    adc_select_channel(ADC_CHANNEL_1);   // X
 8000a64:	4815      	ldr	r0, [pc, #84]	@ (8000abc <joystick_read_raw+0x60>)
 8000a66:	f7ff ffd9 	bl	8000a1c <adc_select_channel>
    HAL_ADC_Start(&hadc1);
 8000a6a:	4815      	ldr	r0, [pc, #84]	@ (8000ac0 <joystick_read_raw+0x64>)
 8000a6c:	f002 f83a 	bl	8002ae4 <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&hadc1, 10);
 8000a70:	210a      	movs	r1, #10
 8000a72:	4813      	ldr	r0, [pc, #76]	@ (8000ac0 <joystick_read_raw+0x64>)
 8000a74:	f002 f924 	bl	8002cc0 <HAL_ADC_PollForConversion>
    joy->x = HAL_ADC_GetValue(&hadc1);
 8000a78:	4811      	ldr	r0, [pc, #68]	@ (8000ac0 <joystick_read_raw+0x64>)
 8000a7a:	f002 f9f9 	bl	8002e70 <HAL_ADC_GetValue>
 8000a7e:	4603      	mov	r3, r0
 8000a80:	b29a      	uxth	r2, r3
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	801a      	strh	r2, [r3, #0]
    HAL_ADC_Stop(&hadc1);
 8000a86:	480e      	ldr	r0, [pc, #56]	@ (8000ac0 <joystick_read_raw+0x64>)
 8000a88:	f002 f8e6 	bl	8002c58 <HAL_ADC_Stop>

   // HAL_Delay(100);

    adc_select_channel(ADC_CHANNEL_2);   // Y
 8000a8c:	480d      	ldr	r0, [pc, #52]	@ (8000ac4 <joystick_read_raw+0x68>)
 8000a8e:	f7ff ffc5 	bl	8000a1c <adc_select_channel>
    HAL_ADC_Start(&hadc1);
 8000a92:	480b      	ldr	r0, [pc, #44]	@ (8000ac0 <joystick_read_raw+0x64>)
 8000a94:	f002 f826 	bl	8002ae4 <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&hadc1, 10);
 8000a98:	210a      	movs	r1, #10
 8000a9a:	4809      	ldr	r0, [pc, #36]	@ (8000ac0 <joystick_read_raw+0x64>)
 8000a9c:	f002 f910 	bl	8002cc0 <HAL_ADC_PollForConversion>
    joy->y = HAL_ADC_GetValue(&hadc1);
 8000aa0:	4807      	ldr	r0, [pc, #28]	@ (8000ac0 <joystick_read_raw+0x64>)
 8000aa2:	f002 f9e5 	bl	8002e70 <HAL_ADC_GetValue>
 8000aa6:	4603      	mov	r3, r0
 8000aa8:	b29a      	uxth	r2, r3
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	805a      	strh	r2, [r3, #2]
    HAL_ADC_Stop(&hadc1);
 8000aae:	4804      	ldr	r0, [pc, #16]	@ (8000ac0 <joystick_read_raw+0x64>)
 8000ab0:	f002 f8d2 	bl	8002c58 <HAL_ADC_Stop>
}
 8000ab4:	bf00      	nop
 8000ab6:	3708      	adds	r7, #8
 8000ab8:	46bd      	mov	sp, r7
 8000aba:	bd80      	pop	{r7, pc}
 8000abc:	04300002 	.word	0x04300002
 8000ac0:	20000098 	.word	0x20000098
 8000ac4:	08600004 	.word	0x08600004

08000ac8 <joystick_apply_deadzone>:
void joystick_apply_deadzone(
        uint16_t val,
        uint16_t center,
        uint16_t *out,
        uint8_t *in_deadzone)
{
 8000ac8:	b480      	push	{r7}
 8000aca:	b085      	sub	sp, #20
 8000acc:	af00      	add	r7, sp, #0
 8000ace:	60ba      	str	r2, [r7, #8]
 8000ad0:	607b      	str	r3, [r7, #4]
 8000ad2:	4603      	mov	r3, r0
 8000ad4:	81fb      	strh	r3, [r7, #14]
 8000ad6:	460b      	mov	r3, r1
 8000ad8:	81bb      	strh	r3, [r7, #12]
    if (val > center - JOY_DEADZONE &&
 8000ada:	89bb      	ldrh	r3, [r7, #12]
 8000adc:	f1a3 0263 	sub.w	r2, r3, #99	@ 0x63
 8000ae0:	89fb      	ldrh	r3, [r7, #14]
 8000ae2:	429a      	cmp	r2, r3
 8000ae4:	dc0c      	bgt.n	8000b00 <joystick_apply_deadzone+0x38>
        val < center + JOY_DEADZONE)
 8000ae6:	89bb      	ldrh	r3, [r7, #12]
 8000ae8:	f103 0263 	add.w	r2, r3, #99	@ 0x63
 8000aec:	89fb      	ldrh	r3, [r7, #14]
    if (val > center - JOY_DEADZONE &&
 8000aee:	429a      	cmp	r2, r3
 8000af0:	db06      	blt.n	8000b00 <joystick_apply_deadzone+0x38>
    {
        *out = 0;            // CENTER
 8000af2:	68bb      	ldr	r3, [r7, #8]
 8000af4:	2200      	movs	r2, #0
 8000af6:	801a      	strh	r2, [r3, #0]
        *in_deadzone = 1;
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	2201      	movs	r2, #1
 8000afc:	701a      	strb	r2, [r3, #0]
    else // val > center + JOY_DEADZONE
    {
        *out = 2;            // RIGHT / DOWN
        *in_deadzone = 0;
    }
}
 8000afe:	e011      	b.n	8000b24 <joystick_apply_deadzone+0x5c>
    else if (val < center - JOY_DEADZONE)
 8000b00:	89fa      	ldrh	r2, [r7, #14]
 8000b02:	89bb      	ldrh	r3, [r7, #12]
 8000b04:	3b64      	subs	r3, #100	@ 0x64
 8000b06:	429a      	cmp	r2, r3
 8000b08:	da06      	bge.n	8000b18 <joystick_apply_deadzone+0x50>
        *out = 1;            // LEFT / UP
 8000b0a:	68bb      	ldr	r3, [r7, #8]
 8000b0c:	2201      	movs	r2, #1
 8000b0e:	801a      	strh	r2, [r3, #0]
        *in_deadzone = 0;
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	2200      	movs	r2, #0
 8000b14:	701a      	strb	r2, [r3, #0]
}
 8000b16:	e005      	b.n	8000b24 <joystick_apply_deadzone+0x5c>
        *out = 2;            // RIGHT / DOWN
 8000b18:	68bb      	ldr	r3, [r7, #8]
 8000b1a:	2202      	movs	r2, #2
 8000b1c:	801a      	strh	r2, [r3, #0]
        *in_deadzone = 0;
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	2200      	movs	r2, #0
 8000b22:	701a      	strb	r2, [r3, #0]
}
 8000b24:	bf00      	nop
 8000b26:	3714      	adds	r7, #20
 8000b28:	46bd      	mov	sp, r7
 8000b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b2e:	4770      	bx	lr

08000b30 <joystick_get_event>:
joy_event joystick_get_event(
				uint16_t val_x,
				uint16_t center_x,
				uint16_t val_y,
				uint16_t center_y)
{
 8000b30:	b490      	push	{r4, r7}
 8000b32:	b082      	sub	sp, #8
 8000b34:	af00      	add	r7, sp, #0
 8000b36:	4604      	mov	r4, r0
 8000b38:	4608      	mov	r0, r1
 8000b3a:	4611      	mov	r1, r2
 8000b3c:	461a      	mov	r2, r3
 8000b3e:	4623      	mov	r3, r4
 8000b40:	80fb      	strh	r3, [r7, #6]
 8000b42:	4603      	mov	r3, r0
 8000b44:	80bb      	strh	r3, [r7, #4]
 8000b46:	460b      	mov	r3, r1
 8000b48:	807b      	strh	r3, [r7, #2]
 8000b4a:	4613      	mov	r3, r2
 8000b4c:	803b      	strh	r3, [r7, #0]
  //  if (center_x && center_y)
  //      return JOY_EVT_NONE;

    if (val_x == 1 && !center_x && center_y)
 8000b4e:	88fb      	ldrh	r3, [r7, #6]
 8000b50:	2b01      	cmp	r3, #1
 8000b52:	d107      	bne.n	8000b64 <joystick_get_event+0x34>
 8000b54:	88bb      	ldrh	r3, [r7, #4]
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	d104      	bne.n	8000b64 <joystick_get_event+0x34>
 8000b5a:	883b      	ldrh	r3, [r7, #0]
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	d001      	beq.n	8000b64 <joystick_get_event+0x34>
        return JOY_EVT_LEFT;
 8000b60:	2301      	movs	r3, #1
 8000b62:	e01b      	b.n	8000b9c <joystick_get_event+0x6c>

    if (val_x == 2 && (center_x==0) && (center_y==1))
 8000b64:	88fb      	ldrh	r3, [r7, #6]
 8000b66:	2b02      	cmp	r3, #2
 8000b68:	d107      	bne.n	8000b7a <joystick_get_event+0x4a>
 8000b6a:	88bb      	ldrh	r3, [r7, #4]
 8000b6c:	2b00      	cmp	r3, #0
 8000b6e:	d104      	bne.n	8000b7a <joystick_get_event+0x4a>
 8000b70:	883b      	ldrh	r3, [r7, #0]
 8000b72:	2b01      	cmp	r3, #1
 8000b74:	d101      	bne.n	8000b7a <joystick_get_event+0x4a>
        return JOY_EVT_RIGHT;
 8000b76:	2302      	movs	r3, #2
 8000b78:	e010      	b.n	8000b9c <joystick_get_event+0x6c>

    if (val_y == 1 && !center_y)
 8000b7a:	887b      	ldrh	r3, [r7, #2]
 8000b7c:	2b01      	cmp	r3, #1
 8000b7e:	d104      	bne.n	8000b8a <joystick_get_event+0x5a>
 8000b80:	883b      	ldrh	r3, [r7, #0]
 8000b82:	2b00      	cmp	r3, #0
 8000b84:	d101      	bne.n	8000b8a <joystick_get_event+0x5a>
        return JOY_EVT_UP;
 8000b86:	2303      	movs	r3, #3
 8000b88:	e008      	b.n	8000b9c <joystick_get_event+0x6c>

    if (val_y == 2 && !center_y)
 8000b8a:	887b      	ldrh	r3, [r7, #2]
 8000b8c:	2b02      	cmp	r3, #2
 8000b8e:	d104      	bne.n	8000b9a <joystick_get_event+0x6a>
 8000b90:	883b      	ldrh	r3, [r7, #0]
 8000b92:	2b00      	cmp	r3, #0
 8000b94:	d101      	bne.n	8000b9a <joystick_get_event+0x6a>
        return JOY_EVT_DOWN;
 8000b96:	2304      	movs	r3, #4
 8000b98:	e000      	b.n	8000b9c <joystick_get_event+0x6c>

    return JOY_EVT_NONE;
 8000b9a:	2300      	movs	r3, #0
}
 8000b9c:	4618      	mov	r0, r3
 8000b9e:	3708      	adds	r7, #8
 8000ba0:	46bd      	mov	sp, r7
 8000ba2:	bc90      	pop	{r4, r7}
 8000ba4:	4770      	bx	lr
	...

08000ba8 <joy_event_to_str>:


const char* joy_event_to_str(joy_event evt)
{
 8000ba8:	b480      	push	{r7}
 8000baa:	b083      	sub	sp, #12
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	4603      	mov	r3, r0
 8000bb0:	71fb      	strb	r3, [r7, #7]
    switch (evt)
 8000bb2:	79fb      	ldrb	r3, [r7, #7]
 8000bb4:	3b01      	subs	r3, #1
 8000bb6:	2b03      	cmp	r3, #3
 8000bb8:	d812      	bhi.n	8000be0 <joy_event_to_str+0x38>
 8000bba:	a201      	add	r2, pc, #4	@ (adr r2, 8000bc0 <joy_event_to_str+0x18>)
 8000bbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000bc0:	08000bd1 	.word	0x08000bd1
 8000bc4:	08000bd5 	.word	0x08000bd5
 8000bc8:	08000bd9 	.word	0x08000bd9
 8000bcc:	08000bdd 	.word	0x08000bdd
    {
        case JOY_EVT_LEFT:  return "LEFT";
 8000bd0:	4b07      	ldr	r3, [pc, #28]	@ (8000bf0 <joy_event_to_str+0x48>)
 8000bd2:	e006      	b.n	8000be2 <joy_event_to_str+0x3a>
        case JOY_EVT_RIGHT: return "RIGHT";
 8000bd4:	4b07      	ldr	r3, [pc, #28]	@ (8000bf4 <joy_event_to_str+0x4c>)
 8000bd6:	e004      	b.n	8000be2 <joy_event_to_str+0x3a>
        case JOY_EVT_UP:    return "UP";
 8000bd8:	4b07      	ldr	r3, [pc, #28]	@ (8000bf8 <joy_event_to_str+0x50>)
 8000bda:	e002      	b.n	8000be2 <joy_event_to_str+0x3a>
        case JOY_EVT_DOWN:  return "DOWN";
 8000bdc:	4b07      	ldr	r3, [pc, #28]	@ (8000bfc <joy_event_to_str+0x54>)
 8000bde:	e000      	b.n	8000be2 <joy_event_to_str+0x3a>
        default:            return "NONE";
 8000be0:	4b07      	ldr	r3, [pc, #28]	@ (8000c00 <joy_event_to_str+0x58>)
    }
}
 8000be2:	4618      	mov	r0, r3
 8000be4:	370c      	adds	r7, #12
 8000be6:	46bd      	mov	sp, r7
 8000be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bec:	4770      	bx	lr
 8000bee:	bf00      	nop
 8000bf0:	08009058 	.word	0x08009058
 8000bf4:	08009060 	.word	0x08009060
 8000bf8:	08009068 	.word	0x08009068
 8000bfc:	0800906c 	.word	0x0800906c
 8000c00:	08009074 	.word	0x08009074

08000c04 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	b084      	sub	sp, #16
 8000c08:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c0a:	f001 fb49 	bl	80022a0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c0e:	f000 f8b1 	bl	8000d74 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c12:	f7ff fde7 	bl	80007e4 <MX_GPIO_Init>
  MX_TIM3_Init();
 8000c16:	f000 ffd7 	bl	8001bc8 <MX_TIM3_Init>
  MX_USART2_UART_Init();
 8000c1a:	f001 fa8b 	bl	8002134 <MX_USART2_UART_Init>
  MX_TIM16_Init();
 8000c1e:	f001 f861 	bl	8001ce4 <MX_TIM16_Init>
  MX_ADC1_Init();
 8000c22:	f7ff fcbb 	bl	800059c <MX_ADC1_Init>
  MX_I2C1_Init();
 8000c26:	f7ff fe5b 	bl	80008e0 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8000c2a:	2100      	movs	r1, #0
 8000c2c:	4842      	ldr	r0, [pc, #264]	@ (8000d38 <main+0x134>)
 8000c2e:	f005 fb11 	bl	8006254 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8000c32:	2104      	movs	r1, #4
 8000c34:	4840      	ldr	r0, [pc, #256]	@ (8000d38 <main+0x134>)
 8000c36:	f005 fb0d 	bl	8006254 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 8000c3a:	2108      	movs	r1, #8
 8000c3c:	483e      	ldr	r0, [pc, #248]	@ (8000d38 <main+0x134>)
 8000c3e:	f005 fb09 	bl	8006254 <HAL_TIM_PWM_Start>

  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 000);
 8000c42:	4b3d      	ldr	r3, [pc, #244]	@ (8000d38 <main+0x134>)
 8000c44:	681b      	ldr	r3, [r3, #0]
 8000c46:	2200      	movs	r2, #0
 8000c48:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 000);
 8000c4a:	4b3b      	ldr	r3, [pc, #236]	@ (8000d38 <main+0x134>)
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	2200      	movs	r2, #0
 8000c50:	639a      	str	r2, [r3, #56]	@ 0x38
  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, 000);
 8000c52:	4b39      	ldr	r3, [pc, #228]	@ (8000d38 <main+0x134>)
 8000c54:	681b      	ldr	r3, [r3, #0]
 8000c56:	2200      	movs	r2, #0
 8000c58:	63da      	str	r2, [r3, #60]	@ 0x3c

  ssd1306_Init();
 8000c5a:	f000 fbdb 	bl	8001414 <ssd1306_Init>
  ssd1306_Fill(Black);
 8000c5e:	2000      	movs	r0, #0
 8000c60:	f000 fc42 	bl	80014e8 <ssd1306_Fill>
  ssd1306_SetCursor(0, 0);
 8000c64:	2100      	movs	r1, #0
 8000c66:	2000      	movs	r0, #0
 8000c68:	f000 fd8a 	bl	8001780 <ssd1306_SetCursor>
  ssd1306_WriteString("Hello STM32", Font_6x8, White);
 8000c6c:	4b33      	ldr	r3, [pc, #204]	@ (8000d3c <main+0x138>)
 8000c6e:	2201      	movs	r2, #1
 8000c70:	9200      	str	r2, [sp, #0]
 8000c72:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000c74:	4832      	ldr	r0, [pc, #200]	@ (8000d40 <main+0x13c>)
 8000c76:	f000 fd5d 	bl	8001734 <ssd1306_WriteString>
  ssd1306_UpdateScreen();
 8000c7a:	f000 fc4d 	bl	8001518 <ssd1306_UpdateScreen>
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  /*---Joy reading---*/
	  joystick_read_raw(&joy_raw);
 8000c7e:	4831      	ldr	r0, [pc, #196]	@ (8000d44 <main+0x140>)
 8000c80:	f7ff feec 	bl	8000a5c <joystick_read_raw>

	  joystick_apply_deadzone(
	      joy_raw.x, joy_center.x,
 8000c84:	4b2f      	ldr	r3, [pc, #188]	@ (8000d44 <main+0x140>)
 8000c86:	881b      	ldrh	r3, [r3, #0]
	  joystick_apply_deadzone(
 8000c88:	4618      	mov	r0, r3
	      joy_raw.x, joy_center.x,
 8000c8a:	4b2f      	ldr	r3, [pc, #188]	@ (8000d48 <main+0x144>)
 8000c8c:	881b      	ldrh	r3, [r3, #0]
	  joystick_apply_deadzone(
 8000c8e:	4619      	mov	r1, r3
 8000c90:	4b2e      	ldr	r3, [pc, #184]	@ (8000d4c <main+0x148>)
 8000c92:	4a2f      	ldr	r2, [pc, #188]	@ (8000d50 <main+0x14c>)
 8000c94:	f7ff ff18 	bl	8000ac8 <joystick_apply_deadzone>
	      &axis_value_x.axis_val,
	      &axis_value_x.center_position);

	  joystick_apply_deadzone(
	      joy_raw.y, joy_center.y,
 8000c98:	4b2a      	ldr	r3, [pc, #168]	@ (8000d44 <main+0x140>)
 8000c9a:	885b      	ldrh	r3, [r3, #2]
	  joystick_apply_deadzone(
 8000c9c:	4618      	mov	r0, r3
	      joy_raw.y, joy_center.y,
 8000c9e:	4b2a      	ldr	r3, [pc, #168]	@ (8000d48 <main+0x144>)
 8000ca0:	885b      	ldrh	r3, [r3, #2]
	  joystick_apply_deadzone(
 8000ca2:	4619      	mov	r1, r3
 8000ca4:	4b2b      	ldr	r3, [pc, #172]	@ (8000d54 <main+0x150>)
 8000ca6:	4a2c      	ldr	r2, [pc, #176]	@ (8000d58 <main+0x154>)
 8000ca8:	f7ff ff0e 	bl	8000ac8 <joystick_apply_deadzone>
	      &axis_value_y.axis_val,
	      &axis_value_y.center_position);

	  joy_event evt = joystick_get_event(
	      axis_value_x.axis_val,
 8000cac:	4b28      	ldr	r3, [pc, #160]	@ (8000d50 <main+0x14c>)
 8000cae:	881b      	ldrh	r3, [r3, #0]
	  joy_event evt = joystick_get_event(
 8000cb0:	4618      	mov	r0, r3
	      axis_value_x.center_position,
 8000cb2:	4b27      	ldr	r3, [pc, #156]	@ (8000d50 <main+0x14c>)
 8000cb4:	885b      	ldrh	r3, [r3, #2]
	  joy_event evt = joystick_get_event(
 8000cb6:	4619      	mov	r1, r3
	      axis_value_y.axis_val,
 8000cb8:	4b27      	ldr	r3, [pc, #156]	@ (8000d58 <main+0x154>)
 8000cba:	881b      	ldrh	r3, [r3, #0]
	  joy_event evt = joystick_get_event(
 8000cbc:	461a      	mov	r2, r3
	      axis_value_y.center_position);
 8000cbe:	4b26      	ldr	r3, [pc, #152]	@ (8000d58 <main+0x154>)
 8000cc0:	885b      	ldrh	r3, [r3, #2]
	  joy_event evt = joystick_get_event(
 8000cc2:	f7ff ff35 	bl	8000b30 <joystick_get_event>
 8000cc6:	4603      	mov	r3, r0
 8000cc8:	71fb      	strb	r3, [r7, #7]
	  /*---end---*/

	  now = HAL_GetTick();
 8000cca:	f001 fb59 	bl	8002380 <HAL_GetTick>
 8000cce:	4603      	mov	r3, r0
 8000cd0:	4a22      	ldr	r2, [pc, #136]	@ (8000d5c <main+0x158>)
 8000cd2:	6013      	str	r3, [r2, #0]

	  //RGB handle
	  ui_rgb_process_joystick(&ui_color, evt, now, current_menu_page);
 8000cd4:	79f9      	ldrb	r1, [r7, #7]
 8000cd6:	4b21      	ldr	r3, [pc, #132]	@ (8000d5c <main+0x158>)
 8000cd8:	681a      	ldr	r2, [r3, #0]
 8000cda:	4b21      	ldr	r3, [pc, #132]	@ (8000d60 <main+0x15c>)
 8000cdc:	781b      	ldrb	r3, [r3, #0]
 8000cde:	b2db      	uxtb	r3, r3
 8000ce0:	4820      	ldr	r0, [pc, #128]	@ (8000d64 <main+0x160>)
 8000ce2:	f001 f8ad 	bl	8001e40 <ui_rgb_process_joystick>
	  rgb_apply_ui_color(&ui_color,current_menu_page);
 8000ce6:	4b1e      	ldr	r3, [pc, #120]	@ (8000d60 <main+0x15c>)
 8000ce8:	781b      	ldrb	r3, [r3, #0]
 8000cea:	b2db      	uxtb	r3, r3
 8000cec:	4619      	mov	r1, r3
 8000cee:	481d      	ldr	r0, [pc, #116]	@ (8000d64 <main+0x160>)
 8000cf0:	f7ff fd4a 	bl	8000788 <rgb_apply_ui_color>

	  //snake handle
	  snake_game_state(&head_position, evt, current_menu_page, &actual_snake_game_state);
 8000cf4:	79f9      	ldrb	r1, [r7, #7]
 8000cf6:	4b1a      	ldr	r3, [pc, #104]	@ (8000d60 <main+0x15c>)
 8000cf8:	781b      	ldrb	r3, [r3, #0]
 8000cfa:	b2db      	uxtb	r3, r3
 8000cfc:	461a      	mov	r2, r3
 8000cfe:	4b1a      	ldr	r3, [pc, #104]	@ (8000d68 <main+0x164>)
 8000d00:	481a      	ldr	r0, [pc, #104]	@ (8000d6c <main+0x168>)
 8000d02:	f000 fa4b 	bl	800119c <snake_game_state>


	  /*---UI handle---*/
	  static uint32_t last_oled = 0;
	  if (HAL_GetTick() - last_oled >= 50)   // 20 FPS
 8000d06:	f001 fb3b 	bl	8002380 <HAL_GetTick>
 8000d0a:	4602      	mov	r2, r0
 8000d0c:	4b18      	ldr	r3, [pc, #96]	@ (8000d70 <main+0x16c>)
 8000d0e:	681b      	ldr	r3, [r3, #0]
 8000d10:	1ad3      	subs	r3, r2, r3
 8000d12:	2b31      	cmp	r3, #49	@ 0x31
 8000d14:	d9b3      	bls.n	8000c7e <main+0x7a>
	  {
		  last_oled = HAL_GetTick();
 8000d16:	f001 fb33 	bl	8002380 <HAL_GetTick>
 8000d1a:	4603      	mov	r3, r0
 8000d1c:	4a14      	ldr	r2, [pc, #80]	@ (8000d70 <main+0x16c>)
 8000d1e:	6013      	str	r3, [r2, #0]
	  ssd1306_UpdateScreen();
 8000d20:	f000 fbfa 	bl	8001518 <ssd1306_UpdateScreen>
	  chose_screen(current_menu_page, evt);
 8000d24:	4b0e      	ldr	r3, [pc, #56]	@ (8000d60 <main+0x15c>)
 8000d26:	781b      	ldrb	r3, [r3, #0]
 8000d28:	b2db      	uxtb	r3, r3
 8000d2a:	461a      	mov	r2, r3
 8000d2c:	79fb      	ldrb	r3, [r7, #7]
 8000d2e:	4619      	mov	r1, r3
 8000d30:	4610      	mov	r0, r2
 8000d32:	f001 f9b9 	bl	80020a8 <chose_screen>
  {
 8000d36:	e7a2      	b.n	8000c7e <main+0x7a>
 8000d38:	20000584 	.word	0x20000584
 8000d3c:	080096c8 	.word	0x080096c8
 8000d40:	0800907c 	.word	0x0800907c
 8000d44:	20000158 	.word	0x20000158
 8000d48:	20000000 	.word	0x20000000
 8000d4c:	2000015e 	.word	0x2000015e
 8000d50:	2000015c 	.word	0x2000015c
 8000d54:	20000162 	.word	0x20000162
 8000d58:	20000160 	.word	0x20000160
 8000d5c:	20000154 	.word	0x20000154
 8000d60:	20000150 	.word	0x20000150
 8000d64:	20000004 	.word	0x20000004
 8000d68:	20000166 	.word	0x20000166
 8000d6c:	20000164 	.word	0x20000164
 8000d70:	20000168 	.word	0x20000168

08000d74 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b096      	sub	sp, #88	@ 0x58
 8000d78:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d7a:	f107 0314 	add.w	r3, r7, #20
 8000d7e:	2244      	movs	r2, #68	@ 0x44
 8000d80:	2100      	movs	r1, #0
 8000d82:	4618      	mov	r0, r3
 8000d84:	f007 f90d 	bl	8007fa2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d88:	463b      	mov	r3, r7
 8000d8a:	2200      	movs	r2, #0
 8000d8c:	601a      	str	r2, [r3, #0]
 8000d8e:	605a      	str	r2, [r3, #4]
 8000d90:	609a      	str	r2, [r3, #8]
 8000d92:	60da      	str	r2, [r3, #12]
 8000d94:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000d96:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000d9a:	f003 fe91 	bl	8004ac0 <HAL_PWREx_ControlVoltageScaling>
 8000d9e:	4603      	mov	r3, r0
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d001      	beq.n	8000da8 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000da4:	f000 f85e 	bl	8000e64 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000da8:	2302      	movs	r3, #2
 8000daa:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000dac:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000db0:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000db2:	2310      	movs	r3, #16
 8000db4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000db6:	2302      	movs	r3, #2
 8000db8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000dba:	2302      	movs	r3, #2
 8000dbc:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000dbe:	2301      	movs	r3, #1
 8000dc0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000dc2:	230a      	movs	r3, #10
 8000dc4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000dc6:	2307      	movs	r3, #7
 8000dc8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000dca:	2302      	movs	r3, #2
 8000dcc:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000dce:	2302      	movs	r3, #2
 8000dd0:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000dd2:	f107 0314 	add.w	r3, r7, #20
 8000dd6:	4618      	mov	r0, r3
 8000dd8:	f003 fec8 	bl	8004b6c <HAL_RCC_OscConfig>
 8000ddc:	4603      	mov	r3, r0
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d001      	beq.n	8000de6 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000de2:	f000 f83f 	bl	8000e64 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000de6:	230f      	movs	r3, #15
 8000de8:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000dea:	2303      	movs	r3, #3
 8000dec:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000dee:	2300      	movs	r3, #0
 8000df0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000df2:	2300      	movs	r3, #0
 8000df4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000df6:	2300      	movs	r3, #0
 8000df8:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000dfa:	463b      	mov	r3, r7
 8000dfc:	2104      	movs	r1, #4
 8000dfe:	4618      	mov	r0, r3
 8000e00:	f004 fa90 	bl	8005324 <HAL_RCC_ClockConfig>
 8000e04:	4603      	mov	r3, r0
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d001      	beq.n	8000e0e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000e0a:	f000 f82b 	bl	8000e64 <Error_Handler>
  }
}
 8000e0e:	bf00      	nop
 8000e10:	3758      	adds	r7, #88	@ 0x58
 8000e12:	46bd      	mov	sp, r7
 8000e14:	bd80      	pop	{r7, pc}
	...

08000e18 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	b082      	sub	sp, #8
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	4603      	mov	r3, r0
 8000e20:	80fb      	strh	r3, [r7, #6]
	static uint32_t last_time = 0;

	if (HAL_GetTick() - last_time > 200)
 8000e22:	f001 faad 	bl	8002380 <HAL_GetTick>
 8000e26:	4602      	mov	r2, r0
 8000e28:	4b0b      	ldr	r3, [pc, #44]	@ (8000e58 <HAL_GPIO_EXTI_Callback+0x40>)
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	1ad3      	subs	r3, r2, r3
 8000e2e:	2bc8      	cmp	r3, #200	@ 0xc8
 8000e30:	d90e      	bls.n	8000e50 <HAL_GPIO_EXTI_Callback+0x38>
	{
	    // prawdziwe nacinicie

	if (GPIO_Pin == GPIO_PIN_9)
 8000e32:	88fb      	ldrh	r3, [r7, #6]
 8000e34:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000e38:	d105      	bne.n	8000e46 <HAL_GPIO_EXTI_Callback+0x2e>
			{
			current_page(&current_menu_page);
 8000e3a:	4808      	ldr	r0, [pc, #32]	@ (8000e5c <HAL_GPIO_EXTI_Callback+0x44>)
 8000e3c:	f001 f91c 	bl	8002078 <current_page>
			actual_snake_game_state = GAME_WAIT_START;
 8000e40:	4b07      	ldr	r3, [pc, #28]	@ (8000e60 <HAL_GPIO_EXTI_Callback+0x48>)
 8000e42:	2200      	movs	r2, #0
 8000e44:	701a      	strb	r2, [r3, #0]
			}
    last_time = HAL_GetTick();
 8000e46:	f001 fa9b 	bl	8002380 <HAL_GetTick>
 8000e4a:	4603      	mov	r3, r0
 8000e4c:	4a02      	ldr	r2, [pc, #8]	@ (8000e58 <HAL_GPIO_EXTI_Callback+0x40>)
 8000e4e:	6013      	str	r3, [r2, #0]
	}
}
 8000e50:	bf00      	nop
 8000e52:	3708      	adds	r7, #8
 8000e54:	46bd      	mov	sp, r7
 8000e56:	bd80      	pop	{r7, pc}
 8000e58:	2000016c 	.word	0x2000016c
 8000e5c:	20000150 	.word	0x20000150
 8000e60:	20000166 	.word	0x20000166

08000e64 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e64:	b480      	push	{r7}
 8000e66:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e68:	b672      	cpsid	i
}
 8000e6a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e6c:	bf00      	nop
 8000e6e:	e7fd      	b.n	8000e6c <Error_Handler+0x8>

08000e70 <oled_clear>:
    ssd1306_Fill(Black);
    ssd1306_UpdateScreen();
}

void oled_clear(void)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	af00      	add	r7, sp, #0
    ssd1306_Fill(Black);
 8000e74:	2000      	movs	r0, #0
 8000e76:	f000 fb37 	bl	80014e8 <ssd1306_Fill>
}
 8000e7a:	bf00      	nop
 8000e7c:	bd80      	pop	{r7, pc}
	...

08000e80 <oled_draw_raw>:

void oled_draw_raw(uint16_t x, uint16_t y)
{
 8000e80:	b580      	push	{r7, lr}
 8000e82:	b08c      	sub	sp, #48	@ 0x30
 8000e84:	af02      	add	r7, sp, #8
 8000e86:	4603      	mov	r3, r0
 8000e88:	460a      	mov	r2, r1
 8000e8a:	80fb      	strh	r3, [r7, #6]
 8000e8c:	4613      	mov	r3, r2
 8000e8e:	80bb      	strh	r3, [r7, #4]
    char buf[32];

    ssd1306_SetCursor(0, 0);
 8000e90:	2100      	movs	r1, #0
 8000e92:	2000      	movs	r0, #0
 8000e94:	f000 fc74 	bl	8001780 <ssd1306_SetCursor>
    snprintf(buf, sizeof(buf),
 8000e98:	88fa      	ldrh	r2, [r7, #6]
 8000e9a:	88bb      	ldrh	r3, [r7, #4]
 8000e9c:	f107 0008 	add.w	r0, r7, #8
 8000ea0:	9300      	str	r3, [sp, #0]
 8000ea2:	4613      	mov	r3, r2
 8000ea4:	4a07      	ldr	r2, [pc, #28]	@ (8000ec4 <oled_draw_raw+0x44>)
 8000ea6:	2120      	movs	r1, #32
 8000ea8:	f007 f802 	bl	8007eb0 <sniprintf>
             "RAW X:%4u Y:%4u",
             x, y);
    ssd1306_WriteString(buf, Font_6x8, White);
 8000eac:	4b06      	ldr	r3, [pc, #24]	@ (8000ec8 <oled_draw_raw+0x48>)
 8000eae:	f107 0008 	add.w	r0, r7, #8
 8000eb2:	2201      	movs	r2, #1
 8000eb4:	9200      	str	r2, [sp, #0]
 8000eb6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000eb8:	f000 fc3c 	bl	8001734 <ssd1306_WriteString>
}
 8000ebc:	bf00      	nop
 8000ebe:	3728      	adds	r7, #40	@ 0x28
 8000ec0:	46bd      	mov	sp, r7
 8000ec2:	bd80      	pop	{r7, pc}
 8000ec4:	08009088 	.word	0x08009088
 8000ec8:	080096c8 	.word	0x080096c8

08000ecc <oled_draw_axis>:

void oled_draw_axis(uint8_t x, uint8_t y)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b08c      	sub	sp, #48	@ 0x30
 8000ed0:	af02      	add	r7, sp, #8
 8000ed2:	4603      	mov	r3, r0
 8000ed4:	460a      	mov	r2, r1
 8000ed6:	71fb      	strb	r3, [r7, #7]
 8000ed8:	4613      	mov	r3, r2
 8000eda:	71bb      	strb	r3, [r7, #6]
    char buf[32];

    ssd1306_SetCursor(0, 8);
 8000edc:	2108      	movs	r1, #8
 8000ede:	2000      	movs	r0, #0
 8000ee0:	f000 fc4e 	bl	8001780 <ssd1306_SetCursor>
    snprintf(buf, sizeof(buf),
 8000ee4:	79fa      	ldrb	r2, [r7, #7]
 8000ee6:	79bb      	ldrb	r3, [r7, #6]
 8000ee8:	f107 0008 	add.w	r0, r7, #8
 8000eec:	9300      	str	r3, [sp, #0]
 8000eee:	4613      	mov	r3, r2
 8000ef0:	4a07      	ldr	r2, [pc, #28]	@ (8000f10 <oled_draw_axis+0x44>)
 8000ef2:	2120      	movs	r1, #32
 8000ef4:	f006 ffdc 	bl	8007eb0 <sniprintf>
             "AXIS X:%u Y:%u",
             x, y);
    ssd1306_WriteString(buf, Font_6x8, White);
 8000ef8:	4b06      	ldr	r3, [pc, #24]	@ (8000f14 <oled_draw_axis+0x48>)
 8000efa:	f107 0008 	add.w	r0, r7, #8
 8000efe:	2201      	movs	r2, #1
 8000f00:	9200      	str	r2, [sp, #0]
 8000f02:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000f04:	f000 fc16 	bl	8001734 <ssd1306_WriteString>
}
 8000f08:	bf00      	nop
 8000f0a:	3728      	adds	r7, #40	@ 0x28
 8000f0c:	46bd      	mov	sp, r7
 8000f0e:	bd80      	pop	{r7, pc}
 8000f10:	08009098 	.word	0x08009098
 8000f14:	080096c8 	.word	0x080096c8

08000f18 <oled_draw_event>:

void oled_draw_event(joy_event evt)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b084      	sub	sp, #16
 8000f1c:	af02      	add	r7, sp, #8
 8000f1e:	4603      	mov	r3, r0
 8000f20:	71fb      	strb	r3, [r7, #7]
    ssd1306_SetCursor(0, 16);
 8000f22:	2110      	movs	r1, #16
 8000f24:	2000      	movs	r0, #0
 8000f26:	f000 fc2b 	bl	8001780 <ssd1306_SetCursor>
    ssd1306_WriteString(
        joy_event_to_str(evt),
 8000f2a:	79fb      	ldrb	r3, [r7, #7]
 8000f2c:	4618      	mov	r0, r3
 8000f2e:	f7ff fe3b 	bl	8000ba8 <joy_event_to_str>
 8000f32:	4603      	mov	r3, r0
    ssd1306_WriteString(
 8000f34:	4618      	mov	r0, r3
 8000f36:	4b05      	ldr	r3, [pc, #20]	@ (8000f4c <oled_draw_event+0x34>)
 8000f38:	2201      	movs	r2, #1
 8000f3a:	9200      	str	r2, [sp, #0]
 8000f3c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000f3e:	f000 fbf9 	bl	8001734 <ssd1306_WriteString>
        Font_6x8,
        White);

   // ssd1306_UpdateScreen();
}
 8000f42:	bf00      	nop
 8000f44:	3708      	adds	r7, #8
 8000f46:	46bd      	mov	sp, r7
 8000f48:	bd80      	pop	{r7, pc}
 8000f4a:	bf00      	nop
 8000f4c:	080096c8 	.word	0x080096c8

08000f50 <oled_draw_color_menu>:




void oled_draw_color_menu(const ui_color_state_t *ui)
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b088      	sub	sp, #32
 8000f54:	af02      	add	r7, sp, #8
 8000f56:	6078      	str	r0, [r7, #4]
    char buf[16];

    /* --- R --- */
    ssd1306_SetCursor(0, 24);
 8000f58:	2118      	movs	r1, #24
 8000f5a:	2000      	movs	r0, #0
 8000f5c:	f000 fc10 	bl	8001780 <ssd1306_SetCursor>
    ssd1306_WriteString("R", Font_6x8, White);
 8000f60:	4b46      	ldr	r3, [pc, #280]	@ (800107c <oled_draw_color_menu+0x12c>)
 8000f62:	2201      	movs	r2, #1
 8000f64:	9200      	str	r2, [sp, #0]
 8000f66:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000f68:	4845      	ldr	r0, [pc, #276]	@ (8001080 <oled_draw_color_menu+0x130>)
 8000f6a:	f000 fbe3 	bl	8001734 <ssd1306_WriteString>

    ssd1306_SetCursor(100, 24);
 8000f6e:	2118      	movs	r1, #24
 8000f70:	2064      	movs	r0, #100	@ 0x64
 8000f72:	f000 fc05 	bl	8001780 <ssd1306_SetCursor>
    snprintf(buf, sizeof(buf), "%3u%%", ui->r);
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	785b      	ldrb	r3, [r3, #1]
 8000f7a:	f107 0008 	add.w	r0, r7, #8
 8000f7e:	4a41      	ldr	r2, [pc, #260]	@ (8001084 <oled_draw_color_menu+0x134>)
 8000f80:	2110      	movs	r1, #16
 8000f82:	f006 ff95 	bl	8007eb0 <sniprintf>
    ssd1306_WriteString(buf, Font_6x8, White);
 8000f86:	4b3d      	ldr	r3, [pc, #244]	@ (800107c <oled_draw_color_menu+0x12c>)
 8000f88:	f107 0008 	add.w	r0, r7, #8
 8000f8c:	2201      	movs	r2, #1
 8000f8e:	9200      	str	r2, [sp, #0]
 8000f90:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000f92:	f000 fbcf 	bl	8001734 <ssd1306_WriteString>

    /* --- G --- */
    ssd1306_SetCursor(0, 32);
 8000f96:	2120      	movs	r1, #32
 8000f98:	2000      	movs	r0, #0
 8000f9a:	f000 fbf1 	bl	8001780 <ssd1306_SetCursor>
    ssd1306_WriteString("G", Font_6x8, White);
 8000f9e:	4b37      	ldr	r3, [pc, #220]	@ (800107c <oled_draw_color_menu+0x12c>)
 8000fa0:	2201      	movs	r2, #1
 8000fa2:	9200      	str	r2, [sp, #0]
 8000fa4:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000fa6:	4838      	ldr	r0, [pc, #224]	@ (8001088 <oled_draw_color_menu+0x138>)
 8000fa8:	f000 fbc4 	bl	8001734 <ssd1306_WriteString>

    ssd1306_SetCursor(100, 32);
 8000fac:	2120      	movs	r1, #32
 8000fae:	2064      	movs	r0, #100	@ 0x64
 8000fb0:	f000 fbe6 	bl	8001780 <ssd1306_SetCursor>
    snprintf(buf, sizeof(buf), "%3u%%", ui->g);
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	789b      	ldrb	r3, [r3, #2]
 8000fb8:	f107 0008 	add.w	r0, r7, #8
 8000fbc:	4a31      	ldr	r2, [pc, #196]	@ (8001084 <oled_draw_color_menu+0x134>)
 8000fbe:	2110      	movs	r1, #16
 8000fc0:	f006 ff76 	bl	8007eb0 <sniprintf>
    ssd1306_WriteString(buf, Font_6x8, White);
 8000fc4:	4b2d      	ldr	r3, [pc, #180]	@ (800107c <oled_draw_color_menu+0x12c>)
 8000fc6:	f107 0008 	add.w	r0, r7, #8
 8000fca:	2201      	movs	r2, #1
 8000fcc:	9200      	str	r2, [sp, #0]
 8000fce:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000fd0:	f000 fbb0 	bl	8001734 <ssd1306_WriteString>

    /* --- B --- */
    ssd1306_SetCursor(0, 40);
 8000fd4:	2128      	movs	r1, #40	@ 0x28
 8000fd6:	2000      	movs	r0, #0
 8000fd8:	f000 fbd2 	bl	8001780 <ssd1306_SetCursor>
    ssd1306_WriteString("B", Font_6x8, White);
 8000fdc:	4b27      	ldr	r3, [pc, #156]	@ (800107c <oled_draw_color_menu+0x12c>)
 8000fde:	2201      	movs	r2, #1
 8000fe0:	9200      	str	r2, [sp, #0]
 8000fe2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000fe4:	4829      	ldr	r0, [pc, #164]	@ (800108c <oled_draw_color_menu+0x13c>)
 8000fe6:	f000 fba5 	bl	8001734 <ssd1306_WriteString>

    ssd1306_SetCursor(100, 40);
 8000fea:	2128      	movs	r1, #40	@ 0x28
 8000fec:	2064      	movs	r0, #100	@ 0x64
 8000fee:	f000 fbc7 	bl	8001780 <ssd1306_SetCursor>
    snprintf(buf, sizeof(buf), "%3u%%", ui->b);
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	78db      	ldrb	r3, [r3, #3]
 8000ff6:	f107 0008 	add.w	r0, r7, #8
 8000ffa:	4a22      	ldr	r2, [pc, #136]	@ (8001084 <oled_draw_color_menu+0x134>)
 8000ffc:	2110      	movs	r1, #16
 8000ffe:	f006 ff57 	bl	8007eb0 <sniprintf>
    ssd1306_WriteString(buf, Font_6x8, White);
 8001002:	4b1e      	ldr	r3, [pc, #120]	@ (800107c <oled_draw_color_menu+0x12c>)
 8001004:	f107 0008 	add.w	r0, r7, #8
 8001008:	2201      	movs	r2, #1
 800100a:	9200      	str	r2, [sp, #0]
 800100c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800100e:	f000 fb91 	bl	8001734 <ssd1306_WriteString>

    /* --- Aktywny kolor --- */
    switch (ui->selected)
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	781b      	ldrb	r3, [r3, #0]
 8001016:	2b03      	cmp	r3, #3
 8001018:	d01e      	beq.n	8001058 <oled_draw_color_menu+0x108>
 800101a:	2b03      	cmp	r3, #3
 800101c:	dc28      	bgt.n	8001070 <oled_draw_color_menu+0x120>
 800101e:	2b01      	cmp	r3, #1
 8001020:	d002      	beq.n	8001028 <oled_draw_color_menu+0xd8>
 8001022:	2b02      	cmp	r3, #2
 8001024:	d00c      	beq.n	8001040 <oled_draw_color_menu+0xf0>
            ssd1306_SetCursor(48, 40);
            ssd1306_WriteString("BLUE", Font_6x8, White);
            break;

        default:
            break;
 8001026:	e023      	b.n	8001070 <oled_draw_color_menu+0x120>
            ssd1306_SetCursor(48, 24);
 8001028:	2118      	movs	r1, #24
 800102a:	2030      	movs	r0, #48	@ 0x30
 800102c:	f000 fba8 	bl	8001780 <ssd1306_SetCursor>
            ssd1306_WriteString("RED", Font_6x8, White);
 8001030:	4b12      	ldr	r3, [pc, #72]	@ (800107c <oled_draw_color_menu+0x12c>)
 8001032:	2201      	movs	r2, #1
 8001034:	9200      	str	r2, [sp, #0]
 8001036:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001038:	4815      	ldr	r0, [pc, #84]	@ (8001090 <oled_draw_color_menu+0x140>)
 800103a:	f000 fb7b 	bl	8001734 <ssd1306_WriteString>
            break;
 800103e:	e018      	b.n	8001072 <oled_draw_color_menu+0x122>
            ssd1306_SetCursor(48, 32);
 8001040:	2120      	movs	r1, #32
 8001042:	2030      	movs	r0, #48	@ 0x30
 8001044:	f000 fb9c 	bl	8001780 <ssd1306_SetCursor>
            ssd1306_WriteString("GREEN", Font_6x8, White);
 8001048:	4b0c      	ldr	r3, [pc, #48]	@ (800107c <oled_draw_color_menu+0x12c>)
 800104a:	2201      	movs	r2, #1
 800104c:	9200      	str	r2, [sp, #0]
 800104e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001050:	4810      	ldr	r0, [pc, #64]	@ (8001094 <oled_draw_color_menu+0x144>)
 8001052:	f000 fb6f 	bl	8001734 <ssd1306_WriteString>
            break;
 8001056:	e00c      	b.n	8001072 <oled_draw_color_menu+0x122>
            ssd1306_SetCursor(48, 40);
 8001058:	2128      	movs	r1, #40	@ 0x28
 800105a:	2030      	movs	r0, #48	@ 0x30
 800105c:	f000 fb90 	bl	8001780 <ssd1306_SetCursor>
            ssd1306_WriteString("BLUE", Font_6x8, White);
 8001060:	4b06      	ldr	r3, [pc, #24]	@ (800107c <oled_draw_color_menu+0x12c>)
 8001062:	2201      	movs	r2, #1
 8001064:	9200      	str	r2, [sp, #0]
 8001066:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001068:	480b      	ldr	r0, [pc, #44]	@ (8001098 <oled_draw_color_menu+0x148>)
 800106a:	f000 fb63 	bl	8001734 <ssd1306_WriteString>
            break;
 800106e:	e000      	b.n	8001072 <oled_draw_color_menu+0x122>
            break;
 8001070:	bf00      	nop
    }
}
 8001072:	bf00      	nop
 8001074:	3718      	adds	r7, #24
 8001076:	46bd      	mov	sp, r7
 8001078:	bd80      	pop	{r7, pc}
 800107a:	bf00      	nop
 800107c:	080096c8 	.word	0x080096c8
 8001080:	080090a8 	.word	0x080090a8
 8001084:	080090ac 	.word	0x080090ac
 8001088:	080090b4 	.word	0x080090b4
 800108c:	080090b8 	.word	0x080090b8
 8001090:	080090bc 	.word	0x080090bc
 8001094:	080090c0 	.word	0x080090c0
 8001098:	080090c8 	.word	0x080090c8

0800109c <oled_draw_welcome_menu>:

void oled_draw_welcome_menu(void)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	b082      	sub	sp, #8
 80010a0:	af02      	add	r7, sp, #8
    ssd1306_SetCursor(0, 0);
 80010a2:	2100      	movs	r1, #0
 80010a4:	2000      	movs	r0, #0
 80010a6:	f000 fb6b 	bl	8001780 <ssd1306_SetCursor>
    ssd1306_WriteString("WELCOME", Font_6x8, White);
 80010aa:	4b05      	ldr	r3, [pc, #20]	@ (80010c0 <oled_draw_welcome_menu+0x24>)
 80010ac:	2201      	movs	r2, #1
 80010ae:	9200      	str	r2, [sp, #0]
 80010b0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80010b2:	4804      	ldr	r0, [pc, #16]	@ (80010c4 <oled_draw_welcome_menu+0x28>)
 80010b4:	f000 fb3e 	bl	8001734 <ssd1306_WriteString>
}
 80010b8:	bf00      	nop
 80010ba:	46bd      	mov	sp, r7
 80010bc:	bd80      	pop	{r7, pc}
 80010be:	bf00      	nop
 80010c0:	080096c8 	.word	0x080096c8
 80010c4:	080090d0 	.word	0x080090d0

080010c8 <oled_draw_snake_menu>:

void oled_draw_snake_menu(void)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	af00      	add	r7, sp, #0
	ssd1306_Polyline(snake_border, 5, White);
 80010cc:	2201      	movs	r2, #1
 80010ce:	2105      	movs	r1, #5
 80010d0:	4804      	ldr	r0, [pc, #16]	@ (80010e4 <oled_draw_snake_menu+0x1c>)
 80010d2:	f000 fbd9 	bl	8001888 <ssd1306_Polyline>
    ssd1306_SetCursor(8, 8);
 80010d6:	2108      	movs	r1, #8
 80010d8:	2008      	movs	r0, #8
 80010da:	f000 fb51 	bl	8001780 <ssd1306_SetCursor>
   // ssd1306_WriteString("SNAKE", Font_6x8, White);



}
 80010de:	bf00      	nop
 80010e0:	bd80      	pop	{r7, pc}
 80010e2:	bf00      	nop
 80010e4:	20000008 	.word	0x20000008

080010e8 <oled_draw_snake_head>:


void oled_draw_snake_head(snake_head_position_t head)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b086      	sub	sp, #24
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	80b8      	strh	r0, [r7, #4]

    int start_x = head.x - 2;
 80010f0:	793b      	ldrb	r3, [r7, #4]
 80010f2:	3b02      	subs	r3, #2
 80010f4:	60fb      	str	r3, [r7, #12]
    int start_y = head.y - 2;
 80010f6:	797b      	ldrb	r3, [r7, #5]
 80010f8:	3b02      	subs	r3, #2
 80010fa:	60bb      	str	r3, [r7, #8]

    for (int y = 0; y < 5; y++)
 80010fc:	2300      	movs	r3, #0
 80010fe:	617b      	str	r3, [r7, #20]
 8001100:	e01b      	b.n	800113a <oled_draw_snake_head+0x52>
    {
        for (int x = 0; x < 5; x++)
 8001102:	2300      	movs	r3, #0
 8001104:	613b      	str	r3, [r7, #16]
 8001106:	e012      	b.n	800112e <oled_draw_snake_head+0x46>
        {
            ssd1306_DrawPixel(start_x + x, start_y + y, White);
 8001108:	68fb      	ldr	r3, [r7, #12]
 800110a:	b2da      	uxtb	r2, r3
 800110c:	693b      	ldr	r3, [r7, #16]
 800110e:	b2db      	uxtb	r3, r3
 8001110:	4413      	add	r3, r2
 8001112:	b2d8      	uxtb	r0, r3
 8001114:	68bb      	ldr	r3, [r7, #8]
 8001116:	b2da      	uxtb	r2, r3
 8001118:	697b      	ldr	r3, [r7, #20]
 800111a:	b2db      	uxtb	r3, r3
 800111c:	4413      	add	r3, r2
 800111e:	b2db      	uxtb	r3, r3
 8001120:	2201      	movs	r2, #1
 8001122:	4619      	mov	r1, r3
 8001124:	f000 fa20 	bl	8001568 <ssd1306_DrawPixel>
        for (int x = 0; x < 5; x++)
 8001128:	693b      	ldr	r3, [r7, #16]
 800112a:	3301      	adds	r3, #1
 800112c:	613b      	str	r3, [r7, #16]
 800112e:	693b      	ldr	r3, [r7, #16]
 8001130:	2b04      	cmp	r3, #4
 8001132:	dde9      	ble.n	8001108 <oled_draw_snake_head+0x20>
    for (int y = 0; y < 5; y++)
 8001134:	697b      	ldr	r3, [r7, #20]
 8001136:	3301      	adds	r3, #1
 8001138:	617b      	str	r3, [r7, #20]
 800113a:	697b      	ldr	r3, [r7, #20]
 800113c:	2b04      	cmp	r3, #4
 800113e:	dde0      	ble.n	8001102 <oled_draw_snake_head+0x1a>
        }
    }

   // ssd1306_UpdateScreen();
}
 8001140:	bf00      	nop
 8001142:	bf00      	nop
 8001144:	3718      	adds	r7, #24
 8001146:	46bd      	mov	sp, r7
 8001148:	bd80      	pop	{r7, pc}

0800114a <oled_draw_snake_snack>:



void oled_draw_snake_snack(snake_snack_t snack)
{
 800114a:	b580      	push	{r7, lr}
 800114c:	b084      	sub	sp, #16
 800114e:	af00      	add	r7, sp, #0
 8001150:	80b8      	strh	r0, [r7, #4]
    for (int y = 0; y < 3; y++)
 8001152:	2300      	movs	r3, #0
 8001154:	60fb      	str	r3, [r7, #12]
 8001156:	e019      	b.n	800118c <oled_draw_snake_snack+0x42>
    {
        for (int x = 0; x < 3; x++)
 8001158:	2300      	movs	r3, #0
 800115a:	60bb      	str	r3, [r7, #8]
 800115c:	e010      	b.n	8001180 <oled_draw_snake_snack+0x36>
        {
            ssd1306_DrawPixel(snack.x + x, snack.y + y, White);
 800115e:	793a      	ldrb	r2, [r7, #4]
 8001160:	68bb      	ldr	r3, [r7, #8]
 8001162:	b2db      	uxtb	r3, r3
 8001164:	4413      	add	r3, r2
 8001166:	b2d8      	uxtb	r0, r3
 8001168:	797a      	ldrb	r2, [r7, #5]
 800116a:	68fb      	ldr	r3, [r7, #12]
 800116c:	b2db      	uxtb	r3, r3
 800116e:	4413      	add	r3, r2
 8001170:	b2db      	uxtb	r3, r3
 8001172:	2201      	movs	r2, #1
 8001174:	4619      	mov	r1, r3
 8001176:	f000 f9f7 	bl	8001568 <ssd1306_DrawPixel>
        for (int x = 0; x < 3; x++)
 800117a:	68bb      	ldr	r3, [r7, #8]
 800117c:	3301      	adds	r3, #1
 800117e:	60bb      	str	r3, [r7, #8]
 8001180:	68bb      	ldr	r3, [r7, #8]
 8001182:	2b02      	cmp	r3, #2
 8001184:	ddeb      	ble.n	800115e <oled_draw_snake_snack+0x14>
    for (int y = 0; y < 3; y++)
 8001186:	68fb      	ldr	r3, [r7, #12]
 8001188:	3301      	adds	r3, #1
 800118a:	60fb      	str	r3, [r7, #12]
 800118c:	68fb      	ldr	r3, [r7, #12]
 800118e:	2b02      	cmp	r3, #2
 8001190:	dde2      	ble.n	8001158 <oled_draw_snake_snack+0xe>
        }
    }
}
 8001192:	bf00      	nop
 8001194:	bf00      	nop
 8001196:	3710      	adds	r7, #16
 8001198:	46bd      	mov	sp, r7
 800119a:	bd80      	pop	{r7, pc}

0800119c <snake_game_state>:
snake_snack_t snack;



void snake_game_state (snake_head_position_t *head_position, joy_event evt, ui_menu_page page, uint8_t *game_state)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	b084      	sub	sp, #16
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	60f8      	str	r0, [r7, #12]
 80011a4:	607b      	str	r3, [r7, #4]
 80011a6:	460b      	mov	r3, r1
 80011a8:	72fb      	strb	r3, [r7, #11]
 80011aa:	4613      	mov	r3, r2
 80011ac:	72bb      	strb	r3, [r7, #10]
	if (page == UI_SNAKE )
 80011ae:	7abb      	ldrb	r3, [r7, #10]
 80011b0:	2b02      	cmp	r3, #2
 80011b2:	d137      	bne.n	8001224 <snake_game_state+0x88>
	{

		switch (*game_state)
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	781b      	ldrb	r3, [r3, #0]
 80011b8:	2b03      	cmp	r3, #3
 80011ba:	d836      	bhi.n	800122a <snake_game_state+0x8e>
 80011bc:	a201      	add	r2, pc, #4	@ (adr r2, 80011c4 <snake_game_state+0x28>)
 80011be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011c2:	bf00      	nop
 80011c4:	080011d5 	.word	0x080011d5
 80011c8:	080011f5 	.word	0x080011f5
 80011cc:	08001209 	.word	0x08001209
 80011d0:	08001217 	.word	0x08001217
		{
		case GAME_WAIT_START:

			spawn_snack=1;
 80011d4:	4b16      	ldr	r3, [pc, #88]	@ (8001230 <snake_game_state+0x94>)
 80011d6:	2201      	movs	r2, #1
 80011d8:	701a      	strb	r2, [r3, #0]
			head_position -> x = 10;
 80011da:	68fb      	ldr	r3, [r7, #12]
 80011dc:	220a      	movs	r2, #10
 80011de:	701a      	strb	r2, [r3, #0]
			head_position -> y = 10;
 80011e0:	68fb      	ldr	r3, [r7, #12]
 80011e2:	220a      	movs	r2, #10
 80011e4:	705a      	strb	r2, [r3, #1]

			if (evt == JOY_EVT_RIGHT)
 80011e6:	7afb      	ldrb	r3, [r7, #11]
 80011e8:	2b02      	cmp	r3, #2
 80011ea:	d11d      	bne.n	8001228 <snake_game_state+0x8c>
			{
				*game_state=GAME_INPROGRESS;
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	2201      	movs	r2, #1
 80011f0:	701a      	strb	r2, [r3, #0]
			}

			break;
 80011f2:	e019      	b.n	8001228 <snake_game_state+0x8c>

		case GAME_INPROGRESS:

			snake_game_head(head_position, evt, game_state);
 80011f4:	7afb      	ldrb	r3, [r7, #11]
 80011f6:	687a      	ldr	r2, [r7, #4]
 80011f8:	4619      	mov	r1, r3
 80011fa:	68f8      	ldr	r0, [r7, #12]
 80011fc:	f000 f81c 	bl	8001238 <snake_game_head>

			snake_game_snacks(&snack);
 8001200:	480c      	ldr	r0, [pc, #48]	@ (8001234 <snake_game_state+0x98>)
 8001202:	f000 f885 	bl	8001310 <snake_game_snacks>

			break;
 8001206:	e010      	b.n	800122a <snake_game_state+0x8e>

		case GAME_WIN:
			head_position -> x = 10;
 8001208:	68fb      	ldr	r3, [r7, #12]
 800120a:	220a      	movs	r2, #10
 800120c:	701a      	strb	r2, [r3, #0]
			head_position -> y = 10;
 800120e:	68fb      	ldr	r3, [r7, #12]
 8001210:	220a      	movs	r2, #10
 8001212:	705a      	strb	r2, [r3, #1]
			break;
 8001214:	e009      	b.n	800122a <snake_game_state+0x8e>

		case GAME_LOSE:
			head_position -> x = 10;
 8001216:	68fb      	ldr	r3, [r7, #12]
 8001218:	220a      	movs	r2, #10
 800121a:	701a      	strb	r2, [r3, #0]
			head_position -> y = 10;
 800121c:	68fb      	ldr	r3, [r7, #12]
 800121e:	220a      	movs	r2, #10
 8001220:	705a      	strb	r2, [r3, #1]
			break;
 8001222:	e002      	b.n	800122a <snake_game_state+0x8e>
		}

	}

	else
		return;
 8001224:	bf00      	nop
 8001226:	e000      	b.n	800122a <snake_game_state+0x8e>
			break;
 8001228:	bf00      	nop
}
 800122a:	3710      	adds	r7, #16
 800122c:	46bd      	mov	sp, r7
 800122e:	bd80      	pop	{r7, pc}
 8001230:	20000170 	.word	0x20000170
 8001234:	20000174 	.word	0x20000174

08001238 <snake_game_head>:


void snake_game_head (snake_head_position_t *head_position, joy_event evt, uint8_t *game_state)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b084      	sub	sp, #16
 800123c:	af00      	add	r7, sp, #0
 800123e:	60f8      	str	r0, [r7, #12]
 8001240:	460b      	mov	r3, r1
 8001242:	607a      	str	r2, [r7, #4]
 8001244:	72fb      	strb	r3, [r7, #11]
static joy_event last_evt;

if (evt != JOY_EVT_NONE)
 8001246:	7afb      	ldrb	r3, [r7, #11]
 8001248:	2b00      	cmp	r3, #0
 800124a:	d002      	beq.n	8001252 <snake_game_head+0x1a>
{
    last_evt = evt;
 800124c:	4a2f      	ldr	r2, [pc, #188]	@ (800130c <snake_game_head+0xd4>)
 800124e:	7afb      	ldrb	r3, [r7, #11]
 8001250:	7013      	strb	r3, [r2, #0]
}
			switch (last_evt)
 8001252:	4b2e      	ldr	r3, [pc, #184]	@ (800130c <snake_game_head+0xd4>)
 8001254:	781b      	ldrb	r3, [r3, #0]
 8001256:	3b01      	subs	r3, #1
 8001258:	2b03      	cmp	r3, #3
 800125a:	d847      	bhi.n	80012ec <snake_game_head+0xb4>
 800125c:	a201      	add	r2, pc, #4	@ (adr r2, 8001264 <snake_game_head+0x2c>)
 800125e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001262:	bf00      	nop
 8001264:	08001275 	.word	0x08001275
 8001268:	08001293 	.word	0x08001293
 800126c:	080012b1 	.word	0x080012b1
 8001270:	080012cf 	.word	0x080012cf
			{
			case JOY_EVT_LEFT:
			    if (head_position->x <= 4) // 0 + 4 (sneak head 5x5 + oled error)
 8001274:	68fb      	ldr	r3, [r7, #12]
 8001276:	781b      	ldrb	r3, [r3, #0]
 8001278:	2b04      	cmp	r3, #4
 800127a:	d803      	bhi.n	8001284 <snake_game_head+0x4c>
			    {
			        *game_state = GAME_LOSE;
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	2203      	movs	r2, #3
 8001280:	701a      	strb	r2, [r3, #0]
			    }
			    else
			    {
			        head_position->x--;
			    }
			    break;
 8001282:	e034      	b.n	80012ee <snake_game_head+0xb6>
			        head_position->x--;
 8001284:	68fb      	ldr	r3, [r7, #12]
 8001286:	781b      	ldrb	r3, [r3, #0]
 8001288:	3b01      	subs	r3, #1
 800128a:	b2da      	uxtb	r2, r3
 800128c:	68fb      	ldr	r3, [r7, #12]
 800128e:	701a      	strb	r2, [r3, #0]
			    break;
 8001290:	e02d      	b.n	80012ee <snake_game_head+0xb6>

			case JOY_EVT_RIGHT:
			    if (head_position->x >= 123) // 127 - 4 (sneak head 5x5 + oled error)
 8001292:	68fb      	ldr	r3, [r7, #12]
 8001294:	781b      	ldrb	r3, [r3, #0]
 8001296:	2b7a      	cmp	r3, #122	@ 0x7a
 8001298:	d903      	bls.n	80012a2 <snake_game_head+0x6a>
			    {
			        *game_state = GAME_LOSE;
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	2203      	movs	r2, #3
 800129e:	701a      	strb	r2, [r3, #0]
			    }
			    else
			    {
			        head_position->x++;
			    }
			    break;
 80012a0:	e025      	b.n	80012ee <snake_game_head+0xb6>
			        head_position->x++;
 80012a2:	68fb      	ldr	r3, [r7, #12]
 80012a4:	781b      	ldrb	r3, [r3, #0]
 80012a6:	3301      	adds	r3, #1
 80012a8:	b2da      	uxtb	r2, r3
 80012aa:	68fb      	ldr	r3, [r7, #12]
 80012ac:	701a      	strb	r2, [r3, #0]
			    break;
 80012ae:	e01e      	b.n	80012ee <snake_game_head+0xb6>

			case JOY_EVT_UP:
			    if (head_position->y <= 4) // 0 + 4 (sneak head 5x5 + oled error)
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	785b      	ldrb	r3, [r3, #1]
 80012b4:	2b04      	cmp	r3, #4
 80012b6:	d803      	bhi.n	80012c0 <snake_game_head+0x88>
			    {
			        *game_state = GAME_LOSE;
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	2203      	movs	r2, #3
 80012bc:	701a      	strb	r2, [r3, #0]
			    }
			    else
			    {
			        head_position->y--;
			    }
			    break;
 80012be:	e016      	b.n	80012ee <snake_game_head+0xb6>
			        head_position->y--;
 80012c0:	68fb      	ldr	r3, [r7, #12]
 80012c2:	785b      	ldrb	r3, [r3, #1]
 80012c4:	3b01      	subs	r3, #1
 80012c6:	b2da      	uxtb	r2, r3
 80012c8:	68fb      	ldr	r3, [r7, #12]
 80012ca:	705a      	strb	r2, [r3, #1]
			    break;
 80012cc:	e00f      	b.n	80012ee <snake_game_head+0xb6>

			case JOY_EVT_DOWN:
			    if (head_position->y >= 59) // 63 - 4 (sneak head 5x5 + oled error)
 80012ce:	68fb      	ldr	r3, [r7, #12]
 80012d0:	785b      	ldrb	r3, [r3, #1]
 80012d2:	2b3a      	cmp	r3, #58	@ 0x3a
 80012d4:	d903      	bls.n	80012de <snake_game_head+0xa6>
			    {
			        *game_state = GAME_LOSE;
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	2203      	movs	r2, #3
 80012da:	701a      	strb	r2, [r3, #0]
			    }
			    else
			    {
			        head_position->y++;
			    }
			    break;
 80012dc:	e007      	b.n	80012ee <snake_game_head+0xb6>
			        head_position->y++;
 80012de:	68fb      	ldr	r3, [r7, #12]
 80012e0:	785b      	ldrb	r3, [r3, #1]
 80012e2:	3301      	adds	r3, #1
 80012e4:	b2da      	uxtb	r2, r3
 80012e6:	68fb      	ldr	r3, [r7, #12]
 80012e8:	705a      	strb	r2, [r3, #1]
			    break;
 80012ea:	e000      	b.n	80012ee <snake_game_head+0xb6>

			default:
				break;
 80012ec:	bf00      	nop
			}

oled_draw_snake_head (*head_position);
 80012ee:	68fb      	ldr	r3, [r7, #12]
 80012f0:	781a      	ldrb	r2, [r3, #0]
 80012f2:	785b      	ldrb	r3, [r3, #1]
 80012f4:	021b      	lsls	r3, r3, #8
 80012f6:	431a      	orrs	r2, r3
 80012f8:	2300      	movs	r3, #0
 80012fa:	f362 030f 	bfi	r3, r2, #0, #16
 80012fe:	4618      	mov	r0, r3
 8001300:	f7ff fef2 	bl	80010e8 <oled_draw_snake_head>
}
 8001304:	bf00      	nop
 8001306:	3710      	adds	r7, #16
 8001308:	46bd      	mov	sp, r7
 800130a:	bd80      	pop	{r7, pc}
 800130c:	20000176 	.word	0x20000176

08001310 <snake_game_snacks>:
{

}

void snake_game_snacks(snake_snack_t *snack)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	b082      	sub	sp, #8
 8001314:	af00      	add	r7, sp, #0
 8001316:	6078      	str	r0, [r7, #4]
	if (spawn_snack)
 8001318:	4b1d      	ldr	r3, [pc, #116]	@ (8001390 <snake_game_snacks+0x80>)
 800131a:	781b      	ldrb	r3, [r3, #0]
 800131c:	2b00      	cmp	r3, #0
 800131e:	d033      	beq.n	8001388 <snake_game_snacks+0x78>
	{
		srand(HAL_GetTick() ^ SysTick->VAL);
 8001320:	f001 f82e 	bl	8002380 <HAL_GetTick>
 8001324:	4602      	mov	r2, r0
 8001326:	4b1b      	ldr	r3, [pc, #108]	@ (8001394 <snake_game_snacks+0x84>)
 8001328:	689b      	ldr	r3, [r3, #8]
 800132a:	4053      	eors	r3, r2
 800132c:	4618      	mov	r0, r3
 800132e:	f006 fc91 	bl	8007c54 <srand>


    snack->x = rand() % (127 - (3 - 1)); // oled border - snack size - 1
 8001332:	f006 fcbd 	bl	8007cb0 <rand>
 8001336:	4601      	mov	r1, r0
 8001338:	4b17      	ldr	r3, [pc, #92]	@ (8001398 <snake_game_snacks+0x88>)
 800133a:	fb83 2301 	smull	r2, r3, r3, r1
 800133e:	10da      	asrs	r2, r3, #3
 8001340:	17cb      	asrs	r3, r1, #31
 8001342:	1ad2      	subs	r2, r2, r3
 8001344:	4613      	mov	r3, r2
 8001346:	015b      	lsls	r3, r3, #5
 8001348:	1a9b      	subs	r3, r3, r2
 800134a:	009b      	lsls	r3, r3, #2
 800134c:	4413      	add	r3, r2
 800134e:	1aca      	subs	r2, r1, r3
 8001350:	b2d2      	uxtb	r2, r2
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	701a      	strb	r2, [r3, #0]
    snack->y = rand() % (63 - (3 - 1)); // oled border - snack size - 1
 8001356:	f006 fcab 	bl	8007cb0 <rand>
 800135a:	4601      	mov	r1, r0
 800135c:	4b0f      	ldr	r3, [pc, #60]	@ (800139c <snake_game_snacks+0x8c>)
 800135e:	fb83 2301 	smull	r2, r3, r3, r1
 8001362:	111a      	asrs	r2, r3, #4
 8001364:	17cb      	asrs	r3, r1, #31
 8001366:	1ad2      	subs	r2, r2, r3
 8001368:	4613      	mov	r3, r2
 800136a:	011b      	lsls	r3, r3, #4
 800136c:	1a9b      	subs	r3, r3, r2
 800136e:	009b      	lsls	r3, r3, #2
 8001370:	4413      	add	r3, r2
 8001372:	1aca      	subs	r2, r1, r3
 8001374:	b2d2      	uxtb	r2, r2
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	705a      	strb	r2, [r3, #1]

    spawn_snack=0;
 800137a:	4b05      	ldr	r3, [pc, #20]	@ (8001390 <snake_game_snacks+0x80>)
 800137c:	2200      	movs	r2, #0
 800137e:	701a      	strb	r2, [r3, #0]

    oled_draw_snake_snack(snack);
 8001380:	6878      	ldr	r0, [r7, #4]
 8001382:	f7ff fee2 	bl	800114a <oled_draw_snake_snack>
 8001386:	e000      	b.n	800138a <snake_game_snacks+0x7a>
	}
	else
		return;
 8001388:	bf00      	nop
}
 800138a:	3708      	adds	r7, #8
 800138c:	46bd      	mov	sp, r7
 800138e:	bd80      	pop	{r7, pc}
 8001390:	20000170 	.word	0x20000170
 8001394:	e000e010 	.word	0xe000e010
 8001398:	10624dd3 	.word	0x10624dd3
 800139c:	4325c53f 	.word	0x4325c53f

080013a0 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 80013a0:	b480      	push	{r7}
 80013a2:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 80013a4:	bf00      	nop
 80013a6:	46bd      	mov	sp, r7
 80013a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ac:	4770      	bx	lr
	...

080013b0 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b086      	sub	sp, #24
 80013b4:	af04      	add	r7, sp, #16
 80013b6:	4603      	mov	r3, r0
 80013b8:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 80013ba:	f04f 33ff 	mov.w	r3, #4294967295
 80013be:	9302      	str	r3, [sp, #8]
 80013c0:	2301      	movs	r3, #1
 80013c2:	9301      	str	r3, [sp, #4]
 80013c4:	1dfb      	adds	r3, r7, #7
 80013c6:	9300      	str	r3, [sp, #0]
 80013c8:	2301      	movs	r3, #1
 80013ca:	2200      	movs	r2, #0
 80013cc:	2178      	movs	r1, #120	@ 0x78
 80013ce:	4803      	ldr	r0, [pc, #12]	@ (80013dc <ssd1306_WriteCommand+0x2c>)
 80013d0:	f002 ff4e 	bl	8004270 <HAL_I2C_Mem_Write>
}
 80013d4:	bf00      	nop
 80013d6:	3708      	adds	r7, #8
 80013d8:	46bd      	mov	sp, r7
 80013da:	bd80      	pop	{r7, pc}
 80013dc:	200000fc 	.word	0x200000fc

080013e0 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b086      	sub	sp, #24
 80013e4:	af04      	add	r7, sp, #16
 80013e6:	6078      	str	r0, [r7, #4]
 80013e8:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 80013ea:	683b      	ldr	r3, [r7, #0]
 80013ec:	b29b      	uxth	r3, r3
 80013ee:	f04f 32ff 	mov.w	r2, #4294967295
 80013f2:	9202      	str	r2, [sp, #8]
 80013f4:	9301      	str	r3, [sp, #4]
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	9300      	str	r3, [sp, #0]
 80013fa:	2301      	movs	r3, #1
 80013fc:	2240      	movs	r2, #64	@ 0x40
 80013fe:	2178      	movs	r1, #120	@ 0x78
 8001400:	4803      	ldr	r0, [pc, #12]	@ (8001410 <ssd1306_WriteData+0x30>)
 8001402:	f002 ff35 	bl	8004270 <HAL_I2C_Mem_Write>
}
 8001406:	bf00      	nop
 8001408:	3708      	adds	r7, #8
 800140a:	46bd      	mov	sp, r7
 800140c:	bd80      	pop	{r7, pc}
 800140e:	bf00      	nop
 8001410:	200000fc 	.word	0x200000fc

08001414 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8001414:	b580      	push	{r7, lr}
 8001416:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8001418:	f7ff ffc2 	bl	80013a0 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 800141c:	2064      	movs	r0, #100	@ 0x64
 800141e:	f000 ffbb 	bl	8002398 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8001422:	2000      	movs	r0, #0
 8001424:	f000 fa7e 	bl	8001924 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8001428:	2020      	movs	r0, #32
 800142a:	f7ff ffc1 	bl	80013b0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 800142e:	2000      	movs	r0, #0
 8001430:	f7ff ffbe 	bl	80013b0 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8001434:	20b0      	movs	r0, #176	@ 0xb0
 8001436:	f7ff ffbb 	bl	80013b0 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 800143a:	20c8      	movs	r0, #200	@ 0xc8
 800143c:	f7ff ffb8 	bl	80013b0 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8001440:	2000      	movs	r0, #0
 8001442:	f7ff ffb5 	bl	80013b0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8001446:	2010      	movs	r0, #16
 8001448:	f7ff ffb2 	bl	80013b0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 800144c:	2040      	movs	r0, #64	@ 0x40
 800144e:	f7ff ffaf 	bl	80013b0 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8001452:	20ff      	movs	r0, #255	@ 0xff
 8001454:	f000 fa52 	bl	80018fc <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8001458:	20a1      	movs	r0, #161	@ 0xa1
 800145a:	f7ff ffa9 	bl	80013b0 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 800145e:	20a6      	movs	r0, #166	@ 0xa6
 8001460:	f7ff ffa6 	bl	80013b0 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8001464:	20a8      	movs	r0, #168	@ 0xa8
 8001466:	f7ff ffa3 	bl	80013b0 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 800146a:	203f      	movs	r0, #63	@ 0x3f
 800146c:	f7ff ffa0 	bl	80013b0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8001470:	20a4      	movs	r0, #164	@ 0xa4
 8001472:	f7ff ff9d 	bl	80013b0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8001476:	20d3      	movs	r0, #211	@ 0xd3
 8001478:	f7ff ff9a 	bl	80013b0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 800147c:	2000      	movs	r0, #0
 800147e:	f7ff ff97 	bl	80013b0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8001482:	20d5      	movs	r0, #213	@ 0xd5
 8001484:	f7ff ff94 	bl	80013b0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8001488:	20f0      	movs	r0, #240	@ 0xf0
 800148a:	f7ff ff91 	bl	80013b0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 800148e:	20d9      	movs	r0, #217	@ 0xd9
 8001490:	f7ff ff8e 	bl	80013b0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8001494:	2022      	movs	r0, #34	@ 0x22
 8001496:	f7ff ff8b 	bl	80013b0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 800149a:	20da      	movs	r0, #218	@ 0xda
 800149c:	f7ff ff88 	bl	80013b0 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 80014a0:	2012      	movs	r0, #18
 80014a2:	f7ff ff85 	bl	80013b0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 80014a6:	20db      	movs	r0, #219	@ 0xdb
 80014a8:	f7ff ff82 	bl	80013b0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 80014ac:	2020      	movs	r0, #32
 80014ae:	f7ff ff7f 	bl	80013b0 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 80014b2:	208d      	movs	r0, #141	@ 0x8d
 80014b4:	f7ff ff7c 	bl	80013b0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 80014b8:	2014      	movs	r0, #20
 80014ba:	f7ff ff79 	bl	80013b0 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 80014be:	2001      	movs	r0, #1
 80014c0:	f000 fa30 	bl	8001924 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 80014c4:	2000      	movs	r0, #0
 80014c6:	f000 f80f 	bl	80014e8 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 80014ca:	f000 f825 	bl	8001518 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 80014ce:	4b05      	ldr	r3, [pc, #20]	@ (80014e4 <ssd1306_Init+0xd0>)
 80014d0:	2200      	movs	r2, #0
 80014d2:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 80014d4:	4b03      	ldr	r3, [pc, #12]	@ (80014e4 <ssd1306_Init+0xd0>)
 80014d6:	2200      	movs	r2, #0
 80014d8:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 80014da:	4b02      	ldr	r3, [pc, #8]	@ (80014e4 <ssd1306_Init+0xd0>)
 80014dc:	2201      	movs	r2, #1
 80014de:	711a      	strb	r2, [r3, #4]
}
 80014e0:	bf00      	nop
 80014e2:	bd80      	pop	{r7, pc}
 80014e4:	20000578 	.word	0x20000578

080014e8 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b082      	sub	sp, #8
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	4603      	mov	r3, r0
 80014f0:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 80014f2:	79fb      	ldrb	r3, [r7, #7]
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d101      	bne.n	80014fc <ssd1306_Fill+0x14>
 80014f8:	2300      	movs	r3, #0
 80014fa:	e000      	b.n	80014fe <ssd1306_Fill+0x16>
 80014fc:	23ff      	movs	r3, #255	@ 0xff
 80014fe:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001502:	4619      	mov	r1, r3
 8001504:	4803      	ldr	r0, [pc, #12]	@ (8001514 <ssd1306_Fill+0x2c>)
 8001506:	f006 fd4c 	bl	8007fa2 <memset>
}
 800150a:	bf00      	nop
 800150c:	3708      	adds	r7, #8
 800150e:	46bd      	mov	sp, r7
 8001510:	bd80      	pop	{r7, pc}
 8001512:	bf00      	nop
 8001514:	20000178 	.word	0x20000178

08001518 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8001518:	b580      	push	{r7, lr}
 800151a:	b082      	sub	sp, #8
 800151c:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 800151e:	2300      	movs	r3, #0
 8001520:	71fb      	strb	r3, [r7, #7]
 8001522:	e016      	b.n	8001552 <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8001524:	79fb      	ldrb	r3, [r7, #7]
 8001526:	3b50      	subs	r3, #80	@ 0x50
 8001528:	b2db      	uxtb	r3, r3
 800152a:	4618      	mov	r0, r3
 800152c:	f7ff ff40 	bl	80013b0 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8001530:	2000      	movs	r0, #0
 8001532:	f7ff ff3d 	bl	80013b0 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 8001536:	2010      	movs	r0, #16
 8001538:	f7ff ff3a 	bl	80013b0 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 800153c:	79fb      	ldrb	r3, [r7, #7]
 800153e:	01db      	lsls	r3, r3, #7
 8001540:	4a08      	ldr	r2, [pc, #32]	@ (8001564 <ssd1306_UpdateScreen+0x4c>)
 8001542:	4413      	add	r3, r2
 8001544:	2180      	movs	r1, #128	@ 0x80
 8001546:	4618      	mov	r0, r3
 8001548:	f7ff ff4a 	bl	80013e0 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 800154c:	79fb      	ldrb	r3, [r7, #7]
 800154e:	3301      	adds	r3, #1
 8001550:	71fb      	strb	r3, [r7, #7]
 8001552:	79fb      	ldrb	r3, [r7, #7]
 8001554:	2b07      	cmp	r3, #7
 8001556:	d9e5      	bls.n	8001524 <ssd1306_UpdateScreen+0xc>
    }
}
 8001558:	bf00      	nop
 800155a:	bf00      	nop
 800155c:	3708      	adds	r7, #8
 800155e:	46bd      	mov	sp, r7
 8001560:	bd80      	pop	{r7, pc}
 8001562:	bf00      	nop
 8001564:	20000178 	.word	0x20000178

08001568 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8001568:	b480      	push	{r7}
 800156a:	b083      	sub	sp, #12
 800156c:	af00      	add	r7, sp, #0
 800156e:	4603      	mov	r3, r0
 8001570:	71fb      	strb	r3, [r7, #7]
 8001572:	460b      	mov	r3, r1
 8001574:	71bb      	strb	r3, [r7, #6]
 8001576:	4613      	mov	r3, r2
 8001578:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 800157a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800157e:	2b00      	cmp	r3, #0
 8001580:	db3d      	blt.n	80015fe <ssd1306_DrawPixel+0x96>
 8001582:	79bb      	ldrb	r3, [r7, #6]
 8001584:	2b3f      	cmp	r3, #63	@ 0x3f
 8001586:	d83a      	bhi.n	80015fe <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8001588:	797b      	ldrb	r3, [r7, #5]
 800158a:	2b01      	cmp	r3, #1
 800158c:	d11a      	bne.n	80015c4 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 800158e:	79fa      	ldrb	r2, [r7, #7]
 8001590:	79bb      	ldrb	r3, [r7, #6]
 8001592:	08db      	lsrs	r3, r3, #3
 8001594:	b2d8      	uxtb	r0, r3
 8001596:	4603      	mov	r3, r0
 8001598:	01db      	lsls	r3, r3, #7
 800159a:	4413      	add	r3, r2
 800159c:	4a1b      	ldr	r2, [pc, #108]	@ (800160c <ssd1306_DrawPixel+0xa4>)
 800159e:	5cd3      	ldrb	r3, [r2, r3]
 80015a0:	b25a      	sxtb	r2, r3
 80015a2:	79bb      	ldrb	r3, [r7, #6]
 80015a4:	f003 0307 	and.w	r3, r3, #7
 80015a8:	2101      	movs	r1, #1
 80015aa:	fa01 f303 	lsl.w	r3, r1, r3
 80015ae:	b25b      	sxtb	r3, r3
 80015b0:	4313      	orrs	r3, r2
 80015b2:	b259      	sxtb	r1, r3
 80015b4:	79fa      	ldrb	r2, [r7, #7]
 80015b6:	4603      	mov	r3, r0
 80015b8:	01db      	lsls	r3, r3, #7
 80015ba:	4413      	add	r3, r2
 80015bc:	b2c9      	uxtb	r1, r1
 80015be:	4a13      	ldr	r2, [pc, #76]	@ (800160c <ssd1306_DrawPixel+0xa4>)
 80015c0:	54d1      	strb	r1, [r2, r3]
 80015c2:	e01d      	b.n	8001600 <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 80015c4:	79fa      	ldrb	r2, [r7, #7]
 80015c6:	79bb      	ldrb	r3, [r7, #6]
 80015c8:	08db      	lsrs	r3, r3, #3
 80015ca:	b2d8      	uxtb	r0, r3
 80015cc:	4603      	mov	r3, r0
 80015ce:	01db      	lsls	r3, r3, #7
 80015d0:	4413      	add	r3, r2
 80015d2:	4a0e      	ldr	r2, [pc, #56]	@ (800160c <ssd1306_DrawPixel+0xa4>)
 80015d4:	5cd3      	ldrb	r3, [r2, r3]
 80015d6:	b25a      	sxtb	r2, r3
 80015d8:	79bb      	ldrb	r3, [r7, #6]
 80015da:	f003 0307 	and.w	r3, r3, #7
 80015de:	2101      	movs	r1, #1
 80015e0:	fa01 f303 	lsl.w	r3, r1, r3
 80015e4:	b25b      	sxtb	r3, r3
 80015e6:	43db      	mvns	r3, r3
 80015e8:	b25b      	sxtb	r3, r3
 80015ea:	4013      	ands	r3, r2
 80015ec:	b259      	sxtb	r1, r3
 80015ee:	79fa      	ldrb	r2, [r7, #7]
 80015f0:	4603      	mov	r3, r0
 80015f2:	01db      	lsls	r3, r3, #7
 80015f4:	4413      	add	r3, r2
 80015f6:	b2c9      	uxtb	r1, r1
 80015f8:	4a04      	ldr	r2, [pc, #16]	@ (800160c <ssd1306_DrawPixel+0xa4>)
 80015fa:	54d1      	strb	r1, [r2, r3]
 80015fc:	e000      	b.n	8001600 <ssd1306_DrawPixel+0x98>
        return;
 80015fe:	bf00      	nop
    }
}
 8001600:	370c      	adds	r7, #12
 8001602:	46bd      	mov	sp, r7
 8001604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001608:	4770      	bx	lr
 800160a:	bf00      	nop
 800160c:	20000178 	.word	0x20000178

08001610 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8001610:	b590      	push	{r4, r7, lr}
 8001612:	b089      	sub	sp, #36	@ 0x24
 8001614:	af00      	add	r7, sp, #0
 8001616:	4604      	mov	r4, r0
 8001618:	4638      	mov	r0, r7
 800161a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 800161e:	4623      	mov	r3, r4
 8001620:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8001622:	7bfb      	ldrb	r3, [r7, #15]
 8001624:	2b1f      	cmp	r3, #31
 8001626:	d902      	bls.n	800162e <ssd1306_WriteChar+0x1e>
 8001628:	7bfb      	ldrb	r3, [r7, #15]
 800162a:	2b7e      	cmp	r3, #126	@ 0x7e
 800162c:	d901      	bls.n	8001632 <ssd1306_WriteChar+0x22>
        return 0;
 800162e:	2300      	movs	r3, #0
 8001630:	e079      	b.n	8001726 <ssd1306_WriteChar+0x116>
    
    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 8001632:	68bb      	ldr	r3, [r7, #8]
 8001634:	2b00      	cmp	r3, #0
 8001636:	d005      	beq.n	8001644 <ssd1306_WriteChar+0x34>
 8001638:	68ba      	ldr	r2, [r7, #8]
 800163a:	7bfb      	ldrb	r3, [r7, #15]
 800163c:	3b20      	subs	r3, #32
 800163e:	4413      	add	r3, r2
 8001640:	781b      	ldrb	r3, [r3, #0]
 8001642:	e000      	b.n	8001646 <ssd1306_WriteChar+0x36>
 8001644:	783b      	ldrb	r3, [r7, #0]
 8001646:	75fb      	strb	r3, [r7, #23]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8001648:	4b39      	ldr	r3, [pc, #228]	@ (8001730 <ssd1306_WriteChar+0x120>)
 800164a:	881b      	ldrh	r3, [r3, #0]
 800164c:	461a      	mov	r2, r3
 800164e:	7dfb      	ldrb	r3, [r7, #23]
 8001650:	4413      	add	r3, r2
 8001652:	2b80      	cmp	r3, #128	@ 0x80
 8001654:	dc06      	bgt.n	8001664 <ssd1306_WriteChar+0x54>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 8001656:	4b36      	ldr	r3, [pc, #216]	@ (8001730 <ssd1306_WriteChar+0x120>)
 8001658:	885b      	ldrh	r3, [r3, #2]
 800165a:	461a      	mov	r2, r3
 800165c:	787b      	ldrb	r3, [r7, #1]
 800165e:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8001660:	2b40      	cmp	r3, #64	@ 0x40
 8001662:	dd01      	ble.n	8001668 <ssd1306_WriteChar+0x58>
    {
        // Not enough space on current line
        return 0;
 8001664:	2300      	movs	r3, #0
 8001666:	e05e      	b.n	8001726 <ssd1306_WriteChar+0x116>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 8001668:	2300      	movs	r3, #0
 800166a:	61fb      	str	r3, [r7, #28]
 800166c:	e04d      	b.n	800170a <ssd1306_WriteChar+0xfa>
        b = Font.data[(ch - 32) * Font.height + i];
 800166e:	687a      	ldr	r2, [r7, #4]
 8001670:	7bfb      	ldrb	r3, [r7, #15]
 8001672:	3b20      	subs	r3, #32
 8001674:	7879      	ldrb	r1, [r7, #1]
 8001676:	fb01 f303 	mul.w	r3, r1, r3
 800167a:	4619      	mov	r1, r3
 800167c:	69fb      	ldr	r3, [r7, #28]
 800167e:	440b      	add	r3, r1
 8001680:	005b      	lsls	r3, r3, #1
 8001682:	4413      	add	r3, r2
 8001684:	881b      	ldrh	r3, [r3, #0]
 8001686:	613b      	str	r3, [r7, #16]
        for(j = 0; j < char_width; j++) {
 8001688:	2300      	movs	r3, #0
 800168a:	61bb      	str	r3, [r7, #24]
 800168c:	e036      	b.n	80016fc <ssd1306_WriteChar+0xec>
            if((b << j) & 0x8000)  {
 800168e:	693a      	ldr	r2, [r7, #16]
 8001690:	69bb      	ldr	r3, [r7, #24]
 8001692:	fa02 f303 	lsl.w	r3, r2, r3
 8001696:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800169a:	2b00      	cmp	r3, #0
 800169c:	d013      	beq.n	80016c6 <ssd1306_WriteChar+0xb6>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 800169e:	4b24      	ldr	r3, [pc, #144]	@ (8001730 <ssd1306_WriteChar+0x120>)
 80016a0:	881b      	ldrh	r3, [r3, #0]
 80016a2:	b2da      	uxtb	r2, r3
 80016a4:	69bb      	ldr	r3, [r7, #24]
 80016a6:	b2db      	uxtb	r3, r3
 80016a8:	4413      	add	r3, r2
 80016aa:	b2d8      	uxtb	r0, r3
 80016ac:	4b20      	ldr	r3, [pc, #128]	@ (8001730 <ssd1306_WriteChar+0x120>)
 80016ae:	885b      	ldrh	r3, [r3, #2]
 80016b0:	b2da      	uxtb	r2, r3
 80016b2:	69fb      	ldr	r3, [r7, #28]
 80016b4:	b2db      	uxtb	r3, r3
 80016b6:	4413      	add	r3, r2
 80016b8:	b2db      	uxtb	r3, r3
 80016ba:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 80016be:	4619      	mov	r1, r3
 80016c0:	f7ff ff52 	bl	8001568 <ssd1306_DrawPixel>
 80016c4:	e017      	b.n	80016f6 <ssd1306_WriteChar+0xe6>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 80016c6:	4b1a      	ldr	r3, [pc, #104]	@ (8001730 <ssd1306_WriteChar+0x120>)
 80016c8:	881b      	ldrh	r3, [r3, #0]
 80016ca:	b2da      	uxtb	r2, r3
 80016cc:	69bb      	ldr	r3, [r7, #24]
 80016ce:	b2db      	uxtb	r3, r3
 80016d0:	4413      	add	r3, r2
 80016d2:	b2d8      	uxtb	r0, r3
 80016d4:	4b16      	ldr	r3, [pc, #88]	@ (8001730 <ssd1306_WriteChar+0x120>)
 80016d6:	885b      	ldrh	r3, [r3, #2]
 80016d8:	b2da      	uxtb	r2, r3
 80016da:	69fb      	ldr	r3, [r7, #28]
 80016dc:	b2db      	uxtb	r3, r3
 80016de:	4413      	add	r3, r2
 80016e0:	b2d9      	uxtb	r1, r3
 80016e2:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	bf0c      	ite	eq
 80016ea:	2301      	moveq	r3, #1
 80016ec:	2300      	movne	r3, #0
 80016ee:	b2db      	uxtb	r3, r3
 80016f0:	461a      	mov	r2, r3
 80016f2:	f7ff ff39 	bl	8001568 <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 80016f6:	69bb      	ldr	r3, [r7, #24]
 80016f8:	3301      	adds	r3, #1
 80016fa:	61bb      	str	r3, [r7, #24]
 80016fc:	7dfb      	ldrb	r3, [r7, #23]
 80016fe:	69ba      	ldr	r2, [r7, #24]
 8001700:	429a      	cmp	r2, r3
 8001702:	d3c4      	bcc.n	800168e <ssd1306_WriteChar+0x7e>
    for(i = 0; i < Font.height; i++) {
 8001704:	69fb      	ldr	r3, [r7, #28]
 8001706:	3301      	adds	r3, #1
 8001708:	61fb      	str	r3, [r7, #28]
 800170a:	787b      	ldrb	r3, [r7, #1]
 800170c:	461a      	mov	r2, r3
 800170e:	69fb      	ldr	r3, [r7, #28]
 8001710:	4293      	cmp	r3, r2
 8001712:	d3ac      	bcc.n	800166e <ssd1306_WriteChar+0x5e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += char_width;
 8001714:	4b06      	ldr	r3, [pc, #24]	@ (8001730 <ssd1306_WriteChar+0x120>)
 8001716:	881a      	ldrh	r2, [r3, #0]
 8001718:	7dfb      	ldrb	r3, [r7, #23]
 800171a:	b29b      	uxth	r3, r3
 800171c:	4413      	add	r3, r2
 800171e:	b29a      	uxth	r2, r3
 8001720:	4b03      	ldr	r3, [pc, #12]	@ (8001730 <ssd1306_WriteChar+0x120>)
 8001722:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8001724:	7bfb      	ldrb	r3, [r7, #15]
}
 8001726:	4618      	mov	r0, r3
 8001728:	3724      	adds	r7, #36	@ 0x24
 800172a:	46bd      	mov	sp, r7
 800172c:	bd90      	pop	{r4, r7, pc}
 800172e:	bf00      	nop
 8001730:	20000578 	.word	0x20000578

08001734 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8001734:	b580      	push	{r7, lr}
 8001736:	b086      	sub	sp, #24
 8001738:	af02      	add	r7, sp, #8
 800173a:	60f8      	str	r0, [r7, #12]
 800173c:	4638      	mov	r0, r7
 800173e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 8001742:	e013      	b.n	800176c <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8001744:	68fb      	ldr	r3, [r7, #12]
 8001746:	7818      	ldrb	r0, [r3, #0]
 8001748:	7e3b      	ldrb	r3, [r7, #24]
 800174a:	9300      	str	r3, [sp, #0]
 800174c:	463b      	mov	r3, r7
 800174e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001750:	f7ff ff5e 	bl	8001610 <ssd1306_WriteChar>
 8001754:	4603      	mov	r3, r0
 8001756:	461a      	mov	r2, r3
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	781b      	ldrb	r3, [r3, #0]
 800175c:	429a      	cmp	r2, r3
 800175e:	d002      	beq.n	8001766 <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	781b      	ldrb	r3, [r3, #0]
 8001764:	e008      	b.n	8001778 <ssd1306_WriteString+0x44>
        }
        str++;
 8001766:	68fb      	ldr	r3, [r7, #12]
 8001768:	3301      	adds	r3, #1
 800176a:	60fb      	str	r3, [r7, #12]
    while (*str) {
 800176c:	68fb      	ldr	r3, [r7, #12]
 800176e:	781b      	ldrb	r3, [r3, #0]
 8001770:	2b00      	cmp	r3, #0
 8001772:	d1e7      	bne.n	8001744 <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 8001774:	68fb      	ldr	r3, [r7, #12]
 8001776:	781b      	ldrb	r3, [r3, #0]
}
 8001778:	4618      	mov	r0, r3
 800177a:	3710      	adds	r7, #16
 800177c:	46bd      	mov	sp, r7
 800177e:	bd80      	pop	{r7, pc}

08001780 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8001780:	b480      	push	{r7}
 8001782:	b083      	sub	sp, #12
 8001784:	af00      	add	r7, sp, #0
 8001786:	4603      	mov	r3, r0
 8001788:	460a      	mov	r2, r1
 800178a:	71fb      	strb	r3, [r7, #7]
 800178c:	4613      	mov	r3, r2
 800178e:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8001790:	79fb      	ldrb	r3, [r7, #7]
 8001792:	b29a      	uxth	r2, r3
 8001794:	4b05      	ldr	r3, [pc, #20]	@ (80017ac <ssd1306_SetCursor+0x2c>)
 8001796:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8001798:	79bb      	ldrb	r3, [r7, #6]
 800179a:	b29a      	uxth	r2, r3
 800179c:	4b03      	ldr	r3, [pc, #12]	@ (80017ac <ssd1306_SetCursor+0x2c>)
 800179e:	805a      	strh	r2, [r3, #2]
}
 80017a0:	bf00      	nop
 80017a2:	370c      	adds	r7, #12
 80017a4:	46bd      	mov	sp, r7
 80017a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017aa:	4770      	bx	lr
 80017ac:	20000578 	.word	0x20000578

080017b0 <ssd1306_Line>:

/* Draw line by Bresenhem's algorithm */
void ssd1306_Line(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 80017b0:	b590      	push	{r4, r7, lr}
 80017b2:	b089      	sub	sp, #36	@ 0x24
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	4604      	mov	r4, r0
 80017b8:	4608      	mov	r0, r1
 80017ba:	4611      	mov	r1, r2
 80017bc:	461a      	mov	r2, r3
 80017be:	4623      	mov	r3, r4
 80017c0:	71fb      	strb	r3, [r7, #7]
 80017c2:	4603      	mov	r3, r0
 80017c4:	71bb      	strb	r3, [r7, #6]
 80017c6:	460b      	mov	r3, r1
 80017c8:	717b      	strb	r3, [r7, #5]
 80017ca:	4613      	mov	r3, r2
 80017cc:	713b      	strb	r3, [r7, #4]
    int32_t deltaX = abs(x2 - x1);
 80017ce:	797a      	ldrb	r2, [r7, #5]
 80017d0:	79fb      	ldrb	r3, [r7, #7]
 80017d2:	1ad3      	subs	r3, r2, r3
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	bfb8      	it	lt
 80017d8:	425b      	neglt	r3, r3
 80017da:	61bb      	str	r3, [r7, #24]
    int32_t deltaY = abs(y2 - y1);
 80017dc:	793a      	ldrb	r2, [r7, #4]
 80017de:	79bb      	ldrb	r3, [r7, #6]
 80017e0:	1ad3      	subs	r3, r2, r3
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	bfb8      	it	lt
 80017e6:	425b      	neglt	r3, r3
 80017e8:	617b      	str	r3, [r7, #20]
    int32_t signX = ((x1 < x2) ? 1 : -1);
 80017ea:	79fa      	ldrb	r2, [r7, #7]
 80017ec:	797b      	ldrb	r3, [r7, #5]
 80017ee:	429a      	cmp	r2, r3
 80017f0:	d201      	bcs.n	80017f6 <ssd1306_Line+0x46>
 80017f2:	2301      	movs	r3, #1
 80017f4:	e001      	b.n	80017fa <ssd1306_Line+0x4a>
 80017f6:	f04f 33ff 	mov.w	r3, #4294967295
 80017fa:	613b      	str	r3, [r7, #16]
    int32_t signY = ((y1 < y2) ? 1 : -1);
 80017fc:	79ba      	ldrb	r2, [r7, #6]
 80017fe:	793b      	ldrb	r3, [r7, #4]
 8001800:	429a      	cmp	r2, r3
 8001802:	d201      	bcs.n	8001808 <ssd1306_Line+0x58>
 8001804:	2301      	movs	r3, #1
 8001806:	e001      	b.n	800180c <ssd1306_Line+0x5c>
 8001808:	f04f 33ff 	mov.w	r3, #4294967295
 800180c:	60fb      	str	r3, [r7, #12]
    int32_t error = deltaX - deltaY;
 800180e:	69ba      	ldr	r2, [r7, #24]
 8001810:	697b      	ldr	r3, [r7, #20]
 8001812:	1ad3      	subs	r3, r2, r3
 8001814:	61fb      	str	r3, [r7, #28]
    int32_t error2;
    
    ssd1306_DrawPixel(x2, y2, color);
 8001816:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 800181a:	7939      	ldrb	r1, [r7, #4]
 800181c:	797b      	ldrb	r3, [r7, #5]
 800181e:	4618      	mov	r0, r3
 8001820:	f7ff fea2 	bl	8001568 <ssd1306_DrawPixel>

    while((x1 != x2) || (y1 != y2)) {
 8001824:	e024      	b.n	8001870 <ssd1306_Line+0xc0>
        ssd1306_DrawPixel(x1, y1, color);
 8001826:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 800182a:	79b9      	ldrb	r1, [r7, #6]
 800182c:	79fb      	ldrb	r3, [r7, #7]
 800182e:	4618      	mov	r0, r3
 8001830:	f7ff fe9a 	bl	8001568 <ssd1306_DrawPixel>
        error2 = error * 2;
 8001834:	69fb      	ldr	r3, [r7, #28]
 8001836:	005b      	lsls	r3, r3, #1
 8001838:	60bb      	str	r3, [r7, #8]
        if(error2 > -deltaY) {
 800183a:	697b      	ldr	r3, [r7, #20]
 800183c:	425b      	negs	r3, r3
 800183e:	68ba      	ldr	r2, [r7, #8]
 8001840:	429a      	cmp	r2, r3
 8001842:	dd08      	ble.n	8001856 <ssd1306_Line+0xa6>
            error -= deltaY;
 8001844:	69fa      	ldr	r2, [r7, #28]
 8001846:	697b      	ldr	r3, [r7, #20]
 8001848:	1ad3      	subs	r3, r2, r3
 800184a:	61fb      	str	r3, [r7, #28]
            x1 += signX;
 800184c:	693b      	ldr	r3, [r7, #16]
 800184e:	b2da      	uxtb	r2, r3
 8001850:	79fb      	ldrb	r3, [r7, #7]
 8001852:	4413      	add	r3, r2
 8001854:	71fb      	strb	r3, [r7, #7]
        }
        
        if(error2 < deltaX) {
 8001856:	68ba      	ldr	r2, [r7, #8]
 8001858:	69bb      	ldr	r3, [r7, #24]
 800185a:	429a      	cmp	r2, r3
 800185c:	da08      	bge.n	8001870 <ssd1306_Line+0xc0>
            error += deltaX;
 800185e:	69fa      	ldr	r2, [r7, #28]
 8001860:	69bb      	ldr	r3, [r7, #24]
 8001862:	4413      	add	r3, r2
 8001864:	61fb      	str	r3, [r7, #28]
            y1 += signY;
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	b2da      	uxtb	r2, r3
 800186a:	79bb      	ldrb	r3, [r7, #6]
 800186c:	4413      	add	r3, r2
 800186e:	71bb      	strb	r3, [r7, #6]
    while((x1 != x2) || (y1 != y2)) {
 8001870:	79fa      	ldrb	r2, [r7, #7]
 8001872:	797b      	ldrb	r3, [r7, #5]
 8001874:	429a      	cmp	r2, r3
 8001876:	d1d6      	bne.n	8001826 <ssd1306_Line+0x76>
 8001878:	79ba      	ldrb	r2, [r7, #6]
 800187a:	793b      	ldrb	r3, [r7, #4]
 800187c:	429a      	cmp	r2, r3
 800187e:	d1d2      	bne.n	8001826 <ssd1306_Line+0x76>
        }
    }
    return;
 8001880:	bf00      	nop
}
 8001882:	3724      	adds	r7, #36	@ 0x24
 8001884:	46bd      	mov	sp, r7
 8001886:	bd90      	pop	{r4, r7, pc}

08001888 <ssd1306_Polyline>:

/* Draw polyline */
void ssd1306_Polyline(const SSD1306_VERTEX *par_vertex, uint16_t par_size, SSD1306_COLOR color) {
 8001888:	b590      	push	{r4, r7, lr}
 800188a:	b087      	sub	sp, #28
 800188c:	af02      	add	r7, sp, #8
 800188e:	6078      	str	r0, [r7, #4]
 8001890:	460b      	mov	r3, r1
 8001892:	807b      	strh	r3, [r7, #2]
 8001894:	4613      	mov	r3, r2
 8001896:	707b      	strb	r3, [r7, #1]
    uint16_t i;
    if(par_vertex == NULL) {
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	2b00      	cmp	r3, #0
 800189c:	d02a      	beq.n	80018f4 <ssd1306_Polyline+0x6c>
        return;
    }

    for(i = 1; i < par_size; i++) {
 800189e:	2301      	movs	r3, #1
 80018a0:	81fb      	strh	r3, [r7, #14]
 80018a2:	e022      	b.n	80018ea <ssd1306_Polyline+0x62>
        ssd1306_Line(par_vertex[i - 1].x, par_vertex[i - 1].y, par_vertex[i].x, par_vertex[i].y, color);
 80018a4:	89fb      	ldrh	r3, [r7, #14]
 80018a6:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 80018aa:	3b01      	subs	r3, #1
 80018ac:	005b      	lsls	r3, r3, #1
 80018ae:	687a      	ldr	r2, [r7, #4]
 80018b0:	4413      	add	r3, r2
 80018b2:	7818      	ldrb	r0, [r3, #0]
 80018b4:	89fb      	ldrh	r3, [r7, #14]
 80018b6:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 80018ba:	3b01      	subs	r3, #1
 80018bc:	005b      	lsls	r3, r3, #1
 80018be:	687a      	ldr	r2, [r7, #4]
 80018c0:	4413      	add	r3, r2
 80018c2:	7859      	ldrb	r1, [r3, #1]
 80018c4:	89fb      	ldrh	r3, [r7, #14]
 80018c6:	005b      	lsls	r3, r3, #1
 80018c8:	687a      	ldr	r2, [r7, #4]
 80018ca:	4413      	add	r3, r2
 80018cc:	781c      	ldrb	r4, [r3, #0]
 80018ce:	89fb      	ldrh	r3, [r7, #14]
 80018d0:	005b      	lsls	r3, r3, #1
 80018d2:	687a      	ldr	r2, [r7, #4]
 80018d4:	4413      	add	r3, r2
 80018d6:	785a      	ldrb	r2, [r3, #1]
 80018d8:	787b      	ldrb	r3, [r7, #1]
 80018da:	9300      	str	r3, [sp, #0]
 80018dc:	4613      	mov	r3, r2
 80018de:	4622      	mov	r2, r4
 80018e0:	f7ff ff66 	bl	80017b0 <ssd1306_Line>
    for(i = 1; i < par_size; i++) {
 80018e4:	89fb      	ldrh	r3, [r7, #14]
 80018e6:	3301      	adds	r3, #1
 80018e8:	81fb      	strh	r3, [r7, #14]
 80018ea:	89fa      	ldrh	r2, [r7, #14]
 80018ec:	887b      	ldrh	r3, [r7, #2]
 80018ee:	429a      	cmp	r2, r3
 80018f0:	d3d8      	bcc.n	80018a4 <ssd1306_Polyline+0x1c>
    }

    return;
 80018f2:	e000      	b.n	80018f6 <ssd1306_Polyline+0x6e>
        return;
 80018f4:	bf00      	nop
}
 80018f6:	3714      	adds	r7, #20
 80018f8:	46bd      	mov	sp, r7
 80018fa:	bd90      	pop	{r4, r7, pc}

080018fc <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 80018fc:	b580      	push	{r7, lr}
 80018fe:	b084      	sub	sp, #16
 8001900:	af00      	add	r7, sp, #0
 8001902:	4603      	mov	r3, r0
 8001904:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8001906:	2381      	movs	r3, #129	@ 0x81
 8001908:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 800190a:	7bfb      	ldrb	r3, [r7, #15]
 800190c:	4618      	mov	r0, r3
 800190e:	f7ff fd4f 	bl	80013b0 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8001912:	79fb      	ldrb	r3, [r7, #7]
 8001914:	4618      	mov	r0, r3
 8001916:	f7ff fd4b 	bl	80013b0 <ssd1306_WriteCommand>
}
 800191a:	bf00      	nop
 800191c:	3710      	adds	r7, #16
 800191e:	46bd      	mov	sp, r7
 8001920:	bd80      	pop	{r7, pc}
	...

08001924 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8001924:	b580      	push	{r7, lr}
 8001926:	b084      	sub	sp, #16
 8001928:	af00      	add	r7, sp, #0
 800192a:	4603      	mov	r3, r0
 800192c:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 800192e:	79fb      	ldrb	r3, [r7, #7]
 8001930:	2b00      	cmp	r3, #0
 8001932:	d005      	beq.n	8001940 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8001934:	23af      	movs	r3, #175	@ 0xaf
 8001936:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8001938:	4b08      	ldr	r3, [pc, #32]	@ (800195c <ssd1306_SetDisplayOn+0x38>)
 800193a:	2201      	movs	r2, #1
 800193c:	715a      	strb	r2, [r3, #5]
 800193e:	e004      	b.n	800194a <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8001940:	23ae      	movs	r3, #174	@ 0xae
 8001942:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8001944:	4b05      	ldr	r3, [pc, #20]	@ (800195c <ssd1306_SetDisplayOn+0x38>)
 8001946:	2200      	movs	r2, #0
 8001948:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 800194a:	7bfb      	ldrb	r3, [r7, #15]
 800194c:	4618      	mov	r0, r3
 800194e:	f7ff fd2f 	bl	80013b0 <ssd1306_WriteCommand>
}
 8001952:	bf00      	nop
 8001954:	3710      	adds	r7, #16
 8001956:	46bd      	mov	sp, r7
 8001958:	bd80      	pop	{r7, pc}
 800195a:	bf00      	nop
 800195c:	20000578 	.word	0x20000578

08001960 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001960:	b480      	push	{r7}
 8001962:	b083      	sub	sp, #12
 8001964:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001966:	4b0f      	ldr	r3, [pc, #60]	@ (80019a4 <HAL_MspInit+0x44>)
 8001968:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800196a:	4a0e      	ldr	r2, [pc, #56]	@ (80019a4 <HAL_MspInit+0x44>)
 800196c:	f043 0301 	orr.w	r3, r3, #1
 8001970:	6613      	str	r3, [r2, #96]	@ 0x60
 8001972:	4b0c      	ldr	r3, [pc, #48]	@ (80019a4 <HAL_MspInit+0x44>)
 8001974:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001976:	f003 0301 	and.w	r3, r3, #1
 800197a:	607b      	str	r3, [r7, #4]
 800197c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800197e:	4b09      	ldr	r3, [pc, #36]	@ (80019a4 <HAL_MspInit+0x44>)
 8001980:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001982:	4a08      	ldr	r2, [pc, #32]	@ (80019a4 <HAL_MspInit+0x44>)
 8001984:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001988:	6593      	str	r3, [r2, #88]	@ 0x58
 800198a:	4b06      	ldr	r3, [pc, #24]	@ (80019a4 <HAL_MspInit+0x44>)
 800198c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800198e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001992:	603b      	str	r3, [r7, #0]
 8001994:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001996:	bf00      	nop
 8001998:	370c      	adds	r7, #12
 800199a:	46bd      	mov	sp, r7
 800199c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a0:	4770      	bx	lr
 80019a2:	bf00      	nop
 80019a4:	40021000 	.word	0x40021000

080019a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80019a8:	b480      	push	{r7}
 80019aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80019ac:	bf00      	nop
 80019ae:	e7fd      	b.n	80019ac <NMI_Handler+0x4>

080019b0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80019b0:	b480      	push	{r7}
 80019b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019b4:	bf00      	nop
 80019b6:	e7fd      	b.n	80019b4 <HardFault_Handler+0x4>

080019b8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80019b8:	b480      	push	{r7}
 80019ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019bc:	bf00      	nop
 80019be:	e7fd      	b.n	80019bc <MemManage_Handler+0x4>

080019c0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80019c0:	b480      	push	{r7}
 80019c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019c4:	bf00      	nop
 80019c6:	e7fd      	b.n	80019c4 <BusFault_Handler+0x4>

080019c8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80019c8:	b480      	push	{r7}
 80019ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019cc:	bf00      	nop
 80019ce:	e7fd      	b.n	80019cc <UsageFault_Handler+0x4>

080019d0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80019d0:	b480      	push	{r7}
 80019d2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80019d4:	bf00      	nop
 80019d6:	46bd      	mov	sp, r7
 80019d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019dc:	4770      	bx	lr

080019de <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80019de:	b480      	push	{r7}
 80019e0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80019e2:	bf00      	nop
 80019e4:	46bd      	mov	sp, r7
 80019e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ea:	4770      	bx	lr

080019ec <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80019ec:	b480      	push	{r7}
 80019ee:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80019f0:	bf00      	nop
 80019f2:	46bd      	mov	sp, r7
 80019f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f8:	4770      	bx	lr

080019fa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80019fa:	b580      	push	{r7, lr}
 80019fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80019fe:	f000 fcab 	bl	8002358 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a02:	bf00      	nop
 8001a04:	bd80      	pop	{r7, pc}

08001a06 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001a06:	b580      	push	{r7, lr}
 8001a08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SW_Pin);
 8001a0a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001a0e:	f002 fb7b 	bl	8004108 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001a12:	bf00      	nop
 8001a14:	bd80      	pop	{r7, pc}

08001a16 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001a16:	b480      	push	{r7}
 8001a18:	af00      	add	r7, sp, #0
  return 1;
 8001a1a:	2301      	movs	r3, #1
}
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	46bd      	mov	sp, r7
 8001a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a24:	4770      	bx	lr

08001a26 <_kill>:

int _kill(int pid, int sig)
{
 8001a26:	b580      	push	{r7, lr}
 8001a28:	b082      	sub	sp, #8
 8001a2a:	af00      	add	r7, sp, #0
 8001a2c:	6078      	str	r0, [r7, #4]
 8001a2e:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001a30:	f006 fb06 	bl	8008040 <__errno>
 8001a34:	4603      	mov	r3, r0
 8001a36:	2216      	movs	r2, #22
 8001a38:	601a      	str	r2, [r3, #0]
  return -1;
 8001a3a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001a3e:	4618      	mov	r0, r3
 8001a40:	3708      	adds	r7, #8
 8001a42:	46bd      	mov	sp, r7
 8001a44:	bd80      	pop	{r7, pc}

08001a46 <_exit>:

void _exit (int status)
{
 8001a46:	b580      	push	{r7, lr}
 8001a48:	b082      	sub	sp, #8
 8001a4a:	af00      	add	r7, sp, #0
 8001a4c:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001a4e:	f04f 31ff 	mov.w	r1, #4294967295
 8001a52:	6878      	ldr	r0, [r7, #4]
 8001a54:	f7ff ffe7 	bl	8001a26 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001a58:	bf00      	nop
 8001a5a:	e7fd      	b.n	8001a58 <_exit+0x12>

08001a5c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b086      	sub	sp, #24
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	60f8      	str	r0, [r7, #12]
 8001a64:	60b9      	str	r1, [r7, #8]
 8001a66:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a68:	2300      	movs	r3, #0
 8001a6a:	617b      	str	r3, [r7, #20]
 8001a6c:	e00a      	b.n	8001a84 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001a6e:	f3af 8000 	nop.w
 8001a72:	4601      	mov	r1, r0
 8001a74:	68bb      	ldr	r3, [r7, #8]
 8001a76:	1c5a      	adds	r2, r3, #1
 8001a78:	60ba      	str	r2, [r7, #8]
 8001a7a:	b2ca      	uxtb	r2, r1
 8001a7c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001a7e:	697b      	ldr	r3, [r7, #20]
 8001a80:	3301      	adds	r3, #1
 8001a82:	617b      	str	r3, [r7, #20]
 8001a84:	697a      	ldr	r2, [r7, #20]
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	429a      	cmp	r2, r3
 8001a8a:	dbf0      	blt.n	8001a6e <_read+0x12>
  }

  return len;
 8001a8c:	687b      	ldr	r3, [r7, #4]
}
 8001a8e:	4618      	mov	r0, r3
 8001a90:	3718      	adds	r7, #24
 8001a92:	46bd      	mov	sp, r7
 8001a94:	bd80      	pop	{r7, pc}

08001a96 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001a96:	b580      	push	{r7, lr}
 8001a98:	b086      	sub	sp, #24
 8001a9a:	af00      	add	r7, sp, #0
 8001a9c:	60f8      	str	r0, [r7, #12]
 8001a9e:	60b9      	str	r1, [r7, #8]
 8001aa0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	617b      	str	r3, [r7, #20]
 8001aa6:	e009      	b.n	8001abc <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001aa8:	68bb      	ldr	r3, [r7, #8]
 8001aaa:	1c5a      	adds	r2, r3, #1
 8001aac:	60ba      	str	r2, [r7, #8]
 8001aae:	781b      	ldrb	r3, [r3, #0]
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ab6:	697b      	ldr	r3, [r7, #20]
 8001ab8:	3301      	adds	r3, #1
 8001aba:	617b      	str	r3, [r7, #20]
 8001abc:	697a      	ldr	r2, [r7, #20]
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	429a      	cmp	r2, r3
 8001ac2:	dbf1      	blt.n	8001aa8 <_write+0x12>
  }
  return len;
 8001ac4:	687b      	ldr	r3, [r7, #4]
}
 8001ac6:	4618      	mov	r0, r3
 8001ac8:	3718      	adds	r7, #24
 8001aca:	46bd      	mov	sp, r7
 8001acc:	bd80      	pop	{r7, pc}

08001ace <_close>:

int _close(int file)
{
 8001ace:	b480      	push	{r7}
 8001ad0:	b083      	sub	sp, #12
 8001ad2:	af00      	add	r7, sp, #0
 8001ad4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001ad6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ada:	4618      	mov	r0, r3
 8001adc:	370c      	adds	r7, #12
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae4:	4770      	bx	lr

08001ae6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001ae6:	b480      	push	{r7}
 8001ae8:	b083      	sub	sp, #12
 8001aea:	af00      	add	r7, sp, #0
 8001aec:	6078      	str	r0, [r7, #4]
 8001aee:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001af0:	683b      	ldr	r3, [r7, #0]
 8001af2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001af6:	605a      	str	r2, [r3, #4]
  return 0;
 8001af8:	2300      	movs	r3, #0
}
 8001afa:	4618      	mov	r0, r3
 8001afc:	370c      	adds	r7, #12
 8001afe:	46bd      	mov	sp, r7
 8001b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b04:	4770      	bx	lr

08001b06 <_isatty>:

int _isatty(int file)
{
 8001b06:	b480      	push	{r7}
 8001b08:	b083      	sub	sp, #12
 8001b0a:	af00      	add	r7, sp, #0
 8001b0c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001b0e:	2301      	movs	r3, #1
}
 8001b10:	4618      	mov	r0, r3
 8001b12:	370c      	adds	r7, #12
 8001b14:	46bd      	mov	sp, r7
 8001b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1a:	4770      	bx	lr

08001b1c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b1c:	b480      	push	{r7}
 8001b1e:	b085      	sub	sp, #20
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	60f8      	str	r0, [r7, #12]
 8001b24:	60b9      	str	r1, [r7, #8]
 8001b26:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001b28:	2300      	movs	r3, #0
}
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	3714      	adds	r7, #20
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b34:	4770      	bx	lr
	...

08001b38 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b086      	sub	sp, #24
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001b40:	4a14      	ldr	r2, [pc, #80]	@ (8001b94 <_sbrk+0x5c>)
 8001b42:	4b15      	ldr	r3, [pc, #84]	@ (8001b98 <_sbrk+0x60>)
 8001b44:	1ad3      	subs	r3, r2, r3
 8001b46:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001b48:	697b      	ldr	r3, [r7, #20]
 8001b4a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001b4c:	4b13      	ldr	r3, [pc, #76]	@ (8001b9c <_sbrk+0x64>)
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d102      	bne.n	8001b5a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001b54:	4b11      	ldr	r3, [pc, #68]	@ (8001b9c <_sbrk+0x64>)
 8001b56:	4a12      	ldr	r2, [pc, #72]	@ (8001ba0 <_sbrk+0x68>)
 8001b58:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001b5a:	4b10      	ldr	r3, [pc, #64]	@ (8001b9c <_sbrk+0x64>)
 8001b5c:	681a      	ldr	r2, [r3, #0]
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	4413      	add	r3, r2
 8001b62:	693a      	ldr	r2, [r7, #16]
 8001b64:	429a      	cmp	r2, r3
 8001b66:	d207      	bcs.n	8001b78 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001b68:	f006 fa6a 	bl	8008040 <__errno>
 8001b6c:	4603      	mov	r3, r0
 8001b6e:	220c      	movs	r2, #12
 8001b70:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001b72:	f04f 33ff 	mov.w	r3, #4294967295
 8001b76:	e009      	b.n	8001b8c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001b78:	4b08      	ldr	r3, [pc, #32]	@ (8001b9c <_sbrk+0x64>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001b7e:	4b07      	ldr	r3, [pc, #28]	@ (8001b9c <_sbrk+0x64>)
 8001b80:	681a      	ldr	r2, [r3, #0]
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	4413      	add	r3, r2
 8001b86:	4a05      	ldr	r2, [pc, #20]	@ (8001b9c <_sbrk+0x64>)
 8001b88:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001b8a:	68fb      	ldr	r3, [r7, #12]
}
 8001b8c:	4618      	mov	r0, r3
 8001b8e:	3718      	adds	r7, #24
 8001b90:	46bd      	mov	sp, r7
 8001b92:	bd80      	pop	{r7, pc}
 8001b94:	20018000 	.word	0x20018000
 8001b98:	00000400 	.word	0x00000400
 8001b9c:	20000580 	.word	0x20000580
 8001ba0:	20000800 	.word	0x20000800

08001ba4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001ba8:	4b06      	ldr	r3, [pc, #24]	@ (8001bc4 <SystemInit+0x20>)
 8001baa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001bae:	4a05      	ldr	r2, [pc, #20]	@ (8001bc4 <SystemInit+0x20>)
 8001bb0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001bb4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001bb8:	bf00      	nop
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc0:	4770      	bx	lr
 8001bc2:	bf00      	nop
 8001bc4:	e000ed00 	.word	0xe000ed00

08001bc8 <MX_TIM3_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim16;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b08e      	sub	sp, #56	@ 0x38
 8001bcc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001bce:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	601a      	str	r2, [r3, #0]
 8001bd6:	605a      	str	r2, [r3, #4]
 8001bd8:	609a      	str	r2, [r3, #8]
 8001bda:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bdc:	f107 031c 	add.w	r3, r7, #28
 8001be0:	2200      	movs	r2, #0
 8001be2:	601a      	str	r2, [r3, #0]
 8001be4:	605a      	str	r2, [r3, #4]
 8001be6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001be8:	463b      	mov	r3, r7
 8001bea:	2200      	movs	r2, #0
 8001bec:	601a      	str	r2, [r3, #0]
 8001bee:	605a      	str	r2, [r3, #4]
 8001bf0:	609a      	str	r2, [r3, #8]
 8001bf2:	60da      	str	r2, [r3, #12]
 8001bf4:	611a      	str	r2, [r3, #16]
 8001bf6:	615a      	str	r2, [r3, #20]
 8001bf8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001bfa:	4b38      	ldr	r3, [pc, #224]	@ (8001cdc <MX_TIM3_Init+0x114>)
 8001bfc:	4a38      	ldr	r2, [pc, #224]	@ (8001ce0 <MX_TIM3_Init+0x118>)
 8001bfe:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 79;
 8001c00:	4b36      	ldr	r3, [pc, #216]	@ (8001cdc <MX_TIM3_Init+0x114>)
 8001c02:	224f      	movs	r2, #79	@ 0x4f
 8001c04:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c06:	4b35      	ldr	r3, [pc, #212]	@ (8001cdc <MX_TIM3_Init+0x114>)
 8001c08:	2200      	movs	r2, #0
 8001c0a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 8001c0c:	4b33      	ldr	r3, [pc, #204]	@ (8001cdc <MX_TIM3_Init+0x114>)
 8001c0e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001c12:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c14:	4b31      	ldr	r3, [pc, #196]	@ (8001cdc <MX_TIM3_Init+0x114>)
 8001c16:	2200      	movs	r2, #0
 8001c18:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001c1a:	4b30      	ldr	r3, [pc, #192]	@ (8001cdc <MX_TIM3_Init+0x114>)
 8001c1c:	2280      	movs	r2, #128	@ 0x80
 8001c1e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001c20:	482e      	ldr	r0, [pc, #184]	@ (8001cdc <MX_TIM3_Init+0x114>)
 8001c22:	f004 fa5f 	bl	80060e4 <HAL_TIM_Base_Init>
 8001c26:	4603      	mov	r3, r0
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d001      	beq.n	8001c30 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8001c2c:	f7ff f91a 	bl	8000e64 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c30:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001c34:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001c36:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001c3a:	4619      	mov	r1, r3
 8001c3c:	4827      	ldr	r0, [pc, #156]	@ (8001cdc <MX_TIM3_Init+0x114>)
 8001c3e:	f004 fd23 	bl	8006688 <HAL_TIM_ConfigClockSource>
 8001c42:	4603      	mov	r3, r0
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d001      	beq.n	8001c4c <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8001c48:	f7ff f90c 	bl	8000e64 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001c4c:	4823      	ldr	r0, [pc, #140]	@ (8001cdc <MX_TIM3_Init+0x114>)
 8001c4e:	f004 faa0 	bl	8006192 <HAL_TIM_PWM_Init>
 8001c52:	4603      	mov	r3, r0
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d001      	beq.n	8001c5c <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8001c58:	f7ff f904 	bl	8000e64 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c60:	2300      	movs	r3, #0
 8001c62:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001c64:	f107 031c 	add.w	r3, r7, #28
 8001c68:	4619      	mov	r1, r3
 8001c6a:	481c      	ldr	r0, [pc, #112]	@ (8001cdc <MX_TIM3_Init+0x114>)
 8001c6c:	f005 fa48 	bl	8007100 <HAL_TIMEx_MasterConfigSynchronization>
 8001c70:	4603      	mov	r3, r0
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d001      	beq.n	8001c7a <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 8001c76:	f7ff f8f5 	bl	8000e64 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001c7a:	2360      	movs	r3, #96	@ 0x60
 8001c7c:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001c7e:	2300      	movs	r3, #0
 8001c80:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001c82:	2300      	movs	r3, #0
 8001c84:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001c86:	2300      	movs	r3, #0
 8001c88:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001c8a:	463b      	mov	r3, r7
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	4619      	mov	r1, r3
 8001c90:	4812      	ldr	r0, [pc, #72]	@ (8001cdc <MX_TIM3_Init+0x114>)
 8001c92:	f004 fbe5 	bl	8006460 <HAL_TIM_PWM_ConfigChannel>
 8001c96:	4603      	mov	r3, r0
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	d001      	beq.n	8001ca0 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8001c9c:	f7ff f8e2 	bl	8000e64 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001ca0:	463b      	mov	r3, r7
 8001ca2:	2204      	movs	r2, #4
 8001ca4:	4619      	mov	r1, r3
 8001ca6:	480d      	ldr	r0, [pc, #52]	@ (8001cdc <MX_TIM3_Init+0x114>)
 8001ca8:	f004 fbda 	bl	8006460 <HAL_TIM_PWM_ConfigChannel>
 8001cac:	4603      	mov	r3, r0
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d001      	beq.n	8001cb6 <MX_TIM3_Init+0xee>
  {
    Error_Handler();
 8001cb2:	f7ff f8d7 	bl	8000e64 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001cb6:	463b      	mov	r3, r7
 8001cb8:	2208      	movs	r2, #8
 8001cba:	4619      	mov	r1, r3
 8001cbc:	4807      	ldr	r0, [pc, #28]	@ (8001cdc <MX_TIM3_Init+0x114>)
 8001cbe:	f004 fbcf 	bl	8006460 <HAL_TIM_PWM_ConfigChannel>
 8001cc2:	4603      	mov	r3, r0
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d001      	beq.n	8001ccc <MX_TIM3_Init+0x104>
  {
    Error_Handler();
 8001cc8:	f7ff f8cc 	bl	8000e64 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001ccc:	4803      	ldr	r0, [pc, #12]	@ (8001cdc <MX_TIM3_Init+0x114>)
 8001cce:	f000 f863 	bl	8001d98 <HAL_TIM_MspPostInit>

}
 8001cd2:	bf00      	nop
 8001cd4:	3738      	adds	r7, #56	@ 0x38
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	bd80      	pop	{r7, pc}
 8001cda:	bf00      	nop
 8001cdc:	20000584 	.word	0x20000584
 8001ce0:	40000400 	.word	0x40000400

08001ce4 <MX_TIM16_Init>:
/* TIM16 init function */
void MX_TIM16_Init(void)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8001ce8:	4b0f      	ldr	r3, [pc, #60]	@ (8001d28 <MX_TIM16_Init+0x44>)
 8001cea:	4a10      	ldr	r2, [pc, #64]	@ (8001d2c <MX_TIM16_Init+0x48>)
 8001cec:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 79;
 8001cee:	4b0e      	ldr	r3, [pc, #56]	@ (8001d28 <MX_TIM16_Init+0x44>)
 8001cf0:	224f      	movs	r2, #79	@ 0x4f
 8001cf2:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cf4:	4b0c      	ldr	r3, [pc, #48]	@ (8001d28 <MX_TIM16_Init+0x44>)
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 9999;
 8001cfa:	4b0b      	ldr	r3, [pc, #44]	@ (8001d28 <MX_TIM16_Init+0x44>)
 8001cfc:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001d00:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d02:	4b09      	ldr	r3, [pc, #36]	@ (8001d28 <MX_TIM16_Init+0x44>)
 8001d04:	2200      	movs	r2, #0
 8001d06:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8001d08:	4b07      	ldr	r3, [pc, #28]	@ (8001d28 <MX_TIM16_Init+0x44>)
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d0e:	4b06      	ldr	r3, [pc, #24]	@ (8001d28 <MX_TIM16_Init+0x44>)
 8001d10:	2200      	movs	r2, #0
 8001d12:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8001d14:	4804      	ldr	r0, [pc, #16]	@ (8001d28 <MX_TIM16_Init+0x44>)
 8001d16:	f004 f9e5 	bl	80060e4 <HAL_TIM_Base_Init>
 8001d1a:	4603      	mov	r3, r0
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d001      	beq.n	8001d24 <MX_TIM16_Init+0x40>
  {
    Error_Handler();
 8001d20:	f7ff f8a0 	bl	8000e64 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 8001d24:	bf00      	nop
 8001d26:	bd80      	pop	{r7, pc}
 8001d28:	200005d0 	.word	0x200005d0
 8001d2c:	40014400 	.word	0x40014400

08001d30 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001d30:	b480      	push	{r7}
 8001d32:	b085      	sub	sp, #20
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	4a13      	ldr	r2, [pc, #76]	@ (8001d8c <HAL_TIM_Base_MspInit+0x5c>)
 8001d3e:	4293      	cmp	r3, r2
 8001d40:	d10c      	bne.n	8001d5c <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001d42:	4b13      	ldr	r3, [pc, #76]	@ (8001d90 <HAL_TIM_Base_MspInit+0x60>)
 8001d44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d46:	4a12      	ldr	r2, [pc, #72]	@ (8001d90 <HAL_TIM_Base_MspInit+0x60>)
 8001d48:	f043 0302 	orr.w	r3, r3, #2
 8001d4c:	6593      	str	r3, [r2, #88]	@ 0x58
 8001d4e:	4b10      	ldr	r3, [pc, #64]	@ (8001d90 <HAL_TIM_Base_MspInit+0x60>)
 8001d50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d52:	f003 0302 	and.w	r3, r3, #2
 8001d56:	60fb      	str	r3, [r7, #12]
 8001d58:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM16_CLK_ENABLE();
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }
}
 8001d5a:	e010      	b.n	8001d7e <HAL_TIM_Base_MspInit+0x4e>
  else if(tim_baseHandle->Instance==TIM16)
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	4a0c      	ldr	r2, [pc, #48]	@ (8001d94 <HAL_TIM_Base_MspInit+0x64>)
 8001d62:	4293      	cmp	r3, r2
 8001d64:	d10b      	bne.n	8001d7e <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8001d66:	4b0a      	ldr	r3, [pc, #40]	@ (8001d90 <HAL_TIM_Base_MspInit+0x60>)
 8001d68:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d6a:	4a09      	ldr	r2, [pc, #36]	@ (8001d90 <HAL_TIM_Base_MspInit+0x60>)
 8001d6c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001d70:	6613      	str	r3, [r2, #96]	@ 0x60
 8001d72:	4b07      	ldr	r3, [pc, #28]	@ (8001d90 <HAL_TIM_Base_MspInit+0x60>)
 8001d74:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d7a:	60bb      	str	r3, [r7, #8]
 8001d7c:	68bb      	ldr	r3, [r7, #8]
}
 8001d7e:	bf00      	nop
 8001d80:	3714      	adds	r7, #20
 8001d82:	46bd      	mov	sp, r7
 8001d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d88:	4770      	bx	lr
 8001d8a:	bf00      	nop
 8001d8c:	40000400 	.word	0x40000400
 8001d90:	40021000 	.word	0x40021000
 8001d94:	40014400 	.word	0x40014400

08001d98 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	b08a      	sub	sp, #40	@ 0x28
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001da0:	f107 0314 	add.w	r3, r7, #20
 8001da4:	2200      	movs	r2, #0
 8001da6:	601a      	str	r2, [r3, #0]
 8001da8:	605a      	str	r2, [r3, #4]
 8001daa:	609a      	str	r2, [r3, #8]
 8001dac:	60da      	str	r2, [r3, #12]
 8001dae:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	4a1f      	ldr	r2, [pc, #124]	@ (8001e34 <HAL_TIM_MspPostInit+0x9c>)
 8001db6:	4293      	cmp	r3, r2
 8001db8:	d138      	bne.n	8001e2c <HAL_TIM_MspPostInit+0x94>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dba:	4b1f      	ldr	r3, [pc, #124]	@ (8001e38 <HAL_TIM_MspPostInit+0xa0>)
 8001dbc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001dbe:	4a1e      	ldr	r2, [pc, #120]	@ (8001e38 <HAL_TIM_MspPostInit+0xa0>)
 8001dc0:	f043 0301 	orr.w	r3, r3, #1
 8001dc4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001dc6:	4b1c      	ldr	r3, [pc, #112]	@ (8001e38 <HAL_TIM_MspPostInit+0xa0>)
 8001dc8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001dca:	f003 0301 	and.w	r3, r3, #1
 8001dce:	613b      	str	r3, [r7, #16]
 8001dd0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001dd2:	4b19      	ldr	r3, [pc, #100]	@ (8001e38 <HAL_TIM_MspPostInit+0xa0>)
 8001dd4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001dd6:	4a18      	ldr	r2, [pc, #96]	@ (8001e38 <HAL_TIM_MspPostInit+0xa0>)
 8001dd8:	f043 0302 	orr.w	r3, r3, #2
 8001ddc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001dde:	4b16      	ldr	r3, [pc, #88]	@ (8001e38 <HAL_TIM_MspPostInit+0xa0>)
 8001de0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001de2:	f003 0302 	and.w	r3, r3, #2
 8001de6:	60fb      	str	r3, [r7, #12]
 8001de8:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    PB0     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001dea:	23c0      	movs	r3, #192	@ 0xc0
 8001dec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dee:	2302      	movs	r3, #2
 8001df0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001df2:	2300      	movs	r3, #0
 8001df4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001df6:	2300      	movs	r3, #0
 8001df8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001dfa:	2302      	movs	r3, #2
 8001dfc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dfe:	f107 0314 	add.w	r3, r7, #20
 8001e02:	4619      	mov	r1, r3
 8001e04:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001e08:	f001 ffbc 	bl	8003d84 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001e0c:	2301      	movs	r3, #1
 8001e0e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e10:	2302      	movs	r3, #2
 8001e12:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e14:	2300      	movs	r3, #0
 8001e16:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e18:	2300      	movs	r3, #0
 8001e1a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001e1c:	2302      	movs	r3, #2
 8001e1e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e20:	f107 0314 	add.w	r3, r7, #20
 8001e24:	4619      	mov	r1, r3
 8001e26:	4805      	ldr	r0, [pc, #20]	@ (8001e3c <HAL_TIM_MspPostInit+0xa4>)
 8001e28:	f001 ffac 	bl	8003d84 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001e2c:	bf00      	nop
 8001e2e:	3728      	adds	r7, #40	@ 0x28
 8001e30:	46bd      	mov	sp, r7
 8001e32:	bd80      	pop	{r7, pc}
 8001e34:	40000400 	.word	0x40000400
 8001e38:	40021000 	.word	0x40021000
 8001e3c:	48000400 	.word	0x48000400

08001e40 <ui_rgb_process_joystick>:
    ui_color_state_t *ui,
    joy_event evt,
    uint32_t now,
	ui_menu_page page)

{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b086      	sub	sp, #24
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	60f8      	str	r0, [r7, #12]
 8001e48:	607a      	str	r2, [r7, #4]
 8001e4a:	461a      	mov	r2, r3
 8001e4c:	460b      	mov	r3, r1
 8001e4e:	72fb      	strb	r3, [r7, #11]
 8001e50:	4613      	mov	r3, r2
 8001e52:	72bb      	strb	r3, [r7, #10]
	if (page == UI_RGB)
 8001e54:	7abb      	ldrb	r3, [r7, #10]
 8001e56:	2b01      	cmp	r3, #1
 8001e58:	d16a      	bne.n	8001f30 <ui_rgb_process_joystick+0xf0>
{
    static joy_event last_evt = JOY_EVT_NONE;
    static uint32_t last_repeat = 0;
    static uint32_t last_activity = 0;

    bool horiz = (evt == JOY_EVT_RIGHT || evt == JOY_EVT_LEFT);
 8001e5a:	7afb      	ldrb	r3, [r7, #11]
 8001e5c:	2b02      	cmp	r3, #2
 8001e5e:	d002      	beq.n	8001e66 <ui_rgb_process_joystick+0x26>
 8001e60:	7afb      	ldrb	r3, [r7, #11]
 8001e62:	2b01      	cmp	r3, #1
 8001e64:	d101      	bne.n	8001e6a <ui_rgb_process_joystick+0x2a>
 8001e66:	2301      	movs	r3, #1
 8001e68:	e000      	b.n	8001e6c <ui_rgb_process_joystick+0x2c>
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	75fb      	strb	r3, [r7, #23]
 8001e6e:	7dfb      	ldrb	r3, [r7, #23]
 8001e70:	f003 0301 	and.w	r3, r3, #1
 8001e74:	75fb      	strb	r3, [r7, #23]
    bool vert  = (evt == JOY_EVT_UP    || evt == JOY_EVT_DOWN);
 8001e76:	7afb      	ldrb	r3, [r7, #11]
 8001e78:	2b03      	cmp	r3, #3
 8001e7a:	d002      	beq.n	8001e82 <ui_rgb_process_joystick+0x42>
 8001e7c:	7afb      	ldrb	r3, [r7, #11]
 8001e7e:	2b04      	cmp	r3, #4
 8001e80:	d101      	bne.n	8001e86 <ui_rgb_process_joystick+0x46>
 8001e82:	2301      	movs	r3, #1
 8001e84:	e000      	b.n	8001e88 <ui_rgb_process_joystick+0x48>
 8001e86:	2300      	movs	r3, #0
 8001e88:	75bb      	strb	r3, [r7, #22]
 8001e8a:	7dbb      	ldrb	r3, [r7, #22]
 8001e8c:	f003 0301 	and.w	r3, r3, #1
 8001e90:	75bb      	strb	r3, [r7, #22]

    /* --- idle --- */
    if (evt == JOY_EVT_NONE)
 8001e92:	7afb      	ldrb	r3, [r7, #11]
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d115      	bne.n	8001ec4 <ui_rgb_process_joystick+0x84>
    {
        if (last_activity && (now - last_activity) >= 3000)
 8001e98:	4b27      	ldr	r3, [pc, #156]	@ (8001f38 <ui_rgb_process_joystick+0xf8>)
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d00d      	beq.n	8001ebc <ui_rgb_process_joystick+0x7c>
 8001ea0:	4b25      	ldr	r3, [pc, #148]	@ (8001f38 <ui_rgb_process_joystick+0xf8>)
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	687a      	ldr	r2, [r7, #4]
 8001ea6:	1ad3      	subs	r3, r2, r3
 8001ea8:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 8001eac:	4293      	cmp	r3, r2
 8001eae:	d905      	bls.n	8001ebc <ui_rgb_process_joystick+0x7c>
        {
            ui->selected = UI_NONE;
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	2200      	movs	r2, #0
 8001eb4:	701a      	strb	r2, [r3, #0]
            last_activity = 0;
 8001eb6:	4b20      	ldr	r3, [pc, #128]	@ (8001f38 <ui_rgb_process_joystick+0xf8>)
 8001eb8:	2200      	movs	r2, #0
 8001eba:	601a      	str	r2, [r3, #0]
        }
        last_evt = evt;
 8001ebc:	4a1f      	ldr	r2, [pc, #124]	@ (8001f3c <ui_rgb_process_joystick+0xfc>)
 8001ebe:	7afb      	ldrb	r3, [r7, #11]
 8001ec0:	7013      	strb	r3, [r2, #0]
        return;
 8001ec2:	e036      	b.n	8001f32 <ui_rgb_process_joystick+0xf2>
    }

    last_activity = now;
 8001ec4:	4a1c      	ldr	r2, [pc, #112]	@ (8001f38 <ui_rgb_process_joystick+0xf8>)
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	6013      	str	r3, [r2, #0]

    /* --- nowy kierunek --- */
    if (evt != last_evt)
 8001eca:	4b1c      	ldr	r3, [pc, #112]	@ (8001f3c <ui_rgb_process_joystick+0xfc>)
 8001ecc:	781b      	ldrb	r3, [r3, #0]
 8001ece:	7afa      	ldrb	r2, [r7, #11]
 8001ed0:	429a      	cmp	r2, r3
 8001ed2:	d011      	beq.n	8001ef8 <ui_rgb_process_joystick+0xb8>
    {
        last_evt = evt;
 8001ed4:	4a19      	ldr	r2, [pc, #100]	@ (8001f3c <ui_rgb_process_joystick+0xfc>)
 8001ed6:	7afb      	ldrb	r3, [r7, #11]
 8001ed8:	7013      	strb	r3, [r2, #0]
        last_repeat = now;
 8001eda:	4a19      	ldr	r2, [pc, #100]	@ (8001f40 <ui_rgb_process_joystick+0x100>)
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	6013      	str	r3, [r2, #0]

        ui_rgb_handle_navigation(ui, evt, now);
 8001ee0:	7afb      	ldrb	r3, [r7, #11]
 8001ee2:	687a      	ldr	r2, [r7, #4]
 8001ee4:	4619      	mov	r1, r3
 8001ee6:	68f8      	ldr	r0, [r7, #12]
 8001ee8:	f000 f82c 	bl	8001f44 <ui_rgb_handle_navigation>
        ui_rgb_handle_value(ui, evt);
 8001eec:	7afb      	ldrb	r3, [r7, #11]
 8001eee:	4619      	mov	r1, r3
 8001ef0:	68f8      	ldr	r0, [r7, #12]
 8001ef2:	f000 f855 	bl	8001fa0 <ui_rgb_handle_value>
        return;
 8001ef6:	e01c      	b.n	8001f32 <ui_rgb_process_joystick+0xf2>
    }

    /* --- utrzymanie kierunku --- */
	if (horiz || (vert && (now - last_repeat) >= 300)) {
 8001ef8:	7dfb      	ldrb	r3, [r7, #23]
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d109      	bne.n	8001f12 <ui_rgb_process_joystick+0xd2>
 8001efe:	7dbb      	ldrb	r3, [r7, #22]
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d016      	beq.n	8001f32 <ui_rgb_process_joystick+0xf2>
 8001f04:	4b0e      	ldr	r3, [pc, #56]	@ (8001f40 <ui_rgb_process_joystick+0x100>)
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	687a      	ldr	r2, [r7, #4]
 8001f0a:	1ad3      	subs	r3, r2, r3
 8001f0c:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8001f10:	d30f      	bcc.n	8001f32 <ui_rgb_process_joystick+0xf2>
		last_repeat = now;
 8001f12:	4a0b      	ldr	r2, [pc, #44]	@ (8001f40 <ui_rgb_process_joystick+0x100>)
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	6013      	str	r3, [r2, #0]
		ui_rgb_handle_navigation(ui, evt, now);
 8001f18:	7afb      	ldrb	r3, [r7, #11]
 8001f1a:	687a      	ldr	r2, [r7, #4]
 8001f1c:	4619      	mov	r1, r3
 8001f1e:	68f8      	ldr	r0, [r7, #12]
 8001f20:	f000 f810 	bl	8001f44 <ui_rgb_handle_navigation>
		ui_rgb_handle_value(ui, evt);
 8001f24:	7afb      	ldrb	r3, [r7, #11]
 8001f26:	4619      	mov	r1, r3
 8001f28:	68f8      	ldr	r0, [r7, #12]
 8001f2a:	f000 f839 	bl	8001fa0 <ui_rgb_handle_value>
 8001f2e:	e000      	b.n	8001f32 <ui_rgb_process_joystick+0xf2>
	}
}
	else
		return;
 8001f30:	bf00      	nop

}
 8001f32:	3718      	adds	r7, #24
 8001f34:	46bd      	mov	sp, r7
 8001f36:	bd80      	pop	{r7, pc}
 8001f38:	2000061c 	.word	0x2000061c
 8001f3c:	20000620 	.word	0x20000620
 8001f40:	20000624 	.word	0x20000624

08001f44 <ui_rgb_handle_navigation>:
/* UP / DOWN  zmiana zaznaczenia */
void ui_rgb_handle_navigation(
    ui_color_state_t *ui,
    joy_event evt,
    uint32_t now)
{
 8001f44:	b480      	push	{r7}
 8001f46:	b085      	sub	sp, #20
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	60f8      	str	r0, [r7, #12]
 8001f4c:	460b      	mov	r3, r1
 8001f4e:	607a      	str	r2, [r7, #4]
 8001f50:	72fb      	strb	r3, [r7, #11]

    switch (evt)
 8001f52:	7afb      	ldrb	r3, [r7, #11]
 8001f54:	2b03      	cmp	r3, #3
 8001f56:	d00f      	beq.n	8001f78 <ui_rgb_handle_navigation+0x34>
 8001f58:	2b04      	cmp	r3, #4
 8001f5a:	d11a      	bne.n	8001f92 <ui_rgb_handle_navigation+0x4e>
    {
        case JOY_EVT_DOWN:
            ui->selected = (ui->selected + 1) % UI_STATE_MAX;
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	781b      	ldrb	r3, [r3, #0]
 8001f60:	3301      	adds	r3, #1
 8001f62:	425a      	negs	r2, r3
 8001f64:	f003 0303 	and.w	r3, r3, #3
 8001f68:	f002 0203 	and.w	r2, r2, #3
 8001f6c:	bf58      	it	pl
 8001f6e:	4253      	negpl	r3, r2
 8001f70:	b2da      	uxtb	r2, r3
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	701a      	strb	r2, [r3, #0]
            break;
 8001f76:	e00d      	b.n	8001f94 <ui_rgb_handle_navigation+0x50>

        case JOY_EVT_UP:
            ui->selected = (ui->selected == 0)
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	781b      	ldrb	r3, [r3, #0]
                            ? UI_STATE_MAX - 1
                            : ui->selected - 1;
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d004      	beq.n	8001f8a <ui_rgb_handle_navigation+0x46>
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	781b      	ldrb	r3, [r3, #0]
 8001f84:	3b01      	subs	r3, #1
 8001f86:	b2da      	uxtb	r2, r3
 8001f88:	e000      	b.n	8001f8c <ui_rgb_handle_navigation+0x48>
 8001f8a:	2203      	movs	r2, #3
            ui->selected = (ui->selected == 0)
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	701a      	strb	r2, [r3, #0]
            break;
 8001f90:	e000      	b.n	8001f94 <ui_rgb_handle_navigation+0x50>

        default:
            break;
 8001f92:	bf00      	nop
    }
}
 8001f94:	bf00      	nop
 8001f96:	3714      	adds	r7, #20
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9e:	4770      	bx	lr

08001fa0 <ui_rgb_handle_value>:

/* LEFT / RIGHT  zmiana wartoci procentowej */
void ui_rgb_handle_value(ui_color_state_t *ui, joy_event evt)
{
 8001fa0:	b480      	push	{r7}
 8001fa2:	b083      	sub	sp, #12
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	6078      	str	r0, [r7, #4]
 8001fa8:	460b      	mov	r3, r1
 8001faa:	70fb      	strb	r3, [r7, #3]
    switch (evt)
 8001fac:	78fb      	ldrb	r3, [r7, #3]
 8001fae:	2b01      	cmp	r3, #1
 8001fb0:	d02c      	beq.n	800200c <ui_rgb_handle_value+0x6c>
 8001fb2:	2b02      	cmp	r3, #2
 8001fb4:	d155      	bne.n	8002062 <ui_rgb_handle_value+0xc2>
    {
        case JOY_EVT_RIGHT:
            if (ui->selected == UI_RED   && ui->r < 100) ui->r++;
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	781b      	ldrb	r3, [r3, #0]
 8001fba:	2b01      	cmp	r3, #1
 8001fbc:	d109      	bne.n	8001fd2 <ui_rgb_handle_value+0x32>
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	785b      	ldrb	r3, [r3, #1]
 8001fc2:	2b63      	cmp	r3, #99	@ 0x63
 8001fc4:	d805      	bhi.n	8001fd2 <ui_rgb_handle_value+0x32>
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	785b      	ldrb	r3, [r3, #1]
 8001fca:	3301      	adds	r3, #1
 8001fcc:	b2da      	uxtb	r2, r3
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	705a      	strb	r2, [r3, #1]
            if (ui->selected == UI_GREEN && ui->g < 100) ui->g++;
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	781b      	ldrb	r3, [r3, #0]
 8001fd6:	2b02      	cmp	r3, #2
 8001fd8:	d109      	bne.n	8001fee <ui_rgb_handle_value+0x4e>
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	789b      	ldrb	r3, [r3, #2]
 8001fde:	2b63      	cmp	r3, #99	@ 0x63
 8001fe0:	d805      	bhi.n	8001fee <ui_rgb_handle_value+0x4e>
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	789b      	ldrb	r3, [r3, #2]
 8001fe6:	3301      	adds	r3, #1
 8001fe8:	b2da      	uxtb	r2, r3
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	709a      	strb	r2, [r3, #2]
            if (ui->selected == UI_BLUE  && ui->b < 100) ui->b++;
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	781b      	ldrb	r3, [r3, #0]
 8001ff2:	2b03      	cmp	r3, #3
 8001ff4:	d137      	bne.n	8002066 <ui_rgb_handle_value+0xc6>
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	78db      	ldrb	r3, [r3, #3]
 8001ffa:	2b63      	cmp	r3, #99	@ 0x63
 8001ffc:	d833      	bhi.n	8002066 <ui_rgb_handle_value+0xc6>
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	78db      	ldrb	r3, [r3, #3]
 8002002:	3301      	adds	r3, #1
 8002004:	b2da      	uxtb	r2, r3
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	70da      	strb	r2, [r3, #3]
            break;
 800200a:	e02c      	b.n	8002066 <ui_rgb_handle_value+0xc6>

        case JOY_EVT_LEFT:
            if (ui->selected == UI_RED   && ui->r > 0) ui->r--;
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	781b      	ldrb	r3, [r3, #0]
 8002010:	2b01      	cmp	r3, #1
 8002012:	d109      	bne.n	8002028 <ui_rgb_handle_value+0x88>
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	785b      	ldrb	r3, [r3, #1]
 8002018:	2b00      	cmp	r3, #0
 800201a:	d005      	beq.n	8002028 <ui_rgb_handle_value+0x88>
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	785b      	ldrb	r3, [r3, #1]
 8002020:	3b01      	subs	r3, #1
 8002022:	b2da      	uxtb	r2, r3
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	705a      	strb	r2, [r3, #1]
            if (ui->selected == UI_GREEN && ui->g > 0) ui->g--;
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	781b      	ldrb	r3, [r3, #0]
 800202c:	2b02      	cmp	r3, #2
 800202e:	d109      	bne.n	8002044 <ui_rgb_handle_value+0xa4>
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	789b      	ldrb	r3, [r3, #2]
 8002034:	2b00      	cmp	r3, #0
 8002036:	d005      	beq.n	8002044 <ui_rgb_handle_value+0xa4>
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	789b      	ldrb	r3, [r3, #2]
 800203c:	3b01      	subs	r3, #1
 800203e:	b2da      	uxtb	r2, r3
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	709a      	strb	r2, [r3, #2]
            if (ui->selected == UI_BLUE  && ui->b > 0) ui->b--;
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	781b      	ldrb	r3, [r3, #0]
 8002048:	2b03      	cmp	r3, #3
 800204a:	d10e      	bne.n	800206a <ui_rgb_handle_value+0xca>
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	78db      	ldrb	r3, [r3, #3]
 8002050:	2b00      	cmp	r3, #0
 8002052:	d00a      	beq.n	800206a <ui_rgb_handle_value+0xca>
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	78db      	ldrb	r3, [r3, #3]
 8002058:	3b01      	subs	r3, #1
 800205a:	b2da      	uxtb	r2, r3
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	70da      	strb	r2, [r3, #3]
            break;
 8002060:	e003      	b.n	800206a <ui_rgb_handle_value+0xca>

        default:
            break;
 8002062:	bf00      	nop
 8002064:	e002      	b.n	800206c <ui_rgb_handle_value+0xcc>
            break;
 8002066:	bf00      	nop
 8002068:	e000      	b.n	800206c <ui_rgb_handle_value+0xcc>
            break;
 800206a:	bf00      	nop
    }
}
 800206c:	bf00      	nop
 800206e:	370c      	adds	r7, #12
 8002070:	46bd      	mov	sp, r7
 8002072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002076:	4770      	bx	lr

08002078 <current_page>:


void current_page(ui_menu_page *page)
{
 8002078:	b480      	push	{r7}
 800207a:	b083      	sub	sp, #12
 800207c:	af00      	add	r7, sp, #0
 800207e:	6078      	str	r0, [r7, #4]
 (*page)++;
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	781b      	ldrb	r3, [r3, #0]
 8002084:	3301      	adds	r3, #1
 8002086:	b2da      	uxtb	r2, r3
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	701a      	strb	r2, [r3, #0]

 if (*page == UI_MAX_PAGE)
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	781b      	ldrb	r3, [r3, #0]
 8002090:	2b03      	cmp	r3, #3
 8002092:	d102      	bne.n	800209a <current_page+0x22>
 {
	 *page = UI_WELCOME;
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	2200      	movs	r2, #0
 8002098:	701a      	strb	r2, [r3, #0]
 }

}
 800209a:	bf00      	nop
 800209c:	370c      	adds	r7, #12
 800209e:	46bd      	mov	sp, r7
 80020a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a4:	4770      	bx	lr
	...

080020a8 <chose_screen>:



void chose_screen(ui_menu_page screen, joy_event evt)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	b082      	sub	sp, #8
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	4603      	mov	r3, r0
 80020b0:	460a      	mov	r2, r1
 80020b2:	71fb      	strb	r3, [r7, #7]
 80020b4:	4613      	mov	r3, r2
 80020b6:	71bb      	strb	r3, [r7, #6]
	switch (screen)
 80020b8:	79fb      	ldrb	r3, [r7, #7]
 80020ba:	2b02      	cmp	r3, #2
 80020bc:	d027      	beq.n	800210e <chose_screen+0x66>
 80020be:	2b02      	cmp	r3, #2
 80020c0:	dc2a      	bgt.n	8002118 <chose_screen+0x70>
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d002      	beq.n	80020cc <chose_screen+0x24>
 80020c6:	2b01      	cmp	r3, #1
 80020c8:	d005      	beq.n	80020d6 <chose_screen+0x2e>
		oled_draw_snake_menu();
		//ssd1306_UpdateScreen();
	break;

    default:
        break;
 80020ca:	e025      	b.n	8002118 <chose_screen+0x70>
		oled_clear();
 80020cc:	f7fe fed0 	bl	8000e70 <oled_clear>
		oled_draw_welcome_menu();
 80020d0:	f7fe ffe4 	bl	800109c <oled_draw_welcome_menu>
	break;
 80020d4:	e021      	b.n	800211a <chose_screen+0x72>
		  oled_clear();
 80020d6:	f7fe fecb 	bl	8000e70 <oled_clear>
		  oled_draw_raw(joy_raw.x, joy_raw.y);
 80020da:	4b12      	ldr	r3, [pc, #72]	@ (8002124 <chose_screen+0x7c>)
 80020dc:	881b      	ldrh	r3, [r3, #0]
 80020de:	4a11      	ldr	r2, [pc, #68]	@ (8002124 <chose_screen+0x7c>)
 80020e0:	8852      	ldrh	r2, [r2, #2]
 80020e2:	4611      	mov	r1, r2
 80020e4:	4618      	mov	r0, r3
 80020e6:	f7fe fecb 	bl	8000e80 <oled_draw_raw>
		  oled_draw_axis(axis_value_x.axis_val, axis_value_y.axis_val);
 80020ea:	4b0f      	ldr	r3, [pc, #60]	@ (8002128 <chose_screen+0x80>)
 80020ec:	881b      	ldrh	r3, [r3, #0]
 80020ee:	b2db      	uxtb	r3, r3
 80020f0:	4a0e      	ldr	r2, [pc, #56]	@ (800212c <chose_screen+0x84>)
 80020f2:	8812      	ldrh	r2, [r2, #0]
 80020f4:	b2d2      	uxtb	r2, r2
 80020f6:	4611      	mov	r1, r2
 80020f8:	4618      	mov	r0, r3
 80020fa:	f7fe fee7 	bl	8000ecc <oled_draw_axis>
		  oled_draw_event(evt);
 80020fe:	79bb      	ldrb	r3, [r7, #6]
 8002100:	4618      	mov	r0, r3
 8002102:	f7fe ff09 	bl	8000f18 <oled_draw_event>
		  oled_draw_color_menu(&ui_color);
 8002106:	480a      	ldr	r0, [pc, #40]	@ (8002130 <chose_screen+0x88>)
 8002108:	f7fe ff22 	bl	8000f50 <oled_draw_color_menu>
	break;
 800210c:	e005      	b.n	800211a <chose_screen+0x72>
		oled_clear();
 800210e:	f7fe feaf 	bl	8000e70 <oled_clear>
		oled_draw_snake_menu();
 8002112:	f7fe ffd9 	bl	80010c8 <oled_draw_snake_menu>
	break;
 8002116:	e000      	b.n	800211a <chose_screen+0x72>
        break;
 8002118:	bf00      	nop
	}
}
 800211a:	bf00      	nop
 800211c:	3708      	adds	r7, #8
 800211e:	46bd      	mov	sp, r7
 8002120:	bd80      	pop	{r7, pc}
 8002122:	bf00      	nop
 8002124:	20000158 	.word	0x20000158
 8002128:	2000015c 	.word	0x2000015c
 800212c:	20000160 	.word	0x20000160
 8002130:	20000004 	.word	0x20000004

08002134 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002134:	b580      	push	{r7, lr}
 8002136:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002138:	4b14      	ldr	r3, [pc, #80]	@ (800218c <MX_USART2_UART_Init+0x58>)
 800213a:	4a15      	ldr	r2, [pc, #84]	@ (8002190 <MX_USART2_UART_Init+0x5c>)
 800213c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800213e:	4b13      	ldr	r3, [pc, #76]	@ (800218c <MX_USART2_UART_Init+0x58>)
 8002140:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002144:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002146:	4b11      	ldr	r3, [pc, #68]	@ (800218c <MX_USART2_UART_Init+0x58>)
 8002148:	2200      	movs	r2, #0
 800214a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800214c:	4b0f      	ldr	r3, [pc, #60]	@ (800218c <MX_USART2_UART_Init+0x58>)
 800214e:	2200      	movs	r2, #0
 8002150:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002152:	4b0e      	ldr	r3, [pc, #56]	@ (800218c <MX_USART2_UART_Init+0x58>)
 8002154:	2200      	movs	r2, #0
 8002156:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002158:	4b0c      	ldr	r3, [pc, #48]	@ (800218c <MX_USART2_UART_Init+0x58>)
 800215a:	220c      	movs	r2, #12
 800215c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800215e:	4b0b      	ldr	r3, [pc, #44]	@ (800218c <MX_USART2_UART_Init+0x58>)
 8002160:	2200      	movs	r2, #0
 8002162:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002164:	4b09      	ldr	r3, [pc, #36]	@ (800218c <MX_USART2_UART_Init+0x58>)
 8002166:	2200      	movs	r2, #0
 8002168:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800216a:	4b08      	ldr	r3, [pc, #32]	@ (800218c <MX_USART2_UART_Init+0x58>)
 800216c:	2200      	movs	r2, #0
 800216e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002170:	4b06      	ldr	r3, [pc, #24]	@ (800218c <MX_USART2_UART_Init+0x58>)
 8002172:	2200      	movs	r2, #0
 8002174:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002176:	4805      	ldr	r0, [pc, #20]	@ (800218c <MX_USART2_UART_Init+0x58>)
 8002178:	f005 f84a 	bl	8007210 <HAL_UART_Init>
 800217c:	4603      	mov	r3, r0
 800217e:	2b00      	cmp	r3, #0
 8002180:	d001      	beq.n	8002186 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8002182:	f7fe fe6f 	bl	8000e64 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002186:	bf00      	nop
 8002188:	bd80      	pop	{r7, pc}
 800218a:	bf00      	nop
 800218c:	20000628 	.word	0x20000628
 8002190:	40004400 	.word	0x40004400

08002194 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	b0ac      	sub	sp, #176	@ 0xb0
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800219c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80021a0:	2200      	movs	r2, #0
 80021a2:	601a      	str	r2, [r3, #0]
 80021a4:	605a      	str	r2, [r3, #4]
 80021a6:	609a      	str	r2, [r3, #8]
 80021a8:	60da      	str	r2, [r3, #12]
 80021aa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80021ac:	f107 0314 	add.w	r3, r7, #20
 80021b0:	2288      	movs	r2, #136	@ 0x88
 80021b2:	2100      	movs	r1, #0
 80021b4:	4618      	mov	r0, r3
 80021b6:	f005 fef4 	bl	8007fa2 <memset>
  if(uartHandle->Instance==USART2)
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	4a21      	ldr	r2, [pc, #132]	@ (8002244 <HAL_UART_MspInit+0xb0>)
 80021c0:	4293      	cmp	r3, r2
 80021c2:	d13b      	bne.n	800223c <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80021c4:	2302      	movs	r3, #2
 80021c6:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80021c8:	2300      	movs	r3, #0
 80021ca:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80021cc:	f107 0314 	add.w	r3, r7, #20
 80021d0:	4618      	mov	r0, r3
 80021d2:	f003 facb 	bl	800576c <HAL_RCCEx_PeriphCLKConfig>
 80021d6:	4603      	mov	r3, r0
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d001      	beq.n	80021e0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80021dc:	f7fe fe42 	bl	8000e64 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80021e0:	4b19      	ldr	r3, [pc, #100]	@ (8002248 <HAL_UART_MspInit+0xb4>)
 80021e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021e4:	4a18      	ldr	r2, [pc, #96]	@ (8002248 <HAL_UART_MspInit+0xb4>)
 80021e6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80021ea:	6593      	str	r3, [r2, #88]	@ 0x58
 80021ec:	4b16      	ldr	r3, [pc, #88]	@ (8002248 <HAL_UART_MspInit+0xb4>)
 80021ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021f4:	613b      	str	r3, [r7, #16]
 80021f6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021f8:	4b13      	ldr	r3, [pc, #76]	@ (8002248 <HAL_UART_MspInit+0xb4>)
 80021fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021fc:	4a12      	ldr	r2, [pc, #72]	@ (8002248 <HAL_UART_MspInit+0xb4>)
 80021fe:	f043 0301 	orr.w	r3, r3, #1
 8002202:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002204:	4b10      	ldr	r3, [pc, #64]	@ (8002248 <HAL_UART_MspInit+0xb4>)
 8002206:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002208:	f003 0301 	and.w	r3, r3, #1
 800220c:	60fb      	str	r3, [r7, #12]
 800220e:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002210:	230c      	movs	r3, #12
 8002212:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002216:	2302      	movs	r3, #2
 8002218:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800221c:	2300      	movs	r3, #0
 800221e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002222:	2303      	movs	r3, #3
 8002224:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002228:	2307      	movs	r3, #7
 800222a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800222e:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002232:	4619      	mov	r1, r3
 8002234:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002238:	f001 fda4 	bl	8003d84 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800223c:	bf00      	nop
 800223e:	37b0      	adds	r7, #176	@ 0xb0
 8002240:	46bd      	mov	sp, r7
 8002242:	bd80      	pop	{r7, pc}
 8002244:	40004400 	.word	0x40004400
 8002248:	40021000 	.word	0x40021000

0800224c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800224c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002284 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002250:	f7ff fca8 	bl	8001ba4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002254:	480c      	ldr	r0, [pc, #48]	@ (8002288 <LoopForever+0x6>)
  ldr r1, =_edata
 8002256:	490d      	ldr	r1, [pc, #52]	@ (800228c <LoopForever+0xa>)
  ldr r2, =_sidata
 8002258:	4a0d      	ldr	r2, [pc, #52]	@ (8002290 <LoopForever+0xe>)
  movs r3, #0
 800225a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800225c:	e002      	b.n	8002264 <LoopCopyDataInit>

0800225e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800225e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002260:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002262:	3304      	adds	r3, #4

08002264 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002264:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002266:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002268:	d3f9      	bcc.n	800225e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800226a:	4a0a      	ldr	r2, [pc, #40]	@ (8002294 <LoopForever+0x12>)
  ldr r4, =_ebss
 800226c:	4c0a      	ldr	r4, [pc, #40]	@ (8002298 <LoopForever+0x16>)
  movs r3, #0
 800226e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002270:	e001      	b.n	8002276 <LoopFillZerobss>

08002272 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002272:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002274:	3204      	adds	r2, #4

08002276 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002276:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002278:	d3fb      	bcc.n	8002272 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800227a:	f005 fee7 	bl	800804c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800227e:	f7fe fcc1 	bl	8000c04 <main>

08002282 <LoopForever>:

LoopForever:
    b LoopForever
 8002282:	e7fe      	b.n	8002282 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002284:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8002288:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800228c:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8002290:	0800980c 	.word	0x0800980c
  ldr r2, =_sbss
 8002294:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 8002298:	20000800 	.word	0x20000800

0800229c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800229c:	e7fe      	b.n	800229c <ADC1_2_IRQHandler>
	...

080022a0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b082      	sub	sp, #8
 80022a4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80022a6:	2300      	movs	r3, #0
 80022a8:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80022aa:	4b0c      	ldr	r3, [pc, #48]	@ (80022dc <HAL_Init+0x3c>)
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	4a0b      	ldr	r2, [pc, #44]	@ (80022dc <HAL_Init+0x3c>)
 80022b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80022b4:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80022b6:	2003      	movs	r0, #3
 80022b8:	f001 fd22 	bl	8003d00 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80022bc:	2000      	movs	r0, #0
 80022be:	f000 f80f 	bl	80022e0 <HAL_InitTick>
 80022c2:	4603      	mov	r3, r0
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d002      	beq.n	80022ce <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80022c8:	2301      	movs	r3, #1
 80022ca:	71fb      	strb	r3, [r7, #7]
 80022cc:	e001      	b.n	80022d2 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80022ce:	f7ff fb47 	bl	8001960 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80022d2:	79fb      	ldrb	r3, [r7, #7]
}
 80022d4:	4618      	mov	r0, r3
 80022d6:	3708      	adds	r7, #8
 80022d8:	46bd      	mov	sp, r7
 80022da:	bd80      	pop	{r7, pc}
 80022dc:	40022000 	.word	0x40022000

080022e0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b084      	sub	sp, #16
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80022e8:	2300      	movs	r3, #0
 80022ea:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80022ec:	4b17      	ldr	r3, [pc, #92]	@ (800234c <HAL_InitTick+0x6c>)
 80022ee:	781b      	ldrb	r3, [r3, #0]
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d023      	beq.n	800233c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80022f4:	4b16      	ldr	r3, [pc, #88]	@ (8002350 <HAL_InitTick+0x70>)
 80022f6:	681a      	ldr	r2, [r3, #0]
 80022f8:	4b14      	ldr	r3, [pc, #80]	@ (800234c <HAL_InitTick+0x6c>)
 80022fa:	781b      	ldrb	r3, [r3, #0]
 80022fc:	4619      	mov	r1, r3
 80022fe:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002302:	fbb3 f3f1 	udiv	r3, r3, r1
 8002306:	fbb2 f3f3 	udiv	r3, r2, r3
 800230a:	4618      	mov	r0, r3
 800230c:	f001 fd2d 	bl	8003d6a <HAL_SYSTICK_Config>
 8002310:	4603      	mov	r3, r0
 8002312:	2b00      	cmp	r3, #0
 8002314:	d10f      	bne.n	8002336 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	2b0f      	cmp	r3, #15
 800231a:	d809      	bhi.n	8002330 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800231c:	2200      	movs	r2, #0
 800231e:	6879      	ldr	r1, [r7, #4]
 8002320:	f04f 30ff 	mov.w	r0, #4294967295
 8002324:	f001 fcf7 	bl	8003d16 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002328:	4a0a      	ldr	r2, [pc, #40]	@ (8002354 <HAL_InitTick+0x74>)
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	6013      	str	r3, [r2, #0]
 800232e:	e007      	b.n	8002340 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002330:	2301      	movs	r3, #1
 8002332:	73fb      	strb	r3, [r7, #15]
 8002334:	e004      	b.n	8002340 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002336:	2301      	movs	r3, #1
 8002338:	73fb      	strb	r3, [r7, #15]
 800233a:	e001      	b.n	8002340 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 800233c:	2301      	movs	r3, #1
 800233e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002340:	7bfb      	ldrb	r3, [r7, #15]
}
 8002342:	4618      	mov	r0, r3
 8002344:	3710      	adds	r7, #16
 8002346:	46bd      	mov	sp, r7
 8002348:	bd80      	pop	{r7, pc}
 800234a:	bf00      	nop
 800234c:	2000001c 	.word	0x2000001c
 8002350:	20000014 	.word	0x20000014
 8002354:	20000018 	.word	0x20000018

08002358 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002358:	b480      	push	{r7}
 800235a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800235c:	4b06      	ldr	r3, [pc, #24]	@ (8002378 <HAL_IncTick+0x20>)
 800235e:	781b      	ldrb	r3, [r3, #0]
 8002360:	461a      	mov	r2, r3
 8002362:	4b06      	ldr	r3, [pc, #24]	@ (800237c <HAL_IncTick+0x24>)
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	4413      	add	r3, r2
 8002368:	4a04      	ldr	r2, [pc, #16]	@ (800237c <HAL_IncTick+0x24>)
 800236a:	6013      	str	r3, [r2, #0]
}
 800236c:	bf00      	nop
 800236e:	46bd      	mov	sp, r7
 8002370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002374:	4770      	bx	lr
 8002376:	bf00      	nop
 8002378:	2000001c 	.word	0x2000001c
 800237c:	200006b0 	.word	0x200006b0

08002380 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002380:	b480      	push	{r7}
 8002382:	af00      	add	r7, sp, #0
  return uwTick;
 8002384:	4b03      	ldr	r3, [pc, #12]	@ (8002394 <HAL_GetTick+0x14>)
 8002386:	681b      	ldr	r3, [r3, #0]
}
 8002388:	4618      	mov	r0, r3
 800238a:	46bd      	mov	sp, r7
 800238c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002390:	4770      	bx	lr
 8002392:	bf00      	nop
 8002394:	200006b0 	.word	0x200006b0

08002398 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	b084      	sub	sp, #16
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80023a0:	f7ff ffee 	bl	8002380 <HAL_GetTick>
 80023a4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023b0:	d005      	beq.n	80023be <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80023b2:	4b0a      	ldr	r3, [pc, #40]	@ (80023dc <HAL_Delay+0x44>)
 80023b4:	781b      	ldrb	r3, [r3, #0]
 80023b6:	461a      	mov	r2, r3
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	4413      	add	r3, r2
 80023bc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80023be:	bf00      	nop
 80023c0:	f7ff ffde 	bl	8002380 <HAL_GetTick>
 80023c4:	4602      	mov	r2, r0
 80023c6:	68bb      	ldr	r3, [r7, #8]
 80023c8:	1ad3      	subs	r3, r2, r3
 80023ca:	68fa      	ldr	r2, [r7, #12]
 80023cc:	429a      	cmp	r2, r3
 80023ce:	d8f7      	bhi.n	80023c0 <HAL_Delay+0x28>
  {
  }
}
 80023d0:	bf00      	nop
 80023d2:	bf00      	nop
 80023d4:	3710      	adds	r7, #16
 80023d6:	46bd      	mov	sp, r7
 80023d8:	bd80      	pop	{r7, pc}
 80023da:	bf00      	nop
 80023dc:	2000001c 	.word	0x2000001c

080023e0 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80023e0:	b480      	push	{r7}
 80023e2:	b083      	sub	sp, #12
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	6078      	str	r0, [r7, #4]
 80023e8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	689b      	ldr	r3, [r3, #8]
 80023ee:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80023f2:	683b      	ldr	r3, [r7, #0]
 80023f4:	431a      	orrs	r2, r3
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	609a      	str	r2, [r3, #8]
}
 80023fa:	bf00      	nop
 80023fc:	370c      	adds	r7, #12
 80023fe:	46bd      	mov	sp, r7
 8002400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002404:	4770      	bx	lr

08002406 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002406:	b480      	push	{r7}
 8002408:	b083      	sub	sp, #12
 800240a:	af00      	add	r7, sp, #0
 800240c:	6078      	str	r0, [r7, #4]
 800240e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	689b      	ldr	r3, [r3, #8]
 8002414:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002418:	683b      	ldr	r3, [r7, #0]
 800241a:	431a      	orrs	r2, r3
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	609a      	str	r2, [r3, #8]
}
 8002420:	bf00      	nop
 8002422:	370c      	adds	r7, #12
 8002424:	46bd      	mov	sp, r7
 8002426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242a:	4770      	bx	lr

0800242c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800242c:	b480      	push	{r7}
 800242e:	b083      	sub	sp, #12
 8002430:	af00      	add	r7, sp, #0
 8002432:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	689b      	ldr	r3, [r3, #8]
 8002438:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 800243c:	4618      	mov	r0, r3
 800243e:	370c      	adds	r7, #12
 8002440:	46bd      	mov	sp, r7
 8002442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002446:	4770      	bx	lr

08002448 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002448:	b480      	push	{r7}
 800244a:	b087      	sub	sp, #28
 800244c:	af00      	add	r7, sp, #0
 800244e:	60f8      	str	r0, [r7, #12]
 8002450:	60b9      	str	r1, [r7, #8]
 8002452:	607a      	str	r2, [r7, #4]
 8002454:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	3360      	adds	r3, #96	@ 0x60
 800245a:	461a      	mov	r2, r3
 800245c:	68bb      	ldr	r3, [r7, #8]
 800245e:	009b      	lsls	r3, r3, #2
 8002460:	4413      	add	r3, r2
 8002462:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002464:	697b      	ldr	r3, [r7, #20]
 8002466:	681a      	ldr	r2, [r3, #0]
 8002468:	4b08      	ldr	r3, [pc, #32]	@ (800248c <LL_ADC_SetOffset+0x44>)
 800246a:	4013      	ands	r3, r2
 800246c:	687a      	ldr	r2, [r7, #4]
 800246e:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8002472:	683a      	ldr	r2, [r7, #0]
 8002474:	430a      	orrs	r2, r1
 8002476:	4313      	orrs	r3, r2
 8002478:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800247c:	697b      	ldr	r3, [r7, #20]
 800247e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002480:	bf00      	nop
 8002482:	371c      	adds	r7, #28
 8002484:	46bd      	mov	sp, r7
 8002486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248a:	4770      	bx	lr
 800248c:	03fff000 	.word	0x03fff000

08002490 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002490:	b480      	push	{r7}
 8002492:	b085      	sub	sp, #20
 8002494:	af00      	add	r7, sp, #0
 8002496:	6078      	str	r0, [r7, #4]
 8002498:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	3360      	adds	r3, #96	@ 0x60
 800249e:	461a      	mov	r2, r3
 80024a0:	683b      	ldr	r3, [r7, #0]
 80024a2:	009b      	lsls	r3, r3, #2
 80024a4:	4413      	add	r3, r2
 80024a6:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80024a8:	68fb      	ldr	r3, [r7, #12]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80024b0:	4618      	mov	r0, r3
 80024b2:	3714      	adds	r7, #20
 80024b4:	46bd      	mov	sp, r7
 80024b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ba:	4770      	bx	lr

080024bc <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80024bc:	b480      	push	{r7}
 80024be:	b087      	sub	sp, #28
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	60f8      	str	r0, [r7, #12]
 80024c4:	60b9      	str	r1, [r7, #8]
 80024c6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	3360      	adds	r3, #96	@ 0x60
 80024cc:	461a      	mov	r2, r3
 80024ce:	68bb      	ldr	r3, [r7, #8]
 80024d0:	009b      	lsls	r3, r3, #2
 80024d2:	4413      	add	r3, r2
 80024d4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80024d6:	697b      	ldr	r3, [r7, #20]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	431a      	orrs	r2, r3
 80024e2:	697b      	ldr	r3, [r7, #20]
 80024e4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80024e6:	bf00      	nop
 80024e8:	371c      	adds	r7, #28
 80024ea:	46bd      	mov	sp, r7
 80024ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f0:	4770      	bx	lr

080024f2 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80024f2:	b480      	push	{r7}
 80024f4:	b083      	sub	sp, #12
 80024f6:	af00      	add	r7, sp, #0
 80024f8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	68db      	ldr	r3, [r3, #12]
 80024fe:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002502:	2b00      	cmp	r3, #0
 8002504:	d101      	bne.n	800250a <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002506:	2301      	movs	r3, #1
 8002508:	e000      	b.n	800250c <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800250a:	2300      	movs	r3, #0
}
 800250c:	4618      	mov	r0, r3
 800250e:	370c      	adds	r7, #12
 8002510:	46bd      	mov	sp, r7
 8002512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002516:	4770      	bx	lr

08002518 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002518:	b480      	push	{r7}
 800251a:	b087      	sub	sp, #28
 800251c:	af00      	add	r7, sp, #0
 800251e:	60f8      	str	r0, [r7, #12]
 8002520:	60b9      	str	r1, [r7, #8]
 8002522:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	3330      	adds	r3, #48	@ 0x30
 8002528:	461a      	mov	r2, r3
 800252a:	68bb      	ldr	r3, [r7, #8]
 800252c:	0a1b      	lsrs	r3, r3, #8
 800252e:	009b      	lsls	r3, r3, #2
 8002530:	f003 030c 	and.w	r3, r3, #12
 8002534:	4413      	add	r3, r2
 8002536:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002538:	697b      	ldr	r3, [r7, #20]
 800253a:	681a      	ldr	r2, [r3, #0]
 800253c:	68bb      	ldr	r3, [r7, #8]
 800253e:	f003 031f 	and.w	r3, r3, #31
 8002542:	211f      	movs	r1, #31
 8002544:	fa01 f303 	lsl.w	r3, r1, r3
 8002548:	43db      	mvns	r3, r3
 800254a:	401a      	ands	r2, r3
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	0e9b      	lsrs	r3, r3, #26
 8002550:	f003 011f 	and.w	r1, r3, #31
 8002554:	68bb      	ldr	r3, [r7, #8]
 8002556:	f003 031f 	and.w	r3, r3, #31
 800255a:	fa01 f303 	lsl.w	r3, r1, r3
 800255e:	431a      	orrs	r2, r3
 8002560:	697b      	ldr	r3, [r7, #20]
 8002562:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002564:	bf00      	nop
 8002566:	371c      	adds	r7, #28
 8002568:	46bd      	mov	sp, r7
 800256a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800256e:	4770      	bx	lr

08002570 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002570:	b480      	push	{r7}
 8002572:	b087      	sub	sp, #28
 8002574:	af00      	add	r7, sp, #0
 8002576:	60f8      	str	r0, [r7, #12]
 8002578:	60b9      	str	r1, [r7, #8]
 800257a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	3314      	adds	r3, #20
 8002580:	461a      	mov	r2, r3
 8002582:	68bb      	ldr	r3, [r7, #8]
 8002584:	0e5b      	lsrs	r3, r3, #25
 8002586:	009b      	lsls	r3, r3, #2
 8002588:	f003 0304 	and.w	r3, r3, #4
 800258c:	4413      	add	r3, r2
 800258e:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002590:	697b      	ldr	r3, [r7, #20]
 8002592:	681a      	ldr	r2, [r3, #0]
 8002594:	68bb      	ldr	r3, [r7, #8]
 8002596:	0d1b      	lsrs	r3, r3, #20
 8002598:	f003 031f 	and.w	r3, r3, #31
 800259c:	2107      	movs	r1, #7
 800259e:	fa01 f303 	lsl.w	r3, r1, r3
 80025a2:	43db      	mvns	r3, r3
 80025a4:	401a      	ands	r2, r3
 80025a6:	68bb      	ldr	r3, [r7, #8]
 80025a8:	0d1b      	lsrs	r3, r3, #20
 80025aa:	f003 031f 	and.w	r3, r3, #31
 80025ae:	6879      	ldr	r1, [r7, #4]
 80025b0:	fa01 f303 	lsl.w	r3, r1, r3
 80025b4:	431a      	orrs	r2, r3
 80025b6:	697b      	ldr	r3, [r7, #20]
 80025b8:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80025ba:	bf00      	nop
 80025bc:	371c      	adds	r7, #28
 80025be:	46bd      	mov	sp, r7
 80025c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c4:	4770      	bx	lr
	...

080025c8 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80025c8:	b480      	push	{r7}
 80025ca:	b085      	sub	sp, #20
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	60f8      	str	r0, [r7, #12]
 80025d0:	60b9      	str	r1, [r7, #8]
 80025d2:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80025da:	68bb      	ldr	r3, [r7, #8]
 80025dc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80025e0:	43db      	mvns	r3, r3
 80025e2:	401a      	ands	r2, r3
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	f003 0318 	and.w	r3, r3, #24
 80025ea:	4908      	ldr	r1, [pc, #32]	@ (800260c <LL_ADC_SetChannelSingleDiff+0x44>)
 80025ec:	40d9      	lsrs	r1, r3
 80025ee:	68bb      	ldr	r3, [r7, #8]
 80025f0:	400b      	ands	r3, r1
 80025f2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80025f6:	431a      	orrs	r2, r3
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80025fe:	bf00      	nop
 8002600:	3714      	adds	r7, #20
 8002602:	46bd      	mov	sp, r7
 8002604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002608:	4770      	bx	lr
 800260a:	bf00      	nop
 800260c:	0007ffff 	.word	0x0007ffff

08002610 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002610:	b480      	push	{r7}
 8002612:	b083      	sub	sp, #12
 8002614:	af00      	add	r7, sp, #0
 8002616:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	689b      	ldr	r3, [r3, #8]
 800261c:	f003 031f 	and.w	r3, r3, #31
}
 8002620:	4618      	mov	r0, r3
 8002622:	370c      	adds	r7, #12
 8002624:	46bd      	mov	sp, r7
 8002626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262a:	4770      	bx	lr

0800262c <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800262c:	b480      	push	{r7}
 800262e:	b083      	sub	sp, #12
 8002630:	af00      	add	r7, sp, #0
 8002632:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	689b      	ldr	r3, [r3, #8]
 8002638:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 800263c:	4618      	mov	r0, r3
 800263e:	370c      	adds	r7, #12
 8002640:	46bd      	mov	sp, r7
 8002642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002646:	4770      	bx	lr

08002648 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002648:	b480      	push	{r7}
 800264a:	b083      	sub	sp, #12
 800264c:	af00      	add	r7, sp, #0
 800264e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	689b      	ldr	r3, [r3, #8]
 8002654:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8002658:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800265c:	687a      	ldr	r2, [r7, #4]
 800265e:	6093      	str	r3, [r2, #8]
}
 8002660:	bf00      	nop
 8002662:	370c      	adds	r7, #12
 8002664:	46bd      	mov	sp, r7
 8002666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800266a:	4770      	bx	lr

0800266c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 800266c:	b480      	push	{r7}
 800266e:	b083      	sub	sp, #12
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	689b      	ldr	r3, [r3, #8]
 8002678:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800267c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002680:	d101      	bne.n	8002686 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002682:	2301      	movs	r3, #1
 8002684:	e000      	b.n	8002688 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002686:	2300      	movs	r3, #0
}
 8002688:	4618      	mov	r0, r3
 800268a:	370c      	adds	r7, #12
 800268c:	46bd      	mov	sp, r7
 800268e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002692:	4770      	bx	lr

08002694 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002694:	b480      	push	{r7}
 8002696:	b083      	sub	sp, #12
 8002698:	af00      	add	r7, sp, #0
 800269a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	689b      	ldr	r3, [r3, #8]
 80026a0:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80026a4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80026a8:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80026b0:	bf00      	nop
 80026b2:	370c      	adds	r7, #12
 80026b4:	46bd      	mov	sp, r7
 80026b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ba:	4770      	bx	lr

080026bc <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80026bc:	b480      	push	{r7}
 80026be:	b083      	sub	sp, #12
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	689b      	ldr	r3, [r3, #8]
 80026c8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80026cc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80026d0:	d101      	bne.n	80026d6 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80026d2:	2301      	movs	r3, #1
 80026d4:	e000      	b.n	80026d8 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80026d6:	2300      	movs	r3, #0
}
 80026d8:	4618      	mov	r0, r3
 80026da:	370c      	adds	r7, #12
 80026dc:	46bd      	mov	sp, r7
 80026de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e2:	4770      	bx	lr

080026e4 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80026e4:	b480      	push	{r7}
 80026e6:	b083      	sub	sp, #12
 80026e8:	af00      	add	r7, sp, #0
 80026ea:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	689b      	ldr	r3, [r3, #8]
 80026f0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80026f4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80026f8:	f043 0201 	orr.w	r2, r3, #1
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002700:	bf00      	nop
 8002702:	370c      	adds	r7, #12
 8002704:	46bd      	mov	sp, r7
 8002706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270a:	4770      	bx	lr

0800270c <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 800270c:	b480      	push	{r7}
 800270e:	b083      	sub	sp, #12
 8002710:	af00      	add	r7, sp, #0
 8002712:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	689b      	ldr	r3, [r3, #8]
 8002718:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800271c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002720:	f043 0202 	orr.w	r2, r3, #2
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002728:	bf00      	nop
 800272a:	370c      	adds	r7, #12
 800272c:	46bd      	mov	sp, r7
 800272e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002732:	4770      	bx	lr

08002734 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002734:	b480      	push	{r7}
 8002736:	b083      	sub	sp, #12
 8002738:	af00      	add	r7, sp, #0
 800273a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	689b      	ldr	r3, [r3, #8]
 8002740:	f003 0301 	and.w	r3, r3, #1
 8002744:	2b01      	cmp	r3, #1
 8002746:	d101      	bne.n	800274c <LL_ADC_IsEnabled+0x18>
 8002748:	2301      	movs	r3, #1
 800274a:	e000      	b.n	800274e <LL_ADC_IsEnabled+0x1a>
 800274c:	2300      	movs	r3, #0
}
 800274e:	4618      	mov	r0, r3
 8002750:	370c      	adds	r7, #12
 8002752:	46bd      	mov	sp, r7
 8002754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002758:	4770      	bx	lr

0800275a <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 800275a:	b480      	push	{r7}
 800275c:	b083      	sub	sp, #12
 800275e:	af00      	add	r7, sp, #0
 8002760:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	689b      	ldr	r3, [r3, #8]
 8002766:	f003 0302 	and.w	r3, r3, #2
 800276a:	2b02      	cmp	r3, #2
 800276c:	d101      	bne.n	8002772 <LL_ADC_IsDisableOngoing+0x18>
 800276e:	2301      	movs	r3, #1
 8002770:	e000      	b.n	8002774 <LL_ADC_IsDisableOngoing+0x1a>
 8002772:	2300      	movs	r3, #0
}
 8002774:	4618      	mov	r0, r3
 8002776:	370c      	adds	r7, #12
 8002778:	46bd      	mov	sp, r7
 800277a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800277e:	4770      	bx	lr

08002780 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002780:	b480      	push	{r7}
 8002782:	b083      	sub	sp, #12
 8002784:	af00      	add	r7, sp, #0
 8002786:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	689b      	ldr	r3, [r3, #8]
 800278c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002790:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002794:	f043 0204 	orr.w	r2, r3, #4
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800279c:	bf00      	nop
 800279e:	370c      	adds	r7, #12
 80027a0:	46bd      	mov	sp, r7
 80027a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a6:	4770      	bx	lr

080027a8 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 80027a8:	b480      	push	{r7}
 80027aa:	b083      	sub	sp, #12
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	689b      	ldr	r3, [r3, #8]
 80027b4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80027b8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80027bc:	f043 0210 	orr.w	r2, r3, #16
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 80027c4:	bf00      	nop
 80027c6:	370c      	adds	r7, #12
 80027c8:	46bd      	mov	sp, r7
 80027ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ce:	4770      	bx	lr

080027d0 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80027d0:	b480      	push	{r7}
 80027d2:	b083      	sub	sp, #12
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	689b      	ldr	r3, [r3, #8]
 80027dc:	f003 0304 	and.w	r3, r3, #4
 80027e0:	2b04      	cmp	r3, #4
 80027e2:	d101      	bne.n	80027e8 <LL_ADC_REG_IsConversionOngoing+0x18>
 80027e4:	2301      	movs	r3, #1
 80027e6:	e000      	b.n	80027ea <LL_ADC_REG_IsConversionOngoing+0x1a>
 80027e8:	2300      	movs	r3, #0
}
 80027ea:	4618      	mov	r0, r3
 80027ec:	370c      	adds	r7, #12
 80027ee:	46bd      	mov	sp, r7
 80027f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f4:	4770      	bx	lr

080027f6 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 80027f6:	b480      	push	{r7}
 80027f8:	b083      	sub	sp, #12
 80027fa:	af00      	add	r7, sp, #0
 80027fc:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	689b      	ldr	r3, [r3, #8]
 8002802:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002806:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800280a:	f043 0220 	orr.w	r2, r3, #32
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8002812:	bf00      	nop
 8002814:	370c      	adds	r7, #12
 8002816:	46bd      	mov	sp, r7
 8002818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800281c:	4770      	bx	lr

0800281e <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800281e:	b480      	push	{r7}
 8002820:	b083      	sub	sp, #12
 8002822:	af00      	add	r7, sp, #0
 8002824:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	689b      	ldr	r3, [r3, #8]
 800282a:	f003 0308 	and.w	r3, r3, #8
 800282e:	2b08      	cmp	r3, #8
 8002830:	d101      	bne.n	8002836 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002832:	2301      	movs	r3, #1
 8002834:	e000      	b.n	8002838 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002836:	2300      	movs	r3, #0
}
 8002838:	4618      	mov	r0, r3
 800283a:	370c      	adds	r7, #12
 800283c:	46bd      	mov	sp, r7
 800283e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002842:	4770      	bx	lr

08002844 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002844:	b590      	push	{r4, r7, lr}
 8002846:	b089      	sub	sp, #36	@ 0x24
 8002848:	af00      	add	r7, sp, #0
 800284a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800284c:	2300      	movs	r3, #0
 800284e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8002850:	2300      	movs	r3, #0
 8002852:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	2b00      	cmp	r3, #0
 8002858:	d101      	bne.n	800285e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800285a:	2301      	movs	r3, #1
 800285c:	e130      	b.n	8002ac0 <HAL_ADC_Init+0x27c>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	691b      	ldr	r3, [r3, #16]
 8002862:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002868:	2b00      	cmp	r3, #0
 800286a:	d109      	bne.n	8002880 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800286c:	6878      	ldr	r0, [r7, #4]
 800286e:	f7fd ff0b 	bl	8000688 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	2200      	movs	r2, #0
 8002876:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	2200      	movs	r2, #0
 800287c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	4618      	mov	r0, r3
 8002886:	f7ff fef1 	bl	800266c <LL_ADC_IsDeepPowerDownEnabled>
 800288a:	4603      	mov	r3, r0
 800288c:	2b00      	cmp	r3, #0
 800288e:	d004      	beq.n	800289a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	4618      	mov	r0, r3
 8002896:	f7ff fed7 	bl	8002648 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	4618      	mov	r0, r3
 80028a0:	f7ff ff0c 	bl	80026bc <LL_ADC_IsInternalRegulatorEnabled>
 80028a4:	4603      	mov	r3, r0
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d115      	bne.n	80028d6 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	4618      	mov	r0, r3
 80028b0:	f7ff fef0 	bl	8002694 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80028b4:	4b84      	ldr	r3, [pc, #528]	@ (8002ac8 <HAL_ADC_Init+0x284>)
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	099b      	lsrs	r3, r3, #6
 80028ba:	4a84      	ldr	r2, [pc, #528]	@ (8002acc <HAL_ADC_Init+0x288>)
 80028bc:	fba2 2303 	umull	r2, r3, r2, r3
 80028c0:	099b      	lsrs	r3, r3, #6
 80028c2:	3301      	adds	r3, #1
 80028c4:	005b      	lsls	r3, r3, #1
 80028c6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80028c8:	e002      	b.n	80028d0 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	3b01      	subs	r3, #1
 80028ce:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d1f9      	bne.n	80028ca <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	4618      	mov	r0, r3
 80028dc:	f7ff feee 	bl	80026bc <LL_ADC_IsInternalRegulatorEnabled>
 80028e0:	4603      	mov	r3, r0
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d10d      	bne.n	8002902 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028ea:	f043 0210 	orr.w	r2, r3, #16
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028f6:	f043 0201 	orr.w	r2, r3, #1
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80028fe:	2301      	movs	r3, #1
 8002900:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	4618      	mov	r0, r3
 8002908:	f7ff ff62 	bl	80027d0 <LL_ADC_REG_IsConversionOngoing>
 800290c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002912:	f003 0310 	and.w	r3, r3, #16
 8002916:	2b00      	cmp	r3, #0
 8002918:	f040 80c9 	bne.w	8002aae <HAL_ADC_Init+0x26a>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 800291c:	697b      	ldr	r3, [r7, #20]
 800291e:	2b00      	cmp	r3, #0
 8002920:	f040 80c5 	bne.w	8002aae <HAL_ADC_Init+0x26a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002928:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800292c:	f043 0202 	orr.w	r2, r3, #2
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	4618      	mov	r0, r3
 800293a:	f7ff fefb 	bl	8002734 <LL_ADC_IsEnabled>
 800293e:	4603      	mov	r3, r0
 8002940:	2b00      	cmp	r3, #0
 8002942:	d115      	bne.n	8002970 <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002944:	4862      	ldr	r0, [pc, #392]	@ (8002ad0 <HAL_ADC_Init+0x28c>)
 8002946:	f7ff fef5 	bl	8002734 <LL_ADC_IsEnabled>
 800294a:	4604      	mov	r4, r0
 800294c:	4861      	ldr	r0, [pc, #388]	@ (8002ad4 <HAL_ADC_Init+0x290>)
 800294e:	f7ff fef1 	bl	8002734 <LL_ADC_IsEnabled>
 8002952:	4603      	mov	r3, r0
 8002954:	431c      	orrs	r4, r3
 8002956:	4860      	ldr	r0, [pc, #384]	@ (8002ad8 <HAL_ADC_Init+0x294>)
 8002958:	f7ff feec 	bl	8002734 <LL_ADC_IsEnabled>
 800295c:	4603      	mov	r3, r0
 800295e:	4323      	orrs	r3, r4
 8002960:	2b00      	cmp	r3, #0
 8002962:	d105      	bne.n	8002970 <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	685b      	ldr	r3, [r3, #4]
 8002968:	4619      	mov	r1, r3
 800296a:	485c      	ldr	r0, [pc, #368]	@ (8002adc <HAL_ADC_Init+0x298>)
 800296c:	f7ff fd38 	bl	80023e0 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	7e5b      	ldrb	r3, [r3, #25]
 8002974:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800297a:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8002980:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8002986:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800298e:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002990:	4313      	orrs	r3, r2
 8002992:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	f893 3020 	ldrb.w	r3, [r3, #32]
 800299a:	2b01      	cmp	r3, #1
 800299c:	d106      	bne.n	80029ac <HAL_ADC_Init+0x168>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029a2:	3b01      	subs	r3, #1
 80029a4:	045b      	lsls	r3, r3, #17
 80029a6:	69ba      	ldr	r2, [r7, #24]
 80029a8:	4313      	orrs	r3, r2
 80029aa:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d009      	beq.n	80029c8 <HAL_ADC_Init+0x184>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029b8:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80029c0:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80029c2:	69ba      	ldr	r2, [r7, #24]
 80029c4:	4313      	orrs	r3, r2
 80029c6:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	68da      	ldr	r2, [r3, #12]
 80029ce:	4b44      	ldr	r3, [pc, #272]	@ (8002ae0 <HAL_ADC_Init+0x29c>)
 80029d0:	4013      	ands	r3, r2
 80029d2:	687a      	ldr	r2, [r7, #4]
 80029d4:	6812      	ldr	r2, [r2, #0]
 80029d6:	69b9      	ldr	r1, [r7, #24]
 80029d8:	430b      	orrs	r3, r1
 80029da:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	4618      	mov	r0, r3
 80029e2:	f7ff ff1c 	bl	800281e <LL_ADC_INJ_IsConversionOngoing>
 80029e6:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80029e8:	697b      	ldr	r3, [r7, #20]
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d13d      	bne.n	8002a6a <HAL_ADC_Init+0x226>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80029ee:	693b      	ldr	r3, [r7, #16]
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d13a      	bne.n	8002a6a <HAL_ADC_Init+0x226>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80029f8:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002a00:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002a02:	4313      	orrs	r3, r2
 8002a04:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	68db      	ldr	r3, [r3, #12]
 8002a0c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002a10:	f023 0302 	bic.w	r3, r3, #2
 8002a14:	687a      	ldr	r2, [r7, #4]
 8002a16:	6812      	ldr	r2, [r2, #0]
 8002a18:	69b9      	ldr	r1, [r7, #24]
 8002a1a:	430b      	orrs	r3, r1
 8002a1c:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8002a24:	2b01      	cmp	r3, #1
 8002a26:	d118      	bne.n	8002a5a <HAL_ADC_Init+0x216>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	691b      	ldr	r3, [r3, #16]
 8002a2e:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8002a32:	f023 0304 	bic.w	r3, r3, #4
 8002a36:	687a      	ldr	r2, [r7, #4]
 8002a38:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8002a3a:	687a      	ldr	r2, [r7, #4]
 8002a3c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002a3e:	4311      	orrs	r1, r2
 8002a40:	687a      	ldr	r2, [r7, #4]
 8002a42:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8002a44:	4311      	orrs	r1, r2
 8002a46:	687a      	ldr	r2, [r7, #4]
 8002a48:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002a4a:	430a      	orrs	r2, r1
 8002a4c:	431a      	orrs	r2, r3
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	f042 0201 	orr.w	r2, r2, #1
 8002a56:	611a      	str	r2, [r3, #16]
 8002a58:	e007      	b.n	8002a6a <HAL_ADC_Init+0x226>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	691a      	ldr	r2, [r3, #16]
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f022 0201 	bic.w	r2, r2, #1
 8002a68:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	691b      	ldr	r3, [r3, #16]
 8002a6e:	2b01      	cmp	r3, #1
 8002a70:	d10c      	bne.n	8002a8c <HAL_ADC_Init+0x248>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a78:	f023 010f 	bic.w	r1, r3, #15
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	69db      	ldr	r3, [r3, #28]
 8002a80:	1e5a      	subs	r2, r3, #1
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	430a      	orrs	r2, r1
 8002a88:	631a      	str	r2, [r3, #48]	@ 0x30
 8002a8a:	e007      	b.n	8002a9c <HAL_ADC_Init+0x258>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	f022 020f 	bic.w	r2, r2, #15
 8002a9a:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002aa0:	f023 0303 	bic.w	r3, r3, #3
 8002aa4:	f043 0201 	orr.w	r2, r3, #1
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	655a      	str	r2, [r3, #84]	@ 0x54
 8002aac:	e007      	b.n	8002abe <HAL_ADC_Init+0x27a>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ab2:	f043 0210 	orr.w	r2, r3, #16
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8002aba:	2301      	movs	r3, #1
 8002abc:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002abe:	7ffb      	ldrb	r3, [r7, #31]
}
 8002ac0:	4618      	mov	r0, r3
 8002ac2:	3724      	adds	r7, #36	@ 0x24
 8002ac4:	46bd      	mov	sp, r7
 8002ac6:	bd90      	pop	{r4, r7, pc}
 8002ac8:	20000014 	.word	0x20000014
 8002acc:	053e2d63 	.word	0x053e2d63
 8002ad0:	50040000 	.word	0x50040000
 8002ad4:	50040100 	.word	0x50040100
 8002ad8:	50040200 	.word	0x50040200
 8002adc:	50040300 	.word	0x50040300
 8002ae0:	fff0c007 	.word	0xfff0c007

08002ae4 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	b086      	sub	sp, #24
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002aec:	4857      	ldr	r0, [pc, #348]	@ (8002c4c <HAL_ADC_Start+0x168>)
 8002aee:	f7ff fd8f 	bl	8002610 <LL_ADC_GetMultimode>
 8002af2:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	4618      	mov	r0, r3
 8002afa:	f7ff fe69 	bl	80027d0 <LL_ADC_REG_IsConversionOngoing>
 8002afe:	4603      	mov	r3, r0
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	f040 809c 	bne.w	8002c3e <HAL_ADC_Start+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002b0c:	2b01      	cmp	r3, #1
 8002b0e:	d101      	bne.n	8002b14 <HAL_ADC_Start+0x30>
 8002b10:	2302      	movs	r3, #2
 8002b12:	e097      	b.n	8002c44 <HAL_ADC_Start+0x160>
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	2201      	movs	r2, #1
 8002b18:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002b1c:	6878      	ldr	r0, [r7, #4]
 8002b1e:	f000 fe63 	bl	80037e8 <ADC_Enable>
 8002b22:	4603      	mov	r3, r0
 8002b24:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002b26:	7dfb      	ldrb	r3, [r7, #23]
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	f040 8083 	bne.w	8002c34 <HAL_ADC_Start+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b32:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002b36:	f023 0301 	bic.w	r3, r3, #1
 8002b3a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	655a      	str	r2, [r3, #84]	@ 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	4a42      	ldr	r2, [pc, #264]	@ (8002c50 <HAL_ADC_Start+0x16c>)
 8002b48:	4293      	cmp	r3, r2
 8002b4a:	d002      	beq.n	8002b52 <HAL_ADC_Start+0x6e>
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	e000      	b.n	8002b54 <HAL_ADC_Start+0x70>
 8002b52:	4b40      	ldr	r3, [pc, #256]	@ (8002c54 <HAL_ADC_Start+0x170>)
 8002b54:	687a      	ldr	r2, [r7, #4]
 8002b56:	6812      	ldr	r2, [r2, #0]
 8002b58:	4293      	cmp	r3, r2
 8002b5a:	d002      	beq.n	8002b62 <HAL_ADC_Start+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002b5c:	693b      	ldr	r3, [r7, #16]
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d105      	bne.n	8002b6e <HAL_ADC_Start+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b66:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	655a      	str	r2, [r3, #84]	@ 0x54
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b72:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002b76:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002b7a:	d106      	bne.n	8002b8a <HAL_ADC_Start+0xa6>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b80:	f023 0206 	bic.w	r2, r3, #6
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	659a      	str	r2, [r3, #88]	@ 0x58
 8002b88:	e002      	b.n	8002b90 <HAL_ADC_Start+0xac>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	221c      	movs	r2, #28
 8002b96:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	2200      	movs	r2, #0
 8002b9c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	4a2a      	ldr	r2, [pc, #168]	@ (8002c50 <HAL_ADC_Start+0x16c>)
 8002ba6:	4293      	cmp	r3, r2
 8002ba8:	d002      	beq.n	8002bb0 <HAL_ADC_Start+0xcc>
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	e000      	b.n	8002bb2 <HAL_ADC_Start+0xce>
 8002bb0:	4b28      	ldr	r3, [pc, #160]	@ (8002c54 <HAL_ADC_Start+0x170>)
 8002bb2:	687a      	ldr	r2, [r7, #4]
 8002bb4:	6812      	ldr	r2, [r2, #0]
 8002bb6:	4293      	cmp	r3, r2
 8002bb8:	d008      	beq.n	8002bcc <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002bba:	693b      	ldr	r3, [r7, #16]
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d005      	beq.n	8002bcc <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002bc0:	693b      	ldr	r3, [r7, #16]
 8002bc2:	2b05      	cmp	r3, #5
 8002bc4:	d002      	beq.n	8002bcc <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002bc6:	693b      	ldr	r3, [r7, #16]
 8002bc8:	2b09      	cmp	r3, #9
 8002bca:	d114      	bne.n	8002bf6 <HAL_ADC_Start+0x112>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	68db      	ldr	r3, [r3, #12]
 8002bd2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d007      	beq.n	8002bea <HAL_ADC_Start+0x106>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bde:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002be2:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	655a      	str	r2, [r3, #84]	@ 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	4618      	mov	r0, r3
 8002bf0:	f7ff fdc6 	bl	8002780 <LL_ADC_REG_StartConversion>
 8002bf4:	e025      	b.n	8002c42 <HAL_ADC_Start+0x15e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bfa:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	655a      	str	r2, [r3, #84]	@ 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	4a12      	ldr	r2, [pc, #72]	@ (8002c50 <HAL_ADC_Start+0x16c>)
 8002c08:	4293      	cmp	r3, r2
 8002c0a:	d002      	beq.n	8002c12 <HAL_ADC_Start+0x12e>
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	e000      	b.n	8002c14 <HAL_ADC_Start+0x130>
 8002c12:	4b10      	ldr	r3, [pc, #64]	@ (8002c54 <HAL_ADC_Start+0x170>)
 8002c14:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	68db      	ldr	r3, [r3, #12]
 8002c1a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d00f      	beq.n	8002c42 <HAL_ADC_Start+0x15e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c26:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002c2a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	655a      	str	r2, [r3, #84]	@ 0x54
 8002c32:	e006      	b.n	8002c42 <HAL_ADC_Start+0x15e>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	2200      	movs	r2, #0
 8002c38:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 8002c3c:	e001      	b.n	8002c42 <HAL_ADC_Start+0x15e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002c3e:	2302      	movs	r3, #2
 8002c40:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002c42:	7dfb      	ldrb	r3, [r7, #23]
}
 8002c44:	4618      	mov	r0, r3
 8002c46:	3718      	adds	r7, #24
 8002c48:	46bd      	mov	sp, r7
 8002c4a:	bd80      	pop	{r7, pc}
 8002c4c:	50040300 	.word	0x50040300
 8002c50:	50040100 	.word	0x50040100
 8002c54:	50040000 	.word	0x50040000

08002c58 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	b084      	sub	sp, #16
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002c66:	2b01      	cmp	r3, #1
 8002c68:	d101      	bne.n	8002c6e <HAL_ADC_Stop+0x16>
 8002c6a:	2302      	movs	r3, #2
 8002c6c:	e023      	b.n	8002cb6 <HAL_ADC_Stop+0x5e>
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	2201      	movs	r2, #1
 8002c72:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8002c76:	2103      	movs	r1, #3
 8002c78:	6878      	ldr	r0, [r7, #4]
 8002c7a:	f000 fcf9 	bl	8003670 <ADC_ConversionStop>
 8002c7e:	4603      	mov	r3, r0
 8002c80:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8002c82:	7bfb      	ldrb	r3, [r7, #15]
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d111      	bne.n	8002cac <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8002c88:	6878      	ldr	r0, [r7, #4]
 8002c8a:	f000 fe33 	bl	80038f4 <ADC_Disable>
 8002c8e:	4603      	mov	r3, r0
 8002c90:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8002c92:	7bfb      	ldrb	r3, [r7, #15]
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d109      	bne.n	8002cac <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c9c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002ca0:	f023 0301 	bic.w	r3, r3, #1
 8002ca4:	f043 0201 	orr.w	r2, r3, #1
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	655a      	str	r2, [r3, #84]	@ 0x54
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	2200      	movs	r2, #0
 8002cb0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8002cb4:	7bfb      	ldrb	r3, [r7, #15]
}
 8002cb6:	4618      	mov	r0, r3
 8002cb8:	3710      	adds	r7, #16
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	bd80      	pop	{r7, pc}
	...

08002cc0 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	b088      	sub	sp, #32
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	6078      	str	r0, [r7, #4]
 8002cc8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002cca:	4866      	ldr	r0, [pc, #408]	@ (8002e64 <HAL_ADC_PollForConversion+0x1a4>)
 8002ccc:	f7ff fca0 	bl	8002610 <LL_ADC_GetMultimode>
 8002cd0:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	695b      	ldr	r3, [r3, #20]
 8002cd6:	2b08      	cmp	r3, #8
 8002cd8:	d102      	bne.n	8002ce0 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8002cda:	2308      	movs	r3, #8
 8002cdc:	61fb      	str	r3, [r7, #28]
 8002cde:	e02a      	b.n	8002d36 <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002ce0:	697b      	ldr	r3, [r7, #20]
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d005      	beq.n	8002cf2 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002ce6:	697b      	ldr	r3, [r7, #20]
 8002ce8:	2b05      	cmp	r3, #5
 8002cea:	d002      	beq.n	8002cf2 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002cec:	697b      	ldr	r3, [r7, #20]
 8002cee:	2b09      	cmp	r3, #9
 8002cf0:	d111      	bne.n	8002d16 <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	68db      	ldr	r3, [r3, #12]
 8002cf8:	f003 0301 	and.w	r3, r3, #1
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d007      	beq.n	8002d10 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d04:	f043 0220 	orr.w	r2, r3, #32
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 8002d0c:	2301      	movs	r3, #1
 8002d0e:	e0a4      	b.n	8002e5a <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8002d10:	2304      	movs	r3, #4
 8002d12:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8002d14:	e00f      	b.n	8002d36 <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8002d16:	4853      	ldr	r0, [pc, #332]	@ (8002e64 <HAL_ADC_PollForConversion+0x1a4>)
 8002d18:	f7ff fc88 	bl	800262c <LL_ADC_GetMultiDMATransfer>
 8002d1c:	4603      	mov	r3, r0
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d007      	beq.n	8002d32 <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d26:	f043 0220 	orr.w	r2, r3, #32
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 8002d2e:	2301      	movs	r3, #1
 8002d30:	e093      	b.n	8002e5a <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 8002d32:	2304      	movs	r3, #4
 8002d34:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8002d36:	f7ff fb23 	bl	8002380 <HAL_GetTick>
 8002d3a:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002d3c:	e021      	b.n	8002d82 <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002d3e:	683b      	ldr	r3, [r7, #0]
 8002d40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d44:	d01d      	beq.n	8002d82 <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8002d46:	f7ff fb1b 	bl	8002380 <HAL_GetTick>
 8002d4a:	4602      	mov	r2, r0
 8002d4c:	693b      	ldr	r3, [r7, #16]
 8002d4e:	1ad3      	subs	r3, r2, r3
 8002d50:	683a      	ldr	r2, [r7, #0]
 8002d52:	429a      	cmp	r2, r3
 8002d54:	d302      	bcc.n	8002d5c <HAL_ADC_PollForConversion+0x9c>
 8002d56:	683b      	ldr	r3, [r7, #0]
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d112      	bne.n	8002d82 <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	681a      	ldr	r2, [r3, #0]
 8002d62:	69fb      	ldr	r3, [r7, #28]
 8002d64:	4013      	ands	r3, r2
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d10b      	bne.n	8002d82 <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d6e:	f043 0204 	orr.w	r2, r3, #4
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	2200      	movs	r2, #0
 8002d7a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

          return HAL_TIMEOUT;
 8002d7e:	2303      	movs	r3, #3
 8002d80:	e06b      	b.n	8002e5a <HAL_ADC_PollForConversion+0x19a>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	681a      	ldr	r2, [r3, #0]
 8002d88:	69fb      	ldr	r3, [r7, #28]
 8002d8a:	4013      	ands	r3, r2
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d0d6      	beq.n	8002d3e <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d94:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	4618      	mov	r0, r3
 8002da2:	f7ff fba6 	bl	80024f2 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002da6:	4603      	mov	r3, r0
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d01c      	beq.n	8002de6 <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	7e5b      	ldrb	r3, [r3, #25]
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d118      	bne.n	8002de6 <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f003 0308 	and.w	r3, r3, #8
 8002dbe:	2b08      	cmp	r3, #8
 8002dc0:	d111      	bne.n	8002de6 <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002dc6:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	655a      	str	r2, [r3, #84]	@ 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002dd2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d105      	bne.n	8002de6 <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002dde:	f043 0201 	orr.w	r2, r3, #1
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	4a1f      	ldr	r2, [pc, #124]	@ (8002e68 <HAL_ADC_PollForConversion+0x1a8>)
 8002dec:	4293      	cmp	r3, r2
 8002dee:	d002      	beq.n	8002df6 <HAL_ADC_PollForConversion+0x136>
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	e000      	b.n	8002df8 <HAL_ADC_PollForConversion+0x138>
 8002df6:	4b1d      	ldr	r3, [pc, #116]	@ (8002e6c <HAL_ADC_PollForConversion+0x1ac>)
 8002df8:	687a      	ldr	r2, [r7, #4]
 8002dfa:	6812      	ldr	r2, [r2, #0]
 8002dfc:	4293      	cmp	r3, r2
 8002dfe:	d008      	beq.n	8002e12 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002e00:	697b      	ldr	r3, [r7, #20]
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d005      	beq.n	8002e12 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002e06:	697b      	ldr	r3, [r7, #20]
 8002e08:	2b05      	cmp	r3, #5
 8002e0a:	d002      	beq.n	8002e12 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002e0c:	697b      	ldr	r3, [r7, #20]
 8002e0e:	2b09      	cmp	r3, #9
 8002e10:	d104      	bne.n	8002e1c <HAL_ADC_PollForConversion+0x15c>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	68db      	ldr	r3, [r3, #12]
 8002e18:	61bb      	str	r3, [r7, #24]
 8002e1a:	e00c      	b.n	8002e36 <HAL_ADC_PollForConversion+0x176>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	4a11      	ldr	r2, [pc, #68]	@ (8002e68 <HAL_ADC_PollForConversion+0x1a8>)
 8002e22:	4293      	cmp	r3, r2
 8002e24:	d002      	beq.n	8002e2c <HAL_ADC_PollForConversion+0x16c>
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	e000      	b.n	8002e2e <HAL_ADC_PollForConversion+0x16e>
 8002e2c:	4b0f      	ldr	r3, [pc, #60]	@ (8002e6c <HAL_ADC_PollForConversion+0x1ac>)
 8002e2e:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	68db      	ldr	r3, [r3, #12]
 8002e34:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8002e36:	69fb      	ldr	r3, [r7, #28]
 8002e38:	2b08      	cmp	r3, #8
 8002e3a:	d104      	bne.n	8002e46 <HAL_ADC_PollForConversion+0x186>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	2208      	movs	r2, #8
 8002e42:	601a      	str	r2, [r3, #0]
 8002e44:	e008      	b.n	8002e58 <HAL_ADC_PollForConversion+0x198>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8002e46:	69bb      	ldr	r3, [r7, #24]
 8002e48:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d103      	bne.n	8002e58 <HAL_ADC_PollForConversion+0x198>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	220c      	movs	r2, #12
 8002e56:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8002e58:	2300      	movs	r3, #0
}
 8002e5a:	4618      	mov	r0, r3
 8002e5c:	3720      	adds	r7, #32
 8002e5e:	46bd      	mov	sp, r7
 8002e60:	bd80      	pop	{r7, pc}
 8002e62:	bf00      	nop
 8002e64:	50040300 	.word	0x50040300
 8002e68:	50040100 	.word	0x50040100
 8002e6c:	50040000 	.word	0x50040000

08002e70 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8002e70:	b480      	push	{r7}
 8002e72:	b083      	sub	sp, #12
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8002e7e:	4618      	mov	r0, r3
 8002e80:	370c      	adds	r7, #12
 8002e82:	46bd      	mov	sp, r7
 8002e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e88:	4770      	bx	lr
	...

08002e8c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002e8c:	b580      	push	{r7, lr}
 8002e8e:	b0b6      	sub	sp, #216	@ 0xd8
 8002e90:	af00      	add	r7, sp, #0
 8002e92:	6078      	str	r0, [r7, #4]
 8002e94:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002e96:	2300      	movs	r3, #0
 8002e98:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002e9c:	2300      	movs	r3, #0
 8002e9e:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002ea6:	2b01      	cmp	r3, #1
 8002ea8:	d101      	bne.n	8002eae <HAL_ADC_ConfigChannel+0x22>
 8002eaa:	2302      	movs	r3, #2
 8002eac:	e3c9      	b.n	8003642 <HAL_ADC_ConfigChannel+0x7b6>
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	2201      	movs	r2, #1
 8002eb2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	4618      	mov	r0, r3
 8002ebc:	f7ff fc88 	bl	80027d0 <LL_ADC_REG_IsConversionOngoing>
 8002ec0:	4603      	mov	r3, r0
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	f040 83aa 	bne.w	800361c <HAL_ADC_ConfigChannel+0x790>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8002ec8:	683b      	ldr	r3, [r7, #0]
 8002eca:	685b      	ldr	r3, [r3, #4]
 8002ecc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8002ed0:	683b      	ldr	r3, [r7, #0]
 8002ed2:	685b      	ldr	r3, [r3, #4]
 8002ed4:	2b05      	cmp	r3, #5
 8002ed6:	d824      	bhi.n	8002f22 <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8002ed8:	683b      	ldr	r3, [r7, #0]
 8002eda:	685b      	ldr	r3, [r3, #4]
 8002edc:	3b02      	subs	r3, #2
 8002ede:	2b03      	cmp	r3, #3
 8002ee0:	d81b      	bhi.n	8002f1a <HAL_ADC_ConfigChannel+0x8e>
 8002ee2:	a201      	add	r2, pc, #4	@ (adr r2, 8002ee8 <HAL_ADC_ConfigChannel+0x5c>)
 8002ee4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ee8:	08002ef9 	.word	0x08002ef9
 8002eec:	08002f01 	.word	0x08002f01
 8002ef0:	08002f09 	.word	0x08002f09
 8002ef4:	08002f11 	.word	0x08002f11
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8002ef8:	230c      	movs	r3, #12
 8002efa:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002efe:	e010      	b.n	8002f22 <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8002f00:	2312      	movs	r3, #18
 8002f02:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002f06:	e00c      	b.n	8002f22 <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8002f08:	2318      	movs	r3, #24
 8002f0a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002f0e:	e008      	b.n	8002f22 <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8002f10:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002f14:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002f18:	e003      	b.n	8002f22 <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8002f1a:	2306      	movs	r3, #6
 8002f1c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002f20:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	6818      	ldr	r0, [r3, #0]
 8002f26:	683b      	ldr	r3, [r7, #0]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	461a      	mov	r2, r3
 8002f2c:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8002f30:	f7ff faf2 	bl	8002518 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	4618      	mov	r0, r3
 8002f3a:	f7ff fc49 	bl	80027d0 <LL_ADC_REG_IsConversionOngoing>
 8002f3e:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	4618      	mov	r0, r3
 8002f48:	f7ff fc69 	bl	800281e <LL_ADC_INJ_IsConversionOngoing>
 8002f4c:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002f50:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	f040 81a4 	bne.w	80032a2 <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002f5a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	f040 819f 	bne.w	80032a2 <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	6818      	ldr	r0, [r3, #0]
 8002f68:	683b      	ldr	r3, [r7, #0]
 8002f6a:	6819      	ldr	r1, [r3, #0]
 8002f6c:	683b      	ldr	r3, [r7, #0]
 8002f6e:	689b      	ldr	r3, [r3, #8]
 8002f70:	461a      	mov	r2, r3
 8002f72:	f7ff fafd 	bl	8002570 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002f76:	683b      	ldr	r3, [r7, #0]
 8002f78:	695a      	ldr	r2, [r3, #20]
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	68db      	ldr	r3, [r3, #12]
 8002f80:	08db      	lsrs	r3, r3, #3
 8002f82:	f003 0303 	and.w	r3, r3, #3
 8002f86:	005b      	lsls	r3, r3, #1
 8002f88:	fa02 f303 	lsl.w	r3, r2, r3
 8002f8c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002f90:	683b      	ldr	r3, [r7, #0]
 8002f92:	691b      	ldr	r3, [r3, #16]
 8002f94:	2b04      	cmp	r3, #4
 8002f96:	d00a      	beq.n	8002fae <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	6818      	ldr	r0, [r3, #0]
 8002f9c:	683b      	ldr	r3, [r7, #0]
 8002f9e:	6919      	ldr	r1, [r3, #16]
 8002fa0:	683b      	ldr	r3, [r7, #0]
 8002fa2:	681a      	ldr	r2, [r3, #0]
 8002fa4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002fa8:	f7ff fa4e 	bl	8002448 <LL_ADC_SetOffset>
 8002fac:	e179      	b.n	80032a2 <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	2100      	movs	r1, #0
 8002fb4:	4618      	mov	r0, r3
 8002fb6:	f7ff fa6b 	bl	8002490 <LL_ADC_GetOffsetChannel>
 8002fba:	4603      	mov	r3, r0
 8002fbc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d10a      	bne.n	8002fda <HAL_ADC_ConfigChannel+0x14e>
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	2100      	movs	r1, #0
 8002fca:	4618      	mov	r0, r3
 8002fcc:	f7ff fa60 	bl	8002490 <LL_ADC_GetOffsetChannel>
 8002fd0:	4603      	mov	r3, r0
 8002fd2:	0e9b      	lsrs	r3, r3, #26
 8002fd4:	f003 021f 	and.w	r2, r3, #31
 8002fd8:	e01e      	b.n	8003018 <HAL_ADC_ConfigChannel+0x18c>
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	2100      	movs	r1, #0
 8002fe0:	4618      	mov	r0, r3
 8002fe2:	f7ff fa55 	bl	8002490 <LL_ADC_GetOffsetChannel>
 8002fe6:	4603      	mov	r3, r0
 8002fe8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fec:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002ff0:	fa93 f3a3 	rbit	r3, r3
 8002ff4:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002ff8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002ffc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003000:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003004:	2b00      	cmp	r3, #0
 8003006:	d101      	bne.n	800300c <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 8003008:	2320      	movs	r3, #32
 800300a:	e004      	b.n	8003016 <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 800300c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8003010:	fab3 f383 	clz	r3, r3
 8003014:	b2db      	uxtb	r3, r3
 8003016:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003018:	683b      	ldr	r3, [r7, #0]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003020:	2b00      	cmp	r3, #0
 8003022:	d105      	bne.n	8003030 <HAL_ADC_ConfigChannel+0x1a4>
 8003024:	683b      	ldr	r3, [r7, #0]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	0e9b      	lsrs	r3, r3, #26
 800302a:	f003 031f 	and.w	r3, r3, #31
 800302e:	e018      	b.n	8003062 <HAL_ADC_ConfigChannel+0x1d6>
 8003030:	683b      	ldr	r3, [r7, #0]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003038:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800303c:	fa93 f3a3 	rbit	r3, r3
 8003040:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8003044:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8003048:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 800304c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8003050:	2b00      	cmp	r3, #0
 8003052:	d101      	bne.n	8003058 <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 8003054:	2320      	movs	r3, #32
 8003056:	e004      	b.n	8003062 <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 8003058:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800305c:	fab3 f383 	clz	r3, r3
 8003060:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003062:	429a      	cmp	r2, r3
 8003064:	d106      	bne.n	8003074 <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	2200      	movs	r2, #0
 800306c:	2100      	movs	r1, #0
 800306e:	4618      	mov	r0, r3
 8003070:	f7ff fa24 	bl	80024bc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	2101      	movs	r1, #1
 800307a:	4618      	mov	r0, r3
 800307c:	f7ff fa08 	bl	8002490 <LL_ADC_GetOffsetChannel>
 8003080:	4603      	mov	r3, r0
 8003082:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003086:	2b00      	cmp	r3, #0
 8003088:	d10a      	bne.n	80030a0 <HAL_ADC_ConfigChannel+0x214>
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	2101      	movs	r1, #1
 8003090:	4618      	mov	r0, r3
 8003092:	f7ff f9fd 	bl	8002490 <LL_ADC_GetOffsetChannel>
 8003096:	4603      	mov	r3, r0
 8003098:	0e9b      	lsrs	r3, r3, #26
 800309a:	f003 021f 	and.w	r2, r3, #31
 800309e:	e01e      	b.n	80030de <HAL_ADC_ConfigChannel+0x252>
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	2101      	movs	r1, #1
 80030a6:	4618      	mov	r0, r3
 80030a8:	f7ff f9f2 	bl	8002490 <LL_ADC_GetOffsetChannel>
 80030ac:	4603      	mov	r3, r0
 80030ae:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030b2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80030b6:	fa93 f3a3 	rbit	r3, r3
 80030ba:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 80030be:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80030c2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 80030c6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d101      	bne.n	80030d2 <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 80030ce:	2320      	movs	r3, #32
 80030d0:	e004      	b.n	80030dc <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 80030d2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80030d6:	fab3 f383 	clz	r3, r3
 80030da:	b2db      	uxtb	r3, r3
 80030dc:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80030de:	683b      	ldr	r3, [r7, #0]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d105      	bne.n	80030f6 <HAL_ADC_ConfigChannel+0x26a>
 80030ea:	683b      	ldr	r3, [r7, #0]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	0e9b      	lsrs	r3, r3, #26
 80030f0:	f003 031f 	and.w	r3, r3, #31
 80030f4:	e018      	b.n	8003128 <HAL_ADC_ConfigChannel+0x29c>
 80030f6:	683b      	ldr	r3, [r7, #0]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030fe:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8003102:	fa93 f3a3 	rbit	r3, r3
 8003106:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 800310a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800310e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8003112:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003116:	2b00      	cmp	r3, #0
 8003118:	d101      	bne.n	800311e <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 800311a:	2320      	movs	r3, #32
 800311c:	e004      	b.n	8003128 <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 800311e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003122:	fab3 f383 	clz	r3, r3
 8003126:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003128:	429a      	cmp	r2, r3
 800312a:	d106      	bne.n	800313a <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	2200      	movs	r2, #0
 8003132:	2101      	movs	r1, #1
 8003134:	4618      	mov	r0, r3
 8003136:	f7ff f9c1 	bl	80024bc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	2102      	movs	r1, #2
 8003140:	4618      	mov	r0, r3
 8003142:	f7ff f9a5 	bl	8002490 <LL_ADC_GetOffsetChannel>
 8003146:	4603      	mov	r3, r0
 8003148:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800314c:	2b00      	cmp	r3, #0
 800314e:	d10a      	bne.n	8003166 <HAL_ADC_ConfigChannel+0x2da>
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	2102      	movs	r1, #2
 8003156:	4618      	mov	r0, r3
 8003158:	f7ff f99a 	bl	8002490 <LL_ADC_GetOffsetChannel>
 800315c:	4603      	mov	r3, r0
 800315e:	0e9b      	lsrs	r3, r3, #26
 8003160:	f003 021f 	and.w	r2, r3, #31
 8003164:	e01e      	b.n	80031a4 <HAL_ADC_ConfigChannel+0x318>
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	2102      	movs	r1, #2
 800316c:	4618      	mov	r0, r3
 800316e:	f7ff f98f 	bl	8002490 <LL_ADC_GetOffsetChannel>
 8003172:	4603      	mov	r3, r0
 8003174:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003178:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800317c:	fa93 f3a3 	rbit	r3, r3
 8003180:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8003184:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003188:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 800318c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003190:	2b00      	cmp	r3, #0
 8003192:	d101      	bne.n	8003198 <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 8003194:	2320      	movs	r3, #32
 8003196:	e004      	b.n	80031a2 <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 8003198:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800319c:	fab3 f383 	clz	r3, r3
 80031a0:	b2db      	uxtb	r3, r3
 80031a2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80031a4:	683b      	ldr	r3, [r7, #0]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d105      	bne.n	80031bc <HAL_ADC_ConfigChannel+0x330>
 80031b0:	683b      	ldr	r3, [r7, #0]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	0e9b      	lsrs	r3, r3, #26
 80031b6:	f003 031f 	and.w	r3, r3, #31
 80031ba:	e014      	b.n	80031e6 <HAL_ADC_ConfigChannel+0x35a>
 80031bc:	683b      	ldr	r3, [r7, #0]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031c2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80031c4:	fa93 f3a3 	rbit	r3, r3
 80031c8:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 80031ca:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80031cc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 80031d0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	d101      	bne.n	80031dc <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 80031d8:	2320      	movs	r3, #32
 80031da:	e004      	b.n	80031e6 <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 80031dc:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80031e0:	fab3 f383 	clz	r3, r3
 80031e4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80031e6:	429a      	cmp	r2, r3
 80031e8:	d106      	bne.n	80031f8 <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	2200      	movs	r2, #0
 80031f0:	2102      	movs	r1, #2
 80031f2:	4618      	mov	r0, r3
 80031f4:	f7ff f962 	bl	80024bc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	2103      	movs	r1, #3
 80031fe:	4618      	mov	r0, r3
 8003200:	f7ff f946 	bl	8002490 <LL_ADC_GetOffsetChannel>
 8003204:	4603      	mov	r3, r0
 8003206:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800320a:	2b00      	cmp	r3, #0
 800320c:	d10a      	bne.n	8003224 <HAL_ADC_ConfigChannel+0x398>
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	2103      	movs	r1, #3
 8003214:	4618      	mov	r0, r3
 8003216:	f7ff f93b 	bl	8002490 <LL_ADC_GetOffsetChannel>
 800321a:	4603      	mov	r3, r0
 800321c:	0e9b      	lsrs	r3, r3, #26
 800321e:	f003 021f 	and.w	r2, r3, #31
 8003222:	e017      	b.n	8003254 <HAL_ADC_ConfigChannel+0x3c8>
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	2103      	movs	r1, #3
 800322a:	4618      	mov	r0, r3
 800322c:	f7ff f930 	bl	8002490 <LL_ADC_GetOffsetChannel>
 8003230:	4603      	mov	r3, r0
 8003232:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003234:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003236:	fa93 f3a3 	rbit	r3, r3
 800323a:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 800323c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800323e:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8003240:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003242:	2b00      	cmp	r3, #0
 8003244:	d101      	bne.n	800324a <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 8003246:	2320      	movs	r3, #32
 8003248:	e003      	b.n	8003252 <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 800324a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800324c:	fab3 f383 	clz	r3, r3
 8003250:	b2db      	uxtb	r3, r3
 8003252:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003254:	683b      	ldr	r3, [r7, #0]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800325c:	2b00      	cmp	r3, #0
 800325e:	d105      	bne.n	800326c <HAL_ADC_ConfigChannel+0x3e0>
 8003260:	683b      	ldr	r3, [r7, #0]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	0e9b      	lsrs	r3, r3, #26
 8003266:	f003 031f 	and.w	r3, r3, #31
 800326a:	e011      	b.n	8003290 <HAL_ADC_ConfigChannel+0x404>
 800326c:	683b      	ldr	r3, [r7, #0]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003272:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003274:	fa93 f3a3 	rbit	r3, r3
 8003278:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 800327a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800327c:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 800327e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003280:	2b00      	cmp	r3, #0
 8003282:	d101      	bne.n	8003288 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8003284:	2320      	movs	r3, #32
 8003286:	e003      	b.n	8003290 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8003288:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800328a:	fab3 f383 	clz	r3, r3
 800328e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003290:	429a      	cmp	r2, r3
 8003292:	d106      	bne.n	80032a2 <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	2200      	movs	r2, #0
 800329a:	2103      	movs	r1, #3
 800329c:	4618      	mov	r0, r3
 800329e:	f7ff f90d 	bl	80024bc <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	4618      	mov	r0, r3
 80032a8:	f7ff fa44 	bl	8002734 <LL_ADC_IsEnabled>
 80032ac:	4603      	mov	r3, r0
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	f040 8140 	bne.w	8003534 <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	6818      	ldr	r0, [r3, #0]
 80032b8:	683b      	ldr	r3, [r7, #0]
 80032ba:	6819      	ldr	r1, [r3, #0]
 80032bc:	683b      	ldr	r3, [r7, #0]
 80032be:	68db      	ldr	r3, [r3, #12]
 80032c0:	461a      	mov	r2, r3
 80032c2:	f7ff f981 	bl	80025c8 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80032c6:	683b      	ldr	r3, [r7, #0]
 80032c8:	68db      	ldr	r3, [r3, #12]
 80032ca:	4a8f      	ldr	r2, [pc, #572]	@ (8003508 <HAL_ADC_ConfigChannel+0x67c>)
 80032cc:	4293      	cmp	r3, r2
 80032ce:	f040 8131 	bne.w	8003534 <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80032d6:	683b      	ldr	r3, [r7, #0]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d10b      	bne.n	80032fa <HAL_ADC_ConfigChannel+0x46e>
 80032e2:	683b      	ldr	r3, [r7, #0]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	0e9b      	lsrs	r3, r3, #26
 80032e8:	3301      	adds	r3, #1
 80032ea:	f003 031f 	and.w	r3, r3, #31
 80032ee:	2b09      	cmp	r3, #9
 80032f0:	bf94      	ite	ls
 80032f2:	2301      	movls	r3, #1
 80032f4:	2300      	movhi	r3, #0
 80032f6:	b2db      	uxtb	r3, r3
 80032f8:	e019      	b.n	800332e <HAL_ADC_ConfigChannel+0x4a2>
 80032fa:	683b      	ldr	r3, [r7, #0]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003300:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8003302:	fa93 f3a3 	rbit	r3, r3
 8003306:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8003308:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800330a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 800330c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800330e:	2b00      	cmp	r3, #0
 8003310:	d101      	bne.n	8003316 <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 8003312:	2320      	movs	r3, #32
 8003314:	e003      	b.n	800331e <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 8003316:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003318:	fab3 f383 	clz	r3, r3
 800331c:	b2db      	uxtb	r3, r3
 800331e:	3301      	adds	r3, #1
 8003320:	f003 031f 	and.w	r3, r3, #31
 8003324:	2b09      	cmp	r3, #9
 8003326:	bf94      	ite	ls
 8003328:	2301      	movls	r3, #1
 800332a:	2300      	movhi	r3, #0
 800332c:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800332e:	2b00      	cmp	r3, #0
 8003330:	d079      	beq.n	8003426 <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003332:	683b      	ldr	r3, [r7, #0]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800333a:	2b00      	cmp	r3, #0
 800333c:	d107      	bne.n	800334e <HAL_ADC_ConfigChannel+0x4c2>
 800333e:	683b      	ldr	r3, [r7, #0]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	0e9b      	lsrs	r3, r3, #26
 8003344:	3301      	adds	r3, #1
 8003346:	069b      	lsls	r3, r3, #26
 8003348:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800334c:	e015      	b.n	800337a <HAL_ADC_ConfigChannel+0x4ee>
 800334e:	683b      	ldr	r3, [r7, #0]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003354:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003356:	fa93 f3a3 	rbit	r3, r3
 800335a:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 800335c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800335e:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8003360:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003362:	2b00      	cmp	r3, #0
 8003364:	d101      	bne.n	800336a <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 8003366:	2320      	movs	r3, #32
 8003368:	e003      	b.n	8003372 <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 800336a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800336c:	fab3 f383 	clz	r3, r3
 8003370:	b2db      	uxtb	r3, r3
 8003372:	3301      	adds	r3, #1
 8003374:	069b      	lsls	r3, r3, #26
 8003376:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800337a:	683b      	ldr	r3, [r7, #0]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003382:	2b00      	cmp	r3, #0
 8003384:	d109      	bne.n	800339a <HAL_ADC_ConfigChannel+0x50e>
 8003386:	683b      	ldr	r3, [r7, #0]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	0e9b      	lsrs	r3, r3, #26
 800338c:	3301      	adds	r3, #1
 800338e:	f003 031f 	and.w	r3, r3, #31
 8003392:	2101      	movs	r1, #1
 8003394:	fa01 f303 	lsl.w	r3, r1, r3
 8003398:	e017      	b.n	80033ca <HAL_ADC_ConfigChannel+0x53e>
 800339a:	683b      	ldr	r3, [r7, #0]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033a0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80033a2:	fa93 f3a3 	rbit	r3, r3
 80033a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 80033a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80033aa:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 80033ac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d101      	bne.n	80033b6 <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 80033b2:	2320      	movs	r3, #32
 80033b4:	e003      	b.n	80033be <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 80033b6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80033b8:	fab3 f383 	clz	r3, r3
 80033bc:	b2db      	uxtb	r3, r3
 80033be:	3301      	adds	r3, #1
 80033c0:	f003 031f 	and.w	r3, r3, #31
 80033c4:	2101      	movs	r1, #1
 80033c6:	fa01 f303 	lsl.w	r3, r1, r3
 80033ca:	ea42 0103 	orr.w	r1, r2, r3
 80033ce:	683b      	ldr	r3, [r7, #0]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d10a      	bne.n	80033f0 <HAL_ADC_ConfigChannel+0x564>
 80033da:	683b      	ldr	r3, [r7, #0]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	0e9b      	lsrs	r3, r3, #26
 80033e0:	3301      	adds	r3, #1
 80033e2:	f003 021f 	and.w	r2, r3, #31
 80033e6:	4613      	mov	r3, r2
 80033e8:	005b      	lsls	r3, r3, #1
 80033ea:	4413      	add	r3, r2
 80033ec:	051b      	lsls	r3, r3, #20
 80033ee:	e018      	b.n	8003422 <HAL_ADC_ConfigChannel+0x596>
 80033f0:	683b      	ldr	r3, [r7, #0]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80033f8:	fa93 f3a3 	rbit	r3, r3
 80033fc:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 80033fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003400:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8003402:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003404:	2b00      	cmp	r3, #0
 8003406:	d101      	bne.n	800340c <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 8003408:	2320      	movs	r3, #32
 800340a:	e003      	b.n	8003414 <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 800340c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800340e:	fab3 f383 	clz	r3, r3
 8003412:	b2db      	uxtb	r3, r3
 8003414:	3301      	adds	r3, #1
 8003416:	f003 021f 	and.w	r2, r3, #31
 800341a:	4613      	mov	r3, r2
 800341c:	005b      	lsls	r3, r3, #1
 800341e:	4413      	add	r3, r2
 8003420:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003422:	430b      	orrs	r3, r1
 8003424:	e081      	b.n	800352a <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003426:	683b      	ldr	r3, [r7, #0]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800342e:	2b00      	cmp	r3, #0
 8003430:	d107      	bne.n	8003442 <HAL_ADC_ConfigChannel+0x5b6>
 8003432:	683b      	ldr	r3, [r7, #0]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	0e9b      	lsrs	r3, r3, #26
 8003438:	3301      	adds	r3, #1
 800343a:	069b      	lsls	r3, r3, #26
 800343c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8003440:	e015      	b.n	800346e <HAL_ADC_ConfigChannel+0x5e2>
 8003442:	683b      	ldr	r3, [r7, #0]
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003448:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800344a:	fa93 f3a3 	rbit	r3, r3
 800344e:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8003450:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003452:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8003454:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003456:	2b00      	cmp	r3, #0
 8003458:	d101      	bne.n	800345e <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 800345a:	2320      	movs	r3, #32
 800345c:	e003      	b.n	8003466 <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 800345e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003460:	fab3 f383 	clz	r3, r3
 8003464:	b2db      	uxtb	r3, r3
 8003466:	3301      	adds	r3, #1
 8003468:	069b      	lsls	r3, r3, #26
 800346a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800346e:	683b      	ldr	r3, [r7, #0]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003476:	2b00      	cmp	r3, #0
 8003478:	d109      	bne.n	800348e <HAL_ADC_ConfigChannel+0x602>
 800347a:	683b      	ldr	r3, [r7, #0]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	0e9b      	lsrs	r3, r3, #26
 8003480:	3301      	adds	r3, #1
 8003482:	f003 031f 	and.w	r3, r3, #31
 8003486:	2101      	movs	r1, #1
 8003488:	fa01 f303 	lsl.w	r3, r1, r3
 800348c:	e017      	b.n	80034be <HAL_ADC_ConfigChannel+0x632>
 800348e:	683b      	ldr	r3, [r7, #0]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003494:	69fb      	ldr	r3, [r7, #28]
 8003496:	fa93 f3a3 	rbit	r3, r3
 800349a:	61bb      	str	r3, [r7, #24]
  return result;
 800349c:	69bb      	ldr	r3, [r7, #24]
 800349e:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 80034a0:	6a3b      	ldr	r3, [r7, #32]
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d101      	bne.n	80034aa <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 80034a6:	2320      	movs	r3, #32
 80034a8:	e003      	b.n	80034b2 <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 80034aa:	6a3b      	ldr	r3, [r7, #32]
 80034ac:	fab3 f383 	clz	r3, r3
 80034b0:	b2db      	uxtb	r3, r3
 80034b2:	3301      	adds	r3, #1
 80034b4:	f003 031f 	and.w	r3, r3, #31
 80034b8:	2101      	movs	r1, #1
 80034ba:	fa01 f303 	lsl.w	r3, r1, r3
 80034be:	ea42 0103 	orr.w	r1, r2, r3
 80034c2:	683b      	ldr	r3, [r7, #0]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d10d      	bne.n	80034ea <HAL_ADC_ConfigChannel+0x65e>
 80034ce:	683b      	ldr	r3, [r7, #0]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	0e9b      	lsrs	r3, r3, #26
 80034d4:	3301      	adds	r3, #1
 80034d6:	f003 021f 	and.w	r2, r3, #31
 80034da:	4613      	mov	r3, r2
 80034dc:	005b      	lsls	r3, r3, #1
 80034de:	4413      	add	r3, r2
 80034e0:	3b1e      	subs	r3, #30
 80034e2:	051b      	lsls	r3, r3, #20
 80034e4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80034e8:	e01e      	b.n	8003528 <HAL_ADC_ConfigChannel+0x69c>
 80034ea:	683b      	ldr	r3, [r7, #0]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034f0:	693b      	ldr	r3, [r7, #16]
 80034f2:	fa93 f3a3 	rbit	r3, r3
 80034f6:	60fb      	str	r3, [r7, #12]
  return result;
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80034fc:	697b      	ldr	r3, [r7, #20]
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d104      	bne.n	800350c <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 8003502:	2320      	movs	r3, #32
 8003504:	e006      	b.n	8003514 <HAL_ADC_ConfigChannel+0x688>
 8003506:	bf00      	nop
 8003508:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 800350c:	697b      	ldr	r3, [r7, #20]
 800350e:	fab3 f383 	clz	r3, r3
 8003512:	b2db      	uxtb	r3, r3
 8003514:	3301      	adds	r3, #1
 8003516:	f003 021f 	and.w	r2, r3, #31
 800351a:	4613      	mov	r3, r2
 800351c:	005b      	lsls	r3, r3, #1
 800351e:	4413      	add	r3, r2
 8003520:	3b1e      	subs	r3, #30
 8003522:	051b      	lsls	r3, r3, #20
 8003524:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003528:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800352a:	683a      	ldr	r2, [r7, #0]
 800352c:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800352e:	4619      	mov	r1, r3
 8003530:	f7ff f81e 	bl	8002570 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003534:	683b      	ldr	r3, [r7, #0]
 8003536:	681a      	ldr	r2, [r3, #0]
 8003538:	4b44      	ldr	r3, [pc, #272]	@ (800364c <HAL_ADC_ConfigChannel+0x7c0>)
 800353a:	4013      	ands	r3, r2
 800353c:	2b00      	cmp	r3, #0
 800353e:	d07a      	beq.n	8003636 <HAL_ADC_ConfigChannel+0x7aa>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003540:	4843      	ldr	r0, [pc, #268]	@ (8003650 <HAL_ADC_ConfigChannel+0x7c4>)
 8003542:	f7fe ff73 	bl	800242c <LL_ADC_GetCommonPathInternalCh>
 8003546:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800354a:	683b      	ldr	r3, [r7, #0]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	4a41      	ldr	r2, [pc, #260]	@ (8003654 <HAL_ADC_ConfigChannel+0x7c8>)
 8003550:	4293      	cmp	r3, r2
 8003552:	d12c      	bne.n	80035ae <HAL_ADC_ConfigChannel+0x722>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003554:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003558:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800355c:	2b00      	cmp	r3, #0
 800355e:	d126      	bne.n	80035ae <HAL_ADC_ConfigChannel+0x722>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	4a3c      	ldr	r2, [pc, #240]	@ (8003658 <HAL_ADC_ConfigChannel+0x7cc>)
 8003566:	4293      	cmp	r3, r2
 8003568:	d004      	beq.n	8003574 <HAL_ADC_ConfigChannel+0x6e8>
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	4a3b      	ldr	r2, [pc, #236]	@ (800365c <HAL_ADC_ConfigChannel+0x7d0>)
 8003570:	4293      	cmp	r3, r2
 8003572:	d15d      	bne.n	8003630 <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003574:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003578:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800357c:	4619      	mov	r1, r3
 800357e:	4834      	ldr	r0, [pc, #208]	@ (8003650 <HAL_ADC_ConfigChannel+0x7c4>)
 8003580:	f7fe ff41 	bl	8002406 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003584:	4b36      	ldr	r3, [pc, #216]	@ (8003660 <HAL_ADC_ConfigChannel+0x7d4>)
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	099b      	lsrs	r3, r3, #6
 800358a:	4a36      	ldr	r2, [pc, #216]	@ (8003664 <HAL_ADC_ConfigChannel+0x7d8>)
 800358c:	fba2 2303 	umull	r2, r3, r2, r3
 8003590:	099b      	lsrs	r3, r3, #6
 8003592:	1c5a      	adds	r2, r3, #1
 8003594:	4613      	mov	r3, r2
 8003596:	005b      	lsls	r3, r3, #1
 8003598:	4413      	add	r3, r2
 800359a:	009b      	lsls	r3, r3, #2
 800359c:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 800359e:	e002      	b.n	80035a6 <HAL_ADC_ConfigChannel+0x71a>
          {
            wait_loop_index--;
 80035a0:	68bb      	ldr	r3, [r7, #8]
 80035a2:	3b01      	subs	r3, #1
 80035a4:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80035a6:	68bb      	ldr	r3, [r7, #8]
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d1f9      	bne.n	80035a0 <HAL_ADC_ConfigChannel+0x714>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80035ac:	e040      	b.n	8003630 <HAL_ADC_ConfigChannel+0x7a4>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80035ae:	683b      	ldr	r3, [r7, #0]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	4a2d      	ldr	r2, [pc, #180]	@ (8003668 <HAL_ADC_ConfigChannel+0x7dc>)
 80035b4:	4293      	cmp	r3, r2
 80035b6:	d118      	bne.n	80035ea <HAL_ADC_ConfigChannel+0x75e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80035b8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80035bc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d112      	bne.n	80035ea <HAL_ADC_ConfigChannel+0x75e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	4a23      	ldr	r2, [pc, #140]	@ (8003658 <HAL_ADC_ConfigChannel+0x7cc>)
 80035ca:	4293      	cmp	r3, r2
 80035cc:	d004      	beq.n	80035d8 <HAL_ADC_ConfigChannel+0x74c>
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	4a22      	ldr	r2, [pc, #136]	@ (800365c <HAL_ADC_ConfigChannel+0x7d0>)
 80035d4:	4293      	cmp	r3, r2
 80035d6:	d12d      	bne.n	8003634 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80035d8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80035dc:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80035e0:	4619      	mov	r1, r3
 80035e2:	481b      	ldr	r0, [pc, #108]	@ (8003650 <HAL_ADC_ConfigChannel+0x7c4>)
 80035e4:	f7fe ff0f 	bl	8002406 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80035e8:	e024      	b.n	8003634 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80035ea:	683b      	ldr	r3, [r7, #0]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	4a1f      	ldr	r2, [pc, #124]	@ (800366c <HAL_ADC_ConfigChannel+0x7e0>)
 80035f0:	4293      	cmp	r3, r2
 80035f2:	d120      	bne.n	8003636 <HAL_ADC_ConfigChannel+0x7aa>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80035f4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80035f8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d11a      	bne.n	8003636 <HAL_ADC_ConfigChannel+0x7aa>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	4a14      	ldr	r2, [pc, #80]	@ (8003658 <HAL_ADC_ConfigChannel+0x7cc>)
 8003606:	4293      	cmp	r3, r2
 8003608:	d115      	bne.n	8003636 <HAL_ADC_ConfigChannel+0x7aa>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800360a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800360e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003612:	4619      	mov	r1, r3
 8003614:	480e      	ldr	r0, [pc, #56]	@ (8003650 <HAL_ADC_ConfigChannel+0x7c4>)
 8003616:	f7fe fef6 	bl	8002406 <LL_ADC_SetCommonPathInternalCh>
 800361a:	e00c      	b.n	8003636 <HAL_ADC_ConfigChannel+0x7aa>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003620:	f043 0220 	orr.w	r2, r3, #32
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8003628:	2301      	movs	r3, #1
 800362a:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 800362e:	e002      	b.n	8003636 <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003630:	bf00      	nop
 8003632:	e000      	b.n	8003636 <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003634:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	2200      	movs	r2, #0
 800363a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 800363e:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8003642:	4618      	mov	r0, r3
 8003644:	37d8      	adds	r7, #216	@ 0xd8
 8003646:	46bd      	mov	sp, r7
 8003648:	bd80      	pop	{r7, pc}
 800364a:	bf00      	nop
 800364c:	80080000 	.word	0x80080000
 8003650:	50040300 	.word	0x50040300
 8003654:	c7520000 	.word	0xc7520000
 8003658:	50040000 	.word	0x50040000
 800365c:	50040200 	.word	0x50040200
 8003660:	20000014 	.word	0x20000014
 8003664:	053e2d63 	.word	0x053e2d63
 8003668:	cb840000 	.word	0xcb840000
 800366c:	80000001 	.word	0x80000001

08003670 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8003670:	b580      	push	{r7, lr}
 8003672:	b088      	sub	sp, #32
 8003674:	af00      	add	r7, sp, #0
 8003676:	6078      	str	r0, [r7, #4]
 8003678:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 800367a:	2300      	movs	r3, #0
 800367c:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 800367e:	683b      	ldr	r3, [r7, #0]
 8003680:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	4618      	mov	r0, r3
 8003688:	f7ff f8a2 	bl	80027d0 <LL_ADC_REG_IsConversionOngoing>
 800368c:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	4618      	mov	r0, r3
 8003694:	f7ff f8c3 	bl	800281e <LL_ADC_INJ_IsConversionOngoing>
 8003698:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 800369a:	693b      	ldr	r3, [r7, #16]
 800369c:	2b00      	cmp	r3, #0
 800369e:	d103      	bne.n	80036a8 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	f000 8098 	beq.w	80037d8 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	68db      	ldr	r3, [r3, #12]
 80036ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d02a      	beq.n	800370c <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	7e5b      	ldrb	r3, [r3, #25]
 80036ba:	2b01      	cmp	r3, #1
 80036bc:	d126      	bne.n	800370c <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	7e1b      	ldrb	r3, [r3, #24]
 80036c2:	2b01      	cmp	r3, #1
 80036c4:	d122      	bne.n	800370c <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 80036c6:	2301      	movs	r3, #1
 80036c8:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80036ca:	e014      	b.n	80036f6 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 80036cc:	69fb      	ldr	r3, [r7, #28]
 80036ce:	4a45      	ldr	r2, [pc, #276]	@ (80037e4 <ADC_ConversionStop+0x174>)
 80036d0:	4293      	cmp	r3, r2
 80036d2:	d90d      	bls.n	80036f0 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80036d8:	f043 0210 	orr.w	r2, r3, #16
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036e4:	f043 0201 	orr.w	r2, r3, #1
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 80036ec:	2301      	movs	r3, #1
 80036ee:	e074      	b.n	80037da <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 80036f0:	69fb      	ldr	r3, [r7, #28]
 80036f2:	3301      	adds	r3, #1
 80036f4:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003700:	2b40      	cmp	r3, #64	@ 0x40
 8003702:	d1e3      	bne.n	80036cc <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	2240      	movs	r2, #64	@ 0x40
 800370a:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 800370c:	69bb      	ldr	r3, [r7, #24]
 800370e:	2b02      	cmp	r3, #2
 8003710:	d014      	beq.n	800373c <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	4618      	mov	r0, r3
 8003718:	f7ff f85a 	bl	80027d0 <LL_ADC_REG_IsConversionOngoing>
 800371c:	4603      	mov	r3, r0
 800371e:	2b00      	cmp	r3, #0
 8003720:	d00c      	beq.n	800373c <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	4618      	mov	r0, r3
 8003728:	f7ff f817 	bl	800275a <LL_ADC_IsDisableOngoing>
 800372c:	4603      	mov	r3, r0
 800372e:	2b00      	cmp	r3, #0
 8003730:	d104      	bne.n	800373c <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	4618      	mov	r0, r3
 8003738:	f7ff f836 	bl	80027a8 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 800373c:	69bb      	ldr	r3, [r7, #24]
 800373e:	2b01      	cmp	r3, #1
 8003740:	d014      	beq.n	800376c <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	4618      	mov	r0, r3
 8003748:	f7ff f869 	bl	800281e <LL_ADC_INJ_IsConversionOngoing>
 800374c:	4603      	mov	r3, r0
 800374e:	2b00      	cmp	r3, #0
 8003750:	d00c      	beq.n	800376c <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	4618      	mov	r0, r3
 8003758:	f7fe ffff 	bl	800275a <LL_ADC_IsDisableOngoing>
 800375c:	4603      	mov	r3, r0
 800375e:	2b00      	cmp	r3, #0
 8003760:	d104      	bne.n	800376c <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	4618      	mov	r0, r3
 8003768:	f7ff f845 	bl	80027f6 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 800376c:	69bb      	ldr	r3, [r7, #24]
 800376e:	2b02      	cmp	r3, #2
 8003770:	d005      	beq.n	800377e <ADC_ConversionStop+0x10e>
 8003772:	69bb      	ldr	r3, [r7, #24]
 8003774:	2b03      	cmp	r3, #3
 8003776:	d105      	bne.n	8003784 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8003778:	230c      	movs	r3, #12
 800377a:	617b      	str	r3, [r7, #20]
        break;
 800377c:	e005      	b.n	800378a <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 800377e:	2308      	movs	r3, #8
 8003780:	617b      	str	r3, [r7, #20]
        break;
 8003782:	e002      	b.n	800378a <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8003784:	2304      	movs	r3, #4
 8003786:	617b      	str	r3, [r7, #20]
        break;
 8003788:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 800378a:	f7fe fdf9 	bl	8002380 <HAL_GetTick>
 800378e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8003790:	e01b      	b.n	80037ca <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8003792:	f7fe fdf5 	bl	8002380 <HAL_GetTick>
 8003796:	4602      	mov	r2, r0
 8003798:	68bb      	ldr	r3, [r7, #8]
 800379a:	1ad3      	subs	r3, r2, r3
 800379c:	2b05      	cmp	r3, #5
 800379e:	d914      	bls.n	80037ca <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	689a      	ldr	r2, [r3, #8]
 80037a6:	697b      	ldr	r3, [r7, #20]
 80037a8:	4013      	ands	r3, r2
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d00d      	beq.n	80037ca <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037b2:	f043 0210 	orr.w	r2, r3, #16
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80037be:	f043 0201 	orr.w	r2, r3, #1
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 80037c6:	2301      	movs	r3, #1
 80037c8:	e007      	b.n	80037da <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	689a      	ldr	r2, [r3, #8]
 80037d0:	697b      	ldr	r3, [r7, #20]
 80037d2:	4013      	ands	r3, r2
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d1dc      	bne.n	8003792 <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 80037d8:	2300      	movs	r3, #0
}
 80037da:	4618      	mov	r0, r3
 80037dc:	3720      	adds	r7, #32
 80037de:	46bd      	mov	sp, r7
 80037e0:	bd80      	pop	{r7, pc}
 80037e2:	bf00      	nop
 80037e4:	a33fffff 	.word	0xa33fffff

080037e8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80037e8:	b580      	push	{r7, lr}
 80037ea:	b084      	sub	sp, #16
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80037f0:	2300      	movs	r3, #0
 80037f2:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	4618      	mov	r0, r3
 80037fa:	f7fe ff9b 	bl	8002734 <LL_ADC_IsEnabled>
 80037fe:	4603      	mov	r3, r0
 8003800:	2b00      	cmp	r3, #0
 8003802:	d169      	bne.n	80038d8 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	689a      	ldr	r2, [r3, #8]
 800380a:	4b36      	ldr	r3, [pc, #216]	@ (80038e4 <ADC_Enable+0xfc>)
 800380c:	4013      	ands	r3, r2
 800380e:	2b00      	cmp	r3, #0
 8003810:	d00d      	beq.n	800382e <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003816:	f043 0210 	orr.w	r2, r3, #16
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003822:	f043 0201 	orr.w	r2, r3, #1
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 800382a:	2301      	movs	r3, #1
 800382c:	e055      	b.n	80038da <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	4618      	mov	r0, r3
 8003834:	f7fe ff56 	bl	80026e4 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003838:	482b      	ldr	r0, [pc, #172]	@ (80038e8 <ADC_Enable+0x100>)
 800383a:	f7fe fdf7 	bl	800242c <LL_ADC_GetCommonPathInternalCh>
 800383e:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8003840:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003844:	2b00      	cmp	r3, #0
 8003846:	d013      	beq.n	8003870 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003848:	4b28      	ldr	r3, [pc, #160]	@ (80038ec <ADC_Enable+0x104>)
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	099b      	lsrs	r3, r3, #6
 800384e:	4a28      	ldr	r2, [pc, #160]	@ (80038f0 <ADC_Enable+0x108>)
 8003850:	fba2 2303 	umull	r2, r3, r2, r3
 8003854:	099b      	lsrs	r3, r3, #6
 8003856:	1c5a      	adds	r2, r3, #1
 8003858:	4613      	mov	r3, r2
 800385a:	005b      	lsls	r3, r3, #1
 800385c:	4413      	add	r3, r2
 800385e:	009b      	lsls	r3, r3, #2
 8003860:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003862:	e002      	b.n	800386a <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8003864:	68bb      	ldr	r3, [r7, #8]
 8003866:	3b01      	subs	r3, #1
 8003868:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800386a:	68bb      	ldr	r3, [r7, #8]
 800386c:	2b00      	cmp	r3, #0
 800386e:	d1f9      	bne.n	8003864 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003870:	f7fe fd86 	bl	8002380 <HAL_GetTick>
 8003874:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003876:	e028      	b.n	80038ca <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	4618      	mov	r0, r3
 800387e:	f7fe ff59 	bl	8002734 <LL_ADC_IsEnabled>
 8003882:	4603      	mov	r3, r0
 8003884:	2b00      	cmp	r3, #0
 8003886:	d104      	bne.n	8003892 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	4618      	mov	r0, r3
 800388e:	f7fe ff29 	bl	80026e4 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003892:	f7fe fd75 	bl	8002380 <HAL_GetTick>
 8003896:	4602      	mov	r2, r0
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	1ad3      	subs	r3, r2, r3
 800389c:	2b02      	cmp	r3, #2
 800389e:	d914      	bls.n	80038ca <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	f003 0301 	and.w	r3, r3, #1
 80038aa:	2b01      	cmp	r3, #1
 80038ac:	d00d      	beq.n	80038ca <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038b2:	f043 0210 	orr.w	r2, r3, #16
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038be:	f043 0201 	orr.w	r2, r3, #1
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 80038c6:	2301      	movs	r3, #1
 80038c8:	e007      	b.n	80038da <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	f003 0301 	and.w	r3, r3, #1
 80038d4:	2b01      	cmp	r3, #1
 80038d6:	d1cf      	bne.n	8003878 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80038d8:	2300      	movs	r3, #0
}
 80038da:	4618      	mov	r0, r3
 80038dc:	3710      	adds	r7, #16
 80038de:	46bd      	mov	sp, r7
 80038e0:	bd80      	pop	{r7, pc}
 80038e2:	bf00      	nop
 80038e4:	8000003f 	.word	0x8000003f
 80038e8:	50040300 	.word	0x50040300
 80038ec:	20000014 	.word	0x20000014
 80038f0:	053e2d63 	.word	0x053e2d63

080038f4 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80038f4:	b580      	push	{r7, lr}
 80038f6:	b084      	sub	sp, #16
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	4618      	mov	r0, r3
 8003902:	f7fe ff2a 	bl	800275a <LL_ADC_IsDisableOngoing>
 8003906:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	4618      	mov	r0, r3
 800390e:	f7fe ff11 	bl	8002734 <LL_ADC_IsEnabled>
 8003912:	4603      	mov	r3, r0
 8003914:	2b00      	cmp	r3, #0
 8003916:	d047      	beq.n	80039a8 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	2b00      	cmp	r3, #0
 800391c:	d144      	bne.n	80039a8 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	689b      	ldr	r3, [r3, #8]
 8003924:	f003 030d 	and.w	r3, r3, #13
 8003928:	2b01      	cmp	r3, #1
 800392a:	d10c      	bne.n	8003946 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	4618      	mov	r0, r3
 8003932:	f7fe feeb 	bl	800270c <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	2203      	movs	r2, #3
 800393c:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800393e:	f7fe fd1f 	bl	8002380 <HAL_GetTick>
 8003942:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003944:	e029      	b.n	800399a <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800394a:	f043 0210 	orr.w	r2, r3, #16
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003956:	f043 0201 	orr.w	r2, r3, #1
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 800395e:	2301      	movs	r3, #1
 8003960:	e023      	b.n	80039aa <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003962:	f7fe fd0d 	bl	8002380 <HAL_GetTick>
 8003966:	4602      	mov	r2, r0
 8003968:	68bb      	ldr	r3, [r7, #8]
 800396a:	1ad3      	subs	r3, r2, r3
 800396c:	2b02      	cmp	r3, #2
 800396e:	d914      	bls.n	800399a <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	689b      	ldr	r3, [r3, #8]
 8003976:	f003 0301 	and.w	r3, r3, #1
 800397a:	2b00      	cmp	r3, #0
 800397c:	d00d      	beq.n	800399a <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003982:	f043 0210 	orr.w	r2, r3, #16
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800398e:	f043 0201 	orr.w	r2, r3, #1
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8003996:	2301      	movs	r3, #1
 8003998:	e007      	b.n	80039aa <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	689b      	ldr	r3, [r3, #8]
 80039a0:	f003 0301 	and.w	r3, r3, #1
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d1dc      	bne.n	8003962 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80039a8:	2300      	movs	r3, #0
}
 80039aa:	4618      	mov	r0, r3
 80039ac:	3710      	adds	r7, #16
 80039ae:	46bd      	mov	sp, r7
 80039b0:	bd80      	pop	{r7, pc}

080039b2 <LL_ADC_IsEnabled>:
{
 80039b2:	b480      	push	{r7}
 80039b4:	b083      	sub	sp, #12
 80039b6:	af00      	add	r7, sp, #0
 80039b8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	689b      	ldr	r3, [r3, #8]
 80039be:	f003 0301 	and.w	r3, r3, #1
 80039c2:	2b01      	cmp	r3, #1
 80039c4:	d101      	bne.n	80039ca <LL_ADC_IsEnabled+0x18>
 80039c6:	2301      	movs	r3, #1
 80039c8:	e000      	b.n	80039cc <LL_ADC_IsEnabled+0x1a>
 80039ca:	2300      	movs	r3, #0
}
 80039cc:	4618      	mov	r0, r3
 80039ce:	370c      	adds	r7, #12
 80039d0:	46bd      	mov	sp, r7
 80039d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d6:	4770      	bx	lr

080039d8 <LL_ADC_REG_IsConversionOngoing>:
{
 80039d8:	b480      	push	{r7}
 80039da:	b083      	sub	sp, #12
 80039dc:	af00      	add	r7, sp, #0
 80039de:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	689b      	ldr	r3, [r3, #8]
 80039e4:	f003 0304 	and.w	r3, r3, #4
 80039e8:	2b04      	cmp	r3, #4
 80039ea:	d101      	bne.n	80039f0 <LL_ADC_REG_IsConversionOngoing+0x18>
 80039ec:	2301      	movs	r3, #1
 80039ee:	e000      	b.n	80039f2 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80039f0:	2300      	movs	r3, #0
}
 80039f2:	4618      	mov	r0, r3
 80039f4:	370c      	adds	r7, #12
 80039f6:	46bd      	mov	sp, r7
 80039f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039fc:	4770      	bx	lr
	...

08003a00 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8003a00:	b590      	push	{r4, r7, lr}
 8003a02:	b09f      	sub	sp, #124	@ 0x7c
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	6078      	str	r0, [r7, #4]
 8003a08:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003a0a:	2300      	movs	r3, #0
 8003a0c:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003a16:	2b01      	cmp	r3, #1
 8003a18:	d101      	bne.n	8003a1e <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8003a1a:	2302      	movs	r3, #2
 8003a1c:	e093      	b.n	8003b46 <HAL_ADCEx_MultiModeConfigChannel+0x146>
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	2201      	movs	r2, #1
 8003a22:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8003a26:	2300      	movs	r3, #0
 8003a28:	65fb      	str	r3, [r7, #92]	@ 0x5c
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8003a2a:	2300      	movs	r3, #0
 8003a2c:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	4a47      	ldr	r2, [pc, #284]	@ (8003b50 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8003a34:	4293      	cmp	r3, r2
 8003a36:	d102      	bne.n	8003a3e <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8003a38:	4b46      	ldr	r3, [pc, #280]	@ (8003b54 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8003a3a:	60bb      	str	r3, [r7, #8]
 8003a3c:	e001      	b.n	8003a42 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 8003a3e:	2300      	movs	r3, #0
 8003a40:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8003a42:	68bb      	ldr	r3, [r7, #8]
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	d10b      	bne.n	8003a60 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003a4c:	f043 0220 	orr.w	r2, r3, #32
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	2200      	movs	r2, #0
 8003a58:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 8003a5c:	2301      	movs	r3, #1
 8003a5e:	e072      	b.n	8003b46 <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8003a60:	68bb      	ldr	r3, [r7, #8]
 8003a62:	4618      	mov	r0, r3
 8003a64:	f7ff ffb8 	bl	80039d8 <LL_ADC_REG_IsConversionOngoing>
 8003a68:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	4618      	mov	r0, r3
 8003a70:	f7ff ffb2 	bl	80039d8 <LL_ADC_REG_IsConversionOngoing>
 8003a74:	4603      	mov	r3, r0
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d154      	bne.n	8003b24 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8003a7a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d151      	bne.n	8003b24 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003a80:	4b35      	ldr	r3, [pc, #212]	@ (8003b58 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 8003a82:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003a84:	683b      	ldr	r3, [r7, #0]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d02c      	beq.n	8003ae6 <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8003a8c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003a8e:	689b      	ldr	r3, [r3, #8]
 8003a90:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003a94:	683b      	ldr	r3, [r7, #0]
 8003a96:	6859      	ldr	r1, [r3, #4]
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003a9e:	035b      	lsls	r3, r3, #13
 8003aa0:	430b      	orrs	r3, r1
 8003aa2:	431a      	orrs	r2, r3
 8003aa4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003aa6:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003aa8:	4829      	ldr	r0, [pc, #164]	@ (8003b50 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8003aaa:	f7ff ff82 	bl	80039b2 <LL_ADC_IsEnabled>
 8003aae:	4604      	mov	r4, r0
 8003ab0:	4828      	ldr	r0, [pc, #160]	@ (8003b54 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8003ab2:	f7ff ff7e 	bl	80039b2 <LL_ADC_IsEnabled>
 8003ab6:	4603      	mov	r3, r0
 8003ab8:	431c      	orrs	r4, r3
 8003aba:	4828      	ldr	r0, [pc, #160]	@ (8003b5c <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8003abc:	f7ff ff79 	bl	80039b2 <LL_ADC_IsEnabled>
 8003ac0:	4603      	mov	r3, r0
 8003ac2:	4323      	orrs	r3, r4
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d137      	bne.n	8003b38 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003ac8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003aca:	689b      	ldr	r3, [r3, #8]
 8003acc:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003ad0:	f023 030f 	bic.w	r3, r3, #15
 8003ad4:	683a      	ldr	r2, [r7, #0]
 8003ad6:	6811      	ldr	r1, [r2, #0]
 8003ad8:	683a      	ldr	r2, [r7, #0]
 8003ada:	6892      	ldr	r2, [r2, #8]
 8003adc:	430a      	orrs	r2, r1
 8003ade:	431a      	orrs	r2, r3
 8003ae0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003ae2:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003ae4:	e028      	b.n	8003b38 <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003ae6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003ae8:	689b      	ldr	r3, [r3, #8]
 8003aea:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003aee:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003af0:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003af2:	4817      	ldr	r0, [pc, #92]	@ (8003b50 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8003af4:	f7ff ff5d 	bl	80039b2 <LL_ADC_IsEnabled>
 8003af8:	4604      	mov	r4, r0
 8003afa:	4816      	ldr	r0, [pc, #88]	@ (8003b54 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8003afc:	f7ff ff59 	bl	80039b2 <LL_ADC_IsEnabled>
 8003b00:	4603      	mov	r3, r0
 8003b02:	431c      	orrs	r4, r3
 8003b04:	4815      	ldr	r0, [pc, #84]	@ (8003b5c <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8003b06:	f7ff ff54 	bl	80039b2 <LL_ADC_IsEnabled>
 8003b0a:	4603      	mov	r3, r0
 8003b0c:	4323      	orrs	r3, r4
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d112      	bne.n	8003b38 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8003b12:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003b14:	689b      	ldr	r3, [r3, #8]
 8003b16:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003b1a:	f023 030f 	bic.w	r3, r3, #15
 8003b1e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003b20:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003b22:	e009      	b.n	8003b38 <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b28:	f043 0220 	orr.w	r2, r3, #32
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8003b30:	2301      	movs	r3, #1
 8003b32:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 8003b36:	e000      	b.n	8003b3a <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003b38:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	2200      	movs	r2, #0
 8003b3e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8003b42:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 8003b46:	4618      	mov	r0, r3
 8003b48:	377c      	adds	r7, #124	@ 0x7c
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	bd90      	pop	{r4, r7, pc}
 8003b4e:	bf00      	nop
 8003b50:	50040000 	.word	0x50040000
 8003b54:	50040100 	.word	0x50040100
 8003b58:	50040300 	.word	0x50040300
 8003b5c:	50040200 	.word	0x50040200

08003b60 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003b60:	b480      	push	{r7}
 8003b62:	b085      	sub	sp, #20
 8003b64:	af00      	add	r7, sp, #0
 8003b66:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	f003 0307 	and.w	r3, r3, #7
 8003b6e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003b70:	4b0c      	ldr	r3, [pc, #48]	@ (8003ba4 <__NVIC_SetPriorityGrouping+0x44>)
 8003b72:	68db      	ldr	r3, [r3, #12]
 8003b74:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003b76:	68ba      	ldr	r2, [r7, #8]
 8003b78:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003b7c:	4013      	ands	r3, r2
 8003b7e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003b84:	68bb      	ldr	r3, [r7, #8]
 8003b86:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003b88:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003b8c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003b90:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003b92:	4a04      	ldr	r2, [pc, #16]	@ (8003ba4 <__NVIC_SetPriorityGrouping+0x44>)
 8003b94:	68bb      	ldr	r3, [r7, #8]
 8003b96:	60d3      	str	r3, [r2, #12]
}
 8003b98:	bf00      	nop
 8003b9a:	3714      	adds	r7, #20
 8003b9c:	46bd      	mov	sp, r7
 8003b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba2:	4770      	bx	lr
 8003ba4:	e000ed00 	.word	0xe000ed00

08003ba8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003ba8:	b480      	push	{r7}
 8003baa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003bac:	4b04      	ldr	r3, [pc, #16]	@ (8003bc0 <__NVIC_GetPriorityGrouping+0x18>)
 8003bae:	68db      	ldr	r3, [r3, #12]
 8003bb0:	0a1b      	lsrs	r3, r3, #8
 8003bb2:	f003 0307 	and.w	r3, r3, #7
}
 8003bb6:	4618      	mov	r0, r3
 8003bb8:	46bd      	mov	sp, r7
 8003bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bbe:	4770      	bx	lr
 8003bc0:	e000ed00 	.word	0xe000ed00

08003bc4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003bc4:	b480      	push	{r7}
 8003bc6:	b083      	sub	sp, #12
 8003bc8:	af00      	add	r7, sp, #0
 8003bca:	4603      	mov	r3, r0
 8003bcc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003bce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	db0b      	blt.n	8003bee <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003bd6:	79fb      	ldrb	r3, [r7, #7]
 8003bd8:	f003 021f 	and.w	r2, r3, #31
 8003bdc:	4907      	ldr	r1, [pc, #28]	@ (8003bfc <__NVIC_EnableIRQ+0x38>)
 8003bde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003be2:	095b      	lsrs	r3, r3, #5
 8003be4:	2001      	movs	r0, #1
 8003be6:	fa00 f202 	lsl.w	r2, r0, r2
 8003bea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003bee:	bf00      	nop
 8003bf0:	370c      	adds	r7, #12
 8003bf2:	46bd      	mov	sp, r7
 8003bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf8:	4770      	bx	lr
 8003bfa:	bf00      	nop
 8003bfc:	e000e100 	.word	0xe000e100

08003c00 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003c00:	b480      	push	{r7}
 8003c02:	b083      	sub	sp, #12
 8003c04:	af00      	add	r7, sp, #0
 8003c06:	4603      	mov	r3, r0
 8003c08:	6039      	str	r1, [r7, #0]
 8003c0a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003c0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	db0a      	blt.n	8003c2a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003c14:	683b      	ldr	r3, [r7, #0]
 8003c16:	b2da      	uxtb	r2, r3
 8003c18:	490c      	ldr	r1, [pc, #48]	@ (8003c4c <__NVIC_SetPriority+0x4c>)
 8003c1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c1e:	0112      	lsls	r2, r2, #4
 8003c20:	b2d2      	uxtb	r2, r2
 8003c22:	440b      	add	r3, r1
 8003c24:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003c28:	e00a      	b.n	8003c40 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003c2a:	683b      	ldr	r3, [r7, #0]
 8003c2c:	b2da      	uxtb	r2, r3
 8003c2e:	4908      	ldr	r1, [pc, #32]	@ (8003c50 <__NVIC_SetPriority+0x50>)
 8003c30:	79fb      	ldrb	r3, [r7, #7]
 8003c32:	f003 030f 	and.w	r3, r3, #15
 8003c36:	3b04      	subs	r3, #4
 8003c38:	0112      	lsls	r2, r2, #4
 8003c3a:	b2d2      	uxtb	r2, r2
 8003c3c:	440b      	add	r3, r1
 8003c3e:	761a      	strb	r2, [r3, #24]
}
 8003c40:	bf00      	nop
 8003c42:	370c      	adds	r7, #12
 8003c44:	46bd      	mov	sp, r7
 8003c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c4a:	4770      	bx	lr
 8003c4c:	e000e100 	.word	0xe000e100
 8003c50:	e000ed00 	.word	0xe000ed00

08003c54 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003c54:	b480      	push	{r7}
 8003c56:	b089      	sub	sp, #36	@ 0x24
 8003c58:	af00      	add	r7, sp, #0
 8003c5a:	60f8      	str	r0, [r7, #12]
 8003c5c:	60b9      	str	r1, [r7, #8]
 8003c5e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	f003 0307 	and.w	r3, r3, #7
 8003c66:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003c68:	69fb      	ldr	r3, [r7, #28]
 8003c6a:	f1c3 0307 	rsb	r3, r3, #7
 8003c6e:	2b04      	cmp	r3, #4
 8003c70:	bf28      	it	cs
 8003c72:	2304      	movcs	r3, #4
 8003c74:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003c76:	69fb      	ldr	r3, [r7, #28]
 8003c78:	3304      	adds	r3, #4
 8003c7a:	2b06      	cmp	r3, #6
 8003c7c:	d902      	bls.n	8003c84 <NVIC_EncodePriority+0x30>
 8003c7e:	69fb      	ldr	r3, [r7, #28]
 8003c80:	3b03      	subs	r3, #3
 8003c82:	e000      	b.n	8003c86 <NVIC_EncodePriority+0x32>
 8003c84:	2300      	movs	r3, #0
 8003c86:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003c88:	f04f 32ff 	mov.w	r2, #4294967295
 8003c8c:	69bb      	ldr	r3, [r7, #24]
 8003c8e:	fa02 f303 	lsl.w	r3, r2, r3
 8003c92:	43da      	mvns	r2, r3
 8003c94:	68bb      	ldr	r3, [r7, #8]
 8003c96:	401a      	ands	r2, r3
 8003c98:	697b      	ldr	r3, [r7, #20]
 8003c9a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003c9c:	f04f 31ff 	mov.w	r1, #4294967295
 8003ca0:	697b      	ldr	r3, [r7, #20]
 8003ca2:	fa01 f303 	lsl.w	r3, r1, r3
 8003ca6:	43d9      	mvns	r1, r3
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003cac:	4313      	orrs	r3, r2
         );
}
 8003cae:	4618      	mov	r0, r3
 8003cb0:	3724      	adds	r7, #36	@ 0x24
 8003cb2:	46bd      	mov	sp, r7
 8003cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb8:	4770      	bx	lr
	...

08003cbc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003cbc:	b580      	push	{r7, lr}
 8003cbe:	b082      	sub	sp, #8
 8003cc0:	af00      	add	r7, sp, #0
 8003cc2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	3b01      	subs	r3, #1
 8003cc8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003ccc:	d301      	bcc.n	8003cd2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003cce:	2301      	movs	r3, #1
 8003cd0:	e00f      	b.n	8003cf2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003cd2:	4a0a      	ldr	r2, [pc, #40]	@ (8003cfc <SysTick_Config+0x40>)
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	3b01      	subs	r3, #1
 8003cd8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003cda:	210f      	movs	r1, #15
 8003cdc:	f04f 30ff 	mov.w	r0, #4294967295
 8003ce0:	f7ff ff8e 	bl	8003c00 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003ce4:	4b05      	ldr	r3, [pc, #20]	@ (8003cfc <SysTick_Config+0x40>)
 8003ce6:	2200      	movs	r2, #0
 8003ce8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003cea:	4b04      	ldr	r3, [pc, #16]	@ (8003cfc <SysTick_Config+0x40>)
 8003cec:	2207      	movs	r2, #7
 8003cee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003cf0:	2300      	movs	r3, #0
}
 8003cf2:	4618      	mov	r0, r3
 8003cf4:	3708      	adds	r7, #8
 8003cf6:	46bd      	mov	sp, r7
 8003cf8:	bd80      	pop	{r7, pc}
 8003cfa:	bf00      	nop
 8003cfc:	e000e010 	.word	0xe000e010

08003d00 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003d00:	b580      	push	{r7, lr}
 8003d02:	b082      	sub	sp, #8
 8003d04:	af00      	add	r7, sp, #0
 8003d06:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003d08:	6878      	ldr	r0, [r7, #4]
 8003d0a:	f7ff ff29 	bl	8003b60 <__NVIC_SetPriorityGrouping>
}
 8003d0e:	bf00      	nop
 8003d10:	3708      	adds	r7, #8
 8003d12:	46bd      	mov	sp, r7
 8003d14:	bd80      	pop	{r7, pc}

08003d16 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003d16:	b580      	push	{r7, lr}
 8003d18:	b086      	sub	sp, #24
 8003d1a:	af00      	add	r7, sp, #0
 8003d1c:	4603      	mov	r3, r0
 8003d1e:	60b9      	str	r1, [r7, #8]
 8003d20:	607a      	str	r2, [r7, #4]
 8003d22:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003d24:	2300      	movs	r3, #0
 8003d26:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003d28:	f7ff ff3e 	bl	8003ba8 <__NVIC_GetPriorityGrouping>
 8003d2c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003d2e:	687a      	ldr	r2, [r7, #4]
 8003d30:	68b9      	ldr	r1, [r7, #8]
 8003d32:	6978      	ldr	r0, [r7, #20]
 8003d34:	f7ff ff8e 	bl	8003c54 <NVIC_EncodePriority>
 8003d38:	4602      	mov	r2, r0
 8003d3a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003d3e:	4611      	mov	r1, r2
 8003d40:	4618      	mov	r0, r3
 8003d42:	f7ff ff5d 	bl	8003c00 <__NVIC_SetPriority>
}
 8003d46:	bf00      	nop
 8003d48:	3718      	adds	r7, #24
 8003d4a:	46bd      	mov	sp, r7
 8003d4c:	bd80      	pop	{r7, pc}

08003d4e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003d4e:	b580      	push	{r7, lr}
 8003d50:	b082      	sub	sp, #8
 8003d52:	af00      	add	r7, sp, #0
 8003d54:	4603      	mov	r3, r0
 8003d56:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003d58:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d5c:	4618      	mov	r0, r3
 8003d5e:	f7ff ff31 	bl	8003bc4 <__NVIC_EnableIRQ>
}
 8003d62:	bf00      	nop
 8003d64:	3708      	adds	r7, #8
 8003d66:	46bd      	mov	sp, r7
 8003d68:	bd80      	pop	{r7, pc}

08003d6a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003d6a:	b580      	push	{r7, lr}
 8003d6c:	b082      	sub	sp, #8
 8003d6e:	af00      	add	r7, sp, #0
 8003d70:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003d72:	6878      	ldr	r0, [r7, #4]
 8003d74:	f7ff ffa2 	bl	8003cbc <SysTick_Config>
 8003d78:	4603      	mov	r3, r0
}
 8003d7a:	4618      	mov	r0, r3
 8003d7c:	3708      	adds	r7, #8
 8003d7e:	46bd      	mov	sp, r7
 8003d80:	bd80      	pop	{r7, pc}
	...

08003d84 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003d84:	b480      	push	{r7}
 8003d86:	b087      	sub	sp, #28
 8003d88:	af00      	add	r7, sp, #0
 8003d8a:	6078      	str	r0, [r7, #4]
 8003d8c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003d8e:	2300      	movs	r3, #0
 8003d90:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003d92:	e17f      	b.n	8004094 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003d94:	683b      	ldr	r3, [r7, #0]
 8003d96:	681a      	ldr	r2, [r3, #0]
 8003d98:	2101      	movs	r1, #1
 8003d9a:	697b      	ldr	r3, [r7, #20]
 8003d9c:	fa01 f303 	lsl.w	r3, r1, r3
 8003da0:	4013      	ands	r3, r2
 8003da2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	f000 8171 	beq.w	800408e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003dac:	683b      	ldr	r3, [r7, #0]
 8003dae:	685b      	ldr	r3, [r3, #4]
 8003db0:	f003 0303 	and.w	r3, r3, #3
 8003db4:	2b01      	cmp	r3, #1
 8003db6:	d005      	beq.n	8003dc4 <HAL_GPIO_Init+0x40>
 8003db8:	683b      	ldr	r3, [r7, #0]
 8003dba:	685b      	ldr	r3, [r3, #4]
 8003dbc:	f003 0303 	and.w	r3, r3, #3
 8003dc0:	2b02      	cmp	r3, #2
 8003dc2:	d130      	bne.n	8003e26 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	689b      	ldr	r3, [r3, #8]
 8003dc8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003dca:	697b      	ldr	r3, [r7, #20]
 8003dcc:	005b      	lsls	r3, r3, #1
 8003dce:	2203      	movs	r2, #3
 8003dd0:	fa02 f303 	lsl.w	r3, r2, r3
 8003dd4:	43db      	mvns	r3, r3
 8003dd6:	693a      	ldr	r2, [r7, #16]
 8003dd8:	4013      	ands	r3, r2
 8003dda:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003ddc:	683b      	ldr	r3, [r7, #0]
 8003dde:	68da      	ldr	r2, [r3, #12]
 8003de0:	697b      	ldr	r3, [r7, #20]
 8003de2:	005b      	lsls	r3, r3, #1
 8003de4:	fa02 f303 	lsl.w	r3, r2, r3
 8003de8:	693a      	ldr	r2, [r7, #16]
 8003dea:	4313      	orrs	r3, r2
 8003dec:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	693a      	ldr	r2, [r7, #16]
 8003df2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	685b      	ldr	r3, [r3, #4]
 8003df8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003dfa:	2201      	movs	r2, #1
 8003dfc:	697b      	ldr	r3, [r7, #20]
 8003dfe:	fa02 f303 	lsl.w	r3, r2, r3
 8003e02:	43db      	mvns	r3, r3
 8003e04:	693a      	ldr	r2, [r7, #16]
 8003e06:	4013      	ands	r3, r2
 8003e08:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003e0a:	683b      	ldr	r3, [r7, #0]
 8003e0c:	685b      	ldr	r3, [r3, #4]
 8003e0e:	091b      	lsrs	r3, r3, #4
 8003e10:	f003 0201 	and.w	r2, r3, #1
 8003e14:	697b      	ldr	r3, [r7, #20]
 8003e16:	fa02 f303 	lsl.w	r3, r2, r3
 8003e1a:	693a      	ldr	r2, [r7, #16]
 8003e1c:	4313      	orrs	r3, r2
 8003e1e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	693a      	ldr	r2, [r7, #16]
 8003e24:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8003e26:	683b      	ldr	r3, [r7, #0]
 8003e28:	685b      	ldr	r3, [r3, #4]
 8003e2a:	f003 0303 	and.w	r3, r3, #3
 8003e2e:	2b03      	cmp	r3, #3
 8003e30:	d118      	bne.n	8003e64 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e36:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8003e38:	2201      	movs	r2, #1
 8003e3a:	697b      	ldr	r3, [r7, #20]
 8003e3c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e40:	43db      	mvns	r3, r3
 8003e42:	693a      	ldr	r2, [r7, #16]
 8003e44:	4013      	ands	r3, r2
 8003e46:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8003e48:	683b      	ldr	r3, [r7, #0]
 8003e4a:	685b      	ldr	r3, [r3, #4]
 8003e4c:	08db      	lsrs	r3, r3, #3
 8003e4e:	f003 0201 	and.w	r2, r3, #1
 8003e52:	697b      	ldr	r3, [r7, #20]
 8003e54:	fa02 f303 	lsl.w	r3, r2, r3
 8003e58:	693a      	ldr	r2, [r7, #16]
 8003e5a:	4313      	orrs	r3, r2
 8003e5c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	693a      	ldr	r2, [r7, #16]
 8003e62:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003e64:	683b      	ldr	r3, [r7, #0]
 8003e66:	685b      	ldr	r3, [r3, #4]
 8003e68:	f003 0303 	and.w	r3, r3, #3
 8003e6c:	2b03      	cmp	r3, #3
 8003e6e:	d017      	beq.n	8003ea0 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	68db      	ldr	r3, [r3, #12]
 8003e74:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003e76:	697b      	ldr	r3, [r7, #20]
 8003e78:	005b      	lsls	r3, r3, #1
 8003e7a:	2203      	movs	r2, #3
 8003e7c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e80:	43db      	mvns	r3, r3
 8003e82:	693a      	ldr	r2, [r7, #16]
 8003e84:	4013      	ands	r3, r2
 8003e86:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003e88:	683b      	ldr	r3, [r7, #0]
 8003e8a:	689a      	ldr	r2, [r3, #8]
 8003e8c:	697b      	ldr	r3, [r7, #20]
 8003e8e:	005b      	lsls	r3, r3, #1
 8003e90:	fa02 f303 	lsl.w	r3, r2, r3
 8003e94:	693a      	ldr	r2, [r7, #16]
 8003e96:	4313      	orrs	r3, r2
 8003e98:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	693a      	ldr	r2, [r7, #16]
 8003e9e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003ea0:	683b      	ldr	r3, [r7, #0]
 8003ea2:	685b      	ldr	r3, [r3, #4]
 8003ea4:	f003 0303 	and.w	r3, r3, #3
 8003ea8:	2b02      	cmp	r3, #2
 8003eaa:	d123      	bne.n	8003ef4 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003eac:	697b      	ldr	r3, [r7, #20]
 8003eae:	08da      	lsrs	r2, r3, #3
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	3208      	adds	r2, #8
 8003eb4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003eb8:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFul << ((position & 0x07u) * 4u));
 8003eba:	697b      	ldr	r3, [r7, #20]
 8003ebc:	f003 0307 	and.w	r3, r3, #7
 8003ec0:	009b      	lsls	r3, r3, #2
 8003ec2:	220f      	movs	r2, #15
 8003ec4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ec8:	43db      	mvns	r3, r3
 8003eca:	693a      	ldr	r2, [r7, #16]
 8003ecc:	4013      	ands	r3, r2
 8003ece:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003ed0:	683b      	ldr	r3, [r7, #0]
 8003ed2:	691a      	ldr	r2, [r3, #16]
 8003ed4:	697b      	ldr	r3, [r7, #20]
 8003ed6:	f003 0307 	and.w	r3, r3, #7
 8003eda:	009b      	lsls	r3, r3, #2
 8003edc:	fa02 f303 	lsl.w	r3, r2, r3
 8003ee0:	693a      	ldr	r2, [r7, #16]
 8003ee2:	4313      	orrs	r3, r2
 8003ee4:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003ee6:	697b      	ldr	r3, [r7, #20]
 8003ee8:	08da      	lsrs	r2, r3, #3
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	3208      	adds	r2, #8
 8003eee:	6939      	ldr	r1, [r7, #16]
 8003ef0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003efa:	697b      	ldr	r3, [r7, #20]
 8003efc:	005b      	lsls	r3, r3, #1
 8003efe:	2203      	movs	r2, #3
 8003f00:	fa02 f303 	lsl.w	r3, r2, r3
 8003f04:	43db      	mvns	r3, r3
 8003f06:	693a      	ldr	r2, [r7, #16]
 8003f08:	4013      	ands	r3, r2
 8003f0a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003f0c:	683b      	ldr	r3, [r7, #0]
 8003f0e:	685b      	ldr	r3, [r3, #4]
 8003f10:	f003 0203 	and.w	r2, r3, #3
 8003f14:	697b      	ldr	r3, [r7, #20]
 8003f16:	005b      	lsls	r3, r3, #1
 8003f18:	fa02 f303 	lsl.w	r3, r2, r3
 8003f1c:	693a      	ldr	r2, [r7, #16]
 8003f1e:	4313      	orrs	r3, r2
 8003f20:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	693a      	ldr	r2, [r7, #16]
 8003f26:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003f28:	683b      	ldr	r3, [r7, #0]
 8003f2a:	685b      	ldr	r3, [r3, #4]
 8003f2c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	f000 80ac 	beq.w	800408e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f36:	4b5f      	ldr	r3, [pc, #380]	@ (80040b4 <HAL_GPIO_Init+0x330>)
 8003f38:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f3a:	4a5e      	ldr	r2, [pc, #376]	@ (80040b4 <HAL_GPIO_Init+0x330>)
 8003f3c:	f043 0301 	orr.w	r3, r3, #1
 8003f40:	6613      	str	r3, [r2, #96]	@ 0x60
 8003f42:	4b5c      	ldr	r3, [pc, #368]	@ (80040b4 <HAL_GPIO_Init+0x330>)
 8003f44:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003f46:	f003 0301 	and.w	r3, r3, #1
 8003f4a:	60bb      	str	r3, [r7, #8]
 8003f4c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003f4e:	4a5a      	ldr	r2, [pc, #360]	@ (80040b8 <HAL_GPIO_Init+0x334>)
 8003f50:	697b      	ldr	r3, [r7, #20]
 8003f52:	089b      	lsrs	r3, r3, #2
 8003f54:	3302      	adds	r3, #2
 8003f56:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f5a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003f5c:	697b      	ldr	r3, [r7, #20]
 8003f5e:	f003 0303 	and.w	r3, r3, #3
 8003f62:	009b      	lsls	r3, r3, #2
 8003f64:	220f      	movs	r2, #15
 8003f66:	fa02 f303 	lsl.w	r3, r2, r3
 8003f6a:	43db      	mvns	r3, r3
 8003f6c:	693a      	ldr	r2, [r7, #16]
 8003f6e:	4013      	ands	r3, r2
 8003f70:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003f78:	d025      	beq.n	8003fc6 <HAL_GPIO_Init+0x242>
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	4a4f      	ldr	r2, [pc, #316]	@ (80040bc <HAL_GPIO_Init+0x338>)
 8003f7e:	4293      	cmp	r3, r2
 8003f80:	d01f      	beq.n	8003fc2 <HAL_GPIO_Init+0x23e>
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	4a4e      	ldr	r2, [pc, #312]	@ (80040c0 <HAL_GPIO_Init+0x33c>)
 8003f86:	4293      	cmp	r3, r2
 8003f88:	d019      	beq.n	8003fbe <HAL_GPIO_Init+0x23a>
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	4a4d      	ldr	r2, [pc, #308]	@ (80040c4 <HAL_GPIO_Init+0x340>)
 8003f8e:	4293      	cmp	r3, r2
 8003f90:	d013      	beq.n	8003fba <HAL_GPIO_Init+0x236>
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	4a4c      	ldr	r2, [pc, #304]	@ (80040c8 <HAL_GPIO_Init+0x344>)
 8003f96:	4293      	cmp	r3, r2
 8003f98:	d00d      	beq.n	8003fb6 <HAL_GPIO_Init+0x232>
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	4a4b      	ldr	r2, [pc, #300]	@ (80040cc <HAL_GPIO_Init+0x348>)
 8003f9e:	4293      	cmp	r3, r2
 8003fa0:	d007      	beq.n	8003fb2 <HAL_GPIO_Init+0x22e>
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	4a4a      	ldr	r2, [pc, #296]	@ (80040d0 <HAL_GPIO_Init+0x34c>)
 8003fa6:	4293      	cmp	r3, r2
 8003fa8:	d101      	bne.n	8003fae <HAL_GPIO_Init+0x22a>
 8003faa:	2306      	movs	r3, #6
 8003fac:	e00c      	b.n	8003fc8 <HAL_GPIO_Init+0x244>
 8003fae:	2307      	movs	r3, #7
 8003fb0:	e00a      	b.n	8003fc8 <HAL_GPIO_Init+0x244>
 8003fb2:	2305      	movs	r3, #5
 8003fb4:	e008      	b.n	8003fc8 <HAL_GPIO_Init+0x244>
 8003fb6:	2304      	movs	r3, #4
 8003fb8:	e006      	b.n	8003fc8 <HAL_GPIO_Init+0x244>
 8003fba:	2303      	movs	r3, #3
 8003fbc:	e004      	b.n	8003fc8 <HAL_GPIO_Init+0x244>
 8003fbe:	2302      	movs	r3, #2
 8003fc0:	e002      	b.n	8003fc8 <HAL_GPIO_Init+0x244>
 8003fc2:	2301      	movs	r3, #1
 8003fc4:	e000      	b.n	8003fc8 <HAL_GPIO_Init+0x244>
 8003fc6:	2300      	movs	r3, #0
 8003fc8:	697a      	ldr	r2, [r7, #20]
 8003fca:	f002 0203 	and.w	r2, r2, #3
 8003fce:	0092      	lsls	r2, r2, #2
 8003fd0:	4093      	lsls	r3, r2
 8003fd2:	693a      	ldr	r2, [r7, #16]
 8003fd4:	4313      	orrs	r3, r2
 8003fd6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003fd8:	4937      	ldr	r1, [pc, #220]	@ (80040b8 <HAL_GPIO_Init+0x334>)
 8003fda:	697b      	ldr	r3, [r7, #20]
 8003fdc:	089b      	lsrs	r3, r3, #2
 8003fde:	3302      	adds	r3, #2
 8003fe0:	693a      	ldr	r2, [r7, #16]
 8003fe2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003fe6:	4b3b      	ldr	r3, [pc, #236]	@ (80040d4 <HAL_GPIO_Init+0x350>)
 8003fe8:	689b      	ldr	r3, [r3, #8]
 8003fea:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	43db      	mvns	r3, r3
 8003ff0:	693a      	ldr	r2, [r7, #16]
 8003ff2:	4013      	ands	r3, r2
 8003ff4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003ff6:	683b      	ldr	r3, [r7, #0]
 8003ff8:	685b      	ldr	r3, [r3, #4]
 8003ffa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d003      	beq.n	800400a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8004002:	693a      	ldr	r2, [r7, #16]
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	4313      	orrs	r3, r2
 8004008:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800400a:	4a32      	ldr	r2, [pc, #200]	@ (80040d4 <HAL_GPIO_Init+0x350>)
 800400c:	693b      	ldr	r3, [r7, #16]
 800400e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004010:	4b30      	ldr	r3, [pc, #192]	@ (80040d4 <HAL_GPIO_Init+0x350>)
 8004012:	68db      	ldr	r3, [r3, #12]
 8004014:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	43db      	mvns	r3, r3
 800401a:	693a      	ldr	r2, [r7, #16]
 800401c:	4013      	ands	r3, r2
 800401e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004020:	683b      	ldr	r3, [r7, #0]
 8004022:	685b      	ldr	r3, [r3, #4]
 8004024:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004028:	2b00      	cmp	r3, #0
 800402a:	d003      	beq.n	8004034 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 800402c:	693a      	ldr	r2, [r7, #16]
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	4313      	orrs	r3, r2
 8004032:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004034:	4a27      	ldr	r2, [pc, #156]	@ (80040d4 <HAL_GPIO_Init+0x350>)
 8004036:	693b      	ldr	r3, [r7, #16]
 8004038:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800403a:	4b26      	ldr	r3, [pc, #152]	@ (80040d4 <HAL_GPIO_Init+0x350>)
 800403c:	685b      	ldr	r3, [r3, #4]
 800403e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	43db      	mvns	r3, r3
 8004044:	693a      	ldr	r2, [r7, #16]
 8004046:	4013      	ands	r3, r2
 8004048:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800404a:	683b      	ldr	r3, [r7, #0]
 800404c:	685b      	ldr	r3, [r3, #4]
 800404e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004052:	2b00      	cmp	r3, #0
 8004054:	d003      	beq.n	800405e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8004056:	693a      	ldr	r2, [r7, #16]
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	4313      	orrs	r3, r2
 800405c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800405e:	4a1d      	ldr	r2, [pc, #116]	@ (80040d4 <HAL_GPIO_Init+0x350>)
 8004060:	693b      	ldr	r3, [r7, #16]
 8004062:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8004064:	4b1b      	ldr	r3, [pc, #108]	@ (80040d4 <HAL_GPIO_Init+0x350>)
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	43db      	mvns	r3, r3
 800406e:	693a      	ldr	r2, [r7, #16]
 8004070:	4013      	ands	r3, r2
 8004072:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004074:	683b      	ldr	r3, [r7, #0]
 8004076:	685b      	ldr	r3, [r3, #4]
 8004078:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800407c:	2b00      	cmp	r3, #0
 800407e:	d003      	beq.n	8004088 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8004080:	693a      	ldr	r2, [r7, #16]
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	4313      	orrs	r3, r2
 8004086:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004088:	4a12      	ldr	r2, [pc, #72]	@ (80040d4 <HAL_GPIO_Init+0x350>)
 800408a:	693b      	ldr	r3, [r7, #16]
 800408c:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800408e:	697b      	ldr	r3, [r7, #20]
 8004090:	3301      	adds	r3, #1
 8004092:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004094:	683b      	ldr	r3, [r7, #0]
 8004096:	681a      	ldr	r2, [r3, #0]
 8004098:	697b      	ldr	r3, [r7, #20]
 800409a:	fa22 f303 	lsr.w	r3, r2, r3
 800409e:	2b00      	cmp	r3, #0
 80040a0:	f47f ae78 	bne.w	8003d94 <HAL_GPIO_Init+0x10>
  }
}
 80040a4:	bf00      	nop
 80040a6:	bf00      	nop
 80040a8:	371c      	adds	r7, #28
 80040aa:	46bd      	mov	sp, r7
 80040ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b0:	4770      	bx	lr
 80040b2:	bf00      	nop
 80040b4:	40021000 	.word	0x40021000
 80040b8:	40010000 	.word	0x40010000
 80040bc:	48000400 	.word	0x48000400
 80040c0:	48000800 	.word	0x48000800
 80040c4:	48000c00 	.word	0x48000c00
 80040c8:	48001000 	.word	0x48001000
 80040cc:	48001400 	.word	0x48001400
 80040d0:	48001800 	.word	0x48001800
 80040d4:	40010400 	.word	0x40010400

080040d8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80040d8:	b480      	push	{r7}
 80040da:	b083      	sub	sp, #12
 80040dc:	af00      	add	r7, sp, #0
 80040de:	6078      	str	r0, [r7, #4]
 80040e0:	460b      	mov	r3, r1
 80040e2:	807b      	strh	r3, [r7, #2]
 80040e4:	4613      	mov	r3, r2
 80040e6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80040e8:	787b      	ldrb	r3, [r7, #1]
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d003      	beq.n	80040f6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80040ee:	887a      	ldrh	r2, [r7, #2]
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80040f4:	e002      	b.n	80040fc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80040f6:	887a      	ldrh	r2, [r7, #2]
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80040fc:	bf00      	nop
 80040fe:	370c      	adds	r7, #12
 8004100:	46bd      	mov	sp, r7
 8004102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004106:	4770      	bx	lr

08004108 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004108:	b580      	push	{r7, lr}
 800410a:	b082      	sub	sp, #8
 800410c:	af00      	add	r7, sp, #0
 800410e:	4603      	mov	r3, r0
 8004110:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004112:	4b08      	ldr	r3, [pc, #32]	@ (8004134 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004114:	695a      	ldr	r2, [r3, #20]
 8004116:	88fb      	ldrh	r3, [r7, #6]
 8004118:	4013      	ands	r3, r2
 800411a:	2b00      	cmp	r3, #0
 800411c:	d006      	beq.n	800412c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800411e:	4a05      	ldr	r2, [pc, #20]	@ (8004134 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004120:	88fb      	ldrh	r3, [r7, #6]
 8004122:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004124:	88fb      	ldrh	r3, [r7, #6]
 8004126:	4618      	mov	r0, r3
 8004128:	f7fc fe76 	bl	8000e18 <HAL_GPIO_EXTI_Callback>
  }
}
 800412c:	bf00      	nop
 800412e:	3708      	adds	r7, #8
 8004130:	46bd      	mov	sp, r7
 8004132:	bd80      	pop	{r7, pc}
 8004134:	40010400 	.word	0x40010400

08004138 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004138:	b580      	push	{r7, lr}
 800413a:	b082      	sub	sp, #8
 800413c:	af00      	add	r7, sp, #0
 800413e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	2b00      	cmp	r3, #0
 8004144:	d101      	bne.n	800414a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004146:	2301      	movs	r3, #1
 8004148:	e08d      	b.n	8004266 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004150:	b2db      	uxtb	r3, r3
 8004152:	2b00      	cmp	r3, #0
 8004154:	d106      	bne.n	8004164 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	2200      	movs	r2, #0
 800415a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800415e:	6878      	ldr	r0, [r7, #4]
 8004160:	f7fc fbfe 	bl	8000960 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	2224      	movs	r2, #36	@ 0x24
 8004168:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	681a      	ldr	r2, [r3, #0]
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	f022 0201 	bic.w	r2, r2, #1
 800417a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	685a      	ldr	r2, [r3, #4]
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004188:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	689a      	ldr	r2, [r3, #8]
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004198:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	68db      	ldr	r3, [r3, #12]
 800419e:	2b01      	cmp	r3, #1
 80041a0:	d107      	bne.n	80041b2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	689a      	ldr	r2, [r3, #8]
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80041ae:	609a      	str	r2, [r3, #8]
 80041b0:	e006      	b.n	80041c0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	689a      	ldr	r2, [r3, #8]
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80041be:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	68db      	ldr	r3, [r3, #12]
 80041c4:	2b02      	cmp	r3, #2
 80041c6:	d108      	bne.n	80041da <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	685a      	ldr	r2, [r3, #4]
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80041d6:	605a      	str	r2, [r3, #4]
 80041d8:	e007      	b.n	80041ea <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	685a      	ldr	r2, [r3, #4]
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80041e8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	685b      	ldr	r3, [r3, #4]
 80041f0:	687a      	ldr	r2, [r7, #4]
 80041f2:	6812      	ldr	r2, [r2, #0]
 80041f4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80041f8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80041fc:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	68da      	ldr	r2, [r3, #12]
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800420c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	691a      	ldr	r2, [r3, #16]
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	695b      	ldr	r3, [r3, #20]
 8004216:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	699b      	ldr	r3, [r3, #24]
 800421e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	430a      	orrs	r2, r1
 8004226:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	69d9      	ldr	r1, [r3, #28]
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	6a1a      	ldr	r2, [r3, #32]
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	430a      	orrs	r2, r1
 8004236:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	681a      	ldr	r2, [r3, #0]
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f042 0201 	orr.w	r2, r2, #1
 8004246:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	2200      	movs	r2, #0
 800424c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	2220      	movs	r2, #32
 8004252:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	2200      	movs	r2, #0
 800425a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	2200      	movs	r2, #0
 8004260:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8004264:	2300      	movs	r3, #0
}
 8004266:	4618      	mov	r0, r3
 8004268:	3708      	adds	r7, #8
 800426a:	46bd      	mov	sp, r7
 800426c:	bd80      	pop	{r7, pc}
	...

08004270 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004270:	b580      	push	{r7, lr}
 8004272:	b088      	sub	sp, #32
 8004274:	af02      	add	r7, sp, #8
 8004276:	60f8      	str	r0, [r7, #12]
 8004278:	4608      	mov	r0, r1
 800427a:	4611      	mov	r1, r2
 800427c:	461a      	mov	r2, r3
 800427e:	4603      	mov	r3, r0
 8004280:	817b      	strh	r3, [r7, #10]
 8004282:	460b      	mov	r3, r1
 8004284:	813b      	strh	r3, [r7, #8]
 8004286:	4613      	mov	r3, r2
 8004288:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004290:	b2db      	uxtb	r3, r3
 8004292:	2b20      	cmp	r3, #32
 8004294:	f040 80f9 	bne.w	800448a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004298:	6a3b      	ldr	r3, [r7, #32]
 800429a:	2b00      	cmp	r3, #0
 800429c:	d002      	beq.n	80042a4 <HAL_I2C_Mem_Write+0x34>
 800429e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d105      	bne.n	80042b0 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80042aa:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80042ac:	2301      	movs	r3, #1
 80042ae:	e0ed      	b.n	800448c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80042b6:	2b01      	cmp	r3, #1
 80042b8:	d101      	bne.n	80042be <HAL_I2C_Mem_Write+0x4e>
 80042ba:	2302      	movs	r3, #2
 80042bc:	e0e6      	b.n	800448c <HAL_I2C_Mem_Write+0x21c>
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	2201      	movs	r2, #1
 80042c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80042c6:	f7fe f85b 	bl	8002380 <HAL_GetTick>
 80042ca:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80042cc:	697b      	ldr	r3, [r7, #20]
 80042ce:	9300      	str	r3, [sp, #0]
 80042d0:	2319      	movs	r3, #25
 80042d2:	2201      	movs	r2, #1
 80042d4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80042d8:	68f8      	ldr	r0, [r7, #12]
 80042da:	f000 f955 	bl	8004588 <I2C_WaitOnFlagUntilTimeout>
 80042de:	4603      	mov	r3, r0
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d001      	beq.n	80042e8 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80042e4:	2301      	movs	r3, #1
 80042e6:	e0d1      	b.n	800448c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	2221      	movs	r2, #33	@ 0x21
 80042ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	2240      	movs	r2, #64	@ 0x40
 80042f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	2200      	movs	r2, #0
 80042fc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	6a3a      	ldr	r2, [r7, #32]
 8004302:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004308:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	2200      	movs	r2, #0
 800430e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004310:	88f8      	ldrh	r0, [r7, #6]
 8004312:	893a      	ldrh	r2, [r7, #8]
 8004314:	8979      	ldrh	r1, [r7, #10]
 8004316:	697b      	ldr	r3, [r7, #20]
 8004318:	9301      	str	r3, [sp, #4]
 800431a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800431c:	9300      	str	r3, [sp, #0]
 800431e:	4603      	mov	r3, r0
 8004320:	68f8      	ldr	r0, [r7, #12]
 8004322:	f000 f8b9 	bl	8004498 <I2C_RequestMemoryWrite>
 8004326:	4603      	mov	r3, r0
 8004328:	2b00      	cmp	r3, #0
 800432a:	d005      	beq.n	8004338 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	2200      	movs	r2, #0
 8004330:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8004334:	2301      	movs	r3, #1
 8004336:	e0a9      	b.n	800448c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800433c:	b29b      	uxth	r3, r3
 800433e:	2bff      	cmp	r3, #255	@ 0xff
 8004340:	d90e      	bls.n	8004360 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	22ff      	movs	r2, #255	@ 0xff
 8004346:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800434c:	b2da      	uxtb	r2, r3
 800434e:	8979      	ldrh	r1, [r7, #10]
 8004350:	2300      	movs	r3, #0
 8004352:	9300      	str	r3, [sp, #0]
 8004354:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004358:	68f8      	ldr	r0, [r7, #12]
 800435a:	f000 fad9 	bl	8004910 <I2C_TransferConfig>
 800435e:	e00f      	b.n	8004380 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004364:	b29a      	uxth	r2, r3
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800436e:	b2da      	uxtb	r2, r3
 8004370:	8979      	ldrh	r1, [r7, #10]
 8004372:	2300      	movs	r3, #0
 8004374:	9300      	str	r3, [sp, #0]
 8004376:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800437a:	68f8      	ldr	r0, [r7, #12]
 800437c:	f000 fac8 	bl	8004910 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004380:	697a      	ldr	r2, [r7, #20]
 8004382:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004384:	68f8      	ldr	r0, [r7, #12]
 8004386:	f000 f958 	bl	800463a <I2C_WaitOnTXISFlagUntilTimeout>
 800438a:	4603      	mov	r3, r0
 800438c:	2b00      	cmp	r3, #0
 800438e:	d001      	beq.n	8004394 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8004390:	2301      	movs	r3, #1
 8004392:	e07b      	b.n	800448c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004398:	781a      	ldrb	r2, [r3, #0]
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043a4:	1c5a      	adds	r2, r3, #1
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043ae:	b29b      	uxth	r3, r3
 80043b0:	3b01      	subs	r3, #1
 80043b2:	b29a      	uxth	r2, r3
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043bc:	3b01      	subs	r3, #1
 80043be:	b29a      	uxth	r2, r3
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043c8:	b29b      	uxth	r3, r3
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d034      	beq.n	8004438 <HAL_I2C_Mem_Write+0x1c8>
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d130      	bne.n	8004438 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80043d6:	697b      	ldr	r3, [r7, #20]
 80043d8:	9300      	str	r3, [sp, #0]
 80043da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043dc:	2200      	movs	r2, #0
 80043de:	2180      	movs	r1, #128	@ 0x80
 80043e0:	68f8      	ldr	r0, [r7, #12]
 80043e2:	f000 f8d1 	bl	8004588 <I2C_WaitOnFlagUntilTimeout>
 80043e6:	4603      	mov	r3, r0
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d001      	beq.n	80043f0 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80043ec:	2301      	movs	r3, #1
 80043ee:	e04d      	b.n	800448c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043f4:	b29b      	uxth	r3, r3
 80043f6:	2bff      	cmp	r3, #255	@ 0xff
 80043f8:	d90e      	bls.n	8004418 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	22ff      	movs	r2, #255	@ 0xff
 80043fe:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004404:	b2da      	uxtb	r2, r3
 8004406:	8979      	ldrh	r1, [r7, #10]
 8004408:	2300      	movs	r3, #0
 800440a:	9300      	str	r3, [sp, #0]
 800440c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004410:	68f8      	ldr	r0, [r7, #12]
 8004412:	f000 fa7d 	bl	8004910 <I2C_TransferConfig>
 8004416:	e00f      	b.n	8004438 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800441c:	b29a      	uxth	r2, r3
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004426:	b2da      	uxtb	r2, r3
 8004428:	8979      	ldrh	r1, [r7, #10]
 800442a:	2300      	movs	r3, #0
 800442c:	9300      	str	r3, [sp, #0]
 800442e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004432:	68f8      	ldr	r0, [r7, #12]
 8004434:	f000 fa6c 	bl	8004910 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800443c:	b29b      	uxth	r3, r3
 800443e:	2b00      	cmp	r3, #0
 8004440:	d19e      	bne.n	8004380 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004442:	697a      	ldr	r2, [r7, #20]
 8004444:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004446:	68f8      	ldr	r0, [r7, #12]
 8004448:	f000 f93e 	bl	80046c8 <I2C_WaitOnSTOPFlagUntilTimeout>
 800444c:	4603      	mov	r3, r0
 800444e:	2b00      	cmp	r3, #0
 8004450:	d001      	beq.n	8004456 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8004452:	2301      	movs	r3, #1
 8004454:	e01a      	b.n	800448c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	2220      	movs	r2, #32
 800445c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	6859      	ldr	r1, [r3, #4]
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	681a      	ldr	r2, [r3, #0]
 8004468:	4b0a      	ldr	r3, [pc, #40]	@ (8004494 <HAL_I2C_Mem_Write+0x224>)
 800446a:	400b      	ands	r3, r1
 800446c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	2220      	movs	r2, #32
 8004472:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	2200      	movs	r2, #0
 800447a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	2200      	movs	r2, #0
 8004482:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004486:	2300      	movs	r3, #0
 8004488:	e000      	b.n	800448c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800448a:	2302      	movs	r3, #2
  }
}
 800448c:	4618      	mov	r0, r3
 800448e:	3718      	adds	r7, #24
 8004490:	46bd      	mov	sp, r7
 8004492:	bd80      	pop	{r7, pc}
 8004494:	fe00e800 	.word	0xfe00e800

08004498 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8004498:	b580      	push	{r7, lr}
 800449a:	b086      	sub	sp, #24
 800449c:	af02      	add	r7, sp, #8
 800449e:	60f8      	str	r0, [r7, #12]
 80044a0:	4608      	mov	r0, r1
 80044a2:	4611      	mov	r1, r2
 80044a4:	461a      	mov	r2, r3
 80044a6:	4603      	mov	r3, r0
 80044a8:	817b      	strh	r3, [r7, #10]
 80044aa:	460b      	mov	r3, r1
 80044ac:	813b      	strh	r3, [r7, #8]
 80044ae:	4613      	mov	r3, r2
 80044b0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80044b2:	88fb      	ldrh	r3, [r7, #6]
 80044b4:	b2da      	uxtb	r2, r3
 80044b6:	8979      	ldrh	r1, [r7, #10]
 80044b8:	4b20      	ldr	r3, [pc, #128]	@ (800453c <I2C_RequestMemoryWrite+0xa4>)
 80044ba:	9300      	str	r3, [sp, #0]
 80044bc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80044c0:	68f8      	ldr	r0, [r7, #12]
 80044c2:	f000 fa25 	bl	8004910 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80044c6:	69fa      	ldr	r2, [r7, #28]
 80044c8:	69b9      	ldr	r1, [r7, #24]
 80044ca:	68f8      	ldr	r0, [r7, #12]
 80044cc:	f000 f8b5 	bl	800463a <I2C_WaitOnTXISFlagUntilTimeout>
 80044d0:	4603      	mov	r3, r0
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d001      	beq.n	80044da <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80044d6:	2301      	movs	r3, #1
 80044d8:	e02c      	b.n	8004534 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80044da:	88fb      	ldrh	r3, [r7, #6]
 80044dc:	2b01      	cmp	r3, #1
 80044de:	d105      	bne.n	80044ec <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80044e0:	893b      	ldrh	r3, [r7, #8]
 80044e2:	b2da      	uxtb	r2, r3
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	629a      	str	r2, [r3, #40]	@ 0x28
 80044ea:	e015      	b.n	8004518 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80044ec:	893b      	ldrh	r3, [r7, #8]
 80044ee:	0a1b      	lsrs	r3, r3, #8
 80044f0:	b29b      	uxth	r3, r3
 80044f2:	b2da      	uxtb	r2, r3
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80044fa:	69fa      	ldr	r2, [r7, #28]
 80044fc:	69b9      	ldr	r1, [r7, #24]
 80044fe:	68f8      	ldr	r0, [r7, #12]
 8004500:	f000 f89b 	bl	800463a <I2C_WaitOnTXISFlagUntilTimeout>
 8004504:	4603      	mov	r3, r0
 8004506:	2b00      	cmp	r3, #0
 8004508:	d001      	beq.n	800450e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800450a:	2301      	movs	r3, #1
 800450c:	e012      	b.n	8004534 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800450e:	893b      	ldrh	r3, [r7, #8]
 8004510:	b2da      	uxtb	r2, r3
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8004518:	69fb      	ldr	r3, [r7, #28]
 800451a:	9300      	str	r3, [sp, #0]
 800451c:	69bb      	ldr	r3, [r7, #24]
 800451e:	2200      	movs	r2, #0
 8004520:	2180      	movs	r1, #128	@ 0x80
 8004522:	68f8      	ldr	r0, [r7, #12]
 8004524:	f000 f830 	bl	8004588 <I2C_WaitOnFlagUntilTimeout>
 8004528:	4603      	mov	r3, r0
 800452a:	2b00      	cmp	r3, #0
 800452c:	d001      	beq.n	8004532 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800452e:	2301      	movs	r3, #1
 8004530:	e000      	b.n	8004534 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8004532:	2300      	movs	r3, #0
}
 8004534:	4618      	mov	r0, r3
 8004536:	3710      	adds	r7, #16
 8004538:	46bd      	mov	sp, r7
 800453a:	bd80      	pop	{r7, pc}
 800453c:	80002000 	.word	0x80002000

08004540 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004540:	b480      	push	{r7}
 8004542:	b083      	sub	sp, #12
 8004544:	af00      	add	r7, sp, #0
 8004546:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	699b      	ldr	r3, [r3, #24]
 800454e:	f003 0302 	and.w	r3, r3, #2
 8004552:	2b02      	cmp	r3, #2
 8004554:	d103      	bne.n	800455e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	2200      	movs	r2, #0
 800455c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	699b      	ldr	r3, [r3, #24]
 8004564:	f003 0301 	and.w	r3, r3, #1
 8004568:	2b01      	cmp	r3, #1
 800456a:	d007      	beq.n	800457c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	699a      	ldr	r2, [r3, #24]
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	f042 0201 	orr.w	r2, r2, #1
 800457a:	619a      	str	r2, [r3, #24]
  }
}
 800457c:	bf00      	nop
 800457e:	370c      	adds	r7, #12
 8004580:	46bd      	mov	sp, r7
 8004582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004586:	4770      	bx	lr

08004588 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004588:	b580      	push	{r7, lr}
 800458a:	b084      	sub	sp, #16
 800458c:	af00      	add	r7, sp, #0
 800458e:	60f8      	str	r0, [r7, #12]
 8004590:	60b9      	str	r1, [r7, #8]
 8004592:	603b      	str	r3, [r7, #0]
 8004594:	4613      	mov	r3, r2
 8004596:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004598:	e03b      	b.n	8004612 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800459a:	69ba      	ldr	r2, [r7, #24]
 800459c:	6839      	ldr	r1, [r7, #0]
 800459e:	68f8      	ldr	r0, [r7, #12]
 80045a0:	f000 f8d6 	bl	8004750 <I2C_IsErrorOccurred>
 80045a4:	4603      	mov	r3, r0
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d001      	beq.n	80045ae <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80045aa:	2301      	movs	r3, #1
 80045ac:	e041      	b.n	8004632 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80045ae:	683b      	ldr	r3, [r7, #0]
 80045b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045b4:	d02d      	beq.n	8004612 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80045b6:	f7fd fee3 	bl	8002380 <HAL_GetTick>
 80045ba:	4602      	mov	r2, r0
 80045bc:	69bb      	ldr	r3, [r7, #24]
 80045be:	1ad3      	subs	r3, r2, r3
 80045c0:	683a      	ldr	r2, [r7, #0]
 80045c2:	429a      	cmp	r2, r3
 80045c4:	d302      	bcc.n	80045cc <I2C_WaitOnFlagUntilTimeout+0x44>
 80045c6:	683b      	ldr	r3, [r7, #0]
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d122      	bne.n	8004612 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	699a      	ldr	r2, [r3, #24]
 80045d2:	68bb      	ldr	r3, [r7, #8]
 80045d4:	4013      	ands	r3, r2
 80045d6:	68ba      	ldr	r2, [r7, #8]
 80045d8:	429a      	cmp	r2, r3
 80045da:	bf0c      	ite	eq
 80045dc:	2301      	moveq	r3, #1
 80045de:	2300      	movne	r3, #0
 80045e0:	b2db      	uxtb	r3, r3
 80045e2:	461a      	mov	r2, r3
 80045e4:	79fb      	ldrb	r3, [r7, #7]
 80045e6:	429a      	cmp	r2, r3
 80045e8:	d113      	bne.n	8004612 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045ee:	f043 0220 	orr.w	r2, r3, #32
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	2220      	movs	r2, #32
 80045fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	2200      	movs	r2, #0
 8004602:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	2200      	movs	r2, #0
 800460a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800460e:	2301      	movs	r3, #1
 8004610:	e00f      	b.n	8004632 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	699a      	ldr	r2, [r3, #24]
 8004618:	68bb      	ldr	r3, [r7, #8]
 800461a:	4013      	ands	r3, r2
 800461c:	68ba      	ldr	r2, [r7, #8]
 800461e:	429a      	cmp	r2, r3
 8004620:	bf0c      	ite	eq
 8004622:	2301      	moveq	r3, #1
 8004624:	2300      	movne	r3, #0
 8004626:	b2db      	uxtb	r3, r3
 8004628:	461a      	mov	r2, r3
 800462a:	79fb      	ldrb	r3, [r7, #7]
 800462c:	429a      	cmp	r2, r3
 800462e:	d0b4      	beq.n	800459a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004630:	2300      	movs	r3, #0
}
 8004632:	4618      	mov	r0, r3
 8004634:	3710      	adds	r7, #16
 8004636:	46bd      	mov	sp, r7
 8004638:	bd80      	pop	{r7, pc}

0800463a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800463a:	b580      	push	{r7, lr}
 800463c:	b084      	sub	sp, #16
 800463e:	af00      	add	r7, sp, #0
 8004640:	60f8      	str	r0, [r7, #12]
 8004642:	60b9      	str	r1, [r7, #8]
 8004644:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004646:	e033      	b.n	80046b0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004648:	687a      	ldr	r2, [r7, #4]
 800464a:	68b9      	ldr	r1, [r7, #8]
 800464c:	68f8      	ldr	r0, [r7, #12]
 800464e:	f000 f87f 	bl	8004750 <I2C_IsErrorOccurred>
 8004652:	4603      	mov	r3, r0
 8004654:	2b00      	cmp	r3, #0
 8004656:	d001      	beq.n	800465c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004658:	2301      	movs	r3, #1
 800465a:	e031      	b.n	80046c0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800465c:	68bb      	ldr	r3, [r7, #8]
 800465e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004662:	d025      	beq.n	80046b0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004664:	f7fd fe8c 	bl	8002380 <HAL_GetTick>
 8004668:	4602      	mov	r2, r0
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	1ad3      	subs	r3, r2, r3
 800466e:	68ba      	ldr	r2, [r7, #8]
 8004670:	429a      	cmp	r2, r3
 8004672:	d302      	bcc.n	800467a <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8004674:	68bb      	ldr	r3, [r7, #8]
 8004676:	2b00      	cmp	r3, #0
 8004678:	d11a      	bne.n	80046b0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800467a:	68fb      	ldr	r3, [r7, #12]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	699b      	ldr	r3, [r3, #24]
 8004680:	f003 0302 	and.w	r3, r3, #2
 8004684:	2b02      	cmp	r3, #2
 8004686:	d013      	beq.n	80046b0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800468c:	f043 0220 	orr.w	r2, r3, #32
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	2220      	movs	r2, #32
 8004698:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	2200      	movs	r2, #0
 80046a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	2200      	movs	r2, #0
 80046a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80046ac:	2301      	movs	r3, #1
 80046ae:	e007      	b.n	80046c0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	699b      	ldr	r3, [r3, #24]
 80046b6:	f003 0302 	and.w	r3, r3, #2
 80046ba:	2b02      	cmp	r3, #2
 80046bc:	d1c4      	bne.n	8004648 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80046be:	2300      	movs	r3, #0
}
 80046c0:	4618      	mov	r0, r3
 80046c2:	3710      	adds	r7, #16
 80046c4:	46bd      	mov	sp, r7
 80046c6:	bd80      	pop	{r7, pc}

080046c8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80046c8:	b580      	push	{r7, lr}
 80046ca:	b084      	sub	sp, #16
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	60f8      	str	r0, [r7, #12]
 80046d0:	60b9      	str	r1, [r7, #8]
 80046d2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80046d4:	e02f      	b.n	8004736 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80046d6:	687a      	ldr	r2, [r7, #4]
 80046d8:	68b9      	ldr	r1, [r7, #8]
 80046da:	68f8      	ldr	r0, [r7, #12]
 80046dc:	f000 f838 	bl	8004750 <I2C_IsErrorOccurred>
 80046e0:	4603      	mov	r3, r0
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d001      	beq.n	80046ea <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80046e6:	2301      	movs	r3, #1
 80046e8:	e02d      	b.n	8004746 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80046ea:	f7fd fe49 	bl	8002380 <HAL_GetTick>
 80046ee:	4602      	mov	r2, r0
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	1ad3      	subs	r3, r2, r3
 80046f4:	68ba      	ldr	r2, [r7, #8]
 80046f6:	429a      	cmp	r2, r3
 80046f8:	d302      	bcc.n	8004700 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80046fa:	68bb      	ldr	r3, [r7, #8]
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d11a      	bne.n	8004736 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	699b      	ldr	r3, [r3, #24]
 8004706:	f003 0320 	and.w	r3, r3, #32
 800470a:	2b20      	cmp	r3, #32
 800470c:	d013      	beq.n	8004736 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004712:	f043 0220 	orr.w	r2, r3, #32
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	2220      	movs	r2, #32
 800471e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	2200      	movs	r2, #0
 8004726:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	2200      	movs	r2, #0
 800472e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8004732:	2301      	movs	r3, #1
 8004734:	e007      	b.n	8004746 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	699b      	ldr	r3, [r3, #24]
 800473c:	f003 0320 	and.w	r3, r3, #32
 8004740:	2b20      	cmp	r3, #32
 8004742:	d1c8      	bne.n	80046d6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004744:	2300      	movs	r3, #0
}
 8004746:	4618      	mov	r0, r3
 8004748:	3710      	adds	r7, #16
 800474a:	46bd      	mov	sp, r7
 800474c:	bd80      	pop	{r7, pc}
	...

08004750 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004750:	b580      	push	{r7, lr}
 8004752:	b08a      	sub	sp, #40	@ 0x28
 8004754:	af00      	add	r7, sp, #0
 8004756:	60f8      	str	r0, [r7, #12]
 8004758:	60b9      	str	r1, [r7, #8]
 800475a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800475c:	2300      	movs	r3, #0
 800475e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	699b      	ldr	r3, [r3, #24]
 8004768:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800476a:	2300      	movs	r3, #0
 800476c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004772:	69bb      	ldr	r3, [r7, #24]
 8004774:	f003 0310 	and.w	r3, r3, #16
 8004778:	2b00      	cmp	r3, #0
 800477a:	d068      	beq.n	800484e <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	2210      	movs	r2, #16
 8004782:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004784:	e049      	b.n	800481a <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004786:	68bb      	ldr	r3, [r7, #8]
 8004788:	f1b3 3fff 	cmp.w	r3, #4294967295
 800478c:	d045      	beq.n	800481a <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800478e:	f7fd fdf7 	bl	8002380 <HAL_GetTick>
 8004792:	4602      	mov	r2, r0
 8004794:	69fb      	ldr	r3, [r7, #28]
 8004796:	1ad3      	subs	r3, r2, r3
 8004798:	68ba      	ldr	r2, [r7, #8]
 800479a:	429a      	cmp	r2, r3
 800479c:	d302      	bcc.n	80047a4 <I2C_IsErrorOccurred+0x54>
 800479e:	68bb      	ldr	r3, [r7, #8]
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d13a      	bne.n	800481a <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	685b      	ldr	r3, [r3, #4]
 80047aa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80047ae:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80047b6:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	699b      	ldr	r3, [r3, #24]
 80047be:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80047c2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80047c6:	d121      	bne.n	800480c <I2C_IsErrorOccurred+0xbc>
 80047c8:	697b      	ldr	r3, [r7, #20]
 80047ca:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80047ce:	d01d      	beq.n	800480c <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80047d0:	7cfb      	ldrb	r3, [r7, #19]
 80047d2:	2b20      	cmp	r3, #32
 80047d4:	d01a      	beq.n	800480c <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	685a      	ldr	r2, [r3, #4]
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80047e4:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80047e6:	f7fd fdcb 	bl	8002380 <HAL_GetTick>
 80047ea:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80047ec:	e00e      	b.n	800480c <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80047ee:	f7fd fdc7 	bl	8002380 <HAL_GetTick>
 80047f2:	4602      	mov	r2, r0
 80047f4:	69fb      	ldr	r3, [r7, #28]
 80047f6:	1ad3      	subs	r3, r2, r3
 80047f8:	2b19      	cmp	r3, #25
 80047fa:	d907      	bls.n	800480c <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80047fc:	6a3b      	ldr	r3, [r7, #32]
 80047fe:	f043 0320 	orr.w	r3, r3, #32
 8004802:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8004804:	2301      	movs	r3, #1
 8004806:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800480a:	e006      	b.n	800481a <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	699b      	ldr	r3, [r3, #24]
 8004812:	f003 0320 	and.w	r3, r3, #32
 8004816:	2b20      	cmp	r3, #32
 8004818:	d1e9      	bne.n	80047ee <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	699b      	ldr	r3, [r3, #24]
 8004820:	f003 0320 	and.w	r3, r3, #32
 8004824:	2b20      	cmp	r3, #32
 8004826:	d003      	beq.n	8004830 <I2C_IsErrorOccurred+0xe0>
 8004828:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800482c:	2b00      	cmp	r3, #0
 800482e:	d0aa      	beq.n	8004786 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8004830:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004834:	2b00      	cmp	r3, #0
 8004836:	d103      	bne.n	8004840 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	2220      	movs	r2, #32
 800483e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004840:	6a3b      	ldr	r3, [r7, #32]
 8004842:	f043 0304 	orr.w	r3, r3, #4
 8004846:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8004848:	2301      	movs	r3, #1
 800484a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	699b      	ldr	r3, [r3, #24]
 8004854:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8004856:	69bb      	ldr	r3, [r7, #24]
 8004858:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800485c:	2b00      	cmp	r3, #0
 800485e:	d00b      	beq.n	8004878 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8004860:	6a3b      	ldr	r3, [r7, #32]
 8004862:	f043 0301 	orr.w	r3, r3, #1
 8004866:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004870:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004872:	2301      	movs	r3, #1
 8004874:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8004878:	69bb      	ldr	r3, [r7, #24]
 800487a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800487e:	2b00      	cmp	r3, #0
 8004880:	d00b      	beq.n	800489a <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8004882:	6a3b      	ldr	r3, [r7, #32]
 8004884:	f043 0308 	orr.w	r3, r3, #8
 8004888:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004892:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004894:	2301      	movs	r3, #1
 8004896:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800489a:	69bb      	ldr	r3, [r7, #24]
 800489c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d00b      	beq.n	80048bc <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80048a4:	6a3b      	ldr	r3, [r7, #32]
 80048a6:	f043 0302 	orr.w	r3, r3, #2
 80048aa:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80048b4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80048b6:	2301      	movs	r3, #1
 80048b8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80048bc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d01c      	beq.n	80048fe <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80048c4:	68f8      	ldr	r0, [r7, #12]
 80048c6:	f7ff fe3b 	bl	8004540 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	6859      	ldr	r1, [r3, #4]
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	681a      	ldr	r2, [r3, #0]
 80048d4:	4b0d      	ldr	r3, [pc, #52]	@ (800490c <I2C_IsErrorOccurred+0x1bc>)
 80048d6:	400b      	ands	r3, r1
 80048d8:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80048de:	6a3b      	ldr	r3, [r7, #32]
 80048e0:	431a      	orrs	r2, r3
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	2220      	movs	r2, #32
 80048ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	2200      	movs	r2, #0
 80048f2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	2200      	movs	r2, #0
 80048fa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80048fe:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8004902:	4618      	mov	r0, r3
 8004904:	3728      	adds	r7, #40	@ 0x28
 8004906:	46bd      	mov	sp, r7
 8004908:	bd80      	pop	{r7, pc}
 800490a:	bf00      	nop
 800490c:	fe00e800 	.word	0xfe00e800

08004910 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004910:	b480      	push	{r7}
 8004912:	b087      	sub	sp, #28
 8004914:	af00      	add	r7, sp, #0
 8004916:	60f8      	str	r0, [r7, #12]
 8004918:	607b      	str	r3, [r7, #4]
 800491a:	460b      	mov	r3, r1
 800491c:	817b      	strh	r3, [r7, #10]
 800491e:	4613      	mov	r3, r2
 8004920:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004922:	897b      	ldrh	r3, [r7, #10]
 8004924:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004928:	7a7b      	ldrb	r3, [r7, #9]
 800492a:	041b      	lsls	r3, r3, #16
 800492c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004930:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004936:	6a3b      	ldr	r3, [r7, #32]
 8004938:	4313      	orrs	r3, r2
 800493a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800493e:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	685a      	ldr	r2, [r3, #4]
 8004946:	6a3b      	ldr	r3, [r7, #32]
 8004948:	0d5b      	lsrs	r3, r3, #21
 800494a:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800494e:	4b08      	ldr	r3, [pc, #32]	@ (8004970 <I2C_TransferConfig+0x60>)
 8004950:	430b      	orrs	r3, r1
 8004952:	43db      	mvns	r3, r3
 8004954:	ea02 0103 	and.w	r1, r2, r3
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	697a      	ldr	r2, [r7, #20]
 800495e:	430a      	orrs	r2, r1
 8004960:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8004962:	bf00      	nop
 8004964:	371c      	adds	r7, #28
 8004966:	46bd      	mov	sp, r7
 8004968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800496c:	4770      	bx	lr
 800496e:	bf00      	nop
 8004970:	03ff63ff 	.word	0x03ff63ff

08004974 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004974:	b480      	push	{r7}
 8004976:	b083      	sub	sp, #12
 8004978:	af00      	add	r7, sp, #0
 800497a:	6078      	str	r0, [r7, #4]
 800497c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004984:	b2db      	uxtb	r3, r3
 8004986:	2b20      	cmp	r3, #32
 8004988:	d138      	bne.n	80049fc <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004990:	2b01      	cmp	r3, #1
 8004992:	d101      	bne.n	8004998 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004994:	2302      	movs	r3, #2
 8004996:	e032      	b.n	80049fe <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	2201      	movs	r2, #1
 800499c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	2224      	movs	r2, #36	@ 0x24
 80049a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	681a      	ldr	r2, [r3, #0]
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	f022 0201 	bic.w	r2, r2, #1
 80049b6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	681a      	ldr	r2, [r3, #0]
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80049c6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	6819      	ldr	r1, [r3, #0]
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	683a      	ldr	r2, [r7, #0]
 80049d4:	430a      	orrs	r2, r1
 80049d6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	681a      	ldr	r2, [r3, #0]
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	f042 0201 	orr.w	r2, r2, #1
 80049e6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	2220      	movs	r2, #32
 80049ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	2200      	movs	r2, #0
 80049f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80049f8:	2300      	movs	r3, #0
 80049fa:	e000      	b.n	80049fe <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80049fc:	2302      	movs	r3, #2
  }
}
 80049fe:	4618      	mov	r0, r3
 8004a00:	370c      	adds	r7, #12
 8004a02:	46bd      	mov	sp, r7
 8004a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a08:	4770      	bx	lr

08004a0a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004a0a:	b480      	push	{r7}
 8004a0c:	b085      	sub	sp, #20
 8004a0e:	af00      	add	r7, sp, #0
 8004a10:	6078      	str	r0, [r7, #4]
 8004a12:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004a1a:	b2db      	uxtb	r3, r3
 8004a1c:	2b20      	cmp	r3, #32
 8004a1e:	d139      	bne.n	8004a94 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004a26:	2b01      	cmp	r3, #1
 8004a28:	d101      	bne.n	8004a2e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004a2a:	2302      	movs	r3, #2
 8004a2c:	e033      	b.n	8004a96 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	2201      	movs	r2, #1
 8004a32:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	2224      	movs	r2, #36	@ 0x24
 8004a3a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	681a      	ldr	r2, [r3, #0]
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	f022 0201 	bic.w	r2, r2, #1
 8004a4c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8004a5c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004a5e:	683b      	ldr	r3, [r7, #0]
 8004a60:	021b      	lsls	r3, r3, #8
 8004a62:	68fa      	ldr	r2, [r7, #12]
 8004a64:	4313      	orrs	r3, r2
 8004a66:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	68fa      	ldr	r2, [r7, #12]
 8004a6e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	681a      	ldr	r2, [r3, #0]
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	f042 0201 	orr.w	r2, r2, #1
 8004a7e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	2220      	movs	r2, #32
 8004a84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	2200      	movs	r2, #0
 8004a8c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004a90:	2300      	movs	r3, #0
 8004a92:	e000      	b.n	8004a96 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004a94:	2302      	movs	r3, #2
  }
}
 8004a96:	4618      	mov	r0, r3
 8004a98:	3714      	adds	r7, #20
 8004a9a:	46bd      	mov	sp, r7
 8004a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa0:	4770      	bx	lr
	...

08004aa4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004aa4:	b480      	push	{r7}
 8004aa6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8004aa8:	4b04      	ldr	r3, [pc, #16]	@ (8004abc <HAL_PWREx_GetVoltageRange+0x18>)
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8004ab0:	4618      	mov	r0, r3
 8004ab2:	46bd      	mov	sp, r7
 8004ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab8:	4770      	bx	lr
 8004aba:	bf00      	nop
 8004abc:	40007000 	.word	0x40007000

08004ac0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004ac0:	b480      	push	{r7}
 8004ac2:	b085      	sub	sp, #20
 8004ac4:	af00      	add	r7, sp, #0
 8004ac6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004ace:	d130      	bne.n	8004b32 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8004ad0:	4b23      	ldr	r3, [pc, #140]	@ (8004b60 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004ad8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004adc:	d038      	beq.n	8004b50 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004ade:	4b20      	ldr	r3, [pc, #128]	@ (8004b60 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004ae6:	4a1e      	ldr	r2, [pc, #120]	@ (8004b60 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004ae8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004aec:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004aee:	4b1d      	ldr	r3, [pc, #116]	@ (8004b64 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	2232      	movs	r2, #50	@ 0x32
 8004af4:	fb02 f303 	mul.w	r3, r2, r3
 8004af8:	4a1b      	ldr	r2, [pc, #108]	@ (8004b68 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8004afa:	fba2 2303 	umull	r2, r3, r2, r3
 8004afe:	0c9b      	lsrs	r3, r3, #18
 8004b00:	3301      	adds	r3, #1
 8004b02:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004b04:	e002      	b.n	8004b0c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	3b01      	subs	r3, #1
 8004b0a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004b0c:	4b14      	ldr	r3, [pc, #80]	@ (8004b60 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004b0e:	695b      	ldr	r3, [r3, #20]
 8004b10:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b14:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b18:	d102      	bne.n	8004b20 <HAL_PWREx_ControlVoltageScaling+0x60>
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d1f2      	bne.n	8004b06 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004b20:	4b0f      	ldr	r3, [pc, #60]	@ (8004b60 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004b22:	695b      	ldr	r3, [r3, #20]
 8004b24:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b28:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b2c:	d110      	bne.n	8004b50 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8004b2e:	2303      	movs	r3, #3
 8004b30:	e00f      	b.n	8004b52 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8004b32:	4b0b      	ldr	r3, [pc, #44]	@ (8004b60 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004b3a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b3e:	d007      	beq.n	8004b50 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004b40:	4b07      	ldr	r3, [pc, #28]	@ (8004b60 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004b48:	4a05      	ldr	r2, [pc, #20]	@ (8004b60 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004b4a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004b4e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8004b50:	2300      	movs	r3, #0
}
 8004b52:	4618      	mov	r0, r3
 8004b54:	3714      	adds	r7, #20
 8004b56:	46bd      	mov	sp, r7
 8004b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b5c:	4770      	bx	lr
 8004b5e:	bf00      	nop
 8004b60:	40007000 	.word	0x40007000
 8004b64:	20000014 	.word	0x20000014
 8004b68:	431bde83 	.word	0x431bde83

08004b6c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004b6c:	b580      	push	{r7, lr}
 8004b6e:	b088      	sub	sp, #32
 8004b70:	af00      	add	r7, sp, #0
 8004b72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d101      	bne.n	8004b7e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004b7a:	2301      	movs	r3, #1
 8004b7c:	e3ca      	b.n	8005314 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004b7e:	4b97      	ldr	r3, [pc, #604]	@ (8004ddc <HAL_RCC_OscConfig+0x270>)
 8004b80:	689b      	ldr	r3, [r3, #8]
 8004b82:	f003 030c 	and.w	r3, r3, #12
 8004b86:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004b88:	4b94      	ldr	r3, [pc, #592]	@ (8004ddc <HAL_RCC_OscConfig+0x270>)
 8004b8a:	68db      	ldr	r3, [r3, #12]
 8004b8c:	f003 0303 	and.w	r3, r3, #3
 8004b90:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	f003 0310 	and.w	r3, r3, #16
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	f000 80e4 	beq.w	8004d68 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004ba0:	69bb      	ldr	r3, [r7, #24]
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d007      	beq.n	8004bb6 <HAL_RCC_OscConfig+0x4a>
 8004ba6:	69bb      	ldr	r3, [r7, #24]
 8004ba8:	2b0c      	cmp	r3, #12
 8004baa:	f040 808b 	bne.w	8004cc4 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004bae:	697b      	ldr	r3, [r7, #20]
 8004bb0:	2b01      	cmp	r3, #1
 8004bb2:	f040 8087 	bne.w	8004cc4 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004bb6:	4b89      	ldr	r3, [pc, #548]	@ (8004ddc <HAL_RCC_OscConfig+0x270>)
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	f003 0302 	and.w	r3, r3, #2
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d005      	beq.n	8004bce <HAL_RCC_OscConfig+0x62>
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	699b      	ldr	r3, [r3, #24]
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d101      	bne.n	8004bce <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8004bca:	2301      	movs	r3, #1
 8004bcc:	e3a2      	b.n	8005314 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	6a1a      	ldr	r2, [r3, #32]
 8004bd2:	4b82      	ldr	r3, [pc, #520]	@ (8004ddc <HAL_RCC_OscConfig+0x270>)
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	f003 0308 	and.w	r3, r3, #8
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d004      	beq.n	8004be8 <HAL_RCC_OscConfig+0x7c>
 8004bde:	4b7f      	ldr	r3, [pc, #508]	@ (8004ddc <HAL_RCC_OscConfig+0x270>)
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004be6:	e005      	b.n	8004bf4 <HAL_RCC_OscConfig+0x88>
 8004be8:	4b7c      	ldr	r3, [pc, #496]	@ (8004ddc <HAL_RCC_OscConfig+0x270>)
 8004bea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004bee:	091b      	lsrs	r3, r3, #4
 8004bf0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004bf4:	4293      	cmp	r3, r2
 8004bf6:	d223      	bcs.n	8004c40 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	6a1b      	ldr	r3, [r3, #32]
 8004bfc:	4618      	mov	r0, r3
 8004bfe:	f000 fd55 	bl	80056ac <RCC_SetFlashLatencyFromMSIRange>
 8004c02:	4603      	mov	r3, r0
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d001      	beq.n	8004c0c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8004c08:	2301      	movs	r3, #1
 8004c0a:	e383      	b.n	8005314 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004c0c:	4b73      	ldr	r3, [pc, #460]	@ (8004ddc <HAL_RCC_OscConfig+0x270>)
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	4a72      	ldr	r2, [pc, #456]	@ (8004ddc <HAL_RCC_OscConfig+0x270>)
 8004c12:	f043 0308 	orr.w	r3, r3, #8
 8004c16:	6013      	str	r3, [r2, #0]
 8004c18:	4b70      	ldr	r3, [pc, #448]	@ (8004ddc <HAL_RCC_OscConfig+0x270>)
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	6a1b      	ldr	r3, [r3, #32]
 8004c24:	496d      	ldr	r1, [pc, #436]	@ (8004ddc <HAL_RCC_OscConfig+0x270>)
 8004c26:	4313      	orrs	r3, r2
 8004c28:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004c2a:	4b6c      	ldr	r3, [pc, #432]	@ (8004ddc <HAL_RCC_OscConfig+0x270>)
 8004c2c:	685b      	ldr	r3, [r3, #4]
 8004c2e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	69db      	ldr	r3, [r3, #28]
 8004c36:	021b      	lsls	r3, r3, #8
 8004c38:	4968      	ldr	r1, [pc, #416]	@ (8004ddc <HAL_RCC_OscConfig+0x270>)
 8004c3a:	4313      	orrs	r3, r2
 8004c3c:	604b      	str	r3, [r1, #4]
 8004c3e:	e025      	b.n	8004c8c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004c40:	4b66      	ldr	r3, [pc, #408]	@ (8004ddc <HAL_RCC_OscConfig+0x270>)
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	4a65      	ldr	r2, [pc, #404]	@ (8004ddc <HAL_RCC_OscConfig+0x270>)
 8004c46:	f043 0308 	orr.w	r3, r3, #8
 8004c4a:	6013      	str	r3, [r2, #0]
 8004c4c:	4b63      	ldr	r3, [pc, #396]	@ (8004ddc <HAL_RCC_OscConfig+0x270>)
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	6a1b      	ldr	r3, [r3, #32]
 8004c58:	4960      	ldr	r1, [pc, #384]	@ (8004ddc <HAL_RCC_OscConfig+0x270>)
 8004c5a:	4313      	orrs	r3, r2
 8004c5c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004c5e:	4b5f      	ldr	r3, [pc, #380]	@ (8004ddc <HAL_RCC_OscConfig+0x270>)
 8004c60:	685b      	ldr	r3, [r3, #4]
 8004c62:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	69db      	ldr	r3, [r3, #28]
 8004c6a:	021b      	lsls	r3, r3, #8
 8004c6c:	495b      	ldr	r1, [pc, #364]	@ (8004ddc <HAL_RCC_OscConfig+0x270>)
 8004c6e:	4313      	orrs	r3, r2
 8004c70:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004c72:	69bb      	ldr	r3, [r7, #24]
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d109      	bne.n	8004c8c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	6a1b      	ldr	r3, [r3, #32]
 8004c7c:	4618      	mov	r0, r3
 8004c7e:	f000 fd15 	bl	80056ac <RCC_SetFlashLatencyFromMSIRange>
 8004c82:	4603      	mov	r3, r0
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d001      	beq.n	8004c8c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8004c88:	2301      	movs	r3, #1
 8004c8a:	e343      	b.n	8005314 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004c8c:	f000 fc4a 	bl	8005524 <HAL_RCC_GetSysClockFreq>
 8004c90:	4602      	mov	r2, r0
 8004c92:	4b52      	ldr	r3, [pc, #328]	@ (8004ddc <HAL_RCC_OscConfig+0x270>)
 8004c94:	689b      	ldr	r3, [r3, #8]
 8004c96:	091b      	lsrs	r3, r3, #4
 8004c98:	f003 030f 	and.w	r3, r3, #15
 8004c9c:	4950      	ldr	r1, [pc, #320]	@ (8004de0 <HAL_RCC_OscConfig+0x274>)
 8004c9e:	5ccb      	ldrb	r3, [r1, r3]
 8004ca0:	f003 031f 	and.w	r3, r3, #31
 8004ca4:	fa22 f303 	lsr.w	r3, r2, r3
 8004ca8:	4a4e      	ldr	r2, [pc, #312]	@ (8004de4 <HAL_RCC_OscConfig+0x278>)
 8004caa:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004cac:	4b4e      	ldr	r3, [pc, #312]	@ (8004de8 <HAL_RCC_OscConfig+0x27c>)
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	4618      	mov	r0, r3
 8004cb2:	f7fd fb15 	bl	80022e0 <HAL_InitTick>
 8004cb6:	4603      	mov	r3, r0
 8004cb8:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004cba:	7bfb      	ldrb	r3, [r7, #15]
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d052      	beq.n	8004d66 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8004cc0:	7bfb      	ldrb	r3, [r7, #15]
 8004cc2:	e327      	b.n	8005314 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	699b      	ldr	r3, [r3, #24]
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d032      	beq.n	8004d32 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004ccc:	4b43      	ldr	r3, [pc, #268]	@ (8004ddc <HAL_RCC_OscConfig+0x270>)
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	4a42      	ldr	r2, [pc, #264]	@ (8004ddc <HAL_RCC_OscConfig+0x270>)
 8004cd2:	f043 0301 	orr.w	r3, r3, #1
 8004cd6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004cd8:	f7fd fb52 	bl	8002380 <HAL_GetTick>
 8004cdc:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004cde:	e008      	b.n	8004cf2 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004ce0:	f7fd fb4e 	bl	8002380 <HAL_GetTick>
 8004ce4:	4602      	mov	r2, r0
 8004ce6:	693b      	ldr	r3, [r7, #16]
 8004ce8:	1ad3      	subs	r3, r2, r3
 8004cea:	2b02      	cmp	r3, #2
 8004cec:	d901      	bls.n	8004cf2 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8004cee:	2303      	movs	r3, #3
 8004cf0:	e310      	b.n	8005314 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004cf2:	4b3a      	ldr	r3, [pc, #232]	@ (8004ddc <HAL_RCC_OscConfig+0x270>)
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	f003 0302 	and.w	r3, r3, #2
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d0f0      	beq.n	8004ce0 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004cfe:	4b37      	ldr	r3, [pc, #220]	@ (8004ddc <HAL_RCC_OscConfig+0x270>)
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	4a36      	ldr	r2, [pc, #216]	@ (8004ddc <HAL_RCC_OscConfig+0x270>)
 8004d04:	f043 0308 	orr.w	r3, r3, #8
 8004d08:	6013      	str	r3, [r2, #0]
 8004d0a:	4b34      	ldr	r3, [pc, #208]	@ (8004ddc <HAL_RCC_OscConfig+0x270>)
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	6a1b      	ldr	r3, [r3, #32]
 8004d16:	4931      	ldr	r1, [pc, #196]	@ (8004ddc <HAL_RCC_OscConfig+0x270>)
 8004d18:	4313      	orrs	r3, r2
 8004d1a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004d1c:	4b2f      	ldr	r3, [pc, #188]	@ (8004ddc <HAL_RCC_OscConfig+0x270>)
 8004d1e:	685b      	ldr	r3, [r3, #4]
 8004d20:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	69db      	ldr	r3, [r3, #28]
 8004d28:	021b      	lsls	r3, r3, #8
 8004d2a:	492c      	ldr	r1, [pc, #176]	@ (8004ddc <HAL_RCC_OscConfig+0x270>)
 8004d2c:	4313      	orrs	r3, r2
 8004d2e:	604b      	str	r3, [r1, #4]
 8004d30:	e01a      	b.n	8004d68 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004d32:	4b2a      	ldr	r3, [pc, #168]	@ (8004ddc <HAL_RCC_OscConfig+0x270>)
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	4a29      	ldr	r2, [pc, #164]	@ (8004ddc <HAL_RCC_OscConfig+0x270>)
 8004d38:	f023 0301 	bic.w	r3, r3, #1
 8004d3c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004d3e:	f7fd fb1f 	bl	8002380 <HAL_GetTick>
 8004d42:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004d44:	e008      	b.n	8004d58 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004d46:	f7fd fb1b 	bl	8002380 <HAL_GetTick>
 8004d4a:	4602      	mov	r2, r0
 8004d4c:	693b      	ldr	r3, [r7, #16]
 8004d4e:	1ad3      	subs	r3, r2, r3
 8004d50:	2b02      	cmp	r3, #2
 8004d52:	d901      	bls.n	8004d58 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8004d54:	2303      	movs	r3, #3
 8004d56:	e2dd      	b.n	8005314 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004d58:	4b20      	ldr	r3, [pc, #128]	@ (8004ddc <HAL_RCC_OscConfig+0x270>)
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	f003 0302 	and.w	r3, r3, #2
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d1f0      	bne.n	8004d46 <HAL_RCC_OscConfig+0x1da>
 8004d64:	e000      	b.n	8004d68 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004d66:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	f003 0301 	and.w	r3, r3, #1
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d074      	beq.n	8004e5e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004d74:	69bb      	ldr	r3, [r7, #24]
 8004d76:	2b08      	cmp	r3, #8
 8004d78:	d005      	beq.n	8004d86 <HAL_RCC_OscConfig+0x21a>
 8004d7a:	69bb      	ldr	r3, [r7, #24]
 8004d7c:	2b0c      	cmp	r3, #12
 8004d7e:	d10e      	bne.n	8004d9e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004d80:	697b      	ldr	r3, [r7, #20]
 8004d82:	2b03      	cmp	r3, #3
 8004d84:	d10b      	bne.n	8004d9e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004d86:	4b15      	ldr	r3, [pc, #84]	@ (8004ddc <HAL_RCC_OscConfig+0x270>)
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d064      	beq.n	8004e5c <HAL_RCC_OscConfig+0x2f0>
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	685b      	ldr	r3, [r3, #4]
 8004d96:	2b00      	cmp	r3, #0
 8004d98:	d160      	bne.n	8004e5c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8004d9a:	2301      	movs	r3, #1
 8004d9c:	e2ba      	b.n	8005314 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	685b      	ldr	r3, [r3, #4]
 8004da2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004da6:	d106      	bne.n	8004db6 <HAL_RCC_OscConfig+0x24a>
 8004da8:	4b0c      	ldr	r3, [pc, #48]	@ (8004ddc <HAL_RCC_OscConfig+0x270>)
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	4a0b      	ldr	r2, [pc, #44]	@ (8004ddc <HAL_RCC_OscConfig+0x270>)
 8004dae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004db2:	6013      	str	r3, [r2, #0]
 8004db4:	e026      	b.n	8004e04 <HAL_RCC_OscConfig+0x298>
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	685b      	ldr	r3, [r3, #4]
 8004dba:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004dbe:	d115      	bne.n	8004dec <HAL_RCC_OscConfig+0x280>
 8004dc0:	4b06      	ldr	r3, [pc, #24]	@ (8004ddc <HAL_RCC_OscConfig+0x270>)
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	4a05      	ldr	r2, [pc, #20]	@ (8004ddc <HAL_RCC_OscConfig+0x270>)
 8004dc6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004dca:	6013      	str	r3, [r2, #0]
 8004dcc:	4b03      	ldr	r3, [pc, #12]	@ (8004ddc <HAL_RCC_OscConfig+0x270>)
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	4a02      	ldr	r2, [pc, #8]	@ (8004ddc <HAL_RCC_OscConfig+0x270>)
 8004dd2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004dd6:	6013      	str	r3, [r2, #0]
 8004dd8:	e014      	b.n	8004e04 <HAL_RCC_OscConfig+0x298>
 8004dda:	bf00      	nop
 8004ddc:	40021000 	.word	0x40021000
 8004de0:	080096d4 	.word	0x080096d4
 8004de4:	20000014 	.word	0x20000014
 8004de8:	20000018 	.word	0x20000018
 8004dec:	4ba0      	ldr	r3, [pc, #640]	@ (8005070 <HAL_RCC_OscConfig+0x504>)
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	4a9f      	ldr	r2, [pc, #636]	@ (8005070 <HAL_RCC_OscConfig+0x504>)
 8004df2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004df6:	6013      	str	r3, [r2, #0]
 8004df8:	4b9d      	ldr	r3, [pc, #628]	@ (8005070 <HAL_RCC_OscConfig+0x504>)
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	4a9c      	ldr	r2, [pc, #624]	@ (8005070 <HAL_RCC_OscConfig+0x504>)
 8004dfe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004e02:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	685b      	ldr	r3, [r3, #4]
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d013      	beq.n	8004e34 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e0c:	f7fd fab8 	bl	8002380 <HAL_GetTick>
 8004e10:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004e12:	e008      	b.n	8004e26 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004e14:	f7fd fab4 	bl	8002380 <HAL_GetTick>
 8004e18:	4602      	mov	r2, r0
 8004e1a:	693b      	ldr	r3, [r7, #16]
 8004e1c:	1ad3      	subs	r3, r2, r3
 8004e1e:	2b64      	cmp	r3, #100	@ 0x64
 8004e20:	d901      	bls.n	8004e26 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8004e22:	2303      	movs	r3, #3
 8004e24:	e276      	b.n	8005314 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004e26:	4b92      	ldr	r3, [pc, #584]	@ (8005070 <HAL_RCC_OscConfig+0x504>)
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d0f0      	beq.n	8004e14 <HAL_RCC_OscConfig+0x2a8>
 8004e32:	e014      	b.n	8004e5e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e34:	f7fd faa4 	bl	8002380 <HAL_GetTick>
 8004e38:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004e3a:	e008      	b.n	8004e4e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004e3c:	f7fd faa0 	bl	8002380 <HAL_GetTick>
 8004e40:	4602      	mov	r2, r0
 8004e42:	693b      	ldr	r3, [r7, #16]
 8004e44:	1ad3      	subs	r3, r2, r3
 8004e46:	2b64      	cmp	r3, #100	@ 0x64
 8004e48:	d901      	bls.n	8004e4e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8004e4a:	2303      	movs	r3, #3
 8004e4c:	e262      	b.n	8005314 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004e4e:	4b88      	ldr	r3, [pc, #544]	@ (8005070 <HAL_RCC_OscConfig+0x504>)
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d1f0      	bne.n	8004e3c <HAL_RCC_OscConfig+0x2d0>
 8004e5a:	e000      	b.n	8004e5e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004e5c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	f003 0302 	and.w	r3, r3, #2
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d060      	beq.n	8004f2c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004e6a:	69bb      	ldr	r3, [r7, #24]
 8004e6c:	2b04      	cmp	r3, #4
 8004e6e:	d005      	beq.n	8004e7c <HAL_RCC_OscConfig+0x310>
 8004e70:	69bb      	ldr	r3, [r7, #24]
 8004e72:	2b0c      	cmp	r3, #12
 8004e74:	d119      	bne.n	8004eaa <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004e76:	697b      	ldr	r3, [r7, #20]
 8004e78:	2b02      	cmp	r3, #2
 8004e7a:	d116      	bne.n	8004eaa <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004e7c:	4b7c      	ldr	r3, [pc, #496]	@ (8005070 <HAL_RCC_OscConfig+0x504>)
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d005      	beq.n	8004e94 <HAL_RCC_OscConfig+0x328>
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	68db      	ldr	r3, [r3, #12]
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	d101      	bne.n	8004e94 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004e90:	2301      	movs	r3, #1
 8004e92:	e23f      	b.n	8005314 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004e94:	4b76      	ldr	r3, [pc, #472]	@ (8005070 <HAL_RCC_OscConfig+0x504>)
 8004e96:	685b      	ldr	r3, [r3, #4]
 8004e98:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	691b      	ldr	r3, [r3, #16]
 8004ea0:	061b      	lsls	r3, r3, #24
 8004ea2:	4973      	ldr	r1, [pc, #460]	@ (8005070 <HAL_RCC_OscConfig+0x504>)
 8004ea4:	4313      	orrs	r3, r2
 8004ea6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004ea8:	e040      	b.n	8004f2c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	68db      	ldr	r3, [r3, #12]
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d023      	beq.n	8004efa <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004eb2:	4b6f      	ldr	r3, [pc, #444]	@ (8005070 <HAL_RCC_OscConfig+0x504>)
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	4a6e      	ldr	r2, [pc, #440]	@ (8005070 <HAL_RCC_OscConfig+0x504>)
 8004eb8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004ebc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ebe:	f7fd fa5f 	bl	8002380 <HAL_GetTick>
 8004ec2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004ec4:	e008      	b.n	8004ed8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004ec6:	f7fd fa5b 	bl	8002380 <HAL_GetTick>
 8004eca:	4602      	mov	r2, r0
 8004ecc:	693b      	ldr	r3, [r7, #16]
 8004ece:	1ad3      	subs	r3, r2, r3
 8004ed0:	2b02      	cmp	r3, #2
 8004ed2:	d901      	bls.n	8004ed8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004ed4:	2303      	movs	r3, #3
 8004ed6:	e21d      	b.n	8005314 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004ed8:	4b65      	ldr	r3, [pc, #404]	@ (8005070 <HAL_RCC_OscConfig+0x504>)
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d0f0      	beq.n	8004ec6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004ee4:	4b62      	ldr	r3, [pc, #392]	@ (8005070 <HAL_RCC_OscConfig+0x504>)
 8004ee6:	685b      	ldr	r3, [r3, #4]
 8004ee8:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	691b      	ldr	r3, [r3, #16]
 8004ef0:	061b      	lsls	r3, r3, #24
 8004ef2:	495f      	ldr	r1, [pc, #380]	@ (8005070 <HAL_RCC_OscConfig+0x504>)
 8004ef4:	4313      	orrs	r3, r2
 8004ef6:	604b      	str	r3, [r1, #4]
 8004ef8:	e018      	b.n	8004f2c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004efa:	4b5d      	ldr	r3, [pc, #372]	@ (8005070 <HAL_RCC_OscConfig+0x504>)
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	4a5c      	ldr	r2, [pc, #368]	@ (8005070 <HAL_RCC_OscConfig+0x504>)
 8004f00:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004f04:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f06:	f7fd fa3b 	bl	8002380 <HAL_GetTick>
 8004f0a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004f0c:	e008      	b.n	8004f20 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004f0e:	f7fd fa37 	bl	8002380 <HAL_GetTick>
 8004f12:	4602      	mov	r2, r0
 8004f14:	693b      	ldr	r3, [r7, #16]
 8004f16:	1ad3      	subs	r3, r2, r3
 8004f18:	2b02      	cmp	r3, #2
 8004f1a:	d901      	bls.n	8004f20 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004f1c:	2303      	movs	r3, #3
 8004f1e:	e1f9      	b.n	8005314 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004f20:	4b53      	ldr	r3, [pc, #332]	@ (8005070 <HAL_RCC_OscConfig+0x504>)
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d1f0      	bne.n	8004f0e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	f003 0308 	and.w	r3, r3, #8
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d03c      	beq.n	8004fb2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	695b      	ldr	r3, [r3, #20]
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d01c      	beq.n	8004f7a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004f40:	4b4b      	ldr	r3, [pc, #300]	@ (8005070 <HAL_RCC_OscConfig+0x504>)
 8004f42:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004f46:	4a4a      	ldr	r2, [pc, #296]	@ (8005070 <HAL_RCC_OscConfig+0x504>)
 8004f48:	f043 0301 	orr.w	r3, r3, #1
 8004f4c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f50:	f7fd fa16 	bl	8002380 <HAL_GetTick>
 8004f54:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004f56:	e008      	b.n	8004f6a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004f58:	f7fd fa12 	bl	8002380 <HAL_GetTick>
 8004f5c:	4602      	mov	r2, r0
 8004f5e:	693b      	ldr	r3, [r7, #16]
 8004f60:	1ad3      	subs	r3, r2, r3
 8004f62:	2b02      	cmp	r3, #2
 8004f64:	d901      	bls.n	8004f6a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8004f66:	2303      	movs	r3, #3
 8004f68:	e1d4      	b.n	8005314 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004f6a:	4b41      	ldr	r3, [pc, #260]	@ (8005070 <HAL_RCC_OscConfig+0x504>)
 8004f6c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004f70:	f003 0302 	and.w	r3, r3, #2
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d0ef      	beq.n	8004f58 <HAL_RCC_OscConfig+0x3ec>
 8004f78:	e01b      	b.n	8004fb2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004f7a:	4b3d      	ldr	r3, [pc, #244]	@ (8005070 <HAL_RCC_OscConfig+0x504>)
 8004f7c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004f80:	4a3b      	ldr	r2, [pc, #236]	@ (8005070 <HAL_RCC_OscConfig+0x504>)
 8004f82:	f023 0301 	bic.w	r3, r3, #1
 8004f86:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f8a:	f7fd f9f9 	bl	8002380 <HAL_GetTick>
 8004f8e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004f90:	e008      	b.n	8004fa4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004f92:	f7fd f9f5 	bl	8002380 <HAL_GetTick>
 8004f96:	4602      	mov	r2, r0
 8004f98:	693b      	ldr	r3, [r7, #16]
 8004f9a:	1ad3      	subs	r3, r2, r3
 8004f9c:	2b02      	cmp	r3, #2
 8004f9e:	d901      	bls.n	8004fa4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004fa0:	2303      	movs	r3, #3
 8004fa2:	e1b7      	b.n	8005314 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004fa4:	4b32      	ldr	r3, [pc, #200]	@ (8005070 <HAL_RCC_OscConfig+0x504>)
 8004fa6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004faa:	f003 0302 	and.w	r3, r3, #2
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d1ef      	bne.n	8004f92 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	f003 0304 	and.w	r3, r3, #4
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	f000 80a6 	beq.w	800510c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004fc0:	2300      	movs	r3, #0
 8004fc2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004fc4:	4b2a      	ldr	r3, [pc, #168]	@ (8005070 <HAL_RCC_OscConfig+0x504>)
 8004fc6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004fc8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d10d      	bne.n	8004fec <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004fd0:	4b27      	ldr	r3, [pc, #156]	@ (8005070 <HAL_RCC_OscConfig+0x504>)
 8004fd2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004fd4:	4a26      	ldr	r2, [pc, #152]	@ (8005070 <HAL_RCC_OscConfig+0x504>)
 8004fd6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004fda:	6593      	str	r3, [r2, #88]	@ 0x58
 8004fdc:	4b24      	ldr	r3, [pc, #144]	@ (8005070 <HAL_RCC_OscConfig+0x504>)
 8004fde:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004fe0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004fe4:	60bb      	str	r3, [r7, #8]
 8004fe6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004fe8:	2301      	movs	r3, #1
 8004fea:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004fec:	4b21      	ldr	r3, [pc, #132]	@ (8005074 <HAL_RCC_OscConfig+0x508>)
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d118      	bne.n	800502a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004ff8:	4b1e      	ldr	r3, [pc, #120]	@ (8005074 <HAL_RCC_OscConfig+0x508>)
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	4a1d      	ldr	r2, [pc, #116]	@ (8005074 <HAL_RCC_OscConfig+0x508>)
 8004ffe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005002:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005004:	f7fd f9bc 	bl	8002380 <HAL_GetTick>
 8005008:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800500a:	e008      	b.n	800501e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800500c:	f7fd f9b8 	bl	8002380 <HAL_GetTick>
 8005010:	4602      	mov	r2, r0
 8005012:	693b      	ldr	r3, [r7, #16]
 8005014:	1ad3      	subs	r3, r2, r3
 8005016:	2b02      	cmp	r3, #2
 8005018:	d901      	bls.n	800501e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800501a:	2303      	movs	r3, #3
 800501c:	e17a      	b.n	8005314 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800501e:	4b15      	ldr	r3, [pc, #84]	@ (8005074 <HAL_RCC_OscConfig+0x508>)
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005026:	2b00      	cmp	r3, #0
 8005028:	d0f0      	beq.n	800500c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	689b      	ldr	r3, [r3, #8]
 800502e:	2b01      	cmp	r3, #1
 8005030:	d108      	bne.n	8005044 <HAL_RCC_OscConfig+0x4d8>
 8005032:	4b0f      	ldr	r3, [pc, #60]	@ (8005070 <HAL_RCC_OscConfig+0x504>)
 8005034:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005038:	4a0d      	ldr	r2, [pc, #52]	@ (8005070 <HAL_RCC_OscConfig+0x504>)
 800503a:	f043 0301 	orr.w	r3, r3, #1
 800503e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005042:	e029      	b.n	8005098 <HAL_RCC_OscConfig+0x52c>
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	689b      	ldr	r3, [r3, #8]
 8005048:	2b05      	cmp	r3, #5
 800504a:	d115      	bne.n	8005078 <HAL_RCC_OscConfig+0x50c>
 800504c:	4b08      	ldr	r3, [pc, #32]	@ (8005070 <HAL_RCC_OscConfig+0x504>)
 800504e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005052:	4a07      	ldr	r2, [pc, #28]	@ (8005070 <HAL_RCC_OscConfig+0x504>)
 8005054:	f043 0304 	orr.w	r3, r3, #4
 8005058:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800505c:	4b04      	ldr	r3, [pc, #16]	@ (8005070 <HAL_RCC_OscConfig+0x504>)
 800505e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005062:	4a03      	ldr	r2, [pc, #12]	@ (8005070 <HAL_RCC_OscConfig+0x504>)
 8005064:	f043 0301 	orr.w	r3, r3, #1
 8005068:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800506c:	e014      	b.n	8005098 <HAL_RCC_OscConfig+0x52c>
 800506e:	bf00      	nop
 8005070:	40021000 	.word	0x40021000
 8005074:	40007000 	.word	0x40007000
 8005078:	4b9c      	ldr	r3, [pc, #624]	@ (80052ec <HAL_RCC_OscConfig+0x780>)
 800507a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800507e:	4a9b      	ldr	r2, [pc, #620]	@ (80052ec <HAL_RCC_OscConfig+0x780>)
 8005080:	f023 0301 	bic.w	r3, r3, #1
 8005084:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005088:	4b98      	ldr	r3, [pc, #608]	@ (80052ec <HAL_RCC_OscConfig+0x780>)
 800508a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800508e:	4a97      	ldr	r2, [pc, #604]	@ (80052ec <HAL_RCC_OscConfig+0x780>)
 8005090:	f023 0304 	bic.w	r3, r3, #4
 8005094:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	689b      	ldr	r3, [r3, #8]
 800509c:	2b00      	cmp	r3, #0
 800509e:	d016      	beq.n	80050ce <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80050a0:	f7fd f96e 	bl	8002380 <HAL_GetTick>
 80050a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80050a6:	e00a      	b.n	80050be <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80050a8:	f7fd f96a 	bl	8002380 <HAL_GetTick>
 80050ac:	4602      	mov	r2, r0
 80050ae:	693b      	ldr	r3, [r7, #16]
 80050b0:	1ad3      	subs	r3, r2, r3
 80050b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80050b6:	4293      	cmp	r3, r2
 80050b8:	d901      	bls.n	80050be <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80050ba:	2303      	movs	r3, #3
 80050bc:	e12a      	b.n	8005314 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80050be:	4b8b      	ldr	r3, [pc, #556]	@ (80052ec <HAL_RCC_OscConfig+0x780>)
 80050c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80050c4:	f003 0302 	and.w	r3, r3, #2
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d0ed      	beq.n	80050a8 <HAL_RCC_OscConfig+0x53c>
 80050cc:	e015      	b.n	80050fa <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80050ce:	f7fd f957 	bl	8002380 <HAL_GetTick>
 80050d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80050d4:	e00a      	b.n	80050ec <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80050d6:	f7fd f953 	bl	8002380 <HAL_GetTick>
 80050da:	4602      	mov	r2, r0
 80050dc:	693b      	ldr	r3, [r7, #16]
 80050de:	1ad3      	subs	r3, r2, r3
 80050e0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80050e4:	4293      	cmp	r3, r2
 80050e6:	d901      	bls.n	80050ec <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80050e8:	2303      	movs	r3, #3
 80050ea:	e113      	b.n	8005314 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80050ec:	4b7f      	ldr	r3, [pc, #508]	@ (80052ec <HAL_RCC_OscConfig+0x780>)
 80050ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80050f2:	f003 0302 	and.w	r3, r3, #2
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d1ed      	bne.n	80050d6 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80050fa:	7ffb      	ldrb	r3, [r7, #31]
 80050fc:	2b01      	cmp	r3, #1
 80050fe:	d105      	bne.n	800510c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005100:	4b7a      	ldr	r3, [pc, #488]	@ (80052ec <HAL_RCC_OscConfig+0x780>)
 8005102:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005104:	4a79      	ldr	r2, [pc, #484]	@ (80052ec <HAL_RCC_OscConfig+0x780>)
 8005106:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800510a:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005110:	2b00      	cmp	r3, #0
 8005112:	f000 80fe 	beq.w	8005312 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800511a:	2b02      	cmp	r3, #2
 800511c:	f040 80d0 	bne.w	80052c0 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8005120:	4b72      	ldr	r3, [pc, #456]	@ (80052ec <HAL_RCC_OscConfig+0x780>)
 8005122:	68db      	ldr	r3, [r3, #12]
 8005124:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005126:	697b      	ldr	r3, [r7, #20]
 8005128:	f003 0203 	and.w	r2, r3, #3
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005130:	429a      	cmp	r2, r3
 8005132:	d130      	bne.n	8005196 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005134:	697b      	ldr	r3, [r7, #20]
 8005136:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800513e:	3b01      	subs	r3, #1
 8005140:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005142:	429a      	cmp	r2, r3
 8005144:	d127      	bne.n	8005196 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005146:	697b      	ldr	r3, [r7, #20]
 8005148:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005150:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005152:	429a      	cmp	r2, r3
 8005154:	d11f      	bne.n	8005196 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8005156:	697b      	ldr	r3, [r7, #20]
 8005158:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800515c:	687a      	ldr	r2, [r7, #4]
 800515e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005160:	2a07      	cmp	r2, #7
 8005162:	bf14      	ite	ne
 8005164:	2201      	movne	r2, #1
 8005166:	2200      	moveq	r2, #0
 8005168:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800516a:	4293      	cmp	r3, r2
 800516c:	d113      	bne.n	8005196 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800516e:	697b      	ldr	r3, [r7, #20]
 8005170:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005178:	085b      	lsrs	r3, r3, #1
 800517a:	3b01      	subs	r3, #1
 800517c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800517e:	429a      	cmp	r2, r3
 8005180:	d109      	bne.n	8005196 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005182:	697b      	ldr	r3, [r7, #20]
 8005184:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800518c:	085b      	lsrs	r3, r3, #1
 800518e:	3b01      	subs	r3, #1
 8005190:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005192:	429a      	cmp	r2, r3
 8005194:	d06e      	beq.n	8005274 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005196:	69bb      	ldr	r3, [r7, #24]
 8005198:	2b0c      	cmp	r3, #12
 800519a:	d069      	beq.n	8005270 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800519c:	4b53      	ldr	r3, [pc, #332]	@ (80052ec <HAL_RCC_OscConfig+0x780>)
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d105      	bne.n	80051b4 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80051a8:	4b50      	ldr	r3, [pc, #320]	@ (80052ec <HAL_RCC_OscConfig+0x780>)
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d001      	beq.n	80051b8 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80051b4:	2301      	movs	r3, #1
 80051b6:	e0ad      	b.n	8005314 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80051b8:	4b4c      	ldr	r3, [pc, #304]	@ (80052ec <HAL_RCC_OscConfig+0x780>)
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	4a4b      	ldr	r2, [pc, #300]	@ (80052ec <HAL_RCC_OscConfig+0x780>)
 80051be:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80051c2:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80051c4:	f7fd f8dc 	bl	8002380 <HAL_GetTick>
 80051c8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80051ca:	e008      	b.n	80051de <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80051cc:	f7fd f8d8 	bl	8002380 <HAL_GetTick>
 80051d0:	4602      	mov	r2, r0
 80051d2:	693b      	ldr	r3, [r7, #16]
 80051d4:	1ad3      	subs	r3, r2, r3
 80051d6:	2b02      	cmp	r3, #2
 80051d8:	d901      	bls.n	80051de <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80051da:	2303      	movs	r3, #3
 80051dc:	e09a      	b.n	8005314 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80051de:	4b43      	ldr	r3, [pc, #268]	@ (80052ec <HAL_RCC_OscConfig+0x780>)
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d1f0      	bne.n	80051cc <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80051ea:	4b40      	ldr	r3, [pc, #256]	@ (80052ec <HAL_RCC_OscConfig+0x780>)
 80051ec:	68da      	ldr	r2, [r3, #12]
 80051ee:	4b40      	ldr	r3, [pc, #256]	@ (80052f0 <HAL_RCC_OscConfig+0x784>)
 80051f0:	4013      	ands	r3, r2
 80051f2:	687a      	ldr	r2, [r7, #4]
 80051f4:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80051f6:	687a      	ldr	r2, [r7, #4]
 80051f8:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80051fa:	3a01      	subs	r2, #1
 80051fc:	0112      	lsls	r2, r2, #4
 80051fe:	4311      	orrs	r1, r2
 8005200:	687a      	ldr	r2, [r7, #4]
 8005202:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005204:	0212      	lsls	r2, r2, #8
 8005206:	4311      	orrs	r1, r2
 8005208:	687a      	ldr	r2, [r7, #4]
 800520a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800520c:	0852      	lsrs	r2, r2, #1
 800520e:	3a01      	subs	r2, #1
 8005210:	0552      	lsls	r2, r2, #21
 8005212:	4311      	orrs	r1, r2
 8005214:	687a      	ldr	r2, [r7, #4]
 8005216:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8005218:	0852      	lsrs	r2, r2, #1
 800521a:	3a01      	subs	r2, #1
 800521c:	0652      	lsls	r2, r2, #25
 800521e:	4311      	orrs	r1, r2
 8005220:	687a      	ldr	r2, [r7, #4]
 8005222:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005224:	0912      	lsrs	r2, r2, #4
 8005226:	0452      	lsls	r2, r2, #17
 8005228:	430a      	orrs	r2, r1
 800522a:	4930      	ldr	r1, [pc, #192]	@ (80052ec <HAL_RCC_OscConfig+0x780>)
 800522c:	4313      	orrs	r3, r2
 800522e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8005230:	4b2e      	ldr	r3, [pc, #184]	@ (80052ec <HAL_RCC_OscConfig+0x780>)
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	4a2d      	ldr	r2, [pc, #180]	@ (80052ec <HAL_RCC_OscConfig+0x780>)
 8005236:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800523a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800523c:	4b2b      	ldr	r3, [pc, #172]	@ (80052ec <HAL_RCC_OscConfig+0x780>)
 800523e:	68db      	ldr	r3, [r3, #12]
 8005240:	4a2a      	ldr	r2, [pc, #168]	@ (80052ec <HAL_RCC_OscConfig+0x780>)
 8005242:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005246:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005248:	f7fd f89a 	bl	8002380 <HAL_GetTick>
 800524c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800524e:	e008      	b.n	8005262 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005250:	f7fd f896 	bl	8002380 <HAL_GetTick>
 8005254:	4602      	mov	r2, r0
 8005256:	693b      	ldr	r3, [r7, #16]
 8005258:	1ad3      	subs	r3, r2, r3
 800525a:	2b02      	cmp	r3, #2
 800525c:	d901      	bls.n	8005262 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800525e:	2303      	movs	r3, #3
 8005260:	e058      	b.n	8005314 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005262:	4b22      	ldr	r3, [pc, #136]	@ (80052ec <HAL_RCC_OscConfig+0x780>)
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800526a:	2b00      	cmp	r3, #0
 800526c:	d0f0      	beq.n	8005250 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800526e:	e050      	b.n	8005312 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8005270:	2301      	movs	r3, #1
 8005272:	e04f      	b.n	8005314 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005274:	4b1d      	ldr	r3, [pc, #116]	@ (80052ec <HAL_RCC_OscConfig+0x780>)
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800527c:	2b00      	cmp	r3, #0
 800527e:	d148      	bne.n	8005312 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8005280:	4b1a      	ldr	r3, [pc, #104]	@ (80052ec <HAL_RCC_OscConfig+0x780>)
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	4a19      	ldr	r2, [pc, #100]	@ (80052ec <HAL_RCC_OscConfig+0x780>)
 8005286:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800528a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800528c:	4b17      	ldr	r3, [pc, #92]	@ (80052ec <HAL_RCC_OscConfig+0x780>)
 800528e:	68db      	ldr	r3, [r3, #12]
 8005290:	4a16      	ldr	r2, [pc, #88]	@ (80052ec <HAL_RCC_OscConfig+0x780>)
 8005292:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005296:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005298:	f7fd f872 	bl	8002380 <HAL_GetTick>
 800529c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800529e:	e008      	b.n	80052b2 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80052a0:	f7fd f86e 	bl	8002380 <HAL_GetTick>
 80052a4:	4602      	mov	r2, r0
 80052a6:	693b      	ldr	r3, [r7, #16]
 80052a8:	1ad3      	subs	r3, r2, r3
 80052aa:	2b02      	cmp	r3, #2
 80052ac:	d901      	bls.n	80052b2 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80052ae:	2303      	movs	r3, #3
 80052b0:	e030      	b.n	8005314 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80052b2:	4b0e      	ldr	r3, [pc, #56]	@ (80052ec <HAL_RCC_OscConfig+0x780>)
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d0f0      	beq.n	80052a0 <HAL_RCC_OscConfig+0x734>
 80052be:	e028      	b.n	8005312 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80052c0:	69bb      	ldr	r3, [r7, #24]
 80052c2:	2b0c      	cmp	r3, #12
 80052c4:	d023      	beq.n	800530e <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80052c6:	4b09      	ldr	r3, [pc, #36]	@ (80052ec <HAL_RCC_OscConfig+0x780>)
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	4a08      	ldr	r2, [pc, #32]	@ (80052ec <HAL_RCC_OscConfig+0x780>)
 80052cc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80052d0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80052d2:	f7fd f855 	bl	8002380 <HAL_GetTick>
 80052d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80052d8:	e00c      	b.n	80052f4 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80052da:	f7fd f851 	bl	8002380 <HAL_GetTick>
 80052de:	4602      	mov	r2, r0
 80052e0:	693b      	ldr	r3, [r7, #16]
 80052e2:	1ad3      	subs	r3, r2, r3
 80052e4:	2b02      	cmp	r3, #2
 80052e6:	d905      	bls.n	80052f4 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80052e8:	2303      	movs	r3, #3
 80052ea:	e013      	b.n	8005314 <HAL_RCC_OscConfig+0x7a8>
 80052ec:	40021000 	.word	0x40021000
 80052f0:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80052f4:	4b09      	ldr	r3, [pc, #36]	@ (800531c <HAL_RCC_OscConfig+0x7b0>)
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d1ec      	bne.n	80052da <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8005300:	4b06      	ldr	r3, [pc, #24]	@ (800531c <HAL_RCC_OscConfig+0x7b0>)
 8005302:	68da      	ldr	r2, [r3, #12]
 8005304:	4905      	ldr	r1, [pc, #20]	@ (800531c <HAL_RCC_OscConfig+0x7b0>)
 8005306:	4b06      	ldr	r3, [pc, #24]	@ (8005320 <HAL_RCC_OscConfig+0x7b4>)
 8005308:	4013      	ands	r3, r2
 800530a:	60cb      	str	r3, [r1, #12]
 800530c:	e001      	b.n	8005312 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800530e:	2301      	movs	r3, #1
 8005310:	e000      	b.n	8005314 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8005312:	2300      	movs	r3, #0
}
 8005314:	4618      	mov	r0, r3
 8005316:	3720      	adds	r7, #32
 8005318:	46bd      	mov	sp, r7
 800531a:	bd80      	pop	{r7, pc}
 800531c:	40021000 	.word	0x40021000
 8005320:	feeefffc 	.word	0xfeeefffc

08005324 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005324:	b580      	push	{r7, lr}
 8005326:	b084      	sub	sp, #16
 8005328:	af00      	add	r7, sp, #0
 800532a:	6078      	str	r0, [r7, #4]
 800532c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	2b00      	cmp	r3, #0
 8005332:	d101      	bne.n	8005338 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005334:	2301      	movs	r3, #1
 8005336:	e0e7      	b.n	8005508 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005338:	4b75      	ldr	r3, [pc, #468]	@ (8005510 <HAL_RCC_ClockConfig+0x1ec>)
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	f003 0307 	and.w	r3, r3, #7
 8005340:	683a      	ldr	r2, [r7, #0]
 8005342:	429a      	cmp	r2, r3
 8005344:	d910      	bls.n	8005368 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005346:	4b72      	ldr	r3, [pc, #456]	@ (8005510 <HAL_RCC_ClockConfig+0x1ec>)
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	f023 0207 	bic.w	r2, r3, #7
 800534e:	4970      	ldr	r1, [pc, #448]	@ (8005510 <HAL_RCC_ClockConfig+0x1ec>)
 8005350:	683b      	ldr	r3, [r7, #0]
 8005352:	4313      	orrs	r3, r2
 8005354:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005356:	4b6e      	ldr	r3, [pc, #440]	@ (8005510 <HAL_RCC_ClockConfig+0x1ec>)
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	f003 0307 	and.w	r3, r3, #7
 800535e:	683a      	ldr	r2, [r7, #0]
 8005360:	429a      	cmp	r2, r3
 8005362:	d001      	beq.n	8005368 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005364:	2301      	movs	r3, #1
 8005366:	e0cf      	b.n	8005508 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	f003 0302 	and.w	r3, r3, #2
 8005370:	2b00      	cmp	r3, #0
 8005372:	d010      	beq.n	8005396 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	689a      	ldr	r2, [r3, #8]
 8005378:	4b66      	ldr	r3, [pc, #408]	@ (8005514 <HAL_RCC_ClockConfig+0x1f0>)
 800537a:	689b      	ldr	r3, [r3, #8]
 800537c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005380:	429a      	cmp	r2, r3
 8005382:	d908      	bls.n	8005396 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005384:	4b63      	ldr	r3, [pc, #396]	@ (8005514 <HAL_RCC_ClockConfig+0x1f0>)
 8005386:	689b      	ldr	r3, [r3, #8]
 8005388:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	689b      	ldr	r3, [r3, #8]
 8005390:	4960      	ldr	r1, [pc, #384]	@ (8005514 <HAL_RCC_ClockConfig+0x1f0>)
 8005392:	4313      	orrs	r3, r2
 8005394:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	f003 0301 	and.w	r3, r3, #1
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d04c      	beq.n	800543c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	685b      	ldr	r3, [r3, #4]
 80053a6:	2b03      	cmp	r3, #3
 80053a8:	d107      	bne.n	80053ba <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80053aa:	4b5a      	ldr	r3, [pc, #360]	@ (8005514 <HAL_RCC_ClockConfig+0x1f0>)
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d121      	bne.n	80053fa <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80053b6:	2301      	movs	r3, #1
 80053b8:	e0a6      	b.n	8005508 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	685b      	ldr	r3, [r3, #4]
 80053be:	2b02      	cmp	r3, #2
 80053c0:	d107      	bne.n	80053d2 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80053c2:	4b54      	ldr	r3, [pc, #336]	@ (8005514 <HAL_RCC_ClockConfig+0x1f0>)
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d115      	bne.n	80053fa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80053ce:	2301      	movs	r3, #1
 80053d0:	e09a      	b.n	8005508 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	685b      	ldr	r3, [r3, #4]
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d107      	bne.n	80053ea <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80053da:	4b4e      	ldr	r3, [pc, #312]	@ (8005514 <HAL_RCC_ClockConfig+0x1f0>)
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	f003 0302 	and.w	r3, r3, #2
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d109      	bne.n	80053fa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80053e6:	2301      	movs	r3, #1
 80053e8:	e08e      	b.n	8005508 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80053ea:	4b4a      	ldr	r3, [pc, #296]	@ (8005514 <HAL_RCC_ClockConfig+0x1f0>)
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d101      	bne.n	80053fa <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80053f6:	2301      	movs	r3, #1
 80053f8:	e086      	b.n	8005508 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80053fa:	4b46      	ldr	r3, [pc, #280]	@ (8005514 <HAL_RCC_ClockConfig+0x1f0>)
 80053fc:	689b      	ldr	r3, [r3, #8]
 80053fe:	f023 0203 	bic.w	r2, r3, #3
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	685b      	ldr	r3, [r3, #4]
 8005406:	4943      	ldr	r1, [pc, #268]	@ (8005514 <HAL_RCC_ClockConfig+0x1f0>)
 8005408:	4313      	orrs	r3, r2
 800540a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800540c:	f7fc ffb8 	bl	8002380 <HAL_GetTick>
 8005410:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005412:	e00a      	b.n	800542a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005414:	f7fc ffb4 	bl	8002380 <HAL_GetTick>
 8005418:	4602      	mov	r2, r0
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	1ad3      	subs	r3, r2, r3
 800541e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005422:	4293      	cmp	r3, r2
 8005424:	d901      	bls.n	800542a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8005426:	2303      	movs	r3, #3
 8005428:	e06e      	b.n	8005508 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800542a:	4b3a      	ldr	r3, [pc, #232]	@ (8005514 <HAL_RCC_ClockConfig+0x1f0>)
 800542c:	689b      	ldr	r3, [r3, #8]
 800542e:	f003 020c 	and.w	r2, r3, #12
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	685b      	ldr	r3, [r3, #4]
 8005436:	009b      	lsls	r3, r3, #2
 8005438:	429a      	cmp	r2, r3
 800543a:	d1eb      	bne.n	8005414 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	f003 0302 	and.w	r3, r3, #2
 8005444:	2b00      	cmp	r3, #0
 8005446:	d010      	beq.n	800546a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	689a      	ldr	r2, [r3, #8]
 800544c:	4b31      	ldr	r3, [pc, #196]	@ (8005514 <HAL_RCC_ClockConfig+0x1f0>)
 800544e:	689b      	ldr	r3, [r3, #8]
 8005450:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005454:	429a      	cmp	r2, r3
 8005456:	d208      	bcs.n	800546a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005458:	4b2e      	ldr	r3, [pc, #184]	@ (8005514 <HAL_RCC_ClockConfig+0x1f0>)
 800545a:	689b      	ldr	r3, [r3, #8]
 800545c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	689b      	ldr	r3, [r3, #8]
 8005464:	492b      	ldr	r1, [pc, #172]	@ (8005514 <HAL_RCC_ClockConfig+0x1f0>)
 8005466:	4313      	orrs	r3, r2
 8005468:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800546a:	4b29      	ldr	r3, [pc, #164]	@ (8005510 <HAL_RCC_ClockConfig+0x1ec>)
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	f003 0307 	and.w	r3, r3, #7
 8005472:	683a      	ldr	r2, [r7, #0]
 8005474:	429a      	cmp	r2, r3
 8005476:	d210      	bcs.n	800549a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005478:	4b25      	ldr	r3, [pc, #148]	@ (8005510 <HAL_RCC_ClockConfig+0x1ec>)
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	f023 0207 	bic.w	r2, r3, #7
 8005480:	4923      	ldr	r1, [pc, #140]	@ (8005510 <HAL_RCC_ClockConfig+0x1ec>)
 8005482:	683b      	ldr	r3, [r7, #0]
 8005484:	4313      	orrs	r3, r2
 8005486:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005488:	4b21      	ldr	r3, [pc, #132]	@ (8005510 <HAL_RCC_ClockConfig+0x1ec>)
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	f003 0307 	and.w	r3, r3, #7
 8005490:	683a      	ldr	r2, [r7, #0]
 8005492:	429a      	cmp	r2, r3
 8005494:	d001      	beq.n	800549a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8005496:	2301      	movs	r3, #1
 8005498:	e036      	b.n	8005508 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	f003 0304 	and.w	r3, r3, #4
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d008      	beq.n	80054b8 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80054a6:	4b1b      	ldr	r3, [pc, #108]	@ (8005514 <HAL_RCC_ClockConfig+0x1f0>)
 80054a8:	689b      	ldr	r3, [r3, #8]
 80054aa:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	68db      	ldr	r3, [r3, #12]
 80054b2:	4918      	ldr	r1, [pc, #96]	@ (8005514 <HAL_RCC_ClockConfig+0x1f0>)
 80054b4:	4313      	orrs	r3, r2
 80054b6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	f003 0308 	and.w	r3, r3, #8
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d009      	beq.n	80054d8 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80054c4:	4b13      	ldr	r3, [pc, #76]	@ (8005514 <HAL_RCC_ClockConfig+0x1f0>)
 80054c6:	689b      	ldr	r3, [r3, #8]
 80054c8:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	691b      	ldr	r3, [r3, #16]
 80054d0:	00db      	lsls	r3, r3, #3
 80054d2:	4910      	ldr	r1, [pc, #64]	@ (8005514 <HAL_RCC_ClockConfig+0x1f0>)
 80054d4:	4313      	orrs	r3, r2
 80054d6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80054d8:	f000 f824 	bl	8005524 <HAL_RCC_GetSysClockFreq>
 80054dc:	4602      	mov	r2, r0
 80054de:	4b0d      	ldr	r3, [pc, #52]	@ (8005514 <HAL_RCC_ClockConfig+0x1f0>)
 80054e0:	689b      	ldr	r3, [r3, #8]
 80054e2:	091b      	lsrs	r3, r3, #4
 80054e4:	f003 030f 	and.w	r3, r3, #15
 80054e8:	490b      	ldr	r1, [pc, #44]	@ (8005518 <HAL_RCC_ClockConfig+0x1f4>)
 80054ea:	5ccb      	ldrb	r3, [r1, r3]
 80054ec:	f003 031f 	and.w	r3, r3, #31
 80054f0:	fa22 f303 	lsr.w	r3, r2, r3
 80054f4:	4a09      	ldr	r2, [pc, #36]	@ (800551c <HAL_RCC_ClockConfig+0x1f8>)
 80054f6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80054f8:	4b09      	ldr	r3, [pc, #36]	@ (8005520 <HAL_RCC_ClockConfig+0x1fc>)
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	4618      	mov	r0, r3
 80054fe:	f7fc feef 	bl	80022e0 <HAL_InitTick>
 8005502:	4603      	mov	r3, r0
 8005504:	72fb      	strb	r3, [r7, #11]

  return status;
 8005506:	7afb      	ldrb	r3, [r7, #11]
}
 8005508:	4618      	mov	r0, r3
 800550a:	3710      	adds	r7, #16
 800550c:	46bd      	mov	sp, r7
 800550e:	bd80      	pop	{r7, pc}
 8005510:	40022000 	.word	0x40022000
 8005514:	40021000 	.word	0x40021000
 8005518:	080096d4 	.word	0x080096d4
 800551c:	20000014 	.word	0x20000014
 8005520:	20000018 	.word	0x20000018

08005524 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005524:	b480      	push	{r7}
 8005526:	b089      	sub	sp, #36	@ 0x24
 8005528:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800552a:	2300      	movs	r3, #0
 800552c:	61fb      	str	r3, [r7, #28]
 800552e:	2300      	movs	r3, #0
 8005530:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005532:	4b3e      	ldr	r3, [pc, #248]	@ (800562c <HAL_RCC_GetSysClockFreq+0x108>)
 8005534:	689b      	ldr	r3, [r3, #8]
 8005536:	f003 030c 	and.w	r3, r3, #12
 800553a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800553c:	4b3b      	ldr	r3, [pc, #236]	@ (800562c <HAL_RCC_GetSysClockFreq+0x108>)
 800553e:	68db      	ldr	r3, [r3, #12]
 8005540:	f003 0303 	and.w	r3, r3, #3
 8005544:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005546:	693b      	ldr	r3, [r7, #16]
 8005548:	2b00      	cmp	r3, #0
 800554a:	d005      	beq.n	8005558 <HAL_RCC_GetSysClockFreq+0x34>
 800554c:	693b      	ldr	r3, [r7, #16]
 800554e:	2b0c      	cmp	r3, #12
 8005550:	d121      	bne.n	8005596 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	2b01      	cmp	r3, #1
 8005556:	d11e      	bne.n	8005596 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005558:	4b34      	ldr	r3, [pc, #208]	@ (800562c <HAL_RCC_GetSysClockFreq+0x108>)
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	f003 0308 	and.w	r3, r3, #8
 8005560:	2b00      	cmp	r3, #0
 8005562:	d107      	bne.n	8005574 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005564:	4b31      	ldr	r3, [pc, #196]	@ (800562c <HAL_RCC_GetSysClockFreq+0x108>)
 8005566:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800556a:	0a1b      	lsrs	r3, r3, #8
 800556c:	f003 030f 	and.w	r3, r3, #15
 8005570:	61fb      	str	r3, [r7, #28]
 8005572:	e005      	b.n	8005580 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005574:	4b2d      	ldr	r3, [pc, #180]	@ (800562c <HAL_RCC_GetSysClockFreq+0x108>)
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	091b      	lsrs	r3, r3, #4
 800557a:	f003 030f 	and.w	r3, r3, #15
 800557e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8005580:	4a2b      	ldr	r2, [pc, #172]	@ (8005630 <HAL_RCC_GetSysClockFreq+0x10c>)
 8005582:	69fb      	ldr	r3, [r7, #28]
 8005584:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005588:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800558a:	693b      	ldr	r3, [r7, #16]
 800558c:	2b00      	cmp	r3, #0
 800558e:	d10d      	bne.n	80055ac <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8005590:	69fb      	ldr	r3, [r7, #28]
 8005592:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005594:	e00a      	b.n	80055ac <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8005596:	693b      	ldr	r3, [r7, #16]
 8005598:	2b04      	cmp	r3, #4
 800559a:	d102      	bne.n	80055a2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800559c:	4b25      	ldr	r3, [pc, #148]	@ (8005634 <HAL_RCC_GetSysClockFreq+0x110>)
 800559e:	61bb      	str	r3, [r7, #24]
 80055a0:	e004      	b.n	80055ac <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80055a2:	693b      	ldr	r3, [r7, #16]
 80055a4:	2b08      	cmp	r3, #8
 80055a6:	d101      	bne.n	80055ac <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80055a8:	4b23      	ldr	r3, [pc, #140]	@ (8005638 <HAL_RCC_GetSysClockFreq+0x114>)
 80055aa:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80055ac:	693b      	ldr	r3, [r7, #16]
 80055ae:	2b0c      	cmp	r3, #12
 80055b0:	d134      	bne.n	800561c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80055b2:	4b1e      	ldr	r3, [pc, #120]	@ (800562c <HAL_RCC_GetSysClockFreq+0x108>)
 80055b4:	68db      	ldr	r3, [r3, #12]
 80055b6:	f003 0303 	and.w	r3, r3, #3
 80055ba:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80055bc:	68bb      	ldr	r3, [r7, #8]
 80055be:	2b02      	cmp	r3, #2
 80055c0:	d003      	beq.n	80055ca <HAL_RCC_GetSysClockFreq+0xa6>
 80055c2:	68bb      	ldr	r3, [r7, #8]
 80055c4:	2b03      	cmp	r3, #3
 80055c6:	d003      	beq.n	80055d0 <HAL_RCC_GetSysClockFreq+0xac>
 80055c8:	e005      	b.n	80055d6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80055ca:	4b1a      	ldr	r3, [pc, #104]	@ (8005634 <HAL_RCC_GetSysClockFreq+0x110>)
 80055cc:	617b      	str	r3, [r7, #20]
      break;
 80055ce:	e005      	b.n	80055dc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80055d0:	4b19      	ldr	r3, [pc, #100]	@ (8005638 <HAL_RCC_GetSysClockFreq+0x114>)
 80055d2:	617b      	str	r3, [r7, #20]
      break;
 80055d4:	e002      	b.n	80055dc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80055d6:	69fb      	ldr	r3, [r7, #28]
 80055d8:	617b      	str	r3, [r7, #20]
      break;
 80055da:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80055dc:	4b13      	ldr	r3, [pc, #76]	@ (800562c <HAL_RCC_GetSysClockFreq+0x108>)
 80055de:	68db      	ldr	r3, [r3, #12]
 80055e0:	091b      	lsrs	r3, r3, #4
 80055e2:	f003 0307 	and.w	r3, r3, #7
 80055e6:	3301      	adds	r3, #1
 80055e8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80055ea:	4b10      	ldr	r3, [pc, #64]	@ (800562c <HAL_RCC_GetSysClockFreq+0x108>)
 80055ec:	68db      	ldr	r3, [r3, #12]
 80055ee:	0a1b      	lsrs	r3, r3, #8
 80055f0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80055f4:	697a      	ldr	r2, [r7, #20]
 80055f6:	fb03 f202 	mul.w	r2, r3, r2
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8005600:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005602:	4b0a      	ldr	r3, [pc, #40]	@ (800562c <HAL_RCC_GetSysClockFreq+0x108>)
 8005604:	68db      	ldr	r3, [r3, #12]
 8005606:	0e5b      	lsrs	r3, r3, #25
 8005608:	f003 0303 	and.w	r3, r3, #3
 800560c:	3301      	adds	r3, #1
 800560e:	005b      	lsls	r3, r3, #1
 8005610:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8005612:	697a      	ldr	r2, [r7, #20]
 8005614:	683b      	ldr	r3, [r7, #0]
 8005616:	fbb2 f3f3 	udiv	r3, r2, r3
 800561a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800561c:	69bb      	ldr	r3, [r7, #24]
}
 800561e:	4618      	mov	r0, r3
 8005620:	3724      	adds	r7, #36	@ 0x24
 8005622:	46bd      	mov	sp, r7
 8005624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005628:	4770      	bx	lr
 800562a:	bf00      	nop
 800562c:	40021000 	.word	0x40021000
 8005630:	080096ec 	.word	0x080096ec
 8005634:	00f42400 	.word	0x00f42400
 8005638:	007a1200 	.word	0x007a1200

0800563c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800563c:	b480      	push	{r7}
 800563e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005640:	4b03      	ldr	r3, [pc, #12]	@ (8005650 <HAL_RCC_GetHCLKFreq+0x14>)
 8005642:	681b      	ldr	r3, [r3, #0]
}
 8005644:	4618      	mov	r0, r3
 8005646:	46bd      	mov	sp, r7
 8005648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800564c:	4770      	bx	lr
 800564e:	bf00      	nop
 8005650:	20000014 	.word	0x20000014

08005654 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005654:	b580      	push	{r7, lr}
 8005656:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005658:	f7ff fff0 	bl	800563c <HAL_RCC_GetHCLKFreq>
 800565c:	4602      	mov	r2, r0
 800565e:	4b06      	ldr	r3, [pc, #24]	@ (8005678 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005660:	689b      	ldr	r3, [r3, #8]
 8005662:	0a1b      	lsrs	r3, r3, #8
 8005664:	f003 0307 	and.w	r3, r3, #7
 8005668:	4904      	ldr	r1, [pc, #16]	@ (800567c <HAL_RCC_GetPCLK1Freq+0x28>)
 800566a:	5ccb      	ldrb	r3, [r1, r3]
 800566c:	f003 031f 	and.w	r3, r3, #31
 8005670:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005674:	4618      	mov	r0, r3
 8005676:	bd80      	pop	{r7, pc}
 8005678:	40021000 	.word	0x40021000
 800567c:	080096e4 	.word	0x080096e4

08005680 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005680:	b580      	push	{r7, lr}
 8005682:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005684:	f7ff ffda 	bl	800563c <HAL_RCC_GetHCLKFreq>
 8005688:	4602      	mov	r2, r0
 800568a:	4b06      	ldr	r3, [pc, #24]	@ (80056a4 <HAL_RCC_GetPCLK2Freq+0x24>)
 800568c:	689b      	ldr	r3, [r3, #8]
 800568e:	0adb      	lsrs	r3, r3, #11
 8005690:	f003 0307 	and.w	r3, r3, #7
 8005694:	4904      	ldr	r1, [pc, #16]	@ (80056a8 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005696:	5ccb      	ldrb	r3, [r1, r3]
 8005698:	f003 031f 	and.w	r3, r3, #31
 800569c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80056a0:	4618      	mov	r0, r3
 80056a2:	bd80      	pop	{r7, pc}
 80056a4:	40021000 	.word	0x40021000
 80056a8:	080096e4 	.word	0x080096e4

080056ac <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80056ac:	b580      	push	{r7, lr}
 80056ae:	b086      	sub	sp, #24
 80056b0:	af00      	add	r7, sp, #0
 80056b2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80056b4:	2300      	movs	r3, #0
 80056b6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80056b8:	4b2a      	ldr	r3, [pc, #168]	@ (8005764 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80056ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80056bc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d003      	beq.n	80056cc <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80056c4:	f7ff f9ee 	bl	8004aa4 <HAL_PWREx_GetVoltageRange>
 80056c8:	6178      	str	r0, [r7, #20]
 80056ca:	e014      	b.n	80056f6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80056cc:	4b25      	ldr	r3, [pc, #148]	@ (8005764 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80056ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80056d0:	4a24      	ldr	r2, [pc, #144]	@ (8005764 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80056d2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80056d6:	6593      	str	r3, [r2, #88]	@ 0x58
 80056d8:	4b22      	ldr	r3, [pc, #136]	@ (8005764 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80056da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80056dc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80056e0:	60fb      	str	r3, [r7, #12]
 80056e2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80056e4:	f7ff f9de 	bl	8004aa4 <HAL_PWREx_GetVoltageRange>
 80056e8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80056ea:	4b1e      	ldr	r3, [pc, #120]	@ (8005764 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80056ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80056ee:	4a1d      	ldr	r2, [pc, #116]	@ (8005764 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80056f0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80056f4:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80056f6:	697b      	ldr	r3, [r7, #20]
 80056f8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80056fc:	d10b      	bne.n	8005716 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	2b80      	cmp	r3, #128	@ 0x80
 8005702:	d919      	bls.n	8005738 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	2ba0      	cmp	r3, #160	@ 0xa0
 8005708:	d902      	bls.n	8005710 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800570a:	2302      	movs	r3, #2
 800570c:	613b      	str	r3, [r7, #16]
 800570e:	e013      	b.n	8005738 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005710:	2301      	movs	r3, #1
 8005712:	613b      	str	r3, [r7, #16]
 8005714:	e010      	b.n	8005738 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	2b80      	cmp	r3, #128	@ 0x80
 800571a:	d902      	bls.n	8005722 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800571c:	2303      	movs	r3, #3
 800571e:	613b      	str	r3, [r7, #16]
 8005720:	e00a      	b.n	8005738 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	2b80      	cmp	r3, #128	@ 0x80
 8005726:	d102      	bne.n	800572e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005728:	2302      	movs	r3, #2
 800572a:	613b      	str	r3, [r7, #16]
 800572c:	e004      	b.n	8005738 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	2b70      	cmp	r3, #112	@ 0x70
 8005732:	d101      	bne.n	8005738 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005734:	2301      	movs	r3, #1
 8005736:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005738:	4b0b      	ldr	r3, [pc, #44]	@ (8005768 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	f023 0207 	bic.w	r2, r3, #7
 8005740:	4909      	ldr	r1, [pc, #36]	@ (8005768 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005742:	693b      	ldr	r3, [r7, #16]
 8005744:	4313      	orrs	r3, r2
 8005746:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005748:	4b07      	ldr	r3, [pc, #28]	@ (8005768 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	f003 0307 	and.w	r3, r3, #7
 8005750:	693a      	ldr	r2, [r7, #16]
 8005752:	429a      	cmp	r2, r3
 8005754:	d001      	beq.n	800575a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8005756:	2301      	movs	r3, #1
 8005758:	e000      	b.n	800575c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800575a:	2300      	movs	r3, #0
}
 800575c:	4618      	mov	r0, r3
 800575e:	3718      	adds	r7, #24
 8005760:	46bd      	mov	sp, r7
 8005762:	bd80      	pop	{r7, pc}
 8005764:	40021000 	.word	0x40021000
 8005768:	40022000 	.word	0x40022000

0800576c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800576c:	b580      	push	{r7, lr}
 800576e:	b086      	sub	sp, #24
 8005770:	af00      	add	r7, sp, #0
 8005772:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005774:	2300      	movs	r3, #0
 8005776:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005778:	2300      	movs	r3, #0
 800577a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005784:	2b00      	cmp	r3, #0
 8005786:	d041      	beq.n	800580c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800578c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005790:	d02a      	beq.n	80057e8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8005792:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005796:	d824      	bhi.n	80057e2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8005798:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800579c:	d008      	beq.n	80057b0 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800579e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80057a2:	d81e      	bhi.n	80057e2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d00a      	beq.n	80057be <HAL_RCCEx_PeriphCLKConfig+0x52>
 80057a8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80057ac:	d010      	beq.n	80057d0 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80057ae:	e018      	b.n	80057e2 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80057b0:	4b86      	ldr	r3, [pc, #536]	@ (80059cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80057b2:	68db      	ldr	r3, [r3, #12]
 80057b4:	4a85      	ldr	r2, [pc, #532]	@ (80059cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80057b6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80057ba:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80057bc:	e015      	b.n	80057ea <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	3304      	adds	r3, #4
 80057c2:	2100      	movs	r1, #0
 80057c4:	4618      	mov	r0, r3
 80057c6:	f000 fabb 	bl	8005d40 <RCCEx_PLLSAI1_Config>
 80057ca:	4603      	mov	r3, r0
 80057cc:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80057ce:	e00c      	b.n	80057ea <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	3320      	adds	r3, #32
 80057d4:	2100      	movs	r1, #0
 80057d6:	4618      	mov	r0, r3
 80057d8:	f000 fba6 	bl	8005f28 <RCCEx_PLLSAI2_Config>
 80057dc:	4603      	mov	r3, r0
 80057de:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80057e0:	e003      	b.n	80057ea <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80057e2:	2301      	movs	r3, #1
 80057e4:	74fb      	strb	r3, [r7, #19]
      break;
 80057e6:	e000      	b.n	80057ea <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80057e8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80057ea:	7cfb      	ldrb	r3, [r7, #19]
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d10b      	bne.n	8005808 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80057f0:	4b76      	ldr	r3, [pc, #472]	@ (80059cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80057f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80057f6:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80057fe:	4973      	ldr	r1, [pc, #460]	@ (80059cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005800:	4313      	orrs	r3, r2
 8005802:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8005806:	e001      	b.n	800580c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005808:	7cfb      	ldrb	r3, [r7, #19]
 800580a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005814:	2b00      	cmp	r3, #0
 8005816:	d041      	beq.n	800589c <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800581c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005820:	d02a      	beq.n	8005878 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8005822:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005826:	d824      	bhi.n	8005872 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8005828:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800582c:	d008      	beq.n	8005840 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800582e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005832:	d81e      	bhi.n	8005872 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8005834:	2b00      	cmp	r3, #0
 8005836:	d00a      	beq.n	800584e <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8005838:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800583c:	d010      	beq.n	8005860 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800583e:	e018      	b.n	8005872 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005840:	4b62      	ldr	r3, [pc, #392]	@ (80059cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005842:	68db      	ldr	r3, [r3, #12]
 8005844:	4a61      	ldr	r2, [pc, #388]	@ (80059cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005846:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800584a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800584c:	e015      	b.n	800587a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	3304      	adds	r3, #4
 8005852:	2100      	movs	r1, #0
 8005854:	4618      	mov	r0, r3
 8005856:	f000 fa73 	bl	8005d40 <RCCEx_PLLSAI1_Config>
 800585a:	4603      	mov	r3, r0
 800585c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800585e:	e00c      	b.n	800587a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	3320      	adds	r3, #32
 8005864:	2100      	movs	r1, #0
 8005866:	4618      	mov	r0, r3
 8005868:	f000 fb5e 	bl	8005f28 <RCCEx_PLLSAI2_Config>
 800586c:	4603      	mov	r3, r0
 800586e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005870:	e003      	b.n	800587a <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005872:	2301      	movs	r3, #1
 8005874:	74fb      	strb	r3, [r7, #19]
      break;
 8005876:	e000      	b.n	800587a <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8005878:	bf00      	nop
    }

    if(ret == HAL_OK)
 800587a:	7cfb      	ldrb	r3, [r7, #19]
 800587c:	2b00      	cmp	r3, #0
 800587e:	d10b      	bne.n	8005898 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005880:	4b52      	ldr	r3, [pc, #328]	@ (80059cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005882:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005886:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800588e:	494f      	ldr	r1, [pc, #316]	@ (80059cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005890:	4313      	orrs	r3, r2
 8005892:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8005896:	e001      	b.n	800589c <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005898:	7cfb      	ldrb	r3, [r7, #19]
 800589a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	f000 80a0 	beq.w	80059ea <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80058aa:	2300      	movs	r3, #0
 80058ac:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80058ae:	4b47      	ldr	r3, [pc, #284]	@ (80059cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80058b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80058b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d101      	bne.n	80058be <HAL_RCCEx_PeriphCLKConfig+0x152>
 80058ba:	2301      	movs	r3, #1
 80058bc:	e000      	b.n	80058c0 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80058be:	2300      	movs	r3, #0
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d00d      	beq.n	80058e0 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80058c4:	4b41      	ldr	r3, [pc, #260]	@ (80059cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80058c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80058c8:	4a40      	ldr	r2, [pc, #256]	@ (80059cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80058ca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80058ce:	6593      	str	r3, [r2, #88]	@ 0x58
 80058d0:	4b3e      	ldr	r3, [pc, #248]	@ (80059cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80058d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80058d4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80058d8:	60bb      	str	r3, [r7, #8]
 80058da:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80058dc:	2301      	movs	r3, #1
 80058de:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80058e0:	4b3b      	ldr	r3, [pc, #236]	@ (80059d0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	4a3a      	ldr	r2, [pc, #232]	@ (80059d0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80058e6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80058ea:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80058ec:	f7fc fd48 	bl	8002380 <HAL_GetTick>
 80058f0:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80058f2:	e009      	b.n	8005908 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80058f4:	f7fc fd44 	bl	8002380 <HAL_GetTick>
 80058f8:	4602      	mov	r2, r0
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	1ad3      	subs	r3, r2, r3
 80058fe:	2b02      	cmp	r3, #2
 8005900:	d902      	bls.n	8005908 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8005902:	2303      	movs	r3, #3
 8005904:	74fb      	strb	r3, [r7, #19]
        break;
 8005906:	e005      	b.n	8005914 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005908:	4b31      	ldr	r3, [pc, #196]	@ (80059d0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005910:	2b00      	cmp	r3, #0
 8005912:	d0ef      	beq.n	80058f4 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8005914:	7cfb      	ldrb	r3, [r7, #19]
 8005916:	2b00      	cmp	r3, #0
 8005918:	d15c      	bne.n	80059d4 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800591a:	4b2c      	ldr	r3, [pc, #176]	@ (80059cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800591c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005920:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005924:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005926:	697b      	ldr	r3, [r7, #20]
 8005928:	2b00      	cmp	r3, #0
 800592a:	d01f      	beq.n	800596c <HAL_RCCEx_PeriphCLKConfig+0x200>
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005932:	697a      	ldr	r2, [r7, #20]
 8005934:	429a      	cmp	r2, r3
 8005936:	d019      	beq.n	800596c <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005938:	4b24      	ldr	r3, [pc, #144]	@ (80059cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800593a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800593e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005942:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005944:	4b21      	ldr	r3, [pc, #132]	@ (80059cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005946:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800594a:	4a20      	ldr	r2, [pc, #128]	@ (80059cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800594c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005950:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005954:	4b1d      	ldr	r3, [pc, #116]	@ (80059cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005956:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800595a:	4a1c      	ldr	r2, [pc, #112]	@ (80059cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800595c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005960:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005964:	4a19      	ldr	r2, [pc, #100]	@ (80059cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005966:	697b      	ldr	r3, [r7, #20]
 8005968:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800596c:	697b      	ldr	r3, [r7, #20]
 800596e:	f003 0301 	and.w	r3, r3, #1
 8005972:	2b00      	cmp	r3, #0
 8005974:	d016      	beq.n	80059a4 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005976:	f7fc fd03 	bl	8002380 <HAL_GetTick>
 800597a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800597c:	e00b      	b.n	8005996 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800597e:	f7fc fcff 	bl	8002380 <HAL_GetTick>
 8005982:	4602      	mov	r2, r0
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	1ad3      	subs	r3, r2, r3
 8005988:	f241 3288 	movw	r2, #5000	@ 0x1388
 800598c:	4293      	cmp	r3, r2
 800598e:	d902      	bls.n	8005996 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8005990:	2303      	movs	r3, #3
 8005992:	74fb      	strb	r3, [r7, #19]
            break;
 8005994:	e006      	b.n	80059a4 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005996:	4b0d      	ldr	r3, [pc, #52]	@ (80059cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005998:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800599c:	f003 0302 	and.w	r3, r3, #2
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d0ec      	beq.n	800597e <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80059a4:	7cfb      	ldrb	r3, [r7, #19]
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d10c      	bne.n	80059c4 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80059aa:	4b08      	ldr	r3, [pc, #32]	@ (80059cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80059ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80059b0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80059ba:	4904      	ldr	r1, [pc, #16]	@ (80059cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80059bc:	4313      	orrs	r3, r2
 80059be:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80059c2:	e009      	b.n	80059d8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80059c4:	7cfb      	ldrb	r3, [r7, #19]
 80059c6:	74bb      	strb	r3, [r7, #18]
 80059c8:	e006      	b.n	80059d8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80059ca:	bf00      	nop
 80059cc:	40021000 	.word	0x40021000
 80059d0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80059d4:	7cfb      	ldrb	r3, [r7, #19]
 80059d6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80059d8:	7c7b      	ldrb	r3, [r7, #17]
 80059da:	2b01      	cmp	r3, #1
 80059dc:	d105      	bne.n	80059ea <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80059de:	4b9e      	ldr	r3, [pc, #632]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80059e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80059e2:	4a9d      	ldr	r2, [pc, #628]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80059e4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80059e8:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	f003 0301 	and.w	r3, r3, #1
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d00a      	beq.n	8005a0c <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80059f6:	4b98      	ldr	r3, [pc, #608]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80059f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80059fc:	f023 0203 	bic.w	r2, r3, #3
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a04:	4994      	ldr	r1, [pc, #592]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a06:	4313      	orrs	r3, r2
 8005a08:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	f003 0302 	and.w	r3, r3, #2
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d00a      	beq.n	8005a2e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005a18:	4b8f      	ldr	r3, [pc, #572]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a1e:	f023 020c 	bic.w	r2, r3, #12
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a26:	498c      	ldr	r1, [pc, #560]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a28:	4313      	orrs	r3, r2
 8005a2a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	f003 0304 	and.w	r3, r3, #4
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d00a      	beq.n	8005a50 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005a3a:	4b87      	ldr	r3, [pc, #540]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a40:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a48:	4983      	ldr	r1, [pc, #524]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a4a:	4313      	orrs	r3, r2
 8005a4c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	f003 0308 	and.w	r3, r3, #8
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d00a      	beq.n	8005a72 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005a5c:	4b7e      	ldr	r3, [pc, #504]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a62:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a6a:	497b      	ldr	r1, [pc, #492]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a6c:	4313      	orrs	r3, r2
 8005a6e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	f003 0310 	and.w	r3, r3, #16
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d00a      	beq.n	8005a94 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005a7e:	4b76      	ldr	r3, [pc, #472]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a80:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a84:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005a8c:	4972      	ldr	r1, [pc, #456]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a8e:	4313      	orrs	r3, r2
 8005a90:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	f003 0320 	and.w	r3, r3, #32
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d00a      	beq.n	8005ab6 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005aa0:	4b6d      	ldr	r3, [pc, #436]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005aa2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005aa6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005aae:	496a      	ldr	r1, [pc, #424]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005ab0:	4313      	orrs	r3, r2
 8005ab2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d00a      	beq.n	8005ad8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005ac2:	4b65      	ldr	r3, [pc, #404]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005ac4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ac8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ad0:	4961      	ldr	r1, [pc, #388]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005ad2:	4313      	orrs	r3, r2
 8005ad4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d00a      	beq.n	8005afa <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005ae4:	4b5c      	ldr	r3, [pc, #368]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005ae6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005aea:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005af2:	4959      	ldr	r1, [pc, #356]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005af4:	4313      	orrs	r3, r2
 8005af6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d00a      	beq.n	8005b1c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005b06:	4b54      	ldr	r3, [pc, #336]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005b08:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b0c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b14:	4950      	ldr	r1, [pc, #320]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005b16:	4313      	orrs	r3, r2
 8005b18:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d00a      	beq.n	8005b3e <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005b28:	4b4b      	ldr	r3, [pc, #300]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005b2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b2e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005b36:	4948      	ldr	r1, [pc, #288]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005b38:	4313      	orrs	r3, r2
 8005b3a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d00a      	beq.n	8005b60 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005b4a:	4b43      	ldr	r3, [pc, #268]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005b4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b50:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b58:	493f      	ldr	r1, [pc, #252]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005b5a:	4313      	orrs	r3, r2
 8005b5c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d028      	beq.n	8005bbe <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005b6c:	4b3a      	ldr	r3, [pc, #232]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005b6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b72:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005b7a:	4937      	ldr	r1, [pc, #220]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005b7c:	4313      	orrs	r3, r2
 8005b7e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005b86:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005b8a:	d106      	bne.n	8005b9a <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005b8c:	4b32      	ldr	r3, [pc, #200]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005b8e:	68db      	ldr	r3, [r3, #12]
 8005b90:	4a31      	ldr	r2, [pc, #196]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005b92:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005b96:	60d3      	str	r3, [r2, #12]
 8005b98:	e011      	b.n	8005bbe <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005b9e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005ba2:	d10c      	bne.n	8005bbe <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	3304      	adds	r3, #4
 8005ba8:	2101      	movs	r1, #1
 8005baa:	4618      	mov	r0, r3
 8005bac:	f000 f8c8 	bl	8005d40 <RCCEx_PLLSAI1_Config>
 8005bb0:	4603      	mov	r3, r0
 8005bb2:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8005bb4:	7cfb      	ldrb	r3, [r7, #19]
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d001      	beq.n	8005bbe <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8005bba:	7cfb      	ldrb	r3, [r7, #19]
 8005bbc:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d028      	beq.n	8005c1c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005bca:	4b23      	ldr	r3, [pc, #140]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005bcc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005bd0:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005bd8:	491f      	ldr	r1, [pc, #124]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005bda:	4313      	orrs	r3, r2
 8005bdc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005be4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005be8:	d106      	bne.n	8005bf8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005bea:	4b1b      	ldr	r3, [pc, #108]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005bec:	68db      	ldr	r3, [r3, #12]
 8005bee:	4a1a      	ldr	r2, [pc, #104]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005bf0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005bf4:	60d3      	str	r3, [r2, #12]
 8005bf6:	e011      	b.n	8005c1c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005bfc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005c00:	d10c      	bne.n	8005c1c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	3304      	adds	r3, #4
 8005c06:	2101      	movs	r1, #1
 8005c08:	4618      	mov	r0, r3
 8005c0a:	f000 f899 	bl	8005d40 <RCCEx_PLLSAI1_Config>
 8005c0e:	4603      	mov	r3, r0
 8005c10:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005c12:	7cfb      	ldrb	r3, [r7, #19]
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d001      	beq.n	8005c1c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8005c18:	7cfb      	ldrb	r3, [r7, #19]
 8005c1a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d02b      	beq.n	8005c80 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005c28:	4b0b      	ldr	r3, [pc, #44]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005c2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c2e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005c36:	4908      	ldr	r1, [pc, #32]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005c38:	4313      	orrs	r3, r2
 8005c3a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005c42:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005c46:	d109      	bne.n	8005c5c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005c48:	4b03      	ldr	r3, [pc, #12]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005c4a:	68db      	ldr	r3, [r3, #12]
 8005c4c:	4a02      	ldr	r2, [pc, #8]	@ (8005c58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005c4e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005c52:	60d3      	str	r3, [r2, #12]
 8005c54:	e014      	b.n	8005c80 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8005c56:	bf00      	nop
 8005c58:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005c60:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005c64:	d10c      	bne.n	8005c80 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	3304      	adds	r3, #4
 8005c6a:	2101      	movs	r1, #1
 8005c6c:	4618      	mov	r0, r3
 8005c6e:	f000 f867 	bl	8005d40 <RCCEx_PLLSAI1_Config>
 8005c72:	4603      	mov	r3, r0
 8005c74:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005c76:	7cfb      	ldrb	r3, [r7, #19]
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d001      	beq.n	8005c80 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8005c7c:	7cfb      	ldrb	r3, [r7, #19]
 8005c7e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d02f      	beq.n	8005cec <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005c8c:	4b2b      	ldr	r3, [pc, #172]	@ (8005d3c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005c8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c92:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005c9a:	4928      	ldr	r1, [pc, #160]	@ (8005d3c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005c9c:	4313      	orrs	r3, r2
 8005c9e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005ca6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005caa:	d10d      	bne.n	8005cc8 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	3304      	adds	r3, #4
 8005cb0:	2102      	movs	r1, #2
 8005cb2:	4618      	mov	r0, r3
 8005cb4:	f000 f844 	bl	8005d40 <RCCEx_PLLSAI1_Config>
 8005cb8:	4603      	mov	r3, r0
 8005cba:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005cbc:	7cfb      	ldrb	r3, [r7, #19]
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d014      	beq.n	8005cec <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8005cc2:	7cfb      	ldrb	r3, [r7, #19]
 8005cc4:	74bb      	strb	r3, [r7, #18]
 8005cc6:	e011      	b.n	8005cec <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005ccc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005cd0:	d10c      	bne.n	8005cec <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	3320      	adds	r3, #32
 8005cd6:	2102      	movs	r1, #2
 8005cd8:	4618      	mov	r0, r3
 8005cda:	f000 f925 	bl	8005f28 <RCCEx_PLLSAI2_Config>
 8005cde:	4603      	mov	r3, r0
 8005ce0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005ce2:	7cfb      	ldrb	r3, [r7, #19]
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d001      	beq.n	8005cec <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8005ce8:	7cfb      	ldrb	r3, [r7, #19]
 8005cea:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d00a      	beq.n	8005d0e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005cf8:	4b10      	ldr	r3, [pc, #64]	@ (8005d3c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005cfa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005cfe:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005d06:	490d      	ldr	r1, [pc, #52]	@ (8005d3c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005d08:	4313      	orrs	r3, r2
 8005d0a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d00b      	beq.n	8005d32 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005d1a:	4b08      	ldr	r3, [pc, #32]	@ (8005d3c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005d1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005d20:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005d2a:	4904      	ldr	r1, [pc, #16]	@ (8005d3c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005d2c:	4313      	orrs	r3, r2
 8005d2e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005d32:	7cbb      	ldrb	r3, [r7, #18]
}
 8005d34:	4618      	mov	r0, r3
 8005d36:	3718      	adds	r7, #24
 8005d38:	46bd      	mov	sp, r7
 8005d3a:	bd80      	pop	{r7, pc}
 8005d3c:	40021000 	.word	0x40021000

08005d40 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005d40:	b580      	push	{r7, lr}
 8005d42:	b084      	sub	sp, #16
 8005d44:	af00      	add	r7, sp, #0
 8005d46:	6078      	str	r0, [r7, #4]
 8005d48:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005d4a:	2300      	movs	r3, #0
 8005d4c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005d4e:	4b75      	ldr	r3, [pc, #468]	@ (8005f24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005d50:	68db      	ldr	r3, [r3, #12]
 8005d52:	f003 0303 	and.w	r3, r3, #3
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d018      	beq.n	8005d8c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8005d5a:	4b72      	ldr	r3, [pc, #456]	@ (8005f24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005d5c:	68db      	ldr	r3, [r3, #12]
 8005d5e:	f003 0203 	and.w	r2, r3, #3
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	429a      	cmp	r2, r3
 8005d68:	d10d      	bne.n	8005d86 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
       ||
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d009      	beq.n	8005d86 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8005d72:	4b6c      	ldr	r3, [pc, #432]	@ (8005f24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005d74:	68db      	ldr	r3, [r3, #12]
 8005d76:	091b      	lsrs	r3, r3, #4
 8005d78:	f003 0307 	and.w	r3, r3, #7
 8005d7c:	1c5a      	adds	r2, r3, #1
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	685b      	ldr	r3, [r3, #4]
       ||
 8005d82:	429a      	cmp	r2, r3
 8005d84:	d047      	beq.n	8005e16 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005d86:	2301      	movs	r3, #1
 8005d88:	73fb      	strb	r3, [r7, #15]
 8005d8a:	e044      	b.n	8005e16 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	2b03      	cmp	r3, #3
 8005d92:	d018      	beq.n	8005dc6 <RCCEx_PLLSAI1_Config+0x86>
 8005d94:	2b03      	cmp	r3, #3
 8005d96:	d825      	bhi.n	8005de4 <RCCEx_PLLSAI1_Config+0xa4>
 8005d98:	2b01      	cmp	r3, #1
 8005d9a:	d002      	beq.n	8005da2 <RCCEx_PLLSAI1_Config+0x62>
 8005d9c:	2b02      	cmp	r3, #2
 8005d9e:	d009      	beq.n	8005db4 <RCCEx_PLLSAI1_Config+0x74>
 8005da0:	e020      	b.n	8005de4 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005da2:	4b60      	ldr	r3, [pc, #384]	@ (8005f24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	f003 0302 	and.w	r3, r3, #2
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d11d      	bne.n	8005dea <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8005dae:	2301      	movs	r3, #1
 8005db0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005db2:	e01a      	b.n	8005dea <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005db4:	4b5b      	ldr	r3, [pc, #364]	@ (8005f24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d116      	bne.n	8005dee <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8005dc0:	2301      	movs	r3, #1
 8005dc2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005dc4:	e013      	b.n	8005dee <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005dc6:	4b57      	ldr	r3, [pc, #348]	@ (8005f24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d10f      	bne.n	8005df2 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005dd2:	4b54      	ldr	r3, [pc, #336]	@ (8005f24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d109      	bne.n	8005df2 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8005dde:	2301      	movs	r3, #1
 8005de0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005de2:	e006      	b.n	8005df2 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005de4:	2301      	movs	r3, #1
 8005de6:	73fb      	strb	r3, [r7, #15]
      break;
 8005de8:	e004      	b.n	8005df4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005dea:	bf00      	nop
 8005dec:	e002      	b.n	8005df4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005dee:	bf00      	nop
 8005df0:	e000      	b.n	8005df4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005df2:	bf00      	nop
    }

    if(status == HAL_OK)
 8005df4:	7bfb      	ldrb	r3, [r7, #15]
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d10d      	bne.n	8005e16 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005dfa:	4b4a      	ldr	r3, [pc, #296]	@ (8005f24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005dfc:	68db      	ldr	r3, [r3, #12]
 8005dfe:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	6819      	ldr	r1, [r3, #0]
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	685b      	ldr	r3, [r3, #4]
 8005e0a:	3b01      	subs	r3, #1
 8005e0c:	011b      	lsls	r3, r3, #4
 8005e0e:	430b      	orrs	r3, r1
 8005e10:	4944      	ldr	r1, [pc, #272]	@ (8005f24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005e12:	4313      	orrs	r3, r2
 8005e14:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005e16:	7bfb      	ldrb	r3, [r7, #15]
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d17d      	bne.n	8005f18 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005e1c:	4b41      	ldr	r3, [pc, #260]	@ (8005f24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	4a40      	ldr	r2, [pc, #256]	@ (8005f24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005e22:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005e26:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005e28:	f7fc faaa 	bl	8002380 <HAL_GetTick>
 8005e2c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005e2e:	e009      	b.n	8005e44 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005e30:	f7fc faa6 	bl	8002380 <HAL_GetTick>
 8005e34:	4602      	mov	r2, r0
 8005e36:	68bb      	ldr	r3, [r7, #8]
 8005e38:	1ad3      	subs	r3, r2, r3
 8005e3a:	2b02      	cmp	r3, #2
 8005e3c:	d902      	bls.n	8005e44 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005e3e:	2303      	movs	r3, #3
 8005e40:	73fb      	strb	r3, [r7, #15]
        break;
 8005e42:	e005      	b.n	8005e50 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005e44:	4b37      	ldr	r3, [pc, #220]	@ (8005f24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d1ef      	bne.n	8005e30 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005e50:	7bfb      	ldrb	r3, [r7, #15]
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d160      	bne.n	8005f18 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005e56:	683b      	ldr	r3, [r7, #0]
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d111      	bne.n	8005e80 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005e5c:	4b31      	ldr	r3, [pc, #196]	@ (8005f24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005e5e:	691b      	ldr	r3, [r3, #16]
 8005e60:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8005e64:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005e68:	687a      	ldr	r2, [r7, #4]
 8005e6a:	6892      	ldr	r2, [r2, #8]
 8005e6c:	0211      	lsls	r1, r2, #8
 8005e6e:	687a      	ldr	r2, [r7, #4]
 8005e70:	68d2      	ldr	r2, [r2, #12]
 8005e72:	0912      	lsrs	r2, r2, #4
 8005e74:	0452      	lsls	r2, r2, #17
 8005e76:	430a      	orrs	r2, r1
 8005e78:	492a      	ldr	r1, [pc, #168]	@ (8005f24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005e7a:	4313      	orrs	r3, r2
 8005e7c:	610b      	str	r3, [r1, #16]
 8005e7e:	e027      	b.n	8005ed0 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005e80:	683b      	ldr	r3, [r7, #0]
 8005e82:	2b01      	cmp	r3, #1
 8005e84:	d112      	bne.n	8005eac <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005e86:	4b27      	ldr	r3, [pc, #156]	@ (8005f24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005e88:	691b      	ldr	r3, [r3, #16]
 8005e8a:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8005e8e:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005e92:	687a      	ldr	r2, [r7, #4]
 8005e94:	6892      	ldr	r2, [r2, #8]
 8005e96:	0211      	lsls	r1, r2, #8
 8005e98:	687a      	ldr	r2, [r7, #4]
 8005e9a:	6912      	ldr	r2, [r2, #16]
 8005e9c:	0852      	lsrs	r2, r2, #1
 8005e9e:	3a01      	subs	r2, #1
 8005ea0:	0552      	lsls	r2, r2, #21
 8005ea2:	430a      	orrs	r2, r1
 8005ea4:	491f      	ldr	r1, [pc, #124]	@ (8005f24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005ea6:	4313      	orrs	r3, r2
 8005ea8:	610b      	str	r3, [r1, #16]
 8005eaa:	e011      	b.n	8005ed0 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005eac:	4b1d      	ldr	r3, [pc, #116]	@ (8005f24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005eae:	691b      	ldr	r3, [r3, #16]
 8005eb0:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005eb4:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005eb8:	687a      	ldr	r2, [r7, #4]
 8005eba:	6892      	ldr	r2, [r2, #8]
 8005ebc:	0211      	lsls	r1, r2, #8
 8005ebe:	687a      	ldr	r2, [r7, #4]
 8005ec0:	6952      	ldr	r2, [r2, #20]
 8005ec2:	0852      	lsrs	r2, r2, #1
 8005ec4:	3a01      	subs	r2, #1
 8005ec6:	0652      	lsls	r2, r2, #25
 8005ec8:	430a      	orrs	r2, r1
 8005eca:	4916      	ldr	r1, [pc, #88]	@ (8005f24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005ecc:	4313      	orrs	r3, r2
 8005ece:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005ed0:	4b14      	ldr	r3, [pc, #80]	@ (8005f24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	4a13      	ldr	r2, [pc, #76]	@ (8005f24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005ed6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005eda:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005edc:	f7fc fa50 	bl	8002380 <HAL_GetTick>
 8005ee0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005ee2:	e009      	b.n	8005ef8 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005ee4:	f7fc fa4c 	bl	8002380 <HAL_GetTick>
 8005ee8:	4602      	mov	r2, r0
 8005eea:	68bb      	ldr	r3, [r7, #8]
 8005eec:	1ad3      	subs	r3, r2, r3
 8005eee:	2b02      	cmp	r3, #2
 8005ef0:	d902      	bls.n	8005ef8 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8005ef2:	2303      	movs	r3, #3
 8005ef4:	73fb      	strb	r3, [r7, #15]
          break;
 8005ef6:	e005      	b.n	8005f04 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005ef8:	4b0a      	ldr	r3, [pc, #40]	@ (8005f24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d0ef      	beq.n	8005ee4 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8005f04:	7bfb      	ldrb	r3, [r7, #15]
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d106      	bne.n	8005f18 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005f0a:	4b06      	ldr	r3, [pc, #24]	@ (8005f24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005f0c:	691a      	ldr	r2, [r3, #16]
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	699b      	ldr	r3, [r3, #24]
 8005f12:	4904      	ldr	r1, [pc, #16]	@ (8005f24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005f14:	4313      	orrs	r3, r2
 8005f16:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005f18:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f1a:	4618      	mov	r0, r3
 8005f1c:	3710      	adds	r7, #16
 8005f1e:	46bd      	mov	sp, r7
 8005f20:	bd80      	pop	{r7, pc}
 8005f22:	bf00      	nop
 8005f24:	40021000 	.word	0x40021000

08005f28 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8005f28:	b580      	push	{r7, lr}
 8005f2a:	b084      	sub	sp, #16
 8005f2c:	af00      	add	r7, sp, #0
 8005f2e:	6078      	str	r0, [r7, #4]
 8005f30:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005f32:	2300      	movs	r3, #0
 8005f34:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005f36:	4b6a      	ldr	r3, [pc, #424]	@ (80060e0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005f38:	68db      	ldr	r3, [r3, #12]
 8005f3a:	f003 0303 	and.w	r3, r3, #3
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d018      	beq.n	8005f74 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8005f42:	4b67      	ldr	r3, [pc, #412]	@ (80060e0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005f44:	68db      	ldr	r3, [r3, #12]
 8005f46:	f003 0203 	and.w	r2, r3, #3
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	429a      	cmp	r2, r3
 8005f50:	d10d      	bne.n	8005f6e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	681b      	ldr	r3, [r3, #0]
       ||
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d009      	beq.n	8005f6e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8005f5a:	4b61      	ldr	r3, [pc, #388]	@ (80060e0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005f5c:	68db      	ldr	r3, [r3, #12]
 8005f5e:	091b      	lsrs	r3, r3, #4
 8005f60:	f003 0307 	and.w	r3, r3, #7
 8005f64:	1c5a      	adds	r2, r3, #1
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	685b      	ldr	r3, [r3, #4]
       ||
 8005f6a:	429a      	cmp	r2, r3
 8005f6c:	d047      	beq.n	8005ffe <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005f6e:	2301      	movs	r3, #1
 8005f70:	73fb      	strb	r3, [r7, #15]
 8005f72:	e044      	b.n	8005ffe <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	2b03      	cmp	r3, #3
 8005f7a:	d018      	beq.n	8005fae <RCCEx_PLLSAI2_Config+0x86>
 8005f7c:	2b03      	cmp	r3, #3
 8005f7e:	d825      	bhi.n	8005fcc <RCCEx_PLLSAI2_Config+0xa4>
 8005f80:	2b01      	cmp	r3, #1
 8005f82:	d002      	beq.n	8005f8a <RCCEx_PLLSAI2_Config+0x62>
 8005f84:	2b02      	cmp	r3, #2
 8005f86:	d009      	beq.n	8005f9c <RCCEx_PLLSAI2_Config+0x74>
 8005f88:	e020      	b.n	8005fcc <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005f8a:	4b55      	ldr	r3, [pc, #340]	@ (80060e0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	f003 0302 	and.w	r3, r3, #2
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d11d      	bne.n	8005fd2 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8005f96:	2301      	movs	r3, #1
 8005f98:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005f9a:	e01a      	b.n	8005fd2 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005f9c:	4b50      	ldr	r3, [pc, #320]	@ (80060e0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d116      	bne.n	8005fd6 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8005fa8:	2301      	movs	r3, #1
 8005faa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005fac:	e013      	b.n	8005fd6 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005fae:	4b4c      	ldr	r3, [pc, #304]	@ (80060e0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d10f      	bne.n	8005fda <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005fba:	4b49      	ldr	r3, [pc, #292]	@ (80060e0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d109      	bne.n	8005fda <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8005fc6:	2301      	movs	r3, #1
 8005fc8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005fca:	e006      	b.n	8005fda <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005fcc:	2301      	movs	r3, #1
 8005fce:	73fb      	strb	r3, [r7, #15]
      break;
 8005fd0:	e004      	b.n	8005fdc <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005fd2:	bf00      	nop
 8005fd4:	e002      	b.n	8005fdc <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005fd6:	bf00      	nop
 8005fd8:	e000      	b.n	8005fdc <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005fda:	bf00      	nop
    }

    if(status == HAL_OK)
 8005fdc:	7bfb      	ldrb	r3, [r7, #15]
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d10d      	bne.n	8005ffe <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005fe2:	4b3f      	ldr	r3, [pc, #252]	@ (80060e0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005fe4:	68db      	ldr	r3, [r3, #12]
 8005fe6:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	6819      	ldr	r1, [r3, #0]
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	685b      	ldr	r3, [r3, #4]
 8005ff2:	3b01      	subs	r3, #1
 8005ff4:	011b      	lsls	r3, r3, #4
 8005ff6:	430b      	orrs	r3, r1
 8005ff8:	4939      	ldr	r1, [pc, #228]	@ (80060e0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005ffa:	4313      	orrs	r3, r2
 8005ffc:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005ffe:	7bfb      	ldrb	r3, [r7, #15]
 8006000:	2b00      	cmp	r3, #0
 8006002:	d167      	bne.n	80060d4 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8006004:	4b36      	ldr	r3, [pc, #216]	@ (80060e0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	4a35      	ldr	r2, [pc, #212]	@ (80060e0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800600a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800600e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006010:	f7fc f9b6 	bl	8002380 <HAL_GetTick>
 8006014:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006016:	e009      	b.n	800602c <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006018:	f7fc f9b2 	bl	8002380 <HAL_GetTick>
 800601c:	4602      	mov	r2, r0
 800601e:	68bb      	ldr	r3, [r7, #8]
 8006020:	1ad3      	subs	r3, r2, r3
 8006022:	2b02      	cmp	r3, #2
 8006024:	d902      	bls.n	800602c <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8006026:	2303      	movs	r3, #3
 8006028:	73fb      	strb	r3, [r7, #15]
        break;
 800602a:	e005      	b.n	8006038 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800602c:	4b2c      	ldr	r3, [pc, #176]	@ (80060e0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006034:	2b00      	cmp	r3, #0
 8006036:	d1ef      	bne.n	8006018 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8006038:	7bfb      	ldrb	r3, [r7, #15]
 800603a:	2b00      	cmp	r3, #0
 800603c:	d14a      	bne.n	80060d4 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800603e:	683b      	ldr	r3, [r7, #0]
 8006040:	2b00      	cmp	r3, #0
 8006042:	d111      	bne.n	8006068 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8006044:	4b26      	ldr	r3, [pc, #152]	@ (80060e0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006046:	695b      	ldr	r3, [r3, #20]
 8006048:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 800604c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006050:	687a      	ldr	r2, [r7, #4]
 8006052:	6892      	ldr	r2, [r2, #8]
 8006054:	0211      	lsls	r1, r2, #8
 8006056:	687a      	ldr	r2, [r7, #4]
 8006058:	68d2      	ldr	r2, [r2, #12]
 800605a:	0912      	lsrs	r2, r2, #4
 800605c:	0452      	lsls	r2, r2, #17
 800605e:	430a      	orrs	r2, r1
 8006060:	491f      	ldr	r1, [pc, #124]	@ (80060e0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006062:	4313      	orrs	r3, r2
 8006064:	614b      	str	r3, [r1, #20]
 8006066:	e011      	b.n	800608c <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8006068:	4b1d      	ldr	r3, [pc, #116]	@ (80060e0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800606a:	695b      	ldr	r3, [r3, #20]
 800606c:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8006070:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8006074:	687a      	ldr	r2, [r7, #4]
 8006076:	6892      	ldr	r2, [r2, #8]
 8006078:	0211      	lsls	r1, r2, #8
 800607a:	687a      	ldr	r2, [r7, #4]
 800607c:	6912      	ldr	r2, [r2, #16]
 800607e:	0852      	lsrs	r2, r2, #1
 8006080:	3a01      	subs	r2, #1
 8006082:	0652      	lsls	r2, r2, #25
 8006084:	430a      	orrs	r2, r1
 8006086:	4916      	ldr	r1, [pc, #88]	@ (80060e0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006088:	4313      	orrs	r3, r2
 800608a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800608c:	4b14      	ldr	r3, [pc, #80]	@ (80060e0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	4a13      	ldr	r2, [pc, #76]	@ (80060e0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006092:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006096:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006098:	f7fc f972 	bl	8002380 <HAL_GetTick>
 800609c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800609e:	e009      	b.n	80060b4 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80060a0:	f7fc f96e 	bl	8002380 <HAL_GetTick>
 80060a4:	4602      	mov	r2, r0
 80060a6:	68bb      	ldr	r3, [r7, #8]
 80060a8:	1ad3      	subs	r3, r2, r3
 80060aa:	2b02      	cmp	r3, #2
 80060ac:	d902      	bls.n	80060b4 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 80060ae:	2303      	movs	r3, #3
 80060b0:	73fb      	strb	r3, [r7, #15]
          break;
 80060b2:	e005      	b.n	80060c0 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80060b4:	4b0a      	ldr	r3, [pc, #40]	@ (80060e0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d0ef      	beq.n	80060a0 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 80060c0:	7bfb      	ldrb	r3, [r7, #15]
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d106      	bne.n	80060d4 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80060c6:	4b06      	ldr	r3, [pc, #24]	@ (80060e0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80060c8:	695a      	ldr	r2, [r3, #20]
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	695b      	ldr	r3, [r3, #20]
 80060ce:	4904      	ldr	r1, [pc, #16]	@ (80060e0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80060d0:	4313      	orrs	r3, r2
 80060d2:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80060d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80060d6:	4618      	mov	r0, r3
 80060d8:	3710      	adds	r7, #16
 80060da:	46bd      	mov	sp, r7
 80060dc:	bd80      	pop	{r7, pc}
 80060de:	bf00      	nop
 80060e0:	40021000 	.word	0x40021000

080060e4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80060e4:	b580      	push	{r7, lr}
 80060e6:	b082      	sub	sp, #8
 80060e8:	af00      	add	r7, sp, #0
 80060ea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d101      	bne.n	80060f6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80060f2:	2301      	movs	r3, #1
 80060f4:	e049      	b.n	800618a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80060fc:	b2db      	uxtb	r3, r3
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d106      	bne.n	8006110 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	2200      	movs	r2, #0
 8006106:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800610a:	6878      	ldr	r0, [r7, #4]
 800610c:	f7fb fe10 	bl	8001d30 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	2202      	movs	r2, #2
 8006114:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	681a      	ldr	r2, [r3, #0]
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	3304      	adds	r3, #4
 8006120:	4619      	mov	r1, r3
 8006122:	4610      	mov	r0, r2
 8006124:	f000 fb7a 	bl	800681c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	2201      	movs	r2, #1
 800612c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	2201      	movs	r2, #1
 8006134:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	2201      	movs	r2, #1
 800613c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	2201      	movs	r2, #1
 8006144:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	2201      	movs	r2, #1
 800614c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	2201      	movs	r2, #1
 8006154:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	2201      	movs	r2, #1
 800615c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	2201      	movs	r2, #1
 8006164:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	2201      	movs	r2, #1
 800616c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	2201      	movs	r2, #1
 8006174:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	2201      	movs	r2, #1
 800617c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	2201      	movs	r2, #1
 8006184:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006188:	2300      	movs	r3, #0
}
 800618a:	4618      	mov	r0, r3
 800618c:	3708      	adds	r7, #8
 800618e:	46bd      	mov	sp, r7
 8006190:	bd80      	pop	{r7, pc}

08006192 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006192:	b580      	push	{r7, lr}
 8006194:	b082      	sub	sp, #8
 8006196:	af00      	add	r7, sp, #0
 8006198:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	2b00      	cmp	r3, #0
 800619e:	d101      	bne.n	80061a4 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80061a0:	2301      	movs	r3, #1
 80061a2:	e049      	b.n	8006238 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80061aa:	b2db      	uxtb	r3, r3
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d106      	bne.n	80061be <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	2200      	movs	r2, #0
 80061b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80061b8:	6878      	ldr	r0, [r7, #4]
 80061ba:	f000 f841 	bl	8006240 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	2202      	movs	r2, #2
 80061c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	681a      	ldr	r2, [r3, #0]
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	3304      	adds	r3, #4
 80061ce:	4619      	mov	r1, r3
 80061d0:	4610      	mov	r0, r2
 80061d2:	f000 fb23 	bl	800681c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	2201      	movs	r2, #1
 80061da:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	2201      	movs	r2, #1
 80061e2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	2201      	movs	r2, #1
 80061ea:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	2201      	movs	r2, #1
 80061f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	2201      	movs	r2, #1
 80061fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	2201      	movs	r2, #1
 8006202:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	2201      	movs	r2, #1
 800620a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	2201      	movs	r2, #1
 8006212:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	2201      	movs	r2, #1
 800621a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	2201      	movs	r2, #1
 8006222:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	2201      	movs	r2, #1
 800622a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	2201      	movs	r2, #1
 8006232:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006236:	2300      	movs	r3, #0
}
 8006238:	4618      	mov	r0, r3
 800623a:	3708      	adds	r7, #8
 800623c:	46bd      	mov	sp, r7
 800623e:	bd80      	pop	{r7, pc}

08006240 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006240:	b480      	push	{r7}
 8006242:	b083      	sub	sp, #12
 8006244:	af00      	add	r7, sp, #0
 8006246:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006248:	bf00      	nop
 800624a:	370c      	adds	r7, #12
 800624c:	46bd      	mov	sp, r7
 800624e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006252:	4770      	bx	lr

08006254 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006254:	b580      	push	{r7, lr}
 8006256:	b084      	sub	sp, #16
 8006258:	af00      	add	r7, sp, #0
 800625a:	6078      	str	r0, [r7, #4]
 800625c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800625e:	683b      	ldr	r3, [r7, #0]
 8006260:	2b00      	cmp	r3, #0
 8006262:	d109      	bne.n	8006278 <HAL_TIM_PWM_Start+0x24>
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800626a:	b2db      	uxtb	r3, r3
 800626c:	2b01      	cmp	r3, #1
 800626e:	bf14      	ite	ne
 8006270:	2301      	movne	r3, #1
 8006272:	2300      	moveq	r3, #0
 8006274:	b2db      	uxtb	r3, r3
 8006276:	e03c      	b.n	80062f2 <HAL_TIM_PWM_Start+0x9e>
 8006278:	683b      	ldr	r3, [r7, #0]
 800627a:	2b04      	cmp	r3, #4
 800627c:	d109      	bne.n	8006292 <HAL_TIM_PWM_Start+0x3e>
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006284:	b2db      	uxtb	r3, r3
 8006286:	2b01      	cmp	r3, #1
 8006288:	bf14      	ite	ne
 800628a:	2301      	movne	r3, #1
 800628c:	2300      	moveq	r3, #0
 800628e:	b2db      	uxtb	r3, r3
 8006290:	e02f      	b.n	80062f2 <HAL_TIM_PWM_Start+0x9e>
 8006292:	683b      	ldr	r3, [r7, #0]
 8006294:	2b08      	cmp	r3, #8
 8006296:	d109      	bne.n	80062ac <HAL_TIM_PWM_Start+0x58>
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800629e:	b2db      	uxtb	r3, r3
 80062a0:	2b01      	cmp	r3, #1
 80062a2:	bf14      	ite	ne
 80062a4:	2301      	movne	r3, #1
 80062a6:	2300      	moveq	r3, #0
 80062a8:	b2db      	uxtb	r3, r3
 80062aa:	e022      	b.n	80062f2 <HAL_TIM_PWM_Start+0x9e>
 80062ac:	683b      	ldr	r3, [r7, #0]
 80062ae:	2b0c      	cmp	r3, #12
 80062b0:	d109      	bne.n	80062c6 <HAL_TIM_PWM_Start+0x72>
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80062b8:	b2db      	uxtb	r3, r3
 80062ba:	2b01      	cmp	r3, #1
 80062bc:	bf14      	ite	ne
 80062be:	2301      	movne	r3, #1
 80062c0:	2300      	moveq	r3, #0
 80062c2:	b2db      	uxtb	r3, r3
 80062c4:	e015      	b.n	80062f2 <HAL_TIM_PWM_Start+0x9e>
 80062c6:	683b      	ldr	r3, [r7, #0]
 80062c8:	2b10      	cmp	r3, #16
 80062ca:	d109      	bne.n	80062e0 <HAL_TIM_PWM_Start+0x8c>
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80062d2:	b2db      	uxtb	r3, r3
 80062d4:	2b01      	cmp	r3, #1
 80062d6:	bf14      	ite	ne
 80062d8:	2301      	movne	r3, #1
 80062da:	2300      	moveq	r3, #0
 80062dc:	b2db      	uxtb	r3, r3
 80062de:	e008      	b.n	80062f2 <HAL_TIM_PWM_Start+0x9e>
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80062e6:	b2db      	uxtb	r3, r3
 80062e8:	2b01      	cmp	r3, #1
 80062ea:	bf14      	ite	ne
 80062ec:	2301      	movne	r3, #1
 80062ee:	2300      	moveq	r3, #0
 80062f0:	b2db      	uxtb	r3, r3
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d001      	beq.n	80062fa <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80062f6:	2301      	movs	r3, #1
 80062f8:	e09c      	b.n	8006434 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80062fa:	683b      	ldr	r3, [r7, #0]
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d104      	bne.n	800630a <HAL_TIM_PWM_Start+0xb6>
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	2202      	movs	r2, #2
 8006304:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006308:	e023      	b.n	8006352 <HAL_TIM_PWM_Start+0xfe>
 800630a:	683b      	ldr	r3, [r7, #0]
 800630c:	2b04      	cmp	r3, #4
 800630e:	d104      	bne.n	800631a <HAL_TIM_PWM_Start+0xc6>
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	2202      	movs	r2, #2
 8006314:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006318:	e01b      	b.n	8006352 <HAL_TIM_PWM_Start+0xfe>
 800631a:	683b      	ldr	r3, [r7, #0]
 800631c:	2b08      	cmp	r3, #8
 800631e:	d104      	bne.n	800632a <HAL_TIM_PWM_Start+0xd6>
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	2202      	movs	r2, #2
 8006324:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006328:	e013      	b.n	8006352 <HAL_TIM_PWM_Start+0xfe>
 800632a:	683b      	ldr	r3, [r7, #0]
 800632c:	2b0c      	cmp	r3, #12
 800632e:	d104      	bne.n	800633a <HAL_TIM_PWM_Start+0xe6>
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	2202      	movs	r2, #2
 8006334:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006338:	e00b      	b.n	8006352 <HAL_TIM_PWM_Start+0xfe>
 800633a:	683b      	ldr	r3, [r7, #0]
 800633c:	2b10      	cmp	r3, #16
 800633e:	d104      	bne.n	800634a <HAL_TIM_PWM_Start+0xf6>
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	2202      	movs	r2, #2
 8006344:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006348:	e003      	b.n	8006352 <HAL_TIM_PWM_Start+0xfe>
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	2202      	movs	r2, #2
 800634e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	2201      	movs	r2, #1
 8006358:	6839      	ldr	r1, [r7, #0]
 800635a:	4618      	mov	r0, r3
 800635c:	f000 feab 	bl	80070b6 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	4a35      	ldr	r2, [pc, #212]	@ (800643c <HAL_TIM_PWM_Start+0x1e8>)
 8006366:	4293      	cmp	r3, r2
 8006368:	d013      	beq.n	8006392 <HAL_TIM_PWM_Start+0x13e>
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	4a34      	ldr	r2, [pc, #208]	@ (8006440 <HAL_TIM_PWM_Start+0x1ec>)
 8006370:	4293      	cmp	r3, r2
 8006372:	d00e      	beq.n	8006392 <HAL_TIM_PWM_Start+0x13e>
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	4a32      	ldr	r2, [pc, #200]	@ (8006444 <HAL_TIM_PWM_Start+0x1f0>)
 800637a:	4293      	cmp	r3, r2
 800637c:	d009      	beq.n	8006392 <HAL_TIM_PWM_Start+0x13e>
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	4a31      	ldr	r2, [pc, #196]	@ (8006448 <HAL_TIM_PWM_Start+0x1f4>)
 8006384:	4293      	cmp	r3, r2
 8006386:	d004      	beq.n	8006392 <HAL_TIM_PWM_Start+0x13e>
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	4a2f      	ldr	r2, [pc, #188]	@ (800644c <HAL_TIM_PWM_Start+0x1f8>)
 800638e:	4293      	cmp	r3, r2
 8006390:	d101      	bne.n	8006396 <HAL_TIM_PWM_Start+0x142>
 8006392:	2301      	movs	r3, #1
 8006394:	e000      	b.n	8006398 <HAL_TIM_PWM_Start+0x144>
 8006396:	2300      	movs	r3, #0
 8006398:	2b00      	cmp	r3, #0
 800639a:	d007      	beq.n	80063ac <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80063aa:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	4a22      	ldr	r2, [pc, #136]	@ (800643c <HAL_TIM_PWM_Start+0x1e8>)
 80063b2:	4293      	cmp	r3, r2
 80063b4:	d01d      	beq.n	80063f2 <HAL_TIM_PWM_Start+0x19e>
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80063be:	d018      	beq.n	80063f2 <HAL_TIM_PWM_Start+0x19e>
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	4a22      	ldr	r2, [pc, #136]	@ (8006450 <HAL_TIM_PWM_Start+0x1fc>)
 80063c6:	4293      	cmp	r3, r2
 80063c8:	d013      	beq.n	80063f2 <HAL_TIM_PWM_Start+0x19e>
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	4a21      	ldr	r2, [pc, #132]	@ (8006454 <HAL_TIM_PWM_Start+0x200>)
 80063d0:	4293      	cmp	r3, r2
 80063d2:	d00e      	beq.n	80063f2 <HAL_TIM_PWM_Start+0x19e>
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	4a1f      	ldr	r2, [pc, #124]	@ (8006458 <HAL_TIM_PWM_Start+0x204>)
 80063da:	4293      	cmp	r3, r2
 80063dc:	d009      	beq.n	80063f2 <HAL_TIM_PWM_Start+0x19e>
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	4a17      	ldr	r2, [pc, #92]	@ (8006440 <HAL_TIM_PWM_Start+0x1ec>)
 80063e4:	4293      	cmp	r3, r2
 80063e6:	d004      	beq.n	80063f2 <HAL_TIM_PWM_Start+0x19e>
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	4a15      	ldr	r2, [pc, #84]	@ (8006444 <HAL_TIM_PWM_Start+0x1f0>)
 80063ee:	4293      	cmp	r3, r2
 80063f0:	d115      	bne.n	800641e <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	689a      	ldr	r2, [r3, #8]
 80063f8:	4b18      	ldr	r3, [pc, #96]	@ (800645c <HAL_TIM_PWM_Start+0x208>)
 80063fa:	4013      	ands	r3, r2
 80063fc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	2b06      	cmp	r3, #6
 8006402:	d015      	beq.n	8006430 <HAL_TIM_PWM_Start+0x1dc>
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800640a:	d011      	beq.n	8006430 <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	681a      	ldr	r2, [r3, #0]
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	f042 0201 	orr.w	r2, r2, #1
 800641a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800641c:	e008      	b.n	8006430 <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	681a      	ldr	r2, [r3, #0]
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	f042 0201 	orr.w	r2, r2, #1
 800642c:	601a      	str	r2, [r3, #0]
 800642e:	e000      	b.n	8006432 <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006430:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006432:	2300      	movs	r3, #0
}
 8006434:	4618      	mov	r0, r3
 8006436:	3710      	adds	r7, #16
 8006438:	46bd      	mov	sp, r7
 800643a:	bd80      	pop	{r7, pc}
 800643c:	40012c00 	.word	0x40012c00
 8006440:	40013400 	.word	0x40013400
 8006444:	40014000 	.word	0x40014000
 8006448:	40014400 	.word	0x40014400
 800644c:	40014800 	.word	0x40014800
 8006450:	40000400 	.word	0x40000400
 8006454:	40000800 	.word	0x40000800
 8006458:	40000c00 	.word	0x40000c00
 800645c:	00010007 	.word	0x00010007

08006460 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006460:	b580      	push	{r7, lr}
 8006462:	b086      	sub	sp, #24
 8006464:	af00      	add	r7, sp, #0
 8006466:	60f8      	str	r0, [r7, #12]
 8006468:	60b9      	str	r1, [r7, #8]
 800646a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800646c:	2300      	movs	r3, #0
 800646e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006476:	2b01      	cmp	r3, #1
 8006478:	d101      	bne.n	800647e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800647a:	2302      	movs	r3, #2
 800647c:	e0ff      	b.n	800667e <HAL_TIM_PWM_ConfigChannel+0x21e>
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	2201      	movs	r2, #1
 8006482:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	2b14      	cmp	r3, #20
 800648a:	f200 80f0 	bhi.w	800666e <HAL_TIM_PWM_ConfigChannel+0x20e>
 800648e:	a201      	add	r2, pc, #4	@ (adr r2, 8006494 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006490:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006494:	080064e9 	.word	0x080064e9
 8006498:	0800666f 	.word	0x0800666f
 800649c:	0800666f 	.word	0x0800666f
 80064a0:	0800666f 	.word	0x0800666f
 80064a4:	08006529 	.word	0x08006529
 80064a8:	0800666f 	.word	0x0800666f
 80064ac:	0800666f 	.word	0x0800666f
 80064b0:	0800666f 	.word	0x0800666f
 80064b4:	0800656b 	.word	0x0800656b
 80064b8:	0800666f 	.word	0x0800666f
 80064bc:	0800666f 	.word	0x0800666f
 80064c0:	0800666f 	.word	0x0800666f
 80064c4:	080065ab 	.word	0x080065ab
 80064c8:	0800666f 	.word	0x0800666f
 80064cc:	0800666f 	.word	0x0800666f
 80064d0:	0800666f 	.word	0x0800666f
 80064d4:	080065ed 	.word	0x080065ed
 80064d8:	0800666f 	.word	0x0800666f
 80064dc:	0800666f 	.word	0x0800666f
 80064e0:	0800666f 	.word	0x0800666f
 80064e4:	0800662d 	.word	0x0800662d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	68b9      	ldr	r1, [r7, #8]
 80064ee:	4618      	mov	r0, r3
 80064f0:	f000 fa34 	bl	800695c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	699a      	ldr	r2, [r3, #24]
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	f042 0208 	orr.w	r2, r2, #8
 8006502:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	699a      	ldr	r2, [r3, #24]
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	f022 0204 	bic.w	r2, r2, #4
 8006512:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	6999      	ldr	r1, [r3, #24]
 800651a:	68bb      	ldr	r3, [r7, #8]
 800651c:	691a      	ldr	r2, [r3, #16]
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	430a      	orrs	r2, r1
 8006524:	619a      	str	r2, [r3, #24]
      break;
 8006526:	e0a5      	b.n	8006674 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	68b9      	ldr	r1, [r7, #8]
 800652e:	4618      	mov	r0, r3
 8006530:	f000 faa6 	bl	8006a80 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	699a      	ldr	r2, [r3, #24]
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006542:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	699a      	ldr	r2, [r3, #24]
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006552:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	6999      	ldr	r1, [r3, #24]
 800655a:	68bb      	ldr	r3, [r7, #8]
 800655c:	691b      	ldr	r3, [r3, #16]
 800655e:	021a      	lsls	r2, r3, #8
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	430a      	orrs	r2, r1
 8006566:	619a      	str	r2, [r3, #24]
      break;
 8006568:	e084      	b.n	8006674 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	68b9      	ldr	r1, [r7, #8]
 8006570:	4618      	mov	r0, r3
 8006572:	f000 fb11 	bl	8006b98 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	69da      	ldr	r2, [r3, #28]
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	f042 0208 	orr.w	r2, r2, #8
 8006584:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	69da      	ldr	r2, [r3, #28]
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	f022 0204 	bic.w	r2, r2, #4
 8006594:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	69d9      	ldr	r1, [r3, #28]
 800659c:	68bb      	ldr	r3, [r7, #8]
 800659e:	691a      	ldr	r2, [r3, #16]
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	430a      	orrs	r2, r1
 80065a6:	61da      	str	r2, [r3, #28]
      break;
 80065a8:	e064      	b.n	8006674 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	68b9      	ldr	r1, [r7, #8]
 80065b0:	4618      	mov	r0, r3
 80065b2:	f000 fb7b 	bl	8006cac <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	69da      	ldr	r2, [r3, #28]
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80065c4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	69da      	ldr	r2, [r3, #28]
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80065d4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	69d9      	ldr	r1, [r3, #28]
 80065dc:	68bb      	ldr	r3, [r7, #8]
 80065de:	691b      	ldr	r3, [r3, #16]
 80065e0:	021a      	lsls	r2, r3, #8
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	430a      	orrs	r2, r1
 80065e8:	61da      	str	r2, [r3, #28]
      break;
 80065ea:	e043      	b.n	8006674 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	68b9      	ldr	r1, [r7, #8]
 80065f2:	4618      	mov	r0, r3
 80065f4:	f000 fbc4 	bl	8006d80 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	f042 0208 	orr.w	r2, r2, #8
 8006606:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	f022 0204 	bic.w	r2, r2, #4
 8006616:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800661e:	68bb      	ldr	r3, [r7, #8]
 8006620:	691a      	ldr	r2, [r3, #16]
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	430a      	orrs	r2, r1
 8006628:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800662a:	e023      	b.n	8006674 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	68b9      	ldr	r1, [r7, #8]
 8006632:	4618      	mov	r0, r3
 8006634:	f000 fc08 	bl	8006e48 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006646:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006656:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800665e:	68bb      	ldr	r3, [r7, #8]
 8006660:	691b      	ldr	r3, [r3, #16]
 8006662:	021a      	lsls	r2, r3, #8
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	430a      	orrs	r2, r1
 800666a:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800666c:	e002      	b.n	8006674 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800666e:	2301      	movs	r3, #1
 8006670:	75fb      	strb	r3, [r7, #23]
      break;
 8006672:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	2200      	movs	r2, #0
 8006678:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800667c:	7dfb      	ldrb	r3, [r7, #23]
}
 800667e:	4618      	mov	r0, r3
 8006680:	3718      	adds	r7, #24
 8006682:	46bd      	mov	sp, r7
 8006684:	bd80      	pop	{r7, pc}
 8006686:	bf00      	nop

08006688 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006688:	b580      	push	{r7, lr}
 800668a:	b084      	sub	sp, #16
 800668c:	af00      	add	r7, sp, #0
 800668e:	6078      	str	r0, [r7, #4]
 8006690:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006692:	2300      	movs	r3, #0
 8006694:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800669c:	2b01      	cmp	r3, #1
 800669e:	d101      	bne.n	80066a4 <HAL_TIM_ConfigClockSource+0x1c>
 80066a0:	2302      	movs	r3, #2
 80066a2:	e0b6      	b.n	8006812 <HAL_TIM_ConfigClockSource+0x18a>
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	2201      	movs	r2, #1
 80066a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	2202      	movs	r2, #2
 80066b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	689b      	ldr	r3, [r3, #8]
 80066ba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80066bc:	68bb      	ldr	r3, [r7, #8]
 80066be:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80066c2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80066c6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80066c8:	68bb      	ldr	r3, [r7, #8]
 80066ca:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80066ce:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	68ba      	ldr	r2, [r7, #8]
 80066d6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80066d8:	683b      	ldr	r3, [r7, #0]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80066e0:	d03e      	beq.n	8006760 <HAL_TIM_ConfigClockSource+0xd8>
 80066e2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80066e6:	f200 8087 	bhi.w	80067f8 <HAL_TIM_ConfigClockSource+0x170>
 80066ea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80066ee:	f000 8086 	beq.w	80067fe <HAL_TIM_ConfigClockSource+0x176>
 80066f2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80066f6:	d87f      	bhi.n	80067f8 <HAL_TIM_ConfigClockSource+0x170>
 80066f8:	2b70      	cmp	r3, #112	@ 0x70
 80066fa:	d01a      	beq.n	8006732 <HAL_TIM_ConfigClockSource+0xaa>
 80066fc:	2b70      	cmp	r3, #112	@ 0x70
 80066fe:	d87b      	bhi.n	80067f8 <HAL_TIM_ConfigClockSource+0x170>
 8006700:	2b60      	cmp	r3, #96	@ 0x60
 8006702:	d050      	beq.n	80067a6 <HAL_TIM_ConfigClockSource+0x11e>
 8006704:	2b60      	cmp	r3, #96	@ 0x60
 8006706:	d877      	bhi.n	80067f8 <HAL_TIM_ConfigClockSource+0x170>
 8006708:	2b50      	cmp	r3, #80	@ 0x50
 800670a:	d03c      	beq.n	8006786 <HAL_TIM_ConfigClockSource+0xfe>
 800670c:	2b50      	cmp	r3, #80	@ 0x50
 800670e:	d873      	bhi.n	80067f8 <HAL_TIM_ConfigClockSource+0x170>
 8006710:	2b40      	cmp	r3, #64	@ 0x40
 8006712:	d058      	beq.n	80067c6 <HAL_TIM_ConfigClockSource+0x13e>
 8006714:	2b40      	cmp	r3, #64	@ 0x40
 8006716:	d86f      	bhi.n	80067f8 <HAL_TIM_ConfigClockSource+0x170>
 8006718:	2b30      	cmp	r3, #48	@ 0x30
 800671a:	d064      	beq.n	80067e6 <HAL_TIM_ConfigClockSource+0x15e>
 800671c:	2b30      	cmp	r3, #48	@ 0x30
 800671e:	d86b      	bhi.n	80067f8 <HAL_TIM_ConfigClockSource+0x170>
 8006720:	2b20      	cmp	r3, #32
 8006722:	d060      	beq.n	80067e6 <HAL_TIM_ConfigClockSource+0x15e>
 8006724:	2b20      	cmp	r3, #32
 8006726:	d867      	bhi.n	80067f8 <HAL_TIM_ConfigClockSource+0x170>
 8006728:	2b00      	cmp	r3, #0
 800672a:	d05c      	beq.n	80067e6 <HAL_TIM_ConfigClockSource+0x15e>
 800672c:	2b10      	cmp	r3, #16
 800672e:	d05a      	beq.n	80067e6 <HAL_TIM_ConfigClockSource+0x15e>
 8006730:	e062      	b.n	80067f8 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006736:	683b      	ldr	r3, [r7, #0]
 8006738:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800673a:	683b      	ldr	r3, [r7, #0]
 800673c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800673e:	683b      	ldr	r3, [r7, #0]
 8006740:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006742:	f000 fc98 	bl	8007076 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	689b      	ldr	r3, [r3, #8]
 800674c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800674e:	68bb      	ldr	r3, [r7, #8]
 8006750:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006754:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	68ba      	ldr	r2, [r7, #8]
 800675c:	609a      	str	r2, [r3, #8]
      break;
 800675e:	e04f      	b.n	8006800 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006764:	683b      	ldr	r3, [r7, #0]
 8006766:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006768:	683b      	ldr	r3, [r7, #0]
 800676a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800676c:	683b      	ldr	r3, [r7, #0]
 800676e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006770:	f000 fc81 	bl	8007076 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	689a      	ldr	r2, [r3, #8]
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006782:	609a      	str	r2, [r3, #8]
      break;
 8006784:	e03c      	b.n	8006800 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800678a:	683b      	ldr	r3, [r7, #0]
 800678c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800678e:	683b      	ldr	r3, [r7, #0]
 8006790:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006792:	461a      	mov	r2, r3
 8006794:	f000 fbbe 	bl	8006f14 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	2150      	movs	r1, #80	@ 0x50
 800679e:	4618      	mov	r0, r3
 80067a0:	f000 fc4e 	bl	8007040 <TIM_ITRx_SetConfig>
      break;
 80067a4:	e02c      	b.n	8006800 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80067aa:	683b      	ldr	r3, [r7, #0]
 80067ac:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80067ae:	683b      	ldr	r3, [r7, #0]
 80067b0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80067b2:	461a      	mov	r2, r3
 80067b4:	f000 fc02 	bl	8006fbc <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	2160      	movs	r1, #96	@ 0x60
 80067be:	4618      	mov	r0, r3
 80067c0:	f000 fc3e 	bl	8007040 <TIM_ITRx_SetConfig>
      break;
 80067c4:	e01c      	b.n	8006800 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80067ca:	683b      	ldr	r3, [r7, #0]
 80067cc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80067ce:	683b      	ldr	r3, [r7, #0]
 80067d0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80067d2:	461a      	mov	r2, r3
 80067d4:	f000 fb9e 	bl	8006f14 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	2140      	movs	r1, #64	@ 0x40
 80067de:	4618      	mov	r0, r3
 80067e0:	f000 fc2e 	bl	8007040 <TIM_ITRx_SetConfig>
      break;
 80067e4:	e00c      	b.n	8006800 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	681a      	ldr	r2, [r3, #0]
 80067ea:	683b      	ldr	r3, [r7, #0]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	4619      	mov	r1, r3
 80067f0:	4610      	mov	r0, r2
 80067f2:	f000 fc25 	bl	8007040 <TIM_ITRx_SetConfig>
      break;
 80067f6:	e003      	b.n	8006800 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80067f8:	2301      	movs	r3, #1
 80067fa:	73fb      	strb	r3, [r7, #15]
      break;
 80067fc:	e000      	b.n	8006800 <HAL_TIM_ConfigClockSource+0x178>
      break;
 80067fe:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	2201      	movs	r2, #1
 8006804:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	2200      	movs	r2, #0
 800680c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006810:	7bfb      	ldrb	r3, [r7, #15]
}
 8006812:	4618      	mov	r0, r3
 8006814:	3710      	adds	r7, #16
 8006816:	46bd      	mov	sp, r7
 8006818:	bd80      	pop	{r7, pc}
	...

0800681c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800681c:	b480      	push	{r7}
 800681e:	b085      	sub	sp, #20
 8006820:	af00      	add	r7, sp, #0
 8006822:	6078      	str	r0, [r7, #4]
 8006824:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	4a43      	ldr	r2, [pc, #268]	@ (800693c <TIM_Base_SetConfig+0x120>)
 8006830:	4293      	cmp	r3, r2
 8006832:	d013      	beq.n	800685c <TIM_Base_SetConfig+0x40>
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800683a:	d00f      	beq.n	800685c <TIM_Base_SetConfig+0x40>
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	4a40      	ldr	r2, [pc, #256]	@ (8006940 <TIM_Base_SetConfig+0x124>)
 8006840:	4293      	cmp	r3, r2
 8006842:	d00b      	beq.n	800685c <TIM_Base_SetConfig+0x40>
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	4a3f      	ldr	r2, [pc, #252]	@ (8006944 <TIM_Base_SetConfig+0x128>)
 8006848:	4293      	cmp	r3, r2
 800684a:	d007      	beq.n	800685c <TIM_Base_SetConfig+0x40>
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	4a3e      	ldr	r2, [pc, #248]	@ (8006948 <TIM_Base_SetConfig+0x12c>)
 8006850:	4293      	cmp	r3, r2
 8006852:	d003      	beq.n	800685c <TIM_Base_SetConfig+0x40>
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	4a3d      	ldr	r2, [pc, #244]	@ (800694c <TIM_Base_SetConfig+0x130>)
 8006858:	4293      	cmp	r3, r2
 800685a:	d108      	bne.n	800686e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006862:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006864:	683b      	ldr	r3, [r7, #0]
 8006866:	685b      	ldr	r3, [r3, #4]
 8006868:	68fa      	ldr	r2, [r7, #12]
 800686a:	4313      	orrs	r3, r2
 800686c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	4a32      	ldr	r2, [pc, #200]	@ (800693c <TIM_Base_SetConfig+0x120>)
 8006872:	4293      	cmp	r3, r2
 8006874:	d01f      	beq.n	80068b6 <TIM_Base_SetConfig+0x9a>
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800687c:	d01b      	beq.n	80068b6 <TIM_Base_SetConfig+0x9a>
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	4a2f      	ldr	r2, [pc, #188]	@ (8006940 <TIM_Base_SetConfig+0x124>)
 8006882:	4293      	cmp	r3, r2
 8006884:	d017      	beq.n	80068b6 <TIM_Base_SetConfig+0x9a>
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	4a2e      	ldr	r2, [pc, #184]	@ (8006944 <TIM_Base_SetConfig+0x128>)
 800688a:	4293      	cmp	r3, r2
 800688c:	d013      	beq.n	80068b6 <TIM_Base_SetConfig+0x9a>
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	4a2d      	ldr	r2, [pc, #180]	@ (8006948 <TIM_Base_SetConfig+0x12c>)
 8006892:	4293      	cmp	r3, r2
 8006894:	d00f      	beq.n	80068b6 <TIM_Base_SetConfig+0x9a>
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	4a2c      	ldr	r2, [pc, #176]	@ (800694c <TIM_Base_SetConfig+0x130>)
 800689a:	4293      	cmp	r3, r2
 800689c:	d00b      	beq.n	80068b6 <TIM_Base_SetConfig+0x9a>
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	4a2b      	ldr	r2, [pc, #172]	@ (8006950 <TIM_Base_SetConfig+0x134>)
 80068a2:	4293      	cmp	r3, r2
 80068a4:	d007      	beq.n	80068b6 <TIM_Base_SetConfig+0x9a>
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	4a2a      	ldr	r2, [pc, #168]	@ (8006954 <TIM_Base_SetConfig+0x138>)
 80068aa:	4293      	cmp	r3, r2
 80068ac:	d003      	beq.n	80068b6 <TIM_Base_SetConfig+0x9a>
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	4a29      	ldr	r2, [pc, #164]	@ (8006958 <TIM_Base_SetConfig+0x13c>)
 80068b2:	4293      	cmp	r3, r2
 80068b4:	d108      	bne.n	80068c8 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80068bc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80068be:	683b      	ldr	r3, [r7, #0]
 80068c0:	68db      	ldr	r3, [r3, #12]
 80068c2:	68fa      	ldr	r2, [r7, #12]
 80068c4:	4313      	orrs	r3, r2
 80068c6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80068ce:	683b      	ldr	r3, [r7, #0]
 80068d0:	695b      	ldr	r3, [r3, #20]
 80068d2:	4313      	orrs	r3, r2
 80068d4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80068d6:	683b      	ldr	r3, [r7, #0]
 80068d8:	689a      	ldr	r2, [r3, #8]
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80068de:	683b      	ldr	r3, [r7, #0]
 80068e0:	681a      	ldr	r2, [r3, #0]
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	4a14      	ldr	r2, [pc, #80]	@ (800693c <TIM_Base_SetConfig+0x120>)
 80068ea:	4293      	cmp	r3, r2
 80068ec:	d00f      	beq.n	800690e <TIM_Base_SetConfig+0xf2>
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	4a16      	ldr	r2, [pc, #88]	@ (800694c <TIM_Base_SetConfig+0x130>)
 80068f2:	4293      	cmp	r3, r2
 80068f4:	d00b      	beq.n	800690e <TIM_Base_SetConfig+0xf2>
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	4a15      	ldr	r2, [pc, #84]	@ (8006950 <TIM_Base_SetConfig+0x134>)
 80068fa:	4293      	cmp	r3, r2
 80068fc:	d007      	beq.n	800690e <TIM_Base_SetConfig+0xf2>
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	4a14      	ldr	r2, [pc, #80]	@ (8006954 <TIM_Base_SetConfig+0x138>)
 8006902:	4293      	cmp	r3, r2
 8006904:	d003      	beq.n	800690e <TIM_Base_SetConfig+0xf2>
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	4a13      	ldr	r2, [pc, #76]	@ (8006958 <TIM_Base_SetConfig+0x13c>)
 800690a:	4293      	cmp	r3, r2
 800690c:	d103      	bne.n	8006916 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800690e:	683b      	ldr	r3, [r7, #0]
 8006910:	691a      	ldr	r2, [r3, #16]
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	f043 0204 	orr.w	r2, r3, #4
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	2201      	movs	r2, #1
 8006926:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	68fa      	ldr	r2, [r7, #12]
 800692c:	601a      	str	r2, [r3, #0]
}
 800692e:	bf00      	nop
 8006930:	3714      	adds	r7, #20
 8006932:	46bd      	mov	sp, r7
 8006934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006938:	4770      	bx	lr
 800693a:	bf00      	nop
 800693c:	40012c00 	.word	0x40012c00
 8006940:	40000400 	.word	0x40000400
 8006944:	40000800 	.word	0x40000800
 8006948:	40000c00 	.word	0x40000c00
 800694c:	40013400 	.word	0x40013400
 8006950:	40014000 	.word	0x40014000
 8006954:	40014400 	.word	0x40014400
 8006958:	40014800 	.word	0x40014800

0800695c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800695c:	b480      	push	{r7}
 800695e:	b087      	sub	sp, #28
 8006960:	af00      	add	r7, sp, #0
 8006962:	6078      	str	r0, [r7, #4]
 8006964:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	6a1b      	ldr	r3, [r3, #32]
 800696a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	6a1b      	ldr	r3, [r3, #32]
 8006970:	f023 0201 	bic.w	r2, r3, #1
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	685b      	ldr	r3, [r3, #4]
 800697c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	699b      	ldr	r3, [r3, #24]
 8006982:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800698a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800698e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	f023 0303 	bic.w	r3, r3, #3
 8006996:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006998:	683b      	ldr	r3, [r7, #0]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	68fa      	ldr	r2, [r7, #12]
 800699e:	4313      	orrs	r3, r2
 80069a0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80069a2:	697b      	ldr	r3, [r7, #20]
 80069a4:	f023 0302 	bic.w	r3, r3, #2
 80069a8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80069aa:	683b      	ldr	r3, [r7, #0]
 80069ac:	689b      	ldr	r3, [r3, #8]
 80069ae:	697a      	ldr	r2, [r7, #20]
 80069b0:	4313      	orrs	r3, r2
 80069b2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	4a2d      	ldr	r2, [pc, #180]	@ (8006a6c <TIM_OC1_SetConfig+0x110>)
 80069b8:	4293      	cmp	r3, r2
 80069ba:	d00f      	beq.n	80069dc <TIM_OC1_SetConfig+0x80>
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	4a2c      	ldr	r2, [pc, #176]	@ (8006a70 <TIM_OC1_SetConfig+0x114>)
 80069c0:	4293      	cmp	r3, r2
 80069c2:	d00b      	beq.n	80069dc <TIM_OC1_SetConfig+0x80>
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	4a2b      	ldr	r2, [pc, #172]	@ (8006a74 <TIM_OC1_SetConfig+0x118>)
 80069c8:	4293      	cmp	r3, r2
 80069ca:	d007      	beq.n	80069dc <TIM_OC1_SetConfig+0x80>
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	4a2a      	ldr	r2, [pc, #168]	@ (8006a78 <TIM_OC1_SetConfig+0x11c>)
 80069d0:	4293      	cmp	r3, r2
 80069d2:	d003      	beq.n	80069dc <TIM_OC1_SetConfig+0x80>
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	4a29      	ldr	r2, [pc, #164]	@ (8006a7c <TIM_OC1_SetConfig+0x120>)
 80069d8:	4293      	cmp	r3, r2
 80069da:	d10e      	bne.n	80069fa <TIM_OC1_SetConfig+0x9e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 1N: Reset the CC1NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC1NE;
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	6a1b      	ldr	r3, [r3, #32]
 80069e0:	f023 0204 	bic.w	r2, r3, #4
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80069e8:	697b      	ldr	r3, [r7, #20]
 80069ea:	f023 0308 	bic.w	r3, r3, #8
 80069ee:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80069f0:	683b      	ldr	r3, [r7, #0]
 80069f2:	68db      	ldr	r3, [r3, #12]
 80069f4:	697a      	ldr	r2, [r7, #20]
 80069f6:	4313      	orrs	r3, r2
 80069f8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	4a1b      	ldr	r2, [pc, #108]	@ (8006a6c <TIM_OC1_SetConfig+0x110>)
 80069fe:	4293      	cmp	r3, r2
 8006a00:	d00f      	beq.n	8006a22 <TIM_OC1_SetConfig+0xc6>
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	4a1a      	ldr	r2, [pc, #104]	@ (8006a70 <TIM_OC1_SetConfig+0x114>)
 8006a06:	4293      	cmp	r3, r2
 8006a08:	d00b      	beq.n	8006a22 <TIM_OC1_SetConfig+0xc6>
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	4a19      	ldr	r2, [pc, #100]	@ (8006a74 <TIM_OC1_SetConfig+0x118>)
 8006a0e:	4293      	cmp	r3, r2
 8006a10:	d007      	beq.n	8006a22 <TIM_OC1_SetConfig+0xc6>
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	4a18      	ldr	r2, [pc, #96]	@ (8006a78 <TIM_OC1_SetConfig+0x11c>)
 8006a16:	4293      	cmp	r3, r2
 8006a18:	d003      	beq.n	8006a22 <TIM_OC1_SetConfig+0xc6>
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	4a17      	ldr	r2, [pc, #92]	@ (8006a7c <TIM_OC1_SetConfig+0x120>)
 8006a1e:	4293      	cmp	r3, r2
 8006a20:	d111      	bne.n	8006a46 <TIM_OC1_SetConfig+0xea>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006a22:	693b      	ldr	r3, [r7, #16]
 8006a24:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006a28:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006a2a:	693b      	ldr	r3, [r7, #16]
 8006a2c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006a30:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006a32:	683b      	ldr	r3, [r7, #0]
 8006a34:	695b      	ldr	r3, [r3, #20]
 8006a36:	693a      	ldr	r2, [r7, #16]
 8006a38:	4313      	orrs	r3, r2
 8006a3a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006a3c:	683b      	ldr	r3, [r7, #0]
 8006a3e:	699b      	ldr	r3, [r3, #24]
 8006a40:	693a      	ldr	r2, [r7, #16]
 8006a42:	4313      	orrs	r3, r2
 8006a44:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	693a      	ldr	r2, [r7, #16]
 8006a4a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	68fa      	ldr	r2, [r7, #12]
 8006a50:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006a52:	683b      	ldr	r3, [r7, #0]
 8006a54:	685a      	ldr	r2, [r3, #4]
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	697a      	ldr	r2, [r7, #20]
 8006a5e:	621a      	str	r2, [r3, #32]
}
 8006a60:	bf00      	nop
 8006a62:	371c      	adds	r7, #28
 8006a64:	46bd      	mov	sp, r7
 8006a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a6a:	4770      	bx	lr
 8006a6c:	40012c00 	.word	0x40012c00
 8006a70:	40013400 	.word	0x40013400
 8006a74:	40014000 	.word	0x40014000
 8006a78:	40014400 	.word	0x40014400
 8006a7c:	40014800 	.word	0x40014800

08006a80 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006a80:	b480      	push	{r7}
 8006a82:	b087      	sub	sp, #28
 8006a84:	af00      	add	r7, sp, #0
 8006a86:	6078      	str	r0, [r7, #4]
 8006a88:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	6a1b      	ldr	r3, [r3, #32]
 8006a8e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	6a1b      	ldr	r3, [r3, #32]
 8006a94:	f023 0210 	bic.w	r2, r3, #16
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	685b      	ldr	r3, [r3, #4]
 8006aa0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	699b      	ldr	r3, [r3, #24]
 8006aa6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006aae:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006ab2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006aba:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006abc:	683b      	ldr	r3, [r7, #0]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	021b      	lsls	r3, r3, #8
 8006ac2:	68fa      	ldr	r2, [r7, #12]
 8006ac4:	4313      	orrs	r3, r2
 8006ac6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006ac8:	697b      	ldr	r3, [r7, #20]
 8006aca:	f023 0320 	bic.w	r3, r3, #32
 8006ace:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006ad0:	683b      	ldr	r3, [r7, #0]
 8006ad2:	689b      	ldr	r3, [r3, #8]
 8006ad4:	011b      	lsls	r3, r3, #4
 8006ad6:	697a      	ldr	r2, [r7, #20]
 8006ad8:	4313      	orrs	r3, r2
 8006ada:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	4a29      	ldr	r2, [pc, #164]	@ (8006b84 <TIM_OC2_SetConfig+0x104>)
 8006ae0:	4293      	cmp	r3, r2
 8006ae2:	d003      	beq.n	8006aec <TIM_OC2_SetConfig+0x6c>
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	4a28      	ldr	r2, [pc, #160]	@ (8006b88 <TIM_OC2_SetConfig+0x108>)
 8006ae8:	4293      	cmp	r3, r2
 8006aea:	d10f      	bne.n	8006b0c <TIM_OC2_SetConfig+0x8c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 2N: Reset the CC2NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC2NE;
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	6a1b      	ldr	r3, [r3, #32]
 8006af0:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006af8:	697b      	ldr	r3, [r7, #20]
 8006afa:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006afe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006b00:	683b      	ldr	r3, [r7, #0]
 8006b02:	68db      	ldr	r3, [r3, #12]
 8006b04:	011b      	lsls	r3, r3, #4
 8006b06:	697a      	ldr	r2, [r7, #20]
 8006b08:	4313      	orrs	r3, r2
 8006b0a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	4a1d      	ldr	r2, [pc, #116]	@ (8006b84 <TIM_OC2_SetConfig+0x104>)
 8006b10:	4293      	cmp	r3, r2
 8006b12:	d00f      	beq.n	8006b34 <TIM_OC2_SetConfig+0xb4>
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	4a1c      	ldr	r2, [pc, #112]	@ (8006b88 <TIM_OC2_SetConfig+0x108>)
 8006b18:	4293      	cmp	r3, r2
 8006b1a:	d00b      	beq.n	8006b34 <TIM_OC2_SetConfig+0xb4>
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	4a1b      	ldr	r2, [pc, #108]	@ (8006b8c <TIM_OC2_SetConfig+0x10c>)
 8006b20:	4293      	cmp	r3, r2
 8006b22:	d007      	beq.n	8006b34 <TIM_OC2_SetConfig+0xb4>
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	4a1a      	ldr	r2, [pc, #104]	@ (8006b90 <TIM_OC2_SetConfig+0x110>)
 8006b28:	4293      	cmp	r3, r2
 8006b2a:	d003      	beq.n	8006b34 <TIM_OC2_SetConfig+0xb4>
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	4a19      	ldr	r2, [pc, #100]	@ (8006b94 <TIM_OC2_SetConfig+0x114>)
 8006b30:	4293      	cmp	r3, r2
 8006b32:	d113      	bne.n	8006b5c <TIM_OC2_SetConfig+0xdc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006b34:	693b      	ldr	r3, [r7, #16]
 8006b36:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006b3a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006b3c:	693b      	ldr	r3, [r7, #16]
 8006b3e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006b42:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006b44:	683b      	ldr	r3, [r7, #0]
 8006b46:	695b      	ldr	r3, [r3, #20]
 8006b48:	009b      	lsls	r3, r3, #2
 8006b4a:	693a      	ldr	r2, [r7, #16]
 8006b4c:	4313      	orrs	r3, r2
 8006b4e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006b50:	683b      	ldr	r3, [r7, #0]
 8006b52:	699b      	ldr	r3, [r3, #24]
 8006b54:	009b      	lsls	r3, r3, #2
 8006b56:	693a      	ldr	r2, [r7, #16]
 8006b58:	4313      	orrs	r3, r2
 8006b5a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	693a      	ldr	r2, [r7, #16]
 8006b60:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	68fa      	ldr	r2, [r7, #12]
 8006b66:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006b68:	683b      	ldr	r3, [r7, #0]
 8006b6a:	685a      	ldr	r2, [r3, #4]
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	697a      	ldr	r2, [r7, #20]
 8006b74:	621a      	str	r2, [r3, #32]
}
 8006b76:	bf00      	nop
 8006b78:	371c      	adds	r7, #28
 8006b7a:	46bd      	mov	sp, r7
 8006b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b80:	4770      	bx	lr
 8006b82:	bf00      	nop
 8006b84:	40012c00 	.word	0x40012c00
 8006b88:	40013400 	.word	0x40013400
 8006b8c:	40014000 	.word	0x40014000
 8006b90:	40014400 	.word	0x40014400
 8006b94:	40014800 	.word	0x40014800

08006b98 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006b98:	b480      	push	{r7}
 8006b9a:	b087      	sub	sp, #28
 8006b9c:	af00      	add	r7, sp, #0
 8006b9e:	6078      	str	r0, [r7, #4]
 8006ba0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	6a1b      	ldr	r3, [r3, #32]
 8006ba6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	6a1b      	ldr	r3, [r3, #32]
 8006bac:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	685b      	ldr	r3, [r3, #4]
 8006bb8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	69db      	ldr	r3, [r3, #28]
 8006bbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006bc6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006bca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006bcc:	68fb      	ldr	r3, [r7, #12]
 8006bce:	f023 0303 	bic.w	r3, r3, #3
 8006bd2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006bd4:	683b      	ldr	r3, [r7, #0]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	68fa      	ldr	r2, [r7, #12]
 8006bda:	4313      	orrs	r3, r2
 8006bdc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006bde:	697b      	ldr	r3, [r7, #20]
 8006be0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006be4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006be6:	683b      	ldr	r3, [r7, #0]
 8006be8:	689b      	ldr	r3, [r3, #8]
 8006bea:	021b      	lsls	r3, r3, #8
 8006bec:	697a      	ldr	r2, [r7, #20]
 8006bee:	4313      	orrs	r3, r2
 8006bf0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	4a28      	ldr	r2, [pc, #160]	@ (8006c98 <TIM_OC3_SetConfig+0x100>)
 8006bf6:	4293      	cmp	r3, r2
 8006bf8:	d003      	beq.n	8006c02 <TIM_OC3_SetConfig+0x6a>
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	4a27      	ldr	r2, [pc, #156]	@ (8006c9c <TIM_OC3_SetConfig+0x104>)
 8006bfe:	4293      	cmp	r3, r2
 8006c00:	d10f      	bne.n	8006c22 <TIM_OC3_SetConfig+0x8a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 3N: Reset the CC3NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC3NE;
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	6a1b      	ldr	r3, [r3, #32]
 8006c06:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006c0e:	697b      	ldr	r3, [r7, #20]
 8006c10:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006c14:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006c16:	683b      	ldr	r3, [r7, #0]
 8006c18:	68db      	ldr	r3, [r3, #12]
 8006c1a:	021b      	lsls	r3, r3, #8
 8006c1c:	697a      	ldr	r2, [r7, #20]
 8006c1e:	4313      	orrs	r3, r2
 8006c20:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	4a1c      	ldr	r2, [pc, #112]	@ (8006c98 <TIM_OC3_SetConfig+0x100>)
 8006c26:	4293      	cmp	r3, r2
 8006c28:	d00f      	beq.n	8006c4a <TIM_OC3_SetConfig+0xb2>
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	4a1b      	ldr	r2, [pc, #108]	@ (8006c9c <TIM_OC3_SetConfig+0x104>)
 8006c2e:	4293      	cmp	r3, r2
 8006c30:	d00b      	beq.n	8006c4a <TIM_OC3_SetConfig+0xb2>
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	4a1a      	ldr	r2, [pc, #104]	@ (8006ca0 <TIM_OC3_SetConfig+0x108>)
 8006c36:	4293      	cmp	r3, r2
 8006c38:	d007      	beq.n	8006c4a <TIM_OC3_SetConfig+0xb2>
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	4a19      	ldr	r2, [pc, #100]	@ (8006ca4 <TIM_OC3_SetConfig+0x10c>)
 8006c3e:	4293      	cmp	r3, r2
 8006c40:	d003      	beq.n	8006c4a <TIM_OC3_SetConfig+0xb2>
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	4a18      	ldr	r2, [pc, #96]	@ (8006ca8 <TIM_OC3_SetConfig+0x110>)
 8006c46:	4293      	cmp	r3, r2
 8006c48:	d113      	bne.n	8006c72 <TIM_OC3_SetConfig+0xda>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006c4a:	693b      	ldr	r3, [r7, #16]
 8006c4c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006c50:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006c52:	693b      	ldr	r3, [r7, #16]
 8006c54:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006c58:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006c5a:	683b      	ldr	r3, [r7, #0]
 8006c5c:	695b      	ldr	r3, [r3, #20]
 8006c5e:	011b      	lsls	r3, r3, #4
 8006c60:	693a      	ldr	r2, [r7, #16]
 8006c62:	4313      	orrs	r3, r2
 8006c64:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006c66:	683b      	ldr	r3, [r7, #0]
 8006c68:	699b      	ldr	r3, [r3, #24]
 8006c6a:	011b      	lsls	r3, r3, #4
 8006c6c:	693a      	ldr	r2, [r7, #16]
 8006c6e:	4313      	orrs	r3, r2
 8006c70:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	693a      	ldr	r2, [r7, #16]
 8006c76:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	68fa      	ldr	r2, [r7, #12]
 8006c7c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006c7e:	683b      	ldr	r3, [r7, #0]
 8006c80:	685a      	ldr	r2, [r3, #4]
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	697a      	ldr	r2, [r7, #20]
 8006c8a:	621a      	str	r2, [r3, #32]
}
 8006c8c:	bf00      	nop
 8006c8e:	371c      	adds	r7, #28
 8006c90:	46bd      	mov	sp, r7
 8006c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c96:	4770      	bx	lr
 8006c98:	40012c00 	.word	0x40012c00
 8006c9c:	40013400 	.word	0x40013400
 8006ca0:	40014000 	.word	0x40014000
 8006ca4:	40014400 	.word	0x40014400
 8006ca8:	40014800 	.word	0x40014800

08006cac <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006cac:	b480      	push	{r7}
 8006cae:	b087      	sub	sp, #28
 8006cb0:	af00      	add	r7, sp, #0
 8006cb2:	6078      	str	r0, [r7, #4]
 8006cb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	6a1b      	ldr	r3, [r3, #32]
 8006cba:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	6a1b      	ldr	r3, [r3, #32]
 8006cc0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	685b      	ldr	r3, [r3, #4]
 8006ccc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	69db      	ldr	r3, [r3, #28]
 8006cd2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006cda:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006cde:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006ce6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006ce8:	683b      	ldr	r3, [r7, #0]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	021b      	lsls	r3, r3, #8
 8006cee:	68fa      	ldr	r2, [r7, #12]
 8006cf0:	4313      	orrs	r3, r2
 8006cf2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006cf4:	693b      	ldr	r3, [r7, #16]
 8006cf6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006cfa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006cfc:	683b      	ldr	r3, [r7, #0]
 8006cfe:	689b      	ldr	r3, [r3, #8]
 8006d00:	031b      	lsls	r3, r3, #12
 8006d02:	693a      	ldr	r2, [r7, #16]
 8006d04:	4313      	orrs	r3, r2
 8006d06:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	4a18      	ldr	r2, [pc, #96]	@ (8006d6c <TIM_OC4_SetConfig+0xc0>)
 8006d0c:	4293      	cmp	r3, r2
 8006d0e:	d00f      	beq.n	8006d30 <TIM_OC4_SetConfig+0x84>
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	4a17      	ldr	r2, [pc, #92]	@ (8006d70 <TIM_OC4_SetConfig+0xc4>)
 8006d14:	4293      	cmp	r3, r2
 8006d16:	d00b      	beq.n	8006d30 <TIM_OC4_SetConfig+0x84>
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	4a16      	ldr	r2, [pc, #88]	@ (8006d74 <TIM_OC4_SetConfig+0xc8>)
 8006d1c:	4293      	cmp	r3, r2
 8006d1e:	d007      	beq.n	8006d30 <TIM_OC4_SetConfig+0x84>
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	4a15      	ldr	r2, [pc, #84]	@ (8006d78 <TIM_OC4_SetConfig+0xcc>)
 8006d24:	4293      	cmp	r3, r2
 8006d26:	d003      	beq.n	8006d30 <TIM_OC4_SetConfig+0x84>
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	4a14      	ldr	r2, [pc, #80]	@ (8006d7c <TIM_OC4_SetConfig+0xd0>)
 8006d2c:	4293      	cmp	r3, r2
 8006d2e:	d109      	bne.n	8006d44 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006d30:	697b      	ldr	r3, [r7, #20]
 8006d32:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006d36:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006d38:	683b      	ldr	r3, [r7, #0]
 8006d3a:	695b      	ldr	r3, [r3, #20]
 8006d3c:	019b      	lsls	r3, r3, #6
 8006d3e:	697a      	ldr	r2, [r7, #20]
 8006d40:	4313      	orrs	r3, r2
 8006d42:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	697a      	ldr	r2, [r7, #20]
 8006d48:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	68fa      	ldr	r2, [r7, #12]
 8006d4e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006d50:	683b      	ldr	r3, [r7, #0]
 8006d52:	685a      	ldr	r2, [r3, #4]
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	693a      	ldr	r2, [r7, #16]
 8006d5c:	621a      	str	r2, [r3, #32]
}
 8006d5e:	bf00      	nop
 8006d60:	371c      	adds	r7, #28
 8006d62:	46bd      	mov	sp, r7
 8006d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d68:	4770      	bx	lr
 8006d6a:	bf00      	nop
 8006d6c:	40012c00 	.word	0x40012c00
 8006d70:	40013400 	.word	0x40013400
 8006d74:	40014000 	.word	0x40014000
 8006d78:	40014400 	.word	0x40014400
 8006d7c:	40014800 	.word	0x40014800

08006d80 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006d80:	b480      	push	{r7}
 8006d82:	b087      	sub	sp, #28
 8006d84:	af00      	add	r7, sp, #0
 8006d86:	6078      	str	r0, [r7, #4]
 8006d88:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	6a1b      	ldr	r3, [r3, #32]
 8006d8e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	6a1b      	ldr	r3, [r3, #32]
 8006d94:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	685b      	ldr	r3, [r3, #4]
 8006da0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006da6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006dae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006db2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006db4:	683b      	ldr	r3, [r7, #0]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	68fa      	ldr	r2, [r7, #12]
 8006dba:	4313      	orrs	r3, r2
 8006dbc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006dbe:	693b      	ldr	r3, [r7, #16]
 8006dc0:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8006dc4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006dc6:	683b      	ldr	r3, [r7, #0]
 8006dc8:	689b      	ldr	r3, [r3, #8]
 8006dca:	041b      	lsls	r3, r3, #16
 8006dcc:	693a      	ldr	r2, [r7, #16]
 8006dce:	4313      	orrs	r3, r2
 8006dd0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	4a17      	ldr	r2, [pc, #92]	@ (8006e34 <TIM_OC5_SetConfig+0xb4>)
 8006dd6:	4293      	cmp	r3, r2
 8006dd8:	d00f      	beq.n	8006dfa <TIM_OC5_SetConfig+0x7a>
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	4a16      	ldr	r2, [pc, #88]	@ (8006e38 <TIM_OC5_SetConfig+0xb8>)
 8006dde:	4293      	cmp	r3, r2
 8006de0:	d00b      	beq.n	8006dfa <TIM_OC5_SetConfig+0x7a>
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	4a15      	ldr	r2, [pc, #84]	@ (8006e3c <TIM_OC5_SetConfig+0xbc>)
 8006de6:	4293      	cmp	r3, r2
 8006de8:	d007      	beq.n	8006dfa <TIM_OC5_SetConfig+0x7a>
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	4a14      	ldr	r2, [pc, #80]	@ (8006e40 <TIM_OC5_SetConfig+0xc0>)
 8006dee:	4293      	cmp	r3, r2
 8006df0:	d003      	beq.n	8006dfa <TIM_OC5_SetConfig+0x7a>
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	4a13      	ldr	r2, [pc, #76]	@ (8006e44 <TIM_OC5_SetConfig+0xc4>)
 8006df6:	4293      	cmp	r3, r2
 8006df8:	d109      	bne.n	8006e0e <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006dfa:	697b      	ldr	r3, [r7, #20]
 8006dfc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006e00:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006e02:	683b      	ldr	r3, [r7, #0]
 8006e04:	695b      	ldr	r3, [r3, #20]
 8006e06:	021b      	lsls	r3, r3, #8
 8006e08:	697a      	ldr	r2, [r7, #20]
 8006e0a:	4313      	orrs	r3, r2
 8006e0c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	697a      	ldr	r2, [r7, #20]
 8006e12:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	68fa      	ldr	r2, [r7, #12]
 8006e18:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006e1a:	683b      	ldr	r3, [r7, #0]
 8006e1c:	685a      	ldr	r2, [r3, #4]
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	693a      	ldr	r2, [r7, #16]
 8006e26:	621a      	str	r2, [r3, #32]
}
 8006e28:	bf00      	nop
 8006e2a:	371c      	adds	r7, #28
 8006e2c:	46bd      	mov	sp, r7
 8006e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e32:	4770      	bx	lr
 8006e34:	40012c00 	.word	0x40012c00
 8006e38:	40013400 	.word	0x40013400
 8006e3c:	40014000 	.word	0x40014000
 8006e40:	40014400 	.word	0x40014400
 8006e44:	40014800 	.word	0x40014800

08006e48 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006e48:	b480      	push	{r7}
 8006e4a:	b087      	sub	sp, #28
 8006e4c:	af00      	add	r7, sp, #0
 8006e4e:	6078      	str	r0, [r7, #4]
 8006e50:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	6a1b      	ldr	r3, [r3, #32]
 8006e56:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	6a1b      	ldr	r3, [r3, #32]
 8006e5c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	685b      	ldr	r3, [r3, #4]
 8006e68:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006e76:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006e7a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006e7c:	683b      	ldr	r3, [r7, #0]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	021b      	lsls	r3, r3, #8
 8006e82:	68fa      	ldr	r2, [r7, #12]
 8006e84:	4313      	orrs	r3, r2
 8006e86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006e88:	693b      	ldr	r3, [r7, #16]
 8006e8a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006e8e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006e90:	683b      	ldr	r3, [r7, #0]
 8006e92:	689b      	ldr	r3, [r3, #8]
 8006e94:	051b      	lsls	r3, r3, #20
 8006e96:	693a      	ldr	r2, [r7, #16]
 8006e98:	4313      	orrs	r3, r2
 8006e9a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	4a18      	ldr	r2, [pc, #96]	@ (8006f00 <TIM_OC6_SetConfig+0xb8>)
 8006ea0:	4293      	cmp	r3, r2
 8006ea2:	d00f      	beq.n	8006ec4 <TIM_OC6_SetConfig+0x7c>
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	4a17      	ldr	r2, [pc, #92]	@ (8006f04 <TIM_OC6_SetConfig+0xbc>)
 8006ea8:	4293      	cmp	r3, r2
 8006eaa:	d00b      	beq.n	8006ec4 <TIM_OC6_SetConfig+0x7c>
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	4a16      	ldr	r2, [pc, #88]	@ (8006f08 <TIM_OC6_SetConfig+0xc0>)
 8006eb0:	4293      	cmp	r3, r2
 8006eb2:	d007      	beq.n	8006ec4 <TIM_OC6_SetConfig+0x7c>
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	4a15      	ldr	r2, [pc, #84]	@ (8006f0c <TIM_OC6_SetConfig+0xc4>)
 8006eb8:	4293      	cmp	r3, r2
 8006eba:	d003      	beq.n	8006ec4 <TIM_OC6_SetConfig+0x7c>
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	4a14      	ldr	r2, [pc, #80]	@ (8006f10 <TIM_OC6_SetConfig+0xc8>)
 8006ec0:	4293      	cmp	r3, r2
 8006ec2:	d109      	bne.n	8006ed8 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006ec4:	697b      	ldr	r3, [r7, #20]
 8006ec6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006eca:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006ecc:	683b      	ldr	r3, [r7, #0]
 8006ece:	695b      	ldr	r3, [r3, #20]
 8006ed0:	029b      	lsls	r3, r3, #10
 8006ed2:	697a      	ldr	r2, [r7, #20]
 8006ed4:	4313      	orrs	r3, r2
 8006ed6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	697a      	ldr	r2, [r7, #20]
 8006edc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	68fa      	ldr	r2, [r7, #12]
 8006ee2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006ee4:	683b      	ldr	r3, [r7, #0]
 8006ee6:	685a      	ldr	r2, [r3, #4]
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	693a      	ldr	r2, [r7, #16]
 8006ef0:	621a      	str	r2, [r3, #32]
}
 8006ef2:	bf00      	nop
 8006ef4:	371c      	adds	r7, #28
 8006ef6:	46bd      	mov	sp, r7
 8006ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006efc:	4770      	bx	lr
 8006efe:	bf00      	nop
 8006f00:	40012c00 	.word	0x40012c00
 8006f04:	40013400 	.word	0x40013400
 8006f08:	40014000 	.word	0x40014000
 8006f0c:	40014400 	.word	0x40014400
 8006f10:	40014800 	.word	0x40014800

08006f14 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006f14:	b480      	push	{r7}
 8006f16:	b087      	sub	sp, #28
 8006f18:	af00      	add	r7, sp, #0
 8006f1a:	60f8      	str	r0, [r7, #12]
 8006f1c:	60b9      	str	r1, [r7, #8]
 8006f1e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	6a1b      	ldr	r3, [r3, #32]
 8006f24:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006f26:	68fb      	ldr	r3, [r7, #12]
 8006f28:	6a1b      	ldr	r3, [r3, #32]
 8006f2a:	f023 0201 	bic.w	r2, r3, #1
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 1N: Reset the CC1NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	4a1c      	ldr	r2, [pc, #112]	@ (8006fa8 <TIM_TI1_ConfigInputStage+0x94>)
 8006f36:	4293      	cmp	r3, r2
 8006f38:	d00f      	beq.n	8006f5a <TIM_TI1_ConfigInputStage+0x46>
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	4a1b      	ldr	r2, [pc, #108]	@ (8006fac <TIM_TI1_ConfigInputStage+0x98>)
 8006f3e:	4293      	cmp	r3, r2
 8006f40:	d00b      	beq.n	8006f5a <TIM_TI1_ConfigInputStage+0x46>
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	4a1a      	ldr	r2, [pc, #104]	@ (8006fb0 <TIM_TI1_ConfigInputStage+0x9c>)
 8006f46:	4293      	cmp	r3, r2
 8006f48:	d007      	beq.n	8006f5a <TIM_TI1_ConfigInputStage+0x46>
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	4a19      	ldr	r2, [pc, #100]	@ (8006fb4 <TIM_TI1_ConfigInputStage+0xa0>)
 8006f4e:	4293      	cmp	r3, r2
 8006f50:	d003      	beq.n	8006f5a <TIM_TI1_ConfigInputStage+0x46>
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	4a18      	ldr	r2, [pc, #96]	@ (8006fb8 <TIM_TI1_ConfigInputStage+0xa4>)
 8006f56:	4293      	cmp	r3, r2
 8006f58:	d105      	bne.n	8006f66 <TIM_TI1_ConfigInputStage+0x52>
  {
    TIMx->CCER &= ~TIM_CCER_CC1NE;
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	6a1b      	ldr	r3, [r3, #32]
 8006f5e:	f023 0204 	bic.w	r2, r3, #4
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	699b      	ldr	r3, [r3, #24]
 8006f6a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006f6c:	693b      	ldr	r3, [r7, #16]
 8006f6e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006f72:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	011b      	lsls	r3, r3, #4
 8006f78:	693a      	ldr	r2, [r7, #16]
 8006f7a:	4313      	orrs	r3, r2
 8006f7c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006f7e:	697b      	ldr	r3, [r7, #20]
 8006f80:	f023 030a 	bic.w	r3, r3, #10
 8006f84:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006f86:	697a      	ldr	r2, [r7, #20]
 8006f88:	68bb      	ldr	r3, [r7, #8]
 8006f8a:	4313      	orrs	r3, r2
 8006f8c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	693a      	ldr	r2, [r7, #16]
 8006f92:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	697a      	ldr	r2, [r7, #20]
 8006f98:	621a      	str	r2, [r3, #32]
}
 8006f9a:	bf00      	nop
 8006f9c:	371c      	adds	r7, #28
 8006f9e:	46bd      	mov	sp, r7
 8006fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fa4:	4770      	bx	lr
 8006fa6:	bf00      	nop
 8006fa8:	40012c00 	.word	0x40012c00
 8006fac:	40013400 	.word	0x40013400
 8006fb0:	40014000 	.word	0x40014000
 8006fb4:	40014400 	.word	0x40014400
 8006fb8:	40014800 	.word	0x40014800

08006fbc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006fbc:	b480      	push	{r7}
 8006fbe:	b087      	sub	sp, #28
 8006fc0:	af00      	add	r7, sp, #0
 8006fc2:	60f8      	str	r0, [r7, #12]
 8006fc4:	60b9      	str	r1, [r7, #8]
 8006fc6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006fc8:	68fb      	ldr	r3, [r7, #12]
 8006fca:	6a1b      	ldr	r3, [r3, #32]
 8006fcc:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	6a1b      	ldr	r3, [r3, #32]
 8006fd2:	f023 0210 	bic.w	r2, r3, #16
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 2N: Reset the CC2NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	4a16      	ldr	r2, [pc, #88]	@ (8007038 <TIM_TI2_ConfigInputStage+0x7c>)
 8006fde:	4293      	cmp	r3, r2
 8006fe0:	d003      	beq.n	8006fea <TIM_TI2_ConfigInputStage+0x2e>
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	4a15      	ldr	r2, [pc, #84]	@ (800703c <TIM_TI2_ConfigInputStage+0x80>)
 8006fe6:	4293      	cmp	r3, r2
 8006fe8:	d105      	bne.n	8006ff6 <TIM_TI2_ConfigInputStage+0x3a>
  {
    TIMx->CCER &= ~TIM_CCER_CC2NE;
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	6a1b      	ldr	r3, [r3, #32]
 8006fee:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 8006ff6:	68fb      	ldr	r3, [r7, #12]
 8006ff8:	699b      	ldr	r3, [r3, #24]
 8006ffa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006ffc:	693b      	ldr	r3, [r7, #16]
 8006ffe:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007002:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	031b      	lsls	r3, r3, #12
 8007008:	693a      	ldr	r2, [r7, #16]
 800700a:	4313      	orrs	r3, r2
 800700c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800700e:	697b      	ldr	r3, [r7, #20]
 8007010:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007014:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007016:	68bb      	ldr	r3, [r7, #8]
 8007018:	011b      	lsls	r3, r3, #4
 800701a:	697a      	ldr	r2, [r7, #20]
 800701c:	4313      	orrs	r3, r2
 800701e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	693a      	ldr	r2, [r7, #16]
 8007024:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	697a      	ldr	r2, [r7, #20]
 800702a:	621a      	str	r2, [r3, #32]
}
 800702c:	bf00      	nop
 800702e:	371c      	adds	r7, #28
 8007030:	46bd      	mov	sp, r7
 8007032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007036:	4770      	bx	lr
 8007038:	40012c00 	.word	0x40012c00
 800703c:	40013400 	.word	0x40013400

08007040 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007040:	b480      	push	{r7}
 8007042:	b085      	sub	sp, #20
 8007044:	af00      	add	r7, sp, #0
 8007046:	6078      	str	r0, [r7, #4]
 8007048:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	689b      	ldr	r3, [r3, #8]
 800704e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007056:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007058:	683a      	ldr	r2, [r7, #0]
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	4313      	orrs	r3, r2
 800705e:	f043 0307 	orr.w	r3, r3, #7
 8007062:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	68fa      	ldr	r2, [r7, #12]
 8007068:	609a      	str	r2, [r3, #8]
}
 800706a:	bf00      	nop
 800706c:	3714      	adds	r7, #20
 800706e:	46bd      	mov	sp, r7
 8007070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007074:	4770      	bx	lr

08007076 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007076:	b480      	push	{r7}
 8007078:	b087      	sub	sp, #28
 800707a:	af00      	add	r7, sp, #0
 800707c:	60f8      	str	r0, [r7, #12]
 800707e:	60b9      	str	r1, [r7, #8]
 8007080:	607a      	str	r2, [r7, #4]
 8007082:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	689b      	ldr	r3, [r3, #8]
 8007088:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800708a:	697b      	ldr	r3, [r7, #20]
 800708c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007090:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007092:	683b      	ldr	r3, [r7, #0]
 8007094:	021a      	lsls	r2, r3, #8
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	431a      	orrs	r2, r3
 800709a:	68bb      	ldr	r3, [r7, #8]
 800709c:	4313      	orrs	r3, r2
 800709e:	697a      	ldr	r2, [r7, #20]
 80070a0:	4313      	orrs	r3, r2
 80070a2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	697a      	ldr	r2, [r7, #20]
 80070a8:	609a      	str	r2, [r3, #8]
}
 80070aa:	bf00      	nop
 80070ac:	371c      	adds	r7, #28
 80070ae:	46bd      	mov	sp, r7
 80070b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070b4:	4770      	bx	lr

080070b6 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80070b6:	b480      	push	{r7}
 80070b8:	b087      	sub	sp, #28
 80070ba:	af00      	add	r7, sp, #0
 80070bc:	60f8      	str	r0, [r7, #12]
 80070be:	60b9      	str	r1, [r7, #8]
 80070c0:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80070c2:	68bb      	ldr	r3, [r7, #8]
 80070c4:	f003 031f 	and.w	r3, r3, #31
 80070c8:	2201      	movs	r2, #1
 80070ca:	fa02 f303 	lsl.w	r3, r2, r3
 80070ce:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	6a1a      	ldr	r2, [r3, #32]
 80070d4:	697b      	ldr	r3, [r7, #20]
 80070d6:	43db      	mvns	r3, r3
 80070d8:	401a      	ands	r2, r3
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	6a1a      	ldr	r2, [r3, #32]
 80070e2:	68bb      	ldr	r3, [r7, #8]
 80070e4:	f003 031f 	and.w	r3, r3, #31
 80070e8:	6879      	ldr	r1, [r7, #4]
 80070ea:	fa01 f303 	lsl.w	r3, r1, r3
 80070ee:	431a      	orrs	r2, r3
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	621a      	str	r2, [r3, #32]
}
 80070f4:	bf00      	nop
 80070f6:	371c      	adds	r7, #28
 80070f8:	46bd      	mov	sp, r7
 80070fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070fe:	4770      	bx	lr

08007100 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007100:	b480      	push	{r7}
 8007102:	b085      	sub	sp, #20
 8007104:	af00      	add	r7, sp, #0
 8007106:	6078      	str	r0, [r7, #4]
 8007108:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007110:	2b01      	cmp	r3, #1
 8007112:	d101      	bne.n	8007118 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007114:	2302      	movs	r3, #2
 8007116:	e068      	b.n	80071ea <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	2201      	movs	r2, #1
 800711c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	2202      	movs	r2, #2
 8007124:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	685b      	ldr	r3, [r3, #4]
 800712e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	689b      	ldr	r3, [r3, #8]
 8007136:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	4a2e      	ldr	r2, [pc, #184]	@ (80071f8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800713e:	4293      	cmp	r3, r2
 8007140:	d004      	beq.n	800714c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	4a2d      	ldr	r2, [pc, #180]	@ (80071fc <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8007148:	4293      	cmp	r3, r2
 800714a:	d108      	bne.n	800715e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8007152:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007154:	683b      	ldr	r3, [r7, #0]
 8007156:	685b      	ldr	r3, [r3, #4]
 8007158:	68fa      	ldr	r2, [r7, #12]
 800715a:	4313      	orrs	r3, r2
 800715c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007164:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007166:	683b      	ldr	r3, [r7, #0]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	68fa      	ldr	r2, [r7, #12]
 800716c:	4313      	orrs	r3, r2
 800716e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	68fa      	ldr	r2, [r7, #12]
 8007176:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	4a1e      	ldr	r2, [pc, #120]	@ (80071f8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800717e:	4293      	cmp	r3, r2
 8007180:	d01d      	beq.n	80071be <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800718a:	d018      	beq.n	80071be <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	4a1b      	ldr	r2, [pc, #108]	@ (8007200 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8007192:	4293      	cmp	r3, r2
 8007194:	d013      	beq.n	80071be <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	4a1a      	ldr	r2, [pc, #104]	@ (8007204 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800719c:	4293      	cmp	r3, r2
 800719e:	d00e      	beq.n	80071be <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	4a18      	ldr	r2, [pc, #96]	@ (8007208 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80071a6:	4293      	cmp	r3, r2
 80071a8:	d009      	beq.n	80071be <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	4a13      	ldr	r2, [pc, #76]	@ (80071fc <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80071b0:	4293      	cmp	r3, r2
 80071b2:	d004      	beq.n	80071be <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	4a14      	ldr	r2, [pc, #80]	@ (800720c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80071ba:	4293      	cmp	r3, r2
 80071bc:	d10c      	bne.n	80071d8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80071be:	68bb      	ldr	r3, [r7, #8]
 80071c0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80071c4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80071c6:	683b      	ldr	r3, [r7, #0]
 80071c8:	689b      	ldr	r3, [r3, #8]
 80071ca:	68ba      	ldr	r2, [r7, #8]
 80071cc:	4313      	orrs	r3, r2
 80071ce:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	68ba      	ldr	r2, [r7, #8]
 80071d6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	2201      	movs	r2, #1
 80071dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	2200      	movs	r2, #0
 80071e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80071e8:	2300      	movs	r3, #0
}
 80071ea:	4618      	mov	r0, r3
 80071ec:	3714      	adds	r7, #20
 80071ee:	46bd      	mov	sp, r7
 80071f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071f4:	4770      	bx	lr
 80071f6:	bf00      	nop
 80071f8:	40012c00 	.word	0x40012c00
 80071fc:	40013400 	.word	0x40013400
 8007200:	40000400 	.word	0x40000400
 8007204:	40000800 	.word	0x40000800
 8007208:	40000c00 	.word	0x40000c00
 800720c:	40014000 	.word	0x40014000

08007210 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007210:	b580      	push	{r7, lr}
 8007212:	b082      	sub	sp, #8
 8007214:	af00      	add	r7, sp, #0
 8007216:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	2b00      	cmp	r3, #0
 800721c:	d101      	bne.n	8007222 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800721e:	2301      	movs	r3, #1
 8007220:	e040      	b.n	80072a4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007226:	2b00      	cmp	r3, #0
 8007228:	d106      	bne.n	8007238 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	2200      	movs	r2, #0
 800722e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007232:	6878      	ldr	r0, [r7, #4]
 8007234:	f7fa ffae 	bl	8002194 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	2224      	movs	r2, #36	@ 0x24
 800723c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	681a      	ldr	r2, [r3, #0]
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	f022 0201 	bic.w	r2, r2, #1
 800724c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007252:	2b00      	cmp	r3, #0
 8007254:	d002      	beq.n	800725c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8007256:	6878      	ldr	r0, [r7, #4]
 8007258:	f000 fae0 	bl	800781c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800725c:	6878      	ldr	r0, [r7, #4]
 800725e:	f000 f825 	bl	80072ac <UART_SetConfig>
 8007262:	4603      	mov	r3, r0
 8007264:	2b01      	cmp	r3, #1
 8007266:	d101      	bne.n	800726c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8007268:	2301      	movs	r3, #1
 800726a:	e01b      	b.n	80072a4 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	685a      	ldr	r2, [r3, #4]
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800727a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	689a      	ldr	r2, [r3, #8]
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800728a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	681a      	ldr	r2, [r3, #0]
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	f042 0201 	orr.w	r2, r2, #1
 800729a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800729c:	6878      	ldr	r0, [r7, #4]
 800729e:	f000 fb5f 	bl	8007960 <UART_CheckIdleState>
 80072a2:	4603      	mov	r3, r0
}
 80072a4:	4618      	mov	r0, r3
 80072a6:	3708      	adds	r7, #8
 80072a8:	46bd      	mov	sp, r7
 80072aa:	bd80      	pop	{r7, pc}

080072ac <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80072ac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80072b0:	b08a      	sub	sp, #40	@ 0x28
 80072b2:	af00      	add	r7, sp, #0
 80072b4:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80072b6:	2300      	movs	r3, #0
 80072b8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	689a      	ldr	r2, [r3, #8]
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	691b      	ldr	r3, [r3, #16]
 80072c4:	431a      	orrs	r2, r3
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	695b      	ldr	r3, [r3, #20]
 80072ca:	431a      	orrs	r2, r3
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	69db      	ldr	r3, [r3, #28]
 80072d0:	4313      	orrs	r3, r2
 80072d2:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	681a      	ldr	r2, [r3, #0]
 80072da:	4ba4      	ldr	r3, [pc, #656]	@ (800756c <UART_SetConfig+0x2c0>)
 80072dc:	4013      	ands	r3, r2
 80072de:	68fa      	ldr	r2, [r7, #12]
 80072e0:	6812      	ldr	r2, [r2, #0]
 80072e2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80072e4:	430b      	orrs	r3, r1
 80072e6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	685b      	ldr	r3, [r3, #4]
 80072ee:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	68da      	ldr	r2, [r3, #12]
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	430a      	orrs	r2, r1
 80072fc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	699b      	ldr	r3, [r3, #24]
 8007302:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	4a99      	ldr	r2, [pc, #612]	@ (8007570 <UART_SetConfig+0x2c4>)
 800730a:	4293      	cmp	r3, r2
 800730c:	d004      	beq.n	8007318 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	6a1b      	ldr	r3, [r3, #32]
 8007312:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007314:	4313      	orrs	r3, r2
 8007316:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	689b      	ldr	r3, [r3, #8]
 800731e:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007328:	430a      	orrs	r2, r1
 800732a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	4a90      	ldr	r2, [pc, #576]	@ (8007574 <UART_SetConfig+0x2c8>)
 8007332:	4293      	cmp	r3, r2
 8007334:	d126      	bne.n	8007384 <UART_SetConfig+0xd8>
 8007336:	4b90      	ldr	r3, [pc, #576]	@ (8007578 <UART_SetConfig+0x2cc>)
 8007338:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800733c:	f003 0303 	and.w	r3, r3, #3
 8007340:	2b03      	cmp	r3, #3
 8007342:	d81b      	bhi.n	800737c <UART_SetConfig+0xd0>
 8007344:	a201      	add	r2, pc, #4	@ (adr r2, 800734c <UART_SetConfig+0xa0>)
 8007346:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800734a:	bf00      	nop
 800734c:	0800735d 	.word	0x0800735d
 8007350:	0800736d 	.word	0x0800736d
 8007354:	08007365 	.word	0x08007365
 8007358:	08007375 	.word	0x08007375
 800735c:	2301      	movs	r3, #1
 800735e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007362:	e116      	b.n	8007592 <UART_SetConfig+0x2e6>
 8007364:	2302      	movs	r3, #2
 8007366:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800736a:	e112      	b.n	8007592 <UART_SetConfig+0x2e6>
 800736c:	2304      	movs	r3, #4
 800736e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007372:	e10e      	b.n	8007592 <UART_SetConfig+0x2e6>
 8007374:	2308      	movs	r3, #8
 8007376:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800737a:	e10a      	b.n	8007592 <UART_SetConfig+0x2e6>
 800737c:	2310      	movs	r3, #16
 800737e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007382:	e106      	b.n	8007592 <UART_SetConfig+0x2e6>
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	4a7c      	ldr	r2, [pc, #496]	@ (800757c <UART_SetConfig+0x2d0>)
 800738a:	4293      	cmp	r3, r2
 800738c:	d138      	bne.n	8007400 <UART_SetConfig+0x154>
 800738e:	4b7a      	ldr	r3, [pc, #488]	@ (8007578 <UART_SetConfig+0x2cc>)
 8007390:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007394:	f003 030c 	and.w	r3, r3, #12
 8007398:	2b0c      	cmp	r3, #12
 800739a:	d82d      	bhi.n	80073f8 <UART_SetConfig+0x14c>
 800739c:	a201      	add	r2, pc, #4	@ (adr r2, 80073a4 <UART_SetConfig+0xf8>)
 800739e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073a2:	bf00      	nop
 80073a4:	080073d9 	.word	0x080073d9
 80073a8:	080073f9 	.word	0x080073f9
 80073ac:	080073f9 	.word	0x080073f9
 80073b0:	080073f9 	.word	0x080073f9
 80073b4:	080073e9 	.word	0x080073e9
 80073b8:	080073f9 	.word	0x080073f9
 80073bc:	080073f9 	.word	0x080073f9
 80073c0:	080073f9 	.word	0x080073f9
 80073c4:	080073e1 	.word	0x080073e1
 80073c8:	080073f9 	.word	0x080073f9
 80073cc:	080073f9 	.word	0x080073f9
 80073d0:	080073f9 	.word	0x080073f9
 80073d4:	080073f1 	.word	0x080073f1
 80073d8:	2300      	movs	r3, #0
 80073da:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80073de:	e0d8      	b.n	8007592 <UART_SetConfig+0x2e6>
 80073e0:	2302      	movs	r3, #2
 80073e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80073e6:	e0d4      	b.n	8007592 <UART_SetConfig+0x2e6>
 80073e8:	2304      	movs	r3, #4
 80073ea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80073ee:	e0d0      	b.n	8007592 <UART_SetConfig+0x2e6>
 80073f0:	2308      	movs	r3, #8
 80073f2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80073f6:	e0cc      	b.n	8007592 <UART_SetConfig+0x2e6>
 80073f8:	2310      	movs	r3, #16
 80073fa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80073fe:	e0c8      	b.n	8007592 <UART_SetConfig+0x2e6>
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	4a5e      	ldr	r2, [pc, #376]	@ (8007580 <UART_SetConfig+0x2d4>)
 8007406:	4293      	cmp	r3, r2
 8007408:	d125      	bne.n	8007456 <UART_SetConfig+0x1aa>
 800740a:	4b5b      	ldr	r3, [pc, #364]	@ (8007578 <UART_SetConfig+0x2cc>)
 800740c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007410:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007414:	2b30      	cmp	r3, #48	@ 0x30
 8007416:	d016      	beq.n	8007446 <UART_SetConfig+0x19a>
 8007418:	2b30      	cmp	r3, #48	@ 0x30
 800741a:	d818      	bhi.n	800744e <UART_SetConfig+0x1a2>
 800741c:	2b20      	cmp	r3, #32
 800741e:	d00a      	beq.n	8007436 <UART_SetConfig+0x18a>
 8007420:	2b20      	cmp	r3, #32
 8007422:	d814      	bhi.n	800744e <UART_SetConfig+0x1a2>
 8007424:	2b00      	cmp	r3, #0
 8007426:	d002      	beq.n	800742e <UART_SetConfig+0x182>
 8007428:	2b10      	cmp	r3, #16
 800742a:	d008      	beq.n	800743e <UART_SetConfig+0x192>
 800742c:	e00f      	b.n	800744e <UART_SetConfig+0x1a2>
 800742e:	2300      	movs	r3, #0
 8007430:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007434:	e0ad      	b.n	8007592 <UART_SetConfig+0x2e6>
 8007436:	2302      	movs	r3, #2
 8007438:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800743c:	e0a9      	b.n	8007592 <UART_SetConfig+0x2e6>
 800743e:	2304      	movs	r3, #4
 8007440:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007444:	e0a5      	b.n	8007592 <UART_SetConfig+0x2e6>
 8007446:	2308      	movs	r3, #8
 8007448:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800744c:	e0a1      	b.n	8007592 <UART_SetConfig+0x2e6>
 800744e:	2310      	movs	r3, #16
 8007450:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007454:	e09d      	b.n	8007592 <UART_SetConfig+0x2e6>
 8007456:	68fb      	ldr	r3, [r7, #12]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	4a4a      	ldr	r2, [pc, #296]	@ (8007584 <UART_SetConfig+0x2d8>)
 800745c:	4293      	cmp	r3, r2
 800745e:	d125      	bne.n	80074ac <UART_SetConfig+0x200>
 8007460:	4b45      	ldr	r3, [pc, #276]	@ (8007578 <UART_SetConfig+0x2cc>)
 8007462:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007466:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800746a:	2bc0      	cmp	r3, #192	@ 0xc0
 800746c:	d016      	beq.n	800749c <UART_SetConfig+0x1f0>
 800746e:	2bc0      	cmp	r3, #192	@ 0xc0
 8007470:	d818      	bhi.n	80074a4 <UART_SetConfig+0x1f8>
 8007472:	2b80      	cmp	r3, #128	@ 0x80
 8007474:	d00a      	beq.n	800748c <UART_SetConfig+0x1e0>
 8007476:	2b80      	cmp	r3, #128	@ 0x80
 8007478:	d814      	bhi.n	80074a4 <UART_SetConfig+0x1f8>
 800747a:	2b00      	cmp	r3, #0
 800747c:	d002      	beq.n	8007484 <UART_SetConfig+0x1d8>
 800747e:	2b40      	cmp	r3, #64	@ 0x40
 8007480:	d008      	beq.n	8007494 <UART_SetConfig+0x1e8>
 8007482:	e00f      	b.n	80074a4 <UART_SetConfig+0x1f8>
 8007484:	2300      	movs	r3, #0
 8007486:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800748a:	e082      	b.n	8007592 <UART_SetConfig+0x2e6>
 800748c:	2302      	movs	r3, #2
 800748e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007492:	e07e      	b.n	8007592 <UART_SetConfig+0x2e6>
 8007494:	2304      	movs	r3, #4
 8007496:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800749a:	e07a      	b.n	8007592 <UART_SetConfig+0x2e6>
 800749c:	2308      	movs	r3, #8
 800749e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80074a2:	e076      	b.n	8007592 <UART_SetConfig+0x2e6>
 80074a4:	2310      	movs	r3, #16
 80074a6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80074aa:	e072      	b.n	8007592 <UART_SetConfig+0x2e6>
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	4a35      	ldr	r2, [pc, #212]	@ (8007588 <UART_SetConfig+0x2dc>)
 80074b2:	4293      	cmp	r3, r2
 80074b4:	d12a      	bne.n	800750c <UART_SetConfig+0x260>
 80074b6:	4b30      	ldr	r3, [pc, #192]	@ (8007578 <UART_SetConfig+0x2cc>)
 80074b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80074bc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80074c0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80074c4:	d01a      	beq.n	80074fc <UART_SetConfig+0x250>
 80074c6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80074ca:	d81b      	bhi.n	8007504 <UART_SetConfig+0x258>
 80074cc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80074d0:	d00c      	beq.n	80074ec <UART_SetConfig+0x240>
 80074d2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80074d6:	d815      	bhi.n	8007504 <UART_SetConfig+0x258>
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d003      	beq.n	80074e4 <UART_SetConfig+0x238>
 80074dc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80074e0:	d008      	beq.n	80074f4 <UART_SetConfig+0x248>
 80074e2:	e00f      	b.n	8007504 <UART_SetConfig+0x258>
 80074e4:	2300      	movs	r3, #0
 80074e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80074ea:	e052      	b.n	8007592 <UART_SetConfig+0x2e6>
 80074ec:	2302      	movs	r3, #2
 80074ee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80074f2:	e04e      	b.n	8007592 <UART_SetConfig+0x2e6>
 80074f4:	2304      	movs	r3, #4
 80074f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80074fa:	e04a      	b.n	8007592 <UART_SetConfig+0x2e6>
 80074fc:	2308      	movs	r3, #8
 80074fe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007502:	e046      	b.n	8007592 <UART_SetConfig+0x2e6>
 8007504:	2310      	movs	r3, #16
 8007506:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800750a:	e042      	b.n	8007592 <UART_SetConfig+0x2e6>
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	4a17      	ldr	r2, [pc, #92]	@ (8007570 <UART_SetConfig+0x2c4>)
 8007512:	4293      	cmp	r3, r2
 8007514:	d13a      	bne.n	800758c <UART_SetConfig+0x2e0>
 8007516:	4b18      	ldr	r3, [pc, #96]	@ (8007578 <UART_SetConfig+0x2cc>)
 8007518:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800751c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007520:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007524:	d01a      	beq.n	800755c <UART_SetConfig+0x2b0>
 8007526:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800752a:	d81b      	bhi.n	8007564 <UART_SetConfig+0x2b8>
 800752c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007530:	d00c      	beq.n	800754c <UART_SetConfig+0x2a0>
 8007532:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007536:	d815      	bhi.n	8007564 <UART_SetConfig+0x2b8>
 8007538:	2b00      	cmp	r3, #0
 800753a:	d003      	beq.n	8007544 <UART_SetConfig+0x298>
 800753c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007540:	d008      	beq.n	8007554 <UART_SetConfig+0x2a8>
 8007542:	e00f      	b.n	8007564 <UART_SetConfig+0x2b8>
 8007544:	2300      	movs	r3, #0
 8007546:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800754a:	e022      	b.n	8007592 <UART_SetConfig+0x2e6>
 800754c:	2302      	movs	r3, #2
 800754e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007552:	e01e      	b.n	8007592 <UART_SetConfig+0x2e6>
 8007554:	2304      	movs	r3, #4
 8007556:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800755a:	e01a      	b.n	8007592 <UART_SetConfig+0x2e6>
 800755c:	2308      	movs	r3, #8
 800755e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007562:	e016      	b.n	8007592 <UART_SetConfig+0x2e6>
 8007564:	2310      	movs	r3, #16
 8007566:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800756a:	e012      	b.n	8007592 <UART_SetConfig+0x2e6>
 800756c:	efff69f3 	.word	0xefff69f3
 8007570:	40008000 	.word	0x40008000
 8007574:	40013800 	.word	0x40013800
 8007578:	40021000 	.word	0x40021000
 800757c:	40004400 	.word	0x40004400
 8007580:	40004800 	.word	0x40004800
 8007584:	40004c00 	.word	0x40004c00
 8007588:	40005000 	.word	0x40005000
 800758c:	2310      	movs	r3, #16
 800758e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	4a9f      	ldr	r2, [pc, #636]	@ (8007814 <UART_SetConfig+0x568>)
 8007598:	4293      	cmp	r3, r2
 800759a:	d17a      	bne.n	8007692 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800759c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80075a0:	2b08      	cmp	r3, #8
 80075a2:	d824      	bhi.n	80075ee <UART_SetConfig+0x342>
 80075a4:	a201      	add	r2, pc, #4	@ (adr r2, 80075ac <UART_SetConfig+0x300>)
 80075a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075aa:	bf00      	nop
 80075ac:	080075d1 	.word	0x080075d1
 80075b0:	080075ef 	.word	0x080075ef
 80075b4:	080075d9 	.word	0x080075d9
 80075b8:	080075ef 	.word	0x080075ef
 80075bc:	080075df 	.word	0x080075df
 80075c0:	080075ef 	.word	0x080075ef
 80075c4:	080075ef 	.word	0x080075ef
 80075c8:	080075ef 	.word	0x080075ef
 80075cc:	080075e7 	.word	0x080075e7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80075d0:	f7fe f840 	bl	8005654 <HAL_RCC_GetPCLK1Freq>
 80075d4:	61f8      	str	r0, [r7, #28]
        break;
 80075d6:	e010      	b.n	80075fa <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80075d8:	4b8f      	ldr	r3, [pc, #572]	@ (8007818 <UART_SetConfig+0x56c>)
 80075da:	61fb      	str	r3, [r7, #28]
        break;
 80075dc:	e00d      	b.n	80075fa <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80075de:	f7fd ffa1 	bl	8005524 <HAL_RCC_GetSysClockFreq>
 80075e2:	61f8      	str	r0, [r7, #28]
        break;
 80075e4:	e009      	b.n	80075fa <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80075e6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80075ea:	61fb      	str	r3, [r7, #28]
        break;
 80075ec:	e005      	b.n	80075fa <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 80075ee:	2300      	movs	r3, #0
 80075f0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80075f2:	2301      	movs	r3, #1
 80075f4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80075f8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80075fa:	69fb      	ldr	r3, [r7, #28]
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	f000 80fb 	beq.w	80077f8 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	685a      	ldr	r2, [r3, #4]
 8007606:	4613      	mov	r3, r2
 8007608:	005b      	lsls	r3, r3, #1
 800760a:	4413      	add	r3, r2
 800760c:	69fa      	ldr	r2, [r7, #28]
 800760e:	429a      	cmp	r2, r3
 8007610:	d305      	bcc.n	800761e <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	685b      	ldr	r3, [r3, #4]
 8007616:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007618:	69fa      	ldr	r2, [r7, #28]
 800761a:	429a      	cmp	r2, r3
 800761c:	d903      	bls.n	8007626 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800761e:	2301      	movs	r3, #1
 8007620:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007624:	e0e8      	b.n	80077f8 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8007626:	69fb      	ldr	r3, [r7, #28]
 8007628:	2200      	movs	r2, #0
 800762a:	461c      	mov	r4, r3
 800762c:	4615      	mov	r5, r2
 800762e:	f04f 0200 	mov.w	r2, #0
 8007632:	f04f 0300 	mov.w	r3, #0
 8007636:	022b      	lsls	r3, r5, #8
 8007638:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800763c:	0222      	lsls	r2, r4, #8
 800763e:	68f9      	ldr	r1, [r7, #12]
 8007640:	6849      	ldr	r1, [r1, #4]
 8007642:	0849      	lsrs	r1, r1, #1
 8007644:	2000      	movs	r0, #0
 8007646:	4688      	mov	r8, r1
 8007648:	4681      	mov	r9, r0
 800764a:	eb12 0a08 	adds.w	sl, r2, r8
 800764e:	eb43 0b09 	adc.w	fp, r3, r9
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	685b      	ldr	r3, [r3, #4]
 8007656:	2200      	movs	r2, #0
 8007658:	603b      	str	r3, [r7, #0]
 800765a:	607a      	str	r2, [r7, #4]
 800765c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007660:	4650      	mov	r0, sl
 8007662:	4659      	mov	r1, fp
 8007664:	f7f8 fe04 	bl	8000270 <__aeabi_uldivmod>
 8007668:	4602      	mov	r2, r0
 800766a:	460b      	mov	r3, r1
 800766c:	4613      	mov	r3, r2
 800766e:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007670:	69bb      	ldr	r3, [r7, #24]
 8007672:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007676:	d308      	bcc.n	800768a <UART_SetConfig+0x3de>
 8007678:	69bb      	ldr	r3, [r7, #24]
 800767a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800767e:	d204      	bcs.n	800768a <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	69ba      	ldr	r2, [r7, #24]
 8007686:	60da      	str	r2, [r3, #12]
 8007688:	e0b6      	b.n	80077f8 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 800768a:	2301      	movs	r3, #1
 800768c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007690:	e0b2      	b.n	80077f8 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007692:	68fb      	ldr	r3, [r7, #12]
 8007694:	69db      	ldr	r3, [r3, #28]
 8007696:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800769a:	d15e      	bne.n	800775a <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 800769c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80076a0:	2b08      	cmp	r3, #8
 80076a2:	d828      	bhi.n	80076f6 <UART_SetConfig+0x44a>
 80076a4:	a201      	add	r2, pc, #4	@ (adr r2, 80076ac <UART_SetConfig+0x400>)
 80076a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076aa:	bf00      	nop
 80076ac:	080076d1 	.word	0x080076d1
 80076b0:	080076d9 	.word	0x080076d9
 80076b4:	080076e1 	.word	0x080076e1
 80076b8:	080076f7 	.word	0x080076f7
 80076bc:	080076e7 	.word	0x080076e7
 80076c0:	080076f7 	.word	0x080076f7
 80076c4:	080076f7 	.word	0x080076f7
 80076c8:	080076f7 	.word	0x080076f7
 80076cc:	080076ef 	.word	0x080076ef
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80076d0:	f7fd ffc0 	bl	8005654 <HAL_RCC_GetPCLK1Freq>
 80076d4:	61f8      	str	r0, [r7, #28]
        break;
 80076d6:	e014      	b.n	8007702 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80076d8:	f7fd ffd2 	bl	8005680 <HAL_RCC_GetPCLK2Freq>
 80076dc:	61f8      	str	r0, [r7, #28]
        break;
 80076de:	e010      	b.n	8007702 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80076e0:	4b4d      	ldr	r3, [pc, #308]	@ (8007818 <UART_SetConfig+0x56c>)
 80076e2:	61fb      	str	r3, [r7, #28]
        break;
 80076e4:	e00d      	b.n	8007702 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80076e6:	f7fd ff1d 	bl	8005524 <HAL_RCC_GetSysClockFreq>
 80076ea:	61f8      	str	r0, [r7, #28]
        break;
 80076ec:	e009      	b.n	8007702 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80076ee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80076f2:	61fb      	str	r3, [r7, #28]
        break;
 80076f4:	e005      	b.n	8007702 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 80076f6:	2300      	movs	r3, #0
 80076f8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80076fa:	2301      	movs	r3, #1
 80076fc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007700:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007702:	69fb      	ldr	r3, [r7, #28]
 8007704:	2b00      	cmp	r3, #0
 8007706:	d077      	beq.n	80077f8 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007708:	69fb      	ldr	r3, [r7, #28]
 800770a:	005a      	lsls	r2, r3, #1
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	685b      	ldr	r3, [r3, #4]
 8007710:	085b      	lsrs	r3, r3, #1
 8007712:	441a      	add	r2, r3
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	685b      	ldr	r3, [r3, #4]
 8007718:	fbb2 f3f3 	udiv	r3, r2, r3
 800771c:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800771e:	69bb      	ldr	r3, [r7, #24]
 8007720:	2b0f      	cmp	r3, #15
 8007722:	d916      	bls.n	8007752 <UART_SetConfig+0x4a6>
 8007724:	69bb      	ldr	r3, [r7, #24]
 8007726:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800772a:	d212      	bcs.n	8007752 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800772c:	69bb      	ldr	r3, [r7, #24]
 800772e:	b29b      	uxth	r3, r3
 8007730:	f023 030f 	bic.w	r3, r3, #15
 8007734:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007736:	69bb      	ldr	r3, [r7, #24]
 8007738:	085b      	lsrs	r3, r3, #1
 800773a:	b29b      	uxth	r3, r3
 800773c:	f003 0307 	and.w	r3, r3, #7
 8007740:	b29a      	uxth	r2, r3
 8007742:	8afb      	ldrh	r3, [r7, #22]
 8007744:	4313      	orrs	r3, r2
 8007746:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	8afa      	ldrh	r2, [r7, #22]
 800774e:	60da      	str	r2, [r3, #12]
 8007750:	e052      	b.n	80077f8 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8007752:	2301      	movs	r3, #1
 8007754:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007758:	e04e      	b.n	80077f8 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800775a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800775e:	2b08      	cmp	r3, #8
 8007760:	d827      	bhi.n	80077b2 <UART_SetConfig+0x506>
 8007762:	a201      	add	r2, pc, #4	@ (adr r2, 8007768 <UART_SetConfig+0x4bc>)
 8007764:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007768:	0800778d 	.word	0x0800778d
 800776c:	08007795 	.word	0x08007795
 8007770:	0800779d 	.word	0x0800779d
 8007774:	080077b3 	.word	0x080077b3
 8007778:	080077a3 	.word	0x080077a3
 800777c:	080077b3 	.word	0x080077b3
 8007780:	080077b3 	.word	0x080077b3
 8007784:	080077b3 	.word	0x080077b3
 8007788:	080077ab 	.word	0x080077ab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800778c:	f7fd ff62 	bl	8005654 <HAL_RCC_GetPCLK1Freq>
 8007790:	61f8      	str	r0, [r7, #28]
        break;
 8007792:	e014      	b.n	80077be <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007794:	f7fd ff74 	bl	8005680 <HAL_RCC_GetPCLK2Freq>
 8007798:	61f8      	str	r0, [r7, #28]
        break;
 800779a:	e010      	b.n	80077be <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800779c:	4b1e      	ldr	r3, [pc, #120]	@ (8007818 <UART_SetConfig+0x56c>)
 800779e:	61fb      	str	r3, [r7, #28]
        break;
 80077a0:	e00d      	b.n	80077be <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80077a2:	f7fd febf 	bl	8005524 <HAL_RCC_GetSysClockFreq>
 80077a6:	61f8      	str	r0, [r7, #28]
        break;
 80077a8:	e009      	b.n	80077be <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80077aa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80077ae:	61fb      	str	r3, [r7, #28]
        break;
 80077b0:	e005      	b.n	80077be <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 80077b2:	2300      	movs	r3, #0
 80077b4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80077b6:	2301      	movs	r3, #1
 80077b8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80077bc:	bf00      	nop
    }

    if (pclk != 0U)
 80077be:	69fb      	ldr	r3, [r7, #28]
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d019      	beq.n	80077f8 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	685b      	ldr	r3, [r3, #4]
 80077c8:	085a      	lsrs	r2, r3, #1
 80077ca:	69fb      	ldr	r3, [r7, #28]
 80077cc:	441a      	add	r2, r3
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	685b      	ldr	r3, [r3, #4]
 80077d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80077d6:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80077d8:	69bb      	ldr	r3, [r7, #24]
 80077da:	2b0f      	cmp	r3, #15
 80077dc:	d909      	bls.n	80077f2 <UART_SetConfig+0x546>
 80077de:	69bb      	ldr	r3, [r7, #24]
 80077e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80077e4:	d205      	bcs.n	80077f2 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80077e6:	69bb      	ldr	r3, [r7, #24]
 80077e8:	b29a      	uxth	r2, r3
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	60da      	str	r2, [r3, #12]
 80077f0:	e002      	b.n	80077f8 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 80077f2:	2301      	movs	r3, #1
 80077f4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	2200      	movs	r2, #0
 80077fc:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	2200      	movs	r2, #0
 8007802:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8007804:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8007808:	4618      	mov	r0, r3
 800780a:	3728      	adds	r7, #40	@ 0x28
 800780c:	46bd      	mov	sp, r7
 800780e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007812:	bf00      	nop
 8007814:	40008000 	.word	0x40008000
 8007818:	00f42400 	.word	0x00f42400

0800781c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800781c:	b480      	push	{r7}
 800781e:	b083      	sub	sp, #12
 8007820:	af00      	add	r7, sp, #0
 8007822:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007828:	f003 0308 	and.w	r3, r3, #8
 800782c:	2b00      	cmp	r3, #0
 800782e:	d00a      	beq.n	8007846 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	685b      	ldr	r3, [r3, #4]
 8007836:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	430a      	orrs	r2, r1
 8007844:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800784a:	f003 0301 	and.w	r3, r3, #1
 800784e:	2b00      	cmp	r3, #0
 8007850:	d00a      	beq.n	8007868 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	685b      	ldr	r3, [r3, #4]
 8007858:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	430a      	orrs	r2, r1
 8007866:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800786c:	f003 0302 	and.w	r3, r3, #2
 8007870:	2b00      	cmp	r3, #0
 8007872:	d00a      	beq.n	800788a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	685b      	ldr	r3, [r3, #4]
 800787a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	430a      	orrs	r2, r1
 8007888:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800788e:	f003 0304 	and.w	r3, r3, #4
 8007892:	2b00      	cmp	r3, #0
 8007894:	d00a      	beq.n	80078ac <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	685b      	ldr	r3, [r3, #4]
 800789c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	430a      	orrs	r2, r1
 80078aa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078b0:	f003 0310 	and.w	r3, r3, #16
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d00a      	beq.n	80078ce <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	689b      	ldr	r3, [r3, #8]
 80078be:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	430a      	orrs	r2, r1
 80078cc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078d2:	f003 0320 	and.w	r3, r3, #32
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	d00a      	beq.n	80078f0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	689b      	ldr	r3, [r3, #8]
 80078e0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	430a      	orrs	r2, r1
 80078ee:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	d01a      	beq.n	8007932 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	685b      	ldr	r3, [r3, #4]
 8007902:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	430a      	orrs	r2, r1
 8007910:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007916:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800791a:	d10a      	bne.n	8007932 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	685b      	ldr	r3, [r3, #4]
 8007922:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	430a      	orrs	r2, r1
 8007930:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007936:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800793a:	2b00      	cmp	r3, #0
 800793c:	d00a      	beq.n	8007954 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	685b      	ldr	r3, [r3, #4]
 8007944:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	430a      	orrs	r2, r1
 8007952:	605a      	str	r2, [r3, #4]
  }
}
 8007954:	bf00      	nop
 8007956:	370c      	adds	r7, #12
 8007958:	46bd      	mov	sp, r7
 800795a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800795e:	4770      	bx	lr

08007960 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007960:	b580      	push	{r7, lr}
 8007962:	b098      	sub	sp, #96	@ 0x60
 8007964:	af02      	add	r7, sp, #8
 8007966:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	2200      	movs	r2, #0
 800796c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007970:	f7fa fd06 	bl	8002380 <HAL_GetTick>
 8007974:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	f003 0308 	and.w	r3, r3, #8
 8007980:	2b08      	cmp	r3, #8
 8007982:	d12e      	bne.n	80079e2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007984:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007988:	9300      	str	r3, [sp, #0]
 800798a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800798c:	2200      	movs	r2, #0
 800798e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007992:	6878      	ldr	r0, [r7, #4]
 8007994:	f000 f88c 	bl	8007ab0 <UART_WaitOnFlagUntilTimeout>
 8007998:	4603      	mov	r3, r0
 800799a:	2b00      	cmp	r3, #0
 800799c:	d021      	beq.n	80079e2 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80079a6:	e853 3f00 	ldrex	r3, [r3]
 80079aa:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80079ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80079ae:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80079b2:	653b      	str	r3, [r7, #80]	@ 0x50
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	461a      	mov	r2, r3
 80079ba:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80079bc:	647b      	str	r3, [r7, #68]	@ 0x44
 80079be:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079c0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80079c2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80079c4:	e841 2300 	strex	r3, r2, [r1]
 80079c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80079ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	d1e6      	bne.n	800799e <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	2220      	movs	r2, #32
 80079d4:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	2200      	movs	r2, #0
 80079da:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80079de:	2303      	movs	r3, #3
 80079e0:	e062      	b.n	8007aa8 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	f003 0304 	and.w	r3, r3, #4
 80079ec:	2b04      	cmp	r3, #4
 80079ee:	d149      	bne.n	8007a84 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80079f0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80079f4:	9300      	str	r3, [sp, #0]
 80079f6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80079f8:	2200      	movs	r2, #0
 80079fa:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80079fe:	6878      	ldr	r0, [r7, #4]
 8007a00:	f000 f856 	bl	8007ab0 <UART_WaitOnFlagUntilTimeout>
 8007a04:	4603      	mov	r3, r0
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	d03c      	beq.n	8007a84 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a12:	e853 3f00 	ldrex	r3, [r3]
 8007a16:	623b      	str	r3, [r7, #32]
   return(result);
 8007a18:	6a3b      	ldr	r3, [r7, #32]
 8007a1a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007a1e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	461a      	mov	r2, r3
 8007a26:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007a28:	633b      	str	r3, [r7, #48]	@ 0x30
 8007a2a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a2c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007a2e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007a30:	e841 2300 	strex	r3, r2, [r1]
 8007a34:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007a36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	d1e6      	bne.n	8007a0a <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	3308      	adds	r3, #8
 8007a42:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a44:	693b      	ldr	r3, [r7, #16]
 8007a46:	e853 3f00 	ldrex	r3, [r3]
 8007a4a:	60fb      	str	r3, [r7, #12]
   return(result);
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	f023 0301 	bic.w	r3, r3, #1
 8007a52:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	3308      	adds	r3, #8
 8007a5a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007a5c:	61fa      	str	r2, [r7, #28]
 8007a5e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a60:	69b9      	ldr	r1, [r7, #24]
 8007a62:	69fa      	ldr	r2, [r7, #28]
 8007a64:	e841 2300 	strex	r3, r2, [r1]
 8007a68:	617b      	str	r3, [r7, #20]
   return(result);
 8007a6a:	697b      	ldr	r3, [r7, #20]
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	d1e5      	bne.n	8007a3c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	2220      	movs	r2, #32
 8007a74:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	2200      	movs	r2, #0
 8007a7c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007a80:	2303      	movs	r3, #3
 8007a82:	e011      	b.n	8007aa8 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	2220      	movs	r2, #32
 8007a88:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	2220      	movs	r2, #32
 8007a8e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	2200      	movs	r2, #0
 8007a96:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	2200      	movs	r2, #0
 8007a9c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	2200      	movs	r2, #0
 8007aa2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8007aa6:	2300      	movs	r3, #0
}
 8007aa8:	4618      	mov	r0, r3
 8007aaa:	3758      	adds	r7, #88	@ 0x58
 8007aac:	46bd      	mov	sp, r7
 8007aae:	bd80      	pop	{r7, pc}

08007ab0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007ab0:	b580      	push	{r7, lr}
 8007ab2:	b084      	sub	sp, #16
 8007ab4:	af00      	add	r7, sp, #0
 8007ab6:	60f8      	str	r0, [r7, #12]
 8007ab8:	60b9      	str	r1, [r7, #8]
 8007aba:	603b      	str	r3, [r7, #0]
 8007abc:	4613      	mov	r3, r2
 8007abe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007ac0:	e04f      	b.n	8007b62 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007ac2:	69bb      	ldr	r3, [r7, #24]
 8007ac4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ac8:	d04b      	beq.n	8007b62 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007aca:	f7fa fc59 	bl	8002380 <HAL_GetTick>
 8007ace:	4602      	mov	r2, r0
 8007ad0:	683b      	ldr	r3, [r7, #0]
 8007ad2:	1ad3      	subs	r3, r2, r3
 8007ad4:	69ba      	ldr	r2, [r7, #24]
 8007ad6:	429a      	cmp	r2, r3
 8007ad8:	d302      	bcc.n	8007ae0 <UART_WaitOnFlagUntilTimeout+0x30>
 8007ada:	69bb      	ldr	r3, [r7, #24]
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	d101      	bne.n	8007ae4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007ae0:	2303      	movs	r3, #3
 8007ae2:	e04e      	b.n	8007b82 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	f003 0304 	and.w	r3, r3, #4
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	d037      	beq.n	8007b62 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007af2:	68bb      	ldr	r3, [r7, #8]
 8007af4:	2b80      	cmp	r3, #128	@ 0x80
 8007af6:	d034      	beq.n	8007b62 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007af8:	68bb      	ldr	r3, [r7, #8]
 8007afa:	2b40      	cmp	r3, #64	@ 0x40
 8007afc:	d031      	beq.n	8007b62 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	69db      	ldr	r3, [r3, #28]
 8007b04:	f003 0308 	and.w	r3, r3, #8
 8007b08:	2b08      	cmp	r3, #8
 8007b0a:	d110      	bne.n	8007b2e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	2208      	movs	r2, #8
 8007b12:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007b14:	68f8      	ldr	r0, [r7, #12]
 8007b16:	f000 f838 	bl	8007b8a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	2208      	movs	r2, #8
 8007b1e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	2200      	movs	r2, #0
 8007b26:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8007b2a:	2301      	movs	r3, #1
 8007b2c:	e029      	b.n	8007b82 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	681b      	ldr	r3, [r3, #0]
 8007b32:	69db      	ldr	r3, [r3, #28]
 8007b34:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007b38:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007b3c:	d111      	bne.n	8007b62 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007b46:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007b48:	68f8      	ldr	r0, [r7, #12]
 8007b4a:	f000 f81e 	bl	8007b8a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	2220      	movs	r2, #32
 8007b52:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	2200      	movs	r2, #0
 8007b5a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8007b5e:	2303      	movs	r3, #3
 8007b60:	e00f      	b.n	8007b82 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	69da      	ldr	r2, [r3, #28]
 8007b68:	68bb      	ldr	r3, [r7, #8]
 8007b6a:	4013      	ands	r3, r2
 8007b6c:	68ba      	ldr	r2, [r7, #8]
 8007b6e:	429a      	cmp	r2, r3
 8007b70:	bf0c      	ite	eq
 8007b72:	2301      	moveq	r3, #1
 8007b74:	2300      	movne	r3, #0
 8007b76:	b2db      	uxtb	r3, r3
 8007b78:	461a      	mov	r2, r3
 8007b7a:	79fb      	ldrb	r3, [r7, #7]
 8007b7c:	429a      	cmp	r2, r3
 8007b7e:	d0a0      	beq.n	8007ac2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007b80:	2300      	movs	r3, #0
}
 8007b82:	4618      	mov	r0, r3
 8007b84:	3710      	adds	r7, #16
 8007b86:	46bd      	mov	sp, r7
 8007b88:	bd80      	pop	{r7, pc}

08007b8a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007b8a:	b480      	push	{r7}
 8007b8c:	b095      	sub	sp, #84	@ 0x54
 8007b8e:	af00      	add	r7, sp, #0
 8007b90:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b9a:	e853 3f00 	ldrex	r3, [r3]
 8007b9e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007ba0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ba2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007ba6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	461a      	mov	r2, r3
 8007bae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007bb0:	643b      	str	r3, [r7, #64]	@ 0x40
 8007bb2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bb4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007bb6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007bb8:	e841 2300 	strex	r3, r2, [r1]
 8007bbc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007bbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	d1e6      	bne.n	8007b92 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	3308      	adds	r3, #8
 8007bca:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bcc:	6a3b      	ldr	r3, [r7, #32]
 8007bce:	e853 3f00 	ldrex	r3, [r3]
 8007bd2:	61fb      	str	r3, [r7, #28]
   return(result);
 8007bd4:	69fb      	ldr	r3, [r7, #28]
 8007bd6:	f023 0301 	bic.w	r3, r3, #1
 8007bda:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	3308      	adds	r3, #8
 8007be2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007be4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007be6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007be8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007bea:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007bec:	e841 2300 	strex	r3, r2, [r1]
 8007bf0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007bf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bf4:	2b00      	cmp	r3, #0
 8007bf6:	d1e5      	bne.n	8007bc4 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007bfc:	2b01      	cmp	r3, #1
 8007bfe:	d118      	bne.n	8007c32 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	e853 3f00 	ldrex	r3, [r3]
 8007c0c:	60bb      	str	r3, [r7, #8]
   return(result);
 8007c0e:	68bb      	ldr	r3, [r7, #8]
 8007c10:	f023 0310 	bic.w	r3, r3, #16
 8007c14:	647b      	str	r3, [r7, #68]	@ 0x44
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	461a      	mov	r2, r3
 8007c1c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007c1e:	61bb      	str	r3, [r7, #24]
 8007c20:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c22:	6979      	ldr	r1, [r7, #20]
 8007c24:	69ba      	ldr	r2, [r7, #24]
 8007c26:	e841 2300 	strex	r3, r2, [r1]
 8007c2a:	613b      	str	r3, [r7, #16]
   return(result);
 8007c2c:	693b      	ldr	r3, [r7, #16]
 8007c2e:	2b00      	cmp	r3, #0
 8007c30:	d1e6      	bne.n	8007c00 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	2220      	movs	r2, #32
 8007c36:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	2200      	movs	r2, #0
 8007c3e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	2200      	movs	r2, #0
 8007c44:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8007c46:	bf00      	nop
 8007c48:	3754      	adds	r7, #84	@ 0x54
 8007c4a:	46bd      	mov	sp, r7
 8007c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c50:	4770      	bx	lr
	...

08007c54 <srand>:
 8007c54:	b538      	push	{r3, r4, r5, lr}
 8007c56:	4b10      	ldr	r3, [pc, #64]	@ (8007c98 <srand+0x44>)
 8007c58:	681d      	ldr	r5, [r3, #0]
 8007c5a:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8007c5c:	4604      	mov	r4, r0
 8007c5e:	b9b3      	cbnz	r3, 8007c8e <srand+0x3a>
 8007c60:	2018      	movs	r0, #24
 8007c62:	f000 fa91 	bl	8008188 <malloc>
 8007c66:	4602      	mov	r2, r0
 8007c68:	6328      	str	r0, [r5, #48]	@ 0x30
 8007c6a:	b920      	cbnz	r0, 8007c76 <srand+0x22>
 8007c6c:	4b0b      	ldr	r3, [pc, #44]	@ (8007c9c <srand+0x48>)
 8007c6e:	480c      	ldr	r0, [pc, #48]	@ (8007ca0 <srand+0x4c>)
 8007c70:	2146      	movs	r1, #70	@ 0x46
 8007c72:	f000 fa21 	bl	80080b8 <__assert_func>
 8007c76:	490b      	ldr	r1, [pc, #44]	@ (8007ca4 <srand+0x50>)
 8007c78:	4b0b      	ldr	r3, [pc, #44]	@ (8007ca8 <srand+0x54>)
 8007c7a:	e9c0 1300 	strd	r1, r3, [r0]
 8007c7e:	4b0b      	ldr	r3, [pc, #44]	@ (8007cac <srand+0x58>)
 8007c80:	6083      	str	r3, [r0, #8]
 8007c82:	230b      	movs	r3, #11
 8007c84:	8183      	strh	r3, [r0, #12]
 8007c86:	2100      	movs	r1, #0
 8007c88:	2001      	movs	r0, #1
 8007c8a:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8007c8e:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8007c90:	2200      	movs	r2, #0
 8007c92:	611c      	str	r4, [r3, #16]
 8007c94:	615a      	str	r2, [r3, #20]
 8007c96:	bd38      	pop	{r3, r4, r5, pc}
 8007c98:	2000002c 	.word	0x2000002c
 8007c9c:	0800971c 	.word	0x0800971c
 8007ca0:	08009733 	.word	0x08009733
 8007ca4:	abcd330e 	.word	0xabcd330e
 8007ca8:	e66d1234 	.word	0xe66d1234
 8007cac:	0005deec 	.word	0x0005deec

08007cb0 <rand>:
 8007cb0:	4b16      	ldr	r3, [pc, #88]	@ (8007d0c <rand+0x5c>)
 8007cb2:	b510      	push	{r4, lr}
 8007cb4:	681c      	ldr	r4, [r3, #0]
 8007cb6:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8007cb8:	b9b3      	cbnz	r3, 8007ce8 <rand+0x38>
 8007cba:	2018      	movs	r0, #24
 8007cbc:	f000 fa64 	bl	8008188 <malloc>
 8007cc0:	4602      	mov	r2, r0
 8007cc2:	6320      	str	r0, [r4, #48]	@ 0x30
 8007cc4:	b920      	cbnz	r0, 8007cd0 <rand+0x20>
 8007cc6:	4b12      	ldr	r3, [pc, #72]	@ (8007d10 <rand+0x60>)
 8007cc8:	4812      	ldr	r0, [pc, #72]	@ (8007d14 <rand+0x64>)
 8007cca:	2152      	movs	r1, #82	@ 0x52
 8007ccc:	f000 f9f4 	bl	80080b8 <__assert_func>
 8007cd0:	4911      	ldr	r1, [pc, #68]	@ (8007d18 <rand+0x68>)
 8007cd2:	4b12      	ldr	r3, [pc, #72]	@ (8007d1c <rand+0x6c>)
 8007cd4:	e9c0 1300 	strd	r1, r3, [r0]
 8007cd8:	4b11      	ldr	r3, [pc, #68]	@ (8007d20 <rand+0x70>)
 8007cda:	6083      	str	r3, [r0, #8]
 8007cdc:	230b      	movs	r3, #11
 8007cde:	8183      	strh	r3, [r0, #12]
 8007ce0:	2100      	movs	r1, #0
 8007ce2:	2001      	movs	r0, #1
 8007ce4:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8007ce8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8007cea:	480e      	ldr	r0, [pc, #56]	@ (8007d24 <rand+0x74>)
 8007cec:	690b      	ldr	r3, [r1, #16]
 8007cee:	694c      	ldr	r4, [r1, #20]
 8007cf0:	4a0d      	ldr	r2, [pc, #52]	@ (8007d28 <rand+0x78>)
 8007cf2:	4358      	muls	r0, r3
 8007cf4:	fb02 0004 	mla	r0, r2, r4, r0
 8007cf8:	fba3 3202 	umull	r3, r2, r3, r2
 8007cfc:	3301      	adds	r3, #1
 8007cfe:	eb40 0002 	adc.w	r0, r0, r2
 8007d02:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8007d06:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8007d0a:	bd10      	pop	{r4, pc}
 8007d0c:	2000002c 	.word	0x2000002c
 8007d10:	0800971c 	.word	0x0800971c
 8007d14:	08009733 	.word	0x08009733
 8007d18:	abcd330e 	.word	0xabcd330e
 8007d1c:	e66d1234 	.word	0xe66d1234
 8007d20:	0005deec 	.word	0x0005deec
 8007d24:	5851f42d 	.word	0x5851f42d
 8007d28:	4c957f2d 	.word	0x4c957f2d

08007d2c <std>:
 8007d2c:	2300      	movs	r3, #0
 8007d2e:	b510      	push	{r4, lr}
 8007d30:	4604      	mov	r4, r0
 8007d32:	e9c0 3300 	strd	r3, r3, [r0]
 8007d36:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007d3a:	6083      	str	r3, [r0, #8]
 8007d3c:	8181      	strh	r1, [r0, #12]
 8007d3e:	6643      	str	r3, [r0, #100]	@ 0x64
 8007d40:	81c2      	strh	r2, [r0, #14]
 8007d42:	6183      	str	r3, [r0, #24]
 8007d44:	4619      	mov	r1, r3
 8007d46:	2208      	movs	r2, #8
 8007d48:	305c      	adds	r0, #92	@ 0x5c
 8007d4a:	f000 f92a 	bl	8007fa2 <memset>
 8007d4e:	4b0d      	ldr	r3, [pc, #52]	@ (8007d84 <std+0x58>)
 8007d50:	6263      	str	r3, [r4, #36]	@ 0x24
 8007d52:	4b0d      	ldr	r3, [pc, #52]	@ (8007d88 <std+0x5c>)
 8007d54:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007d56:	4b0d      	ldr	r3, [pc, #52]	@ (8007d8c <std+0x60>)
 8007d58:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007d5a:	4b0d      	ldr	r3, [pc, #52]	@ (8007d90 <std+0x64>)
 8007d5c:	6323      	str	r3, [r4, #48]	@ 0x30
 8007d5e:	4b0d      	ldr	r3, [pc, #52]	@ (8007d94 <std+0x68>)
 8007d60:	6224      	str	r4, [r4, #32]
 8007d62:	429c      	cmp	r4, r3
 8007d64:	d006      	beq.n	8007d74 <std+0x48>
 8007d66:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007d6a:	4294      	cmp	r4, r2
 8007d6c:	d002      	beq.n	8007d74 <std+0x48>
 8007d6e:	33d0      	adds	r3, #208	@ 0xd0
 8007d70:	429c      	cmp	r4, r3
 8007d72:	d105      	bne.n	8007d80 <std+0x54>
 8007d74:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007d78:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007d7c:	f000 b98a 	b.w	8008094 <__retarget_lock_init_recursive>
 8007d80:	bd10      	pop	{r4, pc}
 8007d82:	bf00      	nop
 8007d84:	08007f1d 	.word	0x08007f1d
 8007d88:	08007f3f 	.word	0x08007f3f
 8007d8c:	08007f77 	.word	0x08007f77
 8007d90:	08007f9b 	.word	0x08007f9b
 8007d94:	200006b4 	.word	0x200006b4

08007d98 <stdio_exit_handler>:
 8007d98:	4a02      	ldr	r2, [pc, #8]	@ (8007da4 <stdio_exit_handler+0xc>)
 8007d9a:	4903      	ldr	r1, [pc, #12]	@ (8007da8 <stdio_exit_handler+0x10>)
 8007d9c:	4803      	ldr	r0, [pc, #12]	@ (8007dac <stdio_exit_handler+0x14>)
 8007d9e:	f000 b869 	b.w	8007e74 <_fwalk_sglue>
 8007da2:	bf00      	nop
 8007da4:	20000020 	.word	0x20000020
 8007da8:	080089c5 	.word	0x080089c5
 8007dac:	20000030 	.word	0x20000030

08007db0 <cleanup_stdio>:
 8007db0:	6841      	ldr	r1, [r0, #4]
 8007db2:	4b0c      	ldr	r3, [pc, #48]	@ (8007de4 <cleanup_stdio+0x34>)
 8007db4:	4299      	cmp	r1, r3
 8007db6:	b510      	push	{r4, lr}
 8007db8:	4604      	mov	r4, r0
 8007dba:	d001      	beq.n	8007dc0 <cleanup_stdio+0x10>
 8007dbc:	f000 fe02 	bl	80089c4 <_fflush_r>
 8007dc0:	68a1      	ldr	r1, [r4, #8]
 8007dc2:	4b09      	ldr	r3, [pc, #36]	@ (8007de8 <cleanup_stdio+0x38>)
 8007dc4:	4299      	cmp	r1, r3
 8007dc6:	d002      	beq.n	8007dce <cleanup_stdio+0x1e>
 8007dc8:	4620      	mov	r0, r4
 8007dca:	f000 fdfb 	bl	80089c4 <_fflush_r>
 8007dce:	68e1      	ldr	r1, [r4, #12]
 8007dd0:	4b06      	ldr	r3, [pc, #24]	@ (8007dec <cleanup_stdio+0x3c>)
 8007dd2:	4299      	cmp	r1, r3
 8007dd4:	d004      	beq.n	8007de0 <cleanup_stdio+0x30>
 8007dd6:	4620      	mov	r0, r4
 8007dd8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007ddc:	f000 bdf2 	b.w	80089c4 <_fflush_r>
 8007de0:	bd10      	pop	{r4, pc}
 8007de2:	bf00      	nop
 8007de4:	200006b4 	.word	0x200006b4
 8007de8:	2000071c 	.word	0x2000071c
 8007dec:	20000784 	.word	0x20000784

08007df0 <global_stdio_init.part.0>:
 8007df0:	b510      	push	{r4, lr}
 8007df2:	4b0b      	ldr	r3, [pc, #44]	@ (8007e20 <global_stdio_init.part.0+0x30>)
 8007df4:	4c0b      	ldr	r4, [pc, #44]	@ (8007e24 <global_stdio_init.part.0+0x34>)
 8007df6:	4a0c      	ldr	r2, [pc, #48]	@ (8007e28 <global_stdio_init.part.0+0x38>)
 8007df8:	601a      	str	r2, [r3, #0]
 8007dfa:	4620      	mov	r0, r4
 8007dfc:	2200      	movs	r2, #0
 8007dfe:	2104      	movs	r1, #4
 8007e00:	f7ff ff94 	bl	8007d2c <std>
 8007e04:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007e08:	2201      	movs	r2, #1
 8007e0a:	2109      	movs	r1, #9
 8007e0c:	f7ff ff8e 	bl	8007d2c <std>
 8007e10:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007e14:	2202      	movs	r2, #2
 8007e16:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007e1a:	2112      	movs	r1, #18
 8007e1c:	f7ff bf86 	b.w	8007d2c <std>
 8007e20:	200007ec 	.word	0x200007ec
 8007e24:	200006b4 	.word	0x200006b4
 8007e28:	08007d99 	.word	0x08007d99

08007e2c <__sfp_lock_acquire>:
 8007e2c:	4801      	ldr	r0, [pc, #4]	@ (8007e34 <__sfp_lock_acquire+0x8>)
 8007e2e:	f000 b932 	b.w	8008096 <__retarget_lock_acquire_recursive>
 8007e32:	bf00      	nop
 8007e34:	200007f5 	.word	0x200007f5

08007e38 <__sfp_lock_release>:
 8007e38:	4801      	ldr	r0, [pc, #4]	@ (8007e40 <__sfp_lock_release+0x8>)
 8007e3a:	f000 b92d 	b.w	8008098 <__retarget_lock_release_recursive>
 8007e3e:	bf00      	nop
 8007e40:	200007f5 	.word	0x200007f5

08007e44 <__sinit>:
 8007e44:	b510      	push	{r4, lr}
 8007e46:	4604      	mov	r4, r0
 8007e48:	f7ff fff0 	bl	8007e2c <__sfp_lock_acquire>
 8007e4c:	6a23      	ldr	r3, [r4, #32]
 8007e4e:	b11b      	cbz	r3, 8007e58 <__sinit+0x14>
 8007e50:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007e54:	f7ff bff0 	b.w	8007e38 <__sfp_lock_release>
 8007e58:	4b04      	ldr	r3, [pc, #16]	@ (8007e6c <__sinit+0x28>)
 8007e5a:	6223      	str	r3, [r4, #32]
 8007e5c:	4b04      	ldr	r3, [pc, #16]	@ (8007e70 <__sinit+0x2c>)
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	d1f5      	bne.n	8007e50 <__sinit+0xc>
 8007e64:	f7ff ffc4 	bl	8007df0 <global_stdio_init.part.0>
 8007e68:	e7f2      	b.n	8007e50 <__sinit+0xc>
 8007e6a:	bf00      	nop
 8007e6c:	08007db1 	.word	0x08007db1
 8007e70:	200007ec 	.word	0x200007ec

08007e74 <_fwalk_sglue>:
 8007e74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007e78:	4607      	mov	r7, r0
 8007e7a:	4688      	mov	r8, r1
 8007e7c:	4614      	mov	r4, r2
 8007e7e:	2600      	movs	r6, #0
 8007e80:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007e84:	f1b9 0901 	subs.w	r9, r9, #1
 8007e88:	d505      	bpl.n	8007e96 <_fwalk_sglue+0x22>
 8007e8a:	6824      	ldr	r4, [r4, #0]
 8007e8c:	2c00      	cmp	r4, #0
 8007e8e:	d1f7      	bne.n	8007e80 <_fwalk_sglue+0xc>
 8007e90:	4630      	mov	r0, r6
 8007e92:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007e96:	89ab      	ldrh	r3, [r5, #12]
 8007e98:	2b01      	cmp	r3, #1
 8007e9a:	d907      	bls.n	8007eac <_fwalk_sglue+0x38>
 8007e9c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007ea0:	3301      	adds	r3, #1
 8007ea2:	d003      	beq.n	8007eac <_fwalk_sglue+0x38>
 8007ea4:	4629      	mov	r1, r5
 8007ea6:	4638      	mov	r0, r7
 8007ea8:	47c0      	blx	r8
 8007eaa:	4306      	orrs	r6, r0
 8007eac:	3568      	adds	r5, #104	@ 0x68
 8007eae:	e7e9      	b.n	8007e84 <_fwalk_sglue+0x10>

08007eb0 <sniprintf>:
 8007eb0:	b40c      	push	{r2, r3}
 8007eb2:	b530      	push	{r4, r5, lr}
 8007eb4:	4b18      	ldr	r3, [pc, #96]	@ (8007f18 <sniprintf+0x68>)
 8007eb6:	1e0c      	subs	r4, r1, #0
 8007eb8:	681d      	ldr	r5, [r3, #0]
 8007eba:	b09d      	sub	sp, #116	@ 0x74
 8007ebc:	da08      	bge.n	8007ed0 <sniprintf+0x20>
 8007ebe:	238b      	movs	r3, #139	@ 0x8b
 8007ec0:	602b      	str	r3, [r5, #0]
 8007ec2:	f04f 30ff 	mov.w	r0, #4294967295
 8007ec6:	b01d      	add	sp, #116	@ 0x74
 8007ec8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007ecc:	b002      	add	sp, #8
 8007ece:	4770      	bx	lr
 8007ed0:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8007ed4:	f8ad 3014 	strh.w	r3, [sp, #20]
 8007ed8:	f04f 0300 	mov.w	r3, #0
 8007edc:	931b      	str	r3, [sp, #108]	@ 0x6c
 8007ede:	bf14      	ite	ne
 8007ee0:	f104 33ff 	addne.w	r3, r4, #4294967295
 8007ee4:	4623      	moveq	r3, r4
 8007ee6:	9304      	str	r3, [sp, #16]
 8007ee8:	9307      	str	r3, [sp, #28]
 8007eea:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007eee:	9002      	str	r0, [sp, #8]
 8007ef0:	9006      	str	r0, [sp, #24]
 8007ef2:	f8ad 3016 	strh.w	r3, [sp, #22]
 8007ef6:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8007ef8:	ab21      	add	r3, sp, #132	@ 0x84
 8007efa:	a902      	add	r1, sp, #8
 8007efc:	4628      	mov	r0, r5
 8007efe:	9301      	str	r3, [sp, #4]
 8007f00:	f000 fa54 	bl	80083ac <_svfiprintf_r>
 8007f04:	1c43      	adds	r3, r0, #1
 8007f06:	bfbc      	itt	lt
 8007f08:	238b      	movlt	r3, #139	@ 0x8b
 8007f0a:	602b      	strlt	r3, [r5, #0]
 8007f0c:	2c00      	cmp	r4, #0
 8007f0e:	d0da      	beq.n	8007ec6 <sniprintf+0x16>
 8007f10:	9b02      	ldr	r3, [sp, #8]
 8007f12:	2200      	movs	r2, #0
 8007f14:	701a      	strb	r2, [r3, #0]
 8007f16:	e7d6      	b.n	8007ec6 <sniprintf+0x16>
 8007f18:	2000002c 	.word	0x2000002c

08007f1c <__sread>:
 8007f1c:	b510      	push	{r4, lr}
 8007f1e:	460c      	mov	r4, r1
 8007f20:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007f24:	f000 f868 	bl	8007ff8 <_read_r>
 8007f28:	2800      	cmp	r0, #0
 8007f2a:	bfab      	itete	ge
 8007f2c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007f2e:	89a3      	ldrhlt	r3, [r4, #12]
 8007f30:	181b      	addge	r3, r3, r0
 8007f32:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007f36:	bfac      	ite	ge
 8007f38:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007f3a:	81a3      	strhlt	r3, [r4, #12]
 8007f3c:	bd10      	pop	{r4, pc}

08007f3e <__swrite>:
 8007f3e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007f42:	461f      	mov	r7, r3
 8007f44:	898b      	ldrh	r3, [r1, #12]
 8007f46:	05db      	lsls	r3, r3, #23
 8007f48:	4605      	mov	r5, r0
 8007f4a:	460c      	mov	r4, r1
 8007f4c:	4616      	mov	r6, r2
 8007f4e:	d505      	bpl.n	8007f5c <__swrite+0x1e>
 8007f50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007f54:	2302      	movs	r3, #2
 8007f56:	2200      	movs	r2, #0
 8007f58:	f000 f83c 	bl	8007fd4 <_lseek_r>
 8007f5c:	89a3      	ldrh	r3, [r4, #12]
 8007f5e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007f62:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007f66:	81a3      	strh	r3, [r4, #12]
 8007f68:	4632      	mov	r2, r6
 8007f6a:	463b      	mov	r3, r7
 8007f6c:	4628      	mov	r0, r5
 8007f6e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007f72:	f000 b853 	b.w	800801c <_write_r>

08007f76 <__sseek>:
 8007f76:	b510      	push	{r4, lr}
 8007f78:	460c      	mov	r4, r1
 8007f7a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007f7e:	f000 f829 	bl	8007fd4 <_lseek_r>
 8007f82:	1c43      	adds	r3, r0, #1
 8007f84:	89a3      	ldrh	r3, [r4, #12]
 8007f86:	bf15      	itete	ne
 8007f88:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007f8a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007f8e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007f92:	81a3      	strheq	r3, [r4, #12]
 8007f94:	bf18      	it	ne
 8007f96:	81a3      	strhne	r3, [r4, #12]
 8007f98:	bd10      	pop	{r4, pc}

08007f9a <__sclose>:
 8007f9a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007f9e:	f000 b809 	b.w	8007fb4 <_close_r>

08007fa2 <memset>:
 8007fa2:	4402      	add	r2, r0
 8007fa4:	4603      	mov	r3, r0
 8007fa6:	4293      	cmp	r3, r2
 8007fa8:	d100      	bne.n	8007fac <memset+0xa>
 8007faa:	4770      	bx	lr
 8007fac:	f803 1b01 	strb.w	r1, [r3], #1
 8007fb0:	e7f9      	b.n	8007fa6 <memset+0x4>
	...

08007fb4 <_close_r>:
 8007fb4:	b538      	push	{r3, r4, r5, lr}
 8007fb6:	4d06      	ldr	r5, [pc, #24]	@ (8007fd0 <_close_r+0x1c>)
 8007fb8:	2300      	movs	r3, #0
 8007fba:	4604      	mov	r4, r0
 8007fbc:	4608      	mov	r0, r1
 8007fbe:	602b      	str	r3, [r5, #0]
 8007fc0:	f7f9 fd85 	bl	8001ace <_close>
 8007fc4:	1c43      	adds	r3, r0, #1
 8007fc6:	d102      	bne.n	8007fce <_close_r+0x1a>
 8007fc8:	682b      	ldr	r3, [r5, #0]
 8007fca:	b103      	cbz	r3, 8007fce <_close_r+0x1a>
 8007fcc:	6023      	str	r3, [r4, #0]
 8007fce:	bd38      	pop	{r3, r4, r5, pc}
 8007fd0:	200007f0 	.word	0x200007f0

08007fd4 <_lseek_r>:
 8007fd4:	b538      	push	{r3, r4, r5, lr}
 8007fd6:	4d07      	ldr	r5, [pc, #28]	@ (8007ff4 <_lseek_r+0x20>)
 8007fd8:	4604      	mov	r4, r0
 8007fda:	4608      	mov	r0, r1
 8007fdc:	4611      	mov	r1, r2
 8007fde:	2200      	movs	r2, #0
 8007fe0:	602a      	str	r2, [r5, #0]
 8007fe2:	461a      	mov	r2, r3
 8007fe4:	f7f9 fd9a 	bl	8001b1c <_lseek>
 8007fe8:	1c43      	adds	r3, r0, #1
 8007fea:	d102      	bne.n	8007ff2 <_lseek_r+0x1e>
 8007fec:	682b      	ldr	r3, [r5, #0]
 8007fee:	b103      	cbz	r3, 8007ff2 <_lseek_r+0x1e>
 8007ff0:	6023      	str	r3, [r4, #0]
 8007ff2:	bd38      	pop	{r3, r4, r5, pc}
 8007ff4:	200007f0 	.word	0x200007f0

08007ff8 <_read_r>:
 8007ff8:	b538      	push	{r3, r4, r5, lr}
 8007ffa:	4d07      	ldr	r5, [pc, #28]	@ (8008018 <_read_r+0x20>)
 8007ffc:	4604      	mov	r4, r0
 8007ffe:	4608      	mov	r0, r1
 8008000:	4611      	mov	r1, r2
 8008002:	2200      	movs	r2, #0
 8008004:	602a      	str	r2, [r5, #0]
 8008006:	461a      	mov	r2, r3
 8008008:	f7f9 fd28 	bl	8001a5c <_read>
 800800c:	1c43      	adds	r3, r0, #1
 800800e:	d102      	bne.n	8008016 <_read_r+0x1e>
 8008010:	682b      	ldr	r3, [r5, #0]
 8008012:	b103      	cbz	r3, 8008016 <_read_r+0x1e>
 8008014:	6023      	str	r3, [r4, #0]
 8008016:	bd38      	pop	{r3, r4, r5, pc}
 8008018:	200007f0 	.word	0x200007f0

0800801c <_write_r>:
 800801c:	b538      	push	{r3, r4, r5, lr}
 800801e:	4d07      	ldr	r5, [pc, #28]	@ (800803c <_write_r+0x20>)
 8008020:	4604      	mov	r4, r0
 8008022:	4608      	mov	r0, r1
 8008024:	4611      	mov	r1, r2
 8008026:	2200      	movs	r2, #0
 8008028:	602a      	str	r2, [r5, #0]
 800802a:	461a      	mov	r2, r3
 800802c:	f7f9 fd33 	bl	8001a96 <_write>
 8008030:	1c43      	adds	r3, r0, #1
 8008032:	d102      	bne.n	800803a <_write_r+0x1e>
 8008034:	682b      	ldr	r3, [r5, #0]
 8008036:	b103      	cbz	r3, 800803a <_write_r+0x1e>
 8008038:	6023      	str	r3, [r4, #0]
 800803a:	bd38      	pop	{r3, r4, r5, pc}
 800803c:	200007f0 	.word	0x200007f0

08008040 <__errno>:
 8008040:	4b01      	ldr	r3, [pc, #4]	@ (8008048 <__errno+0x8>)
 8008042:	6818      	ldr	r0, [r3, #0]
 8008044:	4770      	bx	lr
 8008046:	bf00      	nop
 8008048:	2000002c 	.word	0x2000002c

0800804c <__libc_init_array>:
 800804c:	b570      	push	{r4, r5, r6, lr}
 800804e:	4d0d      	ldr	r5, [pc, #52]	@ (8008084 <__libc_init_array+0x38>)
 8008050:	4c0d      	ldr	r4, [pc, #52]	@ (8008088 <__libc_init_array+0x3c>)
 8008052:	1b64      	subs	r4, r4, r5
 8008054:	10a4      	asrs	r4, r4, #2
 8008056:	2600      	movs	r6, #0
 8008058:	42a6      	cmp	r6, r4
 800805a:	d109      	bne.n	8008070 <__libc_init_array+0x24>
 800805c:	4d0b      	ldr	r5, [pc, #44]	@ (800808c <__libc_init_array+0x40>)
 800805e:	4c0c      	ldr	r4, [pc, #48]	@ (8008090 <__libc_init_array+0x44>)
 8008060:	f000 ffee 	bl	8009040 <_init>
 8008064:	1b64      	subs	r4, r4, r5
 8008066:	10a4      	asrs	r4, r4, #2
 8008068:	2600      	movs	r6, #0
 800806a:	42a6      	cmp	r6, r4
 800806c:	d105      	bne.n	800807a <__libc_init_array+0x2e>
 800806e:	bd70      	pop	{r4, r5, r6, pc}
 8008070:	f855 3b04 	ldr.w	r3, [r5], #4
 8008074:	4798      	blx	r3
 8008076:	3601      	adds	r6, #1
 8008078:	e7ee      	b.n	8008058 <__libc_init_array+0xc>
 800807a:	f855 3b04 	ldr.w	r3, [r5], #4
 800807e:	4798      	blx	r3
 8008080:	3601      	adds	r6, #1
 8008082:	e7f2      	b.n	800806a <__libc_init_array+0x1e>
 8008084:	08009804 	.word	0x08009804
 8008088:	08009804 	.word	0x08009804
 800808c:	08009804 	.word	0x08009804
 8008090:	08009808 	.word	0x08009808

08008094 <__retarget_lock_init_recursive>:
 8008094:	4770      	bx	lr

08008096 <__retarget_lock_acquire_recursive>:
 8008096:	4770      	bx	lr

08008098 <__retarget_lock_release_recursive>:
 8008098:	4770      	bx	lr

0800809a <memcpy>:
 800809a:	440a      	add	r2, r1
 800809c:	4291      	cmp	r1, r2
 800809e:	f100 33ff 	add.w	r3, r0, #4294967295
 80080a2:	d100      	bne.n	80080a6 <memcpy+0xc>
 80080a4:	4770      	bx	lr
 80080a6:	b510      	push	{r4, lr}
 80080a8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80080ac:	f803 4f01 	strb.w	r4, [r3, #1]!
 80080b0:	4291      	cmp	r1, r2
 80080b2:	d1f9      	bne.n	80080a8 <memcpy+0xe>
 80080b4:	bd10      	pop	{r4, pc}
	...

080080b8 <__assert_func>:
 80080b8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80080ba:	4614      	mov	r4, r2
 80080bc:	461a      	mov	r2, r3
 80080be:	4b09      	ldr	r3, [pc, #36]	@ (80080e4 <__assert_func+0x2c>)
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	4605      	mov	r5, r0
 80080c4:	68d8      	ldr	r0, [r3, #12]
 80080c6:	b14c      	cbz	r4, 80080dc <__assert_func+0x24>
 80080c8:	4b07      	ldr	r3, [pc, #28]	@ (80080e8 <__assert_func+0x30>)
 80080ca:	9100      	str	r1, [sp, #0]
 80080cc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80080d0:	4906      	ldr	r1, [pc, #24]	@ (80080ec <__assert_func+0x34>)
 80080d2:	462b      	mov	r3, r5
 80080d4:	f000 fc9e 	bl	8008a14 <fiprintf>
 80080d8:	f000 fcd8 	bl	8008a8c <abort>
 80080dc:	4b04      	ldr	r3, [pc, #16]	@ (80080f0 <__assert_func+0x38>)
 80080de:	461c      	mov	r4, r3
 80080e0:	e7f3      	b.n	80080ca <__assert_func+0x12>
 80080e2:	bf00      	nop
 80080e4:	2000002c 	.word	0x2000002c
 80080e8:	0800978b 	.word	0x0800978b
 80080ec:	08009798 	.word	0x08009798
 80080f0:	080097c6 	.word	0x080097c6

080080f4 <_free_r>:
 80080f4:	b538      	push	{r3, r4, r5, lr}
 80080f6:	4605      	mov	r5, r0
 80080f8:	2900      	cmp	r1, #0
 80080fa:	d041      	beq.n	8008180 <_free_r+0x8c>
 80080fc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008100:	1f0c      	subs	r4, r1, #4
 8008102:	2b00      	cmp	r3, #0
 8008104:	bfb8      	it	lt
 8008106:	18e4      	addlt	r4, r4, r3
 8008108:	f000 f8e8 	bl	80082dc <__malloc_lock>
 800810c:	4a1d      	ldr	r2, [pc, #116]	@ (8008184 <_free_r+0x90>)
 800810e:	6813      	ldr	r3, [r2, #0]
 8008110:	b933      	cbnz	r3, 8008120 <_free_r+0x2c>
 8008112:	6063      	str	r3, [r4, #4]
 8008114:	6014      	str	r4, [r2, #0]
 8008116:	4628      	mov	r0, r5
 8008118:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800811c:	f000 b8e4 	b.w	80082e8 <__malloc_unlock>
 8008120:	42a3      	cmp	r3, r4
 8008122:	d908      	bls.n	8008136 <_free_r+0x42>
 8008124:	6820      	ldr	r0, [r4, #0]
 8008126:	1821      	adds	r1, r4, r0
 8008128:	428b      	cmp	r3, r1
 800812a:	bf01      	itttt	eq
 800812c:	6819      	ldreq	r1, [r3, #0]
 800812e:	685b      	ldreq	r3, [r3, #4]
 8008130:	1809      	addeq	r1, r1, r0
 8008132:	6021      	streq	r1, [r4, #0]
 8008134:	e7ed      	b.n	8008112 <_free_r+0x1e>
 8008136:	461a      	mov	r2, r3
 8008138:	685b      	ldr	r3, [r3, #4]
 800813a:	b10b      	cbz	r3, 8008140 <_free_r+0x4c>
 800813c:	42a3      	cmp	r3, r4
 800813e:	d9fa      	bls.n	8008136 <_free_r+0x42>
 8008140:	6811      	ldr	r1, [r2, #0]
 8008142:	1850      	adds	r0, r2, r1
 8008144:	42a0      	cmp	r0, r4
 8008146:	d10b      	bne.n	8008160 <_free_r+0x6c>
 8008148:	6820      	ldr	r0, [r4, #0]
 800814a:	4401      	add	r1, r0
 800814c:	1850      	adds	r0, r2, r1
 800814e:	4283      	cmp	r3, r0
 8008150:	6011      	str	r1, [r2, #0]
 8008152:	d1e0      	bne.n	8008116 <_free_r+0x22>
 8008154:	6818      	ldr	r0, [r3, #0]
 8008156:	685b      	ldr	r3, [r3, #4]
 8008158:	6053      	str	r3, [r2, #4]
 800815a:	4408      	add	r0, r1
 800815c:	6010      	str	r0, [r2, #0]
 800815e:	e7da      	b.n	8008116 <_free_r+0x22>
 8008160:	d902      	bls.n	8008168 <_free_r+0x74>
 8008162:	230c      	movs	r3, #12
 8008164:	602b      	str	r3, [r5, #0]
 8008166:	e7d6      	b.n	8008116 <_free_r+0x22>
 8008168:	6820      	ldr	r0, [r4, #0]
 800816a:	1821      	adds	r1, r4, r0
 800816c:	428b      	cmp	r3, r1
 800816e:	bf04      	itt	eq
 8008170:	6819      	ldreq	r1, [r3, #0]
 8008172:	685b      	ldreq	r3, [r3, #4]
 8008174:	6063      	str	r3, [r4, #4]
 8008176:	bf04      	itt	eq
 8008178:	1809      	addeq	r1, r1, r0
 800817a:	6021      	streq	r1, [r4, #0]
 800817c:	6054      	str	r4, [r2, #4]
 800817e:	e7ca      	b.n	8008116 <_free_r+0x22>
 8008180:	bd38      	pop	{r3, r4, r5, pc}
 8008182:	bf00      	nop
 8008184:	200007fc 	.word	0x200007fc

08008188 <malloc>:
 8008188:	4b02      	ldr	r3, [pc, #8]	@ (8008194 <malloc+0xc>)
 800818a:	4601      	mov	r1, r0
 800818c:	6818      	ldr	r0, [r3, #0]
 800818e:	f000 b825 	b.w	80081dc <_malloc_r>
 8008192:	bf00      	nop
 8008194:	2000002c 	.word	0x2000002c

08008198 <sbrk_aligned>:
 8008198:	b570      	push	{r4, r5, r6, lr}
 800819a:	4e0f      	ldr	r6, [pc, #60]	@ (80081d8 <sbrk_aligned+0x40>)
 800819c:	460c      	mov	r4, r1
 800819e:	6831      	ldr	r1, [r6, #0]
 80081a0:	4605      	mov	r5, r0
 80081a2:	b911      	cbnz	r1, 80081aa <sbrk_aligned+0x12>
 80081a4:	f000 fc62 	bl	8008a6c <_sbrk_r>
 80081a8:	6030      	str	r0, [r6, #0]
 80081aa:	4621      	mov	r1, r4
 80081ac:	4628      	mov	r0, r5
 80081ae:	f000 fc5d 	bl	8008a6c <_sbrk_r>
 80081b2:	1c43      	adds	r3, r0, #1
 80081b4:	d103      	bne.n	80081be <sbrk_aligned+0x26>
 80081b6:	f04f 34ff 	mov.w	r4, #4294967295
 80081ba:	4620      	mov	r0, r4
 80081bc:	bd70      	pop	{r4, r5, r6, pc}
 80081be:	1cc4      	adds	r4, r0, #3
 80081c0:	f024 0403 	bic.w	r4, r4, #3
 80081c4:	42a0      	cmp	r0, r4
 80081c6:	d0f8      	beq.n	80081ba <sbrk_aligned+0x22>
 80081c8:	1a21      	subs	r1, r4, r0
 80081ca:	4628      	mov	r0, r5
 80081cc:	f000 fc4e 	bl	8008a6c <_sbrk_r>
 80081d0:	3001      	adds	r0, #1
 80081d2:	d1f2      	bne.n	80081ba <sbrk_aligned+0x22>
 80081d4:	e7ef      	b.n	80081b6 <sbrk_aligned+0x1e>
 80081d6:	bf00      	nop
 80081d8:	200007f8 	.word	0x200007f8

080081dc <_malloc_r>:
 80081dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80081e0:	1ccd      	adds	r5, r1, #3
 80081e2:	f025 0503 	bic.w	r5, r5, #3
 80081e6:	3508      	adds	r5, #8
 80081e8:	2d0c      	cmp	r5, #12
 80081ea:	bf38      	it	cc
 80081ec:	250c      	movcc	r5, #12
 80081ee:	2d00      	cmp	r5, #0
 80081f0:	4606      	mov	r6, r0
 80081f2:	db01      	blt.n	80081f8 <_malloc_r+0x1c>
 80081f4:	42a9      	cmp	r1, r5
 80081f6:	d904      	bls.n	8008202 <_malloc_r+0x26>
 80081f8:	230c      	movs	r3, #12
 80081fa:	6033      	str	r3, [r6, #0]
 80081fc:	2000      	movs	r0, #0
 80081fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008202:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80082d8 <_malloc_r+0xfc>
 8008206:	f000 f869 	bl	80082dc <__malloc_lock>
 800820a:	f8d8 3000 	ldr.w	r3, [r8]
 800820e:	461c      	mov	r4, r3
 8008210:	bb44      	cbnz	r4, 8008264 <_malloc_r+0x88>
 8008212:	4629      	mov	r1, r5
 8008214:	4630      	mov	r0, r6
 8008216:	f7ff ffbf 	bl	8008198 <sbrk_aligned>
 800821a:	1c43      	adds	r3, r0, #1
 800821c:	4604      	mov	r4, r0
 800821e:	d158      	bne.n	80082d2 <_malloc_r+0xf6>
 8008220:	f8d8 4000 	ldr.w	r4, [r8]
 8008224:	4627      	mov	r7, r4
 8008226:	2f00      	cmp	r7, #0
 8008228:	d143      	bne.n	80082b2 <_malloc_r+0xd6>
 800822a:	2c00      	cmp	r4, #0
 800822c:	d04b      	beq.n	80082c6 <_malloc_r+0xea>
 800822e:	6823      	ldr	r3, [r4, #0]
 8008230:	4639      	mov	r1, r7
 8008232:	4630      	mov	r0, r6
 8008234:	eb04 0903 	add.w	r9, r4, r3
 8008238:	f000 fc18 	bl	8008a6c <_sbrk_r>
 800823c:	4581      	cmp	r9, r0
 800823e:	d142      	bne.n	80082c6 <_malloc_r+0xea>
 8008240:	6821      	ldr	r1, [r4, #0]
 8008242:	1a6d      	subs	r5, r5, r1
 8008244:	4629      	mov	r1, r5
 8008246:	4630      	mov	r0, r6
 8008248:	f7ff ffa6 	bl	8008198 <sbrk_aligned>
 800824c:	3001      	adds	r0, #1
 800824e:	d03a      	beq.n	80082c6 <_malloc_r+0xea>
 8008250:	6823      	ldr	r3, [r4, #0]
 8008252:	442b      	add	r3, r5
 8008254:	6023      	str	r3, [r4, #0]
 8008256:	f8d8 3000 	ldr.w	r3, [r8]
 800825a:	685a      	ldr	r2, [r3, #4]
 800825c:	bb62      	cbnz	r2, 80082b8 <_malloc_r+0xdc>
 800825e:	f8c8 7000 	str.w	r7, [r8]
 8008262:	e00f      	b.n	8008284 <_malloc_r+0xa8>
 8008264:	6822      	ldr	r2, [r4, #0]
 8008266:	1b52      	subs	r2, r2, r5
 8008268:	d420      	bmi.n	80082ac <_malloc_r+0xd0>
 800826a:	2a0b      	cmp	r2, #11
 800826c:	d917      	bls.n	800829e <_malloc_r+0xc2>
 800826e:	1961      	adds	r1, r4, r5
 8008270:	42a3      	cmp	r3, r4
 8008272:	6025      	str	r5, [r4, #0]
 8008274:	bf18      	it	ne
 8008276:	6059      	strne	r1, [r3, #4]
 8008278:	6863      	ldr	r3, [r4, #4]
 800827a:	bf08      	it	eq
 800827c:	f8c8 1000 	streq.w	r1, [r8]
 8008280:	5162      	str	r2, [r4, r5]
 8008282:	604b      	str	r3, [r1, #4]
 8008284:	4630      	mov	r0, r6
 8008286:	f000 f82f 	bl	80082e8 <__malloc_unlock>
 800828a:	f104 000b 	add.w	r0, r4, #11
 800828e:	1d23      	adds	r3, r4, #4
 8008290:	f020 0007 	bic.w	r0, r0, #7
 8008294:	1ac2      	subs	r2, r0, r3
 8008296:	bf1c      	itt	ne
 8008298:	1a1b      	subne	r3, r3, r0
 800829a:	50a3      	strne	r3, [r4, r2]
 800829c:	e7af      	b.n	80081fe <_malloc_r+0x22>
 800829e:	6862      	ldr	r2, [r4, #4]
 80082a0:	42a3      	cmp	r3, r4
 80082a2:	bf0c      	ite	eq
 80082a4:	f8c8 2000 	streq.w	r2, [r8]
 80082a8:	605a      	strne	r2, [r3, #4]
 80082aa:	e7eb      	b.n	8008284 <_malloc_r+0xa8>
 80082ac:	4623      	mov	r3, r4
 80082ae:	6864      	ldr	r4, [r4, #4]
 80082b0:	e7ae      	b.n	8008210 <_malloc_r+0x34>
 80082b2:	463c      	mov	r4, r7
 80082b4:	687f      	ldr	r7, [r7, #4]
 80082b6:	e7b6      	b.n	8008226 <_malloc_r+0x4a>
 80082b8:	461a      	mov	r2, r3
 80082ba:	685b      	ldr	r3, [r3, #4]
 80082bc:	42a3      	cmp	r3, r4
 80082be:	d1fb      	bne.n	80082b8 <_malloc_r+0xdc>
 80082c0:	2300      	movs	r3, #0
 80082c2:	6053      	str	r3, [r2, #4]
 80082c4:	e7de      	b.n	8008284 <_malloc_r+0xa8>
 80082c6:	230c      	movs	r3, #12
 80082c8:	6033      	str	r3, [r6, #0]
 80082ca:	4630      	mov	r0, r6
 80082cc:	f000 f80c 	bl	80082e8 <__malloc_unlock>
 80082d0:	e794      	b.n	80081fc <_malloc_r+0x20>
 80082d2:	6005      	str	r5, [r0, #0]
 80082d4:	e7d6      	b.n	8008284 <_malloc_r+0xa8>
 80082d6:	bf00      	nop
 80082d8:	200007fc 	.word	0x200007fc

080082dc <__malloc_lock>:
 80082dc:	4801      	ldr	r0, [pc, #4]	@ (80082e4 <__malloc_lock+0x8>)
 80082de:	f7ff beda 	b.w	8008096 <__retarget_lock_acquire_recursive>
 80082e2:	bf00      	nop
 80082e4:	200007f4 	.word	0x200007f4

080082e8 <__malloc_unlock>:
 80082e8:	4801      	ldr	r0, [pc, #4]	@ (80082f0 <__malloc_unlock+0x8>)
 80082ea:	f7ff bed5 	b.w	8008098 <__retarget_lock_release_recursive>
 80082ee:	bf00      	nop
 80082f0:	200007f4 	.word	0x200007f4

080082f4 <__ssputs_r>:
 80082f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80082f8:	688e      	ldr	r6, [r1, #8]
 80082fa:	461f      	mov	r7, r3
 80082fc:	42be      	cmp	r6, r7
 80082fe:	680b      	ldr	r3, [r1, #0]
 8008300:	4682      	mov	sl, r0
 8008302:	460c      	mov	r4, r1
 8008304:	4690      	mov	r8, r2
 8008306:	d82d      	bhi.n	8008364 <__ssputs_r+0x70>
 8008308:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800830c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008310:	d026      	beq.n	8008360 <__ssputs_r+0x6c>
 8008312:	6965      	ldr	r5, [r4, #20]
 8008314:	6909      	ldr	r1, [r1, #16]
 8008316:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800831a:	eba3 0901 	sub.w	r9, r3, r1
 800831e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008322:	1c7b      	adds	r3, r7, #1
 8008324:	444b      	add	r3, r9
 8008326:	106d      	asrs	r5, r5, #1
 8008328:	429d      	cmp	r5, r3
 800832a:	bf38      	it	cc
 800832c:	461d      	movcc	r5, r3
 800832e:	0553      	lsls	r3, r2, #21
 8008330:	d527      	bpl.n	8008382 <__ssputs_r+0x8e>
 8008332:	4629      	mov	r1, r5
 8008334:	f7ff ff52 	bl	80081dc <_malloc_r>
 8008338:	4606      	mov	r6, r0
 800833a:	b360      	cbz	r0, 8008396 <__ssputs_r+0xa2>
 800833c:	6921      	ldr	r1, [r4, #16]
 800833e:	464a      	mov	r2, r9
 8008340:	f7ff feab 	bl	800809a <memcpy>
 8008344:	89a3      	ldrh	r3, [r4, #12]
 8008346:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800834a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800834e:	81a3      	strh	r3, [r4, #12]
 8008350:	6126      	str	r6, [r4, #16]
 8008352:	6165      	str	r5, [r4, #20]
 8008354:	444e      	add	r6, r9
 8008356:	eba5 0509 	sub.w	r5, r5, r9
 800835a:	6026      	str	r6, [r4, #0]
 800835c:	60a5      	str	r5, [r4, #8]
 800835e:	463e      	mov	r6, r7
 8008360:	42be      	cmp	r6, r7
 8008362:	d900      	bls.n	8008366 <__ssputs_r+0x72>
 8008364:	463e      	mov	r6, r7
 8008366:	6820      	ldr	r0, [r4, #0]
 8008368:	4632      	mov	r2, r6
 800836a:	4641      	mov	r1, r8
 800836c:	f000 fb64 	bl	8008a38 <memmove>
 8008370:	68a3      	ldr	r3, [r4, #8]
 8008372:	1b9b      	subs	r3, r3, r6
 8008374:	60a3      	str	r3, [r4, #8]
 8008376:	6823      	ldr	r3, [r4, #0]
 8008378:	4433      	add	r3, r6
 800837a:	6023      	str	r3, [r4, #0]
 800837c:	2000      	movs	r0, #0
 800837e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008382:	462a      	mov	r2, r5
 8008384:	f000 fb89 	bl	8008a9a <_realloc_r>
 8008388:	4606      	mov	r6, r0
 800838a:	2800      	cmp	r0, #0
 800838c:	d1e0      	bne.n	8008350 <__ssputs_r+0x5c>
 800838e:	6921      	ldr	r1, [r4, #16]
 8008390:	4650      	mov	r0, sl
 8008392:	f7ff feaf 	bl	80080f4 <_free_r>
 8008396:	230c      	movs	r3, #12
 8008398:	f8ca 3000 	str.w	r3, [sl]
 800839c:	89a3      	ldrh	r3, [r4, #12]
 800839e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80083a2:	81a3      	strh	r3, [r4, #12]
 80083a4:	f04f 30ff 	mov.w	r0, #4294967295
 80083a8:	e7e9      	b.n	800837e <__ssputs_r+0x8a>
	...

080083ac <_svfiprintf_r>:
 80083ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083b0:	4698      	mov	r8, r3
 80083b2:	898b      	ldrh	r3, [r1, #12]
 80083b4:	061b      	lsls	r3, r3, #24
 80083b6:	b09d      	sub	sp, #116	@ 0x74
 80083b8:	4607      	mov	r7, r0
 80083ba:	460d      	mov	r5, r1
 80083bc:	4614      	mov	r4, r2
 80083be:	d510      	bpl.n	80083e2 <_svfiprintf_r+0x36>
 80083c0:	690b      	ldr	r3, [r1, #16]
 80083c2:	b973      	cbnz	r3, 80083e2 <_svfiprintf_r+0x36>
 80083c4:	2140      	movs	r1, #64	@ 0x40
 80083c6:	f7ff ff09 	bl	80081dc <_malloc_r>
 80083ca:	6028      	str	r0, [r5, #0]
 80083cc:	6128      	str	r0, [r5, #16]
 80083ce:	b930      	cbnz	r0, 80083de <_svfiprintf_r+0x32>
 80083d0:	230c      	movs	r3, #12
 80083d2:	603b      	str	r3, [r7, #0]
 80083d4:	f04f 30ff 	mov.w	r0, #4294967295
 80083d8:	b01d      	add	sp, #116	@ 0x74
 80083da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80083de:	2340      	movs	r3, #64	@ 0x40
 80083e0:	616b      	str	r3, [r5, #20]
 80083e2:	2300      	movs	r3, #0
 80083e4:	9309      	str	r3, [sp, #36]	@ 0x24
 80083e6:	2320      	movs	r3, #32
 80083e8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80083ec:	f8cd 800c 	str.w	r8, [sp, #12]
 80083f0:	2330      	movs	r3, #48	@ 0x30
 80083f2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008590 <_svfiprintf_r+0x1e4>
 80083f6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80083fa:	f04f 0901 	mov.w	r9, #1
 80083fe:	4623      	mov	r3, r4
 8008400:	469a      	mov	sl, r3
 8008402:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008406:	b10a      	cbz	r2, 800840c <_svfiprintf_r+0x60>
 8008408:	2a25      	cmp	r2, #37	@ 0x25
 800840a:	d1f9      	bne.n	8008400 <_svfiprintf_r+0x54>
 800840c:	ebba 0b04 	subs.w	fp, sl, r4
 8008410:	d00b      	beq.n	800842a <_svfiprintf_r+0x7e>
 8008412:	465b      	mov	r3, fp
 8008414:	4622      	mov	r2, r4
 8008416:	4629      	mov	r1, r5
 8008418:	4638      	mov	r0, r7
 800841a:	f7ff ff6b 	bl	80082f4 <__ssputs_r>
 800841e:	3001      	adds	r0, #1
 8008420:	f000 80a7 	beq.w	8008572 <_svfiprintf_r+0x1c6>
 8008424:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008426:	445a      	add	r2, fp
 8008428:	9209      	str	r2, [sp, #36]	@ 0x24
 800842a:	f89a 3000 	ldrb.w	r3, [sl]
 800842e:	2b00      	cmp	r3, #0
 8008430:	f000 809f 	beq.w	8008572 <_svfiprintf_r+0x1c6>
 8008434:	2300      	movs	r3, #0
 8008436:	f04f 32ff 	mov.w	r2, #4294967295
 800843a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800843e:	f10a 0a01 	add.w	sl, sl, #1
 8008442:	9304      	str	r3, [sp, #16]
 8008444:	9307      	str	r3, [sp, #28]
 8008446:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800844a:	931a      	str	r3, [sp, #104]	@ 0x68
 800844c:	4654      	mov	r4, sl
 800844e:	2205      	movs	r2, #5
 8008450:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008454:	484e      	ldr	r0, [pc, #312]	@ (8008590 <_svfiprintf_r+0x1e4>)
 8008456:	f7f7 febb 	bl	80001d0 <memchr>
 800845a:	9a04      	ldr	r2, [sp, #16]
 800845c:	b9d8      	cbnz	r0, 8008496 <_svfiprintf_r+0xea>
 800845e:	06d0      	lsls	r0, r2, #27
 8008460:	bf44      	itt	mi
 8008462:	2320      	movmi	r3, #32
 8008464:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008468:	0711      	lsls	r1, r2, #28
 800846a:	bf44      	itt	mi
 800846c:	232b      	movmi	r3, #43	@ 0x2b
 800846e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008472:	f89a 3000 	ldrb.w	r3, [sl]
 8008476:	2b2a      	cmp	r3, #42	@ 0x2a
 8008478:	d015      	beq.n	80084a6 <_svfiprintf_r+0xfa>
 800847a:	9a07      	ldr	r2, [sp, #28]
 800847c:	4654      	mov	r4, sl
 800847e:	2000      	movs	r0, #0
 8008480:	f04f 0c0a 	mov.w	ip, #10
 8008484:	4621      	mov	r1, r4
 8008486:	f811 3b01 	ldrb.w	r3, [r1], #1
 800848a:	3b30      	subs	r3, #48	@ 0x30
 800848c:	2b09      	cmp	r3, #9
 800848e:	d94b      	bls.n	8008528 <_svfiprintf_r+0x17c>
 8008490:	b1b0      	cbz	r0, 80084c0 <_svfiprintf_r+0x114>
 8008492:	9207      	str	r2, [sp, #28]
 8008494:	e014      	b.n	80084c0 <_svfiprintf_r+0x114>
 8008496:	eba0 0308 	sub.w	r3, r0, r8
 800849a:	fa09 f303 	lsl.w	r3, r9, r3
 800849e:	4313      	orrs	r3, r2
 80084a0:	9304      	str	r3, [sp, #16]
 80084a2:	46a2      	mov	sl, r4
 80084a4:	e7d2      	b.n	800844c <_svfiprintf_r+0xa0>
 80084a6:	9b03      	ldr	r3, [sp, #12]
 80084a8:	1d19      	adds	r1, r3, #4
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	9103      	str	r1, [sp, #12]
 80084ae:	2b00      	cmp	r3, #0
 80084b0:	bfbb      	ittet	lt
 80084b2:	425b      	neglt	r3, r3
 80084b4:	f042 0202 	orrlt.w	r2, r2, #2
 80084b8:	9307      	strge	r3, [sp, #28]
 80084ba:	9307      	strlt	r3, [sp, #28]
 80084bc:	bfb8      	it	lt
 80084be:	9204      	strlt	r2, [sp, #16]
 80084c0:	7823      	ldrb	r3, [r4, #0]
 80084c2:	2b2e      	cmp	r3, #46	@ 0x2e
 80084c4:	d10a      	bne.n	80084dc <_svfiprintf_r+0x130>
 80084c6:	7863      	ldrb	r3, [r4, #1]
 80084c8:	2b2a      	cmp	r3, #42	@ 0x2a
 80084ca:	d132      	bne.n	8008532 <_svfiprintf_r+0x186>
 80084cc:	9b03      	ldr	r3, [sp, #12]
 80084ce:	1d1a      	adds	r2, r3, #4
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	9203      	str	r2, [sp, #12]
 80084d4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80084d8:	3402      	adds	r4, #2
 80084da:	9305      	str	r3, [sp, #20]
 80084dc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80085a0 <_svfiprintf_r+0x1f4>
 80084e0:	7821      	ldrb	r1, [r4, #0]
 80084e2:	2203      	movs	r2, #3
 80084e4:	4650      	mov	r0, sl
 80084e6:	f7f7 fe73 	bl	80001d0 <memchr>
 80084ea:	b138      	cbz	r0, 80084fc <_svfiprintf_r+0x150>
 80084ec:	9b04      	ldr	r3, [sp, #16]
 80084ee:	eba0 000a 	sub.w	r0, r0, sl
 80084f2:	2240      	movs	r2, #64	@ 0x40
 80084f4:	4082      	lsls	r2, r0
 80084f6:	4313      	orrs	r3, r2
 80084f8:	3401      	adds	r4, #1
 80084fa:	9304      	str	r3, [sp, #16]
 80084fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008500:	4824      	ldr	r0, [pc, #144]	@ (8008594 <_svfiprintf_r+0x1e8>)
 8008502:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008506:	2206      	movs	r2, #6
 8008508:	f7f7 fe62 	bl	80001d0 <memchr>
 800850c:	2800      	cmp	r0, #0
 800850e:	d036      	beq.n	800857e <_svfiprintf_r+0x1d2>
 8008510:	4b21      	ldr	r3, [pc, #132]	@ (8008598 <_svfiprintf_r+0x1ec>)
 8008512:	bb1b      	cbnz	r3, 800855c <_svfiprintf_r+0x1b0>
 8008514:	9b03      	ldr	r3, [sp, #12]
 8008516:	3307      	adds	r3, #7
 8008518:	f023 0307 	bic.w	r3, r3, #7
 800851c:	3308      	adds	r3, #8
 800851e:	9303      	str	r3, [sp, #12]
 8008520:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008522:	4433      	add	r3, r6
 8008524:	9309      	str	r3, [sp, #36]	@ 0x24
 8008526:	e76a      	b.n	80083fe <_svfiprintf_r+0x52>
 8008528:	fb0c 3202 	mla	r2, ip, r2, r3
 800852c:	460c      	mov	r4, r1
 800852e:	2001      	movs	r0, #1
 8008530:	e7a8      	b.n	8008484 <_svfiprintf_r+0xd8>
 8008532:	2300      	movs	r3, #0
 8008534:	3401      	adds	r4, #1
 8008536:	9305      	str	r3, [sp, #20]
 8008538:	4619      	mov	r1, r3
 800853a:	f04f 0c0a 	mov.w	ip, #10
 800853e:	4620      	mov	r0, r4
 8008540:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008544:	3a30      	subs	r2, #48	@ 0x30
 8008546:	2a09      	cmp	r2, #9
 8008548:	d903      	bls.n	8008552 <_svfiprintf_r+0x1a6>
 800854a:	2b00      	cmp	r3, #0
 800854c:	d0c6      	beq.n	80084dc <_svfiprintf_r+0x130>
 800854e:	9105      	str	r1, [sp, #20]
 8008550:	e7c4      	b.n	80084dc <_svfiprintf_r+0x130>
 8008552:	fb0c 2101 	mla	r1, ip, r1, r2
 8008556:	4604      	mov	r4, r0
 8008558:	2301      	movs	r3, #1
 800855a:	e7f0      	b.n	800853e <_svfiprintf_r+0x192>
 800855c:	ab03      	add	r3, sp, #12
 800855e:	9300      	str	r3, [sp, #0]
 8008560:	462a      	mov	r2, r5
 8008562:	4b0e      	ldr	r3, [pc, #56]	@ (800859c <_svfiprintf_r+0x1f0>)
 8008564:	a904      	add	r1, sp, #16
 8008566:	4638      	mov	r0, r7
 8008568:	f3af 8000 	nop.w
 800856c:	1c42      	adds	r2, r0, #1
 800856e:	4606      	mov	r6, r0
 8008570:	d1d6      	bne.n	8008520 <_svfiprintf_r+0x174>
 8008572:	89ab      	ldrh	r3, [r5, #12]
 8008574:	065b      	lsls	r3, r3, #25
 8008576:	f53f af2d 	bmi.w	80083d4 <_svfiprintf_r+0x28>
 800857a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800857c:	e72c      	b.n	80083d8 <_svfiprintf_r+0x2c>
 800857e:	ab03      	add	r3, sp, #12
 8008580:	9300      	str	r3, [sp, #0]
 8008582:	462a      	mov	r2, r5
 8008584:	4b05      	ldr	r3, [pc, #20]	@ (800859c <_svfiprintf_r+0x1f0>)
 8008586:	a904      	add	r1, sp, #16
 8008588:	4638      	mov	r0, r7
 800858a:	f000 f879 	bl	8008680 <_printf_i>
 800858e:	e7ed      	b.n	800856c <_svfiprintf_r+0x1c0>
 8008590:	080097c7 	.word	0x080097c7
 8008594:	080097d1 	.word	0x080097d1
 8008598:	00000000 	.word	0x00000000
 800859c:	080082f5 	.word	0x080082f5
 80085a0:	080097cd 	.word	0x080097cd

080085a4 <_printf_common>:
 80085a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80085a8:	4616      	mov	r6, r2
 80085aa:	4698      	mov	r8, r3
 80085ac:	688a      	ldr	r2, [r1, #8]
 80085ae:	690b      	ldr	r3, [r1, #16]
 80085b0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80085b4:	4293      	cmp	r3, r2
 80085b6:	bfb8      	it	lt
 80085b8:	4613      	movlt	r3, r2
 80085ba:	6033      	str	r3, [r6, #0]
 80085bc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80085c0:	4607      	mov	r7, r0
 80085c2:	460c      	mov	r4, r1
 80085c4:	b10a      	cbz	r2, 80085ca <_printf_common+0x26>
 80085c6:	3301      	adds	r3, #1
 80085c8:	6033      	str	r3, [r6, #0]
 80085ca:	6823      	ldr	r3, [r4, #0]
 80085cc:	0699      	lsls	r1, r3, #26
 80085ce:	bf42      	ittt	mi
 80085d0:	6833      	ldrmi	r3, [r6, #0]
 80085d2:	3302      	addmi	r3, #2
 80085d4:	6033      	strmi	r3, [r6, #0]
 80085d6:	6825      	ldr	r5, [r4, #0]
 80085d8:	f015 0506 	ands.w	r5, r5, #6
 80085dc:	d106      	bne.n	80085ec <_printf_common+0x48>
 80085de:	f104 0a19 	add.w	sl, r4, #25
 80085e2:	68e3      	ldr	r3, [r4, #12]
 80085e4:	6832      	ldr	r2, [r6, #0]
 80085e6:	1a9b      	subs	r3, r3, r2
 80085e8:	42ab      	cmp	r3, r5
 80085ea:	dc26      	bgt.n	800863a <_printf_common+0x96>
 80085ec:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80085f0:	6822      	ldr	r2, [r4, #0]
 80085f2:	3b00      	subs	r3, #0
 80085f4:	bf18      	it	ne
 80085f6:	2301      	movne	r3, #1
 80085f8:	0692      	lsls	r2, r2, #26
 80085fa:	d42b      	bmi.n	8008654 <_printf_common+0xb0>
 80085fc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008600:	4641      	mov	r1, r8
 8008602:	4638      	mov	r0, r7
 8008604:	47c8      	blx	r9
 8008606:	3001      	adds	r0, #1
 8008608:	d01e      	beq.n	8008648 <_printf_common+0xa4>
 800860a:	6823      	ldr	r3, [r4, #0]
 800860c:	6922      	ldr	r2, [r4, #16]
 800860e:	f003 0306 	and.w	r3, r3, #6
 8008612:	2b04      	cmp	r3, #4
 8008614:	bf02      	ittt	eq
 8008616:	68e5      	ldreq	r5, [r4, #12]
 8008618:	6833      	ldreq	r3, [r6, #0]
 800861a:	1aed      	subeq	r5, r5, r3
 800861c:	68a3      	ldr	r3, [r4, #8]
 800861e:	bf0c      	ite	eq
 8008620:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008624:	2500      	movne	r5, #0
 8008626:	4293      	cmp	r3, r2
 8008628:	bfc4      	itt	gt
 800862a:	1a9b      	subgt	r3, r3, r2
 800862c:	18ed      	addgt	r5, r5, r3
 800862e:	2600      	movs	r6, #0
 8008630:	341a      	adds	r4, #26
 8008632:	42b5      	cmp	r5, r6
 8008634:	d11a      	bne.n	800866c <_printf_common+0xc8>
 8008636:	2000      	movs	r0, #0
 8008638:	e008      	b.n	800864c <_printf_common+0xa8>
 800863a:	2301      	movs	r3, #1
 800863c:	4652      	mov	r2, sl
 800863e:	4641      	mov	r1, r8
 8008640:	4638      	mov	r0, r7
 8008642:	47c8      	blx	r9
 8008644:	3001      	adds	r0, #1
 8008646:	d103      	bne.n	8008650 <_printf_common+0xac>
 8008648:	f04f 30ff 	mov.w	r0, #4294967295
 800864c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008650:	3501      	adds	r5, #1
 8008652:	e7c6      	b.n	80085e2 <_printf_common+0x3e>
 8008654:	18e1      	adds	r1, r4, r3
 8008656:	1c5a      	adds	r2, r3, #1
 8008658:	2030      	movs	r0, #48	@ 0x30
 800865a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800865e:	4422      	add	r2, r4
 8008660:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008664:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008668:	3302      	adds	r3, #2
 800866a:	e7c7      	b.n	80085fc <_printf_common+0x58>
 800866c:	2301      	movs	r3, #1
 800866e:	4622      	mov	r2, r4
 8008670:	4641      	mov	r1, r8
 8008672:	4638      	mov	r0, r7
 8008674:	47c8      	blx	r9
 8008676:	3001      	adds	r0, #1
 8008678:	d0e6      	beq.n	8008648 <_printf_common+0xa4>
 800867a:	3601      	adds	r6, #1
 800867c:	e7d9      	b.n	8008632 <_printf_common+0x8e>
	...

08008680 <_printf_i>:
 8008680:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008684:	7e0f      	ldrb	r7, [r1, #24]
 8008686:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008688:	2f78      	cmp	r7, #120	@ 0x78
 800868a:	4691      	mov	r9, r2
 800868c:	4680      	mov	r8, r0
 800868e:	460c      	mov	r4, r1
 8008690:	469a      	mov	sl, r3
 8008692:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008696:	d807      	bhi.n	80086a8 <_printf_i+0x28>
 8008698:	2f62      	cmp	r7, #98	@ 0x62
 800869a:	d80a      	bhi.n	80086b2 <_printf_i+0x32>
 800869c:	2f00      	cmp	r7, #0
 800869e:	f000 80d1 	beq.w	8008844 <_printf_i+0x1c4>
 80086a2:	2f58      	cmp	r7, #88	@ 0x58
 80086a4:	f000 80b8 	beq.w	8008818 <_printf_i+0x198>
 80086a8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80086ac:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80086b0:	e03a      	b.n	8008728 <_printf_i+0xa8>
 80086b2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80086b6:	2b15      	cmp	r3, #21
 80086b8:	d8f6      	bhi.n	80086a8 <_printf_i+0x28>
 80086ba:	a101      	add	r1, pc, #4	@ (adr r1, 80086c0 <_printf_i+0x40>)
 80086bc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80086c0:	08008719 	.word	0x08008719
 80086c4:	0800872d 	.word	0x0800872d
 80086c8:	080086a9 	.word	0x080086a9
 80086cc:	080086a9 	.word	0x080086a9
 80086d0:	080086a9 	.word	0x080086a9
 80086d4:	080086a9 	.word	0x080086a9
 80086d8:	0800872d 	.word	0x0800872d
 80086dc:	080086a9 	.word	0x080086a9
 80086e0:	080086a9 	.word	0x080086a9
 80086e4:	080086a9 	.word	0x080086a9
 80086e8:	080086a9 	.word	0x080086a9
 80086ec:	0800882b 	.word	0x0800882b
 80086f0:	08008757 	.word	0x08008757
 80086f4:	080087e5 	.word	0x080087e5
 80086f8:	080086a9 	.word	0x080086a9
 80086fc:	080086a9 	.word	0x080086a9
 8008700:	0800884d 	.word	0x0800884d
 8008704:	080086a9 	.word	0x080086a9
 8008708:	08008757 	.word	0x08008757
 800870c:	080086a9 	.word	0x080086a9
 8008710:	080086a9 	.word	0x080086a9
 8008714:	080087ed 	.word	0x080087ed
 8008718:	6833      	ldr	r3, [r6, #0]
 800871a:	1d1a      	adds	r2, r3, #4
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	6032      	str	r2, [r6, #0]
 8008720:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008724:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008728:	2301      	movs	r3, #1
 800872a:	e09c      	b.n	8008866 <_printf_i+0x1e6>
 800872c:	6833      	ldr	r3, [r6, #0]
 800872e:	6820      	ldr	r0, [r4, #0]
 8008730:	1d19      	adds	r1, r3, #4
 8008732:	6031      	str	r1, [r6, #0]
 8008734:	0606      	lsls	r6, r0, #24
 8008736:	d501      	bpl.n	800873c <_printf_i+0xbc>
 8008738:	681d      	ldr	r5, [r3, #0]
 800873a:	e003      	b.n	8008744 <_printf_i+0xc4>
 800873c:	0645      	lsls	r5, r0, #25
 800873e:	d5fb      	bpl.n	8008738 <_printf_i+0xb8>
 8008740:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008744:	2d00      	cmp	r5, #0
 8008746:	da03      	bge.n	8008750 <_printf_i+0xd0>
 8008748:	232d      	movs	r3, #45	@ 0x2d
 800874a:	426d      	negs	r5, r5
 800874c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008750:	4858      	ldr	r0, [pc, #352]	@ (80088b4 <_printf_i+0x234>)
 8008752:	230a      	movs	r3, #10
 8008754:	e011      	b.n	800877a <_printf_i+0xfa>
 8008756:	6821      	ldr	r1, [r4, #0]
 8008758:	6833      	ldr	r3, [r6, #0]
 800875a:	0608      	lsls	r0, r1, #24
 800875c:	f853 5b04 	ldr.w	r5, [r3], #4
 8008760:	d402      	bmi.n	8008768 <_printf_i+0xe8>
 8008762:	0649      	lsls	r1, r1, #25
 8008764:	bf48      	it	mi
 8008766:	b2ad      	uxthmi	r5, r5
 8008768:	2f6f      	cmp	r7, #111	@ 0x6f
 800876a:	4852      	ldr	r0, [pc, #328]	@ (80088b4 <_printf_i+0x234>)
 800876c:	6033      	str	r3, [r6, #0]
 800876e:	bf14      	ite	ne
 8008770:	230a      	movne	r3, #10
 8008772:	2308      	moveq	r3, #8
 8008774:	2100      	movs	r1, #0
 8008776:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800877a:	6866      	ldr	r6, [r4, #4]
 800877c:	60a6      	str	r6, [r4, #8]
 800877e:	2e00      	cmp	r6, #0
 8008780:	db05      	blt.n	800878e <_printf_i+0x10e>
 8008782:	6821      	ldr	r1, [r4, #0]
 8008784:	432e      	orrs	r6, r5
 8008786:	f021 0104 	bic.w	r1, r1, #4
 800878a:	6021      	str	r1, [r4, #0]
 800878c:	d04b      	beq.n	8008826 <_printf_i+0x1a6>
 800878e:	4616      	mov	r6, r2
 8008790:	fbb5 f1f3 	udiv	r1, r5, r3
 8008794:	fb03 5711 	mls	r7, r3, r1, r5
 8008798:	5dc7      	ldrb	r7, [r0, r7]
 800879a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800879e:	462f      	mov	r7, r5
 80087a0:	42bb      	cmp	r3, r7
 80087a2:	460d      	mov	r5, r1
 80087a4:	d9f4      	bls.n	8008790 <_printf_i+0x110>
 80087a6:	2b08      	cmp	r3, #8
 80087a8:	d10b      	bne.n	80087c2 <_printf_i+0x142>
 80087aa:	6823      	ldr	r3, [r4, #0]
 80087ac:	07df      	lsls	r7, r3, #31
 80087ae:	d508      	bpl.n	80087c2 <_printf_i+0x142>
 80087b0:	6923      	ldr	r3, [r4, #16]
 80087b2:	6861      	ldr	r1, [r4, #4]
 80087b4:	4299      	cmp	r1, r3
 80087b6:	bfde      	ittt	le
 80087b8:	2330      	movle	r3, #48	@ 0x30
 80087ba:	f806 3c01 	strble.w	r3, [r6, #-1]
 80087be:	f106 36ff 	addle.w	r6, r6, #4294967295
 80087c2:	1b92      	subs	r2, r2, r6
 80087c4:	6122      	str	r2, [r4, #16]
 80087c6:	f8cd a000 	str.w	sl, [sp]
 80087ca:	464b      	mov	r3, r9
 80087cc:	aa03      	add	r2, sp, #12
 80087ce:	4621      	mov	r1, r4
 80087d0:	4640      	mov	r0, r8
 80087d2:	f7ff fee7 	bl	80085a4 <_printf_common>
 80087d6:	3001      	adds	r0, #1
 80087d8:	d14a      	bne.n	8008870 <_printf_i+0x1f0>
 80087da:	f04f 30ff 	mov.w	r0, #4294967295
 80087de:	b004      	add	sp, #16
 80087e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80087e4:	6823      	ldr	r3, [r4, #0]
 80087e6:	f043 0320 	orr.w	r3, r3, #32
 80087ea:	6023      	str	r3, [r4, #0]
 80087ec:	4832      	ldr	r0, [pc, #200]	@ (80088b8 <_printf_i+0x238>)
 80087ee:	2778      	movs	r7, #120	@ 0x78
 80087f0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80087f4:	6823      	ldr	r3, [r4, #0]
 80087f6:	6831      	ldr	r1, [r6, #0]
 80087f8:	061f      	lsls	r7, r3, #24
 80087fa:	f851 5b04 	ldr.w	r5, [r1], #4
 80087fe:	d402      	bmi.n	8008806 <_printf_i+0x186>
 8008800:	065f      	lsls	r7, r3, #25
 8008802:	bf48      	it	mi
 8008804:	b2ad      	uxthmi	r5, r5
 8008806:	6031      	str	r1, [r6, #0]
 8008808:	07d9      	lsls	r1, r3, #31
 800880a:	bf44      	itt	mi
 800880c:	f043 0320 	orrmi.w	r3, r3, #32
 8008810:	6023      	strmi	r3, [r4, #0]
 8008812:	b11d      	cbz	r5, 800881c <_printf_i+0x19c>
 8008814:	2310      	movs	r3, #16
 8008816:	e7ad      	b.n	8008774 <_printf_i+0xf4>
 8008818:	4826      	ldr	r0, [pc, #152]	@ (80088b4 <_printf_i+0x234>)
 800881a:	e7e9      	b.n	80087f0 <_printf_i+0x170>
 800881c:	6823      	ldr	r3, [r4, #0]
 800881e:	f023 0320 	bic.w	r3, r3, #32
 8008822:	6023      	str	r3, [r4, #0]
 8008824:	e7f6      	b.n	8008814 <_printf_i+0x194>
 8008826:	4616      	mov	r6, r2
 8008828:	e7bd      	b.n	80087a6 <_printf_i+0x126>
 800882a:	6833      	ldr	r3, [r6, #0]
 800882c:	6825      	ldr	r5, [r4, #0]
 800882e:	6961      	ldr	r1, [r4, #20]
 8008830:	1d18      	adds	r0, r3, #4
 8008832:	6030      	str	r0, [r6, #0]
 8008834:	062e      	lsls	r6, r5, #24
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	d501      	bpl.n	800883e <_printf_i+0x1be>
 800883a:	6019      	str	r1, [r3, #0]
 800883c:	e002      	b.n	8008844 <_printf_i+0x1c4>
 800883e:	0668      	lsls	r0, r5, #25
 8008840:	d5fb      	bpl.n	800883a <_printf_i+0x1ba>
 8008842:	8019      	strh	r1, [r3, #0]
 8008844:	2300      	movs	r3, #0
 8008846:	6123      	str	r3, [r4, #16]
 8008848:	4616      	mov	r6, r2
 800884a:	e7bc      	b.n	80087c6 <_printf_i+0x146>
 800884c:	6833      	ldr	r3, [r6, #0]
 800884e:	1d1a      	adds	r2, r3, #4
 8008850:	6032      	str	r2, [r6, #0]
 8008852:	681e      	ldr	r6, [r3, #0]
 8008854:	6862      	ldr	r2, [r4, #4]
 8008856:	2100      	movs	r1, #0
 8008858:	4630      	mov	r0, r6
 800885a:	f7f7 fcb9 	bl	80001d0 <memchr>
 800885e:	b108      	cbz	r0, 8008864 <_printf_i+0x1e4>
 8008860:	1b80      	subs	r0, r0, r6
 8008862:	6060      	str	r0, [r4, #4]
 8008864:	6863      	ldr	r3, [r4, #4]
 8008866:	6123      	str	r3, [r4, #16]
 8008868:	2300      	movs	r3, #0
 800886a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800886e:	e7aa      	b.n	80087c6 <_printf_i+0x146>
 8008870:	6923      	ldr	r3, [r4, #16]
 8008872:	4632      	mov	r2, r6
 8008874:	4649      	mov	r1, r9
 8008876:	4640      	mov	r0, r8
 8008878:	47d0      	blx	sl
 800887a:	3001      	adds	r0, #1
 800887c:	d0ad      	beq.n	80087da <_printf_i+0x15a>
 800887e:	6823      	ldr	r3, [r4, #0]
 8008880:	079b      	lsls	r3, r3, #30
 8008882:	d413      	bmi.n	80088ac <_printf_i+0x22c>
 8008884:	68e0      	ldr	r0, [r4, #12]
 8008886:	9b03      	ldr	r3, [sp, #12]
 8008888:	4298      	cmp	r0, r3
 800888a:	bfb8      	it	lt
 800888c:	4618      	movlt	r0, r3
 800888e:	e7a6      	b.n	80087de <_printf_i+0x15e>
 8008890:	2301      	movs	r3, #1
 8008892:	4632      	mov	r2, r6
 8008894:	4649      	mov	r1, r9
 8008896:	4640      	mov	r0, r8
 8008898:	47d0      	blx	sl
 800889a:	3001      	adds	r0, #1
 800889c:	d09d      	beq.n	80087da <_printf_i+0x15a>
 800889e:	3501      	adds	r5, #1
 80088a0:	68e3      	ldr	r3, [r4, #12]
 80088a2:	9903      	ldr	r1, [sp, #12]
 80088a4:	1a5b      	subs	r3, r3, r1
 80088a6:	42ab      	cmp	r3, r5
 80088a8:	dcf2      	bgt.n	8008890 <_printf_i+0x210>
 80088aa:	e7eb      	b.n	8008884 <_printf_i+0x204>
 80088ac:	2500      	movs	r5, #0
 80088ae:	f104 0619 	add.w	r6, r4, #25
 80088b2:	e7f5      	b.n	80088a0 <_printf_i+0x220>
 80088b4:	080097d8 	.word	0x080097d8
 80088b8:	080097e9 	.word	0x080097e9

080088bc <__sflush_r>:
 80088bc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80088c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80088c4:	0716      	lsls	r6, r2, #28
 80088c6:	4605      	mov	r5, r0
 80088c8:	460c      	mov	r4, r1
 80088ca:	d454      	bmi.n	8008976 <__sflush_r+0xba>
 80088cc:	684b      	ldr	r3, [r1, #4]
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	dc02      	bgt.n	80088d8 <__sflush_r+0x1c>
 80088d2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80088d4:	2b00      	cmp	r3, #0
 80088d6:	dd48      	ble.n	800896a <__sflush_r+0xae>
 80088d8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80088da:	2e00      	cmp	r6, #0
 80088dc:	d045      	beq.n	800896a <__sflush_r+0xae>
 80088de:	2300      	movs	r3, #0
 80088e0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80088e4:	682f      	ldr	r7, [r5, #0]
 80088e6:	6a21      	ldr	r1, [r4, #32]
 80088e8:	602b      	str	r3, [r5, #0]
 80088ea:	d030      	beq.n	800894e <__sflush_r+0x92>
 80088ec:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80088ee:	89a3      	ldrh	r3, [r4, #12]
 80088f0:	0759      	lsls	r1, r3, #29
 80088f2:	d505      	bpl.n	8008900 <__sflush_r+0x44>
 80088f4:	6863      	ldr	r3, [r4, #4]
 80088f6:	1ad2      	subs	r2, r2, r3
 80088f8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80088fa:	b10b      	cbz	r3, 8008900 <__sflush_r+0x44>
 80088fc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80088fe:	1ad2      	subs	r2, r2, r3
 8008900:	2300      	movs	r3, #0
 8008902:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008904:	6a21      	ldr	r1, [r4, #32]
 8008906:	4628      	mov	r0, r5
 8008908:	47b0      	blx	r6
 800890a:	1c43      	adds	r3, r0, #1
 800890c:	89a3      	ldrh	r3, [r4, #12]
 800890e:	d106      	bne.n	800891e <__sflush_r+0x62>
 8008910:	6829      	ldr	r1, [r5, #0]
 8008912:	291d      	cmp	r1, #29
 8008914:	d82b      	bhi.n	800896e <__sflush_r+0xb2>
 8008916:	4a2a      	ldr	r2, [pc, #168]	@ (80089c0 <__sflush_r+0x104>)
 8008918:	40ca      	lsrs	r2, r1
 800891a:	07d6      	lsls	r6, r2, #31
 800891c:	d527      	bpl.n	800896e <__sflush_r+0xb2>
 800891e:	2200      	movs	r2, #0
 8008920:	6062      	str	r2, [r4, #4]
 8008922:	04d9      	lsls	r1, r3, #19
 8008924:	6922      	ldr	r2, [r4, #16]
 8008926:	6022      	str	r2, [r4, #0]
 8008928:	d504      	bpl.n	8008934 <__sflush_r+0x78>
 800892a:	1c42      	adds	r2, r0, #1
 800892c:	d101      	bne.n	8008932 <__sflush_r+0x76>
 800892e:	682b      	ldr	r3, [r5, #0]
 8008930:	b903      	cbnz	r3, 8008934 <__sflush_r+0x78>
 8008932:	6560      	str	r0, [r4, #84]	@ 0x54
 8008934:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008936:	602f      	str	r7, [r5, #0]
 8008938:	b1b9      	cbz	r1, 800896a <__sflush_r+0xae>
 800893a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800893e:	4299      	cmp	r1, r3
 8008940:	d002      	beq.n	8008948 <__sflush_r+0x8c>
 8008942:	4628      	mov	r0, r5
 8008944:	f7ff fbd6 	bl	80080f4 <_free_r>
 8008948:	2300      	movs	r3, #0
 800894a:	6363      	str	r3, [r4, #52]	@ 0x34
 800894c:	e00d      	b.n	800896a <__sflush_r+0xae>
 800894e:	2301      	movs	r3, #1
 8008950:	4628      	mov	r0, r5
 8008952:	47b0      	blx	r6
 8008954:	4602      	mov	r2, r0
 8008956:	1c50      	adds	r0, r2, #1
 8008958:	d1c9      	bne.n	80088ee <__sflush_r+0x32>
 800895a:	682b      	ldr	r3, [r5, #0]
 800895c:	2b00      	cmp	r3, #0
 800895e:	d0c6      	beq.n	80088ee <__sflush_r+0x32>
 8008960:	2b1d      	cmp	r3, #29
 8008962:	d001      	beq.n	8008968 <__sflush_r+0xac>
 8008964:	2b16      	cmp	r3, #22
 8008966:	d11e      	bne.n	80089a6 <__sflush_r+0xea>
 8008968:	602f      	str	r7, [r5, #0]
 800896a:	2000      	movs	r0, #0
 800896c:	e022      	b.n	80089b4 <__sflush_r+0xf8>
 800896e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008972:	b21b      	sxth	r3, r3
 8008974:	e01b      	b.n	80089ae <__sflush_r+0xf2>
 8008976:	690f      	ldr	r7, [r1, #16]
 8008978:	2f00      	cmp	r7, #0
 800897a:	d0f6      	beq.n	800896a <__sflush_r+0xae>
 800897c:	0793      	lsls	r3, r2, #30
 800897e:	680e      	ldr	r6, [r1, #0]
 8008980:	bf08      	it	eq
 8008982:	694b      	ldreq	r3, [r1, #20]
 8008984:	600f      	str	r7, [r1, #0]
 8008986:	bf18      	it	ne
 8008988:	2300      	movne	r3, #0
 800898a:	eba6 0807 	sub.w	r8, r6, r7
 800898e:	608b      	str	r3, [r1, #8]
 8008990:	f1b8 0f00 	cmp.w	r8, #0
 8008994:	dde9      	ble.n	800896a <__sflush_r+0xae>
 8008996:	6a21      	ldr	r1, [r4, #32]
 8008998:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800899a:	4643      	mov	r3, r8
 800899c:	463a      	mov	r2, r7
 800899e:	4628      	mov	r0, r5
 80089a0:	47b0      	blx	r6
 80089a2:	2800      	cmp	r0, #0
 80089a4:	dc08      	bgt.n	80089b8 <__sflush_r+0xfc>
 80089a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80089aa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80089ae:	81a3      	strh	r3, [r4, #12]
 80089b0:	f04f 30ff 	mov.w	r0, #4294967295
 80089b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80089b8:	4407      	add	r7, r0
 80089ba:	eba8 0800 	sub.w	r8, r8, r0
 80089be:	e7e7      	b.n	8008990 <__sflush_r+0xd4>
 80089c0:	20400001 	.word	0x20400001

080089c4 <_fflush_r>:
 80089c4:	b538      	push	{r3, r4, r5, lr}
 80089c6:	690b      	ldr	r3, [r1, #16]
 80089c8:	4605      	mov	r5, r0
 80089ca:	460c      	mov	r4, r1
 80089cc:	b913      	cbnz	r3, 80089d4 <_fflush_r+0x10>
 80089ce:	2500      	movs	r5, #0
 80089d0:	4628      	mov	r0, r5
 80089d2:	bd38      	pop	{r3, r4, r5, pc}
 80089d4:	b118      	cbz	r0, 80089de <_fflush_r+0x1a>
 80089d6:	6a03      	ldr	r3, [r0, #32]
 80089d8:	b90b      	cbnz	r3, 80089de <_fflush_r+0x1a>
 80089da:	f7ff fa33 	bl	8007e44 <__sinit>
 80089de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	d0f3      	beq.n	80089ce <_fflush_r+0xa>
 80089e6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80089e8:	07d0      	lsls	r0, r2, #31
 80089ea:	d404      	bmi.n	80089f6 <_fflush_r+0x32>
 80089ec:	0599      	lsls	r1, r3, #22
 80089ee:	d402      	bmi.n	80089f6 <_fflush_r+0x32>
 80089f0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80089f2:	f7ff fb50 	bl	8008096 <__retarget_lock_acquire_recursive>
 80089f6:	4628      	mov	r0, r5
 80089f8:	4621      	mov	r1, r4
 80089fa:	f7ff ff5f 	bl	80088bc <__sflush_r>
 80089fe:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008a00:	07da      	lsls	r2, r3, #31
 8008a02:	4605      	mov	r5, r0
 8008a04:	d4e4      	bmi.n	80089d0 <_fflush_r+0xc>
 8008a06:	89a3      	ldrh	r3, [r4, #12]
 8008a08:	059b      	lsls	r3, r3, #22
 8008a0a:	d4e1      	bmi.n	80089d0 <_fflush_r+0xc>
 8008a0c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008a0e:	f7ff fb43 	bl	8008098 <__retarget_lock_release_recursive>
 8008a12:	e7dd      	b.n	80089d0 <_fflush_r+0xc>

08008a14 <fiprintf>:
 8008a14:	b40e      	push	{r1, r2, r3}
 8008a16:	b503      	push	{r0, r1, lr}
 8008a18:	4601      	mov	r1, r0
 8008a1a:	ab03      	add	r3, sp, #12
 8008a1c:	4805      	ldr	r0, [pc, #20]	@ (8008a34 <fiprintf+0x20>)
 8008a1e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008a22:	6800      	ldr	r0, [r0, #0]
 8008a24:	9301      	str	r3, [sp, #4]
 8008a26:	f000 f88f 	bl	8008b48 <_vfiprintf_r>
 8008a2a:	b002      	add	sp, #8
 8008a2c:	f85d eb04 	ldr.w	lr, [sp], #4
 8008a30:	b003      	add	sp, #12
 8008a32:	4770      	bx	lr
 8008a34:	2000002c 	.word	0x2000002c

08008a38 <memmove>:
 8008a38:	4288      	cmp	r0, r1
 8008a3a:	b510      	push	{r4, lr}
 8008a3c:	eb01 0402 	add.w	r4, r1, r2
 8008a40:	d902      	bls.n	8008a48 <memmove+0x10>
 8008a42:	4284      	cmp	r4, r0
 8008a44:	4623      	mov	r3, r4
 8008a46:	d807      	bhi.n	8008a58 <memmove+0x20>
 8008a48:	1e43      	subs	r3, r0, #1
 8008a4a:	42a1      	cmp	r1, r4
 8008a4c:	d008      	beq.n	8008a60 <memmove+0x28>
 8008a4e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008a52:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008a56:	e7f8      	b.n	8008a4a <memmove+0x12>
 8008a58:	4402      	add	r2, r0
 8008a5a:	4601      	mov	r1, r0
 8008a5c:	428a      	cmp	r2, r1
 8008a5e:	d100      	bne.n	8008a62 <memmove+0x2a>
 8008a60:	bd10      	pop	{r4, pc}
 8008a62:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008a66:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008a6a:	e7f7      	b.n	8008a5c <memmove+0x24>

08008a6c <_sbrk_r>:
 8008a6c:	b538      	push	{r3, r4, r5, lr}
 8008a6e:	4d06      	ldr	r5, [pc, #24]	@ (8008a88 <_sbrk_r+0x1c>)
 8008a70:	2300      	movs	r3, #0
 8008a72:	4604      	mov	r4, r0
 8008a74:	4608      	mov	r0, r1
 8008a76:	602b      	str	r3, [r5, #0]
 8008a78:	f7f9 f85e 	bl	8001b38 <_sbrk>
 8008a7c:	1c43      	adds	r3, r0, #1
 8008a7e:	d102      	bne.n	8008a86 <_sbrk_r+0x1a>
 8008a80:	682b      	ldr	r3, [r5, #0]
 8008a82:	b103      	cbz	r3, 8008a86 <_sbrk_r+0x1a>
 8008a84:	6023      	str	r3, [r4, #0]
 8008a86:	bd38      	pop	{r3, r4, r5, pc}
 8008a88:	200007f0 	.word	0x200007f0

08008a8c <abort>:
 8008a8c:	b508      	push	{r3, lr}
 8008a8e:	2006      	movs	r0, #6
 8008a90:	f000 fa2e 	bl	8008ef0 <raise>
 8008a94:	2001      	movs	r0, #1
 8008a96:	f7f8 ffd6 	bl	8001a46 <_exit>

08008a9a <_realloc_r>:
 8008a9a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008a9e:	4607      	mov	r7, r0
 8008aa0:	4614      	mov	r4, r2
 8008aa2:	460d      	mov	r5, r1
 8008aa4:	b921      	cbnz	r1, 8008ab0 <_realloc_r+0x16>
 8008aa6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008aaa:	4611      	mov	r1, r2
 8008aac:	f7ff bb96 	b.w	80081dc <_malloc_r>
 8008ab0:	b92a      	cbnz	r2, 8008abe <_realloc_r+0x24>
 8008ab2:	f7ff fb1f 	bl	80080f4 <_free_r>
 8008ab6:	4625      	mov	r5, r4
 8008ab8:	4628      	mov	r0, r5
 8008aba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008abe:	f000 fa33 	bl	8008f28 <_malloc_usable_size_r>
 8008ac2:	4284      	cmp	r4, r0
 8008ac4:	4606      	mov	r6, r0
 8008ac6:	d802      	bhi.n	8008ace <_realloc_r+0x34>
 8008ac8:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008acc:	d8f4      	bhi.n	8008ab8 <_realloc_r+0x1e>
 8008ace:	4621      	mov	r1, r4
 8008ad0:	4638      	mov	r0, r7
 8008ad2:	f7ff fb83 	bl	80081dc <_malloc_r>
 8008ad6:	4680      	mov	r8, r0
 8008ad8:	b908      	cbnz	r0, 8008ade <_realloc_r+0x44>
 8008ada:	4645      	mov	r5, r8
 8008adc:	e7ec      	b.n	8008ab8 <_realloc_r+0x1e>
 8008ade:	42b4      	cmp	r4, r6
 8008ae0:	4622      	mov	r2, r4
 8008ae2:	4629      	mov	r1, r5
 8008ae4:	bf28      	it	cs
 8008ae6:	4632      	movcs	r2, r6
 8008ae8:	f7ff fad7 	bl	800809a <memcpy>
 8008aec:	4629      	mov	r1, r5
 8008aee:	4638      	mov	r0, r7
 8008af0:	f7ff fb00 	bl	80080f4 <_free_r>
 8008af4:	e7f1      	b.n	8008ada <_realloc_r+0x40>

08008af6 <__sfputc_r>:
 8008af6:	6893      	ldr	r3, [r2, #8]
 8008af8:	3b01      	subs	r3, #1
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	b410      	push	{r4}
 8008afe:	6093      	str	r3, [r2, #8]
 8008b00:	da08      	bge.n	8008b14 <__sfputc_r+0x1e>
 8008b02:	6994      	ldr	r4, [r2, #24]
 8008b04:	42a3      	cmp	r3, r4
 8008b06:	db01      	blt.n	8008b0c <__sfputc_r+0x16>
 8008b08:	290a      	cmp	r1, #10
 8008b0a:	d103      	bne.n	8008b14 <__sfputc_r+0x1e>
 8008b0c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008b10:	f000 b932 	b.w	8008d78 <__swbuf_r>
 8008b14:	6813      	ldr	r3, [r2, #0]
 8008b16:	1c58      	adds	r0, r3, #1
 8008b18:	6010      	str	r0, [r2, #0]
 8008b1a:	7019      	strb	r1, [r3, #0]
 8008b1c:	4608      	mov	r0, r1
 8008b1e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008b22:	4770      	bx	lr

08008b24 <__sfputs_r>:
 8008b24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b26:	4606      	mov	r6, r0
 8008b28:	460f      	mov	r7, r1
 8008b2a:	4614      	mov	r4, r2
 8008b2c:	18d5      	adds	r5, r2, r3
 8008b2e:	42ac      	cmp	r4, r5
 8008b30:	d101      	bne.n	8008b36 <__sfputs_r+0x12>
 8008b32:	2000      	movs	r0, #0
 8008b34:	e007      	b.n	8008b46 <__sfputs_r+0x22>
 8008b36:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008b3a:	463a      	mov	r2, r7
 8008b3c:	4630      	mov	r0, r6
 8008b3e:	f7ff ffda 	bl	8008af6 <__sfputc_r>
 8008b42:	1c43      	adds	r3, r0, #1
 8008b44:	d1f3      	bne.n	8008b2e <__sfputs_r+0xa>
 8008b46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008b48 <_vfiprintf_r>:
 8008b48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b4c:	460d      	mov	r5, r1
 8008b4e:	b09d      	sub	sp, #116	@ 0x74
 8008b50:	4614      	mov	r4, r2
 8008b52:	4698      	mov	r8, r3
 8008b54:	4606      	mov	r6, r0
 8008b56:	b118      	cbz	r0, 8008b60 <_vfiprintf_r+0x18>
 8008b58:	6a03      	ldr	r3, [r0, #32]
 8008b5a:	b90b      	cbnz	r3, 8008b60 <_vfiprintf_r+0x18>
 8008b5c:	f7ff f972 	bl	8007e44 <__sinit>
 8008b60:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008b62:	07d9      	lsls	r1, r3, #31
 8008b64:	d405      	bmi.n	8008b72 <_vfiprintf_r+0x2a>
 8008b66:	89ab      	ldrh	r3, [r5, #12]
 8008b68:	059a      	lsls	r2, r3, #22
 8008b6a:	d402      	bmi.n	8008b72 <_vfiprintf_r+0x2a>
 8008b6c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008b6e:	f7ff fa92 	bl	8008096 <__retarget_lock_acquire_recursive>
 8008b72:	89ab      	ldrh	r3, [r5, #12]
 8008b74:	071b      	lsls	r3, r3, #28
 8008b76:	d501      	bpl.n	8008b7c <_vfiprintf_r+0x34>
 8008b78:	692b      	ldr	r3, [r5, #16]
 8008b7a:	b99b      	cbnz	r3, 8008ba4 <_vfiprintf_r+0x5c>
 8008b7c:	4629      	mov	r1, r5
 8008b7e:	4630      	mov	r0, r6
 8008b80:	f000 f938 	bl	8008df4 <__swsetup_r>
 8008b84:	b170      	cbz	r0, 8008ba4 <_vfiprintf_r+0x5c>
 8008b86:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008b88:	07dc      	lsls	r4, r3, #31
 8008b8a:	d504      	bpl.n	8008b96 <_vfiprintf_r+0x4e>
 8008b8c:	f04f 30ff 	mov.w	r0, #4294967295
 8008b90:	b01d      	add	sp, #116	@ 0x74
 8008b92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b96:	89ab      	ldrh	r3, [r5, #12]
 8008b98:	0598      	lsls	r0, r3, #22
 8008b9a:	d4f7      	bmi.n	8008b8c <_vfiprintf_r+0x44>
 8008b9c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008b9e:	f7ff fa7b 	bl	8008098 <__retarget_lock_release_recursive>
 8008ba2:	e7f3      	b.n	8008b8c <_vfiprintf_r+0x44>
 8008ba4:	2300      	movs	r3, #0
 8008ba6:	9309      	str	r3, [sp, #36]	@ 0x24
 8008ba8:	2320      	movs	r3, #32
 8008baa:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008bae:	f8cd 800c 	str.w	r8, [sp, #12]
 8008bb2:	2330      	movs	r3, #48	@ 0x30
 8008bb4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8008d64 <_vfiprintf_r+0x21c>
 8008bb8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008bbc:	f04f 0901 	mov.w	r9, #1
 8008bc0:	4623      	mov	r3, r4
 8008bc2:	469a      	mov	sl, r3
 8008bc4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008bc8:	b10a      	cbz	r2, 8008bce <_vfiprintf_r+0x86>
 8008bca:	2a25      	cmp	r2, #37	@ 0x25
 8008bcc:	d1f9      	bne.n	8008bc2 <_vfiprintf_r+0x7a>
 8008bce:	ebba 0b04 	subs.w	fp, sl, r4
 8008bd2:	d00b      	beq.n	8008bec <_vfiprintf_r+0xa4>
 8008bd4:	465b      	mov	r3, fp
 8008bd6:	4622      	mov	r2, r4
 8008bd8:	4629      	mov	r1, r5
 8008bda:	4630      	mov	r0, r6
 8008bdc:	f7ff ffa2 	bl	8008b24 <__sfputs_r>
 8008be0:	3001      	adds	r0, #1
 8008be2:	f000 80a7 	beq.w	8008d34 <_vfiprintf_r+0x1ec>
 8008be6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008be8:	445a      	add	r2, fp
 8008bea:	9209      	str	r2, [sp, #36]	@ 0x24
 8008bec:	f89a 3000 	ldrb.w	r3, [sl]
 8008bf0:	2b00      	cmp	r3, #0
 8008bf2:	f000 809f 	beq.w	8008d34 <_vfiprintf_r+0x1ec>
 8008bf6:	2300      	movs	r3, #0
 8008bf8:	f04f 32ff 	mov.w	r2, #4294967295
 8008bfc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008c00:	f10a 0a01 	add.w	sl, sl, #1
 8008c04:	9304      	str	r3, [sp, #16]
 8008c06:	9307      	str	r3, [sp, #28]
 8008c08:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008c0c:	931a      	str	r3, [sp, #104]	@ 0x68
 8008c0e:	4654      	mov	r4, sl
 8008c10:	2205      	movs	r2, #5
 8008c12:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008c16:	4853      	ldr	r0, [pc, #332]	@ (8008d64 <_vfiprintf_r+0x21c>)
 8008c18:	f7f7 fada 	bl	80001d0 <memchr>
 8008c1c:	9a04      	ldr	r2, [sp, #16]
 8008c1e:	b9d8      	cbnz	r0, 8008c58 <_vfiprintf_r+0x110>
 8008c20:	06d1      	lsls	r1, r2, #27
 8008c22:	bf44      	itt	mi
 8008c24:	2320      	movmi	r3, #32
 8008c26:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008c2a:	0713      	lsls	r3, r2, #28
 8008c2c:	bf44      	itt	mi
 8008c2e:	232b      	movmi	r3, #43	@ 0x2b
 8008c30:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008c34:	f89a 3000 	ldrb.w	r3, [sl]
 8008c38:	2b2a      	cmp	r3, #42	@ 0x2a
 8008c3a:	d015      	beq.n	8008c68 <_vfiprintf_r+0x120>
 8008c3c:	9a07      	ldr	r2, [sp, #28]
 8008c3e:	4654      	mov	r4, sl
 8008c40:	2000      	movs	r0, #0
 8008c42:	f04f 0c0a 	mov.w	ip, #10
 8008c46:	4621      	mov	r1, r4
 8008c48:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008c4c:	3b30      	subs	r3, #48	@ 0x30
 8008c4e:	2b09      	cmp	r3, #9
 8008c50:	d94b      	bls.n	8008cea <_vfiprintf_r+0x1a2>
 8008c52:	b1b0      	cbz	r0, 8008c82 <_vfiprintf_r+0x13a>
 8008c54:	9207      	str	r2, [sp, #28]
 8008c56:	e014      	b.n	8008c82 <_vfiprintf_r+0x13a>
 8008c58:	eba0 0308 	sub.w	r3, r0, r8
 8008c5c:	fa09 f303 	lsl.w	r3, r9, r3
 8008c60:	4313      	orrs	r3, r2
 8008c62:	9304      	str	r3, [sp, #16]
 8008c64:	46a2      	mov	sl, r4
 8008c66:	e7d2      	b.n	8008c0e <_vfiprintf_r+0xc6>
 8008c68:	9b03      	ldr	r3, [sp, #12]
 8008c6a:	1d19      	adds	r1, r3, #4
 8008c6c:	681b      	ldr	r3, [r3, #0]
 8008c6e:	9103      	str	r1, [sp, #12]
 8008c70:	2b00      	cmp	r3, #0
 8008c72:	bfbb      	ittet	lt
 8008c74:	425b      	neglt	r3, r3
 8008c76:	f042 0202 	orrlt.w	r2, r2, #2
 8008c7a:	9307      	strge	r3, [sp, #28]
 8008c7c:	9307      	strlt	r3, [sp, #28]
 8008c7e:	bfb8      	it	lt
 8008c80:	9204      	strlt	r2, [sp, #16]
 8008c82:	7823      	ldrb	r3, [r4, #0]
 8008c84:	2b2e      	cmp	r3, #46	@ 0x2e
 8008c86:	d10a      	bne.n	8008c9e <_vfiprintf_r+0x156>
 8008c88:	7863      	ldrb	r3, [r4, #1]
 8008c8a:	2b2a      	cmp	r3, #42	@ 0x2a
 8008c8c:	d132      	bne.n	8008cf4 <_vfiprintf_r+0x1ac>
 8008c8e:	9b03      	ldr	r3, [sp, #12]
 8008c90:	1d1a      	adds	r2, r3, #4
 8008c92:	681b      	ldr	r3, [r3, #0]
 8008c94:	9203      	str	r2, [sp, #12]
 8008c96:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008c9a:	3402      	adds	r4, #2
 8008c9c:	9305      	str	r3, [sp, #20]
 8008c9e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8008d74 <_vfiprintf_r+0x22c>
 8008ca2:	7821      	ldrb	r1, [r4, #0]
 8008ca4:	2203      	movs	r2, #3
 8008ca6:	4650      	mov	r0, sl
 8008ca8:	f7f7 fa92 	bl	80001d0 <memchr>
 8008cac:	b138      	cbz	r0, 8008cbe <_vfiprintf_r+0x176>
 8008cae:	9b04      	ldr	r3, [sp, #16]
 8008cb0:	eba0 000a 	sub.w	r0, r0, sl
 8008cb4:	2240      	movs	r2, #64	@ 0x40
 8008cb6:	4082      	lsls	r2, r0
 8008cb8:	4313      	orrs	r3, r2
 8008cba:	3401      	adds	r4, #1
 8008cbc:	9304      	str	r3, [sp, #16]
 8008cbe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008cc2:	4829      	ldr	r0, [pc, #164]	@ (8008d68 <_vfiprintf_r+0x220>)
 8008cc4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008cc8:	2206      	movs	r2, #6
 8008cca:	f7f7 fa81 	bl	80001d0 <memchr>
 8008cce:	2800      	cmp	r0, #0
 8008cd0:	d03f      	beq.n	8008d52 <_vfiprintf_r+0x20a>
 8008cd2:	4b26      	ldr	r3, [pc, #152]	@ (8008d6c <_vfiprintf_r+0x224>)
 8008cd4:	bb1b      	cbnz	r3, 8008d1e <_vfiprintf_r+0x1d6>
 8008cd6:	9b03      	ldr	r3, [sp, #12]
 8008cd8:	3307      	adds	r3, #7
 8008cda:	f023 0307 	bic.w	r3, r3, #7
 8008cde:	3308      	adds	r3, #8
 8008ce0:	9303      	str	r3, [sp, #12]
 8008ce2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008ce4:	443b      	add	r3, r7
 8008ce6:	9309      	str	r3, [sp, #36]	@ 0x24
 8008ce8:	e76a      	b.n	8008bc0 <_vfiprintf_r+0x78>
 8008cea:	fb0c 3202 	mla	r2, ip, r2, r3
 8008cee:	460c      	mov	r4, r1
 8008cf0:	2001      	movs	r0, #1
 8008cf2:	e7a8      	b.n	8008c46 <_vfiprintf_r+0xfe>
 8008cf4:	2300      	movs	r3, #0
 8008cf6:	3401      	adds	r4, #1
 8008cf8:	9305      	str	r3, [sp, #20]
 8008cfa:	4619      	mov	r1, r3
 8008cfc:	f04f 0c0a 	mov.w	ip, #10
 8008d00:	4620      	mov	r0, r4
 8008d02:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008d06:	3a30      	subs	r2, #48	@ 0x30
 8008d08:	2a09      	cmp	r2, #9
 8008d0a:	d903      	bls.n	8008d14 <_vfiprintf_r+0x1cc>
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	d0c6      	beq.n	8008c9e <_vfiprintf_r+0x156>
 8008d10:	9105      	str	r1, [sp, #20]
 8008d12:	e7c4      	b.n	8008c9e <_vfiprintf_r+0x156>
 8008d14:	fb0c 2101 	mla	r1, ip, r1, r2
 8008d18:	4604      	mov	r4, r0
 8008d1a:	2301      	movs	r3, #1
 8008d1c:	e7f0      	b.n	8008d00 <_vfiprintf_r+0x1b8>
 8008d1e:	ab03      	add	r3, sp, #12
 8008d20:	9300      	str	r3, [sp, #0]
 8008d22:	462a      	mov	r2, r5
 8008d24:	4b12      	ldr	r3, [pc, #72]	@ (8008d70 <_vfiprintf_r+0x228>)
 8008d26:	a904      	add	r1, sp, #16
 8008d28:	4630      	mov	r0, r6
 8008d2a:	f3af 8000 	nop.w
 8008d2e:	4607      	mov	r7, r0
 8008d30:	1c78      	adds	r0, r7, #1
 8008d32:	d1d6      	bne.n	8008ce2 <_vfiprintf_r+0x19a>
 8008d34:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008d36:	07d9      	lsls	r1, r3, #31
 8008d38:	d405      	bmi.n	8008d46 <_vfiprintf_r+0x1fe>
 8008d3a:	89ab      	ldrh	r3, [r5, #12]
 8008d3c:	059a      	lsls	r2, r3, #22
 8008d3e:	d402      	bmi.n	8008d46 <_vfiprintf_r+0x1fe>
 8008d40:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8008d42:	f7ff f9a9 	bl	8008098 <__retarget_lock_release_recursive>
 8008d46:	89ab      	ldrh	r3, [r5, #12]
 8008d48:	065b      	lsls	r3, r3, #25
 8008d4a:	f53f af1f 	bmi.w	8008b8c <_vfiprintf_r+0x44>
 8008d4e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008d50:	e71e      	b.n	8008b90 <_vfiprintf_r+0x48>
 8008d52:	ab03      	add	r3, sp, #12
 8008d54:	9300      	str	r3, [sp, #0]
 8008d56:	462a      	mov	r2, r5
 8008d58:	4b05      	ldr	r3, [pc, #20]	@ (8008d70 <_vfiprintf_r+0x228>)
 8008d5a:	a904      	add	r1, sp, #16
 8008d5c:	4630      	mov	r0, r6
 8008d5e:	f7ff fc8f 	bl	8008680 <_printf_i>
 8008d62:	e7e4      	b.n	8008d2e <_vfiprintf_r+0x1e6>
 8008d64:	080097c7 	.word	0x080097c7
 8008d68:	080097d1 	.word	0x080097d1
 8008d6c:	00000000 	.word	0x00000000
 8008d70:	08008b25 	.word	0x08008b25
 8008d74:	080097cd 	.word	0x080097cd

08008d78 <__swbuf_r>:
 8008d78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d7a:	460e      	mov	r6, r1
 8008d7c:	4614      	mov	r4, r2
 8008d7e:	4605      	mov	r5, r0
 8008d80:	b118      	cbz	r0, 8008d8a <__swbuf_r+0x12>
 8008d82:	6a03      	ldr	r3, [r0, #32]
 8008d84:	b90b      	cbnz	r3, 8008d8a <__swbuf_r+0x12>
 8008d86:	f7ff f85d 	bl	8007e44 <__sinit>
 8008d8a:	69a3      	ldr	r3, [r4, #24]
 8008d8c:	60a3      	str	r3, [r4, #8]
 8008d8e:	89a3      	ldrh	r3, [r4, #12]
 8008d90:	071a      	lsls	r2, r3, #28
 8008d92:	d501      	bpl.n	8008d98 <__swbuf_r+0x20>
 8008d94:	6923      	ldr	r3, [r4, #16]
 8008d96:	b943      	cbnz	r3, 8008daa <__swbuf_r+0x32>
 8008d98:	4621      	mov	r1, r4
 8008d9a:	4628      	mov	r0, r5
 8008d9c:	f000 f82a 	bl	8008df4 <__swsetup_r>
 8008da0:	b118      	cbz	r0, 8008daa <__swbuf_r+0x32>
 8008da2:	f04f 37ff 	mov.w	r7, #4294967295
 8008da6:	4638      	mov	r0, r7
 8008da8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008daa:	6823      	ldr	r3, [r4, #0]
 8008dac:	6922      	ldr	r2, [r4, #16]
 8008dae:	1a98      	subs	r0, r3, r2
 8008db0:	6963      	ldr	r3, [r4, #20]
 8008db2:	b2f6      	uxtb	r6, r6
 8008db4:	4283      	cmp	r3, r0
 8008db6:	4637      	mov	r7, r6
 8008db8:	dc05      	bgt.n	8008dc6 <__swbuf_r+0x4e>
 8008dba:	4621      	mov	r1, r4
 8008dbc:	4628      	mov	r0, r5
 8008dbe:	f7ff fe01 	bl	80089c4 <_fflush_r>
 8008dc2:	2800      	cmp	r0, #0
 8008dc4:	d1ed      	bne.n	8008da2 <__swbuf_r+0x2a>
 8008dc6:	68a3      	ldr	r3, [r4, #8]
 8008dc8:	3b01      	subs	r3, #1
 8008dca:	60a3      	str	r3, [r4, #8]
 8008dcc:	6823      	ldr	r3, [r4, #0]
 8008dce:	1c5a      	adds	r2, r3, #1
 8008dd0:	6022      	str	r2, [r4, #0]
 8008dd2:	701e      	strb	r6, [r3, #0]
 8008dd4:	6962      	ldr	r2, [r4, #20]
 8008dd6:	1c43      	adds	r3, r0, #1
 8008dd8:	429a      	cmp	r2, r3
 8008dda:	d004      	beq.n	8008de6 <__swbuf_r+0x6e>
 8008ddc:	89a3      	ldrh	r3, [r4, #12]
 8008dde:	07db      	lsls	r3, r3, #31
 8008de0:	d5e1      	bpl.n	8008da6 <__swbuf_r+0x2e>
 8008de2:	2e0a      	cmp	r6, #10
 8008de4:	d1df      	bne.n	8008da6 <__swbuf_r+0x2e>
 8008de6:	4621      	mov	r1, r4
 8008de8:	4628      	mov	r0, r5
 8008dea:	f7ff fdeb 	bl	80089c4 <_fflush_r>
 8008dee:	2800      	cmp	r0, #0
 8008df0:	d0d9      	beq.n	8008da6 <__swbuf_r+0x2e>
 8008df2:	e7d6      	b.n	8008da2 <__swbuf_r+0x2a>

08008df4 <__swsetup_r>:
 8008df4:	b538      	push	{r3, r4, r5, lr}
 8008df6:	4b29      	ldr	r3, [pc, #164]	@ (8008e9c <__swsetup_r+0xa8>)
 8008df8:	4605      	mov	r5, r0
 8008dfa:	6818      	ldr	r0, [r3, #0]
 8008dfc:	460c      	mov	r4, r1
 8008dfe:	b118      	cbz	r0, 8008e08 <__swsetup_r+0x14>
 8008e00:	6a03      	ldr	r3, [r0, #32]
 8008e02:	b90b      	cbnz	r3, 8008e08 <__swsetup_r+0x14>
 8008e04:	f7ff f81e 	bl	8007e44 <__sinit>
 8008e08:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008e0c:	0719      	lsls	r1, r3, #28
 8008e0e:	d422      	bmi.n	8008e56 <__swsetup_r+0x62>
 8008e10:	06da      	lsls	r2, r3, #27
 8008e12:	d407      	bmi.n	8008e24 <__swsetup_r+0x30>
 8008e14:	2209      	movs	r2, #9
 8008e16:	602a      	str	r2, [r5, #0]
 8008e18:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008e1c:	81a3      	strh	r3, [r4, #12]
 8008e1e:	f04f 30ff 	mov.w	r0, #4294967295
 8008e22:	e033      	b.n	8008e8c <__swsetup_r+0x98>
 8008e24:	0758      	lsls	r0, r3, #29
 8008e26:	d512      	bpl.n	8008e4e <__swsetup_r+0x5a>
 8008e28:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008e2a:	b141      	cbz	r1, 8008e3e <__swsetup_r+0x4a>
 8008e2c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008e30:	4299      	cmp	r1, r3
 8008e32:	d002      	beq.n	8008e3a <__swsetup_r+0x46>
 8008e34:	4628      	mov	r0, r5
 8008e36:	f7ff f95d 	bl	80080f4 <_free_r>
 8008e3a:	2300      	movs	r3, #0
 8008e3c:	6363      	str	r3, [r4, #52]	@ 0x34
 8008e3e:	89a3      	ldrh	r3, [r4, #12]
 8008e40:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008e44:	81a3      	strh	r3, [r4, #12]
 8008e46:	2300      	movs	r3, #0
 8008e48:	6063      	str	r3, [r4, #4]
 8008e4a:	6923      	ldr	r3, [r4, #16]
 8008e4c:	6023      	str	r3, [r4, #0]
 8008e4e:	89a3      	ldrh	r3, [r4, #12]
 8008e50:	f043 0308 	orr.w	r3, r3, #8
 8008e54:	81a3      	strh	r3, [r4, #12]
 8008e56:	6923      	ldr	r3, [r4, #16]
 8008e58:	b94b      	cbnz	r3, 8008e6e <__swsetup_r+0x7a>
 8008e5a:	89a3      	ldrh	r3, [r4, #12]
 8008e5c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008e60:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008e64:	d003      	beq.n	8008e6e <__swsetup_r+0x7a>
 8008e66:	4621      	mov	r1, r4
 8008e68:	4628      	mov	r0, r5
 8008e6a:	f000 f88b 	bl	8008f84 <__smakebuf_r>
 8008e6e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008e72:	f013 0201 	ands.w	r2, r3, #1
 8008e76:	d00a      	beq.n	8008e8e <__swsetup_r+0x9a>
 8008e78:	2200      	movs	r2, #0
 8008e7a:	60a2      	str	r2, [r4, #8]
 8008e7c:	6962      	ldr	r2, [r4, #20]
 8008e7e:	4252      	negs	r2, r2
 8008e80:	61a2      	str	r2, [r4, #24]
 8008e82:	6922      	ldr	r2, [r4, #16]
 8008e84:	b942      	cbnz	r2, 8008e98 <__swsetup_r+0xa4>
 8008e86:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008e8a:	d1c5      	bne.n	8008e18 <__swsetup_r+0x24>
 8008e8c:	bd38      	pop	{r3, r4, r5, pc}
 8008e8e:	0799      	lsls	r1, r3, #30
 8008e90:	bf58      	it	pl
 8008e92:	6962      	ldrpl	r2, [r4, #20]
 8008e94:	60a2      	str	r2, [r4, #8]
 8008e96:	e7f4      	b.n	8008e82 <__swsetup_r+0x8e>
 8008e98:	2000      	movs	r0, #0
 8008e9a:	e7f7      	b.n	8008e8c <__swsetup_r+0x98>
 8008e9c:	2000002c 	.word	0x2000002c

08008ea0 <_raise_r>:
 8008ea0:	291f      	cmp	r1, #31
 8008ea2:	b538      	push	{r3, r4, r5, lr}
 8008ea4:	4605      	mov	r5, r0
 8008ea6:	460c      	mov	r4, r1
 8008ea8:	d904      	bls.n	8008eb4 <_raise_r+0x14>
 8008eaa:	2316      	movs	r3, #22
 8008eac:	6003      	str	r3, [r0, #0]
 8008eae:	f04f 30ff 	mov.w	r0, #4294967295
 8008eb2:	bd38      	pop	{r3, r4, r5, pc}
 8008eb4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008eb6:	b112      	cbz	r2, 8008ebe <_raise_r+0x1e>
 8008eb8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008ebc:	b94b      	cbnz	r3, 8008ed2 <_raise_r+0x32>
 8008ebe:	4628      	mov	r0, r5
 8008ec0:	f000 f830 	bl	8008f24 <_getpid_r>
 8008ec4:	4622      	mov	r2, r4
 8008ec6:	4601      	mov	r1, r0
 8008ec8:	4628      	mov	r0, r5
 8008eca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008ece:	f000 b817 	b.w	8008f00 <_kill_r>
 8008ed2:	2b01      	cmp	r3, #1
 8008ed4:	d00a      	beq.n	8008eec <_raise_r+0x4c>
 8008ed6:	1c59      	adds	r1, r3, #1
 8008ed8:	d103      	bne.n	8008ee2 <_raise_r+0x42>
 8008eda:	2316      	movs	r3, #22
 8008edc:	6003      	str	r3, [r0, #0]
 8008ede:	2001      	movs	r0, #1
 8008ee0:	e7e7      	b.n	8008eb2 <_raise_r+0x12>
 8008ee2:	2100      	movs	r1, #0
 8008ee4:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008ee8:	4620      	mov	r0, r4
 8008eea:	4798      	blx	r3
 8008eec:	2000      	movs	r0, #0
 8008eee:	e7e0      	b.n	8008eb2 <_raise_r+0x12>

08008ef0 <raise>:
 8008ef0:	4b02      	ldr	r3, [pc, #8]	@ (8008efc <raise+0xc>)
 8008ef2:	4601      	mov	r1, r0
 8008ef4:	6818      	ldr	r0, [r3, #0]
 8008ef6:	f7ff bfd3 	b.w	8008ea0 <_raise_r>
 8008efa:	bf00      	nop
 8008efc:	2000002c 	.word	0x2000002c

08008f00 <_kill_r>:
 8008f00:	b538      	push	{r3, r4, r5, lr}
 8008f02:	4d07      	ldr	r5, [pc, #28]	@ (8008f20 <_kill_r+0x20>)
 8008f04:	2300      	movs	r3, #0
 8008f06:	4604      	mov	r4, r0
 8008f08:	4608      	mov	r0, r1
 8008f0a:	4611      	mov	r1, r2
 8008f0c:	602b      	str	r3, [r5, #0]
 8008f0e:	f7f8 fd8a 	bl	8001a26 <_kill>
 8008f12:	1c43      	adds	r3, r0, #1
 8008f14:	d102      	bne.n	8008f1c <_kill_r+0x1c>
 8008f16:	682b      	ldr	r3, [r5, #0]
 8008f18:	b103      	cbz	r3, 8008f1c <_kill_r+0x1c>
 8008f1a:	6023      	str	r3, [r4, #0]
 8008f1c:	bd38      	pop	{r3, r4, r5, pc}
 8008f1e:	bf00      	nop
 8008f20:	200007f0 	.word	0x200007f0

08008f24 <_getpid_r>:
 8008f24:	f7f8 bd77 	b.w	8001a16 <_getpid>

08008f28 <_malloc_usable_size_r>:
 8008f28:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008f2c:	1f18      	subs	r0, r3, #4
 8008f2e:	2b00      	cmp	r3, #0
 8008f30:	bfbc      	itt	lt
 8008f32:	580b      	ldrlt	r3, [r1, r0]
 8008f34:	18c0      	addlt	r0, r0, r3
 8008f36:	4770      	bx	lr

08008f38 <__swhatbuf_r>:
 8008f38:	b570      	push	{r4, r5, r6, lr}
 8008f3a:	460c      	mov	r4, r1
 8008f3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f40:	2900      	cmp	r1, #0
 8008f42:	b096      	sub	sp, #88	@ 0x58
 8008f44:	4615      	mov	r5, r2
 8008f46:	461e      	mov	r6, r3
 8008f48:	da0d      	bge.n	8008f66 <__swhatbuf_r+0x2e>
 8008f4a:	89a3      	ldrh	r3, [r4, #12]
 8008f4c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008f50:	f04f 0100 	mov.w	r1, #0
 8008f54:	bf14      	ite	ne
 8008f56:	2340      	movne	r3, #64	@ 0x40
 8008f58:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008f5c:	2000      	movs	r0, #0
 8008f5e:	6031      	str	r1, [r6, #0]
 8008f60:	602b      	str	r3, [r5, #0]
 8008f62:	b016      	add	sp, #88	@ 0x58
 8008f64:	bd70      	pop	{r4, r5, r6, pc}
 8008f66:	466a      	mov	r2, sp
 8008f68:	f000 f848 	bl	8008ffc <_fstat_r>
 8008f6c:	2800      	cmp	r0, #0
 8008f6e:	dbec      	blt.n	8008f4a <__swhatbuf_r+0x12>
 8008f70:	9901      	ldr	r1, [sp, #4]
 8008f72:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008f76:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008f7a:	4259      	negs	r1, r3
 8008f7c:	4159      	adcs	r1, r3
 8008f7e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008f82:	e7eb      	b.n	8008f5c <__swhatbuf_r+0x24>

08008f84 <__smakebuf_r>:
 8008f84:	898b      	ldrh	r3, [r1, #12]
 8008f86:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008f88:	079d      	lsls	r5, r3, #30
 8008f8a:	4606      	mov	r6, r0
 8008f8c:	460c      	mov	r4, r1
 8008f8e:	d507      	bpl.n	8008fa0 <__smakebuf_r+0x1c>
 8008f90:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008f94:	6023      	str	r3, [r4, #0]
 8008f96:	6123      	str	r3, [r4, #16]
 8008f98:	2301      	movs	r3, #1
 8008f9a:	6163      	str	r3, [r4, #20]
 8008f9c:	b003      	add	sp, #12
 8008f9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008fa0:	ab01      	add	r3, sp, #4
 8008fa2:	466a      	mov	r2, sp
 8008fa4:	f7ff ffc8 	bl	8008f38 <__swhatbuf_r>
 8008fa8:	9f00      	ldr	r7, [sp, #0]
 8008faa:	4605      	mov	r5, r0
 8008fac:	4639      	mov	r1, r7
 8008fae:	4630      	mov	r0, r6
 8008fb0:	f7ff f914 	bl	80081dc <_malloc_r>
 8008fb4:	b948      	cbnz	r0, 8008fca <__smakebuf_r+0x46>
 8008fb6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008fba:	059a      	lsls	r2, r3, #22
 8008fbc:	d4ee      	bmi.n	8008f9c <__smakebuf_r+0x18>
 8008fbe:	f023 0303 	bic.w	r3, r3, #3
 8008fc2:	f043 0302 	orr.w	r3, r3, #2
 8008fc6:	81a3      	strh	r3, [r4, #12]
 8008fc8:	e7e2      	b.n	8008f90 <__smakebuf_r+0xc>
 8008fca:	89a3      	ldrh	r3, [r4, #12]
 8008fcc:	6020      	str	r0, [r4, #0]
 8008fce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008fd2:	81a3      	strh	r3, [r4, #12]
 8008fd4:	9b01      	ldr	r3, [sp, #4]
 8008fd6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008fda:	b15b      	cbz	r3, 8008ff4 <__smakebuf_r+0x70>
 8008fdc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008fe0:	4630      	mov	r0, r6
 8008fe2:	f000 f81d 	bl	8009020 <_isatty_r>
 8008fe6:	b128      	cbz	r0, 8008ff4 <__smakebuf_r+0x70>
 8008fe8:	89a3      	ldrh	r3, [r4, #12]
 8008fea:	f023 0303 	bic.w	r3, r3, #3
 8008fee:	f043 0301 	orr.w	r3, r3, #1
 8008ff2:	81a3      	strh	r3, [r4, #12]
 8008ff4:	89a3      	ldrh	r3, [r4, #12]
 8008ff6:	431d      	orrs	r5, r3
 8008ff8:	81a5      	strh	r5, [r4, #12]
 8008ffa:	e7cf      	b.n	8008f9c <__smakebuf_r+0x18>

08008ffc <_fstat_r>:
 8008ffc:	b538      	push	{r3, r4, r5, lr}
 8008ffe:	4d07      	ldr	r5, [pc, #28]	@ (800901c <_fstat_r+0x20>)
 8009000:	2300      	movs	r3, #0
 8009002:	4604      	mov	r4, r0
 8009004:	4608      	mov	r0, r1
 8009006:	4611      	mov	r1, r2
 8009008:	602b      	str	r3, [r5, #0]
 800900a:	f7f8 fd6c 	bl	8001ae6 <_fstat>
 800900e:	1c43      	adds	r3, r0, #1
 8009010:	d102      	bne.n	8009018 <_fstat_r+0x1c>
 8009012:	682b      	ldr	r3, [r5, #0]
 8009014:	b103      	cbz	r3, 8009018 <_fstat_r+0x1c>
 8009016:	6023      	str	r3, [r4, #0]
 8009018:	bd38      	pop	{r3, r4, r5, pc}
 800901a:	bf00      	nop
 800901c:	200007f0 	.word	0x200007f0

08009020 <_isatty_r>:
 8009020:	b538      	push	{r3, r4, r5, lr}
 8009022:	4d06      	ldr	r5, [pc, #24]	@ (800903c <_isatty_r+0x1c>)
 8009024:	2300      	movs	r3, #0
 8009026:	4604      	mov	r4, r0
 8009028:	4608      	mov	r0, r1
 800902a:	602b      	str	r3, [r5, #0]
 800902c:	f7f8 fd6b 	bl	8001b06 <_isatty>
 8009030:	1c43      	adds	r3, r0, #1
 8009032:	d102      	bne.n	800903a <_isatty_r+0x1a>
 8009034:	682b      	ldr	r3, [r5, #0]
 8009036:	b103      	cbz	r3, 800903a <_isatty_r+0x1a>
 8009038:	6023      	str	r3, [r4, #0]
 800903a:	bd38      	pop	{r3, r4, r5, pc}
 800903c:	200007f0 	.word	0x200007f0

08009040 <_init>:
 8009040:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009042:	bf00      	nop
 8009044:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009046:	bc08      	pop	{r3}
 8009048:	469e      	mov	lr, r3
 800904a:	4770      	bx	lr

0800904c <_fini>:
 800904c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800904e:	bf00      	nop
 8009050:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009052:	bc08      	pop	{r3}
 8009054:	469e      	mov	lr, r3
 8009056:	4770      	bx	lr
