
i2c_test_HAL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000023d8  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  08002498  08002498  00012498  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080024b8  080024b8  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  080024b8  080024b8  000124b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080024c0  080024c0  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080024c0  080024c0  000124c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080024c4  080024c4  000124c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080024c8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000074  2000000c  080024d4  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000080  080024d4  00020080  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY
 13 .debug_info   00006248  00000000  00000000  00020077  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000149b  00000000  00000000  000262bf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000006c0  00000000  00000000  00027760  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000520  00000000  00000000  00027e20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0000f384  00000000  00000000  00028340  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000097a7  00000000  00000000  000376c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0005afcd  00000000  00000000  00040e6b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00001760  00000000  00000000  0009be38  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000088  00000000  00000000  0009d598  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08002480 	.word	0x08002480

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08002480 	.word	0x08002480

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_uldivmod>:
 8000220:	2b00      	cmp	r3, #0
 8000222:	d111      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000224:	2a00      	cmp	r2, #0
 8000226:	d10f      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000228:	2900      	cmp	r1, #0
 800022a:	d100      	bne.n	800022e <__aeabi_uldivmod+0xe>
 800022c:	2800      	cmp	r0, #0
 800022e:	d002      	beq.n	8000236 <__aeabi_uldivmod+0x16>
 8000230:	2100      	movs	r1, #0
 8000232:	43c9      	mvns	r1, r1
 8000234:	0008      	movs	r0, r1
 8000236:	b407      	push	{r0, r1, r2}
 8000238:	4802      	ldr	r0, [pc, #8]	; (8000244 <__aeabi_uldivmod+0x24>)
 800023a:	a102      	add	r1, pc, #8	; (adr r1, 8000244 <__aeabi_uldivmod+0x24>)
 800023c:	1840      	adds	r0, r0, r1
 800023e:	9002      	str	r0, [sp, #8]
 8000240:	bd03      	pop	{r0, r1, pc}
 8000242:	46c0      	nop			; (mov r8, r8)
 8000244:	ffffffd9 	.word	0xffffffd9
 8000248:	b403      	push	{r0, r1}
 800024a:	4668      	mov	r0, sp
 800024c:	b501      	push	{r0, lr}
 800024e:	9802      	ldr	r0, [sp, #8]
 8000250:	f000 f834 	bl	80002bc <__udivmoddi4>
 8000254:	9b01      	ldr	r3, [sp, #4]
 8000256:	469e      	mov	lr, r3
 8000258:	b002      	add	sp, #8
 800025a:	bc0c      	pop	{r2, r3}
 800025c:	4770      	bx	lr
 800025e:	46c0      	nop			; (mov r8, r8)

08000260 <__aeabi_lmul>:
 8000260:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000262:	46ce      	mov	lr, r9
 8000264:	4699      	mov	r9, r3
 8000266:	0c03      	lsrs	r3, r0, #16
 8000268:	469c      	mov	ip, r3
 800026a:	0413      	lsls	r3, r2, #16
 800026c:	4647      	mov	r7, r8
 800026e:	0c1b      	lsrs	r3, r3, #16
 8000270:	001d      	movs	r5, r3
 8000272:	000e      	movs	r6, r1
 8000274:	4661      	mov	r1, ip
 8000276:	0404      	lsls	r4, r0, #16
 8000278:	0c24      	lsrs	r4, r4, #16
 800027a:	b580      	push	{r7, lr}
 800027c:	0007      	movs	r7, r0
 800027e:	0c10      	lsrs	r0, r2, #16
 8000280:	434b      	muls	r3, r1
 8000282:	4365      	muls	r5, r4
 8000284:	4341      	muls	r1, r0
 8000286:	4360      	muls	r0, r4
 8000288:	0c2c      	lsrs	r4, r5, #16
 800028a:	18c0      	adds	r0, r0, r3
 800028c:	1820      	adds	r0, r4, r0
 800028e:	468c      	mov	ip, r1
 8000290:	4283      	cmp	r3, r0
 8000292:	d903      	bls.n	800029c <__aeabi_lmul+0x3c>
 8000294:	2380      	movs	r3, #128	; 0x80
 8000296:	025b      	lsls	r3, r3, #9
 8000298:	4698      	mov	r8, r3
 800029a:	44c4      	add	ip, r8
 800029c:	4649      	mov	r1, r9
 800029e:	4379      	muls	r1, r7
 80002a0:	4356      	muls	r6, r2
 80002a2:	0c03      	lsrs	r3, r0, #16
 80002a4:	042d      	lsls	r5, r5, #16
 80002a6:	0c2d      	lsrs	r5, r5, #16
 80002a8:	1989      	adds	r1, r1, r6
 80002aa:	4463      	add	r3, ip
 80002ac:	0400      	lsls	r0, r0, #16
 80002ae:	1940      	adds	r0, r0, r5
 80002b0:	18c9      	adds	r1, r1, r3
 80002b2:	bcc0      	pop	{r6, r7}
 80002b4:	46b9      	mov	r9, r7
 80002b6:	46b0      	mov	r8, r6
 80002b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002ba:	46c0      	nop			; (mov r8, r8)

080002bc <__udivmoddi4>:
 80002bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002be:	4657      	mov	r7, sl
 80002c0:	464e      	mov	r6, r9
 80002c2:	4645      	mov	r5, r8
 80002c4:	46de      	mov	lr, fp
 80002c6:	b5e0      	push	{r5, r6, r7, lr}
 80002c8:	0004      	movs	r4, r0
 80002ca:	000d      	movs	r5, r1
 80002cc:	4692      	mov	sl, r2
 80002ce:	4699      	mov	r9, r3
 80002d0:	b083      	sub	sp, #12
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d830      	bhi.n	8000338 <__udivmoddi4+0x7c>
 80002d6:	d02d      	beq.n	8000334 <__udivmoddi4+0x78>
 80002d8:	4649      	mov	r1, r9
 80002da:	4650      	mov	r0, sl
 80002dc:	f000 f8ba 	bl	8000454 <__clzdi2>
 80002e0:	0029      	movs	r1, r5
 80002e2:	0006      	movs	r6, r0
 80002e4:	0020      	movs	r0, r4
 80002e6:	f000 f8b5 	bl	8000454 <__clzdi2>
 80002ea:	1a33      	subs	r3, r6, r0
 80002ec:	4698      	mov	r8, r3
 80002ee:	3b20      	subs	r3, #32
 80002f0:	d434      	bmi.n	800035c <__udivmoddi4+0xa0>
 80002f2:	469b      	mov	fp, r3
 80002f4:	4653      	mov	r3, sl
 80002f6:	465a      	mov	r2, fp
 80002f8:	4093      	lsls	r3, r2
 80002fa:	4642      	mov	r2, r8
 80002fc:	001f      	movs	r7, r3
 80002fe:	4653      	mov	r3, sl
 8000300:	4093      	lsls	r3, r2
 8000302:	001e      	movs	r6, r3
 8000304:	42af      	cmp	r7, r5
 8000306:	d83b      	bhi.n	8000380 <__udivmoddi4+0xc4>
 8000308:	42af      	cmp	r7, r5
 800030a:	d100      	bne.n	800030e <__udivmoddi4+0x52>
 800030c:	e079      	b.n	8000402 <__udivmoddi4+0x146>
 800030e:	465b      	mov	r3, fp
 8000310:	1ba4      	subs	r4, r4, r6
 8000312:	41bd      	sbcs	r5, r7
 8000314:	2b00      	cmp	r3, #0
 8000316:	da00      	bge.n	800031a <__udivmoddi4+0x5e>
 8000318:	e076      	b.n	8000408 <__udivmoddi4+0x14c>
 800031a:	2200      	movs	r2, #0
 800031c:	2300      	movs	r3, #0
 800031e:	9200      	str	r2, [sp, #0]
 8000320:	9301      	str	r3, [sp, #4]
 8000322:	2301      	movs	r3, #1
 8000324:	465a      	mov	r2, fp
 8000326:	4093      	lsls	r3, r2
 8000328:	9301      	str	r3, [sp, #4]
 800032a:	2301      	movs	r3, #1
 800032c:	4642      	mov	r2, r8
 800032e:	4093      	lsls	r3, r2
 8000330:	9300      	str	r3, [sp, #0]
 8000332:	e029      	b.n	8000388 <__udivmoddi4+0xcc>
 8000334:	4282      	cmp	r2, r0
 8000336:	d9cf      	bls.n	80002d8 <__udivmoddi4+0x1c>
 8000338:	2200      	movs	r2, #0
 800033a:	2300      	movs	r3, #0
 800033c:	9200      	str	r2, [sp, #0]
 800033e:	9301      	str	r3, [sp, #4]
 8000340:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000342:	2b00      	cmp	r3, #0
 8000344:	d001      	beq.n	800034a <__udivmoddi4+0x8e>
 8000346:	601c      	str	r4, [r3, #0]
 8000348:	605d      	str	r5, [r3, #4]
 800034a:	9800      	ldr	r0, [sp, #0]
 800034c:	9901      	ldr	r1, [sp, #4]
 800034e:	b003      	add	sp, #12
 8000350:	bcf0      	pop	{r4, r5, r6, r7}
 8000352:	46bb      	mov	fp, r7
 8000354:	46b2      	mov	sl, r6
 8000356:	46a9      	mov	r9, r5
 8000358:	46a0      	mov	r8, r4
 800035a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800035c:	4642      	mov	r2, r8
 800035e:	469b      	mov	fp, r3
 8000360:	2320      	movs	r3, #32
 8000362:	1a9b      	subs	r3, r3, r2
 8000364:	4652      	mov	r2, sl
 8000366:	40da      	lsrs	r2, r3
 8000368:	4641      	mov	r1, r8
 800036a:	0013      	movs	r3, r2
 800036c:	464a      	mov	r2, r9
 800036e:	408a      	lsls	r2, r1
 8000370:	0017      	movs	r7, r2
 8000372:	4642      	mov	r2, r8
 8000374:	431f      	orrs	r7, r3
 8000376:	4653      	mov	r3, sl
 8000378:	4093      	lsls	r3, r2
 800037a:	001e      	movs	r6, r3
 800037c:	42af      	cmp	r7, r5
 800037e:	d9c3      	bls.n	8000308 <__udivmoddi4+0x4c>
 8000380:	2200      	movs	r2, #0
 8000382:	2300      	movs	r3, #0
 8000384:	9200      	str	r2, [sp, #0]
 8000386:	9301      	str	r3, [sp, #4]
 8000388:	4643      	mov	r3, r8
 800038a:	2b00      	cmp	r3, #0
 800038c:	d0d8      	beq.n	8000340 <__udivmoddi4+0x84>
 800038e:	07fb      	lsls	r3, r7, #31
 8000390:	0872      	lsrs	r2, r6, #1
 8000392:	431a      	orrs	r2, r3
 8000394:	4646      	mov	r6, r8
 8000396:	087b      	lsrs	r3, r7, #1
 8000398:	e00e      	b.n	80003b8 <__udivmoddi4+0xfc>
 800039a:	42ab      	cmp	r3, r5
 800039c:	d101      	bne.n	80003a2 <__udivmoddi4+0xe6>
 800039e:	42a2      	cmp	r2, r4
 80003a0:	d80c      	bhi.n	80003bc <__udivmoddi4+0x100>
 80003a2:	1aa4      	subs	r4, r4, r2
 80003a4:	419d      	sbcs	r5, r3
 80003a6:	2001      	movs	r0, #1
 80003a8:	1924      	adds	r4, r4, r4
 80003aa:	416d      	adcs	r5, r5
 80003ac:	2100      	movs	r1, #0
 80003ae:	3e01      	subs	r6, #1
 80003b0:	1824      	adds	r4, r4, r0
 80003b2:	414d      	adcs	r5, r1
 80003b4:	2e00      	cmp	r6, #0
 80003b6:	d006      	beq.n	80003c6 <__udivmoddi4+0x10a>
 80003b8:	42ab      	cmp	r3, r5
 80003ba:	d9ee      	bls.n	800039a <__udivmoddi4+0xde>
 80003bc:	3e01      	subs	r6, #1
 80003be:	1924      	adds	r4, r4, r4
 80003c0:	416d      	adcs	r5, r5
 80003c2:	2e00      	cmp	r6, #0
 80003c4:	d1f8      	bne.n	80003b8 <__udivmoddi4+0xfc>
 80003c6:	9800      	ldr	r0, [sp, #0]
 80003c8:	9901      	ldr	r1, [sp, #4]
 80003ca:	465b      	mov	r3, fp
 80003cc:	1900      	adds	r0, r0, r4
 80003ce:	4169      	adcs	r1, r5
 80003d0:	2b00      	cmp	r3, #0
 80003d2:	db24      	blt.n	800041e <__udivmoddi4+0x162>
 80003d4:	002b      	movs	r3, r5
 80003d6:	465a      	mov	r2, fp
 80003d8:	4644      	mov	r4, r8
 80003da:	40d3      	lsrs	r3, r2
 80003dc:	002a      	movs	r2, r5
 80003de:	40e2      	lsrs	r2, r4
 80003e0:	001c      	movs	r4, r3
 80003e2:	465b      	mov	r3, fp
 80003e4:	0015      	movs	r5, r2
 80003e6:	2b00      	cmp	r3, #0
 80003e8:	db2a      	blt.n	8000440 <__udivmoddi4+0x184>
 80003ea:	0026      	movs	r6, r4
 80003ec:	409e      	lsls	r6, r3
 80003ee:	0033      	movs	r3, r6
 80003f0:	0026      	movs	r6, r4
 80003f2:	4647      	mov	r7, r8
 80003f4:	40be      	lsls	r6, r7
 80003f6:	0032      	movs	r2, r6
 80003f8:	1a80      	subs	r0, r0, r2
 80003fa:	4199      	sbcs	r1, r3
 80003fc:	9000      	str	r0, [sp, #0]
 80003fe:	9101      	str	r1, [sp, #4]
 8000400:	e79e      	b.n	8000340 <__udivmoddi4+0x84>
 8000402:	42a3      	cmp	r3, r4
 8000404:	d8bc      	bhi.n	8000380 <__udivmoddi4+0xc4>
 8000406:	e782      	b.n	800030e <__udivmoddi4+0x52>
 8000408:	4642      	mov	r2, r8
 800040a:	2320      	movs	r3, #32
 800040c:	2100      	movs	r1, #0
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	2200      	movs	r2, #0
 8000412:	9100      	str	r1, [sp, #0]
 8000414:	9201      	str	r2, [sp, #4]
 8000416:	2201      	movs	r2, #1
 8000418:	40da      	lsrs	r2, r3
 800041a:	9201      	str	r2, [sp, #4]
 800041c:	e785      	b.n	800032a <__udivmoddi4+0x6e>
 800041e:	4642      	mov	r2, r8
 8000420:	2320      	movs	r3, #32
 8000422:	1a9b      	subs	r3, r3, r2
 8000424:	002a      	movs	r2, r5
 8000426:	4646      	mov	r6, r8
 8000428:	409a      	lsls	r2, r3
 800042a:	0023      	movs	r3, r4
 800042c:	40f3      	lsrs	r3, r6
 800042e:	4644      	mov	r4, r8
 8000430:	4313      	orrs	r3, r2
 8000432:	002a      	movs	r2, r5
 8000434:	40e2      	lsrs	r2, r4
 8000436:	001c      	movs	r4, r3
 8000438:	465b      	mov	r3, fp
 800043a:	0015      	movs	r5, r2
 800043c:	2b00      	cmp	r3, #0
 800043e:	dad4      	bge.n	80003ea <__udivmoddi4+0x12e>
 8000440:	4642      	mov	r2, r8
 8000442:	002f      	movs	r7, r5
 8000444:	2320      	movs	r3, #32
 8000446:	0026      	movs	r6, r4
 8000448:	4097      	lsls	r7, r2
 800044a:	1a9b      	subs	r3, r3, r2
 800044c:	40de      	lsrs	r6, r3
 800044e:	003b      	movs	r3, r7
 8000450:	4333      	orrs	r3, r6
 8000452:	e7cd      	b.n	80003f0 <__udivmoddi4+0x134>

08000454 <__clzdi2>:
 8000454:	b510      	push	{r4, lr}
 8000456:	2900      	cmp	r1, #0
 8000458:	d103      	bne.n	8000462 <__clzdi2+0xe>
 800045a:	f000 f807 	bl	800046c <__clzsi2>
 800045e:	3020      	adds	r0, #32
 8000460:	e002      	b.n	8000468 <__clzdi2+0x14>
 8000462:	0008      	movs	r0, r1
 8000464:	f000 f802 	bl	800046c <__clzsi2>
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			; (mov r8, r8)

0800046c <__clzsi2>:
 800046c:	211c      	movs	r1, #28
 800046e:	2301      	movs	r3, #1
 8000470:	041b      	lsls	r3, r3, #16
 8000472:	4298      	cmp	r0, r3
 8000474:	d301      	bcc.n	800047a <__clzsi2+0xe>
 8000476:	0c00      	lsrs	r0, r0, #16
 8000478:	3910      	subs	r1, #16
 800047a:	0a1b      	lsrs	r3, r3, #8
 800047c:	4298      	cmp	r0, r3
 800047e:	d301      	bcc.n	8000484 <__clzsi2+0x18>
 8000480:	0a00      	lsrs	r0, r0, #8
 8000482:	3908      	subs	r1, #8
 8000484:	091b      	lsrs	r3, r3, #4
 8000486:	4298      	cmp	r0, r3
 8000488:	d301      	bcc.n	800048e <__clzsi2+0x22>
 800048a:	0900      	lsrs	r0, r0, #4
 800048c:	3904      	subs	r1, #4
 800048e:	a202      	add	r2, pc, #8	; (adr r2, 8000498 <__clzsi2+0x2c>)
 8000490:	5c10      	ldrb	r0, [r2, r0]
 8000492:	1840      	adds	r0, r0, r1
 8000494:	4770      	bx	lr
 8000496:	46c0      	nop			; (mov r8, r8)
 8000498:	02020304 	.word	0x02020304
 800049c:	01010101 	.word	0x01010101
	...

080004a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004a8:	b580      	push	{r7, lr}
 80004aa:	b082      	sub	sp, #8
 80004ac:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004ae:	f000 f9e3 	bl	8000878 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004b2:	f000 f81f 	bl	80004f4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004b6:	f000 f8c5 	bl	8000644 <MX_GPIO_Init>
  MX_I2C1_Init();
 80004ba:	f000 f883 	bl	80005c4 <MX_I2C1_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  uint8_t receivedData[1] = {0};
 80004be:	1d3b      	adds	r3, r7, #4
 80004c0:	4a09      	ldr	r2, [pc, #36]	; (80004e8 <main+0x40>)
 80004c2:	7812      	ldrb	r2, [r2, #0]
 80004c4:	701a      	strb	r2, [r3, #0]
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if (HAL_I2C_Slave_Receive(&hi2c1, &receivedData, 1, HAL_MAX_DELAY) == HAL_OK)
 80004c6:	2301      	movs	r3, #1
 80004c8:	425b      	negs	r3, r3
 80004ca:	1d39      	adds	r1, r7, #4
 80004cc:	4807      	ldr	r0, [pc, #28]	; (80004ec <main+0x44>)
 80004ce:	2201      	movs	r2, #1
 80004d0:	f000 fd2a 	bl	8000f28 <HAL_I2C_Slave_Receive>
 80004d4:	1e03      	subs	r3, r0, #0
 80004d6:	d1f6      	bne.n	80004c6 <main+0x1e>
	  {
		  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_15);
 80004d8:	2380      	movs	r3, #128	; 0x80
 80004da:	021b      	lsls	r3, r3, #8
 80004dc:	4a04      	ldr	r2, [pc, #16]	; (80004f0 <main+0x48>)
 80004de:	0019      	movs	r1, r3
 80004e0:	0010      	movs	r0, r2
 80004e2:	f000 fc70 	bl	8000dc6 <HAL_GPIO_TogglePin>
	  if (HAL_I2C_Slave_Receive(&hi2c1, &receivedData, 1, HAL_MAX_DELAY) == HAL_OK)
 80004e6:	e7ee      	b.n	80004c6 <main+0x1e>
 80004e8:	08002498 	.word	0x08002498
 80004ec:	20000028 	.word	0x20000028
 80004f0:	50000800 	.word	0x50000800

080004f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80004f4:	b590      	push	{r4, r7, lr}
 80004f6:	b099      	sub	sp, #100	; 0x64
 80004f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80004fa:	242c      	movs	r4, #44	; 0x2c
 80004fc:	193b      	adds	r3, r7, r4
 80004fe:	0018      	movs	r0, r3
 8000500:	2334      	movs	r3, #52	; 0x34
 8000502:	001a      	movs	r2, r3
 8000504:	2100      	movs	r1, #0
 8000506:	f001 ff8f 	bl	8002428 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800050a:	2318      	movs	r3, #24
 800050c:	18fb      	adds	r3, r7, r3
 800050e:	0018      	movs	r0, r3
 8000510:	2314      	movs	r3, #20
 8000512:	001a      	movs	r2, r3
 8000514:	2100      	movs	r1, #0
 8000516:	f001 ff87 	bl	8002428 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800051a:	003b      	movs	r3, r7
 800051c:	0018      	movs	r0, r3
 800051e:	2318      	movs	r3, #24
 8000520:	001a      	movs	r2, r3
 8000522:	2100      	movs	r1, #0
 8000524:	f001 ff80 	bl	8002428 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000528:	4b24      	ldr	r3, [pc, #144]	; (80005bc <SystemClock_Config+0xc8>)
 800052a:	681b      	ldr	r3, [r3, #0]
 800052c:	4a24      	ldr	r2, [pc, #144]	; (80005c0 <SystemClock_Config+0xcc>)
 800052e:	401a      	ands	r2, r3
 8000530:	4b22      	ldr	r3, [pc, #136]	; (80005bc <SystemClock_Config+0xc8>)
 8000532:	2180      	movs	r1, #128	; 0x80
 8000534:	0109      	lsls	r1, r1, #4
 8000536:	430a      	orrs	r2, r1
 8000538:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800053a:	0021      	movs	r1, r4
 800053c:	187b      	adds	r3, r7, r1
 800053e:	2202      	movs	r2, #2
 8000540:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000542:	187b      	adds	r3, r7, r1
 8000544:	2201      	movs	r2, #1
 8000546:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000548:	187b      	adds	r3, r7, r1
 800054a:	2210      	movs	r2, #16
 800054c:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800054e:	187b      	adds	r3, r7, r1
 8000550:	2200      	movs	r2, #0
 8000552:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000554:	187b      	adds	r3, r7, r1
 8000556:	0018      	movs	r0, r3
 8000558:	f001 f8d0 	bl	80016fc <HAL_RCC_OscConfig>
 800055c:	1e03      	subs	r3, r0, #0
 800055e:	d001      	beq.n	8000564 <SystemClock_Config+0x70>
  {
    Error_Handler();
 8000560:	f000 f8b6 	bl	80006d0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000564:	2118      	movs	r1, #24
 8000566:	187b      	adds	r3, r7, r1
 8000568:	220f      	movs	r2, #15
 800056a:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800056c:	187b      	adds	r3, r7, r1
 800056e:	2201      	movs	r2, #1
 8000570:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000572:	187b      	adds	r3, r7, r1
 8000574:	2200      	movs	r2, #0
 8000576:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000578:	187b      	adds	r3, r7, r1
 800057a:	2200      	movs	r2, #0
 800057c:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800057e:	187b      	adds	r3, r7, r1
 8000580:	2200      	movs	r2, #0
 8000582:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000584:	187b      	adds	r3, r7, r1
 8000586:	2100      	movs	r1, #0
 8000588:	0018      	movs	r0, r3
 800058a:	f001 fc33 	bl	8001df4 <HAL_RCC_ClockConfig>
 800058e:	1e03      	subs	r3, r0, #0
 8000590:	d001      	beq.n	8000596 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8000592:	f000 f89d 	bl	80006d0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000596:	003b      	movs	r3, r7
 8000598:	2208      	movs	r2, #8
 800059a:	601a      	str	r2, [r3, #0]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800059c:	003b      	movs	r3, r7
 800059e:	2200      	movs	r2, #0
 80005a0:	611a      	str	r2, [r3, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80005a2:	003b      	movs	r3, r7
 80005a4:	0018      	movs	r0, r3
 80005a6:	f001 fe13 	bl	80021d0 <HAL_RCCEx_PeriphCLKConfig>
 80005aa:	1e03      	subs	r3, r0, #0
 80005ac:	d001      	beq.n	80005b2 <SystemClock_Config+0xbe>
  {
    Error_Handler();
 80005ae:	f000 f88f 	bl	80006d0 <Error_Handler>
  }
}
 80005b2:	46c0      	nop			; (mov r8, r8)
 80005b4:	46bd      	mov	sp, r7
 80005b6:	b019      	add	sp, #100	; 0x64
 80005b8:	bd90      	pop	{r4, r7, pc}
 80005ba:	46c0      	nop			; (mov r8, r8)
 80005bc:	40007000 	.word	0x40007000
 80005c0:	ffffe7ff 	.word	0xffffe7ff

080005c4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80005c4:	b580      	push	{r7, lr}
 80005c6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80005c8:	4b1b      	ldr	r3, [pc, #108]	; (8000638 <MX_I2C1_Init+0x74>)
 80005ca:	4a1c      	ldr	r2, [pc, #112]	; (800063c <MX_I2C1_Init+0x78>)
 80005cc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00303D5B;
 80005ce:	4b1a      	ldr	r3, [pc, #104]	; (8000638 <MX_I2C1_Init+0x74>)
 80005d0:	4a1b      	ldr	r2, [pc, #108]	; (8000640 <MX_I2C1_Init+0x7c>)
 80005d2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0x30;
 80005d4:	4b18      	ldr	r3, [pc, #96]	; (8000638 <MX_I2C1_Init+0x74>)
 80005d6:	2230      	movs	r2, #48	; 0x30
 80005d8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80005da:	4b17      	ldr	r3, [pc, #92]	; (8000638 <MX_I2C1_Init+0x74>)
 80005dc:	2201      	movs	r2, #1
 80005de:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80005e0:	4b15      	ldr	r3, [pc, #84]	; (8000638 <MX_I2C1_Init+0x74>)
 80005e2:	2200      	movs	r2, #0
 80005e4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80005e6:	4b14      	ldr	r3, [pc, #80]	; (8000638 <MX_I2C1_Init+0x74>)
 80005e8:	2200      	movs	r2, #0
 80005ea:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80005ec:	4b12      	ldr	r3, [pc, #72]	; (8000638 <MX_I2C1_Init+0x74>)
 80005ee:	2200      	movs	r2, #0
 80005f0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80005f2:	4b11      	ldr	r3, [pc, #68]	; (8000638 <MX_I2C1_Init+0x74>)
 80005f4:	2200      	movs	r2, #0
 80005f6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80005f8:	4b0f      	ldr	r3, [pc, #60]	; (8000638 <MX_I2C1_Init+0x74>)
 80005fa:	2200      	movs	r2, #0
 80005fc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80005fe:	4b0e      	ldr	r3, [pc, #56]	; (8000638 <MX_I2C1_Init+0x74>)
 8000600:	0018      	movs	r0, r3
 8000602:	f000 fbfb 	bl	8000dfc <HAL_I2C_Init>
 8000606:	1e03      	subs	r3, r0, #0
 8000608:	d001      	beq.n	800060e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800060a:	f000 f861 	bl	80006d0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800060e:	4b0a      	ldr	r3, [pc, #40]	; (8000638 <MX_I2C1_Init+0x74>)
 8000610:	2100      	movs	r1, #0
 8000612:	0018      	movs	r0, r3
 8000614:	f000 ffda 	bl	80015cc <HAL_I2CEx_ConfigAnalogFilter>
 8000618:	1e03      	subs	r3, r0, #0
 800061a:	d001      	beq.n	8000620 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800061c:	f000 f858 	bl	80006d0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000620:	4b05      	ldr	r3, [pc, #20]	; (8000638 <MX_I2C1_Init+0x74>)
 8000622:	2100      	movs	r1, #0
 8000624:	0018      	movs	r0, r3
 8000626:	f001 f81d 	bl	8001664 <HAL_I2CEx_ConfigDigitalFilter>
 800062a:	1e03      	subs	r3, r0, #0
 800062c:	d001      	beq.n	8000632 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800062e:	f000 f84f 	bl	80006d0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000632:	46c0      	nop			; (mov r8, r8)
 8000634:	46bd      	mov	sp, r7
 8000636:	bd80      	pop	{r7, pc}
 8000638:	20000028 	.word	0x20000028
 800063c:	40005400 	.word	0x40005400
 8000640:	00303d5b 	.word	0x00303d5b

08000644 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000644:	b590      	push	{r4, r7, lr}
 8000646:	b089      	sub	sp, #36	; 0x24
 8000648:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800064a:	240c      	movs	r4, #12
 800064c:	193b      	adds	r3, r7, r4
 800064e:	0018      	movs	r0, r3
 8000650:	2314      	movs	r3, #20
 8000652:	001a      	movs	r2, r3
 8000654:	2100      	movs	r1, #0
 8000656:	f001 fee7 	bl	8002428 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800065a:	4b1b      	ldr	r3, [pc, #108]	; (80006c8 <MX_GPIO_Init+0x84>)
 800065c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800065e:	4b1a      	ldr	r3, [pc, #104]	; (80006c8 <MX_GPIO_Init+0x84>)
 8000660:	2104      	movs	r1, #4
 8000662:	430a      	orrs	r2, r1
 8000664:	62da      	str	r2, [r3, #44]	; 0x2c
 8000666:	4b18      	ldr	r3, [pc, #96]	; (80006c8 <MX_GPIO_Init+0x84>)
 8000668:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800066a:	2204      	movs	r2, #4
 800066c:	4013      	ands	r3, r2
 800066e:	60bb      	str	r3, [r7, #8]
 8000670:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000672:	4b15      	ldr	r3, [pc, #84]	; (80006c8 <MX_GPIO_Init+0x84>)
 8000674:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000676:	4b14      	ldr	r3, [pc, #80]	; (80006c8 <MX_GPIO_Init+0x84>)
 8000678:	2101      	movs	r1, #1
 800067a:	430a      	orrs	r2, r1
 800067c:	62da      	str	r2, [r3, #44]	; 0x2c
 800067e:	4b12      	ldr	r3, [pc, #72]	; (80006c8 <MX_GPIO_Init+0x84>)
 8000680:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000682:	2201      	movs	r2, #1
 8000684:	4013      	ands	r3, r2
 8000686:	607b      	str	r3, [r7, #4]
 8000688:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_RESET);
 800068a:	2380      	movs	r3, #128	; 0x80
 800068c:	021b      	lsls	r3, r3, #8
 800068e:	480f      	ldr	r0, [pc, #60]	; (80006cc <MX_GPIO_Init+0x88>)
 8000690:	2200      	movs	r2, #0
 8000692:	0019      	movs	r1, r3
 8000694:	f000 fb7a 	bl	8000d8c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8000698:	193b      	adds	r3, r7, r4
 800069a:	2280      	movs	r2, #128	; 0x80
 800069c:	0212      	lsls	r2, r2, #8
 800069e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006a0:	193b      	adds	r3, r7, r4
 80006a2:	2201      	movs	r2, #1
 80006a4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006a6:	193b      	adds	r3, r7, r4
 80006a8:	2200      	movs	r2, #0
 80006aa:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006ac:	193b      	adds	r3, r7, r4
 80006ae:	2200      	movs	r2, #0
 80006b0:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80006b2:	193b      	adds	r3, r7, r4
 80006b4:	4a05      	ldr	r2, [pc, #20]	; (80006cc <MX_GPIO_Init+0x88>)
 80006b6:	0019      	movs	r1, r3
 80006b8:	0010      	movs	r0, r2
 80006ba:	f000 fa01 	bl	8000ac0 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80006be:	46c0      	nop			; (mov r8, r8)
 80006c0:	46bd      	mov	sp, r7
 80006c2:	b009      	add	sp, #36	; 0x24
 80006c4:	bd90      	pop	{r4, r7, pc}
 80006c6:	46c0      	nop			; (mov r8, r8)
 80006c8:	40021000 	.word	0x40021000
 80006cc:	50000800 	.word	0x50000800

080006d0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006d4:	b672      	cpsid	i
}
 80006d6:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();

  /* USER CODE END Error_Handler_Debug */
}
 80006d8:	46c0      	nop			; (mov r8, r8)
 80006da:	46bd      	mov	sp, r7
 80006dc:	bd80      	pop	{r7, pc}
	...

080006e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80006e0:	b580      	push	{r7, lr}
 80006e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80006e4:	4b07      	ldr	r3, [pc, #28]	; (8000704 <HAL_MspInit+0x24>)
 80006e6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80006e8:	4b06      	ldr	r3, [pc, #24]	; (8000704 <HAL_MspInit+0x24>)
 80006ea:	2101      	movs	r1, #1
 80006ec:	430a      	orrs	r2, r1
 80006ee:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 80006f0:	4b04      	ldr	r3, [pc, #16]	; (8000704 <HAL_MspInit+0x24>)
 80006f2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80006f4:	4b03      	ldr	r3, [pc, #12]	; (8000704 <HAL_MspInit+0x24>)
 80006f6:	2180      	movs	r1, #128	; 0x80
 80006f8:	0549      	lsls	r1, r1, #21
 80006fa:	430a      	orrs	r2, r1
 80006fc:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80006fe:	46c0      	nop			; (mov r8, r8)
 8000700:	46bd      	mov	sp, r7
 8000702:	bd80      	pop	{r7, pc}
 8000704:	40021000 	.word	0x40021000

08000708 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000708:	b590      	push	{r4, r7, lr}
 800070a:	b089      	sub	sp, #36	; 0x24
 800070c:	af00      	add	r7, sp, #0
 800070e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000710:	240c      	movs	r4, #12
 8000712:	193b      	adds	r3, r7, r4
 8000714:	0018      	movs	r0, r3
 8000716:	2314      	movs	r3, #20
 8000718:	001a      	movs	r2, r3
 800071a:	2100      	movs	r1, #0
 800071c:	f001 fe84 	bl	8002428 <memset>
  if(hi2c->Instance==I2C1)
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	681b      	ldr	r3, [r3, #0]
 8000724:	4a23      	ldr	r2, [pc, #140]	; (80007b4 <HAL_I2C_MspInit+0xac>)
 8000726:	4293      	cmp	r3, r2
 8000728:	d140      	bne.n	80007ac <HAL_I2C_MspInit+0xa4>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800072a:	4b23      	ldr	r3, [pc, #140]	; (80007b8 <HAL_I2C_MspInit+0xb0>)
 800072c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800072e:	4b22      	ldr	r3, [pc, #136]	; (80007b8 <HAL_I2C_MspInit+0xb0>)
 8000730:	2101      	movs	r1, #1
 8000732:	430a      	orrs	r2, r1
 8000734:	62da      	str	r2, [r3, #44]	; 0x2c
 8000736:	4b20      	ldr	r3, [pc, #128]	; (80007b8 <HAL_I2C_MspInit+0xb0>)
 8000738:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800073a:	2201      	movs	r2, #1
 800073c:	4013      	ands	r3, r2
 800073e:	60bb      	str	r3, [r7, #8]
 8000740:	68bb      	ldr	r3, [r7, #8]
    /**I2C1 GPIO Configuration
    PA4     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000742:	193b      	adds	r3, r7, r4
 8000744:	2210      	movs	r2, #16
 8000746:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000748:	193b      	adds	r3, r7, r4
 800074a:	2212      	movs	r2, #18
 800074c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800074e:	193b      	adds	r3, r7, r4
 8000750:	2200      	movs	r2, #0
 8000752:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000754:	193b      	adds	r3, r7, r4
 8000756:	2203      	movs	r2, #3
 8000758:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_I2C1;
 800075a:	193b      	adds	r3, r7, r4
 800075c:	2203      	movs	r2, #3
 800075e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000760:	193a      	adds	r2, r7, r4
 8000762:	23a0      	movs	r3, #160	; 0xa0
 8000764:	05db      	lsls	r3, r3, #23
 8000766:	0011      	movs	r1, r2
 8000768:	0018      	movs	r0, r3
 800076a:	f000 f9a9 	bl	8000ac0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800076e:	0021      	movs	r1, r4
 8000770:	187b      	adds	r3, r7, r1
 8000772:	2280      	movs	r2, #128	; 0x80
 8000774:	00d2      	lsls	r2, r2, #3
 8000776:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000778:	187b      	adds	r3, r7, r1
 800077a:	2212      	movs	r2, #18
 800077c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800077e:	187b      	adds	r3, r7, r1
 8000780:	2200      	movs	r2, #0
 8000782:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000784:	187b      	adds	r3, r7, r1
 8000786:	2203      	movs	r2, #3
 8000788:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 800078a:	187b      	adds	r3, r7, r1
 800078c:	2201      	movs	r2, #1
 800078e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000790:	187a      	adds	r2, r7, r1
 8000792:	23a0      	movs	r3, #160	; 0xa0
 8000794:	05db      	lsls	r3, r3, #23
 8000796:	0011      	movs	r1, r2
 8000798:	0018      	movs	r0, r3
 800079a:	f000 f991 	bl	8000ac0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800079e:	4b06      	ldr	r3, [pc, #24]	; (80007b8 <HAL_I2C_MspInit+0xb0>)
 80007a0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80007a2:	4b05      	ldr	r3, [pc, #20]	; (80007b8 <HAL_I2C_MspInit+0xb0>)
 80007a4:	2180      	movs	r1, #128	; 0x80
 80007a6:	0389      	lsls	r1, r1, #14
 80007a8:	430a      	orrs	r2, r1
 80007aa:	639a      	str	r2, [r3, #56]	; 0x38
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80007ac:	46c0      	nop			; (mov r8, r8)
 80007ae:	46bd      	mov	sp, r7
 80007b0:	b009      	add	sp, #36	; 0x24
 80007b2:	bd90      	pop	{r4, r7, pc}
 80007b4:	40005400 	.word	0x40005400
 80007b8:	40021000 	.word	0x40021000

080007bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80007bc:	b580      	push	{r7, lr}
 80007be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80007c0:	e7fe      	b.n	80007c0 <NMI_Handler+0x4>

080007c2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80007c2:	b580      	push	{r7, lr}
 80007c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80007c6:	e7fe      	b.n	80007c6 <HardFault_Handler+0x4>

080007c8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80007cc:	46c0      	nop			; (mov r8, r8)
 80007ce:	46bd      	mov	sp, r7
 80007d0:	bd80      	pop	{r7, pc}

080007d2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80007d2:	b580      	push	{r7, lr}
 80007d4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80007d6:	46c0      	nop			; (mov r8, r8)
 80007d8:	46bd      	mov	sp, r7
 80007da:	bd80      	pop	{r7, pc}

080007dc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80007dc:	b580      	push	{r7, lr}
 80007de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80007e0:	f000 f89e 	bl	8000920 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80007e4:	46c0      	nop			; (mov r8, r8)
 80007e6:	46bd      	mov	sp, r7
 80007e8:	bd80      	pop	{r7, pc}

080007ea <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80007ea:	b580      	push	{r7, lr}
 80007ec:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80007ee:	46c0      	nop			; (mov r8, r8)
 80007f0:	46bd      	mov	sp, r7
 80007f2:	bd80      	pop	{r7, pc}

080007f4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 80007f4:	4813      	ldr	r0, [pc, #76]	; (8000844 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 80007f6:	4685      	mov	sp, r0
   
/* Call the clock system initialization function.*/
  bl  SystemInit
 80007f8:	f7ff fff7 	bl	80007ea <SystemInit>

/*Check if boot space corresponds to system memory*/

    LDR R0,=0x00000004
 80007fc:	4812      	ldr	r0, [pc, #72]	; (8000848 <LoopForever+0x6>)
    LDR R1, [R0]
 80007fe:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 8000800:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 8000802:	4a12      	ldr	r2, [pc, #72]	; (800084c <LoopForever+0xa>)
    CMP R1, R2
 8000804:	4291      	cmp	r1, r2
    BNE ApplicationStart
 8000806:	d105      	bne.n	8000814 <ApplicationStart>

 /*SYSCFG clock enable*/
    LDR R0,=0x40021034
 8000808:	4811      	ldr	r0, [pc, #68]	; (8000850 <LoopForever+0xe>)
    LDR R1,=0x00000001
 800080a:	4912      	ldr	r1, [pc, #72]	; (8000854 <LoopForever+0x12>)
    STR R1, [R0]
 800080c:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 800080e:	4812      	ldr	r0, [pc, #72]	; (8000858 <LoopForever+0x16>)
    LDR R1,=0x00000000
 8000810:	4912      	ldr	r1, [pc, #72]	; (800085c <LoopForever+0x1a>)
    STR R1, [R0]
 8000812:	6001      	str	r1, [r0, #0]

08000814 <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000814:	4812      	ldr	r0, [pc, #72]	; (8000860 <LoopForever+0x1e>)
  ldr r1, =_edata
 8000816:	4913      	ldr	r1, [pc, #76]	; (8000864 <LoopForever+0x22>)
  ldr r2, =_sidata
 8000818:	4a13      	ldr	r2, [pc, #76]	; (8000868 <LoopForever+0x26>)
  movs r3, #0
 800081a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800081c:	e002      	b.n	8000824 <LoopCopyDataInit>

0800081e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800081e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000820:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000822:	3304      	adds	r3, #4

08000824 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000824:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000826:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000828:	d3f9      	bcc.n	800081e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800082a:	4a10      	ldr	r2, [pc, #64]	; (800086c <LoopForever+0x2a>)
  ldr r4, =_ebss
 800082c:	4c10      	ldr	r4, [pc, #64]	; (8000870 <LoopForever+0x2e>)
  movs r3, #0
 800082e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000830:	e001      	b.n	8000836 <LoopFillZerobss>

08000832 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000832:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000834:	3204      	adds	r2, #4

08000836 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000836:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000838:	d3fb      	bcc.n	8000832 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800083a:	f001 fdfd 	bl	8002438 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800083e:	f7ff fe33 	bl	80004a8 <main>

08000842 <LoopForever>:

LoopForever:
    b LoopForever
 8000842:	e7fe      	b.n	8000842 <LoopForever>
   ldr   r0, =_estack
 8000844:	20000800 	.word	0x20000800
    LDR R0,=0x00000004
 8000848:	00000004 	.word	0x00000004
    LDR R2,=0x1F
 800084c:	0000001f 	.word	0x0000001f
    LDR R0,=0x40021034
 8000850:	40021034 	.word	0x40021034
    LDR R1,=0x00000001
 8000854:	00000001 	.word	0x00000001
    LDR R0,=0x40010000
 8000858:	40010000 	.word	0x40010000
    LDR R1,=0x00000000
 800085c:	00000000 	.word	0x00000000
  ldr r0, =_sdata
 8000860:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000864:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000868:	080024c8 	.word	0x080024c8
  ldr r2, =_sbss
 800086c:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000870:	20000080 	.word	0x20000080

08000874 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000874:	e7fe      	b.n	8000874 <ADC1_IRQHandler>
	...

08000878 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	b082      	sub	sp, #8
 800087c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800087e:	1dfb      	adds	r3, r7, #7
 8000880:	2200      	movs	r2, #0
 8000882:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8000884:	4b0b      	ldr	r3, [pc, #44]	; (80008b4 <HAL_Init+0x3c>)
 8000886:	681a      	ldr	r2, [r3, #0]
 8000888:	4b0a      	ldr	r3, [pc, #40]	; (80008b4 <HAL_Init+0x3c>)
 800088a:	2140      	movs	r1, #64	; 0x40
 800088c:	430a      	orrs	r2, r1
 800088e:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000890:	2003      	movs	r0, #3
 8000892:	f000 f811 	bl	80008b8 <HAL_InitTick>
 8000896:	1e03      	subs	r3, r0, #0
 8000898:	d003      	beq.n	80008a2 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 800089a:	1dfb      	adds	r3, r7, #7
 800089c:	2201      	movs	r2, #1
 800089e:	701a      	strb	r2, [r3, #0]
 80008a0:	e001      	b.n	80008a6 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80008a2:	f7ff ff1d 	bl	80006e0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80008a6:	1dfb      	adds	r3, r7, #7
 80008a8:	781b      	ldrb	r3, [r3, #0]
}
 80008aa:	0018      	movs	r0, r3
 80008ac:	46bd      	mov	sp, r7
 80008ae:	b002      	add	sp, #8
 80008b0:	bd80      	pop	{r7, pc}
 80008b2:	46c0      	nop			; (mov r8, r8)
 80008b4:	40022000 	.word	0x40022000

080008b8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80008b8:	b590      	push	{r4, r7, lr}
 80008ba:	b083      	sub	sp, #12
 80008bc:	af00      	add	r7, sp, #0
 80008be:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80008c0:	4b14      	ldr	r3, [pc, #80]	; (8000914 <HAL_InitTick+0x5c>)
 80008c2:	681c      	ldr	r4, [r3, #0]
 80008c4:	4b14      	ldr	r3, [pc, #80]	; (8000918 <HAL_InitTick+0x60>)
 80008c6:	781b      	ldrb	r3, [r3, #0]
 80008c8:	0019      	movs	r1, r3
 80008ca:	23fa      	movs	r3, #250	; 0xfa
 80008cc:	0098      	lsls	r0, r3, #2
 80008ce:	f7ff fc1b 	bl	8000108 <__udivsi3>
 80008d2:	0003      	movs	r3, r0
 80008d4:	0019      	movs	r1, r3
 80008d6:	0020      	movs	r0, r4
 80008d8:	f7ff fc16 	bl	8000108 <__udivsi3>
 80008dc:	0003      	movs	r3, r0
 80008de:	0018      	movs	r0, r3
 80008e0:	f000 f8e1 	bl	8000aa6 <HAL_SYSTICK_Config>
 80008e4:	1e03      	subs	r3, r0, #0
 80008e6:	d001      	beq.n	80008ec <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80008e8:	2301      	movs	r3, #1
 80008ea:	e00f      	b.n	800090c <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80008ec:	687b      	ldr	r3, [r7, #4]
 80008ee:	2b03      	cmp	r3, #3
 80008f0:	d80b      	bhi.n	800090a <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80008f2:	6879      	ldr	r1, [r7, #4]
 80008f4:	2301      	movs	r3, #1
 80008f6:	425b      	negs	r3, r3
 80008f8:	2200      	movs	r2, #0
 80008fa:	0018      	movs	r0, r3
 80008fc:	f000 f8be 	bl	8000a7c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000900:	4b06      	ldr	r3, [pc, #24]	; (800091c <HAL_InitTick+0x64>)
 8000902:	687a      	ldr	r2, [r7, #4]
 8000904:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000906:	2300      	movs	r3, #0
 8000908:	e000      	b.n	800090c <HAL_InitTick+0x54>
    return HAL_ERROR;
 800090a:	2301      	movs	r3, #1
}
 800090c:	0018      	movs	r0, r3
 800090e:	46bd      	mov	sp, r7
 8000910:	b003      	add	sp, #12
 8000912:	bd90      	pop	{r4, r7, pc}
 8000914:	20000000 	.word	0x20000000
 8000918:	20000008 	.word	0x20000008
 800091c:	20000004 	.word	0x20000004

08000920 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000920:	b580      	push	{r7, lr}
 8000922:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000924:	4b05      	ldr	r3, [pc, #20]	; (800093c <HAL_IncTick+0x1c>)
 8000926:	781b      	ldrb	r3, [r3, #0]
 8000928:	001a      	movs	r2, r3
 800092a:	4b05      	ldr	r3, [pc, #20]	; (8000940 <HAL_IncTick+0x20>)
 800092c:	681b      	ldr	r3, [r3, #0]
 800092e:	18d2      	adds	r2, r2, r3
 8000930:	4b03      	ldr	r3, [pc, #12]	; (8000940 <HAL_IncTick+0x20>)
 8000932:	601a      	str	r2, [r3, #0]
}
 8000934:	46c0      	nop			; (mov r8, r8)
 8000936:	46bd      	mov	sp, r7
 8000938:	bd80      	pop	{r7, pc}
 800093a:	46c0      	nop			; (mov r8, r8)
 800093c:	20000008 	.word	0x20000008
 8000940:	2000007c 	.word	0x2000007c

08000944 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000944:	b580      	push	{r7, lr}
 8000946:	af00      	add	r7, sp, #0
  return uwTick;
 8000948:	4b02      	ldr	r3, [pc, #8]	; (8000954 <HAL_GetTick+0x10>)
 800094a:	681b      	ldr	r3, [r3, #0]
}
 800094c:	0018      	movs	r0, r3
 800094e:	46bd      	mov	sp, r7
 8000950:	bd80      	pop	{r7, pc}
 8000952:	46c0      	nop			; (mov r8, r8)
 8000954:	2000007c 	.word	0x2000007c

08000958 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000958:	b590      	push	{r4, r7, lr}
 800095a:	b083      	sub	sp, #12
 800095c:	af00      	add	r7, sp, #0
 800095e:	0002      	movs	r2, r0
 8000960:	6039      	str	r1, [r7, #0]
 8000962:	1dfb      	adds	r3, r7, #7
 8000964:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000966:	1dfb      	adds	r3, r7, #7
 8000968:	781b      	ldrb	r3, [r3, #0]
 800096a:	2b7f      	cmp	r3, #127	; 0x7f
 800096c:	d828      	bhi.n	80009c0 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800096e:	4a2f      	ldr	r2, [pc, #188]	; (8000a2c <__NVIC_SetPriority+0xd4>)
 8000970:	1dfb      	adds	r3, r7, #7
 8000972:	781b      	ldrb	r3, [r3, #0]
 8000974:	b25b      	sxtb	r3, r3
 8000976:	089b      	lsrs	r3, r3, #2
 8000978:	33c0      	adds	r3, #192	; 0xc0
 800097a:	009b      	lsls	r3, r3, #2
 800097c:	589b      	ldr	r3, [r3, r2]
 800097e:	1dfa      	adds	r2, r7, #7
 8000980:	7812      	ldrb	r2, [r2, #0]
 8000982:	0011      	movs	r1, r2
 8000984:	2203      	movs	r2, #3
 8000986:	400a      	ands	r2, r1
 8000988:	00d2      	lsls	r2, r2, #3
 800098a:	21ff      	movs	r1, #255	; 0xff
 800098c:	4091      	lsls	r1, r2
 800098e:	000a      	movs	r2, r1
 8000990:	43d2      	mvns	r2, r2
 8000992:	401a      	ands	r2, r3
 8000994:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000996:	683b      	ldr	r3, [r7, #0]
 8000998:	019b      	lsls	r3, r3, #6
 800099a:	22ff      	movs	r2, #255	; 0xff
 800099c:	401a      	ands	r2, r3
 800099e:	1dfb      	adds	r3, r7, #7
 80009a0:	781b      	ldrb	r3, [r3, #0]
 80009a2:	0018      	movs	r0, r3
 80009a4:	2303      	movs	r3, #3
 80009a6:	4003      	ands	r3, r0
 80009a8:	00db      	lsls	r3, r3, #3
 80009aa:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80009ac:	481f      	ldr	r0, [pc, #124]	; (8000a2c <__NVIC_SetPriority+0xd4>)
 80009ae:	1dfb      	adds	r3, r7, #7
 80009b0:	781b      	ldrb	r3, [r3, #0]
 80009b2:	b25b      	sxtb	r3, r3
 80009b4:	089b      	lsrs	r3, r3, #2
 80009b6:	430a      	orrs	r2, r1
 80009b8:	33c0      	adds	r3, #192	; 0xc0
 80009ba:	009b      	lsls	r3, r3, #2
 80009bc:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80009be:	e031      	b.n	8000a24 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80009c0:	4a1b      	ldr	r2, [pc, #108]	; (8000a30 <__NVIC_SetPriority+0xd8>)
 80009c2:	1dfb      	adds	r3, r7, #7
 80009c4:	781b      	ldrb	r3, [r3, #0]
 80009c6:	0019      	movs	r1, r3
 80009c8:	230f      	movs	r3, #15
 80009ca:	400b      	ands	r3, r1
 80009cc:	3b08      	subs	r3, #8
 80009ce:	089b      	lsrs	r3, r3, #2
 80009d0:	3306      	adds	r3, #6
 80009d2:	009b      	lsls	r3, r3, #2
 80009d4:	18d3      	adds	r3, r2, r3
 80009d6:	3304      	adds	r3, #4
 80009d8:	681b      	ldr	r3, [r3, #0]
 80009da:	1dfa      	adds	r2, r7, #7
 80009dc:	7812      	ldrb	r2, [r2, #0]
 80009de:	0011      	movs	r1, r2
 80009e0:	2203      	movs	r2, #3
 80009e2:	400a      	ands	r2, r1
 80009e4:	00d2      	lsls	r2, r2, #3
 80009e6:	21ff      	movs	r1, #255	; 0xff
 80009e8:	4091      	lsls	r1, r2
 80009ea:	000a      	movs	r2, r1
 80009ec:	43d2      	mvns	r2, r2
 80009ee:	401a      	ands	r2, r3
 80009f0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80009f2:	683b      	ldr	r3, [r7, #0]
 80009f4:	019b      	lsls	r3, r3, #6
 80009f6:	22ff      	movs	r2, #255	; 0xff
 80009f8:	401a      	ands	r2, r3
 80009fa:	1dfb      	adds	r3, r7, #7
 80009fc:	781b      	ldrb	r3, [r3, #0]
 80009fe:	0018      	movs	r0, r3
 8000a00:	2303      	movs	r3, #3
 8000a02:	4003      	ands	r3, r0
 8000a04:	00db      	lsls	r3, r3, #3
 8000a06:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000a08:	4809      	ldr	r0, [pc, #36]	; (8000a30 <__NVIC_SetPriority+0xd8>)
 8000a0a:	1dfb      	adds	r3, r7, #7
 8000a0c:	781b      	ldrb	r3, [r3, #0]
 8000a0e:	001c      	movs	r4, r3
 8000a10:	230f      	movs	r3, #15
 8000a12:	4023      	ands	r3, r4
 8000a14:	3b08      	subs	r3, #8
 8000a16:	089b      	lsrs	r3, r3, #2
 8000a18:	430a      	orrs	r2, r1
 8000a1a:	3306      	adds	r3, #6
 8000a1c:	009b      	lsls	r3, r3, #2
 8000a1e:	18c3      	adds	r3, r0, r3
 8000a20:	3304      	adds	r3, #4
 8000a22:	601a      	str	r2, [r3, #0]
}
 8000a24:	46c0      	nop			; (mov r8, r8)
 8000a26:	46bd      	mov	sp, r7
 8000a28:	b003      	add	sp, #12
 8000a2a:	bd90      	pop	{r4, r7, pc}
 8000a2c:	e000e100 	.word	0xe000e100
 8000a30:	e000ed00 	.word	0xe000ed00

08000a34 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	b082      	sub	sp, #8
 8000a38:	af00      	add	r7, sp, #0
 8000a3a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000a3c:	687b      	ldr	r3, [r7, #4]
 8000a3e:	1e5a      	subs	r2, r3, #1
 8000a40:	2380      	movs	r3, #128	; 0x80
 8000a42:	045b      	lsls	r3, r3, #17
 8000a44:	429a      	cmp	r2, r3
 8000a46:	d301      	bcc.n	8000a4c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000a48:	2301      	movs	r3, #1
 8000a4a:	e010      	b.n	8000a6e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000a4c:	4b0a      	ldr	r3, [pc, #40]	; (8000a78 <SysTick_Config+0x44>)
 8000a4e:	687a      	ldr	r2, [r7, #4]
 8000a50:	3a01      	subs	r2, #1
 8000a52:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000a54:	2301      	movs	r3, #1
 8000a56:	425b      	negs	r3, r3
 8000a58:	2103      	movs	r1, #3
 8000a5a:	0018      	movs	r0, r3
 8000a5c:	f7ff ff7c 	bl	8000958 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000a60:	4b05      	ldr	r3, [pc, #20]	; (8000a78 <SysTick_Config+0x44>)
 8000a62:	2200      	movs	r2, #0
 8000a64:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000a66:	4b04      	ldr	r3, [pc, #16]	; (8000a78 <SysTick_Config+0x44>)
 8000a68:	2207      	movs	r2, #7
 8000a6a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000a6c:	2300      	movs	r3, #0
}
 8000a6e:	0018      	movs	r0, r3
 8000a70:	46bd      	mov	sp, r7
 8000a72:	b002      	add	sp, #8
 8000a74:	bd80      	pop	{r7, pc}
 8000a76:	46c0      	nop			; (mov r8, r8)
 8000a78:	e000e010 	.word	0xe000e010

08000a7c <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	b084      	sub	sp, #16
 8000a80:	af00      	add	r7, sp, #0
 8000a82:	60b9      	str	r1, [r7, #8]
 8000a84:	607a      	str	r2, [r7, #4]
 8000a86:	210f      	movs	r1, #15
 8000a88:	187b      	adds	r3, r7, r1
 8000a8a:	1c02      	adds	r2, r0, #0
 8000a8c:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000a8e:	68ba      	ldr	r2, [r7, #8]
 8000a90:	187b      	adds	r3, r7, r1
 8000a92:	781b      	ldrb	r3, [r3, #0]
 8000a94:	b25b      	sxtb	r3, r3
 8000a96:	0011      	movs	r1, r2
 8000a98:	0018      	movs	r0, r3
 8000a9a:	f7ff ff5d 	bl	8000958 <__NVIC_SetPriority>
}
 8000a9e:	46c0      	nop			; (mov r8, r8)
 8000aa0:	46bd      	mov	sp, r7
 8000aa2:	b004      	add	sp, #16
 8000aa4:	bd80      	pop	{r7, pc}

08000aa6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000aa6:	b580      	push	{r7, lr}
 8000aa8:	b082      	sub	sp, #8
 8000aaa:	af00      	add	r7, sp, #0
 8000aac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	0018      	movs	r0, r3
 8000ab2:	f7ff ffbf 	bl	8000a34 <SysTick_Config>
 8000ab6:	0003      	movs	r3, r0
}
 8000ab8:	0018      	movs	r0, r3
 8000aba:	46bd      	mov	sp, r7
 8000abc:	b002      	add	sp, #8
 8000abe:	bd80      	pop	{r7, pc}

08000ac0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	b086      	sub	sp, #24
 8000ac4:	af00      	add	r7, sp, #0
 8000ac6:	6078      	str	r0, [r7, #4]
 8000ac8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8000aca:	2300      	movs	r3, #0
 8000acc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000ace:	2300      	movs	r3, #0
 8000ad0:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8000ad6:	e143      	b.n	8000d60 <HAL_GPIO_Init+0x2a0>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000ad8:	683b      	ldr	r3, [r7, #0]
 8000ada:	681b      	ldr	r3, [r3, #0]
 8000adc:	2101      	movs	r1, #1
 8000ade:	697a      	ldr	r2, [r7, #20]
 8000ae0:	4091      	lsls	r1, r2
 8000ae2:	000a      	movs	r2, r1
 8000ae4:	4013      	ands	r3, r2
 8000ae6:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8000ae8:	68fb      	ldr	r3, [r7, #12]
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	d100      	bne.n	8000af0 <HAL_GPIO_Init+0x30>
 8000aee:	e134      	b.n	8000d5a <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000af0:	683b      	ldr	r3, [r7, #0]
 8000af2:	685b      	ldr	r3, [r3, #4]
 8000af4:	2203      	movs	r2, #3
 8000af6:	4013      	ands	r3, r2
 8000af8:	2b01      	cmp	r3, #1
 8000afa:	d005      	beq.n	8000b08 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000afc:	683b      	ldr	r3, [r7, #0]
 8000afe:	685b      	ldr	r3, [r3, #4]
 8000b00:	2203      	movs	r2, #3
 8000b02:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000b04:	2b02      	cmp	r3, #2
 8000b06:	d130      	bne.n	8000b6a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	689b      	ldr	r3, [r3, #8]
 8000b0c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8000b0e:	697b      	ldr	r3, [r7, #20]
 8000b10:	005b      	lsls	r3, r3, #1
 8000b12:	2203      	movs	r2, #3
 8000b14:	409a      	lsls	r2, r3
 8000b16:	0013      	movs	r3, r2
 8000b18:	43da      	mvns	r2, r3
 8000b1a:	693b      	ldr	r3, [r7, #16]
 8000b1c:	4013      	ands	r3, r2
 8000b1e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000b20:	683b      	ldr	r3, [r7, #0]
 8000b22:	68da      	ldr	r2, [r3, #12]
 8000b24:	697b      	ldr	r3, [r7, #20]
 8000b26:	005b      	lsls	r3, r3, #1
 8000b28:	409a      	lsls	r2, r3
 8000b2a:	0013      	movs	r3, r2
 8000b2c:	693a      	ldr	r2, [r7, #16]
 8000b2e:	4313      	orrs	r3, r2
 8000b30:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	693a      	ldr	r2, [r7, #16]
 8000b36:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	685b      	ldr	r3, [r3, #4]
 8000b3c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000b3e:	2201      	movs	r2, #1
 8000b40:	697b      	ldr	r3, [r7, #20]
 8000b42:	409a      	lsls	r2, r3
 8000b44:	0013      	movs	r3, r2
 8000b46:	43da      	mvns	r2, r3
 8000b48:	693b      	ldr	r3, [r7, #16]
 8000b4a:	4013      	ands	r3, r2
 8000b4c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000b4e:	683b      	ldr	r3, [r7, #0]
 8000b50:	685b      	ldr	r3, [r3, #4]
 8000b52:	091b      	lsrs	r3, r3, #4
 8000b54:	2201      	movs	r2, #1
 8000b56:	401a      	ands	r2, r3
 8000b58:	697b      	ldr	r3, [r7, #20]
 8000b5a:	409a      	lsls	r2, r3
 8000b5c:	0013      	movs	r3, r2
 8000b5e:	693a      	ldr	r2, [r7, #16]
 8000b60:	4313      	orrs	r3, r2
 8000b62:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	693a      	ldr	r2, [r7, #16]
 8000b68:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000b6a:	683b      	ldr	r3, [r7, #0]
 8000b6c:	685b      	ldr	r3, [r3, #4]
 8000b6e:	2203      	movs	r2, #3
 8000b70:	4013      	ands	r3, r2
 8000b72:	2b03      	cmp	r3, #3
 8000b74:	d017      	beq.n	8000ba6 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	68db      	ldr	r3, [r3, #12]
 8000b7a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000b7c:	697b      	ldr	r3, [r7, #20]
 8000b7e:	005b      	lsls	r3, r3, #1
 8000b80:	2203      	movs	r2, #3
 8000b82:	409a      	lsls	r2, r3
 8000b84:	0013      	movs	r3, r2
 8000b86:	43da      	mvns	r2, r3
 8000b88:	693b      	ldr	r3, [r7, #16]
 8000b8a:	4013      	ands	r3, r2
 8000b8c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000b8e:	683b      	ldr	r3, [r7, #0]
 8000b90:	689a      	ldr	r2, [r3, #8]
 8000b92:	697b      	ldr	r3, [r7, #20]
 8000b94:	005b      	lsls	r3, r3, #1
 8000b96:	409a      	lsls	r2, r3
 8000b98:	0013      	movs	r3, r2
 8000b9a:	693a      	ldr	r2, [r7, #16]
 8000b9c:	4313      	orrs	r3, r2
 8000b9e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	693a      	ldr	r2, [r7, #16]
 8000ba4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000ba6:	683b      	ldr	r3, [r7, #0]
 8000ba8:	685b      	ldr	r3, [r3, #4]
 8000baa:	2203      	movs	r2, #3
 8000bac:	4013      	ands	r3, r2
 8000bae:	2b02      	cmp	r3, #2
 8000bb0:	d123      	bne.n	8000bfa <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000bb2:	697b      	ldr	r3, [r7, #20]
 8000bb4:	08da      	lsrs	r2, r3, #3
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	3208      	adds	r2, #8
 8000bba:	0092      	lsls	r2, r2, #2
 8000bbc:	58d3      	ldr	r3, [r2, r3]
 8000bbe:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8000bc0:	697b      	ldr	r3, [r7, #20]
 8000bc2:	2207      	movs	r2, #7
 8000bc4:	4013      	ands	r3, r2
 8000bc6:	009b      	lsls	r3, r3, #2
 8000bc8:	220f      	movs	r2, #15
 8000bca:	409a      	lsls	r2, r3
 8000bcc:	0013      	movs	r3, r2
 8000bce:	43da      	mvns	r2, r3
 8000bd0:	693b      	ldr	r3, [r7, #16]
 8000bd2:	4013      	ands	r3, r2
 8000bd4:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8000bd6:	683b      	ldr	r3, [r7, #0]
 8000bd8:	691a      	ldr	r2, [r3, #16]
 8000bda:	697b      	ldr	r3, [r7, #20]
 8000bdc:	2107      	movs	r1, #7
 8000bde:	400b      	ands	r3, r1
 8000be0:	009b      	lsls	r3, r3, #2
 8000be2:	409a      	lsls	r2, r3
 8000be4:	0013      	movs	r3, r2
 8000be6:	693a      	ldr	r2, [r7, #16]
 8000be8:	4313      	orrs	r3, r2
 8000bea:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8000bec:	697b      	ldr	r3, [r7, #20]
 8000bee:	08da      	lsrs	r2, r3, #3
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	3208      	adds	r2, #8
 8000bf4:	0092      	lsls	r2, r2, #2
 8000bf6:	6939      	ldr	r1, [r7, #16]
 8000bf8:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	681b      	ldr	r3, [r3, #0]
 8000bfe:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8000c00:	697b      	ldr	r3, [r7, #20]
 8000c02:	005b      	lsls	r3, r3, #1
 8000c04:	2203      	movs	r2, #3
 8000c06:	409a      	lsls	r2, r3
 8000c08:	0013      	movs	r3, r2
 8000c0a:	43da      	mvns	r2, r3
 8000c0c:	693b      	ldr	r3, [r7, #16]
 8000c0e:	4013      	ands	r3, r2
 8000c10:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000c12:	683b      	ldr	r3, [r7, #0]
 8000c14:	685b      	ldr	r3, [r3, #4]
 8000c16:	2203      	movs	r2, #3
 8000c18:	401a      	ands	r2, r3
 8000c1a:	697b      	ldr	r3, [r7, #20]
 8000c1c:	005b      	lsls	r3, r3, #1
 8000c1e:	409a      	lsls	r2, r3
 8000c20:	0013      	movs	r3, r2
 8000c22:	693a      	ldr	r2, [r7, #16]
 8000c24:	4313      	orrs	r3, r2
 8000c26:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	693a      	ldr	r2, [r7, #16]
 8000c2c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000c2e:	683b      	ldr	r3, [r7, #0]
 8000c30:	685a      	ldr	r2, [r3, #4]
 8000c32:	23c0      	movs	r3, #192	; 0xc0
 8000c34:	029b      	lsls	r3, r3, #10
 8000c36:	4013      	ands	r3, r2
 8000c38:	d100      	bne.n	8000c3c <HAL_GPIO_Init+0x17c>
 8000c3a:	e08e      	b.n	8000d5a <HAL_GPIO_Init+0x29a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c3c:	4b4e      	ldr	r3, [pc, #312]	; (8000d78 <HAL_GPIO_Init+0x2b8>)
 8000c3e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000c40:	4b4d      	ldr	r3, [pc, #308]	; (8000d78 <HAL_GPIO_Init+0x2b8>)
 8000c42:	2101      	movs	r1, #1
 8000c44:	430a      	orrs	r2, r1
 8000c46:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8000c48:	4a4c      	ldr	r2, [pc, #304]	; (8000d7c <HAL_GPIO_Init+0x2bc>)
 8000c4a:	697b      	ldr	r3, [r7, #20]
 8000c4c:	089b      	lsrs	r3, r3, #2
 8000c4e:	3302      	adds	r3, #2
 8000c50:	009b      	lsls	r3, r3, #2
 8000c52:	589b      	ldr	r3, [r3, r2]
 8000c54:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8000c56:	697b      	ldr	r3, [r7, #20]
 8000c58:	2203      	movs	r2, #3
 8000c5a:	4013      	ands	r3, r2
 8000c5c:	009b      	lsls	r3, r3, #2
 8000c5e:	220f      	movs	r2, #15
 8000c60:	409a      	lsls	r2, r3
 8000c62:	0013      	movs	r3, r2
 8000c64:	43da      	mvns	r2, r3
 8000c66:	693b      	ldr	r3, [r7, #16]
 8000c68:	4013      	ands	r3, r2
 8000c6a:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8000c6c:	687a      	ldr	r2, [r7, #4]
 8000c6e:	23a0      	movs	r3, #160	; 0xa0
 8000c70:	05db      	lsls	r3, r3, #23
 8000c72:	429a      	cmp	r2, r3
 8000c74:	d00d      	beq.n	8000c92 <HAL_GPIO_Init+0x1d2>
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	4a41      	ldr	r2, [pc, #260]	; (8000d80 <HAL_GPIO_Init+0x2c0>)
 8000c7a:	4293      	cmp	r3, r2
 8000c7c:	d007      	beq.n	8000c8e <HAL_GPIO_Init+0x1ce>
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	4a40      	ldr	r2, [pc, #256]	; (8000d84 <HAL_GPIO_Init+0x2c4>)
 8000c82:	4293      	cmp	r3, r2
 8000c84:	d101      	bne.n	8000c8a <HAL_GPIO_Init+0x1ca>
 8000c86:	2302      	movs	r3, #2
 8000c88:	e004      	b.n	8000c94 <HAL_GPIO_Init+0x1d4>
 8000c8a:	2306      	movs	r3, #6
 8000c8c:	e002      	b.n	8000c94 <HAL_GPIO_Init+0x1d4>
 8000c8e:	2301      	movs	r3, #1
 8000c90:	e000      	b.n	8000c94 <HAL_GPIO_Init+0x1d4>
 8000c92:	2300      	movs	r3, #0
 8000c94:	697a      	ldr	r2, [r7, #20]
 8000c96:	2103      	movs	r1, #3
 8000c98:	400a      	ands	r2, r1
 8000c9a:	0092      	lsls	r2, r2, #2
 8000c9c:	4093      	lsls	r3, r2
 8000c9e:	693a      	ldr	r2, [r7, #16]
 8000ca0:	4313      	orrs	r3, r2
 8000ca2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000ca4:	4935      	ldr	r1, [pc, #212]	; (8000d7c <HAL_GPIO_Init+0x2bc>)
 8000ca6:	697b      	ldr	r3, [r7, #20]
 8000ca8:	089b      	lsrs	r3, r3, #2
 8000caa:	3302      	adds	r3, #2
 8000cac:	009b      	lsls	r3, r3, #2
 8000cae:	693a      	ldr	r2, [r7, #16]
 8000cb0:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000cb2:	4b35      	ldr	r3, [pc, #212]	; (8000d88 <HAL_GPIO_Init+0x2c8>)
 8000cb4:	689b      	ldr	r3, [r3, #8]
 8000cb6:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000cb8:	68fb      	ldr	r3, [r7, #12]
 8000cba:	43da      	mvns	r2, r3
 8000cbc:	693b      	ldr	r3, [r7, #16]
 8000cbe:	4013      	ands	r3, r2
 8000cc0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8000cc2:	683b      	ldr	r3, [r7, #0]
 8000cc4:	685a      	ldr	r2, [r3, #4]
 8000cc6:	2380      	movs	r3, #128	; 0x80
 8000cc8:	035b      	lsls	r3, r3, #13
 8000cca:	4013      	ands	r3, r2
 8000ccc:	d003      	beq.n	8000cd6 <HAL_GPIO_Init+0x216>
        {
          temp |= iocurrent;
 8000cce:	693a      	ldr	r2, [r7, #16]
 8000cd0:	68fb      	ldr	r3, [r7, #12]
 8000cd2:	4313      	orrs	r3, r2
 8000cd4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000cd6:	4b2c      	ldr	r3, [pc, #176]	; (8000d88 <HAL_GPIO_Init+0x2c8>)
 8000cd8:	693a      	ldr	r2, [r7, #16]
 8000cda:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000cdc:	4b2a      	ldr	r3, [pc, #168]	; (8000d88 <HAL_GPIO_Init+0x2c8>)
 8000cde:	68db      	ldr	r3, [r3, #12]
 8000ce0:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000ce2:	68fb      	ldr	r3, [r7, #12]
 8000ce4:	43da      	mvns	r2, r3
 8000ce6:	693b      	ldr	r3, [r7, #16]
 8000ce8:	4013      	ands	r3, r2
 8000cea:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8000cec:	683b      	ldr	r3, [r7, #0]
 8000cee:	685a      	ldr	r2, [r3, #4]
 8000cf0:	2380      	movs	r3, #128	; 0x80
 8000cf2:	039b      	lsls	r3, r3, #14
 8000cf4:	4013      	ands	r3, r2
 8000cf6:	d003      	beq.n	8000d00 <HAL_GPIO_Init+0x240>
        {
          temp |= iocurrent;
 8000cf8:	693a      	ldr	r2, [r7, #16]
 8000cfa:	68fb      	ldr	r3, [r7, #12]
 8000cfc:	4313      	orrs	r3, r2
 8000cfe:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000d00:	4b21      	ldr	r3, [pc, #132]	; (8000d88 <HAL_GPIO_Init+0x2c8>)
 8000d02:	693a      	ldr	r2, [r7, #16]
 8000d04:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 8000d06:	4b20      	ldr	r3, [pc, #128]	; (8000d88 <HAL_GPIO_Init+0x2c8>)
 8000d08:	685b      	ldr	r3, [r3, #4]
 8000d0a:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000d0c:	68fb      	ldr	r3, [r7, #12]
 8000d0e:	43da      	mvns	r2, r3
 8000d10:	693b      	ldr	r3, [r7, #16]
 8000d12:	4013      	ands	r3, r2
 8000d14:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8000d16:	683b      	ldr	r3, [r7, #0]
 8000d18:	685a      	ldr	r2, [r3, #4]
 8000d1a:	2380      	movs	r3, #128	; 0x80
 8000d1c:	029b      	lsls	r3, r3, #10
 8000d1e:	4013      	ands	r3, r2
 8000d20:	d003      	beq.n	8000d2a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8000d22:	693a      	ldr	r2, [r7, #16]
 8000d24:	68fb      	ldr	r3, [r7, #12]
 8000d26:	4313      	orrs	r3, r2
 8000d28:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000d2a:	4b17      	ldr	r3, [pc, #92]	; (8000d88 <HAL_GPIO_Init+0x2c8>)
 8000d2c:	693a      	ldr	r2, [r7, #16]
 8000d2e:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000d30:	4b15      	ldr	r3, [pc, #84]	; (8000d88 <HAL_GPIO_Init+0x2c8>)
 8000d32:	681b      	ldr	r3, [r3, #0]
 8000d34:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8000d36:	68fb      	ldr	r3, [r7, #12]
 8000d38:	43da      	mvns	r2, r3
 8000d3a:	693b      	ldr	r3, [r7, #16]
 8000d3c:	4013      	ands	r3, r2
 8000d3e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8000d40:	683b      	ldr	r3, [r7, #0]
 8000d42:	685a      	ldr	r2, [r3, #4]
 8000d44:	2380      	movs	r3, #128	; 0x80
 8000d46:	025b      	lsls	r3, r3, #9
 8000d48:	4013      	ands	r3, r2
 8000d4a:	d003      	beq.n	8000d54 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8000d4c:	693a      	ldr	r2, [r7, #16]
 8000d4e:	68fb      	ldr	r3, [r7, #12]
 8000d50:	4313      	orrs	r3, r2
 8000d52:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000d54:	4b0c      	ldr	r3, [pc, #48]	; (8000d88 <HAL_GPIO_Init+0x2c8>)
 8000d56:	693a      	ldr	r2, [r7, #16]
 8000d58:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 8000d5a:	697b      	ldr	r3, [r7, #20]
 8000d5c:	3301      	adds	r3, #1
 8000d5e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8000d60:	683b      	ldr	r3, [r7, #0]
 8000d62:	681a      	ldr	r2, [r3, #0]
 8000d64:	697b      	ldr	r3, [r7, #20]
 8000d66:	40da      	lsrs	r2, r3
 8000d68:	1e13      	subs	r3, r2, #0
 8000d6a:	d000      	beq.n	8000d6e <HAL_GPIO_Init+0x2ae>
 8000d6c:	e6b4      	b.n	8000ad8 <HAL_GPIO_Init+0x18>
  }
}
 8000d6e:	46c0      	nop			; (mov r8, r8)
 8000d70:	46c0      	nop			; (mov r8, r8)
 8000d72:	46bd      	mov	sp, r7
 8000d74:	b006      	add	sp, #24
 8000d76:	bd80      	pop	{r7, pc}
 8000d78:	40021000 	.word	0x40021000
 8000d7c:	40010000 	.word	0x40010000
 8000d80:	50000400 	.word	0x50000400
 8000d84:	50000800 	.word	0x50000800
 8000d88:	40010400 	.word	0x40010400

08000d8c <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b082      	sub	sp, #8
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	6078      	str	r0, [r7, #4]
 8000d94:	0008      	movs	r0, r1
 8000d96:	0011      	movs	r1, r2
 8000d98:	1cbb      	adds	r3, r7, #2
 8000d9a:	1c02      	adds	r2, r0, #0
 8000d9c:	801a      	strh	r2, [r3, #0]
 8000d9e:	1c7b      	adds	r3, r7, #1
 8000da0:	1c0a      	adds	r2, r1, #0
 8000da2:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000da4:	1c7b      	adds	r3, r7, #1
 8000da6:	781b      	ldrb	r3, [r3, #0]
 8000da8:	2b00      	cmp	r3, #0
 8000daa:	d004      	beq.n	8000db6 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000dac:	1cbb      	adds	r3, r7, #2
 8000dae:	881a      	ldrh	r2, [r3, #0]
 8000db0:	687b      	ldr	r3, [r7, #4]
 8000db2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8000db4:	e003      	b.n	8000dbe <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8000db6:	1cbb      	adds	r3, r7, #2
 8000db8:	881a      	ldrh	r2, [r3, #0]
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000dbe:	46c0      	nop			; (mov r8, r8)
 8000dc0:	46bd      	mov	sp, r7
 8000dc2:	b002      	add	sp, #8
 8000dc4:	bd80      	pop	{r7, pc}

08000dc6 <HAL_GPIO_TogglePin>:
  *                All port bits are not necessarily available on all GPIOs.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8000dc6:	b580      	push	{r7, lr}
 8000dc8:	b084      	sub	sp, #16
 8000dca:	af00      	add	r7, sp, #0
 8000dcc:	6078      	str	r0, [r7, #4]
 8000dce:	000a      	movs	r2, r1
 8000dd0:	1cbb      	adds	r3, r7, #2
 8000dd2:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	695b      	ldr	r3, [r3, #20]
 8000dd8:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000dda:	1cbb      	adds	r3, r7, #2
 8000ddc:	881b      	ldrh	r3, [r3, #0]
 8000dde:	68fa      	ldr	r2, [r7, #12]
 8000de0:	4013      	ands	r3, r2
 8000de2:	041a      	lsls	r2, r3, #16
 8000de4:	68fb      	ldr	r3, [r7, #12]
 8000de6:	43db      	mvns	r3, r3
 8000de8:	1cb9      	adds	r1, r7, #2
 8000dea:	8809      	ldrh	r1, [r1, #0]
 8000dec:	400b      	ands	r3, r1
 8000dee:	431a      	orrs	r2, r3
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	619a      	str	r2, [r3, #24]
}
 8000df4:	46c0      	nop			; (mov r8, r8)
 8000df6:	46bd      	mov	sp, r7
 8000df8:	b004      	add	sp, #16
 8000dfa:	bd80      	pop	{r7, pc}

08000dfc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b082      	sub	sp, #8
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d101      	bne.n	8000e0e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8000e0a:	2301      	movs	r3, #1
 8000e0c:	e082      	b.n	8000f14 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	2241      	movs	r2, #65	; 0x41
 8000e12:	5c9b      	ldrb	r3, [r3, r2]
 8000e14:	b2db      	uxtb	r3, r3
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	d107      	bne.n	8000e2a <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	2240      	movs	r2, #64	; 0x40
 8000e1e:	2100      	movs	r1, #0
 8000e20:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	0018      	movs	r0, r3
 8000e26:	f7ff fc6f 	bl	8000708 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	2241      	movs	r2, #65	; 0x41
 8000e2e:	2124      	movs	r1, #36	; 0x24
 8000e30:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	681a      	ldr	r2, [r3, #0]
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	2101      	movs	r1, #1
 8000e3e:	438a      	bics	r2, r1
 8000e40:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	685a      	ldr	r2, [r3, #4]
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	4934      	ldr	r1, [pc, #208]	; (8000f1c <HAL_I2C_Init+0x120>)
 8000e4c:	400a      	ands	r2, r1
 8000e4e:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	689a      	ldr	r2, [r3, #8]
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	4931      	ldr	r1, [pc, #196]	; (8000f20 <HAL_I2C_Init+0x124>)
 8000e5c:	400a      	ands	r2, r1
 8000e5e:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	68db      	ldr	r3, [r3, #12]
 8000e64:	2b01      	cmp	r3, #1
 8000e66:	d108      	bne.n	8000e7a <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	689a      	ldr	r2, [r3, #8]
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	2180      	movs	r1, #128	; 0x80
 8000e72:	0209      	lsls	r1, r1, #8
 8000e74:	430a      	orrs	r2, r1
 8000e76:	609a      	str	r2, [r3, #8]
 8000e78:	e007      	b.n	8000e8a <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	689a      	ldr	r2, [r3, #8]
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	2184      	movs	r1, #132	; 0x84
 8000e84:	0209      	lsls	r1, r1, #8
 8000e86:	430a      	orrs	r2, r1
 8000e88:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	68db      	ldr	r3, [r3, #12]
 8000e8e:	2b02      	cmp	r3, #2
 8000e90:	d104      	bne.n	8000e9c <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	2280      	movs	r2, #128	; 0x80
 8000e98:	0112      	lsls	r2, r2, #4
 8000e9a:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	685a      	ldr	r2, [r3, #4]
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	681b      	ldr	r3, [r3, #0]
 8000ea6:	491f      	ldr	r1, [pc, #124]	; (8000f24 <HAL_I2C_Init+0x128>)
 8000ea8:	430a      	orrs	r2, r1
 8000eaa:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	68da      	ldr	r2, [r3, #12]
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	491a      	ldr	r1, [pc, #104]	; (8000f20 <HAL_I2C_Init+0x124>)
 8000eb8:	400a      	ands	r2, r1
 8000eba:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8000ebc:	687b      	ldr	r3, [r7, #4]
 8000ebe:	691a      	ldr	r2, [r3, #16]
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	695b      	ldr	r3, [r3, #20]
 8000ec4:	431a      	orrs	r2, r3
 8000ec6:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	699b      	ldr	r3, [r3, #24]
 8000ecc:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	430a      	orrs	r2, r1
 8000ed4:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	69d9      	ldr	r1, [r3, #28]
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	6a1a      	ldr	r2, [r3, #32]
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	681b      	ldr	r3, [r3, #0]
 8000ee2:	430a      	orrs	r2, r1
 8000ee4:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	681a      	ldr	r2, [r3, #0]
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	2101      	movs	r1, #1
 8000ef2:	430a      	orrs	r2, r1
 8000ef4:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	2200      	movs	r2, #0
 8000efa:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	2241      	movs	r2, #65	; 0x41
 8000f00:	2120      	movs	r1, #32
 8000f02:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	2200      	movs	r2, #0
 8000f08:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	2242      	movs	r2, #66	; 0x42
 8000f0e:	2100      	movs	r1, #0
 8000f10:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8000f12:	2300      	movs	r3, #0
}
 8000f14:	0018      	movs	r0, r3
 8000f16:	46bd      	mov	sp, r7
 8000f18:	b002      	add	sp, #8
 8000f1a:	bd80      	pop	{r7, pc}
 8000f1c:	f0ffffff 	.word	0xf0ffffff
 8000f20:	ffff7fff 	.word	0xffff7fff
 8000f24:	02008000 	.word	0x02008000

08000f28 <HAL_I2C_Slave_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Slave_Receive(I2C_HandleTypeDef *hi2c, uint8_t *pData, uint16_t Size,
                                        uint32_t Timeout)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b088      	sub	sp, #32
 8000f2c:	af02      	add	r7, sp, #8
 8000f2e:	60f8      	str	r0, [r7, #12]
 8000f30:	60b9      	str	r1, [r7, #8]
 8000f32:	603b      	str	r3, [r7, #0]
 8000f34:	1dbb      	adds	r3, r7, #6
 8000f36:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8000f38:	68fb      	ldr	r3, [r7, #12]
 8000f3a:	2241      	movs	r2, #65	; 0x41
 8000f3c:	5c9b      	ldrb	r3, [r3, r2]
 8000f3e:	b2db      	uxtb	r3, r3
 8000f40:	2b20      	cmp	r3, #32
 8000f42:	d000      	beq.n	8000f46 <HAL_I2C_Slave_Receive+0x1e>
 8000f44:	e104      	b.n	8001150 <HAL_I2C_Slave_Receive+0x228>
  {
    if ((pData == NULL) || (Size == 0U))
 8000f46:	68bb      	ldr	r3, [r7, #8]
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d003      	beq.n	8000f54 <HAL_I2C_Slave_Receive+0x2c>
 8000f4c:	1dbb      	adds	r3, r7, #6
 8000f4e:	881b      	ldrh	r3, [r3, #0]
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	d105      	bne.n	8000f60 <HAL_I2C_Slave_Receive+0x38>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8000f54:	68fb      	ldr	r3, [r7, #12]
 8000f56:	2280      	movs	r2, #128	; 0x80
 8000f58:	0092      	lsls	r2, r2, #2
 8000f5a:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8000f5c:	2301      	movs	r3, #1
 8000f5e:	e0f8      	b.n	8001152 <HAL_I2C_Slave_Receive+0x22a>
    }
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8000f60:	68fb      	ldr	r3, [r7, #12]
 8000f62:	2240      	movs	r2, #64	; 0x40
 8000f64:	5c9b      	ldrb	r3, [r3, r2]
 8000f66:	2b01      	cmp	r3, #1
 8000f68:	d101      	bne.n	8000f6e <HAL_I2C_Slave_Receive+0x46>
 8000f6a:	2302      	movs	r3, #2
 8000f6c:	e0f1      	b.n	8001152 <HAL_I2C_Slave_Receive+0x22a>
 8000f6e:	68fb      	ldr	r3, [r7, #12]
 8000f70:	2240      	movs	r2, #64	; 0x40
 8000f72:	2101      	movs	r1, #1
 8000f74:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8000f76:	f7ff fce5 	bl	8000944 <HAL_GetTick>
 8000f7a:	0003      	movs	r3, r0
 8000f7c:	617b      	str	r3, [r7, #20]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8000f7e:	68fb      	ldr	r3, [r7, #12]
 8000f80:	2241      	movs	r2, #65	; 0x41
 8000f82:	2122      	movs	r1, #34	; 0x22
 8000f84:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_SLAVE;
 8000f86:	68fb      	ldr	r3, [r7, #12]
 8000f88:	2242      	movs	r2, #66	; 0x42
 8000f8a:	2120      	movs	r1, #32
 8000f8c:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000f8e:	68fb      	ldr	r3, [r7, #12]
 8000f90:	2200      	movs	r2, #0
 8000f92:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8000f94:	68fb      	ldr	r3, [r7, #12]
 8000f96:	68ba      	ldr	r2, [r7, #8]
 8000f98:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8000f9a:	68fb      	ldr	r3, [r7, #12]
 8000f9c:	1dba      	adds	r2, r7, #6
 8000f9e:	8812      	ldrh	r2, [r2, #0]
 8000fa0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize = hi2c->XferCount;
 8000fa2:	68fb      	ldr	r3, [r7, #12]
 8000fa4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8000fa6:	b29a      	uxth	r2, r3
 8000fa8:	68fb      	ldr	r3, [r7, #12]
 8000faa:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferISR   = NULL;
 8000fac:	68fb      	ldr	r3, [r7, #12]
 8000fae:	2200      	movs	r2, #0
 8000fb0:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable Address Acknowledge */
    hi2c->Instance->CR2 &= ~I2C_CR2_NACK;
 8000fb2:	68fb      	ldr	r3, [r7, #12]
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	685a      	ldr	r2, [r3, #4]
 8000fb8:	68fb      	ldr	r3, [r7, #12]
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	4967      	ldr	r1, [pc, #412]	; (800115c <HAL_I2C_Slave_Receive+0x234>)
 8000fbe:	400a      	ands	r2, r1
 8000fc0:	605a      	str	r2, [r3, #4]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, RESET, Timeout, tickstart) != HAL_OK)
 8000fc2:	683a      	ldr	r2, [r7, #0]
 8000fc4:	68f8      	ldr	r0, [r7, #12]
 8000fc6:	697b      	ldr	r3, [r7, #20]
 8000fc8:	9300      	str	r3, [sp, #0]
 8000fca:	0013      	movs	r3, r2
 8000fcc:	2200      	movs	r2, #0
 8000fce:	2108      	movs	r1, #8
 8000fd0:	f000 f8e8 	bl	80011a4 <I2C_WaitOnFlagUntilTimeout>
 8000fd4:	1e03      	subs	r3, r0, #0
 8000fd6:	d00a      	beq.n	8000fee <HAL_I2C_Slave_Receive+0xc6>
    {
      /* Disable Address Acknowledge */
      hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8000fd8:	68fb      	ldr	r3, [r7, #12]
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	685a      	ldr	r2, [r3, #4]
 8000fde:	68fb      	ldr	r3, [r7, #12]
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	2180      	movs	r1, #128	; 0x80
 8000fe4:	0209      	lsls	r1, r1, #8
 8000fe6:	430a      	orrs	r2, r1
 8000fe8:	605a      	str	r2, [r3, #4]
      return HAL_ERROR;
 8000fea:	2301      	movs	r3, #1
 8000fec:	e0b1      	b.n	8001152 <HAL_I2C_Slave_Receive+0x22a>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8000fee:	68fb      	ldr	r3, [r7, #12]
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	2208      	movs	r2, #8
 8000ff4:	61da      	str	r2, [r3, #28]

    /* Wait until DIR flag is reset Receiver mode */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_DIR, SET, Timeout, tickstart) != HAL_OK)
 8000ff6:	683a      	ldr	r2, [r7, #0]
 8000ff8:	2380      	movs	r3, #128	; 0x80
 8000ffa:	0259      	lsls	r1, r3, #9
 8000ffc:	68f8      	ldr	r0, [r7, #12]
 8000ffe:	697b      	ldr	r3, [r7, #20]
 8001000:	9300      	str	r3, [sp, #0]
 8001002:	0013      	movs	r3, r2
 8001004:	2201      	movs	r2, #1
 8001006:	f000 f8cd 	bl	80011a4 <I2C_WaitOnFlagUntilTimeout>
 800100a:	1e03      	subs	r3, r0, #0
 800100c:	d056      	beq.n	80010bc <HAL_I2C_Slave_Receive+0x194>
    {
      /* Disable Address Acknowledge */
      hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800100e:	68fb      	ldr	r3, [r7, #12]
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	685a      	ldr	r2, [r3, #4]
 8001014:	68fb      	ldr	r3, [r7, #12]
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	2180      	movs	r1, #128	; 0x80
 800101a:	0209      	lsls	r1, r1, #8
 800101c:	430a      	orrs	r2, r1
 800101e:	605a      	str	r2, [r3, #4]
      return HAL_ERROR;
 8001020:	2301      	movs	r3, #1
 8001022:	e096      	b.n	8001152 <HAL_I2C_Slave_Receive+0x22a>
    }

    while (hi2c->XferCount > 0U)
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001024:	697a      	ldr	r2, [r7, #20]
 8001026:	6839      	ldr	r1, [r7, #0]
 8001028:	68fb      	ldr	r3, [r7, #12]
 800102a:	0018      	movs	r0, r3
 800102c:	f000 f94c 	bl	80012c8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8001030:	1e03      	subs	r3, r0, #0
 8001032:	d02a      	beq.n	800108a <HAL_I2C_Slave_Receive+0x162>
      {
        /* Disable Address Acknowledge */
        hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8001034:	68fb      	ldr	r3, [r7, #12]
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	685a      	ldr	r2, [r3, #4]
 800103a:	68fb      	ldr	r3, [r7, #12]
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	2180      	movs	r1, #128	; 0x80
 8001040:	0209      	lsls	r1, r1, #8
 8001042:	430a      	orrs	r2, r1
 8001044:	605a      	str	r2, [r3, #4]

        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8001046:	68fb      	ldr	r3, [r7, #12]
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	699b      	ldr	r3, [r3, #24]
 800104c:	2204      	movs	r2, #4
 800104e:	4013      	ands	r3, r2
 8001050:	2b04      	cmp	r3, #4
 8001052:	d118      	bne.n	8001086 <HAL_I2C_Slave_Receive+0x15e>
        {
          /* Read data from RXDR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8001054:	68fb      	ldr	r3, [r7, #12]
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800105a:	68fb      	ldr	r3, [r7, #12]
 800105c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800105e:	b2d2      	uxtb	r2, r2
 8001060:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001062:	68fb      	ldr	r3, [r7, #12]
 8001064:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001066:	1c5a      	adds	r2, r3, #1
 8001068:	68fb      	ldr	r3, [r7, #12]
 800106a:	625a      	str	r2, [r3, #36]	; 0x24

          hi2c->XferCount--;
 800106c:	68fb      	ldr	r3, [r7, #12]
 800106e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001070:	b29b      	uxth	r3, r3
 8001072:	3b01      	subs	r3, #1
 8001074:	b29a      	uxth	r2, r3
 8001076:	68fb      	ldr	r3, [r7, #12]
 8001078:	855a      	strh	r2, [r3, #42]	; 0x2a
          hi2c->XferSize--;
 800107a:	68fb      	ldr	r3, [r7, #12]
 800107c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800107e:	3b01      	subs	r3, #1
 8001080:	b29a      	uxth	r2, r3
 8001082:	68fb      	ldr	r3, [r7, #12]
 8001084:	851a      	strh	r2, [r3, #40]	; 0x28
        }

        return HAL_ERROR;
 8001086:	2301      	movs	r3, #1
 8001088:	e063      	b.n	8001152 <HAL_I2C_Slave_Receive+0x22a>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800108a:	68fb      	ldr	r3, [r7, #12]
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001090:	68fb      	ldr	r3, [r7, #12]
 8001092:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001094:	b2d2      	uxtb	r2, r2
 8001096:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001098:	68fb      	ldr	r3, [r7, #12]
 800109a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800109c:	1c5a      	adds	r2, r3, #1
 800109e:	68fb      	ldr	r3, [r7, #12]
 80010a0:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80010a2:	68fb      	ldr	r3, [r7, #12]
 80010a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80010a6:	b29b      	uxth	r3, r3
 80010a8:	3b01      	subs	r3, #1
 80010aa:	b29a      	uxth	r2, r3
 80010ac:	68fb      	ldr	r3, [r7, #12]
 80010ae:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80010b0:	68fb      	ldr	r3, [r7, #12]
 80010b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80010b4:	3b01      	subs	r3, #1
 80010b6:	b29a      	uxth	r2, r3
 80010b8:	68fb      	ldr	r3, [r7, #12]
 80010ba:	851a      	strh	r2, [r3, #40]	; 0x28
    while (hi2c->XferCount > 0U)
 80010bc:	68fb      	ldr	r3, [r7, #12]
 80010be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80010c0:	b29b      	uxth	r3, r3
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d1ae      	bne.n	8001024 <HAL_I2C_Slave_Receive+0xfc>
    }

    /* Wait until STOP flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80010c6:	697a      	ldr	r2, [r7, #20]
 80010c8:	6839      	ldr	r1, [r7, #0]
 80010ca:	68fb      	ldr	r3, [r7, #12]
 80010cc:	0018      	movs	r0, r3
 80010ce:	f000 f8b7 	bl	8001240 <I2C_WaitOnSTOPFlagUntilTimeout>
 80010d2:	1e03      	subs	r3, r0, #0
 80010d4:	d00a      	beq.n	80010ec <HAL_I2C_Slave_Receive+0x1c4>
    {
      /* Disable Address Acknowledge */
      hi2c->Instance->CR2 |= I2C_CR2_NACK;
 80010d6:	68fb      	ldr	r3, [r7, #12]
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	685a      	ldr	r2, [r3, #4]
 80010dc:	68fb      	ldr	r3, [r7, #12]
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	2180      	movs	r1, #128	; 0x80
 80010e2:	0209      	lsls	r1, r1, #8
 80010e4:	430a      	orrs	r2, r1
 80010e6:	605a      	str	r2, [r3, #4]
      return HAL_ERROR;
 80010e8:	2301      	movs	r3, #1
 80010ea:	e032      	b.n	8001152 <HAL_I2C_Slave_Receive+0x22a>
    }

    /* Clear STOP flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80010ec:	68fb      	ldr	r3, [r7, #12]
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	2220      	movs	r2, #32
 80010f2:	61da      	str	r2, [r3, #28]

    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, Timeout, tickstart) != HAL_OK)
 80010f4:	683a      	ldr	r2, [r7, #0]
 80010f6:	2380      	movs	r3, #128	; 0x80
 80010f8:	0219      	lsls	r1, r3, #8
 80010fa:	68f8      	ldr	r0, [r7, #12]
 80010fc:	697b      	ldr	r3, [r7, #20]
 80010fe:	9300      	str	r3, [sp, #0]
 8001100:	0013      	movs	r3, r2
 8001102:	2201      	movs	r2, #1
 8001104:	f000 f84e 	bl	80011a4 <I2C_WaitOnFlagUntilTimeout>
 8001108:	1e03      	subs	r3, r0, #0
 800110a:	d00a      	beq.n	8001122 <HAL_I2C_Slave_Receive+0x1fa>
    {
      /* Disable Address Acknowledge */
      hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800110c:	68fb      	ldr	r3, [r7, #12]
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	685a      	ldr	r2, [r3, #4]
 8001112:	68fb      	ldr	r3, [r7, #12]
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	2180      	movs	r1, #128	; 0x80
 8001118:	0209      	lsls	r1, r1, #8
 800111a:	430a      	orrs	r2, r1
 800111c:	605a      	str	r2, [r3, #4]
      return HAL_ERROR;
 800111e:	2301      	movs	r3, #1
 8001120:	e017      	b.n	8001152 <HAL_I2C_Slave_Receive+0x22a>
    }

    /* Disable Address Acknowledge */
    hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8001122:	68fb      	ldr	r3, [r7, #12]
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	685a      	ldr	r2, [r3, #4]
 8001128:	68fb      	ldr	r3, [r7, #12]
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	2180      	movs	r1, #128	; 0x80
 800112e:	0209      	lsls	r1, r1, #8
 8001130:	430a      	orrs	r2, r1
 8001132:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001134:	68fb      	ldr	r3, [r7, #12]
 8001136:	2241      	movs	r2, #65	; 0x41
 8001138:	2120      	movs	r1, #32
 800113a:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800113c:	68fb      	ldr	r3, [r7, #12]
 800113e:	2242      	movs	r2, #66	; 0x42
 8001140:	2100      	movs	r1, #0
 8001142:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001144:	68fb      	ldr	r3, [r7, #12]
 8001146:	2240      	movs	r2, #64	; 0x40
 8001148:	2100      	movs	r1, #0
 800114a:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800114c:	2300      	movs	r3, #0
 800114e:	e000      	b.n	8001152 <HAL_I2C_Slave_Receive+0x22a>
  }
  else
  {
    return HAL_BUSY;
 8001150:	2302      	movs	r3, #2
  }
}
 8001152:	0018      	movs	r0, r3
 8001154:	46bd      	mov	sp, r7
 8001156:	b006      	add	sp, #24
 8001158:	bd80      	pop	{r7, pc}
 800115a:	46c0      	nop			; (mov r8, r8)
 800115c:	ffff7fff 	.word	0xffff7fff

08001160 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	b082      	sub	sp, #8
 8001164:	af00      	add	r7, sp, #0
 8001166:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	699b      	ldr	r3, [r3, #24]
 800116e:	2202      	movs	r2, #2
 8001170:	4013      	ands	r3, r2
 8001172:	2b02      	cmp	r3, #2
 8001174:	d103      	bne.n	800117e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	2200      	movs	r2, #0
 800117c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	699b      	ldr	r3, [r3, #24]
 8001184:	2201      	movs	r2, #1
 8001186:	4013      	ands	r3, r2
 8001188:	2b01      	cmp	r3, #1
 800118a:	d007      	beq.n	800119c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	699a      	ldr	r2, [r3, #24]
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	2101      	movs	r1, #1
 8001198:	430a      	orrs	r2, r1
 800119a:	619a      	str	r2, [r3, #24]
  }
}
 800119c:	46c0      	nop			; (mov r8, r8)
 800119e:	46bd      	mov	sp, r7
 80011a0:	b002      	add	sp, #8
 80011a2:	bd80      	pop	{r7, pc}

080011a4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b084      	sub	sp, #16
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	60f8      	str	r0, [r7, #12]
 80011ac:	60b9      	str	r1, [r7, #8]
 80011ae:	603b      	str	r3, [r7, #0]
 80011b0:	1dfb      	adds	r3, r7, #7
 80011b2:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80011b4:	e030      	b.n	8001218 <I2C_WaitOnFlagUntilTimeout+0x74>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80011b6:	683b      	ldr	r3, [r7, #0]
 80011b8:	3301      	adds	r3, #1
 80011ba:	d02d      	beq.n	8001218 <I2C_WaitOnFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80011bc:	f7ff fbc2 	bl	8000944 <HAL_GetTick>
 80011c0:	0002      	movs	r2, r0
 80011c2:	69bb      	ldr	r3, [r7, #24]
 80011c4:	1ad3      	subs	r3, r2, r3
 80011c6:	683a      	ldr	r2, [r7, #0]
 80011c8:	429a      	cmp	r2, r3
 80011ca:	d302      	bcc.n	80011d2 <I2C_WaitOnFlagUntilTimeout+0x2e>
 80011cc:	683b      	ldr	r3, [r7, #0]
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d122      	bne.n	8001218 <I2C_WaitOnFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80011d2:	68fb      	ldr	r3, [r7, #12]
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	699b      	ldr	r3, [r3, #24]
 80011d8:	68ba      	ldr	r2, [r7, #8]
 80011da:	4013      	ands	r3, r2
 80011dc:	68ba      	ldr	r2, [r7, #8]
 80011de:	1ad3      	subs	r3, r2, r3
 80011e0:	425a      	negs	r2, r3
 80011e2:	4153      	adcs	r3, r2
 80011e4:	b2db      	uxtb	r3, r3
 80011e6:	001a      	movs	r2, r3
 80011e8:	1dfb      	adds	r3, r7, #7
 80011ea:	781b      	ldrb	r3, [r3, #0]
 80011ec:	429a      	cmp	r2, r3
 80011ee:	d113      	bne.n	8001218 <I2C_WaitOnFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80011f0:	68fb      	ldr	r3, [r7, #12]
 80011f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011f4:	2220      	movs	r2, #32
 80011f6:	431a      	orrs	r2, r3
 80011f8:	68fb      	ldr	r3, [r7, #12]
 80011fa:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80011fc:	68fb      	ldr	r3, [r7, #12]
 80011fe:	2241      	movs	r2, #65	; 0x41
 8001200:	2120      	movs	r1, #32
 8001202:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001204:	68fb      	ldr	r3, [r7, #12]
 8001206:	2242      	movs	r2, #66	; 0x42
 8001208:	2100      	movs	r1, #0
 800120a:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800120c:	68fb      	ldr	r3, [r7, #12]
 800120e:	2240      	movs	r2, #64	; 0x40
 8001210:	2100      	movs	r1, #0
 8001212:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 8001214:	2301      	movs	r3, #1
 8001216:	e00f      	b.n	8001238 <I2C_WaitOnFlagUntilTimeout+0x94>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001218:	68fb      	ldr	r3, [r7, #12]
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	699b      	ldr	r3, [r3, #24]
 800121e:	68ba      	ldr	r2, [r7, #8]
 8001220:	4013      	ands	r3, r2
 8001222:	68ba      	ldr	r2, [r7, #8]
 8001224:	1ad3      	subs	r3, r2, r3
 8001226:	425a      	negs	r2, r3
 8001228:	4153      	adcs	r3, r2
 800122a:	b2db      	uxtb	r3, r3
 800122c:	001a      	movs	r2, r3
 800122e:	1dfb      	adds	r3, r7, #7
 8001230:	781b      	ldrb	r3, [r3, #0]
 8001232:	429a      	cmp	r2, r3
 8001234:	d0bf      	beq.n	80011b6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001236:	2300      	movs	r3, #0
}
 8001238:	0018      	movs	r0, r3
 800123a:	46bd      	mov	sp, r7
 800123c:	b004      	add	sp, #16
 800123e:	bd80      	pop	{r7, pc}

08001240 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	b084      	sub	sp, #16
 8001244:	af00      	add	r7, sp, #0
 8001246:	60f8      	str	r0, [r7, #12]
 8001248:	60b9      	str	r1, [r7, #8]
 800124a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800124c:	e02f      	b.n	80012ae <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800124e:	687a      	ldr	r2, [r7, #4]
 8001250:	68b9      	ldr	r1, [r7, #8]
 8001252:	68fb      	ldr	r3, [r7, #12]
 8001254:	0018      	movs	r0, r3
 8001256:	f000 f8b9 	bl	80013cc <I2C_IsErrorOccurred>
 800125a:	1e03      	subs	r3, r0, #0
 800125c:	d001      	beq.n	8001262 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800125e:	2301      	movs	r3, #1
 8001260:	e02d      	b.n	80012be <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001262:	f7ff fb6f 	bl	8000944 <HAL_GetTick>
 8001266:	0002      	movs	r2, r0
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	1ad3      	subs	r3, r2, r3
 800126c:	68ba      	ldr	r2, [r7, #8]
 800126e:	429a      	cmp	r2, r3
 8001270:	d302      	bcc.n	8001278 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8001272:	68bb      	ldr	r3, [r7, #8]
 8001274:	2b00      	cmp	r3, #0
 8001276:	d11a      	bne.n	80012ae <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8001278:	68fb      	ldr	r3, [r7, #12]
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	699b      	ldr	r3, [r3, #24]
 800127e:	2220      	movs	r2, #32
 8001280:	4013      	ands	r3, r2
 8001282:	2b20      	cmp	r3, #32
 8001284:	d013      	beq.n	80012ae <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001286:	68fb      	ldr	r3, [r7, #12]
 8001288:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800128a:	2220      	movs	r2, #32
 800128c:	431a      	orrs	r2, r3
 800128e:	68fb      	ldr	r3, [r7, #12]
 8001290:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8001292:	68fb      	ldr	r3, [r7, #12]
 8001294:	2241      	movs	r2, #65	; 0x41
 8001296:	2120      	movs	r1, #32
 8001298:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800129a:	68fb      	ldr	r3, [r7, #12]
 800129c:	2242      	movs	r2, #66	; 0x42
 800129e:	2100      	movs	r1, #0
 80012a0:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80012a2:	68fb      	ldr	r3, [r7, #12]
 80012a4:	2240      	movs	r2, #64	; 0x40
 80012a6:	2100      	movs	r1, #0
 80012a8:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80012aa:	2301      	movs	r3, #1
 80012ac:	e007      	b.n	80012be <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80012ae:	68fb      	ldr	r3, [r7, #12]
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	699b      	ldr	r3, [r3, #24]
 80012b4:	2220      	movs	r2, #32
 80012b6:	4013      	ands	r3, r2
 80012b8:	2b20      	cmp	r3, #32
 80012ba:	d1c8      	bne.n	800124e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80012bc:	2300      	movs	r3, #0
}
 80012be:	0018      	movs	r0, r3
 80012c0:	46bd      	mov	sp, r7
 80012c2:	b004      	add	sp, #16
 80012c4:	bd80      	pop	{r7, pc}
	...

080012c8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b084      	sub	sp, #16
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	60f8      	str	r0, [r7, #12]
 80012d0:	60b9      	str	r1, [r7, #8]
 80012d2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80012d4:	e06b      	b.n	80013ae <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80012d6:	687a      	ldr	r2, [r7, #4]
 80012d8:	68b9      	ldr	r1, [r7, #8]
 80012da:	68fb      	ldr	r3, [r7, #12]
 80012dc:	0018      	movs	r0, r3
 80012de:	f000 f875 	bl	80013cc <I2C_IsErrorOccurred>
 80012e2:	1e03      	subs	r3, r0, #0
 80012e4:	d001      	beq.n	80012ea <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80012e6:	2301      	movs	r3, #1
 80012e8:	e069      	b.n	80013be <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80012ea:	68fb      	ldr	r3, [r7, #12]
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	699b      	ldr	r3, [r3, #24]
 80012f0:	2220      	movs	r2, #32
 80012f2:	4013      	ands	r3, r2
 80012f4:	2b20      	cmp	r3, #32
 80012f6:	d138      	bne.n	800136a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 80012f8:	68fb      	ldr	r3, [r7, #12]
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	699b      	ldr	r3, [r3, #24]
 80012fe:	2204      	movs	r2, #4
 8001300:	4013      	ands	r3, r2
 8001302:	2b04      	cmp	r3, #4
 8001304:	d105      	bne.n	8001312 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8001306:	68fb      	ldr	r3, [r7, #12]
 8001308:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800130a:	2b00      	cmp	r3, #0
 800130c:	d001      	beq.n	8001312 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 800130e:	2300      	movs	r3, #0
 8001310:	e055      	b.n	80013be <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
      else
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001312:	68fb      	ldr	r3, [r7, #12]
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	699b      	ldr	r3, [r3, #24]
 8001318:	2210      	movs	r2, #16
 800131a:	4013      	ands	r3, r2
 800131c:	2b10      	cmp	r3, #16
 800131e:	d107      	bne.n	8001330 <I2C_WaitOnRXNEFlagUntilTimeout+0x68>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001320:	68fb      	ldr	r3, [r7, #12]
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	2210      	movs	r2, #16
 8001326:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8001328:	68fb      	ldr	r3, [r7, #12]
 800132a:	2204      	movs	r2, #4
 800132c:	645a      	str	r2, [r3, #68]	; 0x44
 800132e:	e002      	b.n	8001336 <I2C_WaitOnRXNEFlagUntilTimeout+0x6e>
        }
        else
        {
          hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001330:	68fb      	ldr	r3, [r7, #12]
 8001332:	2200      	movs	r2, #0
 8001334:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001336:	68fb      	ldr	r3, [r7, #12]
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	2220      	movs	r2, #32
 800133c:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 800133e:	68fb      	ldr	r3, [r7, #12]
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	685a      	ldr	r2, [r3, #4]
 8001344:	68fb      	ldr	r3, [r7, #12]
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	491f      	ldr	r1, [pc, #124]	; (80013c8 <I2C_WaitOnRXNEFlagUntilTimeout+0x100>)
 800134a:	400a      	ands	r2, r1
 800134c:	605a      	str	r2, [r3, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 800134e:	68fb      	ldr	r3, [r7, #12]
 8001350:	2241      	movs	r2, #65	; 0x41
 8001352:	2120      	movs	r1, #32
 8001354:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001356:	68fb      	ldr	r3, [r7, #12]
 8001358:	2242      	movs	r2, #66	; 0x42
 800135a:	2100      	movs	r1, #0
 800135c:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800135e:	68fb      	ldr	r3, [r7, #12]
 8001360:	2240      	movs	r2, #64	; 0x40
 8001362:	2100      	movs	r1, #0
 8001364:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8001366:	2301      	movs	r3, #1
 8001368:	e029      	b.n	80013be <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800136a:	f7ff faeb 	bl	8000944 <HAL_GetTick>
 800136e:	0002      	movs	r2, r0
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	1ad3      	subs	r3, r2, r3
 8001374:	68ba      	ldr	r2, [r7, #8]
 8001376:	429a      	cmp	r2, r3
 8001378:	d302      	bcc.n	8001380 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
 800137a:	68bb      	ldr	r3, [r7, #8]
 800137c:	2b00      	cmp	r3, #0
 800137e:	d116      	bne.n	80013ae <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8001380:	68fb      	ldr	r3, [r7, #12]
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	699b      	ldr	r3, [r3, #24]
 8001386:	2204      	movs	r2, #4
 8001388:	4013      	ands	r3, r2
 800138a:	2b04      	cmp	r3, #4
 800138c:	d00f      	beq.n	80013ae <I2C_WaitOnRXNEFlagUntilTimeout+0xe6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800138e:	68fb      	ldr	r3, [r7, #12]
 8001390:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001392:	2220      	movs	r2, #32
 8001394:	431a      	orrs	r2, r3
 8001396:	68fb      	ldr	r3, [r7, #12]
 8001398:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800139a:	68fb      	ldr	r3, [r7, #12]
 800139c:	2241      	movs	r2, #65	; 0x41
 800139e:	2120      	movs	r1, #32
 80013a0:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80013a2:	68fb      	ldr	r3, [r7, #12]
 80013a4:	2240      	movs	r2, #64	; 0x40
 80013a6:	2100      	movs	r1, #0
 80013a8:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80013aa:	2301      	movs	r3, #1
 80013ac:	e007      	b.n	80013be <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80013ae:	68fb      	ldr	r3, [r7, #12]
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	699b      	ldr	r3, [r3, #24]
 80013b4:	2204      	movs	r2, #4
 80013b6:	4013      	ands	r3, r2
 80013b8:	2b04      	cmp	r3, #4
 80013ba:	d18c      	bne.n	80012d6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80013bc:	2300      	movs	r3, #0
}
 80013be:	0018      	movs	r0, r3
 80013c0:	46bd      	mov	sp, r7
 80013c2:	b004      	add	sp, #16
 80013c4:	bd80      	pop	{r7, pc}
 80013c6:	46c0      	nop			; (mov r8, r8)
 80013c8:	fe00e800 	.word	0xfe00e800

080013cc <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80013cc:	b590      	push	{r4, r7, lr}
 80013ce:	b08b      	sub	sp, #44	; 0x2c
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	60f8      	str	r0, [r7, #12]
 80013d4:	60b9      	str	r1, [r7, #8]
 80013d6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80013d8:	2327      	movs	r3, #39	; 0x27
 80013da:	18fb      	adds	r3, r7, r3
 80013dc:	2200      	movs	r2, #0
 80013de:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 80013e0:	68fb      	ldr	r3, [r7, #12]
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	699b      	ldr	r3, [r3, #24]
 80013e6:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80013e8:	2300      	movs	r3, #0
 80013ea:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80013f0:	69bb      	ldr	r3, [r7, #24]
 80013f2:	2210      	movs	r2, #16
 80013f4:	4013      	ands	r3, r2
 80013f6:	d100      	bne.n	80013fa <I2C_IsErrorOccurred+0x2e>
 80013f8:	e082      	b.n	8001500 <I2C_IsErrorOccurred+0x134>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80013fa:	68fb      	ldr	r3, [r7, #12]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	2210      	movs	r2, #16
 8001400:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8001402:	e060      	b.n	80014c6 <I2C_IsErrorOccurred+0xfa>
 8001404:	2427      	movs	r4, #39	; 0x27
 8001406:	193b      	adds	r3, r7, r4
 8001408:	193a      	adds	r2, r7, r4
 800140a:	7812      	ldrb	r2, [r2, #0]
 800140c:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800140e:	68bb      	ldr	r3, [r7, #8]
 8001410:	3301      	adds	r3, #1
 8001412:	d058      	beq.n	80014c6 <I2C_IsErrorOccurred+0xfa>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8001414:	f7ff fa96 	bl	8000944 <HAL_GetTick>
 8001418:	0002      	movs	r2, r0
 800141a:	69fb      	ldr	r3, [r7, #28]
 800141c:	1ad3      	subs	r3, r2, r3
 800141e:	68ba      	ldr	r2, [r7, #8]
 8001420:	429a      	cmp	r2, r3
 8001422:	d306      	bcc.n	8001432 <I2C_IsErrorOccurred+0x66>
 8001424:	193b      	adds	r3, r7, r4
 8001426:	193a      	adds	r2, r7, r4
 8001428:	7812      	ldrb	r2, [r2, #0]
 800142a:	701a      	strb	r2, [r3, #0]
 800142c:	68bb      	ldr	r3, [r7, #8]
 800142e:	2b00      	cmp	r3, #0
 8001430:	d149      	bne.n	80014c6 <I2C_IsErrorOccurred+0xfa>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8001432:	68fb      	ldr	r3, [r7, #12]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	685a      	ldr	r2, [r3, #4]
 8001438:	2380      	movs	r3, #128	; 0x80
 800143a:	01db      	lsls	r3, r3, #7
 800143c:	4013      	ands	r3, r2
 800143e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8001440:	2013      	movs	r0, #19
 8001442:	183b      	adds	r3, r7, r0
 8001444:	68fa      	ldr	r2, [r7, #12]
 8001446:	2142      	movs	r1, #66	; 0x42
 8001448:	5c52      	ldrb	r2, [r2, r1]
 800144a:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800144c:	68fb      	ldr	r3, [r7, #12]
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	699a      	ldr	r2, [r3, #24]
 8001452:	2380      	movs	r3, #128	; 0x80
 8001454:	021b      	lsls	r3, r3, #8
 8001456:	401a      	ands	r2, r3
 8001458:	2380      	movs	r3, #128	; 0x80
 800145a:	021b      	lsls	r3, r3, #8
 800145c:	429a      	cmp	r2, r3
 800145e:	d126      	bne.n	80014ae <I2C_IsErrorOccurred+0xe2>
 8001460:	697a      	ldr	r2, [r7, #20]
 8001462:	2380      	movs	r3, #128	; 0x80
 8001464:	01db      	lsls	r3, r3, #7
 8001466:	429a      	cmp	r2, r3
 8001468:	d021      	beq.n	80014ae <I2C_IsErrorOccurred+0xe2>
              (tmp1 != I2C_CR2_STOP) && \
 800146a:	183b      	adds	r3, r7, r0
 800146c:	781b      	ldrb	r3, [r3, #0]
 800146e:	2b20      	cmp	r3, #32
 8001470:	d01d      	beq.n	80014ae <I2C_IsErrorOccurred+0xe2>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8001472:	68fb      	ldr	r3, [r7, #12]
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	685a      	ldr	r2, [r3, #4]
 8001478:	68fb      	ldr	r3, [r7, #12]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	2180      	movs	r1, #128	; 0x80
 800147e:	01c9      	lsls	r1, r1, #7
 8001480:	430a      	orrs	r2, r1
 8001482:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8001484:	f7ff fa5e 	bl	8000944 <HAL_GetTick>
 8001488:	0003      	movs	r3, r0
 800148a:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800148c:	e00f      	b.n	80014ae <I2C_IsErrorOccurred+0xe2>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800148e:	f7ff fa59 	bl	8000944 <HAL_GetTick>
 8001492:	0002      	movs	r2, r0
 8001494:	69fb      	ldr	r3, [r7, #28]
 8001496:	1ad3      	subs	r3, r2, r3
 8001498:	2b19      	cmp	r3, #25
 800149a:	d908      	bls.n	80014ae <I2C_IsErrorOccurred+0xe2>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800149c:	6a3b      	ldr	r3, [r7, #32]
 800149e:	2220      	movs	r2, #32
 80014a0:	4313      	orrs	r3, r2
 80014a2:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80014a4:	2327      	movs	r3, #39	; 0x27
 80014a6:	18fb      	adds	r3, r7, r3
 80014a8:	2201      	movs	r2, #1
 80014aa:	701a      	strb	r2, [r3, #0]

              break;
 80014ac:	e00b      	b.n	80014c6 <I2C_IsErrorOccurred+0xfa>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80014ae:	68fb      	ldr	r3, [r7, #12]
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	699b      	ldr	r3, [r3, #24]
 80014b4:	2220      	movs	r2, #32
 80014b6:	4013      	ands	r3, r2
 80014b8:	2127      	movs	r1, #39	; 0x27
 80014ba:	187a      	adds	r2, r7, r1
 80014bc:	1879      	adds	r1, r7, r1
 80014be:	7809      	ldrb	r1, [r1, #0]
 80014c0:	7011      	strb	r1, [r2, #0]
 80014c2:	2b20      	cmp	r3, #32
 80014c4:	d1e3      	bne.n	800148e <I2C_IsErrorOccurred+0xc2>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80014c6:	68fb      	ldr	r3, [r7, #12]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	699b      	ldr	r3, [r3, #24]
 80014cc:	2220      	movs	r2, #32
 80014ce:	4013      	ands	r3, r2
 80014d0:	2b20      	cmp	r3, #32
 80014d2:	d004      	beq.n	80014de <I2C_IsErrorOccurred+0x112>
 80014d4:	2327      	movs	r3, #39	; 0x27
 80014d6:	18fb      	adds	r3, r7, r3
 80014d8:	781b      	ldrb	r3, [r3, #0]
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d092      	beq.n	8001404 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80014de:	2327      	movs	r3, #39	; 0x27
 80014e0:	18fb      	adds	r3, r7, r3
 80014e2:	781b      	ldrb	r3, [r3, #0]
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d103      	bne.n	80014f0 <I2C_IsErrorOccurred+0x124>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	2220      	movs	r2, #32
 80014ee:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80014f0:	6a3b      	ldr	r3, [r7, #32]
 80014f2:	2204      	movs	r2, #4
 80014f4:	4313      	orrs	r3, r2
 80014f6:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80014f8:	2327      	movs	r3, #39	; 0x27
 80014fa:	18fb      	adds	r3, r7, r3
 80014fc:	2201      	movs	r2, #1
 80014fe:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8001500:	68fb      	ldr	r3, [r7, #12]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	699b      	ldr	r3, [r3, #24]
 8001506:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8001508:	69ba      	ldr	r2, [r7, #24]
 800150a:	2380      	movs	r3, #128	; 0x80
 800150c:	005b      	lsls	r3, r3, #1
 800150e:	4013      	ands	r3, r2
 8001510:	d00c      	beq.n	800152c <I2C_IsErrorOccurred+0x160>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8001512:	6a3b      	ldr	r3, [r7, #32]
 8001514:	2201      	movs	r2, #1
 8001516:	4313      	orrs	r3, r2
 8001518:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800151a:	68fb      	ldr	r3, [r7, #12]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	2280      	movs	r2, #128	; 0x80
 8001520:	0052      	lsls	r2, r2, #1
 8001522:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001524:	2327      	movs	r3, #39	; 0x27
 8001526:	18fb      	adds	r3, r7, r3
 8001528:	2201      	movs	r2, #1
 800152a:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800152c:	69ba      	ldr	r2, [r7, #24]
 800152e:	2380      	movs	r3, #128	; 0x80
 8001530:	00db      	lsls	r3, r3, #3
 8001532:	4013      	ands	r3, r2
 8001534:	d00c      	beq.n	8001550 <I2C_IsErrorOccurred+0x184>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8001536:	6a3b      	ldr	r3, [r7, #32]
 8001538:	2208      	movs	r2, #8
 800153a:	4313      	orrs	r3, r2
 800153c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800153e:	68fb      	ldr	r3, [r7, #12]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	2280      	movs	r2, #128	; 0x80
 8001544:	00d2      	lsls	r2, r2, #3
 8001546:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8001548:	2327      	movs	r3, #39	; 0x27
 800154a:	18fb      	adds	r3, r7, r3
 800154c:	2201      	movs	r2, #1
 800154e:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8001550:	69ba      	ldr	r2, [r7, #24]
 8001552:	2380      	movs	r3, #128	; 0x80
 8001554:	009b      	lsls	r3, r3, #2
 8001556:	4013      	ands	r3, r2
 8001558:	d00c      	beq.n	8001574 <I2C_IsErrorOccurred+0x1a8>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800155a:	6a3b      	ldr	r3, [r7, #32]
 800155c:	2202      	movs	r2, #2
 800155e:	4313      	orrs	r3, r2
 8001560:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8001562:	68fb      	ldr	r3, [r7, #12]
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	2280      	movs	r2, #128	; 0x80
 8001568:	0092      	lsls	r2, r2, #2
 800156a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800156c:	2327      	movs	r3, #39	; 0x27
 800156e:	18fb      	adds	r3, r7, r3
 8001570:	2201      	movs	r2, #1
 8001572:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 8001574:	2327      	movs	r3, #39	; 0x27
 8001576:	18fb      	adds	r3, r7, r3
 8001578:	781b      	ldrb	r3, [r3, #0]
 800157a:	2b00      	cmp	r3, #0
 800157c:	d01d      	beq.n	80015ba <I2C_IsErrorOccurred+0x1ee>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800157e:	68fb      	ldr	r3, [r7, #12]
 8001580:	0018      	movs	r0, r3
 8001582:	f7ff fded 	bl	8001160 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001586:	68fb      	ldr	r3, [r7, #12]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	685a      	ldr	r2, [r3, #4]
 800158c:	68fb      	ldr	r3, [r7, #12]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	490d      	ldr	r1, [pc, #52]	; (80015c8 <I2C_IsErrorOccurred+0x1fc>)
 8001592:	400a      	ands	r2, r1
 8001594:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8001596:	68fb      	ldr	r3, [r7, #12]
 8001598:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800159a:	6a3b      	ldr	r3, [r7, #32]
 800159c:	431a      	orrs	r2, r3
 800159e:	68fb      	ldr	r3, [r7, #12]
 80015a0:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80015a2:	68fb      	ldr	r3, [r7, #12]
 80015a4:	2241      	movs	r2, #65	; 0x41
 80015a6:	2120      	movs	r1, #32
 80015a8:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80015aa:	68fb      	ldr	r3, [r7, #12]
 80015ac:	2242      	movs	r2, #66	; 0x42
 80015ae:	2100      	movs	r1, #0
 80015b0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80015b2:	68fb      	ldr	r3, [r7, #12]
 80015b4:	2240      	movs	r2, #64	; 0x40
 80015b6:	2100      	movs	r1, #0
 80015b8:	5499      	strb	r1, [r3, r2]
  }

  return status;
 80015ba:	2327      	movs	r3, #39	; 0x27
 80015bc:	18fb      	adds	r3, r7, r3
 80015be:	781b      	ldrb	r3, [r3, #0]
}
 80015c0:	0018      	movs	r0, r3
 80015c2:	46bd      	mov	sp, r7
 80015c4:	b00b      	add	sp, #44	; 0x2c
 80015c6:	bd90      	pop	{r4, r7, pc}
 80015c8:	fe00e800 	.word	0xfe00e800

080015cc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b082      	sub	sp, #8
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	6078      	str	r0, [r7, #4]
 80015d4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	2241      	movs	r2, #65	; 0x41
 80015da:	5c9b      	ldrb	r3, [r3, r2]
 80015dc:	b2db      	uxtb	r3, r3
 80015de:	2b20      	cmp	r3, #32
 80015e0:	d138      	bne.n	8001654 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	2240      	movs	r2, #64	; 0x40
 80015e6:	5c9b      	ldrb	r3, [r3, r2]
 80015e8:	2b01      	cmp	r3, #1
 80015ea:	d101      	bne.n	80015f0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80015ec:	2302      	movs	r3, #2
 80015ee:	e032      	b.n	8001656 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	2240      	movs	r2, #64	; 0x40
 80015f4:	2101      	movs	r1, #1
 80015f6:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	2241      	movs	r2, #65	; 0x41
 80015fc:	2124      	movs	r1, #36	; 0x24
 80015fe:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	681a      	ldr	r2, [r3, #0]
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	2101      	movs	r1, #1
 800160c:	438a      	bics	r2, r1
 800160e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	681a      	ldr	r2, [r3, #0]
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	4911      	ldr	r1, [pc, #68]	; (8001660 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 800161c:	400a      	ands	r2, r1
 800161e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	6819      	ldr	r1, [r3, #0]
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	683a      	ldr	r2, [r7, #0]
 800162c:	430a      	orrs	r2, r1
 800162e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	681a      	ldr	r2, [r3, #0]
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	2101      	movs	r1, #1
 800163c:	430a      	orrs	r2, r1
 800163e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	2241      	movs	r2, #65	; 0x41
 8001644:	2120      	movs	r1, #32
 8001646:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	2240      	movs	r2, #64	; 0x40
 800164c:	2100      	movs	r1, #0
 800164e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8001650:	2300      	movs	r3, #0
 8001652:	e000      	b.n	8001656 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8001654:	2302      	movs	r3, #2
  }
}
 8001656:	0018      	movs	r0, r3
 8001658:	46bd      	mov	sp, r7
 800165a:	b002      	add	sp, #8
 800165c:	bd80      	pop	{r7, pc}
 800165e:	46c0      	nop			; (mov r8, r8)
 8001660:	ffffefff 	.word	0xffffefff

08001664 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	b084      	sub	sp, #16
 8001668:	af00      	add	r7, sp, #0
 800166a:	6078      	str	r0, [r7, #4]
 800166c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	2241      	movs	r2, #65	; 0x41
 8001672:	5c9b      	ldrb	r3, [r3, r2]
 8001674:	b2db      	uxtb	r3, r3
 8001676:	2b20      	cmp	r3, #32
 8001678:	d139      	bne.n	80016ee <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	2240      	movs	r2, #64	; 0x40
 800167e:	5c9b      	ldrb	r3, [r3, r2]
 8001680:	2b01      	cmp	r3, #1
 8001682:	d101      	bne.n	8001688 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8001684:	2302      	movs	r3, #2
 8001686:	e033      	b.n	80016f0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	2240      	movs	r2, #64	; 0x40
 800168c:	2101      	movs	r1, #1
 800168e:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	2241      	movs	r2, #65	; 0x41
 8001694:	2124      	movs	r1, #36	; 0x24
 8001696:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	681a      	ldr	r2, [r3, #0]
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	2101      	movs	r1, #1
 80016a4:	438a      	bics	r2, r1
 80016a6:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	4a11      	ldr	r2, [pc, #68]	; (80016f8 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 80016b4:	4013      	ands	r3, r2
 80016b6:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80016b8:	683b      	ldr	r3, [r7, #0]
 80016ba:	021b      	lsls	r3, r3, #8
 80016bc:	68fa      	ldr	r2, [r7, #12]
 80016be:	4313      	orrs	r3, r2
 80016c0:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	68fa      	ldr	r2, [r7, #12]
 80016c8:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	681a      	ldr	r2, [r3, #0]
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	2101      	movs	r1, #1
 80016d6:	430a      	orrs	r2, r1
 80016d8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	2241      	movs	r2, #65	; 0x41
 80016de:	2120      	movs	r1, #32
 80016e0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	2240      	movs	r2, #64	; 0x40
 80016e6:	2100      	movs	r1, #0
 80016e8:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80016ea:	2300      	movs	r3, #0
 80016ec:	e000      	b.n	80016f0 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80016ee:	2302      	movs	r3, #2
  }
}
 80016f0:	0018      	movs	r0, r3
 80016f2:	46bd      	mov	sp, r7
 80016f4:	b004      	add	sp, #16
 80016f6:	bd80      	pop	{r7, pc}
 80016f8:	fffff0ff 	.word	0xfffff0ff

080016fc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80016fc:	b5b0      	push	{r4, r5, r7, lr}
 80016fe:	b08a      	sub	sp, #40	; 0x28
 8001700:	af00      	add	r7, sp, #0
 8001702:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	2b00      	cmp	r3, #0
 8001708:	d102      	bne.n	8001710 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800170a:	2301      	movs	r3, #1
 800170c:	f000 fb6c 	bl	8001de8 <HAL_RCC_OscConfig+0x6ec>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001710:	4bc8      	ldr	r3, [pc, #800]	; (8001a34 <HAL_RCC_OscConfig+0x338>)
 8001712:	68db      	ldr	r3, [r3, #12]
 8001714:	220c      	movs	r2, #12
 8001716:	4013      	ands	r3, r2
 8001718:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800171a:	4bc6      	ldr	r3, [pc, #792]	; (8001a34 <HAL_RCC_OscConfig+0x338>)
 800171c:	68da      	ldr	r2, [r3, #12]
 800171e:	2380      	movs	r3, #128	; 0x80
 8001720:	025b      	lsls	r3, r3, #9
 8001722:	4013      	ands	r3, r2
 8001724:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	2201      	movs	r2, #1
 800172c:	4013      	ands	r3, r2
 800172e:	d100      	bne.n	8001732 <HAL_RCC_OscConfig+0x36>
 8001730:	e07d      	b.n	800182e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001732:	69fb      	ldr	r3, [r7, #28]
 8001734:	2b08      	cmp	r3, #8
 8001736:	d007      	beq.n	8001748 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001738:	69fb      	ldr	r3, [r7, #28]
 800173a:	2b0c      	cmp	r3, #12
 800173c:	d112      	bne.n	8001764 <HAL_RCC_OscConfig+0x68>
 800173e:	69ba      	ldr	r2, [r7, #24]
 8001740:	2380      	movs	r3, #128	; 0x80
 8001742:	025b      	lsls	r3, r3, #9
 8001744:	429a      	cmp	r2, r3
 8001746:	d10d      	bne.n	8001764 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001748:	4bba      	ldr	r3, [pc, #744]	; (8001a34 <HAL_RCC_OscConfig+0x338>)
 800174a:	681a      	ldr	r2, [r3, #0]
 800174c:	2380      	movs	r3, #128	; 0x80
 800174e:	029b      	lsls	r3, r3, #10
 8001750:	4013      	ands	r3, r2
 8001752:	d100      	bne.n	8001756 <HAL_RCC_OscConfig+0x5a>
 8001754:	e06a      	b.n	800182c <HAL_RCC_OscConfig+0x130>
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	685b      	ldr	r3, [r3, #4]
 800175a:	2b00      	cmp	r3, #0
 800175c:	d166      	bne.n	800182c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800175e:	2301      	movs	r3, #1
 8001760:	f000 fb42 	bl	8001de8 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	685a      	ldr	r2, [r3, #4]
 8001768:	2380      	movs	r3, #128	; 0x80
 800176a:	025b      	lsls	r3, r3, #9
 800176c:	429a      	cmp	r2, r3
 800176e:	d107      	bne.n	8001780 <HAL_RCC_OscConfig+0x84>
 8001770:	4bb0      	ldr	r3, [pc, #704]	; (8001a34 <HAL_RCC_OscConfig+0x338>)
 8001772:	681a      	ldr	r2, [r3, #0]
 8001774:	4baf      	ldr	r3, [pc, #700]	; (8001a34 <HAL_RCC_OscConfig+0x338>)
 8001776:	2180      	movs	r1, #128	; 0x80
 8001778:	0249      	lsls	r1, r1, #9
 800177a:	430a      	orrs	r2, r1
 800177c:	601a      	str	r2, [r3, #0]
 800177e:	e027      	b.n	80017d0 <HAL_RCC_OscConfig+0xd4>
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	685a      	ldr	r2, [r3, #4]
 8001784:	23a0      	movs	r3, #160	; 0xa0
 8001786:	02db      	lsls	r3, r3, #11
 8001788:	429a      	cmp	r2, r3
 800178a:	d10e      	bne.n	80017aa <HAL_RCC_OscConfig+0xae>
 800178c:	4ba9      	ldr	r3, [pc, #676]	; (8001a34 <HAL_RCC_OscConfig+0x338>)
 800178e:	681a      	ldr	r2, [r3, #0]
 8001790:	4ba8      	ldr	r3, [pc, #672]	; (8001a34 <HAL_RCC_OscConfig+0x338>)
 8001792:	2180      	movs	r1, #128	; 0x80
 8001794:	02c9      	lsls	r1, r1, #11
 8001796:	430a      	orrs	r2, r1
 8001798:	601a      	str	r2, [r3, #0]
 800179a:	4ba6      	ldr	r3, [pc, #664]	; (8001a34 <HAL_RCC_OscConfig+0x338>)
 800179c:	681a      	ldr	r2, [r3, #0]
 800179e:	4ba5      	ldr	r3, [pc, #660]	; (8001a34 <HAL_RCC_OscConfig+0x338>)
 80017a0:	2180      	movs	r1, #128	; 0x80
 80017a2:	0249      	lsls	r1, r1, #9
 80017a4:	430a      	orrs	r2, r1
 80017a6:	601a      	str	r2, [r3, #0]
 80017a8:	e012      	b.n	80017d0 <HAL_RCC_OscConfig+0xd4>
 80017aa:	4ba2      	ldr	r3, [pc, #648]	; (8001a34 <HAL_RCC_OscConfig+0x338>)
 80017ac:	681a      	ldr	r2, [r3, #0]
 80017ae:	4ba1      	ldr	r3, [pc, #644]	; (8001a34 <HAL_RCC_OscConfig+0x338>)
 80017b0:	49a1      	ldr	r1, [pc, #644]	; (8001a38 <HAL_RCC_OscConfig+0x33c>)
 80017b2:	400a      	ands	r2, r1
 80017b4:	601a      	str	r2, [r3, #0]
 80017b6:	4b9f      	ldr	r3, [pc, #636]	; (8001a34 <HAL_RCC_OscConfig+0x338>)
 80017b8:	681a      	ldr	r2, [r3, #0]
 80017ba:	2380      	movs	r3, #128	; 0x80
 80017bc:	025b      	lsls	r3, r3, #9
 80017be:	4013      	ands	r3, r2
 80017c0:	60fb      	str	r3, [r7, #12]
 80017c2:	68fb      	ldr	r3, [r7, #12]
 80017c4:	4b9b      	ldr	r3, [pc, #620]	; (8001a34 <HAL_RCC_OscConfig+0x338>)
 80017c6:	681a      	ldr	r2, [r3, #0]
 80017c8:	4b9a      	ldr	r3, [pc, #616]	; (8001a34 <HAL_RCC_OscConfig+0x338>)
 80017ca:	499c      	ldr	r1, [pc, #624]	; (8001a3c <HAL_RCC_OscConfig+0x340>)
 80017cc:	400a      	ands	r2, r1
 80017ce:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	685b      	ldr	r3, [r3, #4]
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d014      	beq.n	8001802 <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017d8:	f7ff f8b4 	bl	8000944 <HAL_GetTick>
 80017dc:	0003      	movs	r3, r0
 80017de:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80017e0:	e008      	b.n	80017f4 <HAL_RCC_OscConfig+0xf8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80017e2:	f7ff f8af 	bl	8000944 <HAL_GetTick>
 80017e6:	0002      	movs	r2, r0
 80017e8:	697b      	ldr	r3, [r7, #20]
 80017ea:	1ad3      	subs	r3, r2, r3
 80017ec:	2b64      	cmp	r3, #100	; 0x64
 80017ee:	d901      	bls.n	80017f4 <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 80017f0:	2303      	movs	r3, #3
 80017f2:	e2f9      	b.n	8001de8 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80017f4:	4b8f      	ldr	r3, [pc, #572]	; (8001a34 <HAL_RCC_OscConfig+0x338>)
 80017f6:	681a      	ldr	r2, [r3, #0]
 80017f8:	2380      	movs	r3, #128	; 0x80
 80017fa:	029b      	lsls	r3, r3, #10
 80017fc:	4013      	ands	r3, r2
 80017fe:	d0f0      	beq.n	80017e2 <HAL_RCC_OscConfig+0xe6>
 8001800:	e015      	b.n	800182e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001802:	f7ff f89f 	bl	8000944 <HAL_GetTick>
 8001806:	0003      	movs	r3, r0
 8001808:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800180a:	e008      	b.n	800181e <HAL_RCC_OscConfig+0x122>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800180c:	f7ff f89a 	bl	8000944 <HAL_GetTick>
 8001810:	0002      	movs	r2, r0
 8001812:	697b      	ldr	r3, [r7, #20]
 8001814:	1ad3      	subs	r3, r2, r3
 8001816:	2b64      	cmp	r3, #100	; 0x64
 8001818:	d901      	bls.n	800181e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800181a:	2303      	movs	r3, #3
 800181c:	e2e4      	b.n	8001de8 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800181e:	4b85      	ldr	r3, [pc, #532]	; (8001a34 <HAL_RCC_OscConfig+0x338>)
 8001820:	681a      	ldr	r2, [r3, #0]
 8001822:	2380      	movs	r3, #128	; 0x80
 8001824:	029b      	lsls	r3, r3, #10
 8001826:	4013      	ands	r3, r2
 8001828:	d1f0      	bne.n	800180c <HAL_RCC_OscConfig+0x110>
 800182a:	e000      	b.n	800182e <HAL_RCC_OscConfig+0x132>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800182c:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	2202      	movs	r2, #2
 8001834:	4013      	ands	r3, r2
 8001836:	d100      	bne.n	800183a <HAL_RCC_OscConfig+0x13e>
 8001838:	e099      	b.n	800196e <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	68db      	ldr	r3, [r3, #12]
 800183e:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8001840:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001842:	2220      	movs	r2, #32
 8001844:	4013      	ands	r3, r2
 8001846:	d009      	beq.n	800185c <HAL_RCC_OscConfig+0x160>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8001848:	4b7a      	ldr	r3, [pc, #488]	; (8001a34 <HAL_RCC_OscConfig+0x338>)
 800184a:	681a      	ldr	r2, [r3, #0]
 800184c:	4b79      	ldr	r3, [pc, #484]	; (8001a34 <HAL_RCC_OscConfig+0x338>)
 800184e:	2120      	movs	r1, #32
 8001850:	430a      	orrs	r2, r1
 8001852:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8001854:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001856:	2220      	movs	r2, #32
 8001858:	4393      	bics	r3, r2
 800185a:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 800185c:	69fb      	ldr	r3, [r7, #28]
 800185e:	2b04      	cmp	r3, #4
 8001860:	d005      	beq.n	800186e <HAL_RCC_OscConfig+0x172>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001862:	69fb      	ldr	r3, [r7, #28]
 8001864:	2b0c      	cmp	r3, #12
 8001866:	d13e      	bne.n	80018e6 <HAL_RCC_OscConfig+0x1ea>
 8001868:	69bb      	ldr	r3, [r7, #24]
 800186a:	2b00      	cmp	r3, #0
 800186c:	d13b      	bne.n	80018e6 <HAL_RCC_OscConfig+0x1ea>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 800186e:	4b71      	ldr	r3, [pc, #452]	; (8001a34 <HAL_RCC_OscConfig+0x338>)
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	2204      	movs	r2, #4
 8001874:	4013      	ands	r3, r2
 8001876:	d004      	beq.n	8001882 <HAL_RCC_OscConfig+0x186>
 8001878:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800187a:	2b00      	cmp	r3, #0
 800187c:	d101      	bne.n	8001882 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800187e:	2301      	movs	r3, #1
 8001880:	e2b2      	b.n	8001de8 <HAL_RCC_OscConfig+0x6ec>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001882:	4b6c      	ldr	r3, [pc, #432]	; (8001a34 <HAL_RCC_OscConfig+0x338>)
 8001884:	685b      	ldr	r3, [r3, #4]
 8001886:	4a6e      	ldr	r2, [pc, #440]	; (8001a40 <HAL_RCC_OscConfig+0x344>)
 8001888:	4013      	ands	r3, r2
 800188a:	0019      	movs	r1, r3
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	691b      	ldr	r3, [r3, #16]
 8001890:	021a      	lsls	r2, r3, #8
 8001892:	4b68      	ldr	r3, [pc, #416]	; (8001a34 <HAL_RCC_OscConfig+0x338>)
 8001894:	430a      	orrs	r2, r1
 8001896:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001898:	4b66      	ldr	r3, [pc, #408]	; (8001a34 <HAL_RCC_OscConfig+0x338>)
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	2209      	movs	r2, #9
 800189e:	4393      	bics	r3, r2
 80018a0:	0019      	movs	r1, r3
 80018a2:	4b64      	ldr	r3, [pc, #400]	; (8001a34 <HAL_RCC_OscConfig+0x338>)
 80018a4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80018a6:	430a      	orrs	r2, r1
 80018a8:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80018aa:	f000 fbeb 	bl	8002084 <HAL_RCC_GetSysClockFreq>
 80018ae:	0001      	movs	r1, r0
 80018b0:	4b60      	ldr	r3, [pc, #384]	; (8001a34 <HAL_RCC_OscConfig+0x338>)
 80018b2:	68db      	ldr	r3, [r3, #12]
 80018b4:	091b      	lsrs	r3, r3, #4
 80018b6:	220f      	movs	r2, #15
 80018b8:	4013      	ands	r3, r2
 80018ba:	4a62      	ldr	r2, [pc, #392]	; (8001a44 <HAL_RCC_OscConfig+0x348>)
 80018bc:	5cd3      	ldrb	r3, [r2, r3]
 80018be:	000a      	movs	r2, r1
 80018c0:	40da      	lsrs	r2, r3
 80018c2:	4b61      	ldr	r3, [pc, #388]	; (8001a48 <HAL_RCC_OscConfig+0x34c>)
 80018c4:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 80018c6:	4b61      	ldr	r3, [pc, #388]	; (8001a4c <HAL_RCC_OscConfig+0x350>)
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	2513      	movs	r5, #19
 80018cc:	197c      	adds	r4, r7, r5
 80018ce:	0018      	movs	r0, r3
 80018d0:	f7fe fff2 	bl	80008b8 <HAL_InitTick>
 80018d4:	0003      	movs	r3, r0
 80018d6:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 80018d8:	197b      	adds	r3, r7, r5
 80018da:	781b      	ldrb	r3, [r3, #0]
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d046      	beq.n	800196e <HAL_RCC_OscConfig+0x272>
      {
        return status;
 80018e0:	197b      	adds	r3, r7, r5
 80018e2:	781b      	ldrb	r3, [r3, #0]
 80018e4:	e280      	b.n	8001de8 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 80018e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d027      	beq.n	800193c <HAL_RCC_OscConfig+0x240>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80018ec:	4b51      	ldr	r3, [pc, #324]	; (8001a34 <HAL_RCC_OscConfig+0x338>)
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	2209      	movs	r2, #9
 80018f2:	4393      	bics	r3, r2
 80018f4:	0019      	movs	r1, r3
 80018f6:	4b4f      	ldr	r3, [pc, #316]	; (8001a34 <HAL_RCC_OscConfig+0x338>)
 80018f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80018fa:	430a      	orrs	r2, r1
 80018fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018fe:	f7ff f821 	bl	8000944 <HAL_GetTick>
 8001902:	0003      	movs	r3, r0
 8001904:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001906:	e008      	b.n	800191a <HAL_RCC_OscConfig+0x21e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001908:	f7ff f81c 	bl	8000944 <HAL_GetTick>
 800190c:	0002      	movs	r2, r0
 800190e:	697b      	ldr	r3, [r7, #20]
 8001910:	1ad3      	subs	r3, r2, r3
 8001912:	2b02      	cmp	r3, #2
 8001914:	d901      	bls.n	800191a <HAL_RCC_OscConfig+0x21e>
          {
            return HAL_TIMEOUT;
 8001916:	2303      	movs	r3, #3
 8001918:	e266      	b.n	8001de8 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800191a:	4b46      	ldr	r3, [pc, #280]	; (8001a34 <HAL_RCC_OscConfig+0x338>)
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	2204      	movs	r2, #4
 8001920:	4013      	ands	r3, r2
 8001922:	d0f1      	beq.n	8001908 <HAL_RCC_OscConfig+0x20c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001924:	4b43      	ldr	r3, [pc, #268]	; (8001a34 <HAL_RCC_OscConfig+0x338>)
 8001926:	685b      	ldr	r3, [r3, #4]
 8001928:	4a45      	ldr	r2, [pc, #276]	; (8001a40 <HAL_RCC_OscConfig+0x344>)
 800192a:	4013      	ands	r3, r2
 800192c:	0019      	movs	r1, r3
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	691b      	ldr	r3, [r3, #16]
 8001932:	021a      	lsls	r2, r3, #8
 8001934:	4b3f      	ldr	r3, [pc, #252]	; (8001a34 <HAL_RCC_OscConfig+0x338>)
 8001936:	430a      	orrs	r2, r1
 8001938:	605a      	str	r2, [r3, #4]
 800193a:	e018      	b.n	800196e <HAL_RCC_OscConfig+0x272>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800193c:	4b3d      	ldr	r3, [pc, #244]	; (8001a34 <HAL_RCC_OscConfig+0x338>)
 800193e:	681a      	ldr	r2, [r3, #0]
 8001940:	4b3c      	ldr	r3, [pc, #240]	; (8001a34 <HAL_RCC_OscConfig+0x338>)
 8001942:	2101      	movs	r1, #1
 8001944:	438a      	bics	r2, r1
 8001946:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001948:	f7fe fffc 	bl	8000944 <HAL_GetTick>
 800194c:	0003      	movs	r3, r0
 800194e:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001950:	e008      	b.n	8001964 <HAL_RCC_OscConfig+0x268>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001952:	f7fe fff7 	bl	8000944 <HAL_GetTick>
 8001956:	0002      	movs	r2, r0
 8001958:	697b      	ldr	r3, [r7, #20]
 800195a:	1ad3      	subs	r3, r2, r3
 800195c:	2b02      	cmp	r3, #2
 800195e:	d901      	bls.n	8001964 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 8001960:	2303      	movs	r3, #3
 8001962:	e241      	b.n	8001de8 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8001964:	4b33      	ldr	r3, [pc, #204]	; (8001a34 <HAL_RCC_OscConfig+0x338>)
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	2204      	movs	r2, #4
 800196a:	4013      	ands	r3, r2
 800196c:	d1f1      	bne.n	8001952 <HAL_RCC_OscConfig+0x256>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	2210      	movs	r2, #16
 8001974:	4013      	ands	r3, r2
 8001976:	d100      	bne.n	800197a <HAL_RCC_OscConfig+0x27e>
 8001978:	e0a1      	b.n	8001abe <HAL_RCC_OscConfig+0x3c2>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800197a:	69fb      	ldr	r3, [r7, #28]
 800197c:	2b00      	cmp	r3, #0
 800197e:	d140      	bne.n	8001a02 <HAL_RCC_OscConfig+0x306>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001980:	4b2c      	ldr	r3, [pc, #176]	; (8001a34 <HAL_RCC_OscConfig+0x338>)
 8001982:	681a      	ldr	r2, [r3, #0]
 8001984:	2380      	movs	r3, #128	; 0x80
 8001986:	009b      	lsls	r3, r3, #2
 8001988:	4013      	ands	r3, r2
 800198a:	d005      	beq.n	8001998 <HAL_RCC_OscConfig+0x29c>
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	699b      	ldr	r3, [r3, #24]
 8001990:	2b00      	cmp	r3, #0
 8001992:	d101      	bne.n	8001998 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8001994:	2301      	movs	r3, #1
 8001996:	e227      	b.n	8001de8 <HAL_RCC_OscConfig+0x6ec>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001998:	4b26      	ldr	r3, [pc, #152]	; (8001a34 <HAL_RCC_OscConfig+0x338>)
 800199a:	685b      	ldr	r3, [r3, #4]
 800199c:	4a2c      	ldr	r2, [pc, #176]	; (8001a50 <HAL_RCC_OscConfig+0x354>)
 800199e:	4013      	ands	r3, r2
 80019a0:	0019      	movs	r1, r3
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	6a1a      	ldr	r2, [r3, #32]
 80019a6:	4b23      	ldr	r3, [pc, #140]	; (8001a34 <HAL_RCC_OscConfig+0x338>)
 80019a8:	430a      	orrs	r2, r1
 80019aa:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80019ac:	4b21      	ldr	r3, [pc, #132]	; (8001a34 <HAL_RCC_OscConfig+0x338>)
 80019ae:	685b      	ldr	r3, [r3, #4]
 80019b0:	021b      	lsls	r3, r3, #8
 80019b2:	0a19      	lsrs	r1, r3, #8
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	69db      	ldr	r3, [r3, #28]
 80019b8:	061a      	lsls	r2, r3, #24
 80019ba:	4b1e      	ldr	r3, [pc, #120]	; (8001a34 <HAL_RCC_OscConfig+0x338>)
 80019bc:	430a      	orrs	r2, r1
 80019be:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	6a1b      	ldr	r3, [r3, #32]
 80019c4:	0b5b      	lsrs	r3, r3, #13
 80019c6:	3301      	adds	r3, #1
 80019c8:	2280      	movs	r2, #128	; 0x80
 80019ca:	0212      	lsls	r2, r2, #8
 80019cc:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 80019ce:	4b19      	ldr	r3, [pc, #100]	; (8001a34 <HAL_RCC_OscConfig+0x338>)
 80019d0:	68db      	ldr	r3, [r3, #12]
 80019d2:	091b      	lsrs	r3, r3, #4
 80019d4:	210f      	movs	r1, #15
 80019d6:	400b      	ands	r3, r1
 80019d8:	491a      	ldr	r1, [pc, #104]	; (8001a44 <HAL_RCC_OscConfig+0x348>)
 80019da:	5ccb      	ldrb	r3, [r1, r3]
 80019dc:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80019de:	4b1a      	ldr	r3, [pc, #104]	; (8001a48 <HAL_RCC_OscConfig+0x34c>)
 80019e0:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 80019e2:	4b1a      	ldr	r3, [pc, #104]	; (8001a4c <HAL_RCC_OscConfig+0x350>)
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	2513      	movs	r5, #19
 80019e8:	197c      	adds	r4, r7, r5
 80019ea:	0018      	movs	r0, r3
 80019ec:	f7fe ff64 	bl	80008b8 <HAL_InitTick>
 80019f0:	0003      	movs	r3, r0
 80019f2:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 80019f4:	197b      	adds	r3, r7, r5
 80019f6:	781b      	ldrb	r3, [r3, #0]
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d060      	beq.n	8001abe <HAL_RCC_OscConfig+0x3c2>
        {
          return status;
 80019fc:	197b      	adds	r3, r7, r5
 80019fe:	781b      	ldrb	r3, [r3, #0]
 8001a00:	e1f2      	b.n	8001de8 <HAL_RCC_OscConfig+0x6ec>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	699b      	ldr	r3, [r3, #24]
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d03f      	beq.n	8001a8a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001a0a:	4b0a      	ldr	r3, [pc, #40]	; (8001a34 <HAL_RCC_OscConfig+0x338>)
 8001a0c:	681a      	ldr	r2, [r3, #0]
 8001a0e:	4b09      	ldr	r3, [pc, #36]	; (8001a34 <HAL_RCC_OscConfig+0x338>)
 8001a10:	2180      	movs	r1, #128	; 0x80
 8001a12:	0049      	lsls	r1, r1, #1
 8001a14:	430a      	orrs	r2, r1
 8001a16:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a18:	f7fe ff94 	bl	8000944 <HAL_GetTick>
 8001a1c:	0003      	movs	r3, r0
 8001a1e:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001a20:	e018      	b.n	8001a54 <HAL_RCC_OscConfig+0x358>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001a22:	f7fe ff8f 	bl	8000944 <HAL_GetTick>
 8001a26:	0002      	movs	r2, r0
 8001a28:	697b      	ldr	r3, [r7, #20]
 8001a2a:	1ad3      	subs	r3, r2, r3
 8001a2c:	2b02      	cmp	r3, #2
 8001a2e:	d911      	bls.n	8001a54 <HAL_RCC_OscConfig+0x358>
          {
            return HAL_TIMEOUT;
 8001a30:	2303      	movs	r3, #3
 8001a32:	e1d9      	b.n	8001de8 <HAL_RCC_OscConfig+0x6ec>
 8001a34:	40021000 	.word	0x40021000
 8001a38:	fffeffff 	.word	0xfffeffff
 8001a3c:	fffbffff 	.word	0xfffbffff
 8001a40:	ffffe0ff 	.word	0xffffe0ff
 8001a44:	0800249c 	.word	0x0800249c
 8001a48:	20000000 	.word	0x20000000
 8001a4c:	20000004 	.word	0x20000004
 8001a50:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001a54:	4bc9      	ldr	r3, [pc, #804]	; (8001d7c <HAL_RCC_OscConfig+0x680>)
 8001a56:	681a      	ldr	r2, [r3, #0]
 8001a58:	2380      	movs	r3, #128	; 0x80
 8001a5a:	009b      	lsls	r3, r3, #2
 8001a5c:	4013      	ands	r3, r2
 8001a5e:	d0e0      	beq.n	8001a22 <HAL_RCC_OscConfig+0x326>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001a60:	4bc6      	ldr	r3, [pc, #792]	; (8001d7c <HAL_RCC_OscConfig+0x680>)
 8001a62:	685b      	ldr	r3, [r3, #4]
 8001a64:	4ac6      	ldr	r2, [pc, #792]	; (8001d80 <HAL_RCC_OscConfig+0x684>)
 8001a66:	4013      	ands	r3, r2
 8001a68:	0019      	movs	r1, r3
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	6a1a      	ldr	r2, [r3, #32]
 8001a6e:	4bc3      	ldr	r3, [pc, #780]	; (8001d7c <HAL_RCC_OscConfig+0x680>)
 8001a70:	430a      	orrs	r2, r1
 8001a72:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001a74:	4bc1      	ldr	r3, [pc, #772]	; (8001d7c <HAL_RCC_OscConfig+0x680>)
 8001a76:	685b      	ldr	r3, [r3, #4]
 8001a78:	021b      	lsls	r3, r3, #8
 8001a7a:	0a19      	lsrs	r1, r3, #8
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	69db      	ldr	r3, [r3, #28]
 8001a80:	061a      	lsls	r2, r3, #24
 8001a82:	4bbe      	ldr	r3, [pc, #760]	; (8001d7c <HAL_RCC_OscConfig+0x680>)
 8001a84:	430a      	orrs	r2, r1
 8001a86:	605a      	str	r2, [r3, #4]
 8001a88:	e019      	b.n	8001abe <HAL_RCC_OscConfig+0x3c2>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001a8a:	4bbc      	ldr	r3, [pc, #752]	; (8001d7c <HAL_RCC_OscConfig+0x680>)
 8001a8c:	681a      	ldr	r2, [r3, #0]
 8001a8e:	4bbb      	ldr	r3, [pc, #748]	; (8001d7c <HAL_RCC_OscConfig+0x680>)
 8001a90:	49bc      	ldr	r1, [pc, #752]	; (8001d84 <HAL_RCC_OscConfig+0x688>)
 8001a92:	400a      	ands	r2, r1
 8001a94:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a96:	f7fe ff55 	bl	8000944 <HAL_GetTick>
 8001a9a:	0003      	movs	r3, r0
 8001a9c:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001a9e:	e008      	b.n	8001ab2 <HAL_RCC_OscConfig+0x3b6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001aa0:	f7fe ff50 	bl	8000944 <HAL_GetTick>
 8001aa4:	0002      	movs	r2, r0
 8001aa6:	697b      	ldr	r3, [r7, #20]
 8001aa8:	1ad3      	subs	r3, r2, r3
 8001aaa:	2b02      	cmp	r3, #2
 8001aac:	d901      	bls.n	8001ab2 <HAL_RCC_OscConfig+0x3b6>
          {
            return HAL_TIMEOUT;
 8001aae:	2303      	movs	r3, #3
 8001ab0:	e19a      	b.n	8001de8 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001ab2:	4bb2      	ldr	r3, [pc, #712]	; (8001d7c <HAL_RCC_OscConfig+0x680>)
 8001ab4:	681a      	ldr	r2, [r3, #0]
 8001ab6:	2380      	movs	r3, #128	; 0x80
 8001ab8:	009b      	lsls	r3, r3, #2
 8001aba:	4013      	ands	r3, r2
 8001abc:	d1f0      	bne.n	8001aa0 <HAL_RCC_OscConfig+0x3a4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	2208      	movs	r2, #8
 8001ac4:	4013      	ands	r3, r2
 8001ac6:	d036      	beq.n	8001b36 <HAL_RCC_OscConfig+0x43a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	695b      	ldr	r3, [r3, #20]
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d019      	beq.n	8001b04 <HAL_RCC_OscConfig+0x408>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001ad0:	4baa      	ldr	r3, [pc, #680]	; (8001d7c <HAL_RCC_OscConfig+0x680>)
 8001ad2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001ad4:	4ba9      	ldr	r3, [pc, #676]	; (8001d7c <HAL_RCC_OscConfig+0x680>)
 8001ad6:	2101      	movs	r1, #1
 8001ad8:	430a      	orrs	r2, r1
 8001ada:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001adc:	f7fe ff32 	bl	8000944 <HAL_GetTick>
 8001ae0:	0003      	movs	r3, r0
 8001ae2:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001ae4:	e008      	b.n	8001af8 <HAL_RCC_OscConfig+0x3fc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001ae6:	f7fe ff2d 	bl	8000944 <HAL_GetTick>
 8001aea:	0002      	movs	r2, r0
 8001aec:	697b      	ldr	r3, [r7, #20]
 8001aee:	1ad3      	subs	r3, r2, r3
 8001af0:	2b02      	cmp	r3, #2
 8001af2:	d901      	bls.n	8001af8 <HAL_RCC_OscConfig+0x3fc>
        {
          return HAL_TIMEOUT;
 8001af4:	2303      	movs	r3, #3
 8001af6:	e177      	b.n	8001de8 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8001af8:	4ba0      	ldr	r3, [pc, #640]	; (8001d7c <HAL_RCC_OscConfig+0x680>)
 8001afa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001afc:	2202      	movs	r2, #2
 8001afe:	4013      	ands	r3, r2
 8001b00:	d0f1      	beq.n	8001ae6 <HAL_RCC_OscConfig+0x3ea>
 8001b02:	e018      	b.n	8001b36 <HAL_RCC_OscConfig+0x43a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001b04:	4b9d      	ldr	r3, [pc, #628]	; (8001d7c <HAL_RCC_OscConfig+0x680>)
 8001b06:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001b08:	4b9c      	ldr	r3, [pc, #624]	; (8001d7c <HAL_RCC_OscConfig+0x680>)
 8001b0a:	2101      	movs	r1, #1
 8001b0c:	438a      	bics	r2, r1
 8001b0e:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b10:	f7fe ff18 	bl	8000944 <HAL_GetTick>
 8001b14:	0003      	movs	r3, r0
 8001b16:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001b18:	e008      	b.n	8001b2c <HAL_RCC_OscConfig+0x430>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001b1a:	f7fe ff13 	bl	8000944 <HAL_GetTick>
 8001b1e:	0002      	movs	r2, r0
 8001b20:	697b      	ldr	r3, [r7, #20]
 8001b22:	1ad3      	subs	r3, r2, r3
 8001b24:	2b02      	cmp	r3, #2
 8001b26:	d901      	bls.n	8001b2c <HAL_RCC_OscConfig+0x430>
        {
          return HAL_TIMEOUT;
 8001b28:	2303      	movs	r3, #3
 8001b2a:	e15d      	b.n	8001de8 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8001b2c:	4b93      	ldr	r3, [pc, #588]	; (8001d7c <HAL_RCC_OscConfig+0x680>)
 8001b2e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001b30:	2202      	movs	r2, #2
 8001b32:	4013      	ands	r3, r2
 8001b34:	d1f1      	bne.n	8001b1a <HAL_RCC_OscConfig+0x41e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	2204      	movs	r2, #4
 8001b3c:	4013      	ands	r3, r2
 8001b3e:	d100      	bne.n	8001b42 <HAL_RCC_OscConfig+0x446>
 8001b40:	e0ae      	b.n	8001ca0 <HAL_RCC_OscConfig+0x5a4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001b42:	2023      	movs	r0, #35	; 0x23
 8001b44:	183b      	adds	r3, r7, r0
 8001b46:	2200      	movs	r2, #0
 8001b48:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001b4a:	4b8c      	ldr	r3, [pc, #560]	; (8001d7c <HAL_RCC_OscConfig+0x680>)
 8001b4c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001b4e:	2380      	movs	r3, #128	; 0x80
 8001b50:	055b      	lsls	r3, r3, #21
 8001b52:	4013      	ands	r3, r2
 8001b54:	d109      	bne.n	8001b6a <HAL_RCC_OscConfig+0x46e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001b56:	4b89      	ldr	r3, [pc, #548]	; (8001d7c <HAL_RCC_OscConfig+0x680>)
 8001b58:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001b5a:	4b88      	ldr	r3, [pc, #544]	; (8001d7c <HAL_RCC_OscConfig+0x680>)
 8001b5c:	2180      	movs	r1, #128	; 0x80
 8001b5e:	0549      	lsls	r1, r1, #21
 8001b60:	430a      	orrs	r2, r1
 8001b62:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8001b64:	183b      	adds	r3, r7, r0
 8001b66:	2201      	movs	r2, #1
 8001b68:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b6a:	4b87      	ldr	r3, [pc, #540]	; (8001d88 <HAL_RCC_OscConfig+0x68c>)
 8001b6c:	681a      	ldr	r2, [r3, #0]
 8001b6e:	2380      	movs	r3, #128	; 0x80
 8001b70:	005b      	lsls	r3, r3, #1
 8001b72:	4013      	ands	r3, r2
 8001b74:	d11a      	bne.n	8001bac <HAL_RCC_OscConfig+0x4b0>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001b76:	4b84      	ldr	r3, [pc, #528]	; (8001d88 <HAL_RCC_OscConfig+0x68c>)
 8001b78:	681a      	ldr	r2, [r3, #0]
 8001b7a:	4b83      	ldr	r3, [pc, #524]	; (8001d88 <HAL_RCC_OscConfig+0x68c>)
 8001b7c:	2180      	movs	r1, #128	; 0x80
 8001b7e:	0049      	lsls	r1, r1, #1
 8001b80:	430a      	orrs	r2, r1
 8001b82:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001b84:	f7fe fede 	bl	8000944 <HAL_GetTick>
 8001b88:	0003      	movs	r3, r0
 8001b8a:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b8c:	e008      	b.n	8001ba0 <HAL_RCC_OscConfig+0x4a4>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001b8e:	f7fe fed9 	bl	8000944 <HAL_GetTick>
 8001b92:	0002      	movs	r2, r0
 8001b94:	697b      	ldr	r3, [r7, #20]
 8001b96:	1ad3      	subs	r3, r2, r3
 8001b98:	2b64      	cmp	r3, #100	; 0x64
 8001b9a:	d901      	bls.n	8001ba0 <HAL_RCC_OscConfig+0x4a4>
        {
          return HAL_TIMEOUT;
 8001b9c:	2303      	movs	r3, #3
 8001b9e:	e123      	b.n	8001de8 <HAL_RCC_OscConfig+0x6ec>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ba0:	4b79      	ldr	r3, [pc, #484]	; (8001d88 <HAL_RCC_OscConfig+0x68c>)
 8001ba2:	681a      	ldr	r2, [r3, #0]
 8001ba4:	2380      	movs	r3, #128	; 0x80
 8001ba6:	005b      	lsls	r3, r3, #1
 8001ba8:	4013      	ands	r3, r2
 8001baa:	d0f0      	beq.n	8001b8e <HAL_RCC_OscConfig+0x492>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	689a      	ldr	r2, [r3, #8]
 8001bb0:	2380      	movs	r3, #128	; 0x80
 8001bb2:	005b      	lsls	r3, r3, #1
 8001bb4:	429a      	cmp	r2, r3
 8001bb6:	d107      	bne.n	8001bc8 <HAL_RCC_OscConfig+0x4cc>
 8001bb8:	4b70      	ldr	r3, [pc, #448]	; (8001d7c <HAL_RCC_OscConfig+0x680>)
 8001bba:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001bbc:	4b6f      	ldr	r3, [pc, #444]	; (8001d7c <HAL_RCC_OscConfig+0x680>)
 8001bbe:	2180      	movs	r1, #128	; 0x80
 8001bc0:	0049      	lsls	r1, r1, #1
 8001bc2:	430a      	orrs	r2, r1
 8001bc4:	651a      	str	r2, [r3, #80]	; 0x50
 8001bc6:	e031      	b.n	8001c2c <HAL_RCC_OscConfig+0x530>
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	689b      	ldr	r3, [r3, #8]
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d10c      	bne.n	8001bea <HAL_RCC_OscConfig+0x4ee>
 8001bd0:	4b6a      	ldr	r3, [pc, #424]	; (8001d7c <HAL_RCC_OscConfig+0x680>)
 8001bd2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001bd4:	4b69      	ldr	r3, [pc, #420]	; (8001d7c <HAL_RCC_OscConfig+0x680>)
 8001bd6:	496b      	ldr	r1, [pc, #428]	; (8001d84 <HAL_RCC_OscConfig+0x688>)
 8001bd8:	400a      	ands	r2, r1
 8001bda:	651a      	str	r2, [r3, #80]	; 0x50
 8001bdc:	4b67      	ldr	r3, [pc, #412]	; (8001d7c <HAL_RCC_OscConfig+0x680>)
 8001bde:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001be0:	4b66      	ldr	r3, [pc, #408]	; (8001d7c <HAL_RCC_OscConfig+0x680>)
 8001be2:	496a      	ldr	r1, [pc, #424]	; (8001d8c <HAL_RCC_OscConfig+0x690>)
 8001be4:	400a      	ands	r2, r1
 8001be6:	651a      	str	r2, [r3, #80]	; 0x50
 8001be8:	e020      	b.n	8001c2c <HAL_RCC_OscConfig+0x530>
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	689a      	ldr	r2, [r3, #8]
 8001bee:	23a0      	movs	r3, #160	; 0xa0
 8001bf0:	00db      	lsls	r3, r3, #3
 8001bf2:	429a      	cmp	r2, r3
 8001bf4:	d10e      	bne.n	8001c14 <HAL_RCC_OscConfig+0x518>
 8001bf6:	4b61      	ldr	r3, [pc, #388]	; (8001d7c <HAL_RCC_OscConfig+0x680>)
 8001bf8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001bfa:	4b60      	ldr	r3, [pc, #384]	; (8001d7c <HAL_RCC_OscConfig+0x680>)
 8001bfc:	2180      	movs	r1, #128	; 0x80
 8001bfe:	00c9      	lsls	r1, r1, #3
 8001c00:	430a      	orrs	r2, r1
 8001c02:	651a      	str	r2, [r3, #80]	; 0x50
 8001c04:	4b5d      	ldr	r3, [pc, #372]	; (8001d7c <HAL_RCC_OscConfig+0x680>)
 8001c06:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001c08:	4b5c      	ldr	r3, [pc, #368]	; (8001d7c <HAL_RCC_OscConfig+0x680>)
 8001c0a:	2180      	movs	r1, #128	; 0x80
 8001c0c:	0049      	lsls	r1, r1, #1
 8001c0e:	430a      	orrs	r2, r1
 8001c10:	651a      	str	r2, [r3, #80]	; 0x50
 8001c12:	e00b      	b.n	8001c2c <HAL_RCC_OscConfig+0x530>
 8001c14:	4b59      	ldr	r3, [pc, #356]	; (8001d7c <HAL_RCC_OscConfig+0x680>)
 8001c16:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001c18:	4b58      	ldr	r3, [pc, #352]	; (8001d7c <HAL_RCC_OscConfig+0x680>)
 8001c1a:	495a      	ldr	r1, [pc, #360]	; (8001d84 <HAL_RCC_OscConfig+0x688>)
 8001c1c:	400a      	ands	r2, r1
 8001c1e:	651a      	str	r2, [r3, #80]	; 0x50
 8001c20:	4b56      	ldr	r3, [pc, #344]	; (8001d7c <HAL_RCC_OscConfig+0x680>)
 8001c22:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001c24:	4b55      	ldr	r3, [pc, #340]	; (8001d7c <HAL_RCC_OscConfig+0x680>)
 8001c26:	4959      	ldr	r1, [pc, #356]	; (8001d8c <HAL_RCC_OscConfig+0x690>)
 8001c28:	400a      	ands	r2, r1
 8001c2a:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	689b      	ldr	r3, [r3, #8]
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d015      	beq.n	8001c60 <HAL_RCC_OscConfig+0x564>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c34:	f7fe fe86 	bl	8000944 <HAL_GetTick>
 8001c38:	0003      	movs	r3, r0
 8001c3a:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001c3c:	e009      	b.n	8001c52 <HAL_RCC_OscConfig+0x556>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001c3e:	f7fe fe81 	bl	8000944 <HAL_GetTick>
 8001c42:	0002      	movs	r2, r0
 8001c44:	697b      	ldr	r3, [r7, #20]
 8001c46:	1ad3      	subs	r3, r2, r3
 8001c48:	4a51      	ldr	r2, [pc, #324]	; (8001d90 <HAL_RCC_OscConfig+0x694>)
 8001c4a:	4293      	cmp	r3, r2
 8001c4c:	d901      	bls.n	8001c52 <HAL_RCC_OscConfig+0x556>
        {
          return HAL_TIMEOUT;
 8001c4e:	2303      	movs	r3, #3
 8001c50:	e0ca      	b.n	8001de8 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001c52:	4b4a      	ldr	r3, [pc, #296]	; (8001d7c <HAL_RCC_OscConfig+0x680>)
 8001c54:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001c56:	2380      	movs	r3, #128	; 0x80
 8001c58:	009b      	lsls	r3, r3, #2
 8001c5a:	4013      	ands	r3, r2
 8001c5c:	d0ef      	beq.n	8001c3e <HAL_RCC_OscConfig+0x542>
 8001c5e:	e014      	b.n	8001c8a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c60:	f7fe fe70 	bl	8000944 <HAL_GetTick>
 8001c64:	0003      	movs	r3, r0
 8001c66:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001c68:	e009      	b.n	8001c7e <HAL_RCC_OscConfig+0x582>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001c6a:	f7fe fe6b 	bl	8000944 <HAL_GetTick>
 8001c6e:	0002      	movs	r2, r0
 8001c70:	697b      	ldr	r3, [r7, #20]
 8001c72:	1ad3      	subs	r3, r2, r3
 8001c74:	4a46      	ldr	r2, [pc, #280]	; (8001d90 <HAL_RCC_OscConfig+0x694>)
 8001c76:	4293      	cmp	r3, r2
 8001c78:	d901      	bls.n	8001c7e <HAL_RCC_OscConfig+0x582>
        {
          return HAL_TIMEOUT;
 8001c7a:	2303      	movs	r3, #3
 8001c7c:	e0b4      	b.n	8001de8 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001c7e:	4b3f      	ldr	r3, [pc, #252]	; (8001d7c <HAL_RCC_OscConfig+0x680>)
 8001c80:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8001c82:	2380      	movs	r3, #128	; 0x80
 8001c84:	009b      	lsls	r3, r3, #2
 8001c86:	4013      	ands	r3, r2
 8001c88:	d1ef      	bne.n	8001c6a <HAL_RCC_OscConfig+0x56e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001c8a:	2323      	movs	r3, #35	; 0x23
 8001c8c:	18fb      	adds	r3, r7, r3
 8001c8e:	781b      	ldrb	r3, [r3, #0]
 8001c90:	2b01      	cmp	r3, #1
 8001c92:	d105      	bne.n	8001ca0 <HAL_RCC_OscConfig+0x5a4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001c94:	4b39      	ldr	r3, [pc, #228]	; (8001d7c <HAL_RCC_OscConfig+0x680>)
 8001c96:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001c98:	4b38      	ldr	r3, [pc, #224]	; (8001d7c <HAL_RCC_OscConfig+0x680>)
 8001c9a:	493e      	ldr	r1, [pc, #248]	; (8001d94 <HAL_RCC_OscConfig+0x698>)
 8001c9c:	400a      	ands	r2, r1
 8001c9e:	639a      	str	r2, [r3, #56]	; 0x38
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d100      	bne.n	8001caa <HAL_RCC_OscConfig+0x5ae>
 8001ca8:	e09d      	b.n	8001de6 <HAL_RCC_OscConfig+0x6ea>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001caa:	69fb      	ldr	r3, [r7, #28]
 8001cac:	2b0c      	cmp	r3, #12
 8001cae:	d100      	bne.n	8001cb2 <HAL_RCC_OscConfig+0x5b6>
 8001cb0:	e076      	b.n	8001da0 <HAL_RCC_OscConfig+0x6a4>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cb6:	2b02      	cmp	r3, #2
 8001cb8:	d145      	bne.n	8001d46 <HAL_RCC_OscConfig+0x64a>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001cba:	4b30      	ldr	r3, [pc, #192]	; (8001d7c <HAL_RCC_OscConfig+0x680>)
 8001cbc:	681a      	ldr	r2, [r3, #0]
 8001cbe:	4b2f      	ldr	r3, [pc, #188]	; (8001d7c <HAL_RCC_OscConfig+0x680>)
 8001cc0:	4935      	ldr	r1, [pc, #212]	; (8001d98 <HAL_RCC_OscConfig+0x69c>)
 8001cc2:	400a      	ands	r2, r1
 8001cc4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001cc6:	f7fe fe3d 	bl	8000944 <HAL_GetTick>
 8001cca:	0003      	movs	r3, r0
 8001ccc:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001cce:	e008      	b.n	8001ce2 <HAL_RCC_OscConfig+0x5e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001cd0:	f7fe fe38 	bl	8000944 <HAL_GetTick>
 8001cd4:	0002      	movs	r2, r0
 8001cd6:	697b      	ldr	r3, [r7, #20]
 8001cd8:	1ad3      	subs	r3, r2, r3
 8001cda:	2b02      	cmp	r3, #2
 8001cdc:	d901      	bls.n	8001ce2 <HAL_RCC_OscConfig+0x5e6>
          {
            return HAL_TIMEOUT;
 8001cde:	2303      	movs	r3, #3
 8001ce0:	e082      	b.n	8001de8 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001ce2:	4b26      	ldr	r3, [pc, #152]	; (8001d7c <HAL_RCC_OscConfig+0x680>)
 8001ce4:	681a      	ldr	r2, [r3, #0]
 8001ce6:	2380      	movs	r3, #128	; 0x80
 8001ce8:	049b      	lsls	r3, r3, #18
 8001cea:	4013      	ands	r3, r2
 8001cec:	d1f0      	bne.n	8001cd0 <HAL_RCC_OscConfig+0x5d4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001cee:	4b23      	ldr	r3, [pc, #140]	; (8001d7c <HAL_RCC_OscConfig+0x680>)
 8001cf0:	68db      	ldr	r3, [r3, #12]
 8001cf2:	4a2a      	ldr	r2, [pc, #168]	; (8001d9c <HAL_RCC_OscConfig+0x6a0>)
 8001cf4:	4013      	ands	r3, r2
 8001cf6:	0019      	movs	r1, r3
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d00:	431a      	orrs	r2, r3
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d06:	431a      	orrs	r2, r3
 8001d08:	4b1c      	ldr	r3, [pc, #112]	; (8001d7c <HAL_RCC_OscConfig+0x680>)
 8001d0a:	430a      	orrs	r2, r1
 8001d0c:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001d0e:	4b1b      	ldr	r3, [pc, #108]	; (8001d7c <HAL_RCC_OscConfig+0x680>)
 8001d10:	681a      	ldr	r2, [r3, #0]
 8001d12:	4b1a      	ldr	r3, [pc, #104]	; (8001d7c <HAL_RCC_OscConfig+0x680>)
 8001d14:	2180      	movs	r1, #128	; 0x80
 8001d16:	0449      	lsls	r1, r1, #17
 8001d18:	430a      	orrs	r2, r1
 8001d1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d1c:	f7fe fe12 	bl	8000944 <HAL_GetTick>
 8001d20:	0003      	movs	r3, r0
 8001d22:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001d24:	e008      	b.n	8001d38 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d26:	f7fe fe0d 	bl	8000944 <HAL_GetTick>
 8001d2a:	0002      	movs	r2, r0
 8001d2c:	697b      	ldr	r3, [r7, #20]
 8001d2e:	1ad3      	subs	r3, r2, r3
 8001d30:	2b02      	cmp	r3, #2
 8001d32:	d901      	bls.n	8001d38 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8001d34:	2303      	movs	r3, #3
 8001d36:	e057      	b.n	8001de8 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001d38:	4b10      	ldr	r3, [pc, #64]	; (8001d7c <HAL_RCC_OscConfig+0x680>)
 8001d3a:	681a      	ldr	r2, [r3, #0]
 8001d3c:	2380      	movs	r3, #128	; 0x80
 8001d3e:	049b      	lsls	r3, r3, #18
 8001d40:	4013      	ands	r3, r2
 8001d42:	d0f0      	beq.n	8001d26 <HAL_RCC_OscConfig+0x62a>
 8001d44:	e04f      	b.n	8001de6 <HAL_RCC_OscConfig+0x6ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d46:	4b0d      	ldr	r3, [pc, #52]	; (8001d7c <HAL_RCC_OscConfig+0x680>)
 8001d48:	681a      	ldr	r2, [r3, #0]
 8001d4a:	4b0c      	ldr	r3, [pc, #48]	; (8001d7c <HAL_RCC_OscConfig+0x680>)
 8001d4c:	4912      	ldr	r1, [pc, #72]	; (8001d98 <HAL_RCC_OscConfig+0x69c>)
 8001d4e:	400a      	ands	r2, r1
 8001d50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d52:	f7fe fdf7 	bl	8000944 <HAL_GetTick>
 8001d56:	0003      	movs	r3, r0
 8001d58:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001d5a:	e008      	b.n	8001d6e <HAL_RCC_OscConfig+0x672>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d5c:	f7fe fdf2 	bl	8000944 <HAL_GetTick>
 8001d60:	0002      	movs	r2, r0
 8001d62:	697b      	ldr	r3, [r7, #20]
 8001d64:	1ad3      	subs	r3, r2, r3
 8001d66:	2b02      	cmp	r3, #2
 8001d68:	d901      	bls.n	8001d6e <HAL_RCC_OscConfig+0x672>
          {
            return HAL_TIMEOUT;
 8001d6a:	2303      	movs	r3, #3
 8001d6c:	e03c      	b.n	8001de8 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001d6e:	4b03      	ldr	r3, [pc, #12]	; (8001d7c <HAL_RCC_OscConfig+0x680>)
 8001d70:	681a      	ldr	r2, [r3, #0]
 8001d72:	2380      	movs	r3, #128	; 0x80
 8001d74:	049b      	lsls	r3, r3, #18
 8001d76:	4013      	ands	r3, r2
 8001d78:	d1f0      	bne.n	8001d5c <HAL_RCC_OscConfig+0x660>
 8001d7a:	e034      	b.n	8001de6 <HAL_RCC_OscConfig+0x6ea>
 8001d7c:	40021000 	.word	0x40021000
 8001d80:	ffff1fff 	.word	0xffff1fff
 8001d84:	fffffeff 	.word	0xfffffeff
 8001d88:	40007000 	.word	0x40007000
 8001d8c:	fffffbff 	.word	0xfffffbff
 8001d90:	00001388 	.word	0x00001388
 8001d94:	efffffff 	.word	0xefffffff
 8001d98:	feffffff 	.word	0xfeffffff
 8001d9c:	ff02ffff 	.word	0xff02ffff
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001da4:	2b01      	cmp	r3, #1
 8001da6:	d101      	bne.n	8001dac <HAL_RCC_OscConfig+0x6b0>
      {
        return HAL_ERROR;
 8001da8:	2301      	movs	r3, #1
 8001daa:	e01d      	b.n	8001de8 <HAL_RCC_OscConfig+0x6ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001dac:	4b10      	ldr	r3, [pc, #64]	; (8001df0 <HAL_RCC_OscConfig+0x6f4>)
 8001dae:	68db      	ldr	r3, [r3, #12]
 8001db0:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001db2:	69ba      	ldr	r2, [r7, #24]
 8001db4:	2380      	movs	r3, #128	; 0x80
 8001db6:	025b      	lsls	r3, r3, #9
 8001db8:	401a      	ands	r2, r3
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001dbe:	429a      	cmp	r2, r3
 8001dc0:	d10f      	bne.n	8001de2 <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001dc2:	69ba      	ldr	r2, [r7, #24]
 8001dc4:	23f0      	movs	r3, #240	; 0xf0
 8001dc6:	039b      	lsls	r3, r3, #14
 8001dc8:	401a      	ands	r2, r3
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001dce:	429a      	cmp	r2, r3
 8001dd0:	d107      	bne.n	8001de2 <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8001dd2:	69ba      	ldr	r2, [r7, #24]
 8001dd4:	23c0      	movs	r3, #192	; 0xc0
 8001dd6:	041b      	lsls	r3, r3, #16
 8001dd8:	401a      	ands	r2, r3
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001dde:	429a      	cmp	r2, r3
 8001de0:	d001      	beq.n	8001de6 <HAL_RCC_OscConfig+0x6ea>
        {
          return HAL_ERROR;
 8001de2:	2301      	movs	r3, #1
 8001de4:	e000      	b.n	8001de8 <HAL_RCC_OscConfig+0x6ec>
        }
      }
    }
  }
  return HAL_OK;
 8001de6:	2300      	movs	r3, #0
}
 8001de8:	0018      	movs	r0, r3
 8001dea:	46bd      	mov	sp, r7
 8001dec:	b00a      	add	sp, #40	; 0x28
 8001dee:	bdb0      	pop	{r4, r5, r7, pc}
 8001df0:	40021000 	.word	0x40021000

08001df4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001df4:	b5b0      	push	{r4, r5, r7, lr}
 8001df6:	b084      	sub	sp, #16
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
 8001dfc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d101      	bne.n	8001e08 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001e04:	2301      	movs	r3, #1
 8001e06:	e128      	b.n	800205a <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001e08:	4b96      	ldr	r3, [pc, #600]	; (8002064 <HAL_RCC_ClockConfig+0x270>)
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	2201      	movs	r2, #1
 8001e0e:	4013      	ands	r3, r2
 8001e10:	683a      	ldr	r2, [r7, #0]
 8001e12:	429a      	cmp	r2, r3
 8001e14:	d91e      	bls.n	8001e54 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e16:	4b93      	ldr	r3, [pc, #588]	; (8002064 <HAL_RCC_ClockConfig+0x270>)
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	2201      	movs	r2, #1
 8001e1c:	4393      	bics	r3, r2
 8001e1e:	0019      	movs	r1, r3
 8001e20:	4b90      	ldr	r3, [pc, #576]	; (8002064 <HAL_RCC_ClockConfig+0x270>)
 8001e22:	683a      	ldr	r2, [r7, #0]
 8001e24:	430a      	orrs	r2, r1
 8001e26:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001e28:	f7fe fd8c 	bl	8000944 <HAL_GetTick>
 8001e2c:	0003      	movs	r3, r0
 8001e2e:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e30:	e009      	b.n	8001e46 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e32:	f7fe fd87 	bl	8000944 <HAL_GetTick>
 8001e36:	0002      	movs	r2, r0
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	1ad3      	subs	r3, r2, r3
 8001e3c:	4a8a      	ldr	r2, [pc, #552]	; (8002068 <HAL_RCC_ClockConfig+0x274>)
 8001e3e:	4293      	cmp	r3, r2
 8001e40:	d901      	bls.n	8001e46 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8001e42:	2303      	movs	r3, #3
 8001e44:	e109      	b.n	800205a <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e46:	4b87      	ldr	r3, [pc, #540]	; (8002064 <HAL_RCC_ClockConfig+0x270>)
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	2201      	movs	r2, #1
 8001e4c:	4013      	ands	r3, r2
 8001e4e:	683a      	ldr	r2, [r7, #0]
 8001e50:	429a      	cmp	r2, r3
 8001e52:	d1ee      	bne.n	8001e32 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	2202      	movs	r2, #2
 8001e5a:	4013      	ands	r3, r2
 8001e5c:	d009      	beq.n	8001e72 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001e5e:	4b83      	ldr	r3, [pc, #524]	; (800206c <HAL_RCC_ClockConfig+0x278>)
 8001e60:	68db      	ldr	r3, [r3, #12]
 8001e62:	22f0      	movs	r2, #240	; 0xf0
 8001e64:	4393      	bics	r3, r2
 8001e66:	0019      	movs	r1, r3
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	689a      	ldr	r2, [r3, #8]
 8001e6c:	4b7f      	ldr	r3, [pc, #508]	; (800206c <HAL_RCC_ClockConfig+0x278>)
 8001e6e:	430a      	orrs	r2, r1
 8001e70:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	2201      	movs	r2, #1
 8001e78:	4013      	ands	r3, r2
 8001e7a:	d100      	bne.n	8001e7e <HAL_RCC_ClockConfig+0x8a>
 8001e7c:	e089      	b.n	8001f92 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	685b      	ldr	r3, [r3, #4]
 8001e82:	2b02      	cmp	r3, #2
 8001e84:	d107      	bne.n	8001e96 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001e86:	4b79      	ldr	r3, [pc, #484]	; (800206c <HAL_RCC_ClockConfig+0x278>)
 8001e88:	681a      	ldr	r2, [r3, #0]
 8001e8a:	2380      	movs	r3, #128	; 0x80
 8001e8c:	029b      	lsls	r3, r3, #10
 8001e8e:	4013      	ands	r3, r2
 8001e90:	d120      	bne.n	8001ed4 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001e92:	2301      	movs	r3, #1
 8001e94:	e0e1      	b.n	800205a <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	685b      	ldr	r3, [r3, #4]
 8001e9a:	2b03      	cmp	r3, #3
 8001e9c:	d107      	bne.n	8001eae <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001e9e:	4b73      	ldr	r3, [pc, #460]	; (800206c <HAL_RCC_ClockConfig+0x278>)
 8001ea0:	681a      	ldr	r2, [r3, #0]
 8001ea2:	2380      	movs	r3, #128	; 0x80
 8001ea4:	049b      	lsls	r3, r3, #18
 8001ea6:	4013      	ands	r3, r2
 8001ea8:	d114      	bne.n	8001ed4 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001eaa:	2301      	movs	r3, #1
 8001eac:	e0d5      	b.n	800205a <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	685b      	ldr	r3, [r3, #4]
 8001eb2:	2b01      	cmp	r3, #1
 8001eb4:	d106      	bne.n	8001ec4 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001eb6:	4b6d      	ldr	r3, [pc, #436]	; (800206c <HAL_RCC_ClockConfig+0x278>)
 8001eb8:	681b      	ldr	r3, [r3, #0]
 8001eba:	2204      	movs	r2, #4
 8001ebc:	4013      	ands	r3, r2
 8001ebe:	d109      	bne.n	8001ed4 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001ec0:	2301      	movs	r3, #1
 8001ec2:	e0ca      	b.n	800205a <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001ec4:	4b69      	ldr	r3, [pc, #420]	; (800206c <HAL_RCC_ClockConfig+0x278>)
 8001ec6:	681a      	ldr	r2, [r3, #0]
 8001ec8:	2380      	movs	r3, #128	; 0x80
 8001eca:	009b      	lsls	r3, r3, #2
 8001ecc:	4013      	ands	r3, r2
 8001ece:	d101      	bne.n	8001ed4 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001ed0:	2301      	movs	r3, #1
 8001ed2:	e0c2      	b.n	800205a <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001ed4:	4b65      	ldr	r3, [pc, #404]	; (800206c <HAL_RCC_ClockConfig+0x278>)
 8001ed6:	68db      	ldr	r3, [r3, #12]
 8001ed8:	2203      	movs	r2, #3
 8001eda:	4393      	bics	r3, r2
 8001edc:	0019      	movs	r1, r3
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	685a      	ldr	r2, [r3, #4]
 8001ee2:	4b62      	ldr	r3, [pc, #392]	; (800206c <HAL_RCC_ClockConfig+0x278>)
 8001ee4:	430a      	orrs	r2, r1
 8001ee6:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001ee8:	f7fe fd2c 	bl	8000944 <HAL_GetTick>
 8001eec:	0003      	movs	r3, r0
 8001eee:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	685b      	ldr	r3, [r3, #4]
 8001ef4:	2b02      	cmp	r3, #2
 8001ef6:	d111      	bne.n	8001f1c <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001ef8:	e009      	b.n	8001f0e <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001efa:	f7fe fd23 	bl	8000944 <HAL_GetTick>
 8001efe:	0002      	movs	r2, r0
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	1ad3      	subs	r3, r2, r3
 8001f04:	4a58      	ldr	r2, [pc, #352]	; (8002068 <HAL_RCC_ClockConfig+0x274>)
 8001f06:	4293      	cmp	r3, r2
 8001f08:	d901      	bls.n	8001f0e <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8001f0a:	2303      	movs	r3, #3
 8001f0c:	e0a5      	b.n	800205a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001f0e:	4b57      	ldr	r3, [pc, #348]	; (800206c <HAL_RCC_ClockConfig+0x278>)
 8001f10:	68db      	ldr	r3, [r3, #12]
 8001f12:	220c      	movs	r2, #12
 8001f14:	4013      	ands	r3, r2
 8001f16:	2b08      	cmp	r3, #8
 8001f18:	d1ef      	bne.n	8001efa <HAL_RCC_ClockConfig+0x106>
 8001f1a:	e03a      	b.n	8001f92 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	685b      	ldr	r3, [r3, #4]
 8001f20:	2b03      	cmp	r3, #3
 8001f22:	d111      	bne.n	8001f48 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001f24:	e009      	b.n	8001f3a <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f26:	f7fe fd0d 	bl	8000944 <HAL_GetTick>
 8001f2a:	0002      	movs	r2, r0
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	1ad3      	subs	r3, r2, r3
 8001f30:	4a4d      	ldr	r2, [pc, #308]	; (8002068 <HAL_RCC_ClockConfig+0x274>)
 8001f32:	4293      	cmp	r3, r2
 8001f34:	d901      	bls.n	8001f3a <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8001f36:	2303      	movs	r3, #3
 8001f38:	e08f      	b.n	800205a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001f3a:	4b4c      	ldr	r3, [pc, #304]	; (800206c <HAL_RCC_ClockConfig+0x278>)
 8001f3c:	68db      	ldr	r3, [r3, #12]
 8001f3e:	220c      	movs	r2, #12
 8001f40:	4013      	ands	r3, r2
 8001f42:	2b0c      	cmp	r3, #12
 8001f44:	d1ef      	bne.n	8001f26 <HAL_RCC_ClockConfig+0x132>
 8001f46:	e024      	b.n	8001f92 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	685b      	ldr	r3, [r3, #4]
 8001f4c:	2b01      	cmp	r3, #1
 8001f4e:	d11b      	bne.n	8001f88 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001f50:	e009      	b.n	8001f66 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f52:	f7fe fcf7 	bl	8000944 <HAL_GetTick>
 8001f56:	0002      	movs	r2, r0
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	1ad3      	subs	r3, r2, r3
 8001f5c:	4a42      	ldr	r2, [pc, #264]	; (8002068 <HAL_RCC_ClockConfig+0x274>)
 8001f5e:	4293      	cmp	r3, r2
 8001f60:	d901      	bls.n	8001f66 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8001f62:	2303      	movs	r3, #3
 8001f64:	e079      	b.n	800205a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001f66:	4b41      	ldr	r3, [pc, #260]	; (800206c <HAL_RCC_ClockConfig+0x278>)
 8001f68:	68db      	ldr	r3, [r3, #12]
 8001f6a:	220c      	movs	r2, #12
 8001f6c:	4013      	ands	r3, r2
 8001f6e:	2b04      	cmp	r3, #4
 8001f70:	d1ef      	bne.n	8001f52 <HAL_RCC_ClockConfig+0x15e>
 8001f72:	e00e      	b.n	8001f92 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f74:	f7fe fce6 	bl	8000944 <HAL_GetTick>
 8001f78:	0002      	movs	r2, r0
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	1ad3      	subs	r3, r2, r3
 8001f7e:	4a3a      	ldr	r2, [pc, #232]	; (8002068 <HAL_RCC_ClockConfig+0x274>)
 8001f80:	4293      	cmp	r3, r2
 8001f82:	d901      	bls.n	8001f88 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8001f84:	2303      	movs	r3, #3
 8001f86:	e068      	b.n	800205a <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8001f88:	4b38      	ldr	r3, [pc, #224]	; (800206c <HAL_RCC_ClockConfig+0x278>)
 8001f8a:	68db      	ldr	r3, [r3, #12]
 8001f8c:	220c      	movs	r2, #12
 8001f8e:	4013      	ands	r3, r2
 8001f90:	d1f0      	bne.n	8001f74 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001f92:	4b34      	ldr	r3, [pc, #208]	; (8002064 <HAL_RCC_ClockConfig+0x270>)
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	2201      	movs	r2, #1
 8001f98:	4013      	ands	r3, r2
 8001f9a:	683a      	ldr	r2, [r7, #0]
 8001f9c:	429a      	cmp	r2, r3
 8001f9e:	d21e      	bcs.n	8001fde <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001fa0:	4b30      	ldr	r3, [pc, #192]	; (8002064 <HAL_RCC_ClockConfig+0x270>)
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	2201      	movs	r2, #1
 8001fa6:	4393      	bics	r3, r2
 8001fa8:	0019      	movs	r1, r3
 8001faa:	4b2e      	ldr	r3, [pc, #184]	; (8002064 <HAL_RCC_ClockConfig+0x270>)
 8001fac:	683a      	ldr	r2, [r7, #0]
 8001fae:	430a      	orrs	r2, r1
 8001fb0:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001fb2:	f7fe fcc7 	bl	8000944 <HAL_GetTick>
 8001fb6:	0003      	movs	r3, r0
 8001fb8:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001fba:	e009      	b.n	8001fd0 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001fbc:	f7fe fcc2 	bl	8000944 <HAL_GetTick>
 8001fc0:	0002      	movs	r2, r0
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	1ad3      	subs	r3, r2, r3
 8001fc6:	4a28      	ldr	r2, [pc, #160]	; (8002068 <HAL_RCC_ClockConfig+0x274>)
 8001fc8:	4293      	cmp	r3, r2
 8001fca:	d901      	bls.n	8001fd0 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8001fcc:	2303      	movs	r3, #3
 8001fce:	e044      	b.n	800205a <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001fd0:	4b24      	ldr	r3, [pc, #144]	; (8002064 <HAL_RCC_ClockConfig+0x270>)
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	2201      	movs	r2, #1
 8001fd6:	4013      	ands	r3, r2
 8001fd8:	683a      	ldr	r2, [r7, #0]
 8001fda:	429a      	cmp	r2, r3
 8001fdc:	d1ee      	bne.n	8001fbc <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	2204      	movs	r2, #4
 8001fe4:	4013      	ands	r3, r2
 8001fe6:	d009      	beq.n	8001ffc <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001fe8:	4b20      	ldr	r3, [pc, #128]	; (800206c <HAL_RCC_ClockConfig+0x278>)
 8001fea:	68db      	ldr	r3, [r3, #12]
 8001fec:	4a20      	ldr	r2, [pc, #128]	; (8002070 <HAL_RCC_ClockConfig+0x27c>)
 8001fee:	4013      	ands	r3, r2
 8001ff0:	0019      	movs	r1, r3
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	68da      	ldr	r2, [r3, #12]
 8001ff6:	4b1d      	ldr	r3, [pc, #116]	; (800206c <HAL_RCC_ClockConfig+0x278>)
 8001ff8:	430a      	orrs	r2, r1
 8001ffa:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	2208      	movs	r2, #8
 8002002:	4013      	ands	r3, r2
 8002004:	d00a      	beq.n	800201c <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002006:	4b19      	ldr	r3, [pc, #100]	; (800206c <HAL_RCC_ClockConfig+0x278>)
 8002008:	68db      	ldr	r3, [r3, #12]
 800200a:	4a1a      	ldr	r2, [pc, #104]	; (8002074 <HAL_RCC_ClockConfig+0x280>)
 800200c:	4013      	ands	r3, r2
 800200e:	0019      	movs	r1, r3
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	691b      	ldr	r3, [r3, #16]
 8002014:	00da      	lsls	r2, r3, #3
 8002016:	4b15      	ldr	r3, [pc, #84]	; (800206c <HAL_RCC_ClockConfig+0x278>)
 8002018:	430a      	orrs	r2, r1
 800201a:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800201c:	f000 f832 	bl	8002084 <HAL_RCC_GetSysClockFreq>
 8002020:	0001      	movs	r1, r0
 8002022:	4b12      	ldr	r3, [pc, #72]	; (800206c <HAL_RCC_ClockConfig+0x278>)
 8002024:	68db      	ldr	r3, [r3, #12]
 8002026:	091b      	lsrs	r3, r3, #4
 8002028:	220f      	movs	r2, #15
 800202a:	4013      	ands	r3, r2
 800202c:	4a12      	ldr	r2, [pc, #72]	; (8002078 <HAL_RCC_ClockConfig+0x284>)
 800202e:	5cd3      	ldrb	r3, [r2, r3]
 8002030:	000a      	movs	r2, r1
 8002032:	40da      	lsrs	r2, r3
 8002034:	4b11      	ldr	r3, [pc, #68]	; (800207c <HAL_RCC_ClockConfig+0x288>)
 8002036:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002038:	4b11      	ldr	r3, [pc, #68]	; (8002080 <HAL_RCC_ClockConfig+0x28c>)
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	250b      	movs	r5, #11
 800203e:	197c      	adds	r4, r7, r5
 8002040:	0018      	movs	r0, r3
 8002042:	f7fe fc39 	bl	80008b8 <HAL_InitTick>
 8002046:	0003      	movs	r3, r0
 8002048:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 800204a:	197b      	adds	r3, r7, r5
 800204c:	781b      	ldrb	r3, [r3, #0]
 800204e:	2b00      	cmp	r3, #0
 8002050:	d002      	beq.n	8002058 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8002052:	197b      	adds	r3, r7, r5
 8002054:	781b      	ldrb	r3, [r3, #0]
 8002056:	e000      	b.n	800205a <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8002058:	2300      	movs	r3, #0
}
 800205a:	0018      	movs	r0, r3
 800205c:	46bd      	mov	sp, r7
 800205e:	b004      	add	sp, #16
 8002060:	bdb0      	pop	{r4, r5, r7, pc}
 8002062:	46c0      	nop			; (mov r8, r8)
 8002064:	40022000 	.word	0x40022000
 8002068:	00001388 	.word	0x00001388
 800206c:	40021000 	.word	0x40021000
 8002070:	fffff8ff 	.word	0xfffff8ff
 8002074:	ffffc7ff 	.word	0xffffc7ff
 8002078:	0800249c 	.word	0x0800249c
 800207c:	20000000 	.word	0x20000000
 8002080:	20000004 	.word	0x20000004

08002084 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002084:	b5b0      	push	{r4, r5, r7, lr}
 8002086:	b08e      	sub	sp, #56	; 0x38
 8002088:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 800208a:	4b4c      	ldr	r3, [pc, #304]	; (80021bc <HAL_RCC_GetSysClockFreq+0x138>)
 800208c:	68db      	ldr	r3, [r3, #12]
 800208e:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002090:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002092:	230c      	movs	r3, #12
 8002094:	4013      	ands	r3, r2
 8002096:	2b0c      	cmp	r3, #12
 8002098:	d014      	beq.n	80020c4 <HAL_RCC_GetSysClockFreq+0x40>
 800209a:	d900      	bls.n	800209e <HAL_RCC_GetSysClockFreq+0x1a>
 800209c:	e07b      	b.n	8002196 <HAL_RCC_GetSysClockFreq+0x112>
 800209e:	2b04      	cmp	r3, #4
 80020a0:	d002      	beq.n	80020a8 <HAL_RCC_GetSysClockFreq+0x24>
 80020a2:	2b08      	cmp	r3, #8
 80020a4:	d00b      	beq.n	80020be <HAL_RCC_GetSysClockFreq+0x3a>
 80020a6:	e076      	b.n	8002196 <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80020a8:	4b44      	ldr	r3, [pc, #272]	; (80021bc <HAL_RCC_GetSysClockFreq+0x138>)
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	2210      	movs	r2, #16
 80020ae:	4013      	ands	r3, r2
 80020b0:	d002      	beq.n	80020b8 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 80020b2:	4b43      	ldr	r3, [pc, #268]	; (80021c0 <HAL_RCC_GetSysClockFreq+0x13c>)
 80020b4:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 80020b6:	e07c      	b.n	80021b2 <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 80020b8:	4b42      	ldr	r3, [pc, #264]	; (80021c4 <HAL_RCC_GetSysClockFreq+0x140>)
 80020ba:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80020bc:	e079      	b.n	80021b2 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80020be:	4b42      	ldr	r3, [pc, #264]	; (80021c8 <HAL_RCC_GetSysClockFreq+0x144>)
 80020c0:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80020c2:	e076      	b.n	80021b2 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80020c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80020c6:	0c9a      	lsrs	r2, r3, #18
 80020c8:	230f      	movs	r3, #15
 80020ca:	401a      	ands	r2, r3
 80020cc:	4b3f      	ldr	r3, [pc, #252]	; (80021cc <HAL_RCC_GetSysClockFreq+0x148>)
 80020ce:	5c9b      	ldrb	r3, [r3, r2]
 80020d0:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80020d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80020d4:	0d9a      	lsrs	r2, r3, #22
 80020d6:	2303      	movs	r3, #3
 80020d8:	4013      	ands	r3, r2
 80020da:	3301      	adds	r3, #1
 80020dc:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80020de:	4b37      	ldr	r3, [pc, #220]	; (80021bc <HAL_RCC_GetSysClockFreq+0x138>)
 80020e0:	68da      	ldr	r2, [r3, #12]
 80020e2:	2380      	movs	r3, #128	; 0x80
 80020e4:	025b      	lsls	r3, r3, #9
 80020e6:	4013      	ands	r3, r2
 80020e8:	d01a      	beq.n	8002120 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80020ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80020ec:	61bb      	str	r3, [r7, #24]
 80020ee:	2300      	movs	r3, #0
 80020f0:	61fb      	str	r3, [r7, #28]
 80020f2:	4a35      	ldr	r2, [pc, #212]	; (80021c8 <HAL_RCC_GetSysClockFreq+0x144>)
 80020f4:	2300      	movs	r3, #0
 80020f6:	69b8      	ldr	r0, [r7, #24]
 80020f8:	69f9      	ldr	r1, [r7, #28]
 80020fa:	f7fe f8b1 	bl	8000260 <__aeabi_lmul>
 80020fe:	0002      	movs	r2, r0
 8002100:	000b      	movs	r3, r1
 8002102:	0010      	movs	r0, r2
 8002104:	0019      	movs	r1, r3
 8002106:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002108:	613b      	str	r3, [r7, #16]
 800210a:	2300      	movs	r3, #0
 800210c:	617b      	str	r3, [r7, #20]
 800210e:	693a      	ldr	r2, [r7, #16]
 8002110:	697b      	ldr	r3, [r7, #20]
 8002112:	f7fe f885 	bl	8000220 <__aeabi_uldivmod>
 8002116:	0002      	movs	r2, r0
 8002118:	000b      	movs	r3, r1
 800211a:	0013      	movs	r3, r2
 800211c:	637b      	str	r3, [r7, #52]	; 0x34
 800211e:	e037      	b.n	8002190 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8002120:	4b26      	ldr	r3, [pc, #152]	; (80021bc <HAL_RCC_GetSysClockFreq+0x138>)
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	2210      	movs	r2, #16
 8002126:	4013      	ands	r3, r2
 8002128:	d01a      	beq.n	8002160 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 800212a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800212c:	60bb      	str	r3, [r7, #8]
 800212e:	2300      	movs	r3, #0
 8002130:	60fb      	str	r3, [r7, #12]
 8002132:	4a23      	ldr	r2, [pc, #140]	; (80021c0 <HAL_RCC_GetSysClockFreq+0x13c>)
 8002134:	2300      	movs	r3, #0
 8002136:	68b8      	ldr	r0, [r7, #8]
 8002138:	68f9      	ldr	r1, [r7, #12]
 800213a:	f7fe f891 	bl	8000260 <__aeabi_lmul>
 800213e:	0002      	movs	r2, r0
 8002140:	000b      	movs	r3, r1
 8002142:	0010      	movs	r0, r2
 8002144:	0019      	movs	r1, r3
 8002146:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002148:	603b      	str	r3, [r7, #0]
 800214a:	2300      	movs	r3, #0
 800214c:	607b      	str	r3, [r7, #4]
 800214e:	683a      	ldr	r2, [r7, #0]
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	f7fe f865 	bl	8000220 <__aeabi_uldivmod>
 8002156:	0002      	movs	r2, r0
 8002158:	000b      	movs	r3, r1
 800215a:	0013      	movs	r3, r2
 800215c:	637b      	str	r3, [r7, #52]	; 0x34
 800215e:	e017      	b.n	8002190 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8002160:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002162:	0018      	movs	r0, r3
 8002164:	2300      	movs	r3, #0
 8002166:	0019      	movs	r1, r3
 8002168:	4a16      	ldr	r2, [pc, #88]	; (80021c4 <HAL_RCC_GetSysClockFreq+0x140>)
 800216a:	2300      	movs	r3, #0
 800216c:	f7fe f878 	bl	8000260 <__aeabi_lmul>
 8002170:	0002      	movs	r2, r0
 8002172:	000b      	movs	r3, r1
 8002174:	0010      	movs	r0, r2
 8002176:	0019      	movs	r1, r3
 8002178:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800217a:	001c      	movs	r4, r3
 800217c:	2300      	movs	r3, #0
 800217e:	001d      	movs	r5, r3
 8002180:	0022      	movs	r2, r4
 8002182:	002b      	movs	r3, r5
 8002184:	f7fe f84c 	bl	8000220 <__aeabi_uldivmod>
 8002188:	0002      	movs	r2, r0
 800218a:	000b      	movs	r3, r1
 800218c:	0013      	movs	r3, r2
 800218e:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 8002190:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002192:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002194:	e00d      	b.n	80021b2 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8002196:	4b09      	ldr	r3, [pc, #36]	; (80021bc <HAL_RCC_GetSysClockFreq+0x138>)
 8002198:	685b      	ldr	r3, [r3, #4]
 800219a:	0b5b      	lsrs	r3, r3, #13
 800219c:	2207      	movs	r2, #7
 800219e:	4013      	ands	r3, r2
 80021a0:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 80021a2:	6a3b      	ldr	r3, [r7, #32]
 80021a4:	3301      	adds	r3, #1
 80021a6:	2280      	movs	r2, #128	; 0x80
 80021a8:	0212      	lsls	r2, r2, #8
 80021aa:	409a      	lsls	r2, r3
 80021ac:	0013      	movs	r3, r2
 80021ae:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80021b0:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 80021b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 80021b4:	0018      	movs	r0, r3
 80021b6:	46bd      	mov	sp, r7
 80021b8:	b00e      	add	sp, #56	; 0x38
 80021ba:	bdb0      	pop	{r4, r5, r7, pc}
 80021bc:	40021000 	.word	0x40021000
 80021c0:	003d0900 	.word	0x003d0900
 80021c4:	00f42400 	.word	0x00f42400
 80021c8:	007a1200 	.word	0x007a1200
 80021cc:	080024ac 	.word	0x080024ac

080021d0 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b086      	sub	sp, #24
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 80021d8:	2017      	movs	r0, #23
 80021da:	183b      	adds	r3, r7, r0
 80021dc:	2200      	movs	r2, #0
 80021de:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	2220      	movs	r2, #32
 80021e6:	4013      	ands	r3, r2
 80021e8:	d100      	bne.n	80021ec <HAL_RCCEx_PeriphCLKConfig+0x1c>
 80021ea:	e0c7      	b.n	800237c <HAL_RCCEx_PeriphCLKConfig+0x1ac>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80021ec:	4b84      	ldr	r3, [pc, #528]	; (8002400 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80021ee:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80021f0:	2380      	movs	r3, #128	; 0x80
 80021f2:	055b      	lsls	r3, r3, #21
 80021f4:	4013      	ands	r3, r2
 80021f6:	d109      	bne.n	800220c <HAL_RCCEx_PeriphCLKConfig+0x3c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80021f8:	4b81      	ldr	r3, [pc, #516]	; (8002400 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80021fa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80021fc:	4b80      	ldr	r3, [pc, #512]	; (8002400 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80021fe:	2180      	movs	r1, #128	; 0x80
 8002200:	0549      	lsls	r1, r1, #21
 8002202:	430a      	orrs	r2, r1
 8002204:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8002206:	183b      	adds	r3, r7, r0
 8002208:	2201      	movs	r2, #1
 800220a:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800220c:	4b7d      	ldr	r3, [pc, #500]	; (8002404 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 800220e:	681a      	ldr	r2, [r3, #0]
 8002210:	2380      	movs	r3, #128	; 0x80
 8002212:	005b      	lsls	r3, r3, #1
 8002214:	4013      	ands	r3, r2
 8002216:	d11a      	bne.n	800224e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002218:	4b7a      	ldr	r3, [pc, #488]	; (8002404 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 800221a:	681a      	ldr	r2, [r3, #0]
 800221c:	4b79      	ldr	r3, [pc, #484]	; (8002404 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 800221e:	2180      	movs	r1, #128	; 0x80
 8002220:	0049      	lsls	r1, r1, #1
 8002222:	430a      	orrs	r2, r1
 8002224:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002226:	f7fe fb8d 	bl	8000944 <HAL_GetTick>
 800222a:	0003      	movs	r3, r0
 800222c:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800222e:	e008      	b.n	8002242 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002230:	f7fe fb88 	bl	8000944 <HAL_GetTick>
 8002234:	0002      	movs	r2, r0
 8002236:	693b      	ldr	r3, [r7, #16]
 8002238:	1ad3      	subs	r3, r2, r3
 800223a:	2b64      	cmp	r3, #100	; 0x64
 800223c:	d901      	bls.n	8002242 <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          return HAL_TIMEOUT;
 800223e:	2303      	movs	r3, #3
 8002240:	e0d9      	b.n	80023f6 <HAL_RCCEx_PeriphCLKConfig+0x226>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002242:	4b70      	ldr	r3, [pc, #448]	; (8002404 <HAL_RCCEx_PeriphCLKConfig+0x234>)
 8002244:	681a      	ldr	r2, [r3, #0]
 8002246:	2380      	movs	r3, #128	; 0x80
 8002248:	005b      	lsls	r3, r3, #1
 800224a:	4013      	ands	r3, r2
 800224c:	d0f0      	beq.n	8002230 <HAL_RCCEx_PeriphCLKConfig+0x60>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 800224e:	4b6c      	ldr	r3, [pc, #432]	; (8002400 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002250:	681a      	ldr	r2, [r3, #0]
 8002252:	23c0      	movs	r3, #192	; 0xc0
 8002254:	039b      	lsls	r3, r3, #14
 8002256:	4013      	ands	r3, r2
 8002258:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	685a      	ldr	r2, [r3, #4]
 800225e:	23c0      	movs	r3, #192	; 0xc0
 8002260:	039b      	lsls	r3, r3, #14
 8002262:	4013      	ands	r3, r2
 8002264:	68fa      	ldr	r2, [r7, #12]
 8002266:	429a      	cmp	r2, r3
 8002268:	d013      	beq.n	8002292 <HAL_RCCEx_PeriphCLKConfig+0xc2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	685a      	ldr	r2, [r3, #4]
 800226e:	23c0      	movs	r3, #192	; 0xc0
 8002270:	029b      	lsls	r3, r3, #10
 8002272:	401a      	ands	r2, r3
 8002274:	23c0      	movs	r3, #192	; 0xc0
 8002276:	029b      	lsls	r3, r3, #10
 8002278:	429a      	cmp	r2, r3
 800227a:	d10a      	bne.n	8002292 <HAL_RCCEx_PeriphCLKConfig+0xc2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800227c:	4b60      	ldr	r3, [pc, #384]	; (8002400 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800227e:	681a      	ldr	r2, [r3, #0]
 8002280:	2380      	movs	r3, #128	; 0x80
 8002282:	029b      	lsls	r3, r3, #10
 8002284:	401a      	ands	r2, r3
 8002286:	2380      	movs	r3, #128	; 0x80
 8002288:	029b      	lsls	r3, r3, #10
 800228a:	429a      	cmp	r2, r3
 800228c:	d101      	bne.n	8002292 <HAL_RCCEx_PeriphCLKConfig+0xc2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 800228e:	2301      	movs	r3, #1
 8002290:	e0b1      	b.n	80023f6 <HAL_RCCEx_PeriphCLKConfig+0x226>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8002292:	4b5b      	ldr	r3, [pc, #364]	; (8002400 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002294:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002296:	23c0      	movs	r3, #192	; 0xc0
 8002298:	029b      	lsls	r3, r3, #10
 800229a:	4013      	ands	r3, r2
 800229c:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d03b      	beq.n	800231c <HAL_RCCEx_PeriphCLKConfig+0x14c>
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	685a      	ldr	r2, [r3, #4]
 80022a8:	23c0      	movs	r3, #192	; 0xc0
 80022aa:	029b      	lsls	r3, r3, #10
 80022ac:	4013      	ands	r3, r2
 80022ae:	68fa      	ldr	r2, [r7, #12]
 80022b0:	429a      	cmp	r2, r3
 80022b2:	d033      	beq.n	800231c <HAL_RCCEx_PeriphCLKConfig+0x14c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	2220      	movs	r2, #32
 80022ba:	4013      	ands	r3, r2
 80022bc:	d02e      	beq.n	800231c <HAL_RCCEx_PeriphCLKConfig+0x14c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 80022be:	4b50      	ldr	r3, [pc, #320]	; (8002400 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80022c0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80022c2:	4a51      	ldr	r2, [pc, #324]	; (8002408 <HAL_RCCEx_PeriphCLKConfig+0x238>)
 80022c4:	4013      	ands	r3, r2
 80022c6:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80022c8:	4b4d      	ldr	r3, [pc, #308]	; (8002400 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80022ca:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80022cc:	4b4c      	ldr	r3, [pc, #304]	; (8002400 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80022ce:	2180      	movs	r1, #128	; 0x80
 80022d0:	0309      	lsls	r1, r1, #12
 80022d2:	430a      	orrs	r2, r1
 80022d4:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 80022d6:	4b4a      	ldr	r3, [pc, #296]	; (8002400 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80022d8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80022da:	4b49      	ldr	r3, [pc, #292]	; (8002400 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80022dc:	494b      	ldr	r1, [pc, #300]	; (800240c <HAL_RCCEx_PeriphCLKConfig+0x23c>)
 80022de:	400a      	ands	r2, r1
 80022e0:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 80022e2:	4b47      	ldr	r3, [pc, #284]	; (8002400 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80022e4:	68fa      	ldr	r2, [r7, #12]
 80022e6:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 80022e8:	68fa      	ldr	r2, [r7, #12]
 80022ea:	2380      	movs	r3, #128	; 0x80
 80022ec:	005b      	lsls	r3, r3, #1
 80022ee:	4013      	ands	r3, r2
 80022f0:	d014      	beq.n	800231c <HAL_RCCEx_PeriphCLKConfig+0x14c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022f2:	f7fe fb27 	bl	8000944 <HAL_GetTick>
 80022f6:	0003      	movs	r3, r0
 80022f8:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80022fa:	e009      	b.n	8002310 <HAL_RCCEx_PeriphCLKConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80022fc:	f7fe fb22 	bl	8000944 <HAL_GetTick>
 8002300:	0002      	movs	r2, r0
 8002302:	693b      	ldr	r3, [r7, #16]
 8002304:	1ad3      	subs	r3, r2, r3
 8002306:	4a42      	ldr	r2, [pc, #264]	; (8002410 <HAL_RCCEx_PeriphCLKConfig+0x240>)
 8002308:	4293      	cmp	r3, r2
 800230a:	d901      	bls.n	8002310 <HAL_RCCEx_PeriphCLKConfig+0x140>
          {
            return HAL_TIMEOUT;
 800230c:	2303      	movs	r3, #3
 800230e:	e072      	b.n	80023f6 <HAL_RCCEx_PeriphCLKConfig+0x226>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002310:	4b3b      	ldr	r3, [pc, #236]	; (8002400 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002312:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002314:	2380      	movs	r3, #128	; 0x80
 8002316:	009b      	lsls	r3, r3, #2
 8002318:	4013      	ands	r3, r2
 800231a:	d0ef      	beq.n	80022fc <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	2220      	movs	r2, #32
 8002322:	4013      	ands	r3, r2
 8002324:	d01f      	beq.n	8002366 <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	685a      	ldr	r2, [r3, #4]
 800232a:	23c0      	movs	r3, #192	; 0xc0
 800232c:	029b      	lsls	r3, r3, #10
 800232e:	401a      	ands	r2, r3
 8002330:	23c0      	movs	r3, #192	; 0xc0
 8002332:	029b      	lsls	r3, r3, #10
 8002334:	429a      	cmp	r2, r3
 8002336:	d10c      	bne.n	8002352 <HAL_RCCEx_PeriphCLKConfig+0x182>
 8002338:	4b31      	ldr	r3, [pc, #196]	; (8002400 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	4a35      	ldr	r2, [pc, #212]	; (8002414 <HAL_RCCEx_PeriphCLKConfig+0x244>)
 800233e:	4013      	ands	r3, r2
 8002340:	0019      	movs	r1, r3
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	685a      	ldr	r2, [r3, #4]
 8002346:	23c0      	movs	r3, #192	; 0xc0
 8002348:	039b      	lsls	r3, r3, #14
 800234a:	401a      	ands	r2, r3
 800234c:	4b2c      	ldr	r3, [pc, #176]	; (8002400 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 800234e:	430a      	orrs	r2, r1
 8002350:	601a      	str	r2, [r3, #0]
 8002352:	4b2b      	ldr	r3, [pc, #172]	; (8002400 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002354:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	685a      	ldr	r2, [r3, #4]
 800235a:	23c0      	movs	r3, #192	; 0xc0
 800235c:	029b      	lsls	r3, r3, #10
 800235e:	401a      	ands	r2, r3
 8002360:	4b27      	ldr	r3, [pc, #156]	; (8002400 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002362:	430a      	orrs	r2, r1
 8002364:	651a      	str	r2, [r3, #80]	; 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002366:	2317      	movs	r3, #23
 8002368:	18fb      	adds	r3, r7, r3
 800236a:	781b      	ldrb	r3, [r3, #0]
 800236c:	2b01      	cmp	r3, #1
 800236e:	d105      	bne.n	800237c <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002370:	4b23      	ldr	r3, [pc, #140]	; (8002400 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002372:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002374:	4b22      	ldr	r3, [pc, #136]	; (8002400 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002376:	4928      	ldr	r1, [pc, #160]	; (8002418 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8002378:	400a      	ands	r2, r1
 800237a:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	2202      	movs	r2, #2
 8002382:	4013      	ands	r3, r2
 8002384:	d009      	beq.n	800239a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002386:	4b1e      	ldr	r3, [pc, #120]	; (8002400 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002388:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800238a:	220c      	movs	r2, #12
 800238c:	4393      	bics	r3, r2
 800238e:	0019      	movs	r1, r3
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	689a      	ldr	r2, [r3, #8]
 8002394:	4b1a      	ldr	r3, [pc, #104]	; (8002400 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8002396:	430a      	orrs	r2, r1
 8002398:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	2204      	movs	r2, #4
 80023a0:	4013      	ands	r3, r2
 80023a2:	d009      	beq.n	80023b8 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80023a4:	4b16      	ldr	r3, [pc, #88]	; (8002400 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80023a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023a8:	4a1c      	ldr	r2, [pc, #112]	; (800241c <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 80023aa:	4013      	ands	r3, r2
 80023ac:	0019      	movs	r1, r3
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	68da      	ldr	r2, [r3, #12]
 80023b2:	4b13      	ldr	r3, [pc, #76]	; (8002400 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80023b4:	430a      	orrs	r2, r1
 80023b6:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	2208      	movs	r2, #8
 80023be:	4013      	ands	r3, r2
 80023c0:	d009      	beq.n	80023d6 <HAL_RCCEx_PeriphCLKConfig+0x206>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80023c2:	4b0f      	ldr	r3, [pc, #60]	; (8002400 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80023c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023c6:	4a16      	ldr	r2, [pc, #88]	; (8002420 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 80023c8:	4013      	ands	r3, r2
 80023ca:	0019      	movs	r1, r3
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	691a      	ldr	r2, [r3, #16]
 80023d0:	4b0b      	ldr	r3, [pc, #44]	; (8002400 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80023d2:	430a      	orrs	r2, r1
 80023d4:	64da      	str	r2, [r3, #76]	; 0x4c
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	2280      	movs	r2, #128	; 0x80
 80023dc:	4013      	ands	r3, r2
 80023de:	d009      	beq.n	80023f4 <HAL_RCCEx_PeriphCLKConfig+0x224>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 80023e0:	4b07      	ldr	r3, [pc, #28]	; (8002400 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80023e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80023e4:	4a0f      	ldr	r2, [pc, #60]	; (8002424 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 80023e6:	4013      	ands	r3, r2
 80023e8:	0019      	movs	r1, r3
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	695a      	ldr	r2, [r3, #20]
 80023ee:	4b04      	ldr	r3, [pc, #16]	; (8002400 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80023f0:	430a      	orrs	r2, r1
 80023f2:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 80023f4:	2300      	movs	r3, #0
}
 80023f6:	0018      	movs	r0, r3
 80023f8:	46bd      	mov	sp, r7
 80023fa:	b006      	add	sp, #24
 80023fc:	bd80      	pop	{r7, pc}
 80023fe:	46c0      	nop			; (mov r8, r8)
 8002400:	40021000 	.word	0x40021000
 8002404:	40007000 	.word	0x40007000
 8002408:	fffcffff 	.word	0xfffcffff
 800240c:	fff7ffff 	.word	0xfff7ffff
 8002410:	00001388 	.word	0x00001388
 8002414:	ffcfffff 	.word	0xffcfffff
 8002418:	efffffff 	.word	0xefffffff
 800241c:	fffff3ff 	.word	0xfffff3ff
 8002420:	ffffcfff 	.word	0xffffcfff
 8002424:	fff3ffff 	.word	0xfff3ffff

08002428 <memset>:
 8002428:	0003      	movs	r3, r0
 800242a:	1882      	adds	r2, r0, r2
 800242c:	4293      	cmp	r3, r2
 800242e:	d100      	bne.n	8002432 <memset+0xa>
 8002430:	4770      	bx	lr
 8002432:	7019      	strb	r1, [r3, #0]
 8002434:	3301      	adds	r3, #1
 8002436:	e7f9      	b.n	800242c <memset+0x4>

08002438 <__libc_init_array>:
 8002438:	b570      	push	{r4, r5, r6, lr}
 800243a:	2600      	movs	r6, #0
 800243c:	4c0c      	ldr	r4, [pc, #48]	; (8002470 <__libc_init_array+0x38>)
 800243e:	4d0d      	ldr	r5, [pc, #52]	; (8002474 <__libc_init_array+0x3c>)
 8002440:	1b64      	subs	r4, r4, r5
 8002442:	10a4      	asrs	r4, r4, #2
 8002444:	42a6      	cmp	r6, r4
 8002446:	d109      	bne.n	800245c <__libc_init_array+0x24>
 8002448:	2600      	movs	r6, #0
 800244a:	f000 f819 	bl	8002480 <_init>
 800244e:	4c0a      	ldr	r4, [pc, #40]	; (8002478 <__libc_init_array+0x40>)
 8002450:	4d0a      	ldr	r5, [pc, #40]	; (800247c <__libc_init_array+0x44>)
 8002452:	1b64      	subs	r4, r4, r5
 8002454:	10a4      	asrs	r4, r4, #2
 8002456:	42a6      	cmp	r6, r4
 8002458:	d105      	bne.n	8002466 <__libc_init_array+0x2e>
 800245a:	bd70      	pop	{r4, r5, r6, pc}
 800245c:	00b3      	lsls	r3, r6, #2
 800245e:	58eb      	ldr	r3, [r5, r3]
 8002460:	4798      	blx	r3
 8002462:	3601      	adds	r6, #1
 8002464:	e7ee      	b.n	8002444 <__libc_init_array+0xc>
 8002466:	00b3      	lsls	r3, r6, #2
 8002468:	58eb      	ldr	r3, [r5, r3]
 800246a:	4798      	blx	r3
 800246c:	3601      	adds	r6, #1
 800246e:	e7f2      	b.n	8002456 <__libc_init_array+0x1e>
 8002470:	080024c0 	.word	0x080024c0
 8002474:	080024c0 	.word	0x080024c0
 8002478:	080024c4 	.word	0x080024c4
 800247c:	080024c0 	.word	0x080024c0

08002480 <_init>:
 8002480:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002482:	46c0      	nop			; (mov r8, r8)
 8002484:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002486:	bc08      	pop	{r3}
 8002488:	469e      	mov	lr, r3
 800248a:	4770      	bx	lr

0800248c <_fini>:
 800248c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800248e:	46c0      	nop			; (mov r8, r8)
 8002490:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002492:	bc08      	pop	{r3}
 8002494:	469e      	mov	lr, r3
 8002496:	4770      	bx	lr
