set a(0-44) {AREA_SCORE {} NAME x:static_init:else:asn(x:vinit.ndx) TYPE ASSIGN DELAY {0.00 ns} PAR 0-39 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-17 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-40 {}}} SUCCS {{259 0 0 0-40 {}}} CYCLES {}}
set a(0-45) {AREA_SCORE {} NAME x:static_init:else:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-40 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-18 LOC {0 1.0 1 0.7889098 1 0.7889098 1 0.7889098 1 0.7889098} PREDS {{774 0 0 0-65 {}}} SUCCS {{259 0 1.189 0-46 {}} {130 0 0 0-62 {}} {256 0 0 0-65 {}}} CYCLES {}}
set a(0-46) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(4,7,3,127,127,3,1) QUANTITY 1 NAME x:static_init:else:write_mem(x:rsc.@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-40 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-19 LOC {1 1.0 1 0.95 1 1.0 2 0.01249987500000005 2 0.01249987500000005} PREDS {{774 0 0 0-46 {}} {259 0 1.189 0-45 {}}} SUCCS {{774 0 0 0-46 {}} {130 0 0 0-62 {}}} CYCLES {}}
set a(0-47) {AREA_SCORE {} NAME x:static_init:else:asn#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-40 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-20 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{774 0 0 0-65 {}}} SUCCS {{259 0 0 0-48 {}} {130 0 0 0-62 {}} {256 0 0 0-65 {}}} CYCLES {}}
set a(0-48) {AREA_SCORE {} NAME x:static_init:else:slc(x:static_init:if:asn(x).rlp)(6) TYPE READSLICE PAR 0-40 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-21 LOC {0 1.0 1 0.0 1 0.0 2 1.0} PREDS {{259 0 0 0-47 {}}} SUCCS {{258 0 0 0-61 {}} {130 0 0 0-62 {}}} CYCLES {}}
set a(0-49) {AREA_SCORE {} NAME x:static_init:else:asn#2 TYPE ASSIGN DELAY {0.00 ns} PAR 0-40 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-22 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{774 0 0 0-65 {}}} SUCCS {{259 0 0 0-50 {}} {130 0 0 0-62 {}} {256 0 0 0-65 {}}} CYCLES {}}
set a(0-50) {AREA_SCORE {} NAME x:static_init:else:slc(x:static_init:if:asn(x).rlp)(5) TYPE READSLICE PAR 0-40 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-23 LOC {0 1.0 1 0.0 1 0.0 2 1.0} PREDS {{259 0 0 0-49 {}}} SUCCS {{258 0 0 0-61 {}} {130 0 0 0-62 {}}} CYCLES {}}
set a(0-51) {AREA_SCORE {} NAME x:static_init:else:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-40 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-24 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{774 0 0 0-65 {}}} SUCCS {{259 0 0 0-52 {}} {130 0 0 0-62 {}} {256 0 0 0-65 {}}} CYCLES {}}
set a(0-52) {AREA_SCORE {} NAME x:static_init:else:slc(x:static_init:if:asn(x).rlp)(4) TYPE READSLICE PAR 0-40 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-25 LOC {0 1.0 1 0.0 1 0.0 2 1.0} PREDS {{259 0 0 0-51 {}}} SUCCS {{258 0 0 0-61 {}} {130 0 0 0-62 {}}} CYCLES {}}
set a(0-53) {AREA_SCORE {} NAME x:static_init:else:asn#4 TYPE ASSIGN DELAY {0.00 ns} PAR 0-40 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-26 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{774 0 0 0-65 {}}} SUCCS {{259 0 0 0-54 {}} {130 0 0 0-62 {}} {256 0 0 0-65 {}}} CYCLES {}}
set a(0-54) {AREA_SCORE {} NAME x:static_init:else:slc(x:static_init:if:asn(x).rlp)(3) TYPE READSLICE PAR 0-40 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-27 LOC {0 1.0 1 0.0 1 0.0 2 1.0} PREDS {{259 0 0 0-53 {}}} SUCCS {{258 0 0 0-61 {}} {130 0 0 0-62 {}}} CYCLES {}}
set a(0-55) {AREA_SCORE {} NAME x:static_init:else:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-40 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-28 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{774 0 0 0-65 {}}} SUCCS {{259 0 0 0-56 {}} {130 0 0 0-62 {}} {256 0 0 0-65 {}}} CYCLES {}}
set a(0-56) {AREA_SCORE {} NAME x:static_init:else:slc(x:static_init:if:asn(x).rlp)(2) TYPE READSLICE PAR 0-40 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-29 LOC {0 1.0 1 0.0 1 0.0 2 1.0} PREDS {{259 0 0 0-55 {}}} SUCCS {{258 0 0 0-61 {}} {130 0 0 0-62 {}}} CYCLES {}}
set a(0-57) {AREA_SCORE {} NAME x:static_init:else:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-40 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-30 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{774 0 0 0-65 {}}} SUCCS {{259 0 0 0-58 {}} {130 0 0 0-62 {}} {256 0 0 0-65 {}}} CYCLES {}}
set a(0-58) {AREA_SCORE {} NAME x:static_init:else:slc(x:static_init:if:asn(x).rlp)(1) TYPE READSLICE PAR 0-40 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-31 LOC {0 1.0 1 0.0 1 0.0 2 1.0} PREDS {{259 0 0 0-57 {}}} SUCCS {{258 0 0 0-61 {}} {130 0 0 0-62 {}}} CYCLES {}}
set a(0-59) {AREA_SCORE {} NAME x:static_init:else:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-40 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-32 LOC {0 1.0 1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{774 0 0 0-65 {}}} SUCCS {{259 0 0 0-60 {}} {130 0 0 0-62 {}} {256 0 0 0-65 {}}} CYCLES {}}
set a(0-60) {AREA_SCORE {} NAME x:static_init:else:slc(x:static_init:if:asn(x).rlp)(0) TYPE READSLICE PAR 0-40 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-33 LOC {0 1.0 1 0.0 1 0.0 2 1.0} PREDS {{259 0 0 0-59 {}}} SUCCS {{259 0 0 0-61 {}} {130 0 0 0-62 {}}} CYCLES {}}
set a(0-61) {AREA_SCORE {} NAME x:static_init:else:x:static_init:else:nor TYPE NOR PAR 0-40 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-34 LOC {1 0.0 1 0.0 1 0.0 2 1.0} PREDS {{259 0 0 0-60 {}} {258 0 0 0-58 {}} {258 0 0 0-56 {}} {258 0 0 0-54 {}} {258 0 0 0-52 {}} {258 0 0 0-50 {}} {258 0 0 0-48 {}}} SUCCS {{259 0 0 0-62 {}}} CYCLES {}}
set a(0-62) {AREA_SCORE {} NAME x:static_init:else:break(x:vinit) TYPE TERMINATE PAR 0-40 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-35 LOC {2 0.012499999999999999 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-61 {}} {130 0 0 0-60 {}} {130 0 0 0-59 {}} {130 0 0 0-58 {}} {130 0 0 0-57 {}} {130 0 0 0-56 {}} {130 0 0 0-55 {}} {130 0 0 0-54 {}} {130 0 0 0-53 {}} {130 0 0 0-52 {}} {130 0 0 0-51 {}} {130 0 0 0-50 {}} {130 0 0 0-49 {}} {130 0 0 0-48 {}} {130 0 0 0-47 {}} {130 0 0 0-46 {}} {130 0 0 0-45 {}}} SUCCS {{128 0 0 0-65 {}}} CYCLES {}}
set a(0-63) {AREA_SCORE {} NAME x:static_init:else:asn#8 TYPE ASSIGN DELAY {0.00 ns} PAR 0-40 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-36 LOC {0 1.0 1 0.87625 1 0.87625 1 0.87625 2 0.87625} PREDS {{774 0 0 0-65 {}}} SUCCS {{259 0 0 0-64 {}} {256 0 0 0-65 {}}} CYCLES {}}
set a(0-64) {AREA_SCORE 7.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(7,0,1,1,7) QUANTITY 1 NAME x:static_init:else:acc TYPE ACCU DELAY {0.99 ns} PAR 0-40 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-37 LOC {1 0.0 1 0.87625 1 0.87625 1 0.999999875 2 0.999999875} PREDS {{259 0 0 0-63 {}}} SUCCS {{259 0 0 0-65 {}}} CYCLES {}}
set a(0-65) {AREA_SCORE {} NAME x:static_init:else:asn#9 TYPE ASSIGN DELAY {0.00 ns} PAR 0-40 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-38 LOC {2 0.0 2 0.0 2 0.0 2 0.0 2 1.0} PREDS {{772 0 0 0-65 {}} {259 0 0 0-64 {}} {256 0 0 0-63 {}} {128 0 0 0-62 {}} {256 0 0 0-59 {}} {256 0 0 0-57 {}} {256 0 0 0-55 {}} {256 0 0 0-53 {}} {256 0 0 0-51 {}} {256 0 0 0-49 {}} {256 0 0 0-47 {}} {256 0 0 0-45 {}}} SUCCS {{774 0 0 0-45 {}} {774 0 0 0-47 {}} {774 0 0 0-49 {}} {774 0 0 0-51 {}} {774 0 0 0-53 {}} {774 0 0 0-55 {}} {774 0 0 0-57 {}} {774 0 0 0-59 {}} {774 0 0 0-63 {}} {772 0 0 0-65 {}}} CYCLES {}}
set a(0-40) {CHI {0-45 0-46 0-47 0-48 0-49 0-50 0-51 0-52 0-53 0-54 0-55 0-56 0-57 0-58 0-59 0-60 0-61 0-62 0-63 0-64 0-65} ITERATIONS 127 RESET_LATENCY 0 CSTEPS 2 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD 254 %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 254 TOTAL_CYCLES_IN 254 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 254 NAME x:vinit TYPE LOOP DELAY {2550.00 ns} PAR 0-39 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-39 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{259 0 0 0-44 {}}} SUCCS {{772 0 0 0-44 {}} {258 0 0 0-41 {}}} CYCLES {}}
set a(0-66) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_in(1,3) QUANTITY 1 NAME i_sample:io_read(i_sample:rsc.@) TYPE {I/O_READ VAR} DELAY {0.00 ns} PAR 0-41 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-40 LOC {1 0.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-146 {}}} SUCCS {{130 0 0 0-42 {}} {258 0 1.189 0-80 {}} {256 0 0 0-146 {}}} CYCLES {}}
set a(0-67) {AREA_SCORE {} NAME SHIFT_LOOP:n:asn(SHIFT_LOOP:n(6:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-41 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-41 LOC {0 1.0 1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{772 0 0 0-42 {}}} SUCCS {{259 0 0 0-42 {}}} CYCLES {}}
set a(0-68) {AREA_SCORE {} NAME SHIFT_LOOP:asn#3 TYPE ASSIGN DELAY {0.00 ns} PAR 0-42 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-42 LOC {0 1.0 1 0.72 1 0.72 1 0.72 1 0.72} PREDS {{774 0 0 0-79 {}}} SUCCS {{259 0 0 0-69 {}} {130 0 0 0-78 {}} {256 0 0 0-79 {}}} CYCLES {}}
set a(0-69) {AREA_SCORE 7.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(7,0,1,1,7) QUANTITY 1 NAME SHIFT_LOOP:acc#2 TYPE ACCU DELAY {0.99 ns} PAR 0-42 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-43 LOC {1 0.0 1 0.72 1 0.72 1 0.843749875 1 0.843749875} PREDS {{259 0 0 0-68 {}}} SUCCS {{259 0 0.750 0-70 {}} {258 0 0 0-73 {}} {130 0 0 0-78 {}} {258 0 0 0-79 {}}} CYCLES {}}
set a(0-70) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(4,7,3,127,127,3,1) QUANTITY 1 NAME SHIFT_LOOP:read_mem(x:rsc.@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-42 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-44 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 0.750 0-69 {}}} SUCCS {{258 0 1.189 0-72 {}} {130 0 0 0-78 {}}} CYCLES {}}
set a(0-71) {AREA_SCORE {} NAME SHIFT_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-42 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-45 LOC {0 1.0 2 0.7889098 2 0.7889098 2 0.7889098 2 0.7889098} PREDS {{774 0 0 0-79 {}}} SUCCS {{259 0 1.189 0-72 {}} {130 0 0 0-78 {}} {256 0 0 0-79 {}}} CYCLES {}}
set a(0-72) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(4,7,3,127,127,3,1) QUANTITY 1 NAME SHIFT_LOOP:write_mem(x:rsc.@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-42 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-46 LOC {2 1.0 2 0.95 2 1.0 3 0.01249987500000005 3 0.01249987500000005} PREDS {{774 0 0 0-72 {}} {259 0 1.189 0-71 {}} {258 0 1.189 0-70 {}}} SUCCS {{774 0 0 0-72 {}} {130 0 0 0-78 {}}} CYCLES {}}
set a(0-73) {AREA_SCORE {} NAME SHIFT_LOOP:n:not TYPE NOT PAR 0-42 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-47 LOC {1 0.12375 1 0.874375 1 0.874375 3 0.874375} PREDS {{258 0 0 0-69 {}}} SUCCS {{259 0 0 0-74 {}} {130 0 0 0-78 {}}} CYCLES {}}
set a(0-74) {AREA_SCORE {} NAME SHIFT_LOOP:conc#1 TYPE CONCATENATE PAR 0-42 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-48 LOC {1 0.12375 1 0.874375 1 0.874375 3 0.874375} PREDS {{259 0 0 0-73 {}}} SUCCS {{259 0 0 0-75 {}} {130 0 0 0-78 {}}} CYCLES {}}
set a(0-75) {AREA_SCORE 8.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(8,0,2,1,8) QUANTITY 1 NAME SHIFT_LOOP:acc TYPE ACCU DELAY {1.01 ns} PAR 0-42 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-49 LOC {1 0.12375 1 0.874375 1 0.874375 1 0.9999998750000001 3 0.9999998750000001} PREDS {{259 0 0 0-74 {}}} SUCCS {{259 0 0 0-76 {}} {130 0 0 0-78 {}}} CYCLES {}}
set a(0-76) {AREA_SCORE {} NAME SHIFT_LOOP:slc(SHIFT_LOOP:acc)(7) TYPE READSLICE PAR 0-42 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-50 LOC {1 0.24937499999999999 1 1.0 1 1.0 3 1.0} PREDS {{259 0 0 0-75 {}}} SUCCS {{259 0 0 0-77 {}} {130 0 0 0-78 {}}} CYCLES {}}
set a(0-77) {AREA_SCORE {} NAME SHIFT_LOOP:not TYPE NOT PAR 0-42 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-51 LOC {1 0.24937499999999999 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-76 {}}} SUCCS {{259 0 0 0-78 {}}} CYCLES {}}
set a(0-78) {AREA_SCORE {} NAME SHIFT_LOOP:break(SHIFT_LOOP) TYPE TERMINATE PAR 0-42 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-52 LOC {3 0.012499999999999999 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-77 {}} {130 0 0 0-76 {}} {130 0 0 0-75 {}} {130 0 0 0-74 {}} {130 0 0 0-73 {}} {130 0 0 0-72 {}} {130 0 0 0-71 {}} {130 0 0 0-70 {}} {130 0 0 0-69 {}} {130 0 0 0-68 {}}} SUCCS {{129 0 0 0-79 {}}} CYCLES {}}
set a(0-79) {AREA_SCORE {} NAME asn(SHIFT_LOOP:n(6:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-42 LOC {3 0.0 3 0.0 3 0.0 3 0.0 3 1.0} PREDS {{772 0 0 0-79 {}} {129 0 0 0-78 {}} {256 0 0 0-71 {}} {258 0 0 0-69 {}} {256 0 0 0-68 {}}} SUCCS {{774 0 0 0-68 {}} {774 0 0 0-71 {}} {772 0 0 0-79 {}}} CYCLES {}}
set a(0-42) {CHI {0-68 0-69 0-70 0-71 0-72 0-73 0-74 0-75 0-76 0-77 0-78 0-79} ITERATIONS 126 RESET_LATENCY 0 CSTEPS 3 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD 378 %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 378 TOTAL_CYCLES_IN 378 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 378 NAME SHIFT_LOOP TYPE LOOP DELAY {3790.00 ns} PAR 0-41 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-53 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-42 {}} {259 0 0 0-67 {}} {130 0 0 0-66 {}} {774 0 0 0-80 {}}} SUCCS {{772 0 0 0-67 {}} {774 0 0 0-42 {}} {131 0 0 0-80 {}} {130 0 0 0-81 {}} {130 0 0 0-82 {}} {258 0 0 0-43 {}}} CYCLES {}}
set a(0-80) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(4,7,3,127,127,3,1) QUANTITY 1 NAME write_mem(x:rsc.@) TYPE MEMORYWRITE DELAY {0.10 ns} INPUT_DELAY {0.50 ns} PAR 0-41 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-54 LOC {2 1.0 2 0.95 2 1.0 3 0.01249987500000005 3 0.01249987500000005} PREDS {{774 0 0 0-80 {}} {131 0 0 0-42 {}} {258 0 1.189 0-66 {}} {772 0 0 0-43 {}}} SUCCS {{774 0 0 0-42 {}} {774 0 0 0-80 {}} {258 0 0 0-43 {}}} CYCLES {}}
set a(0-81) {AREA_SCORE {} NAME sum:asn(sum)#1 TYPE ASSIGN DELAY {0.00 ns} PAR 0-41 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-55 LOC {1 1.0 3 1.0 3 1.0 3 1.0 3 1.0} PREDS {{130 0 0 0-42 {}} {772 0 0 0-43 {}}} SUCCS {{258 0 0 0-43 {}}} CYCLES {}}
set a(0-82) {AREA_SCORE {} NAME MAC_LOOP:n:asn(MAC_LOOP:n(6:0)) TYPE ASSIGN DELAY {0.00 ns} PAR 0-41 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-56 LOC {1 1.0 3 1.0 3 1.0 3 1.0 3 1.0} PREDS {{130 0 0 0-42 {}} {772 0 0 0-43 {}}} SUCCS {{259 0 0 0-43 {}}} CYCLES {}}
set a(0-83) {AREA_SCORE {} NAME MAC_LOOP:asn TYPE ASSIGN DELAY {0.00 ns} PAR 0-43 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-57 LOC {0 1.0 2 0.85187505 2 0.85187505 2 0.85187505 2 0.85187505} PREDS {{774 0 0 0-97 {}}} SUCCS {{258 0 0 0-89 {}} {130 0 0 0-96 {}} {256 0 0 0-97 {}}} CYCLES {}}
set a(0-84) {AREA_SCORE {} NAME MAC_LOOP:asn#5 TYPE ASSIGN DELAY {0.00 ns} PAR 0-43 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-58 LOC {0 1.0 1 0.84375 1 0.84375 1 0.84375 1 0.84375} PREDS {{774 0 0 0-98 {}}} SUCCS {{259 0 0.750 0-85 {}} {130 0 0 0-96 {}} {256 0 0 0-98 {}}} CYCLES {}}
set a(0-85) {AREA_SCORE 0.00 LIBRARY Xilinx_RAMS MODULE BLOCK_1R1W_RBW_rwport_en(4,7,3,127,127,3,1) QUANTITY 1 NAME MAC_LOOP:read_mem(x:rsc.@) TYPE MEMORYREAD DELAY {2.40 ns} INPUT_DELAY {0.50 ns} PAR 0-43 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-59 LOC {1 1.0 1 0.95 1 1.0 2 0.2999998749999999 2 0.2999998749999999} PREDS {{259 0 0.750 0-84 {}}} SUCCS {{258 0 0 0-88 {}} {130 0 0 0-96 {}}} CYCLES {}}
set a(0-86) {AREA_SCORE {} NAME MAC_LOOP:asn#6 TYPE ASSIGN DELAY {0.00 ns} PAR 0-43 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-60 LOC {0 1.0 0 1.0 0 1.0 0 1.0 1 1.0} PREDS {{774 0 0 0-98 {}}} SUCCS {{259 0 0 0-87 {}} {130 0 0 0-96 {}} {256 0 0 0-98 {}}} CYCLES {}}
set a(0-87) {AREA_SCORE 480.00 LIBRARY amba MODULE ccs_axi4_slave_mem(2,0,127,10,16,7,0,0,12,16,1,1,1,0,0) QUANTITY 1 NAME MAC_LOOP:read_mem(b:rsc.@) TYPE MEMORYREAD DELAY {0.87 ns} PAR 0-43 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-61 LOC {0 1.0 0 1.0 0 1.0 1 0.108749875 2 0.108749875} PREDS {{259 0 0 0-86 {}}} SUCCS {{259 0 0 0-88 {}} {130 0 0 0-96 {}}} CYCLES {}}
set a(0-88) {AREA_SCORE 608.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_mul(3,1,10,1,13) QUANTITY 1 NAME MAC_LOOP:mul TYPE MUL DELAY {3.68 ns} PAR 0-43 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-62 LOC {2 0.3 2 0.3912623 2 0.3912623 2 0.8518749525 2 0.8518749525} PREDS {{259 0 0 0-87 {}} {258 0 0 0-85 {}}} SUCCS {{259 0 0 0-89 {}} {130 0 0 0-96 {}}} CYCLES {}}
set a(0-89) {AREA_SCORE 20.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(20,0,13,1,20) QUANTITY 1 NAME MAC_LOOP:acc#1 TYPE ACCU DELAY {1.18 ns} PAR 0-43 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-63 LOC {2 0.76061275 2 0.85187505 2 0.85187505 2 0.999999925 2 0.999999925} PREDS {{259 0 0 0-88 {}} {258 0 0 0-83 {}}} SUCCS {{130 0 0 0-96 {}} {258 0 0 0-97 {}}} CYCLES {}}
set a(0-90) {AREA_SCORE {} NAME MAC_LOOP:asn#7 TYPE ASSIGN DELAY {0.00 ns} PAR 0-43 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-64 LOC {0 1.0 1 0.750625 1 0.750625 1 0.750625 2 0.750625} PREDS {{774 0 0 0-98 {}}} SUCCS {{259 0 0 0-91 {}} {130 0 0 0-96 {}} {256 0 0 0-98 {}}} CYCLES {}}
set a(0-91) {AREA_SCORE 7.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(7,0,2,1,7) QUANTITY 1 NAME MAC_LOOP:acc#2 TYPE ACCU DELAY {0.99 ns} PAR 0-43 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-65 LOC {1 0.0 1 0.750625 1 0.750625 1 0.874374875 2 0.874374875} PREDS {{259 0 0 0-90 {}}} SUCCS {{259 0 0 0-92 {}} {130 0 0 0-96 {}} {258 0 0 0-98 {}}} CYCLES {}}
set a(0-92) {AREA_SCORE {} NAME MAC_LOOP:conc TYPE CONCATENATE PAR 0-43 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-66 LOC {1 0.12375 1 0.874375 1 0.874375 2 0.874375} PREDS {{259 0 0 0-91 {}}} SUCCS {{259 0 0 0-93 {}} {130 0 0 0-96 {}}} CYCLES {}}
set a(0-93) {AREA_SCORE 8.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(8,0,8,0,8) QUANTITY 1 NAME MAC_LOOP:acc TYPE ACCU DELAY {1.01 ns} PAR 0-43 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-67 LOC {1 0.12375 1 0.874375 1 0.874375 1 0.9999998750000001 2 0.9999998750000001} PREDS {{259 0 0 0-92 {}}} SUCCS {{259 0 0 0-94 {}} {130 0 0 0-96 {}}} CYCLES {}}
set a(0-94) {AREA_SCORE {} NAME MAC_LOOP:slc(MAC_LOOP:acc)(7) TYPE READSLICE PAR 0-43 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-68 LOC {1 0.24937499999999999 1 1.0 1 1.0 2 1.0} PREDS {{259 0 0 0-93 {}}} SUCCS {{259 0 0 0-95 {}} {130 0 0 0-96 {}}} CYCLES {}}
set a(0-95) {AREA_SCORE {} NAME MAC_LOOP:not TYPE NOT PAR 0-43 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-69 LOC {1 0.24937499999999999 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-94 {}}} SUCCS {{259 0 0 0-96 {}}} CYCLES {}}
set a(0-96) {AREA_SCORE {} NAME MAC_LOOP:break(MAC_LOOP) TYPE TERMINATE PAR 0-43 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-70 LOC {2 0.9087377 2 1.0 2 1.0 2 1.0} PREDS {{259 0 0 0-95 {}} {130 0 0 0-94 {}} {130 0 0 0-93 {}} {130 0 0 0-92 {}} {130 0 0 0-91 {}} {130 0 0 0-90 {}} {130 0 0 0-89 {}} {130 0 0 0-88 {}} {130 0 0 0-87 {}} {130 0 0 0-86 {}} {130 0 0 0-85 {}} {130 0 0 0-84 {}} {130 0 0 0-83 {}}} SUCCS {{129 0 0 0-97 {}} {128 0 0 0-98 {}}} CYCLES {}}
set a(0-97) {AREA_SCORE {} NAME asn(sum.sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-43 LOC {2 0.9087377 2 1.0 2 1.0 2 1.0 2 1.0} PREDS {{772 0 0 0-97 {}} {129 0 0 0-96 {}} {258 0 0 0-89 {}} {256 0 0 0-83 {}}} SUCCS {{774 0 0 0-83 {}} {772 0 0 0-97 {}}} CYCLES {}}
set a(0-98) {AREA_SCORE {} NAME asn(MAC_LOOP:n(6:0).sva) TYPE ASSIGN DELAY {0.00 ns} PAR 0-43 LOC {2 0.0 2 0.0 2 0.0 2 0.0 2 1.0} PREDS {{772 0 0 0-98 {}} {128 0 0 0-96 {}} {258 0 0 0-91 {}} {256 0 0 0-90 {}} {256 0 0 0-86 {}} {256 0 0 0-84 {}}} SUCCS {{774 0 0 0-84 {}} {774 0 0 0-86 {}} {774 0 0 0-90 {}} {772 0 0 0-98 {}}} CYCLES {}}
set a(0-43) {CHI {0-83 0-84 0-85 0-86 0-87 0-88 0-89 0-90 0-91 0-92 0-93 0-94 0-95 0-96 0-97 0-98} ITERATIONS 127 RESET_LATENCY 0 CSTEPS 2 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD 254 %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 254 TOTAL_CYCLES_IN 254 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 254 NAME MAC_LOOP TYPE LOOP DELAY {2550.00 ns} PAR 0-41 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-71 LOC {3 1.0 3 1.0 3 1.0 3 1.0} PREDS {{259 0 0 0-82 {}} {258 0 0 0-81 {}} {258 0 0 0-80 {}} {258 0 0 0-42 {}}} SUCCS {{772 0 0 0-80 {}} {772 0 0 0-81 {}} {772 0 0 0-82 {}} {259 0 0 0-99 {}} {258 0 0 0-100 {}} {130 0 0 0-101 {}} {130 0 0 0-102 {}} {130 0 0 0-103 {}} {130 0 0 0-104 {}} {130 0 0 0-105 {}} {130 0 0 0-106 {}} {130 0 0 0-107 {}} {130 0 0 0-108 {}} {130 0 0 0-109 {}} {130 0 0 0-110 {}} {130 0 0 0-111 {}} {130 0 0 0-112 {}} {130 0 0 0-113 {}} {130 0 0 0-114 {}} {130 0 0 0-115 {}} {130 0 0 0-116 {}} {130 0 0 0-117 {}} {130 0 0 0-118 {}} {130 0 0 0-119 {}} {130 0 0 0-120 {}} {130 0 0 0-121 {}} {130 0 0 0-122 {}} {130 0 0 0-123 {}} {130 0 0 0-124 {}} {130 0 0 0-125 {}} {130 0 0 0-126 {}} {130 0 0 0-127 {}} {130 0 0 0-128 {}} {130 0 0 0-129 {}} {130 0 0 0-130 {}} {130 0 0 0-131 {}} {130 0 0 0-132 {}} {130 0 0 0-133 {}} {130 0 0 0-134 {}} {130 0 0 0-135 {}} {130 0 0 0-136 {}} {130 0 0 0-137 {}} {130 0 0 0-138 {}} {130 0 0 0-139 {}} {130 0 0 0-140 {}} {130 0 0 0-141 {}} {130 0 0 0-142 {}} {130 0 0 0-143 {}} {130 0 0 0-144 {}} {130 0 0 0-145 {}} {130 0 0 0-146 {}} {130 0 0 0-147 {}}} CYCLES {}}
set a(0-99) {AREA_SCORE {} NAME slc(sum)(19-6) TYPE READSLICE PAR 0-41 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-72 LOC {3 1.0 3 1.0 3 1.0 4 0.725625} PREDS {{259 0 0 0-43 {}}} SUCCS {{258 0 0 0-101 {}}} CYCLES {}}
set a(0-100) {AREA_SCORE {} NAME slc(sum)(5) TYPE READSLICE PAR 0-41 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-73 LOC {3 1.0 3 1.0 3 1.0 4 0.725625} PREDS {{258 0 0 0-43 {}}} SUCCS {{259 0 0 0-101 {}}} CYCLES {}}
set a(0-101) {AREA_SCORE 14.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_add(14,1,1,0,15) QUANTITY 1 NAME acc TYPE ACCU DELAY {1.09 ns} PAR 0-41 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-74 LOC {4 0.0 4 0.725625 4 0.725625 4 0.8624998749999999 4 0.8624998749999999} PREDS {{259 0 0 0-100 {}} {258 0 0 0-99 {}} {130 0 0 0-43 {}}} SUCCS {{259 0 0 0-102 {}} {258 0 0 0-103 {}} {258 0 0 0-104 {}} {258 0 0 0-105 {}} {258 0 0 0-106 {}} {258 0 0 0-107 {}} {258 0 0 0-108 {}} {258 0 0 0-111 {}} {258 0 0 0-112 {}} {258 0 0 0-113 {}} {258 0 0 0-114 {}} {258 0 0 0-115 {}} {258 0 0 0-116 {}} {258 0 0 0-117 {}} {258 0 0 0-118 {}} {258 0 0 0-119 {}} {258 0 0 0-120 {}} {258 0 0 0-121 {}} {258 0 0 0-122 {}} {258 0 0 0-123 {}} {258 0 0 0-124 {}} {258 0 0 0-125 {}} {258 0 0 0-129 {}} {258 0 0 0-130 {}} {258 0 0 0-135 {}}} CYCLES {}}
set a(0-102) {AREA_SCORE {} NAME slc(slc()(20-6).sats)(14) TYPE READSLICE PAR 0-41 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-75 LOC {4 0.136875 4 0.8624999999999999 4 0.8624999999999999 4 0.8624999999999999} PREDS {{259 0 0 0-101 {}} {130 0 0 0-43 {}}} SUCCS {{258 0 0 0-110 {}}} CYCLES {}}
set a(0-103) {AREA_SCORE {} NAME slc(slc()(20-6).sats)(8) TYPE READSLICE PAR 0-41 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-76 LOC {4 0.136875 4 0.8624999999999999 4 0.8624999999999999 4 0.8624999999999999} PREDS {{258 0 0 0-101 {}} {130 0 0 0-43 {}}} SUCCS {{258 0 0 0-109 {}}} CYCLES {}}
set a(0-104) {AREA_SCORE {} NAME slc(slc()(20-6).sats)(9) TYPE READSLICE PAR 0-41 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-77 LOC {4 0.136875 4 0.8624999999999999 4 0.8624999999999999 4 0.8624999999999999} PREDS {{258 0 0 0-101 {}} {130 0 0 0-43 {}}} SUCCS {{258 0 0 0-109 {}}} CYCLES {}}
set a(0-105) {AREA_SCORE {} NAME slc(slc()(20-6).sats)(10) TYPE READSLICE PAR 0-41 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-78 LOC {4 0.136875 4 0.8624999999999999 4 0.8624999999999999 4 0.8624999999999999} PREDS {{258 0 0 0-101 {}} {130 0 0 0-43 {}}} SUCCS {{258 0 0 0-109 {}}} CYCLES {}}
set a(0-106) {AREA_SCORE {} NAME slc(slc()(20-6).sats)(11) TYPE READSLICE PAR 0-41 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-79 LOC {4 0.136875 4 0.8624999999999999 4 0.8624999999999999 4 0.8624999999999999} PREDS {{258 0 0 0-101 {}} {130 0 0 0-43 {}}} SUCCS {{258 0 0 0-109 {}}} CYCLES {}}
set a(0-107) {AREA_SCORE {} NAME slc(slc()(20-6).sats)(12) TYPE READSLICE PAR 0-41 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-80 LOC {4 0.136875 4 0.8624999999999999 4 0.8624999999999999 4 0.8624999999999999} PREDS {{258 0 0 0-101 {}} {130 0 0 0-43 {}}} SUCCS {{258 0 0 0-109 {}}} CYCLES {}}
set a(0-108) {AREA_SCORE {} NAME slc(slc()(20-6).sats)(13) TYPE READSLICE PAR 0-41 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-81 LOC {4 0.136875 4 0.8624999999999999 4 0.8624999999999999 4 0.8624999999999999} PREDS {{258 0 0 0-101 {}} {130 0 0 0-43 {}}} SUCCS {{259 0 0 0-109 {}}} CYCLES {}}
set a(0-109) {AREA_SCORE {} NAME nor#1 TYPE NOR PAR 0-41 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-82 LOC {4 0.136875 4 0.8624999999999999 4 0.8624999999999999 4 0.8624999999999999} PREDS {{259 0 0 0-108 {}} {258 0 0 0-107 {}} {258 0 0 0-106 {}} {258 0 0 0-105 {}} {258 0 0 0-104 {}} {258 0 0 0-103 {}} {130 0 0 0-43 {}}} SUCCS {{259 0 0 0-110 {}}} CYCLES {}}
set a(0-110) {AREA_SCORE {} NAME nor TYPE NOR PAR 0-41 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-83 LOC {4 0.136875 4 0.8624999999999999 4 0.8624999999999999 4 0.8624999999999999} PREDS {{259 0 0 0-109 {}} {258 0 0 0-102 {}} {130 0 0 0-43 {}}} SUCCS {{258 0 0 0-131 {}} {258 0 0 0-136 {}}} CYCLES {}}
set a(0-111) {AREA_SCORE {} NAME slc(slc()(20-6).sats)(14)#1 TYPE READSLICE PAR 0-41 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-84 LOC {4 0.136875 4 0.8624999999999999 4 0.8624999999999999 4 0.9312499999999999} PREDS {{258 0 0 0-101 {}} {130 0 0 0-43 {}}} SUCCS {{258 0 0 0-128 {}}} CYCLES {}}
set a(0-112) {AREA_SCORE {} NAME slc(slc()(20-6).sats)(8)#1 TYPE READSLICE PAR 0-41 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-85 LOC {4 0.136875 4 0.8624999999999999 4 0.8624999999999999 4 0.9312499999999999} PREDS {{258 0 0 0-101 {}} {130 0 0 0-43 {}}} SUCCS {{258 0 0 0-127 {}}} CYCLES {}}
set a(0-113) {AREA_SCORE {} NAME slc(slc()(20-6).sats)(9)#1 TYPE READSLICE PAR 0-41 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-86 LOC {4 0.136875 4 0.8624999999999999 4 0.8624999999999999 4 0.9312499999999999} PREDS {{258 0 0 0-101 {}} {130 0 0 0-43 {}}} SUCCS {{258 0 0 0-127 {}}} CYCLES {}}
set a(0-114) {AREA_SCORE {} NAME slc(slc()(20-6).sats)(10)#1 TYPE READSLICE PAR 0-41 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-87 LOC {4 0.136875 4 0.8624999999999999 4 0.8624999999999999 4 0.9312499999999999} PREDS {{258 0 0 0-101 {}} {130 0 0 0-43 {}}} SUCCS {{258 0 0 0-127 {}}} CYCLES {}}
set a(0-115) {AREA_SCORE {} NAME slc(slc()(20-6).sats)(11)#1 TYPE READSLICE PAR 0-41 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-88 LOC {4 0.136875 4 0.8624999999999999 4 0.8624999999999999 4 0.9312499999999999} PREDS {{258 0 0 0-101 {}} {130 0 0 0-43 {}}} SUCCS {{258 0 0 0-127 {}}} CYCLES {}}
set a(0-116) {AREA_SCORE {} NAME slc(slc()(20-6).sats)(12)#1 TYPE READSLICE PAR 0-41 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-89 LOC {4 0.136875 4 0.8624999999999999 4 0.8624999999999999 4 0.9312499999999999} PREDS {{258 0 0 0-101 {}} {130 0 0 0-43 {}}} SUCCS {{258 0 0 0-127 {}}} CYCLES {}}
set a(0-117) {AREA_SCORE {} NAME slc(slc()(20-6).sats)(13)#1 TYPE READSLICE PAR 0-41 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-90 LOC {4 0.136875 4 0.8624999999999999 4 0.8624999999999999 4 0.9312499999999999} PREDS {{258 0 0 0-101 {}} {130 0 0 0-43 {}}} SUCCS {{258 0 0 0-127 {}}} CYCLES {}}
set a(0-118) {AREA_SCORE {} NAME slc(slc()(20-6).sats)(0) TYPE READSLICE PAR 0-41 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-91 LOC {4 0.136875 4 0.8624999999999999 4 0.8624999999999999 4 0.9312499999999999} PREDS {{258 0 0 0-101 {}} {130 0 0 0-43 {}}} SUCCS {{258 0 0 0-126 {}}} CYCLES {}}
set a(0-119) {AREA_SCORE {} NAME slc(slc()(20-6).sats)(1) TYPE READSLICE PAR 0-41 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-92 LOC {4 0.136875 4 0.8624999999999999 4 0.8624999999999999 4 0.9312499999999999} PREDS {{258 0 0 0-101 {}} {130 0 0 0-43 {}}} SUCCS {{258 0 0 0-126 {}}} CYCLES {}}
set a(0-120) {AREA_SCORE {} NAME slc(slc()(20-6).sats)(2) TYPE READSLICE PAR 0-41 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-93 LOC {4 0.136875 4 0.8624999999999999 4 0.8624999999999999 4 0.9312499999999999} PREDS {{258 0 0 0-101 {}} {130 0 0 0-43 {}}} SUCCS {{258 0 0 0-126 {}}} CYCLES {}}
set a(0-121) {AREA_SCORE {} NAME slc(slc()(20-6).sats)(3) TYPE READSLICE PAR 0-41 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-94 LOC {4 0.136875 4 0.8624999999999999 4 0.8624999999999999 4 0.9312499999999999} PREDS {{258 0 0 0-101 {}} {130 0 0 0-43 {}}} SUCCS {{258 0 0 0-126 {}}} CYCLES {}}
set a(0-122) {AREA_SCORE {} NAME slc(slc()(20-6).sats)(4) TYPE READSLICE PAR 0-41 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-95 LOC {4 0.136875 4 0.8624999999999999 4 0.8624999999999999 4 0.9312499999999999} PREDS {{258 0 0 0-101 {}} {130 0 0 0-43 {}}} SUCCS {{258 0 0 0-126 {}}} CYCLES {}}
set a(0-123) {AREA_SCORE {} NAME slc(slc()(20-6).sats)(5) TYPE READSLICE PAR 0-41 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-96 LOC {4 0.136875 4 0.8624999999999999 4 0.8624999999999999 4 0.9312499999999999} PREDS {{258 0 0 0-101 {}} {130 0 0 0-43 {}}} SUCCS {{258 0 0 0-126 {}}} CYCLES {}}
set a(0-124) {AREA_SCORE {} NAME slc(slc()(20-6).sats)(6) TYPE READSLICE PAR 0-41 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-97 LOC {4 0.136875 4 0.8624999999999999 4 0.8624999999999999 4 0.9312499999999999} PREDS {{258 0 0 0-101 {}} {130 0 0 0-43 {}}} SUCCS {{258 0 0 0-126 {}}} CYCLES {}}
set a(0-125) {AREA_SCORE {} NAME slc(slc()(20-6).sats)(7) TYPE READSLICE PAR 0-41 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-98 LOC {4 0.136875 4 0.8624999999999999 4 0.8624999999999999 4 0.9312499999999999} PREDS {{258 0 0 0-101 {}} {130 0 0 0-43 {}}} SUCCS {{259 0 0 0-126 {}}} CYCLES {}}
set a(0-126) {AREA_SCORE {} NAME or TYPE OR PAR 0-41 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-99 LOC {4 0.136875 4 0.8624999999999999 4 0.8624999999999999 4 0.9312499999999999} PREDS {{259 0 0 0-125 {}} {258 0 0 0-124 {}} {258 0 0 0-123 {}} {258 0 0 0-122 {}} {258 0 0 0-121 {}} {258 0 0 0-120 {}} {258 0 0 0-119 {}} {258 0 0 0-118 {}} {130 0 0 0-43 {}}} SUCCS {{259 0 0 0-127 {}}} CYCLES {}}
set a(0-127) {AREA_SCORE {} NAME nand TYPE NAND PAR 0-41 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-100 LOC {4 0.136875 4 0.8624999999999999 4 0.8624999999999999 4 0.9312499999999999} PREDS {{259 0 0 0-126 {}} {258 0 0 0-117 {}} {258 0 0 0-116 {}} {258 0 0 0-115 {}} {258 0 0 0-114 {}} {258 0 0 0-113 {}} {258 0 0 0-112 {}} {130 0 0 0-43 {}}} SUCCS {{259 0 0 0-128 {}}} CYCLES {}}
set a(0-128) {AREA_SCORE {} NAME and TYPE AND PAR 0-41 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-101 LOC {4 0.136875 4 0.8624999999999999 4 0.8624999999999999 4 0.9312499999999999} PREDS {{259 0 0 0-127 {}} {258 0 0 0-111 {}} {130 0 0 0-43 {}}} SUCCS {{258 0 0 0-133 {}} {258 0 0 0-136 {}}} CYCLES {}}
set a(0-129) {AREA_SCORE {} NAME slc(slc()(20-6).sats)(14)#2 TYPE READSLICE PAR 0-41 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-102 LOC {4 0.136875 4 0.8624999999999999 4 0.8624999999999999 4 1.0} PREDS {{258 0 0 0-101 {}} {130 0 0 0-43 {}}} SUCCS {{258 0 0 0-137 {}}} CYCLES {}}
set a(0-130) {AREA_SCORE {} NAME slc(slc()(20-6).sats)(7-1) TYPE READSLICE PAR 0-41 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-103 LOC {4 0.136875 4 0.8624999999999999 4 0.8624999999999999 4 0.8624999999999999} PREDS {{258 0 0 0-101 {}} {130 0 0 0-43 {}}} SUCCS {{258 0 0 0-132 {}}} CYCLES {}}
set a(0-131) {AREA_SCORE {} NAME exs TYPE SIGNEXTEND PAR 0-41 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-104 LOC {4 0.136875 4 0.8624999999999999 4 0.8624999999999999 4 0.8624999999999999} PREDS {{258 0 0 0-110 {}} {130 0 0 0-43 {}}} SUCCS {{259 0 0 0-132 {}}} CYCLES {}}
set a(0-132) {AREA_SCORE 7.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_nor(7,2) QUANTITY 2 NAME nor#5 TYPE NOR DELAY {0.55 ns} PAR 0-41 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-105 LOC {4 0.136875 4 0.8624999999999999 4 0.8624999999999999 4 0.9312498749999999 4 0.9312498749999999} PREDS {{259 0 0 0-131 {}} {258 0 0 0-130 {}} {130 0 0 0-43 {}}} SUCCS {{258 0 0 0-134 {}}} CYCLES {}}
set a(0-133) {AREA_SCORE {} NAME exs#1 TYPE SIGNEXTEND PAR 0-41 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-106 LOC {4 0.136875 4 0.9312499999999999 4 0.9312499999999999 4 0.9312499999999999} PREDS {{258 0 0 0-128 {}} {130 0 0 0-43 {}}} SUCCS {{259 0 0 0-134 {}}} CYCLES {}}
set a(0-134) {AREA_SCORE 7.00 LIBRARY mgc_Xilinx-VIRTEX-7-2_beh MODULE mgc_nor(7,2) QUANTITY 2 NAME nor#4 TYPE NOR DELAY {0.55 ns} PAR 0-41 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-107 LOC {4 0.205625 4 0.9312499999999999 4 0.9312499999999999 4 0.9999998749999999 4 0.9999998749999999} PREDS {{259 0 0 0-133 {}} {258 0 0 0-132 {}} {130 0 0 0-43 {}}} SUCCS {{258 0 0 0-137 {}}} CYCLES {}}
set a(0-135) {AREA_SCORE {} NAME slc(slc()(20-6).sats)(0)#1 TYPE READSLICE PAR 0-41 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-108 LOC {4 0.136875 4 0.8624999999999999 4 0.8624999999999999 4 1.0} PREDS {{258 0 0 0-101 {}} {130 0 0 0-43 {}}} SUCCS {{259 0 0 0-136 {}}} CYCLES {}}
set a(0-136) {AREA_SCORE {} NAME or#3 TYPE OR PAR 0-41 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-109 LOC {4 0.136875 4 0.8624999999999999 4 0.8624999999999999 4 1.0} PREDS {{259 0 0 0-135 {}} {258 0 0 0-128 {}} {258 0 0 0-110 {}} {130 0 0 0-43 {}}} SUCCS {{259 0 0 0-137 {}}} CYCLES {}}
set a(0-137) {AREA_SCORE {} NAME conc#1 TYPE CONCATENATE PAR 0-41 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-110 LOC {4 0.274375 4 1.0 4 1.0 4 1.0} PREDS {{259 0 0 0-136 {}} {258 0 0 0-134 {}} {258 0 0 0-129 {}} {130 0 0 0-43 {}}} SUCCS {{259 0 0 0-138 {}}} CYCLES {}}
set a(0-138) {AREA_SCORE 0.00 LIBRARY ccs_ioport MODULE ccs_out(3,9) QUANTITY 1 NAME io_write(y:rsc.@) TYPE {I/O_WRITE VAR} DELAY {0.00 ns} PAR 0-41 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-111 LOC {4 1.0 4 1.0 4 1.0 5 0.0 4 0.9999} PREDS {{772 0 0 0-138 {}} {259 0 0 0-137 {}} {130 0 0 0-43 {}} {774 0 0 0-140 {}}} SUCCS {{772 0 0 0-138 {}} {256 0 0 0-140 {}}} CYCLES {}}
set a(0-139) {AREA_SCORE {} NAME CHN TYPE {C-CORE PORT} PAR 0-41 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-112 LOC {4 0.0 4 1.0 4 1.0 4 1.0} PREDS {{130 0 0 0-43 {}} {128 0 0 0-140 {}}} SUCCS {{259 0 0 0-140 {}}} CYCLES {}}
set a(0-140) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 3 NAME y:io_sync(y:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-41 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-113 LOC {4 1.0 4 1.0 4 1.0 5 0.0 4 0.9999} PREDS {{259 0 0 0-139 {}} {256 0 0 0-138 {}} {130 0 0 0-43 {}}} SUCCS {{774 0 0 0-138 {}} {128 0 0 0-139 {}} {259 0 0 0-141 {}}} CYCLES {}}
set a(0-141) {AREA_SCORE {} NAME DataInp TYPE {C-CORE PORT} PAR 0-41 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-114 LOC {5 0.09375 5 1.0 5 1.0 5 1.0} PREDS {{259 0 0 0-140 {}} {130 0 0 0-43 {}}} SUCCS {} CYCLES {}}
set a(0-142) {AREA_SCORE {} NAME CHN#1 TYPE {C-CORE PORT} PAR 0-41 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-115 LOC {3 1.0 3 1.0 3 1.0 4 1.0} PREDS {{130 0 0 0-43 {}} {128 0 0 0-143 {}}} SUCCS {{259 0 0 0-143 {}}} CYCLES {}}
set a(0-143) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 3 NAME b:io_sync(b:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-41 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-116 LOC {3 1.0 3 1.0 3 1.0 4 0.0 4 0.9999} PREDS {{772 0 0 0-143 {}} {259 0 0 0-142 {}} {130 0 0 0-43 {}}} SUCCS {{128 0 0 0-142 {}} {772 0 0 0-143 {}} {259 0 0 0-144 {}}} CYCLES {}}
set a(0-144) {AREA_SCORE {} NAME DataInp#1 TYPE {C-CORE PORT} PAR 0-41 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-117 LOC {4 0.09375 4 1.0 4 1.0 5 1.0} PREDS {{259 0 0 0-143 {}} {130 0 0 0-43 {}}} SUCCS {} CYCLES {}}
set a(0-145) {AREA_SCORE {} NAME CHN#2 TYPE {C-CORE PORT} PAR 0-41 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-118 LOC {3 1.0 3 1.0 3 1.0 4 1.0} PREDS {{130 0 0 0-43 {}} {128 0 0 0-146 {}}} SUCCS {{259 0 0 0-146 {}}} CYCLES {}}
set a(0-146) {AREA_SCORE 0.00 LIBRARY mgc_ioport MODULE mgc_io_sync(0) QUANTITY 3 NAME i_sample:io_sync(i_sample:rsc.triosy) TYPE {I/O_READ CHAN} DELAY {0.00 ns} PAR 0-41 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-119 LOC {3 1.0 3 1.0 3 1.0 4 0.0 4 0.9999} PREDS {{772 0 0 0-146 {}} {259 0 0 0-145 {}} {130 0 0 0-43 {}} {256 0 0 0-66 {}}} SUCCS {{774 0 0 0-66 {}} {128 0 0 0-145 {}} {772 0 0 0-146 {}} {259 0 0 0-147 {}}} CYCLES {}}
set a(0-147) {AREA_SCORE {} NAME DataInp#2 TYPE {C-CORE PORT} PAR 0-41 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-120 LOC {4 0.09375 4 1.0 4 1.0 5 1.0} PREDS {{259 0 0 0-146 {}} {130 0 0 0-43 {}}} SUCCS {} CYCLES {}}
set a(0-41) {CHI {0-66 0-67 0-42 0-80 0-81 0-82 0-43 0-99 0-100 0-101 0-102 0-103 0-104 0-105 0-106 0-107 0-108 0-109 0-110 0-111 0-112 0-113 0-114 0-115 0-116 0-117 0-118 0-119 0-120 0-121 0-122 0-123 0-124 0-125 0-126 0-127 0-128 0-129 0-130 0-131 0-132 0-133 0-134 0-135 0-136 0-137 0-138 0-139 0-140 0-141 0-142 0-143 0-144 0-145 0-146 0-147} ITERATIONS Infinite LATENCY 635 RESET_LATENCY 0 CSTEPS 5 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD 637 %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 5 TOTAL_CYCLES_IN 5 TOTAL_CYCLES_UNDER 632 TOTAL_CYCLES 637 NAME main TYPE LOOP DELAY {6380.00 ns} PAR 0-39 XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-121 LOC {1 1.0 1 1.0 1 1.0 1 1.0} PREDS {{774 0 0 0-41 {}} {258 0 0 0-40 {}}} SUCCS {{774 0 0 0-41 {}}} CYCLES {}}
set a(0-39) {CHI {0-44 0-40 0-41} ITERATIONS Infinite LATENCY 635 RESET_LATENCY 255 CSTEPS 1 UNROLL 0 PERIOD {10.00 ns} FULL_PERIOD {10.00 ns} THROUGHPUT_PERIOD 637 %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 1 TOTAL_CYCLES_IN 1 TOTAL_CYCLES_UNDER 891 TOTAL_CYCLES 892 NAME core:rlp TYPE LOOP DELAY {6380.00 ns} PAR {} XREFS f6d3e877-4141-4d6d-b3b6-85e5360581c4-122 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-39-TOTALCYCLES) {892}
set a(0-39-QMOD) {BLOCK_1R1W_RBW_rwport_en(4,7,3,127,127,3,1) {0-46 0-70 0-72 0-80 0-85} mgc_add(7,0,1,1,7) {0-64 0-69} ccs_in(1,3) 0-66 mgc_add(8,0,2,1,8) 0-75 ccs_axi4_slave_mem(2,0,127,10,16,7,0,0,12,16,1,1,1,0,0) 0-87 mgc_mul(3,1,10,1,13) 0-88 mgc_add(20,0,13,1,20) 0-89 mgc_add(7,0,2,1,7) 0-91 mgc_add(8,0,8,0,8) 0-93 mgc_add(14,1,1,0,15) 0-101 mgc_nor(7,2) {0-132 0-134} ccs_out(3,9) 0-138 mgc_io_sync(0) {0-140 0-143 0-146}}
set a(0-39-PROC_NAME) {core}
set a(0-39-HIER_NAME) {/fir_filter/core}
set a(TOP_INDEX) {0}
set a(TOP) {0-39}

