################################################################################
#                    DO NOT MANUALLY EDIT THIS FILE!                           #
################################################################################
# This file contains the automatically generated build configuration (2023/01/20 18:00:49)
# requested at line 3 in F:\FPGA_prj\Fast_ref\FPGA-FAST\.dvt\default.build


################ Verilog Auto-config Directives ################
+dvt_init

//+dvt_skip_compile+$DVT_PROJECT_LOC\ï¿½ï¿½çè¤ï¿½ï¿½çï¿½.md

+dvt_skip_compile+$DVT_PROJECT_LOC\contig_processor.vhd

+dvt_skip_compile+$DVT_PROJECT_LOC\corner_score.vhd

+dvt_skip_compile+$DVT_PROJECT_LOC\dvt_build.log

+dvt_skip_compile+$DVT_PROJECT_LOC\fast_main_top.vhd

+dvt_skip_compile+$DVT_PROJECT_LOC\FAST_with_NMS.vhd

+dvt_skip_compile+$DVT_PROJECT_LOC\input_fifo.vhd

+dvt_skip_compile+$DVT_PROJECT_LOC\main_part.vhd

+dvt_skip_compile+$DVT_PROJECT_LOC\NMS_FIFO.vhd

+dvt_skip_compile+$DVT_PROJECT_LOC\NMS_top.vhd

+dvt_skip_compile+$DVT_PROJECT_LOC\NMS.vhd

+dvt_skip_compile+$DVT_PROJECT_LOC\README.md

+dvt_skip_compile+$DVT_PROJECT_LOC\x_shifter.vhd

+dvt_skip_compile+$DVT_PROJECT_LOC\y_shifter.vhd

+dvt_skip_compile+$DVT_PROJECT_LOC\yx_shifter.vhd

tb/tb_top.sv
verilog/FAST_with_NMS.v
verilog/NMS.v
verilog/contig_processor.v
verilog/delay_shifter.v
verilog/fast_fifo.v
verilog/fast_main_top.v
verilog/fast_score.v
verilog/nms_fifo.v
verilog/nms_top.v
verilog/thresholder.v
tb/patch_transfer.sv

################ No files found. ################
