 
****************************************
Report : clocks
Design : SYS_TOP_DFT
Version: K-2015.06
Date   : Wed Oct 23 22:54:48 2024
****************************************

Attributes:
    d - dont_touch_network
    f - fix_hold
    p - propagated_clock
    G - generated_clock
    g - lib_generated_clock

Clock          Period   Waveform            Attrs     Sources
--------------------------------------------------------------------------------
ALU_CLK         10.00   {0 5}               G         {CLK_GATE_BLOCK/GATED_CLK}
REF_CLK         10.00   {0 5}                         {REF_CLK}
RX_CLK         271.26   {0 135.63}          G         {ClkDiv_RX_BLOCK/O_div_clk}
TX_CLK        8680.32   {0 4340.16}         G         {ClkDiv_TX_BLOCK/O_div_clk}
UART_CLK       271.26   {0 135.63}                    {UART_CLK}
scan_clk      10000.00  {0 5000}                      {scan_clk}
--------------------------------------------------------------------------------

Generated     Master         Generated      Master         Waveform
Clock         Source         Source         Clock          Modification
--------------------------------------------------------------------------------
ALU_CLK       REF_CLK        {CLK_GATE_BLOCK/GATED_CLK}
                                            REF_CLK        divide_by(1)
RX_CLK        UART_CLK       {ClkDiv_RX_BLOCK/O_div_clk}
                                            UART_CLK       divide_by(1)
TX_CLK        UART_CLK       {ClkDiv_TX_BLOCK/O_div_clk}
                                            UART_CLK       divide_by(32)
--------------------------------------------------------------------------------
1
