
*** Running vivado
    with args -log keyed_permutation.vds -m64 -mode batch -messageDb vivado.pb -source keyed_permutation.tcl


****** Vivado v2014.2 (64-bit)
  **** SW Build 932637 on Wed Jun 11 13:08:52 MDT 2014
  **** IP Build 924643 on Fri May 30 09:20:16 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source keyed_permutation.tcl
# set_param gui.test TreeTableDev
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7k70tfbg676-1
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - /opt/Xilinx/Vivado/2014.2/data/boards/board_parts/kintex7/kc705/1.0/board_part.xml, The board part 'xc7k325tffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - /opt/Xilinx/Vivado/2014.2/data/boards/board_parts/kintex7/kc705/0.9/board_part.xml, The board part 'xc7k325tffg900-2' is either not supported or invalid.
# set_property target_language Verilog [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property default_lib xil_defaultlib [current_project]
# read_verilog -library xil_defaultlib /media/sf_dev/opendev/songpa/songpa.srcs/sources_1/new/keyed_permutation.v
WARNING: [filemgmt 20-1763] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/media/sf_dev/opendev/songpa/songpa.srcs/sources_1/new/keyed_permutation.v]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir /media/sf_dev/opendev/songpa/songpa.cache/wt [current_project]
# set_property parent.project_dir /media/sf_dev/opendev/songpa [current_project]
# catch { write_hwdef -file keyed_permutation.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top keyed_permutation -part xc7k70tfbg676-1
Command: synth_design -top keyed_permutation -part xc7k70tfbg676-1

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 783.465 ; gain = 153.125
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'keyed_permutation' [/media/sf_dev/opendev/songpa/songpa.srcs/sources_1/new/keyed_permutation.v:2]
	Parameter UNIT_WIDTH bound to: 1 - type: integer 
	Parameter NUNITS bound to: 16 - type: integer 
	Parameter INDEX_WIDTH bound to: 4 - type: integer 
	Parameter KEY_WIDTH bound to: 49 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'keyed_permutation' (1#1) [/media/sf_dev/opendev/songpa/songpa.srcs/sources_1/new/keyed_permutation.v:2]
WARNING: [Synth 8-3331] design keyed_permutation has unconnected port i_key[63]
WARNING: [Synth 8-3331] design keyed_permutation has unconnected port i_key[62]
WARNING: [Synth 8-3331] design keyed_permutation has unconnected port i_key[61]
WARNING: [Synth 8-3331] design keyed_permutation has unconnected port i_key[60]
WARNING: [Synth 8-3331] design keyed_permutation has unconnected port i_key[59]
WARNING: [Synth 8-3331] design keyed_permutation has unconnected port i_key[58]
WARNING: [Synth 8-3331] design keyed_permutation has unconnected port i_key[57]
WARNING: [Synth 8-3331] design keyed_permutation has unconnected port i_key[56]
WARNING: [Synth 8-3331] design keyed_permutation has unconnected port i_key[55]
WARNING: [Synth 8-3331] design keyed_permutation has unconnected port i_key[54]
WARNING: [Synth 8-3331] design keyed_permutation has unconnected port i_key[53]
WARNING: [Synth 8-3331] design keyed_permutation has unconnected port i_key[52]
WARNING: [Synth 8-3331] design keyed_permutation has unconnected port i_key[51]
WARNING: [Synth 8-3331] design keyed_permutation has unconnected port i_key[50]
WARNING: [Synth 8-3331] design keyed_permutation has unconnected port i_key[49]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 856.348 ; gain = 226.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 864.348 ; gain = 234.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 864.348 ; gain = 234.008
---------------------------------------------------------------------------------
Loading clock regions from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/kintex7/kintex7/xc7k70t/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/kintex7/kintex7/xc7k70t/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/kintex7/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/kintex7/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/kintex7/kintex7/xc7k70t/fbg676/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.2/data/./parts/xilinx/kintex7/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/Vivado/2014.2/data/parts/xilinx/kintex7/ConfigModes.xml

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 180   
	   2 Input      3 Bit       Adders := 15    
	   2 Input      2 Bit       Adders := 15    
+---Registers : 
	               64 Bit    Registers := 1     
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 938   
	   2 Input      3 Bit        Muxes := 66    
	   2 Input      2 Bit        Muxes := 70    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module keyed_permutation 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 180   
	   2 Input      3 Bit       Adders := 15    
	   2 Input      2 Bit       Adders := 15    
+---Registers : 
	               64 Bit    Registers := 1     
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 938   
	   2 Input      3 Bit        Muxes := 66    
	   2 Input      2 Bit        Muxes := 70    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Workers Ready, Starting Parallel Section  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 964.375 ; gain = 334.035
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design keyed_permutation has unconnected port i_key[63]
WARNING: [Synth 8-3331] design keyed_permutation has unconnected port i_key[62]
WARNING: [Synth 8-3331] design keyed_permutation has unconnected port i_key[61]
WARNING: [Synth 8-3331] design keyed_permutation has unconnected port i_key[60]
WARNING: [Synth 8-3331] design keyed_permutation has unconnected port i_key[59]
WARNING: [Synth 8-3331] design keyed_permutation has unconnected port i_key[58]
WARNING: [Synth 8-3331] design keyed_permutation has unconnected port i_key[57]
WARNING: [Synth 8-3331] design keyed_permutation has unconnected port i_key[56]
WARNING: [Synth 8-3331] design keyed_permutation has unconnected port i_key[55]
WARNING: [Synth 8-3331] design keyed_permutation has unconnected port i_key[54]
WARNING: [Synth 8-3331] design keyed_permutation has unconnected port i_key[53]
WARNING: [Synth 8-3331] design keyed_permutation has unconnected port i_key[52]
WARNING: [Synth 8-3331] design keyed_permutation has unconnected port i_key[51]
WARNING: [Synth 8-3331] design keyed_permutation has unconnected port i_key[50]
WARNING: [Synth 8-3331] design keyed_permutation has unconnected port i_key[49]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 964.375 ; gain = 334.035
---------------------------------------------------------------------------------
Finished Parallel Reinfer  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 964.375 ; gain = 334.035
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 1106.422 ; gain = 476.082
---------------------------------------------------------------------------------
Finished Parallel Area Opt  : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 1106.422 ; gain = 476.082
Finished Parallel Section  : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 1106.422 ; gain = 476.082
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 1106.422 ; gain = 476.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 1150.422 ; gain = 520.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 1150.422 ; gain = 520.082
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 1150.422 ; gain = 520.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 1150.422 ; gain = 520.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     4|
|3     |LUT2  |   141|
|4     |LUT3  |    91|
|5     |LUT4  |   476|
|6     |LUT5  |   578|
|7     |LUT6  |  1930|
|8     |MUXF7 |    32|
|9     |FDRE  |    76|
|10    |FDSE  |     4|
|11    |IBUF  |    67|
|12    |OBUF  |    16|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  3416|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 1150.422 ; gain = 520.082
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 30 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 1150.422 ; gain = 520.082
INFO: [Netlist 29-17] Analyzing 67 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'keyed_permutation' is not ideal for floorplanning, since the cellview 'keyed_permutation' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
10 Infos, 31 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 1150.430 ; gain = 416.961
# write_checkpoint keyed_permutation.dcp
# report_utilization -file keyed_permutation_utilization_synth.rpt -pb keyed_permutation_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1150.430 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Sep 30 00:46:00 2014...
