<profile>

<section name = "Vitis HLS Report for 'FeedB_Pipeline_FeedB_Pipeline_N_FeedB_Pipeline_M'" level="0">
<item name = "Date">Mon Nov 11 16:40:33 2024
</item>
<item name = "Version">2024.1 (Build 5069499 on May 21 2024)</item>
<item name = "Project">MatrixMultiplication</item>
<item name = "Solution">xcu250-figd2104-2L-e (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu250-figd2104-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 2.803 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1026, 1026, 10.260 us, 10.260 us, 1025, 1025, loop auto-rewind stp(delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- FeedB_Pipeline_N_FeedB_Pipeline_M">1024, 1024, 2, 1, 1, 1024, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 110, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 104, -</column>
<column name="Register">-, -, 35, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">5376, 12288, 3456000, 1728000, 1280</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln420_1_fu_163_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln420_fu_137_p2">+, 0, 0, 18, 11, 1</column>
<column name="add_ln422_fu_188_p2">+, 0, 0, 14, 7, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op38_read_state2">and, 0, 0, 2, 1, 1</column>
<column name="cmp31_fu_177_p2">icmp, 0, 0, 12, 5, 1</column>
<column name="icmp_ln420_fu_131_p2">icmp, 0, 0, 19, 11, 12</column>
<column name="icmp_ln422_fu_149_p2">icmp, 0, 0, 15, 7, 8</column>
<column name="ap_block_state2_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="select_ln420_1_fu_169_p3">select, 0, 0, 5, 1, 5</column>
<column name="select_ln420_fu_155_p3">select, 0, 0, 7, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_phi_mux_val_2_phi_fu_104_p4">14, 3, 256, 768</column>
<column name="ap_sig_allocacmp_indvar_flatten_load">9, 2, 11, 22</column>
<column name="ap_sig_allocacmp_m1_load">9, 2, 7, 14</column>
<column name="ap_sig_allocacmp_n1_02_load">9, 2, 5, 10</column>
<column name="bFeed_blk_n">9, 2, 1, 2</column>
<column name="bPipes_0_blk_n">9, 2, 1, 2</column>
<column name="indvar_flatten_fu_58">9, 2, 11, 22</column>
<column name="m1_fu_50">9, 2, 7, 14</column>
<column name="n1_02_fu_54">9, 2, 5, 10</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="cmp31_reg_234">1, 0, 1, 0</column>
<column name="icmp_ln420_reg_230">1, 0, 1, 0</column>
<column name="indvar_flatten_fu_58">11, 0, 11, 0</column>
<column name="m1_fu_50">7, 0, 7, 0</column>
<column name="n1_02_fu_54">5, 0, 5, 0</column>
<column name="zext_ln422_reg_238">7, 0, 64, 57</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, FeedB_Pipeline_FeedB_Pipeline_N_FeedB_Pipeline_M, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, FeedB_Pipeline_FeedB_Pipeline_N_FeedB_Pipeline_M, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, FeedB_Pipeline_FeedB_Pipeline_N_FeedB_Pipeline_M, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, FeedB_Pipeline_FeedB_Pipeline_N_FeedB_Pipeline_M, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, FeedB_Pipeline_FeedB_Pipeline_N_FeedB_Pipeline_M, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, FeedB_Pipeline_FeedB_Pipeline_N_FeedB_Pipeline_M, return value</column>
<column name="bFeed_dout">in, 256, ap_fifo, bFeed, pointer</column>
<column name="bFeed_num_data_valid">in, 3, ap_fifo, bFeed, pointer</column>
<column name="bFeed_fifo_cap">in, 3, ap_fifo, bFeed, pointer</column>
<column name="bFeed_empty_n">in, 1, ap_fifo, bFeed, pointer</column>
<column name="bFeed_read">out, 1, ap_fifo, bFeed, pointer</column>
<column name="bPipes_0_din">out, 256, ap_fifo, bPipes_0, pointer</column>
<column name="bPipes_0_num_data_valid">in, 3, ap_fifo, bPipes_0, pointer</column>
<column name="bPipes_0_fifo_cap">in, 3, ap_fifo, bPipes_0, pointer</column>
<column name="bPipes_0_full_n">in, 1, ap_fifo, bPipes_0, pointer</column>
<column name="bPipes_0_write">out, 1, ap_fifo, bPipes_0, pointer</column>
<column name="buffer_r_address0">out, 6, ap_memory, buffer_r, array</column>
<column name="buffer_r_ce0">out, 1, ap_memory, buffer_r, array</column>
<column name="buffer_r_we0">out, 1, ap_memory, buffer_r, array</column>
<column name="buffer_r_d0">out, 256, ap_memory, buffer_r, array</column>
<column name="buffer_r_address1">out, 6, ap_memory, buffer_r, array</column>
<column name="buffer_r_ce1">out, 1, ap_memory, buffer_r, array</column>
<column name="buffer_r_q1">in, 256, ap_memory, buffer_r, array</column>
</table>
</item>
</section>
</profile>
