// Seed: 1716013663
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  supply1 id_5 = 1;
  logic [7:0] id_6, id_7, id_8, id_9;
  assign id_8[1'b0] = 1;
  wire id_10, id_11, id_12;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  output wire id_20;
  input wire id_19;
  input wire id_18;
  input wire id_17;
  output wire id_16;
  input wire id_15;
  inout wire id_14;
  input wire id_13;
  inout wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  id_21(
      id_17, 1
  ); module_0(
      id_1, id_14, id_2, id_2
  );
  assign id_8 = ~1'b0;
  wire id_22;
  wire id_23;
  supply0 id_24, id_25, id_26 = 1'b0;
endmodule
