# ğŸ’« About Me:
I am a **B.Tech Electronics & Communication Engineering** undergraduate with a strong interest in the **VLSI and Semiconductor Industry**.  
My primary focus is on **Digital Design (RTL using Verilog)** and **ASIC Physical Design**.  
I have hands-on exposure to **RTL-to-GDSII flow** using industry-aligned open-source and academic EDA tools and I am actively preparing for **core VLSI roles and internships**.

---

## ğŸŒ Socials:
[![LinkedIn](https://img.shields.io/badge/LinkedIn-%230077B5.svg?logo=linkedin&logoColor=white)](https://www.linkedin.com/in/raj-joshi-898067281/)  
[![GitHub](https://img.shields.io/badge/GitHub-181717.svg?logo=github&logoColor=white)](https://github.com/rajjoshi2009)

---

# ğŸ’» Tech Stack:

### ğŸ”¹ RTL & Digital Design
![Verilog](https://img.shields.io/badge/Verilog%20HDL-8A2BE2.svg?style=for-the-badge&logo=verilog&logoColor=white)
![Digital Design](https://img.shields.io/badge/Digital%20Design-004AAD.svg?style=for-the-badge)

### ğŸ”¹ ASIC Physical Design & EDA Tools
![OpenLane](https://img.shields.io/badge/OpenLane-000000.svg?style=for-the-badge)
![KLayout](https://img.shields.io/badge/KLayout-2E8B57.svg?style=for-the-badge)
![VSD Flow](https://img.shields.io/badge/VSD%20Flow-003366.svg?style=for-the-badge)

### ğŸ”¹ Cadence Tools (Academic Exposure)
![Cadence](https://img.shields.io/badge/Cadence%20Virtuoso-CC0000.svg?style=for-the-badge)
![Cadence Genus](https://img.shields.io/badge/Cadence%20Genus-990000.svg?style=for-the-badge)
![Cadence Innovus](https://img.shields.io/badge/Cadence%20Innovus-660000.svg?style=for-the-badge)

### ğŸ”¹ Programming & Simulation
![C](https://img.shields.io/badge/C-00599C.svg?style=for-the-badge&logo=c&logoColor=white)
![MATLAB](https://img.shields.io/badge/MATLAB-FF7F00.svg?style=for-the-badge)
![Linux](https://img.shields.io/badge/Linux-FCC624.svg?style=for-the-badge&logo=linux&logoColor=black)

### ğŸ”¹ Embedded Systems
![Arduino](https://img.shields.io/badge/Arduino-00979D.svg?style=for-the-badge&logo=arduino&logoColor=white)

---

## ğŸ§ª Projects:

### ğŸ”¸ 32-bit Adder Design using Verilog HDL
- Designed a synthesizable **32-bit adder** at RTL level
- Verified functionality using testbenches and waveform analysis
- Understood combinational logic design and RTL simulation flow  
**Tools:** Verilog HDL, GTKWave, OpenLane (introductory flow)

---

### ğŸ”¸ Sign Language to Speech Converter
- Developed an embedded system to convert hand gestures into speech output
- Worked on sensor interfacing and microcontroller-based signal processing  
**Tools:** Arduino, Embedded C

---

## ğŸ“š Currently Learning / Upskilling:
- Advanced Verilog & RTL Coding Techniques
- ASIC Physical Design Flow (Floorplanning, Placement, Routing)
- Static Timing Analysis (STA â€“ basics)
- Semiconductor Design Flow (Frontend to Backend)
- Interview-oriented Digital Electronics & VLSI concepts

---

## ğŸ¯ Career Objective:
To secure an **entry-level role or internship in the VLSI / Semiconductor industry**, where I can contribute to RTL design or ASIC physical design teams while continuously improving my technical expertise.

---

# ğŸ“Š GitHub Stats:
![](https://github-readme-stats.vercel.app/api?username=rajjoshi2009&theme=dark&hide_border=false&count_private=false)<br/>
![](https://github-readme-streak-stats.herokuapp.com/?user=rajjoshi2009&theme=dark&hide_border=false)<br/>
![](https://github-readme-stats.vercel.app/api/top-langs/?username=rajjoshi2009&theme=dark&hide_border=false&layout=compact)

---

[![](https://visitcount.itsvg.in/api?id=rajjoshi2009&icon=0&color=0)](https://visitcount.itsvg.in)
