--------------------------------------------------------------------------------
Release 14.5 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/media/storage/opt/xilinx/14.5/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle
ise -v 3 -s 3 -n 3 -fastpaths -xml FX3_SLAVE_TOP.twx FX3_SLAVE_TOP.ncd -o
FX3_SLAVE_TOP.twr FX3_SLAVE_TOP.pcf -ucf constraints.ucf

Design file:              FX3_SLAVE_TOP.ncd
Physical constraint file: FX3_SLAVE_TOP.pcf
Device,package,speed:     xc6slx150,fgg484,C,-3 (PRODUCTION 1.23 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLOCK
------------+------------+------------+------------+------------+---------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                     | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s)    | Phase  |
------------+------------+------------+------------+------------+---------------------+--------+
GPIFII_FLAGA|    2.344(R)|      SLOW  |   -1.171(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_FLAGB|    2.640(R)|      SLOW  |   -1.484(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
RESET       |    4.034(R)|      SLOW  |    0.419(R)|      SLOW  |GPIFII_PCLK_OBUF_BUFG|   0.000|
------------+------------+------------+------------+------------+---------------------+--------+

Clock CLOCK to Pad
--------------+-----------------+------------+-----------------+------------+---------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                     | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s)    | Phase  |
--------------+-----------------+------------+-----------------+------------+---------------------+--------+
GPIFII_ADDR<0>|         9.778(R)|      SLOW  |         5.556(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_ADDR<1>|        11.486(R)|      SLOW  |         6.733(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<0>   |        11.938(R)|      SLOW  |         6.560(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<1>   |        11.529(R)|      SLOW  |         6.228(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<2>   |        11.529(R)|      SLOW  |         6.093(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<3>   |        13.828(R)|      SLOW  |         7.094(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<4>   |        14.227(R)|      SLOW  |         7.095(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<5>   |        14.915(R)|      SLOW  |         7.995(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<6>   |        14.230(R)|      SLOW  |         7.995(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<7>   |        14.002(R)|      SLOW  |         7.139(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<8>   |        13.666(R)|      SLOW  |         7.828(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<9>   |        13.809(R)|      SLOW  |         7.850(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<10>  |        11.548(R)|      SLOW  |         6.044(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<11>  |        11.711(R)|      SLOW  |         6.344(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<12>  |        11.711(R)|      SLOW  |         6.149(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<13>  |         9.672(R)|      SLOW  |         5.034(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<14>  |         9.768(R)|      SLOW  |         5.362(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<15>  |        11.367(R)|      SLOW  |         5.357(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<16>  |        12.267(R)|      SLOW  |         5.788(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<17>  |        14.986(R)|      SLOW  |         7.408(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<18>  |        12.000(R)|      SLOW  |         5.613(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<19>  |        12.053(R)|      SLOW  |         5.604(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<20>  |        12.073(R)|      SLOW  |         5.459(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<21>  |        11.583(R)|      SLOW  |         5.425(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<22>  |        12.073(R)|      SLOW  |         6.866(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<23>  |        12.930(R)|      SLOW  |         6.954(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<24>  |        11.548(R)|      SLOW  |         5.106(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<25>  |        11.978(R)|      SLOW  |         4.752(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<26>  |        12.274(R)|      SLOW  |         5.133(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<27>  |        12.190(R)|      SLOW  |         5.088(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<28>  |        11.550(R)|      SLOW  |         5.226(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<29>  |        12.109(R)|      SLOW  |         5.218(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<30>  |        12.263(R)|      SLOW  |         5.797(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_D<31>  |        12.263(R)|      SLOW  |         5.784(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_SLCS_N |         8.215(R)|      SLOW  |         4.435(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_SLOE_N |         9.979(R)|      SLOW  |         5.840(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_SLRD_N |         8.729(R)|      SLOW  |         5.036(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
GPIFII_SLWR_N |        13.183(R)|      SLOW  |         7.790(R)|      FAST  |GPIFII_PCLK_OBUF_BUFG|   0.000|
--------------+-----------------+------------+-----------------+------------+---------------------+--------+

Clock to Setup on destination clock CLOCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |    7.145|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
CLOCK          |GPIFII_PCLK    |    9.719|
RESET          |LED            |   23.165|
---------------+---------------+---------+


Analysis completed Wed Oct  5 12:06:44 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 558 MB



