# verilog-experience
This repo contains examples of my fluent acquaintance with the Verilog hardware description language.
