/*
 * Copyright (c) 2023 Huawei Device Co., Ltd.
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *     http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 */

#include "reg_alloc_lsra.h"
#include "loop.h"
#include <queue>

namespace maplebe {
namespace {
constexpr uint32 kSpilled = 1;
/* Here, kLoopWeight is a fine-tuned empirical parameter */
constexpr uint32 kLoopWeight = 4;
}  // namespace
#ifdef ARK_LITECG_DEBUG
constexpr uint32 kPrintedActiveListLength = 10;

/*
 * This LSRA implementation is an interpretation of the [Poletto97] paper.
 * BFS BB ordering is used to order the instructions.  The live intervals are vased on
 * this instruction order.  All vreg defines should come before an use, else a warning is
 * given.
 * Live interval is traversed in order from lower instruction order to higher order.
 * When encountering a live interval for the first time, it is assumed to be live and placed
 * inside the 'active' structure until the vreg's last access.  During the time a vreg
 * is in 'active', the vreg occupies a physical register allocation and no other vreg can
 * be allocated the same physical register.
 */
void LSRALinearScanRegAllocator::PrintRegSet(const MapleSet<uint32> &set, const std::string &str) const
{
    LogInfo::MapleLogger() << str;
    for (auto reg : set) {
        LogInfo::MapleLogger() << " " << reg;
    }
    LogInfo::MapleLogger() << "\n";
}

void LSRALinearScanRegAllocator::PrintLiveRanges(const LiveInterval &li) const
{
    if (li.GetAssignedReg() != 0) {
        uint32 base = (li.GetRegType() == kRegTyInt) ? firstIntReg : firstFpReg;
        char regType = (li.GetRegType() == kRegTyInt) ? 'R' : 'V';
        LogInfo::MapleLogger() << "(assigned " << regType << (li.GetAssignedReg() - base) << ")";
    }
    if (li.GetStackSlot() == kSpilled) {
        LogInfo::MapleLogger() << "(spill)";
    }
    if (li.IsShouldSave()) {
        LogInfo::MapleLogger() << "(ShouldSave)";
    }
    for (auto range : li.GetRanges()) {
        LogInfo::MapleLogger() << "[" << range.GetStart() << ", " << range.GetEnd() << "]"
                               << " ";
    }
    LogInfo::MapleLogger() << "\n";
}

void LSRALinearScanRegAllocator::PrintAllLiveRanges() const
{
    LogInfo::MapleLogger() << "func: " << cgFunc->GetName() << "\n";
    for (auto *li : liveIntervalsArray) {
        if (li == nullptr || li->GetRegNO() == 0) {
            continue;
        }
        LogInfo::MapleLogger() << "vreg" << li->GetRegNO() << ": ";
        PrintLiveRanges(*li);
    }
}
#endif

void LSRALinearScanRegAllocator::SpillStackMapInfo()
{
    RA_TIMER_REGISTER(lsra, "LSRA SpillStackMapInfo");
    const auto &referenceMapInsns = cgFunc->GetStackMapInsns();

    for (auto *insn : referenceMapInsns) {
        auto &deoptInfo = insn->GetStackMap()->GetDeoptInfo();
        const auto &deoptBundleInfo = deoptInfo.GetDeoptBundleInfo();
        for (const auto &item : deoptBundleInfo) {
            const auto *opnd = item.second;
            if (!opnd->IsRegister()) {
                continue;
            }
            auto *li = liveIntervalsArray[(static_cast<const RegOperand *>(opnd))->GetRegisterNumber()];
            if (li != nullptr) {
                #ifdef ARK_LITECG_DEBUG
                if (needDump) {
                    PrintLiveInterval(*li, "Spill Deopt:");
                }
                #endif
                li->SetStackSlot(kSpilled);
                li->SetShouldSave(false);
            }
        }

        for (auto regNO : insn->GetStackMapLiveIn()) {
            if (!cgFunc->IsRegReference(regNO)) {
                continue;
            }
            auto *li = liveIntervalsArray[regNO];
            if (li == nullptr) {
                continue;
            }
            auto itr = derivedRef2Base.find(regNO);
            if (itr != derivedRef2Base.end()) {
                auto baseRegNum = (itr->second)->GetRegisterNumber();
                DEBUG_ASSERT(liveIntervalsArray[baseRegNum] != nullptr, "empty li");
                #ifdef ARK_LITECG_DEBUG
                if (needDump) {
                    PrintLiveInterval(*liveIntervalsArray[baseRegNum], "Spill StackMap derivedRef:");
                }
                #endif
                liveIntervalsArray[baseRegNum]->SetStackSlot(kSpilled);
                liveIntervalsArray[baseRegNum]->SetShouldSave(false);
            }
            #ifdef ARK_LITECG_DEBUG
            if (needDump) {
                PrintLiveInterval(*li, "Spill StackMap:");
            }
            #endif
            li->SetStackSlot(kSpilled);
            li->SetShouldSave(false);
        }
    }
}

#ifdef ARK_LITECG_DEBUG
void LSRALinearScanRegAllocator::PrintLiveInterval(const LiveInterval &li, const std::string &str) const
{
    LogInfo::MapleLogger() << str << "\n";
    if (li.GetPhysUse() > 0) {
        LogInfo::MapleLogger() << "\tregNO " << li.GetRegNO();
        LogInfo::MapleLogger() << " firstDef " << li.GetFirstDef();
        LogInfo::MapleLogger() << " physUse " << li.GetPhysUse();
    } else {
        LogInfo::MapleLogger() << "\tregNO " << li.GetRegNO();
        LogInfo::MapleLogger() << " firstDef " << li.GetFirstDef();
        LogInfo::MapleLogger() << " lastUse " << li.GetLastUse();
        LogInfo::MapleLogger() << " assigned " << li.GetAssignedReg();
        LogInfo::MapleLogger() << " refCount " << li.GetRefCount();
        LogInfo::MapleLogger() << " priority " << li.GetPriority();
    }
    LogInfo::MapleLogger() << "\n";
}

void LSRALinearScanRegAllocator::PrintParamQueue(const std::string &str)
{
    LogInfo::MapleLogger() << str << "\n";
    for (SingleQue &que : intParamQueue) {
        if (que.empty()) {
            continue;
        }
        LiveInterval *li = que.front();
        LiveInterval *last = que.back();
        PrintLiveInterval(*li, "");
        while (li != last) {
            que.pop_front();
            que.push_back(li);
            li = que.front();
            PrintLiveInterval(*li, "");
        }
        que.pop_front();
        que.push_back(li);
    }
}

void LSRALinearScanRegAllocator::PrintCallQueue(const std::string &str) const
{
    LogInfo::MapleLogger() << str << "\n";
    for (auto callInsnID : callQueue) {
        LogInfo::MapleLogger() << callInsnID << " ";
    }
    LogInfo::MapleLogger() << "\n";
}

void LSRALinearScanRegAllocator::PrintActiveList(const std::string &str, uint32 len) const
{
    uint32 count = 0;
    LogInfo::MapleLogger() << str << " " << active.size() << "\n";
    for (auto *li : active) {
        PrintLiveInterval(*li, "");
        ++count;
        if ((len != 0) && (count == len)) {
            break;
        }
    }
}

void LSRALinearScanRegAllocator::PrintLiveIntervals() const
{
    /* vreg LogInfo */
    for (auto *li : liveIntervalsArray) {
        if (li == nullptr || li->GetRegNO() == 0) {
            continue;
        }
        PrintLiveInterval(*li, "");
    }
    LogInfo::MapleLogger() << "\n";
    /* preg LogInfo */
    for (auto param : intParamQueue) {
        for (auto *li : param) {
            if (li == nullptr || li->GetRegNO() == 0) {
                continue;
            }
            PrintLiveInterval(*li, "");
        }
    }
    LogInfo::MapleLogger() << "\n";
}

void LSRALinearScanRegAllocator::DebugCheckActiveList() const
{
    LiveInterval *prev = nullptr;
    for (auto *li : active) {
        if (prev != nullptr) {
            if ((li->GetRegNO() <= regInfo->GetLastParamsFpReg()) &&
                (prev->GetRegNO() > regInfo->GetLastParamsFpReg())) {
                if (li->GetFirstDef() < prev->GetFirstDef()) {
                    LogInfo::MapleLogger() << "ERRer: active list with out of order phys + vreg\n";
                    PrintLiveInterval(*prev, "prev");
                    PrintLiveInterval(*li, "current");
                    PrintActiveList("Active", kPrintedActiveListLength);
                }
            }
            if ((li->GetRegNO() <= regInfo->GetLastParamsFpReg()) &&
                (prev->GetRegNO() <= regInfo->GetLastParamsFpReg())) {
                if (li->GetFirstDef() < prev->GetFirstDef()) {
                    LogInfo::MapleLogger() << "ERRer: active list with out of order phys reg use\n";
                    PrintLiveInterval(*prev, "prev");
                    PrintLiveInterval(*li, "current");
                    PrintActiveList("Active", kPrintedActiveListLength);
                }
            }
        } else {
            prev = li;
        }
    }
}
#endif

/*
 * Prepare the free physical register pool for allocation.
 * When a physical register is allocated, it is removed from the pool.
 * The physical register is re-inserted into the pool when the associated live
 * interval has ended.
 */
void LSRALinearScanRegAllocator::InitFreeRegPool()
{
    for (regno_t regNO : regInfo->GetAllRegs()) {
        if (!regInfo->IsAvailableReg(regNO)) {
            continue;
        }
        if (regInfo->IsGPRegister(regNO)) {
            if (regInfo->IsYieldPointReg(regNO)) {
                continue;
            }
            /* ExtraSpillReg */
            if (regInfo->IsSpillRegInRA(regNO, needExtraSpillReg)) {
                intSpillRegSet.push_back(regNO - firstIntReg);
                continue;
            }
            if (regInfo->IsCalleeSavedReg(regNO)) {
                /* callee-saved registers */
                (void)intCalleeRegSet.insert(regNO - firstIntReg);
                intCalleeMask |= 1u << (regNO - firstIntReg);
            } else {
                /* caller-saved registers */
                (void)intCallerRegSet.insert(regNO - firstIntReg);
                intCallerMask |= 1u << (regNO - firstIntReg);
            }
        } else {
            /* fp ExtraSpillReg */
            if (regInfo->IsSpillRegInRA(regNO, needExtraSpillReg)) {
                fpSpillRegSet.push_back(regNO - firstFpReg);
                continue;
            }
            if (regInfo->IsCalleeSavedReg(regNO)) {
                /* fp callee-saved registers */
                (void)fpCalleeRegSet.insert(regNO - firstFpReg);
                fpCalleeMask |= 1u << (regNO - firstFpReg);
            } else {
                /* fp caller-saved registers */
                (void)fpCallerRegSet.insert(regNO - firstFpReg);
                fpCallerMask |= 1u << (regNO - firstFpReg);
            }
        }
    }
    DEBUG_ASSERT(intSpillRegSet.size() >= 2U, "too few spill regs");

#ifdef ARK_LITECG_DEBUG
    if (needDump) {
        PrintRegSet(intCallerRegSet, "ALLOCATABLE_INT_CALLER");
        PrintRegSet(intCalleeRegSet, "ALLOCATABLE_INT_CALLEE");
        PrintRegSet(intParamRegSet, "ALLOCATABLE_INT_PARAM");
        PrintRegSet(fpCallerRegSet, "ALLOCATABLE_FP_CALLER");
        PrintRegSet(fpCalleeRegSet, "ALLOCATABLE_FP_CALLEE");
        PrintRegSet(fpParamRegSet, "ALLOCATABLE_FP_PARAM");
        LogInfo::MapleLogger() << "INT_SPILL_REGS";
        for (uint32 intSpillRegNO : intSpillRegSet) {
            LogInfo::MapleLogger() << " " << intSpillRegNO;
        }
        LogInfo::MapleLogger() << "\n";
        LogInfo::MapleLogger() << "FP_SPILL_REGS";
        for (uint32 fpSpillRegNO : fpSpillRegSet) {
            LogInfo::MapleLogger() << " " << fpSpillRegNO;
        }
        LogInfo::MapleLogger() << "\n";
        LogInfo::MapleLogger() << std::hex;
        LogInfo::MapleLogger() << "INT_CALLER_MASK " << intCallerMask << "\n";
        LogInfo::MapleLogger() << "INT_CALLEE_MASK " << intCalleeMask << "\n";
        LogInfo::MapleLogger() << "INT_PARAM_MASK " << intParamMask << "\n";
        LogInfo::MapleLogger() << "FP_CALLER_FP_MASK " << fpCallerMask << "\n";
        LogInfo::MapleLogger() << "FP_CALLEE_FP_MASK " << fpCalleeMask << "\n";
        LogInfo::MapleLogger() << "FP_PARAM_FP_MASK " << fpParamMask << "\n";
        LogInfo::MapleLogger() << std::dec;
    }
#endif
}

void LSRALinearScanRegAllocator::RecordPhysRegs(const RegOperand &regOpnd, uint32 insnNum, bool isDef)
{
    RegType regType = regOpnd.GetRegisterType();
    uint32 regNO = regOpnd.GetRegisterNumber();
    if (regType == kRegTyCc || regType == kRegTyVary) {
        return;
    }
    if (regInfo->IsUnconcernedReg(regNO) || regInfo->IsVirtualRegister(regNO)) {
        return;
    }
    if (isDef) {
        /* parameter/return register def is assumed to be live until a call. */
        auto *li = memPool->New<LiveInterval>(*memPool);
        li->SetRegNO(regNO);
        li->SetRegType(regType);
        li->SetStackSlot(0xFFFFFFFF);
        li->SetFirstDef(insnNum);
        li->SetPhysUse(insnNum);
        li->SetAssignedReg(regNO);

        if (regType == kRegTyInt) {
            intParamQueue[regInfo->GetIntParamRegIdx(regNO)].push_back(li);
        } else {
            fpParamQueue[regInfo->GetFpParamRegIdx(regNO)].push_back(li);
        }
    } else {
        if (regType == kRegTyInt) {
            CHECK_FATAL(!intParamQueue[regInfo->GetIntParamRegIdx(regNO)].empty(),
                        "was not defined before use, impossible");
            LiveInterval *li = intParamQueue[regInfo->GetIntParamRegIdx(regNO)].back();
            li->SetPhysUse(insnNum);
        } else {
            CHECK_FATAL(!fpParamQueue[regInfo->GetFpParamRegIdx(regNO)].empty(),
                        "was not defined before use, impossible");
            LiveInterval *li = fpParamQueue[regInfo->GetFpParamRegIdx(regNO)].back();
            li->SetPhysUse(insnNum);
        }
    }
}

void LSRALinearScanRegAllocator::UpdateRegUsedInfo(LiveInterval &li, regno_t regNO)
{
    uint32 index = regNO / (sizeof(uint64) * k8ByteSize);
    uint64 bit = regNO % (sizeof(uint64) * k8ByteSize);
    if ((regUsedInBB[index] & (static_cast<uint64>(1) << bit)) != 0) {
        li.SetMultiUseInBB(true);
    }
    regUsedInBB[index] |= (static_cast<uint64>(1) << bit);

    if (minVregNum > regNO) {
        minVregNum = regNO;
    }
    if (maxVregNum < regNO) {
        maxVregNum = regNO;
    }
}

/* main entry function for live interval computation. */
void LSRALinearScanRegAllocator::SetupLiveInterval(Operand &opnd, Insn &insn, bool isDef, uint32 &nUses, uint32 regSize)
{
    if (!opnd.IsRegister()) {
        return;
    }
    auto &regOpnd = static_cast<RegOperand &>(opnd);
    uint32 insnNum = insn.GetId();
    if (!regInfo->IsVirtualRegister(regOpnd)) {
        RecordPhysRegs(regOpnd, insnNum, isDef);
        return;
    }
    RegType regType = regOpnd.GetRegisterType();
    if (regType == kRegTyCc || regType == kRegTyVary) {
        return;
    }

    LiveInterval *li = nullptr;
    uint32 regNO = regOpnd.GetRegisterNumber();
    if (liveIntervalsArray[regNO] == nullptr) {
        li = memPool->New<LiveInterval>(*memPool);
        li->SetRegNO(regNO);
        li->SetStackSlot(0xFFFFFFFF);
        liveIntervalsArray[regNO] = li;
        liQue.push_back(li);
    } else {
        li = liveIntervalsArray[regNO];
    }
    li->SetRegType(regType);

    BB *curBB = insn.GetBB();
    if (isDef) {
        /* never set to 0 before, why consider this condition ? */
        if (li->GetFirstDef() == 0) {
            li->SetFirstDef(insnNum);
            li->SetLastUse(insnNum + 1);
        } else if (!curBB->IsUnreachable()) {
            if (li->GetLastUse() < insnNum || li->IsUseBeforeDef()) {
                li->SetLastUse(insnNum + 1);
            }
        }
        // add range
        li->AddRange(insn.GetId(), insn.GetId());
    } else {
        if (li->GetFirstDef() == 0) {
            DEBUG_ASSERT(false, "SetupLiveInterval: use before def");
        }
        /*
         * In ComputeLiveInterval when extending live interval using
         * live-out information, li created does not have a type.
         */
        if (!curBB->IsUnreachable()) {
            li->SetLastUse(insnNum);
        }
        ++nUses;
        // update range
        if (li->GetRanges().empty()) {
            li->AddRange(insn.GetId(), insn.GetId());
        } else {
            li->GetRanges().back().SetEnd(insn.GetId());
        }
    }
    if (isDef) {
        li->SetMaxDefSize(std::max(regSize, li->GetMaxDefSize()));
    } else {
        li->SetMaxUseSize(std::max(regSize, li->GetMaxUseSize()));
    }
    if (li->GetMaxDefSize() == 0) {
        li->SetSpillSize(li->GetMaxUseSize());
    } else if (li->GetMaxUseSize() == 0) {
        li->SetSpillSize(li->GetMaxDefSize());
    } else {
        li->SetSpillSize(std::min(li->GetMaxDefSize(), li->GetMaxUseSize()));
    }
    li->SetRefCount(li->GetRefCount() + 1);
    li->AddUsePositions(insnNum);
    UpdateRegUsedInfo(*li, regNO);

    /* setup the def/use point for it */
    DEBUG_ASSERT(regNO < liveIntervalsArray.size(), "out of range of vector liveIntervalsArray");
}

/*
 * Support 'hole' in LSRA.
 * For a live interval, there might be multiple segments of live ranges,
 * and between these segments a 'hole'.
 * Some other short lived vreg can go into these 'holes'.
 *
 * from : starting instruction sequence id
 * to   : ending instruction sequence id
 */
void LSRALinearScanRegAllocator::LiveInterval::AddRange(uint32 from, uint32 to)
{
    if (ranges.empty()) {
        ranges.emplace_back(from, to);
        return;
    }
    /* create a new range */
    if (from > ranges.back().GetEnd()) {
        ranges.emplace_back(from, to);
        return;
    }
    DEBUG_ASSERT(to >= ranges.back().GetStart(), "No possible on forward traverse.");
    if (to >= ranges.back().GetEnd() && from < ranges.back().GetStart()) {
        ranges.back().SetStart(from);
        ranges.back().SetEnd(to);
        return;
    }
    /* extend it's range forward. e.g. def-use opnd */
    if (to >= ranges.back().GetEnd() && from < ranges.back().GetEnd()) {
        ranges.back().SetEnd(to);
        return;
    }
    return;
}

MapleVector<LSRALinearScanRegAllocator::LinearRange>::iterator LSRALinearScanRegAllocator::LiveInterval::FindPosRange(
    uint32 pos)
{
    while (rangeFinder != ranges.end()) {
        if (rangeFinder->GetEnd() >= pos) {
            break;
        }
        ++rangeFinder;
    }
    return rangeFinder;
}

/* Extend live interval with live-in info */
void LSRALinearScanRegAllocator::UpdateLiveIntervalByLiveIn(const BB &bb, uint32 insnNum)
{
    for (const auto &regNO : bb.GetLiveInRegNO()) {
        if (!regInfo->IsVirtualRegister(regNO)) {
            /* Do not consider physical regs. */
            continue;
        }
        DEBUG_ASSERT(regNO < liveIntervalsArray.size(), "index out of range.");
        LiveInterval *liOuter = liveIntervalsArray[regNO];
        if (liOuter != nullptr) {
            // add live interval range
            liOuter->AddRange(insnNum, insnNum);
            continue;
        }
        if (bb.IsEmpty() && bb.GetId() != 1) {
            continue;
        }
        /*
         * try-catch related
         *   Since it is livein but not seen before, its a use before def
         *   spill it temporarily
         */
        auto *li = memPool->New<LiveInterval>(*memPool);
        li->SetRegNO(regNO);
        li->SetStackSlot(kSpilled);
        liveIntervalsArray[regNO] = li;
        li->SetFirstDef(insnNum);
        liQue.push_back(li);

        li->SetUseBeforeDef(true);

        // add live interval range
        li->AddRange(insnNum, insnNum);

        if (!bb.IsUnreachable()) {
            if (bb.GetId() != 1) {
                LogInfo::MapleLogger() << "ERROR: " << regNO << " use before def in bb " << bb.GetId() << " : "
                                       << cgFunc->GetName() << "\n";
                DEBUG_ASSERT(false, "There should only be [use before def in bb 1], temporarily.");
            }
            LogInfo::MapleLogger() << "WARNING: " << regNO << " use before def in bb " << bb.GetId() << " : "
                                   << cgFunc->GetName() << "\n";
        }
    }
}

/* traverse live in regNO, for each live in regNO create a new liveinterval */
void LSRALinearScanRegAllocator::UpdateParamLiveIntervalByLiveIn(const BB &bb, uint32 insnNum)
{
    for (const auto regNO : bb.GetLiveInRegNO()) {
        if (regInfo->IsUnconcernedReg(regNO) || regInfo->IsVirtualRegister(regNO)) {
            continue;
        }
        auto *li = memPool->New<LiveInterval>(*memPool);
        li->SetRegNO(regNO);
        li->SetStackSlot(0xFFFFFFFF);
        li->SetFirstDef(insnNum);
        li->SetPhysUse(insnNum);
        li->SetAssignedReg(regNO);

        if (regInfo->IsGPRegister(regNO)) {
            li->SetRegType(kRegTyInt);
            intParamQueue[regInfo->GetIntParamRegIdx(regNO)].push_back(li);
        } else {
            li->SetRegType(kRegTyFloat);
            fpParamQueue[regInfo->GetFpParamRegIdx(regNO)].push_back(li);
        }
    }
}

void LSRALinearScanRegAllocator::ComputeLiveIn(BB &bb, uint32 insnNum)
{
    if (bb.IsEmpty() && bb.GetId() != 1) {
        return;
    }
    #ifdef ARK_LITECG_DEBUG
    if (needDump) {
        LogInfo::MapleLogger() << "bb(" << bb.GetId() << ")LIVEOUT:";
        for (const auto &liveOutRegNO : bb.GetLiveOutRegNO()) {
            LogInfo::MapleLogger() << " " << liveOutRegNO;
        }
        LogInfo::MapleLogger() << ".\n";
        LogInfo::MapleLogger() << "bb(" << bb.GetId() << ")LIVEIN:";
        for (const auto &liveInRegNO : bb.GetLiveInRegNO()) {
            LogInfo::MapleLogger() << " " << liveInRegNO;
        }
        LogInfo::MapleLogger() << ".\n";
    }
    #endif

    UpdateLiveIntervalByLiveIn(bb, insnNum);

    if (bb.GetFirstInsn() == nullptr) {
        return;
    }
    UpdateParamLiveIntervalByLiveIn(bb, insnNum);
}

void LSRALinearScanRegAllocator::ComputeLiveOut(BB &bb, uint32 insnNum)
{
    auto updateLiveIntervalByLiveOut = [this, &bb, insnNum](regno_t regNO) {
        /* Extend live interval with live-out info */
        LiveInterval *li = liveIntervalsArray[regNO];
        if (li != nullptr && !bb.IsEmpty()) {
            li->SetLastUse(bb.GetLastInsn()->GetId());

            // update live interval range
            if (li->GetRanges().empty()) {
                li->AddRange(insnNum, insnNum);
            } else {
                li->GetRanges().back().SetEnd(insnNum);
            }
        }
    };

    /*
     *  traverse live out regNO
     *  for each live out regNO if the last corresponding live interval is created within this bb
     *  update this lastUse of li to the end of BB
     */
    for (const auto regNO : bb.GetLiveOutRegNO()) {
        if (regInfo->IsUnconcernedReg(regNO)) {
            continue;
        }
        if (!regInfo->IsVirtualRegister(regNO)) {
            LiveInterval *liOut = nullptr;
            if (regInfo->IsGPRegister(regNO)) {
                if (intParamQueue[regInfo->GetIntParamRegIdx(regNO)].empty()) {
                    continue;
                }
                liOut = intParamQueue[regInfo->GetIntParamRegIdx(regNO)].back();
                if (bb.GetFirstInsn() && liOut->GetFirstDef() >= bb.GetFirstInsn()->GetId()) {
                    liOut->SetPhysUse(insnNum);
                }
            } else {
                if (fpParamQueue[regInfo->GetFpParamRegIdx(regNO)].empty()) {
                    continue;
                }
                liOut = fpParamQueue[regInfo->GetFpParamRegIdx(regNO)].back();
                if (bb.GetFirstInsn() && liOut->GetFirstDef() >= bb.GetFirstInsn()->GetId()) {
                    liOut->SetPhysUse(insnNum);
                }
            }
            continue;
        }
        updateLiveIntervalByLiveOut(regNO);
        auto iter = derivedRef2Base.find(regNO);
        if (iter != derivedRef2Base.end()) {
            updateLiveIntervalByLiveOut(iter->second->GetRegisterNumber());
        }
    }
}

struct RegOpndInfo {
    RegOpndInfo(RegOperand &opnd, uint32 size, uint32 idx, bool def)
        : regOpnd(opnd), regSize(size), opndIdx(idx), isDef(def)
    {
    }
    RegOperand &regOpnd;
    uint32 regSize = 0;
    uint32 opndIdx = -1;
    bool isDef = false;
};

void LSRALinearScanRegAllocator::ComputeLiveIntervalForEachOperand(Insn &insn)
{
    std::vector<RegOpndInfo> allRegOpndInfo;
    const InsnDesc *md = insn.GetDesc();
    for (uint32 i = 0; i < insn.GetOperandSize(); ++i) {
        Operand &opnd = insn.GetOperand(i);
        const OpndDesc *opndDesc = md->GetOpndDes(i);
        DEBUG_ASSERT(opndDesc != nullptr, "ptr null check.");
        if (opnd.IsRegister()) {
            auto &regOpnd = static_cast<RegOperand &>(opnd);
            // Specifically, the "use-def" opnd is treated as a "use" opnd
            bool isUse = opndDesc->IsRegUse();
            // Fixup: The size in the insn md of x64 is not accurate, and the size in the fload opnd
            //        does not change, so we use the size in the opnd first.
            auto regSize = (regOpnd.GetRegisterType() == kRegTyInt ? opndDesc->GetSize() : regOpnd.GetSize());
            allRegOpndInfo.emplace_back(regOpnd, regSize, i, !isUse);
        } else if (opnd.IsMemoryAccessOperand()) {
            auto &memOpnd = static_cast<MemOperand &>(opnd);
            RegOperand *base = memOpnd.GetBaseRegister();
            RegOperand *offset = memOpnd.GetIndexRegister();
            if (base != nullptr) {
                allRegOpndInfo.emplace_back(*base, k64BitSize, i, false);
            }
            if (offset != nullptr) {
                allRegOpndInfo.emplace_back(*offset, k64BitSize, i, false);
            }
        } else if (opnd.IsList()) {
            auto &listOpnd = static_cast<ListOperand &>(opnd);
            for (auto op : listOpnd.GetOperands()) {
                allRegOpndInfo.emplace_back(*op, op->GetSize(), i, opndDesc->IsDef());
            }
        }
    }

    uint32 numUses = 0;
    for (auto &regOpndInfo : allRegOpndInfo) {
        if (!regOpndInfo.isDef) {
            SetupLiveInterval(regOpndInfo.regOpnd, insn, false, numUses, regOpndInfo.regSize);
        }
    }

    for (auto &regOpndInfo : allRegOpndInfo) {
        if (regOpndInfo.isDef) {
            SetupLiveInterval(regOpndInfo.regOpnd, insn, true, numUses, regOpndInfo.regSize);
        }
    }

    if (numUses >= regInfo->GetNormalUseOperandNum()) {
        needExtraSpillReg = true;
    }
}

void LSRALinearScanRegAllocator::ComputeLoopLiveIntervalPriority(const LoopDesc &loop)
{
    for (const auto *lp : loop.GetChildLoops()) {
        /* handle nested Loops */
        ComputeLoopLiveIntervalPriority(*lp);
    }
    for (auto bbId : loop.GetLoopBBs()) {
        auto *bb = cgFunc->GetBBFromID(bbId);
        if (bb->IsEmpty()) {
            continue;
        }
        FOR_BB_INSNS(insn, bb)
        {
            ComputeLoopLiveIntervalPriorityInInsn(*insn);
        }
        loopBBRegSet.clear();
    }
}

void LSRALinearScanRegAllocator::ComputeLoopLiveIntervalPriorityInInsn(const Insn &insn)
{
    uint32 opndNum = insn.GetOperandSize();
    for (uint32 i = 0; i < opndNum; ++i) {
        Operand &opnd = insn.GetOperand(i);
        if (!opnd.IsRegister()) {
            continue;
        }
        auto &regOpnd = static_cast<RegOperand &>(opnd);
        if (!regInfo->IsVirtualRegister(regOpnd)) {
            continue;
        }
        uint32 regNo = regOpnd.GetRegisterNumber();
        LiveInterval *li = liveIntervalsArray[regNo];
        if (li == nullptr || loopBBRegSet.find(regNo) != loopBBRegSet.end()) {
            continue;
        }
        li->SetPriority(kLoopWeight * li->GetPriority());
        (void)loopBBRegSet.insert(regNo);
    }
    return;
}

void LSRALinearScanRegAllocator::ComputeLiveIntervalForCall(Insn &insn)
{
    uint32 cnt = 0;
    // referencemap info
    for (auto regNO : insn.GetStackMapLiveIn()) {
        if (derivedRef2Base.find(regNO) != derivedRef2Base.end()) {
            auto baseOpnd = derivedRef2Base[regNO];
            auto regSize = baseOpnd->GetSize();
            SetupLiveInterval(*baseOpnd, insn, false, cnt, regSize);
        }
    }
    // deoptinfo
    if (insn.GetStackMap() != nullptr) {
        for (auto [_, opnd] : insn.GetStackMap()->GetDeoptInfo().GetDeoptBundleInfo()) {
            auto regSize = opnd->GetSize();
            SetupLiveInterval(*opnd, insn, false, cnt, regSize);
        }
    }
}

void LSRALinearScanRegAllocator::ComputeLiveInterval()
{
    RA_TIMER_REGISTER(lsra, "LSRA ComputeLiveInterval");
    liQue.clear();
    uint32 regUsedInBBSz = (cgFunc->GetMaxVReg() / (sizeof(uint64) * k8ByteSize) + 1);
    regUsedInBB.resize(regUsedInBBSz, 0);
    uint32 insnNum = 1;
    for (BB *bb : bfs->sortedBBs) {
        ComputeLiveIn(*bb, insnNum);
        FOR_BB_INSNS(insn, bb)
        {
            insn->SetId(insnNum);
            /* skip comment and debug insn */
            if (!insn->IsMachineInstruction()) {
                continue;
            }

            /* RecordCall, remember calls for caller/callee allocation. */
            if (insn->IsCall()) {
                if (!insn->GetIsThrow()) {
                    callQueue.emplace_back(insn->GetId());
                }
                if (!cgFunc->IsStackMapComputed()) {
                    ComputeLiveIntervalForCall(*insn);
                }
            }

            ComputeLiveIntervalForEachOperand(*insn);

            /* handle return value for call insn */
            if (insn->IsCall()) {
                /* For all backend architectures so far, adopt all RetRegs as Def via this insn,
                 * and then their live begins.
                 * next optimization, you can determine which registers are actually used.
                 */
                for (uint32 i = 0; i < regInfo->GetIntRetRegsNum(); i++) {
                    auto *retReg = regInfo->GetOrCreatePhyRegOperand(regInfo->GetIntRetReg(i), k64BitSize, kRegTyInt);
                    RecordPhysRegs(*retReg, insnNum, true);
                }
                for (uint32 i = 0; i < regInfo->GetFpRetRegsNum(); i++) {
                    auto *retReg = regInfo->GetOrCreatePhyRegOperand(regInfo->GetFpRetReg(i), k64BitSize, kRegTyFloat);
                    RecordPhysRegs(*retReg, insnNum, true);
                }
            }
            ++insnNum;
        }

        ComputeLiveOut(*bb, insnNum);
    }

    maxInsnNum = insnNum - 1; /* insn_num started from 1 */
    regUsedInBB.clear();
    /* calculate Live Interval weight */
    for (auto *li : liveIntervalsArray) {
        if (li == nullptr || li->GetRegNO() == 0) {
            continue;
        }
        if (li->GetPhysUse() > 0) {
            continue;
        }
        if (li->GetLastUse() > li->GetFirstDef()) {
            li->SetPriority(static_cast<float>(li->GetRefCount()) /
                            static_cast<float>(li->GetLastUse() - li->GetFirstDef()));
        } else {
            li->SetPriority(static_cast<float>(li->GetRefCount()) /
                            static_cast<float>(li->GetFirstDef() - li->GetLastUse()));
        }
    }

    // enhance loop Live Interval Priority
    for (const auto *lp : loopInfo.GetLoops()) {
        ComputeLoopLiveIntervalPriority(*lp);
    }
    #ifdef ARK_LITECG_DEBUG
    if (needDump) {
        PrintLiveIntervals();
    }
    #endif
}

/* Calculate the weight of a live interval for pre-spill and flexible spill */
void LSRALinearScanRegAllocator::LiveIntervalAnalysis()
{
    RA_TIMER_REGISTER(lsra, "LSRA BuildIntervalRanges");
    for (uint32 bbIdx = 0; bbIdx < bfs->sortedBBs.size(); ++bbIdx) {
        BB *bb = bfs->sortedBBs[bbIdx];

        FOR_BB_INSNS(insn, bb)
        {
            /* 1 calculate live interfere */
            if (!insn->IsMachineInstruction() || insn->GetId() == 0) {
                /* New instruction inserted by reg alloc (ie spill) */
                continue;
            }
            /* 1.1 simple retire from active */
            MapleSet<LiveInterval *, ActiveCmp>::iterator it;
            for (it = active.begin(); it != active.end(); /* erase will update */) {
                auto *li = static_cast<LiveInterval *>(*it);
                if (li->GetLastUse() > insn->GetId()) {
                    break;
                }
                it = active.erase(it);
            }
            const InsnDesc *md = insn->GetDesc();
            uint32 opndNum = insn->GetOperandSize();
            for (uint32 i = 0; i < opndNum; ++i) {
                const OpndDesc *regProp = md->GetOpndDes(i);
                DEBUG_ASSERT(regProp != nullptr, "pointer is null in LSRALinearScanRegAllocator::LiveIntervalAnalysis");
                bool isDef = regProp->IsRegDef();
                Operand &opnd = insn->GetOperand(i);
                if (isDef) {
                    auto &regOpnd = static_cast<RegOperand &>(opnd);
                    if (regOpnd.IsVirtualRegister() && regOpnd.GetRegisterType() != kRegTyCc) {
                        /* 1.2 simple insert to active */
                        uint32 regNO = regOpnd.GetRegisterNumber();
                        LiveInterval *li = liveIntervalsArray[regNO];
                        if (li->GetFirstDef() == insn->GetId() && li->GetStackSlot() != kSpilled) {
                            (void)active.insert(li);
                        }
                    }
                }
            }

            /* 2 get interfere info, and analysis */
            uint32 interNum = active.size();
            #ifdef ARK_LITECG_DEBUG
            if (needDump) {
                LogInfo::MapleLogger() << "In insn " << insn->GetId() << ", " << interNum
                                       << " overlap live intervals.\n";
                LogInfo::MapleLogger() << "\n";
            }
            #endif

            /* 2.2 interfere with each other, analysis which to spill */
            while (interNum > CGOptions::GetOverlapNum()) {
                LiveInterval *lowestLi = nullptr;
                FindLowestPrioInActive(lowestLi);
                if (lowestLi != nullptr) {
                    #ifdef ARK_LITECG_DEBUG
                    if (needDump) {
                        PrintLiveInterval(*lowestLi, "Pre spilled: ");
                    }
                    #endif
                    lowestLi->SetStackSlot(kSpilled);
                    lowestLi->SetShouldSave(false);
                    active.erase(itFinded);
                    interNum = active.size();
                } else {
                    break;
                }
            }
        }
    }
    active.clear();
}

void LSRALinearScanRegAllocator::UpdateCallQueueAtRetirement(uint32 insnID)
{
    /*
     * active list is sorted based on increasing lastUse
     * any operand whose use is greater than current
     * instruction number is still in use.
     * If the use is less than or equal to instruction number
     * then it is possible to retire this live interval and
     * reclaim the physical register associated with it.
     */
    #ifdef ARK_LITECG_DEBUG
    if (needDump) {
        LogInfo::MapleLogger() << "RetireActiveByInsn instr_num " << insnID << "\n";
    }
    #endif
    /* Retire invalidated call from call queue */
    while (!callQueue.empty() && callQueue.front() <= insnID) {
        callQueue.pop_front();
    }
}

/* update allocate info by active queue */
void LSRALinearScanRegAllocator::UpdateActiveAllocateInfo(const LiveInterval &li)
{
    uint32 start = li.GetFirstDef();
    uint32 end = li.GetLastUse();
    if (li.IsUseBeforeDef()) {
        --start;
    }
    for (auto *activeLi : active) {
        uint32 regNO = activeLi->GetAssignedReg();
        uint32 rangeStartPos;
        auto posRange = activeLi->FindPosRange(start);
        if (posRange == activeLi->GetRanges().end()) {
            rangeStartPos = UINT32_MAX;
        } else {
            rangeStartPos = posRange->GetStart();
        }
        if (rangeStartPos > start) {
            if (rangeStartPos < end) {
                blockForbiddenMask |= (1UL << activeLi->GetAssignedReg());
            }
            if (rangeStartPos < freeUntilPos[regNO]) {
                freeUntilPos[regNO] = rangeStartPos;
            }
        } else {
            freeUntilPos[regNO] = 0;
        }
    }
}

/* update allocate info by param queue */
void LSRALinearScanRegAllocator::UpdateParamAllocateInfo(const LiveInterval &li)
{
    bool isInt = (li.GetRegType() == kRegTyInt);
    MapleVector<SingleQue> &paramQueue = isInt ? intParamQueue : fpParamQueue;
    uint32 baseReg = isInt ? firstIntReg : firstFpReg;
    uint32 paramNum = isInt ? regInfo->GetIntRegs().size() : regInfo->GetFpRegs().size();
    uint32 start = li.GetFirstDef();
    uint32 end = li.GetLastUse();
    for (uint32 i = 0; i < paramNum; ++i) {
        while (!paramQueue[i].empty() && paramQueue[i].front()->GetPhysUse() <= start) {
            paramQueue[i].pop_front();
        }
        if (paramQueue[i].empty()) {
            continue;
        }
        auto regNo = paramQueue[i].front()->GetRegNO();
        uint32 startPos = paramQueue[i].front()->GetFirstDef();
        if (startPos <= start) {
            freeUntilPos[regNo] = 0;
        } else {
            if (startPos < end) {
                blockForbiddenMask |= (1UL << (i + baseReg));
            }
            if (startPos < freeUntilPos[regNo]) {
                freeUntilPos[regNo] = startPos;
            }
        }
    }
}

/* update active in retire */
void LSRALinearScanRegAllocator::RetireActive(LiveInterval &li, uint32 insnID)
{
    /* Retire live intervals from active list */
    MapleSet<LiveInterval *, ActiveCmp>::iterator it;
    for (it = active.begin(); it != active.end(); /* erase will update */) {
        auto *activeLi = static_cast<LiveInterval *>(*it);
        if (activeLi->GetLastUse() > insnID) {
            ++it;
            continue;
        }
        /*
         * live interval ended for this reg in active
         * release physical reg assigned to free reg pool
         */
        #ifdef ARK_LITECG_DEBUG
        if (needDump) {
            LogInfo::MapleLogger() << "Removing "
                                   << "(" << activeLi->GetAssignedReg() << ")"
                                   << "from regmask\n";
            PrintLiveInterval(*activeLi, "\tRemoving virt_reg li\n");
        }
        #endif
        it = active.erase(it);
    }
}

/* find the best physical reg by freeUntilPos */
uint32 LSRALinearScanRegAllocator::GetRegFromMask(uint32 mask, regno_t offset, const LiveInterval &li)
{
    uint32 prefer = li.GetPrefer();
    if (prefer != 0) {
        uint32 preg = li.GetPrefer() - offset;
        if ((mask & (1u << preg)) != 0 && freeUntilPos[prefer] >= li.GetLastUse()) {
            return prefer;
        }
    }
    uint32 bestReg = 0;
    uint32 maxFreeUntilPos = 0;
    for (uint32 preg = 0; preg < k32BitSize; ++preg) {
        if ((mask & (1u << preg)) == 0) {
            continue;
        }
        uint32 regNO = preg + offset;
        if (freeUntilPos[regNO] >= li.GetLastUse()) {
            return regNO;
        }
        if (freeUntilPos[regNO] > maxFreeUntilPos) {
            maxFreeUntilPos = freeUntilPos[regNO];
            bestReg = regNO;
        }
    }
    return bestReg;
}

/* Determine if live interval crosses the call */
bool LSRALinearScanRegAllocator::NeedSaveAcrossCall(LiveInterval &li)
{
    bool saveAcrossCall = false;
    for (uint32 callInsnID : callQueue) {
        if (callInsnID > li.GetLastUse()) {
            break;
        }
        if (callInsnID < li.GetFirstDef()) {
            continue;
        }
        /* Need to spill/fill around this call */
        for (auto range : li.GetRanges()) {
            uint32 start = range.GetStart();
            if (callInsnID >= start && callInsnID < range.GetEnd()) {
                saveAcrossCall = true;
                break;
            }
        }
        if (saveAcrossCall) {
            break;
        }
    }
    #ifdef ARK_LITECG_DEBUG
    if (needDump) {
        if (saveAcrossCall) {
            LogInfo::MapleLogger() << "\t\tlive interval crosses a call\n";
        } else {
            LogInfo::MapleLogger() << "\t\tlive interval does not cross a call\n";
        }
    }
    #endif
    return saveAcrossCall;
}

/* Return a phys register number for the live interval. */
uint32 LSRALinearScanRegAllocator::FindAvailablePhyReg(LiveInterval &li)
{
    uint32 regNO = 0;
    if (li.GetRegType() == kRegTyInt) {
        regNO = FindAvailablePhyReg(li, true);
    } else {
        DEBUG_ASSERT(li.GetRegType() == kRegTyFloat, "impossible register type");
        regNO = FindAvailablePhyReg(li, false);
    }
    return regNO;
}

/* Spill and reload for caller saved registers. */
void LSRALinearScanRegAllocator::InsertCallerSave(Insn &insn, Operand &opnd, bool isDef, uint32 spillIdx)
{
    auto &regOpnd = static_cast<RegOperand &>(opnd);
    uint32 vRegNO = regOpnd.GetRegisterNumber();
    if (vRegNO >= liveIntervalsArray.size()) {
        CHECK_FATAL(false, "index out of range in LSRALinearScanRegAllocator::InsertCallerSave");
    }
    LiveInterval *rli = liveIntervalsArray[vRegNO];
    auto regType = rli->GetRegType();

    if (!isDef && rli->IsNoNeedReloadPosition(insn.GetId())) {
        #ifdef ARK_LITECG_DEBUG
        if (needDump) {
            LogInfo::MapleLogger() << "InsertCallerSave R" << rli->GetRegNO() << " assigned " << rli->GetAssignedReg()
                                   << " skipping\n";
        }
        #endif
        return;
    }

    if (!rli->IsShouldSave()) {
        return;
    }

    uint32 regSize = rli->GetSpillSize();
    PrimType spType;

    if (regType == kRegTyInt) {
        spType = (regSize <= k32BitSize) ? PTY_u32 : PTY_u64;
    } else {
        spType = (regSize <= k32BitSize) ? PTY_f32 : PTY_f64;
    }

    #ifdef ARK_LITECG_DEBUG
    if (needDump) {
        LogInfo::MapleLogger() << "InsertCallerSave R" << vRegNO << (isDef ? " def" : " use") << "\n";
    }
    #endif

    MemOperand *memOpnd = nullptr;
    RegOperand *phyOpnd = nullptr;

    phyOpnd = regInfo->GetOrCreatePhyRegOperand(static_cast<regno_t>(rli->GetAssignedReg()), regSize, regType);
    std::string comment;
    bool isOutOfRange = false;
    auto tmpReg = static_cast<regno_t>(intSpillRegSet[spillIdx] + firstIntReg);
    if (isDef) {
        Insn *nextInsn = insn.GetNext();
        memOpnd = GetSpillMem(vRegNO, true, insn, tmpReg, isOutOfRange, regSize);
        Insn *stInsn = regInfo->BuildStrInsn(regSize, spType, *phyOpnd, *memOpnd);
        comment = " SPILL for caller_save " + std::to_string(vRegNO);
        ++callerSaveSpillCount;
        if (rli->GetLastUse() == insn.GetId()) {
            regInfo->FreeSpillRegMem(vRegNO);
            comment += " end";
        }
        stInsn->SetComment(comment);
        if (isOutOfRange && nextInsn != nullptr) {
            insn.GetBB()->InsertInsnBefore(*nextInsn, *stInsn);
        } else if (isOutOfRange && nextInsn == nullptr) {
            insn.GetBB()->AppendInsn(*stInsn);
        } else {
            insn.GetBB()->InsertInsnAfter(insn, *stInsn);
        }
    } else {
        memOpnd = GetSpillMem(vRegNO, false, insn, tmpReg, isOutOfRange, regSize);
        Insn *ldInsn = regInfo->BuildLdrInsn(regSize, spType, *phyOpnd, *memOpnd);
        comment = " RELOAD for caller_save " + std::to_string(vRegNO);
        ++callerSaveReloadCount;
        if (rli->GetLastUse() == insn.GetId()) {
            regInfo->FreeSpillRegMem(vRegNO);
            comment += " end";
        }
        ldInsn->SetComment(comment);
        insn.GetBB()->InsertInsnBefore(insn, *ldInsn);
    }
}

MemOperand *LSRALinearScanRegAllocator::GetSpillMem(uint32 vRegNO, bool isDest, Insn &insn, regno_t regNO,
                                                    bool &isOutOfRange, uint32 bitSize) const
{
    MemOperand *memOpnd = regInfo->GetOrCreatSpillMem(vRegNO, bitSize);
    return regInfo->AdjustMemOperandIfOffsetOutOfRange(memOpnd, std::make_pair(vRegNO, regNO), isDest, insn,
                                                       isOutOfRange);
}

/*
 * Generate spill/reload for an operand.
 * spill_idx : one of 3 phys regs set aside for the purpose of spills.
 */
void LSRALinearScanRegAllocator::SpillOperand(Insn &insn, Operand &opnd, bool isDef, uint32 spillIdx)
{
    /*
     * Insert spill (def)  and fill (use)  instructions for the operand.
     *  Keep track of the 'slot' (base 0). The actual slot on the stack
     *  will be some 'base_slot_offset' + 'slot' off FP.
     *  For simplification, entire 64bit register is spilled/filled.
     *
     *  For example, a virtual register home 'slot' on the stack is location 5.
     *  This represents a 64bit slot (8bytes).  The base_slot_offset
     *  from the base 'slot' determined by whoever is added, off FP.
     *     stack address is  ( FP - (5 * 8) + base_slot_offset )
     *  So the algorithm is simple, for each virtual register that is not
     *  allocated, it has to have a home address on the stack (a slot).
     *  A class variable is used, start from 0, increment by 1.
     *  Since LiveInterval already represent unique regNO information,
     *  just add a slot number to it.  Subsequent reference to a regNO
     *  will either get an allocated physical register or a slot number
     *  for computing the stack location.
     *
     *  This function will also determine the operand to be a def or use.
     *  For def, spill instruction(s) is appended after the insn.
     *  For use, spill instruction(s) is prepended before the insn.
     *  Use FP - (slot# *8) for now.  Will recompute if base_slot_offset
     *  is not 0.
     *
     *  The total number of slots used will be used to compute the stack
     *  frame size.  This will require some interface external to LSRA.
     *
     *  For normal instruction, two spill regs should be enough.  The caller
     *  controls which ones to use.
     *  For more complex operations, need to break down the instruction.
     *    eg.  store  v1 -> [v2 + v3]  // 3 regs needed
     *         =>  p1 <- v2        // address part 1
     *             p2 <- v3        // address part 2
     *             p1 <- p1 + p2   // freeing up p2
     *             p2 <- v1
     *            store p2 -> [p1]
     *      or we can allocate more registers to the spill register set
     *  For store multiple, need to break it down into two or more instr.
     */
    auto &regOpnd = static_cast<RegOperand &>(opnd);
    uint32 regNO = regOpnd.GetRegisterNumber();
    #ifdef ARK_LITECG_DEBUG
    if (needDump) {
        LogInfo::MapleLogger() << "SpillOperand " << regNO << "\n";
    }
    #endif

    regno_t spReg;
    PrimType spType;
    CHECK_FATAL(regNO < liveIntervalsArray.size(), "index out of range in LSRALinearScanRegAllocator::SpillOperand");
    LiveInterval *li = liveIntervalsArray[regNO];
    DEBUG_ASSERT(!li->IsShouldSave(), "SpillOperand: Should not be caller");
    uint32 regSize = li->GetSpillSize();
    RegType regType = regOpnd.GetRegisterType();

    if (li->GetRegType() == kRegTyInt) {
        DEBUG_ASSERT((spillIdx < intSpillRegSet.size()), "SpillOperand: ran out int spill reg");
        spReg = intSpillRegSet[spillIdx] + firstIntReg;
        spType = (regSize <= k32BitSize) ? PTY_u32 : PTY_u64;
    } else if (li->GetRegType() == kRegTyFloat) {
        DEBUG_ASSERT((spillIdx < fpSpillRegSet.size()), "SpillOperand: ran out fp spill reg");
        spReg = fpSpillRegSet[spillIdx] + firstFpReg;
        spType = (regSize <= k32BitSize) ? PTY_f32 : PTY_f64;
    } else {
        CHECK_FATAL(false, "SpillOperand: Should be int or float type");
    }
    auto tmpReg = static_cast<regno_t>(intSpillRegSet[spillIdx] + firstIntReg);

    bool isOutOfRange = false;
    auto *phyOpnd = regInfo->GetOrCreatePhyRegOperand(static_cast<regno_t>(spReg), regSize, regType);
    li->SetAssignedReg(phyOpnd->GetRegisterNumber());

    MemOperand *memOpnd = nullptr;
    if (isDef) {
        /*
         * Need to assign spReg (one of the two spill reg) to the destination of the insn.
         *    spill_vreg <- opn1 op opn2
         * to
         *    spReg <- opn1 op opn2
         *    store spReg -> spillmem
         */
        li->SetStackSlot(kSpilled);

        ++spillCount;
        Insn *nextInsn = insn.GetNext();
        memOpnd = GetSpillMem(regNO, true, insn, tmpReg, isOutOfRange, regSize);
        Insn *stInsn = regInfo->BuildStrInsn(regSize, spType, *phyOpnd, *memOpnd);
        if (li->GetLastUse() == insn.GetId()) {
            regInfo->FreeSpillRegMem(regNO);
        }
        if (CGOptions::GetInstance().GenerateVerboseCG()) {
            std::string comment = " SPILL vreg:" + std::to_string(regNO);
            stInsn->SetComment(comment);
        }

        if (isOutOfRange && nextInsn != nullptr) {
            insn.GetBB()->InsertInsnBefore(*nextInsn, *stInsn);
        } else if (isOutOfRange && nextInsn == nullptr) {
            insn.GetBB()->AppendInsn(*stInsn);
        } else {
            insn.GetBB()->InsertInsnAfter(insn, *stInsn);
        }
    } else {
        /* Here, reverse of isDef, change either opn1 or opn2 to the spReg. */
        if (li->GetStackSlot() == 0xFFFFFFFF) {
            LogInfo::MapleLogger() << "WARNING: " << regNO << " assigned " << li->GetAssignedReg()
                                   << " restore without spill in bb " << insn.GetBB()->GetId() << " : "
                                   << cgFunc->GetName() << "\n";
        }
        ++reloadCount;
        memOpnd = GetSpillMem(regNO, false, insn, tmpReg, isOutOfRange, regSize);
        Insn *ldInsn = regInfo->BuildLdrInsn(regSize, spType, *phyOpnd, *memOpnd);
        if (li->GetLastUse() == insn.GetId()) {
            regInfo->FreeSpillRegMem(regNO);
        }
        if (CGOptions::GetInstance().GenerateVerboseCG()) {
            std::string comment = " RELOAD vreg" + std::to_string(regNO);
            ldInsn->SetComment(comment);
        }
        insn.GetBB()->InsertInsnBefore(insn, *ldInsn);
    }
}

/* find the lowest li that meets the constraints related to li0 form current active */
void LSRALinearScanRegAllocator::FindLowestPrioInActive(LiveInterval *&targetLi, LiveInterval *li0, RegType regType)
{
    std::map<regno_t, uint32> activeLiAssignedRegCnt;
    for (auto *li : active) {
        if (li->GetAssignedReg() != 0) {
            ++activeLiAssignedRegCnt[li->GetAssignedReg()];
        }
    }

    constexpr float kBiggestFloat = 1000.0;
    float lowestPrio = (li0 != nullptr ? li0->GetPriority() : kBiggestFloat);
    bool found = false;
    bool hintCalleeSavedReg = li0 && NeedSaveAcrossCall(*li0);
    MapleSet<LiveInterval *, ActiveCmp>::iterator lowestIt;
    for (auto it = active.begin(); it != active.end(); ++it) {
        LiveInterval *li = static_cast<LiveInterval *>(*it);
        regno_t regNO = li->GetAssignedReg();
        /* 1. Basic Constraints */
        if (li->GetPriority() >= lowestPrio || li->GetRegType() != regType) {
            continue;
        }
        /* 2. If li is pre-assigned to Physical register primitively, ignore it. */
        if (!regInfo->IsVirtualRegister(li->GetRegNO())) {
            continue;
        }
        /* 3. CalleeSavedReg is preferred here. If li is assigned to Non-CalleeSavedReg, ignore it. */
        if (hintCalleeSavedReg && !regInfo->IsCalleeSavedReg(regNO - firstIntReg)) {
            continue;
        }
        /* 4. if regNO is assigned to multiple active li, ignore it. */
        if (activeLiAssignedRegCnt[regNO] > 1) {
            continue;
        }
        lowestPrio = li->GetPriority();
        lowestIt = it;
        found = true;
    }
    if (found) {
        targetLi = *lowestIt;
        itFinded = lowestIt;
    }
    return;
}

/* Set a vreg in live interval as being marked for spill. */
void LSRALinearScanRegAllocator::SetLiSpill(LiveInterval &li)
{
    #ifdef ARK_LITECG_DEBUG
    if (needDump) {
        LogInfo::MapleLogger() << "SetLiSpill " << li.GetRegNO();
        LogInfo::MapleLogger() << "(refCount " << li.GetRefCount() << ")\n";
    }
    #endif
    li.SetStackSlot(kSpilled);
    li.SetShouldSave(false);
}

uint32 LSRALinearScanRegAllocator::HandleSpillForLi(LiveInterval &li)
{
    /* choose the lowest priority li to spill */
    RegType regType = li.GetRegType();
    LiveInterval *spillLi = nullptr;
    FindLowestPrioInActive(spillLi, &li, regType);

    if (spillLi == nullptr || li.GetStackSlot() == kSpilled || li.GetRefCount() <= spillLi->GetRefCount() ||
        freeUntilPos[spillLi->GetAssignedReg()] < li.GetLastUse()) {
        /* spill current li */
        #ifdef ARK_LITECG_DEBUG
        if (needDump) {
            LogInfo::MapleLogger() << "Flexible Spill: still spill " << li.GetRegNO() << ".\n";
        }
        #endif
        SetLiSpill(li);
        return 0;
    }
    DEBUG_ASSERT(spillLi != nullptr, "spillLi is null in LSRALinearScanRegAllocator::HandleSpillForLi");

    uint32 newRegNO = spillLi->GetAssignedReg();
    DEBUG_ASSERT(freeUntilPos[newRegNO] >= li.GetLastUse(), "phyReg has small free range.");

    #ifdef ARK_LITECG_DEBUG
    if (needDump) {
        LogInfo::MapleLogger() << "Flexible Spill: " << spillLi->GetRegNO() << " instead of " << li.GetRegNO() << ".\n";
        PrintLiveInterval(*spillLi, "TO spill: ");
        PrintLiveInterval(li, "Instead of: ");
    }
    #endif

    li.SetAssignedReg(newRegNO);
    if (!regInfo->IsCalleeSavedReg(newRegNO) && NeedSaveAcrossCall(li)) {
        li.SetShouldSave(true);
    }

    /* spill this live interval */
    (void)active.erase(itFinded);
    SetLiSpill(*spillLi);
    spillLi->SetAssignedReg(0);

    (void)active.insert(&li);
    return newRegNO;
}

uint32 LSRALinearScanRegAllocator::FindAvailablePhyRegAcrossCall(LiveInterval &li, bool isIntReg)
{
    uint32 callerRegMask = isIntReg ? intCallerMask : fpCallerMask;
    uint32 calleeRegMask = isIntReg ? intCalleeMask : fpCalleeMask;
    regno_t reg0 = isIntReg ? firstIntReg : firstFpReg;

    /* call in live interval, use callee if available */
    auto bestReg = GetRegFromMask(calleeRegMask, reg0, li);
    if (bestReg != 0 && freeUntilPos[bestReg] >= li.GetLastUse()) {
        li.SetShouldSave(false);
        return bestReg;
    }
    /* can be optimize multi use between calls rather than in bb */
    if (bestReg == 0 || li.IsMultiUseInBB()) {
        auto secondReg = GetRegFromMask(callerRegMask, reg0, li);
        if (freeUntilPos[secondReg] >= li.GetLastUse()) {
            li.SetShouldSave(true);
            return secondReg;
        }
    }
    return 0;
}

uint32 LSRALinearScanRegAllocator::FindAvailablePhyReg(LiveInterval &li, bool isIntReg)
{
    /* See if register is live accross a call */
    bool liAcrossCall = NeedSaveAcrossCall(li);
    if (liAcrossCall && !regInfo->IsPrefCallerSaveRegs(li.GetRegType(), li.GetSpillSize())) {
        return FindAvailablePhyRegAcrossCall(li, isIntReg);
    }

    uint32 callerRegMask = isIntReg ? intCallerMask : fpCallerMask;
    uint32 calleeRegMask = isIntReg ? intCalleeMask : fpCalleeMask;
    regno_t reg0 = isIntReg ? firstIntReg : firstFpReg;
    auto bestReg = GetRegFromMask(callerRegMask, reg0, li);
    if (bestReg == 0) {
        bestReg = GetRegFromMask(calleeRegMask, reg0, li);
    } else if (freeUntilPos[bestReg] < li.GetLastUse()) {
        auto secondReg = GetRegFromMask(calleeRegMask, reg0, li);
        if (secondReg != 0) {
            bestReg = (freeUntilPos[bestReg] > freeUntilPos[secondReg]) ? bestReg : secondReg;
        }
    }

    if (bestReg != 0 && freeUntilPos[bestReg] < li.GetLastUse()) {
        DEBUG_ASSERT(freeUntilPos[bestReg] != 0, "impossible");
        bestReg = 0;
    }
    /* try to fill in holes */
    /* try first split if no hole exists */
    return bestReg;
}

/* Shell function to find a physical register for an operand. */
uint32 LSRALinearScanRegAllocator::AssignPhysRegs(LiveInterval &li)
{
    if (spillAll) {
        return 0;
    }

    /* pre spilled: */
    if (li.GetStackSlot() != 0xFFFFFFFF) {
        return 0;
    }
    #ifdef ARK_LITECG_DEBUG
    if (needDump) {
        uint32 activeSz = active.size();
        LogInfo::MapleLogger() << "\tAssignPhysRegs-active_sz " << activeSz << "\n";
    }
    #endif

    uint32 regNO = FindAvailablePhyReg(li);
    if (regNO != 0) {
        li.SetAssignedReg(regNO);
        if (regInfo->IsCalleeSavedReg(regNO)) {
            #ifdef ARK_LITECG_DEBUG
            if (needDump) {
                LogInfo::MapleLogger() << "\tCallee-save register for save/restore in prologue/epilogue: " << regNO
                                       << "\n";
            }
            #endif
            cgFunc->AddtoCalleeSaved(regNO);
        }
    }
    return regNO;
}

void LSRALinearScanRegAllocator::AssignPhysRegsForLi(LiveInterval &li)
{
    uint32 newRegNO = AssignPhysRegs(li);
    if (newRegNO == 0) {
        newRegNO = HandleSpillForLi(li);
    }

    if (newRegNO != 0) {
        (void)active.insert(&li);
    }
}

/* Replace Use-Def Opnd */
RegOperand *LSRALinearScanRegAllocator::GetReplaceUdOpnd(Insn &insn, Operand &opnd, uint32 &spillIdx)
{
    if (!opnd.IsRegister()) {
        return nullptr;
    }
    const auto *regOpnd = static_cast<RegOperand *>(&opnd);

    uint32 vRegNO = regOpnd->GetRegisterNumber();
    RegType regType = regOpnd->GetRegisterType();
    if (regType == kRegTyCc || regType == kRegTyVary) {
        return nullptr;
    }
    if (regInfo->IsUnconcernedReg(vRegNO) || !regInfo->IsVirtualRegister(vRegNO)) {
        return nullptr;
    }

    DEBUG_ASSERT(vRegNO < liveIntervalsArray.size(),
                 "index out of range of MapleVector in LSRALinearScanRegAllocator::GetReplaceUdOpnd");
    LiveInterval *li = liveIntervalsArray[vRegNO];

    regno_t regNO = li->GetAssignedReg();
    if (regInfo->IsCalleeSavedReg(regNO)) {
        cgFunc->AddtoCalleeSaved(regNO);
    }

    if (li->IsShouldSave()) {
        InsertCallerSave(insn, opnd, false, spillIdx);
        InsertCallerSave(insn, opnd, true, spillIdx);
    } else if (li->GetStackSlot() == kSpilled) {
        SpillOperand(insn, opnd, false, spillIdx);
        SpillOperand(insn, opnd, true, spillIdx);
        ++spillIdx;
    }
    RegOperand *phyOpnd =
        regInfo->GetOrCreatePhyRegOperand(static_cast<regno_t>(li->GetAssignedReg()), opnd.GetSize(), regType);

    return phyOpnd;
}

/*
 * Create an operand with physical register assigned, or a spill register
 * in the case where a physical register cannot be assigned.
 */
RegOperand *LSRALinearScanRegAllocator::GetReplaceOpnd(Insn &insn, Operand &opnd, uint32 &spillIdx, bool isDef)
{
    if (!opnd.IsRegister()) {
        return nullptr;
    }
    const auto *regOpnd = static_cast<RegOperand *>(&opnd);

    uint32 vRegNO = regOpnd->GetRegisterNumber();
    RegType regType = regOpnd->GetRegisterType();
    if (regType == kRegTyCc || regType == kRegTyVary) {
        return nullptr;
    }
    if (regInfo->IsUnconcernedReg(vRegNO) || !regInfo->IsVirtualRegister(vRegNO)) {
        return nullptr;
    }

    DEBUG_ASSERT(vRegNO < liveIntervalsArray.size(),
                 "index out of range of MapleVector in LSRALinearScanRegAllocator::GetReplaceOpnd");
    LiveInterval *li = liveIntervalsArray[vRegNO];

    regno_t regNO = li->GetAssignedReg();
    if (regInfo->IsCalleeSavedReg(regNO)) {
        cgFunc->AddtoCalleeSaved(regNO);
    }

    if (li->IsShouldSave() || li->GetStackSlot() == kSpilled) {
        spillIdx = isDef ? 0 : spillIdx;
        if (li->IsShouldSave()) {
            InsertCallerSave(insn, opnd, isDef, spillIdx);
        } else {
            SpillOperand(insn, opnd, isDef, spillIdx);
        }
        if (!isDef) {
            ++spillIdx;
        }
    }
    RegOperand *phyOpnd =
        regInfo->GetOrCreatePhyRegOperand(static_cast<regno_t>(li->GetAssignedReg()), opnd.GetSize(), regType);

    return phyOpnd;
}

bool LSRALinearScanRegAllocator::CallerSaveOpt::UpdateLocalDefWithBBLiveIn(const BB &bb)
{
    bool changed = false;
    auto bbId = bb.GetId();
    for (uint32 i = 0; i < callerSaves.size(); ++i) {
        auto *li = callerSaves[i];
        auto &defLiveIn = localDefLiveIn[i];
        auto &defAfterInsn = localDefAfterInsn[i];

        if (bb.GetLiveInRegNO().count(li->GetRegNO()) == 0) {
            continue;
        }
        if (defLiveIn.count(bbId) != 0) {
            continue;
        }
        bool isLocalDef = true;
        for (auto *pred : bb.GetPreds()) {
            if (defAfterInsn.count(pred->GetId()) == 0) {
                isLocalDef = false;
                break;
            }
        }
        if (isLocalDef) {
            defLiveIn.insert(bb.GetId());
            defAfterInsn.emplace(bb.GetId(), 0);
            changed = true;
        }
    }
    return changed;
}

void LSRALinearScanRegAllocator::CallerSaveOpt::CollectCallerNoNeedReloadByInsn(const Insn &insn)
{
    auto curId = insn.GetId();
    for (uint32 i = 0; i < callerSaves.size(); ++i) {
        auto *li = callerSaves[i];
        auto &defLiveIn = localDefLiveIn[i];
        auto &defAfterInsn = localDefAfterInsn[i];
        auto posRange = li->FindPosRange(curId);
        if (posRange == li->GetRanges().end() || posRange->GetStart() > curId) {
            continue;
        }
        if (insn.IsCall()) {
            defAfterInsn.erase(insn.GetBB()->GetId());
            continue;
        }
        auto &usePositions = li->GetUsePositions();
        if (std::binary_search(usePositions.begin(), usePositions.end(), curId)) {
            auto iter = defAfterInsn.find(insn.GetBB()->GetId());
            if (iter == defAfterInsn.end() || iter->second > curId) {
                defAfterInsn.insert_or_assign(insn.GetBB()->GetId(), curId);
                continue;
            }
            if (iter->second == curId && defLiveIn.count(insn.GetBB()->GetId()) == 0) {
                continue;
            }
            li->AddNoNeedReloadPosition(curId);
        }
    }
}

void LSRALinearScanRegAllocator::CallerSaveOpt::Run()
{
    bool changed;
    do {
        changed = false;
        for (auto *li : callerSaves) {
            li->InitRangeFinder();
        }
        for (BB *bb : bfs->sortedBBs) {
            if (!UpdateLocalDefWithBBLiveIn(*bb) && !firstTime) {
                continue;
            }
            changed = true;
            FOR_BB_INSNS(insn, bb)
            {
                if (!insn->IsMachineInstruction() || insn->GetId() == 0) {
                    continue;
                }
                CollectCallerNoNeedReloadByInsn(*insn);
            }
        }
        firstTime = false;
    } while (changed);
}

void LSRALinearScanRegAllocator::FinalizeUseRegisters(Insn &insn, uint32 &spillIdx)
{
    const InsnDesc *md = insn.GetDesc();

    for (uint32 i = 0; i < insn.GetOperandSize(); ++i) {
        const OpndDesc *opndDesc = md->GetOpndDes(i);
        DEBUG_ASSERT(opndDesc != nullptr, "pointer is null in LSRALinearScanRegAllocator::FinalizeRegisters");
        Operand &opnd = insn.GetOperand(i);
        if (opndDesc->IsDef() && !opnd.IsMemoryAccessOperand()) {
            continue;
        }
        if (opnd.IsList()) {
            auto &listOpnd = static_cast<ListOperand&>(opnd);
            auto *newList = &cgFunc->GetOpndBuilder()->CreateList(cgFunc->GetFuncScopeAllocator()->GetMemPool());
            for (auto *regOpnd : listOpnd.GetOperands()) {
                RegOperand *phyOpnd =
                    regInfo->IsVirtualRegister(*regOpnd) ? GetReplaceOpnd(insn, *regOpnd, spillIdx, false) : regOpnd;
                newList->PushOpnd(*phyOpnd);
            }
            insn.SetOperand(i, *newList);
        } else if (opnd.IsMemoryAccessOperand()) {
            auto *memOpnd = static_cast<MemOperand*>(static_cast<MemOperand&>(opnd).Clone(*cgFunc->GetMemoryPool()));
            DEBUG_ASSERT(memOpnd != nullptr, "memopnd is null in LSRALinearScanRegAllocator::FinalizeRegisters");
            insn.SetOperand(i, *memOpnd);
            Operand *base = memOpnd->GetBaseRegister();
            Operand *offset = memOpnd->GetIndexRegister();
            if (base != nullptr) {
                auto *phyOpnd = GetReplaceOpnd(insn, *base, spillIdx, false);
                if (phyOpnd != nullptr) {
                    memOpnd->SetBaseRegister(*phyOpnd);
                }
            }
            if (offset != nullptr) {
                auto *phyOpnd = GetReplaceOpnd(insn, *offset, spillIdx, false);
                if (phyOpnd != nullptr) {
                    memOpnd->SetIndexRegister(*phyOpnd);
                }
            }
        } else {
            auto *phyOpnd = GetReplaceOpnd(insn, opnd, spillIdx, false);
            if (phyOpnd != nullptr) {
                insn.SetOperand(i, *phyOpnd);
            }
        }
    }
}

void LSRALinearScanRegAllocator::FinalizeUseDefRegisters(Insn &insn, uint32 &spillIdx)
{
    const InsnDesc *md = insn.GetDesc();

    for (uint32 i = 0; i < insn.GetOperandSize(); ++i) {
        const OpndDesc *opndDesc = md->GetOpndDes(i);
        DEBUG_ASSERT(opndDesc != nullptr, "pointer is null in LSRALinearScanRegAllocator::FinalizeRegisters");
        Operand &opnd = insn.GetOperand(i);
        bool isUseDef = opndDesc->IsRegDef() && opndDesc->IsRegUse();
        if (!isUseDef) {
            continue;
        }
        RegOperand *phyOpnd = GetReplaceUdOpnd(insn, opnd, spillIdx);
        if (phyOpnd != nullptr) {
            insn.SetOperand(i, *phyOpnd);
        }
    }
}

void LSRALinearScanRegAllocator::FinalizeDefRegisters(Insn &insn, uint32 &spillIdx)
{
    const InsnDesc *md = insn.GetDesc();

    for (uint32 i = 0; i < insn.GetOperandSize(); ++i) {
        const OpndDesc *opndDesc = md->GetOpndDes(i);
        DEBUG_ASSERT(opndDesc != nullptr, "pointer is null in LSRALinearScanRegAllocator::FinalizeRegisters");
        Operand &opnd = insn.GetOperand(i);
        if (opndDesc->IsUse() || opnd.IsMemoryAccessOperand()) {
            continue;
        }
        if (opnd.IsRegister()) {
            RegOperand *phyOpnd = GetReplaceOpnd(insn, opnd, spillIdx, true);
            if (phyOpnd != nullptr) {
                insn.SetOperand(i, *phyOpnd);
            }
        } else if (opnd.IsList()) {
            auto &listOpnd = static_cast<ListOperand&>(opnd);
            auto *newList = &cgFunc->GetOpndBuilder()->CreateList(cgFunc->GetFuncScopeAllocator()->GetMemPool());
            for (auto *regOpnd : listOpnd.GetOperands()) {
                RegOperand *phyOpnd =
                    regInfo->IsVirtualRegister(*regOpnd) ? GetReplaceOpnd(insn, *regOpnd, spillIdx, true) : regOpnd;
                newList->PushOpnd(*phyOpnd);
            }
            insn.SetOperand(i, *newList);
        }
    }
}
void LSRALinearScanRegAllocator::FinalizeFreeReferenceSpillStack(Insn &insn)
{
    if (!insn.IsCall()) {
        return;
    }

    auto freeSpillStack = [this, insn](regno_t regno) {
        auto *li = liveIntervalsArray[regno];
        if (li != nullptr && insn.GetId() >= li->GetLastUse()) {
            regInfo->FreeSpillRegMem(regno);
        }
    };

    // referencemap info
    for (auto regNO : insn.GetStackMapLiveIn()) {
        freeSpillStack(regNO);
        auto iter = derivedRef2Base.find(regNO);
        if (iter != derivedRef2Base.end()) {
            freeSpillStack(iter->second->GetRegisterNumber());
        }
    }
    // deoptinfo
    if (insn.GetStackMap() == nullptr) {
        return;
    }
    for (auto [_, opnd] : insn.GetStackMap()->GetDeoptInfo().GetDeoptBundleInfo()) {
        if (!opnd->IsRegister()) {
            continue;
        }
        freeSpillStack(static_cast<RegOperand*>(opnd)->GetRegisterNumber());
    }
}

/* Iterate through all instructions and change the vreg to preg. */
void LSRALinearScanRegAllocator::FinalizeRegisters()
{
    RA_TIMER_REGISTER(lsra, "LSRA FinalizeRegisters");
    CallerSaveOpt opt(liveIntervalsArray, bfs);
    opt.Run();
    for (BB *bb : bfs->sortedBBs) {
        FOR_BB_INSNS(insn, bb)
        {
            if (!insn->IsMachineInstruction() || insn->GetId() == 0) {
                continue;
            }

            uint32 spillIdx = 0;
            // Handle source(use) opernads first
            FinalizeUseRegisters(*insn, spillIdx);

            // Handle ud(use-def) opernads
            FinalizeUseDefRegisters(*insn, spillIdx);

            // Handle dest(def) opernads last
            FinalizeDefRegisters(*insn, spillIdx);

            // Free spill stack for reference reg
            FinalizeFreeReferenceSpillStack(*insn);
        }
    }
}

void LSRALinearScanRegAllocator::SetStackMapDerivedInfo()
{
    for (BB *bb : bfs->sortedBBs) {
        FOR_BB_INSNS(insn, bb) {
            if (!insn->IsMachineInstruction()) {
                continue;
            }
            const InsnDesc *md = insn->GetDesc();
            for (uint32 i = 0; i < insn->GetOperandSize(); ++i) {
                if (!md->GetOpndDes(i)->IsRegDef()) {
                    continue;
                }
                auto &regOpnd = static_cast<RegOperand&>(insn->GetOperand(i));
                if (regOpnd.GetBaseRefOpnd() != nullptr) {
                    // set the base reference of derived reference for stackmap
                    derivedRef2Base[regOpnd.GetRegisterNumber()] = regOpnd.GetBaseRefOpnd();
                }
            }
        }
    }
}

void LSRALinearScanRegAllocator::CollectReferenceMap()
{
    RA_TIMER_REGISTER(lsra, "LSRA CollectReferenceMap");
    const auto &referenceMapInsns = cgFunc->GetStackMapInsns();
    #ifdef ARK_LITECG_DEBUG
    if (needDump) {
        LogInfo::MapleLogger() << "===========reference map stack info================\n";
    }
    #endif

    for (auto *insn : referenceMapInsns) {
        for (auto regNO : insn->GetStackMapLiveIn()) {
            if (!cgFunc->IsRegReference(regNO)) {
                continue;
            }

            auto *li = liveIntervalsArray[regNO];
            if (li == nullptr) {
                continue;
            }

            if (li->IsShouldSave() || li->GetStackSlot() == kSpilled) {
                auto itr = derivedRef2Base.find(regNO);
                if (itr != derivedRef2Base.end()) {
                    auto baseRegNum = (itr->second)->GetRegisterNumber();
                    MemOperand *baseRegMemOpnd = cgFunc->GetOrCreatSpillMem(baseRegNum, k64BitSize);
                    int64 baseRefMemoffset = baseRegMemOpnd->GetOffsetImmediate()->GetOffsetValue();
                    insn->GetStackMap()->GetReferenceMap().ReocordStackRoots(baseRefMemoffset);
                    #ifdef ARK_LITECG_DEBUG
                    if (needDump) {
                        LogInfo::MapleLogger() << "--------insn id: " << insn->GetId()
                                               << " base regNO: " << baseRegNum << " offset: "
                                               << baseRefMemoffset << std::endl;
                    }
                    #endif
                }
                MemOperand *memOperand = cgFunc->GetOrCreatSpillMem(regNO, k64BitSize);
                int64 offset = memOperand->GetOffsetImmediate()->GetOffsetValue();
                insn->GetStackMap()->GetReferenceMap().ReocordStackRoots(offset);
                if (itr == derivedRef2Base.end()) {
                    insn->GetStackMap()->GetReferenceMap().ReocordStackRoots(offset);
                }
                #ifdef ARK_LITECG_DEBUG
                if (needDump) {
                    LogInfo::MapleLogger() << "--------insn id: " << insn->GetId() << " regNO: " << regNO
                                           << " offset: " << offset << std::endl;
                }
                #endif
            } else {
                // li->GetAssignedReg - R0/RAX?
                CHECK_FATAL(false, "not support currently");
                insn->GetStackMap()->GetReferenceMap().ReocordRegisterRoots(li->GetAssignedReg());
            }
        }
    }

    #ifdef ARK_LITECG_DEBUG
    if (needDump) {
        LogInfo::MapleLogger() << "===========reference map stack info end================\n";
    }
    if (needDump) {
        LogInfo::MapleLogger() << "===========reference map info================\n";
        for (auto *insn : referenceMapInsns) {
            LogInfo::MapleLogger() << "  referenceMap insn: ";
            insn->Dump();
            insn->GetStackMap()->GetReferenceMap().Dump();
        }
    }
    #endif
}

void LSRALinearScanRegAllocator::SolveRegOpndDeoptInfo(const RegOperand &regOpnd, DeoptInfo &deoptInfo,
                                                       int32 deoptVregNO) const
{
    if (!regInfo->IsVirtualRegister(regOpnd)) {
        // Get Register No
        deoptInfo.RecordDeoptVreg2LocationInfo(deoptVregNO, LocationInfo({kInRegister, 0}));
        return;
    }
    // process virtual RegOperand
    regno_t vRegNO = regOpnd.GetRegisterNumber();
    LiveInterval *li = liveIntervalsArray[vRegNO];
    if (li->IsShouldSave() || li->GetStackSlot() == kSpilled) {
        MemOperand *memOpnd = cgFunc->GetOrCreatSpillMem(vRegNO, regOpnd.GetSize());
        SolveMemOpndDeoptInfo(*(static_cast<const MemOperand *>(memOpnd)), deoptInfo, deoptVregNO);
    } else {
        // Get Register NO
        deoptInfo.RecordDeoptVreg2LocationInfo(deoptVregNO, LocationInfo({kInRegister, li->GetAssignedReg()}));
    }
}

void LSRALinearScanRegAllocator::SolveMemOpndDeoptInfo(const MemOperand &memOpnd, DeoptInfo &deoptInfo,
                                                       int32 deoptVregNO) const
{
    int64 offset = memOpnd.GetOffsetImmediate()->GetOffsetValue();
    deoptInfo.RecordDeoptVreg2LocationInfo(deoptVregNO, LocationInfo({kOnStack, offset}));
}

void LSRALinearScanRegAllocator::CollectDeoptInfo()
{
    RA_TIMER_REGISTER(lsra, "LSRA CollectDeoptInfo");
    const auto referenceMapInsns = cgFunc->GetStackMapInsns();
    for (auto *insn : referenceMapInsns) {
        auto &deoptInfo = insn->GetStackMap()->GetDeoptInfo();
        const auto &deoptBundleInfo = deoptInfo.GetDeoptBundleInfo();
        if (deoptBundleInfo.empty()) {
            continue;
        }
        for (const auto &item : deoptBundleInfo) {
            const auto *opnd = item.second;
            if (opnd->IsRegister()) {
                SolveRegOpndDeoptInfo(*static_cast<const RegOperand *>(opnd), deoptInfo, item.first);
                continue;
            }
            if (opnd->IsImmediate()) {
                const auto *immOpnd = static_cast<const ImmOperand *>(opnd);
                deoptInfo.RecordDeoptVreg2LocationInfo(item.first, LocationInfo({kInConstValue, immOpnd->GetValue()}));
                continue;
            }
            if (opnd->IsMemoryAccessOperand()) {
                SolveMemOpndDeoptInfo(*(static_cast<const MemOperand *>(opnd)), deoptInfo, item.first);
                continue;
            }
            DEBUG_ASSERT(false, "can't reach here!");
        }
    }
    #ifdef ARK_LITECG_DEBUG
    if (needDump) {
        LogInfo::MapleLogger() << "===========deopt info================\n";
        for (auto *insn : referenceMapInsns) {
            LogInfo::MapleLogger() << "---- deoptInfo insn: ";
            insn->Dump();
            insn->GetStackMap()->GetDeoptInfo().Dump();
        }
    }
    #endif
}

void LSRALinearScanRegAllocator::SetAllocMode()
{
    #ifdef ARK_LITECG_DEBUG
    if (needDump) {
        if (spillAll) {
            LogInfo::MapleLogger() << "spillAll mode on\n";
        }
    }
    #endif
}

void LSRALinearScanRegAllocator::LinearScanRegAllocator()
{
    RA_TIMER_REGISTER(lsra, "LSRA LinearScanRegAllocator");
    #ifdef ARK_LITECG_DEBUG
    if (needDump) {
        PrintParamQueue("Initial param queue");
        PrintCallQueue("Initial call queue");
    }
    #endif
    freeUntilPos.resize(regInfo->GetAllRegNum(), UINT32_MAX);
    MapleVector<uint32> initialPosVec(freeUntilPos);
    uint32 curInsnID = 0;

    while (!liQue.empty()) {
        LiveInterval *li = liQue.front();
        liQue.pop_front();
        if (li->GetRangesSize() == 0) {
            /* range building has been skiped */
            li->AddRange(li->GetFirstDef(), li->GetLastUse());
        }
        li->InitRangeFinder();
        #ifdef ARK_LITECG_DEBUG
        if (needDump) {
            LogInfo::MapleLogger() << "======Alloc R" << li->GetRegNO() << "======"
                                   << "\n";
        }
        #endif
        blockForbiddenMask = 0;
        freeUntilPos = initialPosVec;
        DEBUG_ASSERT(li->GetFirstDef() >= curInsnID, "wrong li order");
        curInsnID = li->GetFirstDef();
        RetireActive(*li, curInsnID);
        UpdateCallQueueAtRetirement(curInsnID);
        UpdateActiveAllocateInfo(*li);
        UpdateParamAllocateInfo(*li);
        #ifdef ARK_LITECG_DEBUG
        if (needDump) {
            DebugCheckActiveList();
            LogInfo::MapleLogger() << "freeUntilPos:";
            for (uint32 i = 0; i < freeUntilPos.size(); ++i) {
                LogInfo::MapleLogger() << "[" << i << "," << freeUntilPos[i] << "], ";
            }
            LogInfo::MapleLogger() << "\n";
        }
        #endif
        AssignPhysRegsForLi(*li);
    }
}

void LSRALinearScanRegAllocator::CollectStackMapInfo()
{
    CollectReferenceMap();
    CollectDeoptInfo();
}

/* Main entrance for the LSRA register allocator */
bool LSRALinearScanRegAllocator::AllocateRegisters()
{
    cgFunc->SetIsAfterRegAlloc();
    liveIntervalsArray.resize(cgFunc->GetMaxVReg());
    regInfo->Fini();
    SetAllocMode();
    #ifdef ARK_LITECG_DEBUG
    if (needDump) {
        const MIRModule &mirModule = cgFunc->GetMirModule();
        DotGenerator::GenerateDot("RA", *cgFunc, mirModule);
        DotGenerator::GenerateDot("RAe", *cgFunc, mirModule);
        LogInfo::MapleLogger() << "Entering LinearScanRegAllocator: " << cgFunc->GetName() << "\n";
    }
    #endif

    if (!cgFunc->IsStackMapComputed()) {
        SetStackMapDerivedInfo();
    }

    ComputeLiveInterval();

    if (!cgFunc->IsStackMapComputed()) {
        SpillStackMapInfo();
    }

    bool enableDoLSRAPreSpill = true;
    if (enableDoLSRAPreSpill) {
        LiveIntervalAnalysis();
    }

    InitFreeRegPool();

    LinearScanRegAllocator();

    #ifdef ARK_LITECG_DEBUG
    if (needDump) {
        PrintAllLiveRanges();
    }
    #endif

    FinalizeRegisters();

    if (!cgFunc->IsStackMapComputed()) {
        CollectStackMapInfo();
    }

    #ifdef ARK_LITECG_DEBUG
    if (needDump) {
        LogInfo::MapleLogger() << "Total " << spillCount << " spillCount in " << cgFunc->GetName() << " \n";
        LogInfo::MapleLogger() << "Total " << reloadCount << " reloadCount\n";
        LogInfo::MapleLogger() << "Total "
                               << "(" << spillCount << "+ " << callerSaveSpillCount
                               << ") = " << (spillCount + callerSaveSpillCount) << " SPILL\n";
        LogInfo::MapleLogger() << "Total "
                               << "(" << reloadCount << "+ " << callerSaveReloadCount
                               << ") = " << (reloadCount + callerSaveReloadCount) << " RELOAD\n";
        uint32_t insertInsn = spillCount + callerSaveSpillCount + reloadCount + callerSaveReloadCount;
        float rate = (float(insertInsn) / float(maxInsnNum));
        LogInfo::MapleLogger() << "insn Num Befor RA:" << maxInsnNum << ", insert " << insertInsn << " insns: "
                               << ", insertInsn/insnNumBeforRA: " << rate << "\n";
    }
    #endif

    bfs = nullptr; /* bfs is not utilized outside the function. */

    return true;
}

} /* namespace maplebe */
