

================================================================
== Vitis HLS Report for 'layernorm_1d_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_s'
================================================================
* Date:           Tue Oct 22 17:19:13 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.254 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_63_1  |        ?|        ?|         2|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 7 4 
4 --> 5 
5 --> 4 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.25>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data_4_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_4_val" [firmware/nnet_utils/nnet_layernorm.h:109]   --->   Operation 8 'read' 'data_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%data_3_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_3_val" [firmware/nnet_utils/nnet_layernorm.h:109]   --->   Operation 9 'read' 'data_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%data_2_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_2_val" [firmware/nnet_utils/nnet_layernorm.h:109]   --->   Operation 10 'read' 'data_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%data_1_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_1_val" [firmware/nnet_utils/nnet_layernorm.h:109]   --->   Operation 11 'read' 'data_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%data_0_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_0_val" [firmware/nnet_utils/nnet_layernorm.h:109]   --->   Operation 12 'read' 'data_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sum_cache = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %data_0_val_read, i3 0" [firmware/nnet_utils/nnet_layernorm.h:109]   --->   Operation 13 'bitconcatenate' 'sum_cache' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %data_1_val_read, i3 0" [firmware/nnet_utils/nnet_layernorm.h:109]   --->   Operation 14 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%shl_ln109_1 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %data_2_val_read, i3 0" [firmware/nnet_utils/nnet_layernorm.h:109]   --->   Operation 15 'bitconcatenate' 'shl_ln109_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%shl_ln109_2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %data_3_val_read, i3 0" [firmware/nnet_utils/nnet_layernorm.h:109]   --->   Operation 16 'bitconcatenate' 'shl_ln109_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%shl_ln109_3 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %data_4_val_read, i3 0" [firmware/nnet_utils/nnet_layernorm.h:109]   --->   Operation 17 'bitconcatenate' 'shl_ln109_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln109_1 = add i19 %shl_ln, i19 %sum_cache" [firmware/nnet_utils/nnet_layernorm.h:109]   --->   Operation 18 'add' 'add_ln109_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln109_2 = add i19 %shl_ln109_2, i19 %shl_ln109_3" [firmware/nnet_utils/nnet_layernorm.h:109]   --->   Operation 19 'add' 'add_ln109_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 20 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln109_3 = add i19 %add_ln109_2, i19 %shl_ln109_1" [firmware/nnet_utils/nnet_layernorm.h:109]   --->   Operation 20 'add' 'add_ln109_3' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 21 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln109 = add i19 %add_ln109_3, i19 %add_ln109_1" [firmware/nnet_utils/nnet_layernorm.h:109]   --->   Operation 21 'add' 'add_ln109' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln73 = sext i19 %add_ln109" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_layernorm.h:111]   --->   Operation 22 'sext' 'sext_ln73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (2.08ns)   --->   "%mul_ln73 = mul i31 %sext_ln73, i31 1638" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_layernorm.h:111]   --->   Operation 23 'mul' 'mul_ln73' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%mean = partselect i18 @_ssdm_op_PartSelect.i18.i31.i32.i32, i31 %mul_ln73, i32 13, i32 30" [firmware/nnet_utils/nnet_layernorm.h:111]   --->   Operation 24 'partselect' 'mean' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln111 = sext i18 %mean" [firmware/nnet_utils/nnet_layernorm.h:111]   --->   Operation 25 'sext' 'sext_ln111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.80ns)   --->   "%sub_ln114 = sub i19 %sum_cache, i19 %sext_ln111" [firmware/nnet_utils/nnet_layernorm.h:114]   --->   Operation 26 'sub' 'sub_ln114' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.80ns)   --->   "%sub_ln114_1 = sub i19 %shl_ln, i19 %sext_ln111" [firmware/nnet_utils/nnet_layernorm.h:114]   --->   Operation 27 'sub' 'sub_ln114_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.80ns)   --->   "%sub_ln114_2 = sub i19 %shl_ln109_1, i19 %sext_ln111" [firmware/nnet_utils/nnet_layernorm.h:114]   --->   Operation 28 'sub' 'sub_ln114_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.80ns)   --->   "%sub_ln114_3 = sub i19 %shl_ln109_2, i19 %sext_ln111" [firmware/nnet_utils/nnet_layernorm.h:114]   --->   Operation 29 'sub' 'sub_ln114_3' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.80ns)   --->   "%sub_ln114_4 = sub i19 %shl_ln109_3, i19 %sext_ln111" [firmware/nnet_utils/nnet_layernorm.h:114]   --->   Operation 30 'sub' 'sub_ln114_4' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.45>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln115 = sext i19 %sub_ln114" [firmware/nnet_utils/nnet_layernorm.h:115]   --->   Operation 31 'sext' 'sext_ln115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (2.08ns)   --->   "%mul_ln115 = mul i32 %sext_ln115, i32 %sext_ln115" [firmware/nnet_utils/nnet_layernorm.h:115]   --->   Operation 32 'mul' 'mul_ln115' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%diff_5 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %mul_ln115, i32 13, i32 31" [firmware/nnet_utils/nnet_layernorm.h:115]   --->   Operation 33 'partselect' 'diff_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln115_1 = sext i19 %sub_ln114_1" [firmware/nnet_utils/nnet_layernorm.h:115]   --->   Operation 34 'sext' 'sext_ln115_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (2.08ns)   --->   "%mul_ln115_1 = mul i32 %sext_ln115_1, i32 %sext_ln115_1" [firmware/nnet_utils/nnet_layernorm.h:115]   --->   Operation 35 'mul' 'mul_ln115_1' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%diff = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %mul_ln115_1, i32 13, i32 31" [firmware/nnet_utils/nnet_layernorm.h:115]   --->   Operation 36 'partselect' 'diff' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln115_2 = sext i19 %sub_ln114_2" [firmware/nnet_utils/nnet_layernorm.h:115]   --->   Operation 37 'sext' 'sext_ln115_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (2.08ns)   --->   "%mul_ln115_2 = mul i32 %sext_ln115_2, i32 %sext_ln115_2" [firmware/nnet_utils/nnet_layernorm.h:115]   --->   Operation 38 'mul' 'mul_ln115_2' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%diff_2 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %mul_ln115_2, i32 13, i32 31" [firmware/nnet_utils/nnet_layernorm.h:115]   --->   Operation 39 'partselect' 'diff_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln115_3 = sext i19 %sub_ln114_3" [firmware/nnet_utils/nnet_layernorm.h:115]   --->   Operation 40 'sext' 'sext_ln115_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (2.08ns)   --->   "%mul_ln115_3 = mul i32 %sext_ln115_3, i32 %sext_ln115_3" [firmware/nnet_utils/nnet_layernorm.h:115]   --->   Operation 41 'mul' 'mul_ln115_3' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%diff_3 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %mul_ln115_3, i32 13, i32 31" [firmware/nnet_utils/nnet_layernorm.h:115]   --->   Operation 42 'partselect' 'diff_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln115_4 = sext i19 %sub_ln114_4" [firmware/nnet_utils/nnet_layernorm.h:115]   --->   Operation 43 'sext' 'sext_ln115_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (2.08ns)   --->   "%mul_ln115_4 = mul i32 %sext_ln115_4, i32 %sext_ln115_4" [firmware/nnet_utils/nnet_layernorm.h:115]   --->   Operation 44 'mul' 'mul_ln115_4' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%diff_4 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %mul_ln115_4, i32 13, i32 31" [firmware/nnet_utils/nnet_layernorm.h:115]   --->   Operation 45 'partselect' 'diff_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln116_1 = add i19 %diff_5, i19 %diff" [firmware/nnet_utils/nnet_layernorm.h:116]   --->   Operation 46 'add' 'add_ln116_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln116_2 = add i19 %diff_3, i19 %diff_4" [firmware/nnet_utils/nnet_layernorm.h:116]   --->   Operation 47 'add' 'add_ln116_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 48 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln116_3 = add i19 %add_ln116_2, i19 %diff_2" [firmware/nnet_utils/nnet_layernorm.h:116]   --->   Operation 48 'add' 'add_ln116_3' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 49 [1/1] (0.68ns) (root node of TernaryAdder)   --->   "%add_ln116 = add i19 %add_ln116_3, i19 %add_ln116_1" [firmware/nnet_utils/nnet_layernorm.h:116]   --->   Operation 49 'add' 'add_ln116' <Predicate = true> <Delay = 0.68> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 3.42>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%specpipeline_ln109 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_layernorm.h:109]   --->   Operation 50 'specpipeline' 'specpipeline_ln109' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln73_1 = sext i19 %add_ln116" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_layernorm.h:118]   --->   Operation 51 'sext' 'sext_ln73_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (2.08ns)   --->   "%mul_ln73_1 = mul i31 %sext_ln73_1, i31 1638" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_layernorm.h:118]   --->   Operation 52 'mul' 'mul_ln73_1' <Predicate = true> <Delay = 2.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i18 @_ssdm_op_PartSelect.i18.i31.i32.i32, i31 %mul_ln73_1, i32 13, i32 30" [firmware/nnet_utils/nnet_layernorm.h:118]   --->   Operation 53 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i18.i7, i18 %trunc_ln1, i7 0" [firmware/nnet_utils/nnet_layernorm.h:52->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 54 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.83ns)   --->   "%icmp_ln52 = icmp_slt  i25 %tmp, i25 11" [firmware/nnet_utils/nnet_layernorm.h:52->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 55 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.41ns)   --->   "%br_ln52 = br i1 %icmp_ln52, void %if.else.i, void %_ZN4nnet17lookup_invert_sqrI7config2EEvNT_6mean_tERNS2_7table_tEPS4_S6_.exit" [firmware/nnet_utils/nnet_layernorm.h:52->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 56 'br' 'br_ln52' <Predicate = true> <Delay = 0.41>
ST_3 : Operation 57 [1/1] (0.83ns)   --->   "%icmp_ln55 = icmp_sgt  i25 %tmp, i25 1048732" [firmware/nnet_utils/nnet_layernorm.h:55->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 57 'icmp' 'icmp_ln55' <Predicate = (!icmp_ln52)> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.41ns)   --->   "%br_ln55 = br i1 %icmp_ln55, void %VITIS_LOOP_63_1.i, void %_ZN4nnet17lookup_invert_sqrI7config2EEvNT_6mean_tERNS2_7table_tEPS4_S6_.exit" [firmware/nnet_utils/nnet_layernorm.h:55->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 58 'br' 'br_ln55' <Predicate = (!icmp_ln52)> <Delay = 0.41>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%low = alloca i32 1" [firmware/nnet_utils/nnet_layernorm.h:61->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 59 'alloca' 'low' <Predicate = (!icmp_ln52 & !icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%high = alloca i32 1" [firmware/nnet_utils/nnet_layernorm.h:62->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 60 'alloca' 'high' <Predicate = (!icmp_ln52 & !icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i14 @_ssdm_op_PartSelect.i14.i31.i32.i32, i31 %mul_ln73_1, i32 13, i32 26" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_layernorm.h:118]   --->   Operation 61 'partselect' 'tmp_1' <Predicate = (!icmp_ln52 & !icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%conv_i21_i = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i14.i7, i14 %tmp_1, i7 0" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_layernorm.h:118]   --->   Operation 62 'bitconcatenate' 'conv_i21_i' <Predicate = (!icmp_ln52 & !icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.38ns)   --->   "%store_ln62 = store i32 1023, i32 %high" [firmware/nnet_utils/nnet_layernorm.h:62->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 63 'store' 'store_ln62' <Predicate = (!icmp_ln52 & !icmp_ln55)> <Delay = 0.38>
ST_3 : Operation 64 [1/1] (0.38ns)   --->   "%store_ln61 = store i32 0, i32 %low" [firmware/nnet_utils/nnet_layernorm.h:61->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 64 'store' 'store_ln61' <Predicate = (!icmp_ln52 & !icmp_ln55)> <Delay = 0.38>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln63 = br void %while.body.i" [firmware/nnet_utils/nnet_layernorm.h:63->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 65 'br' 'br_ln63' <Predicate = (!icmp_ln52 & !icmp_ln55)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.06>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%low_1 = load i32 %low" [firmware/nnet_utils/nnet_layernorm.h:64->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 66 'load' 'low_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%high_2 = load i32 %high" [firmware/nnet_utils/nnet_layernorm.h:64->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 67 'load' 'high_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.88ns)   --->   "%add_ln64 = add i32 %low_1, i32 %high_2" [firmware/nnet_utils/nnet_layernorm.h:64->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 68 'add' 'add_ln64' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln64, i32 31" [firmware/nnet_utils/nnet_layernorm.h:64->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 69 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.88ns)   --->   "%sub_ln64 = sub i32 0, i32 %add_ln64" [firmware/nnet_utils/nnet_layernorm.h:64->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 70 'sub' 'sub_ln64' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%lshr_ln64_1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %sub_ln64, i32 1, i32 31" [firmware/nnet_utils/nnet_layernorm.h:64->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 71 'partselect' 'lshr_ln64_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i31 %lshr_ln64_1" [firmware/nnet_utils/nnet_layernorm.h:64->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 72 'zext' 'zext_ln64' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.87ns)   --->   "%sub_ln64_1 = sub i32 0, i32 %zext_ln64" [firmware/nnet_utils/nnet_layernorm.h:64->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 73 'sub' 'sub_ln64_1' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%lshr_ln64_2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln64, i32 1, i32 31" [firmware/nnet_utils/nnet_layernorm.h:64->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 74 'partselect' 'lshr_ln64_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln64_1 = zext i31 %lshr_ln64_2" [firmware/nnet_utils/nnet_layernorm.h:64->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 75 'zext' 'zext_ln64_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.22ns)   --->   "%mid = select i1 %tmp_2, i32 %sub_ln64_1, i32 %zext_ln64_1" [firmware/nnet_utils/nnet_layernorm.h:64->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 76 'select' 'mid' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i32 %mid" [firmware/nnet_utils/nnet_layernorm.h:65->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 77 'zext' 'zext_ln65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%index_table_addr = getelementptr i21 %index_table, i64 0, i64 %zext_ln65" [firmware/nnet_utils/nnet_layernorm.h:65->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 78 'getelementptr' 'index_table_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [2/2] (1.20ns)   --->   "%index_table_load = load i10 %index_table_addr" [firmware/nnet_utils/nnet_layernorm.h:65->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 79 'load' 'index_table_load' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 1024> <ROM>

State 5 <SV = 4> <Delay = 3.99>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%specloopname_ln63 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [firmware/nnet_utils/nnet_layernorm.h:63->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 80 'specloopname' 'specloopname_ln63' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/2] (1.20ns)   --->   "%index_table_load = load i10 %index_table_addr" [firmware/nnet_utils/nnet_layernorm.h:65->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 81 'load' 'index_table_load' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 21> <Depth = 1024> <ROM>
ST_5 : Operation 82 [1/1] (0.81ns)   --->   "%icmp_ln65 = icmp_ugt  i21 %conv_i21_i, i21 %index_table_load" [firmware/nnet_utils/nnet_layernorm.h:65->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 82 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.22ns)   --->   "%low_4 = select i1 %icmp_ln65, i32 %mid, i32 %low_1" [firmware/nnet_utils/nnet_layernorm.h:65->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 83 'select' 'low_4' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.22ns)   --->   "%high_3 = select i1 %icmp_ln65, i32 %high_2, i32 %mid" [firmware/nnet_utils/nnet_layernorm.h:65->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 84 'select' 'high_3' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.88ns)   --->   "%sub_ln63 = sub i32 %high_3, i32 %low_4" [firmware/nnet_utils/nnet_layernorm.h:63->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 85 'sub' 'sub_ln63' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %sub_ln63, i32 1, i32 31" [firmware/nnet_utils/nnet_layernorm.h:63->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 86 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.87ns)   --->   "%icmp_ln63 = icmp_sgt  i31 %tmp_3, i31 0" [firmware/nnet_utils/nnet_layernorm.h:63->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 87 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.38ns)   --->   "%store_ln62 = store i32 %high_3, i32 %high" [firmware/nnet_utils/nnet_layernorm.h:62->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 88 'store' 'store_ln62' <Predicate = true> <Delay = 0.38>
ST_5 : Operation 89 [1/1] (0.38ns)   --->   "%store_ln61 = store i32 %low_4, i32 %low" [firmware/nnet_utils/nnet_layernorm.h:61->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 89 'store' 'store_ln61' <Predicate = true> <Delay = 0.38>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln63 = br i1 %icmp_ln63, void %while.end.i, void %while.body.i" [firmware/nnet_utils/nnet_layernorm.h:63->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 90 'br' 'br_ln63' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i32 %low_4" [firmware/nnet_utils/nnet_layernorm.h:72->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 91 'zext' 'zext_ln72' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%invert_sqr_table_addr = getelementptr i29 %invert_sqr_table, i64 0, i64 %zext_ln72" [firmware/nnet_utils/nnet_layernorm.h:72->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 92 'getelementptr' 'invert_sqr_table_addr' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_5 : Operation 93 [2/2] (1.20ns)   --->   "%deno_inver = load i10 %invert_sqr_table_addr" [firmware/nnet_utils/nnet_layernorm.h:72->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 93 'load' 'deno_inver' <Predicate = (!icmp_ln63)> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 29> <Depth = 1024> <ROM>

State 6 <SV = 5> <Delay = 1.61>
ST_6 : Operation 94 [1/2] (1.20ns)   --->   "%deno_inver = load i10 %invert_sqr_table_addr" [firmware/nnet_utils/nnet_layernorm.h:72->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 94 'load' 'deno_inver' <Predicate = true> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 29> <Depth = 1024> <ROM>
ST_6 : Operation 95 [1/1] (0.41ns)   --->   "%br_ln73 = br void %_ZN4nnet17lookup_invert_sqrI7config2EEvNT_6mean_tERNS2_7table_tEPS4_S6_.exit" [firmware/nnet_utils/nnet_layernorm.h:73->firmware/nnet_utils/nnet_layernorm.h:119]   --->   Operation 95 'br' 'br_ln73' <Predicate = true> <Delay = 0.41>

State 7 <SV = 6> <Delay = 2.95>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%deno_inver_1 = phi i29 %deno_inver, void %while.end.i, i29 331588800, void %entry, i29 1048497, void %if.else.i"   --->   Operation 96 'phi' 'deno_inver_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln122 = zext i29 %deno_inver_1" [firmware/nnet_utils/nnet_layernorm.h:122]   --->   Operation 97 'zext' 'zext_ln122' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln122 = sext i19 %sub_ln114" [firmware/nnet_utils/nnet_layernorm.h:122]   --->   Operation 98 'sext' 'sext_ln122' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [1/1] (2.95ns)   --->   "%mul_ln122 = mul i39 %zext_ln122, i39 %sext_ln122" [firmware/nnet_utils/nnet_layernorm.h:122]   --->   Operation 99 'mul' 'mul_ln122' <Predicate = true> <Delay = 2.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i16 @_ssdm_op_PartSelect.i16.i39.i32.i32, i39 %mul_ln122, i32 23, i32 38" [firmware/nnet_utils/nnet_layernorm.h:122]   --->   Operation 100 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln122_1 = sext i19 %sub_ln114_1" [firmware/nnet_utils/nnet_layernorm.h:122]   --->   Operation 101 'sext' 'sext_ln122_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (2.95ns)   --->   "%mul_ln122_1 = mul i39 %zext_ln122, i39 %sext_ln122_1" [firmware/nnet_utils/nnet_layernorm.h:122]   --->   Operation 102 'mul' 'mul_ln122_1' <Predicate = true> <Delay = 2.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln122_1 = partselect i16 @_ssdm_op_PartSelect.i16.i39.i32.i32, i39 %mul_ln122_1, i32 23, i32 38" [firmware/nnet_utils/nnet_layernorm.h:122]   --->   Operation 103 'partselect' 'trunc_ln122_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln122_2 = sext i19 %sub_ln114_2" [firmware/nnet_utils/nnet_layernorm.h:122]   --->   Operation 104 'sext' 'sext_ln122_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (2.95ns)   --->   "%mul_ln122_2 = mul i39 %zext_ln122, i39 %sext_ln122_2" [firmware/nnet_utils/nnet_layernorm.h:122]   --->   Operation 105 'mul' 'mul_ln122_2' <Predicate = true> <Delay = 2.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln122_2 = partselect i16 @_ssdm_op_PartSelect.i16.i39.i32.i32, i39 %mul_ln122_2, i32 23, i32 38" [firmware/nnet_utils/nnet_layernorm.h:122]   --->   Operation 106 'partselect' 'trunc_ln122_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln122_3 = sext i19 %sub_ln114_3" [firmware/nnet_utils/nnet_layernorm.h:122]   --->   Operation 107 'sext' 'sext_ln122_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (2.95ns)   --->   "%mul_ln122_3 = mul i39 %zext_ln122, i39 %sext_ln122_3" [firmware/nnet_utils/nnet_layernorm.h:122]   --->   Operation 108 'mul' 'mul_ln122_3' <Predicate = true> <Delay = 2.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln122_3 = partselect i16 @_ssdm_op_PartSelect.i16.i39.i32.i32, i39 %mul_ln122_3, i32 23, i32 38" [firmware/nnet_utils/nnet_layernorm.h:122]   --->   Operation 109 'partselect' 'trunc_ln122_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln122_4 = sext i19 %sub_ln114_4" [firmware/nnet_utils/nnet_layernorm.h:122]   --->   Operation 110 'sext' 'sext_ln122_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (2.95ns)   --->   "%mul_ln122_4 = mul i39 %zext_ln122, i39 %sext_ln122_4" [firmware/nnet_utils/nnet_layernorm.h:122]   --->   Operation 111 'mul' 'mul_ln122_4' <Predicate = true> <Delay = 2.95> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln122_4 = partselect i16 @_ssdm_op_PartSelect.i16.i39.i32.i32, i39 %mul_ln122_4, i32 23, i32 38" [firmware/nnet_utils/nnet_layernorm.h:122]   --->   Operation 112 'partselect' 'trunc_ln122_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%mrv = insertvalue i80 <undef>, i16 %trunc_ln3" [firmware/nnet_utils/nnet_layernorm.h:124]   --->   Operation 113 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i80 %mrv, i16 %trunc_ln122_1" [firmware/nnet_utils/nnet_layernorm.h:124]   --->   Operation 114 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i80 %mrv_1, i16 %trunc_ln122_2" [firmware/nnet_utils/nnet_layernorm.h:124]   --->   Operation 115 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i80 %mrv_2, i16 %trunc_ln122_3" [firmware/nnet_utils/nnet_layernorm.h:124]   --->   Operation 116 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i80 %mrv_3, i16 %trunc_ln122_4" [firmware/nnet_utils/nnet_layernorm.h:124]   --->   Operation 117 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%ret_ln124 = ret i80 %mrv_4" [firmware/nnet_utils/nnet_layernorm.h:124]   --->   Operation 118 'ret' 'ret_ln124' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_1_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_2_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_3_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_4_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ index_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ invert_sqr_table]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_4_val_read       (read          ) [ 00000000]
data_3_val_read       (read          ) [ 00000000]
data_2_val_read       (read          ) [ 00000000]
data_1_val_read       (read          ) [ 00000000]
data_0_val_read       (read          ) [ 00000000]
sum_cache             (bitconcatenate) [ 00000000]
shl_ln                (bitconcatenate) [ 00000000]
shl_ln109_1           (bitconcatenate) [ 00000000]
shl_ln109_2           (bitconcatenate) [ 00000000]
shl_ln109_3           (bitconcatenate) [ 00000000]
add_ln109_1           (add           ) [ 00000000]
add_ln109_2           (add           ) [ 00000000]
add_ln109_3           (add           ) [ 00000000]
add_ln109             (add           ) [ 00000000]
sext_ln73             (sext          ) [ 00000000]
mul_ln73              (mul           ) [ 00000000]
mean                  (partselect    ) [ 00000000]
sext_ln111            (sext          ) [ 00000000]
sub_ln114             (sub           ) [ 00111111]
sub_ln114_1           (sub           ) [ 00111111]
sub_ln114_2           (sub           ) [ 00111111]
sub_ln114_3           (sub           ) [ 00111111]
sub_ln114_4           (sub           ) [ 00111111]
sext_ln115            (sext          ) [ 00000000]
mul_ln115             (mul           ) [ 00000000]
diff_5                (partselect    ) [ 00000000]
sext_ln115_1          (sext          ) [ 00000000]
mul_ln115_1           (mul           ) [ 00000000]
diff                  (partselect    ) [ 00000000]
sext_ln115_2          (sext          ) [ 00000000]
mul_ln115_2           (mul           ) [ 00000000]
diff_2                (partselect    ) [ 00000000]
sext_ln115_3          (sext          ) [ 00000000]
mul_ln115_3           (mul           ) [ 00000000]
diff_3                (partselect    ) [ 00000000]
sext_ln115_4          (sext          ) [ 00000000]
mul_ln115_4           (mul           ) [ 00000000]
diff_4                (partselect    ) [ 00000000]
add_ln116_1           (add           ) [ 00000000]
add_ln116_2           (add           ) [ 00000000]
add_ln116_3           (add           ) [ 00000000]
add_ln116             (add           ) [ 00010000]
specpipeline_ln109    (specpipeline  ) [ 00000000]
sext_ln73_1           (sext          ) [ 00000000]
mul_ln73_1            (mul           ) [ 00000000]
trunc_ln1             (partselect    ) [ 00000000]
tmp                   (bitconcatenate) [ 00000000]
icmp_ln52             (icmp          ) [ 00010000]
br_ln52               (br            ) [ 00011111]
icmp_ln55             (icmp          ) [ 00010000]
br_ln55               (br            ) [ 00011111]
low                   (alloca        ) [ 00011100]
high                  (alloca        ) [ 00011100]
tmp_1                 (partselect    ) [ 00000000]
conv_i21_i            (bitconcatenate) [ 00001100]
store_ln62            (store         ) [ 00000000]
store_ln61            (store         ) [ 00000000]
br_ln63               (br            ) [ 00000000]
low_1                 (load          ) [ 00000100]
high_2                (load          ) [ 00000100]
add_ln64              (add           ) [ 00000000]
tmp_2                 (bitselect     ) [ 00000000]
sub_ln64              (sub           ) [ 00000000]
lshr_ln64_1           (partselect    ) [ 00000000]
zext_ln64             (zext          ) [ 00000000]
sub_ln64_1            (sub           ) [ 00000000]
lshr_ln64_2           (partselect    ) [ 00000000]
zext_ln64_1           (zext          ) [ 00000000]
mid                   (select        ) [ 00000100]
zext_ln65             (zext          ) [ 00000000]
index_table_addr      (getelementptr ) [ 00000100]
specloopname_ln63     (specloopname  ) [ 00000000]
index_table_load      (load          ) [ 00000000]
icmp_ln65             (icmp          ) [ 00000000]
low_4                 (select        ) [ 00000000]
high_3                (select        ) [ 00000000]
sub_ln63              (sub           ) [ 00000000]
tmp_3                 (partselect    ) [ 00000000]
icmp_ln63             (icmp          ) [ 00001100]
store_ln62            (store         ) [ 00000000]
store_ln61            (store         ) [ 00000000]
br_ln63               (br            ) [ 00000000]
zext_ln72             (zext          ) [ 00000000]
invert_sqr_table_addr (getelementptr ) [ 00000010]
deno_inver            (load          ) [ 00010011]
br_ln73               (br            ) [ 00010011]
deno_inver_1          (phi           ) [ 00000001]
zext_ln122            (zext          ) [ 00000000]
sext_ln122            (sext          ) [ 00000000]
mul_ln122             (mul           ) [ 00000000]
trunc_ln3             (partselect    ) [ 00000000]
sext_ln122_1          (sext          ) [ 00000000]
mul_ln122_1           (mul           ) [ 00000000]
trunc_ln122_1         (partselect    ) [ 00000000]
sext_ln122_2          (sext          ) [ 00000000]
mul_ln122_2           (mul           ) [ 00000000]
trunc_ln122_2         (partselect    ) [ 00000000]
sext_ln122_3          (sext          ) [ 00000000]
mul_ln122_3           (mul           ) [ 00000000]
trunc_ln122_3         (partselect    ) [ 00000000]
sext_ln122_4          (sext          ) [ 00000000]
mul_ln122_4           (mul           ) [ 00000000]
trunc_ln122_4         (partselect    ) [ 00000000]
mrv                   (insertvalue   ) [ 00000000]
mrv_1                 (insertvalue   ) [ 00000000]
mrv_2                 (insertvalue   ) [ 00000000]
mrv_3                 (insertvalue   ) [ 00000000]
mrv_4                 (insertvalue   ) [ 00000000]
ret_ln124             (ret           ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_0_val">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_0_val"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_1_val">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_1_val"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_2_val">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_2_val"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_3_val">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_3_val"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_4_val">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_4_val"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="index_table">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="index_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="invert_sqr_table">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="invert_sqr_table"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i16.i3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i19.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i18.i7"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i21.i14.i7"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="4"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="4"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i39.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="low_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="low/3 "/>
</bind>
</comp>

<comp id="84" class="1004" name="high_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="high/3 "/>
</bind>
</comp>

<comp id="88" class="1004" name="data_4_val_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="16" slack="0"/>
<pin id="90" dir="0" index="1" bw="16" slack="0"/>
<pin id="91" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_4_val_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="data_3_val_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="16" slack="0"/>
<pin id="96" dir="0" index="1" bw="16" slack="0"/>
<pin id="97" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_3_val_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="data_2_val_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="16" slack="0"/>
<pin id="102" dir="0" index="1" bw="16" slack="0"/>
<pin id="103" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_2_val_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="data_1_val_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="16" slack="0"/>
<pin id="108" dir="0" index="1" bw="16" slack="0"/>
<pin id="109" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_1_val_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="data_0_val_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="16" slack="0"/>
<pin id="114" dir="0" index="1" bw="16" slack="0"/>
<pin id="115" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_0_val_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="index_table_addr_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="21" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="32" slack="0"/>
<pin id="122" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="index_table_addr/4 "/>
</bind>
</comp>

<comp id="125" class="1004" name="grp_access_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="10" slack="0"/>
<pin id="127" dir="0" index="1" bw="21" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="index_table_load/4 "/>
</bind>
</comp>

<comp id="131" class="1004" name="invert_sqr_table_addr_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="29" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="32" slack="0"/>
<pin id="135" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="invert_sqr_table_addr/5 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_access_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="10" slack="0"/>
<pin id="140" dir="0" index="1" bw="29" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="3" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="deno_inver/5 "/>
</bind>
</comp>

<comp id="144" class="1005" name="deno_inver_1_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="29" slack="4"/>
<pin id="146" dir="1" index="1" bw="29" slack="4"/>
</pin_list>
<bind>
<opset="deno_inver_1 (phireg) "/>
</bind>
</comp>

<comp id="149" class="1004" name="deno_inver_1_phi_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="29" slack="1"/>
<pin id="151" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="29" slack="4"/>
<pin id="153" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="154" dir="0" index="4" bw="21" slack="4"/>
<pin id="155" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="6" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="deno_inver_1/7 "/>
</bind>
</comp>

<comp id="159" class="1004" name="mul_ln122_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="29" slack="0"/>
<pin id="161" dir="0" index="1" bw="19" slack="0"/>
<pin id="162" dir="1" index="2" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln122/7 "/>
</bind>
</comp>

<comp id="163" class="1004" name="mul_ln122_1_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="29" slack="0"/>
<pin id="165" dir="0" index="1" bw="19" slack="0"/>
<pin id="166" dir="1" index="2" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln122_1/7 "/>
</bind>
</comp>

<comp id="167" class="1004" name="mul_ln122_2_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="29" slack="0"/>
<pin id="169" dir="0" index="1" bw="19" slack="0"/>
<pin id="170" dir="1" index="2" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln122_2/7 "/>
</bind>
</comp>

<comp id="171" class="1004" name="mul_ln122_3_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="29" slack="0"/>
<pin id="173" dir="0" index="1" bw="19" slack="0"/>
<pin id="174" dir="1" index="2" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln122_3/7 "/>
</bind>
</comp>

<comp id="175" class="1004" name="mul_ln122_4_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="29" slack="0"/>
<pin id="177" dir="0" index="1" bw="19" slack="0"/>
<pin id="178" dir="1" index="2" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln122_4/7 "/>
</bind>
</comp>

<comp id="179" class="1004" name="sum_cache_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="19" slack="0"/>
<pin id="181" dir="0" index="1" bw="16" slack="0"/>
<pin id="182" dir="0" index="2" bw="1" slack="0"/>
<pin id="183" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sum_cache/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="shl_ln_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="19" slack="0"/>
<pin id="189" dir="0" index="1" bw="16" slack="0"/>
<pin id="190" dir="0" index="2" bw="1" slack="0"/>
<pin id="191" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="shl_ln109_1_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="19" slack="0"/>
<pin id="197" dir="0" index="1" bw="16" slack="0"/>
<pin id="198" dir="0" index="2" bw="1" slack="0"/>
<pin id="199" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln109_1/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="shl_ln109_2_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="19" slack="0"/>
<pin id="205" dir="0" index="1" bw="16" slack="0"/>
<pin id="206" dir="0" index="2" bw="1" slack="0"/>
<pin id="207" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln109_2/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="shl_ln109_3_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="19" slack="0"/>
<pin id="213" dir="0" index="1" bw="16" slack="0"/>
<pin id="214" dir="0" index="2" bw="1" slack="0"/>
<pin id="215" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln109_3/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="add_ln109_1_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="19" slack="0"/>
<pin id="221" dir="0" index="1" bw="19" slack="0"/>
<pin id="222" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln109_1/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="add_ln109_2_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="19" slack="0"/>
<pin id="227" dir="0" index="1" bw="19" slack="0"/>
<pin id="228" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln109_2/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="add_ln109_3_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="19" slack="0"/>
<pin id="233" dir="0" index="1" bw="19" slack="0"/>
<pin id="234" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln109_3/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="add_ln109_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="19" slack="0"/>
<pin id="239" dir="0" index="1" bw="19" slack="0"/>
<pin id="240" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln109/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="sext_ln73_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="19" slack="0"/>
<pin id="245" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln73/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="mul_ln73_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="19" slack="0"/>
<pin id="249" dir="0" index="1" bw="12" slack="0"/>
<pin id="250" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln73/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="mean_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="18" slack="0"/>
<pin id="255" dir="0" index="1" bw="31" slack="0"/>
<pin id="256" dir="0" index="2" bw="5" slack="0"/>
<pin id="257" dir="0" index="3" bw="6" slack="0"/>
<pin id="258" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="mean/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="sext_ln111_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="18" slack="0"/>
<pin id="265" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln111/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="sub_ln114_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="19" slack="0"/>
<pin id="269" dir="0" index="1" bw="18" slack="0"/>
<pin id="270" dir="1" index="2" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln114/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="sub_ln114_1_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="19" slack="0"/>
<pin id="275" dir="0" index="1" bw="18" slack="0"/>
<pin id="276" dir="1" index="2" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln114_1/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="sub_ln114_2_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="19" slack="0"/>
<pin id="281" dir="0" index="1" bw="18" slack="0"/>
<pin id="282" dir="1" index="2" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln114_2/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="sub_ln114_3_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="19" slack="0"/>
<pin id="287" dir="0" index="1" bw="18" slack="0"/>
<pin id="288" dir="1" index="2" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln114_3/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="sub_ln114_4_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="19" slack="0"/>
<pin id="293" dir="0" index="1" bw="18" slack="0"/>
<pin id="294" dir="1" index="2" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln114_4/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="sext_ln115_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="19" slack="1"/>
<pin id="299" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln115/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="mul_ln115_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="19" slack="0"/>
<pin id="302" dir="0" index="1" bw="19" slack="0"/>
<pin id="303" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln115/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="diff_5_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="19" slack="0"/>
<pin id="308" dir="0" index="1" bw="32" slack="0"/>
<pin id="309" dir="0" index="2" bw="5" slack="0"/>
<pin id="310" dir="0" index="3" bw="6" slack="0"/>
<pin id="311" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="diff_5/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="sext_ln115_1_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="19" slack="1"/>
<pin id="318" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln115_1/2 "/>
</bind>
</comp>

<comp id="319" class="1004" name="mul_ln115_1_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="19" slack="0"/>
<pin id="321" dir="0" index="1" bw="19" slack="0"/>
<pin id="322" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln115_1/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="diff_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="19" slack="0"/>
<pin id="327" dir="0" index="1" bw="32" slack="0"/>
<pin id="328" dir="0" index="2" bw="5" slack="0"/>
<pin id="329" dir="0" index="3" bw="6" slack="0"/>
<pin id="330" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="diff/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="sext_ln115_2_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="19" slack="1"/>
<pin id="337" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln115_2/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="mul_ln115_2_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="19" slack="0"/>
<pin id="340" dir="0" index="1" bw="19" slack="0"/>
<pin id="341" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln115_2/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="diff_2_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="19" slack="0"/>
<pin id="346" dir="0" index="1" bw="32" slack="0"/>
<pin id="347" dir="0" index="2" bw="5" slack="0"/>
<pin id="348" dir="0" index="3" bw="6" slack="0"/>
<pin id="349" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="diff_2/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="sext_ln115_3_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="19" slack="1"/>
<pin id="356" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln115_3/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="mul_ln115_3_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="19" slack="0"/>
<pin id="359" dir="0" index="1" bw="19" slack="0"/>
<pin id="360" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln115_3/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="diff_3_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="19" slack="0"/>
<pin id="365" dir="0" index="1" bw="32" slack="0"/>
<pin id="366" dir="0" index="2" bw="5" slack="0"/>
<pin id="367" dir="0" index="3" bw="6" slack="0"/>
<pin id="368" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="diff_3/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="sext_ln115_4_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="19" slack="1"/>
<pin id="375" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln115_4/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="mul_ln115_4_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="19" slack="0"/>
<pin id="378" dir="0" index="1" bw="19" slack="0"/>
<pin id="379" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln115_4/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="diff_4_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="19" slack="0"/>
<pin id="384" dir="0" index="1" bw="32" slack="0"/>
<pin id="385" dir="0" index="2" bw="5" slack="0"/>
<pin id="386" dir="0" index="3" bw="6" slack="0"/>
<pin id="387" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="diff_4/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="add_ln116_1_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="19" slack="0"/>
<pin id="394" dir="0" index="1" bw="19" slack="0"/>
<pin id="395" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116_1/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="add_ln116_2_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="19" slack="0"/>
<pin id="400" dir="0" index="1" bw="19" slack="0"/>
<pin id="401" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116_2/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="add_ln116_3_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="19" slack="0"/>
<pin id="406" dir="0" index="1" bw="19" slack="0"/>
<pin id="407" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116_3/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="add_ln116_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="19" slack="0"/>
<pin id="412" dir="0" index="1" bw="19" slack="0"/>
<pin id="413" dir="1" index="2" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln116/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="sext_ln73_1_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="19" slack="1"/>
<pin id="418" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln73_1/3 "/>
</bind>
</comp>

<comp id="419" class="1004" name="mul_ln73_1_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="19" slack="0"/>
<pin id="421" dir="0" index="1" bw="12" slack="0"/>
<pin id="422" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln73_1/3 "/>
</bind>
</comp>

<comp id="425" class="1004" name="trunc_ln1_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="18" slack="0"/>
<pin id="427" dir="0" index="1" bw="31" slack="0"/>
<pin id="428" dir="0" index="2" bw="5" slack="0"/>
<pin id="429" dir="0" index="3" bw="6" slack="0"/>
<pin id="430" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/3 "/>
</bind>
</comp>

<comp id="435" class="1004" name="tmp_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="25" slack="0"/>
<pin id="437" dir="0" index="1" bw="18" slack="0"/>
<pin id="438" dir="0" index="2" bw="1" slack="0"/>
<pin id="439" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="443" class="1004" name="icmp_ln52_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="25" slack="0"/>
<pin id="445" dir="0" index="1" bw="5" slack="0"/>
<pin id="446" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52/3 "/>
</bind>
</comp>

<comp id="449" class="1004" name="icmp_ln55_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="25" slack="0"/>
<pin id="451" dir="0" index="1" bw="22" slack="0"/>
<pin id="452" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55/3 "/>
</bind>
</comp>

<comp id="455" class="1004" name="tmp_1_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="14" slack="0"/>
<pin id="457" dir="0" index="1" bw="31" slack="0"/>
<pin id="458" dir="0" index="2" bw="5" slack="0"/>
<pin id="459" dir="0" index="3" bw="6" slack="0"/>
<pin id="460" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="465" class="1004" name="conv_i21_i_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="21" slack="0"/>
<pin id="467" dir="0" index="1" bw="14" slack="0"/>
<pin id="468" dir="0" index="2" bw="1" slack="0"/>
<pin id="469" dir="1" index="3" bw="21" slack="2"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="conv_i21_i/3 "/>
</bind>
</comp>

<comp id="473" class="1004" name="store_ln62_store_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="11" slack="0"/>
<pin id="475" dir="0" index="1" bw="32" slack="0"/>
<pin id="476" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln62/3 "/>
</bind>
</comp>

<comp id="478" class="1004" name="store_ln61_store_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="0"/>
<pin id="480" dir="0" index="1" bw="32" slack="0"/>
<pin id="481" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln61/3 "/>
</bind>
</comp>

<comp id="483" class="1004" name="low_1_load_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="32" slack="1"/>
<pin id="485" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="low_1/4 "/>
</bind>
</comp>

<comp id="486" class="1004" name="high_2_load_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="1"/>
<pin id="488" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="high_2/4 "/>
</bind>
</comp>

<comp id="489" class="1004" name="add_ln64_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="0"/>
<pin id="491" dir="0" index="1" bw="32" slack="0"/>
<pin id="492" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln64/4 "/>
</bind>
</comp>

<comp id="495" class="1004" name="tmp_2_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="0"/>
<pin id="497" dir="0" index="1" bw="32" slack="0"/>
<pin id="498" dir="0" index="2" bw="6" slack="0"/>
<pin id="499" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="503" class="1004" name="sub_ln64_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="0"/>
<pin id="505" dir="0" index="1" bw="32" slack="0"/>
<pin id="506" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln64/4 "/>
</bind>
</comp>

<comp id="509" class="1004" name="lshr_ln64_1_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="31" slack="0"/>
<pin id="511" dir="0" index="1" bw="32" slack="0"/>
<pin id="512" dir="0" index="2" bw="1" slack="0"/>
<pin id="513" dir="0" index="3" bw="6" slack="0"/>
<pin id="514" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln64_1/4 "/>
</bind>
</comp>

<comp id="519" class="1004" name="zext_ln64_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="31" slack="0"/>
<pin id="521" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln64/4 "/>
</bind>
</comp>

<comp id="523" class="1004" name="sub_ln64_1_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="1" slack="0"/>
<pin id="525" dir="0" index="1" bw="31" slack="0"/>
<pin id="526" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln64_1/4 "/>
</bind>
</comp>

<comp id="529" class="1004" name="lshr_ln64_2_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="31" slack="0"/>
<pin id="531" dir="0" index="1" bw="32" slack="0"/>
<pin id="532" dir="0" index="2" bw="1" slack="0"/>
<pin id="533" dir="0" index="3" bw="6" slack="0"/>
<pin id="534" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln64_2/4 "/>
</bind>
</comp>

<comp id="539" class="1004" name="zext_ln64_1_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="31" slack="0"/>
<pin id="541" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln64_1/4 "/>
</bind>
</comp>

<comp id="543" class="1004" name="mid_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="0"/>
<pin id="545" dir="0" index="1" bw="32" slack="0"/>
<pin id="546" dir="0" index="2" bw="31" slack="0"/>
<pin id="547" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="mid/4 "/>
</bind>
</comp>

<comp id="551" class="1004" name="zext_ln65_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="32" slack="0"/>
<pin id="553" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln65/4 "/>
</bind>
</comp>

<comp id="556" class="1004" name="icmp_ln65_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="21" slack="2"/>
<pin id="558" dir="0" index="1" bw="21" slack="0"/>
<pin id="559" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65/5 "/>
</bind>
</comp>

<comp id="561" class="1004" name="low_4_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="0"/>
<pin id="563" dir="0" index="1" bw="32" slack="1"/>
<pin id="564" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="565" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="low_4/5 "/>
</bind>
</comp>

<comp id="567" class="1004" name="high_3_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="0"/>
<pin id="569" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="570" dir="0" index="2" bw="32" slack="1"/>
<pin id="571" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="high_3/5 "/>
</bind>
</comp>

<comp id="573" class="1004" name="sub_ln63_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="32" slack="0"/>
<pin id="575" dir="0" index="1" bw="32" slack="0"/>
<pin id="576" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln63/5 "/>
</bind>
</comp>

<comp id="579" class="1004" name="tmp_3_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="31" slack="0"/>
<pin id="581" dir="0" index="1" bw="32" slack="0"/>
<pin id="582" dir="0" index="2" bw="1" slack="0"/>
<pin id="583" dir="0" index="3" bw="6" slack="0"/>
<pin id="584" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/5 "/>
</bind>
</comp>

<comp id="589" class="1004" name="icmp_ln63_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="31" slack="0"/>
<pin id="591" dir="0" index="1" bw="1" slack="0"/>
<pin id="592" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln63/5 "/>
</bind>
</comp>

<comp id="595" class="1004" name="store_ln62_store_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="32" slack="0"/>
<pin id="597" dir="0" index="1" bw="32" slack="2"/>
<pin id="598" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln62/5 "/>
</bind>
</comp>

<comp id="600" class="1004" name="store_ln61_store_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="32" slack="0"/>
<pin id="602" dir="0" index="1" bw="32" slack="2"/>
<pin id="603" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln61/5 "/>
</bind>
</comp>

<comp id="605" class="1004" name="zext_ln72_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="32" slack="0"/>
<pin id="607" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72/5 "/>
</bind>
</comp>

<comp id="610" class="1004" name="zext_ln122_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="29" slack="0"/>
<pin id="612" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln122/7 "/>
</bind>
</comp>

<comp id="619" class="1004" name="sext_ln122_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="19" slack="6"/>
<pin id="621" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln122/7 "/>
</bind>
</comp>

<comp id="623" class="1004" name="trunc_ln3_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="16" slack="0"/>
<pin id="625" dir="0" index="1" bw="39" slack="0"/>
<pin id="626" dir="0" index="2" bw="6" slack="0"/>
<pin id="627" dir="0" index="3" bw="7" slack="0"/>
<pin id="628" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/7 "/>
</bind>
</comp>

<comp id="633" class="1004" name="sext_ln122_1_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="19" slack="6"/>
<pin id="635" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln122_1/7 "/>
</bind>
</comp>

<comp id="637" class="1004" name="trunc_ln122_1_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="16" slack="0"/>
<pin id="639" dir="0" index="1" bw="39" slack="0"/>
<pin id="640" dir="0" index="2" bw="6" slack="0"/>
<pin id="641" dir="0" index="3" bw="7" slack="0"/>
<pin id="642" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln122_1/7 "/>
</bind>
</comp>

<comp id="647" class="1004" name="sext_ln122_2_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="19" slack="6"/>
<pin id="649" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln122_2/7 "/>
</bind>
</comp>

<comp id="651" class="1004" name="trunc_ln122_2_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="16" slack="0"/>
<pin id="653" dir="0" index="1" bw="39" slack="0"/>
<pin id="654" dir="0" index="2" bw="6" slack="0"/>
<pin id="655" dir="0" index="3" bw="7" slack="0"/>
<pin id="656" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln122_2/7 "/>
</bind>
</comp>

<comp id="661" class="1004" name="sext_ln122_3_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="19" slack="6"/>
<pin id="663" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln122_3/7 "/>
</bind>
</comp>

<comp id="665" class="1004" name="trunc_ln122_3_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="16" slack="0"/>
<pin id="667" dir="0" index="1" bw="39" slack="0"/>
<pin id="668" dir="0" index="2" bw="6" slack="0"/>
<pin id="669" dir="0" index="3" bw="7" slack="0"/>
<pin id="670" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln122_3/7 "/>
</bind>
</comp>

<comp id="675" class="1004" name="sext_ln122_4_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="19" slack="6"/>
<pin id="677" dir="1" index="1" bw="39" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln122_4/7 "/>
</bind>
</comp>

<comp id="679" class="1004" name="trunc_ln122_4_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="16" slack="0"/>
<pin id="681" dir="0" index="1" bw="39" slack="0"/>
<pin id="682" dir="0" index="2" bw="6" slack="0"/>
<pin id="683" dir="0" index="3" bw="7" slack="0"/>
<pin id="684" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln122_4/7 "/>
</bind>
</comp>

<comp id="689" class="1004" name="mrv_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="80" slack="0"/>
<pin id="691" dir="0" index="1" bw="16" slack="0"/>
<pin id="692" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/7 "/>
</bind>
</comp>

<comp id="695" class="1004" name="mrv_1_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="80" slack="0"/>
<pin id="697" dir="0" index="1" bw="16" slack="0"/>
<pin id="698" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/7 "/>
</bind>
</comp>

<comp id="701" class="1004" name="mrv_2_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="80" slack="0"/>
<pin id="703" dir="0" index="1" bw="16" slack="0"/>
<pin id="704" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/7 "/>
</bind>
</comp>

<comp id="707" class="1004" name="mrv_3_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="80" slack="0"/>
<pin id="709" dir="0" index="1" bw="16" slack="0"/>
<pin id="710" dir="1" index="2" bw="80" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/7 "/>
</bind>
</comp>

<comp id="713" class="1004" name="mrv_4_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="80" slack="0"/>
<pin id="715" dir="0" index="1" bw="16" slack="0"/>
<pin id="716" dir="1" index="2" bw="80" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/7 "/>
</bind>
</comp>

<comp id="719" class="1005" name="sub_ln114_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="19" slack="1"/>
<pin id="721" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln114 "/>
</bind>
</comp>

<comp id="725" class="1005" name="sub_ln114_1_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="19" slack="1"/>
<pin id="727" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln114_1 "/>
</bind>
</comp>

<comp id="731" class="1005" name="sub_ln114_2_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="19" slack="1"/>
<pin id="733" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln114_2 "/>
</bind>
</comp>

<comp id="737" class="1005" name="sub_ln114_3_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="19" slack="1"/>
<pin id="739" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln114_3 "/>
</bind>
</comp>

<comp id="743" class="1005" name="sub_ln114_4_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="19" slack="1"/>
<pin id="745" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln114_4 "/>
</bind>
</comp>

<comp id="749" class="1005" name="add_ln116_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="19" slack="1"/>
<pin id="751" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="add_ln116 "/>
</bind>
</comp>

<comp id="760" class="1005" name="low_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="32" slack="0"/>
<pin id="762" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="low "/>
</bind>
</comp>

<comp id="767" class="1005" name="high_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="32" slack="0"/>
<pin id="769" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="high "/>
</bind>
</comp>

<comp id="774" class="1005" name="conv_i21_i_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="21" slack="2"/>
<pin id="776" dir="1" index="1" bw="21" slack="2"/>
</pin_list>
<bind>
<opset="conv_i21_i "/>
</bind>
</comp>

<comp id="785" class="1005" name="mid_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="32" slack="1"/>
<pin id="787" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mid "/>
</bind>
</comp>

<comp id="791" class="1005" name="index_table_addr_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="10" slack="1"/>
<pin id="793" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="index_table_addr "/>
</bind>
</comp>

<comp id="799" class="1005" name="invert_sqr_table_addr_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="10" slack="1"/>
<pin id="801" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="invert_sqr_table_addr "/>
</bind>
</comp>

<comp id="804" class="1005" name="deno_inver_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="29" slack="1"/>
<pin id="806" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="deno_inver "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="34" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="34" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="92"><net_src comp="14" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="8" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="14" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="14" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="14" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="2" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="14" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="0" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="10" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="60" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="118" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="136"><net_src comp="12" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="60" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="131" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="147"><net_src comp="68" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="70" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="157"><net_src comp="144" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="158"><net_src comp="144" pin="1"/><net_sink comp="149" pin=4"/></net>

<net id="184"><net_src comp="16" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="112" pin="2"/><net_sink comp="179" pin=1"/></net>

<net id="186"><net_src comp="18" pin="0"/><net_sink comp="179" pin=2"/></net>

<net id="192"><net_src comp="16" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="106" pin="2"/><net_sink comp="187" pin=1"/></net>

<net id="194"><net_src comp="18" pin="0"/><net_sink comp="187" pin=2"/></net>

<net id="200"><net_src comp="16" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="100" pin="2"/><net_sink comp="195" pin=1"/></net>

<net id="202"><net_src comp="18" pin="0"/><net_sink comp="195" pin=2"/></net>

<net id="208"><net_src comp="16" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="94" pin="2"/><net_sink comp="203" pin=1"/></net>

<net id="210"><net_src comp="18" pin="0"/><net_sink comp="203" pin=2"/></net>

<net id="216"><net_src comp="16" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="88" pin="2"/><net_sink comp="211" pin=1"/></net>

<net id="218"><net_src comp="18" pin="0"/><net_sink comp="211" pin=2"/></net>

<net id="223"><net_src comp="187" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="179" pin="3"/><net_sink comp="219" pin=1"/></net>

<net id="229"><net_src comp="203" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="211" pin="3"/><net_sink comp="225" pin=1"/></net>

<net id="235"><net_src comp="225" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="195" pin="3"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="231" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="219" pin="2"/><net_sink comp="237" pin=1"/></net>

<net id="246"><net_src comp="237" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="251"><net_src comp="243" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="20" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="259"><net_src comp="22" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="260"><net_src comp="247" pin="2"/><net_sink comp="253" pin=1"/></net>

<net id="261"><net_src comp="24" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="262"><net_src comp="26" pin="0"/><net_sink comp="253" pin=3"/></net>

<net id="266"><net_src comp="253" pin="4"/><net_sink comp="263" pin=0"/></net>

<net id="271"><net_src comp="179" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="263" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="277"><net_src comp="187" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="263" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="283"><net_src comp="195" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="263" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="289"><net_src comp="203" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="263" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="211" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="263" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="304"><net_src comp="297" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="297" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="312"><net_src comp="28" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="300" pin="2"/><net_sink comp="306" pin=1"/></net>

<net id="314"><net_src comp="24" pin="0"/><net_sink comp="306" pin=2"/></net>

<net id="315"><net_src comp="30" pin="0"/><net_sink comp="306" pin=3"/></net>

<net id="323"><net_src comp="316" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="316" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="331"><net_src comp="28" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="332"><net_src comp="319" pin="2"/><net_sink comp="325" pin=1"/></net>

<net id="333"><net_src comp="24" pin="0"/><net_sink comp="325" pin=2"/></net>

<net id="334"><net_src comp="30" pin="0"/><net_sink comp="325" pin=3"/></net>

<net id="342"><net_src comp="335" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="335" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="350"><net_src comp="28" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="338" pin="2"/><net_sink comp="344" pin=1"/></net>

<net id="352"><net_src comp="24" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="353"><net_src comp="30" pin="0"/><net_sink comp="344" pin=3"/></net>

<net id="361"><net_src comp="354" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="354" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="369"><net_src comp="28" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="370"><net_src comp="357" pin="2"/><net_sink comp="363" pin=1"/></net>

<net id="371"><net_src comp="24" pin="0"/><net_sink comp="363" pin=2"/></net>

<net id="372"><net_src comp="30" pin="0"/><net_sink comp="363" pin=3"/></net>

<net id="380"><net_src comp="373" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="373" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="388"><net_src comp="28" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="389"><net_src comp="376" pin="2"/><net_sink comp="382" pin=1"/></net>

<net id="390"><net_src comp="24" pin="0"/><net_sink comp="382" pin=2"/></net>

<net id="391"><net_src comp="30" pin="0"/><net_sink comp="382" pin=3"/></net>

<net id="396"><net_src comp="306" pin="4"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="325" pin="4"/><net_sink comp="392" pin=1"/></net>

<net id="402"><net_src comp="363" pin="4"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="382" pin="4"/><net_sink comp="398" pin=1"/></net>

<net id="408"><net_src comp="398" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="344" pin="4"/><net_sink comp="404" pin=1"/></net>

<net id="414"><net_src comp="404" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="392" pin="2"/><net_sink comp="410" pin=1"/></net>

<net id="423"><net_src comp="416" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="20" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="431"><net_src comp="22" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="432"><net_src comp="419" pin="2"/><net_sink comp="425" pin=1"/></net>

<net id="433"><net_src comp="24" pin="0"/><net_sink comp="425" pin=2"/></net>

<net id="434"><net_src comp="26" pin="0"/><net_sink comp="425" pin=3"/></net>

<net id="440"><net_src comp="40" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="441"><net_src comp="425" pin="4"/><net_sink comp="435" pin=1"/></net>

<net id="442"><net_src comp="42" pin="0"/><net_sink comp="435" pin=2"/></net>

<net id="447"><net_src comp="435" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="44" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="453"><net_src comp="435" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="46" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="461"><net_src comp="48" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="462"><net_src comp="419" pin="2"/><net_sink comp="455" pin=1"/></net>

<net id="463"><net_src comp="24" pin="0"/><net_sink comp="455" pin=2"/></net>

<net id="464"><net_src comp="50" pin="0"/><net_sink comp="455" pin=3"/></net>

<net id="470"><net_src comp="52" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="471"><net_src comp="455" pin="4"/><net_sink comp="465" pin=1"/></net>

<net id="472"><net_src comp="42" pin="0"/><net_sink comp="465" pin=2"/></net>

<net id="477"><net_src comp="54" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="482"><net_src comp="36" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="493"><net_src comp="483" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="486" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="500"><net_src comp="56" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="501"><net_src comp="489" pin="2"/><net_sink comp="495" pin=1"/></net>

<net id="502"><net_src comp="30" pin="0"/><net_sink comp="495" pin=2"/></net>

<net id="507"><net_src comp="36" pin="0"/><net_sink comp="503" pin=0"/></net>

<net id="508"><net_src comp="489" pin="2"/><net_sink comp="503" pin=1"/></net>

<net id="515"><net_src comp="58" pin="0"/><net_sink comp="509" pin=0"/></net>

<net id="516"><net_src comp="503" pin="2"/><net_sink comp="509" pin=1"/></net>

<net id="517"><net_src comp="34" pin="0"/><net_sink comp="509" pin=2"/></net>

<net id="518"><net_src comp="30" pin="0"/><net_sink comp="509" pin=3"/></net>

<net id="522"><net_src comp="509" pin="4"/><net_sink comp="519" pin=0"/></net>

<net id="527"><net_src comp="36" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="528"><net_src comp="519" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="535"><net_src comp="58" pin="0"/><net_sink comp="529" pin=0"/></net>

<net id="536"><net_src comp="489" pin="2"/><net_sink comp="529" pin=1"/></net>

<net id="537"><net_src comp="34" pin="0"/><net_sink comp="529" pin=2"/></net>

<net id="538"><net_src comp="30" pin="0"/><net_sink comp="529" pin=3"/></net>

<net id="542"><net_src comp="529" pin="4"/><net_sink comp="539" pin=0"/></net>

<net id="548"><net_src comp="495" pin="3"/><net_sink comp="543" pin=0"/></net>

<net id="549"><net_src comp="523" pin="2"/><net_sink comp="543" pin=1"/></net>

<net id="550"><net_src comp="539" pin="1"/><net_sink comp="543" pin=2"/></net>

<net id="554"><net_src comp="543" pin="3"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="560"><net_src comp="125" pin="3"/><net_sink comp="556" pin=1"/></net>

<net id="566"><net_src comp="556" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="572"><net_src comp="556" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="577"><net_src comp="567" pin="3"/><net_sink comp="573" pin=0"/></net>

<net id="578"><net_src comp="561" pin="3"/><net_sink comp="573" pin=1"/></net>

<net id="585"><net_src comp="58" pin="0"/><net_sink comp="579" pin=0"/></net>

<net id="586"><net_src comp="573" pin="2"/><net_sink comp="579" pin=1"/></net>

<net id="587"><net_src comp="34" pin="0"/><net_sink comp="579" pin=2"/></net>

<net id="588"><net_src comp="30" pin="0"/><net_sink comp="579" pin=3"/></net>

<net id="593"><net_src comp="579" pin="4"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="66" pin="0"/><net_sink comp="589" pin=1"/></net>

<net id="599"><net_src comp="567" pin="3"/><net_sink comp="595" pin=0"/></net>

<net id="604"><net_src comp="561" pin="3"/><net_sink comp="600" pin=0"/></net>

<net id="608"><net_src comp="561" pin="3"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="613"><net_src comp="149" pin="6"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="615"><net_src comp="610" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="616"><net_src comp="610" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="617"><net_src comp="610" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="618"><net_src comp="610" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="622"><net_src comp="619" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="629"><net_src comp="72" pin="0"/><net_sink comp="623" pin=0"/></net>

<net id="630"><net_src comp="159" pin="2"/><net_sink comp="623" pin=1"/></net>

<net id="631"><net_src comp="74" pin="0"/><net_sink comp="623" pin=2"/></net>

<net id="632"><net_src comp="76" pin="0"/><net_sink comp="623" pin=3"/></net>

<net id="636"><net_src comp="633" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="643"><net_src comp="72" pin="0"/><net_sink comp="637" pin=0"/></net>

<net id="644"><net_src comp="163" pin="2"/><net_sink comp="637" pin=1"/></net>

<net id="645"><net_src comp="74" pin="0"/><net_sink comp="637" pin=2"/></net>

<net id="646"><net_src comp="76" pin="0"/><net_sink comp="637" pin=3"/></net>

<net id="650"><net_src comp="647" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="657"><net_src comp="72" pin="0"/><net_sink comp="651" pin=0"/></net>

<net id="658"><net_src comp="167" pin="2"/><net_sink comp="651" pin=1"/></net>

<net id="659"><net_src comp="74" pin="0"/><net_sink comp="651" pin=2"/></net>

<net id="660"><net_src comp="76" pin="0"/><net_sink comp="651" pin=3"/></net>

<net id="664"><net_src comp="661" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="671"><net_src comp="72" pin="0"/><net_sink comp="665" pin=0"/></net>

<net id="672"><net_src comp="171" pin="2"/><net_sink comp="665" pin=1"/></net>

<net id="673"><net_src comp="74" pin="0"/><net_sink comp="665" pin=2"/></net>

<net id="674"><net_src comp="76" pin="0"/><net_sink comp="665" pin=3"/></net>

<net id="678"><net_src comp="675" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="685"><net_src comp="72" pin="0"/><net_sink comp="679" pin=0"/></net>

<net id="686"><net_src comp="175" pin="2"/><net_sink comp="679" pin=1"/></net>

<net id="687"><net_src comp="74" pin="0"/><net_sink comp="679" pin=2"/></net>

<net id="688"><net_src comp="76" pin="0"/><net_sink comp="679" pin=3"/></net>

<net id="693"><net_src comp="78" pin="0"/><net_sink comp="689" pin=0"/></net>

<net id="694"><net_src comp="623" pin="4"/><net_sink comp="689" pin=1"/></net>

<net id="699"><net_src comp="689" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="700"><net_src comp="637" pin="4"/><net_sink comp="695" pin=1"/></net>

<net id="705"><net_src comp="695" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="706"><net_src comp="651" pin="4"/><net_sink comp="701" pin=1"/></net>

<net id="711"><net_src comp="701" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="712"><net_src comp="665" pin="4"/><net_sink comp="707" pin=1"/></net>

<net id="717"><net_src comp="707" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="718"><net_src comp="679" pin="4"/><net_sink comp="713" pin=1"/></net>

<net id="722"><net_src comp="267" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="724"><net_src comp="719" pin="1"/><net_sink comp="619" pin=0"/></net>

<net id="728"><net_src comp="273" pin="2"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="730"><net_src comp="725" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="734"><net_src comp="279" pin="2"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="736"><net_src comp="731" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="740"><net_src comp="285" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="742"><net_src comp="737" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="746"><net_src comp="291" pin="2"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="748"><net_src comp="743" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="752"><net_src comp="410" pin="2"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="763"><net_src comp="80" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="765"><net_src comp="760" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="766"><net_src comp="760" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="770"><net_src comp="84" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="772"><net_src comp="767" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="773"><net_src comp="767" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="777"><net_src comp="465" pin="3"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="788"><net_src comp="543" pin="3"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="561" pin=1"/></net>

<net id="790"><net_src comp="785" pin="1"/><net_sink comp="567" pin=2"/></net>

<net id="794"><net_src comp="118" pin="3"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="802"><net_src comp="131" pin="3"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="807"><net_src comp="138" pin="3"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="149" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> : data_0_val | {1 }
	Port: layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> : data_1_val | {1 }
	Port: layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> : data_2_val | {1 }
	Port: layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> : data_3_val | {1 }
	Port: layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> : data_4_val | {1 }
	Port: layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> : index_table | {4 5 }
	Port: layernorm_1d<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config2> : invert_sqr_table | {5 6 }
  - Chain level:
	State 1
		add_ln109_1 : 1
		add_ln109_2 : 1
		add_ln109_3 : 2
		add_ln109 : 3
		sext_ln73 : 4
		mul_ln73 : 5
		mean : 6
		sext_ln111 : 7
		sub_ln114 : 8
		sub_ln114_1 : 8
		sub_ln114_2 : 8
		sub_ln114_3 : 8
		sub_ln114_4 : 8
	State 2
		mul_ln115 : 1
		diff_5 : 2
		mul_ln115_1 : 1
		diff : 2
		mul_ln115_2 : 1
		diff_2 : 2
		mul_ln115_3 : 1
		diff_3 : 2
		mul_ln115_4 : 1
		diff_4 : 2
		add_ln116_1 : 3
		add_ln116_2 : 3
		add_ln116_3 : 4
		add_ln116 : 5
	State 3
		mul_ln73_1 : 1
		trunc_ln1 : 2
		tmp : 3
		icmp_ln52 : 4
		br_ln52 : 5
		icmp_ln55 : 4
		br_ln55 : 5
		tmp_1 : 2
		conv_i21_i : 3
		store_ln62 : 1
		store_ln61 : 1
	State 4
		add_ln64 : 1
		tmp_2 : 2
		sub_ln64 : 2
		lshr_ln64_1 : 3
		zext_ln64 : 4
		sub_ln64_1 : 5
		lshr_ln64_2 : 2
		zext_ln64_1 : 3
		mid : 6
		zext_ln65 : 7
		index_table_addr : 8
		index_table_load : 9
	State 5
		icmp_ln65 : 1
		low_4 : 2
		high_3 : 2
		sub_ln63 : 3
		tmp_3 : 4
		icmp_ln63 : 5
		store_ln62 : 3
		store_ln61 : 3
		br_ln63 : 6
		zext_ln72 : 3
		invert_sqr_table_addr : 4
		deno_inver : 5
	State 6
	State 7
		zext_ln122 : 1
		mul_ln122 : 2
		trunc_ln3 : 3
		mul_ln122_1 : 2
		trunc_ln122_1 : 3
		mul_ln122_2 : 2
		trunc_ln122_2 : 3
		mul_ln122_3 : 2
		trunc_ln122_3 : 3
		mul_ln122_4 : 2
		trunc_ln122_4 : 3
		mrv : 4
		mrv_1 : 5
		mrv_2 : 6
		mrv_3 : 7
		mrv_4 : 8
		ret_ln124 : 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |       sub_ln114_fu_267      |    0    |    0    |    26   |
|          |      sub_ln114_1_fu_273     |    0    |    0    |    26   |
|          |      sub_ln114_2_fu_279     |    0    |    0    |    26   |
|    sub   |      sub_ln114_3_fu_285     |    0    |    0    |    26   |
|          |      sub_ln114_4_fu_291     |    0    |    0    |    26   |
|          |       sub_ln64_fu_503       |    0    |    0    |    39   |
|          |      sub_ln64_1_fu_523      |    0    |    0    |    38   |
|          |       sub_ln63_fu_573       |    0    |    0    |    39   |
|----------|-----------------------------|---------|---------|---------|
|          |       mul_ln122_fu_159      |    2    |    0    |    32   |
|          |      mul_ln122_1_fu_163     |    2    |    0    |    32   |
|          |      mul_ln122_2_fu_167     |    2    |    0    |    32   |
|          |      mul_ln122_3_fu_171     |    2    |    0    |    32   |
|          |      mul_ln122_4_fu_175     |    2    |    0    |    32   |
|    mul   |       mul_ln73_fu_247       |    1    |    0    |    6    |
|          |       mul_ln115_fu_300      |    1    |    0    |    6    |
|          |      mul_ln115_1_fu_319     |    1    |    0    |    6    |
|          |      mul_ln115_2_fu_338     |    1    |    0    |    6    |
|          |      mul_ln115_3_fu_357     |    1    |    0    |    6    |
|          |      mul_ln115_4_fu_376     |    1    |    0    |    6    |
|          |      mul_ln73_1_fu_419      |    1    |    0    |    6    |
|----------|-----------------------------|---------|---------|---------|
|          |      add_ln109_1_fu_219     |    0    |    0    |    19   |
|          |      add_ln109_2_fu_225     |    0    |    0    |    19   |
|          |      add_ln109_3_fu_231     |    0    |    0    |    19   |
|          |       add_ln109_fu_237      |    0    |    0    |    19   |
|    add   |      add_ln116_1_fu_392     |    0    |    0    |    19   |
|          |      add_ln116_2_fu_398     |    0    |    0    |    19   |
|          |      add_ln116_3_fu_404     |    0    |    0    |    19   |
|          |       add_ln116_fu_410      |    0    |    0    |    19   |
|          |       add_ln64_fu_489       |    0    |    0    |    39   |
|----------|-----------------------------|---------|---------|---------|
|          |       icmp_ln52_fu_443      |    0    |    0    |    32   |
|   icmp   |       icmp_ln55_fu_449      |    0    |    0    |    32   |
|          |       icmp_ln65_fu_556      |    0    |    0    |    28   |
|          |       icmp_ln63_fu_589      |    0    |    0    |    38   |
|----------|-----------------------------|---------|---------|---------|
|          |          mid_fu_543         |    0    |    0    |    32   |
|  select  |         low_4_fu_561        |    0    |    0    |    32   |
|          |        high_3_fu_567        |    0    |    0    |    32   |
|----------|-----------------------------|---------|---------|---------|
|          |  data_4_val_read_read_fu_88 |    0    |    0    |    0    |
|          |  data_3_val_read_read_fu_94 |    0    |    0    |    0    |
|   read   | data_2_val_read_read_fu_100 |    0    |    0    |    0    |
|          | data_1_val_read_read_fu_106 |    0    |    0    |    0    |
|          | data_0_val_read_read_fu_112 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       sum_cache_fu_179      |    0    |    0    |    0    |
|          |        shl_ln_fu_187        |    0    |    0    |    0    |
|          |      shl_ln109_1_fu_195     |    0    |    0    |    0    |
|bitconcatenate|      shl_ln109_2_fu_203     |    0    |    0    |    0    |
|          |      shl_ln109_3_fu_211     |    0    |    0    |    0    |
|          |          tmp_fu_435         |    0    |    0    |    0    |
|          |      conv_i21_i_fu_465      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       sext_ln73_fu_243      |    0    |    0    |    0    |
|          |      sext_ln111_fu_263      |    0    |    0    |    0    |
|          |      sext_ln115_fu_297      |    0    |    0    |    0    |
|          |     sext_ln115_1_fu_316     |    0    |    0    |    0    |
|          |     sext_ln115_2_fu_335     |    0    |    0    |    0    |
|          |     sext_ln115_3_fu_354     |    0    |    0    |    0    |
|   sext   |     sext_ln115_4_fu_373     |    0    |    0    |    0    |
|          |      sext_ln73_1_fu_416     |    0    |    0    |    0    |
|          |      sext_ln122_fu_619      |    0    |    0    |    0    |
|          |     sext_ln122_1_fu_633     |    0    |    0    |    0    |
|          |     sext_ln122_2_fu_647     |    0    |    0    |    0    |
|          |     sext_ln122_3_fu_661     |    0    |    0    |    0    |
|          |     sext_ln122_4_fu_675     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |         mean_fu_253         |    0    |    0    |    0    |
|          |        diff_5_fu_306        |    0    |    0    |    0    |
|          |         diff_fu_325         |    0    |    0    |    0    |
|          |        diff_2_fu_344        |    0    |    0    |    0    |
|          |        diff_3_fu_363        |    0    |    0    |    0    |
|          |        diff_4_fu_382        |    0    |    0    |    0    |
|          |       trunc_ln1_fu_425      |    0    |    0    |    0    |
|partselect|         tmp_1_fu_455        |    0    |    0    |    0    |
|          |      lshr_ln64_1_fu_509     |    0    |    0    |    0    |
|          |      lshr_ln64_2_fu_529     |    0    |    0    |    0    |
|          |         tmp_3_fu_579        |    0    |    0    |    0    |
|          |       trunc_ln3_fu_623      |    0    |    0    |    0    |
|          |     trunc_ln122_1_fu_637    |    0    |    0    |    0    |
|          |     trunc_ln122_2_fu_651    |    0    |    0    |    0    |
|          |     trunc_ln122_3_fu_665    |    0    |    0    |    0    |
|          |     trunc_ln122_4_fu_679    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
| bitselect|         tmp_2_fu_495        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       zext_ln64_fu_519      |    0    |    0    |    0    |
|          |      zext_ln64_1_fu_539     |    0    |    0    |    0    |
|   zext   |       zext_ln65_fu_551      |    0    |    0    |    0    |
|          |       zext_ln72_fu_605      |    0    |    0    |    0    |
|          |      zext_ln122_fu_610      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |          mrv_fu_689         |    0    |    0    |    0    |
|          |         mrv_1_fu_695        |    0    |    0    |    0    |
|insertvalue|         mrv_2_fu_701        |    0    |    0    |    0    |
|          |         mrv_3_fu_707        |    0    |    0    |    0    |
|          |         mrv_4_fu_713        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    17   |    0    |   865   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      add_ln116_reg_749      |   19   |
|      conv_i21_i_reg_774     |   21   |
|     deno_inver_1_reg_144    |   29   |
|      deno_inver_reg_804     |   29   |
|         high_reg_767        |   32   |
|   index_table_addr_reg_791  |   10   |
|invert_sqr_table_addr_reg_799|   10   |
|         low_reg_760         |   32   |
|         mid_reg_785         |   32   |
|     sub_ln114_1_reg_725     |   19   |
|     sub_ln114_2_reg_731     |   19   |
|     sub_ln114_3_reg_737     |   19   |
|     sub_ln114_4_reg_743     |   19   |
|      sub_ln114_reg_719      |   19   |
+-----------------------------+--------+
|            Total            |   309  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|   grp_access_fu_125  |  p0  |   2  |  10  |   20   ||    9    |
|   grp_access_fu_138  |  p0  |   2  |  10  |   20   ||    9    |
| deno_inver_1_reg_144 |  p0  |   2  |  29  |   58   |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   98   ||  1.161  ||    18   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   17   |    -   |    0   |   865  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   18   |
|  Register |    -   |    -   |   309  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   17   |    1   |   309  |   883  |
+-----------+--------+--------+--------+--------+
