`timescale 1ns / 1ps


module memory (
    input clk,
    input rst,
    input [31:0] _rd2,  // è¦å†™å…¥çš„æ•°æ®
    input _mem_we,  // è¦å†™å…¥ä¹ˆï¼?
    input [31:0] _alu_res,  // aluçš„è¿ç®—ç»“æœï¼ŒåŒæ—¶ä¹Ÿæ˜¯è®¿å­˜çš„åœ°å?
    input [4:0] _reg_write_addr,  // ç»™å†™å›é˜¶æ®µçš„ï¼Œå†™å›åˆ°å“ªä¸ªå¯„å­˜å™?--reg_file.wa
    input [31:0] _pcp8,
    input [5:0] _op_code,
    input _reg_we,
    input [2:0] _reg_wd_mux,
    input [31:0] _imm_ext,
    output reg_we,
    output [31:0] mem_data,  // è¯»å‡ºçš„æ•°æ?
    output reg[31:0] alu_res,
    output [31:0] imm_ext,
    output [2:0] reg_wd_mux,
    output [31:0] pcp8,
    output reg [4:0] reg_write_addr  // ç»™å†™å›çš„ï¼Œå’Œ_reg_write_addrå·®ä¸€ä¸ªå‘¨æœ?
);
  reg [5:0] op_code;
  reg [31:0] rd2;
  reg mem_we;
  always @(posedge clk) begin
    if (rst) begin
      alu_res <= 32'b0;
      reg_write_addr <= 5'b0;
      rd2 <= 32'b0;
      mem_we <= 1'b0;
      op_code <= 6'b0;
    end else begin
      alu_res <= _alu_res;
      reg_write_addr <= _reg_write_addr;
      rd2 <= _rd2;
      mem_we <= _mem_we;
      op_code <= _op_code;
    end
  end

  data_mem DATA_MEM (
      .clk (clk),
      ._addr(alu_res),
      ._wd (rd2),
      ._we  (mem_we),
      .rd  (mem_data),
      ._opcode(op_code)
  );

endmodule  // memory
