;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-130
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SUB #92, @201
	DJN <2, 20
	SPL @0, #91
	SPL @6, #91
	CMP #92, @201
	SUB @121, 103
	SUB @121, 103
	SUB 12, 10
	CMP @0, @2
	DJN -1, @-20
	SUB 12, 10
	DJN -1, @-20
	SLT -65, -911
	MOV -4, <-20
	SUB @121, 103
	SPL -100, -102
	SPL -100, -102
	SPL -100, -102
	SLT 210, 60
	SLT 210, 60
	CMP @2, 23
	CMP @0, @2
	DJN -1, @-20
	CMP @2, 23
	ADD 210, 60
	ADD 210, 60
	SLT 210, 60
	SUB @0, @2
	ADD 210, 60
	SUB #92, @201
	ADD @2, 20
	CMP 15, @70
	SUB #92, @201
	ADD 210, -60
	ADD @2, 20
	SUB 12, 10
	SUB #92, @201
	SUB @0, @2
	ADD 210, 60
	SLT 12, 10
	ADD 210, 60
	SUB @-127, 104
	SUB @-127, 103
	SPL 0, <402
	SUB @-127, 103
	SPL 0, <402
	SPL 0, <402
