Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Fri May 23 13:39:15 2025
| Host         : jubu running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_control_sets -verbose -file kr260_bd_wrapper_control_sets_placed.rpt
| Design       : kr260_bd_wrapper
| Device       : xck26
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    63 |
|    Minimum number of control sets                        |    63 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    95 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    63 |
| >= 0 to < 4        |    28 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     6 |
| >= 8 to < 10       |     8 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    14 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              73 |           24 |
| No           | No                    | Yes                    |              27 |            9 |
| No           | Yes                   | No                     |              84 |           39 |
| Yes          | No                    | No                     |             215 |           31 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             210 |           56 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                Clock Signal                |                                                                             Enable Signal                                                                            |                                                                     Set/Reset Signal                                                                    | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                      | kr260_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                      |                1 |              1 |         1.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                      | kr260_bd_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                      |                1 |              1 |         1.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                      | kr260_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                      |                1 |              1 |         1.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                      | kr260_bd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                     |                1 |              1 |         1.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                      | kr260_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                     |                1 |              1 |         1.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                      | kr260_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                             |                1 |              2 |         2.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/E[0]                                                                                            | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                          |                1 |              2 |         2.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_r_pointer[1]_i_1_n_0                                           | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                1 |              2 |         2.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_size_mask[1]_i_1_n_0                                           |                                                                                                                                                         |                1 |              2 |         2.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                      | kr260_bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                          |                1 |              2 |         2.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                      | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                        |                1 |              2 |         2.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_state                                                          | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                2 |              2 |         1.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                      | kr260_bd_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_reg.aresetn_d_reg_n_0_[0]                                                   |                1 |              2 |         2.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/E[0]                                                                                            | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                          |                1 |              2 |         2.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                      | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.aresetn_d_reg_n_0_[0] |                2 |              2 |         1.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                          | kr260_bd_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                         |                1 |              2 |         2.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                      | kr260_bd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                             |                1 |              2 |         2.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                      | kr260_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                              |                1 |              2 |         2.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                      | kr260_bd_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                              |                1 |              2 |         2.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                      | kr260_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                              |                1 |              2 |         2.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                      | kr260_bd_i/axi_intc_0/U0/INTC_CORE_I/REG_GEN[0].ier[0]_i_1_n_0                                                                                          |                1 |              2 |         2.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                      | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                        |                1 |              2 |         2.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_state                                                          | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                1 |              3 |         3.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.write_cs                                                    | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                          |                1 |              3 |         3.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state                                                                                           | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                          |                2 |              3 |         1.50 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                      | kr260_bd_i/axi_intc_0/U0/INTC_CORE_I/REG_GEN[0].IAR_NORMAL_MODE_GEN.iar[0]_i_1_n_0                                                                      |                1 |              3 |         3.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/state                                                                                           | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                          |                2 |              3 |         1.50 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_incr_0                                                        | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                1 |              3 |         3.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                      | kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                             |                2 |              4 |         2.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                            | kr260_bd_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                         |                2 |              4 |         2.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                      | kr260_bd_i/rst_ps8_0_99M/U0/EXT_LPF/lpf_int                                                                                                             |                1 |              4 |         4.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                      | kr260_bd_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                       |                1 |              4 |         4.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[43]_i_1_n_0   |                                                                                                                                                         |                1 |              6 |         6.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                           | kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_clr                                                                                                 |                2 |              6 |         3.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/rst_ps8_0_99M/U0/SEQ/seq_cnt_en                                                                                                                           | kr260_bd_i/rst_ps8_0_99M/U0/SEQ/seq_clr                                                                                                                 |                2 |              6 |         3.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[117]_i_1_n_0 |                                                                                                                                                         |                2 |              7 |         3.50 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[117]_i_1_n_0 |                                                                                                                                                         |                2 |              7 |         3.50 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[8]_i_1_n_0                                             | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                1 |              7 |         7.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1_n_0                                               | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                3 |              8 |         2.67 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                 | kr260_bd_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                         |                2 |              8 |         4.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                          | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                          |                2 |              8 |         4.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt                                                            | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[8]_i_1_n_0                                    |                2 |              9 |         4.50 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[8]_i_1_n_0                                               | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                3 |              9 |         3.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_cnt[8]_i_1_n_0                                                 | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                3 |              9 |         3.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                      | kr260_bd_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                       |                4 |              9 |         2.25 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_cnt[8]_i_1_n_0                                                | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                6 |              9 |         1.50 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                      | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                          |                7 |             10 |         1.43 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                      | kr260_bd_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                         |                2 |             10 |         5.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                      | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                8 |             13 |         1.62 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i0                           |                                                                                                                                                         |                3 |             16 |         5.33 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[15]_i_1_n_0                                     | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                          |                3 |             16 |         5.33 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rvalid_i                                               | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                          |                3 |             16 |         5.33 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i0                           |                                                                                                                                                         |                3 |             16 |         5.33 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_aruser                                                         | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |                7 |             19 |         2.71 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                   | kr260_bd_i/axi_intc_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                         |                3 |             19 |         6.33 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                      | kr260_bd_i/axi_smc/inst/clk_map/psr_aclk/U0/interconnect_aresetn[0]                                                                                     |                9 |             27 |         3.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1069]_i_1_n_0                                                                       |                                                                                                                                                         |                5 |             28 |         5.60 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                      |                                                                                                                                                         |                5 |             28 |         5.60 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[31]_i_1_n_0                                        | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                 |               10 |             32 |         3.20 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data[50]_i_1_n_0   |                                                                                                                                                         |               11 |             33 |         3.00 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1132]_i_1_n_0                                                                       |                                                                                                                                                         |                5 |             36 |         7.20 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 | kr260_bd_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                      |                                                                                                                                                         |                5 |             36 |         7.20 |
|  kr260_bd_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                      |                                                                                                                                                         |               24 |             75 |         3.12 |
+--------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


