{C:/rtl/verilog practice/50day/shif registers(siso,sipo..etc)/sipo/sipo.v} {1 {vlog -work work -stats=none {C:/rtl/verilog practice/50day/shif registers(siso,sipo..etc)/sipo/sipo.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module sipo

Top level modules:
	sipo

} {} {}}
