INFO: [HLS 200-10] Running '/home/omerfaruk/tools/Xilinx/Vitis_HLS/2023.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'omerfaruk' on host 'DarkChocolate' (Linux_x86_64 version 6.5.0-27-generic) on Wed Apr 17 11:08:26 +03 2024
INFO: [HLS 200-10] On os Ubuntu 22.04.4 LTS
INFO: [HLS 200-10] In directory '/home/omerfaruk/Projects/okul/denem7'
INFO: [HLS 200-2053] The vitis_hls executable is being deprecated. Consider using vitis-run --mode hls --tcl
Sourcing Tcl script '/home/omerfaruk/Projects/okul/denem7/denem7/solution1/csynth.tcl'
INFO: [HLS 200-1510] Running: source /home/omerfaruk/Projects/okul/denem7/denem7/solution1/csynth.tcl
INFO: [HLS 200-1510] Running: open_project denem7 
INFO: [HLS 200-10] Opening project '/home/omerfaruk/Projects/okul/denem7/denem7'.
INFO: [HLS 200-1510] Running: set_top top_module 
INFO: [HLS 200-1510] Running: add_files OP_AL_32I.cpp 
INFO: [HLS 200-10] Adding design file 'OP_AL_32I.cpp' to the project
INFO: [HLS 200-1510] Running: add_files hart.cpp 
INFO: [HLS 200-10] Adding design file 'hart.cpp' to the project
INFO: [HLS 200-1510] Running: add_files mem.cpp 
INFO: [HLS 200-10] Adding design file 'mem.cpp' to the project
INFO: [HLS 200-1510] Running: add_files parameters.hpp 
INFO: [HLS 200-10] Adding design file 'parameters.hpp' to the project
INFO: [HLS 200-1510] Running: add_files top_module.cpp 
INFO: [HLS 200-10] Adding design file 'top_module.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb test_hart.cpp -cflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'test_hart.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution '/home/omerfaruk/Projects/okul/denem7/denem7/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
INFO: [HLS 200-1464] Running solution command: config_cosim -trace_level=port
INFO: [HLS 200-1464] Running solution command: config_cosim -wave_debug=1
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim -trace_level port -wave_debug 
INFO: [HLS 200-1510] Running: source ./denem7/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name top_module top_module 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.16 seconds; current allocated memory: 232.453 MB.
INFO: [HLS 200-10] Analyzing design file 'OP_AL_32I.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'hart.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'mem.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'top_module.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 19.8 seconds. CPU system time: 3.05 seconds. Elapsed time: 38.46 seconds; current allocated memory: 234.070 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 23,522 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,235 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 2,612 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 3,562 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,012 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,393 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,285 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,285 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,281 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,281 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,079 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,079 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,079 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,079 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,086 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,052 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/omerfaruk/Projects/okul/denem7/denem7/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'ALU_SUM(ap_int<32>, ap_int<32>) (.128.131)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLL(ap_int<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLT(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SLTU(ap_uint<32>, ap_uint<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_XOR(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SRL(ap_uint<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_OR(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_AND(ap_int<32>, ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_NEG(ap_int<32>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'ALU_SRA(ap_int<32>, ap_uint<5>)' into 'OP_AL_32I(ap_int<32>, ap_int<7>, ap_uint<3>, ap_int<32>, ap_int<32>)' (OP_AL_32I.cpp:6:0)
INFO: [HLS 214-178] Inlining function 'next_pc_calc(ap_uint<32>, ap_int<32>, ap_uint<1>) (.137.140)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'OP_AL_32B(ap_int<32>, ap_uint<3>, ap_int<32>, ap_int<32>)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'ALU_SUM(ap_int<32>, ap_int<32>) (.128.131)' into 'hart(ap_int<32>, ap_int<32>, ap_int<32>, ap_uint<32>)' (hart.cpp:13:0)
INFO: [HLS 214-178] Inlining function 'data_hazard_detection(ap_int<32>, ap_int<32>)' into 'top_module(ap_int<32>, ap_int<32>, ap_uint<32>)' (top_module.cpp:8:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf': Complete partitioning on dimension 1. (top_module.cpp:15:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.23 seconds. CPU system time: 0.72 seconds. Elapsed time: 11.06 seconds; current allocated memory: 236.562 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 236.562 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.06 seconds; current allocated memory: 238.531 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 240.254 MB.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (top_module.cpp:43:6) in function 'top_module'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (OP_AL_32I.cpp:65:74) to (hart.cpp:59:3) in function 'hart'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (OP_AL_32I.cpp:57:1) in function 'OP_AL_32I'... converting 26 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'hart' (hart.cpp:33:3)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.42 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.63 seconds; current allocated memory: 265.145 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 290.160 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'top_module' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.76 seconds; current allocated memory: 290.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 290.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 291.262 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 291.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 8.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 8.75 seconds; current allocated memory: 324.281 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.65 seconds. CPU system time: 0 seconds. Elapsed time: 2.7 seconds; current allocated memory: 324.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'OP_AL_32I' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'OP_AL_32I'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 324.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hart' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'hart'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.33 seconds; current allocated memory: 324.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_module' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/inst1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/inst2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_module/current_pc' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_module' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'top_module_ap_int_32_ap_int_32_ap_uint_32_rf_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ10top_module6ap_intILi32EES0_7ap_uintILi32EEE2rf_31' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_65_5_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_module'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.43 seconds. CPU system time: 0.12 seconds. Elapsed time: 4.61 seconds; current allocated memory: 373.656 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.08 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.41 seconds; current allocated memory: 406.133 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 410.324 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_module.
INFO: [VLOG 209-307] Generating Verilog RTL for top_module.
INFO: [HLS 200-789] **** Estimated Fmax: 161.24 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 41.22 seconds. CPU system time: 4.21 seconds. Elapsed time: 72.58 seconds; current allocated memory: 178.223 MB.
INFO: [HLS 200-112] Total CPU user time: 44.11 seconds. Total CPU system time: 4.87 seconds. Total elapsed time: 94.33 seconds; peak allocated memory: 410.676 MB.
