Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: statemachine.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "statemachine.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "statemachine"
Output Format                      : NGC
Target Device                      : xc3s1200e-4-fg320

---- Source Options
Top Module Name                    : statemachine
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "E:/ISE/alu/statemachine.vhd" in Library work.
Entity <statemachine> compiled.
Entity <statemachine> (Architecture <Behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <statemachine> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <statemachine> in library <work> (Architecture <Behavioral>).
WARNING:Xst:819 - "E:/ISE/alu/statemachine.vhd" line 55: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <InputSW>
Entity <statemachine> analyzed. Unit <statemachine> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <statemachine>.
    Related source file is "E:/ISE/alu/statemachine.vhd".
    Found finite state machine <FSM_0> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 4                                              |
    | Inputs             | 0                                              |
    | Outputs            | 5                                              |
    | Clock              | Clk                       (rising_edge)        |
    | Reset              | Rst                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | ia                                             |
    | Power Up State     | ia                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 16-bit latch for signal <OptA>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <OptB>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 4-bit latch for signal <OptOp>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
    Summary:
	inferred   1 Finite State Machine(s).
Unit <statemachine> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Latches                                              : 3
 16-bit latch                                          : 2
 4-bit latch                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <current_state/FSM> on signal <current_state[1:4]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 ia    | 0001
 ib    | 0010
 iop   | 0100
 oflag | 1000
-------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# Latches                                              : 3
 16-bit latch                                          : 2
 4-bit latch                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <statemachine> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block statemachine, actual ratio is 0.
FlipFlop current_state_FSM_FFd3 has been replicated 1 time(s)
FlipFlop current_state_FSM_FFd4 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 6
 Flip-Flops                                            : 6

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : statemachine.ngr
Top Level Output File Name         : statemachine
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 56

Cell Usage :
# BELS                             : 7
#      LUT2                        : 2
#      LUT3                        : 1
#      LUT4                        : 4
# FlipFlops/Latches                : 42
#      FDC                         : 4
#      FDP                         : 2
#      LD                          : 36
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 55
#      IBUF                        : 17
#      OBUF                        : 38
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1200efg320-4 

 Number of Slices:                        4  out of   8672     0%  
 Number of Slice Flip Flops:              6  out of  17344     0%  
 Number of 4 input LUTs:                  7  out of  17344     0%  
 Number of IOs:                          56
 Number of bonded IOBs:                  56  out of    250    22%  
    IOB Flip Flops:                      36
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clk                                | BUFGP                  | 6     |
OptOp_or0000(OptOp_or00001:O)      | NONE(*)(OptOp_0)       | 4     |
current_state_FSM_FFd3             | NONE(OptB_0)           | 16    |
current_state_FSM_FFd4             | NONE(OptA_0)           | 16    |
-----------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
Rst                                | IBUF                   | 6     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 1.607ns (Maximum Frequency: 622.278MHz)
   Minimum input arrival time before clock: 2.796ns
   Maximum output required time after clock: 6.230ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk'
  Clock period: 1.607ns (frequency: 622.278MHz)
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Delay:               1.607ns (Levels of Logic = 0)
  Source:            current_state_FSM_FFd2 (FF)
  Destination:       current_state_FSM_FFd1 (FF)
  Source Clock:      Clk rising
  Destination Clock: Clk rising

  Data Path: current_state_FSM_FFd2 to current_state_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.591   0.708  current_state_FSM_FFd2 (current_state_FSM_FFd2)
     FDC:D                     0.308          current_state_FSM_FFd1
    ----------------------------------------
    Total                      1.607ns (0.899ns logic, 0.708ns route)
                                       (55.9% logic, 44.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'OptOp_or0000'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              2.796ns (Levels of Logic = 2)
  Source:            InputSW<0> (PAD)
  Destination:       OptOp_0 (LATCH)
  Destination Clock: OptOp_or0000 falling

  Data Path: InputSW<0> to OptOp_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.218   0.566  InputSW_0_IBUF (InputSW_0_IBUF)
     LUT4:I2->O            1   0.704   0.000  OptOp_mux0000<0>1 (OptOp_mux0000<0>)
     LD:D                      0.308          OptOp_0
    ----------------------------------------
    Total                      2.796ns (2.230ns logic, 0.566ns route)
                                       (79.8% logic, 20.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'current_state_FSM_FFd3'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              2.057ns (Levels of Logic = 1)
  Source:            InputSW<0> (PAD)
  Destination:       OptB_0 (LATCH)
  Destination Clock: current_state_FSM_FFd3 falling

  Data Path: InputSW<0> to OptB_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.218   0.531  InputSW_0_IBUF (InputSW_0_IBUF)
     LD:D                      0.308          OptB_0
    ----------------------------------------
    Total                      2.057ns (1.526ns logic, 0.531ns route)
                                       (74.2% logic, 25.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'current_state_FSM_FFd4'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              2.057ns (Levels of Logic = 1)
  Source:            InputSW<0> (PAD)
  Destination:       OptA_0 (LATCH)
  Destination Clock: current_state_FSM_FFd4 falling

  Data Path: InputSW<0> to OptA_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.218   0.531  InputSW_0_IBUF (InputSW_0_IBUF)
     LD:D                      0.308          OptA_0
    ----------------------------------------
    Total                      2.057ns (1.526ns logic, 0.531ns route)
                                       (74.2% logic, 25.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'current_state_FSM_FFd4'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              4.368ns (Levels of Logic = 1)
  Source:            OptA_15 (LATCH)
  Destination:       OptA<15> (PAD)
  Source Clock:      current_state_FSM_FFd4 falling

  Data Path: OptA_15 to OptA<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.420  OptA_15 (OptA_15)
     OBUF:I->O                 3.272          OptA_15_OBUF (OptA<15>)
    ----------------------------------------
    Total                      4.368ns (3.948ns logic, 0.420ns route)
                                       (90.4% logic, 9.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'current_state_FSM_FFd3'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              4.368ns (Levels of Logic = 1)
  Source:            OptB_15 (LATCH)
  Destination:       OptB<15> (PAD)
  Source Clock:      current_state_FSM_FFd3 falling

  Data Path: OptB_15 to OptB<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.420  OptB_15 (OptB_15)
     OBUF:I->O                 3.272          OptB_15_OBUF (OptB<15>)
    ----------------------------------------
    Total                      4.368ns (3.948ns logic, 0.420ns route)
                                       (90.4% logic, 9.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clk'
  Total number of paths / destination ports: 4 / 2
-------------------------------------------------------------------------
Offset:              6.230ns (Levels of Logic = 2)
  Source:            current_state_FSM_FFd3 (FF)
  Destination:       OutST<0> (PAD)
  Source Clock:      Clk rising

  Data Path: current_state_FSM_FFd3 to OutST<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             22   0.591   1.243  current_state_FSM_FFd3 (current_state_FSM_FFd3)
     LUT2:I1->O            1   0.704   0.420  current_state_FSM_Out41 (OutST_0_OBUF)
     OBUF:I->O                 3.272          OutST_0_OBUF (OutST<0>)
    ----------------------------------------
    Total                      6.230ns (4.567ns logic, 1.663ns route)
                                       (73.3% logic, 26.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'OptOp_or0000'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.368ns (Levels of Logic = 1)
  Source:            OptOp_3 (LATCH)
  Destination:       OptOp<3> (PAD)
  Source Clock:      OptOp_or0000 falling

  Data Path: OptOp_3 to OptOp<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.676   0.420  OptOp_3 (OptOp_3)
     OBUF:I->O                 3.272          OptOp_3_OBUF (OptOp<3>)
    ----------------------------------------
    Total                      4.368ns (3.948ns logic, 0.420ns route)
                                       (90.4% logic, 9.6% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.76 secs
 
--> 

Total memory usage is 249576 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    2 (   0 filtered)

