<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p128" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_128{left:110px;bottom:1129px;letter-spacing:-0.17px;}
#t2_128{left:418px;bottom:1129px;letter-spacing:-0.19px;word-spacing:1.45px;}
#t3_128{left:220px;bottom:1089px;letter-spacing:0.12px;}
#t4_128{left:704px;bottom:1089px;}
#t5_128{left:404px;bottom:1071px;letter-spacing:-0.18px;word-spacing:1.36px;}
#t6_128{left:476px;bottom:1071px;letter-spacing:-0.87px;}
#t7_128{left:525px;bottom:1071px;}
#t8_128{left:434px;bottom:1054px;letter-spacing:-0.21px;}
#t9_128{left:234px;bottom:1011px;letter-spacing:-0.14px;word-spacing:1.7px;}
#ta_128{left:655px;bottom:1011px;letter-spacing:-0.18px;}
#tb_128{left:690px;bottom:1011px;letter-spacing:-0.11px;}
#tc_128{left:110px;bottom:964px;letter-spacing:-0.13px;word-spacing:2.51px;}
#td_128{left:453px;bottom:964px;letter-spacing:-0.18px;}
#te_128{left:495px;bottom:964px;letter-spacing:-0.18px;}
#tf_128{left:528px;bottom:964px;letter-spacing:-0.18px;}
#tg_128{left:570px;bottom:964px;letter-spacing:-0.18px;word-spacing:2.59px;}
#th_128{left:110px;bottom:943px;letter-spacing:-0.15px;}
#ti_128{left:145px;bottom:943px;letter-spacing:-0.18px;}
#tj_128{left:178px;bottom:943px;letter-spacing:-0.15px;}
#tk_128{left:213px;bottom:943px;letter-spacing:-0.25px;}
#tl_128{left:265px;bottom:914px;letter-spacing:0.09px;}
#tm_128{left:366px;bottom:914px;letter-spacing:0.09px;}
#tn_128{left:404px;bottom:914px;}
#to_128{left:440px;bottom:914px;}
#tp_128{left:489px;bottom:914px;}
#tq_128{left:521px;bottom:914px;}
#tr_128{left:557px;bottom:914px;}
#ts_128{left:606px;bottom:914px;}
#tt_128{left:637px;bottom:914px;}
#tu_128{left:668px;bottom:914px;}
#tv_128{left:316px;bottom:896px;}
#tw_128{left:391px;bottom:896px;letter-spacing:-0.18px;}
#tx_128{left:462px;bottom:896px;}
#ty_128{left:507px;bottom:896px;letter-spacing:-0.18px;}
#tz_128{left:579px;bottom:896px;}
#t10_128{left:624px;bottom:896px;letter-spacing:-0.17px;}
#t11_128{left:667px;bottom:896px;}
#t12_128{left:316px;bottom:878px;}
#t13_128{left:404px;bottom:878px;}
#t14_128{left:462px;bottom:878px;}
#t15_128{left:520px;bottom:878px;}
#t16_128{left:579px;bottom:878px;}
#t17_128{left:636px;bottom:878px;}
#t18_128{left:668px;bottom:878px;}
#t19_128{left:285px;bottom:835px;letter-spacing:-0.13px;word-spacing:1.67px;}
#t1a_128{left:610px;bottom:835px;letter-spacing:-0.18px;}
#t1b_128{left:645px;bottom:835px;}
#t1c_128{left:265px;bottom:804px;letter-spacing:0.09px;}
#t1d_128{left:366px;bottom:804px;letter-spacing:0.09px;}
#t1e_128{left:404px;bottom:804px;}
#t1f_128{left:440px;bottom:804px;}
#t1g_128{left:489px;bottom:804px;}
#t1h_128{left:521px;bottom:804px;}
#t1i_128{left:557px;bottom:804px;}
#t1j_128{left:606px;bottom:804px;}
#t1k_128{left:637px;bottom:804px;}
#t1l_128{left:668px;bottom:804px;}
#t1m_128{left:316px;bottom:786px;}
#t1n_128{left:391px;bottom:786px;letter-spacing:-0.18px;}
#t1o_128{left:462px;bottom:786px;}
#t1p_128{left:507px;bottom:786px;letter-spacing:-0.18px;}
#t1q_128{left:579px;bottom:786px;}
#t1r_128{left:624px;bottom:786px;letter-spacing:-0.17px;}
#t1s_128{left:667px;bottom:786px;}
#t1t_128{left:316px;bottom:769px;}
#t1u_128{left:404px;bottom:769px;}
#t1v_128{left:462px;bottom:769px;}
#t1w_128{left:520px;bottom:769px;}
#t1x_128{left:579px;bottom:769px;}
#t1y_128{left:636px;bottom:769px;}
#t1z_128{left:668px;bottom:769px;}
#t20_128{left:285px;bottom:726px;letter-spacing:-0.13px;word-spacing:1.67px;}
#t21_128{left:610px;bottom:726px;letter-spacing:-0.18px;}
#t22_128{left:645px;bottom:726px;}
#t23_128{left:110px;bottom:688px;letter-spacing:-0.16px;word-spacing:1.97px;}
#t24_128{left:228px;bottom:688px;letter-spacing:-0.17px;}
#t25_128{left:295px;bottom:688px;letter-spacing:-0.13px;word-spacing:1.97px;}
#t26_128{left:353px;bottom:688px;letter-spacing:-0.17px;}
#t27_128{left:388px;bottom:688px;letter-spacing:-0.17px;word-spacing:1.97px;}
#t28_128{left:470px;bottom:688px;letter-spacing:-0.18px;}
#t29_128{left:505px;bottom:688px;letter-spacing:-0.15px;word-spacing:2.72px;}
#t2a_128{left:747px;bottom:688px;letter-spacing:-0.18px;}
#t2b_128{left:782px;bottom:688px;letter-spacing:-0.17px;}
#t2c_128{left:110px;bottom:667px;letter-spacing:-0.18px;}
#t2d_128{left:142px;bottom:667px;letter-spacing:-0.17px;}
#t2e_128{left:177px;bottom:667px;letter-spacing:-0.14px;word-spacing:1.39px;}
#t2f_128{left:324px;bottom:667px;letter-spacing:-0.17px;}
#t2g_128{left:351px;bottom:667px;letter-spacing:-0.17px;word-spacing:1.38px;}
#t2h_128{left:444px;bottom:667px;letter-spacing:-0.18px;}
#t2i_128{left:470px;bottom:667px;letter-spacing:-0.17px;}
#t2j_128{left:110px;bottom:631px;letter-spacing:-0.16px;word-spacing:2.35px;}
#t2k_128{left:221px;bottom:631px;letter-spacing:-0.17px;}
#t2l_128{left:289px;bottom:631px;letter-spacing:-0.13px;word-spacing:2.35px;}
#t2m_128{left:348px;bottom:631px;letter-spacing:-0.17px;}
#t2n_128{left:383px;bottom:631px;letter-spacing:-0.17px;word-spacing:2.35px;}
#t2o_128{left:466px;bottom:631px;letter-spacing:-0.18px;}
#t2p_128{left:501px;bottom:631px;letter-spacing:-0.15px;word-spacing:3.3px;}
#t2q_128{left:747px;bottom:631px;letter-spacing:-0.18px;}
#t2r_128{left:782px;bottom:631px;letter-spacing:-0.17px;}
#t2s_128{left:110px;bottom:611px;letter-spacing:-0.18px;}
#t2t_128{left:142px;bottom:611px;letter-spacing:-0.17px;}
#t2u_128{left:177px;bottom:611px;letter-spacing:-0.14px;word-spacing:1.39px;}
#t2v_128{left:325px;bottom:611px;letter-spacing:-0.17px;}
#t2w_128{left:351px;bottom:611px;letter-spacing:-0.18px;word-spacing:1.38px;}
#t2x_128{left:445px;bottom:611px;letter-spacing:-0.18px;}
#t2y_128{left:471px;bottom:611px;letter-spacing:-0.17px;}
#t2z_128{left:110px;bottom:575px;letter-spacing:-0.15px;word-spacing:0.8px;}
#t30_128{left:215px;bottom:575px;letter-spacing:-0.17px;}
#t31_128{left:281px;bottom:575px;letter-spacing:-0.13px;word-spacing:0.8px;}
#t32_128{left:337px;bottom:575px;letter-spacing:-0.17px;}
#t33_128{left:372px;bottom:575px;letter-spacing:-0.16px;word-spacing:0.8px;}
#t34_128{left:449px;bottom:575px;letter-spacing:-0.18px;}
#t35_128{left:484px;bottom:575px;letter-spacing:-0.14px;word-spacing:1.36px;}
#t36_128{left:718px;bottom:575px;letter-spacing:-0.18px;}
#t37_128{left:753px;bottom:575px;letter-spacing:-0.16px;word-spacing:0.8px;}
#t38_128{left:110px;bottom:554px;letter-spacing:-0.17px;}
#t39_128{left:145px;bottom:554px;letter-spacing:-0.14px;word-spacing:1.39px;}
#t3a_128{left:290px;bottom:554px;letter-spacing:-0.17px;}
#t3b_128{left:316px;bottom:554px;letter-spacing:-0.17px;word-spacing:1.38px;}
#t3c_128{left:407px;bottom:554px;letter-spacing:-0.18px;}
#t3d_128{left:433px;bottom:554px;letter-spacing:-0.16px;}
#t3e_128{left:110px;bottom:494px;letter-spacing:0.13px;}
#t3f_128{left:183px;bottom:494px;letter-spacing:0.06px;word-spacing:2.43px;}
#t3g_128{left:690px;bottom:494px;letter-spacing:0.14px;}
#t3h_128{left:746px;bottom:494px;}
#t3i_128{left:110px;bottom:448px;letter-spacing:-0.19px;}
#t3j_128{left:145px;bottom:448px;letter-spacing:-0.17px;}
#t3k_128{left:203px;bottom:448px;letter-spacing:-0.14px;word-spacing:1.71px;}
#t3l_128{left:110px;bottom:428px;letter-spacing:-0.13px;}
#t3m_128{left:170px;bottom:428px;letter-spacing:-0.17px;}
#t3n_128{left:214px;bottom:428px;letter-spacing:-0.18px;word-spacing:2.21px;}
#t3o_128{left:449px;bottom:428px;letter-spacing:-0.15px;}
#t3p_128{left:479px;bottom:428px;letter-spacing:-0.19px;word-spacing:3.77px;}
#t3q_128{left:587px;bottom:428px;letter-spacing:-0.18px;}
#t3r_128{left:646px;bottom:428px;letter-spacing:-0.14px;word-spacing:2.13px;}
#t3s_128{left:110px;bottom:407px;letter-spacing:-0.17px;}
#t3t_128{left:154px;bottom:407px;letter-spacing:-0.13px;word-spacing:1.56px;}
#t3u_128{left:497px;bottom:407px;letter-spacing:-0.18px;}
#t3v_128{left:546px;bottom:407px;letter-spacing:-0.14px;word-spacing:1.58px;}
#t3w_128{left:659px;bottom:407px;letter-spacing:-0.18px;}
#t3x_128{left:717px;bottom:407px;letter-spacing:-0.17px;word-spacing:3.82px;}
#t3y_128{left:110px;bottom:386px;letter-spacing:-0.19px;}
#t3z_128{left:154px;bottom:386px;letter-spacing:-0.17px;}
#t40_128{left:212px;bottom:386px;letter-spacing:-0.15px;word-spacing:1.39px;}
#t41_128{left:165px;bottom:357px;letter-spacing:0.12px;}
#t42_128{left:649px;bottom:357px;letter-spacing:4.82px;}
#t43_128{left:748px;bottom:357px;}
#t44_128{left:308px;bottom:339px;letter-spacing:-0.17px;word-spacing:1.26px;}
#t45_128{left:445px;bottom:339px;letter-spacing:-0.87px;}
#t46_128{left:494px;bottom:339px;}
#t47_128{left:665px;bottom:339px;letter-spacing:-0.2px;word-spacing:1.27px;}
#t48_128{left:719px;bottom:339px;letter-spacing:-0.87px;}
#t49_128{left:768px;bottom:339px;}
#t4a_128{left:373px;bottom:322px;letter-spacing:-0.19px;}
#t4b_128{left:702px;bottom:322px;}
#t4c_128{left:195px;bottom:279px;letter-spacing:-0.14px;word-spacing:1.59px;}
#t4d_128{left:676px;bottom:279px;letter-spacing:-0.18px;}
#t4e_128{left:729px;bottom:279px;letter-spacing:-0.11px;}
#t4f_128{left:110px;bottom:217px;letter-spacing:0.13px;}
#t4g_128{left:183px;bottom:217px;letter-spacing:0.13px;word-spacing:2.28px;}
#t4h_128{left:521px;bottom:217px;letter-spacing:0.14px;}
#t4i_128{left:605px;bottom:217px;}
#t4j_128{left:110px;bottom:171px;letter-spacing:-0.19px;}
#t4k_128{left:143px;bottom:171px;letter-spacing:-0.17px;}
#t4l_128{left:225px;bottom:171px;letter-spacing:-0.14px;word-spacing:-0.31px;}
#t4m_128{left:110px;bottom:150px;letter-spacing:-0.13px;}
#t4n_128{left:170px;bottom:150px;letter-spacing:-0.17px;}
#t4o_128{left:240px;bottom:150px;letter-spacing:-0.18px;word-spacing:1.66px;}
#t4p_128{left:472px;bottom:150px;letter-spacing:-0.15px;}
#t4q_128{left:501px;bottom:150px;letter-spacing:-0.18px;word-spacing:2.72px;}
#t4r_128{left:607px;bottom:150px;letter-spacing:-0.18px;}
#t4s_128{left:691px;bottom:150px;letter-spacing:-0.14px;word-spacing:1.59px;}
#t4t_128{left:110px;bottom:130px;letter-spacing:-0.15px;}
#t4u_128{left:153px;bottom:130px;letter-spacing:-0.17px;}
#t4v_128{left:223px;bottom:130px;letter-spacing:-0.13px;word-spacing:0.8px;}
#t4w_128{left:560px;bottom:130px;letter-spacing:-0.18px;}
#t4x_128{left:635px;bottom:130px;letter-spacing:-0.14px;word-spacing:0.82px;}
#t4y_128{left:746px;bottom:130px;letter-spacing:-0.17px;}
#t4z_128{left:110px;bottom:109px;letter-spacing:-0.2px;word-spacing:2.12px;}
#t50_128{left:293px;bottom:109px;letter-spacing:-0.17px;}
#t51_128{left:377px;bottom:109px;letter-spacing:-0.17px;word-spacing:1.45px;}

.s1_128{font-size:17px;font-family:CMR10_1fw;color:#000;}
.s2_128{font-size:17px;font-family:CMSL10_1g7;color:#000;}
.s3_128{font-size:12px;font-family:CMR8_1g3;color:#000;}
.s4_128{font-size:14px;font-family:CMR9_1g5;color:#000;}
.s5_128{font-size:14px;font-family:CMBX9_1fk;color:#000;}
.s6_128{font-size:17px;font-family:CMTT10_1gl;color:#000;}
.s7_128{font-size:17px;font-family:CMR10_1fw;color:#000080;}
.s8_128{font-size:18px;font-family:CMBX12_1fi;color:#000;}
.s9_128{font-size:18px;font-family:CMTT12_1gn;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts128" type="text/css" >

@font-face {
	font-family: CMBX12_1fi;
	src: url("fonts/CMBX12_1fi.woff") format("woff");
}

@font-face {
	font-family: CMBX9_1fk;
	src: url("fonts/CMBX9_1fk.woff") format("woff");
}

@font-face {
	font-family: CMR10_1fw;
	src: url("fonts/CMR10_1fw.woff") format("woff");
}

@font-face {
	font-family: CMR8_1g3;
	src: url("fonts/CMR8_1g3.woff") format("woff");
}

@font-face {
	font-family: CMR9_1g5;
	src: url("fonts/CMR9_1g5.woff") format("woff");
}

@font-face {
	font-family: CMSL10_1g7;
	src: url("fonts/CMSL10_1g7.woff") format("woff");
}

@font-face {
	font-family: CMTT10_1gl;
	src: url("fonts/CMTT10_1gl.woff") format("woff");
}

@font-face {
	font-family: CMTT12_1gn;
	src: url("fonts/CMTT12_1gn.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg128Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg128" style="-webkit-user-select: none;"><object width="935" height="1210" data="128/128.svg" type="image/svg+xml" id="pdf128" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_128" class="t s1_128">114 </span><span id="t2_128" class="t s2_128">Volume II: RISC-V Privileged Architectures V20211203 </span>
<span id="t3_128" class="t s3_128">VSXLEN-1 </span><span id="t4_128" class="t s3_128">0 </span>
<span id="t5_128" class="t s4_128">Interrupts (</span><span id="t6_128" class="t s5_128">WARL</span><span id="t7_128" class="t s4_128">) </span>
<span id="t8_128" class="t s4_128">VSXLEN </span>
<span id="t9_128" class="t s1_128">Figure 8.24: Virtual supervisor interrupt-enable register (</span><span id="ta_128" class="t s6_128">vsie</span><span id="tb_128" class="t s1_128">). </span>
<span id="tc_128" class="t s1_128">The standard portions (bits 15:0) of registers </span><span id="td_128" class="t s6_128">vsip </span><span id="te_128" class="t s1_128">and </span><span id="tf_128" class="t s6_128">vsie </span><span id="tg_128" class="t s1_128">are formatted as shown in Figures </span>
<span id="th_128" class="t s7_128">8.25 </span><span id="ti_128" class="t s1_128">and </span><span id="tj_128" class="t s7_128">8.26 </span><span id="tk_128" class="t s1_128">respectively. </span>
<span id="tl_128" class="t s3_128">15 </span><span id="tm_128" class="t s3_128">10 </span><span id="tn_128" class="t s3_128">9 </span><span id="to_128" class="t s3_128">8 </span><span id="tp_128" class="t s3_128">6 </span><span id="tq_128" class="t s3_128">5 </span><span id="tr_128" class="t s3_128">4 </span><span id="ts_128" class="t s3_128">2 </span><span id="tt_128" class="t s3_128">1 </span><span id="tu_128" class="t s3_128">0 </span>
<span id="tv_128" class="t s4_128">0 </span><span id="tw_128" class="t s4_128">SEIP </span><span id="tx_128" class="t s4_128">0 </span><span id="ty_128" class="t s4_128">STIP </span><span id="tz_128" class="t s4_128">0 </span><span id="t10_128" class="t s4_128">SSIP </span><span id="t11_128" class="t s4_128">0 </span>
<span id="t12_128" class="t s4_128">6 </span><span id="t13_128" class="t s4_128">1 </span><span id="t14_128" class="t s4_128">3 </span><span id="t15_128" class="t s4_128">1 </span><span id="t16_128" class="t s4_128">3 </span><span id="t17_128" class="t s4_128">1 </span><span id="t18_128" class="t s4_128">1 </span>
<span id="t19_128" class="t s1_128">Figure 8.25: Standard portion (bits 15:0) of </span><span id="t1a_128" class="t s6_128">vsip</span><span id="t1b_128" class="t s1_128">. </span>
<span id="t1c_128" class="t s3_128">15 </span><span id="t1d_128" class="t s3_128">10 </span><span id="t1e_128" class="t s3_128">9 </span><span id="t1f_128" class="t s3_128">8 </span><span id="t1g_128" class="t s3_128">6 </span><span id="t1h_128" class="t s3_128">5 </span><span id="t1i_128" class="t s3_128">4 </span><span id="t1j_128" class="t s3_128">2 </span><span id="t1k_128" class="t s3_128">1 </span><span id="t1l_128" class="t s3_128">0 </span>
<span id="t1m_128" class="t s4_128">0 </span><span id="t1n_128" class="t s4_128">SEIE </span><span id="t1o_128" class="t s4_128">0 </span><span id="t1p_128" class="t s4_128">STIE </span><span id="t1q_128" class="t s4_128">0 </span><span id="t1r_128" class="t s4_128">SSIE </span><span id="t1s_128" class="t s4_128">0 </span>
<span id="t1t_128" class="t s4_128">6 </span><span id="t1u_128" class="t s4_128">1 </span><span id="t1v_128" class="t s4_128">3 </span><span id="t1w_128" class="t s4_128">1 </span><span id="t1x_128" class="t s4_128">3 </span><span id="t1y_128" class="t s4_128">1 </span><span id="t1z_128" class="t s4_128">1 </span>
<span id="t20_128" class="t s1_128">Figure 8.26: Standard portion (bits 15:0) of </span><span id="t21_128" class="t s6_128">vsie</span><span id="t22_128" class="t s1_128">. </span>
<span id="t23_128" class="t s1_128">When bit 10 of </span><span id="t24_128" class="t s6_128">hideleg </span><span id="t25_128" class="t s1_128">is zero, </span><span id="t26_128" class="t s6_128">vsip</span><span id="t27_128" class="t s1_128">.SEIP and </span><span id="t28_128" class="t s6_128">vsie</span><span id="t29_128" class="t s1_128">.SEIE are read-only zeros. Else, </span><span id="t2a_128" class="t s6_128">vsip</span><span id="t2b_128" class="t s1_128">.SEIP </span>
<span id="t2c_128" class="t s1_128">and </span><span id="t2d_128" class="t s6_128">vsie</span><span id="t2e_128" class="t s1_128">.SEIE are aliases of </span><span id="t2f_128" class="t s6_128">hip</span><span id="t2g_128" class="t s1_128">.VSEIP and </span><span id="t2h_128" class="t s6_128">hie</span><span id="t2i_128" class="t s1_128">.VSEIE. </span>
<span id="t2j_128" class="t s1_128">When bit 6 of </span><span id="t2k_128" class="t s6_128">hideleg </span><span id="t2l_128" class="t s1_128">is zero, </span><span id="t2m_128" class="t s6_128">vsip</span><span id="t2n_128" class="t s1_128">.STIP and </span><span id="t2o_128" class="t s6_128">vsie</span><span id="t2p_128" class="t s1_128">.STIE are read-only zeros. Else, </span><span id="t2q_128" class="t s6_128">vsip</span><span id="t2r_128" class="t s1_128">.STIP </span>
<span id="t2s_128" class="t s1_128">and </span><span id="t2t_128" class="t s6_128">vsie</span><span id="t2u_128" class="t s1_128">.STIE are aliases of </span><span id="t2v_128" class="t s6_128">hip</span><span id="t2w_128" class="t s1_128">.VSTIP and </span><span id="t2x_128" class="t s6_128">hie</span><span id="t2y_128" class="t s1_128">.VSTIE. </span>
<span id="t2z_128" class="t s1_128">When bit 2 of </span><span id="t30_128" class="t s6_128">hideleg </span><span id="t31_128" class="t s1_128">is zero, </span><span id="t32_128" class="t s6_128">vsip</span><span id="t33_128" class="t s1_128">.SSIP and </span><span id="t34_128" class="t s6_128">vsie</span><span id="t35_128" class="t s1_128">.SSIE are read-only zeros. Else, </span><span id="t36_128" class="t s6_128">vsip</span><span id="t37_128" class="t s1_128">.SSIP and </span>
<span id="t38_128" class="t s6_128">vsie</span><span id="t39_128" class="t s1_128">.SSIE are aliases of </span><span id="t3a_128" class="t s6_128">hip</span><span id="t3b_128" class="t s1_128">.VSSIP and </span><span id="t3c_128" class="t s6_128">hie</span><span id="t3d_128" class="t s1_128">.VSSIE. </span>
<span id="t3e_128" class="t s8_128">8.2.13 </span><span id="t3f_128" class="t s8_128">Virtual Supervisor Trap Vector Base Address Register (</span><span id="t3g_128" class="t s9_128">vstvec</span><span id="t3h_128" class="t s8_128">) </span>
<span id="t3i_128" class="t s1_128">The </span><span id="t3j_128" class="t s6_128">vstvec </span><span id="t3k_128" class="t s1_128">register is a VSXLEN-bit read/write register that is VS-mode’s version of supervisor </span>
<span id="t3l_128" class="t s1_128">register </span><span id="t3m_128" class="t s6_128">stvec</span><span id="t3n_128" class="t s1_128">, formatted as shown in Figure </span><span id="t3o_128" class="t s7_128">8.27</span><span id="t3p_128" class="t s1_128">. When V=1, </span><span id="t3q_128" class="t s6_128">vstvec </span><span id="t3r_128" class="t s1_128">substitutes for the usual </span>
<span id="t3s_128" class="t s6_128">stvec</span><span id="t3t_128" class="t s1_128">, so instructions that normally read or modify </span><span id="t3u_128" class="t s6_128">stvec </span><span id="t3v_128" class="t s1_128">actually access </span><span id="t3w_128" class="t s6_128">vstvec </span><span id="t3x_128" class="t s1_128">instead. When </span>
<span id="t3y_128" class="t s1_128">V=0, </span><span id="t3z_128" class="t s6_128">vstvec </span><span id="t40_128" class="t s1_128" data-mappings='[[19,"ff"]]'>does not directly aﬀect the behavior of the machine. </span>
<span id="t41_128" class="t s3_128">VSXLEN-1 </span><span id="t42_128" class="t s3_128">21 </span><span id="t43_128" class="t s3_128">0 </span>
<span id="t44_128" class="t s4_128">BASE[VSXLEN-1:2] (</span><span id="t45_128" class="t s5_128">WARL</span><span id="t46_128" class="t s4_128">) </span><span id="t47_128" class="t s4_128">MODE (</span><span id="t48_128" class="t s5_128">WARL</span><span id="t49_128" class="t s4_128">) </span>
<span id="t4a_128" class="t s4_128">VSXLEN-2 </span><span id="t4b_128" class="t s4_128">2 </span>
<span id="t4c_128" class="t s1_128">Figure 8.27: Virtual supervisor trap vector base address register (</span><span id="t4d_128" class="t s6_128">vstvec</span><span id="t4e_128" class="t s1_128">). </span>
<span id="t4f_128" class="t s8_128">8.2.14 </span><span id="t4g_128" class="t s8_128">Virtual Supervisor Scratch Register (</span><span id="t4h_128" class="t s9_128">vsscratch</span><span id="t4i_128" class="t s8_128">) </span>
<span id="t4j_128" class="t s1_128">The </span><span id="t4k_128" class="t s6_128">vsscratch </span><span id="t4l_128" class="t s1_128">register is a VSXLEN-bit read/write register that is VS-mode’s version of supervisor </span>
<span id="t4m_128" class="t s1_128">register </span><span id="t4n_128" class="t s6_128">sscratch</span><span id="t4o_128" class="t s1_128">, formatted as shown in Figure </span><span id="t4p_128" class="t s7_128">8.28</span><span id="t4q_128" class="t s1_128">. When V=1, </span><span id="t4r_128" class="t s6_128">vsscratch </span><span id="t4s_128" class="t s1_128">substitutes for the </span>
<span id="t4t_128" class="t s1_128">usual </span><span id="t4u_128" class="t s6_128">sscratch</span><span id="t4v_128" class="t s1_128">, so instructions that normally read or modify </span><span id="t4w_128" class="t s6_128">sscratch </span><span id="t4x_128" class="t s1_128">actually access </span><span id="t4y_128" class="t s6_128">vsscratch </span>
<span id="t4z_128" class="t s1_128">instead. The contents of </span><span id="t50_128" class="t s6_128">vsscratch </span><span id="t51_128" class="t s1_128" data-mappings='[[16,"ff"]]'>never directly aﬀect the behavior of the machine. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
