// Seed: 1740381287
module module_0 (
    input wand id_0,
    output wire id_1,
    input supply1 id_2,
    input wand id_3,
    output tri id_4,
    output tri1 id_5,
    input wor id_6
);
  id_8(
      .id_0(id_6), .id_1(1), .id_2(1), .id_3(id_5)
  );
endmodule
module module_1 (
    input uwire id_0,
    output supply0 id_1,
    output tri id_2,
    input tri id_3
    , id_6, id_7,
    output uwire id_4
);
  assign id_1 = ~id_0;
  wire id_8;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_3,
      id_0,
      id_4,
      id_4,
      id_0
  );
  assign modCall_1.type_11 = 0;
  logic [7:0] id_9;
  assign id_6[1] = 1'b0;
  wire id_10;
  id_11(
      .id_0(id_4),
      .id_1(1 - id_9[1] & ""),
      .id_2(id_4),
      .id_3(1'b0),
      .id_4(1),
      .id_5(id_2),
      .id_6(1),
      .id_7(id_6),
      .id_8(1)
  );
  assign id_1 = id_0;
endmodule
