### CPU Design
MIPS - General Purpose

| Func/Opcode   | Name               | Description         | Operation                 | Binary Format                         |
| ------------- | ------------------ | ------------------- | ------------------------- | ------------------------------------- |
| 100000 (32)   | add  rd, rs, rt    | add                 |  [rd]=[rs]+[rt]           | 000000 rs(5) rt(5) rd(5) 00000 100000 |
| 100010 (34)   | sub  rd, rs, rt    | subract             |  [rd]=[rs]-[rt]           | 000000 rs(5) rt(5) rd(5) 00000 100010 |
| 100100 (36)   | and  rd, rs, rt    | and                 |  [rd]=[rs]&[rt]           | 000000 rs(5) rt(5) rd(5) 00000 100100 |
| 100101 (37)   | or   rd, rs, rt    | or                  |  [rd]=[rs]&#124;[rt]      | 000000 rs(5) rt(5) rd(5) 00000 100101 |
| 100110 (38)   | xor  rd, rs, rt    | xor                 |  [rd]=[rs]^[rt]           | 000000 rs(5) rt(5) rd(5) 00000 100110 |
| 100111 (39)   | nor  rd, rs, rt    | nor                 |  [rd]=~([rs]&#124;[rt])   | 000000 rs(5) rt(5) rd(5) 00000 100111 |
| 101010 (42)   | slt  rd, rs, rt    | set less than       |  [rs]<[rt]?[rd]=1:[rd]=0  | 000000 rs(5) rt(5) rd(5) 00000 101010 |
| ------------- | ------------------ | ------------------- | ------------------------- | ------------------------------------- |
| 000100  (4)   | beq  rs, rt, label | branch if equal     |  if ([rs]==[rt]) PC=BTA   | 000100 rs(5) rt(5) imm(16)            |
| 000101  (5)   | bne  rs, rt, label | branch if not equal |  if ([rs]!=[rt]) PC=BTA   | 000101 rs(5) rt(5) imm(16)            |
| 001000  (8)   | addi rt, rs, imm   | add immediate       |  [rt]=[rs]+SignImm        | 001000 rs(5) rt(5) imm(16)            |
| 001100 (12)   | andi rt, rs, imm   | and immediate       |  [rt]=[rs]&ZeroImm        | 001100 rs(5) rt(5) imm(16)            |
| 001101 (13)   | ori  rt, rs, imm   | or immediate        |  [rt]=[rs]&#124;ZeroImm   | 001101 rs(5) rt(5) imm(16)            |
| 100011 (35)   | lw   rt, imm(rs)   | load word           |  [rt]=[Address]           | 100011 rs(5) rt(5) imm(16)            |
| 101011 (43)   | sw   rt, imm(rs)   | store word          |  [Address]=[rt]           | 101011 rs(5) rt(5) imm(16)            |
| 000010  (2)   | j    label         | jump                |  PC=JTA                   | 000010 address(26)                    |

MIPS Registers

| Name    | Register | Usage                                        | Preserved on call? |
| --------| -------- | -------------------------------------------- | ------------------ |
| $zero   | $0       | the constant value 0                         | n.a.               |
| $v0-$v1 | $2-$3    | values for results and expression evaluation | no                 |
| $a0-$a3 | $4-$7    | arguments                                    | yes                |
| $t0-$t7 | $8-$15   | temporaries                                  | no                 |
| $s0-$s7 | $16-$23  | saved                                        | yes                |
| $t8-$t9 | $24-$25  | more temporaries                             | no                 |
| $k0-$k1 | $26-$27  | OS kernel uses for interrupt handler         | n.a                |
| $gp     | $28      | global pointer                               | yes                |
| $sp     | $29      | stack pointer                                | yes                |
| $fp     | $30      | frame pointer                                | yes                |
| $ra     | $31      | return address                               | yes                |
