<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from basejump
should_fail: 0
tags: basejump
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/cores/basejump_stl/bsg_dataflow
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/cores/basejump_stl/bsg_dataflow/bsg_8b10b_shift_decoder.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_dataflow/bsg_8b10b_shift_decoder.v</a>
time_elapsed: 0.038s
ram usage: 10112 KB
</pre>
<pre class="log">

module bsg_8b10b_shift_decoder (
	clk_i,
	data_i,
	data_o,
	k_o,
	v_o,
	frame_align_o
);
	input clk_i;
	input data_i;
	output wire [7:0] data_o;
	output wire k_o;
	output wire v_o;
	output wire frame_align_o;
	wire decode_rd_r;
	wire decode_rd_n;
	wire decode_rd_lo;
	wire decode_data_err_lo;
	wire decode_rd_err_lo;
	wire comma_code_rdn;
	wire comma_code_rdp;
	wire frame_recv;
	reg [9:0] shift_reg_r;
	always @(posedge clk_i) begin
		shift_reg_r[8:0] &lt;= shift_reg_r[9:1];
		shift_reg_r[9] &lt;= data_i;
	end
	assign comma_code_rdn = (shift_reg_r[6:0] == 7&#39;b1111100);
	assign comma_code_rdp = (shift_reg_r[6:0] == 7&#39;b0000011);
	assign frame_align_o = (comma_code_rdn | comma_code_rdp);
	bsg_counter_overflow_en #(
		.max_val_p(9),
		.init_val_p(0)
	) frame_counter(
		.clk_i(clk_i),
		.reset_i(frame_align_o),
		.en_i(1&#39;b1),
		.count_o(),
		.overflow_o(frame_recv)
	);
	assign decode_rd_n = (frame_align_o ? comma_code_rdn : (v_o ? decode_rd_lo : decode_rd_r));
	bsg_dff #(.width_p(1)) decode_rd_reg(
		.clk_i(clk_i),
		.data_i(decode_rd_n),
		.data_o(decode_rd_r)
	);
	bsg_8b10b_decode_comb decode_8b10b(
		.data_i(shift_reg_r),
		.rd_i(decode_rd_r),
		.data_o(data_o),
		.k_o(k_o),
		.rd_o(decode_rd_lo),
		.data_err_o(decode_data_err_lo),
		.rd_err_o(decode_rd_err_lo)
	);
	assign v_o = (frame_recv &amp; ~(decode_data_err_lo | decode_rd_err_lo));
	always @(negedge clk_i)
		;
endmodule

</pre>
</body>