Classic Timing Analyzer report for AD_DA
Sat Oct 14 14:51:39 2017
Quartus II Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk_1'
  7. Clock Hold: 'clk_1'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                        ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------+-------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From           ; To                                        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------+-------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 2.108 ns                         ; CH0_1[0]       ; ADC0832:u1|data[5]                        ; --         ; clk_1    ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 12.355 ns                        ; DI_1           ; state_signal_1[1]                         ; clk_1      ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 3.319 ns                         ; CH0_1[6]       ; ADC0832:u1|data[6]                        ; --         ; clk_1    ; 0            ;
; Clock Setup: 'clk_1'         ; N/A                                      ; None          ; 66.77 MHz ( period = 14.976 ns ) ; DI_1           ; ADC0832:u1|current_state.First_DI_Receive ; clk_1      ; clk_1    ; 0            ;
; Clock Hold: 'clk_1'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; CLKNUM[1]~reg0 ; DI_1                                      ; clk_1      ; clk_1    ; 45           ;
; Total number of failed paths ;                                          ;               ;                                  ;                ;                                           ;            ;          ; 45           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------+-------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EPM1270F256C3      ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk_1           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk_1'                                                                                                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+-------------------------+-------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                    ; To                                        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------+-------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 66.77 MHz ( period = 14.976 ns )                    ; DI_1                    ; ADC0832:u1|current_state.First_DI_Receive ; clk_1      ; clk_1    ; None                        ; None                      ; 0.870 ns                ;
; N/A                                     ; 69.66 MHz ( period = 14.356 ns )                    ; DI_1                    ; ADC0832:u1|current_state.Start_Order_Wait ; clk_1      ; clk_1    ; None                        ; None                      ; 0.560 ns                ;
; N/A                                     ; 87.60 MHz ( period = 11.416 ns )                    ; CLKNUM[9]~reg0          ; DI_1                                      ; clk_1      ; clk_1    ; None                        ; None                      ; 6.704 ns                ;
; N/A                                     ; 89.49 MHz ( period = 11.174 ns )                    ; CLKNUM[8]~reg0          ; DI_1                                      ; clk_1      ; clk_1    ; None                        ; None                      ; 6.583 ns                ;
; N/A                                     ; 89.62 MHz ( period = 11.158 ns )                    ; DI_1                    ; ADC0832:u1|DI0                            ; clk_1      ; clk_1    ; None                        ; None                      ; 1.986 ns                ;
; N/A                                     ; 90.17 MHz ( period = 11.090 ns )                    ; CLKNUM[18]~reg0         ; DI_1                                      ; clk_1      ; clk_1    ; None                        ; None                      ; 6.541 ns                ;
; N/A                                     ; 90.60 MHz ( period = 11.038 ns )                    ; CLKNUM[6]~reg0          ; DI_1                                      ; clk_1      ; clk_1    ; None                        ; None                      ; 6.515 ns                ;
; N/A                                     ; 91.26 MHz ( period = 10.958 ns )                    ; CLKNUM[10]~reg0         ; DI_1                                      ; clk_1      ; clk_1    ; None                        ; None                      ; 6.475 ns                ;
; N/A                                     ; 92.82 MHz ( period = 10.774 ns )                    ; CLKNUM[15]~reg0         ; DI_1                                      ; clk_1      ; clk_1    ; None                        ; None                      ; 6.383 ns                ;
; N/A                                     ; 93.06 MHz ( period = 10.746 ns )                    ; CLKNUM[16]~reg0         ; DI_1                                      ; clk_1      ; clk_1    ; None                        ; None                      ; 6.369 ns                ;
; N/A                                     ; 93.95 MHz ( period = 10.644 ns )                    ; CLKNUM[7]~reg0          ; DI_1                                      ; clk_1      ; clk_1    ; None                        ; None                      ; 6.318 ns                ;
; N/A                                     ; 96.43 MHz ( period = 10.370 ns )                    ; CLKNUM[21]~reg0         ; DI_1                                      ; clk_1      ; clk_1    ; None                        ; None                      ; 6.181 ns                ;
; N/A                                     ; 96.73 MHz ( period = 10.338 ns )                    ; CLKNUM[5]~reg0          ; DI_1                                      ; clk_1      ; clk_1    ; None                        ; None                      ; 6.165 ns                ;
; N/A                                     ; 98.15 MHz ( period = 10.188 ns )                    ; CLKNUM[19]~reg0         ; DI_1                                      ; clk_1      ; clk_1    ; None                        ; None                      ; 6.090 ns                ;
; N/A                                     ; 98.85 MHz ( period = 10.116 ns )                    ; CLKNUM[17]~reg0         ; DI_1                                      ; clk_1      ; clk_1    ; None                        ; None                      ; 6.054 ns                ;
; N/A                                     ; 99.11 MHz ( period = 10.090 ns )                    ; CLKNUM[3]~reg0          ; DI_1                                      ; clk_1      ; clk_1    ; None                        ; None                      ; 6.041 ns                ;
; N/A                                     ; 99.42 MHz ( period = 10.058 ns )                    ; receive_order           ; DataB[5]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 3.857 ns                ;
; N/A                                     ; 99.42 MHz ( period = 10.058 ns )                    ; receive_order           ; DataB[6]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 3.857 ns                ;
; N/A                                     ; 99.42 MHz ( period = 10.058 ns )                    ; receive_order           ; DataB[7]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 3.857 ns                ;
; N/A                                     ; 99.87 MHz ( period = 10.013 ns )                    ; receive_order           ; DataA[0]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 3.812 ns                ;
; N/A                                     ; 99.87 MHz ( period = 10.013 ns )                    ; receive_order           ; DataA[1]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 3.812 ns                ;
; N/A                                     ; 99.87 MHz ( period = 10.013 ns )                    ; receive_order           ; DataA[2]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 3.812 ns                ;
; N/A                                     ; 99.87 MHz ( period = 10.013 ns )                    ; receive_order           ; DataA[3]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 3.812 ns                ;
; N/A                                     ; 99.87 MHz ( period = 10.013 ns )                    ; receive_order           ; DataA[4]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 3.812 ns                ;
; N/A                                     ; 99.87 MHz ( period = 10.013 ns )                    ; receive_order           ; DataA[5]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 3.812 ns                ;
; N/A                                     ; 99.87 MHz ( period = 10.013 ns )                    ; receive_order           ; DataA[6]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 3.812 ns                ;
; N/A                                     ; 100.04 MHz ( period = 9.996 ns )                    ; CLKNUM[14]~reg0         ; DI_1                                      ; clk_1      ; clk_1    ; None                        ; None                      ; 5.994 ns                ;
; N/A                                     ; 100.28 MHz ( period = 9.972 ns )                    ; COUNT[14]               ; DataB[5]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 9.529 ns                ;
; N/A                                     ; 100.28 MHz ( period = 9.972 ns )                    ; COUNT[14]               ; DataB[6]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 9.529 ns                ;
; N/A                                     ; 100.28 MHz ( period = 9.972 ns )                    ; COUNT[14]               ; DataB[7]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 9.529 ns                ;
; N/A                                     ; 100.38 MHz ( period = 9.962 ns )                    ; CLKNUM[24]~reg0         ; DI_1                                      ; clk_1      ; clk_1    ; None                        ; None                      ; 5.977 ns                ;
; N/A                                     ; 101.22 MHz ( period = 9.879 ns )                    ; COUNT[13]               ; DataB[5]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 9.436 ns                ;
; N/A                                     ; 101.22 MHz ( period = 9.879 ns )                    ; COUNT[13]               ; DataB[6]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 9.436 ns                ;
; N/A                                     ; 101.22 MHz ( period = 9.879 ns )                    ; COUNT[13]               ; DataB[7]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 9.436 ns                ;
; N/A                                     ; 101.40 MHz ( period = 9.862 ns )                    ; CLKNUM[13]~reg0         ; DI_1                                      ; clk_1      ; clk_1    ; None                        ; None                      ; 5.927 ns                ;
; N/A                                     ; 101.48 MHz ( period = 9.854 ns )                    ; CLKNUM[22]~reg0         ; DI_1                                      ; clk_1      ; clk_1    ; None                        ; None                      ; 5.923 ns                ;
; N/A                                     ; 101.92 MHz ( period = 9.812 ns )                    ; CLKNUM[11]~reg0         ; DI_1                                      ; clk_1      ; clk_1    ; None                        ; None                      ; 5.902 ns                ;
; N/A                                     ; 102.09 MHz ( period = 9.795 ns )                    ; COUNT[12]               ; DataB[5]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 9.352 ns                ;
; N/A                                     ; 102.09 MHz ( period = 9.795 ns )                    ; COUNT[12]               ; DataB[6]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 9.352 ns                ;
; N/A                                     ; 102.09 MHz ( period = 9.795 ns )                    ; COUNT[12]               ; DataB[7]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 9.352 ns                ;
; N/A                                     ; 102.82 MHz ( period = 9.726 ns )                    ; receive_order           ; DataA[7]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 3.525 ns                ;
; N/A                                     ; 103.10 MHz ( period = 9.699 ns )                    ; COUNT[10]               ; DataB[5]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 9.256 ns                ;
; N/A                                     ; 103.10 MHz ( period = 9.699 ns )                    ; COUNT[10]               ; DataB[6]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 9.256 ns                ;
; N/A                                     ; 103.10 MHz ( period = 9.699 ns )                    ; COUNT[10]               ; DataB[7]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 9.256 ns                ;
; N/A                                     ; 103.47 MHz ( period = 9.665 ns )                    ; COUNT[15]               ; DataB[5]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 9.222 ns                ;
; N/A                                     ; 103.47 MHz ( period = 9.665 ns )                    ; COUNT[15]               ; DataB[6]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 9.222 ns                ;
; N/A                                     ; 103.47 MHz ( period = 9.665 ns )                    ; COUNT[15]               ; DataB[7]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 9.222 ns                ;
; N/A                                     ; 103.61 MHz ( period = 9.652 ns )                    ; COUNT[19]               ; DataB[5]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 9.209 ns                ;
; N/A                                     ; 103.61 MHz ( period = 9.652 ns )                    ; COUNT[19]               ; DataB[6]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 9.209 ns                ;
; N/A                                     ; 103.61 MHz ( period = 9.652 ns )                    ; COUNT[19]               ; DataB[7]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 9.209 ns                ;
; N/A                                     ; 103.71 MHz ( period = 9.642 ns )                    ; CLKNUM[4]~reg0          ; DI_1                                      ; clk_1      ; clk_1    ; None                        ; None                      ; 5.817 ns                ;
; N/A                                     ; 105.23 MHz ( period = 9.503 ns )                    ; COUNT[17]               ; DataB[5]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 9.060 ns                ;
; N/A                                     ; 105.23 MHz ( period = 9.503 ns )                    ; COUNT[17]               ; DataB[6]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 9.060 ns                ;
; N/A                                     ; 105.23 MHz ( period = 9.503 ns )                    ; COUNT[17]               ; DataB[7]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 9.060 ns                ;
; N/A                                     ; 105.31 MHz ( period = 9.496 ns )                    ; COUNT[14]               ; DataA[0]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 9.053 ns                ;
; N/A                                     ; 105.31 MHz ( period = 9.496 ns )                    ; COUNT[14]               ; DataA[1]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 9.053 ns                ;
; N/A                                     ; 105.31 MHz ( period = 9.496 ns )                    ; COUNT[14]               ; DataA[2]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 9.053 ns                ;
; N/A                                     ; 105.31 MHz ( period = 9.496 ns )                    ; COUNT[14]               ; DataA[3]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 9.053 ns                ;
; N/A                                     ; 105.31 MHz ( period = 9.496 ns )                    ; COUNT[14]               ; DataA[4]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 9.053 ns                ;
; N/A                                     ; 105.31 MHz ( period = 9.496 ns )                    ; COUNT[14]               ; DataA[5]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 9.053 ns                ;
; N/A                                     ; 105.31 MHz ( period = 9.496 ns )                    ; COUNT[14]               ; DataA[6]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 9.053 ns                ;
; N/A                                     ; 105.40 MHz ( period = 9.488 ns )                    ; COUNT[18]               ; DataB[5]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 9.045 ns                ;
; N/A                                     ; 105.40 MHz ( period = 9.488 ns )                    ; COUNT[18]               ; DataB[6]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 9.045 ns                ;
; N/A                                     ; 105.40 MHz ( period = 9.488 ns )                    ; COUNT[18]               ; DataB[7]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 9.045 ns                ;
; N/A                                     ; 105.73 MHz ( period = 9.458 ns )                    ; COUNT[11]               ; DataB[5]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 9.015 ns                ;
; N/A                                     ; 105.73 MHz ( period = 9.458 ns )                    ; COUNT[11]               ; DataB[6]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 9.015 ns                ;
; N/A                                     ; 105.73 MHz ( period = 9.458 ns )                    ; COUNT[11]               ; DataB[7]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 9.015 ns                ;
; N/A                                     ; 105.99 MHz ( period = 9.435 ns )                    ; COUNT[8]                ; DataB[5]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.992 ns                ;
; N/A                                     ; 105.99 MHz ( period = 9.435 ns )                    ; COUNT[8]                ; DataB[6]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.992 ns                ;
; N/A                                     ; 105.99 MHz ( period = 9.435 ns )                    ; COUNT[8]                ; DataB[7]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.992 ns                ;
; N/A                                     ; 106.00 MHz ( period = 9.434 ns )                    ; CLKNUM[20]~reg0         ; DI_1                                      ; clk_1      ; clk_1    ; None                        ; None                      ; 5.713 ns                ;
; N/A                                     ; 106.35 MHz ( period = 9.403 ns )                    ; COUNT[13]               ; DataA[0]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.960 ns                ;
; N/A                                     ; 106.35 MHz ( period = 9.403 ns )                    ; COUNT[13]               ; DataA[1]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.960 ns                ;
; N/A                                     ; 106.35 MHz ( period = 9.403 ns )                    ; COUNT[13]               ; DataA[2]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.960 ns                ;
; N/A                                     ; 106.35 MHz ( period = 9.403 ns )                    ; COUNT[13]               ; DataA[3]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.960 ns                ;
; N/A                                     ; 106.35 MHz ( period = 9.403 ns )                    ; COUNT[13]               ; DataA[4]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.960 ns                ;
; N/A                                     ; 106.35 MHz ( period = 9.403 ns )                    ; COUNT[13]               ; DataA[5]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.960 ns                ;
; N/A                                     ; 106.35 MHz ( period = 9.403 ns )                    ; COUNT[13]               ; DataA[6]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.960 ns                ;
; N/A                                     ; 106.62 MHz ( period = 9.379 ns )                    ; COUNT[22]               ; DataB[5]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.936 ns                ;
; N/A                                     ; 106.62 MHz ( period = 9.379 ns )                    ; COUNT[22]               ; DataB[6]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.936 ns                ;
; N/A                                     ; 106.62 MHz ( period = 9.379 ns )                    ; COUNT[22]               ; DataB[7]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.936 ns                ;
; N/A                                     ; 106.73 MHz ( period = 9.369 ns )                    ; receive_order           ; DataB[0]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 3.168 ns                ;
; N/A                                     ; 106.81 MHz ( period = 9.362 ns )                    ; ADC0832:u1|data[3]      ; ADC0832:u1|DO                             ; clk_1      ; clk_1    ; None                        ; None                      ; 4.817 ns                ;
; N/A                                     ; 107.31 MHz ( period = 9.319 ns )                    ; COUNT[12]               ; DataA[0]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.876 ns                ;
; N/A                                     ; 107.31 MHz ( period = 9.319 ns )                    ; COUNT[12]               ; DataA[1]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.876 ns                ;
; N/A                                     ; 107.31 MHz ( period = 9.319 ns )                    ; COUNT[12]               ; DataA[2]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.876 ns                ;
; N/A                                     ; 107.31 MHz ( period = 9.319 ns )                    ; COUNT[12]               ; DataA[3]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.876 ns                ;
; N/A                                     ; 107.31 MHz ( period = 9.319 ns )                    ; COUNT[12]               ; DataA[4]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.876 ns                ;
; N/A                                     ; 107.31 MHz ( period = 9.319 ns )                    ; COUNT[12]               ; DataA[5]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.876 ns                ;
; N/A                                     ; 107.31 MHz ( period = 9.319 ns )                    ; COUNT[12]               ; DataA[6]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.876 ns                ;
; N/A                                     ; 107.72 MHz ( period = 9.283 ns )                    ; COUNT[14]               ; DataB[0]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.840 ns                ;
; N/A                                     ; 107.74 MHz ( period = 9.282 ns )                    ; CLKNUM[12]~reg0         ; DI_1                                      ; clk_1      ; clk_1    ; None                        ; None                      ; 5.637 ns                ;
; N/A                                     ; 108.07 MHz ( period = 9.253 ns )                    ; COUNT[21]               ; DataB[5]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.810 ns                ;
; N/A                                     ; 108.07 MHz ( period = 9.253 ns )                    ; COUNT[21]               ; DataB[6]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.810 ns                ;
; N/A                                     ; 108.07 MHz ( period = 9.253 ns )                    ; COUNT[21]               ; DataB[7]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.810 ns                ;
; N/A                                     ; 108.42 MHz ( period = 9.223 ns )                    ; COUNT[10]               ; DataA[0]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.780 ns                ;
; N/A                                     ; 108.42 MHz ( period = 9.223 ns )                    ; COUNT[10]               ; DataA[1]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.780 ns                ;
; N/A                                     ; 108.42 MHz ( period = 9.223 ns )                    ; COUNT[10]               ; DataA[2]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.780 ns                ;
; N/A                                     ; 108.42 MHz ( period = 9.223 ns )                    ; COUNT[10]               ; DataA[3]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.780 ns                ;
; N/A                                     ; 108.42 MHz ( period = 9.223 ns )                    ; COUNT[10]               ; DataA[4]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.780 ns                ;
; N/A                                     ; 108.42 MHz ( period = 9.223 ns )                    ; COUNT[10]               ; DataA[5]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.780 ns                ;
; N/A                                     ; 108.42 MHz ( period = 9.223 ns )                    ; COUNT[10]               ; DataA[6]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.780 ns                ;
; N/A                                     ; 108.45 MHz ( period = 9.221 ns )                    ; COUNT[25]               ; DataB[5]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.778 ns                ;
; N/A                                     ; 108.45 MHz ( period = 9.221 ns )                    ; COUNT[25]               ; DataB[6]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.778 ns                ;
; N/A                                     ; 108.45 MHz ( period = 9.221 ns )                    ; COUNT[25]               ; DataB[7]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.778 ns                ;
; N/A                                     ; 108.47 MHz ( period = 9.219 ns )                    ; COUNT[16]               ; DataB[5]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.776 ns                ;
; N/A                                     ; 108.47 MHz ( period = 9.219 ns )                    ; COUNT[16]               ; DataB[6]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.776 ns                ;
; N/A                                     ; 108.47 MHz ( period = 9.219 ns )                    ; COUNT[16]               ; DataB[7]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.776 ns                ;
; N/A                                     ; 108.59 MHz ( period = 9.209 ns )                    ; COUNT[14]               ; DataA[7]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.766 ns                ;
; N/A                                     ; 108.81 MHz ( period = 9.190 ns )                    ; COUNT[13]               ; DataB[0]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.747 ns                ;
; N/A                                     ; 108.83 MHz ( period = 9.189 ns )                    ; COUNT[15]               ; DataA[0]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.746 ns                ;
; N/A                                     ; 108.83 MHz ( period = 9.189 ns )                    ; COUNT[15]               ; DataA[1]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.746 ns                ;
; N/A                                     ; 108.83 MHz ( period = 9.189 ns )                    ; COUNT[15]               ; DataA[2]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.746 ns                ;
; N/A                                     ; 108.83 MHz ( period = 9.189 ns )                    ; COUNT[15]               ; DataA[3]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.746 ns                ;
; N/A                                     ; 108.83 MHz ( period = 9.189 ns )                    ; COUNT[15]               ; DataA[4]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.746 ns                ;
; N/A                                     ; 108.83 MHz ( period = 9.189 ns )                    ; COUNT[15]               ; DataA[5]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.746 ns                ;
; N/A                                     ; 108.83 MHz ( period = 9.189 ns )                    ; COUNT[15]               ; DataA[6]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.746 ns                ;
; N/A                                     ; 108.92 MHz ( period = 9.181 ns )                    ; COUNT[23]               ; DataB[5]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.738 ns                ;
; N/A                                     ; 108.92 MHz ( period = 9.181 ns )                    ; COUNT[23]               ; DataB[6]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.738 ns                ;
; N/A                                     ; 108.92 MHz ( period = 9.181 ns )                    ; COUNT[23]               ; DataB[7]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.738 ns                ;
; N/A                                     ; 108.98 MHz ( period = 9.176 ns )                    ; COUNT[19]               ; DataA[0]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.733 ns                ;
; N/A                                     ; 108.98 MHz ( period = 9.176 ns )                    ; COUNT[19]               ; DataA[1]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.733 ns                ;
; N/A                                     ; 108.98 MHz ( period = 9.176 ns )                    ; COUNT[19]               ; DataA[2]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.733 ns                ;
; N/A                                     ; 108.98 MHz ( period = 9.176 ns )                    ; COUNT[19]               ; DataA[3]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.733 ns                ;
; N/A                                     ; 108.98 MHz ( period = 9.176 ns )                    ; COUNT[19]               ; DataA[4]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.733 ns                ;
; N/A                                     ; 108.98 MHz ( period = 9.176 ns )                    ; COUNT[19]               ; DataA[5]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.733 ns                ;
; N/A                                     ; 108.98 MHz ( period = 9.176 ns )                    ; COUNT[19]               ; DataA[6]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.733 ns                ;
; N/A                                     ; 109.70 MHz ( period = 9.116 ns )                    ; COUNT[13]               ; DataA[7]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.673 ns                ;
; N/A                                     ; 109.82 MHz ( period = 9.106 ns )                    ; COUNT[12]               ; DataB[0]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.663 ns                ;
; N/A                                     ; 109.88 MHz ( period = 9.101 ns )                    ; ADC0832:u1|data[7]      ; ADC0832:u1|DO                             ; clk_1      ; clk_1    ; None                        ; None                      ; 4.557 ns                ;
; N/A                                     ; 110.67 MHz ( period = 9.036 ns )                    ; COUNT[9]                ; DataB[5]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.593 ns                ;
; N/A                                     ; 110.67 MHz ( period = 9.036 ns )                    ; COUNT[9]                ; DataB[6]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.593 ns                ;
; N/A                                     ; 110.67 MHz ( period = 9.036 ns )                    ; COUNT[9]                ; DataB[7]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.593 ns                ;
; N/A                                     ; 110.72 MHz ( period = 9.032 ns )                    ; COUNT[12]               ; DataA[7]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.589 ns                ;
; N/A                                     ; 110.78 MHz ( period = 9.027 ns )                    ; COUNT[17]               ; DataA[0]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.584 ns                ;
; N/A                                     ; 110.78 MHz ( period = 9.027 ns )                    ; COUNT[17]               ; DataA[1]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.584 ns                ;
; N/A                                     ; 110.78 MHz ( period = 9.027 ns )                    ; COUNT[17]               ; DataA[2]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.584 ns                ;
; N/A                                     ; 110.78 MHz ( period = 9.027 ns )                    ; COUNT[17]               ; DataA[3]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.584 ns                ;
; N/A                                     ; 110.78 MHz ( period = 9.027 ns )                    ; COUNT[17]               ; DataA[4]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.584 ns                ;
; N/A                                     ; 110.78 MHz ( period = 9.027 ns )                    ; COUNT[17]               ; DataA[5]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.584 ns                ;
; N/A                                     ; 110.78 MHz ( period = 9.027 ns )                    ; COUNT[17]               ; DataA[6]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.584 ns                ;
; N/A                                     ; 110.96 MHz ( period = 9.012 ns )                    ; COUNT[18]               ; DataA[0]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.569 ns                ;
; N/A                                     ; 110.96 MHz ( period = 9.012 ns )                    ; COUNT[18]               ; DataA[1]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.569 ns                ;
; N/A                                     ; 110.96 MHz ( period = 9.012 ns )                    ; COUNT[18]               ; DataA[2]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.569 ns                ;
; N/A                                     ; 110.96 MHz ( period = 9.012 ns )                    ; COUNT[18]               ; DataA[3]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.569 ns                ;
; N/A                                     ; 110.96 MHz ( period = 9.012 ns )                    ; COUNT[18]               ; DataA[4]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.569 ns                ;
; N/A                                     ; 110.96 MHz ( period = 9.012 ns )                    ; COUNT[18]               ; DataA[5]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.569 ns                ;
; N/A                                     ; 110.96 MHz ( period = 9.012 ns )                    ; COUNT[18]               ; DataA[6]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.569 ns                ;
; N/A                                     ; 110.99 MHz ( period = 9.010 ns )                    ; COUNT[10]               ; DataB[0]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.567 ns                ;
; N/A                                     ; 111.33 MHz ( period = 8.982 ns )                    ; COUNT[11]               ; DataA[0]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.539 ns                ;
; N/A                                     ; 111.33 MHz ( period = 8.982 ns )                    ; COUNT[11]               ; DataA[1]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.539 ns                ;
; N/A                                     ; 111.33 MHz ( period = 8.982 ns )                    ; COUNT[11]               ; DataA[2]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.539 ns                ;
; N/A                                     ; 111.33 MHz ( period = 8.982 ns )                    ; COUNT[11]               ; DataA[3]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.539 ns                ;
; N/A                                     ; 111.33 MHz ( period = 8.982 ns )                    ; COUNT[11]               ; DataA[4]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.539 ns                ;
; N/A                                     ; 111.33 MHz ( period = 8.982 ns )                    ; COUNT[11]               ; DataA[5]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.539 ns                ;
; N/A                                     ; 111.33 MHz ( period = 8.982 ns )                    ; COUNT[11]               ; DataA[6]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.539 ns                ;
; N/A                                     ; 111.41 MHz ( period = 8.976 ns )                    ; COUNT[15]               ; DataB[0]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.533 ns                ;
; N/A                                     ; 111.57 MHz ( period = 8.963 ns )                    ; COUNT[19]               ; DataB[0]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.520 ns                ;
; N/A                                     ; 111.62 MHz ( period = 8.959 ns )                    ; COUNT[8]                ; DataA[0]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.516 ns                ;
; N/A                                     ; 111.62 MHz ( period = 8.959 ns )                    ; COUNT[8]                ; DataA[1]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.516 ns                ;
; N/A                                     ; 111.62 MHz ( period = 8.959 ns )                    ; COUNT[8]                ; DataA[2]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.516 ns                ;
; N/A                                     ; 111.62 MHz ( period = 8.959 ns )                    ; COUNT[8]                ; DataA[3]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.516 ns                ;
; N/A                                     ; 111.62 MHz ( period = 8.959 ns )                    ; COUNT[8]                ; DataA[4]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.516 ns                ;
; N/A                                     ; 111.62 MHz ( period = 8.959 ns )                    ; COUNT[8]                ; DataA[5]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.516 ns                ;
; N/A                                     ; 111.62 MHz ( period = 8.959 ns )                    ; COUNT[8]                ; DataA[6]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.516 ns                ;
; N/A                                     ; 111.86 MHz ( period = 8.940 ns )                    ; ADC0832:u1|output_order ; ADC0832:u1|output_index[3]                ; clk_1      ; clk_1    ; None                        ; None                      ; 2.159 ns                ;
; N/A                                     ; 111.91 MHz ( period = 8.936 ns )                    ; COUNT[10]               ; DataA[7]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.493 ns                ;
; N/A                                     ; 112.07 MHz ( period = 8.923 ns )                    ; COUNT[28]               ; DataB[5]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.480 ns                ;
; N/A                                     ; 112.07 MHz ( period = 8.923 ns )                    ; COUNT[28]               ; DataB[6]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.480 ns                ;
; N/A                                     ; 112.07 MHz ( period = 8.923 ns )                    ; COUNT[28]               ; DataB[7]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.480 ns                ;
; N/A                                     ; 112.33 MHz ( period = 8.902 ns )                    ; COUNT[15]               ; DataA[7]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.459 ns                ;
; N/A                                     ; 112.50 MHz ( period = 8.889 ns )                    ; COUNT[19]               ; DataA[7]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.446 ns                ;
; N/A                                     ; 113.30 MHz ( period = 8.826 ns )                    ; ADC0832:u1|data[5]      ; ADC0832:u1|DO                             ; clk_1      ; clk_1    ; None                        ; None                      ; 4.058 ns                ;
; N/A                                     ; 113.46 MHz ( period = 8.814 ns )                    ; COUNT[17]               ; DataB[0]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.371 ns                ;
; N/A                                     ; 113.65 MHz ( period = 8.799 ns )                    ; COUNT[18]               ; DataB[0]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.356 ns                ;
; N/A                                     ; 113.70 MHz ( period = 8.795 ns )                    ; COUNT[26]               ; DataB[5]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.352 ns                ;
; N/A                                     ; 113.70 MHz ( period = 8.795 ns )                    ; COUNT[26]               ; DataB[6]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.352 ns                ;
; N/A                                     ; 113.70 MHz ( period = 8.795 ns )                    ; COUNT[26]               ; DataB[7]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.352 ns                ;
; N/A                                     ; 114.04 MHz ( period = 8.769 ns )                    ; COUNT[11]               ; DataB[0]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.326 ns                ;
; N/A                                     ; 114.18 MHz ( period = 8.758 ns )                    ; COUNT[20]               ; DataB[5]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.315 ns                ;
; N/A                                     ; 114.18 MHz ( period = 8.758 ns )                    ; COUNT[20]               ; DataB[6]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.315 ns                ;
; N/A                                     ; 114.18 MHz ( period = 8.758 ns )                    ; COUNT[20]               ; DataB[7]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.315 ns                ;
; N/A                                     ; 114.34 MHz ( period = 8.746 ns )                    ; COUNT[8]                ; DataB[0]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.303 ns                ;
; N/A                                     ; 114.38 MHz ( period = 8.743 ns )                    ; COUNT[16]               ; DataA[0]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.300 ns                ;
; N/A                                     ; 114.38 MHz ( period = 8.743 ns )                    ; COUNT[16]               ; DataA[1]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.300 ns                ;
; N/A                                     ; 114.38 MHz ( period = 8.743 ns )                    ; COUNT[16]               ; DataA[2]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.300 ns                ;
; N/A                                     ; 114.38 MHz ( period = 8.743 ns )                    ; COUNT[16]               ; DataA[3]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.300 ns                ;
; N/A                                     ; 114.38 MHz ( period = 8.743 ns )                    ; COUNT[16]               ; DataA[4]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.300 ns                ;
; N/A                                     ; 114.38 MHz ( period = 8.743 ns )                    ; COUNT[16]               ; DataA[5]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.300 ns                ;
; N/A                                     ; 114.38 MHz ( period = 8.743 ns )                    ; COUNT[16]               ; DataA[6]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.300 ns                ;
; N/A                                     ; 114.42 MHz ( period = 8.740 ns )                    ; COUNT[17]               ; DataA[7]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.297 ns                ;
; N/A                                     ; 114.42 MHz ( period = 8.740 ns )                    ; CLKNUM[25]~reg0         ; DI_1                                      ; clk_1      ; clk_1    ; None                        ; None                      ; 5.366 ns                ;
; N/A                                     ; 114.61 MHz ( period = 8.725 ns )                    ; COUNT[18]               ; DataA[7]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.282 ns                ;
; N/A                                     ; 114.63 MHz ( period = 8.724 ns )                    ; CLKNUM[27]~reg0         ; DI_1                                      ; clk_1      ; clk_1    ; None                        ; None                      ; 5.358 ns                ;
; N/A                                     ; 115.01 MHz ( period = 8.695 ns )                    ; COUNT[11]               ; DataA[7]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.252 ns                ;
; N/A                                     ; 115.07 MHz ( period = 8.690 ns )                    ; COUNT[22]               ; DataB[0]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.247 ns                ;
; N/A                                     ; 115.31 MHz ( period = 8.672 ns )                    ; COUNT[8]                ; DataA[7]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 8.229 ns                ;
; N/A                                     ; 115.96 MHz ( period = 8.624 ns )                    ; ADC0832:u1|data[1]      ; ADC0832:u1|DO                             ; clk_1      ; clk_1    ; None                        ; None                      ; 3.855 ns                ;
; N/A                                     ; 115.97 MHz ( period = 8.623 ns )                    ; receive_order           ; COUNT[2]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 2.422 ns                ;
; N/A                                     ; 115.97 MHz ( period = 8.623 ns )                    ; receive_order           ; COUNT[1]                                  ; clk_1      ; clk_1    ; None                        ; None                      ; 2.422 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                         ;                                           ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------+-------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk_1'                                                                                                                                                                                                       ;
+------------------------------------------+-----------------------------------------+-------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                    ; To                      ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------+-------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; CLKNUM[1]~reg0                          ; DI_1                    ; clk_1      ; clk_1    ; None                       ; None                       ; 3.022 ns                 ;
; Not operational: Clock Skew > Data Delay ; CLKNUM[0]~reg0                          ; DI_1                    ; clk_1      ; clk_1    ; None                       ; None                       ; 3.138 ns                 ;
; Not operational: Clock Skew > Data Delay ; CLKNUM[0]~reg0                          ; receive_order           ; clk_1      ; clk_1    ; None                       ; None                       ; 2.974 ns                 ;
; Not operational: Clock Skew > Data Delay ; CLKNUM[2]~reg0                          ; DI_1                    ; clk_1      ; clk_1    ; None                       ; None                       ; 3.618 ns                 ;
; Not operational: Clock Skew > Data Delay ; COUNT[31]                               ; receive_order           ; clk_1      ; clk_1    ; None                       ; None                       ; 3.208 ns                 ;
; Not operational: Clock Skew > Data Delay ; DI_1                                    ; ADC0832:u1|DI1          ; clk_1      ; clk_1    ; None                       ; None                       ; 0.625 ns                 ;
; Not operational: Clock Skew > Data Delay ; CLKNUM[1]~reg0                          ; receive_order           ; clk_1      ; clk_1    ; None                       ; None                       ; 3.786 ns                 ;
; Not operational: Clock Skew > Data Delay ; CLKNUM[2]~reg0                          ; receive_order           ; clk_1      ; clk_1    ; None                       ; None                       ; 3.902 ns                 ;
; Not operational: Clock Skew > Data Delay ; COUNT[3]                                ; receive_order           ; clk_1      ; clk_1    ; None                       ; None                       ; 4.193 ns                 ;
; Not operational: Clock Skew > Data Delay ; COUNT[0]                                ; receive_order           ; clk_1      ; clk_1    ; None                       ; None                       ; 4.395 ns                 ;
; Not operational: Clock Skew > Data Delay ; CLKNUM[31]~reg0                         ; DI_1                    ; clk_1      ; clk_1    ; None                       ; None                       ; 4.921 ns                 ;
; Not operational: Clock Skew > Data Delay ; CLKNUM[28]~reg0                         ; DI_1                    ; clk_1      ; clk_1    ; None                       ; None                       ; 5.022 ns                 ;
; Not operational: Clock Skew > Data Delay ; COUNT[2]                                ; receive_order           ; clk_1      ; clk_1    ; None                       ; None                       ; 4.605 ns                 ;
; Not operational: Clock Skew > Data Delay ; CLKNUM[23]~reg0                         ; DI_1                    ; clk_1      ; clk_1    ; None                       ; None                       ; 5.138 ns                 ;
; Not operational: Clock Skew > Data Delay ; ADC0832:u1|current_state.Data_Output    ; ADC0832:u1|output_order ; clk_1      ; clk_1    ; None                       ; None                       ; 0.831 ns                 ;
; Not operational: Clock Skew > Data Delay ; CLKNUM[29]~reg0                         ; DI_1                    ; clk_1      ; clk_1    ; None                       ; None                       ; 5.139 ns                 ;
; Not operational: Clock Skew > Data Delay ; COUNT[1]                                ; receive_order           ; clk_1      ; clk_1    ; None                       ; None                       ; 4.817 ns                 ;
; Not operational: Clock Skew > Data Delay ; CLKNUM[26]~reg0                         ; DI_1                    ; clk_1      ; clk_1    ; None                       ; None                       ; 5.242 ns                 ;
; Not operational: Clock Skew > Data Delay ; CLKNUM[30]~reg0                         ; DI_1                    ; clk_1      ; clk_1    ; None                       ; None                       ; 5.296 ns                 ;
; Not operational: Clock Skew > Data Delay ; CLKNUM[27]~reg0                         ; DI_1                    ; clk_1      ; clk_1    ; None                       ; None                       ; 5.358 ns                 ;
; Not operational: Clock Skew > Data Delay ; CLKNUM[25]~reg0                         ; DI_1                    ; clk_1      ; clk_1    ; None                       ; None                       ; 5.366 ns                 ;
; Not operational: Clock Skew > Data Delay ; COUNT[24]                               ; receive_order           ; clk_1      ; clk_1    ; None                       ; None                       ; 5.142 ns                 ;
; Not operational: Clock Skew > Data Delay ; CLKNUM[12]~reg0                         ; DI_1                    ; clk_1      ; clk_1    ; None                       ; None                       ; 5.637 ns                 ;
; Not operational: Clock Skew > Data Delay ; CLKNUM[31]~reg0                         ; receive_order           ; clk_1      ; clk_1    ; None                       ; None                       ; 5.279 ns                 ;
; Not operational: Clock Skew > Data Delay ; CLKNUM[20]~reg0                         ; DI_1                    ; clk_1      ; clk_1    ; None                       ; None                       ; 5.713 ns                 ;
; Not operational: Clock Skew > Data Delay ; CLKNUM[28]~reg0                         ; receive_order           ; clk_1      ; clk_1    ; None                       ; None                       ; 5.380 ns                 ;
; Not operational: Clock Skew > Data Delay ; CLKNUM[4]~reg0                          ; DI_1                    ; clk_1      ; clk_1    ; None                       ; None                       ; 5.817 ns                 ;
; Not operational: Clock Skew > Data Delay ; DI_1                                    ; ADC0832:u1|DI0          ; clk_1      ; clk_1    ; None                       ; None                       ; 1.986 ns                 ;
; Not operational: Clock Skew > Data Delay ; ADC0832:u1|current_state.Data_Transform ; ADC0832:u1|output_order ; clk_1      ; clk_1    ; None                       ; None                       ; 1.586 ns                 ;
; Not operational: Clock Skew > Data Delay ; CLKNUM[11]~reg0                         ; DI_1                    ; clk_1      ; clk_1    ; None                       ; None                       ; 5.902 ns                 ;
; Not operational: Clock Skew > Data Delay ; CLKNUM[23]~reg0                         ; receive_order           ; clk_1      ; clk_1    ; None                       ; None                       ; 5.496 ns                 ;
; Not operational: Clock Skew > Data Delay ; CLKNUM[29]~reg0                         ; receive_order           ; clk_1      ; clk_1    ; None                       ; None                       ; 5.497 ns                 ;
; Not operational: Clock Skew > Data Delay ; CLKNUM[22]~reg0                         ; DI_1                    ; clk_1      ; clk_1    ; None                       ; None                       ; 5.923 ns                 ;
; Not operational: Clock Skew > Data Delay ; CLKNUM[13]~reg0                         ; DI_1                    ; clk_1      ; clk_1    ; None                       ; None                       ; 5.927 ns                 ;
; Not operational: Clock Skew > Data Delay ; CLKNUM[24]~reg0                         ; DI_1                    ; clk_1      ; clk_1    ; None                       ; None                       ; 5.977 ns                 ;
; Not operational: Clock Skew > Data Delay ; CLKNUM[14]~reg0                         ; DI_1                    ; clk_1      ; clk_1    ; None                       ; None                       ; 5.994 ns                 ;
; Not operational: Clock Skew > Data Delay ; CLKNUM[26]~reg0                         ; receive_order           ; clk_1      ; clk_1    ; None                       ; None                       ; 5.600 ns                 ;
; Not operational: Clock Skew > Data Delay ; CLKNUM[3]~reg0                          ; DI_1                    ; clk_1      ; clk_1    ; None                       ; None                       ; 6.041 ns                 ;
; Not operational: Clock Skew > Data Delay ; CLKNUM[17]~reg0                         ; DI_1                    ; clk_1      ; clk_1    ; None                       ; None                       ; 6.054 ns                 ;
; Not operational: Clock Skew > Data Delay ; CLKNUM[30]~reg0                         ; receive_order           ; clk_1      ; clk_1    ; None                       ; None                       ; 5.654 ns                 ;
; Not operational: Clock Skew > Data Delay ; CLKNUM[19]~reg0                         ; DI_1                    ; clk_1      ; clk_1    ; None                       ; None                       ; 6.090 ns                 ;
; Not operational: Clock Skew > Data Delay ; CLKNUM[27]~reg0                         ; receive_order           ; clk_1      ; clk_1    ; None                       ; None                       ; 5.716 ns                 ;
; Not operational: Clock Skew > Data Delay ; CLKNUM[25]~reg0                         ; receive_order           ; clk_1      ; clk_1    ; None                       ; None                       ; 5.724 ns                 ;
; Not operational: Clock Skew > Data Delay ; CLKNUM[5]~reg0                          ; DI_1                    ; clk_1      ; clk_1    ; None                       ; None                       ; 6.165 ns                 ;
; Not operational: Clock Skew > Data Delay ; COUNT[30]                               ; receive_order           ; clk_1      ; clk_1    ; None                       ; None                       ; 5.753 ns                 ;
+------------------------------------------+-----------------------------------------+-------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------+
; tsu                                                                          ;
+-------+--------------+------------+----------+--------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From     ; To                 ; To Clock ;
+-------+--------------+------------+----------+--------------------+----------+
; N/A   ; None         ; 2.108 ns   ; CH0_1[0] ; ADC0832:u1|data[5] ; clk_1    ;
; N/A   ; None         ; 2.089 ns   ; CH1_1[0] ; ADC0832:u1|data[5] ; clk_1    ;
; N/A   ; None         ; 1.928 ns   ; CH1_1[2] ; ADC0832:u1|data[5] ; clk_1    ;
; N/A   ; None         ; 1.891 ns   ; CH1_1[1] ; ADC0832:u1|data[5] ; clk_1    ;
; N/A   ; None         ; 1.730 ns   ; CH1_1[4] ; ADC0832:u1|data[5] ; clk_1    ;
; N/A   ; None         ; 1.519 ns   ; CH0_1[4] ; ADC0832:u1|data[5] ; clk_1    ;
; N/A   ; None         ; 1.493 ns   ; CH0_1[3] ; ADC0832:u1|data[5] ; clk_1    ;
; N/A   ; None         ; 1.446 ns   ; CH0_1[0] ; ADC0832:u1|data[4] ; clk_1    ;
; N/A   ; None         ; 1.427 ns   ; CH1_1[0] ; ADC0832:u1|data[4] ; clk_1    ;
; N/A   ; None         ; 1.425 ns   ; CH0_1[0] ; ADC0832:u1|data[6] ; clk_1    ;
; N/A   ; None         ; 1.417 ns   ; CH0_1[2] ; ADC0832:u1|data[5] ; clk_1    ;
; N/A   ; None         ; 1.406 ns   ; CH1_1[0] ; ADC0832:u1|data[6] ; clk_1    ;
; N/A   ; None         ; 1.328 ns   ; CH1_1[5] ; ADC0832:u1|data[5] ; clk_1    ;
; N/A   ; None         ; 1.298 ns   ; CH0_1[5] ; ADC0832:u1|data[5] ; clk_1    ;
; N/A   ; None         ; 1.293 ns   ; CH0_1[1] ; ADC0832:u1|data[5] ; clk_1    ;
; N/A   ; None         ; 1.280 ns   ; CH1_1[3] ; ADC0832:u1|data[5] ; clk_1    ;
; N/A   ; None         ; 1.279 ns   ; CH0_1[0] ; ADC0832:u1|data[2] ; clk_1    ;
; N/A   ; None         ; 1.266 ns   ; CH1_1[2] ; ADC0832:u1|data[4] ; clk_1    ;
; N/A   ; None         ; 1.260 ns   ; CH1_1[0] ; ADC0832:u1|data[2] ; clk_1    ;
; N/A   ; None         ; 1.245 ns   ; CH1_1[2] ; ADC0832:u1|data[6] ; clk_1    ;
; N/A   ; None         ; 1.229 ns   ; CH1_1[1] ; ADC0832:u1|data[4] ; clk_1    ;
; N/A   ; None         ; 1.208 ns   ; CH1_1[1] ; ADC0832:u1|data[6] ; clk_1    ;
; N/A   ; None         ; 1.194 ns   ; CH1_1[5] ; ADC0832:u1|data[6] ; clk_1    ;
; N/A   ; None         ; 1.129 ns   ; CH0_1[5] ; ADC0832:u1|data[6] ; clk_1    ;
; N/A   ; None         ; 1.062 ns   ; CH1_1[1] ; ADC0832:u1|data[2] ; clk_1    ;
; N/A   ; None         ; 1.047 ns   ; CH1_1[4] ; ADC0832:u1|data[6] ; clk_1    ;
; N/A   ; None         ; 0.988 ns   ; CH0_1[0] ; ADC0832:u1|data[3] ; clk_1    ;
; N/A   ; None         ; 0.969 ns   ; CH1_1[0] ; ADC0832:u1|data[3] ; clk_1    ;
; N/A   ; None         ; 0.836 ns   ; CH0_1[4] ; ADC0832:u1|data[6] ; clk_1    ;
; N/A   ; None         ; 0.831 ns   ; CH0_1[3] ; ADC0832:u1|data[4] ; clk_1    ;
; N/A   ; None         ; 0.810 ns   ; CH0_1[3] ; ADC0832:u1|data[6] ; clk_1    ;
; N/A   ; None         ; 0.808 ns   ; CH1_1[2] ; ADC0832:u1|data[3] ; clk_1    ;
; N/A   ; None         ; 0.771 ns   ; CH1_1[1] ; ADC0832:u1|data[3] ; clk_1    ;
; N/A   ; None         ; 0.755 ns   ; CH0_1[2] ; ADC0832:u1|data[4] ; clk_1    ;
; N/A   ; None         ; 0.734 ns   ; CH0_1[2] ; ADC0832:u1|data[6] ; clk_1    ;
; N/A   ; None         ; 0.662 ns   ; CH1_1[2] ; ADC0832:u1|data[2] ; clk_1    ;
; N/A   ; None         ; 0.631 ns   ; CH0_1[1] ; ADC0832:u1|data[4] ; clk_1    ;
; N/A   ; None         ; 0.618 ns   ; CH1_1[3] ; ADC0832:u1|data[4] ; clk_1    ;
; N/A   ; None         ; 0.610 ns   ; CH0_1[1] ; ADC0832:u1|data[6] ; clk_1    ;
; N/A   ; None         ; 0.601 ns   ; CH1_1[6] ; ADC0832:u1|data[6] ; clk_1    ;
; N/A   ; None         ; 0.597 ns   ; CH1_1[3] ; ADC0832:u1|data[6] ; clk_1    ;
; N/A   ; None         ; 0.592 ns   ; CH0_1[6] ; ADC0832:u1|data[6] ; clk_1    ;
; N/A   ; None         ; 0.588 ns   ; CH1_1[4] ; ADC0832:u1|data[4] ; clk_1    ;
; N/A   ; None         ; 0.559 ns   ; CH0_1[7] ; ADC0832:u1|data[7] ; clk_1    ;
; N/A   ; None         ; 0.490 ns   ; CH0_1[0] ; ADC0832:u1|data[1] ; clk_1    ;
; N/A   ; None         ; 0.471 ns   ; CH1_1[0] ; ADC0832:u1|data[1] ; clk_1    ;
; N/A   ; None         ; 0.464 ns   ; CH0_1[1] ; ADC0832:u1|data[2] ; clk_1    ;
; N/A   ; None         ; 0.409 ns   ; CH0_1[4] ; ADC0832:u1|data[4] ; clk_1    ;
; N/A   ; None         ; 0.371 ns   ; CH1_1[7] ; ADC0832:u1|data[7] ; clk_1    ;
; N/A   ; None         ; 0.297 ns   ; CH0_1[2] ; ADC0832:u1|data[3] ; clk_1    ;
; N/A   ; None         ; 0.291 ns   ; CH1_1[0] ; ADC0832:u1|data[0] ; clk_1    ;
; N/A   ; None         ; 0.275 ns   ; CH0_1[0] ; ADC0832:u1|data[0] ; clk_1    ;
; N/A   ; None         ; 0.225 ns   ; CH0_1[0] ; ADC0832:u1|data[7] ; clk_1    ;
; N/A   ; None         ; 0.206 ns   ; CH1_1[0] ; ADC0832:u1|data[7] ; clk_1    ;
; N/A   ; None         ; 0.173 ns   ; CH0_1[1] ; ADC0832:u1|data[3] ; clk_1    ;
; N/A   ; None         ; 0.116 ns   ; CH0_1[2] ; ADC0832:u1|data[2] ; clk_1    ;
; N/A   ; None         ; 0.071 ns   ; CH1_1[5] ; ADC0832:u1|data[7] ; clk_1    ;
; N/A   ; None         ; 0.045 ns   ; CH1_1[2] ; ADC0832:u1|data[7] ; clk_1    ;
; N/A   ; None         ; 0.008 ns   ; CH1_1[1] ; ADC0832:u1|data[7] ; clk_1    ;
; N/A   ; None         ; 0.006 ns   ; CH0_1[5] ; ADC0832:u1|data[7] ; clk_1    ;
; N/A   ; None         ; -0.059 ns  ; CH0_1[6] ; ADC0832:u1|data[7] ; clk_1    ;
; N/A   ; None         ; -0.085 ns  ; CH1_1[6] ; ADC0832:u1|data[7] ; clk_1    ;
; N/A   ; None         ; -0.099 ns  ; CH0_1[3] ; ADC0832:u1|data[3] ; clk_1    ;
; N/A   ; None         ; -0.153 ns  ; CH1_1[4] ; ADC0832:u1|data[7] ; clk_1    ;
; N/A   ; None         ; -0.199 ns  ; CH1_1[1] ; ADC0832:u1|data[1] ; clk_1    ;
; N/A   ; None         ; -0.277 ns  ; CH1_1[3] ; ADC0832:u1|data[3] ; clk_1    ;
; N/A   ; None         ; -0.364 ns  ; CH0_1[4] ; ADC0832:u1|data[7] ; clk_1    ;
; N/A   ; None         ; -0.390 ns  ; CH0_1[3] ; ADC0832:u1|data[7] ; clk_1    ;
; N/A   ; None         ; -0.466 ns  ; CH0_1[2] ; ADC0832:u1|data[7] ; clk_1    ;
; N/A   ; None         ; -0.590 ns  ; CH0_1[1] ; ADC0832:u1|data[7] ; clk_1    ;
; N/A   ; None         ; -0.603 ns  ; CH1_1[3] ; ADC0832:u1|data[7] ; clk_1    ;
; N/A   ; None         ; -0.762 ns  ; CH0_1[1] ; ADC0832:u1|data[1] ; clk_1    ;
+-------+--------------+------------+----------+--------------------+----------+


+-----------------------------------------------------------------------------------------------------------------+
; tco                                                                                                             ;
+-------+--------------+------------+--------------------------------------------+-------------------+------------+
; Slack ; Required tco ; Actual tco ; From                                       ; To                ; From Clock ;
+-------+--------------+------------+--------------------------------------------+-------------------+------------+
; N/A   ; None         ; 12.355 ns  ; DI_1                                       ; state_signal_1[1] ; clk_1      ;
; N/A   ; None         ; 12.320 ns  ; DI_1                                       ; state_signal_1[0] ; clk_1      ;
; N/A   ; None         ; 11.320 ns  ; DI_1                                       ; DI_output         ; clk_1      ;
; N/A   ; None         ; 7.168 ns   ; ADC0832:u1|current_state.Data_Output       ; state_signal_1[1] ; clk_1      ;
; N/A   ; None         ; 6.716 ns   ; ADC0832:u1|current_state.Start_Order_Wait  ; state_signal_1[1] ; clk_1      ;
; N/A   ; None         ; 6.681 ns   ; ADC0832:u1|current_state.Start_Order_Wait  ; state_signal_1[0] ; clk_1      ;
; N/A   ; None         ; 6.602 ns   ; ADC0832:u1|current_state.First_DI_Receive  ; state_signal_1[1] ; clk_1      ;
; N/A   ; None         ; 6.566 ns   ; ADC0832:u1|current_state.First_DI_Receive  ; state_signal_1[0] ; clk_1      ;
; N/A   ; None         ; 6.266 ns   ; ADC0832:u1|current_state.Data_Transform    ; state_signal_1[2] ; clk_1      ;
; N/A   ; None         ; 6.189 ns   ; CLKNUM[2]~reg0                             ; CLKNUM[2]         ; clk_1      ;
; N/A   ; None         ; 6.133 ns   ; DataA[6]                                   ; Parallel_Data[6]  ; clk_1      ;
; N/A   ; None         ; 6.133 ns   ; DataA[6]                                   ; DataA_output[6]   ; clk_1      ;
; N/A   ; None         ; 6.079 ns   ; CLKNUM[23]~reg0                            ; CLKNUM[23]        ; clk_1      ;
; N/A   ; None         ; 6.030 ns   ; CLKNUM[19]~reg0                            ; CLKNUM[19]        ; clk_1      ;
; N/A   ; None         ; 5.979 ns   ; CLKNUM[26]~reg0                            ; CLKNUM[26]        ; clk_1      ;
; N/A   ; None         ; 5.890 ns   ; ADC0832:u1|current_state.Data_Transform    ; state_signal_1[0] ; clk_1      ;
; N/A   ; None         ; 5.884 ns   ; CLKNUM[14]~reg0                            ; CLKNUM[14]        ; clk_1      ;
; N/A   ; None         ; 5.870 ns   ; CLKNUM[10]~reg0                            ; CLKNUM[10]        ; clk_1      ;
; N/A   ; None         ; 5.843 ns   ; CLKNUM[5]~reg0                             ; CLKNUM[5]         ; clk_1      ;
; N/A   ; None         ; 5.702 ns   ; CLKNUM[22]~reg0                            ; CLKNUM[22]        ; clk_1      ;
; N/A   ; None         ; 5.676 ns   ; CLKNUM[20]~reg0                            ; CLKNUM[20]        ; clk_1      ;
; N/A   ; None         ; 5.675 ns   ; CLKNUM[13]~reg0                            ; CLKNUM[13]        ; clk_1      ;
; N/A   ; None         ; 5.555 ns   ; DataB[1]                                   ; DataB_output[1]   ; clk_1      ;
; N/A   ; None         ; 5.511 ns   ; ADC0832:u1|current_state.Data_Output       ; state_signal_1[2] ; clk_1      ;
; N/A   ; None         ; 5.506 ns   ; CLKNUM[16]~reg0                            ; CLKNUM[16]        ; clk_1      ;
; N/A   ; None         ; 5.495 ns   ; CLKNUM[1]~reg0                             ; CLKNUM[1]         ; clk_1      ;
; N/A   ; None         ; 5.493 ns   ; CLKNUM[8]~reg0                             ; CLKNUM[8]         ; clk_1      ;
; N/A   ; None         ; 5.488 ns   ; DataB[3]                                   ; DataB_output[3]   ; clk_1      ;
; N/A   ; None         ; 5.486 ns   ; CLKNUM[24]~reg0                            ; CLKNUM[24]        ; clk_1      ;
; N/A   ; None         ; 5.479 ns   ; DataA[2]                                   ; Parallel_Data[2]  ; clk_1      ;
; N/A   ; None         ; 5.479 ns   ; DataA[2]                                   ; DataA_output[2]   ; clk_1      ;
; N/A   ; None         ; 5.466 ns   ; DataA[1]                                   ; Parallel_Data[1]  ; clk_1      ;
; N/A   ; None         ; 5.466 ns   ; DataA[1]                                   ; DataA_output[1]   ; clk_1      ;
; N/A   ; None         ; 5.466 ns   ; CLKNUM[3]~reg0                             ; CLKNUM[3]         ; clk_1      ;
; N/A   ; None         ; 5.436 ns   ; CLKNUM[28]~reg0                            ; CLKNUM[28]        ; clk_1      ;
; N/A   ; None         ; 5.432 ns   ; CLKNUM[0]~reg0                             ; CLKNUM[0]         ; clk_1      ;
; N/A   ; None         ; 5.428 ns   ; DataB[2]                                   ; DataB_output[2]   ; clk_1      ;
; N/A   ; None         ; 5.428 ns   ; CLKNUM[12]~reg0                            ; CLKNUM[12]        ; clk_1      ;
; N/A   ; None         ; 5.423 ns   ; CLKNUM[18]~reg0                            ; CLKNUM[18]        ; clk_1      ;
; N/A   ; None         ; 5.422 ns   ; CLKNUM[29]~reg0                            ; CLKNUM[29]        ; clk_1      ;
; N/A   ; None         ; 5.422 ns   ; CLKNUM[15]~reg0                            ; CLKNUM[15]        ; clk_1      ;
; N/A   ; None         ; 5.422 ns   ; CLKNUM[9]~reg0                             ; CLKNUM[9]         ; clk_1      ;
; N/A   ; None         ; 5.412 ns   ; CLKNUM[25]~reg0                            ; CLKNUM[25]        ; clk_1      ;
; N/A   ; None         ; 5.410 ns   ; CLKNUM[11]~reg0                            ; CLKNUM[11]        ; clk_1      ;
; N/A   ; None         ; 5.409 ns   ; CLKNUM[27]~reg0                            ; CLKNUM[27]        ; clk_1      ;
; N/A   ; None         ; 5.407 ns   ; CLKNUM[7]~reg0                             ; CLKNUM[7]         ; clk_1      ;
; N/A   ; None         ; 5.407 ns   ; CLKNUM[6]~reg0                             ; CLKNUM[6]         ; clk_1      ;
; N/A   ; None         ; 5.405 ns   ; DataB[4]                                   ; DataB_output[4]   ; clk_1      ;
; N/A   ; None         ; 5.400 ns   ; CLKNUM[31]~reg0                            ; CLKNUM[31]        ; clk_1      ;
; N/A   ; None         ; 5.400 ns   ; CLKNUM[21]~reg0                            ; CLKNUM[21]        ; clk_1      ;
; N/A   ; None         ; 5.400 ns   ; CLKNUM[17]~reg0                            ; CLKNUM[17]        ; clk_1      ;
; N/A   ; None         ; 5.399 ns   ; CLKNUM[4]~reg0                             ; CLKNUM[4]         ; clk_1      ;
; N/A   ; None         ; 5.397 ns   ; CLKNUM[30]~reg0                            ; CLKNUM[30]        ; clk_1      ;
; N/A   ; None         ; 5.378 ns   ; DataA[3]                                   ; DataA_output[3]   ; clk_1      ;
; N/A   ; None         ; 5.326 ns   ; DataA[5]                                   ; Parallel_Data[5]  ; clk_1      ;
; N/A   ; None         ; 5.252 ns   ; DataA[3]                                   ; Parallel_Data[3]  ; clk_1      ;
; N/A   ; None         ; 5.247 ns   ; ADC0832:u1|current_state.Second_DI_Receive ; state_signal_1[3] ; clk_1      ;
; N/A   ; None         ; 5.237 ns   ; DataA[7]                                   ; DataA_output[7]   ; clk_1      ;
; N/A   ; None         ; 4.974 ns   ; DataA[4]                                   ; Parallel_Data[4]  ; clk_1      ;
; N/A   ; None         ; 4.969 ns   ; DataA[0]                                   ; Parallel_Data[0]  ; clk_1      ;
; N/A   ; None         ; 4.966 ns   ; DataB[5]                                   ; DataB_output[5]   ; clk_1      ;
; N/A   ; None         ; 4.585 ns   ; ADC0832:u1|DO                              ; DO_1              ; clk_1      ;
; N/A   ; None         ; 4.584 ns   ; DataA[4]                                   ; DataA_output[4]   ; clk_1      ;
; N/A   ; None         ; 4.579 ns   ; DataA[5]                                   ; DataA_output[5]   ; clk_1      ;
; N/A   ; None         ; 4.576 ns   ; DataA[0]                                   ; DataA_output[0]   ; clk_1      ;
; N/A   ; None         ; 4.563 ns   ; DataB[7]                                   ; DataB_output[7]   ; clk_1      ;
; N/A   ; None         ; 4.561 ns   ; DataA[7]                                   ; Parallel_Data[7]  ; clk_1      ;
; N/A   ; None         ; 4.560 ns   ; DataB[6]                                   ; DataB_output[6]   ; clk_1      ;
; N/A   ; None         ; 4.557 ns   ; DataB[0]                                   ; DataB_output[0]   ; clk_1      ;
+-------+--------------+------------+--------------------------------------------+-------------------+------------+


+------------------------------------------------------------------------------------+
; th                                                                                 ;
+---------------+-------------+-----------+----------+--------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From     ; To                 ; To Clock ;
+---------------+-------------+-----------+----------+--------------------+----------+
; N/A           ; None        ; 3.319 ns  ; CH0_1[6] ; ADC0832:u1|data[6] ; clk_1    ;
; N/A           ; None        ; 3.278 ns  ; CH1_1[6] ; ADC0832:u1|data[6] ; clk_1    ;
; N/A           ; None        ; 3.259 ns  ; CH1_1[1] ; ADC0832:u1|data[1] ; clk_1    ;
; N/A           ; None        ; 3.090 ns  ; CH1_1[3] ; ADC0832:u1|data[3] ; clk_1    ;
; N/A           ; None        ; 2.944 ns  ; CH0_1[1] ; ADC0832:u1|data[1] ; clk_1    ;
; N/A           ; None        ; 2.793 ns  ; CH0_1[3] ; ADC0832:u1|data[3] ; clk_1    ;
; N/A           ; None        ; 2.606 ns  ; CH0_1[2] ; ADC0832:u1|data[2] ; clk_1    ;
; N/A           ; None        ; 2.548 ns  ; CH1_1[2] ; ADC0832:u1|data[2] ; clk_1    ;
; N/A           ; None        ; 2.503 ns  ; CH0_1[0] ; ADC0832:u1|data[0] ; clk_1    ;
; N/A           ; None        ; 2.417 ns  ; CH1_1[0] ; ADC0832:u1|data[0] ; clk_1    ;
; N/A           ; None        ; 2.280 ns  ; CH1_1[4] ; ADC0832:u1|data[4] ; clk_1    ;
; N/A           ; None        ; 2.133 ns  ; CH0_1[4] ; ADC0832:u1|data[4] ; clk_1    ;
; N/A           ; None        ; 1.837 ns  ; CH0_1[1] ; ADC0832:u1|data[7] ; clk_1    ;
; N/A           ; None        ; 1.834 ns  ; CH1_1[3] ; ADC0832:u1|data[7] ; clk_1    ;
; N/A           ; None        ; 1.705 ns  ; CH0_1[2] ; ADC0832:u1|data[7] ; clk_1    ;
; N/A           ; None        ; 1.621 ns  ; CH0_1[3] ; ADC0832:u1|data[7] ; clk_1    ;
; N/A           ; None        ; 1.588 ns  ; CH0_1[5] ; ADC0832:u1|data[5] ; clk_1    ;
; N/A           ; None        ; 1.586 ns  ; CH0_1[4] ; ADC0832:u1|data[7] ; clk_1    ;
; N/A           ; None        ; 1.377 ns  ; CH1_1[5] ; ADC0832:u1|data[5] ; clk_1    ;
; N/A           ; None        ; 1.375 ns  ; CH1_1[4] ; ADC0832:u1|data[7] ; clk_1    ;
; N/A           ; None        ; 1.317 ns  ; CH1_1[6] ; ADC0832:u1|data[7] ; clk_1    ;
; N/A           ; None        ; 1.291 ns  ; CH0_1[6] ; ADC0832:u1|data[7] ; clk_1    ;
; N/A           ; None        ; 1.278 ns  ; CH0_1[7] ; ADC0832:u1|data[7] ; clk_1    ;
; N/A           ; None        ; 1.239 ns  ; CH1_1[1] ; ADC0832:u1|data[7] ; clk_1    ;
; N/A           ; None        ; 1.234 ns  ; CH0_1[5] ; ADC0832:u1|data[7] ; clk_1    ;
; N/A           ; None        ; 1.194 ns  ; CH1_1[2] ; ADC0832:u1|data[7] ; clk_1    ;
; N/A           ; None        ; 1.171 ns  ; CH0_1[1] ; ADC0832:u1|data[3] ; clk_1    ;
; N/A           ; None        ; 1.169 ns  ; CH1_1[5] ; ADC0832:u1|data[7] ; clk_1    ;
; N/A           ; None        ; 1.083 ns  ; CH1_1[7] ; ADC0832:u1|data[7] ; clk_1    ;
; N/A           ; None        ; 1.049 ns  ; CH1_1[0] ; ADC0832:u1|data[7] ; clk_1    ;
; N/A           ; None        ; 1.039 ns  ; CH0_1[2] ; ADC0832:u1|data[3] ; clk_1    ;
; N/A           ; None        ; 1.032 ns  ; CH0_1[1] ; ADC0832:u1|data[2] ; clk_1    ;
; N/A           ; None        ; 1.030 ns  ; CH0_1[0] ; ADC0832:u1|data[7] ; clk_1    ;
; N/A           ; None        ; 0.924 ns  ; CH1_1[0] ; ADC0832:u1|data[1] ; clk_1    ;
; N/A           ; None        ; 0.905 ns  ; CH0_1[0] ; ADC0832:u1|data[1] ; clk_1    ;
; N/A           ; None        ; 0.782 ns  ; CH0_1[1] ; ADC0832:u1|data[6] ; clk_1    ;
; N/A           ; None        ; 0.779 ns  ; CH1_1[3] ; ADC0832:u1|data[6] ; clk_1    ;
; N/A           ; None        ; 0.762 ns  ; CH0_1[1] ; ADC0832:u1|data[4] ; clk_1    ;
; N/A           ; None        ; 0.759 ns  ; CH1_1[3] ; ADC0832:u1|data[4] ; clk_1    ;
; N/A           ; None        ; 0.650 ns  ; CH0_1[2] ; ADC0832:u1|data[6] ; clk_1    ;
; N/A           ; None        ; 0.630 ns  ; CH0_1[2] ; ADC0832:u1|data[4] ; clk_1    ;
; N/A           ; None        ; 0.573 ns  ; CH1_1[1] ; ADC0832:u1|data[3] ; clk_1    ;
; N/A           ; None        ; 0.566 ns  ; CH0_1[3] ; ADC0832:u1|data[6] ; clk_1    ;
; N/A           ; None        ; 0.546 ns  ; CH0_1[3] ; ADC0832:u1|data[4] ; clk_1    ;
; N/A           ; None        ; 0.531 ns  ; CH0_1[4] ; ADC0832:u1|data[6] ; clk_1    ;
; N/A           ; None        ; 0.528 ns  ; CH1_1[2] ; ADC0832:u1|data[3] ; clk_1    ;
; N/A           ; None        ; 0.492 ns  ; CH0_1[1] ; ADC0832:u1|data[5] ; clk_1    ;
; N/A           ; None        ; 0.489 ns  ; CH1_1[3] ; ADC0832:u1|data[5] ; clk_1    ;
; N/A           ; None        ; 0.434 ns  ; CH1_1[1] ; ADC0832:u1|data[2] ; clk_1    ;
; N/A           ; None        ; 0.383 ns  ; CH1_1[0] ; ADC0832:u1|data[3] ; clk_1    ;
; N/A           ; None        ; 0.364 ns  ; CH0_1[0] ; ADC0832:u1|data[3] ; clk_1    ;
; N/A           ; None        ; 0.360 ns  ; CH0_1[2] ; ADC0832:u1|data[5] ; clk_1    ;
; N/A           ; None        ; 0.320 ns  ; CH1_1[4] ; ADC0832:u1|data[6] ; clk_1    ;
; N/A           ; None        ; 0.276 ns  ; CH0_1[3] ; ADC0832:u1|data[5] ; clk_1    ;
; N/A           ; None        ; 0.248 ns  ; CH0_1[5] ; ADC0832:u1|data[6] ; clk_1    ;
; N/A           ; None        ; 0.244 ns  ; CH1_1[0] ; ADC0832:u1|data[2] ; clk_1    ;
; N/A           ; None        ; 0.241 ns  ; CH0_1[4] ; ADC0832:u1|data[5] ; clk_1    ;
; N/A           ; None        ; 0.225 ns  ; CH0_1[0] ; ADC0832:u1|data[2] ; clk_1    ;
; N/A           ; None        ; 0.184 ns  ; CH1_1[1] ; ADC0832:u1|data[6] ; clk_1    ;
; N/A           ; None        ; 0.183 ns  ; CH1_1[5] ; ADC0832:u1|data[6] ; clk_1    ;
; N/A           ; None        ; 0.164 ns  ; CH1_1[1] ; ADC0832:u1|data[4] ; clk_1    ;
; N/A           ; None        ; 0.139 ns  ; CH1_1[2] ; ADC0832:u1|data[6] ; clk_1    ;
; N/A           ; None        ; 0.119 ns  ; CH1_1[2] ; ADC0832:u1|data[4] ; clk_1    ;
; N/A           ; None        ; 0.030 ns  ; CH1_1[4] ; ADC0832:u1|data[5] ; clk_1    ;
; N/A           ; None        ; -0.006 ns ; CH1_1[0] ; ADC0832:u1|data[6] ; clk_1    ;
; N/A           ; None        ; -0.025 ns ; CH0_1[0] ; ADC0832:u1|data[6] ; clk_1    ;
; N/A           ; None        ; -0.026 ns ; CH1_1[0] ; ADC0832:u1|data[4] ; clk_1    ;
; N/A           ; None        ; -0.045 ns ; CH0_1[0] ; ADC0832:u1|data[4] ; clk_1    ;
; N/A           ; None        ; -0.106 ns ; CH1_1[1] ; ADC0832:u1|data[5] ; clk_1    ;
; N/A           ; None        ; -0.151 ns ; CH1_1[2] ; ADC0832:u1|data[5] ; clk_1    ;
; N/A           ; None        ; -0.296 ns ; CH1_1[0] ; ADC0832:u1|data[5] ; clk_1    ;
; N/A           ; None        ; -0.315 ns ; CH0_1[0] ; ADC0832:u1|data[5] ; clk_1    ;
+---------------+-------------+-----------+----------+--------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Sat Oct 14 14:51:39 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off AD_DA -c AD_DA
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "DI_1" is a latch
    Warning: Node "ADC0832:u1|output_order" is a latch
    Warning: Node "receive_order" is a latch
    Warning: Node "ADC0832:u1|data[6]" is a latch
    Warning: Node "ADC0832:u1|data[2]" is a latch
    Warning: Node "ADC0832:u1|data[3]" is a latch
    Warning: Node "ADC0832:u1|data[5]" is a latch
    Warning: Node "ADC0832:u1|data[7]" is a latch
    Warning: Node "ADC0832:u1|data[1]" is a latch
    Warning: Node "ADC0832:u1|data[0]" is a latch
    Warning: Node "ADC0832:u1|data[4]" is a latch
    Warning: Node "ADC0832:u1|data_input_model[0]" is a latch
    Warning: Node "ADC0832:u1|DI0" is a latch
    Warning: Node "ADC0832:u1|data_input_model[1]" is a latch
    Warning: Node "ADC0832:u1|DI1" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk_1" is an undefined clock
Warning: Found 46 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "ADC0832:u1|output_order~0" as buffer
    Info: Detected gated clock "Equal0~8" as buffer
    Info: Detected gated clock "Equal0~7" as buffer
    Info: Detected gated clock "Equal0~6" as buffer
    Info: Detected gated clock "Equal0~5" as buffer
    Info: Detected gated clock "Equal0~3" as buffer
    Info: Detected gated clock "Equal0~2" as buffer
    Info: Detected gated clock "Equal0~1" as buffer
    Info: Detected gated clock "Equal0~0" as buffer
    Info: Detected gated clock "WideNor0~0" as buffer
    Info: Detected ripple clock "CLKNUM[31]~reg0" as buffer
    Info: Detected ripple clock "CLKNUM[30]~reg0" as buffer
    Info: Detected ripple clock "CLKNUM[29]~reg0" as buffer
    Info: Detected ripple clock "CLKNUM[28]~reg0" as buffer
    Info: Detected ripple clock "CLKNUM[27]~reg0" as buffer
    Info: Detected ripple clock "CLKNUM[26]~reg0" as buffer
    Info: Detected ripple clock "CLKNUM[25]~reg0" as buffer
    Info: Detected ripple clock "CLKNUM[24]~reg0" as buffer
    Info: Detected ripple clock "CLKNUM[23]~reg0" as buffer
    Info: Detected ripple clock "CLKNUM[22]~reg0" as buffer
    Info: Detected ripple clock "CLKNUM[21]~reg0" as buffer
    Info: Detected ripple clock "CLKNUM[20]~reg0" as buffer
    Info: Detected ripple clock "CLKNUM[19]~reg0" as buffer
    Info: Detected ripple clock "CLKNUM[18]~reg0" as buffer
    Info: Detected ripple clock "CLKNUM[17]~reg0" as buffer
    Info: Detected ripple clock "CLKNUM[16]~reg0" as buffer
    Info: Detected ripple clock "CLKNUM[15]~reg0" as buffer
    Info: Detected ripple clock "CLKNUM[14]~reg0" as buffer
    Info: Detected ripple clock "CLKNUM[13]~reg0" as buffer
    Info: Detected ripple clock "CLKNUM[12]~reg0" as buffer
    Info: Detected ripple clock "CLKNUM[11]~reg0" as buffer
    Info: Detected ripple clock "CLKNUM[10]~reg0" as buffer
    Info: Detected ripple clock "CLKNUM[9]~reg0" as buffer
    Info: Detected ripple clock "CLKNUM[8]~reg0" as buffer
    Info: Detected ripple clock "CLKNUM[7]~reg0" as buffer
    Info: Detected ripple clock "CLKNUM[6]~reg0" as buffer
    Info: Detected ripple clock "CLKNUM[5]~reg0" as buffer
    Info: Detected ripple clock "CLKNUM[4]~reg0" as buffer
    Info: Detected ripple clock "CLKNUM[3]~reg0" as buffer
    Info: Detected ripple clock "CLKNUM[2]~reg0" as buffer
    Info: Detected ripple clock "CLKNUM[1]~reg0" as buffer
    Info: Detected ripple clock "CLKNUM[0]~reg0" as buffer
    Info: Detected ripple clock "ADC0832:u1|current_state.Second_DI_Receive" as buffer
    Info: Detected ripple clock "ADC0832:u1|current_state.Data_Transform" as buffer
    Info: Detected gated clock "DI_1~1" as buffer
    Info: Detected ripple clock "ADC0832:u1|current_state.First_DI_Receive" as buffer
Info: Clock "clk_1" has Internal fmax of 66.77 MHz between source register "DI_1" and destination register "ADC0832:u1|current_state.First_DI_Receive" (period= 14.976 ns)
    Info: + Longest register to register delay is 0.870 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y10_N2; Fanout = 7; REG Node = 'DI_1'
        Info: 2: + IC(0.501 ns) + CELL(0.369 ns) = 0.870 ns; Loc. = LC_X10_Y10_N7; Fanout = 5; REG Node = 'ADC0832:u1|current_state.First_DI_Receive'
        Info: Total cell delay = 0.369 ns ( 42.41 % )
        Info: Total interconnect delay = 0.501 ns ( 57.59 % )
    Info: - Smallest clock skew is -6.410 ns
        Info: + Shortest clock path from clock "clk_1" to destination register is 2.388 ns
            Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_H5; Fanout = 90; CLK Node = 'clk_1'
            Info: 2: + IC(1.087 ns) + CELL(0.574 ns) = 2.388 ns; Loc. = LC_X10_Y10_N7; Fanout = 5; REG Node = 'ADC0832:u1|current_state.First_DI_Receive'
            Info: Total cell delay = 1.301 ns ( 54.48 % )
            Info: Total interconnect delay = 1.087 ns ( 45.52 % )
        Info: - Longest clock path from clock "clk_1" to source register is 8.798 ns
            Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_H5; Fanout = 90; CLK Node = 'clk_1'
            Info: 2: + IC(1.087 ns) + CELL(0.809 ns) = 2.623 ns; Loc. = LC_X7_Y7_N3; Fanout = 5; REG Node = 'CLKNUM[9]~reg0'
            Info: 3: + IC(1.182 ns) + CELL(0.571 ns) = 4.376 ns; Loc. = LC_X5_Y7_N5; Fanout = 1; COMB Node = 'Equal0~1'
            Info: 4: + IC(0.434 ns) + CELL(0.571 ns) = 5.381 ns; Loc. = LC_X5_Y7_N2; Fanout = 1; COMB Node = 'Equal0~4'
            Info: 5: + IC(0.692 ns) + CELL(0.462 ns) = 6.535 ns; Loc. = LC_X6_Y7_N3; Fanout = 4; COMB Node = 'Equal0~9'
            Info: 6: + IC(1.628 ns) + CELL(0.319 ns) = 8.482 ns; Loc. = LC_X10_Y10_N1; Fanout = 1; COMB Node = 'DI_1~1'
            Info: 7: + IC(0.191 ns) + CELL(0.125 ns) = 8.798 ns; Loc. = LC_X10_Y10_N2; Fanout = 7; REG Node = 'DI_1'
            Info: Total cell delay = 3.584 ns ( 40.74 % )
            Info: Total interconnect delay = 5.214 ns ( 59.26 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.208 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 45 non-operational path(s) clocked by clock "clk_1" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "CLKNUM[1]~reg0" and destination pin or register "DI_1" for clock "clk_1" (Hold time is 3.153 ns)
    Info: + Largest clock skew is 6.410 ns
        Info: + Longest clock path from clock "clk_1" to destination register is 8.798 ns
            Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_H5; Fanout = 90; CLK Node = 'clk_1'
            Info: 2: + IC(1.087 ns) + CELL(0.809 ns) = 2.623 ns; Loc. = LC_X7_Y7_N3; Fanout = 5; REG Node = 'CLKNUM[9]~reg0'
            Info: 3: + IC(1.182 ns) + CELL(0.571 ns) = 4.376 ns; Loc. = LC_X5_Y7_N5; Fanout = 1; COMB Node = 'Equal0~1'
            Info: 4: + IC(0.434 ns) + CELL(0.571 ns) = 5.381 ns; Loc. = LC_X5_Y7_N2; Fanout = 1; COMB Node = 'Equal0~4'
            Info: 5: + IC(0.692 ns) + CELL(0.462 ns) = 6.535 ns; Loc. = LC_X6_Y7_N3; Fanout = 4; COMB Node = 'Equal0~9'
            Info: 6: + IC(1.628 ns) + CELL(0.319 ns) = 8.482 ns; Loc. = LC_X10_Y10_N1; Fanout = 1; COMB Node = 'DI_1~1'
            Info: 7: + IC(0.191 ns) + CELL(0.125 ns) = 8.798 ns; Loc. = LC_X10_Y10_N2; Fanout = 7; REG Node = 'DI_1'
            Info: Total cell delay = 3.584 ns ( 40.74 % )
            Info: Total interconnect delay = 5.214 ns ( 59.26 % )
        Info: - Shortest clock path from clock "clk_1" to source register is 2.388 ns
            Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_H5; Fanout = 90; CLK Node = 'clk_1'
            Info: 2: + IC(1.087 ns) + CELL(0.574 ns) = 2.388 ns; Loc. = LC_X6_Y7_N5; Fanout = 8; REG Node = 'CLKNUM[1]~reg0'
            Info: Total cell delay = 1.301 ns ( 54.48 % )
            Info: Total interconnect delay = 1.087 ns ( 45.52 % )
    Info: - Micro clock to output delay of source is 0.235 ns
    Info: - Shortest register to register delay is 3.022 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y7_N5; Fanout = 8; REG Node = 'CLKNUM[1]~reg0'
        Info: 2: + IC(1.643 ns) + CELL(0.319 ns) = 1.962 ns; Loc. = LC_X9_Y10_N9; Fanout = 1; COMB Node = 'DI_1~0'
        Info: 3: + IC(0.741 ns) + CELL(0.319 ns) = 3.022 ns; Loc. = LC_X10_Y10_N2; Fanout = 7; REG Node = 'DI_1'
        Info: Total cell delay = 0.638 ns ( 21.11 % )
        Info: Total interconnect delay = 2.384 ns ( 78.89 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "ADC0832:u1|data[5]" (data pin = "CH0_1[0]", clock pin = "clk_1") is 2.108 ns
    Info: + Longest pin to register delay is 7.296 ns
        Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_B11; Fanout = 2; PIN Node = 'CH0_1[0]'
        Info: 2: + IC(1.393 ns) + CELL(0.125 ns) = 2.226 ns; Loc. = LC_X11_Y10_N0; Fanout = 3; COMB Node = 'ADC0832:u1|Add0~72'
        Info: 3: + IC(1.255 ns) + CELL(0.611 ns) = 4.092 ns; Loc. = LC_X11_Y8_N0; Fanout = 2; COMB Node = 'ADC0832:u1|Add0~53'
        Info: 4: + IC(0.000 ns) + CELL(0.077 ns) = 4.169 ns; Loc. = LC_X11_Y8_N1; Fanout = 2; COMB Node = 'ADC0832:u1|Add0~18'
        Info: 5: + IC(0.000 ns) + CELL(0.077 ns) = 4.246 ns; Loc. = LC_X11_Y8_N2; Fanout = 2; COMB Node = 'ADC0832:u1|Add0~11'
        Info: 6: + IC(0.000 ns) + CELL(0.077 ns) = 4.323 ns; Loc. = LC_X11_Y8_N3; Fanout = 2; COMB Node = 'ADC0832:u1|Add0~25'
        Info: 7: + IC(0.000 ns) + CELL(0.163 ns) = 4.486 ns; Loc. = LC_X11_Y8_N4; Fanout = 3; COMB Node = 'ADC0832:u1|Add0~46'
        Info: 8: + IC(0.000 ns) + CELL(0.609 ns) = 5.095 ns; Loc. = LC_X11_Y8_N5; Fanout = 1; COMB Node = 'ADC0832:u1|Add0~30'
        Info: 9: + IC(0.722 ns) + CELL(0.125 ns) = 5.942 ns; Loc. = LC_X12_Y8_N8; Fanout = 1; COMB Node = 'ADC0832:u1|Add0~35'
        Info: 10: + IC(1.229 ns) + CELL(0.125 ns) = 7.296 ns; Loc. = LC_X10_Y8_N8; Fanout = 2; REG Node = 'ADC0832:u1|data[5]'
        Info: Total cell delay = 2.697 ns ( 36.97 % )
        Info: Total interconnect delay = 4.599 ns ( 63.03 % )
    Info: + Micro setup delay of destination is 1.760 ns
    Info: - Shortest clock path from clock "clk_1" to destination register is 6.948 ns
        Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_H5; Fanout = 90; CLK Node = 'clk_1'
        Info: 2: + IC(1.087 ns) + CELL(0.809 ns) = 2.623 ns; Loc. = LC_X10_Y10_N6; Fanout = 11; REG Node = 'ADC0832:u1|current_state.Data_Transform'
        Info: 3: + IC(3.754 ns) + CELL(0.571 ns) = 6.948 ns; Loc. = LC_X10_Y8_N8; Fanout = 2; REG Node = 'ADC0832:u1|data[5]'
        Info: Total cell delay = 2.107 ns ( 30.33 % )
        Info: Total interconnect delay = 4.841 ns ( 69.67 % )
Info: tco from clock "clk_1" to destination pin "state_signal_1[1]" through register "DI_1" is 12.355 ns
    Info: + Longest clock path from clock "clk_1" to source register is 8.798 ns
        Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_H5; Fanout = 90; CLK Node = 'clk_1'
        Info: 2: + IC(1.087 ns) + CELL(0.809 ns) = 2.623 ns; Loc. = LC_X7_Y7_N3; Fanout = 5; REG Node = 'CLKNUM[9]~reg0'
        Info: 3: + IC(1.182 ns) + CELL(0.571 ns) = 4.376 ns; Loc. = LC_X5_Y7_N5; Fanout = 1; COMB Node = 'Equal0~1'
        Info: 4: + IC(0.434 ns) + CELL(0.571 ns) = 5.381 ns; Loc. = LC_X5_Y7_N2; Fanout = 1; COMB Node = 'Equal0~4'
        Info: 5: + IC(0.692 ns) + CELL(0.462 ns) = 6.535 ns; Loc. = LC_X6_Y7_N3; Fanout = 4; COMB Node = 'Equal0~9'
        Info: 6: + IC(1.628 ns) + CELL(0.319 ns) = 8.482 ns; Loc. = LC_X10_Y10_N1; Fanout = 1; COMB Node = 'DI_1~1'
        Info: 7: + IC(0.191 ns) + CELL(0.125 ns) = 8.798 ns; Loc. = LC_X10_Y10_N2; Fanout = 7; REG Node = 'DI_1'
        Info: Total cell delay = 3.584 ns ( 40.74 % )
        Info: Total interconnect delay = 5.214 ns ( 59.26 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 3.557 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y10_N2; Fanout = 7; REG Node = 'DI_1'
        Info: 2: + IC(0.501 ns) + CELL(0.125 ns) = 0.626 ns; Loc. = LC_X10_Y10_N8; Fanout = 1; COMB Node = 'ADC0832:u1|Selector0~0'
        Info: 3: + IC(1.477 ns) + CELL(1.454 ns) = 3.557 ns; Loc. = PIN_E13; Fanout = 0; PIN Node = 'state_signal_1[1]'
        Info: Total cell delay = 1.579 ns ( 44.39 % )
        Info: Total interconnect delay = 1.978 ns ( 55.61 % )
Info: th for register "ADC0832:u1|data[6]" (data pin = "CH0_1[6]", clock pin = "clk_1") is 3.319 ns
    Info: + Longest clock path from clock "clk_1" to destination register is 6.962 ns
        Info: 1: + IC(0.000 ns) + CELL(0.727 ns) = 0.727 ns; Loc. = PIN_H5; Fanout = 90; CLK Node = 'clk_1'
        Info: 2: + IC(1.087 ns) + CELL(0.809 ns) = 2.623 ns; Loc. = LC_X10_Y10_N6; Fanout = 11; REG Node = 'ADC0832:u1|current_state.Data_Transform'
        Info: 3: + IC(3.768 ns) + CELL(0.571 ns) = 6.962 ns; Loc. = LC_X12_Y9_N4; Fanout = 1; REG Node = 'ADC0832:u1|data[6]'
        Info: Total cell delay = 2.107 ns ( 30.26 % )
        Info: Total interconnect delay = 4.855 ns ( 69.74 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 3.643 ns
        Info: 1: + IC(0.000 ns) + CELL(0.708 ns) = 0.708 ns; Loc. = PIN_F14; Fanout = 2; PIN Node = 'CH0_1[6]'
        Info: 2: + IC(1.582 ns) + CELL(0.462 ns) = 2.752 ns; Loc. = LC_X12_Y9_N1; Fanout = 1; COMB Node = 'ADC0832:u1|Add0~1'
        Info: 3: + IC(0.450 ns) + CELL(0.125 ns) = 3.327 ns; Loc. = LC_X12_Y9_N3; Fanout = 1; COMB Node = 'ADC0832:u1|Add0~7'
        Info: 4: + IC(0.191 ns) + CELL(0.125 ns) = 3.643 ns; Loc. = LC_X12_Y9_N4; Fanout = 1; REG Node = 'ADC0832:u1|data[6]'
        Info: Total cell delay = 1.420 ns ( 38.98 % )
        Info: Total interconnect delay = 2.223 ns ( 61.02 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 19 warnings
    Info: Peak virtual memory: 202 megabytes
    Info: Processing ended: Sat Oct 14 14:51:39 2017
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


