
*** Running vivado
    with args -log UART_secure_BLE_Seven_seg_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source UART_secure_BLE_Seven_seg_0_1.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source UART_secure_BLE_Seven_seg_0_1.tcl -notrace
Command: synth_design -top UART_secure_BLE_Seven_seg_0_1 -part xc7s50csga324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17908 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 347.230 ; gain = 92.328
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'UART_secure_BLE_Seven_seg_0_1' [c:/Users/lenovo/Robust_UART/Robust_UART.srcs/sources_1/bd/UART_secure_BLE/ip/UART_secure_BLE_Seven_seg_0_1/synth/UART_secure_BLE_Seven_seg_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'Seven_seg' [C:/Users/lenovo/Robust_UART/Robust_UART.srcs/sources_1/imports/new/MainTopModule.v:4]
	Parameter zeros bound to: 4'b0000 
INFO: [Synth 8-638] synthesizing module 'Binary_to_BCD' [C:/Users/lenovo/Robust_UART/Robust_UART.srcs/sources_1/imports/new/top_base.v:3]
INFO: [Synth 8-638] synthesizing module 'shift_add_3_module' [C:/Users/lenovo/Robust_UART/Robust_UART.srcs/sources_1/imports/new/Seven_segment.v:4]
INFO: [Synth 8-256] done synthesizing module 'shift_add_3_module' (1#1) [C:/Users/lenovo/Robust_UART/Robust_UART.srcs/sources_1/imports/new/Seven_segment.v:4]
INFO: [Synth 8-256] done synthesizing module 'Binary_to_BCD' (2#1) [C:/Users/lenovo/Robust_UART/Robust_UART.srcs/sources_1/imports/new/top_base.v:3]
INFO: [Synth 8-638] synthesizing module 'fourXone_mux' [C:/Users/lenovo/Robust_UART/Robust_UART.srcs/sources_1/imports/new/fourXone_mux.v:4]
INFO: [Synth 8-256] done synthesizing module 'fourXone_mux' (3#1) [C:/Users/lenovo/Robust_UART/Robust_UART.srcs/sources_1/imports/new/fourXone_mux.v:4]
INFO: [Synth 8-638] synthesizing module 'SlowClock' [C:/Users/lenovo/Robust_UART/Robust_UART.srcs/sources_1/imports/new/SlowClock.v:3]
INFO: [Synth 8-256] done synthesizing module 'SlowClock' (4#1) [C:/Users/lenovo/Robust_UART/Robust_UART.srcs/sources_1/imports/new/SlowClock.v:3]
INFO: [Synth 8-638] synthesizing module 'twobitcounter' [C:/Users/lenovo/Robust_UART/Robust_UART.srcs/sources_1/imports/new/twobitcounter.v:5]
INFO: [Synth 8-256] done synthesizing module 'twobitcounter' (5#1) [C:/Users/lenovo/Robust_UART/Robust_UART.srcs/sources_1/imports/new/twobitcounter.v:5]
INFO: [Synth 8-638] synthesizing module 'decoder' [C:/Users/lenovo/Robust_UART/Robust_UART.srcs/sources_1/imports/new/decoder.v:3]
INFO: [Synth 8-256] done synthesizing module 'decoder' (6#1) [C:/Users/lenovo/Robust_UART/Robust_UART.srcs/sources_1/imports/new/decoder.v:3]
INFO: [Synth 8-638] synthesizing module 'binarytoSevenSeg' [C:/Users/lenovo/Robust_UART/Robust_UART.srcs/sources_1/imports/new/binarytoSevenSeg.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/lenovo/Robust_UART/Robust_UART.srcs/sources_1/imports/new/binarytoSevenSeg.v:12]
INFO: [Synth 8-256] done synthesizing module 'binarytoSevenSeg' (7#1) [C:/Users/lenovo/Robust_UART/Robust_UART.srcs/sources_1/imports/new/binarytoSevenSeg.v:3]
INFO: [Synth 8-256] done synthesizing module 'Seven_seg' (8#1) [C:/Users/lenovo/Robust_UART/Robust_UART.srcs/sources_1/imports/new/MainTopModule.v:4]
INFO: [Synth 8-256] done synthesizing module 'UART_secure_BLE_Seven_seg_0_1' (9#1) [c:/Users/lenovo/Robust_UART/Robust_UART.srcs/sources_1/bd/UART_secure_BLE/ip/UART_secure_BLE_Seven_seg_0_1/synth/UART_secure_BLE_Seven_seg_0_1.v:57]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 399.434 ; gain = 144.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 399.434 ; gain = 144.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 399.434 ; gain = 144.531
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-5546] ROM "clk_out" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'Seg_reg' [C:/Users/lenovo/Robust_UART/Robust_UART.srcs/sources_1/imports/new/binarytoSevenSeg.v:13]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 399.434 ; gain = 144.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fourXone_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module SlowClock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     21 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module twobitcounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module binarytoSevenSeg 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "inst/L2/clk_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3917] design UART_secure_BLE_Seven_seg_0_1 has port an[3] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:36 . Memory (MB): peak = 543.168 ; gain = 288.266
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:36 . Memory (MB): peak = 543.168 ; gain = 288.266
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:36 . Memory (MB): peak = 543.168 ; gain = 288.266
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:39 . Memory (MB): peak = 543.168 ; gain = 288.266
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:39 . Memory (MB): peak = 543.168 ; gain = 288.266
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:39 . Memory (MB): peak = 543.168 ; gain = 288.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:39 . Memory (MB): peak = 543.168 ; gain = 288.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:39 . Memory (MB): peak = 543.168 ; gain = 288.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:39 . Memory (MB): peak = 543.168 ; gain = 288.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     5|
|2     |LUT1   |     2|
|3     |LUT2   |     4|
|4     |LUT3   |     1|
|5     |LUT4   |    12|
|6     |LUT5   |    10|
|7     |LUT6   |     9|
|8     |MUXF7  |     4|
|9     |FDRE   |    24|
|10    |LD     |     7|
+------+-------+------+

Report Instance Areas: 
+------+---------+-----------------+------+
|      |Instance |Module           |Cells |
+------+---------+-----------------+------+
|1     |top      |                 |    78|
|2     |  inst   |Seven_seg        |    78|
|3     |    L2   |SlowClock        |    36|
|4     |    L3   |twobitcounter    |    27|
|5     |    L6   |binarytoSevenSeg |    15|
+------+---------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:39 . Memory (MB): peak = 543.168 ; gain = 288.266
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:40 . Memory (MB): peak = 543.168 ; gain = 288.266
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:40 . Memory (MB): peak = 543.168 ; gain = 288.266
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  LD => LDCE: 7 instances

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:58 . Memory (MB): peak = 636.391 ; gain = 381.488
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'C:/Users/lenovo/Robust_UART/Robust_UART.runs/UART_secure_BLE_Seven_seg_0_1_synth_1/UART_secure_BLE_Seven_seg_0_1.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:32 ; elapsed = 00:01:04 . Memory (MB): peak = 1022.527 ; gain = 386.137
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/lenovo/Robust_UART/Robust_UART.runs/UART_secure_BLE_Seven_seg_0_1_synth_1/UART_secure_BLE_Seven_seg_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file UART_secure_BLE_Seven_seg_0_1_utilization_synth.rpt -pb UART_secure_BLE_Seven_seg_0_1_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 1023.941 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jul 23 17:25:38 2024...
