 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 10000
        -sort_by slack
Design : fifo
Version: U-2022.12-SP7
Date   : Wed Dec  4 12:27:41 2024
****************************************

Operating Conditions: tt_1p2v_25c   Library: scx3_cmos8rf_lpvt_tt_1p2v_25c
Wire Load Model Mode: top

  Startpoint: read_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by fast_clk)
  Endpoint: read_data_reg_0_
            (rising edge-triggered flip-flop clocked by fast_clk)
  Path Group: fast_clk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock fast_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)                 0.00       0.00
  read_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  read_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U574/Y (OAI22X1TS)                          0.21       1.19 f
  U343/Y (AOI221XLTS)                         0.31       1.50 r
  U575/Y (OAI211XLTS)                         0.31       1.80 f
  U542/Y (AOI21X2TS)                          0.57       2.38 r
  U576/Y (NAND2BXLTS)                         0.45       2.83 r
  U362/Y (INVX2TS)                            0.13       2.96 f
  U602/Y (NAND2X1TS)                          0.17       3.12 r
  U351/Y (OR2X1TS)                            0.27       3.40 r
  U379/Y (INVX2TS)                            0.13       3.53 f
  U608/Y (AOI22X1TS)                          0.15       3.68 r
  U609/Y (OAI21XLTS)                          0.12       3.80 f
  read_data_reg_0_/D (DFFQX1TS)               0.00       3.80 f
  data arrival time                                      3.80

  clock fast_clk (rise edge)                520.00     520.00
  clock network delay (ideal)                 0.00     520.00
  clock uncertainty                          -0.01     519.99
  read_data_reg_0_/CK (DFFQX1TS)              0.00     519.99 r
  library setup time                         -0.32     519.67
  data required time                                   519.67
  --------------------------------------------------------------
  data required time                                   519.67
  data arrival time                                     -3.80
  --------------------------------------------------------------
  slack (MET)                                          515.87


  Startpoint: read_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by fast_clk)
  Endpoint: read_data_reg_1_
            (rising edge-triggered flip-flop clocked by fast_clk)
  Path Group: fast_clk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock fast_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)                 0.00       0.00
  read_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  read_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U574/Y (OAI22X1TS)                          0.21       1.19 f
  U343/Y (AOI221XLTS)                         0.31       1.50 r
  U575/Y (OAI211XLTS)                         0.31       1.80 f
  U542/Y (AOI21X2TS)                          0.57       2.38 r
  U576/Y (NAND2BXLTS)                         0.45       2.83 r
  U362/Y (INVX2TS)                            0.13       2.96 f
  U602/Y (NAND2X1TS)                          0.17       3.12 r
  U351/Y (OR2X1TS)                            0.27       3.40 r
  U380/Y (INVX2TS)                            0.13       3.53 f
  U620/Y (AOI22X1TS)                          0.15       3.68 r
  U621/Y (OAI21XLTS)                          0.12       3.80 f
  read_data_reg_1_/D (DFFQX1TS)               0.00       3.80 f
  data arrival time                                      3.80

  clock fast_clk (rise edge)                520.00     520.00
  clock network delay (ideal)                 0.00     520.00
  clock uncertainty                          -0.01     519.99
  read_data_reg_1_/CK (DFFQX1TS)              0.00     519.99 r
  library setup time                         -0.32     519.67
  data required time                                   519.67
  --------------------------------------------------------------
  data required time                                   519.67
  data arrival time                                     -3.80
  --------------------------------------------------------------
  slack (MET)                                          515.87


  Startpoint: read_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by fast_clk)
  Endpoint: read_data_reg_2_
            (rising edge-triggered flip-flop clocked by fast_clk)
  Path Group: fast_clk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock fast_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)                 0.00       0.00
  read_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  read_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U574/Y (OAI22X1TS)                          0.21       1.19 f
  U343/Y (AOI221XLTS)                         0.31       1.50 r
  U575/Y (OAI211XLTS)                         0.31       1.80 f
  U542/Y (AOI21X2TS)                          0.57       2.38 r
  U576/Y (NAND2BXLTS)                         0.45       2.83 r
  U362/Y (INVX2TS)                            0.13       2.96 f
  U602/Y (NAND2X1TS)                          0.17       3.12 r
  U351/Y (OR2X1TS)                            0.27       3.40 r
  U379/Y (INVX2TS)                            0.13       3.53 f
  U680/Y (AOI22X1TS)                          0.15       3.68 r
  U681/Y (OAI21XLTS)                          0.12       3.80 f
  read_data_reg_2_/D (DFFQX1TS)               0.00       3.80 f
  data arrival time                                      3.80

  clock fast_clk (rise edge)                520.00     520.00
  clock network delay (ideal)                 0.00     520.00
  clock uncertainty                          -0.01     519.99
  read_data_reg_2_/CK (DFFQX1TS)              0.00     519.99 r
  library setup time                         -0.32     519.67
  data required time                                   519.67
  --------------------------------------------------------------
  data required time                                   519.67
  data arrival time                                     -3.80
  --------------------------------------------------------------
  slack (MET)                                          515.87


  Startpoint: read_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by fast_clk)
  Endpoint: read_data_reg_3_
            (rising edge-triggered flip-flop clocked by fast_clk)
  Path Group: fast_clk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock fast_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)                 0.00       0.00
  read_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  read_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U574/Y (OAI22X1TS)                          0.21       1.19 f
  U343/Y (AOI221XLTS)                         0.31       1.50 r
  U575/Y (OAI211XLTS)                         0.31       1.80 f
  U542/Y (AOI21X2TS)                          0.57       2.38 r
  U576/Y (NAND2BXLTS)                         0.45       2.83 r
  U362/Y (INVX2TS)                            0.13       2.96 f
  U602/Y (NAND2X1TS)                          0.17       3.12 r
  U351/Y (OR2X1TS)                            0.27       3.40 r
  U380/Y (INVX2TS)                            0.13       3.53 f
  U692/Y (AOI22X1TS)                          0.15       3.68 r
  U693/Y (OAI21XLTS)                          0.12       3.80 f
  read_data_reg_3_/D (DFFQX1TS)               0.00       3.80 f
  data arrival time                                      3.80

  clock fast_clk (rise edge)                520.00     520.00
  clock network delay (ideal)                 0.00     520.00
  clock uncertainty                          -0.01     519.99
  read_data_reg_3_/CK (DFFQX1TS)              0.00     519.99 r
  library setup time                         -0.32     519.67
  data required time                                   519.67
  --------------------------------------------------------------
  data required time                                   519.67
  data arrival time                                     -3.80
  --------------------------------------------------------------
  slack (MET)                                          515.87


  Startpoint: read_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by fast_clk)
  Endpoint: read_data_reg_4_
            (rising edge-triggered flip-flop clocked by fast_clk)
  Path Group: fast_clk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock fast_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)                 0.00       0.00
  read_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  read_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U574/Y (OAI22X1TS)                          0.21       1.19 f
  U343/Y (AOI221XLTS)                         0.31       1.50 r
  U575/Y (OAI211XLTS)                         0.31       1.80 f
  U542/Y (AOI21X2TS)                          0.57       2.38 r
  U576/Y (NAND2BXLTS)                         0.45       2.83 r
  U362/Y (INVX2TS)                            0.13       2.96 f
  U602/Y (NAND2X1TS)                          0.17       3.12 r
  U351/Y (OR2X1TS)                            0.27       3.40 r
  U379/Y (INVX2TS)                            0.13       3.53 f
  U632/Y (AOI22X1TS)                          0.15       3.68 r
  U633/Y (OAI21XLTS)                          0.12       3.80 f
  read_data_reg_4_/D (DFFQX1TS)               0.00       3.80 f
  data arrival time                                      3.80

  clock fast_clk (rise edge)                520.00     520.00
  clock network delay (ideal)                 0.00     520.00
  clock uncertainty                          -0.01     519.99
  read_data_reg_4_/CK (DFFQX1TS)              0.00     519.99 r
  library setup time                         -0.32     519.67
  data required time                                   519.67
  --------------------------------------------------------------
  data required time                                   519.67
  data arrival time                                     -3.80
  --------------------------------------------------------------
  slack (MET)                                          515.87


  Startpoint: read_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by fast_clk)
  Endpoint: read_data_reg_5_
            (rising edge-triggered flip-flop clocked by fast_clk)
  Path Group: fast_clk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock fast_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)                 0.00       0.00
  read_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  read_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U574/Y (OAI22X1TS)                          0.21       1.19 f
  U343/Y (AOI221XLTS)                         0.31       1.50 r
  U575/Y (OAI211XLTS)                         0.31       1.80 f
  U542/Y (AOI21X2TS)                          0.57       2.38 r
  U576/Y (NAND2BXLTS)                         0.45       2.83 r
  U362/Y (INVX2TS)                            0.13       2.96 f
  U602/Y (NAND2X1TS)                          0.17       3.12 r
  U351/Y (OR2X1TS)                            0.27       3.40 r
  U380/Y (INVX2TS)                            0.13       3.53 f
  U644/Y (AOI22X1TS)                          0.15       3.68 r
  U645/Y (OAI21XLTS)                          0.12       3.80 f
  read_data_reg_5_/D (DFFQX1TS)               0.00       3.80 f
  data arrival time                                      3.80

  clock fast_clk (rise edge)                520.00     520.00
  clock network delay (ideal)                 0.00     520.00
  clock uncertainty                          -0.01     519.99
  read_data_reg_5_/CK (DFFQX1TS)              0.00     519.99 r
  library setup time                         -0.32     519.67
  data required time                                   519.67
  --------------------------------------------------------------
  data required time                                   519.67
  data arrival time                                     -3.80
  --------------------------------------------------------------
  slack (MET)                                          515.87


  Startpoint: read_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by fast_clk)
  Endpoint: read_data_reg_6_
            (rising edge-triggered flip-flop clocked by fast_clk)
  Path Group: fast_clk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock fast_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)                 0.00       0.00
  read_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  read_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U574/Y (OAI22X1TS)                          0.21       1.19 f
  U343/Y (AOI221XLTS)                         0.31       1.50 r
  U575/Y (OAI211XLTS)                         0.31       1.80 f
  U542/Y (AOI21X2TS)                          0.57       2.38 r
  U576/Y (NAND2BXLTS)                         0.45       2.83 r
  U362/Y (INVX2TS)                            0.13       2.96 f
  U602/Y (NAND2X1TS)                          0.17       3.12 r
  U351/Y (OR2X1TS)                            0.27       3.40 r
  U379/Y (INVX2TS)                            0.13       3.53 f
  U656/Y (AOI22X1TS)                          0.15       3.68 r
  U657/Y (OAI21XLTS)                          0.12       3.80 f
  read_data_reg_6_/D (DFFQX1TS)               0.00       3.80 f
  data arrival time                                      3.80

  clock fast_clk (rise edge)                520.00     520.00
  clock network delay (ideal)                 0.00     520.00
  clock uncertainty                          -0.01     519.99
  read_data_reg_6_/CK (DFFQX1TS)              0.00     519.99 r
  library setup time                         -0.32     519.67
  data required time                                   519.67
  --------------------------------------------------------------
  data required time                                   519.67
  data arrival time                                     -3.80
  --------------------------------------------------------------
  slack (MET)                                          515.87


  Startpoint: read_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by fast_clk)
  Endpoint: read_data_reg_7_
            (rising edge-triggered flip-flop clocked by fast_clk)
  Path Group: fast_clk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock fast_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)                 0.00       0.00
  read_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  read_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U574/Y (OAI22X1TS)                          0.21       1.19 f
  U343/Y (AOI221XLTS)                         0.31       1.50 r
  U575/Y (OAI211XLTS)                         0.31       1.80 f
  U542/Y (AOI21X2TS)                          0.57       2.38 r
  U576/Y (NAND2BXLTS)                         0.45       2.83 r
  U362/Y (INVX2TS)                            0.13       2.96 f
  U602/Y (NAND2X1TS)                          0.17       3.12 r
  U351/Y (OR2X1TS)                            0.27       3.40 r
  U380/Y (INVX2TS)                            0.13       3.53 f
  U668/Y (AOI22X1TS)                          0.15       3.68 r
  U669/Y (OAI21XLTS)                          0.12       3.80 f
  read_data_reg_7_/D (DFFQX1TS)               0.00       3.80 f
  data arrival time                                      3.80

  clock fast_clk (rise edge)                520.00     520.00
  clock network delay (ideal)                 0.00     520.00
  clock uncertainty                          -0.01     519.99
  read_data_reg_7_/CK (DFFQX1TS)              0.00     519.99 r
  library setup time                         -0.32     519.67
  data required time                                   519.67
  --------------------------------------------------------------
  data required time                                   519.67
  data arrival time                                     -3.80
  --------------------------------------------------------------
  slack (MET)                                          515.87


  Startpoint: read_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by fast_clk)
  Endpoint: read_pointer_gray_reg_2_
            (rising edge-triggered flip-flop clocked by fast_clk)
  Path Group: fast_clk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock fast_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)                 0.00       0.00
  read_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  read_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U574/Y (OAI22X1TS)                          0.21       1.19 f
  U343/Y (AOI221XLTS)                         0.31       1.50 r
  U575/Y (OAI211XLTS)                         0.31       1.80 f
  U542/Y (AOI21X2TS)                          0.57       2.38 r
  U576/Y (NAND2BXLTS)                         0.45       2.83 r
  U362/Y (INVX2TS)                            0.13       2.96 f
  U364/Y (INVX2TS)                            0.10       3.06 r
  U466/Y (INVX2TS)                            0.09       3.15 f
  U595/Y (NAND2X1TS)                          0.15       3.30 r
  U697/Y (OAI222X1TS)                         0.25       3.55 f
  read_pointer_gray_reg_2_/D (DFFRXLTS)       0.00       3.55 f
  data arrival time                                      3.55

  clock fast_clk (rise edge)                520.00     520.00
  clock network delay (ideal)                 0.00     520.00
  clock uncertainty                          -0.01     519.99
  read_pointer_gray_reg_2_/CK (DFFRXLTS)      0.00     519.99 r
  library setup time                         -0.41     519.58
  data required time                                   519.58
  --------------------------------------------------------------
  data required time                                   519.58
  data arrival time                                     -3.55
  --------------------------------------------------------------
  slack (MET)                                          516.03


  Startpoint: read_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by fast_clk)
  Endpoint: read_pointer_gray_reg_0_
            (rising edge-triggered flip-flop clocked by fast_clk)
  Path Group: fast_clk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock fast_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)                 0.00       0.00
  read_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  read_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U574/Y (OAI22X1TS)                          0.21       1.19 f
  U343/Y (AOI221XLTS)                         0.31       1.50 r
  U575/Y (OAI211XLTS)                         0.31       1.80 f
  U542/Y (AOI21X2TS)                          0.57       2.38 r
  U576/Y (NAND2BXLTS)                         0.45       2.83 r
  U362/Y (INVX2TS)                            0.13       2.96 f
  U364/Y (INVX2TS)                            0.10       3.06 r
  U468/Y (INVX2TS)                            0.09       3.15 f
  U858/Y (AO22XLTS)                           0.38       3.53 f
  read_pointer_gray_reg_0_/D (DFFRXLTS)       0.00       3.53 f
  data arrival time                                      3.53

  clock fast_clk (rise edge)                520.00     520.00
  clock network delay (ideal)                 0.00     520.00
  clock uncertainty                          -0.01     519.99
  read_pointer_gray_reg_0_/CK (DFFRXLTS)      0.00     519.99 r
  library setup time                         -0.40     519.59
  data required time                                   519.59
  --------------------------------------------------------------
  data required time                                   519.59
  data arrival time                                     -3.53
  --------------------------------------------------------------
  slack (MET)                                          516.06


  Startpoint: read_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by fast_clk)
  Endpoint: read_pointer_gray_reg_1_
            (rising edge-triggered flip-flop clocked by fast_clk)
  Path Group: fast_clk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock fast_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)                 0.00       0.00
  read_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  read_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U574/Y (OAI22X1TS)                          0.21       1.19 f
  U343/Y (AOI221XLTS)                         0.31       1.50 r
  U575/Y (OAI211XLTS)                         0.31       1.80 f
  U542/Y (AOI21X2TS)                          0.57       2.38 r
  U576/Y (NAND2BXLTS)                         0.45       2.83 r
  U362/Y (INVX2TS)                            0.13       2.96 f
  U364/Y (INVX2TS)                            0.10       3.06 r
  U466/Y (INVX2TS)                            0.09       3.15 f
  U595/Y (NAND2X1TS)                          0.15       3.30 r
  U694/Y (OAI222X1TS)                         0.19       3.49 f
  read_pointer_gray_reg_1_/D (DFFRXLTS)       0.00       3.49 f
  data arrival time                                      3.49

  clock fast_clk (rise edge)                520.00     520.00
  clock network delay (ideal)                 0.00     520.00
  clock uncertainty                          -0.01     519.99
  read_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00     519.99 r
  library setup time                         -0.42     519.57
  data required time                                   519.57
  --------------------------------------------------------------
  data required time                                   519.57
  data arrival time                                     -3.49
  --------------------------------------------------------------
  slack (MET)                                          516.09


  Startpoint: read_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by fast_clk)
  Endpoint: read_pointer_reg_0_
            (rising edge-triggered flip-flop clocked by fast_clk)
  Path Group: fast_clk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock fast_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)                 0.00       0.00
  read_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  read_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U574/Y (OAI22X1TS)                          0.21       1.19 f
  U343/Y (AOI221XLTS)                         0.31       1.50 r
  U575/Y (OAI211XLTS)                         0.31       1.80 f
  U542/Y (AOI21X2TS)                          0.57       2.38 r
  U576/Y (NAND2BXLTS)                         0.45       2.83 r
  U362/Y (INVX2TS)                            0.13       2.96 f
  U364/Y (INVX2TS)                            0.10       3.06 r
  U466/Y (INVX2TS)                            0.09       3.15 f
  U867/Y (AOI2BB2XLTS)                        0.36       3.50 f
  read_pointer_reg_0_/D (DFFRXLTS)            0.00       3.50 f
  data arrival time                                      3.50

  clock fast_clk (rise edge)                520.00     520.00
  clock network delay (ideal)                 0.00     520.00
  clock uncertainty                          -0.01     519.99
  read_pointer_reg_0_/CK (DFFRXLTS)           0.00     519.99 r
  library setup time                         -0.40     519.59
  data required time                                   519.59
  --------------------------------------------------------------
  data required time                                   519.59
  data arrival time                                     -3.50
  --------------------------------------------------------------
  slack (MET)                                          516.09


  Startpoint: read_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by fast_clk)
  Endpoint: read_pointer_reg_1_
            (rising edge-triggered flip-flop clocked by fast_clk)
  Path Group: fast_clk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock fast_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)                 0.00       0.00
  read_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  read_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U574/Y (OAI22X1TS)                          0.21       1.19 f
  U343/Y (AOI221XLTS)                         0.31       1.50 r
  U575/Y (OAI211XLTS)                         0.31       1.80 f
  U542/Y (AOI21X2TS)                          0.57       2.38 r
  U576/Y (NAND2BXLTS)                         0.45       2.83 r
  U362/Y (INVX2TS)                            0.13       2.96 f
  U363/Y (INVX2TS)                            0.12       3.07 r
  U467/Y (INVX2TS)                            0.10       3.17 f
  U592/Y (OAI21XLTS)                          0.20       3.37 r
  read_pointer_reg_1_/D (DFFRXLTS)            0.00       3.37 r
  data arrival time                                      3.37

  clock fast_clk (rise edge)                520.00     520.00
  clock network delay (ideal)                 0.00     520.00
  clock uncertainty                          -0.01     519.99
  read_pointer_reg_1_/CK (DFFRXLTS)           0.00     519.99 r
  library setup time                         -0.48     519.51
  data required time                                   519.51
  --------------------------------------------------------------
  data required time                                   519.51
  data arrival time                                     -3.37
  --------------------------------------------------------------
  slack (MET)                                          516.14


  Startpoint: read_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by fast_clk)
  Endpoint: read_pointer_reg_3_
            (rising edge-triggered flip-flop clocked by fast_clk)
  Path Group: fast_clk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock fast_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)                 0.00       0.00
  read_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  read_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U574/Y (OAI22X1TS)                          0.21       1.19 f
  U343/Y (AOI221XLTS)                         0.31       1.50 r
  U575/Y (OAI211XLTS)                         0.31       1.80 f
  U542/Y (AOI21X2TS)                          0.57       2.38 r
  U576/Y (NAND2BXLTS)                         0.45       2.83 r
  U362/Y (INVX2TS)                            0.13       2.96 f
  U363/Y (INVX2TS)                            0.12       3.07 r
  U577/Y (INVX2TS)                            0.09       3.16 f
  U700/Y (OAI21XLTS)                          0.19       3.35 r
  read_pointer_reg_3_/D (DFFRXLTS)            0.00       3.35 r
  data arrival time                                      3.35

  clock fast_clk (rise edge)                520.00     520.00
  clock network delay (ideal)                 0.00     520.00
  clock uncertainty                          -0.01     519.99
  read_pointer_reg_3_/CK (DFFRXLTS)           0.00     519.99 r
  library setup time                         -0.48     519.51
  data required time                                   519.51
  --------------------------------------------------------------
  data required time                                   519.51
  data arrival time                                     -3.35
  --------------------------------------------------------------
  slack (MET)                                          516.16


  Startpoint: read_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by fast_clk)
  Endpoint: read_pointer_gray_reg_3_
            (rising edge-triggered flip-flop clocked by fast_clk)
  Path Group: fast_clk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock fast_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)                 0.00       0.00
  read_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  read_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U574/Y (OAI22X1TS)                          0.21       1.19 f
  U343/Y (AOI221XLTS)                         0.31       1.50 r
  U575/Y (OAI211XLTS)                         0.31       1.80 f
  U542/Y (AOI21X2TS)                          0.57       2.38 r
  U576/Y (NAND2BXLTS)                         0.45       2.83 r
  U362/Y (INVX2TS)                            0.13       2.96 f
  U364/Y (INVX2TS)                            0.10       3.06 r
  U468/Y (INVX2TS)                            0.09       3.15 f
  U584/Y (OAI21XLTS)                          0.20       3.34 r
  read_pointer_gray_reg_3_/D (DFFRXLTS)       0.00       3.34 r
  data arrival time                                      3.34

  clock fast_clk (rise edge)                520.00     520.00
  clock network delay (ideal)                 0.00     520.00
  clock uncertainty                          -0.01     519.99
  read_pointer_gray_reg_3_/CK (DFFRXLTS)      0.00     519.99 r
  library setup time                         -0.48     519.51
  data required time                                   519.51
  --------------------------------------------------------------
  data required time                                   519.51
  data arrival time                                     -3.34
  --------------------------------------------------------------
  slack (MET)                                          516.17


  Startpoint: read_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by fast_clk)
  Endpoint: read_pointer_reg_2_
            (rising edge-triggered flip-flop clocked by fast_clk)
  Path Group: fast_clk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock fast_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)                 0.00       0.00
  read_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  read_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U574/Y (OAI22X1TS)                          0.21       1.19 f
  U343/Y (AOI221XLTS)                         0.31       1.50 r
  U575/Y (OAI211XLTS)                         0.31       1.80 f
  U542/Y (AOI21X2TS)                          0.57       2.38 r
  U576/Y (NAND2BXLTS)                         0.45       2.83 r
  U362/Y (INVX2TS)                            0.13       2.96 f
  U364/Y (INVX2TS)                            0.10       3.06 r
  U468/Y (INVX2TS)                            0.09       3.15 f
  U596/Y (OAI21XLTS)                          0.20       3.34 r
  read_pointer_reg_2_/D (DFFRXLTS)            0.00       3.34 r
  data arrival time                                      3.34

  clock fast_clk (rise edge)                520.00     520.00
  clock network delay (ideal)                 0.00     520.00
  clock uncertainty                          -0.01     519.99
  read_pointer_reg_2_/CK (DFFRXLTS)           0.00     519.99 r
  library setup time                         -0.48     519.51
  data required time                                   519.51
  --------------------------------------------------------------
  data required time                                   519.51
  data arrival time                                     -3.34
  --------------------------------------------------------------
  slack (MET)                                          516.17


  Startpoint: read_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by fast_clk)
  Endpoint: read_pointer_gray_reg_4_
            (rising edge-triggered flip-flop clocked by fast_clk)
  Path Group: fast_clk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock fast_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)                 0.00       0.00
  read_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  read_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U574/Y (OAI22X1TS)                          0.21       1.19 f
  U343/Y (AOI221XLTS)                         0.31       1.50 r
  U575/Y (OAI211XLTS)                         0.31       1.80 f
  U542/Y (AOI21X2TS)                          0.57       2.38 r
  U576/Y (NAND2BXLTS)                         0.45       2.83 r
  U362/Y (INVX2TS)                            0.13       2.96 f
  U363/Y (INVX2TS)                            0.12       3.07 r
  U577/Y (INVX2TS)                            0.09       3.16 f
  U857/Y (AOI22X1TS)                          0.12       3.28 r
  read_pointer_gray_reg_4_/D (DFFRXLTS)       0.00       3.28 r
  data arrival time                                      3.28

  clock fast_clk (rise edge)                520.00     520.00
  clock network delay (ideal)                 0.00     520.00
  clock uncertainty                          -0.01     519.99
  read_pointer_gray_reg_4_/CK (DFFRXLTS)      0.00     519.99 r
  library setup time                         -0.46     519.53
  data required time                                   519.53
  --------------------------------------------------------------
  data required time                                   519.53
  data arrival time                                     -3.28
  --------------------------------------------------------------
  slack (MET)                                          516.25


  Startpoint: read_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by fast_clk)
  Endpoint: read_pointer_reg_4_
            (rising edge-triggered flip-flop clocked by fast_clk)
  Path Group: fast_clk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock fast_clk (rise edge)                  0.00       0.00
  clock network delay (ideal)                 0.00       0.00
  read_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  read_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U574/Y (OAI22X1TS)                          0.21       1.19 f
  U343/Y (AOI221XLTS)                         0.31       1.50 r
  U575/Y (OAI211XLTS)                         0.31       1.80 f
  U542/Y (AOI21X2TS)                          0.57       2.38 r
  U576/Y (NAND2BXLTS)                         0.45       2.83 r
  U362/Y (INVX2TS)                            0.13       2.96 f
  U364/Y (INVX2TS)                            0.10       3.06 r
  U870/Y (OAI2BB1X1TS)                        0.23       3.29 r
  read_pointer_reg_4_/D (DFFRXLTS)            0.00       3.29 r
  data arrival time                                      3.29

  clock fast_clk (rise edge)                520.00     520.00
  clock network delay (ideal)                 0.00     520.00
  clock uncertainty                          -0.01     519.99
  read_pointer_reg_4_/CK (DFFRXLTS)           0.00     519.99 r
  library setup time                         -0.44     519.55
  data required time                                   519.55
  --------------------------------------------------------------
  data required time                                   519.55
  data arrival time                                     -3.29
  --------------------------------------------------------------
  slack (MET)                                          516.26


  Startpoint: read_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by fast_clk)
  Endpoint: empty_flag (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                       Incr       Path
  --------------------------------------------------------------
  clock fast_clk (rise edge)              99320.00   99320.00
  clock network delay (ideal)                 0.00   99320.00
  read_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00   99320.00 r
  read_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98   99320.98 r
  U574/Y (OAI22X1TS)                          0.20   99321.19 f
  U343/Y (AOI221XLTS)                         0.31   99321.50 r
  U575/Y (OAI211XLTS)                         0.30   99321.80 f
  U542/Y (AOI21X2TS)                          0.57   99322.38 r
  empty_flag (out)                            0.00   99322.38 r
  data arrival time                                  99322.38

  clock clk (rise edge)                   99840.00   99840.00
  clock network delay (ideal)                 0.00   99840.00
  clock uncertainty                          -0.01   99839.99
  output external delay                      -0.05   99839.95
  data required time                                 99839.95
  --------------------------------------------------------------
  data required time                                 99839.95
  data arrival time                                  -99322.38
  --------------------------------------------------------------
  slack (MET)                                          517.57


  Startpoint: write_pointer_gray_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: write_pointer_gray_sync_r_reg_4_
            (rising edge-triggered flip-flop clocked by fast_clk)
  Path Group: fast_clk
  Path Type: max

  Point                                              Incr       Path
  ---------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  write_pointer_gray_reg_4_/CK (DFFRXLTS)            0.00       0.00 r
  write_pointer_gray_reg_4_/Q (DFFRXLTS)             0.84       0.84 f
  write_pointer_gray_sync_r_reg_4_/D (DFFQX1TS)      0.00       0.84 f
  data arrival time                                             0.84

  clock fast_clk (rise edge)                       520.00     520.00
  clock network delay (ideal)                        0.00     520.00
  clock uncertainty                                 -0.01     519.99
  write_pointer_gray_sync_r_reg_4_/CK (DFFQX1TS)     0.00     519.99 r
  library setup time                                -0.37     519.62
  data required time                                          519.62
  ---------------------------------------------------------------------
  data required time                                          519.62
  data arrival time                                            -0.84
  ---------------------------------------------------------------------
  slack (MET)                                                 518.78


  Startpoint: read_pointer_gray_reg_0_
              (rising edge-triggered flip-flop clocked by fast_clk)
  Endpoint: read_pointer_gray_sync_w_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                             Incr       Path
  --------------------------------------------------------------------
  clock fast_clk (rise edge)                    99320.00   99320.00
  clock network delay (ideal)                       0.00   99320.00
  read_pointer_gray_reg_0_/CK (DFFRXLTS)            0.00   99320.00 r
  read_pointer_gray_reg_0_/Q (DFFRXLTS)             0.82   99320.82 f
  read_pointer_gray_sync_w_reg_0_/D (DFFQX1TS)      0.00   99320.82 f
  data arrival time                                        99320.82

  clock clk (rise edge)                         99840.00   99840.00
  clock network delay (ideal)                       0.00   99840.00
  clock uncertainty                                -0.01   99839.99
  read_pointer_gray_sync_w_reg_0_/CK (DFFQX1TS)     0.00   99839.99 r
  library setup time                               -0.36   99839.63
  data required time                                       99839.63
  --------------------------------------------------------------------
  data required time                                       99839.63
  data arrival time                                        -99320.82
  --------------------------------------------------------------------
  slack (MET)                                                518.81


  Startpoint: write_pointer_gray_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: write_pointer_gray_sync_r_reg_3_
            (rising edge-triggered flip-flop clocked by fast_clk)
  Path Group: fast_clk
  Path Type: max

  Point                                              Incr       Path
  ---------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  write_pointer_gray_reg_3_/CK (DFFRXLTS)            0.00       0.00 r
  write_pointer_gray_reg_3_/Q (DFFRXLTS)             0.81       0.81 f
  write_pointer_gray_sync_r_reg_3_/D (DFFQX1TS)      0.00       0.81 f
  data arrival time                                             0.81

  clock fast_clk (rise edge)                       520.00     520.00
  clock network delay (ideal)                        0.00     520.00
  clock uncertainty                                 -0.01     519.99
  write_pointer_gray_sync_r_reg_3_/CK (DFFQX1TS)     0.00     519.99 r
  library setup time                                -0.36     519.63
  data required time                                          519.63
  ---------------------------------------------------------------------
  data required time                                          519.63
  data arrival time                                            -0.81
  ---------------------------------------------------------------------
  slack (MET)                                                 518.82


  Startpoint: read_data_reg_7_
              (rising edge-triggered flip-flop clocked by fast_clk)
  Endpoint: read_data[7]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock fast_clk (rise edge)           99320.00   99320.00
  clock network delay (ideal)              0.00   99320.00
  read_data_reg_7_/CK (DFFQX1TS)           0.00   99320.00 r
  read_data_reg_7_/Q (DFFQX1TS)            1.12   99321.12 r
  read_data[7] (out)                       0.00   99321.12 r
  data arrival time                               99321.12

  clock clk (rise edge)                99840.00   99840.00
  clock network delay (ideal)              0.00   99840.00
  clock uncertainty                       -0.01   99839.99
  output external delay                   -0.05   99839.95
  data required time                              99839.95
  -----------------------------------------------------------
  data required time                              99839.95
  data arrival time                               -99321.12
  -----------------------------------------------------------
  slack (MET)                                       518.83


  Startpoint: read_data_reg_6_
              (rising edge-triggered flip-flop clocked by fast_clk)
  Endpoint: read_data[6]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock fast_clk (rise edge)           99320.00   99320.00
  clock network delay (ideal)              0.00   99320.00
  read_data_reg_6_/CK (DFFQX1TS)           0.00   99320.00 r
  read_data_reg_6_/Q (DFFQX1TS)            1.12   99321.12 r
  read_data[6] (out)                       0.00   99321.12 r
  data arrival time                               99321.12

  clock clk (rise edge)                99840.00   99840.00
  clock network delay (ideal)              0.00   99840.00
  clock uncertainty                       -0.01   99839.99
  output external delay                   -0.05   99839.95
  data required time                              99839.95
  -----------------------------------------------------------
  data required time                              99839.95
  data arrival time                               -99321.12
  -----------------------------------------------------------
  slack (MET)                                       518.83


  Startpoint: read_data_reg_5_
              (rising edge-triggered flip-flop clocked by fast_clk)
  Endpoint: read_data[5]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock fast_clk (rise edge)           99320.00   99320.00
  clock network delay (ideal)              0.00   99320.00
  read_data_reg_5_/CK (DFFQX1TS)           0.00   99320.00 r
  read_data_reg_5_/Q (DFFQX1TS)            1.12   99321.12 r
  read_data[5] (out)                       0.00   99321.12 r
  data arrival time                               99321.12

  clock clk (rise edge)                99840.00   99840.00
  clock network delay (ideal)              0.00   99840.00
  clock uncertainty                       -0.01   99839.99
  output external delay                   -0.05   99839.95
  data required time                              99839.95
  -----------------------------------------------------------
  data required time                              99839.95
  data arrival time                               -99321.12
  -----------------------------------------------------------
  slack (MET)                                       518.83


  Startpoint: read_data_reg_4_
              (rising edge-triggered flip-flop clocked by fast_clk)
  Endpoint: read_data[4]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock fast_clk (rise edge)           99320.00   99320.00
  clock network delay (ideal)              0.00   99320.00
  read_data_reg_4_/CK (DFFQX1TS)           0.00   99320.00 r
  read_data_reg_4_/Q (DFFQX1TS)            1.12   99321.12 r
  read_data[4] (out)                       0.00   99321.12 r
  data arrival time                               99321.12

  clock clk (rise edge)                99840.00   99840.00
  clock network delay (ideal)              0.00   99840.00
  clock uncertainty                       -0.01   99839.99
  output external delay                   -0.05   99839.95
  data required time                              99839.95
  -----------------------------------------------------------
  data required time                              99839.95
  data arrival time                               -99321.12
  -----------------------------------------------------------
  slack (MET)                                       518.83


  Startpoint: read_data_reg_3_
              (rising edge-triggered flip-flop clocked by fast_clk)
  Endpoint: read_data[3]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock fast_clk (rise edge)           99320.00   99320.00
  clock network delay (ideal)              0.00   99320.00
  read_data_reg_3_/CK (DFFQX1TS)           0.00   99320.00 r
  read_data_reg_3_/Q (DFFQX1TS)            1.12   99321.12 r
  read_data[3] (out)                       0.00   99321.12 r
  data arrival time                               99321.12

  clock clk (rise edge)                99840.00   99840.00
  clock network delay (ideal)              0.00   99840.00
  clock uncertainty                       -0.01   99839.99
  output external delay                   -0.05   99839.95
  data required time                              99839.95
  -----------------------------------------------------------
  data required time                              99839.95
  data arrival time                               -99321.12
  -----------------------------------------------------------
  slack (MET)                                       518.83


  Startpoint: read_data_reg_2_
              (rising edge-triggered flip-flop clocked by fast_clk)
  Endpoint: read_data[2]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock fast_clk (rise edge)           99320.00   99320.00
  clock network delay (ideal)              0.00   99320.00
  read_data_reg_2_/CK (DFFQX1TS)           0.00   99320.00 r
  read_data_reg_2_/Q (DFFQX1TS)            1.12   99321.12 r
  read_data[2] (out)                       0.00   99321.12 r
  data arrival time                               99321.12

  clock clk (rise edge)                99840.00   99840.00
  clock network delay (ideal)              0.00   99840.00
  clock uncertainty                       -0.01   99839.99
  output external delay                   -0.05   99839.95
  data required time                              99839.95
  -----------------------------------------------------------
  data required time                              99839.95
  data arrival time                               -99321.12
  -----------------------------------------------------------
  slack (MET)                                       518.83


  Startpoint: read_data_reg_1_
              (rising edge-triggered flip-flop clocked by fast_clk)
  Endpoint: read_data[1]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock fast_clk (rise edge)           99320.00   99320.00
  clock network delay (ideal)              0.00   99320.00
  read_data_reg_1_/CK (DFFQX1TS)           0.00   99320.00 r
  read_data_reg_1_/Q (DFFQX1TS)            1.12   99321.12 r
  read_data[1] (out)                       0.00   99321.12 r
  data arrival time                               99321.12

  clock clk (rise edge)                99840.00   99840.00
  clock network delay (ideal)              0.00   99840.00
  clock uncertainty                       -0.01   99839.99
  output external delay                   -0.05   99839.95
  data required time                              99839.95
  -----------------------------------------------------------
  data required time                              99839.95
  data arrival time                               -99321.12
  -----------------------------------------------------------
  slack (MET)                                       518.83


  Startpoint: read_data_reg_0_
              (rising edge-triggered flip-flop clocked by fast_clk)
  Endpoint: read_data[0]
            (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock fast_clk (rise edge)           99320.00   99320.00
  clock network delay (ideal)              0.00   99320.00
  read_data_reg_0_/CK (DFFQX1TS)           0.00   99320.00 r
  read_data_reg_0_/Q (DFFQX1TS)            1.12   99321.12 r
  read_data[0] (out)                       0.00   99321.12 r
  data arrival time                               99321.12

  clock clk (rise edge)                99840.00   99840.00
  clock network delay (ideal)              0.00   99840.00
  clock uncertainty                       -0.01   99839.99
  output external delay                   -0.05   99839.95
  data required time                              99839.95
  -----------------------------------------------------------
  data required time                              99839.95
  data arrival time                               -99321.12
  -----------------------------------------------------------
  slack (MET)                                       518.83


  Startpoint: write_pointer_gray_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: write_pointer_gray_sync_r_reg_2_
            (rising edge-triggered flip-flop clocked by fast_clk)
  Path Group: fast_clk
  Path Type: max

  Point                                              Incr       Path
  ---------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  write_pointer_gray_reg_2_/CK (DFFRXLTS)            0.00       0.00 r
  write_pointer_gray_reg_2_/Q (DFFRXLTS)             0.78       0.78 f
  write_pointer_gray_sync_r_reg_2_/D (DFFQX1TS)      0.00       0.78 f
  data arrival time                                             0.78

  clock fast_clk (rise edge)                       520.00     520.00
  clock network delay (ideal)                        0.00     520.00
  clock uncertainty                                 -0.01     519.99
  write_pointer_gray_sync_r_reg_2_/CK (DFFQX1TS)     0.00     519.99 r
  library setup time                                -0.35     519.64
  data required time                                          519.64
  ---------------------------------------------------------------------
  data required time                                          519.64
  data arrival time                                            -0.78
  ---------------------------------------------------------------------
  slack (MET)                                                 518.87


  Startpoint: read_pointer_gray_reg_4_
              (rising edge-triggered flip-flop clocked by fast_clk)
  Endpoint: read_pointer_gray_sync_w_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                             Incr       Path
  --------------------------------------------------------------------
  clock fast_clk (rise edge)                    99320.00   99320.00
  clock network delay (ideal)                       0.00   99320.00
  read_pointer_gray_reg_4_/CK (DFFRXLTS)            0.00   99320.00 r
  read_pointer_gray_reg_4_/Q (DFFRXLTS)             0.73   99320.73 f
  read_pointer_gray_sync_w_reg_4_/D (DFFQX1TS)      0.00   99320.73 f
  data arrival time                                        99320.73

  clock clk (rise edge)                         99840.00   99840.00
  clock network delay (ideal)                       0.00   99840.00
  clock uncertainty                                -0.01   99839.99
  read_pointer_gray_sync_w_reg_4_/CK (DFFQX1TS)     0.00   99839.99 r
  library setup time                               -0.33   99839.66
  data required time                                       99839.66
  --------------------------------------------------------------------
  data required time                                       99839.66
  data arrival time                                        -99320.73
  --------------------------------------------------------------------
  slack (MET)                                                518.94


  Startpoint: read_pointer_gray_reg_3_
              (rising edge-triggered flip-flop clocked by fast_clk)
  Endpoint: read_pointer_gray_sync_w_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                             Incr       Path
  --------------------------------------------------------------------
  clock fast_clk (rise edge)                    99320.00   99320.00
  clock network delay (ideal)                       0.00   99320.00
  read_pointer_gray_reg_3_/CK (DFFRXLTS)            0.00   99320.00 r
  read_pointer_gray_reg_3_/Q (DFFRXLTS)             0.73   99320.73 f
  read_pointer_gray_sync_w_reg_3_/D (DFFQX1TS)      0.00   99320.73 f
  data arrival time                                        99320.73

  clock clk (rise edge)                         99840.00   99840.00
  clock network delay (ideal)                       0.00   99840.00
  clock uncertainty                                -0.01   99839.99
  read_pointer_gray_sync_w_reg_3_/CK (DFFQX1TS)     0.00   99839.99 r
  library setup time                               -0.33   99839.66
  data required time                                       99839.66
  --------------------------------------------------------------------
  data required time                                       99839.66
  data arrival time                                        -99320.73
  --------------------------------------------------------------------
  slack (MET)                                                518.94


  Startpoint: read_pointer_gray_reg_2_
              (rising edge-triggered flip-flop clocked by fast_clk)
  Endpoint: read_pointer_gray_sync_w_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                             Incr       Path
  --------------------------------------------------------------------
  clock fast_clk (rise edge)                    99320.00   99320.00
  clock network delay (ideal)                       0.00   99320.00
  read_pointer_gray_reg_2_/CK (DFFRXLTS)            0.00   99320.00 r
  read_pointer_gray_reg_2_/Q (DFFRXLTS)             0.73   99320.73 f
  read_pointer_gray_sync_w_reg_2_/D (DFFQX1TS)      0.00   99320.73 f
  data arrival time                                        99320.73

  clock clk (rise edge)                         99840.00   99840.00
  clock network delay (ideal)                       0.00   99840.00
  clock uncertainty                                -0.01   99839.99
  read_pointer_gray_sync_w_reg_2_/CK (DFFQX1TS)     0.00   99839.99 r
  library setup time                               -0.33   99839.66
  data required time                                       99839.66
  --------------------------------------------------------------------
  data required time                                       99839.66
  data arrival time                                        -99320.73
  --------------------------------------------------------------------
  slack (MET)                                                518.94


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: write_pointer_gray_sync_r_reg_1_
            (rising edge-triggered flip-flop clocked by fast_clk)
  Path Group: fast_clk
  Path Type: max

  Point                                              Incr       Path
  ---------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)            0.00       0.00 r
  write_pointer_gray_reg_1_/Q (DFFRXLTS)             0.73       0.73 f
  write_pointer_gray_sync_r_reg_1_/D (DFFQX1TS)      0.00       0.73 f
  data arrival time                                             0.73

  clock fast_clk (rise edge)                       520.00     520.00
  clock network delay (ideal)                        0.00     520.00
  clock uncertainty                                 -0.01     519.99
  write_pointer_gray_sync_r_reg_1_/CK (DFFQX1TS)     0.00     519.99 r
  library setup time                                -0.33     519.66
  data required time                                          519.66
  ---------------------------------------------------------------------
  data required time                                          519.66
  data arrival time                                            -0.73
  ---------------------------------------------------------------------
  slack (MET)                                                 518.93


  Startpoint: read_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by fast_clk)
  Endpoint: read_pointer_gray_sync_w_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                             Incr       Path
  --------------------------------------------------------------------
  clock fast_clk (rise edge)                    99320.00   99320.00
  clock network delay (ideal)                       0.00   99320.00
  read_pointer_gray_reg_1_/CK (DFFRXLTS)            0.00   99320.00 r
  read_pointer_gray_reg_1_/Q (DFFRXLTS)             0.73   99320.73 f
  read_pointer_gray_sync_w_reg_1_/D (DFFQX1TS)      0.00   99320.73 f
  data arrival time                                        99320.73

  clock clk (rise edge)                         99840.00   99840.00
  clock network delay (ideal)                       0.00   99840.00
  clock uncertainty                                -0.01   99839.99
  read_pointer_gray_sync_w_reg_1_/CK (DFFQX1TS)     0.00   99839.99 r
  library setup time                               -0.33   99839.66
  data required time                                       99839.66
  --------------------------------------------------------------------
  data required time                                       99839.66
  data arrival time                                        -99320.73
  --------------------------------------------------------------------
  slack (MET)                                                518.94


  Startpoint: write_pointer_gray_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: write_pointer_gray_sync_r_reg_0_
            (rising edge-triggered flip-flop clocked by fast_clk)
  Path Group: fast_clk
  Path Type: max

  Point                                              Incr       Path
  ---------------------------------------------------------------------
  clock clk (rise edge)                              0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  write_pointer_gray_reg_0_/CK (DFFRXLTS)            0.00       0.00 r
  write_pointer_gray_reg_0_/Q (DFFRXLTS)             0.73       0.73 f
  write_pointer_gray_sync_r_reg_0_/D (DFFQX1TS)      0.00       0.73 f
  data arrival time                                             0.73

  clock fast_clk (rise edge)                       520.00     520.00
  clock network delay (ideal)                        0.00     520.00
  clock uncertainty                                 -0.01     519.99
  write_pointer_gray_sync_r_reg_0_/CK (DFFQX1TS)     0.00     519.99 r
  library setup time                                -0.33     519.66
  data required time                                          519.66
  ---------------------------------------------------------------------
  data required time                                          519.66
  data arrival time                                            -0.73
  ---------------------------------------------------------------------
  slack (MET)                                                 518.93


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_0__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U555/Y (AOI221XLTS)                          0.23       1.21 f
  U556/Y (OAI211XLTS)                          0.23       1.44 r
  U543/Y (AOI21X2TS)                           0.37       1.80 f
  U559/Y (NAND2BXLTS)                          0.48       2.28 f
  U449/Y (INVX2TS)                             0.19       2.47 r
  U451/Y (INVX2TS)                             0.11       2.58 f
  U701/Y (NOR3XLTS)                            0.40       2.98 r
  U702/Y (NAND2X1TS)                           0.28       3.26 f
  U703/Y (NOR3XLTS)                            0.62       3.89 r
  U478/Y (INVX2TS)                             0.32       4.21 f
  U480/Y (INVX2TS)                             0.13       4.34 r
  U382/Y (INVX2TS)                             0.07       4.41 f
  U705/Y (AO22XLTS)                            0.45       4.86 f
  memory_reg_0__2_/D (DFFQX1TS)                0.00       4.86 f
  data arrival time                                       4.86

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_0__2_/CK (DFFQX1TS)               0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.86
  ---------------------------------------------------------------
  slack (MET)                                         99834.79


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_0__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U555/Y (AOI221XLTS)                          0.23       1.21 f
  U556/Y (OAI211XLTS)                          0.23       1.44 r
  U543/Y (AOI21X2TS)                           0.37       1.80 f
  U559/Y (NAND2BXLTS)                          0.48       2.28 f
  U449/Y (INVX2TS)                             0.19       2.47 r
  U451/Y (INVX2TS)                             0.11       2.58 f
  U701/Y (NOR3XLTS)                            0.40       2.98 r
  U702/Y (NAND2X1TS)                           0.28       3.26 f
  U703/Y (NOR3XLTS)                            0.62       3.89 r
  U478/Y (INVX2TS)                             0.32       4.21 f
  U480/Y (INVX2TS)                             0.13       4.34 r
  U382/Y (INVX2TS)                             0.07       4.41 f
  U707/Y (AO22XLTS)                            0.45       4.86 f
  memory_reg_0__4_/D (DFFQX1TS)                0.00       4.86 f
  data arrival time                                       4.86

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_0__4_/CK (DFFQX1TS)               0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.86
  ---------------------------------------------------------------
  slack (MET)                                         99834.79


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_0__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U555/Y (AOI221XLTS)                          0.23       1.21 f
  U556/Y (OAI211XLTS)                          0.23       1.44 r
  U543/Y (AOI21X2TS)                           0.37       1.80 f
  U559/Y (NAND2BXLTS)                          0.48       2.28 f
  U449/Y (INVX2TS)                             0.19       2.47 r
  U451/Y (INVX2TS)                             0.11       2.58 f
  U701/Y (NOR3XLTS)                            0.40       2.98 r
  U702/Y (NAND2X1TS)                           0.28       3.26 f
  U703/Y (NOR3XLTS)                            0.62       3.89 r
  U478/Y (INVX2TS)                             0.32       4.21 f
  U480/Y (INVX2TS)                             0.13       4.34 r
  U382/Y (INVX2TS)                             0.07       4.41 f
  U709/Y (AO22XLTS)                            0.45       4.86 f
  memory_reg_0__6_/D (DFFQX1TS)                0.00       4.86 f
  data arrival time                                       4.86

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_0__6_/CK (DFFQX1TS)               0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.86
  ---------------------------------------------------------------
  slack (MET)                                         99834.79


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_0__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U555/Y (AOI221XLTS)                          0.23       1.21 f
  U556/Y (OAI211XLTS)                          0.23       1.44 r
  U543/Y (AOI21X2TS)                           0.37       1.80 f
  U559/Y (NAND2BXLTS)                          0.48       2.28 f
  U449/Y (INVX2TS)                             0.19       2.47 r
  U451/Y (INVX2TS)                             0.11       2.58 f
  U701/Y (NOR3XLTS)                            0.40       2.98 r
  U702/Y (NAND2X1TS)                           0.28       3.26 f
  U703/Y (NOR3XLTS)                            0.62       3.89 r
  U478/Y (INVX2TS)                             0.32       4.21 f
  U480/Y (INVX2TS)                             0.13       4.34 r
  U382/Y (INVX2TS)                             0.07       4.41 f
  U711/Y (AO22XLTS)                            0.45       4.86 f
  memory_reg_0__0_/D (DFFQX1TS)                0.00       4.86 f
  data arrival time                                       4.86

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_0__0_/CK (DFFQX1TS)               0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.86
  ---------------------------------------------------------------
  slack (MET)                                         99834.79


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_3__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U555/Y (AOI221XLTS)                          0.23       1.21 f
  U556/Y (OAI211XLTS)                          0.23       1.44 r
  U543/Y (AOI21X2TS)                           0.37       1.80 f
  U559/Y (NAND2BXLTS)                          0.48       2.28 f
  U449/Y (INVX2TS)                             0.19       2.47 r
  U451/Y (INVX2TS)                             0.11       2.58 f
  U701/Y (NOR3XLTS)                            0.40       2.98 r
  U712/Y (NAND2X1TS)                           0.30       3.28 f
  U732/Y (NOR2XLTS)                            0.53       3.81 r
  U420/Y (INVX2TS)                             0.31       4.12 f
  U421/Y (INVX2TS)                             0.12       4.24 r
  U733/Y (INVX2TS)                             0.07       4.30 f
  U734/Y (AO22XLTS)                            0.45       4.75 f
  memory_reg_3__5_/D (DFFQX1TS)                0.00       4.75 f
  data arrival time                                       4.75

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_3__5_/CK (DFFQX1TS)               0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.75
  ---------------------------------------------------------------
  slack (MET)                                         99834.91


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_3__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U555/Y (AOI221XLTS)                          0.23       1.21 f
  U556/Y (OAI211XLTS)                          0.23       1.44 r
  U543/Y (AOI21X2TS)                           0.37       1.80 f
  U559/Y (NAND2BXLTS)                          0.48       2.28 f
  U449/Y (INVX2TS)                             0.19       2.47 r
  U451/Y (INVX2TS)                             0.11       2.58 f
  U701/Y (NOR3XLTS)                            0.40       2.98 r
  U712/Y (NAND2X1TS)                           0.30       3.28 f
  U732/Y (NOR2XLTS)                            0.53       3.81 r
  U420/Y (INVX2TS)                             0.31       4.12 f
  U421/Y (INVX2TS)                             0.12       4.24 r
  U733/Y (INVX2TS)                             0.07       4.30 f
  U736/Y (AO22XLTS)                            0.45       4.75 f
  memory_reg_3__7_/D (DFFQX1TS)                0.00       4.75 f
  data arrival time                                       4.75

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_3__7_/CK (DFFQX1TS)               0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.75
  ---------------------------------------------------------------
  slack (MET)                                         99834.91


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_3__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U555/Y (AOI221XLTS)                          0.23       1.21 f
  U556/Y (OAI211XLTS)                          0.23       1.44 r
  U543/Y (AOI21X2TS)                           0.37       1.80 f
  U559/Y (NAND2BXLTS)                          0.48       2.28 f
  U449/Y (INVX2TS)                             0.19       2.47 r
  U451/Y (INVX2TS)                             0.11       2.58 f
  U701/Y (NOR3XLTS)                            0.40       2.98 r
  U712/Y (NAND2X1TS)                           0.30       3.28 f
  U732/Y (NOR2XLTS)                            0.53       3.81 r
  U420/Y (INVX2TS)                             0.31       4.12 f
  U421/Y (INVX2TS)                             0.12       4.24 r
  U733/Y (INVX2TS)                             0.07       4.30 f
  U740/Y (AO22XLTS)                            0.45       4.75 f
  memory_reg_3__3_/D (DFFQX1TS)                0.00       4.75 f
  data arrival time                                       4.75

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_3__3_/CK (DFFQX1TS)               0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.75
  ---------------------------------------------------------------
  slack (MET)                                         99834.91


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_2__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U555/Y (AOI221XLTS)                          0.23       1.21 f
  U556/Y (OAI211XLTS)                          0.23       1.44 r
  U543/Y (AOI21X2TS)                           0.37       1.80 f
  U559/Y (NAND2BXLTS)                          0.48       2.28 f
  U449/Y (INVX2TS)                             0.19       2.47 r
  U451/Y (INVX2TS)                             0.11       2.58 f
  U701/Y (NOR3XLTS)                            0.40       2.98 r
  U702/Y (NAND2X1TS)                           0.28       3.26 f
  U722/Y (NOR2XLTS)                            0.53       3.79 r
  U417/Y (INVX2TS)                             0.31       4.11 f
  U418/Y (INVX2TS)                             0.12       4.23 r
  U723/Y (INVX2TS)                             0.07       4.29 f
  U724/Y (AO22XLTS)                            0.45       4.74 f
  memory_reg_2__0_/D (DFFQX1TS)                0.00       4.74 f
  data arrival time                                       4.74

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_2__0_/CK (DFFQX1TS)               0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.74
  ---------------------------------------------------------------
  slack (MET)                                         99834.91


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_2__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U555/Y (AOI221XLTS)                          0.23       1.21 f
  U556/Y (OAI211XLTS)                          0.23       1.44 r
  U543/Y (AOI21X2TS)                           0.37       1.80 f
  U559/Y (NAND2BXLTS)                          0.48       2.28 f
  U449/Y (INVX2TS)                             0.19       2.47 r
  U451/Y (INVX2TS)                             0.11       2.58 f
  U701/Y (NOR3XLTS)                            0.40       2.98 r
  U702/Y (NAND2X1TS)                           0.28       3.26 f
  U722/Y (NOR2XLTS)                            0.53       3.79 r
  U417/Y (INVX2TS)                             0.31       4.11 f
  U418/Y (INVX2TS)                             0.12       4.23 r
  U723/Y (INVX2TS)                             0.07       4.29 f
  U726/Y (AO22XLTS)                            0.45       4.74 f
  memory_reg_2__2_/D (DFFQX1TS)                0.00       4.74 f
  data arrival time                                       4.74

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_2__2_/CK (DFFQX1TS)               0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.74
  ---------------------------------------------------------------
  slack (MET)                                         99834.91


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_2__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U555/Y (AOI221XLTS)                          0.23       1.21 f
  U556/Y (OAI211XLTS)                          0.23       1.44 r
  U543/Y (AOI21X2TS)                           0.37       1.80 f
  U559/Y (NAND2BXLTS)                          0.48       2.28 f
  U449/Y (INVX2TS)                             0.19       2.47 r
  U451/Y (INVX2TS)                             0.11       2.58 f
  U701/Y (NOR3XLTS)                            0.40       2.98 r
  U702/Y (NAND2X1TS)                           0.28       3.26 f
  U722/Y (NOR2XLTS)                            0.53       3.79 r
  U417/Y (INVX2TS)                             0.31       4.11 f
  U418/Y (INVX2TS)                             0.12       4.23 r
  U723/Y (INVX2TS)                             0.07       4.29 f
  U730/Y (AO22XLTS)                            0.45       4.74 f
  memory_reg_2__6_/D (DFFQX1TS)                0.00       4.74 f
  data arrival time                                       4.74

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_2__6_/CK (DFFQX1TS)               0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.74
  ---------------------------------------------------------------
  slack (MET)                                         99834.91


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_6__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U555/Y (AOI221XLTS)                          0.23       1.21 f
  U556/Y (OAI211XLTS)                          0.23       1.44 r
  U543/Y (AOI21X2TS)                           0.37       1.80 f
  U559/Y (NAND2BXLTS)                          0.48       2.28 f
  U449/Y (INVX2TS)                             0.19       2.47 r
  U451/Y (INVX2TS)                             0.11       2.58 f
  U701/Y (NOR3XLTS)                            0.40       2.98 r
  U702/Y (NAND2X1TS)                           0.28       3.26 f
  U760/Y (NOR2XLTS)                            0.53       3.79 r
  U429/Y (INVX2TS)                             0.31       4.11 f
  U430/Y (INVX2TS)                             0.12       4.23 r
  U761/Y (INVX2TS)                             0.07       4.29 f
  U762/Y (AO22XLTS)                            0.45       4.74 f
  memory_reg_6__0_/D (DFFQX1TS)                0.00       4.74 f
  data arrival time                                       4.74

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_6__0_/CK (DFFQX1TS)               0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.74
  ---------------------------------------------------------------
  slack (MET)                                         99834.91


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_6__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U555/Y (AOI221XLTS)                          0.23       1.21 f
  U556/Y (OAI211XLTS)                          0.23       1.44 r
  U543/Y (AOI21X2TS)                           0.37       1.80 f
  U559/Y (NAND2BXLTS)                          0.48       2.28 f
  U449/Y (INVX2TS)                             0.19       2.47 r
  U451/Y (INVX2TS)                             0.11       2.58 f
  U701/Y (NOR3XLTS)                            0.40       2.98 r
  U702/Y (NAND2X1TS)                           0.28       3.26 f
  U760/Y (NOR2XLTS)                            0.53       3.79 r
  U429/Y (INVX2TS)                             0.31       4.11 f
  U430/Y (INVX2TS)                             0.12       4.23 r
  U761/Y (INVX2TS)                             0.07       4.29 f
  U764/Y (AO22XLTS)                            0.45       4.74 f
  memory_reg_6__2_/D (DFFQX1TS)                0.00       4.74 f
  data arrival time                                       4.74

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_6__2_/CK (DFFQX1TS)               0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.74
  ---------------------------------------------------------------
  slack (MET)                                         99834.91


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_6__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U555/Y (AOI221XLTS)                          0.23       1.21 f
  U556/Y (OAI211XLTS)                          0.23       1.44 r
  U543/Y (AOI21X2TS)                           0.37       1.80 f
  U559/Y (NAND2BXLTS)                          0.48       2.28 f
  U449/Y (INVX2TS)                             0.19       2.47 r
  U451/Y (INVX2TS)                             0.11       2.58 f
  U701/Y (NOR3XLTS)                            0.40       2.98 r
  U702/Y (NAND2X1TS)                           0.28       3.26 f
  U760/Y (NOR2XLTS)                            0.53       3.79 r
  U429/Y (INVX2TS)                             0.31       4.11 f
  U430/Y (INVX2TS)                             0.12       4.23 r
  U761/Y (INVX2TS)                             0.07       4.29 f
  U768/Y (AO22XLTS)                            0.45       4.74 f
  memory_reg_6__6_/D (DFFQX1TS)                0.00       4.74 f
  data arrival time                                       4.74

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_6__6_/CK (DFFQX1TS)               0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.74
  ---------------------------------------------------------------
  slack (MET)                                         99834.91


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_1__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U555/Y (AOI221XLTS)                          0.23       1.21 f
  U556/Y (OAI211XLTS)                          0.23       1.44 r
  U543/Y (AOI21X2TS)                           0.37       1.80 f
  U559/Y (NAND2BXLTS)                          0.48       2.28 f
  U449/Y (INVX2TS)                             0.19       2.47 r
  U451/Y (INVX2TS)                             0.11       2.58 f
  U701/Y (NOR3XLTS)                            0.40       2.98 r
  U712/Y (NAND2X1TS)                           0.30       3.28 f
  U550/Y (NOR3XLTS)                            0.52       3.80 r
  U713/Y (INVX2TS)                             0.27       4.07 f
  U383/Y (INVX2TS)                             0.13       4.20 r
  U384/Y (INVX2TS)                             0.08       4.28 f
  U714/Y (AO22XLTS)                            0.45       4.73 f
  memory_reg_1__0_/D (DFFQX1TS)                0.00       4.73 f
  data arrival time                                       4.73

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_1__0_/CK (DFFQX1TS)               0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.73
  ---------------------------------------------------------------
  slack (MET)                                         99834.92


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_1__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U555/Y (AOI221XLTS)                          0.23       1.21 f
  U556/Y (OAI211XLTS)                          0.23       1.44 r
  U543/Y (AOI21X2TS)                           0.37       1.80 f
  U559/Y (NAND2BXLTS)                          0.48       2.28 f
  U449/Y (INVX2TS)                             0.19       2.47 r
  U451/Y (INVX2TS)                             0.11       2.58 f
  U701/Y (NOR3XLTS)                            0.40       2.98 r
  U712/Y (NAND2X1TS)                           0.30       3.28 f
  U550/Y (NOR3XLTS)                            0.52       3.80 r
  U713/Y (INVX2TS)                             0.27       4.07 f
  U383/Y (INVX2TS)                             0.13       4.20 r
  U385/Y (INVX2TS)                             0.08       4.28 f
  U715/Y (AO22XLTS)                            0.45       4.73 f
  memory_reg_1__1_/D (DFFQX1TS)                0.00       4.73 f
  data arrival time                                       4.73

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_1__1_/CK (DFFQX1TS)               0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.73
  ---------------------------------------------------------------
  slack (MET)                                         99834.92


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_1__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U555/Y (AOI221XLTS)                          0.23       1.21 f
  U556/Y (OAI211XLTS)                          0.23       1.44 r
  U543/Y (AOI21X2TS)                           0.37       1.80 f
  U559/Y (NAND2BXLTS)                          0.48       2.28 f
  U449/Y (INVX2TS)                             0.19       2.47 r
  U451/Y (INVX2TS)                             0.11       2.58 f
  U701/Y (NOR3XLTS)                            0.40       2.98 r
  U712/Y (NAND2X1TS)                           0.30       3.28 f
  U550/Y (NOR3XLTS)                            0.52       3.80 r
  U713/Y (INVX2TS)                             0.27       4.07 f
  U383/Y (INVX2TS)                             0.13       4.20 r
  U384/Y (INVX2TS)                             0.08       4.28 f
  U716/Y (AO22XLTS)                            0.45       4.73 f
  memory_reg_1__2_/D (DFFQX1TS)                0.00       4.73 f
  data arrival time                                       4.73

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_1__2_/CK (DFFQX1TS)               0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.73
  ---------------------------------------------------------------
  slack (MET)                                         99834.92


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_1__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U555/Y (AOI221XLTS)                          0.23       1.21 f
  U556/Y (OAI211XLTS)                          0.23       1.44 r
  U543/Y (AOI21X2TS)                           0.37       1.80 f
  U559/Y (NAND2BXLTS)                          0.48       2.28 f
  U449/Y (INVX2TS)                             0.19       2.47 r
  U451/Y (INVX2TS)                             0.11       2.58 f
  U701/Y (NOR3XLTS)                            0.40       2.98 r
  U712/Y (NAND2X1TS)                           0.30       3.28 f
  U550/Y (NOR3XLTS)                            0.52       3.80 r
  U713/Y (INVX2TS)                             0.27       4.07 f
  U383/Y (INVX2TS)                             0.13       4.20 r
  U385/Y (INVX2TS)                             0.08       4.28 f
  U717/Y (AO22XLTS)                            0.45       4.73 f
  memory_reg_1__3_/D (DFFQX1TS)                0.00       4.73 f
  data arrival time                                       4.73

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_1__3_/CK (DFFQX1TS)               0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.73
  ---------------------------------------------------------------
  slack (MET)                                         99834.92


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_1__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U555/Y (AOI221XLTS)                          0.23       1.21 f
  U556/Y (OAI211XLTS)                          0.23       1.44 r
  U543/Y (AOI21X2TS)                           0.37       1.80 f
  U559/Y (NAND2BXLTS)                          0.48       2.28 f
  U449/Y (INVX2TS)                             0.19       2.47 r
  U451/Y (INVX2TS)                             0.11       2.58 f
  U701/Y (NOR3XLTS)                            0.40       2.98 r
  U712/Y (NAND2X1TS)                           0.30       3.28 f
  U550/Y (NOR3XLTS)                            0.52       3.80 r
  U713/Y (INVX2TS)                             0.27       4.07 f
  U383/Y (INVX2TS)                             0.13       4.20 r
  U384/Y (INVX2TS)                             0.08       4.28 f
  U718/Y (AO22XLTS)                            0.45       4.73 f
  memory_reg_1__4_/D (DFFQX1TS)                0.00       4.73 f
  data arrival time                                       4.73

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_1__4_/CK (DFFQX1TS)               0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.73
  ---------------------------------------------------------------
  slack (MET)                                         99834.92


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_1__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U555/Y (AOI221XLTS)                          0.23       1.21 f
  U556/Y (OAI211XLTS)                          0.23       1.44 r
  U543/Y (AOI21X2TS)                           0.37       1.80 f
  U559/Y (NAND2BXLTS)                          0.48       2.28 f
  U449/Y (INVX2TS)                             0.19       2.47 r
  U451/Y (INVX2TS)                             0.11       2.58 f
  U701/Y (NOR3XLTS)                            0.40       2.98 r
  U712/Y (NAND2X1TS)                           0.30       3.28 f
  U550/Y (NOR3XLTS)                            0.52       3.80 r
  U713/Y (INVX2TS)                             0.27       4.07 f
  U383/Y (INVX2TS)                             0.13       4.20 r
  U385/Y (INVX2TS)                             0.08       4.28 f
  U719/Y (AO22XLTS)                            0.45       4.73 f
  memory_reg_1__5_/D (DFFQX1TS)                0.00       4.73 f
  data arrival time                                       4.73

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_1__5_/CK (DFFQX1TS)               0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.73
  ---------------------------------------------------------------
  slack (MET)                                         99834.92


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_1__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U555/Y (AOI221XLTS)                          0.23       1.21 f
  U556/Y (OAI211XLTS)                          0.23       1.44 r
  U543/Y (AOI21X2TS)                           0.37       1.80 f
  U559/Y (NAND2BXLTS)                          0.48       2.28 f
  U449/Y (INVX2TS)                             0.19       2.47 r
  U451/Y (INVX2TS)                             0.11       2.58 f
  U701/Y (NOR3XLTS)                            0.40       2.98 r
  U712/Y (NAND2X1TS)                           0.30       3.28 f
  U550/Y (NOR3XLTS)                            0.52       3.80 r
  U713/Y (INVX2TS)                             0.27       4.07 f
  U383/Y (INVX2TS)                             0.13       4.20 r
  U384/Y (INVX2TS)                             0.08       4.28 f
  U720/Y (AO22XLTS)                            0.45       4.73 f
  memory_reg_1__6_/D (DFFQX1TS)                0.00       4.73 f
  data arrival time                                       4.73

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_1__6_/CK (DFFQX1TS)               0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.73
  ---------------------------------------------------------------
  slack (MET)                                         99834.92


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_1__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U555/Y (AOI221XLTS)                          0.23       1.21 f
  U556/Y (OAI211XLTS)                          0.23       1.44 r
  U543/Y (AOI21X2TS)                           0.37       1.80 f
  U559/Y (NAND2BXLTS)                          0.48       2.28 f
  U449/Y (INVX2TS)                             0.19       2.47 r
  U451/Y (INVX2TS)                             0.11       2.58 f
  U701/Y (NOR3XLTS)                            0.40       2.98 r
  U712/Y (NAND2X1TS)                           0.30       3.28 f
  U550/Y (NOR3XLTS)                            0.52       3.80 r
  U713/Y (INVX2TS)                             0.27       4.07 f
  U383/Y (INVX2TS)                             0.13       4.20 r
  U385/Y (INVX2TS)                             0.08       4.28 f
  U721/Y (AO22XLTS)                            0.45       4.73 f
  memory_reg_1__7_/D (DFFQX1TS)                0.00       4.73 f
  data arrival time                                       4.73

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_1__7_/CK (DFFQX1TS)               0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.73
  ---------------------------------------------------------------
  slack (MET)                                         99834.92


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_5__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U555/Y (AOI221XLTS)                          0.23       1.21 f
  U556/Y (OAI211XLTS)                          0.23       1.44 r
  U543/Y (AOI21X2TS)                           0.37       1.80 f
  U559/Y (NAND2BXLTS)                          0.48       2.28 f
  U449/Y (INVX2TS)                             0.19       2.47 r
  U451/Y (INVX2TS)                             0.11       2.58 f
  U701/Y (NOR3XLTS)                            0.40       2.98 r
  U712/Y (NAND2X1TS)                           0.30       3.28 f
  U751/Y (NOR2XLTS)                            0.47       3.75 r
  U426/Y (INVX2TS)                             0.28       4.03 f
  U428/Y (INVX2TS)                             0.12       4.15 r
  U391/Y (INVX2TS)                             0.07       4.22 f
  U753/Y (AO22XLTS)                            0.45       4.68 f
  memory_reg_5__1_/D (DFFQX1TS)                0.00       4.68 f
  data arrival time                                       4.68

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_5__1_/CK (DFFQX1TS)               0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.68
  ---------------------------------------------------------------
  slack (MET)                                         99834.98


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_5__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U555/Y (AOI221XLTS)                          0.23       1.21 f
  U556/Y (OAI211XLTS)                          0.23       1.44 r
  U543/Y (AOI21X2TS)                           0.37       1.80 f
  U559/Y (NAND2BXLTS)                          0.48       2.28 f
  U449/Y (INVX2TS)                             0.19       2.47 r
  U451/Y (INVX2TS)                             0.11       2.58 f
  U701/Y (NOR3XLTS)                            0.40       2.98 r
  U712/Y (NAND2X1TS)                           0.30       3.28 f
  U751/Y (NOR2XLTS)                            0.47       3.75 r
  U426/Y (INVX2TS)                             0.28       4.03 f
  U428/Y (INVX2TS)                             0.12       4.15 r
  U391/Y (INVX2TS)                             0.07       4.22 f
  U755/Y (AO22XLTS)                            0.45       4.68 f
  memory_reg_5__3_/D (DFFQX1TS)                0.00       4.68 f
  data arrival time                                       4.68

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_5__3_/CK (DFFQX1TS)               0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.68
  ---------------------------------------------------------------
  slack (MET)                                         99834.98


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_5__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U555/Y (AOI221XLTS)                          0.23       1.21 f
  U556/Y (OAI211XLTS)                          0.23       1.44 r
  U543/Y (AOI21X2TS)                           0.37       1.80 f
  U559/Y (NAND2BXLTS)                          0.48       2.28 f
  U449/Y (INVX2TS)                             0.19       2.47 r
  U451/Y (INVX2TS)                             0.11       2.58 f
  U701/Y (NOR3XLTS)                            0.40       2.98 r
  U712/Y (NAND2X1TS)                           0.30       3.28 f
  U751/Y (NOR2XLTS)                            0.47       3.75 r
  U426/Y (INVX2TS)                             0.28       4.03 f
  U428/Y (INVX2TS)                             0.12       4.15 r
  U391/Y (INVX2TS)                             0.07       4.22 f
  U757/Y (AO22XLTS)                            0.45       4.68 f
  memory_reg_5__5_/D (DFFQX1TS)                0.00       4.68 f
  data arrival time                                       4.68

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_5__5_/CK (DFFQX1TS)               0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.68
  ---------------------------------------------------------------
  slack (MET)                                         99834.98


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_5__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U555/Y (AOI221XLTS)                          0.23       1.21 f
  U556/Y (OAI211XLTS)                          0.23       1.44 r
  U543/Y (AOI21X2TS)                           0.37       1.80 f
  U559/Y (NAND2BXLTS)                          0.48       2.28 f
  U449/Y (INVX2TS)                             0.19       2.47 r
  U451/Y (INVX2TS)                             0.11       2.58 f
  U701/Y (NOR3XLTS)                            0.40       2.98 r
  U712/Y (NAND2X1TS)                           0.30       3.28 f
  U751/Y (NOR2XLTS)                            0.47       3.75 r
  U426/Y (INVX2TS)                             0.28       4.03 f
  U428/Y (INVX2TS)                             0.12       4.15 r
  U391/Y (INVX2TS)                             0.07       4.22 f
  U759/Y (AO22XLTS)                            0.45       4.68 f
  memory_reg_5__7_/D (DFFQX1TS)                0.00       4.68 f
  data arrival time                                       4.68

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_5__7_/CK (DFFQX1TS)               0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.68
  ---------------------------------------------------------------
  slack (MET)                                         99834.98


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_7__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U555/Y (AOI221XLTS)                          0.23       1.21 f
  U556/Y (OAI211XLTS)                          0.23       1.44 r
  U543/Y (AOI21X2TS)                           0.37       1.80 f
  U559/Y (NAND2BXLTS)                          0.48       2.28 f
  U449/Y (INVX2TS)                             0.19       2.47 r
  U451/Y (INVX2TS)                             0.11       2.58 f
  U701/Y (NOR3XLTS)                            0.40       2.98 r
  U712/Y (NAND2X1TS)                           0.30       3.28 f
  U770/Y (NOR2XLTS)                            0.47       3.75 r
  U432/Y (INVX2TS)                             0.28       4.03 f
  U434/Y (INVX2TS)                             0.12       4.15 r
  U394/Y (INVX2TS)                             0.07       4.22 f
  U772/Y (AO22XLTS)                            0.45       4.68 f
  memory_reg_7__1_/D (DFFQX1TS)                0.00       4.68 f
  data arrival time                                       4.68

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_7__1_/CK (DFFQX1TS)               0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.68
  ---------------------------------------------------------------
  slack (MET)                                         99834.98


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_7__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U555/Y (AOI221XLTS)                          0.23       1.21 f
  U556/Y (OAI211XLTS)                          0.23       1.44 r
  U543/Y (AOI21X2TS)                           0.37       1.80 f
  U559/Y (NAND2BXLTS)                          0.48       2.28 f
  U449/Y (INVX2TS)                             0.19       2.47 r
  U451/Y (INVX2TS)                             0.11       2.58 f
  U701/Y (NOR3XLTS)                            0.40       2.98 r
  U712/Y (NAND2X1TS)                           0.30       3.28 f
  U770/Y (NOR2XLTS)                            0.47       3.75 r
  U432/Y (INVX2TS)                             0.28       4.03 f
  U434/Y (INVX2TS)                             0.12       4.15 r
  U394/Y (INVX2TS)                             0.07       4.22 f
  U774/Y (AO22XLTS)                            0.45       4.68 f
  memory_reg_7__3_/D (DFFQX1TS)                0.00       4.68 f
  data arrival time                                       4.68

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_7__3_/CK (DFFQX1TS)               0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.68
  ---------------------------------------------------------------
  slack (MET)                                         99834.98


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_7__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U555/Y (AOI221XLTS)                          0.23       1.21 f
  U556/Y (OAI211XLTS)                          0.23       1.44 r
  U543/Y (AOI21X2TS)                           0.37       1.80 f
  U559/Y (NAND2BXLTS)                          0.48       2.28 f
  U449/Y (INVX2TS)                             0.19       2.47 r
  U451/Y (INVX2TS)                             0.11       2.58 f
  U701/Y (NOR3XLTS)                            0.40       2.98 r
  U712/Y (NAND2X1TS)                           0.30       3.28 f
  U770/Y (NOR2XLTS)                            0.47       3.75 r
  U432/Y (INVX2TS)                             0.28       4.03 f
  U434/Y (INVX2TS)                             0.12       4.15 r
  U394/Y (INVX2TS)                             0.07       4.22 f
  U776/Y (AO22XLTS)                            0.45       4.68 f
  memory_reg_7__5_/D (DFFQX1TS)                0.00       4.68 f
  data arrival time                                       4.68

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_7__5_/CK (DFFQX1TS)               0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.68
  ---------------------------------------------------------------
  slack (MET)                                         99834.98


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_7__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U555/Y (AOI221XLTS)                          0.23       1.21 f
  U556/Y (OAI211XLTS)                          0.23       1.44 r
  U543/Y (AOI21X2TS)                           0.37       1.80 f
  U559/Y (NAND2BXLTS)                          0.48       2.28 f
  U449/Y (INVX2TS)                             0.19       2.47 r
  U451/Y (INVX2TS)                             0.11       2.58 f
  U701/Y (NOR3XLTS)                            0.40       2.98 r
  U712/Y (NAND2X1TS)                           0.30       3.28 f
  U770/Y (NOR2XLTS)                            0.47       3.75 r
  U432/Y (INVX2TS)                             0.28       4.03 f
  U434/Y (INVX2TS)                             0.12       4.15 r
  U394/Y (INVX2TS)                             0.07       4.22 f
  U778/Y (AO22XLTS)                            0.45       4.68 f
  memory_reg_7__7_/D (DFFQX1TS)                0.00       4.68 f
  data arrival time                                       4.68

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_7__7_/CK (DFFQX1TS)               0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.68
  ---------------------------------------------------------------
  slack (MET)                                         99834.98


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_0__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U555/Y (AOI221XLTS)                          0.23       1.21 f
  U556/Y (OAI211XLTS)                          0.23       1.44 r
  U543/Y (AOI21X2TS)                           0.37       1.80 f
  U559/Y (NAND2BXLTS)                          0.48       2.28 f
  U449/Y (INVX2TS)                             0.19       2.47 r
  U451/Y (INVX2TS)                             0.11       2.58 f
  U701/Y (NOR3XLTS)                            0.40       2.98 r
  U702/Y (NAND2X1TS)                           0.28       3.26 f
  U703/Y (NOR3XLTS)                            0.62       3.89 r
  U381/Y (INVX2TS)                             0.30       4.19 f
  U704/Y (AO22XLTS)                            0.49       4.68 f
  memory_reg_0__1_/D (DFFQX1TS)                0.00       4.68 f
  data arrival time                                       4.68

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_0__1_/CK (DFFQX1TS)               0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.68
  ---------------------------------------------------------------
  slack (MET)                                         99834.98


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_0__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U555/Y (AOI221XLTS)                          0.23       1.21 f
  U556/Y (OAI211XLTS)                          0.23       1.44 r
  U543/Y (AOI21X2TS)                           0.37       1.80 f
  U559/Y (NAND2BXLTS)                          0.48       2.28 f
  U449/Y (INVX2TS)                             0.19       2.47 r
  U451/Y (INVX2TS)                             0.11       2.58 f
  U701/Y (NOR3XLTS)                            0.40       2.98 r
  U702/Y (NAND2X1TS)                           0.28       3.26 f
  U703/Y (NOR3XLTS)                            0.62       3.89 r
  U381/Y (INVX2TS)                             0.30       4.19 f
  U706/Y (AO22XLTS)                            0.49       4.68 f
  memory_reg_0__3_/D (DFFQX1TS)                0.00       4.68 f
  data arrival time                                       4.68

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_0__3_/CK (DFFQX1TS)               0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.68
  ---------------------------------------------------------------
  slack (MET)                                         99834.98


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_0__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U555/Y (AOI221XLTS)                          0.23       1.21 f
  U556/Y (OAI211XLTS)                          0.23       1.44 r
  U543/Y (AOI21X2TS)                           0.37       1.80 f
  U559/Y (NAND2BXLTS)                          0.48       2.28 f
  U449/Y (INVX2TS)                             0.19       2.47 r
  U451/Y (INVX2TS)                             0.11       2.58 f
  U701/Y (NOR3XLTS)                            0.40       2.98 r
  U702/Y (NAND2X1TS)                           0.28       3.26 f
  U703/Y (NOR3XLTS)                            0.62       3.89 r
  U381/Y (INVX2TS)                             0.30       4.19 f
  U708/Y (AO22XLTS)                            0.49       4.68 f
  memory_reg_0__5_/D (DFFQX1TS)                0.00       4.68 f
  data arrival time                                       4.68

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_0__5_/CK (DFFQX1TS)               0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.68
  ---------------------------------------------------------------
  slack (MET)                                         99834.98


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_0__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U555/Y (AOI221XLTS)                          0.23       1.21 f
  U556/Y (OAI211XLTS)                          0.23       1.44 r
  U543/Y (AOI21X2TS)                           0.37       1.80 f
  U559/Y (NAND2BXLTS)                          0.48       2.28 f
  U449/Y (INVX2TS)                             0.19       2.47 r
  U451/Y (INVX2TS)                             0.11       2.58 f
  U701/Y (NOR3XLTS)                            0.40       2.98 r
  U702/Y (NAND2X1TS)                           0.28       3.26 f
  U703/Y (NOR3XLTS)                            0.62       3.89 r
  U381/Y (INVX2TS)                             0.30       4.19 f
  U710/Y (AO22XLTS)                            0.49       4.68 f
  memory_reg_0__7_/D (DFFQX1TS)                0.00       4.68 f
  data arrival time                                       4.68

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_0__7_/CK (DFFQX1TS)               0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.68
  ---------------------------------------------------------------
  slack (MET)                                         99834.98


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_4__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U555/Y (AOI221XLTS)                          0.23       1.21 f
  U556/Y (OAI211XLTS)                          0.23       1.44 r
  U543/Y (AOI21X2TS)                           0.37       1.80 f
  U559/Y (NAND2BXLTS)                          0.48       2.28 f
  U449/Y (INVX2TS)                             0.19       2.47 r
  U451/Y (INVX2TS)                             0.11       2.58 f
  U701/Y (NOR3XLTS)                            0.40       2.98 r
  U702/Y (NAND2X1TS)                           0.28       3.26 f
  U742/Y (NOR2XLTS)                            0.48       3.74 r
  U423/Y (INVX2TS)                             0.28       4.02 f
  U425/Y (INVX2TS)                             0.12       4.14 r
  U389/Y (INVX2TS)                             0.07       4.21 f
  U744/Y (AO22XLTS)                            0.45       4.67 f
  memory_reg_4__1_/D (DFFQX1TS)                0.00       4.67 f
  data arrival time                                       4.67

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_4__1_/CK (DFFQX1TS)               0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.67
  ---------------------------------------------------------------
  slack (MET)                                         99834.99


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_4__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U555/Y (AOI221XLTS)                          0.23       1.21 f
  U556/Y (OAI211XLTS)                          0.23       1.44 r
  U543/Y (AOI21X2TS)                           0.37       1.80 f
  U559/Y (NAND2BXLTS)                          0.48       2.28 f
  U449/Y (INVX2TS)                             0.19       2.47 r
  U451/Y (INVX2TS)                             0.11       2.58 f
  U701/Y (NOR3XLTS)                            0.40       2.98 r
  U702/Y (NAND2X1TS)                           0.28       3.26 f
  U742/Y (NOR2XLTS)                            0.48       3.74 r
  U423/Y (INVX2TS)                             0.28       4.02 f
  U425/Y (INVX2TS)                             0.12       4.14 r
  U389/Y (INVX2TS)                             0.07       4.21 f
  U746/Y (AO22XLTS)                            0.45       4.67 f
  memory_reg_4__3_/D (DFFQX1TS)                0.00       4.67 f
  data arrival time                                       4.67

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_4__3_/CK (DFFQX1TS)               0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.67
  ---------------------------------------------------------------
  slack (MET)                                         99834.99


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_4__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U555/Y (AOI221XLTS)                          0.23       1.21 f
  U556/Y (OAI211XLTS)                          0.23       1.44 r
  U543/Y (AOI21X2TS)                           0.37       1.80 f
  U559/Y (NAND2BXLTS)                          0.48       2.28 f
  U449/Y (INVX2TS)                             0.19       2.47 r
  U451/Y (INVX2TS)                             0.11       2.58 f
  U701/Y (NOR3XLTS)                            0.40       2.98 r
  U702/Y (NAND2X1TS)                           0.28       3.26 f
  U742/Y (NOR2XLTS)                            0.48       3.74 r
  U423/Y (INVX2TS)                             0.28       4.02 f
  U425/Y (INVX2TS)                             0.12       4.14 r
  U389/Y (INVX2TS)                             0.07       4.21 f
  U748/Y (AO22XLTS)                            0.45       4.67 f
  memory_reg_4__5_/D (DFFQX1TS)                0.00       4.67 f
  data arrival time                                       4.67

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_4__5_/CK (DFFQX1TS)               0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.67
  ---------------------------------------------------------------
  slack (MET)                                         99834.99


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_4__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U555/Y (AOI221XLTS)                          0.23       1.21 f
  U556/Y (OAI211XLTS)                          0.23       1.44 r
  U543/Y (AOI21X2TS)                           0.37       1.80 f
  U559/Y (NAND2BXLTS)                          0.48       2.28 f
  U449/Y (INVX2TS)                             0.19       2.47 r
  U451/Y (INVX2TS)                             0.11       2.58 f
  U701/Y (NOR3XLTS)                            0.40       2.98 r
  U702/Y (NAND2X1TS)                           0.28       3.26 f
  U742/Y (NOR2XLTS)                            0.48       3.74 r
  U423/Y (INVX2TS)                             0.28       4.02 f
  U425/Y (INVX2TS)                             0.12       4.14 r
  U389/Y (INVX2TS)                             0.07       4.21 f
  U750/Y (AO22XLTS)                            0.45       4.67 f
  memory_reg_4__7_/D (DFFQX1TS)                0.00       4.67 f
  data arrival time                                       4.67

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_4__7_/CK (DFFQX1TS)               0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.67
  ---------------------------------------------------------------
  slack (MET)                                         99834.99


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_3__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U555/Y (AOI221XLTS)                          0.23       1.21 f
  U556/Y (OAI211XLTS)                          0.23       1.44 r
  U543/Y (AOI21X2TS)                           0.37       1.80 f
  U559/Y (NAND2BXLTS)                          0.48       2.28 f
  U449/Y (INVX2TS)                             0.19       2.47 r
  U451/Y (INVX2TS)                             0.11       2.58 f
  U701/Y (NOR3XLTS)                            0.40       2.98 r
  U712/Y (NAND2X1TS)                           0.30       3.28 f
  U732/Y (NOR2XLTS)                            0.53       3.81 r
  U420/Y (INVX2TS)                             0.31       4.12 f
  U738/Y (AO22XLTS)                            0.49       4.61 f
  memory_reg_3__1_/D (DFFQX1TS)                0.00       4.61 f
  data arrival time                                       4.61

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_3__1_/CK (DFFQX1TS)               0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.61
  ---------------------------------------------------------------
  slack (MET)                                         99835.05


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_2__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U555/Y (AOI221XLTS)                          0.23       1.21 f
  U556/Y (OAI211XLTS)                          0.23       1.44 r
  U543/Y (AOI21X2TS)                           0.37       1.80 f
  U559/Y (NAND2BXLTS)                          0.48       2.28 f
  U449/Y (INVX2TS)                             0.19       2.47 r
  U451/Y (INVX2TS)                             0.11       2.58 f
  U701/Y (NOR3XLTS)                            0.40       2.98 r
  U702/Y (NAND2X1TS)                           0.28       3.26 f
  U722/Y (NOR2XLTS)                            0.53       3.79 r
  U417/Y (INVX2TS)                             0.31       4.11 f
  U728/Y (AO22XLTS)                            0.49       4.60 f
  memory_reg_2__4_/D (DFFQX1TS)                0.00       4.60 f
  data arrival time                                       4.60

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_2__4_/CK (DFFQX1TS)               0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.60
  ---------------------------------------------------------------
  slack (MET)                                         99835.05


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_6__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U555/Y (AOI221XLTS)                          0.23       1.21 f
  U556/Y (OAI211XLTS)                          0.23       1.44 r
  U543/Y (AOI21X2TS)                           0.37       1.80 f
  U559/Y (NAND2BXLTS)                          0.48       2.28 f
  U449/Y (INVX2TS)                             0.19       2.47 r
  U451/Y (INVX2TS)                             0.11       2.58 f
  U701/Y (NOR3XLTS)                            0.40       2.98 r
  U702/Y (NAND2X1TS)                           0.28       3.26 f
  U760/Y (NOR2XLTS)                            0.53       3.79 r
  U429/Y (INVX2TS)                             0.31       4.11 f
  U766/Y (AO22XLTS)                            0.49       4.60 f
  memory_reg_6__4_/D (DFFQX1TS)                0.00       4.60 f
  data arrival time                                       4.60

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_6__4_/CK (DFFQX1TS)               0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.60
  ---------------------------------------------------------------
  slack (MET)                                         99835.05


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_9__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U555/Y (AOI221XLTS)                          0.23       1.21 f
  U556/Y (OAI211XLTS)                          0.23       1.44 r
  U543/Y (AOI21X2TS)                           0.37       1.80 f
  U559/Y (NAND2BXLTS)                          0.48       2.28 f
  U449/Y (INVX2TS)                             0.19       2.47 r
  U452/Y (INVX2TS)                             0.11       2.58 f
  U463/Y (INVX2TS)                             0.09       2.67 r
  U789/Y (NAND4XLTS)                           0.27       2.94 f
  U790/Y (NOR3XLTS)                            0.67       3.61 r
  U481/Y (INVX2TS)                             0.32       3.93 f
  U483/Y (INVX2TS)                             0.13       4.06 r
  U399/Y (INVX2TS)                             0.07       4.13 f
  U792/Y (AO22XLTS)                            0.45       4.58 f
  memory_reg_9__1_/D (DFFQX1TS)                0.00       4.58 f
  data arrival time                                       4.58

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_9__1_/CK (DFFQX1TS)               0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.58
  ---------------------------------------------------------------
  slack (MET)                                         99835.07


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_9__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U555/Y (AOI221XLTS)                          0.23       1.21 f
  U556/Y (OAI211XLTS)                          0.23       1.44 r
  U543/Y (AOI21X2TS)                           0.37       1.80 f
  U559/Y (NAND2BXLTS)                          0.48       2.28 f
  U449/Y (INVX2TS)                             0.19       2.47 r
  U452/Y (INVX2TS)                             0.11       2.58 f
  U463/Y (INVX2TS)                             0.09       2.67 r
  U789/Y (NAND4XLTS)                           0.27       2.94 f
  U790/Y (NOR3XLTS)                            0.67       3.61 r
  U481/Y (INVX2TS)                             0.32       3.93 f
  U483/Y (INVX2TS)                             0.13       4.06 r
  U399/Y (INVX2TS)                             0.07       4.13 f
  U794/Y (AO22XLTS)                            0.45       4.58 f
  memory_reg_9__3_/D (DFFQX1TS)                0.00       4.58 f
  data arrival time                                       4.58

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_9__3_/CK (DFFQX1TS)               0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.58
  ---------------------------------------------------------------
  slack (MET)                                         99835.07


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_9__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U555/Y (AOI221XLTS)                          0.23       1.21 f
  U556/Y (OAI211XLTS)                          0.23       1.44 r
  U543/Y (AOI21X2TS)                           0.37       1.80 f
  U559/Y (NAND2BXLTS)                          0.48       2.28 f
  U449/Y (INVX2TS)                             0.19       2.47 r
  U452/Y (INVX2TS)                             0.11       2.58 f
  U463/Y (INVX2TS)                             0.09       2.67 r
  U789/Y (NAND4XLTS)                           0.27       2.94 f
  U790/Y (NOR3XLTS)                            0.67       3.61 r
  U481/Y (INVX2TS)                             0.32       3.93 f
  U483/Y (INVX2TS)                             0.13       4.06 r
  U399/Y (INVX2TS)                             0.07       4.13 f
  U796/Y (AO22XLTS)                            0.45       4.58 f
  memory_reg_9__5_/D (DFFQX1TS)                0.00       4.58 f
  data arrival time                                       4.58

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_9__5_/CK (DFFQX1TS)               0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.58
  ---------------------------------------------------------------
  slack (MET)                                         99835.07


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_9__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U555/Y (AOI221XLTS)                          0.23       1.21 f
  U556/Y (OAI211XLTS)                          0.23       1.44 r
  U543/Y (AOI21X2TS)                           0.37       1.80 f
  U559/Y (NAND2BXLTS)                          0.48       2.28 f
  U449/Y (INVX2TS)                             0.19       2.47 r
  U452/Y (INVX2TS)                             0.11       2.58 f
  U463/Y (INVX2TS)                             0.09       2.67 r
  U789/Y (NAND4XLTS)                           0.27       2.94 f
  U790/Y (NOR3XLTS)                            0.67       3.61 r
  U481/Y (INVX2TS)                             0.32       3.93 f
  U483/Y (INVX2TS)                             0.13       4.06 r
  U399/Y (INVX2TS)                             0.07       4.13 f
  U798/Y (AO22XLTS)                            0.45       4.58 f
  memory_reg_9__7_/D (DFFQX1TS)                0.00       4.58 f
  data arrival time                                       4.58

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_9__7_/CK (DFFQX1TS)               0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.58
  ---------------------------------------------------------------
  slack (MET)                                         99835.07


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_3__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U555/Y (AOI221XLTS)                          0.23       1.21 f
  U556/Y (OAI211XLTS)                          0.23       1.44 r
  U543/Y (AOI21X2TS)                           0.37       1.80 f
  U559/Y (NAND2BXLTS)                          0.48       2.28 f
  U449/Y (INVX2TS)                             0.19       2.47 r
  U451/Y (INVX2TS)                             0.11       2.58 f
  U701/Y (NOR3XLTS)                            0.40       2.98 r
  U712/Y (NAND2X1TS)                           0.30       3.28 f
  U732/Y (NOR2XLTS)                            0.53       3.81 r
  U387/Y (INVX2TS)                             0.28       4.08 f
  U735/Y (AO22XLTS)                            0.49       4.57 f
  memory_reg_3__6_/D (DFFQX1TS)                0.00       4.57 f
  data arrival time                                       4.57

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_3__6_/CK (DFFQX1TS)               0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.57
  ---------------------------------------------------------------
  slack (MET)                                         99835.09


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_3__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U555/Y (AOI221XLTS)                          0.23       1.21 f
  U556/Y (OAI211XLTS)                          0.23       1.44 r
  U543/Y (AOI21X2TS)                           0.37       1.80 f
  U559/Y (NAND2BXLTS)                          0.48       2.28 f
  U449/Y (INVX2TS)                             0.19       2.47 r
  U451/Y (INVX2TS)                             0.11       2.58 f
  U701/Y (NOR3XLTS)                            0.40       2.98 r
  U712/Y (NAND2X1TS)                           0.30       3.28 f
  U732/Y (NOR2XLTS)                            0.53       3.81 r
  U387/Y (INVX2TS)                             0.28       4.08 f
  U737/Y (AO22XLTS)                            0.49       4.57 f
  memory_reg_3__0_/D (DFFQX1TS)                0.00       4.57 f
  data arrival time                                       4.57

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_3__0_/CK (DFFQX1TS)               0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.57
  ---------------------------------------------------------------
  slack (MET)                                         99835.09


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_3__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U555/Y (AOI221XLTS)                          0.23       1.21 f
  U556/Y (OAI211XLTS)                          0.23       1.44 r
  U543/Y (AOI21X2TS)                           0.37       1.80 f
  U559/Y (NAND2BXLTS)                          0.48       2.28 f
  U449/Y (INVX2TS)                             0.19       2.47 r
  U451/Y (INVX2TS)                             0.11       2.58 f
  U701/Y (NOR3XLTS)                            0.40       2.98 r
  U712/Y (NAND2X1TS)                           0.30       3.28 f
  U732/Y (NOR2XLTS)                            0.53       3.81 r
  U387/Y (INVX2TS)                             0.28       4.08 f
  U739/Y (AO22XLTS)                            0.49       4.57 f
  memory_reg_3__2_/D (DFFQX1TS)                0.00       4.57 f
  data arrival time                                       4.57

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_3__2_/CK (DFFQX1TS)               0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.57
  ---------------------------------------------------------------
  slack (MET)                                         99835.09


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_3__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U555/Y (AOI221XLTS)                          0.23       1.21 f
  U556/Y (OAI211XLTS)                          0.23       1.44 r
  U543/Y (AOI21X2TS)                           0.37       1.80 f
  U559/Y (NAND2BXLTS)                          0.48       2.28 f
  U449/Y (INVX2TS)                             0.19       2.47 r
  U451/Y (INVX2TS)                             0.11       2.58 f
  U701/Y (NOR3XLTS)                            0.40       2.98 r
  U712/Y (NAND2X1TS)                           0.30       3.28 f
  U732/Y (NOR2XLTS)                            0.53       3.81 r
  U387/Y (INVX2TS)                             0.28       4.08 f
  U741/Y (AO22XLTS)                            0.49       4.57 f
  memory_reg_3__4_/D (DFFQX1TS)                0.00       4.57 f
  data arrival time                                       4.57

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_3__4_/CK (DFFQX1TS)               0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.57
  ---------------------------------------------------------------
  slack (MET)                                         99835.09


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_2__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U555/Y (AOI221XLTS)                          0.23       1.21 f
  U556/Y (OAI211XLTS)                          0.23       1.44 r
  U543/Y (AOI21X2TS)                           0.37       1.80 f
  U559/Y (NAND2BXLTS)                          0.48       2.28 f
  U449/Y (INVX2TS)                             0.19       2.47 r
  U451/Y (INVX2TS)                             0.11       2.58 f
  U701/Y (NOR3XLTS)                            0.40       2.98 r
  U702/Y (NAND2X1TS)                           0.28       3.26 f
  U722/Y (NOR2XLTS)                            0.53       3.79 r
  U386/Y (INVX2TS)                             0.28       4.07 f
  U725/Y (AO22XLTS)                            0.49       4.56 f
  memory_reg_2__1_/D (DFFQX1TS)                0.00       4.56 f
  data arrival time                                       4.56

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_2__1_/CK (DFFQX1TS)               0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.56
  ---------------------------------------------------------------
  slack (MET)                                         99835.09


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_2__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U555/Y (AOI221XLTS)                          0.23       1.21 f
  U556/Y (OAI211XLTS)                          0.23       1.44 r
  U543/Y (AOI21X2TS)                           0.37       1.80 f
  U559/Y (NAND2BXLTS)                          0.48       2.28 f
  U449/Y (INVX2TS)                             0.19       2.47 r
  U451/Y (INVX2TS)                             0.11       2.58 f
  U701/Y (NOR3XLTS)                            0.40       2.98 r
  U702/Y (NAND2X1TS)                           0.28       3.26 f
  U722/Y (NOR2XLTS)                            0.53       3.79 r
  U386/Y (INVX2TS)                             0.28       4.07 f
  U727/Y (AO22XLTS)                            0.49       4.56 f
  memory_reg_2__3_/D (DFFQX1TS)                0.00       4.56 f
  data arrival time                                       4.56

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_2__3_/CK (DFFQX1TS)               0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.56
  ---------------------------------------------------------------
  slack (MET)                                         99835.09


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_2__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U555/Y (AOI221XLTS)                          0.23       1.21 f
  U556/Y (OAI211XLTS)                          0.23       1.44 r
  U543/Y (AOI21X2TS)                           0.37       1.80 f
  U559/Y (NAND2BXLTS)                          0.48       2.28 f
  U449/Y (INVX2TS)                             0.19       2.47 r
  U451/Y (INVX2TS)                             0.11       2.58 f
  U701/Y (NOR3XLTS)                            0.40       2.98 r
  U702/Y (NAND2X1TS)                           0.28       3.26 f
  U722/Y (NOR2XLTS)                            0.53       3.79 r
  U386/Y (INVX2TS)                             0.28       4.07 f
  U729/Y (AO22XLTS)                            0.49       4.56 f
  memory_reg_2__5_/D (DFFQX1TS)                0.00       4.56 f
  data arrival time                                       4.56

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_2__5_/CK (DFFQX1TS)               0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.56
  ---------------------------------------------------------------
  slack (MET)                                         99835.09


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_2__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U555/Y (AOI221XLTS)                          0.23       1.21 f
  U556/Y (OAI211XLTS)                          0.23       1.44 r
  U543/Y (AOI21X2TS)                           0.37       1.80 f
  U559/Y (NAND2BXLTS)                          0.48       2.28 f
  U449/Y (INVX2TS)                             0.19       2.47 r
  U451/Y (INVX2TS)                             0.11       2.58 f
  U701/Y (NOR3XLTS)                            0.40       2.98 r
  U702/Y (NAND2X1TS)                           0.28       3.26 f
  U722/Y (NOR2XLTS)                            0.53       3.79 r
  U386/Y (INVX2TS)                             0.28       4.07 f
  U731/Y (AO22XLTS)                            0.49       4.56 f
  memory_reg_2__7_/D (DFFQX1TS)                0.00       4.56 f
  data arrival time                                       4.56

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_2__7_/CK (DFFQX1TS)               0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.56
  ---------------------------------------------------------------
  slack (MET)                                         99835.09


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_6__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U555/Y (AOI221XLTS)                          0.23       1.21 f
  U556/Y (OAI211XLTS)                          0.23       1.44 r
  U543/Y (AOI21X2TS)                           0.37       1.80 f
  U559/Y (NAND2BXLTS)                          0.48       2.28 f
  U449/Y (INVX2TS)                             0.19       2.47 r
  U451/Y (INVX2TS)                             0.11       2.58 f
  U701/Y (NOR3XLTS)                            0.40       2.98 r
  U702/Y (NAND2X1TS)                           0.28       3.26 f
  U760/Y (NOR2XLTS)                            0.53       3.79 r
  U392/Y (INVX2TS)                             0.28       4.07 f
  U763/Y (AO22XLTS)                            0.49       4.56 f
  memory_reg_6__1_/D (DFFQX1TS)                0.00       4.56 f
  data arrival time                                       4.56

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_6__1_/CK (DFFQX1TS)               0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.56
  ---------------------------------------------------------------
  slack (MET)                                         99835.09


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_6__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U555/Y (AOI221XLTS)                          0.23       1.21 f
  U556/Y (OAI211XLTS)                          0.23       1.44 r
  U543/Y (AOI21X2TS)                           0.37       1.80 f
  U559/Y (NAND2BXLTS)                          0.48       2.28 f
  U449/Y (INVX2TS)                             0.19       2.47 r
  U451/Y (INVX2TS)                             0.11       2.58 f
  U701/Y (NOR3XLTS)                            0.40       2.98 r
  U702/Y (NAND2X1TS)                           0.28       3.26 f
  U760/Y (NOR2XLTS)                            0.53       3.79 r
  U392/Y (INVX2TS)                             0.28       4.07 f
  U765/Y (AO22XLTS)                            0.49       4.56 f
  memory_reg_6__3_/D (DFFQX1TS)                0.00       4.56 f
  data arrival time                                       4.56

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_6__3_/CK (DFFQX1TS)               0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.56
  ---------------------------------------------------------------
  slack (MET)                                         99835.09


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_6__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U555/Y (AOI221XLTS)                          0.23       1.21 f
  U556/Y (OAI211XLTS)                          0.23       1.44 r
  U543/Y (AOI21X2TS)                           0.37       1.80 f
  U559/Y (NAND2BXLTS)                          0.48       2.28 f
  U449/Y (INVX2TS)                             0.19       2.47 r
  U451/Y (INVX2TS)                             0.11       2.58 f
  U701/Y (NOR3XLTS)                            0.40       2.98 r
  U702/Y (NAND2X1TS)                           0.28       3.26 f
  U760/Y (NOR2XLTS)                            0.53       3.79 r
  U392/Y (INVX2TS)                             0.28       4.07 f
  U767/Y (AO22XLTS)                            0.49       4.56 f
  memory_reg_6__5_/D (DFFQX1TS)                0.00       4.56 f
  data arrival time                                       4.56

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_6__5_/CK (DFFQX1TS)               0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.56
  ---------------------------------------------------------------
  slack (MET)                                         99835.09


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_6__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U555/Y (AOI221XLTS)                          0.23       1.21 f
  U556/Y (OAI211XLTS)                          0.23       1.44 r
  U543/Y (AOI21X2TS)                           0.37       1.80 f
  U559/Y (NAND2BXLTS)                          0.48       2.28 f
  U449/Y (INVX2TS)                             0.19       2.47 r
  U451/Y (INVX2TS)                             0.11       2.58 f
  U701/Y (NOR3XLTS)                            0.40       2.98 r
  U702/Y (NAND2X1TS)                           0.28       3.26 f
  U760/Y (NOR2XLTS)                            0.53       3.79 r
  U392/Y (INVX2TS)                             0.28       4.07 f
  U769/Y (AO22XLTS)                            0.49       4.56 f
  memory_reg_6__7_/D (DFFQX1TS)                0.00       4.56 f
  data arrival time                                       4.56

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_6__7_/CK (DFFQX1TS)               0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.56
  ---------------------------------------------------------------
  slack (MET)                                         99835.09


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_5__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U555/Y (AOI221XLTS)                          0.23       1.21 f
  U556/Y (OAI211XLTS)                          0.23       1.44 r
  U543/Y (AOI21X2TS)                           0.37       1.80 f
  U559/Y (NAND2BXLTS)                          0.48       2.28 f
  U449/Y (INVX2TS)                             0.19       2.47 r
  U451/Y (INVX2TS)                             0.11       2.58 f
  U701/Y (NOR3XLTS)                            0.40       2.98 r
  U712/Y (NAND2X1TS)                           0.30       3.28 f
  U751/Y (NOR2XLTS)                            0.47       3.75 r
  U390/Y (INVX2TS)                             0.26       4.01 f
  U752/Y (AO22XLTS)                            0.48       4.49 f
  memory_reg_5__0_/D (DFFQX1TS)                0.00       4.49 f
  data arrival time                                       4.49

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_5__0_/CK (DFFQX1TS)               0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.49
  ---------------------------------------------------------------
  slack (MET)                                         99835.16


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_5__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U555/Y (AOI221XLTS)                          0.23       1.21 f
  U556/Y (OAI211XLTS)                          0.23       1.44 r
  U543/Y (AOI21X2TS)                           0.37       1.80 f
  U559/Y (NAND2BXLTS)                          0.48       2.28 f
  U449/Y (INVX2TS)                             0.19       2.47 r
  U451/Y (INVX2TS)                             0.11       2.58 f
  U701/Y (NOR3XLTS)                            0.40       2.98 r
  U712/Y (NAND2X1TS)                           0.30       3.28 f
  U751/Y (NOR2XLTS)                            0.47       3.75 r
  U390/Y (INVX2TS)                             0.26       4.01 f
  U754/Y (AO22XLTS)                            0.48       4.49 f
  memory_reg_5__2_/D (DFFQX1TS)                0.00       4.49 f
  data arrival time                                       4.49

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_5__2_/CK (DFFQX1TS)               0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.49
  ---------------------------------------------------------------
  slack (MET)                                         99835.16


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_5__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U555/Y (AOI221XLTS)                          0.23       1.21 f
  U556/Y (OAI211XLTS)                          0.23       1.44 r
  U543/Y (AOI21X2TS)                           0.37       1.80 f
  U559/Y (NAND2BXLTS)                          0.48       2.28 f
  U449/Y (INVX2TS)                             0.19       2.47 r
  U451/Y (INVX2TS)                             0.11       2.58 f
  U701/Y (NOR3XLTS)                            0.40       2.98 r
  U712/Y (NAND2X1TS)                           0.30       3.28 f
  U751/Y (NOR2XLTS)                            0.47       3.75 r
  U390/Y (INVX2TS)                             0.26       4.01 f
  U756/Y (AO22XLTS)                            0.48       4.49 f
  memory_reg_5__4_/D (DFFQX1TS)                0.00       4.49 f
  data arrival time                                       4.49

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_5__4_/CK (DFFQX1TS)               0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.49
  ---------------------------------------------------------------
  slack (MET)                                         99835.16


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_5__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U555/Y (AOI221XLTS)                          0.23       1.21 f
  U556/Y (OAI211XLTS)                          0.23       1.44 r
  U543/Y (AOI21X2TS)                           0.37       1.80 f
  U559/Y (NAND2BXLTS)                          0.48       2.28 f
  U449/Y (INVX2TS)                             0.19       2.47 r
  U451/Y (INVX2TS)                             0.11       2.58 f
  U701/Y (NOR3XLTS)                            0.40       2.98 r
  U712/Y (NAND2X1TS)                           0.30       3.28 f
  U751/Y (NOR2XLTS)                            0.47       3.75 r
  U390/Y (INVX2TS)                             0.26       4.01 f
  U758/Y (AO22XLTS)                            0.48       4.49 f
  memory_reg_5__6_/D (DFFQX1TS)                0.00       4.49 f
  data arrival time                                       4.49

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_5__6_/CK (DFFQX1TS)               0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.49
  ---------------------------------------------------------------
  slack (MET)                                         99835.16


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_7__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U555/Y (AOI221XLTS)                          0.23       1.21 f
  U556/Y (OAI211XLTS)                          0.23       1.44 r
  U543/Y (AOI21X2TS)                           0.37       1.80 f
  U559/Y (NAND2BXLTS)                          0.48       2.28 f
  U449/Y (INVX2TS)                             0.19       2.47 r
  U451/Y (INVX2TS)                             0.11       2.58 f
  U701/Y (NOR3XLTS)                            0.40       2.98 r
  U712/Y (NAND2X1TS)                           0.30       3.28 f
  U770/Y (NOR2XLTS)                            0.47       3.75 r
  U393/Y (INVX2TS)                             0.26       4.01 f
  U771/Y (AO22XLTS)                            0.48       4.49 f
  memory_reg_7__0_/D (DFFQX1TS)                0.00       4.49 f
  data arrival time                                       4.49

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_7__0_/CK (DFFQX1TS)               0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.49
  ---------------------------------------------------------------
  slack (MET)                                         99835.16


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_7__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U555/Y (AOI221XLTS)                          0.23       1.21 f
  U556/Y (OAI211XLTS)                          0.23       1.44 r
  U543/Y (AOI21X2TS)                           0.37       1.80 f
  U559/Y (NAND2BXLTS)                          0.48       2.28 f
  U449/Y (INVX2TS)                             0.19       2.47 r
  U451/Y (INVX2TS)                             0.11       2.58 f
  U701/Y (NOR3XLTS)                            0.40       2.98 r
  U712/Y (NAND2X1TS)                           0.30       3.28 f
  U770/Y (NOR2XLTS)                            0.47       3.75 r
  U393/Y (INVX2TS)                             0.26       4.01 f
  U773/Y (AO22XLTS)                            0.48       4.49 f
  memory_reg_7__2_/D (DFFQX1TS)                0.00       4.49 f
  data arrival time                                       4.49

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_7__2_/CK (DFFQX1TS)               0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.49
  ---------------------------------------------------------------
  slack (MET)                                         99835.16


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_7__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U555/Y (AOI221XLTS)                          0.23       1.21 f
  U556/Y (OAI211XLTS)                          0.23       1.44 r
  U543/Y (AOI21X2TS)                           0.37       1.80 f
  U559/Y (NAND2BXLTS)                          0.48       2.28 f
  U449/Y (INVX2TS)                             0.19       2.47 r
  U451/Y (INVX2TS)                             0.11       2.58 f
  U701/Y (NOR3XLTS)                            0.40       2.98 r
  U712/Y (NAND2X1TS)                           0.30       3.28 f
  U770/Y (NOR2XLTS)                            0.47       3.75 r
  U393/Y (INVX2TS)                             0.26       4.01 f
  U775/Y (AO22XLTS)                            0.48       4.49 f
  memory_reg_7__4_/D (DFFQX1TS)                0.00       4.49 f
  data arrival time                                       4.49

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_7__4_/CK (DFFQX1TS)               0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.49
  ---------------------------------------------------------------
  slack (MET)                                         99835.16


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_7__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U555/Y (AOI221XLTS)                          0.23       1.21 f
  U556/Y (OAI211XLTS)                          0.23       1.44 r
  U543/Y (AOI21X2TS)                           0.37       1.80 f
  U559/Y (NAND2BXLTS)                          0.48       2.28 f
  U449/Y (INVX2TS)                             0.19       2.47 r
  U451/Y (INVX2TS)                             0.11       2.58 f
  U701/Y (NOR3XLTS)                            0.40       2.98 r
  U712/Y (NAND2X1TS)                           0.30       3.28 f
  U770/Y (NOR2XLTS)                            0.47       3.75 r
  U393/Y (INVX2TS)                             0.26       4.01 f
  U777/Y (AO22XLTS)                            0.48       4.49 f
  memory_reg_7__6_/D (DFFQX1TS)                0.00       4.49 f
  data arrival time                                       4.49

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_7__6_/CK (DFFQX1TS)               0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.49
  ---------------------------------------------------------------
  slack (MET)                                         99835.16


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_4__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U555/Y (AOI221XLTS)                          0.23       1.21 f
  U556/Y (OAI211XLTS)                          0.23       1.44 r
  U543/Y (AOI21X2TS)                           0.37       1.80 f
  U559/Y (NAND2BXLTS)                          0.48       2.28 f
  U449/Y (INVX2TS)                             0.19       2.47 r
  U451/Y (INVX2TS)                             0.11       2.58 f
  U701/Y (NOR3XLTS)                            0.40       2.98 r
  U702/Y (NAND2X1TS)                           0.28       3.26 f
  U742/Y (NOR2XLTS)                            0.48       3.74 r
  U388/Y (INVX2TS)                             0.26       4.00 f
  U743/Y (AO22XLTS)                            0.48       4.48 f
  memory_reg_4__0_/D (DFFQX1TS)                0.00       4.48 f
  data arrival time                                       4.48

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_4__0_/CK (DFFQX1TS)               0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.48
  ---------------------------------------------------------------
  slack (MET)                                         99835.17


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_4__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U555/Y (AOI221XLTS)                          0.23       1.21 f
  U556/Y (OAI211XLTS)                          0.23       1.44 r
  U543/Y (AOI21X2TS)                           0.37       1.80 f
  U559/Y (NAND2BXLTS)                          0.48       2.28 f
  U449/Y (INVX2TS)                             0.19       2.47 r
  U451/Y (INVX2TS)                             0.11       2.58 f
  U701/Y (NOR3XLTS)                            0.40       2.98 r
  U702/Y (NAND2X1TS)                           0.28       3.26 f
  U742/Y (NOR2XLTS)                            0.48       3.74 r
  U388/Y (INVX2TS)                             0.26       4.00 f
  U745/Y (AO22XLTS)                            0.48       4.48 f
  memory_reg_4__2_/D (DFFQX1TS)                0.00       4.48 f
  data arrival time                                       4.48

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_4__2_/CK (DFFQX1TS)               0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.48
  ---------------------------------------------------------------
  slack (MET)                                         99835.17


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_4__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U555/Y (AOI221XLTS)                          0.23       1.21 f
  U556/Y (OAI211XLTS)                          0.23       1.44 r
  U543/Y (AOI21X2TS)                           0.37       1.80 f
  U559/Y (NAND2BXLTS)                          0.48       2.28 f
  U449/Y (INVX2TS)                             0.19       2.47 r
  U451/Y (INVX2TS)                             0.11       2.58 f
  U701/Y (NOR3XLTS)                            0.40       2.98 r
  U702/Y (NAND2X1TS)                           0.28       3.26 f
  U742/Y (NOR2XLTS)                            0.48       3.74 r
  U388/Y (INVX2TS)                             0.26       4.00 f
  U747/Y (AO22XLTS)                            0.48       4.48 f
  memory_reg_4__4_/D (DFFQX1TS)                0.00       4.48 f
  data arrival time                                       4.48

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_4__4_/CK (DFFQX1TS)               0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.48
  ---------------------------------------------------------------
  slack (MET)                                         99835.17


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_4__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U555/Y (AOI221XLTS)                          0.23       1.21 f
  U556/Y (OAI211XLTS)                          0.23       1.44 r
  U543/Y (AOI21X2TS)                           0.37       1.80 f
  U559/Y (NAND2BXLTS)                          0.48       2.28 f
  U449/Y (INVX2TS)                             0.19       2.47 r
  U451/Y (INVX2TS)                             0.11       2.58 f
  U701/Y (NOR3XLTS)                            0.40       2.98 r
  U702/Y (NAND2X1TS)                           0.28       3.26 f
  U742/Y (NOR2XLTS)                            0.48       3.74 r
  U388/Y (INVX2TS)                             0.26       4.00 f
  U749/Y (AO22XLTS)                            0.48       4.48 f
  memory_reg_4__6_/D (DFFQX1TS)                0.00       4.48 f
  data arrival time                                       4.48

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_4__6_/CK (DFFQX1TS)               0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.48
  ---------------------------------------------------------------
  slack (MET)                                         99835.17


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_12__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U555/Y (AOI221XLTS)                          0.23       1.21 f
  U556/Y (OAI211XLTS)                          0.23       1.44 r
  U543/Y (AOI21X2TS)                           0.37       1.80 f
  U559/Y (NAND2BXLTS)                          0.48       2.28 f
  U449/Y (INVX2TS)                             0.19       2.47 r
  U452/Y (INVX2TS)                             0.11       2.58 f
  U463/Y (INVX2TS)                             0.09       2.67 r
  U779/Y (NAND4XLTS)                           0.26       2.93 f
  U817/Y (NOR2XLTS)                            0.59       3.52 r
  U441/Y (INVX2TS)                             0.31       3.83 f
  U442/Y (INVX2TS)                             0.12       3.95 r
  U818/Y (INVX2TS)                             0.07       4.02 f
  U819/Y (AO22XLTS)                            0.45       4.47 f
  memory_reg_12__0_/D (DFFQX1TS)               0.00       4.47 f
  data arrival time                                       4.47

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_12__0_/CK (DFFQX1TS)              0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.47
  ---------------------------------------------------------------
  slack (MET)                                         99835.19


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_12__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U555/Y (AOI221XLTS)                          0.23       1.21 f
  U556/Y (OAI211XLTS)                          0.23       1.44 r
  U543/Y (AOI21X2TS)                           0.37       1.80 f
  U559/Y (NAND2BXLTS)                          0.48       2.28 f
  U449/Y (INVX2TS)                             0.19       2.47 r
  U452/Y (INVX2TS)                             0.11       2.58 f
  U463/Y (INVX2TS)                             0.09       2.67 r
  U779/Y (NAND4XLTS)                           0.26       2.93 f
  U817/Y (NOR2XLTS)                            0.59       3.52 r
  U441/Y (INVX2TS)                             0.31       3.83 f
  U442/Y (INVX2TS)                             0.12       3.95 r
  U818/Y (INVX2TS)                             0.07       4.02 f
  U821/Y (AO22XLTS)                            0.45       4.47 f
  memory_reg_12__2_/D (DFFQX1TS)               0.00       4.47 f
  data arrival time                                       4.47

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_12__2_/CK (DFFQX1TS)              0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.47
  ---------------------------------------------------------------
  slack (MET)                                         99835.19


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_12__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U555/Y (AOI221XLTS)                          0.23       1.21 f
  U556/Y (OAI211XLTS)                          0.23       1.44 r
  U543/Y (AOI21X2TS)                           0.37       1.80 f
  U559/Y (NAND2BXLTS)                          0.48       2.28 f
  U449/Y (INVX2TS)                             0.19       2.47 r
  U452/Y (INVX2TS)                             0.11       2.58 f
  U463/Y (INVX2TS)                             0.09       2.67 r
  U779/Y (NAND4XLTS)                           0.26       2.93 f
  U817/Y (NOR2XLTS)                            0.59       3.52 r
  U441/Y (INVX2TS)                             0.31       3.83 f
  U442/Y (INVX2TS)                             0.12       3.95 r
  U818/Y (INVX2TS)                             0.07       4.02 f
  U825/Y (AO22XLTS)                            0.45       4.47 f
  memory_reg_12__6_/D (DFFQX1TS)               0.00       4.47 f
  data arrival time                                       4.47

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_12__6_/CK (DFFQX1TS)              0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.47
  ---------------------------------------------------------------
  slack (MET)                                         99835.19


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_9__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U554/Y (OAI22X1TS)                           0.22       1.20 f
  U555/Y (AOI221XLTS)                          0.31       1.51 r
  U556/Y (OAI211XLTS)                          0.31       1.81 f
  U543/Y (AOI21X2TS)                           0.57       2.39 r
  U559/Y (NAND2BXLTS)                          0.52       2.90 r
  U449/Y (INVX2TS)                             0.19       3.09 f
  U452/Y (INVX2TS)                             0.12       3.21 r
  U463/Y (INVX2TS)                             0.09       3.30 f
  U789/Y (NAND4XLTS)                           0.24       3.54 r
  U790/Y (NOR3XLTS)                            0.27       3.81 f
  U481/Y (INVX2TS)                             0.15       3.96 r
  U483/Y (INVX2TS)                             0.09       4.05 f
  U795/Y (AO22XLTS)                            0.39       4.44 f
  memory_reg_9__4_/D (DFFQX1TS)                0.00       4.44 f
  data arrival time                                       4.44

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_9__4_/CK (DFFQX1TS)               0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.44
  ---------------------------------------------------------------
  slack (MET)                                         99835.22


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_8__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U555/Y (AOI221XLTS)                          0.23       1.21 f
  U556/Y (OAI211XLTS)                          0.23       1.44 r
  U543/Y (AOI21X2TS)                           0.37       1.80 f
  U559/Y (NAND2BXLTS)                          0.48       2.28 f
  U449/Y (INVX2TS)                             0.19       2.47 r
  U452/Y (INVX2TS)                             0.11       2.58 f
  U463/Y (INVX2TS)                             0.09       2.67 r
  U779/Y (NAND4XLTS)                           0.26       2.93 f
  U549/Y (NOR3XLTS)                            0.57       3.49 r
  U780/Y (INVX2TS)                             0.27       3.76 f
  U395/Y (INVX2TS)                             0.13       3.90 r
  U396/Y (INVX2TS)                             0.08       3.98 f
  U781/Y (AO22XLTS)                            0.45       4.43 f
  memory_reg_8__0_/D (DFFQX1TS)                0.00       4.43 f
  data arrival time                                       4.43

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_8__0_/CK (DFFQX1TS)               0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.43
  ---------------------------------------------------------------
  slack (MET)                                         99835.23


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_8__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U555/Y (AOI221XLTS)                          0.23       1.21 f
  U556/Y (OAI211XLTS)                          0.23       1.44 r
  U543/Y (AOI21X2TS)                           0.37       1.80 f
  U559/Y (NAND2BXLTS)                          0.48       2.28 f
  U449/Y (INVX2TS)                             0.19       2.47 r
  U452/Y (INVX2TS)                             0.11       2.58 f
  U463/Y (INVX2TS)                             0.09       2.67 r
  U779/Y (NAND4XLTS)                           0.26       2.93 f
  U549/Y (NOR3XLTS)                            0.57       3.49 r
  U780/Y (INVX2TS)                             0.27       3.76 f
  U395/Y (INVX2TS)                             0.13       3.90 r
  U397/Y (INVX2TS)                             0.08       3.98 f
  U782/Y (AO22XLTS)                            0.45       4.43 f
  memory_reg_8__1_/D (DFFQX1TS)                0.00       4.43 f
  data arrival time                                       4.43

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_8__1_/CK (DFFQX1TS)               0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.43
  ---------------------------------------------------------------
  slack (MET)                                         99835.23


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_8__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U555/Y (AOI221XLTS)                          0.23       1.21 f
  U556/Y (OAI211XLTS)                          0.23       1.44 r
  U543/Y (AOI21X2TS)                           0.37       1.80 f
  U559/Y (NAND2BXLTS)                          0.48       2.28 f
  U449/Y (INVX2TS)                             0.19       2.47 r
  U452/Y (INVX2TS)                             0.11       2.58 f
  U463/Y (INVX2TS)                             0.09       2.67 r
  U779/Y (NAND4XLTS)                           0.26       2.93 f
  U549/Y (NOR3XLTS)                            0.57       3.49 r
  U780/Y (INVX2TS)                             0.27       3.76 f
  U395/Y (INVX2TS)                             0.13       3.90 r
  U396/Y (INVX2TS)                             0.08       3.98 f
  U783/Y (AO22XLTS)                            0.45       4.43 f
  memory_reg_8__2_/D (DFFQX1TS)                0.00       4.43 f
  data arrival time                                       4.43

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_8__2_/CK (DFFQX1TS)               0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.43
  ---------------------------------------------------------------
  slack (MET)                                         99835.23


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_8__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U555/Y (AOI221XLTS)                          0.23       1.21 f
  U556/Y (OAI211XLTS)                          0.23       1.44 r
  U543/Y (AOI21X2TS)                           0.37       1.80 f
  U559/Y (NAND2BXLTS)                          0.48       2.28 f
  U449/Y (INVX2TS)                             0.19       2.47 r
  U452/Y (INVX2TS)                             0.11       2.58 f
  U463/Y (INVX2TS)                             0.09       2.67 r
  U779/Y (NAND4XLTS)                           0.26       2.93 f
  U549/Y (NOR3XLTS)                            0.57       3.49 r
  U780/Y (INVX2TS)                             0.27       3.76 f
  U395/Y (INVX2TS)                             0.13       3.90 r
  U397/Y (INVX2TS)                             0.08       3.98 f
  U784/Y (AO22XLTS)                            0.45       4.43 f
  memory_reg_8__3_/D (DFFQX1TS)                0.00       4.43 f
  data arrival time                                       4.43

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_8__3_/CK (DFFQX1TS)               0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.43
  ---------------------------------------------------------------
  slack (MET)                                         99835.23


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_8__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U555/Y (AOI221XLTS)                          0.23       1.21 f
  U556/Y (OAI211XLTS)                          0.23       1.44 r
  U543/Y (AOI21X2TS)                           0.37       1.80 f
  U559/Y (NAND2BXLTS)                          0.48       2.28 f
  U449/Y (INVX2TS)                             0.19       2.47 r
  U452/Y (INVX2TS)                             0.11       2.58 f
  U463/Y (INVX2TS)                             0.09       2.67 r
  U779/Y (NAND4XLTS)                           0.26       2.93 f
  U549/Y (NOR3XLTS)                            0.57       3.49 r
  U780/Y (INVX2TS)                             0.27       3.76 f
  U395/Y (INVX2TS)                             0.13       3.90 r
  U396/Y (INVX2TS)                             0.08       3.98 f
  U785/Y (AO22XLTS)                            0.45       4.43 f
  memory_reg_8__4_/D (DFFQX1TS)                0.00       4.43 f
  data arrival time                                       4.43

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_8__4_/CK (DFFQX1TS)               0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.43
  ---------------------------------------------------------------
  slack (MET)                                         99835.23


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_8__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U555/Y (AOI221XLTS)                          0.23       1.21 f
  U556/Y (OAI211XLTS)                          0.23       1.44 r
  U543/Y (AOI21X2TS)                           0.37       1.80 f
  U559/Y (NAND2BXLTS)                          0.48       2.28 f
  U449/Y (INVX2TS)                             0.19       2.47 r
  U452/Y (INVX2TS)                             0.11       2.58 f
  U463/Y (INVX2TS)                             0.09       2.67 r
  U779/Y (NAND4XLTS)                           0.26       2.93 f
  U549/Y (NOR3XLTS)                            0.57       3.49 r
  U780/Y (INVX2TS)                             0.27       3.76 f
  U395/Y (INVX2TS)                             0.13       3.90 r
  U397/Y (INVX2TS)                             0.08       3.98 f
  U786/Y (AO22XLTS)                            0.45       4.43 f
  memory_reg_8__5_/D (DFFQX1TS)                0.00       4.43 f
  data arrival time                                       4.43

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_8__5_/CK (DFFQX1TS)               0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.43
  ---------------------------------------------------------------
  slack (MET)                                         99835.23


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_8__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U555/Y (AOI221XLTS)                          0.23       1.21 f
  U556/Y (OAI211XLTS)                          0.23       1.44 r
  U543/Y (AOI21X2TS)                           0.37       1.80 f
  U559/Y (NAND2BXLTS)                          0.48       2.28 f
  U449/Y (INVX2TS)                             0.19       2.47 r
  U452/Y (INVX2TS)                             0.11       2.58 f
  U463/Y (INVX2TS)                             0.09       2.67 r
  U779/Y (NAND4XLTS)                           0.26       2.93 f
  U549/Y (NOR3XLTS)                            0.57       3.49 r
  U780/Y (INVX2TS)                             0.27       3.76 f
  U395/Y (INVX2TS)                             0.13       3.90 r
  U396/Y (INVX2TS)                             0.08       3.98 f
  U787/Y (AO22XLTS)                            0.45       4.43 f
  memory_reg_8__6_/D (DFFQX1TS)                0.00       4.43 f
  data arrival time                                       4.43

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_8__6_/CK (DFFQX1TS)               0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.43
  ---------------------------------------------------------------
  slack (MET)                                         99835.23


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_8__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U555/Y (AOI221XLTS)                          0.23       1.21 f
  U556/Y (OAI211XLTS)                          0.23       1.44 r
  U543/Y (AOI21X2TS)                           0.37       1.80 f
  U559/Y (NAND2BXLTS)                          0.48       2.28 f
  U449/Y (INVX2TS)                             0.19       2.47 r
  U452/Y (INVX2TS)                             0.11       2.58 f
  U463/Y (INVX2TS)                             0.09       2.67 r
  U779/Y (NAND4XLTS)                           0.26       2.93 f
  U549/Y (NOR3XLTS)                            0.57       3.49 r
  U780/Y (INVX2TS)                             0.27       3.76 f
  U395/Y (INVX2TS)                             0.13       3.90 r
  U397/Y (INVX2TS)                             0.08       3.98 f
  U788/Y (AO22XLTS)                            0.45       4.43 f
  memory_reg_8__7_/D (DFFQX1TS)                0.00       4.43 f
  data arrival time                                       4.43

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_8__7_/CK (DFFQX1TS)               0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.43
  ---------------------------------------------------------------
  slack (MET)                                         99835.23


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_12__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U554/Y (OAI22X1TS)                           0.22       1.20 f
  U555/Y (AOI221XLTS)                          0.31       1.51 r
  U556/Y (OAI211XLTS)                          0.31       1.81 f
  U543/Y (AOI21X2TS)                           0.57       2.39 r
  U559/Y (NAND2BXLTS)                          0.52       2.90 r
  U449/Y (INVX2TS)                             0.19       3.09 f
  U452/Y (INVX2TS)                             0.12       3.21 r
  U463/Y (INVX2TS)                             0.09       3.30 f
  U779/Y (NAND4XLTS)                           0.23       3.53 r
  U817/Y (NOR2XLTS)                            0.27       3.80 f
  U441/Y (INVX2TS)                             0.16       3.96 r
  U443/Y (INVX2TS)                             0.08       4.04 f
  U820/Y (AO22XLTS)                            0.38       4.42 f
  memory_reg_12__1_/D (DFFQX1TS)               0.00       4.42 f
  data arrival time                                       4.42

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_12__1_/CK (DFFQX1TS)              0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.42
  ---------------------------------------------------------------
  slack (MET)                                         99835.23


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_12__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U554/Y (OAI22X1TS)                           0.22       1.20 f
  U555/Y (AOI221XLTS)                          0.31       1.51 r
  U556/Y (OAI211XLTS)                          0.31       1.81 f
  U543/Y (AOI21X2TS)                           0.57       2.39 r
  U559/Y (NAND2BXLTS)                          0.52       2.90 r
  U449/Y (INVX2TS)                             0.19       3.09 f
  U452/Y (INVX2TS)                             0.12       3.21 r
  U463/Y (INVX2TS)                             0.09       3.30 f
  U779/Y (NAND4XLTS)                           0.23       3.53 r
  U817/Y (NOR2XLTS)                            0.27       3.80 f
  U441/Y (INVX2TS)                             0.16       3.96 r
  U443/Y (INVX2TS)                             0.08       4.04 f
  U822/Y (AO22XLTS)                            0.38       4.42 f
  memory_reg_12__3_/D (DFFQX1TS)               0.00       4.42 f
  data arrival time                                       4.42

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_12__3_/CK (DFFQX1TS)              0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.42
  ---------------------------------------------------------------
  slack (MET)                                         99835.23


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_12__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U554/Y (OAI22X1TS)                           0.22       1.20 f
  U555/Y (AOI221XLTS)                          0.31       1.51 r
  U556/Y (OAI211XLTS)                          0.31       1.81 f
  U543/Y (AOI21X2TS)                           0.57       2.39 r
  U559/Y (NAND2BXLTS)                          0.52       2.90 r
  U449/Y (INVX2TS)                             0.19       3.09 f
  U452/Y (INVX2TS)                             0.12       3.21 r
  U463/Y (INVX2TS)                             0.09       3.30 f
  U779/Y (NAND4XLTS)                           0.23       3.53 r
  U817/Y (NOR2XLTS)                            0.27       3.80 f
  U441/Y (INVX2TS)                             0.16       3.96 r
  U442/Y (INVX2TS)                             0.08       4.04 f
  U824/Y (AO22XLTS)                            0.38       4.42 f
  memory_reg_12__5_/D (DFFQX1TS)               0.00       4.42 f
  data arrival time                                       4.42

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_12__5_/CK (DFFQX1TS)              0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.42
  ---------------------------------------------------------------
  slack (MET)                                         99835.23


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_9__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U554/Y (OAI22X1TS)                           0.22       1.20 f
  U555/Y (AOI221XLTS)                          0.31       1.51 r
  U556/Y (OAI211XLTS)                          0.31       1.81 f
  U543/Y (AOI21X2TS)                           0.57       2.39 r
  U559/Y (NAND2BXLTS)                          0.52       2.90 r
  U449/Y (INVX2TS)                             0.19       3.09 f
  U452/Y (INVX2TS)                             0.12       3.21 r
  U463/Y (INVX2TS)                             0.09       3.30 f
  U789/Y (NAND4XLTS)                           0.24       3.54 r
  U790/Y (NOR3XLTS)                            0.27       3.81 f
  U481/Y (INVX2TS)                             0.15       3.96 r
  U482/Y (INVX2TS)                             0.08       4.04 f
  U791/Y (AO22XLTS)                            0.38       4.42 f
  memory_reg_9__0_/D (DFFQX1TS)                0.00       4.42 f
  data arrival time                                       4.42

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_9__0_/CK (DFFQX1TS)               0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.42
  ---------------------------------------------------------------
  slack (MET)                                         99835.23


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_9__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U554/Y (OAI22X1TS)                           0.22       1.20 f
  U555/Y (AOI221XLTS)                          0.31       1.51 r
  U556/Y (OAI211XLTS)                          0.31       1.81 f
  U543/Y (AOI21X2TS)                           0.57       2.39 r
  U559/Y (NAND2BXLTS)                          0.52       2.90 r
  U449/Y (INVX2TS)                             0.19       3.09 f
  U452/Y (INVX2TS)                             0.12       3.21 r
  U463/Y (INVX2TS)                             0.09       3.30 f
  U789/Y (NAND4XLTS)                           0.24       3.54 r
  U790/Y (NOR3XLTS)                            0.27       3.81 f
  U481/Y (INVX2TS)                             0.15       3.96 r
  U482/Y (INVX2TS)                             0.08       4.04 f
  U793/Y (AO22XLTS)                            0.38       4.42 f
  memory_reg_9__2_/D (DFFQX1TS)                0.00       4.42 f
  data arrival time                                       4.42

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_9__2_/CK (DFFQX1TS)               0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.42
  ---------------------------------------------------------------
  slack (MET)                                         99835.23


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_9__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U554/Y (OAI22X1TS)                           0.22       1.20 f
  U555/Y (AOI221XLTS)                          0.31       1.51 r
  U556/Y (OAI211XLTS)                          0.31       1.81 f
  U543/Y (AOI21X2TS)                           0.57       2.39 r
  U559/Y (NAND2BXLTS)                          0.52       2.90 r
  U449/Y (INVX2TS)                             0.19       3.09 f
  U452/Y (INVX2TS)                             0.12       3.21 r
  U463/Y (INVX2TS)                             0.09       3.30 f
  U789/Y (NAND4XLTS)                           0.24       3.54 r
  U790/Y (NOR3XLTS)                            0.27       3.81 f
  U481/Y (INVX2TS)                             0.15       3.96 r
  U482/Y (INVX2TS)                             0.08       4.04 f
  U797/Y (AO22XLTS)                            0.38       4.42 f
  memory_reg_9__6_/D (DFFQX1TS)                0.00       4.42 f
  data arrival time                                       4.42

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_9__6_/CK (DFFQX1TS)               0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.42
  ---------------------------------------------------------------
  slack (MET)                                         99835.23


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_11__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U554/Y (OAI22X1TS)                           0.22       1.20 f
  U555/Y (AOI221XLTS)                          0.31       1.51 r
  U556/Y (OAI211XLTS)                          0.31       1.81 f
  U543/Y (AOI21X2TS)                           0.57       2.39 r
  U559/Y (NAND2BXLTS)                          0.52       2.90 r
  U449/Y (INVX2TS)                             0.19       3.09 f
  U452/Y (INVX2TS)                             0.12       3.21 r
  U463/Y (INVX2TS)                             0.09       3.30 f
  U789/Y (NAND4XLTS)                           0.24       3.54 r
  U808/Y (NOR2XLTS)                            0.25       3.79 f
  U438/Y (INVX2TS)                             0.14       3.94 r
  U440/Y (INVX2TS)                             0.08       4.02 f
  U810/Y (AO22XLTS)                            0.39       4.41 f
  memory_reg_11__1_/D (DFFQX1TS)               0.00       4.41 f
  data arrival time                                       4.41

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_11__1_/CK (DFFQX1TS)              0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.41
  ---------------------------------------------------------------
  slack (MET)                                         99835.25


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_11__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U554/Y (OAI22X1TS)                           0.22       1.20 f
  U555/Y (AOI221XLTS)                          0.31       1.51 r
  U556/Y (OAI211XLTS)                          0.31       1.81 f
  U543/Y (AOI21X2TS)                           0.57       2.39 r
  U559/Y (NAND2BXLTS)                          0.52       2.90 r
  U449/Y (INVX2TS)                             0.19       3.09 f
  U452/Y (INVX2TS)                             0.12       3.21 r
  U463/Y (INVX2TS)                             0.09       3.30 f
  U789/Y (NAND4XLTS)                           0.24       3.54 r
  U808/Y (NOR2XLTS)                            0.25       3.79 f
  U438/Y (INVX2TS)                             0.14       3.94 r
  U440/Y (INVX2TS)                             0.08       4.02 f
  U813/Y (AO22XLTS)                            0.39       4.41 f
  memory_reg_11__4_/D (DFFQX1TS)               0.00       4.41 f
  data arrival time                                       4.41

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_11__4_/CK (DFFQX1TS)              0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.41
  ---------------------------------------------------------------
  slack (MET)                                         99835.25


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_11__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U554/Y (OAI22X1TS)                           0.22       1.20 f
  U555/Y (AOI221XLTS)                          0.31       1.51 r
  U556/Y (OAI211XLTS)                          0.31       1.81 f
  U543/Y (AOI21X2TS)                           0.57       2.39 r
  U559/Y (NAND2BXLTS)                          0.52       2.90 r
  U449/Y (INVX2TS)                             0.19       3.09 f
  U452/Y (INVX2TS)                             0.12       3.21 r
  U463/Y (INVX2TS)                             0.09       3.30 f
  U789/Y (NAND4XLTS)                           0.24       3.54 r
  U808/Y (NOR2XLTS)                            0.25       3.79 f
  U438/Y (INVX2TS)                             0.14       3.94 r
  U440/Y (INVX2TS)                             0.08       4.02 f
  U816/Y (AO22XLTS)                            0.39       4.41 f
  memory_reg_11__7_/D (DFFQX1TS)               0.00       4.41 f
  data arrival time                                       4.41

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_11__7_/CK (DFFQX1TS)              0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.41
  ---------------------------------------------------------------
  slack (MET)                                         99835.25


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_15__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U554/Y (OAI22X1TS)                           0.22       1.20 f
  U555/Y (AOI221XLTS)                          0.31       1.51 r
  U556/Y (OAI211XLTS)                          0.31       1.81 f
  U543/Y (AOI21X2TS)                           0.57       2.39 r
  U559/Y (NAND2BXLTS)                          0.52       2.90 r
  U449/Y (INVX2TS)                             0.19       3.09 f
  U452/Y (INVX2TS)                             0.12       3.21 r
  U463/Y (INVX2TS)                             0.09       3.30 f
  U789/Y (NAND4XLTS)                           0.24       3.54 r
  U847/Y (NOR2XLTS)                            0.25       3.79 f
  U446/Y (INVX2TS)                             0.14       3.94 r
  U448/Y (INVX2TS)                             0.08       4.02 f
  U849/Y (AO22XLTS)                            0.39       4.41 f
  memory_reg_15__1_/D (DFFQX1TS)               0.00       4.41 f
  data arrival time                                       4.41

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_15__1_/CK (DFFQX1TS)              0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.41
  ---------------------------------------------------------------
  slack (MET)                                         99835.25


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_15__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U554/Y (OAI22X1TS)                           0.22       1.20 f
  U555/Y (AOI221XLTS)                          0.31       1.51 r
  U556/Y (OAI211XLTS)                          0.31       1.81 f
  U543/Y (AOI21X2TS)                           0.57       2.39 r
  U559/Y (NAND2BXLTS)                          0.52       2.90 r
  U449/Y (INVX2TS)                             0.19       3.09 f
  U452/Y (INVX2TS)                             0.12       3.21 r
  U463/Y (INVX2TS)                             0.09       3.30 f
  U789/Y (NAND4XLTS)                           0.24       3.54 r
  U847/Y (NOR2XLTS)                            0.25       3.79 f
  U446/Y (INVX2TS)                             0.14       3.94 r
  U448/Y (INVX2TS)                             0.08       4.02 f
  U852/Y (AO22XLTS)                            0.39       4.41 f
  memory_reg_15__4_/D (DFFQX1TS)               0.00       4.41 f
  data arrival time                                       4.41

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_15__4_/CK (DFFQX1TS)              0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.41
  ---------------------------------------------------------------
  slack (MET)                                         99835.25


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_15__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U554/Y (OAI22X1TS)                           0.22       1.20 f
  U555/Y (AOI221XLTS)                          0.31       1.51 r
  U556/Y (OAI211XLTS)                          0.31       1.81 f
  U543/Y (AOI21X2TS)                           0.57       2.39 r
  U559/Y (NAND2BXLTS)                          0.52       2.90 r
  U449/Y (INVX2TS)                             0.19       3.09 f
  U452/Y (INVX2TS)                             0.12       3.21 r
  U463/Y (INVX2TS)                             0.09       3.30 f
  U789/Y (NAND4XLTS)                           0.24       3.54 r
  U847/Y (NOR2XLTS)                            0.25       3.79 f
  U446/Y (INVX2TS)                             0.14       3.94 r
  U448/Y (INVX2TS)                             0.08       4.02 f
  U855/Y (AO22XLTS)                            0.39       4.41 f
  memory_reg_15__7_/D (DFFQX1TS)               0.00       4.41 f
  data arrival time                                       4.41

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_15__7_/CK (DFFQX1TS)              0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.41
  ---------------------------------------------------------------
  slack (MET)                                         99835.25


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_11__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U555/Y (AOI221XLTS)                          0.23       1.21 f
  U556/Y (OAI211XLTS)                          0.23       1.44 r
  U543/Y (AOI21X2TS)                           0.37       1.80 f
  U559/Y (NAND2BXLTS)                          0.48       2.28 f
  U449/Y (INVX2TS)                             0.19       2.47 r
  U452/Y (INVX2TS)                             0.11       2.58 f
  U463/Y (INVX2TS)                             0.09       2.67 r
  U789/Y (NAND4XLTS)                           0.27       2.94 f
  U808/Y (NOR2XLTS)                            0.54       3.48 r
  U438/Y (INVX2TS)                             0.28       3.76 f
  U440/Y (INVX2TS)                             0.12       3.88 r
  U403/Y (INVX2TS)                             0.07       3.95 f
  U812/Y (AO22XLTS)                            0.45       4.40 f
  memory_reg_11__3_/D (DFFQX1TS)               0.00       4.40 f
  data arrival time                                       4.40

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_11__3_/CK (DFFQX1TS)              0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.40
  ---------------------------------------------------------------
  slack (MET)                                         99835.25


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_11__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U555/Y (AOI221XLTS)                          0.23       1.21 f
  U556/Y (OAI211XLTS)                          0.23       1.44 r
  U543/Y (AOI21X2TS)                           0.37       1.80 f
  U559/Y (NAND2BXLTS)                          0.48       2.28 f
  U449/Y (INVX2TS)                             0.19       2.47 r
  U452/Y (INVX2TS)                             0.11       2.58 f
  U463/Y (INVX2TS)                             0.09       2.67 r
  U789/Y (NAND4XLTS)                           0.27       2.94 f
  U808/Y (NOR2XLTS)                            0.54       3.48 r
  U438/Y (INVX2TS)                             0.28       3.76 f
  U440/Y (INVX2TS)                             0.12       3.88 r
  U403/Y (INVX2TS)                             0.07       3.95 f
  U814/Y (AO22XLTS)                            0.45       4.40 f
  memory_reg_11__5_/D (DFFQX1TS)               0.00       4.40 f
  data arrival time                                       4.40

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_11__5_/CK (DFFQX1TS)              0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.40
  ---------------------------------------------------------------
  slack (MET)                                         99835.25


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_15__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U555/Y (AOI221XLTS)                          0.23       1.21 f
  U556/Y (OAI211XLTS)                          0.23       1.44 r
  U543/Y (AOI21X2TS)                           0.37       1.80 f
  U559/Y (NAND2BXLTS)                          0.48       2.28 f
  U449/Y (INVX2TS)                             0.19       2.47 r
  U452/Y (INVX2TS)                             0.11       2.58 f
  U463/Y (INVX2TS)                             0.09       2.67 r
  U789/Y (NAND4XLTS)                           0.27       2.94 f
  U847/Y (NOR2XLTS)                            0.54       3.48 r
  U446/Y (INVX2TS)                             0.28       3.76 f
  U448/Y (INVX2TS)                             0.12       3.88 r
  U412/Y (INVX2TS)                             0.07       3.95 f
  U851/Y (AO22XLTS)                            0.45       4.40 f
  memory_reg_15__3_/D (DFFQX1TS)               0.00       4.40 f
  data arrival time                                       4.40

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_15__3_/CK (DFFQX1TS)              0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.40
  ---------------------------------------------------------------
  slack (MET)                                         99835.25


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_15__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U555/Y (AOI221XLTS)                          0.23       1.21 f
  U556/Y (OAI211XLTS)                          0.23       1.44 r
  U543/Y (AOI21X2TS)                           0.37       1.80 f
  U559/Y (NAND2BXLTS)                          0.48       2.28 f
  U449/Y (INVX2TS)                             0.19       2.47 r
  U452/Y (INVX2TS)                             0.11       2.58 f
  U463/Y (INVX2TS)                             0.09       2.67 r
  U789/Y (NAND4XLTS)                           0.27       2.94 f
  U847/Y (NOR2XLTS)                            0.54       3.48 r
  U446/Y (INVX2TS)                             0.28       3.76 f
  U448/Y (INVX2TS)                             0.12       3.88 r
  U412/Y (INVX2TS)                             0.07       3.95 f
  U853/Y (AO22XLTS)                            0.45       4.40 f
  memory_reg_15__5_/D (DFFQX1TS)               0.00       4.40 f
  data arrival time                                       4.40

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_15__5_/CK (DFFQX1TS)              0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.40
  ---------------------------------------------------------------
  slack (MET)                                         99835.25


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_10__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U554/Y (OAI22X1TS)                           0.22       1.20 f
  U555/Y (AOI221XLTS)                          0.31       1.51 r
  U556/Y (OAI211XLTS)                          0.31       1.81 f
  U543/Y (AOI21X2TS)                           0.57       2.39 r
  U559/Y (NAND2BXLTS)                          0.52       2.90 r
  U449/Y (INVX2TS)                             0.19       3.09 f
  U452/Y (INVX2TS)                             0.12       3.21 r
  U463/Y (INVX2TS)                             0.09       3.30 f
  U779/Y (NAND4XLTS)                           0.23       3.53 r
  U799/Y (NOR2XLTS)                            0.25       3.78 f
  U435/Y (INVX2TS)                             0.14       3.92 r
  U437/Y (INVX2TS)                             0.08       4.01 f
  U801/Y (AO22XLTS)                            0.39       4.39 f
  memory_reg_10__1_/D (DFFQX1TS)               0.00       4.39 f
  data arrival time                                       4.39

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_10__1_/CK (DFFQX1TS)              0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.39
  ---------------------------------------------------------------
  slack (MET)                                         99835.26


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_10__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U554/Y (OAI22X1TS)                           0.22       1.20 f
  U555/Y (AOI221XLTS)                          0.31       1.51 r
  U556/Y (OAI211XLTS)                          0.31       1.81 f
  U543/Y (AOI21X2TS)                           0.57       2.39 r
  U559/Y (NAND2BXLTS)                          0.52       2.90 r
  U449/Y (INVX2TS)                             0.19       3.09 f
  U452/Y (INVX2TS)                             0.12       3.21 r
  U463/Y (INVX2TS)                             0.09       3.30 f
  U779/Y (NAND4XLTS)                           0.23       3.53 r
  U799/Y (NOR2XLTS)                            0.25       3.78 f
  U435/Y (INVX2TS)                             0.14       3.92 r
  U437/Y (INVX2TS)                             0.08       4.01 f
  U804/Y (AO22XLTS)                            0.39       4.39 f
  memory_reg_10__4_/D (DFFQX1TS)               0.00       4.39 f
  data arrival time                                       4.39

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_10__4_/CK (DFFQX1TS)              0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.39
  ---------------------------------------------------------------
  slack (MET)                                         99835.26


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_10__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U554/Y (OAI22X1TS)                           0.22       1.20 f
  U555/Y (AOI221XLTS)                          0.31       1.51 r
  U556/Y (OAI211XLTS)                          0.31       1.81 f
  U543/Y (AOI21X2TS)                           0.57       2.39 r
  U559/Y (NAND2BXLTS)                          0.52       2.90 r
  U449/Y (INVX2TS)                             0.19       3.09 f
  U452/Y (INVX2TS)                             0.12       3.21 r
  U463/Y (INVX2TS)                             0.09       3.30 f
  U779/Y (NAND4XLTS)                           0.23       3.53 r
  U799/Y (NOR2XLTS)                            0.25       3.78 f
  U435/Y (INVX2TS)                             0.14       3.92 r
  U437/Y (INVX2TS)                             0.08       4.01 f
  U807/Y (AO22XLTS)                            0.39       4.39 f
  memory_reg_10__7_/D (DFFQX1TS)               0.00       4.39 f
  data arrival time                                       4.39

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_10__7_/CK (DFFQX1TS)              0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.39
  ---------------------------------------------------------------
  slack (MET)                                         99835.26


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_11__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U554/Y (OAI22X1TS)                           0.22       1.20 f
  U555/Y (AOI221XLTS)                          0.31       1.51 r
  U556/Y (OAI211XLTS)                          0.31       1.81 f
  U543/Y (AOI21X2TS)                           0.57       2.39 r
  U559/Y (NAND2BXLTS)                          0.52       2.90 r
  U449/Y (INVX2TS)                             0.19       3.09 f
  U452/Y (INVX2TS)                             0.12       3.21 r
  U463/Y (INVX2TS)                             0.09       3.30 f
  U789/Y (NAND4XLTS)                           0.24       3.54 r
  U808/Y (NOR2XLTS)                            0.25       3.79 f
  U438/Y (INVX2TS)                             0.14       3.94 r
  U439/Y (INVX2TS)                             0.08       4.01 f
  U809/Y (AO22XLTS)                            0.38       4.39 f
  memory_reg_11__0_/D (DFFQX1TS)               0.00       4.39 f
  data arrival time                                       4.39

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_11__0_/CK (DFFQX1TS)              0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.39
  ---------------------------------------------------------------
  slack (MET)                                         99835.26


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_11__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U554/Y (OAI22X1TS)                           0.22       1.20 f
  U555/Y (AOI221XLTS)                          0.31       1.51 r
  U556/Y (OAI211XLTS)                          0.31       1.81 f
  U543/Y (AOI21X2TS)                           0.57       2.39 r
  U559/Y (NAND2BXLTS)                          0.52       2.90 r
  U449/Y (INVX2TS)                             0.19       3.09 f
  U452/Y (INVX2TS)                             0.12       3.21 r
  U463/Y (INVX2TS)                             0.09       3.30 f
  U789/Y (NAND4XLTS)                           0.24       3.54 r
  U808/Y (NOR2XLTS)                            0.25       3.79 f
  U438/Y (INVX2TS)                             0.14       3.94 r
  U439/Y (INVX2TS)                             0.08       4.01 f
  U811/Y (AO22XLTS)                            0.38       4.39 f
  memory_reg_11__2_/D (DFFQX1TS)               0.00       4.39 f
  data arrival time                                       4.39

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_11__2_/CK (DFFQX1TS)              0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.39
  ---------------------------------------------------------------
  slack (MET)                                         99835.26


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_11__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U554/Y (OAI22X1TS)                           0.22       1.20 f
  U555/Y (AOI221XLTS)                          0.31       1.51 r
  U556/Y (OAI211XLTS)                          0.31       1.81 f
  U543/Y (AOI21X2TS)                           0.57       2.39 r
  U559/Y (NAND2BXLTS)                          0.52       2.90 r
  U449/Y (INVX2TS)                             0.19       3.09 f
  U452/Y (INVX2TS)                             0.12       3.21 r
  U463/Y (INVX2TS)                             0.09       3.30 f
  U789/Y (NAND4XLTS)                           0.24       3.54 r
  U808/Y (NOR2XLTS)                            0.25       3.79 f
  U438/Y (INVX2TS)                             0.14       3.94 r
  U439/Y (INVX2TS)                             0.08       4.01 f
  U815/Y (AO22XLTS)                            0.38       4.39 f
  memory_reg_11__6_/D (DFFQX1TS)               0.00       4.39 f
  data arrival time                                       4.39

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_11__6_/CK (DFFQX1TS)              0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.39
  ---------------------------------------------------------------
  slack (MET)                                         99835.26


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_15__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U554/Y (OAI22X1TS)                           0.22       1.20 f
  U555/Y (AOI221XLTS)                          0.31       1.51 r
  U556/Y (OAI211XLTS)                          0.31       1.81 f
  U543/Y (AOI21X2TS)                           0.57       2.39 r
  U559/Y (NAND2BXLTS)                          0.52       2.90 r
  U449/Y (INVX2TS)                             0.19       3.09 f
  U452/Y (INVX2TS)                             0.12       3.21 r
  U463/Y (INVX2TS)                             0.09       3.30 f
  U789/Y (NAND4XLTS)                           0.24       3.54 r
  U847/Y (NOR2XLTS)                            0.25       3.79 f
  U446/Y (INVX2TS)                             0.14       3.94 r
  U447/Y (INVX2TS)                             0.08       4.01 f
  U848/Y (AO22XLTS)                            0.38       4.39 f
  memory_reg_15__0_/D (DFFQX1TS)               0.00       4.39 f
  data arrival time                                       4.39

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_15__0_/CK (DFFQX1TS)              0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.39
  ---------------------------------------------------------------
  slack (MET)                                         99835.26


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_15__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U554/Y (OAI22X1TS)                           0.22       1.20 f
  U555/Y (AOI221XLTS)                          0.31       1.51 r
  U556/Y (OAI211XLTS)                          0.31       1.81 f
  U543/Y (AOI21X2TS)                           0.57       2.39 r
  U559/Y (NAND2BXLTS)                          0.52       2.90 r
  U449/Y (INVX2TS)                             0.19       3.09 f
  U452/Y (INVX2TS)                             0.12       3.21 r
  U463/Y (INVX2TS)                             0.09       3.30 f
  U789/Y (NAND4XLTS)                           0.24       3.54 r
  U847/Y (NOR2XLTS)                            0.25       3.79 f
  U446/Y (INVX2TS)                             0.14       3.94 r
  U447/Y (INVX2TS)                             0.08       4.01 f
  U850/Y (AO22XLTS)                            0.38       4.39 f
  memory_reg_15__2_/D (DFFQX1TS)               0.00       4.39 f
  data arrival time                                       4.39

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_15__2_/CK (DFFQX1TS)              0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.39
  ---------------------------------------------------------------
  slack (MET)                                         99835.26


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_15__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U554/Y (OAI22X1TS)                           0.22       1.20 f
  U555/Y (AOI221XLTS)                          0.31       1.51 r
  U556/Y (OAI211XLTS)                          0.31       1.81 f
  U543/Y (AOI21X2TS)                           0.57       2.39 r
  U559/Y (NAND2BXLTS)                          0.52       2.90 r
  U449/Y (INVX2TS)                             0.19       3.09 f
  U452/Y (INVX2TS)                             0.12       3.21 r
  U463/Y (INVX2TS)                             0.09       3.30 f
  U789/Y (NAND4XLTS)                           0.24       3.54 r
  U847/Y (NOR2XLTS)                            0.25       3.79 f
  U446/Y (INVX2TS)                             0.14       3.94 r
  U447/Y (INVX2TS)                             0.08       4.01 f
  U854/Y (AO22XLTS)                            0.38       4.39 f
  memory_reg_15__6_/D (DFFQX1TS)               0.00       4.39 f
  data arrival time                                       4.39

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_15__6_/CK (DFFQX1TS)              0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.39
  ---------------------------------------------------------------
  slack (MET)                                         99835.26


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_10__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U555/Y (AOI221XLTS)                          0.23       1.21 f
  U556/Y (OAI211XLTS)                          0.23       1.44 r
  U543/Y (AOI21X2TS)                           0.37       1.80 f
  U559/Y (NAND2BXLTS)                          0.48       2.28 f
  U449/Y (INVX2TS)                             0.19       2.47 r
  U452/Y (INVX2TS)                             0.11       2.58 f
  U463/Y (INVX2TS)                             0.09       2.67 r
  U779/Y (NAND4XLTS)                           0.26       2.93 f
  U799/Y (NOR2XLTS)                            0.54       3.47 r
  U435/Y (INVX2TS)                             0.28       3.74 f
  U437/Y (INVX2TS)                             0.12       3.87 r
  U401/Y (INVX2TS)                             0.07       3.94 f
  U803/Y (AO22XLTS)                            0.45       4.39 f
  memory_reg_10__3_/D (DFFQX1TS)               0.00       4.39 f
  data arrival time                                       4.39

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_10__3_/CK (DFFQX1TS)              0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.39
  ---------------------------------------------------------------
  slack (MET)                                         99835.27


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_10__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U555/Y (AOI221XLTS)                          0.23       1.21 f
  U556/Y (OAI211XLTS)                          0.23       1.44 r
  U543/Y (AOI21X2TS)                           0.37       1.80 f
  U559/Y (NAND2BXLTS)                          0.48       2.28 f
  U449/Y (INVX2TS)                             0.19       2.47 r
  U452/Y (INVX2TS)                             0.11       2.58 f
  U463/Y (INVX2TS)                             0.09       2.67 r
  U779/Y (NAND4XLTS)                           0.26       2.93 f
  U799/Y (NOR2XLTS)                            0.54       3.47 r
  U435/Y (INVX2TS)                             0.28       3.74 f
  U437/Y (INVX2TS)                             0.12       3.87 r
  U401/Y (INVX2TS)                             0.07       3.94 f
  U805/Y (AO22XLTS)                            0.45       4.39 f
  memory_reg_10__5_/D (DFFQX1TS)               0.00       4.39 f
  data arrival time                                       4.39

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_10__5_/CK (DFFQX1TS)              0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.39
  ---------------------------------------------------------------
  slack (MET)                                         99835.27


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_10__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U554/Y (OAI22X1TS)                           0.22       1.20 f
  U555/Y (AOI221XLTS)                          0.31       1.51 r
  U556/Y (OAI211XLTS)                          0.31       1.81 f
  U543/Y (AOI21X2TS)                           0.57       2.39 r
  U559/Y (NAND2BXLTS)                          0.52       2.90 r
  U449/Y (INVX2TS)                             0.19       3.09 f
  U452/Y (INVX2TS)                             0.12       3.21 r
  U463/Y (INVX2TS)                             0.09       3.30 f
  U779/Y (NAND4XLTS)                           0.23       3.53 r
  U799/Y (NOR2XLTS)                            0.25       3.78 f
  U435/Y (INVX2TS)                             0.14       3.92 r
  U436/Y (INVX2TS)                             0.08       4.00 f
  U800/Y (AO22XLTS)                            0.38       4.38 f
  memory_reg_10__0_/D (DFFQX1TS)               0.00       4.38 f
  data arrival time                                       4.38

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_10__0_/CK (DFFQX1TS)              0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.38
  ---------------------------------------------------------------
  slack (MET)                                         99835.27


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_10__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U554/Y (OAI22X1TS)                           0.22       1.20 f
  U555/Y (AOI221XLTS)                          0.31       1.51 r
  U556/Y (OAI211XLTS)                          0.31       1.81 f
  U543/Y (AOI21X2TS)                           0.57       2.39 r
  U559/Y (NAND2BXLTS)                          0.52       2.90 r
  U449/Y (INVX2TS)                             0.19       3.09 f
  U452/Y (INVX2TS)                             0.12       3.21 r
  U463/Y (INVX2TS)                             0.09       3.30 f
  U779/Y (NAND4XLTS)                           0.23       3.53 r
  U799/Y (NOR2XLTS)                            0.25       3.78 f
  U435/Y (INVX2TS)                             0.14       3.92 r
  U436/Y (INVX2TS)                             0.08       4.00 f
  U802/Y (AO22XLTS)                            0.38       4.38 f
  memory_reg_10__2_/D (DFFQX1TS)               0.00       4.38 f
  data arrival time                                       4.38

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_10__2_/CK (DFFQX1TS)              0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.38
  ---------------------------------------------------------------
  slack (MET)                                         99835.27


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_10__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U554/Y (OAI22X1TS)                           0.22       1.20 f
  U555/Y (AOI221XLTS)                          0.31       1.51 r
  U556/Y (OAI211XLTS)                          0.31       1.81 f
  U543/Y (AOI21X2TS)                           0.57       2.39 r
  U559/Y (NAND2BXLTS)                          0.52       2.90 r
  U449/Y (INVX2TS)                             0.19       3.09 f
  U452/Y (INVX2TS)                             0.12       3.21 r
  U463/Y (INVX2TS)                             0.09       3.30 f
  U779/Y (NAND4XLTS)                           0.23       3.53 r
  U799/Y (NOR2XLTS)                            0.25       3.78 f
  U435/Y (INVX2TS)                             0.14       3.92 r
  U436/Y (INVX2TS)                             0.08       4.00 f
  U806/Y (AO22XLTS)                            0.38       4.38 f
  memory_reg_10__6_/D (DFFQX1TS)               0.00       4.38 f
  data arrival time                                       4.38

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_10__6_/CK (DFFQX1TS)              0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.38
  ---------------------------------------------------------------
  slack (MET)                                         99835.27


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_13__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U554/Y (OAI22X1TS)                           0.22       1.20 f
  U555/Y (AOI221XLTS)                          0.31       1.51 r
  U556/Y (OAI211XLTS)                          0.31       1.81 f
  U543/Y (AOI21X2TS)                           0.57       2.39 r
  U559/Y (NAND2BXLTS)                          0.52       2.90 r
  U449/Y (INVX2TS)                             0.19       3.09 f
  U452/Y (INVX2TS)                             0.12       3.21 r
  U463/Y (INVX2TS)                             0.09       3.30 f
  U789/Y (NAND4XLTS)                           0.24       3.54 r
  U827/Y (NOR2XLTS)                            0.23       3.77 f
  U828/Y (INVX2TS)                             0.13       3.89 r
  U405/Y (INVX2TS)                             0.09       3.98 f
  U829/Y (AO22XLTS)                            0.39       4.37 f
  memory_reg_13__0_/D (DFFQX1TS)               0.00       4.37 f
  data arrival time                                       4.37

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_13__0_/CK (DFFQX1TS)              0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.37
  ---------------------------------------------------------------
  slack (MET)                                         99835.28


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_13__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U554/Y (OAI22X1TS)                           0.22       1.20 f
  U555/Y (AOI221XLTS)                          0.31       1.51 r
  U556/Y (OAI211XLTS)                          0.31       1.81 f
  U543/Y (AOI21X2TS)                           0.57       2.39 r
  U559/Y (NAND2BXLTS)                          0.52       2.90 r
  U449/Y (INVX2TS)                             0.19       3.09 f
  U452/Y (INVX2TS)                             0.12       3.21 r
  U463/Y (INVX2TS)                             0.09       3.30 f
  U789/Y (NAND4XLTS)                           0.24       3.54 r
  U827/Y (NOR2XLTS)                            0.23       3.77 f
  U828/Y (INVX2TS)                             0.13       3.89 r
  U405/Y (INVX2TS)                             0.09       3.98 f
  U834/Y (AO22XLTS)                            0.39       4.37 f
  memory_reg_13__5_/D (DFFQX1TS)               0.00       4.37 f
  data arrival time                                       4.37

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_13__5_/CK (DFFQX1TS)              0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.37
  ---------------------------------------------------------------
  slack (MET)                                         99835.28


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_14__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U554/Y (OAI22X1TS)                           0.22       1.20 f
  U555/Y (AOI221XLTS)                          0.31       1.51 r
  U556/Y (OAI211XLTS)                          0.31       1.81 f
  U543/Y (AOI21X2TS)                           0.57       2.39 r
  U559/Y (NAND2BXLTS)                          0.52       2.90 r
  U449/Y (INVX2TS)                             0.19       3.09 f
  U452/Y (INVX2TS)                             0.12       3.21 r
  U463/Y (INVX2TS)                             0.09       3.30 f
  U779/Y (NAND4XLTS)                           0.23       3.53 r
  U837/Y (NOR2XLTS)                            0.23       3.75 f
  U838/Y (INVX2TS)                             0.13       3.88 r
  U408/Y (INVX2TS)                             0.09       3.97 f
  U839/Y (AO22XLTS)                            0.39       4.36 f
  memory_reg_14__0_/D (DFFQX1TS)               0.00       4.36 f
  data arrival time                                       4.36

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_14__0_/CK (DFFQX1TS)              0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.36
  ---------------------------------------------------------------
  slack (MET)                                         99835.30


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_14__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U554/Y (OAI22X1TS)                           0.22       1.20 f
  U555/Y (AOI221XLTS)                          0.31       1.51 r
  U556/Y (OAI211XLTS)                          0.31       1.81 f
  U543/Y (AOI21X2TS)                           0.57       2.39 r
  U559/Y (NAND2BXLTS)                          0.52       2.90 r
  U449/Y (INVX2TS)                             0.19       3.09 f
  U452/Y (INVX2TS)                             0.12       3.21 r
  U463/Y (INVX2TS)                             0.09       3.30 f
  U779/Y (NAND4XLTS)                           0.23       3.53 r
  U837/Y (NOR2XLTS)                            0.23       3.75 f
  U838/Y (INVX2TS)                             0.13       3.88 r
  U408/Y (INVX2TS)                             0.09       3.97 f
  U844/Y (AO22XLTS)                            0.39       4.36 f
  memory_reg_14__5_/D (DFFQX1TS)               0.00       4.36 f
  data arrival time                                       4.36

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_14__5_/CK (DFFQX1TS)              0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.36
  ---------------------------------------------------------------
  slack (MET)                                         99835.30


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_13__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U554/Y (OAI22X1TS)                           0.22       1.20 f
  U555/Y (AOI221XLTS)                          0.31       1.51 r
  U556/Y (OAI211XLTS)                          0.31       1.81 f
  U543/Y (AOI21X2TS)                           0.57       2.39 r
  U559/Y (NAND2BXLTS)                          0.52       2.90 r
  U449/Y (INVX2TS)                             0.19       3.09 f
  U452/Y (INVX2TS)                             0.12       3.21 r
  U463/Y (INVX2TS)                             0.09       3.30 f
  U789/Y (NAND4XLTS)                           0.24       3.54 r
  U827/Y (NOR2XLTS)                            0.23       3.77 f
  U828/Y (INVX2TS)                             0.13       3.89 r
  U444/Y (INVX2TS)                             0.07       3.97 f
  U830/Y (AO22XLTS)                            0.38       4.35 f
  memory_reg_13__1_/D (DFFQX1TS)               0.00       4.35 f
  data arrival time                                       4.35

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_13__1_/CK (DFFQX1TS)              0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.35
  ---------------------------------------------------------------
  slack (MET)                                         99835.30


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_13__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U554/Y (OAI22X1TS)                           0.22       1.20 f
  U555/Y (AOI221XLTS)                          0.31       1.51 r
  U556/Y (OAI211XLTS)                          0.31       1.81 f
  U543/Y (AOI21X2TS)                           0.57       2.39 r
  U559/Y (NAND2BXLTS)                          0.52       2.90 r
  U449/Y (INVX2TS)                             0.19       3.09 f
  U452/Y (INVX2TS)                             0.12       3.21 r
  U463/Y (INVX2TS)                             0.09       3.30 f
  U789/Y (NAND4XLTS)                           0.24       3.54 r
  U827/Y (NOR2XLTS)                            0.23       3.77 f
  U828/Y (INVX2TS)                             0.13       3.89 r
  U444/Y (INVX2TS)                             0.07       3.97 f
  U831/Y (AO22XLTS)                            0.38       4.35 f
  memory_reg_13__2_/D (DFFQX1TS)               0.00       4.35 f
  data arrival time                                       4.35

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_13__2_/CK (DFFQX1TS)              0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.35
  ---------------------------------------------------------------
  slack (MET)                                         99835.30


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_13__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U554/Y (OAI22X1TS)                           0.22       1.20 f
  U555/Y (AOI221XLTS)                          0.31       1.51 r
  U556/Y (OAI211XLTS)                          0.31       1.81 f
  U543/Y (AOI21X2TS)                           0.57       2.39 r
  U559/Y (NAND2BXLTS)                          0.52       2.90 r
  U449/Y (INVX2TS)                             0.19       3.09 f
  U452/Y (INVX2TS)                             0.12       3.21 r
  U463/Y (INVX2TS)                             0.09       3.30 f
  U789/Y (NAND4XLTS)                           0.24       3.54 r
  U827/Y (NOR2XLTS)                            0.23       3.77 f
  U828/Y (INVX2TS)                             0.13       3.89 r
  U444/Y (INVX2TS)                             0.07       3.97 f
  U833/Y (AO22XLTS)                            0.38       4.35 f
  memory_reg_13__4_/D (DFFQX1TS)               0.00       4.35 f
  data arrival time                                       4.35

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_13__4_/CK (DFFQX1TS)              0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.35
  ---------------------------------------------------------------
  slack (MET)                                         99835.30


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_13__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U554/Y (OAI22X1TS)                           0.22       1.20 f
  U555/Y (AOI221XLTS)                          0.31       1.51 r
  U556/Y (OAI211XLTS)                          0.31       1.81 f
  U543/Y (AOI21X2TS)                           0.57       2.39 r
  U559/Y (NAND2BXLTS)                          0.52       2.90 r
  U449/Y (INVX2TS)                             0.19       3.09 f
  U452/Y (INVX2TS)                             0.12       3.21 r
  U463/Y (INVX2TS)                             0.09       3.30 f
  U789/Y (NAND4XLTS)                           0.24       3.54 r
  U827/Y (NOR2XLTS)                            0.23       3.77 f
  U828/Y (INVX2TS)                             0.13       3.89 r
  U444/Y (INVX2TS)                             0.07       3.97 f
  U836/Y (AO22XLTS)                            0.38       4.35 f
  memory_reg_13__7_/D (DFFQX1TS)               0.00       4.35 f
  data arrival time                                       4.35

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_13__7_/CK (DFFQX1TS)              0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.35
  ---------------------------------------------------------------
  slack (MET)                                         99835.30


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_14__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U554/Y (OAI22X1TS)                           0.22       1.20 f
  U555/Y (AOI221XLTS)                          0.31       1.51 r
  U556/Y (OAI211XLTS)                          0.31       1.81 f
  U543/Y (AOI21X2TS)                           0.57       2.39 r
  U559/Y (NAND2BXLTS)                          0.52       2.90 r
  U449/Y (INVX2TS)                             0.19       3.09 f
  U452/Y (INVX2TS)                             0.12       3.21 r
  U463/Y (INVX2TS)                             0.09       3.30 f
  U779/Y (NAND4XLTS)                           0.23       3.53 r
  U837/Y (NOR2XLTS)                            0.23       3.75 f
  U838/Y (INVX2TS)                             0.13       3.88 r
  U445/Y (INVX2TS)                             0.07       3.96 f
  U840/Y (AO22XLTS)                            0.38       4.34 f
  memory_reg_14__1_/D (DFFQX1TS)               0.00       4.34 f
  data arrival time                                       4.34

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_14__1_/CK (DFFQX1TS)              0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.34
  ---------------------------------------------------------------
  slack (MET)                                         99835.32


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_14__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U554/Y (OAI22X1TS)                           0.22       1.20 f
  U555/Y (AOI221XLTS)                          0.31       1.51 r
  U556/Y (OAI211XLTS)                          0.31       1.81 f
  U543/Y (AOI21X2TS)                           0.57       2.39 r
  U559/Y (NAND2BXLTS)                          0.52       2.90 r
  U449/Y (INVX2TS)                             0.19       3.09 f
  U452/Y (INVX2TS)                             0.12       3.21 r
  U463/Y (INVX2TS)                             0.09       3.30 f
  U779/Y (NAND4XLTS)                           0.23       3.53 r
  U837/Y (NOR2XLTS)                            0.23       3.75 f
  U838/Y (INVX2TS)                             0.13       3.88 r
  U445/Y (INVX2TS)                             0.07       3.96 f
  U841/Y (AO22XLTS)                            0.38       4.34 f
  memory_reg_14__2_/D (DFFQX1TS)               0.00       4.34 f
  data arrival time                                       4.34

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_14__2_/CK (DFFQX1TS)              0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.34
  ---------------------------------------------------------------
  slack (MET)                                         99835.32


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_14__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U554/Y (OAI22X1TS)                           0.22       1.20 f
  U555/Y (AOI221XLTS)                          0.31       1.51 r
  U556/Y (OAI211XLTS)                          0.31       1.81 f
  U543/Y (AOI21X2TS)                           0.57       2.39 r
  U559/Y (NAND2BXLTS)                          0.52       2.90 r
  U449/Y (INVX2TS)                             0.19       3.09 f
  U452/Y (INVX2TS)                             0.12       3.21 r
  U463/Y (INVX2TS)                             0.09       3.30 f
  U779/Y (NAND4XLTS)                           0.23       3.53 r
  U837/Y (NOR2XLTS)                            0.23       3.75 f
  U838/Y (INVX2TS)                             0.13       3.88 r
  U445/Y (INVX2TS)                             0.07       3.96 f
  U843/Y (AO22XLTS)                            0.38       4.34 f
  memory_reg_14__4_/D (DFFQX1TS)               0.00       4.34 f
  data arrival time                                       4.34

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_14__4_/CK (DFFQX1TS)              0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.34
  ---------------------------------------------------------------
  slack (MET)                                         99835.32


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_14__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U554/Y (OAI22X1TS)                           0.22       1.20 f
  U555/Y (AOI221XLTS)                          0.31       1.51 r
  U556/Y (OAI211XLTS)                          0.31       1.81 f
  U543/Y (AOI21X2TS)                           0.57       2.39 r
  U559/Y (NAND2BXLTS)                          0.52       2.90 r
  U449/Y (INVX2TS)                             0.19       3.09 f
  U452/Y (INVX2TS)                             0.12       3.21 r
  U463/Y (INVX2TS)                             0.09       3.30 f
  U779/Y (NAND4XLTS)                           0.23       3.53 r
  U837/Y (NOR2XLTS)                            0.23       3.75 f
  U838/Y (INVX2TS)                             0.13       3.88 r
  U445/Y (INVX2TS)                             0.07       3.96 f
  U846/Y (AO22XLTS)                            0.38       4.34 f
  memory_reg_14__7_/D (DFFQX1TS)               0.00       4.34 f
  data arrival time                                       4.34

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_14__7_/CK (DFFQX1TS)              0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.34
  ---------------------------------------------------------------
  slack (MET)                                         99835.32


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_12__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U555/Y (AOI221XLTS)                          0.23       1.21 f
  U556/Y (OAI211XLTS)                          0.23       1.44 r
  U543/Y (AOI21X2TS)                           0.37       1.80 f
  U559/Y (NAND2BXLTS)                          0.48       2.28 f
  U449/Y (INVX2TS)                             0.19       2.47 r
  U452/Y (INVX2TS)                             0.11       2.58 f
  U463/Y (INVX2TS)                             0.09       2.67 r
  U779/Y (NAND4XLTS)                           0.26       2.93 f
  U817/Y (NOR2XLTS)                            0.59       3.52 r
  U441/Y (INVX2TS)                             0.31       3.83 f
  U823/Y (AO22XLTS)                            0.49       4.33 f
  memory_reg_12__4_/D (DFFQX1TS)               0.00       4.33 f
  data arrival time                                       4.33

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_12__4_/CK (DFFQX1TS)              0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.33
  ---------------------------------------------------------------
  slack (MET)                                         99835.33


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_12__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U555/Y (AOI221XLTS)                          0.23       1.21 f
  U556/Y (OAI211XLTS)                          0.23       1.44 r
  U543/Y (AOI21X2TS)                           0.37       1.80 f
  U559/Y (NAND2BXLTS)                          0.48       2.28 f
  U449/Y (INVX2TS)                             0.19       2.47 r
  U452/Y (INVX2TS)                             0.11       2.58 f
  U463/Y (INVX2TS)                             0.09       2.67 r
  U779/Y (NAND4XLTS)                           0.26       2.93 f
  U817/Y (NOR2XLTS)                            0.59       3.52 r
  U404/Y (INVX2TS)                             0.28       3.80 f
  U826/Y (AO22XLTS)                            0.49       4.29 f
  memory_reg_12__7_/D (DFFQX1TS)               0.00       4.29 f
  data arrival time                                       4.29

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_12__7_/CK (DFFQX1TS)              0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.29
  ---------------------------------------------------------------
  slack (MET)                                         99835.37


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_13__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U555/Y (AOI221XLTS)                          0.23       1.21 f
  U556/Y (OAI211XLTS)                          0.23       1.44 r
  U543/Y (AOI21X2TS)                           0.37       1.80 f
  U559/Y (NAND2BXLTS)                          0.48       2.28 f
  U449/Y (INVX2TS)                             0.19       2.47 r
  U452/Y (INVX2TS)                             0.11       2.58 f
  U463/Y (INVX2TS)                             0.09       2.67 r
  U789/Y (NAND4XLTS)                           0.27       2.94 f
  U827/Y (NOR2XLTS)                            0.46       3.39 r
  U828/Y (INVX2TS)                             0.23       3.63 f
  U405/Y (INVX2TS)                             0.12       3.75 r
  U407/Y (INVX2TS)                             0.08       3.83 f
  U832/Y (AO22XLTS)                            0.45       4.29 f
  memory_reg_13__3_/D (DFFQX1TS)               0.00       4.29 f
  data arrival time                                       4.29

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_13__3_/CK (DFFQX1TS)              0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.29
  ---------------------------------------------------------------
  slack (MET)                                         99835.38


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_13__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U555/Y (AOI221XLTS)                          0.23       1.21 f
  U556/Y (OAI211XLTS)                          0.23       1.44 r
  U543/Y (AOI21X2TS)                           0.37       1.80 f
  U559/Y (NAND2BXLTS)                          0.48       2.28 f
  U449/Y (INVX2TS)                             0.19       2.47 r
  U452/Y (INVX2TS)                             0.11       2.58 f
  U463/Y (INVX2TS)                             0.09       2.67 r
  U789/Y (NAND4XLTS)                           0.27       2.94 f
  U827/Y (NOR2XLTS)                            0.46       3.39 r
  U828/Y (INVX2TS)                             0.23       3.63 f
  U405/Y (INVX2TS)                             0.12       3.75 r
  U406/Y (INVX2TS)                             0.08       3.83 f
  U835/Y (AO22XLTS)                            0.45       4.29 f
  memory_reg_13__6_/D (DFFQX1TS)               0.00       4.29 f
  data arrival time                                       4.29

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_13__6_/CK (DFFQX1TS)              0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.29
  ---------------------------------------------------------------
  slack (MET)                                         99835.38


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_14__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U555/Y (AOI221XLTS)                          0.23       1.21 f
  U556/Y (OAI211XLTS)                          0.23       1.44 r
  U543/Y (AOI21X2TS)                           0.37       1.80 f
  U559/Y (NAND2BXLTS)                          0.48       2.28 f
  U449/Y (INVX2TS)                             0.19       2.47 r
  U452/Y (INVX2TS)                             0.11       2.58 f
  U463/Y (INVX2TS)                             0.09       2.67 r
  U779/Y (NAND4XLTS)                           0.26       2.93 f
  U837/Y (NOR2XLTS)                            0.46       3.38 r
  U838/Y (INVX2TS)                             0.23       3.62 f
  U408/Y (INVX2TS)                             0.12       3.74 r
  U410/Y (INVX2TS)                             0.08       3.82 f
  U842/Y (AO22XLTS)                            0.45       4.27 f
  memory_reg_14__3_/D (DFFQX1TS)               0.00       4.27 f
  data arrival time                                       4.27

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_14__3_/CK (DFFQX1TS)              0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.27
  ---------------------------------------------------------------
  slack (MET)                                         99835.38


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memory_reg_14__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U555/Y (AOI221XLTS)                          0.23       1.21 f
  U556/Y (OAI211XLTS)                          0.23       1.44 r
  U543/Y (AOI21X2TS)                           0.37       1.80 f
  U559/Y (NAND2BXLTS)                          0.48       2.28 f
  U449/Y (INVX2TS)                             0.19       2.47 r
  U452/Y (INVX2TS)                             0.11       2.58 f
  U463/Y (INVX2TS)                             0.09       2.67 r
  U779/Y (NAND4XLTS)                           0.26       2.93 f
  U837/Y (NOR2XLTS)                            0.46       3.38 r
  U838/Y (INVX2TS)                             0.23       3.62 f
  U408/Y (INVX2TS)                             0.12       3.74 r
  U409/Y (INVX2TS)                             0.08       3.82 f
  U845/Y (AO22XLTS)                            0.45       4.27 f
  memory_reg_14__6_/D (DFFQX1TS)               0.00       4.27 f
  data arrival time                                       4.27

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  memory_reg_14__6_/CK (DFFQX1TS)              0.00   99839.99 r
  library setup time                          -0.33   99839.66
  data required time                                  99839.66
  ---------------------------------------------------------------
  data required time                                  99839.66
  data arrival time                                      -4.27
  ---------------------------------------------------------------
  slack (MET)                                         99835.38


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: write_pointer_gray_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U554/Y (OAI22X1TS)                           0.22       1.20 f
  U555/Y (AOI221XLTS)                          0.31       1.51 r
  U556/Y (OAI211XLTS)                          0.31       1.81 f
  U543/Y (AOI21X2TS)                           0.57       2.39 r
  U559/Y (NAND2BXLTS)                          0.52       2.90 r
  U449/Y (INVX2TS)                             0.19       3.09 f
  U451/Y (INVX2TS)                             0.12       3.21 r
  U464/Y (INVX2TS)                             0.09       3.31 f
  U567/Y (NAND2X1TS)                           0.17       3.48 r
  U568/Y (INVX2TS)                             0.11       3.59 f
  U569/Y (AOI22X1TS)                           0.20       3.79 r
  U570/Y (OAI31X1TS)                           0.14       3.93 f
  write_pointer_gray_reg_2_/D (DFFRXLTS)       0.00       3.93 f
  data arrival time                                       3.93

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  write_pointer_gray_reg_2_/CK (DFFRXLTS)      0.00   99839.99 r
  library setup time                          -0.40   99839.59
  data required time                                  99839.59
  ---------------------------------------------------------------
  data required time                                  99839.59
  data arrival time                                      -3.93
  ---------------------------------------------------------------
  slack (MET)                                         99835.66


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: write_pointer_gray_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U554/Y (OAI22X1TS)                           0.22       1.20 f
  U555/Y (AOI221XLTS)                          0.31       1.51 r
  U556/Y (OAI211XLTS)                          0.31       1.81 f
  U543/Y (AOI21X2TS)                           0.57       2.39 r
  U559/Y (NAND2BXLTS)                          0.52       2.90 r
  U449/Y (INVX2TS)                             0.19       3.09 f
  U451/Y (INVX2TS)                             0.12       3.21 r
  U464/Y (INVX2TS)                             0.09       3.31 f
  U567/Y (NAND2X1TS)                           0.17       3.48 r
  U588/Y (OAI222X1TS)                          0.20       3.68 f
  write_pointer_gray_reg_1_/D (DFFRXLTS)       0.00       3.68 f
  data arrival time                                       3.68

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00   99839.99 r
  library setup time                          -0.42   99839.57
  data required time                                  99839.57
  ---------------------------------------------------------------
  data required time                                  99839.57
  data arrival time                                      -3.68
  ---------------------------------------------------------------
  slack (MET)                                         99835.89


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: write_pointer_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U554/Y (OAI22X1TS)                           0.22       1.20 f
  U555/Y (AOI221XLTS)                          0.31       1.51 r
  U556/Y (OAI211XLTS)                          0.31       1.81 f
  U543/Y (AOI21X2TS)                           0.57       2.39 r
  U559/Y (NAND2BXLTS)                          0.52       2.90 r
  U449/Y (INVX2TS)                             0.19       3.09 f
  U452/Y (INVX2TS)                             0.12       3.21 r
  U463/Y (INVX2TS)                             0.09       3.30 f
  U865/Y (AOI2BB2XLTS)                         0.35       3.65 f
  write_pointer_reg_4_/D (DFFRXLTS)            0.00       3.65 f
  data arrival time                                       3.65

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  write_pointer_reg_4_/CK (DFFRXLTS)           0.00   99839.99 r
  library setup time                          -0.40   99839.59
  data required time                                  99839.59
  ---------------------------------------------------------------
  data required time                                  99839.59
  data arrival time                                      -3.65
  ---------------------------------------------------------------
  slack (MET)                                         99835.95


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: write_pointer_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U554/Y (OAI22X1TS)                           0.22       1.20 f
  U555/Y (AOI221XLTS)                          0.31       1.51 r
  U556/Y (OAI211XLTS)                          0.31       1.81 f
  U543/Y (AOI21X2TS)                           0.57       2.39 r
  U559/Y (NAND2BXLTS)                          0.52       2.90 r
  U449/Y (INVX2TS)                             0.19       3.09 f
  U451/Y (INVX2TS)                             0.12       3.21 r
  U464/Y (INVX2TS)                             0.09       3.31 f
  U567/Y (NAND2X1TS)                           0.17       3.48 r
  U698/Y (OAI21XLTS)                           0.14       3.62 f
  write_pointer_reg_2_/D (DFFRXLTS)            0.00       3.62 f
  data arrival time                                       3.62

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  write_pointer_reg_2_/CK (DFFRXLTS)           0.00   99839.99 r
  library setup time                          -0.39   99839.60
  data required time                                  99839.60
  ---------------------------------------------------------------
  data required time                                  99839.60
  data arrival time                                      -3.62
  ---------------------------------------------------------------
  slack (MET)                                         99835.98


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: write_pointer_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U554/Y (OAI22X1TS)                           0.22       1.20 f
  U555/Y (AOI221XLTS)                          0.31       1.51 r
  U556/Y (OAI211XLTS)                          0.31       1.81 f
  U543/Y (AOI21X2TS)                           0.57       2.39 r
  U559/Y (NAND2BXLTS)                          0.52       2.90 r
  U449/Y (INVX2TS)                             0.19       3.09 f
  U451/Y (INVX2TS)                             0.12       3.21 r
  U464/Y (INVX2TS)                             0.09       3.31 f
  U699/Y (OAI21XLTS)                           0.20       3.51 r
  write_pointer_reg_1_/D (DFFRXLTS)            0.00       3.51 r
  data arrival time                                       3.51

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  write_pointer_reg_1_/CK (DFFRXLTS)           0.00   99839.99 r
  library setup time                          -0.48   99839.52
  data required time                                  99839.52
  ---------------------------------------------------------------
  data required time                                  99839.52
  data arrival time                                      -3.51
  ---------------------------------------------------------------
  slack (MET)                                         99836.01


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: write_pointer_gray_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U554/Y (OAI22X1TS)                           0.22       1.20 f
  U555/Y (AOI221XLTS)                          0.31       1.51 r
  U556/Y (OAI211XLTS)                          0.31       1.81 f
  U543/Y (AOI21X2TS)                           0.57       2.39 r
  U559/Y (NAND2BXLTS)                          0.52       2.90 r
  U449/Y (INVX2TS)                             0.19       3.09 f
  U450/Y (INVX2TS)                             0.10       3.20 r
  U861/Y (AOI21X1TS)                           0.07       3.27 f
  U862/Y (OAI21XLTS)                           0.12       3.39 r
  U863/Y (OAI2BB1X1TS)                         0.15       3.54 f
  write_pointer_gray_reg_3_/D (DFFRXLTS)       0.00       3.54 f
  data arrival time                                       3.54

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  write_pointer_gray_reg_3_/CK (DFFRXLTS)      0.00   99839.99 r
  library setup time                          -0.39   99839.60
  data required time                                  99839.60
  ---------------------------------------------------------------
  data required time                                  99839.60
  data arrival time                                      -3.54
  ---------------------------------------------------------------
  slack (MET)                                         99836.05


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: write_pointer_gray_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U554/Y (OAI22X1TS)                           0.22       1.20 f
  U555/Y (AOI221XLTS)                          0.31       1.51 r
  U556/Y (OAI211XLTS)                          0.31       1.81 f
  U543/Y (AOI21X2TS)                           0.57       2.39 r
  U559/Y (NAND2BXLTS)                          0.52       2.90 r
  U449/Y (INVX2TS)                             0.19       3.09 f
  U452/Y (INVX2TS)                             0.12       3.21 r
  U560/Y (OAI32X1TS)                           0.18       3.38 f
  U561/Y (INVX2TS)                             0.09       3.47 r
  write_pointer_gray_reg_4_/D (DFFRXLTS)       0.00       3.47 r
  data arrival time                                       3.47

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  write_pointer_gray_reg_4_/CK (DFFRXLTS)      0.00   99839.99 r
  library setup time                          -0.43   99839.56
  data required time                                  99839.56
  ---------------------------------------------------------------
  data required time                                  99839.56
  data arrival time                                      -3.47
  ---------------------------------------------------------------
  slack (MET)                                         99836.09


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: write_pointer_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U554/Y (OAI22X1TS)                           0.22       1.20 f
  U555/Y (AOI221XLTS)                          0.31       1.51 r
  U556/Y (OAI211XLTS)                          0.31       1.81 f
  U543/Y (AOI21X2TS)                           0.57       2.39 r
  U559/Y (NAND2BXLTS)                          0.52       2.90 r
  U449/Y (INVX2TS)                             0.19       3.09 f
  U452/Y (INVX2TS)                             0.12       3.21 r
  U463/Y (INVX2TS)                             0.09       3.30 f
  U864/Y (AOI22X1TS)                           0.15       3.44 r
  write_pointer_reg_0_/D (DFFRXLTS)            0.00       3.44 r
  data arrival time                                       3.44

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  write_pointer_reg_0_/CK (DFFRXLTS)           0.00   99839.99 r
  library setup time                          -0.46   99839.53
  data required time                                  99839.53
  ---------------------------------------------------------------
  data required time                                  99839.53
  data arrival time                                      -3.44
  ---------------------------------------------------------------
  slack (MET)                                         99836.09


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: write_pointer_gray_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U554/Y (OAI22X1TS)                           0.22       1.20 f
  U555/Y (AOI221XLTS)                          0.31       1.51 r
  U556/Y (OAI211XLTS)                          0.31       1.81 f
  U543/Y (AOI21X2TS)                           0.57       2.39 r
  U559/Y (NAND2BXLTS)                          0.52       2.90 r
  U449/Y (INVX2TS)                             0.19       3.09 f
  U451/Y (INVX2TS)                             0.12       3.21 r
  U464/Y (INVX2TS)                             0.09       3.31 f
  U859/Y (AOI22X1TS)                           0.13       3.44 r
  write_pointer_gray_reg_0_/D (DFFRXLTS)       0.00       3.44 r
  data arrival time                                       3.44

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  write_pointer_gray_reg_0_/CK (DFFRXLTS)      0.00   99839.99 r
  library setup time                          -0.46   99839.53
  data required time                                  99839.53
  ---------------------------------------------------------------
  data required time                                  99839.53
  data arrival time                                      -3.44
  ---------------------------------------------------------------
  slack (MET)                                         99836.09


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: write_pointer_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U554/Y (OAI22X1TS)                           0.22       1.20 f
  U555/Y (AOI221XLTS)                          0.31       1.51 r
  U556/Y (OAI211XLTS)                          0.31       1.81 f
  U543/Y (AOI21X2TS)                           0.57       2.39 r
  U559/Y (NAND2BXLTS)                          0.52       2.90 r
  U449/Y (INVX2TS)                             0.19       3.09 f
  U451/Y (INVX2TS)                             0.12       3.21 r
  U866/Y (AOI22X1TS)                           0.14       3.35 f
  write_pointer_reg_3_/D (DFFRXLTS)            0.00       3.35 f
  data arrival time                                       3.35

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  write_pointer_reg_3_/CK (DFFRXLTS)           0.00   99839.99 r
  library setup time                          -0.39   99839.60
  data required time                                  99839.60
  ---------------------------------------------------------------
  data required time                                  99839.60
  data arrival time                                      -3.35
  ---------------------------------------------------------------
  slack (MET)                                         99836.25


  Startpoint: write_pointer_gray_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: full_flag (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                        Incr       Path
  ---------------------------------------------------------------
  clock clk (rise edge)                        0.00       0.00
  clock network delay (ideal)                  0.00       0.00
  write_pointer_gray_reg_1_/CK (DFFRXLTS)      0.00       0.00 r
  write_pointer_gray_reg_1_/QN (DFFRXLTS)      0.98       0.98 r
  U554/Y (OAI22X1TS)                           0.22       1.20 f
  U555/Y (AOI221XLTS)                          0.31       1.51 r
  U556/Y (OAI211XLTS)                          0.31       1.81 f
  U543/Y (AOI21X2TS)                           0.57       2.39 r
  full_flag (out)                              0.00       2.39 r
  data arrival time                                       2.39

  clock clk (rise edge)                    99840.00   99840.00
  clock network delay (ideal)                  0.00   99840.00
  clock uncertainty                           -0.01   99839.99
  output external delay                       -0.05   99839.95
  data required time                                  99839.95
  ---------------------------------------------------------------
  data required time                                  99839.95
  data arrival time                                      -2.39
  ---------------------------------------------------------------
  slack (MET)                                         99837.55


1
