{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 12 23:42:23 2013 " "Info: Processing started: Sat Oct 12 23:42:23 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Hometrainer -c Hometrainer " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Hometrainer -c Hometrainer" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcddriver_module.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file lcddriver_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCDDriver_Module-hardware_driver " "Info (12022): Found design unit 1: LCDDriver_Module-hardware_driver" {  } { { "LCDDriver_Module.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/LCDDriver_Module.vhd" 138 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LCDDriver_Module " "Info (12023): Found entity 1: LCDDriver_Module" {  } { { "LCDDriver_Module.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/LCDDriver_Module.vhd" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcdmessagepkg.vhd 1 0 " "Info (12021): Found 1 design units, including 0 entities, in source file lcdmessagepkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCDMessagePkg " "Info (12022): Found design unit 1: LCDMessagePkg" {  } { { "LCDMessagePkg.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/LCDMessagePkg.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcddriver.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file lcddriver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCDDriver-hardware " "Info (12022): Found design unit 1: LCDDriver-hardware" {  } { { "LCDDriver.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/LCDDriver.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LCDDriver " "Info (12023): Found entity 1: LCDDriver" {  } { { "LCDDriver.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/LCDDriver.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcddata.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file lcddata.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCDData-hardware " "Info (12022): Found design unit 1: LCDData-hardware" {  } { { "LCDData.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/LCDData.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LCDData " "Info (12023): Found entity 1: LCDData" {  } { { "LCDData.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/LCDData.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hometrainer_fsm.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file hometrainer_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hometrainer_fsm-behav " "Info (12022): Found design unit 1: hometrainer_fsm-behav" {  } { { "hometrainer_fsm.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/hometrainer_fsm.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 hometrainer_fsm " "Info (12023): Found entity 1: hometrainer_fsm" {  } { { "hometrainer_fsm.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/hometrainer_fsm.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hartslagsensor.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file hartslagsensor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hartslagsensor-hardware " "Info (12022): Found design unit 1: hartslagsensor-hardware" {  } { { "hartslagsensor.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/hartslagsensor.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 hartslagsensor " "Info (12023): Found entity 1: hartslagsensor" {  } { { "hartslagsensor.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/hartslagsensor.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sequentialdevidersim.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file sequentialdevidersim.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SequentialDeviderSim-behav " "Info (12022): Found design unit 1: SequentialDeviderSim-behav" {  } { { "SequentialDeviderSim.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/SequentialDeviderSim.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SequentialDeviderSim " "Info (12023): Found entity 1: SequentialDeviderSim" {  } { { "SequentialDeviderSim.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/SequentialDeviderSim.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timer-structural " "Info (12022): Found design unit 1: Timer-structural" {  } { { "Timer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/Timer.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Info (12023): Found entity 1: Timer" {  } { { "Timer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/Timer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sequentialdevider.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file sequentialdevider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SequentialDevider-hardware " "Info (12022): Found design unit 1: SequentialDevider-hardware" {  } { { "SequentialDevider.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/SequentialDevider.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SequentialDevider " "Info (12023): Found entity 1: SequentialDevider" {  } { { "SequentialDevider.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/SequentialDevider.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg_decoder.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file seg_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg_decoder-behav " "Info (12022): Found design unit 1: seg_decoder-behav" {  } { { "seg_decoder.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/seg_decoder.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 seg_decoder " "Info (12023): Found entity 1: seg_decoder" {  } { { "seg_decoder.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/seg_decoder.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prescaler.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file prescaler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prescaler-behav " "Info (12022): Found design unit 1: prescaler-behav" {  } { { "prescaler.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/prescaler.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 prescaler " "Info (12023): Found entity 1: prescaler" {  } { { "prescaler.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/prescaler.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hometrainer.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file hometrainer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HomeTrainer-structural " "Info (12022): Found design unit 1: HomeTrainer-structural" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 HomeTrainer " "Info (12023): Found entity 1: HomeTrainer" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hbrug.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file hbrug.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Hbrug-hardware " "Info (12022): Found design unit 1: Hbrug-hardware" {  } { { "Hbrug.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/Hbrug.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Hbrug " "Info (12023): Found entity 1: Hbrug" {  } { { "Hbrug.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/Hbrug.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hallcounter.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file hallcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HallCounter-hardware " "Info (12022): Found design unit 1: HallCounter-hardware" {  } { { "HallCounter.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HallCounter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 HallCounter " "Info (12023): Found entity 1: HallCounter" {  } { { "HallCounter.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HallCounter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file adc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADC-hardware " "Info (12022): Found design unit 1: ADC-hardware" {  } { { "ADC.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/ADC.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ADC " "Info (12023): Found entity 1: ADC" {  } { { "ADC.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/ADC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg_decoder_vector.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file seg_decoder_vector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg_decoder_vector-behav " "Info (12022): Found design unit 1: seg_decoder_vector-behav" {  } { { "seg_decoder_vector.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/seg_decoder_vector.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 seg_decoder_vector " "Info (12023): Found entity 1: seg_decoder_vector" {  } { { "seg_decoder_vector.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/seg_decoder_vector.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ontdender.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file ontdender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ontdender-hardware " "Info (12022): Found design unit 1: Ontdender-hardware" {  } { { "Ontdender.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/Ontdender.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Ontdender " "Info (12023): Found entity 1: Ontdender" {  } { { "Ontdender.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/Ontdender.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "double_8bit.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file double_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 double_dabble_8bit-rtl_reg_ready " "Info (12022): Found design unit 1: double_dabble_8bit-rtl_reg_ready" {  } { { "double_8bit.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/double_8bit.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 double_dabble_8bit " "Info (12023): Found entity 1: double_dabble_8bit" {  } { { "double_8bit.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/double_8bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "double_6bit.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file double_6bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 double_dabble_6bit-rtl_reg_ready " "Info (12022): Found design unit 1: double_dabble_6bit-rtl_reg_ready" {  } { { "double_6bit.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/double_6bit.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 double_dabble_6bit " "Info (12023): Found entity 1: double_dabble_6bit" {  } { { "double_6bit.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/double_6bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "double_7bit.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file double_7bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 double_dabble_7bit-rtl_reg_ready " "Info (12022): Found design unit 1: double_dabble_7bit-rtl_reg_ready" {  } { { "double_7bit.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/double_7bit.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 double_dabble_7bit " "Info (12023): Found entity 1: double_dabble_7bit" {  } { { "double_7bit.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/double_7bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "double_32bit.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file double_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 double_dabble_32bit-rtl_reg_ready " "Info (12022): Found design unit 1: double_dabble_32bit-rtl_reg_ready" {  } { { "double_32bit.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/double_32bit.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 double_dabble_32bit " "Info (12023): Found entity 1: double_dabble_32bit" {  } { { "double_32bit.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/double_32bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "double_4bit.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file double_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 double_dabble_4bit-rtl_reg_ready " "Info (12022): Found design unit 1: double_dabble_4bit-rtl_reg_ready" {  } { { "double_4bit.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/double_4bit.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 double_dabble_4bit " "Info (12023): Found entity 1: double_dabble_4bit" {  } { { "double_4bit.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/double_4bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Hometrainer " "Info (12127): Elaborating entity \"Hometrainer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDG HomeTrainer.vhd(30) " "Warning (10541): VHDL Signal Declaration warning at HomeTrainer.vhd(30): used implicit default value for signal \"LEDG\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR HomeTrainer.vhd(31) " "Warning (10541): VHDL Signal Declaration warning at HomeTrainer.vhd(31): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Hartsensor HomeTrainer.vhd(288) " "Warning (10540): VHDL Signal Declaration warning at HomeTrainer.vhd(288): used explicit default value for signal \"Hartsensor\" because signal was never assigned a value" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 288 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "ScreenMessage " "Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"ScreenMessage\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC ADC:ADClezer " "Info (12128): Elaborating entity \"ADC\" for hierarchy \"ADC:ADClezer\"" {  } { { "HomeTrainer.vhd" "ADClezer" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hbrug Hbrug:Motorsturing " "Info (12128): Elaborating entity \"Hbrug\" for hierarchy \"Hbrug:Motorsturing\"" {  } { { "HomeTrainer.vhd" "Motorsturing" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prescaler prescaler:ClockScaler " "Info (12128): Elaborating entity \"prescaler\" for hierarchy \"prescaler:ClockScaler\"" {  } { { "HomeTrainer.vhd" "ClockScaler" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer Timer:TotalTimer " "Info (12128): Elaborating entity \"Timer\" for hierarchy \"Timer:TotalTimer\"" {  } { { "HomeTrainer.vhd" "TotalTimer" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset Timer.vhd(27) " "Warning (10492): VHDL Process Statement warning at Timer.vhd(27): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Timer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/Timer.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HallCounter HallCounter:HallSensCount " "Info (12128): Elaborating entity \"HallCounter\" for hierarchy \"HallCounter:HallSensCount\"" {  } { { "HomeTrainer.vhd" "HallSensCount" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SequentialDevider SequentialDevider:Devider " "Info (12128): Elaborating entity \"SequentialDevider\" for hierarchy \"SequentialDevider:Devider\"" {  } { { "HomeTrainer.vhd" "Devider" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TotSecs SequentialDevider.vhd(23) " "Warning (10036): Verilog HDL or VHDL warning at SequentialDevider.vhd(23): object \"TotSecs\" assigned a value but never read" {  } { { "SequentialDevider.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/SequentialDevider.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hometrainer_fsm hometrainer_fsm:FSM " "Info (12128): Elaborating entity \"hometrainer_fsm\" for hierarchy \"hometrainer_fsm:FSM\"" {  } { { "HomeTrainer.vhd" "FSM" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hartslagsensor hartslagsensor:Heartbeatsensor " "Info (12128): Elaborating entity \"hartslagsensor\" for hierarchy \"hartslagsensor:Heartbeatsensor\"" {  } { { "HomeTrainer.vhd" "Heartbeatsensor" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hartslagtotaal hartslagsensor.vhd(15) " "Warning (10036): Verilog HDL or VHDL warning at hartslagsensor.vhd(15): object \"hartslagtotaal\" assigned a value but never read" {  } { { "hartslagsensor.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/hartslagsensor.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hartslagcounter hartslagsensor.vhd(48) " "Warning (10492): VHDL Process Statement warning at hartslagsensor.vhd(48): signal \"hartslagcounter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hartslagsensor.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/hartslagsensor.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hartslag hartslagsensor.vhd(49) " "Warning (10492): VHDL Process Statement warning at hartslagsensor.vhd(49): signal \"hartslag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hartslagsensor.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/hartslagsensor.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hartslag hartslagsensor.vhd(50) " "Warning (10492): VHDL Process Statement warning at hartslagsensor.vhd(50): signal \"hartslag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hartslagsensor.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/hartslagsensor.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BPM hartslagsensor.vhd(23) " "Warning (10631): VHDL Process Statement warning at hartslagsensor.vhd(23): inferring latch(es) for signal or variable \"BPM\", which holds its previous value in one or more paths through the process" {  } { { "hartslagsensor.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/hartslagsensor.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BPM\[0\] hartslagsensor.vhd(23) " "Info (10041): Inferred latch for \"BPM\[0\]\" at hartslagsensor.vhd(23)" {  } { { "hartslagsensor.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/hartslagsensor.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BPM\[1\] hartslagsensor.vhd(23) " "Info (10041): Inferred latch for \"BPM\[1\]\" at hartslagsensor.vhd(23)" {  } { { "hartslagsensor.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/hartslagsensor.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BPM\[2\] hartslagsensor.vhd(23) " "Info (10041): Inferred latch for \"BPM\[2\]\" at hartslagsensor.vhd(23)" {  } { { "hartslagsensor.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/hartslagsensor.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BPM\[3\] hartslagsensor.vhd(23) " "Info (10041): Inferred latch for \"BPM\[3\]\" at hartslagsensor.vhd(23)" {  } { { "hartslagsensor.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/hartslagsensor.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BPM\[4\] hartslagsensor.vhd(23) " "Info (10041): Inferred latch for \"BPM\[4\]\" at hartslagsensor.vhd(23)" {  } { { "hartslagsensor.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/hartslagsensor.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BPM\[5\] hartslagsensor.vhd(23) " "Info (10041): Inferred latch for \"BPM\[5\]\" at hartslagsensor.vhd(23)" {  } { { "hartslagsensor.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/hartslagsensor.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BPM\[6\] hartslagsensor.vhd(23) " "Info (10041): Inferred latch for \"BPM\[6\]\" at hartslagsensor.vhd(23)" {  } { { "hartslagsensor.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/hartslagsensor.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BPM\[7\] hartslagsensor.vhd(23) " "Info (10041): Inferred latch for \"BPM\[7\]\" at hartslagsensor.vhd(23)" {  } { { "hartslagsensor.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/hartslagsensor.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCDDriver LCDDriver:ScreenDriver " "Info (12128): Elaborating entity \"LCDDriver\" for hierarchy \"LCDDriver:ScreenDriver\"" {  } { { "HomeTrainer.vhd" "ScreenDriver" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "ScreenMessage " "Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"ScreenMessage\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "" 0 -1}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "ScreenMessage " "Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"ScreenMessage\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCDDriver_Module LCDDriver:ScreenDriver\|LCDDriver_Module:lcdm " "Info (12128): Elaborating entity \"LCDDriver_Module\" for hierarchy \"LCDDriver:ScreenDriver\|LCDDriver_Module:lcdm\"" {  } { { "LCDDriver.vhd" "lcdm" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/LCDDriver.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCDData LCDData:LCDDataAndRefresh " "Info (12128): Elaborating entity \"LCDData\" for hierarchy \"LCDData:LCDDataAndRefresh\"" {  } { { "HomeTrainer.vhd" "LCDDataAndRefresh" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "ScreenMessage " "Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"ScreenMessage\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "" 0 -1}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "WelkomScreen " "Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"WelkomScreen\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "" 0 -1}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "EndScreen " "Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"EndScreen\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "" 0 -1}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "RestScreen " "Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"RestScreen\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "" 0 -1}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "ActivityAvgScreen " "Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"ActivityAvgScreen\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "" 0 -1}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "ActivityCurScreen " "Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"ActivityCurScreen\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "" 0 -1}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "SelectMessage " "Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"SelectMessage\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "" 0 -1}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "ScreenMessage " "Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"ScreenMessage\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ontdender Ontdender:ontdender1 " "Info (12128): Elaborating entity \"Ontdender\" for hierarchy \"Ontdender:ontdender1\"" {  } { { "HomeTrainer.vhd" "ontdender1" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "double_dabble_8bit double_dabble_8bit:converter " "Info (12128): Elaborating entity \"double_dabble_8bit\" for hierarchy \"double_dabble_8bit:converter\"" {  } { { "HomeTrainer.vhd" "converter" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "double_dabble_6bit double_dabble_6bit:converter4 " "Info (12128): Elaborating entity \"double_dabble_6bit\" for hierarchy \"double_dabble_6bit:converter4\"" {  } { { "HomeTrainer.vhd" "converter4" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "double_dabble_7bit double_dabble_7bit:converter6 " "Info (12128): Elaborating entity \"double_dabble_7bit\" for hierarchy \"double_dabble_7bit:converter6\"" {  } { { "HomeTrainer.vhd" "converter6" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "double_dabble_32bit double_dabble_32bit:converter7 " "Info (12128): Elaborating entity \"double_dabble_32bit\" for hierarchy \"double_dabble_32bit:converter7\"" {  } { { "HomeTrainer.vhd" "converter7" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "double_dabble_4bit double_dabble_4bit:converter8 " "Info (12128): Elaborating entity \"double_dabble_4bit\" for hierarchy \"double_dabble_4bit:converter8\"" {  } { { "HomeTrainer.vhd" "converter8" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Info (13005): Duplicate registers merged to single register" {  } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Info (13005): Duplicate registers merged to single register" {  } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Info (13005): Duplicate registers merged to single register" {  } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "" 0 -1}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "Warning (13034): The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "IO_A\[0\] " "Warning (13035): Inserted always-enabled tri-state buffer between \"IO_A\[0\]\" and its non-tri-state driver." {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 32 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "IO_A\[1\] " "Warning (13035): Inserted always-enabled tri-state buffer between \"IO_A\[1\]\" and its non-tri-state driver." {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 32 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "IO_A\[2\] " "Warning (13035): Inserted always-enabled tri-state buffer between \"IO_A\[2\]\" and its non-tri-state driver." {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 32 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "IO_A\[11\] " "Warning (13035): Inserted always-enabled tri-state buffer between \"IO_A\[11\]\" and its non-tri-state driver." {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 32 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "IO_A\[12\] " "Warning (13035): Inserted always-enabled tri-state buffer between \"IO_A\[12\]\" and its non-tri-state driver." {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 32 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "IO_A\[14\] " "Warning (13035): Inserted always-enabled tri-state buffer between \"IO_A\[14\]\" and its non-tri-state driver." {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 32 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "IO_A\[15\] " "Warning (13035): Inserted always-enabled tri-state buffer between \"IO_A\[15\]\" and its non-tri-state driver." {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 32 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "" 0 -1}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "Warning (13039): The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "IO_A\[25\] " "Warning (13040): Bidir \"IO_A\[25\]\" has no driver" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 32 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "IO_A\[13\] " "Warning (13040): Bidir \"IO_A\[13\]\" has no driver" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 32 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "IO_A\[16\] " "Warning (13040): Bidir \"IO_A\[16\]\" has no driver" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 32 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "IO_A\[17\] " "Warning (13040): Bidir \"IO_A\[17\]\" has no driver" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 32 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "IO_A\[18\] " "Warning (13040): Bidir \"IO_A\[18\]\" has no driver" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 32 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "IO_A\[19\] " "Warning (13040): Bidir \"IO_A\[19\]\" has no driver" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 32 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "IO_A\[20\] " "Warning (13040): Bidir \"IO_A\[20\]\" has no driver" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 32 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "IO_A\[21\] " "Warning (13040): Bidir \"IO_A\[21\]\" has no driver" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 32 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "IO_A\[22\] " "Warning (13040): Bidir \"IO_A\[22\]\" has no driver" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 32 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "IO_A\[23\] " "Warning (13040): Bidir \"IO_A\[23\]\" has no driver" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 32 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "IO_A\[24\] " "Warning (13040): Bidir \"IO_A\[24\]\" has no driver" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 32 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "IO_A\[26\] " "Warning (13040): Bidir \"IO_A\[26\]\" has no driver" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 32 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "IO_A\[27\] " "Warning (13040): Bidir \"IO_A\[27\]\" has no driver" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 32 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "IO_A\[28\] " "Warning (13040): Bidir \"IO_A\[28\]\" has no driver" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 32 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "IO_A\[29\] " "Warning (13040): Bidir \"IO_A\[29\]\" has no driver" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 32 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "IO_A\[30\] " "Warning (13040): Bidir \"IO_A\[30\]\" has no driver" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 32 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "IO_A\[31\] " "Warning (13040): Bidir \"IO_A\[31\]\" has no driver" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 32 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "LCDDriver:ScreenDriver\|LCDDriver_Module:lcdm\|LCD_DB\[7\] LCDDriver:ScreenDriver\|LCDDriver_Module:lcdm\|Selector41 " "Warning (13047): Converted the fan-out from the tri-state buffer \"LCDDriver:ScreenDriver\|LCDDriver_Module:lcdm\|LCD_DB\[7\]\" to the node \"LCDDriver:ScreenDriver\|LCDDriver_Module:lcdm\|Selector41\" into an OR gate" {  } { { "LCDDriver_Module.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/LCDDriver_Module.vhd" 204 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Info (13000): Registers with preset signals will power-up high" {  } { { "LCDDriver_Module.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/LCDDriver_Module.vhd" 128 -1 0 } } { "LCDDriver.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/LCDDriver.vhd" 115 -1 0 } } { "double_6bit.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/double_6bit.vhd" 24 -1 0 } } { "double_8bit.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/double_8bit.vhd" 24 -1 0 } } { "double_32bit.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/double_32bit.vhd" 24 -1 0 } } { "double_7bit.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/double_7bit.vhd" 24 -1 0 } } { "double_4bit.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/double_4bit.vhd" 24 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "Warning (13009): TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "IO_A\[0\]~synth " "Warning (13010): Node \"IO_A\[0\]~synth\"" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_NODE_NAME" "IO_A\[1\]~synth " "Warning (13010): Node \"IO_A\[1\]~synth\"" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_NODE_NAME" "IO_A\[2\]~synth " "Warning (13010): Node \"IO_A\[2\]~synth\"" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_NODE_NAME" "IO_A\[11\]~synth " "Warning (13010): Node \"IO_A\[11\]~synth\"" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_NODE_NAME" "IO_A\[12\]~synth " "Warning (13010): Node \"IO_A\[12\]~synth\"" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_NODE_NAME" "IO_A\[14\]~synth " "Warning (13010): Node \"IO_A\[14\]~synth\"" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_NODE_NAME" "IO_A\[15\]~synth " "Warning (13010): Node \"IO_A\[15\]~synth\"" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning (13024): Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Warning (13410): Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Warning (13410): Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Warning (13410): Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Warning (13410): Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Warning (13410): Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Warning (13410): Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Warning (13410): Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Warning (13410): Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Warning (13410): Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Warning (13410): Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Warning (13410): Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Warning (13410): Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Warning (13410): Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Warning (13410): Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Warning (13410): Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Warning (13410): Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Warning (13410): Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Warning (13410): Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Warning (13410): Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Warning (13410): Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Warning (13410): Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Warning (13410): Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Warning (13410): Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Warning (13410): Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Warning (13410): Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Warning (13410): Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Warning (13410): Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7_D\[0\] VCC " "Warning (13410): Pin \"HEX7_D\[0\]\" is stuck at VCC" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7_D\[1\] VCC " "Warning (13410): Pin \"HEX7_D\[1\]\" is stuck at VCC" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7_D\[2\] VCC " "Warning (13410): Pin \"HEX7_D\[2\]\" is stuck at VCC" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7_D\[3\] VCC " "Warning (13410): Pin \"HEX7_D\[3\]\" is stuck at VCC" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7_D\[4\] VCC " "Warning (13410): Pin \"HEX7_D\[4\]\" is stuck at VCC" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7_D\[5\] VCC " "Warning (13410): Pin \"HEX7_D\[5\]\" is stuck at VCC" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7_D\[6\] VCC " "Warning (13410): Pin \"HEX7_D\[6\]\" is stuck at VCC" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6_D\[0\] VCC " "Warning (13410): Pin \"HEX6_D\[0\]\" is stuck at VCC" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6_D\[1\] VCC " "Warning (13410): Pin \"HEX6_D\[1\]\" is stuck at VCC" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6_D\[2\] VCC " "Warning (13410): Pin \"HEX6_D\[2\]\" is stuck at VCC" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6_D\[3\] VCC " "Warning (13410): Pin \"HEX6_D\[3\]\" is stuck at VCC" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6_D\[4\] VCC " "Warning (13410): Pin \"HEX6_D\[4\]\" is stuck at VCC" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6_D\[5\] VCC " "Warning (13410): Pin \"HEX6_D\[5\]\" is stuck at VCC" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6_D\[6\] VCC " "Warning (13410): Pin \"HEX6_D\[6\]\" is stuck at VCC" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_D\[0\] VCC " "Warning (13410): Pin \"HEX5_D\[0\]\" is stuck at VCC" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_D\[1\] VCC " "Warning (13410): Pin \"HEX5_D\[1\]\" is stuck at VCC" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_D\[2\] VCC " "Warning (13410): Pin \"HEX5_D\[2\]\" is stuck at VCC" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_D\[3\] VCC " "Warning (13410): Pin \"HEX5_D\[3\]\" is stuck at VCC" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_D\[4\] VCC " "Warning (13410): Pin \"HEX5_D\[4\]\" is stuck at VCC" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_D\[5\] VCC " "Warning (13410): Pin \"HEX5_D\[5\]\" is stuck at VCC" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_D\[6\] VCC " "Warning (13410): Pin \"HEX5_D\[6\]\" is stuck at VCC" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4_D\[0\] VCC " "Warning (13410): Pin \"HEX4_D\[0\]\" is stuck at VCC" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4_D\[1\] VCC " "Warning (13410): Pin \"HEX4_D\[1\]\" is stuck at VCC" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4_D\[2\] VCC " "Warning (13410): Pin \"HEX4_D\[2\]\" is stuck at VCC" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4_D\[3\] VCC " "Warning (13410): Pin \"HEX4_D\[3\]\" is stuck at VCC" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4_D\[4\] VCC " "Warning (13410): Pin \"HEX4_D\[4\]\" is stuck at VCC" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4_D\[5\] VCC " "Warning (13410): Pin \"HEX4_D\[5\]\" is stuck at VCC" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4_D\[6\] VCC " "Warning (13410): Pin \"HEX4_D\[6\]\" is stuck at VCC" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_D\[0\] VCC " "Warning (13410): Pin \"HEX3_D\[0\]\" is stuck at VCC" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_D\[1\] VCC " "Warning (13410): Pin \"HEX3_D\[1\]\" is stuck at VCC" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_D\[2\] VCC " "Warning (13410): Pin \"HEX3_D\[2\]\" is stuck at VCC" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_D\[3\] VCC " "Warning (13410): Pin \"HEX3_D\[3\]\" is stuck at VCC" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_D\[4\] VCC " "Warning (13410): Pin \"HEX3_D\[4\]\" is stuck at VCC" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_D\[5\] VCC " "Warning (13410): Pin \"HEX3_D\[5\]\" is stuck at VCC" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_D\[6\] VCC " "Warning (13410): Pin \"HEX3_D\[6\]\" is stuck at VCC" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_D\[0\] VCC " "Warning (13410): Pin \"HEX2_D\[0\]\" is stuck at VCC" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_D\[1\] VCC " "Warning (13410): Pin \"HEX2_D\[1\]\" is stuck at VCC" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_D\[2\] VCC " "Warning (13410): Pin \"HEX2_D\[2\]\" is stuck at VCC" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_D\[3\] VCC " "Warning (13410): Pin \"HEX2_D\[3\]\" is stuck at VCC" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_D\[4\] VCC " "Warning (13410): Pin \"HEX2_D\[4\]\" is stuck at VCC" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_D\[5\] VCC " "Warning (13410): Pin \"HEX2_D\[5\]\" is stuck at VCC" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_D\[6\] VCC " "Warning (13410): Pin \"HEX2_D\[6\]\" is stuck at VCC" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1_D\[0\] VCC " "Warning (13410): Pin \"HEX1_D\[0\]\" is stuck at VCC" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1_D\[1\] VCC " "Warning (13410): Pin \"HEX1_D\[1\]\" is stuck at VCC" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1_D\[2\] VCC " "Warning (13410): Pin \"HEX1_D\[2\]\" is stuck at VCC" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1_D\[3\] VCC " "Warning (13410): Pin \"HEX1_D\[3\]\" is stuck at VCC" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1_D\[4\] VCC " "Warning (13410): Pin \"HEX1_D\[4\]\" is stuck at VCC" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1_D\[5\] VCC " "Warning (13410): Pin \"HEX1_D\[5\]\" is stuck at VCC" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1_D\[6\] VCC " "Warning (13410): Pin \"HEX1_D\[6\]\" is stuck at VCC" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0_D\[0\] VCC " "Warning (13410): Pin \"HEX0_D\[0\]\" is stuck at VCC" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0_D\[1\] VCC " "Warning (13410): Pin \"HEX0_D\[1\]\" is stuck at VCC" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0_D\[2\] VCC " "Warning (13410): Pin \"HEX0_D\[2\]\" is stuck at VCC" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0_D\[3\] VCC " "Warning (13410): Pin \"HEX0_D\[3\]\" is stuck at VCC" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0_D\[4\] VCC " "Warning (13410): Pin \"HEX0_D\[4\]\" is stuck at VCC" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0_D\[5\] VCC " "Warning (13410): Pin \"HEX0_D\[5\]\" is stuck at VCC" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0_D\[6\] VCC " "Warning (13410): Pin \"HEX0_D\[6\]\" is stuck at VCC" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0_DP VCC " "Warning (13410): Pin \"HEX0_DP\" is stuck at VCC" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1_DP VCC " "Warning (13410): Pin \"HEX1_DP\" is stuck at VCC" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_DP VCC " "Warning (13410): Pin \"HEX2_DP\" is stuck at VCC" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_DP VCC " "Warning (13410): Pin \"HEX3_DP\" is stuck at VCC" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4_DP VCC " "Warning (13410): Pin \"HEX4_DP\" is stuck at VCC" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_DP VCC " "Warning (13410): Pin \"HEX5_DP\" is stuck at VCC" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6_DP VCC " "Warning (13410): Pin \"HEX6_DP\" is stuck at VCC" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7_DP VCC " "Warning (13410): Pin \"HEX7_DP\" is stuck at VCC" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "23 " "Warning (21074): Design contains 23 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUTTON\[0\] " "Warning (15610): No output dependent on input pin \"BUTTON\[0\]\"" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUTTON\[1\] " "Warning (15610): No output dependent on input pin \"BUTTON\[1\]\"" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUTTON\[2\] " "Warning (15610): No output dependent on input pin \"BUTTON\[2\]\"" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "BUTTON\[3\] " "Warning (15610): No output dependent on input pin \"BUTTON\[3\]\"" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "Warning (15610): No output dependent on input pin \"SW\[0\]\"" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "Warning (15610): No output dependent on input pin \"SW\[1\]\"" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "Warning (15610): No output dependent on input pin \"SW\[2\]\"" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "Warning (15610): No output dependent on input pin \"SW\[3\]\"" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "Warning (15610): No output dependent on input pin \"SW\[4\]\"" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "Warning (15610): No output dependent on input pin \"SW\[5\]\"" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "Warning (15610): No output dependent on input pin \"SW\[6\]\"" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "Warning (15610): No output dependent on input pin \"SW\[7\]\"" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "Warning (15610): No output dependent on input pin \"SW\[8\]\"" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "Warning (15610): No output dependent on input pin \"SW\[9\]\"" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "Warning (15610): No output dependent on input pin \"SW\[10\]\"" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "Warning (15610): No output dependent on input pin \"SW\[11\]\"" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "Warning (15610): No output dependent on input pin \"SW\[12\]\"" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "Warning (15610): No output dependent on input pin \"SW\[13\]\"" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "Warning (15610): No output dependent on input pin \"SW\[14\]\"" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "Warning (15610): No output dependent on input pin \"SW\[15\]\"" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "Warning (15610): No output dependent on input pin \"SW\[16\]\"" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "Warning (15610): No output dependent on input pin \"SW\[17\]\"" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "heartbeat " "Warning (15610): No output dependent on input pin \"heartbeat\"" {  } { { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1909 " "Info (21057): Implemented 1909 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Info (21058): Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "91 " "Info (21059): Implemented 91 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Info (21060): Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1762 " "Info (21061): Implemented 1762 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 163 s Quartus II 32-bit " "Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 163 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "328 " "Info: Peak virtual memory: 328 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 12 23:42:44 2013 " "Info: Processing ended: Sat Oct 12 23:42:44 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Info: Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Info: Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Info: Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 12 23:42:45 2013 " "Info: Processing started: Sat Oct 12 23:42:45 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Hometrainer -c Hometrainer " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Hometrainer -c Hometrainer" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Hometrainer EP2C70F896C6 " "Info (119006): Selected device EP2C70F896C6 for design \"Hometrainer\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info (21077): Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info (21077): High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info (169124): Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Info (169125): Pin ~ASDO~ is reserved at location G7" {  } { { "h:/quartusdata/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartusdata/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/" { { 0 { 0 ""} 0 3758 6069 6992 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Info (169125): Pin ~nCSO~ is reserved at location K9" {  } { { "h:/quartusdata/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartusdata/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/" { { 0 { 0 ""} 0 3759 6069 6992 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AD25 " "Info (169125): Pin ~LVDS195p/nCEO~ is reserved at location AD25" {  } { { "h:/quartusdata/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartusdata/quartus/bin/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/" { { 0 { 0 ""} 0 3760 6069 6992 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 147 " "Critical Warning (169085): No exact pin location assignment(s) for 1 pins of 147 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SW\[7\] " "Info (169086): Pin SW\[7\] not assigned to an exact location on the device" {  } { { "h:/quartusdata/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartusdata/quartus/bin/pin_planner.ppl" { SW[7] } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 29 0 0 } } { "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/" { { 0 { 0 ""} 0 67 6069 6992 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Hometrainer.sdc " "Critical Warning (332012): Synopsys Design Constraints File file not found: 'Hometrainer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info (332144): No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Info (332128): Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Info (332127): Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "" 0 -1}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Info (332111): Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "Info (332111):   Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "Info (332111): ======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000     CLOCK_50 " "Info (332111):    1.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 prescaler:ClockScaler\|clkint " "Info (332111):    1.000 prescaler:ClockScaler\|clkint" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50 (placed in PIN AD15 (CLK13, LVDSCLK6p, Input)) " "Info (176353): Automatically promoted node CLOCK_50 (placed in PIN AD15 (CLK13, LVDSCLK6p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "h:/quartusdata/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartusdata/quartus/bin/pin_planner.ppl" { CLOCK_50 } } } { "h:/quartusdata/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusdata/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 27 0 0 } } { "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/" { { 0 { 0 ""} 0 178 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "prescaler:ClockScaler\|clkint  " "Info (176353): Automatically promoted node prescaler:ClockScaler\|clkint " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "prescaler:ClockScaler\|clkint~0 " "Info (176357): Destination node prescaler:ClockScaler\|clkint~0" {  } { { "prescaler.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/prescaler.vhd" 51 -1 0 } } { "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { prescaler:ClockScaler|clkint~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/" { { 0 { 0 ""} 0 1809 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "prescaler.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/prescaler.vhd" 51 -1 0 } } { "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { prescaler:ClockScaler|clkint } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/" { { 0 { 0 ""} 0 1242 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Ontdender:ontdender4\|knop_int  " "Info (176353): Automatically promoted node Ontdender:ontdender4\|knop_int " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hometrainer_fsm:FSM\|intern_weerstand\[3\] " "Info (176357): Destination node hometrainer_fsm:FSM\|intern_weerstand\[3\]" {  } { { "hometrainer_fsm.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/hometrainer_fsm.vhd" 53 -1 0 } } { "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { hometrainer_fsm:FSM|intern_weerstand[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/" { { 0 { 0 ""} 0 837 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Ontdender:ontdender4\|Selector4~0 " "Info (176357): Destination node Ontdender:ontdender4\|Selector4~0" {  } { { "Ontdender.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/Ontdender.vhd" 26 -1 0 } } { "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ontdender:ontdender4|Selector4~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/" { { 0 { 0 ""} 0 1810 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCDDriver:ScreenDriver\|LCDDriver_Module:lcdm\|return_state.command_init_9 " "Info (176357): Destination node LCDDriver:ScreenDriver\|LCDDriver_Module:lcdm\|return_state.command_init_9" {  } { { "LCDDriver_Module.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/LCDDriver_Module.vhd" 189 -1 0 } } { "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCDDriver:ScreenDriver|LCDDriver_Module:lcdm|return_state.command_init_9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/" { { 0 { 0 ""} 0 674 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCDDriver:ScreenDriver\|LCDDriver_Module:lcdm\|return_state.wait_for_command " "Info (176357): Destination node LCDDriver:ScreenDriver\|LCDDriver_Module:lcdm\|return_state.wait_for_command" {  } { { "LCDDriver_Module.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/LCDDriver_Module.vhd" 189 -1 0 } } { "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCDDriver:ScreenDriver|LCDDriver_Module:lcdm|return_state.wait_for_command } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/" { { 0 { 0 ""} 0 677 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCDDriver:ScreenDriver\|LCDDriver_Module:lcdm\|return_state.command_init_2 " "Info (176357): Destination node LCDDriver:ScreenDriver\|LCDDriver_Module:lcdm\|return_state.command_init_2" {  } { { "LCDDriver_Module.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/LCDDriver_Module.vhd" 189 -1 0 } } { "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCDDriver:ScreenDriver|LCDDriver_Module:lcdm|return_state.command_init_2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/" { { 0 { 0 ""} 0 669 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCDDriver:ScreenDriver\|LCDDriver_Module:lcdm\|return_state.command_init_4 " "Info (176357): Destination node LCDDriver:ScreenDriver\|LCDDriver_Module:lcdm\|return_state.command_init_4" {  } { { "LCDDriver_Module.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/LCDDriver_Module.vhd" 189 -1 0 } } { "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCDDriver:ScreenDriver|LCDDriver_Module:lcdm|return_state.command_init_4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/" { { 0 { 0 ""} 0 670 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCDDriver:ScreenDriver\|LCDDriver_Module:lcdm\|return_state.command_init_11 " "Info (176357): Destination node LCDDriver:ScreenDriver\|LCDDriver_Module:lcdm\|return_state.command_init_11" {  } { { "LCDDriver_Module.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/LCDDriver_Module.vhd" 189 -1 0 } } { "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCDDriver:ScreenDriver|LCDDriver_Module:lcdm|return_state.command_init_11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/" { { 0 { 0 ""} 0 676 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCDDriver:ScreenDriver\|LCDDriver_Module:lcdm\|return_state.command_init_7 " "Info (176357): Destination node LCDDriver:ScreenDriver\|LCDDriver_Module:lcdm\|return_state.command_init_7" {  } { { "LCDDriver_Module.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/LCDDriver_Module.vhd" 189 -1 0 } } { "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCDDriver:ScreenDriver|LCDDriver_Module:lcdm|return_state.command_init_7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/" { { 0 { 0 ""} 0 672 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCDDriver:ScreenDriver\|LCDDriver_Module:lcdm\|return_state.command_init_10 " "Info (176357): Destination node LCDDriver:ScreenDriver\|LCDDriver_Module:lcdm\|return_state.command_init_10" {  } { { "LCDDriver_Module.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/LCDDriver_Module.vhd" 189 -1 0 } } { "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCDDriver:ScreenDriver|LCDDriver_Module:lcdm|return_state.command_init_10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/" { { 0 { 0 ""} 0 675 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCDDriver:ScreenDriver\|LCDDriver_Module:lcdm\|return_state.command_init_8 " "Info (176357): Destination node LCDDriver:ScreenDriver\|LCDDriver_Module:lcdm\|return_state.command_init_8" {  } { { "LCDDriver_Module.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/LCDDriver_Module.vhd" 189 -1 0 } } { "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { LCDDriver:ScreenDriver|LCDDriver_Module:lcdm|return_state.command_init_8 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/" { { 0 { 0 ""} 0 673 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info (176358): Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "Ontdender.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/Ontdender.vhd" 24 -1 0 } } { "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { Ontdender:ontdender4|knop_int } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/" { { 0 { 0 ""} 0 1398 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comb~0  " "Info (176353): Automatically promoted node comb~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info (176355): Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info (176356): Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SequentialDevider:Devider\|WaitTimer\[1\]~3 " "Info (176357): Destination node SequentialDevider:Devider\|WaitTimer\[1\]~3" {  } { { "SequentialDevider.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/SequentialDevider.vhd" 36 -1 0 } } { "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { SequentialDevider:Devider|WaitTimer[1]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/" { { 0 { 0 ""} 0 3089 6069 6992 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/" { { 0 { 0 ""} 0 2762 6069 6992 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info (176233): Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info (176273): Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info (176274): Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info (176236): Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info (176237): Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info (176248): Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info (176249): Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info (176235): Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info (176219): No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Info (223000): Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "" 0 -1}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Info (223001): Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.3V 1 0 0 " "Info (176211): Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 1 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info (176212): I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info (176215): I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info (176214): Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 81 " "Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  81 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 46 33 " "Info (176213): I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 46 total pin(s) used --  33 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 72 " "Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 74 " "Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  74 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 33 52 " "Info (176213): I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 33 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 22 59 " "Info (176213): I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 22 total pin(s) used --  59 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 12 62 " "Info (176213): I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 32 40 " "Info (176213): I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 32 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Info (171121): Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info (170189): Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Info (223000): Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "" 0 -1}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Info (223001): Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info (170191): Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info (170137): Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:24 " "Info (170192): Fitter placement operations ending: elapsed time is 00:00:24" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info (170193): Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info (170195): Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X72_Y26 X83_Y38 " "Info (170196): Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X72_Y26 to location X83_Y38" {  } {  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Info (170194): Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info (306004): Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "123 " "Warning (306006): Found 123 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[25\] 0 " "Info (306007): Pin \"IO_A\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[0\] 0 " "Info (306007): Pin \"IO_A\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[1\] 0 " "Info (306007): Pin \"IO_A\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[2\] 0 " "Info (306007): Pin \"IO_A\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[3\] 0 " "Info (306007): Pin \"IO_A\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[4\] 0 " "Info (306007): Pin \"IO_A\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[5\] 0 " "Info (306007): Pin \"IO_A\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[6\] 0 " "Info (306007): Pin \"IO_A\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[7\] 0 " "Info (306007): Pin \"IO_A\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[8\] 0 " "Info (306007): Pin \"IO_A\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[9\] 0 " "Info (306007): Pin \"IO_A\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[10\] 0 " "Info (306007): Pin \"IO_A\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[11\] 0 " "Info (306007): Pin \"IO_A\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[12\] 0 " "Info (306007): Pin \"IO_A\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[13\] 0 " "Info (306007): Pin \"IO_A\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[14\] 0 " "Info (306007): Pin \"IO_A\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[15\] 0 " "Info (306007): Pin \"IO_A\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[16\] 0 " "Info (306007): Pin \"IO_A\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[17\] 0 " "Info (306007): Pin \"IO_A\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[18\] 0 " "Info (306007): Pin \"IO_A\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[19\] 0 " "Info (306007): Pin \"IO_A\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[20\] 0 " "Info (306007): Pin \"IO_A\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[21\] 0 " "Info (306007): Pin \"IO_A\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[22\] 0 " "Info (306007): Pin \"IO_A\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[23\] 0 " "Info (306007): Pin \"IO_A\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[24\] 0 " "Info (306007): Pin \"IO_A\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[26\] 0 " "Info (306007): Pin \"IO_A\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[27\] 0 " "Info (306007): Pin \"IO_A\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[28\] 0 " "Info (306007): Pin \"IO_A\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[29\] 0 " "Info (306007): Pin \"IO_A\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[30\] 0 " "Info (306007): Pin \"IO_A\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[31\] 0 " "Info (306007): Pin \"IO_A\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Info (306007): Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Info (306007): Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[2\] 0 " "Info (306007): Pin \"LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[3\] 0 " "Info (306007): Pin \"LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[4\] 0 " "Info (306007): Pin \"LEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[5\] 0 " "Info (306007): Pin \"LEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[6\] 0 " "Info (306007): Pin \"LEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[7\] 0 " "Info (306007): Pin \"LEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[8\] 0 " "Info (306007): Pin \"LEDG\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Info (306007): Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Info (306007): Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\] 0 " "Info (306007): Pin \"LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\] 0 " "Info (306007): Pin \"LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[4\] 0 " "Info (306007): Pin \"LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[5\] 0 " "Info (306007): Pin \"LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[6\] 0 " "Info (306007): Pin \"LEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[7\] 0 " "Info (306007): Pin \"LEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[8\] 0 " "Info (306007): Pin \"LEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[9\] 0 " "Info (306007): Pin \"LEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[10\] 0 " "Info (306007): Pin \"LEDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[11\] 0 " "Info (306007): Pin \"LEDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[12\] 0 " "Info (306007): Pin \"LEDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[13\] 0 " "Info (306007): Pin \"LEDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[14\] 0 " "Info (306007): Pin \"LEDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[15\] 0 " "Info (306007): Pin \"LEDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[16\] 0 " "Info (306007): Pin \"LEDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[17\] 0 " "Info (306007): Pin \"LEDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7_D\[0\] 0 " "Info (306007): Pin \"HEX7_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7_D\[1\] 0 " "Info (306007): Pin \"HEX7_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7_D\[2\] 0 " "Info (306007): Pin \"HEX7_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7_D\[3\] 0 " "Info (306007): Pin \"HEX7_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7_D\[4\] 0 " "Info (306007): Pin \"HEX7_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7_D\[5\] 0 " "Info (306007): Pin \"HEX7_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7_D\[6\] 0 " "Info (306007): Pin \"HEX7_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6_D\[0\] 0 " "Info (306007): Pin \"HEX6_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6_D\[1\] 0 " "Info (306007): Pin \"HEX6_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6_D\[2\] 0 " "Info (306007): Pin \"HEX6_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6_D\[3\] 0 " "Info (306007): Pin \"HEX6_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6_D\[4\] 0 " "Info (306007): Pin \"HEX6_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6_D\[5\] 0 " "Info (306007): Pin \"HEX6_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6_D\[6\] 0 " "Info (306007): Pin \"HEX6_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5_D\[0\] 0 " "Info (306007): Pin \"HEX5_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5_D\[1\] 0 " "Info (306007): Pin \"HEX5_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5_D\[2\] 0 " "Info (306007): Pin \"HEX5_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5_D\[3\] 0 " "Info (306007): Pin \"HEX5_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5_D\[4\] 0 " "Info (306007): Pin \"HEX5_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5_D\[5\] 0 " "Info (306007): Pin \"HEX5_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5_D\[6\] 0 " "Info (306007): Pin \"HEX5_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4_D\[0\] 0 " "Info (306007): Pin \"HEX4_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4_D\[1\] 0 " "Info (306007): Pin \"HEX4_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4_D\[2\] 0 " "Info (306007): Pin \"HEX4_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4_D\[3\] 0 " "Info (306007): Pin \"HEX4_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4_D\[4\] 0 " "Info (306007): Pin \"HEX4_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4_D\[5\] 0 " "Info (306007): Pin \"HEX4_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4_D\[6\] 0 " "Info (306007): Pin \"HEX4_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3_D\[0\] 0 " "Info (306007): Pin \"HEX3_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3_D\[1\] 0 " "Info (306007): Pin \"HEX3_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3_D\[2\] 0 " "Info (306007): Pin \"HEX3_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3_D\[3\] 0 " "Info (306007): Pin \"HEX3_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3_D\[4\] 0 " "Info (306007): Pin \"HEX3_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3_D\[5\] 0 " "Info (306007): Pin \"HEX3_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3_D\[6\] 0 " "Info (306007): Pin \"HEX3_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2_D\[0\] 0 " "Info (306007): Pin \"HEX2_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2_D\[1\] 0 " "Info (306007): Pin \"HEX2_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2_D\[2\] 0 " "Info (306007): Pin \"HEX2_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2_D\[3\] 0 " "Info (306007): Pin \"HEX2_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2_D\[4\] 0 " "Info (306007): Pin \"HEX2_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2_D\[5\] 0 " "Info (306007): Pin \"HEX2_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2_D\[6\] 0 " "Info (306007): Pin \"HEX2_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1_D\[0\] 0 " "Info (306007): Pin \"HEX1_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1_D\[1\] 0 " "Info (306007): Pin \"HEX1_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1_D\[2\] 0 " "Info (306007): Pin \"HEX1_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1_D\[3\] 0 " "Info (306007): Pin \"HEX1_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1_D\[4\] 0 " "Info (306007): Pin \"HEX1_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1_D\[5\] 0 " "Info (306007): Pin \"HEX1_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1_D\[6\] 0 " "Info (306007): Pin \"HEX1_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0_D\[0\] 0 " "Info (306007): Pin \"HEX0_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0_D\[1\] 0 " "Info (306007): Pin \"HEX0_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0_D\[2\] 0 " "Info (306007): Pin \"HEX0_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0_D\[3\] 0 " "Info (306007): Pin \"HEX0_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0_D\[4\] 0 " "Info (306007): Pin \"HEX0_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0_D\[5\] 0 " "Info (306007): Pin \"HEX0_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0_D\[6\] 0 " "Info (306007): Pin \"HEX0_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0_DP 0 " "Info (306007): Pin \"HEX0_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1_DP 0 " "Info (306007): Pin \"HEX1_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2_DP 0 " "Info (306007): Pin \"HEX2_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3_DP 0 " "Info (306007): Pin \"HEX3_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4_DP 0 " "Info (306007): Pin \"HEX4_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5_DP 0 " "Info (306007): Pin \"HEX5_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6_DP 0 " "Info (306007): Pin \"HEX6_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7_DP 0 " "Info (306007): Pin \"HEX7_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info (306005): Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "24 " "Warning (169064): Following 24 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_A\[25\] a permanently disabled " "Info (169065): Pin IO_A\[25\] has a permanently disabled output enable" {  } { { "h:/quartusdata/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartusdata/quartus/bin/pin_planner.ppl" { IO_A[25] } } } { "h:/quartusdata/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusdata/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_A\[25\]" } } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 32 0 0 } } { "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_A[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/" { { 0 { 0 ""} 0 115 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_A\[0\] a permanently enabled " "Info (169065): Pin IO_A\[0\] has a permanently enabled output enable" {  } { { "h:/quartusdata/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartusdata/quartus/bin/pin_planner.ppl" { IO_A[0] } } } { "h:/quartusdata/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusdata/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_A\[0\]" } } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 32 0 0 } } { "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_A[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/" { { 0 { 0 ""} 0 41 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_A\[1\] a permanently enabled " "Info (169065): Pin IO_A\[1\] has a permanently enabled output enable" {  } { { "h:/quartusdata/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartusdata/quartus/bin/pin_planner.ppl" { IO_A[1] } } } { "h:/quartusdata/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusdata/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_A\[1\]" } } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 32 0 0 } } { "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_A[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/" { { 0 { 0 ""} 0 42 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_A\[2\] a permanently enabled " "Info (169065): Pin IO_A\[2\] has a permanently enabled output enable" {  } { { "h:/quartusdata/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartusdata/quartus/bin/pin_planner.ppl" { IO_A[2] } } } { "h:/quartusdata/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusdata/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_A\[2\]" } } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 32 0 0 } } { "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_A[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/" { { 0 { 0 ""} 0 43 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_A\[11\] a permanently enabled " "Info (169065): Pin IO_A\[11\] has a permanently enabled output enable" {  } { { "h:/quartusdata/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartusdata/quartus/bin/pin_planner.ppl" { IO_A[11] } } } { "h:/quartusdata/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusdata/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_A\[11\]" } } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 32 0 0 } } { "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_A[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/" { { 0 { 0 ""} 0 52 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_A\[12\] a permanently enabled " "Info (169065): Pin IO_A\[12\] has a permanently enabled output enable" {  } { { "h:/quartusdata/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartusdata/quartus/bin/pin_planner.ppl" { IO_A[12] } } } { "h:/quartusdata/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusdata/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_A\[12\]" } } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 32 0 0 } } { "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_A[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/" { { 0 { 0 ""} 0 53 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_A\[13\] a permanently disabled " "Info (169065): Pin IO_A\[13\] has a permanently disabled output enable" {  } { { "h:/quartusdata/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartusdata/quartus/bin/pin_planner.ppl" { IO_A[13] } } } { "h:/quartusdata/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusdata/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_A\[13\]" } } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 32 0 0 } } { "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_A[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/" { { 0 { 0 ""} 0 105 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_A\[14\] a permanently enabled " "Info (169065): Pin IO_A\[14\] has a permanently enabled output enable" {  } { { "h:/quartusdata/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartusdata/quartus/bin/pin_planner.ppl" { IO_A[14] } } } { "h:/quartusdata/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusdata/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_A\[14\]" } } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 32 0 0 } } { "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_A[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/" { { 0 { 0 ""} 0 54 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_A\[15\] a permanently enabled " "Info (169065): Pin IO_A\[15\] has a permanently enabled output enable" {  } { { "h:/quartusdata/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartusdata/quartus/bin/pin_planner.ppl" { IO_A[15] } } } { "h:/quartusdata/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusdata/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_A\[15\]" } } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 32 0 0 } } { "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_A[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/" { { 0 { 0 ""} 0 55 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_A\[16\] a permanently disabled " "Info (169065): Pin IO_A\[16\] has a permanently disabled output enable" {  } { { "h:/quartusdata/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartusdata/quartus/bin/pin_planner.ppl" { IO_A[16] } } } { "h:/quartusdata/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusdata/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_A\[16\]" } } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 32 0 0 } } { "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_A[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/" { { 0 { 0 ""} 0 106 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_A\[17\] a permanently disabled " "Info (169065): Pin IO_A\[17\] has a permanently disabled output enable" {  } { { "h:/quartusdata/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartusdata/quartus/bin/pin_planner.ppl" { IO_A[17] } } } { "h:/quartusdata/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusdata/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_A\[17\]" } } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 32 0 0 } } { "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_A[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/" { { 0 { 0 ""} 0 107 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_A\[18\] a permanently disabled " "Info (169065): Pin IO_A\[18\] has a permanently disabled output enable" {  } { { "h:/quartusdata/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartusdata/quartus/bin/pin_planner.ppl" { IO_A[18] } } } { "h:/quartusdata/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusdata/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_A\[18\]" } } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 32 0 0 } } { "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_A[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/" { { 0 { 0 ""} 0 108 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_A\[19\] a permanently disabled " "Info (169065): Pin IO_A\[19\] has a permanently disabled output enable" {  } { { "h:/quartusdata/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartusdata/quartus/bin/pin_planner.ppl" { IO_A[19] } } } { "h:/quartusdata/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusdata/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_A\[19\]" } } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 32 0 0 } } { "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_A[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/" { { 0 { 0 ""} 0 109 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_A\[20\] a permanently disabled " "Info (169065): Pin IO_A\[20\] has a permanently disabled output enable" {  } { { "h:/quartusdata/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartusdata/quartus/bin/pin_planner.ppl" { IO_A[20] } } } { "h:/quartusdata/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusdata/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_A\[20\]" } } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 32 0 0 } } { "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_A[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/" { { 0 { 0 ""} 0 110 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_A\[21\] a permanently disabled " "Info (169065): Pin IO_A\[21\] has a permanently disabled output enable" {  } { { "h:/quartusdata/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartusdata/quartus/bin/pin_planner.ppl" { IO_A[21] } } } { "h:/quartusdata/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusdata/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_A\[21\]" } } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 32 0 0 } } { "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_A[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/" { { 0 { 0 ""} 0 111 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_A\[22\] a permanently disabled " "Info (169065): Pin IO_A\[22\] has a permanently disabled output enable" {  } { { "h:/quartusdata/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartusdata/quartus/bin/pin_planner.ppl" { IO_A[22] } } } { "h:/quartusdata/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusdata/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_A\[22\]" } } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 32 0 0 } } { "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_A[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/" { { 0 { 0 ""} 0 112 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_A\[23\] a permanently disabled " "Info (169065): Pin IO_A\[23\] has a permanently disabled output enable" {  } { { "h:/quartusdata/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartusdata/quartus/bin/pin_planner.ppl" { IO_A[23] } } } { "h:/quartusdata/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusdata/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_A\[23\]" } } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 32 0 0 } } { "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_A[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/" { { 0 { 0 ""} 0 113 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_A\[24\] a permanently disabled " "Info (169065): Pin IO_A\[24\] has a permanently disabled output enable" {  } { { "h:/quartusdata/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartusdata/quartus/bin/pin_planner.ppl" { IO_A[24] } } } { "h:/quartusdata/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusdata/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_A\[24\]" } } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 32 0 0 } } { "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_A[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/" { { 0 { 0 ""} 0 114 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_A\[26\] a permanently disabled " "Info (169065): Pin IO_A\[26\] has a permanently disabled output enable" {  } { { "h:/quartusdata/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartusdata/quartus/bin/pin_planner.ppl" { IO_A[26] } } } { "h:/quartusdata/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusdata/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_A\[26\]" } } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 32 0 0 } } { "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_A[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/" { { 0 { 0 ""} 0 116 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_A\[27\] a permanently disabled " "Info (169065): Pin IO_A\[27\] has a permanently disabled output enable" {  } { { "h:/quartusdata/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartusdata/quartus/bin/pin_planner.ppl" { IO_A[27] } } } { "h:/quartusdata/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusdata/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_A\[27\]" } } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 32 0 0 } } { "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_A[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/" { { 0 { 0 ""} 0 117 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_A\[28\] a permanently disabled " "Info (169065): Pin IO_A\[28\] has a permanently disabled output enable" {  } { { "h:/quartusdata/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartusdata/quartus/bin/pin_planner.ppl" { IO_A[28] } } } { "h:/quartusdata/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusdata/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_A\[28\]" } } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 32 0 0 } } { "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_A[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/" { { 0 { 0 ""} 0 118 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_A\[29\] a permanently disabled " "Info (169065): Pin IO_A\[29\] has a permanently disabled output enable" {  } { { "h:/quartusdata/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartusdata/quartus/bin/pin_planner.ppl" { IO_A[29] } } } { "h:/quartusdata/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusdata/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_A\[29\]" } } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 32 0 0 } } { "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_A[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/" { { 0 { 0 ""} 0 119 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_A\[30\] a permanently disabled " "Info (169065): Pin IO_A\[30\] has a permanently disabled output enable" {  } { { "h:/quartusdata/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartusdata/quartus/bin/pin_planner.ppl" { IO_A[30] } } } { "h:/quartusdata/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusdata/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_A\[30\]" } } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 32 0 0 } } { "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_A[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/" { { 0 { 0 ""} 0 120 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "IO_A\[31\] a permanently disabled " "Info (169065): Pin IO_A\[31\] has a permanently disabled output enable" {  } { { "h:/quartusdata/quartus/bin/pin_planner.ppl" "" { PinPlanner "h:/quartusdata/quartus/bin/pin_planner.ppl" { IO_A[31] } } } { "h:/quartusdata/quartus/bin/Assignment Editor.qase" "" { Assignment "h:/quartusdata/quartus/bin/Assignment Editor.qase" 1 { { 0 "IO_A\[31\]" } } } } { "HomeTrainer.vhd" "" { Text "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/HomeTrainer.vhd" 32 0 0 } } { "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "h:/quartusdata/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_A[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/" { { 0 { 0 ""} 0 121 6069 6992 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning (169174): The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 32-bit " "Info: Quartus II 32-bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "484 " "Info: Peak virtual memory: 484 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 12 23:43:35 2013 " "Info: Processing ended: Sat Oct 12 23:43:35 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:50 " "Info: Elapsed time: 00:00:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Info: Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Info: Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 12 23:43:36 2013 " "Info: Processing started: Sat Oct 12 23:43:36 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Hometrainer -c Hometrainer " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Hometrainer -c Hometrainer" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Info: Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 12 23:43:36 2013 " "Info: Processing started: Sat Oct 12 23:43:36 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Hometrainer -c Hometrainer " "Info: Command: quartus_sta Hometrainer -c Hometrainer" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info (21077): Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info (21077): High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Hometrainer.sdc " "Critical Warning (332012): Synopsys Design Constraints File file not found: 'Hometrainer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info (332142): No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info (332105): Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name prescaler:ClockScaler\|clkint prescaler:ClockScaler\|clkint " "Info (332105): create_clock -period 1.000 -name prescaler:ClockScaler\|clkint prescaler:ClockScaler\|clkint" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning (332148): Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.906 " "Info (332146): Worst-case setup slack is -7.906" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.906     -2724.346 prescaler:ClockScaler\|clkint  " "Info (332119):    -7.906     -2724.346 prescaler:ClockScaler\|clkint " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.351       -17.110 CLOCK_50  " "Info (332119):    -1.351       -17.110 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.713 " "Info (332146): Worst-case hold slack is -2.713" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.713        -2.713 CLOCK_50  " "Info (332119):    -2.713        -2.713 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 prescaler:ClockScaler\|clkint  " "Info (332119):     0.391         0.000 prescaler:ClockScaler\|clkint " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.031 " "Info (332146): Worst-case recovery slack is -3.031" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.031     -1368.939 prescaler:ClockScaler\|clkint  " "Info (332119):    -3.031     -1368.939 prescaler:ClockScaler\|clkint " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.953 " "Info (332146): Worst-case removal slack is 2.953" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.953         0.000 prescaler:ClockScaler\|clkint  " "Info (332119):     2.953         0.000 prescaler:ClockScaler\|clkint " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Info (332146): Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -14.380 CLOCK_50  " "Info (332119):    -1.380       -14.380 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500      -857.000 prescaler:ClockScaler\|clkint  " "Info (332119):    -0.500      -857.000 prescaler:ClockScaler\|clkint " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "Info (332001): The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info (306004): Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "123 " "Warning (306006): Found 123 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[25\] 0 " "Info (306007): Pin \"IO_A\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[0\] 0 " "Info (306007): Pin \"IO_A\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[1\] 0 " "Info (306007): Pin \"IO_A\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[2\] 0 " "Info (306007): Pin \"IO_A\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[3\] 0 " "Info (306007): Pin \"IO_A\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[4\] 0 " "Info (306007): Pin \"IO_A\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[5\] 0 " "Info (306007): Pin \"IO_A\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[6\] 0 " "Info (306007): Pin \"IO_A\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[7\] 0 " "Info (306007): Pin \"IO_A\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[8\] 0 " "Info (306007): Pin \"IO_A\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[9\] 0 " "Info (306007): Pin \"IO_A\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[10\] 0 " "Info (306007): Pin \"IO_A\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[11\] 0 " "Info (306007): Pin \"IO_A\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[12\] 0 " "Info (306007): Pin \"IO_A\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[13\] 0 " "Info (306007): Pin \"IO_A\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[14\] 0 " "Info (306007): Pin \"IO_A\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[15\] 0 " "Info (306007): Pin \"IO_A\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[16\] 0 " "Info (306007): Pin \"IO_A\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[17\] 0 " "Info (306007): Pin \"IO_A\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[18\] 0 " "Info (306007): Pin \"IO_A\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[19\] 0 " "Info (306007): Pin \"IO_A\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[20\] 0 " "Info (306007): Pin \"IO_A\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[21\] 0 " "Info (306007): Pin \"IO_A\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[22\] 0 " "Info (306007): Pin \"IO_A\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[23\] 0 " "Info (306007): Pin \"IO_A\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[24\] 0 " "Info (306007): Pin \"IO_A\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[26\] 0 " "Info (306007): Pin \"IO_A\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[27\] 0 " "Info (306007): Pin \"IO_A\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[28\] 0 " "Info (306007): Pin \"IO_A\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[29\] 0 " "Info (306007): Pin \"IO_A\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[30\] 0 " "Info (306007): Pin \"IO_A\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "IO_A\[31\] 0 " "Info (306007): Pin \"IO_A\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Info (306007): Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Info (306007): Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[2\] 0 " "Info (306007): Pin \"LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[3\] 0 " "Info (306007): Pin \"LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[4\] 0 " "Info (306007): Pin \"LEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[5\] 0 " "Info (306007): Pin \"LEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[6\] 0 " "Info (306007): Pin \"LEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[7\] 0 " "Info (306007): Pin \"LEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[8\] 0 " "Info (306007): Pin \"LEDG\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Info (306007): Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Info (306007): Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\] 0 " "Info (306007): Pin \"LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\] 0 " "Info (306007): Pin \"LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[4\] 0 " "Info (306007): Pin \"LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[5\] 0 " "Info (306007): Pin \"LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[6\] 0 " "Info (306007): Pin \"LEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[7\] 0 " "Info (306007): Pin \"LEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[8\] 0 " "Info (306007): Pin \"LEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[9\] 0 " "Info (306007): Pin \"LEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[10\] 0 " "Info (306007): Pin \"LEDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[11\] 0 " "Info (306007): Pin \"LEDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[12\] 0 " "Info (306007): Pin \"LEDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[13\] 0 " "Info (306007): Pin \"LEDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[14\] 0 " "Info (306007): Pin \"LEDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[15\] 0 " "Info (306007): Pin \"LEDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[16\] 0 " "Info (306007): Pin \"LEDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[17\] 0 " "Info (306007): Pin \"LEDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7_D\[0\] 0 " "Info (306007): Pin \"HEX7_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7_D\[1\] 0 " "Info (306007): Pin \"HEX7_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7_D\[2\] 0 " "Info (306007): Pin \"HEX7_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7_D\[3\] 0 " "Info (306007): Pin \"HEX7_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7_D\[4\] 0 " "Info (306007): Pin \"HEX7_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7_D\[5\] 0 " "Info (306007): Pin \"HEX7_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7_D\[6\] 0 " "Info (306007): Pin \"HEX7_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6_D\[0\] 0 " "Info (306007): Pin \"HEX6_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6_D\[1\] 0 " "Info (306007): Pin \"HEX6_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6_D\[2\] 0 " "Info (306007): Pin \"HEX6_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6_D\[3\] 0 " "Info (306007): Pin \"HEX6_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6_D\[4\] 0 " "Info (306007): Pin \"HEX6_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6_D\[5\] 0 " "Info (306007): Pin \"HEX6_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6_D\[6\] 0 " "Info (306007): Pin \"HEX6_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5_D\[0\] 0 " "Info (306007): Pin \"HEX5_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5_D\[1\] 0 " "Info (306007): Pin \"HEX5_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5_D\[2\] 0 " "Info (306007): Pin \"HEX5_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5_D\[3\] 0 " "Info (306007): Pin \"HEX5_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5_D\[4\] 0 " "Info (306007): Pin \"HEX5_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5_D\[5\] 0 " "Info (306007): Pin \"HEX5_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5_D\[6\] 0 " "Info (306007): Pin \"HEX5_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4_D\[0\] 0 " "Info (306007): Pin \"HEX4_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4_D\[1\] 0 " "Info (306007): Pin \"HEX4_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4_D\[2\] 0 " "Info (306007): Pin \"HEX4_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4_D\[3\] 0 " "Info (306007): Pin \"HEX4_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4_D\[4\] 0 " "Info (306007): Pin \"HEX4_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4_D\[5\] 0 " "Info (306007): Pin \"HEX4_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4_D\[6\] 0 " "Info (306007): Pin \"HEX4_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3_D\[0\] 0 " "Info (306007): Pin \"HEX3_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3_D\[1\] 0 " "Info (306007): Pin \"HEX3_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3_D\[2\] 0 " "Info (306007): Pin \"HEX3_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3_D\[3\] 0 " "Info (306007): Pin \"HEX3_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3_D\[4\] 0 " "Info (306007): Pin \"HEX3_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3_D\[5\] 0 " "Info (306007): Pin \"HEX3_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3_D\[6\] 0 " "Info (306007): Pin \"HEX3_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2_D\[0\] 0 " "Info (306007): Pin \"HEX2_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2_D\[1\] 0 " "Info (306007): Pin \"HEX2_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2_D\[2\] 0 " "Info (306007): Pin \"HEX2_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2_D\[3\] 0 " "Info (306007): Pin \"HEX2_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2_D\[4\] 0 " "Info (306007): Pin \"HEX2_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2_D\[5\] 0 " "Info (306007): Pin \"HEX2_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2_D\[6\] 0 " "Info (306007): Pin \"HEX2_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1_D\[0\] 0 " "Info (306007): Pin \"HEX1_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1_D\[1\] 0 " "Info (306007): Pin \"HEX1_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1_D\[2\] 0 " "Info (306007): Pin \"HEX1_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1_D\[3\] 0 " "Info (306007): Pin \"HEX1_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1_D\[4\] 0 " "Info (306007): Pin \"HEX1_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1_D\[5\] 0 " "Info (306007): Pin \"HEX1_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1_D\[6\] 0 " "Info (306007): Pin \"HEX1_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0_D\[0\] 0 " "Info (306007): Pin \"HEX0_D\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0_D\[1\] 0 " "Info (306007): Pin \"HEX0_D\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0_D\[2\] 0 " "Info (306007): Pin \"HEX0_D\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0_D\[3\] 0 " "Info (306007): Pin \"HEX0_D\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0_D\[4\] 0 " "Info (306007): Pin \"HEX0_D\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0_D\[5\] 0 " "Info (306007): Pin \"HEX0_D\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0_D\[6\] 0 " "Info (306007): Pin \"HEX0_D\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0_DP 0 " "Info (306007): Pin \"HEX0_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1_DP 0 " "Info (306007): Pin \"HEX1_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2_DP 0 " "Info (306007): Pin \"HEX2_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3_DP 0 " "Info (306007): Pin \"HEX3_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX4_DP 0 " "Info (306007): Pin \"HEX4_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX5_DP 0 " "Info (306007): Pin \"HEX5_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX6_DP 0 " "Info (306007): Pin \"HEX6_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX7_DP 0 " "Info (306007): Pin \"HEX7_DP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info (306005): Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning (332148): Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.823 " "Info (332146): Worst-case setup slack is -2.823" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.823      -837.803 prescaler:ClockScaler\|clkint  " "Info (332119):    -2.823      -837.803 prescaler:ClockScaler\|clkint " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.144        -1.728 CLOCK_50  " "Info (332119):    -0.144        -1.728 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.700 " "Info (332146): Worst-case hold slack is -1.700" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.700        -1.700 CLOCK_50  " "Info (332119):    -1.700        -1.700 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 prescaler:ClockScaler\|clkint  " "Info (332119):     0.215         0.000 prescaler:ClockScaler\|clkint " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.275 " "Info (332146): Worst-case recovery slack is -1.275" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.275      -576.079 prescaler:ClockScaler\|clkint  " "Info (332119):    -1.275      -576.079 prescaler:ClockScaler\|clkint " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.802 " "Info (332146): Worst-case removal slack is 1.802" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.802         0.000 prescaler:ClockScaler\|clkint  " "Info (332119):     1.802         0.000 prescaler:ClockScaler\|clkint " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Info (332146): Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -14.380 CLOCK_50  " "Info (332119):    -1.380       -14.380 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500      -857.000 prescaler:ClockScaler\|clkint  " "Info (332119):    -0.500      -857.000 prescaler:ClockScaler\|clkint " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Hometrainer.sdc " "Critical Warning (332012): Synopsys Design Constraints File file not found: 'Hometrainer.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info (332144): No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "Info (332001): The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Info (223000): Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info (332102): Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info (332102): Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Info (223001): Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 32-bit " "Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "335 " "Info: Peak virtual memory: 335 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 12 23:43:42 2013 " "Info: Processing ended: Sat Oct 12 23:43:42 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info (115031): Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info (115030): Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus II 32-bit " "Info: Quartus II 32-bit Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "415 " "Info: Peak virtual memory: 415 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 12 23:43:44 2013 " "Info: Processing ended: Sat Oct 12 23:43:44 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Info: Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 12 23:43:45 2013 " "Info: Processing started: Sat Oct 12 23:43:45 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Hometrainer -c Hometrainer " "Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off Hometrainer -c Hometrainer" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "Hometrainer.vho\", \"Hometrainer_fast.vho Hometrainer_vhd.sdo Hometrainer_vhd_fast.sdo C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/simulation/modelsim/ simulation " "Info (204026): Generated files \"Hometrainer.vho\", \"Hometrainer_fast.vho\", \"Hometrainer_vhd.sdo\" and \"Hometrainer_vhd_fast.sdo\" in directory \"C:/Users/Richard/Documents/GitHub/PRODIG_Totaal/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "286 " "Info: Peak virtual memory: 286 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 12 23:43:50 2013 " "Info: Processing ended: Sat Oct 12 23:43:50 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Info (293026): Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 176 s " "Info (293000): Quartus II Full Compilation was successful. 0 errors, 176 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 32-bit " "Info: Running Quartus II 32-bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 12 23:44:07 2013 " "Info: Processing started: Sat Oct 12 23:44:07 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp Hometrainer -c Hometrainer --netlist_type=sgate " "Info: Command: quartus_rpp Hometrainer -c Hometrainer --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 32-bit " "Info: Quartus II 32-bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "215 " "Info: Peak virtual memory: 215 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 12 23:44:10 2013 " "Info: Processing ended: Sat Oct 12 23:44:10 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
