Timing Analyzer report for ghrd_agfb014r24b2e2v
Thu Jan 11 18:42:32 2024
Quartus Prime Version 22.4.0 Build 94 12/07/2022 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Delays: Final Snapshot
  4. Parallel Compilation
  5. SDC File List
  6. Clocks
  7. Timing Closure Summary
  8. Fmax Summary
  9. Setup Summary
 10. Hold Summary
 11. Recovery Summary
 12. Removal Summary
 13. Minimum Pulse Width Summary
 14. Metastability Summary Slow vid2 100C Model
 15. Metastability Summary Slow vid2b 100C Model
 16. Metastability Summary Fast vid2a 0C Model
 17. Metastability Summary Fast vid2a 100C Model
 18. Metastability Summary Fast vid2 100C Model
 19. soc_inst|emif_hps|altera_emif_fm_hps_inst
 20. soc_inst|emif_hps|altera_emif_fm_hps_inst
 21. soc_inst|emif_hps|altera_emif_fm_hps_inst
 22. soc_inst|emif_hps|altera_emif_fm_hps_inst
 23. soc_inst|emif_hps|altera_emif_fm_hps_inst
 24. Setup Transfers
 25. Hold Transfers
 26. Recovery Transfers
 27. Removal Transfers
---- Setup Reports ----
     ---- soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 Reports ----
           28. Command Info
           29. Summary of Paths
           30. Path #1: Setup slack is 2.069 
           31. Path #2: Setup slack is 2.080 
           32. Path #3: Setup slack is 2.087 
           33. Path #4: Setup slack is 2.088 
           34. Path #5: Setup slack is 2.098 
           35. Path #6: Setup slack is 2.103 
           36. Path #7: Setup slack is 2.104 
           37. Path #8: Setup slack is 2.105 
           38. Path #9: Setup slack is 2.110 
           39. Path #10: Setup slack is 2.110 
     ---- MAIN_CLOCK Reports ----
           40. Command Info
           41. Summary of Paths
           42. Path #1: Setup slack is 6.386 
           43. Path #2: Setup slack is 6.397 
           44. Path #3: Setup slack is 6.450 
           45. Path #4: Setup slack is 6.468 
           46. Path #5: Setup slack is 6.470 
           47. Path #6: Setup slack is 6.471 
           48. Path #7: Setup slack is 6.476 
           49. Path #8: Setup slack is 6.479 
           50. Path #9: Setup slack is 6.483 
           51. Path #10: Setup slack is 6.488 
---- Hold Reports ----
     ---- MAIN_CLOCK Reports ----
           52. Command Info
           53. Summary of Paths
           54. Path #1: Hold slack is 0.000 
           55. Path #2: Hold slack is 0.001 
           56. Path #3: Hold slack is 0.002 
           57. Path #4: Hold slack is 0.002 
           58. Path #5: Hold slack is 0.002 
           59. Path #6: Hold slack is 0.002 
           60. Path #7: Hold slack is 0.004 
           61. Path #8: Hold slack is 0.005 
           62. Path #9: Hold slack is 0.005 
           63. Path #10: Hold slack is 0.007 
     ---- soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 Reports ----
           64. Command Info
           65. Summary of Paths
           66. Path #1: Hold slack is 0.119 
           67. Path #2: Hold slack is 0.119 
           68. Path #3: Hold slack is 0.119 
           69. Path #4: Hold slack is 0.120 
           70. Path #5: Hold slack is 0.121 
           71. Path #6: Hold slack is 0.121 
           72. Path #7: Hold slack is 0.123 
           73. Path #8: Hold slack is 0.124 
           74. Path #9: Hold slack is 0.125 
           75. Path #10: Hold slack is 0.128 
---- Recovery Reports ----
     ---- MAIN_CLOCK Reports ----
           76. Command Info
           77. Summary of Paths
           78. Path #1: Recovery slack is 9.251 
           79. Path #2: Recovery slack is 9.251 
           80. Path #3: Recovery slack is 9.259 
           81. Path #4: Recovery slack is 9.288 
           82. Path #5: Recovery slack is 9.289 
           83. Path #6: Recovery slack is 9.291 
---- Removal Reports ----
     ---- MAIN_CLOCK Reports ----
           84. Command Info
           85. Summary of Paths
           86. Path #1: Removal slack is 0.247 
           87. Path #2: Removal slack is 0.248 
           88. Path #3: Removal slack is 0.249 
           89. Path #4: Removal slack is 0.266 
           90. Path #5: Removal slack is 0.266 
           91. Path #6: Removal slack is 0.270 
 92. Timing Analyzer Messages
---- Unconstrained Paths Reports ----
      93. Unconstrained Paths Summary
      94. Clock Status Summary
     ---- Setup Analysis Reports ----
           95. Unconstrained Output Ports
     ---- Hold Analysis Reports ----
           96. Unconstrained Output Ports
 97. Multicorner Timing Analysis Summary
 98. Design Assistant (Signoff) Results - 8 of 87 Rules Failed
 99. CDC-50001 - 1-Bit Asynchronous Transfer Not Synchronized
100. CDC-50012 - Multiple Clock Domains Driving a Synchronizer Chain
101. RES-50001 - Asynchronous Reset Is Not Synchronized
102. TMC-20027 - Collection Filter Matching Multiple Types
103. TMC-20025 - Ignored or Overridden Constraints
104. TMC-20021 - Partial Min-Max Delay Assignment
105. TMC-20026 - Empty Collection Due To Unmatched Filter
106. CLK-30032 - Improper Clock Targets
107. CDC-50002 - 1-Bit Asynchronous Transfer with Insufficient Constraints
108. CDC-50003 - CE-Type CDC Transfer with Insufficient Constraints
109. CDC-50004 - MUX-type CDC Transfer with Insufficient Constraints
110. CDC-50005 - CDC Bus Constructed with Multi-bit Synchronizer Chains of Different Lengths
111. CDC-50006 - CDC Bus Constructed with Unsynchronized Registers
112. CDC-50007 - CDC Bus Constructed with Multi-bit Synchronizer Chains with Insufficient Constraints
113. CDC-50011 - Combinational Logic Before Synchronizer Chain
114. CLK-30026 - Missing Clock Assignment
115. CLK-30027 - Multiple Clock Assignments Found
116. CLK-30028 - Invalid Generated Clock
117. CLK-30029 - Invalid Clock Assignments
118. CLK-30030 - PLL Setting Violation
119. CLK-30033 - Invalid Clock Group Assignment
120. CLK-30034 - Clock Pairs Missing Logically Exclusive Clock Group Assignment
121. CLK-30035 - Clock Pairs Missing Physically Exclusive Clock Group Assignment
122. CLK-30042 - Incorrect Clock Group Type
123. RDC-50001 - Reconvergence of Multiple Asynchronous Reset Synchronizers in Different Reset Domains
124. RDC-50002 - Reconvergence of Multiple Asynchronous Reset Synchronizers in a Common Reset Domain
125. RES-50002 - Asynchronous Reset is Insufficiently Synchronized
126. RES-50003 - Asynchronous Reset with Insufficient Constraints
127. RES-50004 - Multiple Asynchronous Resets within Reset Synchronizer Chain
128. TMC-20011 - Missing Input Delay Constraint
129. TMC-20012 - Missing Output Delay Constraint
130. TMC-20013 - Partial Input Delay
131. TMC-20014 - Partial Output Delay
132. TMC-20015 - Inconsistent Min-Max Delay
133. TMC-20016 - Invalid Reference Pin
134. TMC-20017 - Loops Detected
135. TMC-20019 - Partial Multicycle Assignment
136. TMC-20022 - I/O Delay Assignment Missing Parameters
137. TMC-20023 - Invalid Set Net Delay Assignment
138. TMC-30041 - Constraint with Invalid Clock Reference
139. CDC-50103 - Unsynchronized Intra-Clock Forced Synchronizer
140. CLK-30031 - Input Delay Assigned to Clock
141. FLP-10000 - Physical RAM with Utilization Below Threshold
142. LNT-30023 - Reset Nets with Polarity Conflict
143. TMC-20018 - Unsupported Latches Detected
144. TMC-20024 - Synchronous Data Delay Assignment
145. TMC-20200 - Paths Failing Setup Analysis with Impossible Requirements
146. TMC-20201 - Paths Failing Setup Analysis with High Clock Skew
147. TMC-20202 - Paths Failing Setup Analysis with High Logic Delay
148. TMC-20203 - Paths Failing Setup Analysis with High Fabric Interconnect Delay
149. TMC-20204 - Endpoints of Paths Failing Setup Analysis with Retiming Restrictions
150. TMC-20205 - Endpoints of Paths Failing Setup Analysis with Explicit Power-Up States that Restrict Retiming
151. TMC-20206 - DSP Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis
152. TMC-20207 - DSP Blocks with Unregistered Inputs that are the Destination of Paths Failing Setup Analysis
153. TMC-20208 - RAM Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis
154. TMC-20209 - Paths Failing Setup Analysis with High Routing Delay due to Congestion
155. TMC-20210 - Paths Failing Setup Analysis with High Routing Delay Added for Hold
156. TMC-20212 - Paths Failing Setup Analysis with Global Routing in Data Path
157. TMC-20213 - Paths Failing Setup Analysis with Locally Routed Clock
158. TMC-20214 - Buses with Incoming Paths Failing Setup Analysis with Multiple Sequential Adder Chains
159. TMC-20215 - Buses with Incoming Paths Failing Setup Analysis with Multipliers Implemented in Logic
160. TMC-20216 - Paths Failing Setup Analysis with Inferred-RAM Shift Register Endpoints
161. TMC-20217 - Paths Failing Setup Analysis with Clock-As-Data
162. TMC-20219 - DSP Blocks with Restricted Fmax below Required Fmax
163. TMC-20220 - RAM Blocks with Restricted Fmax below Required Fmax
164. TMC-20221 - Nodes Failing Minimum Pulse Width Due to Clock Pulse Collapse
165. TMC-20312 - Paths Failing Hold Analysis with Global Routing in Data Path
166. TMC-20313 - Paths Failing Hold Analysis with Locally Routed Clock
167. TMC-20712 - Paths Failing Recovery Analysis with Global Routing in Data Path
168. TMC-20713 - Paths Failing Recovery Analysis with Locally Routed Clock
169. TMC-20812 - Paths Failing Removal Analysis with Global Routing in Data Path
170. TMC-20813 - Paths Failing Removal Analysis with Locally Routed Clock
171. CDC-50008 - CDC Bus Constructed with Multi-bit Synchronizer Chains
172. CDC-50101 - Intra-Clock False Path Synchronizer
173. CDC-50102 - Synchronizer after CDC Topology with Control Signal
174. FLP-40006 - Pipelining Registers That Might Be Recoverable
175. LNT-30010 - Nets Driving both Reset and Clock Enable Signals
176. RES-50010 - Reset Synchronizer Chains with Constant Output
177. RES-50101 - Intra-Clock False Path Reset Synchronizer
178. TMC-20020 - Invalid Multicycle Assignment
179. TMC-20550 - Automatically Selected Duplication Candidate Rejected for Placement Constraint
180. TMC-20551 - Automatically Selected Duplication Candidate Likely Requires More Duplication
181. TMC-20552 - User Selected Duplication Candidate was Rejected
182. TMC-20601 - Registers with High Immediate Fan-Out Tension
183. TMC-20602 - Registers with High Timing Path Endpoint Tension
184. TMC-20603 - Registers with High Immediate Fan-Out Span
185. TMC-20604 - Registers with High Timing Path Endpoint Span



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------+
; Timing Analyzer Summary                                                   ;
+-----------------------+---------------------------------------------------+
; Quartus Prime Version ; Version 22.4.0 Build 94 12/07/2022 SC Pro Edition ;
; Timing Analyzer       ; Timing Analyzer                                   ;
; Revision Name         ; ghrd_agfb014r24b2e2v                              ;
; Device Family         ; Agilex                                            ;
; Device                ; AGFB014R24B2E2V                                   ;
; Snapshot              ; final                                             ;
; Timing Models         ; Final                                             ;
; Power Models          ; Final                                             ;
; Device Status         ; Final                                             ;
; Rise/Fall Delays      ; Enabled                                           ;
+-----------------------+---------------------------------------------------+


+---------------------------------------------+
; Timing Delays: Final Snapshot               ;
+----------------------------------+----------+
; Snapshot                         ; final    ;
; Periphery block cell delays      ; Sign-off ;
; Core block cell delays           ; Sign-off ;
; Routing interconnect (IC) delays ; Sign-off ;
+----------------------------------+----------+


+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 6      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+----------+--------+--------------------------+-----------------+
; SDC File Path                                                                                                                 ; Instance                                                  ; Promoted ; Status ; Read at                  ; Processing Time ;
+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+----------+--------+--------------------------+-----------------+
; qsys_top/altera_reset_controller_1921/synth/altera_reset_controller.sdc                                                       ;                                                           ; No       ; OK     ; Thu Jan 11 18:42:20 2024 ; 00:00:00        ;
; ip/qsys_top/agilex_hps/intel_agilex_interface_generator_191/synth/agilex_hps_intel_agilex_interface_generator_191_7evpvey.sdc ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces ; Yes      ; OK     ; Thu Jan 11 18:42:20 2024 ; 00:00:00        ;
; ip/qsys_top/user_rst_clkgate_0/altera_s10_user_rst_clkgate_1941/synth/altera_s10_user_rst_clkgate_fm.sdc                      ;                                                           ; No       ; OK     ; Thu Jan 11 18:42:20 2024 ; 00:00:00        ;
; ghrd_timing.sdc                                                                                                               ;                                                           ; No       ; OK     ; Thu Jan 11 18:42:20 2024 ; 00:00:00        ;
; ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/emif_hps_altera_emif_arch_fm_191_rbandoq.sdc                               ;                                                           ; No       ; OK     ; Thu Jan 11 18:42:20 2024 ; 00:00:00        ;
+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+----------+--------+--------------------------+-----------------+
Note: All paths for non-entity SDC files are reported relative to the project directory (/home/wisig/sam/dma_access/).


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------+-----------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Name                                            ; Type      ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master                                              ; Source                                                                                           ; Targets                                                                                                                                               ;
+-------------------------------------------------------+-----------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; emif_hps_mem_mem_dqs[0]_IN                            ; Base      ; 0.833  ; 1200.0 MHz ; 0.000 ; 0.417 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                     ;                                                                                                  ; { emif_hps_mem_mem_dqs[0] }                                                                                                                           ;
; emif_hps_mem_mem_dqs[1]_IN                            ; Base      ; 0.833  ; 1200.0 MHz ; 0.000 ; 0.417 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                     ;                                                                                                  ; { emif_hps_mem_mem_dqs[1] }                                                                                                                           ;
; emif_hps_mem_mem_dqs[2]_IN                            ; Base      ; 0.833  ; 1200.0 MHz ; 0.000 ; 0.417 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                     ;                                                                                                  ; { emif_hps_mem_mem_dqs[2] }                                                                                                                           ;
; emif_hps_mem_mem_dqs[3]_IN                            ; Base      ; 0.833  ; 1200.0 MHz ; 0.000 ; 0.417 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                     ;                                                                                                  ; { emif_hps_mem_mem_dqs[3] }                                                                                                                           ;
; emif_hps_mem_mem_dqs[4]_IN                            ; Base      ; 0.833  ; 1200.0 MHz ; 0.000 ; 0.417 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                     ;                                                                                                  ; { emif_hps_mem_mem_dqs[4] }                                                                                                                           ;
; emif_hps_mem_mem_dqs[5]_IN                            ; Base      ; 0.833  ; 1200.0 MHz ; 0.000 ; 0.417 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                     ;                                                                                                  ; { emif_hps_mem_mem_dqs[5] }                                                                                                                           ;
; emif_hps_mem_mem_dqs[6]_IN                            ; Base      ; 0.833  ; 1200.0 MHz ; 0.000 ; 0.417 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                     ;                                                                                                  ; { emif_hps_mem_mem_dqs[6] }                                                                                                                           ;
; emif_hps_mem_mem_dqs[7]_IN                            ; Base      ; 0.833  ; 1200.0 MHz ; 0.000 ; 0.417 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                     ;                                                                                                  ; { emif_hps_mem_mem_dqs[7] }                                                                                                                           ;
; emif_hps_mem_mem_dqs[8]_IN                            ; Base      ; 0.833  ; 1200.0 MHz ; 0.000 ; 0.417 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                     ;                                                                                                  ; { emif_hps_mem_mem_dqs[8] }                                                                                                                           ;
; EMIF_REF_CLOCK                                        ; Base      ; 10.000 ; 100.0 MHz  ; 0.000 ; 5.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                     ;                                                                                                  ; { emif_hps_pll_ref_clk }                                                                                                                              ;
; internal_clk                                          ; Base      ; 10.000 ; 100.0 MHz  ; 0.000 ; 5.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                     ;                                                                                                  ; { auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|agilexconfigreset|user_reset|sdm_gpo_out_user_reset~internal_ctrl_clock }                                    ;
; MAIN_CLOCK                                            ; Base      ; 10.000 ; 100.0 MHz  ; 0.000 ; 5.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                     ;                                                                                                  ; { fpga_clk_100[0] }                                                                                                                                   ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0   ; Generated ; 3.333  ; 300.0 MHz  ; 0.000 ; 1.666 ;            ; 4         ; 1           ;       ;        ;           ;            ; false    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]              ; { soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0] }                                                              ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_1   ; Generated ; 3.333  ; 300.0 MHz  ; 0.000 ; 1.666 ;            ; 4         ; 1           ;       ;        ;           ;            ; false    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_1 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|vcoph[0] ; { soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|loaden[0] }                                                 ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_2   ; Generated ; 3.333  ; 300.0 MHz  ; 0.000 ; 1.666 ;            ; 4         ; 1           ;       ;        ;           ;            ; false    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_2 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~_Duplicate|vcoph[0]   ; { soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~_Duplicate|loaden[0] }                                                   ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_l_0 ; Generated ; 3.333  ; 300.0 MHz  ; 0.000 ; 1.666 ;            ; 4         ; 1           ;       ;        ;           ;            ; false    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]              ; { soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|lvds_clk[0] }                                                            ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_l_1 ; Generated ; 3.333  ; 300.0 MHz  ; 0.000 ; 1.666 ;            ; 4         ; 1           ;       ;        ;           ;            ; false    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_1 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|vcoph[0] ; { soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|lvds_clk[0] }                                               ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_l_2 ; Generated ; 3.333  ; 300.0 MHz  ; 0.000 ; 1.666 ;            ; 4         ; 1           ;       ;        ;           ;            ; false    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_2 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~_Duplicate|vcoph[0]   ; { soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~_Duplicate|lvds_clk[0] }                                                 ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_0   ; Generated ; 0.833  ; 1200.0 MHz ; 0.000 ; 0.416 ;            ; 1         ; 12          ;       ;        ;           ;            ; false    ; EMIF_REF_CLOCK                                      ; emif_hps_pll_ref_clk                                                                             ; { soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0] }                                                               ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_1   ; Generated ; 0.833  ; 1200.0 MHz ; 0.000 ; 0.416 ;            ; 1         ; 12          ;       ;        ;           ;            ; false    ; EMIF_REF_CLOCK                                      ; emif_hps_pll_ref_clk                                                                             ; { soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|vcoph[0] }                                                  ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_2   ; Generated ; 0.833  ; 1200.0 MHz ; 0.000 ; 0.416 ;            ; 1         ; 12          ;       ;        ;           ;            ; false    ; EMIF_REF_CLOCK                                      ; emif_hps_pll_ref_clk                                                                             ; { soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~_Duplicate|vcoph[0] }                                                    ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_0    ; Generated ; 0.833  ; 1200.0 MHz ; 0.000 ; 0.416 ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]              ; { soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].lane_gen[1].lane_inst|lane_inst~out_phy_reg } ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_1    ; Generated ; 0.833  ; 1200.0 MHz ; 0.000 ; 0.416 ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_1 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|vcoph[0] ; { soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~out_phy_reg } ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_2    ; Generated ; 0.833  ; 1200.0 MHz ; 0.000 ; 0.416 ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_1 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|vcoph[0] ; { soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[1].lane_inst|lane_inst~out_phy_reg } ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_3    ; Generated ; 0.833  ; 1200.0 MHz ; 0.000 ; 0.416 ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_1 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|vcoph[0] ; { soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[2].lane_inst|lane_inst~out_phy_reg } ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_4    ; Generated ; 0.833  ; 1200.0 MHz ; 0.000 ; 0.416 ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_1 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|vcoph[0] ; { soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[3].lane_inst|lane_inst~out_phy_reg } ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_5    ; Generated ; 0.833  ; 1200.0 MHz ; 0.000 ; 0.416 ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_2 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~_Duplicate|vcoph[0]   ; { soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].lane_gen[3].lane_inst|lane_inst~out_phy_reg } ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_6    ; Generated ; 0.833  ; 1200.0 MHz ; 0.000 ; 0.416 ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_2 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~_Duplicate|vcoph[0]   ; { soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[2].lane_gen[0].lane_inst|lane_inst~out_phy_reg } ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_7    ; Generated ; 0.833  ; 1200.0 MHz ; 0.000 ; 0.416 ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_2 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~_Duplicate|vcoph[0]   ; { soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[2].lane_gen[1].lane_inst|lane_inst~out_phy_reg } ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_8    ; Generated ; 0.833  ; 1200.0 MHz ; 0.000 ; 0.416 ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_2 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~_Duplicate|vcoph[0]   ; { soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[2].lane_gen[2].lane_inst|lane_inst~out_phy_reg } ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_9    ; Generated ; 0.833  ; 1200.0 MHz ; 0.000 ; 0.416 ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]              ; { soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[2].lane_gen[3].lane_inst|lane_inst~out_phy_reg } ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_10   ; Generated ; 0.833  ; 1200.0 MHz ; 0.000 ; 0.416 ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]              ; { soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].lane_gen[2].lane_inst|lane_inst~out_phy_reg } ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_11   ; Generated ; 0.833  ; 1200.0 MHz ; 0.000 ; 0.416 ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]              ; { soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].lane_gen[0].lane_inst|lane_inst~out_phy_reg } ;
+-------------------------------------------------------+-----------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Timing Closure Summary                                                ;
+------------------------------------------------------+----------------+
; Panel Name                                           ; Result Flag    ;
+------------------------------------------------------+----------------+
; Timing Closure                                       ; Fail           ;
;   Setup Summary                                      ; Pass           ;
;   Hold Summary                                       ; Pass           ;
;   Recovery Summary                                   ; Pass           ;
;   Removal Summary                                    ; Pass           ;
;   Setup Data Delay Summary                           ; Not Found      ;
;   Recovery Data Delay Summary                        ; Not Found      ;
;   Minimum Pulse Width Summary                        ; Pass           ;
;   Max Skew Summary                                   ; Not Found      ;
;   Max Clock Skew Summary                             ; Not Found      ;
;   Net Delay Summary                                  ; Not Found      ;
;   Metastability Summary                              ; Not Calculated ;
;   Double Data Rate (DDR) Summary                     ; Pass           ;
;   Transmitter Channel-to-Channel Skew (TCCS) Summary ; Not Found      ;
;   Receiver Input Skew Margin (RSKM) Summary          ; Not Found      ;
;   Design Assistant Summary                           ; High           ;
+------------------------------------------------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Fmax Summary                                                                                                                ;
+------------+-----------------+-----------------------------------------------------+------+---------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                          ; Note ; Worst-Case Operating Conditions ;
+------------+-----------------+-----------------------------------------------------+------+---------------------------------+
; 276.7 MHz  ; 276.7 MHz       ; MAIN_CLOCK                                          ;      ; Slow vid2 100C Model            ;
; 791.14 MHz ; 791.14 MHz      ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ;      ; Slow vid2 100C Model            ;
+------------+-----------------+-----------------------------------------------------+------+---------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Intel recommends that you always use clock constraints and other slack reports for sign-off analysis.
Delay Models:
Slow vid2 100C Model
Slow vid2b 100C Model
Fast vid2a 0C Model
Fast vid2a 100C Model
Fast vid2 100C Model


+------------------------------------------------------------------------------------------------------------------------------------+
; Setup Summary                                                                                                                      ;
+-----------------------------------------------------+-------+---------------+--------------------+---------------------------------+
; Clock                                               ; Slack ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+-----------------------------------------------------+-------+---------------+--------------------+---------------------------------+
; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; 2.069 ; 0.000         ; 0                  ; Slow vid2 100C Model            ;
; MAIN_CLOCK                                          ; 6.386 ; 0.000         ; 0                  ; Slow vid2 100C Model            ;
+-----------------------------------------------------+-------+---------------+--------------------+---------------------------------+
Delay Models:
Slow vid2 100C Model
Slow vid2b 100C Model
Fast vid2a 0C Model
Fast vid2a 100C Model
Fast vid2 100C Model


+------------------------------------------------------------------------------------------------------------------------------------+
; Hold Summary                                                                                                                       ;
+-----------------------------------------------------+-------+---------------+--------------------+---------------------------------+
; Clock                                               ; Slack ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+-----------------------------------------------------+-------+---------------+--------------------+---------------------------------+
; MAIN_CLOCK                                          ; 0.000 ; 0.000         ; 0                  ; Fast vid2 100C Model            ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; 0.119 ; 0.000         ; 0                  ; Fast vid2a 0C Model             ;
+-----------------------------------------------------+-------+---------------+--------------------+---------------------------------+
Delay Models:
Slow vid2 100C Model
Slow vid2b 100C Model
Fast vid2a 0C Model
Fast vid2a 100C Model
Fast vid2 100C Model


+-------------------------------------------------------------------------------------------+
; Recovery Summary                                                                          ;
+------------+-------+---------------+--------------------+---------------------------------+
; Clock      ; Slack ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+------------+-------+---------------+--------------------+---------------------------------+
; MAIN_CLOCK ; 9.251 ; 0.000         ; 0                  ; Slow vid2b 100C Model           ;
+------------+-------+---------------+--------------------+---------------------------------+
Delay Models:
Slow vid2 100C Model
Slow vid2b 100C Model
Fast vid2a 0C Model
Fast vid2a 100C Model
Fast vid2 100C Model


+-------------------------------------------------------------------------------------------+
; Removal Summary                                                                           ;
+------------+-------+---------------+--------------------+---------------------------------+
; Clock      ; Slack ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+------------+-------+---------------+--------------------+---------------------------------+
; MAIN_CLOCK ; 0.247 ; 0.000         ; 0                  ; Fast vid2a 0C Model             ;
+------------+-------+---------------+--------------------+---------------------------------+
Delay Models:
Slow vid2 100C Model
Slow vid2b 100C Model
Fast vid2a 0C Model
Fast vid2a 100C Model
Fast vid2 100C Model


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width Summary                                                                                                                     ;
+-----------------------------------------------------+-------+---------------+--------------------+------------+---------------------------------+
; Clock                                               ; Slack ; End Point TNS ; Failing End Points ; Type       ; Worst-Case Operating Conditions ;
+-----------------------------------------------------+-------+---------------+--------------------+------------+---------------------------------+
; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_0 ; 0.132 ; 0.000         ; 0                  ; High Pulse ; Slow vid2 100C Model            ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_1 ; 0.132 ; 0.000         ; 0                  ; High Pulse ; Slow vid2 100C Model            ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_2 ; 0.132 ; 0.000         ; 0                  ; High Pulse ; Slow vid2 100C Model            ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_3  ; 0.189 ; 0.000         ; 0                  ; High Pulse ; Slow vid2 100C Model            ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_5  ; 0.189 ; 0.000         ; 0                  ; High Pulse ; Slow vid2 100C Model            ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_9  ; 0.189 ; 0.000         ; 0                  ; High Pulse ; Slow vid2 100C Model            ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_10 ; 0.190 ; 0.000         ; 0                  ; High Pulse ; Slow vid2 100C Model            ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_11 ; 0.190 ; 0.000         ; 0                  ; High Pulse ; Slow vid2 100C Model            ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_2  ; 0.190 ; 0.000         ; 0                  ; High Pulse ; Slow vid2 100C Model            ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_4  ; 0.190 ; 0.000         ; 0                  ; High Pulse ; Slow vid2 100C Model            ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_6  ; 0.190 ; 0.000         ; 0                  ; High Pulse ; Slow vid2 100C Model            ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_8  ; 0.190 ; 0.000         ; 0                  ; High Pulse ; Slow vid2 100C Model            ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_0  ; 0.191 ; 0.000         ; 0                  ; High Pulse ; Slow vid2 100C Model            ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_1  ; 0.191 ; 0.000         ; 0                  ; High Pulse ; Slow vid2 100C Model            ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_7  ; 0.191 ; 0.000         ; 0                  ; High Pulse ; Slow vid2 100C Model            ;
; emif_hps_mem_mem_dqs[0]_IN                          ; 0.248 ; 0.000         ; 0                  ; High Pulse ; Slow vid2 100C Model            ;
; emif_hps_mem_mem_dqs[1]_IN                          ; 0.248 ; 0.000         ; 0                  ; High Pulse ; Slow vid2 100C Model            ;
; emif_hps_mem_mem_dqs[6]_IN                          ; 0.248 ; 0.000         ; 0                  ; High Pulse ; Slow vid2 100C Model            ;
; emif_hps_mem_mem_dqs[7]_IN                          ; 0.248 ; 0.000         ; 0                  ; High Pulse ; Slow vid2 100C Model            ;
; emif_hps_mem_mem_dqs[2]_IN                          ; 0.249 ; 0.000         ; 0                  ; High Pulse ; Slow vid2 100C Model            ;
; emif_hps_mem_mem_dqs[3]_IN                          ; 0.249 ; 0.000         ; 0                  ; High Pulse ; Slow vid2 100C Model            ;
; emif_hps_mem_mem_dqs[4]_IN                          ; 0.249 ; 0.000         ; 0                  ; High Pulse ; Slow vid2 100C Model            ;
; emif_hps_mem_mem_dqs[5]_IN                          ; 0.249 ; 0.000         ; 0                  ; High Pulse ; Slow vid2 100C Model            ;
; emif_hps_mem_mem_dqs[8]_IN                          ; 0.249 ; 0.000         ; 0                  ; High Pulse ; Slow vid2 100C Model            ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; 1.284 ; 0.000         ; 0                  ; High Pulse ; Slow vid2 100C Model            ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_1 ; 1.355 ; 0.000         ; 0                  ; High Pulse ; Slow vid2 100C Model            ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_2 ; 1.355 ; 0.000         ; 0                  ; High Pulse ; Slow vid2 100C Model            ;
; internal_clk                                        ; 2.346 ; 0.000         ; 0                  ; Low Pulse  ; Slow vid2 100C Model            ;
; EMIF_REF_CLOCK                                      ; 4.302 ; 0.000         ; 0                  ; Low Pulse  ; Slow vid2 100C Model            ;
; MAIN_CLOCK                                          ; 4.447 ; 0.000         ; 0                  ; Low Pulse  ; Slow vid2 100C Model            ;
+-----------------------------------------------------+-------+---------------+--------------------+------------+---------------------------------+
Delay Models:
Slow vid2 100C Model
Slow vid2b 100C Model
Fast vid2a 0C Model
Fast vid2a 100C Model
Fast vid2 100C Model


----------------------------------------------
; Metastability Summary Slow vid2 100C Model ;
----------------------------------------------
The Design MTBF is not calculated because there are no specified synchronizers in the design.

Number of Synchronizer Chains Found: 7
Shortest Synchronizer Chain: 2 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 7, or 100.0%



-----------------------------------------------
; Metastability Summary Slow vid2b 100C Model ;
-----------------------------------------------
The Design MTBF is not calculated because there are no specified synchronizers in the design.

Number of Synchronizer Chains Found: 7
Shortest Synchronizer Chain: 2 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 7, or 100.0%



---------------------------------------------
; Metastability Summary Fast vid2a 0C Model ;
---------------------------------------------
The Design MTBF is not calculated because there are no specified synchronizers in the design.

Number of Synchronizer Chains Found: 7
Shortest Synchronizer Chain: 2 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 7, or 100.0%



-----------------------------------------------
; Metastability Summary Fast vid2a 100C Model ;
-----------------------------------------------
The Design MTBF is not calculated because there are no specified synchronizers in the design.

Number of Synchronizer Chains Found: 7
Shortest Synchronizer Chain: 2 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 7, or 100.0%



----------------------------------------------
; Metastability Summary Fast vid2 100C Model ;
----------------------------------------------
The Design MTBF is not calculated because there are no specified synchronizers in the design.

Number of Synchronizer Chains Found: 7
Shortest Synchronizer Chain: 2 Registers
Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
Number of Chains Excluded from MTBF Analysis: 7, or 100.0%



+------------------------------------------------------------------------------------------------+
; soc_inst|emif_hps|altera_emif_fm_hps_inst                                                      ;
+----------------------------------------------+----------------------+-------------+------------+
; Path                                         ; Operating Condition  ; Setup Slack ; Hold Slack ;
+----------------------------------------------+----------------------+-------------+------------+
; Core (Slow vid2 100C Model)                  ; Slow vid2 100C Model ; --          ; --         ;
; Core Recovery/Removal (Slow vid2 100C Model) ; Slow vid2 100C Model ; --          ; --         ;
+----------------------------------------------+----------------------+-------------+------------+


+--------------------------------------------------------------------------------------------------+
; soc_inst|emif_hps|altera_emif_fm_hps_inst                                                        ;
+-----------------------------------------------+-----------------------+-------------+------------+
; Path                                          ; Operating Condition   ; Setup Slack ; Hold Slack ;
+-----------------------------------------------+-----------------------+-------------+------------+
; Core (Slow vid2b 100C Model)                  ; Slow vid2b 100C Model ; --          ; --         ;
; Core Recovery/Removal (Slow vid2b 100C Model) ; Slow vid2b 100C Model ; --          ; --         ;
+-----------------------------------------------+-----------------------+-------------+------------+


+----------------------------------------------------------------------------------------------+
; soc_inst|emif_hps|altera_emif_fm_hps_inst                                                    ;
+---------------------------------------------+---------------------+-------------+------------+
; Path                                        ; Operating Condition ; Setup Slack ; Hold Slack ;
+---------------------------------------------+---------------------+-------------+------------+
; Core (Fast vid2a 0C Model)                  ; Fast vid2a 0C Model ; --          ; --         ;
; Core Recovery/Removal (Fast vid2a 0C Model) ; Fast vid2a 0C Model ; --          ; --         ;
+---------------------------------------------+---------------------+-------------+------------+


+--------------------------------------------------------------------------------------------------+
; soc_inst|emif_hps|altera_emif_fm_hps_inst                                                        ;
+-----------------------------------------------+-----------------------+-------------+------------+
; Path                                          ; Operating Condition   ; Setup Slack ; Hold Slack ;
+-----------------------------------------------+-----------------------+-------------+------------+
; Core (Fast vid2a 100C Model)                  ; Fast vid2a 100C Model ; --          ; --         ;
; Core Recovery/Removal (Fast vid2a 100C Model) ; Fast vid2a 100C Model ; --          ; --         ;
+-----------------------------------------------+-----------------------+-------------+------------+


+------------------------------------------------------------------------------------------------+
; soc_inst|emif_hps|altera_emif_fm_hps_inst                                                      ;
+----------------------------------------------+----------------------+-------------+------------+
; Path                                         ; Operating Condition  ; Setup Slack ; Hold Slack ;
+----------------------------------------------+----------------------+-------------+------------+
; Core (Fast vid2 100C Model)                  ; Fast vid2 100C Model ; --          ; --         ;
; Core Recovery/Removal (Fast vid2 100C Model) ; Fast vid2 100C Model ; --          ; --         ;
+----------------------------------------------+----------------------+-------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                          ;
+-----------------------------------------------------+-----------------------------------------------------+------------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock                                          ; To Clock                                            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+-----------------------------------------------------+-----------------------------------------------------+------------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; EMIF_REF_CLOCK                                      ; emif_hps_mem_mem_dqs[0]_IN                          ; 9          ; 0        ; 9        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; EMIF_REF_CLOCK                                      ; emif_hps_mem_mem_dqs[1]_IN                          ; 9          ; 0        ; 9        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; EMIF_REF_CLOCK                                      ; emif_hps_mem_mem_dqs[2]_IN                          ; 9          ; 0        ; 9        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; EMIF_REF_CLOCK                                      ; emif_hps_mem_mem_dqs[3]_IN                          ; 9          ; 0        ; 9        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; EMIF_REF_CLOCK                                      ; emif_hps_mem_mem_dqs[4]_IN                          ; 9          ; 0        ; 9        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; EMIF_REF_CLOCK                                      ; emif_hps_mem_mem_dqs[5]_IN                          ; 9          ; 0        ; 9        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; EMIF_REF_CLOCK                                      ; emif_hps_mem_mem_dqs[6]_IN                          ; 9          ; 0        ; 9        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; EMIF_REF_CLOCK                                      ; emif_hps_mem_mem_dqs[7]_IN                          ; 9          ; 0        ; 9        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; EMIF_REF_CLOCK                                      ; emif_hps_mem_mem_dqs[8]_IN                          ; 9          ; 0        ; 9        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; internal_clk                                        ; MAIN_CLOCK                                          ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_0 ; EMIF_REF_CLOCK                                      ; 0          ; 13       ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_1 ; EMIF_REF_CLOCK                                      ; 0          ; 44       ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_2 ; EMIF_REF_CLOCK                                      ; 0          ; 44       ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_0  ; EMIF_REF_CLOCK                                      ; 12         ; 12       ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_1  ; EMIF_REF_CLOCK                                      ; 11         ; 11       ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_2  ; EMIF_REF_CLOCK                                      ; 11         ; 11       ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_3  ; EMIF_REF_CLOCK                                      ; 11         ; 11       ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_4  ; EMIF_REF_CLOCK                                      ; 11         ; 11       ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_5  ; EMIF_REF_CLOCK                                      ; 11         ; 11       ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_6  ; EMIF_REF_CLOCK                                      ; 11         ; 11       ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_7  ; EMIF_REF_CLOCK                                      ; 11         ; 11       ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_8  ; EMIF_REF_CLOCK                                      ; 11         ; 11       ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_9  ; EMIF_REF_CLOCK                                      ; 11         ; 11       ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_10 ; EMIF_REF_CLOCK                                      ; 8          ; 8        ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_11 ; EMIF_REF_CLOCK                                      ; 8          ; 8        ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; MAIN_CLOCK                                          ; MAIN_CLOCK                                          ; 6291       ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 6.386            ; Slow vid2 100C Model            ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; 1642       ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 2.069            ; Slow vid2 100C Model            ;
+-----------------------------------------------------+-----------------------------------------------------+------------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                           ;
+-----------------------------------------------------+-----------------------------------------------------+------------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock                                          ; To Clock                                            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+-----------------------------------------------------+-----------------------------------------------------+------------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; EMIF_REF_CLOCK                                      ; emif_hps_mem_mem_dqs[0]_IN                          ; 9          ; 0        ; 9        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; EMIF_REF_CLOCK                                      ; emif_hps_mem_mem_dqs[1]_IN                          ; 9          ; 0        ; 9        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; EMIF_REF_CLOCK                                      ; emif_hps_mem_mem_dqs[2]_IN                          ; 9          ; 0        ; 9        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; EMIF_REF_CLOCK                                      ; emif_hps_mem_mem_dqs[3]_IN                          ; 9          ; 0        ; 9        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; EMIF_REF_CLOCK                                      ; emif_hps_mem_mem_dqs[4]_IN                          ; 9          ; 0        ; 9        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; EMIF_REF_CLOCK                                      ; emif_hps_mem_mem_dqs[5]_IN                          ; 9          ; 0        ; 9        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; EMIF_REF_CLOCK                                      ; emif_hps_mem_mem_dqs[6]_IN                          ; 9          ; 0        ; 9        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; EMIF_REF_CLOCK                                      ; emif_hps_mem_mem_dqs[7]_IN                          ; 9          ; 0        ; 9        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; EMIF_REF_CLOCK                                      ; emif_hps_mem_mem_dqs[8]_IN                          ; 9          ; 0        ; 9        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; internal_clk                                        ; MAIN_CLOCK                                          ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_0 ; EMIF_REF_CLOCK                                      ; 0          ; 13       ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_1 ; EMIF_REF_CLOCK                                      ; 0          ; 44       ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_2 ; EMIF_REF_CLOCK                                      ; 0          ; 44       ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_0  ; EMIF_REF_CLOCK                                      ; 12         ; 12       ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_1  ; EMIF_REF_CLOCK                                      ; 11         ; 11       ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_2  ; EMIF_REF_CLOCK                                      ; 11         ; 11       ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_3  ; EMIF_REF_CLOCK                                      ; 11         ; 11       ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_4  ; EMIF_REF_CLOCK                                      ; 11         ; 11       ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_5  ; EMIF_REF_CLOCK                                      ; 11         ; 11       ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_6  ; EMIF_REF_CLOCK                                      ; 11         ; 11       ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_7  ; EMIF_REF_CLOCK                                      ; 11         ; 11       ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_8  ; EMIF_REF_CLOCK                                      ; 11         ; 11       ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_9  ; EMIF_REF_CLOCK                                      ; 11         ; 11       ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_10 ; EMIF_REF_CLOCK                                      ; 8          ; 8        ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_11 ; EMIF_REF_CLOCK                                      ; 8          ; 8        ; 0        ; 0        ; Inter-Clock (Timed Safe)  ; --               ; --                              ;
; MAIN_CLOCK                                          ; MAIN_CLOCK                                          ; 5518       ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.000            ; Fast vid2 100C Model            ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; 1642       ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.119            ; Fast vid2a 0C Model             ;
+-----------------------------------------------------+-----------------------------------------------------+------------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                       ;
+--------------+------------+------------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock   ; To Clock   ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+--------------+------------+------------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; internal_clk ; MAIN_CLOCK ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; MAIN_CLOCK   ; MAIN_CLOCK ; 9          ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 9.251            ; Slow vid2b 100C Model           ;
+--------------+------------+------------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                        ;
+--------------+------------+------------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock   ; To Clock   ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+--------------+------------+------------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; internal_clk ; MAIN_CLOCK ; false path ; 0        ; 0        ; 0        ; Ignored (Not Timed)       ; --               ; --                              ;
; MAIN_CLOCK   ; MAIN_CLOCK ; 9          ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.247            ; Fast vid2a 0C Model             ;
+--------------+------------+------------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


----------------
; Command Info ;
----------------
Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.069 

Tcl Command:
    report_timing -setup -panel_name {Worst-Case Timing Paths||Setup||soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0} -to_clock [get_clocks {soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0}] 
    -setup 
    -npaths 10 
    -detail full_path 
    -panel_name {soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0} 

Snapshot:
    final

Delay Models:
    Slow vid2 100C Model
    Slow vid2b 100C Model
    Fast vid2a 0C Model
    Fast vid2a 100C Model
    Fast vid2 100C Model


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                                                      ; To Node                                                                                                                                                                            ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+---------------------------------+
; 2.069 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~phy_reg0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[11].phase_gen[0].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; 3.333        ; 0.274      ; 1.443      ; Slow vid2 100C Model            ;
; 2.080 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~phy_reg0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[3].phase_gen[2].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg  ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; 3.333        ; 0.255      ; 1.423      ; Slow vid2 100C Model            ;
; 2.087 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~phy_reg0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[9].phase_gen[4].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg  ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; 3.333        ; 0.274      ; 1.417      ; Slow vid2 100C Model            ;
; 2.088 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~phy_reg0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[1].phase_gen[3].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg  ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; 3.333        ; 0.274      ; 1.423      ; Slow vid2 100C Model            ;
; 2.098 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~phy_reg0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[1].phase_gen[2].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg  ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; 3.333        ; 0.277      ; 1.417      ; Slow vid2 100C Model            ;
; 2.103 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~phy_reg0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[8].phase_gen[4].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg  ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; 3.333        ; 0.255      ; 1.400      ; Slow vid2 100C Model            ;
; 2.104 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~phy_reg0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[9].phase_gen[2].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg  ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; 3.333        ; 0.274      ; 1.386      ; Slow vid2 100C Model            ;
; 2.105 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~phy_reg0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[11].phase_gen[7].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; 3.333        ; 0.274      ; 1.399      ; Slow vid2 100C Model            ;
; 2.110 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~phy_reg0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[11].phase_gen[2].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; 3.333        ; 0.274      ; 1.411      ; Slow vid2 100C Model            ;
; 2.110 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~phy_reg0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[9].phase_gen[6].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg  ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; 3.333        ; 0.274      ; 1.386      ; Slow vid2 100C Model            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+---------------------------------+


Path #1: Setup slack is 2.069 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                         ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                              ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~phy_reg0                                     ;
; To Node                         ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[11].phase_gen[0].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg ;
; Launch Clock                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                                                ;
; Latch Clock                     ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                           ;
; Data Arrival Time               ; 5.230                                                                                                                                                                              ;
; Data Required Time              ; 7.299                                                                                                                                                                              ;
; Slack                           ; 2.069                                                                                                                                                                              ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                                                                                                               ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 3.333 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.274 ;       ;             ;            ;        ;        ;
; Data Delay             ; 1.443 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;       ; 19    ; 3.910       ; 85         ; 0.000  ; 1.131  ;
;    PLL Compensation    ;       ; 1     ; -0.803      ; 0          ; -0.803 ; -0.803 ;
;    uTco                ;       ; 1     ; 0.680       ; 15         ; 0.680  ; 0.680  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    Cell                ;       ; 2     ; 0.605       ; 42         ; 0.000  ; 0.605  ;
;    uTco                ;       ; 1     ; 0.838       ; 58         ; 0.838  ; 0.838  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;       ; 19    ; 3.760       ; 86         ; 0.000  ; 0.961  ;
;    PLL Compensation    ;       ; 1     ; -0.915      ; 0          ; -0.915 ; -0.915 ;
;    uTco                ;       ; 1     ; 0.595       ; 14         ; 0.595  ; 0.595  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                            ;                          ; launch edge time                                                                                                                                                                                                  ;
; 3.787   ; 3.787    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                                                      ;
;   0.173 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                                                      ;
;   1.304 ;   1.131  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                                                          ;
;   1.495 ;   0.191  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                                                          ;
;   2.056 ;   0.561  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                                                             ;
;   2.056 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                                                         ;
;   2.277 ;   0.221  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0]                                 ;
;   2.473 ;   0.196  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk                                 ;
;   2.653 ;   0.180  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                                                ;
;   2.802 ;   0.149  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                                                             ;
;   2.814 ;   0.012  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                                                  ;
;   2.011 ;   -0.803 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                                                               ;
;   2.011 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                                               ;
;   2.034 ;   0.023  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]                                       ;
;   2.034 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                                                             ;
;   2.714 ;   0.680  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                                                              ;
;   2.714 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                                                    ;
;   2.878 ;   0.164  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                                                          ;
;   2.934 ;   0.056  ; RR ; CELL ; 5      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_rxloaden_from_btm                                                                          ;
;   3.787 ;   0.853  ; RR ; CELL ; 4      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_clk_out_0[0]                                                                               ;
;   3.787 ;   0.000  ; RR ; CELL ; 1      ; IO12LANE_X226_Y211_N187    ; I/O lane circuitry       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_top/x2/u1_0/x0/phy_clk_dqs[0] ;
;   3.787 ;   0.000  ; RR ; CELL ; 64     ; IO12LANE_X226_Y211_N187    ; I/O lane circuitry       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~phy_reg0                                                                    ;
; 5.230   ; 1.443    ;    ;      ;        ;                            ;                          ; data path                                                                                                                                                                                                         ;
;   4.625 ;   0.838  ; FF ; uTco ; 1      ; IO12LANE_X226_Y211_N187    ; I/O lane circuitry       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst|data_to_core[88]                                                            ;
;   5.230 ;   0.605  ; FF ; CELL ; 1      ; UFI_X268_Y211_N36          ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[11].phase_gen[0].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst|d                                            ;
;   5.230 ;   0.000  ; FF ; CELL ; 2      ; UFI_X268_Y211_N36          ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[11].phase_gen[0].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg                                ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+----------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                            ;
+---------+----------+----+------+--------+----------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.333   ; 3.333    ;    ;      ;        ;                            ;                          ; latch edge time                                                                                                                                                                    ;
; 7.394   ; 4.061    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                         ;
;   3.333 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                     ;
;   3.333 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                               ;
;   3.333 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                       ;
;   3.506 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                       ;
;   4.467 ;   0.961  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                           ;
;   4.628 ;   0.161  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                           ;
;   5.124 ;   0.496  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                              ;
;   5.124 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                          ;
;   5.317 ;   0.193  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0]  ;
;   5.489 ;   0.172  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk  ;
;   5.647 ;   0.158  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                 ;
;   5.777 ;   0.130  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                              ;
;   5.785 ;   0.008  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                   ;
;   4.870 ;   -0.915 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                                ;
;   4.870 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                ;
;   4.888 ;   0.018  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]        ;
;   4.888 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                              ;
;   5.483 ;   0.595  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                               ;
;   5.483 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                     ;
;   5.623 ;   0.140  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                           ;
;   5.673 ;   0.050  ; RR ; CELL ; 5      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_rxloaden_from_btm                                           ;
;   6.228 ;   0.555  ; RR ; CELL ; 964    ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_clk_ufi_0                                                   ;
;   6.773 ;   0.545  ; RR ; CELL ; 1      ; UFI_X268_Y211_N36          ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[11].phase_gen[0].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst|srcclk        ;
;   6.773 ;   0.000  ; RR ; CELL ; 2      ; UFI_X268_Y211_N36          ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[11].phase_gen[0].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg ;
;   7.367 ;   0.594  ;    ;      ;        ;                            ;                          ; clock pessimism removed                                                                                                                                                            ;
;   7.394 ;   0.027  ;    ;      ;        ;                            ;                          ; advanced clock effects                                                                                                                                                             ;
; 7.364   ; -0.030   ;    ;      ;        ;                            ;                          ; clock uncertainty                                                                                                                                                                  ;
; 7.299   ; -0.065   ;    ; uTsu ; 2      ; UFI_X268_Y211_N36          ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[11].phase_gen[0].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg ;
+---------+----------+----+------+--------+----------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Setup slack is 2.080 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                        ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                             ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~phy_reg0                                    ;
; To Node                         ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[3].phase_gen[2].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg ;
; Launch Clock                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                                               ;
; Latch Clock                     ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                          ;
; Data Arrival Time               ; 5.210                                                                                                                                                                             ;
; Data Required Time              ; 7.290                                                                                                                                                                             ;
; Slack                           ; 2.080                                                                                                                                                                             ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                                                                                                              ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 3.333 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.255 ;       ;             ;            ;        ;        ;
; Data Delay             ; 1.423 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;       ; 19    ; 3.910       ; 85         ; 0.000  ; 1.131  ;
;    PLL Compensation    ;       ; 1     ; -0.803      ; 0          ; -0.803 ; -0.803 ;
;    uTco                ;       ; 1     ; 0.680       ; 15         ; 0.680  ; 0.680  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    Cell                ;       ; 2     ; 0.570       ; 40         ; 0.000  ; 0.570  ;
;    uTco                ;       ; 1     ; 0.853       ; 60         ; 0.853  ; 0.853  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;       ; 19    ; 3.741       ; 86         ; 0.000  ; 0.961  ;
;    PLL Compensation    ;       ; 1     ; -0.915      ; 0          ; -0.915 ; -0.915 ;
;    uTco                ;       ; 1     ; 0.595       ; 14         ; 0.595  ; 0.595  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                            ;                          ; launch edge time                                                                                                                                                                                                  ;
; 3.787   ; 3.787    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                                                      ;
;   0.173 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                                                      ;
;   1.304 ;   1.131  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                                                          ;
;   1.495 ;   0.191  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                                                          ;
;   2.056 ;   0.561  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                                                             ;
;   2.056 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                                                         ;
;   2.277 ;   0.221  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0]                                 ;
;   2.473 ;   0.196  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk                                 ;
;   2.653 ;   0.180  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                                                ;
;   2.802 ;   0.149  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                                                             ;
;   2.814 ;   0.012  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                                                  ;
;   2.011 ;   -0.803 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                                                               ;
;   2.011 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                                               ;
;   2.034 ;   0.023  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]                                       ;
;   2.034 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                                                             ;
;   2.714 ;   0.680  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                                                              ;
;   2.714 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                                                    ;
;   2.878 ;   0.164  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                                                          ;
;   2.934 ;   0.056  ; RR ; CELL ; 5      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_rxloaden_from_btm                                                                          ;
;   3.787 ;   0.853  ; RR ; CELL ; 4      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_clk_out_0[0]                                                                               ;
;   3.787 ;   0.000  ; RR ; CELL ; 1      ; IO12LANE_X226_Y211_N187    ; I/O lane circuitry       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_top/x2/u1_0/x0/phy_clk_dqs[0] ;
;   3.787 ;   0.000  ; RR ; CELL ; 64     ; IO12LANE_X226_Y211_N187    ; I/O lane circuitry       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~phy_reg0                                                                    ;
; 5.210   ; 1.423    ;    ;      ;        ;                            ;                          ; data path                                                                                                                                                                                                         ;
;   4.640 ;   0.853  ; RR ; uTco ; 1      ; IO12LANE_X226_Y211_N187    ; I/O lane circuitry       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst|data_to_core[66]                                                            ;
;   5.210 ;   0.570  ; RR ; CELL ; 1      ; UFI_X267_Y211_N264         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[3].phase_gen[2].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst|d                                             ;
;   5.210 ;   0.000  ; RR ; CELL ; 2      ; UFI_X267_Y211_N264         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[3].phase_gen[2].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg                                 ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.333   ; 3.333    ;    ;      ;        ;                            ;                          ; latch edge time                                                                                                                                                                   ;
; 7.375   ; 4.042    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                        ;
;   3.333 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                    ;
;   3.333 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                              ;
;   3.333 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                      ;
;   3.506 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                      ;
;   4.467 ;   0.961  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                          ;
;   4.628 ;   0.161  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                          ;
;   5.124 ;   0.496  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                             ;
;   5.124 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                         ;
;   5.317 ;   0.193  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0] ;
;   5.489 ;   0.172  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   5.647 ;   0.158  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                ;
;   5.777 ;   0.130  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                             ;
;   5.785 ;   0.008  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                  ;
;   4.870 ;   -0.915 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                               ;
;   4.870 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                               ;
;   4.888 ;   0.018  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   4.888 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                             ;
;   5.483 ;   0.595  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                              ;
;   5.483 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                    ;
;   5.623 ;   0.140  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                          ;
;   5.673 ;   0.050  ; RR ; CELL ; 5      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_rxloaden_from_btm                                          ;
;   6.228 ;   0.555  ; RR ; CELL ; 964    ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_clk_ufi_0                                                  ;
;   6.754 ;   0.526  ; RR ; CELL ; 1      ; UFI_X267_Y211_N264         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[3].phase_gen[2].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst|srcclk        ;
;   6.754 ;   0.000  ; RR ; CELL ; 2      ; UFI_X267_Y211_N264         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[3].phase_gen[2].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg ;
;   7.348 ;   0.594  ;    ;      ;        ;                            ;                          ; clock pessimism removed                                                                                                                                                           ;
;   7.375 ;   0.027  ;    ;      ;        ;                            ;                          ; advanced clock effects                                                                                                                                                            ;
; 7.345   ; -0.030   ;    ;      ;        ;                            ;                          ; clock uncertainty                                                                                                                                                                 ;
; 7.290   ; -0.055   ;    ; uTsu ; 2      ; UFI_X267_Y211_N264         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[3].phase_gen[2].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Setup slack is 2.087 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                        ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                             ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~phy_reg0                                    ;
; To Node                         ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[9].phase_gen[4].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg ;
; Launch Clock                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                                               ;
; Latch Clock                     ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                          ;
; Data Arrival Time               ; 5.204                                                                                                                                                                             ;
; Data Required Time              ; 7.291                                                                                                                                                                             ;
; Slack                           ; 2.087                                                                                                                                                                             ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                                                                                                              ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 3.333 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.274 ;       ;             ;            ;        ;        ;
; Data Delay             ; 1.417 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;       ; 19    ; 3.910       ; 85         ; 0.000  ; 1.131  ;
;    PLL Compensation    ;       ; 1     ; -0.803      ; 0          ; -0.803 ; -0.803 ;
;    uTco                ;       ; 1     ; 0.680       ; 15         ; 0.680  ; 0.680  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    Cell                ;       ; 2     ; 0.602       ; 42         ; 0.000  ; 0.602  ;
;    uTco                ;       ; 1     ; 0.815       ; 58         ; 0.815  ; 0.815  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;       ; 19    ; 3.760       ; 86         ; 0.000  ; 0.961  ;
;    PLL Compensation    ;       ; 1     ; -0.915      ; 0          ; -0.915 ; -0.915 ;
;    uTco                ;       ; 1     ; 0.595       ; 14         ; 0.595  ; 0.595  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                            ;                          ; launch edge time                                                                                                                                                                                                  ;
; 3.787   ; 3.787    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                                                      ;
;   0.173 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                                                      ;
;   1.304 ;   1.131  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                                                          ;
;   1.495 ;   0.191  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                                                          ;
;   2.056 ;   0.561  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                                                             ;
;   2.056 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                                                         ;
;   2.277 ;   0.221  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0]                                 ;
;   2.473 ;   0.196  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk                                 ;
;   2.653 ;   0.180  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                                                ;
;   2.802 ;   0.149  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                                                             ;
;   2.814 ;   0.012  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                                                  ;
;   2.011 ;   -0.803 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                                                               ;
;   2.011 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                                               ;
;   2.034 ;   0.023  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]                                       ;
;   2.034 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                                                             ;
;   2.714 ;   0.680  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                                                              ;
;   2.714 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                                                    ;
;   2.878 ;   0.164  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                                                          ;
;   2.934 ;   0.056  ; RR ; CELL ; 5      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_rxloaden_from_btm                                                                          ;
;   3.787 ;   0.853  ; RR ; CELL ; 4      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_clk_out_0[0]                                                                               ;
;   3.787 ;   0.000  ; RR ; CELL ; 1      ; IO12LANE_X226_Y211_N187    ; I/O lane circuitry       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_top/x2/u1_0/x0/phy_clk_dqs[0] ;
;   3.787 ;   0.000  ; RR ; CELL ; 64     ; IO12LANE_X226_Y211_N187    ; I/O lane circuitry       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~phy_reg0                                                                    ;
; 5.204   ; 1.417    ;    ;      ;        ;                            ;                          ; data path                                                                                                                                                                                                         ;
;   4.602 ;   0.815  ; RR ; uTco ; 1      ; IO12LANE_X226_Y211_N187    ; I/O lane circuitry       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst|data_to_core[84]                                                            ;
;   5.204 ;   0.602  ; RR ; CELL ; 1      ; UFI_X268_Y211_N26          ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[9].phase_gen[4].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst|d                                             ;
;   5.204 ;   0.000  ; RR ; CELL ; 2      ; UFI_X268_Y211_N26          ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[9].phase_gen[4].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg                                 ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.333   ; 3.333    ;    ;      ;        ;                            ;                          ; latch edge time                                                                                                                                                                   ;
; 7.394   ; 4.061    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                        ;
;   3.333 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                    ;
;   3.333 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                              ;
;   3.333 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                      ;
;   3.506 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                      ;
;   4.467 ;   0.961  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                          ;
;   4.628 ;   0.161  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                          ;
;   5.124 ;   0.496  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                             ;
;   5.124 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                         ;
;   5.317 ;   0.193  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0] ;
;   5.489 ;   0.172  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   5.647 ;   0.158  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                ;
;   5.777 ;   0.130  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                             ;
;   5.785 ;   0.008  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                  ;
;   4.870 ;   -0.915 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                               ;
;   4.870 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                               ;
;   4.888 ;   0.018  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   4.888 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                             ;
;   5.483 ;   0.595  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                              ;
;   5.483 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                    ;
;   5.623 ;   0.140  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                          ;
;   5.673 ;   0.050  ; RR ; CELL ; 5      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_rxloaden_from_btm                                          ;
;   6.228 ;   0.555  ; RR ; CELL ; 964    ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_clk_ufi_0                                                  ;
;   6.773 ;   0.545  ; RR ; CELL ; 1      ; UFI_X268_Y211_N26          ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[9].phase_gen[4].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst|srcclk        ;
;   6.773 ;   0.000  ; RR ; CELL ; 2      ; UFI_X268_Y211_N26          ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[9].phase_gen[4].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg ;
;   7.367 ;   0.594  ;    ;      ;        ;                            ;                          ; clock pessimism removed                                                                                                                                                           ;
;   7.394 ;   0.027  ;    ;      ;        ;                            ;                          ; advanced clock effects                                                                                                                                                            ;
; 7.364   ; -0.030   ;    ;      ;        ;                            ;                          ; clock uncertainty                                                                                                                                                                 ;
; 7.291   ; -0.073   ;    ; uTsu ; 2      ; UFI_X268_Y211_N26          ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[9].phase_gen[4].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Setup slack is 2.088 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                        ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                             ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~phy_reg0                                    ;
; To Node                         ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[1].phase_gen[3].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg ;
; Launch Clock                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                                               ;
; Latch Clock                     ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                          ;
; Data Arrival Time               ; 5.210                                                                                                                                                                             ;
; Data Required Time              ; 7.298                                                                                                                                                                             ;
; Slack                           ; 2.088                                                                                                                                                                             ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                                                                                                              ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 3.333 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.274 ;       ;             ;            ;        ;        ;
; Data Delay             ; 1.423 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;       ; 19    ; 3.910       ; 85         ; 0.000  ; 1.131  ;
;    PLL Compensation    ;       ; 1     ; -0.803      ; 0          ; -0.803 ; -0.803 ;
;    uTco                ;       ; 1     ; 0.680       ; 15         ; 0.680  ; 0.680  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    Cell                ;       ; 2     ; 0.597       ; 42         ; 0.000  ; 0.597  ;
;    uTco                ;       ; 1     ; 0.826       ; 58         ; 0.826  ; 0.826  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;       ; 19    ; 3.760       ; 86         ; 0.000  ; 0.961  ;
;    PLL Compensation    ;       ; 1     ; -0.915      ; 0          ; -0.915 ; -0.915 ;
;    uTco                ;       ; 1     ; 0.595       ; 14         ; 0.595  ; 0.595  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                            ;                          ; launch edge time                                                                                                                                                                                                  ;
; 3.787   ; 3.787    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                                                      ;
;   0.173 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                                                      ;
;   1.304 ;   1.131  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                                                          ;
;   1.495 ;   0.191  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                                                          ;
;   2.056 ;   0.561  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                                                             ;
;   2.056 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                                                         ;
;   2.277 ;   0.221  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0]                                 ;
;   2.473 ;   0.196  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk                                 ;
;   2.653 ;   0.180  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                                                ;
;   2.802 ;   0.149  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                                                             ;
;   2.814 ;   0.012  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                                                  ;
;   2.011 ;   -0.803 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                                                               ;
;   2.011 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                                               ;
;   2.034 ;   0.023  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]                                       ;
;   2.034 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                                                             ;
;   2.714 ;   0.680  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                                                              ;
;   2.714 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                                                    ;
;   2.878 ;   0.164  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                                                          ;
;   2.934 ;   0.056  ; RR ; CELL ; 5      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_rxloaden_from_btm                                                                          ;
;   3.787 ;   0.853  ; RR ; CELL ; 4      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_clk_out_0[0]                                                                               ;
;   3.787 ;   0.000  ; RR ; CELL ; 1      ; IO12LANE_X226_Y211_N187    ; I/O lane circuitry       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_top/x2/u1_0/x0/phy_clk_dqs[0] ;
;   3.787 ;   0.000  ; RR ; CELL ; 64     ; IO12LANE_X226_Y211_N187    ; I/O lane circuitry       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~phy_reg0                                                                    ;
; 5.210   ; 1.423    ;    ;      ;        ;                            ;                          ; data path                                                                                                                                                                                                         ;
;   4.613 ;   0.826  ; RR ; uTco ; 1      ; IO12LANE_X226_Y211_N187    ; I/O lane circuitry       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst|data_to_core[75]                                                            ;
;   5.210 ;   0.597  ; RR ; CELL ; 1      ; UFI_X268_Y211_N108         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[1].phase_gen[3].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst|d                                             ;
;   5.210 ;   0.000  ; RR ; CELL ; 2      ; UFI_X268_Y211_N108         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[1].phase_gen[3].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg                                 ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.333   ; 3.333    ;    ;      ;        ;                            ;                          ; latch edge time                                                                                                                                                                   ;
; 7.394   ; 4.061    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                        ;
;   3.333 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                    ;
;   3.333 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                              ;
;   3.333 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                      ;
;   3.506 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                      ;
;   4.467 ;   0.961  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                          ;
;   4.628 ;   0.161  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                          ;
;   5.124 ;   0.496  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                             ;
;   5.124 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                         ;
;   5.317 ;   0.193  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0] ;
;   5.489 ;   0.172  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   5.647 ;   0.158  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                ;
;   5.777 ;   0.130  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                             ;
;   5.785 ;   0.008  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                  ;
;   4.870 ;   -0.915 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                               ;
;   4.870 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                               ;
;   4.888 ;   0.018  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   4.888 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                             ;
;   5.483 ;   0.595  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                              ;
;   5.483 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                    ;
;   5.623 ;   0.140  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                          ;
;   5.673 ;   0.050  ; RR ; CELL ; 5      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_rxloaden_from_btm                                          ;
;   6.228 ;   0.555  ; RR ; CELL ; 964    ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_clk_ufi_0                                                  ;
;   6.773 ;   0.545  ; RR ; CELL ; 1      ; UFI_X268_Y211_N108         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[1].phase_gen[3].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst|srcclk        ;
;   6.773 ;   0.000  ; RR ; CELL ; 2      ; UFI_X268_Y211_N108         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[1].phase_gen[3].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg ;
;   7.367 ;   0.594  ;    ;      ;        ;                            ;                          ; clock pessimism removed                                                                                                                                                           ;
;   7.394 ;   0.027  ;    ;      ;        ;                            ;                          ; advanced clock effects                                                                                                                                                            ;
; 7.364   ; -0.030   ;    ;      ;        ;                            ;                          ; clock uncertainty                                                                                                                                                                 ;
; 7.298   ; -0.066   ;    ; uTsu ; 2      ; UFI_X268_Y211_N108         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[1].phase_gen[3].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Setup slack is 2.098 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                        ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                             ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~phy_reg0                                    ;
; To Node                         ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[1].phase_gen[2].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg ;
; Launch Clock                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                                               ;
; Latch Clock                     ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                          ;
; Data Arrival Time               ; 5.204                                                                                                                                                                             ;
; Data Required Time              ; 7.302                                                                                                                                                                             ;
; Slack                           ; 2.098                                                                                                                                                                             ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                                                                                                              ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 3.333 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.277 ;       ;             ;            ;        ;        ;
; Data Delay             ; 1.417 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;       ; 19    ; 3.910       ; 85         ; 0.000  ; 1.131  ;
;    PLL Compensation    ;       ; 1     ; -0.803      ; 0          ; -0.803 ; -0.803 ;
;    uTco                ;       ; 1     ; 0.680       ; 15         ; 0.680  ; 0.680  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    Cell                ;       ; 2     ; 0.568       ; 40         ; 0.000  ; 0.568  ;
;    uTco                ;       ; 1     ; 0.849       ; 60         ; 0.849  ; 0.849  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;       ; 19    ; 3.763       ; 86         ; 0.000  ; 0.961  ;
;    PLL Compensation    ;       ; 1     ; -0.915      ; 0          ; -0.915 ; -0.915 ;
;    uTco                ;       ; 1     ; 0.595       ; 14         ; 0.595  ; 0.595  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                            ;                          ; launch edge time                                                                                                                                                                                                  ;
; 3.787   ; 3.787    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                                                      ;
;   0.173 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                                                      ;
;   1.304 ;   1.131  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                                                          ;
;   1.495 ;   0.191  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                                                          ;
;   2.056 ;   0.561  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                                                             ;
;   2.056 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                                                         ;
;   2.277 ;   0.221  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0]                                 ;
;   2.473 ;   0.196  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk                                 ;
;   2.653 ;   0.180  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                                                ;
;   2.802 ;   0.149  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                                                             ;
;   2.814 ;   0.012  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                                                  ;
;   2.011 ;   -0.803 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                                                               ;
;   2.011 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                                               ;
;   2.034 ;   0.023  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]                                       ;
;   2.034 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                                                             ;
;   2.714 ;   0.680  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                                                              ;
;   2.714 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                                                    ;
;   2.878 ;   0.164  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                                                          ;
;   2.934 ;   0.056  ; RR ; CELL ; 5      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_rxloaden_from_btm                                                                          ;
;   3.787 ;   0.853  ; RR ; CELL ; 4      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_clk_out_0[0]                                                                               ;
;   3.787 ;   0.000  ; RR ; CELL ; 1      ; IO12LANE_X226_Y211_N187    ; I/O lane circuitry       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_top/x2/u1_0/x0/phy_clk_dqs[0] ;
;   3.787 ;   0.000  ; RR ; CELL ; 64     ; IO12LANE_X226_Y211_N187    ; I/O lane circuitry       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~phy_reg0                                                                    ;
; 5.204   ; 1.417    ;    ;      ;        ;                            ;                          ; data path                                                                                                                                                                                                         ;
;   4.636 ;   0.849  ; RR ; uTco ; 1      ; IO12LANE_X226_Y211_N187    ; I/O lane circuitry       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst|data_to_core[74]                                                            ;
;   5.204 ;   0.568  ; RR ; CELL ; 1      ; UFI_X268_Y211_N104         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[1].phase_gen[2].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst|d                                             ;
;   5.204 ;   0.000  ; RR ; CELL ; 2      ; UFI_X268_Y211_N104         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[1].phase_gen[2].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg                                 ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.333   ; 3.333    ;    ;      ;        ;                            ;                          ; latch edge time                                                                                                                                                                   ;
; 7.397   ; 4.064    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                        ;
;   3.333 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                    ;
;   3.333 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                              ;
;   3.333 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                      ;
;   3.506 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                      ;
;   4.467 ;   0.961  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                          ;
;   4.628 ;   0.161  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                          ;
;   5.124 ;   0.496  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                             ;
;   5.124 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                         ;
;   5.317 ;   0.193  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0] ;
;   5.489 ;   0.172  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   5.647 ;   0.158  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                ;
;   5.777 ;   0.130  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                             ;
;   5.785 ;   0.008  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                  ;
;   4.870 ;   -0.915 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                               ;
;   4.870 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                               ;
;   4.888 ;   0.018  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   4.888 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                             ;
;   5.483 ;   0.595  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                              ;
;   5.483 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                    ;
;   5.623 ;   0.140  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                          ;
;   5.673 ;   0.050  ; RR ; CELL ; 5      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_rxloaden_from_btm                                          ;
;   6.228 ;   0.555  ; RR ; CELL ; 964    ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_clk_ufi_0                                                  ;
;   6.776 ;   0.548  ; RR ; CELL ; 1      ; UFI_X268_Y211_N104         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[1].phase_gen[2].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst|srcclk        ;
;   6.776 ;   0.000  ; RR ; CELL ; 2      ; UFI_X268_Y211_N104         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[1].phase_gen[2].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg ;
;   7.370 ;   0.594  ;    ;      ;        ;                            ;                          ; clock pessimism removed                                                                                                                                                           ;
;   7.397 ;   0.027  ;    ;      ;        ;                            ;                          ; advanced clock effects                                                                                                                                                            ;
; 7.367   ; -0.030   ;    ;      ;        ;                            ;                          ; clock uncertainty                                                                                                                                                                 ;
; 7.302   ; -0.065   ;    ; uTsu ; 2      ; UFI_X268_Y211_N104         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[1].phase_gen[2].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Setup slack is 2.103 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                        ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                             ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~phy_reg0                                    ;
; To Node                         ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[8].phase_gen[4].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg ;
; Launch Clock                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                                               ;
; Latch Clock                     ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                          ;
; Data Arrival Time               ; 5.187                                                                                                                                                                             ;
; Data Required Time              ; 7.290                                                                                                                                                                             ;
; Slack                           ; 2.103                                                                                                                                                                             ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                                                                                                              ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 3.333 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.255 ;       ;             ;            ;        ;        ;
; Data Delay             ; 1.400 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;       ; 19    ; 3.910       ; 85         ; 0.000  ; 1.131  ;
;    PLL Compensation    ;       ; 1     ; -0.803      ; 0          ; -0.803 ; -0.803 ;
;    uTco                ;       ; 1     ; 0.680       ; 15         ; 0.680  ; 0.680  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    Cell                ;       ; 2     ; 0.618       ; 44         ; 0.000  ; 0.618  ;
;    uTco                ;       ; 1     ; 0.782       ; 56         ; 0.782  ; 0.782  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;       ; 19    ; 3.741       ; 86         ; 0.000  ; 0.961  ;
;    PLL Compensation    ;       ; 1     ; -0.915      ; 0          ; -0.915 ; -0.915 ;
;    uTco                ;       ; 1     ; 0.595       ; 14         ; 0.595  ; 0.595  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                            ;                          ; launch edge time                                                                                                                                                                                                  ;
; 3.787   ; 3.787    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                                                      ;
;   0.173 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                                                      ;
;   1.304 ;   1.131  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                                                          ;
;   1.495 ;   0.191  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                                                          ;
;   2.056 ;   0.561  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                                                             ;
;   2.056 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                                                         ;
;   2.277 ;   0.221  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0]                                 ;
;   2.473 ;   0.196  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk                                 ;
;   2.653 ;   0.180  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                                                ;
;   2.802 ;   0.149  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                                                             ;
;   2.814 ;   0.012  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                                                  ;
;   2.011 ;   -0.803 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                                                               ;
;   2.011 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                                               ;
;   2.034 ;   0.023  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]                                       ;
;   2.034 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                                                             ;
;   2.714 ;   0.680  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                                                              ;
;   2.714 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                                                    ;
;   2.878 ;   0.164  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                                                          ;
;   2.934 ;   0.056  ; RR ; CELL ; 5      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_rxloaden_from_btm                                                                          ;
;   3.787 ;   0.853  ; RR ; CELL ; 4      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_clk_out_0[0]                                                                               ;
;   3.787 ;   0.000  ; RR ; CELL ; 1      ; IO12LANE_X226_Y211_N187    ; I/O lane circuitry       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_top/x2/u1_0/x0/phy_clk_dqs[0] ;
;   3.787 ;   0.000  ; RR ; CELL ; 64     ; IO12LANE_X226_Y211_N187    ; I/O lane circuitry       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~phy_reg0                                                                    ;
; 5.187   ; 1.400    ;    ;      ;        ;                            ;                          ; data path                                                                                                                                                                                                         ;
;   4.569 ;   0.782  ; RR ; uTco ; 1      ; IO12LANE_X226_Y211_N187    ; I/O lane circuitry       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst|data_to_core[28]                                                            ;
;   5.187 ;   0.618  ; RR ; CELL ; 1      ; UFI_X267_Y211_N252         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[8].phase_gen[4].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst|d                                             ;
;   5.187 ;   0.000  ; RR ; CELL ; 2      ; UFI_X267_Y211_N252         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[8].phase_gen[4].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg                                 ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.333   ; 3.333    ;    ;      ;        ;                            ;                          ; latch edge time                                                                                                                                                                   ;
; 7.375   ; 4.042    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                        ;
;   3.333 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                    ;
;   3.333 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                              ;
;   3.333 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                      ;
;   3.506 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                      ;
;   4.467 ;   0.961  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                          ;
;   4.628 ;   0.161  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                          ;
;   5.124 ;   0.496  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                             ;
;   5.124 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                         ;
;   5.317 ;   0.193  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0] ;
;   5.489 ;   0.172  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   5.647 ;   0.158  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                ;
;   5.777 ;   0.130  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                             ;
;   5.785 ;   0.008  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                  ;
;   4.870 ;   -0.915 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                               ;
;   4.870 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                               ;
;   4.888 ;   0.018  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   4.888 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                             ;
;   5.483 ;   0.595  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                              ;
;   5.483 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                    ;
;   5.623 ;   0.140  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                          ;
;   5.673 ;   0.050  ; RR ; CELL ; 5      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_rxloaden_from_btm                                          ;
;   6.228 ;   0.555  ; RR ; CELL ; 964    ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_clk_ufi_0                                                  ;
;   6.754 ;   0.526  ; RR ; CELL ; 1      ; UFI_X267_Y211_N252         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[8].phase_gen[4].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst|srcclk        ;
;   6.754 ;   0.000  ; RR ; CELL ; 2      ; UFI_X267_Y211_N252         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[8].phase_gen[4].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg ;
;   7.348 ;   0.594  ;    ;      ;        ;                            ;                          ; clock pessimism removed                                                                                                                                                           ;
;   7.375 ;   0.027  ;    ;      ;        ;                            ;                          ; advanced clock effects                                                                                                                                                            ;
; 7.345   ; -0.030   ;    ;      ;        ;                            ;                          ; clock uncertainty                                                                                                                                                                 ;
; 7.290   ; -0.055   ;    ; uTsu ; 2      ; UFI_X267_Y211_N252         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[8].phase_gen[4].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Setup slack is 2.104 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                        ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                             ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~phy_reg0                                    ;
; To Node                         ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[9].phase_gen[2].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg ;
; Launch Clock                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                                               ;
; Latch Clock                     ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                          ;
; Data Arrival Time               ; 5.173                                                                                                                                                                             ;
; Data Required Time              ; 7.277                                                                                                                                                                             ;
; Slack                           ; 2.104                                                                                                                                                                             ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                                                                                                              ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 3.333 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.274 ;       ;             ;            ;        ;        ;
; Data Delay             ; 1.386 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;       ; 19    ; 3.910       ; 85         ; 0.000  ; 1.131  ;
;    PLL Compensation    ;       ; 1     ; -0.803      ; 0          ; -0.803 ; -0.803 ;
;    uTco                ;       ; 1     ; 0.680       ; 15         ; 0.680  ; 0.680  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    Cell                ;       ; 2     ; 0.538       ; 39         ; 0.000  ; 0.538  ;
;    uTco                ;       ; 1     ; 0.848       ; 61         ; 0.848  ; 0.848  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;       ; 19    ; 3.760       ; 86         ; 0.000  ; 0.961  ;
;    PLL Compensation    ;       ; 1     ; -0.915      ; 0          ; -0.915 ; -0.915 ;
;    uTco                ;       ; 1     ; 0.595       ; 14         ; 0.595  ; 0.595  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                            ;                          ; launch edge time                                                                                                                                                                                                  ;
; 3.787   ; 3.787    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                                                      ;
;   0.173 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                                                      ;
;   1.304 ;   1.131  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                                                          ;
;   1.495 ;   0.191  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                                                          ;
;   2.056 ;   0.561  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                                                             ;
;   2.056 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                                                         ;
;   2.277 ;   0.221  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0]                                 ;
;   2.473 ;   0.196  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk                                 ;
;   2.653 ;   0.180  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                                                ;
;   2.802 ;   0.149  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                                                             ;
;   2.814 ;   0.012  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                                                  ;
;   2.011 ;   -0.803 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                                                               ;
;   2.011 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                                               ;
;   2.034 ;   0.023  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]                                       ;
;   2.034 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                                                             ;
;   2.714 ;   0.680  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                                                              ;
;   2.714 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                                                    ;
;   2.878 ;   0.164  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                                                          ;
;   2.934 ;   0.056  ; RR ; CELL ; 5      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_rxloaden_from_btm                                                                          ;
;   3.787 ;   0.853  ; RR ; CELL ; 4      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_clk_out_0[0]                                                                               ;
;   3.787 ;   0.000  ; RR ; CELL ; 1      ; IO12LANE_X226_Y211_N187    ; I/O lane circuitry       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_top/x2/u1_0/x0/phy_clk_dqs[0] ;
;   3.787 ;   0.000  ; RR ; CELL ; 64     ; IO12LANE_X226_Y211_N187    ; I/O lane circuitry       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~phy_reg0                                                                    ;
; 5.173   ; 1.386    ;    ;      ;        ;                            ;                          ; data path                                                                                                                                                                                                         ;
;   4.635 ;   0.848  ; RR ; uTco ; 1      ; IO12LANE_X226_Y211_N187    ; I/O lane circuitry       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst|data_to_core[82]                                                            ;
;   5.173 ;   0.538  ; RR ; CELL ; 1      ; UFI_X268_Y211_N22          ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[9].phase_gen[2].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst|d                                             ;
;   5.173 ;   0.000  ; RR ; CELL ; 2      ; UFI_X268_Y211_N22          ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[9].phase_gen[2].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg                                 ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.333   ; 3.333    ;    ;      ;        ;                            ;                          ; latch edge time                                                                                                                                                                   ;
; 7.394   ; 4.061    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                        ;
;   3.333 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                    ;
;   3.333 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                              ;
;   3.333 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                      ;
;   3.506 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                      ;
;   4.467 ;   0.961  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                          ;
;   4.628 ;   0.161  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                          ;
;   5.124 ;   0.496  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                             ;
;   5.124 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                         ;
;   5.317 ;   0.193  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0] ;
;   5.489 ;   0.172  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   5.647 ;   0.158  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                ;
;   5.777 ;   0.130  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                             ;
;   5.785 ;   0.008  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                  ;
;   4.870 ;   -0.915 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                               ;
;   4.870 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                               ;
;   4.888 ;   0.018  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   4.888 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                             ;
;   5.483 ;   0.595  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                              ;
;   5.483 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                    ;
;   5.623 ;   0.140  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                          ;
;   5.673 ;   0.050  ; RR ; CELL ; 5      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_rxloaden_from_btm                                          ;
;   6.228 ;   0.555  ; RR ; CELL ; 964    ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_clk_ufi_0                                                  ;
;   6.773 ;   0.545  ; RR ; CELL ; 1      ; UFI_X268_Y211_N22          ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[9].phase_gen[2].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst|srcclk        ;
;   6.773 ;   0.000  ; RR ; CELL ; 2      ; UFI_X268_Y211_N22          ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[9].phase_gen[2].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg ;
;   7.367 ;   0.594  ;    ;      ;        ;                            ;                          ; clock pessimism removed                                                                                                                                                           ;
;   7.394 ;   0.027  ;    ;      ;        ;                            ;                          ; advanced clock effects                                                                                                                                                            ;
; 7.364   ; -0.030   ;    ;      ;        ;                            ;                          ; clock uncertainty                                                                                                                                                                 ;
; 7.277   ; -0.087   ;    ; uTsu ; 2      ; UFI_X268_Y211_N22          ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[9].phase_gen[2].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Setup slack is 2.105 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                         ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                              ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~phy_reg0                                     ;
; To Node                         ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[11].phase_gen[7].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg ;
; Launch Clock                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                                                ;
; Latch Clock                     ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                           ;
; Data Arrival Time               ; 5.186                                                                                                                                                                              ;
; Data Required Time              ; 7.291                                                                                                                                                                              ;
; Slack                           ; 2.105                                                                                                                                                                              ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                                                                                                               ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 3.333 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.274 ;       ;             ;            ;        ;        ;
; Data Delay             ; 1.399 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;       ; 19    ; 3.910       ; 85         ; 0.000  ; 1.131  ;
;    PLL Compensation    ;       ; 1     ; -0.803      ; 0          ; -0.803 ; -0.803 ;
;    uTco                ;       ; 1     ; 0.680       ; 15         ; 0.680  ; 0.680  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    Cell                ;       ; 2     ; 0.562       ; 40         ; 0.000  ; 0.562  ;
;    uTco                ;       ; 1     ; 0.837       ; 60         ; 0.837  ; 0.837  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;       ; 19    ; 3.760       ; 86         ; 0.000  ; 0.961  ;
;    PLL Compensation    ;       ; 1     ; -0.915      ; 0          ; -0.915 ; -0.915 ;
;    uTco                ;       ; 1     ; 0.595       ; 14         ; 0.595  ; 0.595  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                            ;                          ; launch edge time                                                                                                                                                                                                  ;
; 3.787   ; 3.787    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                                                      ;
;   0.173 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                                                      ;
;   1.304 ;   1.131  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                                                          ;
;   1.495 ;   0.191  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                                                          ;
;   2.056 ;   0.561  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                                                             ;
;   2.056 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                                                         ;
;   2.277 ;   0.221  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0]                                 ;
;   2.473 ;   0.196  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk                                 ;
;   2.653 ;   0.180  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                                                ;
;   2.802 ;   0.149  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                                                             ;
;   2.814 ;   0.012  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                                                  ;
;   2.011 ;   -0.803 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                                                               ;
;   2.011 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                                               ;
;   2.034 ;   0.023  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]                                       ;
;   2.034 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                                                             ;
;   2.714 ;   0.680  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                                                              ;
;   2.714 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                                                    ;
;   2.878 ;   0.164  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                                                          ;
;   2.934 ;   0.056  ; RR ; CELL ; 5      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_rxloaden_from_btm                                                                          ;
;   3.787 ;   0.853  ; RR ; CELL ; 4      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_clk_out_0[0]                                                                               ;
;   3.787 ;   0.000  ; RR ; CELL ; 1      ; IO12LANE_X226_Y211_N187    ; I/O lane circuitry       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_top/x2/u1_0/x0/phy_clk_dqs[0] ;
;   3.787 ;   0.000  ; RR ; CELL ; 64     ; IO12LANE_X226_Y211_N187    ; I/O lane circuitry       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~phy_reg0                                                                    ;
; 5.186   ; 1.399    ;    ;      ;        ;                            ;                          ; data path                                                                                                                                                                                                         ;
;   4.624 ;   0.837  ; RR ; uTco ; 1      ; IO12LANE_X226_Y211_N187    ; I/O lane circuitry       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst|data_to_core[95]                                                            ;
;   5.186 ;   0.562  ; RR ; CELL ; 1      ; UFI_X268_Y211_N50          ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[11].phase_gen[7].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst|d                                            ;
;   5.186 ;   0.000  ; RR ; CELL ; 2      ; UFI_X268_Y211_N50          ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[11].phase_gen[7].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg                                ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+----------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                            ;
+---------+----------+----+------+--------+----------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.333   ; 3.333    ;    ;      ;        ;                            ;                          ; latch edge time                                                                                                                                                                    ;
; 7.394   ; 4.061    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                         ;
;   3.333 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                     ;
;   3.333 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                               ;
;   3.333 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                       ;
;   3.506 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                       ;
;   4.467 ;   0.961  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                           ;
;   4.628 ;   0.161  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                           ;
;   5.124 ;   0.496  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                              ;
;   5.124 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                          ;
;   5.317 ;   0.193  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0]  ;
;   5.489 ;   0.172  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk  ;
;   5.647 ;   0.158  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                 ;
;   5.777 ;   0.130  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                              ;
;   5.785 ;   0.008  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                   ;
;   4.870 ;   -0.915 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                                ;
;   4.870 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                ;
;   4.888 ;   0.018  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]        ;
;   4.888 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                              ;
;   5.483 ;   0.595  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                               ;
;   5.483 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                     ;
;   5.623 ;   0.140  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                           ;
;   5.673 ;   0.050  ; RR ; CELL ; 5      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_rxloaden_from_btm                                           ;
;   6.228 ;   0.555  ; RR ; CELL ; 964    ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_clk_ufi_0                                                   ;
;   6.773 ;   0.545  ; RR ; CELL ; 1      ; UFI_X268_Y211_N50          ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[11].phase_gen[7].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst|srcclk        ;
;   6.773 ;   0.000  ; RR ; CELL ; 2      ; UFI_X268_Y211_N50          ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[11].phase_gen[7].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg ;
;   7.367 ;   0.594  ;    ;      ;        ;                            ;                          ; clock pessimism removed                                                                                                                                                            ;
;   7.394 ;   0.027  ;    ;      ;        ;                            ;                          ; advanced clock effects                                                                                                                                                             ;
; 7.364   ; -0.030   ;    ;      ;        ;                            ;                          ; clock uncertainty                                                                                                                                                                  ;
; 7.291   ; -0.073   ;    ; uTsu ; 2      ; UFI_X268_Y211_N50          ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[11].phase_gen[7].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg ;
+---------+----------+----+------+--------+----------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Setup slack is 2.110 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                         ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                              ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~phy_reg0                                     ;
; To Node                         ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[11].phase_gen[2].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg ;
; Launch Clock                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                                                ;
; Latch Clock                     ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                           ;
; Data Arrival Time               ; 5.198                                                                                                                                                                              ;
; Data Required Time              ; 7.308                                                                                                                                                                              ;
; Slack                           ; 2.110                                                                                                                                                                              ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                                                                                                               ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 3.333 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.274 ;       ;             ;            ;        ;        ;
; Data Delay             ; 1.411 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;       ; 19    ; 3.910       ; 85         ; 0.000  ; 1.131  ;
;    PLL Compensation    ;       ; 1     ; -0.803      ; 0          ; -0.803 ; -0.803 ;
;    uTco                ;       ; 1     ; 0.680       ; 15         ; 0.680  ; 0.680  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    Cell                ;       ; 2     ; 0.559       ; 40         ; 0.000  ; 0.559  ;
;    uTco                ;       ; 1     ; 0.852       ; 60         ; 0.852  ; 0.852  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;       ; 19    ; 3.760       ; 86         ; 0.000  ; 0.961  ;
;    PLL Compensation    ;       ; 1     ; -0.915      ; 0          ; -0.915 ; -0.915 ;
;    uTco                ;       ; 1     ; 0.595       ; 14         ; 0.595  ; 0.595  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                            ;                          ; launch edge time                                                                                                                                                                                                  ;
; 3.787   ; 3.787    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                                                      ;
;   0.173 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                                                      ;
;   1.304 ;   1.131  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                                                          ;
;   1.495 ;   0.191  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                                                          ;
;   2.056 ;   0.561  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                                                             ;
;   2.056 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                                                         ;
;   2.277 ;   0.221  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0]                                 ;
;   2.473 ;   0.196  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk                                 ;
;   2.653 ;   0.180  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                                                ;
;   2.802 ;   0.149  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                                                             ;
;   2.814 ;   0.012  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                                                  ;
;   2.011 ;   -0.803 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                                                               ;
;   2.011 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                                               ;
;   2.034 ;   0.023  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]                                       ;
;   2.034 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                                                             ;
;   2.714 ;   0.680  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                                                              ;
;   2.714 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                                                    ;
;   2.878 ;   0.164  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                                                          ;
;   2.934 ;   0.056  ; RR ; CELL ; 5      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_rxloaden_from_btm                                                                          ;
;   3.787 ;   0.853  ; RR ; CELL ; 4      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_clk_out_0[0]                                                                               ;
;   3.787 ;   0.000  ; RR ; CELL ; 1      ; IO12LANE_X226_Y211_N187    ; I/O lane circuitry       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_top/x2/u1_0/x0/phy_clk_dqs[0] ;
;   3.787 ;   0.000  ; RR ; CELL ; 64     ; IO12LANE_X226_Y211_N187    ; I/O lane circuitry       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~phy_reg0                                                                    ;
; 5.198   ; 1.411    ;    ;      ;        ;                            ;                          ; data path                                                                                                                                                                                                         ;
;   4.639 ;   0.852  ; FF ; uTco ; 1      ; IO12LANE_X226_Y211_N187    ; I/O lane circuitry       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst|data_to_core[90]                                                            ;
;   5.198 ;   0.559  ; FF ; CELL ; 1      ; UFI_X268_Y211_N40          ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[11].phase_gen[2].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst|d                                            ;
;   5.198 ;   0.000  ; FF ; CELL ; 2      ; UFI_X268_Y211_N40          ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[11].phase_gen[2].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg                                ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+----------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                            ;
+---------+----------+----+------+--------+----------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.333   ; 3.333    ;    ;      ;        ;                            ;                          ; latch edge time                                                                                                                                                                    ;
; 7.394   ; 4.061    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                         ;
;   3.333 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                     ;
;   3.333 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                               ;
;   3.333 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                       ;
;   3.506 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                       ;
;   4.467 ;   0.961  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                           ;
;   4.628 ;   0.161  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                           ;
;   5.124 ;   0.496  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                              ;
;   5.124 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                          ;
;   5.317 ;   0.193  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0]  ;
;   5.489 ;   0.172  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk  ;
;   5.647 ;   0.158  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                 ;
;   5.777 ;   0.130  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                              ;
;   5.785 ;   0.008  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                   ;
;   4.870 ;   -0.915 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                                ;
;   4.870 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                ;
;   4.888 ;   0.018  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]        ;
;   4.888 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                              ;
;   5.483 ;   0.595  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                               ;
;   5.483 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                     ;
;   5.623 ;   0.140  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                           ;
;   5.673 ;   0.050  ; RR ; CELL ; 5      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_rxloaden_from_btm                                           ;
;   6.228 ;   0.555  ; RR ; CELL ; 964    ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_clk_ufi_0                                                   ;
;   6.773 ;   0.545  ; RR ; CELL ; 1      ; UFI_X268_Y211_N40          ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[11].phase_gen[2].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst|srcclk        ;
;   6.773 ;   0.000  ; RR ; CELL ; 2      ; UFI_X268_Y211_N40          ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[11].phase_gen[2].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg ;
;   7.367 ;   0.594  ;    ;      ;        ;                            ;                          ; clock pessimism removed                                                                                                                                                            ;
;   7.394 ;   0.027  ;    ;      ;        ;                            ;                          ; advanced clock effects                                                                                                                                                             ;
; 7.364   ; -0.030   ;    ;      ;        ;                            ;                          ; clock uncertainty                                                                                                                                                                  ;
; 7.308   ; -0.056   ;    ; uTsu ; 2      ; UFI_X268_Y211_N40          ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[11].phase_gen[2].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg ;
+---------+----------+----+------+--------+----------------------------+--------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Setup slack is 2.110 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                        ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                             ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~phy_reg0                                    ;
; To Node                         ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[9].phase_gen[6].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg ;
; Launch Clock                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                                               ;
; Latch Clock                     ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                                               ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                                          ;
; Data Arrival Time               ; 5.173                                                                                                                                                                             ;
; Data Required Time              ; 7.283                                                                                                                                                                             ;
; Slack                           ; 2.110                                                                                                                                                                             ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                                                                                                              ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------+
; Statistics                                                                          ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+-------+-------+-------------+------------+--------+--------+
; Setup Relationship     ; 3.333 ;       ;             ;            ;        ;        ;
; Clock Skew             ; 0.274 ;       ;             ;            ;        ;        ;
; Data Delay             ; 1.386 ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;       ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;       ;       ;             ;            ;        ;        ;
;  Arrival Path          ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;       ; 19    ; 3.910       ; 85         ; 0.000  ; 1.131  ;
;    PLL Compensation    ;       ; 1     ; -0.803      ; 0          ; -0.803 ; -0.803 ;
;    uTco                ;       ; 1     ; 0.680       ; 15         ; 0.680  ; 0.680  ;
;   Data                 ;       ;       ;             ;            ;        ;        ;
;    Cell                ;       ; 2     ; 0.528       ; 38         ; 0.000  ; 0.528  ;
;    uTco                ;       ; 1     ; 0.858       ; 62         ; 0.858  ; 0.858  ;
;  Required Path         ;       ;       ;             ;            ;        ;        ;
;   Clock                ;       ;       ;             ;            ;        ;        ;
;    IC                  ;       ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;       ; 19    ; 3.760       ; 86         ; 0.000  ; 0.961  ;
;    PLL Compensation    ;       ; 1     ; -0.915      ; 0          ; -0.915 ; -0.915 ;
;    uTco                ;       ; 1     ; 0.595       ; 14         ; 0.595  ; 0.595  ;
+------------------------+-------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                            ;                          ; launch edge time                                                                                                                                                                                                  ;
; 3.787   ; 3.787    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                                                      ;
;   0.173 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                                                      ;
;   1.304 ;   1.131  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                                                          ;
;   1.495 ;   0.191  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                                                          ;
;   2.056 ;   0.561  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                                                             ;
;   2.056 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                                                         ;
;   2.277 ;   0.221  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0]                                 ;
;   2.473 ;   0.196  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk                                 ;
;   2.653 ;   0.180  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                                                ;
;   2.802 ;   0.149  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                                                             ;
;   2.814 ;   0.012  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                                                  ;
;   2.011 ;   -0.803 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                                                               ;
;   2.011 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                                                               ;
;   2.034 ;   0.023  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]                                       ;
;   2.034 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                                                             ;
;   2.714 ;   0.680  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                                                              ;
;   2.714 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                                                    ;
;   2.878 ;   0.164  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                                                          ;
;   2.934 ;   0.056  ; RR ; CELL ; 5      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_rxloaden_from_btm                                                                          ;
;   3.787 ;   0.853  ; RR ; CELL ; 4      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_clk_out_0[0]                                                                               ;
;   3.787 ;   0.000  ; RR ; CELL ; 1      ; IO12LANE_X226_Y211_N187    ; I/O lane circuitry       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_top/x2/u1_0/x0/phy_clk_dqs[0] ;
;   3.787 ;   0.000  ; RR ; CELL ; 64     ; IO12LANE_X226_Y211_N187    ; I/O lane circuitry       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~phy_reg0                                                                    ;
; 5.173   ; 1.386    ;    ;      ;        ;                            ;                          ; data path                                                                                                                                                                                                         ;
;   4.645 ;   0.858  ; RR ; uTco ; 1      ; IO12LANE_X226_Y211_N187    ; I/O lane circuitry       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst|data_to_core[86]                                                            ;
;   5.173 ;   0.528  ; RR ; CELL ; 1      ; UFI_X268_Y211_N30          ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[9].phase_gen[6].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst|d                                             ;
;   5.173 ;   0.000  ; RR ; CELL ; 2      ; UFI_X268_Y211_N30          ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[9].phase_gen[6].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg                                 ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3.333   ; 3.333    ;    ;      ;        ;                            ;                          ; latch edge time                                                                                                                                                                   ;
; 7.394   ; 4.061    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                        ;
;   3.333 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                    ;
;   3.333 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                              ;
;   3.333 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                      ;
;   3.506 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                      ;
;   4.467 ;   0.961  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                          ;
;   4.628 ;   0.161  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                          ;
;   5.124 ;   0.496  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                             ;
;   5.124 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                         ;
;   5.317 ;   0.193  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0] ;
;   5.489 ;   0.172  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   5.647 ;   0.158  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                ;
;   5.777 ;   0.130  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                             ;
;   5.785 ;   0.008  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                  ;
;   4.870 ;   -0.915 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                               ;
;   4.870 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                               ;
;   4.888 ;   0.018  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   4.888 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                             ;
;   5.483 ;   0.595  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                              ;
;   5.483 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                    ;
;   5.623 ;   0.140  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                          ;
;   5.673 ;   0.050  ; RR ; CELL ; 5      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_rxloaden_from_btm                                          ;
;   6.228 ;   0.555  ; RR ; CELL ; 964    ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_clk_ufi_0                                                  ;
;   6.773 ;   0.545  ; RR ; CELL ; 1      ; UFI_X268_Y211_N30          ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[9].phase_gen[6].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst|srcclk        ;
;   6.773 ;   0.000  ; RR ; CELL ; 2      ; UFI_X268_Y211_N30          ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[9].phase_gen[6].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg ;
;   7.367 ;   0.594  ;    ;      ;        ;                            ;                          ; clock pessimism removed                                                                                                                                                           ;
;   7.394 ;   0.027  ;    ;      ;        ;                            ;                          ; advanced clock effects                                                                                                                                                            ;
; 7.364   ; -0.030   ;    ;      ;        ;                            ;                          ; clock uncertainty                                                                                                                                                                 ;
; 7.283   ; -0.081   ;    ; uTsu ; 2      ; UFI_X268_Y211_N30          ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|tile_gen[0].lane_gen[0].pin_gen[9].phase_gen[6].data_lane_p2c_ufi_i|hps_p2c_ufi.preserved_ufi_inst~ufi_write_reg ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 6.386 

Tcl Command:
    report_timing -setup -panel_name {Worst-Case Timing Paths||Setup||MAIN_CLOCK} -to_clock [get_clocks {MAIN_CLOCK}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {MAIN_CLOCK}] 
    -setup 
    -npaths 10 
    -detail full_path 
    -panel_name {MAIN_CLOCK} 

Snapshot:
    final

Delay Models:
    Slow vid2 100C Model
    Slow vid2b 100C Model
    Fast vid2a 0C Model
    Fast vid2a 100C Model
    Fast vid2 100C Model


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                                       ; To Node                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; 6.386 ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|sop_enable~DUPLICATE                                                 ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS           ; MAIN_CLOCK   ; MAIN_CLOCK  ; 10.000       ; -0.071     ; 3.586      ; Slow vid2 100C Model            ;
; 6.397 ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|sop_enable~DUPLICATE                                                 ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE ; MAIN_CLOCK   ; MAIN_CLOCK  ; 10.000       ; -0.071     ; 3.586      ; Slow vid2 100C Model            ;
; 6.450 ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|sop_enable~DUPLICATE                                                 ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg  ; MAIN_CLOCK   ; MAIN_CLOCK  ; 10.000       ; 0.058      ; 3.575      ; Slow vid2b 100C Model           ;
; 6.468 ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|sop_enable~DUPLICATE                                                 ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg  ; MAIN_CLOCK   ; MAIN_CLOCK  ; 10.000       ; 0.058      ; 3.557      ; Slow vid2b 100C Model           ;
; 6.470 ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|awlen_q0[2]                                                          ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]             ; MAIN_CLOCK   ; MAIN_CLOCK  ; 10.000       ; -0.082     ; 3.500      ; Slow vid2 100C Model            ;
; 6.471 ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg  ; MAIN_CLOCK   ; MAIN_CLOCK  ; 10.000       ; 0.060      ; 3.605      ; Slow vid2b 100C Model           ;
; 6.476 ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|awlen_q0[2]                                                          ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]             ; MAIN_CLOCK   ; MAIN_CLOCK  ; 10.000       ; -0.082     ; 3.494      ; Slow vid2 100C Model            ;
; 6.479 ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|awaddr_q0[10]                                                        ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS           ; MAIN_CLOCK   ; MAIN_CLOCK  ; 10.000       ; -0.077     ; 3.487      ; Slow vid2 100C Model            ;
; 6.483 ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|sop_enable~DUPLICATE                                                 ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg  ; MAIN_CLOCK   ; MAIN_CLOCK  ; 10.000       ; 0.058      ; 3.596      ; Slow vid2b 100C Model           ;
; 6.488 ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|awlen_q0[0]                                                          ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]             ; MAIN_CLOCK   ; MAIN_CLOCK  ; 10.000       ; -0.082     ; 3.482      ; Slow vid2 100C Model            ;
+-------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Setup slack is 6.386 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                        ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                             ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|sop_enable~DUPLICATE                                                   ;
; To Node                         ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS ;
; Launch Clock                    ; MAIN_CLOCK                                                                                                                        ;
; Latch Clock                     ; MAIN_CLOCK                                                                                                                        ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                          ;
; Data Arrival Time               ; 6.686                                                                                                                             ;
; Data Required Time              ; 13.072                                                                                                                            ;
; Slack                           ; 6.386                                                                                                                             ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                                                              ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.071 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.586  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 9     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.253       ; 73         ; 0.000 ; 2.253 ;
;    Cell                ;        ; 3     ; 0.847       ; 27         ; 0.000 ; 0.682 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 9     ; 2.359       ; 66         ; 0.084 ; 0.493 ;
;    Cell                ;        ; 14    ; 0.992       ; 28         ; 0.000 ; 0.167 ;
;    uTco                ;        ; 1     ; 0.235       ; 7          ; 0.235 ; 0.235 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.027       ; 73         ; 0.000 ; 2.027 ;
;    Cell                ;        ; 3     ; 0.755       ; 27         ; 0.000 ; 0.590 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                           ;
+---------+---------+----+------+--------+------------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                              ;
+---------+---------+----+------+--------+------------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                        ;                    ; launch edge time                                                                                                                                     ;
; 3.100   ; 3.100   ;    ;      ;        ;                        ;                    ; clock path                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52                ; I/O pad            ; fpga_clk_100[0]                                                                                                                                      ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339   ; I/O input buffer   ; fpga_clk_100[0]~input|i                                                                                                                              ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339   ; I/O input buffer   ; fpga_clk_100[0]~input|o                                                                                                                              ;
;   0.847 ;   0.682 ; RR ; CELL ; 1539   ; IOIBUF_X76_Y211_N339   ; I/O input buffer   ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                           ;
;   3.100 ;   2.253 ; RR ; IC   ; 1      ; FF_X312_Y205_N37       ; ALM Register       ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|sop_enable~DUPLICATE|clk                                                                  ;
;   3.100 ;   0.000 ; RR ; CELL ; 1      ; FF_X312_Y205_N37       ; ALM Register       ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|sop_enable~DUPLICATE                                                                      ;
; 6.686   ; 3.586   ;    ;      ;        ;                        ;                    ; data path                                                                                                                                            ;
;   3.335 ;   0.235 ; RR ; uTco ; 68     ; FF_X312_Y205_N37       ; ALM Register       ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|sop_enable~DUPLICATE|q                                                                    ;
;   3.828 ;   0.493 ; RR ; IC   ; 1      ; LABCELL_X315_Y206_N3   ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|align_address_to_size|base_address[0]~1|datad                                             ;
;   3.873 ;   0.045 ; RR ; CELL ; 2      ; LABCELL_X315_Y206_N3   ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|align_address_to_size|base_address[0]~1|combout                                           ;
;   3.906 ;   0.033 ; RF ; CELL ; 3      ; LABCELL_X315_Y206_N3   ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|align_address_to_size|base_address[0]~1~cw_la_lab/lab_lut5outt[0]                         ;
;   3.990 ;   0.084 ; FF ; IC   ; 1      ; LABCELL_X315_Y206_N39  ; Combinational cell ; soc_inst|mm_interconnect_1|router|reduce_nor_1|datab                                                                                                 ;
;   4.138 ;   0.148 ; FF ; CELL ; 1      ; LABCELL_X315_Y206_N39  ; Combinational cell ; soc_inst|mm_interconnect_1|router|reduce_nor_1|combout                                                                                               ;
;   4.280 ;   0.142 ; FF ; IC   ; 1      ; LABCELL_X315_Y206_N27  ; Combinational cell ; soc_inst|mm_interconnect_1|router|reduce_nor_1~xsyn|datad                                                                                            ;
;   4.395 ;   0.115 ; FR ; CELL ; 9      ; LABCELL_X315_Y206_N27  ; Combinational cell ; soc_inst|mm_interconnect_1|router|reduce_nor_1~xsyn|combout                                                                                          ;
;   4.628 ;   0.233 ; RR ; IC   ; 1      ; MLABCELL_X309_Y205_N27 ; Combinational cell ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_valid|dataf                        ;
;   4.708 ;   0.080 ; RR ; CELL ; 6      ; MLABCELL_X309_Y205_N27 ; Combinational cell ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_valid|combout                      ;
;   5.098 ;   0.390 ; RR ; IC   ; 1      ; LABCELL_X313_Y200_N9   ; Combinational cell ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_valid~xsyn|datad                   ;
;   5.144 ;   0.046 ; RF ; CELL ; 2      ; LABCELL_X313_Y200_N9   ; Combinational cell ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_valid~xsyn|combout                 ;
;   5.223 ;   0.079 ; FR ; CELL ; 1      ; LABCELL_X313_Y200_N9   ; Combinational cell ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_valid~xsyn~cw_la_lab/laboutt[6]    ;
;   5.362 ;   0.139 ; RR ; IC   ; 1      ; LABCELL_X313_Y200_N45  ; Combinational cell ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_valid~xsyn_1|datad                 ;
;   5.407 ;   0.045 ; RR ; CELL ; 2      ; LABCELL_X313_Y200_N45  ; Combinational cell ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_valid~xsyn_1|combout               ;
;   5.468 ;   0.061 ; RF ; CELL ; 4      ; LABCELL_X313_Y200_N45  ; Combinational cell ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_valid~xsyn_1~cw_la_lab/laboutb[10] ;
;   5.848 ;   0.380 ; FF ; IC   ; 1      ; LABCELL_X315_Y200_N15  ; Combinational cell ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|i1241~4|datad                            ;
;   5.958 ;   0.110 ; FR ; CELL ; 1      ; LABCELL_X315_Y200_N15  ; Combinational cell ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|i1241~4|combout                          ;
;   6.059 ;   0.101 ; RR ; IC   ; 1      ; LABCELL_X315_Y200_N57  ; Combinational cell ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|i1241~4xsyn|dataa                        ;
;   6.226 ;   0.167 ; RR ; CELL ; 1      ; LABCELL_X315_Y200_N57  ; Combinational cell ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|i1241~4xsyn|combout                      ;
;   6.623 ;   0.397 ; RR ; IC   ; 1      ; LABCELL_X315_Y199_N30  ; Combinational cell ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~6xsyn|datac                        ;
;   6.686 ;   0.063 ; RF ; CELL ; 2      ; LABCELL_X315_Y199_N30  ; Combinational cell ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~6xsyn|combout                      ;
;   6.686 ;   0.000 ; FF ; CELL ; 1      ; FF_X315_Y199_N32       ; ALM Register       ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS|d                  ;
;   6.686 ;   0.000 ; FF ; CELL ; 1      ; FF_X315_Y199_N32       ; ALM Register       ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                    ;
+---------+---------+----+------+--------+------------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                         ;
+----------+----------+----+------+--------+----------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                               ;
+----------+----------+----+------+--------+----------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; 10.000   ; 10.000   ;    ;      ;        ;                      ;                  ; latch edge time                                                                                                                       ;
; 13.029   ; 3.029    ;    ;      ;        ;                      ;                  ; clock path                                                                                                                            ;
;   10.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                                                                                        ;
;   10.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                                                                                       ;
;   10.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                                                                               ;
;   10.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                                                                               ;
;   10.755 ;   0.590  ; RR ; CELL ; 1539   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                            ;
;   12.782 ;   2.027  ; RR ; IC   ; 1      ; FF_X315_Y199_N32     ; ALM Register     ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS|clk ;
;   12.782 ;   0.000  ; RR ; CELL ; 1      ; FF_X315_Y199_N32     ; ALM Register     ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS     ;
;   13.034 ;   0.252  ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                                                                               ;
;   13.029 ;   -0.005 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                                                                                ;
; 12.999   ; -0.030   ;    ;      ;        ;                      ;                  ; clock uncertainty                                                                                                                     ;
; 13.072   ; 0.073    ;    ; uTsu ; 1      ; FF_X315_Y199_N32     ; ALM Register     ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS     ;
+----------+----------+----+------+--------+----------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Setup slack is 6.397 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                  ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                       ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|sop_enable~DUPLICATE                                                             ;
; To Node                         ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE ;
; Launch Clock                    ; MAIN_CLOCK                                                                                                                                  ;
; Latch Clock                     ; MAIN_CLOCK                                                                                                                                  ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                    ;
; Data Arrival Time               ; 6.686                                                                                                                                       ;
; Data Required Time              ; 13.083                                                                                                                                      ;
; Slack                           ; 6.397                                                                                                                                       ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                                                                        ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.071 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.586  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 9     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.253       ; 73         ; 0.000 ; 2.253 ;
;    Cell                ;        ; 3     ; 0.847       ; 27         ; 0.000 ; 0.682 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 9     ; 2.359       ; 66         ; 0.084 ; 0.493 ;
;    Cell                ;        ; 14    ; 0.992       ; 28         ; 0.000 ; 0.167 ;
;    uTco                ;        ; 1     ; 0.235       ; 7          ; 0.235 ; 0.235 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.027       ; 73         ; 0.000 ; 2.027 ;
;    Cell                ;        ; 3     ; 0.755       ; 27         ; 0.000 ; 0.590 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                           ;
+---------+---------+----+------+--------+------------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                              ;
+---------+---------+----+------+--------+------------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                        ;                    ; launch edge time                                                                                                                                     ;
; 3.100   ; 3.100   ;    ;      ;        ;                        ;                    ; clock path                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52                ; I/O pad            ; fpga_clk_100[0]                                                                                                                                      ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339   ; I/O input buffer   ; fpga_clk_100[0]~input|i                                                                                                                              ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339   ; I/O input buffer   ; fpga_clk_100[0]~input|o                                                                                                                              ;
;   0.847 ;   0.682 ; RR ; CELL ; 1539   ; IOIBUF_X76_Y211_N339   ; I/O input buffer   ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                           ;
;   3.100 ;   2.253 ; RR ; IC   ; 1      ; FF_X312_Y205_N37       ; ALM Register       ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|sop_enable~DUPLICATE|clk                                                                  ;
;   3.100 ;   0.000 ; RR ; CELL ; 1      ; FF_X312_Y205_N37       ; ALM Register       ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|sop_enable~DUPLICATE                                                                      ;
; 6.686   ; 3.586   ;    ;      ;        ;                        ;                    ; data path                                                                                                                                            ;
;   3.335 ;   0.235 ; RR ; uTco ; 68     ; FF_X312_Y205_N37       ; ALM Register       ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|sop_enable~DUPLICATE|q                                                                    ;
;   3.828 ;   0.493 ; RR ; IC   ; 1      ; LABCELL_X315_Y206_N3   ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|align_address_to_size|base_address[0]~1|datad                                             ;
;   3.873 ;   0.045 ; RR ; CELL ; 2      ; LABCELL_X315_Y206_N3   ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|align_address_to_size|base_address[0]~1|combout                                           ;
;   3.906 ;   0.033 ; RF ; CELL ; 3      ; LABCELL_X315_Y206_N3   ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|align_address_to_size|base_address[0]~1~cw_la_lab/lab_lut5outt[0]                         ;
;   3.990 ;   0.084 ; FF ; IC   ; 1      ; LABCELL_X315_Y206_N39  ; Combinational cell ; soc_inst|mm_interconnect_1|router|reduce_nor_1|datab                                                                                                 ;
;   4.138 ;   0.148 ; FF ; CELL ; 1      ; LABCELL_X315_Y206_N39  ; Combinational cell ; soc_inst|mm_interconnect_1|router|reduce_nor_1|combout                                                                                               ;
;   4.280 ;   0.142 ; FF ; IC   ; 1      ; LABCELL_X315_Y206_N27  ; Combinational cell ; soc_inst|mm_interconnect_1|router|reduce_nor_1~xsyn|datad                                                                                            ;
;   4.395 ;   0.115 ; FR ; CELL ; 9      ; LABCELL_X315_Y206_N27  ; Combinational cell ; soc_inst|mm_interconnect_1|router|reduce_nor_1~xsyn|combout                                                                                          ;
;   4.628 ;   0.233 ; RR ; IC   ; 1      ; MLABCELL_X309_Y205_N27 ; Combinational cell ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_valid|dataf                        ;
;   4.708 ;   0.080 ; RR ; CELL ; 6      ; MLABCELL_X309_Y205_N27 ; Combinational cell ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_valid|combout                      ;
;   5.098 ;   0.390 ; RR ; IC   ; 1      ; LABCELL_X313_Y200_N9   ; Combinational cell ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_valid~xsyn|datad                   ;
;   5.144 ;   0.046 ; RF ; CELL ; 2      ; LABCELL_X313_Y200_N9   ; Combinational cell ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_valid~xsyn|combout                 ;
;   5.223 ;   0.079 ; FR ; CELL ; 1      ; LABCELL_X313_Y200_N9   ; Combinational cell ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_valid~xsyn~cw_la_lab/laboutt[6]    ;
;   5.362 ;   0.139 ; RR ; IC   ; 1      ; LABCELL_X313_Y200_N45  ; Combinational cell ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_valid~xsyn_1|datad                 ;
;   5.407 ;   0.045 ; RR ; CELL ; 2      ; LABCELL_X313_Y200_N45  ; Combinational cell ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_valid~xsyn_1|combout               ;
;   5.468 ;   0.061 ; RF ; CELL ; 4      ; LABCELL_X313_Y200_N45  ; Combinational cell ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_valid~xsyn_1~cw_la_lab/laboutb[10] ;
;   5.848 ;   0.380 ; FF ; IC   ; 1      ; LABCELL_X315_Y200_N15  ; Combinational cell ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|i1241~4|datad                            ;
;   5.958 ;   0.110 ; FR ; CELL ; 1      ; LABCELL_X315_Y200_N15  ; Combinational cell ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|i1241~4|combout                          ;
;   6.059 ;   0.101 ; RR ; IC   ; 1      ; LABCELL_X315_Y200_N57  ; Combinational cell ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|i1241~4xsyn|dataa                        ;
;   6.226 ;   0.167 ; RR ; CELL ; 1      ; LABCELL_X315_Y200_N57  ; Combinational cell ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|i1241~4xsyn|combout                      ;
;   6.623 ;   0.397 ; RR ; IC   ; 1      ; LABCELL_X315_Y199_N30  ; Combinational cell ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~6xsyn|datac                        ;
;   6.686 ;   0.063 ; RF ; CELL ; 2      ; LABCELL_X315_Y199_N30  ; Combinational cell ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~6xsyn|combout                      ;
;   6.686 ;   0.000 ; FF ; CELL ; 1      ; FF_X315_Y199_N31       ; ALM Register       ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE|d        ;
;   6.686 ;   0.000 ; FF ; CELL ; 1      ; FF_X315_Y199_N31       ; ALM Register       ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE          ;
+---------+---------+----+------+--------+------------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                   ;
+----------+----------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                         ;
+----------+----------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; 10.000   ; 10.000   ;    ;      ;        ;                      ;                  ; latch edge time                                                                                                                                 ;
; 13.029   ; 3.029    ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                      ;
;   10.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                                                                                                  ;
;   10.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                                                                                                 ;
;   10.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                                                                                         ;
;   10.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                                                                                         ;
;   10.755 ;   0.590  ; RR ; CELL ; 1539   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                      ;
;   12.782 ;   2.027  ; RR ; IC   ; 1      ; FF_X315_Y199_N31     ; ALM Register     ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE|clk ;
;   12.782 ;   0.000  ; RR ; CELL ; 1      ; FF_X315_Y199_N31     ; ALM Register     ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE     ;
;   13.034 ;   0.252  ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                                                                                         ;
;   13.029 ;   -0.005 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                                                                                          ;
; 12.999   ; -0.030   ;    ;      ;        ;                      ;                  ; clock uncertainty                                                                                                                               ;
; 13.083   ; 0.084    ;    ; uTsu ; 1      ; FF_X315_Y199_N31     ; ALM Register     ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS~DUPLICATE     ;
+----------+----------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Setup slack is 6.450 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                 ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                      ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|sop_enable~DUPLICATE                                                            ;
; To Node                         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ;
; Launch Clock                    ; MAIN_CLOCK                                                                                                                                 ;
; Latch Clock                     ; MAIN_CLOCK                                                                                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                   ;
; Data Arrival Time               ; 6.571                                                                                                                                      ;
; Data Required Time              ; 13.021                                                                                                                                     ;
; Slack                           ; 6.450                                                                                                                                      ;
; Worst-Case Operating Conditions ; Slow vid2b 100C Model                                                                                                                      ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.058  ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.575  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 6     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.123       ; 71         ; 0.000 ; 2.123 ;
;    Cell                ;        ; 3     ; 0.873       ; 29         ; 0.000 ; 0.708 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 7     ; 2.710       ; 76         ; 0.176 ; 1.004 ;
;    Cell                ;        ; 9     ; 0.637       ; 18         ; 0.000 ; 0.149 ;
;    uTco                ;        ; 1     ; 0.228       ; 6          ; 0.228 ; 0.228 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.030       ; 72         ; 0.000 ; 2.030 ;
;    Cell                ;        ; 3     ; 0.778       ; 28         ; 0.000 ; 0.613 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+------------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                    ;
+---------+---------+----+------+--------+------------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                        ;                    ; launch edge time                                                                                                                           ;
; 2.996   ; 2.996   ;    ;      ;        ;                        ;                    ; clock path                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                                             ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52                ; I/O pad            ; fpga_clk_100[0]                                                                                                                            ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339   ; I/O input buffer   ; fpga_clk_100[0]~input|i                                                                                                                    ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339   ; I/O input buffer   ; fpga_clk_100[0]~input|o                                                                                                                    ;
;   0.873 ;   0.708 ; RR ; CELL ; 1539   ; IOIBUF_X76_Y211_N339   ; I/O input buffer   ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                 ;
;   2.996 ;   2.123 ; RR ; IC   ; 1      ; FF_X312_Y205_N37       ; ALM Register       ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|sop_enable~DUPLICATE|clk                                                        ;
;   2.996 ;   0.000 ; RR ; CELL ; 1      ; FF_X312_Y205_N37       ; ALM Register       ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|sop_enable~DUPLICATE                                                            ;
; 6.571   ; 3.575   ;    ;      ;        ;                        ;                    ; data path                                                                                                                                  ;
;   3.224 ;   0.228 ; FF ; uTco ; 68     ; FF_X312_Y205_N37       ; ALM Register       ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|sop_enable~DUPLICATE|q                                                          ;
;   3.547 ;   0.323 ; FF ; IC   ; 1      ; MLABCELL_X317_Y206_N9  ; Combinational cell ; soc_inst|mm_interconnect_1|router|reduce_nor_2~2|datac                                                                                     ;
;   3.696 ;   0.149 ; FF ; CELL ; 2      ; MLABCELL_X317_Y206_N9  ; Combinational cell ; soc_inst|mm_interconnect_1|router|reduce_nor_2~2|combout                                                                                   ;
;   3.995 ;   0.299 ; FF ; IC   ; 1      ; LABCELL_X315_Y206_N51  ; Combinational cell ; soc_inst|mm_interconnect_1|router|reduce_nor_2|dataf                                                                                       ;
;   4.013 ;   0.018 ; FF ; CELL ; 3      ; LABCELL_X315_Y206_N51  ; Combinational cell ; soc_inst|mm_interconnect_1|router|reduce_nor_2|combout                                                                                     ;
;   4.084 ;   0.071 ; FR ; CELL ; 6      ; LABCELL_X315_Y206_N51  ; Combinational cell ; soc_inst|mm_interconnect_1|router|reduce_nor_2~cw_la_lab/laboutb[14]                                                                       ;
;   4.417 ;   0.333 ; RR ; IC   ; 1      ; LABCELL_X308_Y205_N27  ; Combinational cell ; soc_inst|mm_interconnect_1|cmd_mux_001|Select_0~0|datac                                                                                    ;
;   4.500 ;   0.083 ; RF ; CELL ; 5      ; LABCELL_X308_Y205_N27  ; Combinational cell ; soc_inst|mm_interconnect_1|cmd_mux_001|Select_0~0|combout                                                                                  ;
;   4.714 ;   0.214 ; FF ; IC   ; 1      ; MLABCELL_X309_Y203_N39 ; Combinational cell ; soc_inst|mm_interconnect_1|cmd_demux|i431~0|datae                                                                                          ;
;   4.767 ;   0.053 ; FR ; CELL ; 3      ; MLABCELL_X309_Y203_N39 ; Combinational cell ; soc_inst|mm_interconnect_1|cmd_demux|i431~0|combout                                                                                        ;
;   4.943 ;   0.176 ; RR ; IC   ; 1      ; MLABCELL_X309_Y204_N9  ; Combinational cell ; soc_inst|mm_interconnect_1|cmd_demux|reduce_or_0~0|datab                                                                                   ;
;   5.025 ;   0.082 ; RR ; CELL ; 2      ; MLABCELL_X309_Y204_N9  ; Combinational cell ; soc_inst|mm_interconnect_1|cmd_demux|reduce_or_0~0|combout                                                                                 ;
;   5.084 ;   0.059 ; RF ; CELL ; 2      ; MLABCELL_X309_Y204_N9  ; Combinational cell ; soc_inst|mm_interconnect_1|cmd_demux|reduce_or_0~0~cw_ml_mlab/laboutt[6]                                                                   ;
;   5.445 ;   0.361 ; FF ; IC   ; 1      ; MLABCELL_X312_Y205_N45 ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|wready~0|datac                                                                  ;
;   5.567 ;   0.122 ; FF ; CELL ; 41     ; MLABCELL_X312_Y205_N45 ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|wready~0|combout                                                                ;
;   6.571 ;   1.004 ; FF ; IC   ; 1      ; HPSHPS_X280_Y211_N1    ; HPS HPS            ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module|soc2fpga_w_ready                                             ;
;   6.571 ;   0.000 ; FF ; CELL ; 106    ; HPSHPS_X280_Y211_N1    ; HPS HPS            ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ;
+---------+---------+----+------+--------+------------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                              ;
+----------+----------+----+------+--------+----------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                    ;
+----------+----------+----+------+--------+----------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; 10.000   ; 10.000   ;    ;      ;        ;                      ;                  ; latch edge time                                                                                                                            ;
; 13.054   ; 3.054    ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                 ;
;   10.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                                                                                             ;
;   10.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                                                                                            ;
;   10.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                                                                                    ;
;   10.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                                                                                    ;
;   10.778 ;   0.613  ; RR ; CELL ; 1539   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                 ;
;   12.808 ;   2.030  ; RR ; IC   ; 1      ; HPSHPS_X280_Y211_N1  ; HPS HPS          ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module|soc2fpga_clk                                                 ;
;   12.808 ;   0.000  ; RR ; CELL ; 106    ; HPSHPS_X280_Y211_N1  ; HPS HPS          ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ;
;   13.060 ;   0.252  ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                                                                                    ;
;   13.054 ;   -0.006 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                                                                                     ;
; 13.024   ; -0.030   ;    ;      ;        ;                      ;                  ; clock uncertainty                                                                                                                          ;
; 13.021   ; -0.003   ;    ; uTsu ; 106    ; HPSHPS_X280_Y211_N1  ; HPS HPS          ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ;
+----------+----------+----+------+--------+----------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Setup slack is 6.468 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                 ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                      ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|sop_enable~DUPLICATE                                                            ;
; To Node                         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ;
; Launch Clock                    ; MAIN_CLOCK                                                                                                                                 ;
; Latch Clock                     ; MAIN_CLOCK                                                                                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                   ;
; Data Arrival Time               ; 6.553                                                                                                                                      ;
; Data Required Time              ; 13.021                                                                                                                                     ;
; Slack                           ; 6.468                                                                                                                                      ;
; Worst-Case Operating Conditions ; Slow vid2b 100C Model                                                                                                                      ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.058  ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.557  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 6     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.123       ; 71         ; 0.000 ; 2.123 ;
;    Cell                ;        ; 3     ; 0.873       ; 29         ; 0.000 ; 0.708 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 7     ; 2.721       ; 76         ; 0.140 ; 1.004 ;
;    Cell                ;        ; 10    ; 0.601       ; 17         ; 0.000 ; 0.122 ;
;    uTco                ;        ; 1     ; 0.235       ; 7          ; 0.235 ; 0.235 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.030       ; 72         ; 0.000 ; 2.030 ;
;    Cell                ;        ; 3     ; 0.778       ; 28         ; 0.000 ; 0.613 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+------------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                    ;
+---------+---------+----+------+--------+------------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                        ;                    ; launch edge time                                                                                                                           ;
; 2.996   ; 2.996   ;    ;      ;        ;                        ;                    ; clock path                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                                             ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52                ; I/O pad            ; fpga_clk_100[0]                                                                                                                            ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339   ; I/O input buffer   ; fpga_clk_100[0]~input|i                                                                                                                    ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339   ; I/O input buffer   ; fpga_clk_100[0]~input|o                                                                                                                    ;
;   0.873 ;   0.708 ; RR ; CELL ; 1539   ; IOIBUF_X76_Y211_N339   ; I/O input buffer   ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                 ;
;   2.996 ;   2.123 ; RR ; IC   ; 1      ; FF_X312_Y205_N37       ; ALM Register       ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|sop_enable~DUPLICATE|clk                                                        ;
;   2.996 ;   0.000 ; RR ; CELL ; 1      ; FF_X312_Y205_N37       ; ALM Register       ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|sop_enable~DUPLICATE                                                            ;
; 6.553   ; 3.557   ;    ;      ;        ;                        ;                    ; data path                                                                                                                                  ;
;   3.231 ;   0.235 ; RR ; uTco ; 68     ; FF_X312_Y205_N37       ; ALM Register       ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|sop_enable~DUPLICATE|q                                                          ;
;   3.724 ;   0.493 ; RR ; IC   ; 1      ; LABCELL_X315_Y206_N3   ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|align_address_to_size|base_address[0]~1|datad                                   ;
;   3.768 ;   0.044 ; RR ; CELL ; 2      ; LABCELL_X315_Y206_N3   ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|align_address_to_size|base_address[0]~1|combout                                 ;
;   3.827 ;   0.059 ; RF ; CELL ; 1      ; LABCELL_X315_Y206_N3   ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|align_address_to_size|base_address[0]~1~cw_la_lab/laboutt[3]                    ;
;   3.967 ;   0.140 ; FF ; IC   ; 1      ; LABCELL_X315_Y206_N51  ; Combinational cell ; soc_inst|mm_interconnect_1|router|reduce_nor_2|datae                                                                                       ;
;   3.995 ;   0.028 ; FF ; CELL ; 3      ; LABCELL_X315_Y206_N51  ; Combinational cell ; soc_inst|mm_interconnect_1|router|reduce_nor_2|combout                                                                                     ;
;   4.066 ;   0.071 ; FR ; CELL ; 6      ; LABCELL_X315_Y206_N51  ; Combinational cell ; soc_inst|mm_interconnect_1|router|reduce_nor_2~cw_la_lab/laboutb[14]                                                                       ;
;   4.399 ;   0.333 ; RR ; IC   ; 1      ; LABCELL_X308_Y205_N27  ; Combinational cell ; soc_inst|mm_interconnect_1|cmd_mux_001|Select_0~0|datac                                                                                    ;
;   4.482 ;   0.083 ; RF ; CELL ; 5      ; LABCELL_X308_Y205_N27  ; Combinational cell ; soc_inst|mm_interconnect_1|cmd_mux_001|Select_0~0|combout                                                                                  ;
;   4.696 ;   0.214 ; FF ; IC   ; 1      ; MLABCELL_X309_Y203_N39 ; Combinational cell ; soc_inst|mm_interconnect_1|cmd_demux|i431~0|datae                                                                                          ;
;   4.749 ;   0.053 ; FR ; CELL ; 3      ; MLABCELL_X309_Y203_N39 ; Combinational cell ; soc_inst|mm_interconnect_1|cmd_demux|i431~0|combout                                                                                        ;
;   4.925 ;   0.176 ; RR ; IC   ; 1      ; MLABCELL_X309_Y204_N9  ; Combinational cell ; soc_inst|mm_interconnect_1|cmd_demux|reduce_or_0~0|datab                                                                                   ;
;   5.007 ;   0.082 ; RR ; CELL ; 2      ; MLABCELL_X309_Y204_N9  ; Combinational cell ; soc_inst|mm_interconnect_1|cmd_demux|reduce_or_0~0|combout                                                                                 ;
;   5.066 ;   0.059 ; RF ; CELL ; 2      ; MLABCELL_X309_Y204_N9  ; Combinational cell ; soc_inst|mm_interconnect_1|cmd_demux|reduce_or_0~0~cw_ml_mlab/laboutt[6]                                                                   ;
;   5.427 ;   0.361 ; FF ; IC   ; 1      ; MLABCELL_X312_Y205_N45 ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|wready~0|datac                                                                  ;
;   5.549 ;   0.122 ; FF ; CELL ; 41     ; MLABCELL_X312_Y205_N45 ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|wready~0|combout                                                                ;
;   6.553 ;   1.004 ; FF ; IC   ; 1      ; HPSHPS_X280_Y211_N1    ; HPS HPS            ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module|soc2fpga_w_ready                                             ;
;   6.553 ;   0.000 ; FF ; CELL ; 106    ; HPSHPS_X280_Y211_N1    ; HPS HPS            ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ;
+---------+---------+----+------+--------+------------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                              ;
+----------+----------+----+------+--------+----------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                    ;
+----------+----------+----+------+--------+----------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; 10.000   ; 10.000   ;    ;      ;        ;                      ;                  ; latch edge time                                                                                                                            ;
; 13.054   ; 3.054    ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                 ;
;   10.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                                                                                             ;
;   10.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                                                                                            ;
;   10.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                                                                                    ;
;   10.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                                                                                    ;
;   10.778 ;   0.613  ; RR ; CELL ; 1539   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                 ;
;   12.808 ;   2.030  ; RR ; IC   ; 1      ; HPSHPS_X280_Y211_N1  ; HPS HPS          ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module|soc2fpga_clk                                                 ;
;   12.808 ;   0.000  ; RR ; CELL ; 106    ; HPSHPS_X280_Y211_N1  ; HPS HPS          ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ;
;   13.060 ;   0.252  ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                                                                                    ;
;   13.054 ;   -0.006 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                                                                                     ;
; 13.024   ; -0.030   ;    ;      ;        ;                      ;                  ; clock uncertainty                                                                                                                          ;
; 13.021   ; -0.003   ;    ; uTsu ; 106    ; HPSHPS_X280_Y211_N1  ; HPS HPS          ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ;
+----------+----------+----+------+--------+----------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Setup slack is 6.470 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                      ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                           ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|awlen_q0[2]                                                          ;
; To Node                         ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] ;
; Launch Clock                    ; MAIN_CLOCK                                                                                                                      ;
; Latch Clock                     ; MAIN_CLOCK                                                                                                                      ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                        ;
; Data Arrival Time               ; 6.615                                                                                                                           ;
; Data Required Time              ; 13.085                                                                                                                          ;
; Slack                           ; 6.470                                                                                                                           ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                                                            ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.082 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.500  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 8     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.268       ; 73         ; 0.000 ; 2.268 ;
;    Cell                ;        ; 3     ; 0.847       ; 27         ; 0.000 ; 0.682 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 8     ; 1.970       ; 56         ; 0.065 ; 0.502 ;
;    Cell                ;        ; 16    ; 1.289       ; 37         ; 0.000 ; 0.198 ;
;    uTco                ;        ; 1     ; 0.241       ; 7          ; 0.241 ; 0.241 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.031       ; 73         ; 0.000 ; 2.031 ;
;    Cell                ;        ; 3     ; 0.755       ; 27         ; 0.000 ; 0.590 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                               ;
+---------+---------+----+------+--------+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                        ;                    ; launch edge time                                                                                                                      ;
; 3.115   ; 3.115   ;    ;      ;        ;                        ;                    ; clock path                                                                                                                            ;
;   0.000 ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                                        ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52                ; I/O pad            ; fpga_clk_100[0]                                                                                                                       ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339   ; I/O input buffer   ; fpga_clk_100[0]~input|i                                                                                                               ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339   ; I/O input buffer   ; fpga_clk_100[0]~input|o                                                                                                               ;
;   0.847 ;   0.682 ; RR ; CELL ; 1539   ; IOIBUF_X76_Y211_N339   ; I/O input buffer   ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                            ;
;   3.115 ;   2.268 ; RR ; IC   ; 1      ; FF_X318_Y203_N38       ; ALM Register       ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|awlen_q0[2]|clk                                                            ;
;   3.115 ;   0.000 ; RR ; CELL ; 1      ; FF_X318_Y203_N38       ; ALM Register       ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|awlen_q0[2]                                                                ;
; 6.615   ; 3.500   ;    ;      ;        ;                        ;                    ; data path                                                                                                                             ;
;   3.356 ;   0.241 ; RR ; uTco ; 1      ; FF_X318_Y203_N38       ; ALM Register       ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|awlen_q0[2]|q                                                              ;
;   3.679 ;   0.323 ; RR ; IC   ; 3      ; LABCELL_X318_Y203_N36  ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|add_0~36|datac                                                             ;
;   3.877 ;   0.198 ; RR ; CELL ; 14     ; LABCELL_X318_Y203_N39  ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|add_0~16|sumout                                                            ;
;   4.066 ;   0.189 ; RR ; IC   ; 1      ; MLABCELL_X317_Y202_N45 ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|LessThan_1~0xsyn|datac                                                     ;
;   4.226 ;   0.160 ; RR ; CELL ; 1      ; MLABCELL_X317_Y202_N45 ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|LessThan_1~0xsyn|combout                                                   ;
;   4.291 ;   0.065 ; RR ; IC   ; 1      ; MLABCELL_X317_Y202_N57 ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|LessThan_1~0|datae                                                         ;
;   4.387 ;   0.096 ; RR ; CELL ; 2      ; MLABCELL_X317_Y202_N57 ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|LessThan_1~0|combout                                                       ;
;   4.547 ;   0.160 ; RR ; IC   ; 1      ; MLABCELL_X317_Y203_N45 ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|i471~1xsyn|datab                                                           ;
;   4.706 ;   0.159 ; RF ; CELL ; 1      ; MLABCELL_X317_Y203_N45 ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|i471~1xsyn|combout                                                         ;
;   4.966 ;   0.260 ; FF ; IC   ; 3      ; LABCELL_X315_Y204_N0   ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|add_1~21|datac                                                             ;
;   5.098 ;   0.132 ; FR ; CELL ; 1      ; LABCELL_X315_Y204_N3   ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|add_1~1|cout                                                               ;
;   5.098 ;   0.000 ; RR ; CELL ; 3      ; LABCELL_X315_Y204_N6   ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|add_1~6|cin                                                                ;
;   5.125 ;   0.027 ; RF ; CELL ; 1      ; LABCELL_X315_Y204_N9   ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|add_1~11|cout                                                              ;
;   5.125 ;   0.000 ; FF ; CELL ; 1      ; LABCELL_X315_Y204_N12  ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|add_1~16|cin                                                               ;
;   5.197 ;   0.072 ; FR ; CELL ; 2      ; LABCELL_X315_Y204_N12  ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|add_1~16|sumout                                                            ;
;   5.261 ;   0.064 ; RR ; CELL ; 3      ; LABCELL_X315_Y204_N12  ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|add_1~16~cw_la_lab/laboutt[8]                                              ;
;   5.364 ;   0.103 ; RR ; IC   ; 1      ; MLABCELL_X314_Y204_N9  ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|align_address_to_size|Mux_39~3|dataa                                       ;
;   5.479 ;   0.115 ; RR ; CELL ; 2      ; MLABCELL_X314_Y204_N9  ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|align_address_to_size|Mux_39~3|combout                                     ;
;   5.548 ;   0.069 ; RF ; CELL ; 3      ; MLABCELL_X314_Y204_N9  ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|align_address_to_size|Mux_39~3~cw_ml_mlab/laboutt[5]                       ;
;   6.050 ;   0.502 ; FF ; IC   ; 1      ; LABCELL_X310_Y203_N45  ; Combinational cell ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0|dataf       ;
;   6.131 ;   0.081 ; FR ; CELL ; 1      ; LABCELL_X310_Y203_N45  ; Combinational cell ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0|combout     ;
;   6.499 ;   0.368 ; RR ; IC   ; 1      ; MLABCELL_X312_Y204_N12 ; Combinational cell ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0xsyn|datab   ;
;   6.598 ;   0.099 ; RR ; CELL ; 1      ; MLABCELL_X312_Y204_N12 ; Combinational cell ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0xsyn|combout ;
;   6.615 ;   0.017 ; RF ; CELL ; 1      ; FF_X312_Y204_N14       ; ALM Register       ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]|d     ;
;   6.615 ;   0.000 ; FF ; CELL ; 1      ; FF_X312_Y204_N14       ; ALM Register       ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]       ;
+---------+---------+----+------+--------+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                       ;
+----------+----------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                             ;
+----------+----------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 10.000   ; 10.000   ;    ;      ;        ;                      ;                  ; latch edge time                                                                                                                     ;
; 13.033   ; 3.033    ;    ;      ;        ;                      ;                  ; clock path                                                                                                                          ;
;   10.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                                                                                      ;
;   10.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                                                                                     ;
;   10.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                                                                             ;
;   10.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                                                                             ;
;   10.755 ;   0.590  ; RR ; CELL ; 1539   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                          ;
;   12.786 ;   2.031  ; RR ; IC   ; 1      ; FF_X312_Y204_N14     ; ALM Register     ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]|clk ;
;   12.786 ;   0.000  ; RR ; CELL ; 1      ; FF_X312_Y204_N14     ; ALM Register     ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]     ;
;   13.038 ;   0.252  ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                                                                             ;
;   13.033 ;   -0.005 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                                                                              ;
; 13.003   ; -0.030   ;    ;      ;        ;                      ;                  ; clock uncertainty                                                                                                                   ;
; 13.085   ; 0.082    ;    ; uTsu ; 1      ; FF_X312_Y204_N14     ; ALM Register     ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]     ;
+----------+----------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Setup slack is 6.471 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                 ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                      ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS            ;
; To Node                         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ;
; Launch Clock                    ; MAIN_CLOCK                                                                                                                                 ;
; Latch Clock                     ; MAIN_CLOCK                                                                                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                   ;
; Data Arrival Time               ; 6.599                                                                                                                                      ;
; Data Required Time              ; 13.070                                                                                                                                     ;
; Slack                           ; 6.471                                                                                                                                      ;
; Worst-Case Operating Conditions ; Slow vid2b 100C Model                                                                                                                      ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.060  ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.605  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 6     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.121       ; 71         ; 0.000 ; 2.121 ;
;    Cell                ;        ; 3     ; 0.873       ; 29         ; 0.000 ; 0.708 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 7     ; 2.646       ; 73         ; 0.083 ; 1.100 ;
;    Cell                ;        ; 11    ; 0.710       ; 20         ; 0.000 ; 0.146 ;
;    uTco                ;        ; 1     ; 0.249       ; 7          ; 0.249 ; 0.249 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.030       ; 72         ; 0.000 ; 2.030 ;
;    Cell                ;        ; 3     ; 0.778       ; 28         ; 0.000 ; 0.613 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                        ;
+---------+---------+----+------+--------+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                           ;
+---------+---------+----+------+--------+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                        ;                    ; launch edge time                                                                                                                                  ;
; 2.994   ; 2.994   ;    ;      ;        ;                        ;                    ; clock path                                                                                                                                        ;
;   0.000 ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                                                    ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52                ; I/O pad            ; fpga_clk_100[0]                                                                                                                                   ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339   ; I/O input buffer   ; fpga_clk_100[0]~input|i                                                                                                                           ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339   ; I/O input buffer   ; fpga_clk_100[0]~input|o                                                                                                                           ;
;   0.873 ;   0.708 ; RR ; CELL ; 1539   ; IOIBUF_X76_Y211_N339   ; I/O input buffer   ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                        ;
;   2.994 ;   2.121 ; RR ; IC   ; 1      ; FF_X315_Y200_N2        ; ALM Register       ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS|clk               ;
;   2.994 ;   0.000 ; RR ; CELL ; 1      ; FF_X315_Y200_N2        ; ALM Register       ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS                   ;
; 6.599   ; 3.605   ;    ;      ;        ;                        ;                    ; data path                                                                                                                                         ;
;   3.243 ;   0.249 ; FF ; uTco ; 20     ; FF_X315_Y200_N2        ; ALM Register       ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS|q                 ;
;   3.761 ;   0.518 ; FF ; IC   ; 1      ; MLABCELL_X314_Y201_N39 ; Combinational cell ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byteen[0]~1|datae                 ;
;   3.781 ;   0.020 ; FR ; CELL ; 2      ; MLABCELL_X314_Y201_N39 ; Combinational cell ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byteen[0]~1|combout               ;
;   3.841 ;   0.060 ; RF ; CELL ; 1      ; MLABCELL_X314_Y201_N39 ; Combinational cell ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byteen[0]~1~cw_ml_mlab/laboutb[7] ;
;   3.924 ;   0.083 ; FF ; IC   ; 1      ; MLABCELL_X314_Y201_N27 ; Combinational cell ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_agent|i342|datab                                                                                   ;
;   4.070 ;   0.146 ; FF ; CELL ; 1      ; MLABCELL_X314_Y201_N27 ; Combinational cell ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_agent|i342|combout                                                                                 ;
;   4.261 ;   0.191 ; FF ; IC   ; 1      ; MLABCELL_X314_Y201_N21 ; Combinational cell ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_agent|i342~xsyn_1|datad                                                                            ;
;   4.305 ;   0.044 ; FF ; CELL ; 2      ; MLABCELL_X314_Y201_N21 ; Combinational cell ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_agent|i342~xsyn_1|combout                                                                          ;
;   4.338 ;   0.033 ; FR ; CELL ; 8      ; MLABCELL_X314_Y201_N21 ; Combinational cell ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_agent|i342~xsyn_1~cw_ml_mlab/lab_lut5outt[3]                                                       ;
;   4.612 ;   0.274 ; RR ; IC   ; 1      ; LABCELL_X315_Y200_N9   ; Combinational cell ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|sink0_ready~1|datac                   ;
;   4.673 ;   0.061 ; RF ; CELL ; 2      ; LABCELL_X315_Y200_N9   ; Combinational cell ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|sink0_ready~1|combout                 ;
;   4.744 ;   0.071 ; FR ; CELL ; 3      ; LABCELL_X315_Y200_N9   ; Combinational cell ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|sink0_ready~1~cw_la_lab/laboutt[4]    ;
;   4.985 ;   0.241 ; RR ; IC   ; 1      ; LABCELL_X313_Y201_N45  ; Combinational cell ; soc_inst|mm_interconnect_1|cmd_demux|i432~0xsyn|datag                                                                                             ;
;   5.040 ;   0.055 ; RF ; CELL ; 2      ; LABCELL_X313_Y201_N45  ; Combinational cell ; soc_inst|mm_interconnect_1|cmd_demux|i432~0xsyn|combout                                                                                           ;
;   5.115 ;   0.075 ; FR ; CELL ; 11     ; LABCELL_X313_Y201_N45  ; Combinational cell ; soc_inst|mm_interconnect_1|cmd_demux|i432~0xsyn~cw_la_lab/laboutb[10]                                                                             ;
;   5.354 ;   0.239 ; RR ; IC   ; 1      ; MLABCELL_X312_Y205_N57 ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|awready~0xsyn|datad                                                                    ;
;   5.499 ;   0.145 ; RR ; CELL ; 36     ; MLABCELL_X312_Y205_N57 ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|awready~0xsyn|combout                                                                  ;
;   6.599 ;   1.100 ; RR ; IC   ; 1      ; HPSHPS_X280_Y211_N1    ; HPS HPS            ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module|soc2fpga_aw_ready                                                   ;
;   6.599 ;   0.000 ; RR ; CELL ; 106    ; HPSHPS_X280_Y211_N1    ; HPS HPS            ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg        ;
+---------+---------+----+------+--------+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                              ;
+----------+----------+----+------+--------+----------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                    ;
+----------+----------+----+------+--------+----------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; 10.000   ; 10.000   ;    ;      ;        ;                      ;                  ; latch edge time                                                                                                                            ;
; 13.054   ; 3.054    ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                 ;
;   10.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                                                                                             ;
;   10.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                                                                                            ;
;   10.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                                                                                    ;
;   10.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                                                                                    ;
;   10.778 ;   0.613  ; RR ; CELL ; 1539   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                 ;
;   12.808 ;   2.030  ; RR ; IC   ; 1      ; HPSHPS_X280_Y211_N1  ; HPS HPS          ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module|soc2fpga_clk                                                 ;
;   12.808 ;   0.000  ; RR ; CELL ; 106    ; HPSHPS_X280_Y211_N1  ; HPS HPS          ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ;
;   13.060 ;   0.252  ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                                                                                    ;
;   13.054 ;   -0.006 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                                                                                     ;
; 13.024   ; -0.030   ;    ;      ;        ;                      ;                  ; clock uncertainty                                                                                                                          ;
; 13.070   ; 0.046    ;    ; uTsu ; 106    ; HPSHPS_X280_Y211_N1  ; HPS HPS          ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ;
+----------+----------+----+------+--------+----------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Setup slack is 6.476 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                      ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                           ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|awlen_q0[2]                                                          ;
; To Node                         ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] ;
; Launch Clock                    ; MAIN_CLOCK                                                                                                                      ;
; Latch Clock                     ; MAIN_CLOCK                                                                                                                      ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                        ;
; Data Arrival Time               ; 6.609                                                                                                                           ;
; Data Required Time              ; 13.085                                                                                                                          ;
; Slack                           ; 6.476                                                                                                                           ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                                                            ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.082 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.494  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 8     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.268       ; 73         ; 0.000 ; 2.268 ;
;    Cell                ;        ; 3     ; 0.847       ; 27         ; 0.000 ; 0.682 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 8     ; 2.007       ; 57         ; 0.065 ; 0.502 ;
;    Cell                ;        ; 16    ; 1.246       ; 36         ; 0.000 ; 0.198 ;
;    uTco                ;        ; 1     ; 0.241       ; 7          ; 0.241 ; 0.241 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.031       ; 73         ; 0.000 ; 2.031 ;
;    Cell                ;        ; 3     ; 0.755       ; 27         ; 0.000 ; 0.590 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                               ;
+---------+---------+----+------+--------+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                        ;                    ; launch edge time                                                                                                                      ;
; 3.115   ; 3.115   ;    ;      ;        ;                        ;                    ; clock path                                                                                                                            ;
;   0.000 ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                                        ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52                ; I/O pad            ; fpga_clk_100[0]                                                                                                                       ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339   ; I/O input buffer   ; fpga_clk_100[0]~input|i                                                                                                               ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339   ; I/O input buffer   ; fpga_clk_100[0]~input|o                                                                                                               ;
;   0.847 ;   0.682 ; RR ; CELL ; 1539   ; IOIBUF_X76_Y211_N339   ; I/O input buffer   ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                            ;
;   3.115 ;   2.268 ; RR ; IC   ; 1      ; FF_X318_Y203_N38       ; ALM Register       ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|awlen_q0[2]|clk                                                            ;
;   3.115 ;   0.000 ; RR ; CELL ; 1      ; FF_X318_Y203_N38       ; ALM Register       ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|awlen_q0[2]                                                                ;
; 6.609   ; 3.494   ;    ;      ;        ;                        ;                    ; data path                                                                                                                             ;
;   3.356 ;   0.241 ; RR ; uTco ; 1      ; FF_X318_Y203_N38       ; ALM Register       ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|awlen_q0[2]|q                                                              ;
;   3.679 ;   0.323 ; RR ; IC   ; 3      ; LABCELL_X318_Y203_N36  ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|add_0~36|datac                                                             ;
;   3.877 ;   0.198 ; RR ; CELL ; 14     ; LABCELL_X318_Y203_N39  ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|add_0~16|sumout                                                            ;
;   4.066 ;   0.189 ; RR ; IC   ; 1      ; MLABCELL_X317_Y202_N45 ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|LessThan_1~0xsyn|datac                                                     ;
;   4.226 ;   0.160 ; RR ; CELL ; 1      ; MLABCELL_X317_Y202_N45 ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|LessThan_1~0xsyn|combout                                                   ;
;   4.291 ;   0.065 ; RR ; IC   ; 1      ; MLABCELL_X317_Y202_N57 ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|LessThan_1~0|datae                                                         ;
;   4.387 ;   0.096 ; RR ; CELL ; 2      ; MLABCELL_X317_Y202_N57 ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|LessThan_1~0|combout                                                       ;
;   4.566 ;   0.179 ; RR ; IC   ; 1      ; MLABCELL_X317_Y203_N33 ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|i466~1|datac                                                               ;
;   4.684 ;   0.118 ; RR ; CELL ; 1      ; MLABCELL_X317_Y203_N33 ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|i466~1|combout                                                             ;
;   4.962 ;   0.278 ; RR ; IC   ; 2      ; LABCELL_X315_Y204_N3   ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|add_1~1|datad                                                              ;
;   5.089 ;   0.127 ; RF ; CELL ; 1      ; LABCELL_X315_Y204_N3   ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|add_1~1|cout                                                               ;
;   5.089 ;   0.000 ; FF ; CELL ; 3      ; LABCELL_X315_Y204_N6   ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|add_1~6|cin                                                                ;
;   5.113 ;   0.024 ; FR ; CELL ; 1      ; LABCELL_X315_Y204_N9   ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|add_1~11|cout                                                              ;
;   5.113 ;   0.000 ; RR ; CELL ; 1      ; LABCELL_X315_Y204_N12  ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|add_1~16|cin                                                               ;
;   5.191 ;   0.078 ; RR ; CELL ; 2      ; LABCELL_X315_Y204_N12  ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|add_1~16|sumout                                                            ;
;   5.255 ;   0.064 ; RR ; CELL ; 3      ; LABCELL_X315_Y204_N12  ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|add_1~16~cw_la_lab/laboutt[8]                                              ;
;   5.358 ;   0.103 ; RR ; IC   ; 1      ; MLABCELL_X314_Y204_N9  ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|align_address_to_size|Mux_39~3|dataa                                       ;
;   5.473 ;   0.115 ; RR ; CELL ; 2      ; MLABCELL_X314_Y204_N9  ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|align_address_to_size|Mux_39~3|combout                                     ;
;   5.542 ;   0.069 ; RF ; CELL ; 3      ; MLABCELL_X314_Y204_N9  ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|align_address_to_size|Mux_39~3~cw_ml_mlab/laboutt[5]                       ;
;   6.044 ;   0.502 ; FF ; IC   ; 1      ; LABCELL_X310_Y203_N45  ; Combinational cell ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0|dataf       ;
;   6.125 ;   0.081 ; FR ; CELL ; 1      ; LABCELL_X310_Y203_N45  ; Combinational cell ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0|combout     ;
;   6.493 ;   0.368 ; RR ; IC   ; 1      ; MLABCELL_X312_Y204_N12 ; Combinational cell ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0xsyn|datab   ;
;   6.592 ;   0.099 ; RR ; CELL ; 1      ; MLABCELL_X312_Y204_N12 ; Combinational cell ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0xsyn|combout ;
;   6.609 ;   0.017 ; RF ; CELL ; 1      ; FF_X312_Y204_N14       ; ALM Register       ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]|d     ;
;   6.609 ;   0.000 ; FF ; CELL ; 1      ; FF_X312_Y204_N14       ; ALM Register       ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]       ;
+---------+---------+----+------+--------+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                       ;
+----------+----------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                             ;
+----------+----------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 10.000   ; 10.000   ;    ;      ;        ;                      ;                  ; latch edge time                                                                                                                     ;
; 13.033   ; 3.033    ;    ;      ;        ;                      ;                  ; clock path                                                                                                                          ;
;   10.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                                                                                      ;
;   10.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                                                                                     ;
;   10.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                                                                             ;
;   10.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                                                                             ;
;   10.755 ;   0.590  ; RR ; CELL ; 1539   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                          ;
;   12.786 ;   2.031  ; RR ; IC   ; 1      ; FF_X312_Y204_N14     ; ALM Register     ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]|clk ;
;   12.786 ;   0.000  ; RR ; CELL ; 1      ; FF_X312_Y204_N14     ; ALM Register     ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]     ;
;   13.038 ;   0.252  ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                                                                             ;
;   13.033 ;   -0.005 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                                                                              ;
; 13.003   ; -0.030   ;    ;      ;        ;                      ;                  ; clock uncertainty                                                                                                                   ;
; 13.085   ; 0.082    ;    ; uTsu ; 1      ; FF_X312_Y204_N14     ; ALM Register     ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]     ;
+----------+----------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Setup slack is 6.479 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                        ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                             ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|awaddr_q0[10]                                                          ;
; To Node                         ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS ;
; Launch Clock                    ; MAIN_CLOCK                                                                                                                        ;
; Latch Clock                     ; MAIN_CLOCK                                                                                                                        ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                          ;
; Data Arrival Time               ; 6.593                                                                                                                             ;
; Data Required Time              ; 13.072                                                                                                                            ;
; Slack                           ; 6.479                                                                                                                             ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                                                              ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.077 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.487  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 9     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.259       ; 73         ; 0.000 ; 2.259 ;
;    Cell                ;        ; 3     ; 0.847       ; 27         ; 0.000 ; 0.682 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 9     ; 2.299       ; 66         ; 0.084 ; 0.433 ;
;    Cell                ;        ; 14    ; 0.968       ; 28         ; 0.000 ; 0.167 ;
;    uTco                ;        ; 1     ; 0.220       ; 6          ; 0.220 ; 0.220 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.027       ; 73         ; 0.000 ; 2.027 ;
;    Cell                ;        ; 3     ; 0.755       ; 27         ; 0.000 ; 0.590 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                           ;
+---------+---------+----+------+--------+------------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                              ;
+---------+---------+----+------+--------+------------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                        ;                    ; launch edge time                                                                                                                                     ;
; 3.106   ; 3.106   ;    ;      ;        ;                        ;                    ; clock path                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52                ; I/O pad            ; fpga_clk_100[0]                                                                                                                                      ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339   ; I/O input buffer   ; fpga_clk_100[0]~input|i                                                                                                                              ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339   ; I/O input buffer   ; fpga_clk_100[0]~input|o                                                                                                                              ;
;   0.847 ;   0.682 ; RR ; CELL ; 1539   ; IOIBUF_X76_Y211_N339   ; I/O input buffer   ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                           ;
;   3.106 ;   2.259 ; RR ; IC   ; 1      ; FF_X315_Y206_N1        ; ALM Register       ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|awaddr_q0[10]|clk                                                                         ;
;   3.106 ;   0.000 ; RR ; CELL ; 1      ; FF_X315_Y206_N1        ; ALM Register       ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|awaddr_q0[10]                                                                             ;
; 6.593   ; 3.487   ;    ;      ;        ;                        ;                    ; data path                                                                                                                                            ;
;   3.326 ;   0.220 ; FF ; uTco ; 2      ; FF_X315_Y206_N1        ; ALM Register       ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|awaddr_q0[10]|q                                                                           ;
;   3.759 ;   0.433 ; FF ; IC   ; 1      ; LABCELL_X315_Y206_N3   ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|align_address_to_size|base_address[0]~1|datae                                             ;
;   3.780 ;   0.021 ; FR ; CELL ; 2      ; LABCELL_X315_Y206_N3   ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|align_address_to_size|base_address[0]~1|combout                                           ;
;   3.813 ;   0.033 ; RF ; CELL ; 3      ; LABCELL_X315_Y206_N3   ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|align_address_to_size|base_address[0]~1~cw_la_lab/lab_lut5outt[0]                         ;
;   3.897 ;   0.084 ; FF ; IC   ; 1      ; LABCELL_X315_Y206_N39  ; Combinational cell ; soc_inst|mm_interconnect_1|router|reduce_nor_1|datab                                                                                                 ;
;   4.045 ;   0.148 ; FF ; CELL ; 1      ; LABCELL_X315_Y206_N39  ; Combinational cell ; soc_inst|mm_interconnect_1|router|reduce_nor_1|combout                                                                                               ;
;   4.187 ;   0.142 ; FF ; IC   ; 1      ; LABCELL_X315_Y206_N27  ; Combinational cell ; soc_inst|mm_interconnect_1|router|reduce_nor_1~xsyn|datad                                                                                            ;
;   4.302 ;   0.115 ; FR ; CELL ; 9      ; LABCELL_X315_Y206_N27  ; Combinational cell ; soc_inst|mm_interconnect_1|router|reduce_nor_1~xsyn|combout                                                                                          ;
;   4.535 ;   0.233 ; RR ; IC   ; 1      ; MLABCELL_X309_Y205_N27 ; Combinational cell ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_valid|dataf                        ;
;   4.615 ;   0.080 ; RR ; CELL ; 6      ; MLABCELL_X309_Y205_N27 ; Combinational cell ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_valid|combout                      ;
;   5.005 ;   0.390 ; RR ; IC   ; 1      ; LABCELL_X313_Y200_N9   ; Combinational cell ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_valid~xsyn|datad                   ;
;   5.051 ;   0.046 ; RF ; CELL ; 2      ; LABCELL_X313_Y200_N9   ; Combinational cell ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_valid~xsyn|combout                 ;
;   5.130 ;   0.079 ; FR ; CELL ; 1      ; LABCELL_X313_Y200_N9   ; Combinational cell ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_valid~xsyn~cw_la_lab/laboutt[6]    ;
;   5.269 ;   0.139 ; RR ; IC   ; 1      ; LABCELL_X313_Y200_N45  ; Combinational cell ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_valid~xsyn_1|datad                 ;
;   5.314 ;   0.045 ; RR ; CELL ; 2      ; LABCELL_X313_Y200_N45  ; Combinational cell ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_valid~xsyn_1|combout               ;
;   5.375 ;   0.061 ; RF ; CELL ; 4      ; LABCELL_X313_Y200_N45  ; Combinational cell ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|d0_in_valid~xsyn_1~cw_la_lab/laboutb[10] ;
;   5.755 ;   0.380 ; FF ; IC   ; 1      ; LABCELL_X315_Y200_N15  ; Combinational cell ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|i1241~4|datad                            ;
;   5.865 ;   0.110 ; FR ; CELL ; 1      ; LABCELL_X315_Y200_N15  ; Combinational cell ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|i1241~4|combout                          ;
;   5.966 ;   0.101 ; RR ; IC   ; 1      ; LABCELL_X315_Y200_N57  ; Combinational cell ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|i1241~4xsyn|dataa                        ;
;   6.133 ;   0.167 ; RR ; CELL ; 1      ; LABCELL_X315_Y200_N57  ; Combinational cell ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|i1241~4xsyn|combout                      ;
;   6.530 ;   0.397 ; RR ; IC   ; 1      ; LABCELL_X315_Y199_N30  ; Combinational cell ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~6xsyn|datac                        ;
;   6.593 ;   0.063 ; RF ; CELL ; 2      ; LABCELL_X315_Y199_N30  ; Combinational cell ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state~6xsyn|combout                      ;
;   6.593 ;   0.000 ; FF ; CELL ; 1      ; FF_X315_Y199_N32       ; ALM Register       ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS|d                  ;
;   6.593 ;   0.000 ; FF ; CELL ; 1      ; FF_X315_Y199_N32       ; ALM Register       ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                    ;
+---------+---------+----+------+--------+------------------------+--------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                         ;
+----------+----------+----+------+--------+----------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                               ;
+----------+----------+----+------+--------+----------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; 10.000   ; 10.000   ;    ;      ;        ;                      ;                  ; latch edge time                                                                                                                       ;
; 13.029   ; 3.029    ;    ;      ;        ;                      ;                  ; clock path                                                                                                                            ;
;   10.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                                                                                        ;
;   10.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                                                                                       ;
;   10.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                                                                               ;
;   10.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                                                                               ;
;   10.755 ;   0.590  ; RR ; CELL ; 1539   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                            ;
;   12.782 ;   2.027  ; RR ; IC   ; 1      ; FF_X315_Y199_N32     ; ALM Register     ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS|clk ;
;   12.782 ;   0.000  ; RR ; CELL ; 1      ; FF_X315_Y199_N32     ; ALM Register     ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS     ;
;   13.034 ;   0.252  ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                                                                               ;
;   13.029 ;   -0.005 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                                                                                ;
; 12.999   ; -0.030   ;    ;      ;        ;                      ;                  ; clock uncertainty                                                                                                                     ;
; 13.072   ; 0.073    ;    ; uTsu ; 1      ; FF_X315_Y199_N32     ; ALM Register     ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS     ;
+----------+----------+----+------+--------+----------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Setup slack is 6.483 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                 ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                      ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|sop_enable~DUPLICATE                                                            ;
; To Node                         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ;
; Launch Clock                    ; MAIN_CLOCK                                                                                                                                 ;
; Latch Clock                     ; MAIN_CLOCK                                                                                                                                 ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                   ;
; Data Arrival Time               ; 6.592                                                                                                                                      ;
; Data Required Time              ; 13.075                                                                                                                                     ;
; Slack                           ; 6.483                                                                                                                                      ;
; Worst-Case Operating Conditions ; Slow vid2b 100C Model                                                                                                                      ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.058  ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.596  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 6     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.123       ; 71         ; 0.000 ; 2.123 ;
;    Cell                ;        ; 3     ; 0.873       ; 29         ; 0.000 ; 0.708 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 7     ; 2.719       ; 76         ; 0.176 ; 1.107 ;
;    Cell                ;        ; 9     ; 0.649       ; 18         ; 0.000 ; 0.165 ;
;    uTco                ;        ; 1     ; 0.228       ; 6          ; 0.228 ; 0.228 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.030       ; 72         ; 0.000 ; 2.030 ;
;    Cell                ;        ; 3     ; 0.778       ; 28         ; 0.000 ; 0.613 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+------------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                                    ;
+---------+---------+----+------+--------+------------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                        ;                    ; launch edge time                                                                                                                           ;
; 2.996   ; 2.996   ;    ;      ;        ;                        ;                    ; clock path                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                                             ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52                ; I/O pad            ; fpga_clk_100[0]                                                                                                                            ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339   ; I/O input buffer   ; fpga_clk_100[0]~input|i                                                                                                                    ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339   ; I/O input buffer   ; fpga_clk_100[0]~input|o                                                                                                                    ;
;   0.873 ;   0.708 ; RR ; CELL ; 1539   ; IOIBUF_X76_Y211_N339   ; I/O input buffer   ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                 ;
;   2.996 ;   2.123 ; RR ; IC   ; 1      ; FF_X312_Y205_N37       ; ALM Register       ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|sop_enable~DUPLICATE|clk                                                        ;
;   2.996 ;   0.000 ; RR ; CELL ; 1      ; FF_X312_Y205_N37       ; ALM Register       ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|sop_enable~DUPLICATE                                                            ;
; 6.592   ; 3.596   ;    ;      ;        ;                        ;                    ; data path                                                                                                                                  ;
;   3.224 ;   0.228 ; FF ; uTco ; 68     ; FF_X312_Y205_N37       ; ALM Register       ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|sop_enable~DUPLICATE|q                                                          ;
;   3.547 ;   0.323 ; FF ; IC   ; 1      ; MLABCELL_X317_Y206_N9  ; Combinational cell ; soc_inst|mm_interconnect_1|router|reduce_nor_2~2|datac                                                                                     ;
;   3.696 ;   0.149 ; FF ; CELL ; 2      ; MLABCELL_X317_Y206_N9  ; Combinational cell ; soc_inst|mm_interconnect_1|router|reduce_nor_2~2|combout                                                                                   ;
;   3.995 ;   0.299 ; FF ; IC   ; 1      ; LABCELL_X315_Y206_N51  ; Combinational cell ; soc_inst|mm_interconnect_1|router|reduce_nor_2|dataf                                                                                       ;
;   4.013 ;   0.018 ; FF ; CELL ; 3      ; LABCELL_X315_Y206_N51  ; Combinational cell ; soc_inst|mm_interconnect_1|router|reduce_nor_2|combout                                                                                     ;
;   4.084 ;   0.071 ; FR ; CELL ; 6      ; LABCELL_X315_Y206_N51  ; Combinational cell ; soc_inst|mm_interconnect_1|router|reduce_nor_2~cw_la_lab/laboutb[14]                                                                       ;
;   4.417 ;   0.333 ; RR ; IC   ; 1      ; LABCELL_X308_Y205_N27  ; Combinational cell ; soc_inst|mm_interconnect_1|cmd_mux_001|Select_0~0|datac                                                                                    ;
;   4.500 ;   0.083 ; RF ; CELL ; 5      ; LABCELL_X308_Y205_N27  ; Combinational cell ; soc_inst|mm_interconnect_1|cmd_mux_001|Select_0~0|combout                                                                                  ;
;   4.714 ;   0.214 ; FF ; IC   ; 1      ; MLABCELL_X309_Y203_N39 ; Combinational cell ; soc_inst|mm_interconnect_1|cmd_demux|i431~0|datae                                                                                          ;
;   4.767 ;   0.053 ; FR ; CELL ; 3      ; MLABCELL_X309_Y203_N39 ; Combinational cell ; soc_inst|mm_interconnect_1|cmd_demux|i431~0|combout                                                                                        ;
;   4.943 ;   0.176 ; RR ; IC   ; 1      ; MLABCELL_X309_Y204_N9  ; Combinational cell ; soc_inst|mm_interconnect_1|cmd_demux|reduce_or_0~0|datab                                                                                   ;
;   5.025 ;   0.082 ; RR ; CELL ; 2      ; MLABCELL_X309_Y204_N9  ; Combinational cell ; soc_inst|mm_interconnect_1|cmd_demux|reduce_or_0~0|combout                                                                                 ;
;   5.053 ;   0.028 ; RF ; CELL ; 11     ; MLABCELL_X309_Y204_N9  ; Combinational cell ; soc_inst|mm_interconnect_1|cmd_demux|reduce_or_0~0~cw_ml_mlab/lab_lut5outt[1]                                                              ;
;   5.320 ;   0.267 ; FF ; IC   ; 1      ; MLABCELL_X312_Y205_N57 ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|awready~0xsyn|dataa                                                             ;
;   5.485 ;   0.165 ; FF ; CELL ; 36     ; MLABCELL_X312_Y205_N57 ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|awready~0xsyn|combout                                                           ;
;   6.592 ;   1.107 ; FF ; IC   ; 1      ; HPSHPS_X280_Y211_N1    ; HPS HPS            ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module|soc2fpga_aw_ready                                            ;
;   6.592 ;   0.000 ; FF ; CELL ; 106    ; HPSHPS_X280_Y211_N1    ; HPS HPS            ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ;
+---------+---------+----+------+--------+------------------------+--------------------+--------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                              ;
+----------+----------+----+------+--------+----------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                    ;
+----------+----------+----+------+--------+----------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; 10.000   ; 10.000   ;    ;      ;        ;                      ;                  ; latch edge time                                                                                                                            ;
; 13.054   ; 3.054    ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                 ;
;   10.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                                                                                             ;
;   10.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                                                                                            ;
;   10.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                                                                                    ;
;   10.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                                                                                    ;
;   10.778 ;   0.613  ; RR ; CELL ; 1539   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                 ;
;   12.808 ;   2.030  ; RR ; IC   ; 1      ; HPSHPS_X280_Y211_N1  ; HPS HPS          ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module|soc2fpga_clk                                                 ;
;   12.808 ;   0.000  ; RR ; CELL ; 106    ; HPSHPS_X280_Y211_N1  ; HPS HPS          ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ;
;   13.060 ;   0.252  ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                                                                                    ;
;   13.054 ;   -0.006 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                                                                                     ;
; 13.024   ; -0.030   ;    ;      ;        ;                      ;                  ; clock uncertainty                                                                                                                          ;
; 13.075   ; 0.051    ;    ; uTsu ; 106    ; HPSHPS_X280_Y211_N1  ; HPS HPS          ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s1_b_18__vio_mlab_core_periphery__clk[0].reg ;
+----------+----------+----+------+--------+----------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Setup slack is 6.488 
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                      ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                           ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|awlen_q0[0]                                                          ;
; To Node                         ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2] ;
; Launch Clock                    ; MAIN_CLOCK                                                                                                                      ;
; Latch Clock                     ; MAIN_CLOCK                                                                                                                      ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                        ;
; Data Arrival Time               ; 6.597                                                                                                                           ;
; Data Required Time              ; 13.085                                                                                                                          ;
; Slack                           ; 6.488                                                                                                                           ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                                                                                            ;
+---------------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.082 ;       ;             ;            ;       ;       ;
; Data Delay             ; 3.482  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 8     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.268       ; 73         ; 0.000 ; 2.268 ;
;    Cell                ;        ; 3     ; 0.847       ; 27         ; 0.000 ; 0.682 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 8     ; 1.926       ; 55         ; 0.065 ; 0.502 ;
;    Cell                ;        ; 18    ; 1.337       ; 38         ; 0.000 ; 0.160 ;
;    uTco                ;        ; 1     ; 0.219       ; 6          ; 0.219 ; 0.219 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.031       ; 73         ; 0.000 ; 2.031 ;
;    Cell                ;        ; 3     ; 0.755       ; 27         ; 0.000 ; 0.590 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location               ; Element Type       ; Element                                                                                                                               ;
+---------+---------+----+------+--------+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                        ;                    ; launch edge time                                                                                                                      ;
; 3.115   ; 3.115   ;    ;      ;        ;                        ;                    ; clock path                                                                                                                            ;
;   0.000 ;   0.000 ;    ;      ;        ;                        ;                    ; source latency                                                                                                                        ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52                ; I/O pad            ; fpga_clk_100[0]                                                                                                                       ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339   ; I/O input buffer   ; fpga_clk_100[0]~input|i                                                                                                               ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339   ; I/O input buffer   ; fpga_clk_100[0]~input|o                                                                                                               ;
;   0.847 ;   0.682 ; RR ; CELL ; 1539   ; IOIBUF_X76_Y211_N339   ; I/O input buffer   ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                            ;
;   3.115 ;   2.268 ; RR ; IC   ; 1      ; FF_X318_Y203_N31       ; ALM Register       ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|awlen_q0[0]|clk                                                            ;
;   3.115 ;   0.000 ; RR ; CELL ; 1      ; FF_X318_Y203_N31       ; ALM Register       ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|awlen_q0[0]                                                                ;
; 6.597   ; 3.482   ;    ;      ;        ;                        ;                    ; data path                                                                                                                             ;
;   3.334 ;   0.219 ; FF ; uTco ; 1      ; FF_X318_Y203_N31       ; ALM Register       ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|awlen_q0[0]|q                                                              ;
;   3.613 ;   0.279 ; FF ; IC   ; 3      ; LABCELL_X318_Y203_N30  ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|add_0~11|datac                                                             ;
;   3.732 ;   0.119 ; FF ; CELL ; 1      ; LABCELL_X318_Y203_N33  ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|add_0~31|cout                                                              ;
;   3.732 ;   0.000 ; FF ; CELL ; 3      ; LABCELL_X318_Y203_N36  ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|add_0~36|cin                                                               ;
;   3.859 ;   0.127 ; FR ; CELL ; 14     ; LABCELL_X318_Y203_N39  ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|add_0~16|sumout                                                            ;
;   4.048 ;   0.189 ; RR ; IC   ; 1      ; MLABCELL_X317_Y202_N45 ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|LessThan_1~0xsyn|datac                                                     ;
;   4.208 ;   0.160 ; RR ; CELL ; 1      ; MLABCELL_X317_Y202_N45 ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|LessThan_1~0xsyn|combout                                                   ;
;   4.273 ;   0.065 ; RR ; IC   ; 1      ; MLABCELL_X317_Y202_N57 ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|LessThan_1~0|datae                                                         ;
;   4.369 ;   0.096 ; RR ; CELL ; 2      ; MLABCELL_X317_Y202_N57 ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|LessThan_1~0|combout                                                       ;
;   4.529 ;   0.160 ; RR ; IC   ; 1      ; MLABCELL_X317_Y203_N45 ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|i471~1xsyn|datab                                                           ;
;   4.688 ;   0.159 ; RF ; CELL ; 1      ; MLABCELL_X317_Y203_N45 ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|i471~1xsyn|combout                                                         ;
;   4.948 ;   0.260 ; FF ; IC   ; 3      ; LABCELL_X315_Y204_N0   ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|add_1~21|datac                                                             ;
;   5.080 ;   0.132 ; FR ; CELL ; 1      ; LABCELL_X315_Y204_N3   ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|add_1~1|cout                                                               ;
;   5.080 ;   0.000 ; RR ; CELL ; 3      ; LABCELL_X315_Y204_N6   ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|add_1~6|cin                                                                ;
;   5.107 ;   0.027 ; RF ; CELL ; 1      ; LABCELL_X315_Y204_N9   ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|add_1~11|cout                                                              ;
;   5.107 ;   0.000 ; FF ; CELL ; 1      ; LABCELL_X315_Y204_N12  ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|add_1~16|cin                                                               ;
;   5.179 ;   0.072 ; FR ; CELL ; 2      ; LABCELL_X315_Y204_N12  ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|add_1~16|sumout                                                            ;
;   5.243 ;   0.064 ; RR ; CELL ; 3      ; LABCELL_X315_Y204_N12  ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|add_1~16~cw_la_lab/laboutt[8]                                              ;
;   5.346 ;   0.103 ; RR ; IC   ; 1      ; MLABCELL_X314_Y204_N9  ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|align_address_to_size|Mux_39~3|dataa                                       ;
;   5.461 ;   0.115 ; RR ; CELL ; 2      ; MLABCELL_X314_Y204_N9  ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|align_address_to_size|Mux_39~3|combout                                     ;
;   5.530 ;   0.069 ; RF ; CELL ; 3      ; MLABCELL_X314_Y204_N9  ; Combinational cell ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|align_address_to_size|Mux_39~3~cw_ml_mlab/laboutt[5]                       ;
;   6.032 ;   0.502 ; FF ; IC   ; 1      ; LABCELL_X310_Y203_N45  ; Combinational cell ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0|dataf       ;
;   6.113 ;   0.081 ; FR ; CELL ; 1      ; LABCELL_X310_Y203_N45  ; Combinational cell ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0|combout     ;
;   6.481 ;   0.368 ; RR ; IC   ; 1      ; MLABCELL_X312_Y204_N12 ; Combinational cell ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0xsyn|datab   ;
;   6.580 ;   0.099 ; RR ; CELL ; 1      ; MLABCELL_X312_Y204_N12 ; Combinational cell ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0xsyn|combout ;
;   6.597 ;   0.017 ; RF ; CELL ; 1      ; FF_X312_Y204_N14       ; ALM Register       ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]|d     ;
;   6.597 ;   0.000 ; FF ; CELL ; 1      ; FF_X312_Y204_N14       ; ALM Register       ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]       ;
+---------+---------+----+------+--------+------------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                       ;
+----------+----------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                             ;
+----------+----------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; 10.000   ; 10.000   ;    ;      ;        ;                      ;                  ; latch edge time                                                                                                                     ;
; 13.033   ; 3.033    ;    ;      ;        ;                      ;                  ; clock path                                                                                                                          ;
;   10.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                                                                                      ;
;   10.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                                                                                     ;
;   10.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                                                                             ;
;   10.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                                                                             ;
;   10.755 ;   0.590  ; RR ; CELL ; 1539   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                          ;
;   12.786 ;   2.031  ; RR ; IC   ; 1      ; FF_X312_Y204_N14     ; ALM Register     ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]|clk ;
;   12.786 ;   0.000  ; RR ; CELL ; 1      ; FF_X312_Y204_N14     ; ALM Register     ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]     ;
;   13.038 ;   0.252  ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                                                                             ;
;   13.033 ;   -0.005 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                                                                              ;
; 13.003   ; -0.030   ;    ;      ;        ;                      ;                  ; clock uncertainty                                                                                                                   ;
; 13.085   ; 0.082    ;    ; uTsu ; 1      ; FF_X312_Y204_N14     ; ALM Register     ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[2]     ;
+----------+----------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.000 

Tcl Command:
    report_timing -hold -panel_name {Worst-Case Timing Paths||Hold||MAIN_CLOCK} -to_clock [get_clocks {MAIN_CLOCK}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {MAIN_CLOCK}] 
    -hold 
    -npaths 10 
    -detail full_path 
    -panel_name {MAIN_CLOCK} 

Snapshot:
    final

Delay Models:
    Slow vid2 100C Model
    Slow vid2b 100C Model
    Fast vid2a 0C Model
    Fast vid2a 100C Model
    Fast vid2 100C Model


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                        ; To Node                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; 0.000 ; soc_inst|mm_interconnect_0|axi_conduit_merger_0_altera_axi_master_1_agent|awaddr_q0[19]          ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module~soc_mpfe_wrapper/s1235_0_24__vio_lab_core_periphery__clk[0].reg ; MAIN_CLOCK   ; MAIN_CLOCK  ; 0.000        ; 0.113      ; 0.407      ; Fast vid2 100C Model            ;
; 0.001 ; soc_inst|mm_interconnect_0|axi_conduit_merger_0_altera_axi_master_1_agent|araddr_q0[30]          ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module~soc_mpfe_wrapper/s1235_0_24__vio_lab_core_periphery__clk[0].reg ; MAIN_CLOCK   ; MAIN_CLOCK  ; 0.000        ; 0.112      ; 0.404      ; Fast vid2 100C Model            ;
; 0.002 ; soc_inst|mm_interconnect_0|axi_conduit_merger_0_altera_axi_master_1_agent|awaddr_q0[15]          ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module~soc_mpfe_wrapper/s1235_0_24__vio_lab_core_periphery__clk[0].reg ; MAIN_CLOCK   ; MAIN_CLOCK  ; 0.000        ; 0.113      ; 0.400      ; Fast vid2 100C Model            ;
; 0.002 ; soc_inst|mm_interconnect_0|axi_conduit_merger_0_altera_axi_master_1_agent|awaddr_q0[4]           ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module~soc_mpfe_wrapper/s1235_0_24__vio_lab_core_periphery__clk[0].reg ; MAIN_CLOCK   ; MAIN_CLOCK  ; 0.000        ; 0.113      ; 0.395      ; Fast vid2 100C Model            ;
; 0.002 ; soc_inst|mm_interconnect_0|axi_conduit_merger_0_altera_axi_master_1_agent|awaddr_q0[30]          ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module~soc_mpfe_wrapper/s1235_0_24__vio_lab_core_periphery__clk[0].reg ; MAIN_CLOCK   ; MAIN_CLOCK  ; 0.000        ; 0.112      ; 0.390      ; Fast vid2 100C Model            ;
; 0.002 ; soc_inst|mm_interconnect_2|pio_1_s1_agent_rsp_fifo|mem[0][96]                                    ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s0_b_37__vio_lab_core_periphery__clk[0].reg      ; MAIN_CLOCK   ; MAIN_CLOCK  ; 0.000        ; 0.140      ; 0.857      ; Fast vid2 100C Model            ;
; 0.004 ; soc_inst|mm_interconnect_0|axi_conduit_merger_0_altera_axi_master_1_agent|arcache_q0[0]          ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module~soc_mpfe_wrapper/s1235_0_24__vio_lab_core_periphery__clk[0].reg ; MAIN_CLOCK   ; MAIN_CLOCK  ; 0.000        ; 0.112      ; 0.380      ; Fast vid2 100C Model            ;
; 0.005 ; soc_inst|mm_interconnect_0|axi_conduit_merger_0_altera_axi_master_1_agent|arcache_q0[0]          ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module~soc_mpfe_wrapper/s1235_0_24__vio_lab_core_periphery__clk[0].reg ; MAIN_CLOCK   ; MAIN_CLOCK  ; 0.000        ; 0.112      ; 0.419      ; Fast vid2 100C Model            ;
; 0.005 ; soc_inst|mm_interconnect_0|axi_conduit_merger_0_altera_axi_master_1_agent|awaddr_q0[2]~DUPLICATE ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module~soc_mpfe_wrapper/s1235_0_24__vio_lab_core_periphery__clk[0].reg ; MAIN_CLOCK   ; MAIN_CLOCK  ; 0.000        ; 0.112      ; 0.391      ; Fast vid2 100C Model            ;
; 0.007 ; soc_inst|mm_interconnect_0|axi_conduit_merger_0_altera_axi_master_1_agent|araddr_q0[6]           ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module~soc_mpfe_wrapper/s1235_0_24__vio_lab_core_periphery__clk[0].reg ; MAIN_CLOCK   ; MAIN_CLOCK  ; 0.000        ; 0.112      ; 0.410      ; Fast vid2 100C Model            ;
+-------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Hold slack is 0.000 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                     ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                          ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|mm_interconnect_0|axi_conduit_merger_0_altera_axi_master_1_agent|awaddr_q0[19]                                                        ;
; To Node                         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module~soc_mpfe_wrapper/s1235_0_24__vio_lab_core_periphery__clk[0].reg ;
; Launch Clock                    ; MAIN_CLOCK                                                                                                                                     ;
; Latch Clock                     ; MAIN_CLOCK                                                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                       ;
; Data Arrival Time               ; 2.591                                                                                                                                          ;
; Data Required Time              ; 2.591                                                                                                                                          ;
; Slack                           ; 0.000                                                                                                                                          ;
; Worst-Case Operating Conditions ; Fast vid2 100C Model                                                                                                                           ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.113 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.407 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.616       ; 74         ; 0.000 ; 1.616 ;
;    Cell                ;       ; 3     ; 0.568       ; 26         ; 0.000 ; 0.403 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.263       ; 65         ; 0.263 ; 0.263 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.144       ; 35         ; 0.144 ; 0.144 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.859       ; 75         ; 0.000 ; 1.859 ;
;    Cell                ;       ; 3     ; 0.622       ; 25         ; 0.000 ; 0.457 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                        ;
+---------+---------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                  ; launch edge time                                                                                                                               ;
; 2.184   ; 2.184   ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                  ; source latency                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                                                                                                ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                                                                                        ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                                                                                        ;
;   0.568 ;   0.403 ; RR ; CELL ; 1539   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                     ;
;   2.184 ;   1.616 ; RR ; IC   ; 1      ; FF_X242_Y206_N47     ; ALM Register     ; soc_inst|mm_interconnect_0|axi_conduit_merger_0_altera_axi_master_1_agent|awaddr_q0[19]|clk                                                    ;
;   2.184 ;   0.000 ; RR ; CELL ; 1      ; FF_X242_Y206_N47     ; ALM Register     ; soc_inst|mm_interconnect_0|axi_conduit_merger_0_altera_axi_master_1_agent|awaddr_q0[19]                                                        ;
; 2.591   ; 0.407   ;    ;      ;        ;                      ;                  ; data path                                                                                                                                      ;
;   2.328 ;   0.144 ; RR ; uTco ; 1      ; FF_X242_Y206_N47     ; ALM Register     ; soc_inst|mm_interconnect_0|axi_conduit_merger_0_altera_axi_master_1_agent|awaddr_q0[19]|q                                                      ;
;   2.591 ;   0.263 ; RR ; IC   ; 1      ; HPSMPFE_X172_Y209_N0 ; HPS MPFE         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module|f2s_0_awaddr[19]                                                ;
;   2.591 ;   0.000 ; RR ; CELL ; 2      ; HPSMPFE_X172_Y209_N0 ; HPS MPFE         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module~soc_mpfe_wrapper/s1235_0_24__vio_lab_core_periphery__clk[0].reg ;
+---------+---------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                        ;
+---------+----------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                  ; latch edge time                                                                                                                                ;
; 2.297   ; 2.297    ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                                                                                                ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                                                                                        ;
;   0.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                                                                                        ;
;   0.622 ;   0.457  ; RR ; CELL ; 1539   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                     ;
;   2.481 ;   1.859  ; RR ; IC   ; 1      ; HPSMPFE_X172_Y209_N0 ; HPS MPFE         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module|f2s_0_clk                                                       ;
;   2.481 ;   0.000  ; RR ; CELL ; 2      ; HPSMPFE_X172_Y209_N0 ; HPS MPFE         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module~soc_mpfe_wrapper/s1235_0_24__vio_lab_core_periphery__clk[0].reg ;
;   2.304 ;   -0.177 ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                                                                                        ;
;   2.297 ;   -0.007 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                                                                                         ;
; 2.297   ; 0.000    ;    ;      ;        ;                      ;                  ; clock uncertainty                                                                                                                              ;
; 2.591   ; 0.294    ;    ; uTh  ; 2      ; HPSMPFE_X172_Y209_N0 ; HPS MPFE         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module~soc_mpfe_wrapper/s1235_0_24__vio_lab_core_periphery__clk[0].reg ;
+---------+----------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Hold slack is 0.001 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                     ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                          ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|mm_interconnect_0|axi_conduit_merger_0_altera_axi_master_1_agent|araddr_q0[30]                                                        ;
; To Node                         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module~soc_mpfe_wrapper/s1235_0_24__vio_lab_core_periphery__clk[0].reg ;
; Launch Clock                    ; MAIN_CLOCK                                                                                                                                     ;
; Latch Clock                     ; MAIN_CLOCK                                                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                       ;
; Data Arrival Time               ; 2.589                                                                                                                                          ;
; Data Required Time              ; 2.588                                                                                                                                          ;
; Slack                           ; 0.001                                                                                                                                          ;
; Worst-Case Operating Conditions ; Fast vid2 100C Model                                                                                                                           ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.112 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.404 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.617       ; 74         ; 0.000 ; 1.617 ;
;    Cell                ;       ; 3     ; 0.568       ; 26         ; 0.000 ; 0.403 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.269       ; 67         ; 0.269 ; 0.269 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.135       ; 33         ; 0.135 ; 0.135 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.859       ; 75         ; 0.000 ; 1.859 ;
;    Cell                ;       ; 3     ; 0.622       ; 25         ; 0.000 ; 0.457 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                        ;
+---------+---------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                  ; launch edge time                                                                                                                               ;
; 2.185   ; 2.185   ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                  ; source latency                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                                                                                                ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                                                                                        ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                                                                                        ;
;   0.568 ;   0.403 ; RR ; CELL ; 1539   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                     ;
;   2.185 ;   1.617 ; RR ; IC   ; 1      ; FF_X243_Y206_N22     ; ALM Register     ; soc_inst|mm_interconnect_0|axi_conduit_merger_0_altera_axi_master_1_agent|araddr_q0[30]|clk                                                    ;
;   2.185 ;   0.000 ; RR ; CELL ; 1      ; FF_X243_Y206_N22     ; ALM Register     ; soc_inst|mm_interconnect_0|axi_conduit_merger_0_altera_axi_master_1_agent|araddr_q0[30]                                                        ;
; 2.589   ; 0.404   ;    ;      ;        ;                      ;                  ; data path                                                                                                                                      ;
;   2.320 ;   0.135 ; RR ; uTco ; 1      ; FF_X243_Y206_N22     ; ALM Register     ; soc_inst|mm_interconnect_0|axi_conduit_merger_0_altera_axi_master_1_agent|araddr_q0[30]|q                                                      ;
;   2.589 ;   0.269 ; RR ; IC   ; 1      ; HPSMPFE_X172_Y209_N0 ; HPS MPFE         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module|f2s_0_araddr[30]                                                ;
;   2.589 ;   0.000 ; RR ; CELL ; 2      ; HPSMPFE_X172_Y209_N0 ; HPS MPFE         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module~soc_mpfe_wrapper/s1235_0_24__vio_lab_core_periphery__clk[0].reg ;
+---------+---------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                        ;
+---------+----------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                  ; latch edge time                                                                                                                                ;
; 2.297   ; 2.297    ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                                                                                                ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                                                                                        ;
;   0.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                                                                                        ;
;   0.622 ;   0.457  ; RR ; CELL ; 1539   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                     ;
;   2.481 ;   1.859  ; RR ; IC   ; 1      ; HPSMPFE_X172_Y209_N0 ; HPS MPFE         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module|f2s_0_clk                                                       ;
;   2.481 ;   0.000  ; RR ; CELL ; 2      ; HPSMPFE_X172_Y209_N0 ; HPS MPFE         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module~soc_mpfe_wrapper/s1235_0_24__vio_lab_core_periphery__clk[0].reg ;
;   2.304 ;   -0.177 ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                                                                                        ;
;   2.297 ;   -0.007 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                                                                                         ;
; 2.297   ; 0.000    ;    ;      ;        ;                      ;                  ; clock uncertainty                                                                                                                              ;
; 2.588   ; 0.291    ;    ; uTh  ; 2      ; HPSMPFE_X172_Y209_N0 ; HPS MPFE         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module~soc_mpfe_wrapper/s1235_0_24__vio_lab_core_periphery__clk[0].reg ;
+---------+----------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Hold slack is 0.002 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                     ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                          ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|mm_interconnect_0|axi_conduit_merger_0_altera_axi_master_1_agent|awaddr_q0[15]                                                        ;
; To Node                         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module~soc_mpfe_wrapper/s1235_0_24__vio_lab_core_periphery__clk[0].reg ;
; Launch Clock                    ; MAIN_CLOCK                                                                                                                                     ;
; Latch Clock                     ; MAIN_CLOCK                                                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                       ;
; Data Arrival Time               ; 2.584                                                                                                                                          ;
; Data Required Time              ; 2.582                                                                                                                                          ;
; Slack                           ; 0.002                                                                                                                                          ;
; Worst-Case Operating Conditions ; Fast vid2 100C Model                                                                                                                           ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.113 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.400 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.616       ; 74         ; 0.000 ; 1.616 ;
;    Cell                ;       ; 3     ; 0.568       ; 26         ; 0.000 ; 0.403 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.265       ; 66         ; 0.265 ; 0.265 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.135       ; 34         ; 0.135 ; 0.135 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.859       ; 75         ; 0.000 ; 1.859 ;
;    Cell                ;       ; 3     ; 0.622       ; 25         ; 0.000 ; 0.457 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                        ;
+---------+---------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                  ; launch edge time                                                                                                                               ;
; 2.184   ; 2.184   ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                  ; source latency                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                                                                                                ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                                                                                        ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                                                                                        ;
;   0.568 ;   0.403 ; RR ; CELL ; 1539   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                     ;
;   2.184 ;   1.616 ; RR ; IC   ; 1      ; FF_X242_Y206_N49     ; ALM Register     ; soc_inst|mm_interconnect_0|axi_conduit_merger_0_altera_axi_master_1_agent|awaddr_q0[15]|clk                                                    ;
;   2.184 ;   0.000 ; RR ; CELL ; 1      ; FF_X242_Y206_N49     ; ALM Register     ; soc_inst|mm_interconnect_0|axi_conduit_merger_0_altera_axi_master_1_agent|awaddr_q0[15]                                                        ;
; 2.584   ; 0.400   ;    ;      ;        ;                      ;                  ; data path                                                                                                                                      ;
;   2.319 ;   0.135 ; RR ; uTco ; 1      ; FF_X242_Y206_N49     ; ALM Register     ; soc_inst|mm_interconnect_0|axi_conduit_merger_0_altera_axi_master_1_agent|awaddr_q0[15]|q                                                      ;
;   2.584 ;   0.265 ; RR ; IC   ; 1      ; HPSMPFE_X172_Y209_N0 ; HPS MPFE         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module|f2s_0_awaddr[15]                                                ;
;   2.584 ;   0.000 ; RR ; CELL ; 2      ; HPSMPFE_X172_Y209_N0 ; HPS MPFE         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module~soc_mpfe_wrapper/s1235_0_24__vio_lab_core_periphery__clk[0].reg ;
+---------+---------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                        ;
+---------+----------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                  ; latch edge time                                                                                                                                ;
; 2.297   ; 2.297    ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                                                                                                ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                                                                                        ;
;   0.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                                                                                        ;
;   0.622 ;   0.457  ; RR ; CELL ; 1539   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                     ;
;   2.481 ;   1.859  ; RR ; IC   ; 1      ; HPSMPFE_X172_Y209_N0 ; HPS MPFE         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module|f2s_0_clk                                                       ;
;   2.481 ;   0.000  ; RR ; CELL ; 2      ; HPSMPFE_X172_Y209_N0 ; HPS MPFE         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module~soc_mpfe_wrapper/s1235_0_24__vio_lab_core_periphery__clk[0].reg ;
;   2.304 ;   -0.177 ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                                                                                        ;
;   2.297 ;   -0.007 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                                                                                         ;
; 2.297   ; 0.000    ;    ;      ;        ;                      ;                  ; clock uncertainty                                                                                                                              ;
; 2.582   ; 0.285    ;    ; uTh  ; 2      ; HPSMPFE_X172_Y209_N0 ; HPS MPFE         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module~soc_mpfe_wrapper/s1235_0_24__vio_lab_core_periphery__clk[0].reg ;
+---------+----------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Hold slack is 0.002 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                     ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                          ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|mm_interconnect_0|axi_conduit_merger_0_altera_axi_master_1_agent|awaddr_q0[4]                                                         ;
; To Node                         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module~soc_mpfe_wrapper/s1235_0_24__vio_lab_core_periphery__clk[0].reg ;
; Launch Clock                    ; MAIN_CLOCK                                                                                                                                     ;
; Latch Clock                     ; MAIN_CLOCK                                                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                       ;
; Data Arrival Time               ; 2.579                                                                                                                                          ;
; Data Required Time              ; 2.577                                                                                                                                          ;
; Slack                           ; 0.002                                                                                                                                          ;
; Worst-Case Operating Conditions ; Fast vid2 100C Model                                                                                                                           ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.113 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.395 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.616       ; 74         ; 0.000 ; 1.616 ;
;    Cell                ;       ; 3     ; 0.568       ; 26         ; 0.000 ; 0.403 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.251       ; 64         ; 0.251 ; 0.251 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.144       ; 36         ; 0.144 ; 0.144 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.859       ; 75         ; 0.000 ; 1.859 ;
;    Cell                ;       ; 3     ; 0.622       ; 25         ; 0.000 ; 0.457 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                        ;
+---------+---------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                  ; launch edge time                                                                                                                               ;
; 2.184   ; 2.184   ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                  ; source latency                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                                                                                                ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                                                                                        ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                                                                                        ;
;   0.568 ;   0.403 ; RR ; CELL ; 1539   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                     ;
;   2.184 ;   1.616 ; RR ; IC   ; 1      ; FF_X242_Y206_N32     ; ALM Register     ; soc_inst|mm_interconnect_0|axi_conduit_merger_0_altera_axi_master_1_agent|awaddr_q0[4]|clk                                                     ;
;   2.184 ;   0.000 ; RR ; CELL ; 1      ; FF_X242_Y206_N32     ; ALM Register     ; soc_inst|mm_interconnect_0|axi_conduit_merger_0_altera_axi_master_1_agent|awaddr_q0[4]                                                         ;
; 2.579   ; 0.395   ;    ;      ;        ;                      ;                  ; data path                                                                                                                                      ;
;   2.328 ;   0.144 ; RR ; uTco ; 1      ; FF_X242_Y206_N32     ; ALM Register     ; soc_inst|mm_interconnect_0|axi_conduit_merger_0_altera_axi_master_1_agent|awaddr_q0[4]|q                                                       ;
;   2.579 ;   0.251 ; RR ; IC   ; 1      ; HPSMPFE_X172_Y209_N0 ; HPS MPFE         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module|f2s_0_awaddr[4]                                                 ;
;   2.579 ;   0.000 ; RR ; CELL ; 2      ; HPSMPFE_X172_Y209_N0 ; HPS MPFE         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module~soc_mpfe_wrapper/s1235_0_24__vio_lab_core_periphery__clk[0].reg ;
+---------+---------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                        ;
+---------+----------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                  ; latch edge time                                                                                                                                ;
; 2.297   ; 2.297    ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                                                                                                ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                                                                                        ;
;   0.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                                                                                        ;
;   0.622 ;   0.457  ; RR ; CELL ; 1539   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                     ;
;   2.481 ;   1.859  ; RR ; IC   ; 1      ; HPSMPFE_X172_Y209_N0 ; HPS MPFE         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module|f2s_0_clk                                                       ;
;   2.481 ;   0.000  ; RR ; CELL ; 2      ; HPSMPFE_X172_Y209_N0 ; HPS MPFE         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module~soc_mpfe_wrapper/s1235_0_24__vio_lab_core_periphery__clk[0].reg ;
;   2.304 ;   -0.177 ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                                                                                        ;
;   2.297 ;   -0.007 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                                                                                         ;
; 2.297   ; 0.000    ;    ;      ;        ;                      ;                  ; clock uncertainty                                                                                                                              ;
; 2.577   ; 0.280    ;    ; uTh  ; 2      ; HPSMPFE_X172_Y209_N0 ; HPS MPFE         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module~soc_mpfe_wrapper/s1235_0_24__vio_lab_core_periphery__clk[0].reg ;
+---------+----------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Hold slack is 0.002 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                     ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                          ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|mm_interconnect_0|axi_conduit_merger_0_altera_axi_master_1_agent|awaddr_q0[30]                                                        ;
; To Node                         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module~soc_mpfe_wrapper/s1235_0_24__vio_lab_core_periphery__clk[0].reg ;
; Launch Clock                    ; MAIN_CLOCK                                                                                                                                     ;
; Latch Clock                     ; MAIN_CLOCK                                                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                       ;
; Data Arrival Time               ; 2.575                                                                                                                                          ;
; Data Required Time              ; 2.573                                                                                                                                          ;
; Slack                           ; 0.002                                                                                                                                          ;
; Worst-Case Operating Conditions ; Fast vid2 100C Model                                                                                                                           ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.112 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.390 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.617       ; 74         ; 0.000 ; 1.617 ;
;    Cell                ;       ; 3     ; 0.568       ; 26         ; 0.000 ; 0.403 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.249       ; 64         ; 0.249 ; 0.249 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.141       ; 36         ; 0.141 ; 0.141 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.859       ; 75         ; 0.000 ; 1.859 ;
;    Cell                ;       ; 3     ; 0.622       ; 25         ; 0.000 ; 0.457 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                        ;
+---------+---------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                  ; launch edge time                                                                                                                               ;
; 2.185   ; 2.185   ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                  ; source latency                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                                                                                                ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                                                                                        ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                                                                                        ;
;   0.568 ;   0.403 ; RR ; CELL ; 1539   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                     ;
;   2.185 ;   1.617 ; RR ; IC   ; 1      ; FF_X243_Y206_N59     ; ALM Register     ; soc_inst|mm_interconnect_0|axi_conduit_merger_0_altera_axi_master_1_agent|awaddr_q0[30]|clk                                                    ;
;   2.185 ;   0.000 ; RR ; CELL ; 1      ; FF_X243_Y206_N59     ; ALM Register     ; soc_inst|mm_interconnect_0|axi_conduit_merger_0_altera_axi_master_1_agent|awaddr_q0[30]                                                        ;
; 2.575   ; 0.390   ;    ;      ;        ;                      ;                  ; data path                                                                                                                                      ;
;   2.326 ;   0.141 ; RR ; uTco ; 1      ; FF_X243_Y206_N59     ; ALM Register     ; soc_inst|mm_interconnect_0|axi_conduit_merger_0_altera_axi_master_1_agent|awaddr_q0[30]|q                                                      ;
;   2.575 ;   0.249 ; RR ; IC   ; 1      ; HPSMPFE_X172_Y209_N0 ; HPS MPFE         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module|f2s_0_awaddr[30]                                                ;
;   2.575 ;   0.000 ; RR ; CELL ; 2      ; HPSMPFE_X172_Y209_N0 ; HPS MPFE         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module~soc_mpfe_wrapper/s1235_0_24__vio_lab_core_periphery__clk[0].reg ;
+---------+---------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                        ;
+---------+----------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                  ; latch edge time                                                                                                                                ;
; 2.297   ; 2.297    ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                                                                                                ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                                                                                        ;
;   0.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                                                                                        ;
;   0.622 ;   0.457  ; RR ; CELL ; 1539   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                     ;
;   2.481 ;   1.859  ; RR ; IC   ; 1      ; HPSMPFE_X172_Y209_N0 ; HPS MPFE         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module|f2s_0_clk                                                       ;
;   2.481 ;   0.000  ; RR ; CELL ; 2      ; HPSMPFE_X172_Y209_N0 ; HPS MPFE         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module~soc_mpfe_wrapper/s1235_0_24__vio_lab_core_periphery__clk[0].reg ;
;   2.304 ;   -0.177 ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                                                                                        ;
;   2.297 ;   -0.007 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                                                                                         ;
; 2.297   ; 0.000    ;    ;      ;        ;                      ;                  ; clock uncertainty                                                                                                                              ;
; 2.573   ; 0.276    ;    ; uTh  ; 2      ; HPSMPFE_X172_Y209_N0 ; HPS MPFE         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module~soc_mpfe_wrapper/s1235_0_24__vio_lab_core_periphery__clk[0].reg ;
+---------+----------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Hold slack is 0.002 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                     ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|mm_interconnect_2|pio_1_s1_agent_rsp_fifo|mem[0][96]                                                                             ;
; To Node                         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s0_b_37__vio_lab_core_periphery__clk[0].reg ;
; Launch Clock                    ; MAIN_CLOCK                                                                                                                                ;
; Latch Clock                     ; MAIN_CLOCK                                                                                                                                ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                  ;
; Data Arrival Time               ; 3.018                                                                                                                                     ;
; Data Required Time              ; 3.016                                                                                                                                     ;
; Slack                           ; 0.002                                                                                                                                     ;
; Worst-Case Operating Conditions ; Fast vid2 100C Model                                                                                                                      ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.140 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.857 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.593       ; 74         ; 0.000 ; 1.593 ;
;    Cell                ;       ; 3     ; 0.568       ; 26         ; 0.000 ; 0.403 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.712       ; 83         ; 0.712 ; 0.712 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.145       ; 17         ; 0.145 ; 0.145 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.863       ; 75         ; 0.000 ; 1.863 ;
;    Cell                ;       ; 3     ; 0.622       ; 25         ; 0.000 ; 0.457 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                            ;
+---------+---------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                   ;
+---------+---------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                  ; launch edge time                                                                                                                          ;
; 2.161   ; 2.161   ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                  ; source latency                                                                                                                            ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                                                                                           ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                                                                                   ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                                                                                   ;
;   0.568 ;   0.403 ; RR ; CELL ; 1539   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                ;
;   2.161 ;   1.593 ; RR ; IC   ; 1      ; FF_X304_Y206_N23     ; ALM Register     ; soc_inst|mm_interconnect_2|pio_1_s1_agent_rsp_fifo|mem[0][96]|clk                                                                         ;
;   2.161 ;   0.000 ; RR ; CELL ; 1      ; FF_X304_Y206_N23     ; ALM Register     ; soc_inst|mm_interconnect_2|pio_1_s1_agent_rsp_fifo|mem[0][96]                                                                             ;
; 3.018   ; 0.857   ;    ;      ;        ;                      ;                  ; data path                                                                                                                                 ;
;   2.306 ;   0.145 ; RR ; uTco ; 2      ; FF_X304_Y206_N23     ; ALM Register     ; soc_inst|mm_interconnect_2|pio_1_s1_agent_rsp_fifo|mem[0][96]|q                                                                           ;
;   3.018 ;   0.712 ; RR ; IC   ; 1      ; HPSHPS_X280_Y211_N1  ; HPS HPS          ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module|lwsoc2fpga_r_id[1]                                          ;
;   3.018 ;   0.000 ; RR ; CELL ; 56     ; HPSHPS_X280_Y211_N1  ; HPS HPS          ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s0_b_37__vio_lab_core_periphery__clk[0].reg ;
+---------+---------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                            ;
+---------+----------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                   ;
+---------+----------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                  ; latch edge time                                                                                                                           ;
; 2.301   ; 2.301    ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                                                                                            ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                                                                                           ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                                                                                   ;
;   0.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                                                                                   ;
;   0.622 ;   0.457  ; RR ; CELL ; 1539   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                ;
;   2.485 ;   1.863  ; RR ; IC   ; 1      ; HPSHPS_X280_Y211_N1  ; HPS HPS          ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module|lwsoc2fpga_clk                                              ;
;   2.485 ;   0.000  ; RR ; CELL ; 56     ; HPSHPS_X280_Y211_N1  ; HPS HPS          ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s0_b_37__vio_lab_core_periphery__clk[0].reg ;
;   2.308 ;   -0.177 ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                                                                                   ;
;   2.301 ;   -0.007 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                                                                                    ;
; 2.301   ; 0.000    ;    ;      ;        ;                      ;                  ; clock uncertainty                                                                                                                         ;
; 3.016   ; 0.715    ;    ; uTh  ; 56     ; HPSHPS_X280_Y211_N1  ; HPS HPS          ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|hps_inst|s2f_module~soc_hps_wrapper/s0_b_37__vio_lab_core_periphery__clk[0].reg ;
+---------+----------+----+------+--------+----------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Hold slack is 0.004 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                     ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                          ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|mm_interconnect_0|axi_conduit_merger_0_altera_axi_master_1_agent|arcache_q0[0]                                                        ;
; To Node                         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module~soc_mpfe_wrapper/s1235_0_24__vio_lab_core_periphery__clk[0].reg ;
; Launch Clock                    ; MAIN_CLOCK                                                                                                                                     ;
; Latch Clock                     ; MAIN_CLOCK                                                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                       ;
; Data Arrival Time               ; 2.565                                                                                                                                          ;
; Data Required Time              ; 2.561                                                                                                                                          ;
; Slack                           ; 0.004                                                                                                                                          ;
; Worst-Case Operating Conditions ; Fast vid2 100C Model                                                                                                                           ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.112 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.380 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.617       ; 74         ; 0.000 ; 1.617 ;
;    Cell                ;       ; 3     ; 0.568       ; 26         ; 0.000 ; 0.403 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.241       ; 63         ; 0.241 ; 0.241 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.139       ; 37         ; 0.139 ; 0.139 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.859       ; 75         ; 0.000 ; 1.859 ;
;    Cell                ;       ; 3     ; 0.622       ; 25         ; 0.000 ; 0.457 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                        ;
+---------+---------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                  ; launch edge time                                                                                                                               ;
; 2.185   ; 2.185   ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                  ; source latency                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                                                                                                ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                                                                                        ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                                                                                        ;
;   0.568 ;   0.403 ; RR ; CELL ; 1539   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                     ;
;   2.185 ;   1.617 ; RR ; IC   ; 1      ; FF_X243_Y206_N26     ; ALM Register     ; soc_inst|mm_interconnect_0|axi_conduit_merger_0_altera_axi_master_1_agent|arcache_q0[0]|clk                                                    ;
;   2.185 ;   0.000 ; RR ; CELL ; 1      ; FF_X243_Y206_N26     ; ALM Register     ; soc_inst|mm_interconnect_0|axi_conduit_merger_0_altera_axi_master_1_agent|arcache_q0[0]                                                        ;
; 2.565   ; 0.380   ;    ;      ;        ;                      ;                  ; data path                                                                                                                                      ;
;   2.324 ;   0.139 ; FF ; uTco ; 4      ; FF_X243_Y206_N26     ; ALM Register     ; soc_inst|mm_interconnect_0|axi_conduit_merger_0_altera_axi_master_1_agent|arcache_q0[0]|q                                                      ;
;   2.565 ;   0.241 ; FF ; IC   ; 1      ; HPSMPFE_X172_Y209_N0 ; HPS MPFE         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module|f2s_0_arcache[1]                                                ;
;   2.565 ;   0.000 ; FF ; CELL ; 2      ; HPSMPFE_X172_Y209_N0 ; HPS MPFE         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module~soc_mpfe_wrapper/s1235_0_24__vio_lab_core_periphery__clk[0].reg ;
+---------+---------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                        ;
+---------+----------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                  ; latch edge time                                                                                                                                ;
; 2.297   ; 2.297    ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                                                                                                ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                                                                                        ;
;   0.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                                                                                        ;
;   0.622 ;   0.457  ; RR ; CELL ; 1539   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                     ;
;   2.481 ;   1.859  ; RR ; IC   ; 1      ; HPSMPFE_X172_Y209_N0 ; HPS MPFE         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module|f2s_0_clk                                                       ;
;   2.481 ;   0.000  ; RR ; CELL ; 2      ; HPSMPFE_X172_Y209_N0 ; HPS MPFE         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module~soc_mpfe_wrapper/s1235_0_24__vio_lab_core_periphery__clk[0].reg ;
;   2.304 ;   -0.177 ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                                                                                        ;
;   2.297 ;   -0.007 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                                                                                         ;
; 2.297   ; 0.000    ;    ;      ;        ;                      ;                  ; clock uncertainty                                                                                                                              ;
; 2.561   ; 0.264    ;    ; uTh  ; 2      ; HPSMPFE_X172_Y209_N0 ; HPS MPFE         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module~soc_mpfe_wrapper/s1235_0_24__vio_lab_core_periphery__clk[0].reg ;
+---------+----------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Hold slack is 0.005 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                     ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                          ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|mm_interconnect_0|axi_conduit_merger_0_altera_axi_master_1_agent|arcache_q0[0]                                                        ;
; To Node                         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module~soc_mpfe_wrapper/s1235_0_24__vio_lab_core_periphery__clk[0].reg ;
; Launch Clock                    ; MAIN_CLOCK                                                                                                                                     ;
; Latch Clock                     ; MAIN_CLOCK                                                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                       ;
; Data Arrival Time               ; 2.604                                                                                                                                          ;
; Data Required Time              ; 2.599                                                                                                                                          ;
; Slack                           ; 0.005                                                                                                                                          ;
; Worst-Case Operating Conditions ; Fast vid2 100C Model                                                                                                                           ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.112 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.419 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.617       ; 74         ; 0.000 ; 1.617 ;
;    Cell                ;       ; 3     ; 0.568       ; 26         ; 0.000 ; 0.403 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.277       ; 66         ; 0.277 ; 0.277 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.142       ; 34         ; 0.142 ; 0.142 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.859       ; 75         ; 0.000 ; 1.859 ;
;    Cell                ;       ; 3     ; 0.622       ; 25         ; 0.000 ; 0.457 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                        ;
+---------+---------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                  ; launch edge time                                                                                                                               ;
; 2.185   ; 2.185   ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                  ; source latency                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                                                                                                ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                                                                                        ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                                                                                        ;
;   0.568 ;   0.403 ; RR ; CELL ; 1539   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                     ;
;   2.185 ;   1.617 ; RR ; IC   ; 1      ; FF_X243_Y206_N26     ; ALM Register     ; soc_inst|mm_interconnect_0|axi_conduit_merger_0_altera_axi_master_1_agent|arcache_q0[0]|clk                                                    ;
;   2.185 ;   0.000 ; RR ; CELL ; 1      ; FF_X243_Y206_N26     ; ALM Register     ; soc_inst|mm_interconnect_0|axi_conduit_merger_0_altera_axi_master_1_agent|arcache_q0[0]                                                        ;
; 2.604   ; 0.419   ;    ;      ;        ;                      ;                  ; data path                                                                                                                                      ;
;   2.327 ;   0.142 ; RR ; uTco ; 4      ; FF_X243_Y206_N26     ; ALM Register     ; soc_inst|mm_interconnect_0|axi_conduit_merger_0_altera_axi_master_1_agent|arcache_q0[0]|q                                                      ;
;   2.604 ;   0.277 ; RR ; IC   ; 1      ; HPSMPFE_X172_Y209_N0 ; HPS MPFE         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module|f2s_0_arprot[0]                                                 ;
;   2.604 ;   0.000 ; RR ; CELL ; 2      ; HPSMPFE_X172_Y209_N0 ; HPS MPFE         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module~soc_mpfe_wrapper/s1235_0_24__vio_lab_core_periphery__clk[0].reg ;
+---------+---------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                        ;
+---------+----------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                  ; latch edge time                                                                                                                                ;
; 2.297   ; 2.297    ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                                                                                                ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                                                                                        ;
;   0.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                                                                                        ;
;   0.622 ;   0.457  ; RR ; CELL ; 1539   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                     ;
;   2.481 ;   1.859  ; RR ; IC   ; 1      ; HPSMPFE_X172_Y209_N0 ; HPS MPFE         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module|f2s_0_clk                                                       ;
;   2.481 ;   0.000  ; RR ; CELL ; 2      ; HPSMPFE_X172_Y209_N0 ; HPS MPFE         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module~soc_mpfe_wrapper/s1235_0_24__vio_lab_core_periphery__clk[0].reg ;
;   2.304 ;   -0.177 ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                                                                                        ;
;   2.297 ;   -0.007 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                                                                                         ;
; 2.297   ; 0.000    ;    ;      ;        ;                      ;                  ; clock uncertainty                                                                                                                              ;
; 2.599   ; 0.302    ;    ; uTh  ; 2      ; HPSMPFE_X172_Y209_N0 ; HPS MPFE         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module~soc_mpfe_wrapper/s1235_0_24__vio_lab_core_periphery__clk[0].reg ;
+---------+----------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Hold slack is 0.005 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                     ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                          ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|mm_interconnect_0|axi_conduit_merger_0_altera_axi_master_1_agent|awaddr_q0[2]~DUPLICATE                                               ;
; To Node                         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module~soc_mpfe_wrapper/s1235_0_24__vio_lab_core_periphery__clk[0].reg ;
; Launch Clock                    ; MAIN_CLOCK                                                                                                                                     ;
; Latch Clock                     ; MAIN_CLOCK                                                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                       ;
; Data Arrival Time               ; 2.576                                                                                                                                          ;
; Data Required Time              ; 2.571                                                                                                                                          ;
; Slack                           ; 0.005                                                                                                                                          ;
; Worst-Case Operating Conditions ; Fast vid2 100C Model                                                                                                                           ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.112 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.391 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.617       ; 74         ; 0.000 ; 1.617 ;
;    Cell                ;       ; 3     ; 0.568       ; 26         ; 0.000 ; 0.403 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.248       ; 63         ; 0.248 ; 0.248 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.143       ; 37         ; 0.143 ; 0.143 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.859       ; 75         ; 0.000 ; 1.859 ;
;    Cell                ;       ; 3     ; 0.622       ; 25         ; 0.000 ; 0.457 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                        ;
+---------+---------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                  ; launch edge time                                                                                                                               ;
; 2.185   ; 2.185   ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                  ; source latency                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                                                                                                ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                                                                                        ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                                                                                        ;
;   0.568 ;   0.403 ; RR ; CELL ; 1539   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                     ;
;   2.185 ;   1.617 ; RR ; IC   ; 1      ; FF_X243_Y206_N53     ; ALM Register     ; soc_inst|mm_interconnect_0|axi_conduit_merger_0_altera_axi_master_1_agent|awaddr_q0[2]~DUPLICATE|clk                                           ;
;   2.185 ;   0.000 ; RR ; CELL ; 1      ; FF_X243_Y206_N53     ; ALM Register     ; soc_inst|mm_interconnect_0|axi_conduit_merger_0_altera_axi_master_1_agent|awaddr_q0[2]~DUPLICATE                                               ;
; 2.576   ; 0.391   ;    ;      ;        ;                      ;                  ; data path                                                                                                                                      ;
;   2.328 ;   0.143 ; RR ; uTco ; 3      ; FF_X243_Y206_N53     ; ALM Register     ; soc_inst|mm_interconnect_0|axi_conduit_merger_0_altera_axi_master_1_agent|awaddr_q0[2]~DUPLICATE|q                                             ;
;   2.576 ;   0.248 ; RR ; IC   ; 1      ; HPSMPFE_X172_Y209_N0 ; HPS MPFE         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module|f2s_0_awaddr[2]                                                 ;
;   2.576 ;   0.000 ; RR ; CELL ; 2      ; HPSMPFE_X172_Y209_N0 ; HPS MPFE         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module~soc_mpfe_wrapper/s1235_0_24__vio_lab_core_periphery__clk[0].reg ;
+---------+---------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                        ;
+---------+----------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                  ; latch edge time                                                                                                                                ;
; 2.297   ; 2.297    ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                                                                                                ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                                                                                        ;
;   0.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                                                                                        ;
;   0.622 ;   0.457  ; RR ; CELL ; 1539   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                     ;
;   2.481 ;   1.859  ; RR ; IC   ; 1      ; HPSMPFE_X172_Y209_N0 ; HPS MPFE         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module|f2s_0_clk                                                       ;
;   2.481 ;   0.000  ; RR ; CELL ; 2      ; HPSMPFE_X172_Y209_N0 ; HPS MPFE         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module~soc_mpfe_wrapper/s1235_0_24__vio_lab_core_periphery__clk[0].reg ;
;   2.304 ;   -0.177 ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                                                                                        ;
;   2.297 ;   -0.007 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                                                                                         ;
; 2.297   ; 0.000    ;    ;      ;        ;                      ;                  ; clock uncertainty                                                                                                                              ;
; 2.571   ; 0.274    ;    ; uTh  ; 2      ; HPSMPFE_X172_Y209_N0 ; HPS MPFE         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module~soc_mpfe_wrapper/s1235_0_24__vio_lab_core_periphery__clk[0].reg ;
+---------+----------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Hold slack is 0.007 
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                     ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                          ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|mm_interconnect_0|axi_conduit_merger_0_altera_axi_master_1_agent|araddr_q0[6]                                                         ;
; To Node                         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module~soc_mpfe_wrapper/s1235_0_24__vio_lab_core_periphery__clk[0].reg ;
; Launch Clock                    ; MAIN_CLOCK                                                                                                                                     ;
; Latch Clock                     ; MAIN_CLOCK                                                                                                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                       ;
; Data Arrival Time               ; 2.595                                                                                                                                          ;
; Data Required Time              ; 2.588                                                                                                                                          ;
; Slack                           ; 0.007                                                                                                                                          ;
; Worst-Case Operating Conditions ; Fast vid2 100C Model                                                                                                                           ;
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.112 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.410 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.617       ; 74         ; 0.000 ; 1.617 ;
;    Cell                ;       ; 3     ; 0.568       ; 26         ; 0.000 ; 0.403 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.267       ; 65         ; 0.267 ; 0.267 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.143       ; 35         ; 0.143 ; 0.143 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.859       ; 75         ; 0.000 ; 1.859 ;
;    Cell                ;       ; 3     ; 0.622       ; 25         ; 0.000 ; 0.457 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                 ;
+---------+---------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                        ;
+---------+---------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                  ; launch edge time                                                                                                                               ;
; 2.185   ; 2.185   ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                  ; source latency                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                                                                                                ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                                                                                        ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                                                                                        ;
;   0.568 ;   0.403 ; RR ; CELL ; 1539   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                     ;
;   2.185 ;   1.617 ; RR ; IC   ; 1      ; FF_X243_Y206_N8      ; ALM Register     ; soc_inst|mm_interconnect_0|axi_conduit_merger_0_altera_axi_master_1_agent|araddr_q0[6]|clk                                                     ;
;   2.185 ;   0.000 ; RR ; CELL ; 1      ; FF_X243_Y206_N8      ; ALM Register     ; soc_inst|mm_interconnect_0|axi_conduit_merger_0_altera_axi_master_1_agent|araddr_q0[6]                                                         ;
; 2.595   ; 0.410   ;    ;      ;        ;                      ;                  ; data path                                                                                                                                      ;
;   2.328 ;   0.143 ; RR ; uTco ; 1      ; FF_X243_Y206_N8      ; ALM Register     ; soc_inst|mm_interconnect_0|axi_conduit_merger_0_altera_axi_master_1_agent|araddr_q0[6]|q                                                       ;
;   2.595 ;   0.267 ; RR ; IC   ; 1      ; HPSMPFE_X172_Y209_N0 ; HPS MPFE         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module|f2s_0_araddr[6]                                                 ;
;   2.595 ;   0.000 ; RR ; CELL ; 2      ; HPSMPFE_X172_Y209_N0 ; HPS MPFE         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module~soc_mpfe_wrapper/s1235_0_24__vio_lab_core_periphery__clk[0].reg ;
+---------+---------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                 ;
+---------+----------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                                                                                        ;
+---------+----------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                  ; latch edge time                                                                                                                                ;
; 2.297   ; 2.297    ;    ;      ;        ;                      ;                  ; clock path                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                                                                                                 ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                                                                                                ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                                                                                        ;
;   0.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                                                                                        ;
;   0.622 ;   0.457  ; RR ; CELL ; 1539   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0                                                                     ;
;   2.481 ;   1.859  ; RR ; IC   ; 1      ; HPSMPFE_X172_Y209_N0 ; HPS MPFE         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module|f2s_0_clk                                                       ;
;   2.481 ;   0.000  ; RR ; CELL ; 2      ; HPSMPFE_X172_Y209_N0 ; HPS MPFE         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module~soc_mpfe_wrapper/s1235_0_24__vio_lab_core_periphery__clk[0].reg ;
;   2.304 ;   -0.177 ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                                                                                        ;
;   2.297 ;   -0.007 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                                                                                         ;
; 2.297   ; 0.000    ;    ;      ;        ;                      ;                  ; clock uncertainty                                                                                                                              ;
; 2.588   ; 0.291    ;    ; uTh  ; 2      ; HPSMPFE_X172_Y209_N0 ; HPS MPFE         ; soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces|mpfe_inst|f2s_module~soc_mpfe_wrapper/s1235_0_24__vio_lab_core_periphery__clk[0].reg ;
+---------+----------+----+------+--------+----------------------+------------------+------------------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.119 

Tcl Command:
    report_timing -hold -panel_name {Worst-Case Timing Paths||Hold||soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0} -to_clock [get_clocks {soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0}] 
    -hold 
    -npaths 10 
    -detail full_path 
    -panel_name {soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0} 

Snapshot:
    final

Delay Models:
    Slow vid2 100C Model
    Slow vid2b 100C Model
    Fast vid2a 0C Model
    Fast vid2a 100C Model
    Fast vid2 100C Model


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                                                                             ; To Node                                                                                                                       ; Launch Clock                                        ; Latch Clock                                         ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+---------------------------------+
; 0.119 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[49].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst~ufi_read_reg           ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; 0.000        ; -0.181     ; 0.145      ; Fast vid2a 0C Model             ;
; 0.119 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[27].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst~ufi_read_reg           ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; 0.000        ; -0.178     ; 0.117      ; Fast vid2a 0C Model             ;
; 0.119 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[26].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst~ufi_read_reg           ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; 0.000        ; -0.178     ; 0.116      ; Fast vid2a 0C Model             ;
; 0.120 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[48].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst~ufi_read_reg           ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; 0.000        ; -0.181     ; 0.132      ; Fast vid2a 0C Model             ;
; 0.121 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[25].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst~ufi_read_reg           ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; 0.000        ; -0.178     ; 0.141      ; Fast vid2a 0C Model             ;
; 0.121 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[38].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst~ufi_read_reg           ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; 0.000        ; -0.179     ; 0.119      ; Fast vid2a 0C Model             ;
; 0.123 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[33].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst~ufi_read_reg           ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; 0.000        ; -0.179     ; 0.120      ; Fast vid2a 0C Model             ;
; 0.124 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_sideband_ufi_gen[1].sideband_c2p_ufi_i|c2p_225_ufi.ufi_inst~ufi_read_reg  ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; 0.000        ; -0.182     ; 0.143      ; Fast vid2a 0C Model             ;
; 0.125 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[18].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst~ufi_read_reg           ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; 0.000        ; -0.181     ; 0.138      ; Fast vid2a 0C Model             ;
; 0.128 ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_sideband_ufi_gen[38].sideband_c2p_ufi_i|c2p_225_ufi.ufi_inst~ufi_read_reg ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; 0.000        ; -0.177     ; 0.116      ; Fast vid2a 0C Model             ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+-----------------------------------------------------+--------------+------------+------------+---------------------------------+


Path #1: Hold slack is 0.119 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[49].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst~ufi_read_reg ;
; To Node                         ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                               ;
; Launch Clock                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                         ;
; Latch Clock                     ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                    ;
; Data Arrival Time               ; 2.395                                                                                                                                                       ;
; Data Required Time              ; 2.276                                                                                                                                                       ;
; Slack                           ; 0.119                                                                                                                                                       ;
; Worst-Case Operating Conditions ; Fast vid2a 0C Model                                                                                                                                         ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.181 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.145  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;        ; 19    ; 2.461       ; 87         ; 0.000  ; 0.664  ;
;    PLL Compensation    ;        ; 1     ; -0.592      ; 0          ; -0.592 ; -0.592 ;
;    uTco                ;        ; 1     ; 0.381       ; 13         ; 0.381  ; 0.381  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    Cell                ;        ; 2     ; 0.071       ; 49         ; 0.000  ; 0.071  ;
;    uTco                ;        ; 1     ; 0.074       ; 51         ; 0.074  ; 0.074  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;        ; 19    ; 2.519       ; 85         ; 0.000  ; 0.749  ;
;    PLL Compensation    ;        ; 1     ; -0.518      ; 0          ; -0.518 ; -0.518 ;
;    uTco                ;        ; 1     ; 0.437       ; 15         ; 0.437  ; 0.437  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                            ;                          ; launch edge time                                                                                                                                                                  ;
; 2.250   ; 2.250    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                      ;
;   0.173 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                      ;
;   0.837 ;   0.664  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                          ;
;   0.940 ;   0.103  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                          ;
;   1.242 ;   0.302  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                             ;
;   1.242 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                         ;
;   1.362 ;   0.120  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0] ;
;   1.473 ;   0.111  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.576 ;   0.103  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                ;
;   1.660 ;   0.084  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                             ;
;   1.664 ;   0.004  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                  ;
;   1.072 ;   -0.592 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                               ;
;   1.072 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                               ;
;   1.085 ;   0.013  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   1.085 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                             ;
;   1.466 ;   0.381  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                              ;
;   1.466 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                    ;
;   1.553 ;   0.087  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                          ;
;   1.581 ;   0.028  ; RR ; CELL ; 5      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_rxloaden_from_btm                                          ;
;   1.916 ;   0.335  ; RR ; CELL ; 964    ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_clk_ufi_0                                                  ;
;   2.250 ;   0.334  ; RR ; CELL ; 1      ; UFI_X265_Y211_N311         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[49].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst|destclk                            ;
;   2.250 ;   0.000  ; RR ; CELL ; 1      ; UFI_X265_Y211_N311         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[49].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst~ufi_read_reg                       ;
; 2.395   ; 0.145    ;    ;      ;        ;                            ;                          ; data path                                                                                                                                                                         ;
;   2.324 ;   0.074  ; RR ; uTco ; 1      ; UFI_X265_Y211_N311         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[49].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst|dout                               ;
;   2.395 ;   0.071  ; RR ; CELL ; 1      ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|mmr_in[49]                                                   ;
;   2.395 ;   0.000  ; RR ; CELL ; 89     ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                     ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                            ;                          ; latch edge time                                                                                                                                                                   ;
; 2.069   ; 2.069    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                      ;
;   0.173 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                      ;
;   0.922 ;   0.749  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                          ;
;   1.044 ;   0.122  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                          ;
;   1.387 ;   0.343  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                             ;
;   1.387 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                         ;
;   1.524 ;   0.137  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0] ;
;   1.650 ;   0.126  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.768 ;   0.118  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                ;
;   1.865 ;   0.097  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                             ;
;   1.872 ;   0.007  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                  ;
;   1.354 ;   -0.518 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                               ;
;   1.354 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                               ;
;   1.370 ;   0.016  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   1.370 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                             ;
;   1.807 ;   0.437  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                              ;
;   1.807 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                    ;
;   1.908 ;   0.101  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                          ;
;   1.940 ;   0.032  ; RR ; CELL ; 8      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_match_tp                                                       ;
;   2.438 ;   0.498  ; RR ; CELL ; 1      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_clk_hmc[0]                                                              ;
;   2.438 ;   0.000  ; RR ; CELL ; 1      ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|phy_clk_in[0]                                                ;
;   2.438 ;   0.000  ; RR ; CELL ; 89     ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                     ;
;   2.083 ;   -0.355 ;    ;      ;        ;                            ;                          ; clock pessimism removed                                                                                                                                                           ;
;   2.069 ;   -0.014 ;    ;      ;        ;                            ;                          ; advanced clock effects                                                                                                                                                            ;
; 2.059   ; -0.010   ;    ;      ;        ;                            ;                          ; clock uncertainty                                                                                                                                                                 ;
; 2.276   ; 0.217    ;    ; uTh  ; 89     ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                     ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Hold slack is 0.119 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[27].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst~ufi_read_reg ;
; To Node                         ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                               ;
; Launch Clock                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                         ;
; Latch Clock                     ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                    ;
; Data Arrival Time               ; 2.364                                                                                                                                                       ;
; Data Required Time              ; 2.245                                                                                                                                                       ;
; Slack                           ; 0.119                                                                                                                                                       ;
; Worst-Case Operating Conditions ; Fast vid2a 0C Model                                                                                                                                         ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.178 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.117  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;        ; 19    ; 2.458       ; 87         ; 0.000  ; 0.664  ;
;    PLL Compensation    ;        ; 1     ; -0.592      ; 0          ; -0.592 ; -0.592 ;
;    uTco                ;        ; 1     ; 0.381       ; 13         ; 0.381  ; 0.381  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    Cell                ;        ; 2     ; 0.043       ; 37         ; 0.000  ; 0.043  ;
;    uTco                ;        ; 1     ; 0.074       ; 63         ; 0.074  ; 0.074  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;        ; 19    ; 2.519       ; 85         ; 0.000  ; 0.749  ;
;    PLL Compensation    ;        ; 1     ; -0.518      ; 0          ; -0.518 ; -0.518 ;
;    uTco                ;        ; 1     ; 0.437       ; 15         ; 0.437  ; 0.437  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                            ;                          ; launch edge time                                                                                                                                                                  ;
; 2.247   ; 2.247    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                      ;
;   0.173 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                      ;
;   0.837 ;   0.664  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                          ;
;   0.940 ;   0.103  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                          ;
;   1.242 ;   0.302  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                             ;
;   1.242 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                         ;
;   1.362 ;   0.120  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0] ;
;   1.473 ;   0.111  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.576 ;   0.103  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                ;
;   1.660 ;   0.084  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                             ;
;   1.664 ;   0.004  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                  ;
;   1.072 ;   -0.592 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                               ;
;   1.072 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                               ;
;   1.085 ;   0.013  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   1.085 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                             ;
;   1.466 ;   0.381  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                              ;
;   1.466 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                    ;
;   1.553 ;   0.087  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                          ;
;   1.581 ;   0.028  ; RR ; CELL ; 5      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_rxloaden_from_btm                                          ;
;   1.916 ;   0.335  ; RR ; CELL ; 964    ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_clk_ufi_0                                                  ;
;   2.247 ;   0.331  ; RR ; CELL ; 1      ; UFI_X265_Y211_N329         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[27].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst|destclk                            ;
;   2.247 ;   0.000  ; RR ; CELL ; 1      ; UFI_X265_Y211_N329         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[27].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst~ufi_read_reg                       ;
; 2.364   ; 0.117    ;    ;      ;        ;                            ;                          ; data path                                                                                                                                                                         ;
;   2.321 ;   0.074  ; RR ; uTco ; 1      ; UFI_X265_Y211_N329         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[27].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst|dout                               ;
;   2.364 ;   0.043  ; RR ; CELL ; 1      ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|mmr_in[27]                                                   ;
;   2.364 ;   0.000  ; RR ; CELL ; 89     ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                     ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                            ;                          ; latch edge time                                                                                                                                                                   ;
; 2.069   ; 2.069    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                      ;
;   0.173 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                      ;
;   0.922 ;   0.749  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                          ;
;   1.044 ;   0.122  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                          ;
;   1.387 ;   0.343  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                             ;
;   1.387 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                         ;
;   1.524 ;   0.137  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0] ;
;   1.650 ;   0.126  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.768 ;   0.118  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                ;
;   1.865 ;   0.097  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                             ;
;   1.872 ;   0.007  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                  ;
;   1.354 ;   -0.518 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                               ;
;   1.354 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                               ;
;   1.370 ;   0.016  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   1.370 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                             ;
;   1.807 ;   0.437  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                              ;
;   1.807 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                    ;
;   1.908 ;   0.101  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                          ;
;   1.940 ;   0.032  ; RR ; CELL ; 8      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_match_tp                                                       ;
;   2.438 ;   0.498  ; RR ; CELL ; 1      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_clk_hmc[0]                                                              ;
;   2.438 ;   0.000  ; RR ; CELL ; 1      ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|phy_clk_in[0]                                                ;
;   2.438 ;   0.000  ; RR ; CELL ; 89     ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                     ;
;   2.083 ;   -0.355 ;    ;      ;        ;                            ;                          ; clock pessimism removed                                                                                                                                                           ;
;   2.069 ;   -0.014 ;    ;      ;        ;                            ;                          ; advanced clock effects                                                                                                                                                            ;
; 2.059   ; -0.010   ;    ;      ;        ;                            ;                          ; clock uncertainty                                                                                                                                                                 ;
; 2.245   ; 0.186    ;    ; uTh  ; 89     ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                     ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Hold slack is 0.119 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[26].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst~ufi_read_reg ;
; To Node                         ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                               ;
; Launch Clock                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                         ;
; Latch Clock                     ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                    ;
; Data Arrival Time               ; 2.363                                                                                                                                                       ;
; Data Required Time              ; 2.244                                                                                                                                                       ;
; Slack                           ; 0.119                                                                                                                                                       ;
; Worst-Case Operating Conditions ; Fast vid2a 0C Model                                                                                                                                         ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.178 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.116  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;        ; 19    ; 2.458       ; 87         ; 0.000  ; 0.664  ;
;    PLL Compensation    ;        ; 1     ; -0.592      ; 0          ; -0.592 ; -0.592 ;
;    uTco                ;        ; 1     ; 0.381       ; 13         ; 0.381  ; 0.381  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    Cell                ;        ; 2     ; 0.041       ; 35         ; 0.000  ; 0.041  ;
;    uTco                ;        ; 1     ; 0.075       ; 65         ; 0.075  ; 0.075  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;        ; 19    ; 2.519       ; 85         ; 0.000  ; 0.749  ;
;    PLL Compensation    ;        ; 1     ; -0.518      ; 0          ; -0.518 ; -0.518 ;
;    uTco                ;        ; 1     ; 0.437       ; 15         ; 0.437  ; 0.437  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                            ;                          ; launch edge time                                                                                                                                                                  ;
; 2.247   ; 2.247    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                      ;
;   0.173 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                      ;
;   0.837 ;   0.664  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                          ;
;   0.940 ;   0.103  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                          ;
;   1.242 ;   0.302  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                             ;
;   1.242 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                         ;
;   1.362 ;   0.120  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0] ;
;   1.473 ;   0.111  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.576 ;   0.103  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                ;
;   1.660 ;   0.084  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                             ;
;   1.664 ;   0.004  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                  ;
;   1.072 ;   -0.592 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                               ;
;   1.072 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                               ;
;   1.085 ;   0.013  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   1.085 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                             ;
;   1.466 ;   0.381  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                              ;
;   1.466 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                    ;
;   1.553 ;   0.087  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                          ;
;   1.581 ;   0.028  ; RR ; CELL ; 5      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_rxloaden_from_btm                                          ;
;   1.916 ;   0.335  ; RR ; CELL ; 964    ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_clk_ufi_0                                                  ;
;   2.247 ;   0.331  ; RR ; CELL ; 1      ; UFI_X265_Y211_N331         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[26].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst|destclk                            ;
;   2.247 ;   0.000  ; RR ; CELL ; 1      ; UFI_X265_Y211_N331         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[26].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst~ufi_read_reg                       ;
; 2.363   ; 0.116    ;    ;      ;        ;                            ;                          ; data path                                                                                                                                                                         ;
;   2.322 ;   0.075  ; RR ; uTco ; 1      ; UFI_X265_Y211_N331         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[26].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst|dout                               ;
;   2.363 ;   0.041  ; RR ; CELL ; 1      ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|mmr_in[26]                                                   ;
;   2.363 ;   0.000  ; RR ; CELL ; 89     ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                     ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                            ;                          ; latch edge time                                                                                                                                                                   ;
; 2.069   ; 2.069    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                      ;
;   0.173 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                      ;
;   0.922 ;   0.749  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                          ;
;   1.044 ;   0.122  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                          ;
;   1.387 ;   0.343  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                             ;
;   1.387 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                         ;
;   1.524 ;   0.137  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0] ;
;   1.650 ;   0.126  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.768 ;   0.118  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                ;
;   1.865 ;   0.097  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                             ;
;   1.872 ;   0.007  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                  ;
;   1.354 ;   -0.518 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                               ;
;   1.354 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                               ;
;   1.370 ;   0.016  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   1.370 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                             ;
;   1.807 ;   0.437  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                              ;
;   1.807 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                    ;
;   1.908 ;   0.101  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                          ;
;   1.940 ;   0.032  ; RR ; CELL ; 8      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_match_tp                                                       ;
;   2.438 ;   0.498  ; RR ; CELL ; 1      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_clk_hmc[0]                                                              ;
;   2.438 ;   0.000  ; RR ; CELL ; 1      ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|phy_clk_in[0]                                                ;
;   2.438 ;   0.000  ; RR ; CELL ; 89     ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                     ;
;   2.083 ;   -0.355 ;    ;      ;        ;                            ;                          ; clock pessimism removed                                                                                                                                                           ;
;   2.069 ;   -0.014 ;    ;      ;        ;                            ;                          ; advanced clock effects                                                                                                                                                            ;
; 2.059   ; -0.010   ;    ;      ;        ;                            ;                          ; clock uncertainty                                                                                                                                                                 ;
; 2.244   ; 0.185    ;    ; uTh  ; 89     ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                     ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Hold slack is 0.120 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[48].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst~ufi_read_reg ;
; To Node                         ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                               ;
; Launch Clock                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                         ;
; Latch Clock                     ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                    ;
; Data Arrival Time               ; 2.382                                                                                                                                                       ;
; Data Required Time              ; 2.262                                                                                                                                                       ;
; Slack                           ; 0.120                                                                                                                                                       ;
; Worst-Case Operating Conditions ; Fast vid2a 0C Model                                                                                                                                         ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.181 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.132  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;        ; 19    ; 2.461       ; 87         ; 0.000  ; 0.664  ;
;    PLL Compensation    ;        ; 1     ; -0.592      ; 0          ; -0.592 ; -0.592 ;
;    uTco                ;        ; 1     ; 0.381       ; 13         ; 0.381  ; 0.381  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    Cell                ;        ; 2     ; 0.057       ; 43         ; 0.000  ; 0.057  ;
;    uTco                ;        ; 1     ; 0.075       ; 57         ; 0.075  ; 0.075  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;        ; 19    ; 2.519       ; 85         ; 0.000  ; 0.749  ;
;    PLL Compensation    ;        ; 1     ; -0.518      ; 0          ; -0.518 ; -0.518 ;
;    uTco                ;        ; 1     ; 0.437       ; 15         ; 0.437  ; 0.437  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                            ;                          ; launch edge time                                                                                                                                                                  ;
; 2.250   ; 2.250    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                      ;
;   0.173 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                      ;
;   0.837 ;   0.664  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                          ;
;   0.940 ;   0.103  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                          ;
;   1.242 ;   0.302  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                             ;
;   1.242 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                         ;
;   1.362 ;   0.120  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0] ;
;   1.473 ;   0.111  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.576 ;   0.103  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                ;
;   1.660 ;   0.084  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                             ;
;   1.664 ;   0.004  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                  ;
;   1.072 ;   -0.592 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                               ;
;   1.072 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                               ;
;   1.085 ;   0.013  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   1.085 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                             ;
;   1.466 ;   0.381  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                              ;
;   1.466 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                    ;
;   1.553 ;   0.087  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                          ;
;   1.581 ;   0.028  ; RR ; CELL ; 5      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_rxloaden_from_btm                                          ;
;   1.916 ;   0.335  ; RR ; CELL ; 964    ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_clk_ufi_0                                                  ;
;   2.250 ;   0.334  ; RR ; CELL ; 1      ; UFI_X265_Y211_N313         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[48].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst|destclk                            ;
;   2.250 ;   0.000  ; RR ; CELL ; 1      ; UFI_X265_Y211_N313         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[48].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst~ufi_read_reg                       ;
; 2.382   ; 0.132    ;    ;      ;        ;                            ;                          ; data path                                                                                                                                                                         ;
;   2.325 ;   0.075  ; RR ; uTco ; 1      ; UFI_X265_Y211_N313         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[48].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst|dout                               ;
;   2.382 ;   0.057  ; RR ; CELL ; 1      ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|mmr_in[48]                                                   ;
;   2.382 ;   0.000  ; RR ; CELL ; 89     ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                     ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                            ;                          ; latch edge time                                                                                                                                                                   ;
; 2.069   ; 2.069    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                      ;
;   0.173 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                      ;
;   0.922 ;   0.749  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                          ;
;   1.044 ;   0.122  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                          ;
;   1.387 ;   0.343  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                             ;
;   1.387 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                         ;
;   1.524 ;   0.137  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0] ;
;   1.650 ;   0.126  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.768 ;   0.118  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                ;
;   1.865 ;   0.097  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                             ;
;   1.872 ;   0.007  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                  ;
;   1.354 ;   -0.518 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                               ;
;   1.354 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                               ;
;   1.370 ;   0.016  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   1.370 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                             ;
;   1.807 ;   0.437  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                              ;
;   1.807 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                    ;
;   1.908 ;   0.101  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                          ;
;   1.940 ;   0.032  ; RR ; CELL ; 8      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_match_tp                                                       ;
;   2.438 ;   0.498  ; RR ; CELL ; 1      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_clk_hmc[0]                                                              ;
;   2.438 ;   0.000  ; RR ; CELL ; 1      ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|phy_clk_in[0]                                                ;
;   2.438 ;   0.000  ; RR ; CELL ; 89     ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                     ;
;   2.083 ;   -0.355 ;    ;      ;        ;                            ;                          ; clock pessimism removed                                                                                                                                                           ;
;   2.069 ;   -0.014 ;    ;      ;        ;                            ;                          ; advanced clock effects                                                                                                                                                            ;
; 2.059   ; -0.010   ;    ;      ;        ;                            ;                          ; clock uncertainty                                                                                                                                                                 ;
; 2.262   ; 0.203    ;    ; uTh  ; 89     ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                     ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Hold slack is 0.121 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[25].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst~ufi_read_reg ;
; To Node                         ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                               ;
; Launch Clock                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                         ;
; Latch Clock                     ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                    ;
; Data Arrival Time               ; 2.388                                                                                                                                                       ;
; Data Required Time              ; 2.267                                                                                                                                                       ;
; Slack                           ; 0.121                                                                                                                                                       ;
; Worst-Case Operating Conditions ; Fast vid2a 0C Model                                                                                                                                         ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.178 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.141  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;        ; 19    ; 2.458       ; 87         ; 0.000  ; 0.664  ;
;    PLL Compensation    ;        ; 1     ; -0.592      ; 0          ; -0.592 ; -0.592 ;
;    uTco                ;        ; 1     ; 0.381       ; 13         ; 0.381  ; 0.381  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    Cell                ;        ; 2     ; 0.066       ; 47         ; 0.000  ; 0.066  ;
;    uTco                ;        ; 1     ; 0.075       ; 53         ; 0.075  ; 0.075  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;        ; 19    ; 2.519       ; 85         ; 0.000  ; 0.749  ;
;    PLL Compensation    ;        ; 1     ; -0.518      ; 0          ; -0.518 ; -0.518 ;
;    uTco                ;        ; 1     ; 0.437       ; 15         ; 0.437  ; 0.437  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                            ;                          ; launch edge time                                                                                                                                                                  ;
; 2.247   ; 2.247    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                      ;
;   0.173 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                      ;
;   0.837 ;   0.664  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                          ;
;   0.940 ;   0.103  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                          ;
;   1.242 ;   0.302  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                             ;
;   1.242 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                         ;
;   1.362 ;   0.120  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0] ;
;   1.473 ;   0.111  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.576 ;   0.103  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                ;
;   1.660 ;   0.084  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                             ;
;   1.664 ;   0.004  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                  ;
;   1.072 ;   -0.592 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                               ;
;   1.072 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                               ;
;   1.085 ;   0.013  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   1.085 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                             ;
;   1.466 ;   0.381  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                              ;
;   1.466 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                    ;
;   1.553 ;   0.087  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                          ;
;   1.581 ;   0.028  ; RR ; CELL ; 5      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_rxloaden_from_btm                                          ;
;   1.916 ;   0.335  ; RR ; CELL ; 964    ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_clk_ufi_0                                                  ;
;   2.247 ;   0.331  ; RR ; CELL ; 1      ; UFI_X265_Y211_N333         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[25].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst|destclk                            ;
;   2.247 ;   0.000  ; RR ; CELL ; 1      ; UFI_X265_Y211_N333         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[25].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst~ufi_read_reg                       ;
; 2.388   ; 0.141    ;    ;      ;        ;                            ;                          ; data path                                                                                                                                                                         ;
;   2.322 ;   0.075  ; RR ; uTco ; 1      ; UFI_X265_Y211_N333         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[25].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst|dout                               ;
;   2.388 ;   0.066  ; RR ; CELL ; 1      ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|mmr_in[25]                                                   ;
;   2.388 ;   0.000  ; RR ; CELL ; 89     ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                     ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                            ;                          ; latch edge time                                                                                                                                                                   ;
; 2.069   ; 2.069    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                      ;
;   0.173 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                      ;
;   0.922 ;   0.749  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                          ;
;   1.044 ;   0.122  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                          ;
;   1.387 ;   0.343  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                             ;
;   1.387 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                         ;
;   1.524 ;   0.137  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0] ;
;   1.650 ;   0.126  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.768 ;   0.118  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                ;
;   1.865 ;   0.097  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                             ;
;   1.872 ;   0.007  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                  ;
;   1.354 ;   -0.518 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                               ;
;   1.354 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                               ;
;   1.370 ;   0.016  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   1.370 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                             ;
;   1.807 ;   0.437  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                              ;
;   1.807 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                    ;
;   1.908 ;   0.101  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                          ;
;   1.940 ;   0.032  ; RR ; CELL ; 8      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_match_tp                                                       ;
;   2.438 ;   0.498  ; RR ; CELL ; 1      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_clk_hmc[0]                                                              ;
;   2.438 ;   0.000  ; RR ; CELL ; 1      ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|phy_clk_in[0]                                                ;
;   2.438 ;   0.000  ; RR ; CELL ; 89     ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                     ;
;   2.083 ;   -0.355 ;    ;      ;        ;                            ;                          ; clock pessimism removed                                                                                                                                                           ;
;   2.069 ;   -0.014 ;    ;      ;        ;                            ;                          ; advanced clock effects                                                                                                                                                            ;
; 2.059   ; -0.010   ;    ;      ;        ;                            ;                          ; clock uncertainty                                                                                                                                                                 ;
; 2.267   ; 0.208    ;    ; uTh  ; 89     ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                     ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Hold slack is 0.121 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[38].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst~ufi_read_reg ;
; To Node                         ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                               ;
; Launch Clock                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                         ;
; Latch Clock                     ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                    ;
; Data Arrival Time               ; 2.367                                                                                                                                                       ;
; Data Required Time              ; 2.246                                                                                                                                                       ;
; Slack                           ; 0.121                                                                                                                                                       ;
; Worst-Case Operating Conditions ; Fast vid2a 0C Model                                                                                                                                         ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.179 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.119  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;        ; 19    ; 2.459       ; 87         ; 0.000  ; 0.664  ;
;    PLL Compensation    ;        ; 1     ; -0.592      ; 0          ; -0.592 ; -0.592 ;
;    uTco                ;        ; 1     ; 0.381       ; 13         ; 0.381  ; 0.381  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    Cell                ;        ; 2     ; 0.046       ; 39         ; 0.000  ; 0.046  ;
;    uTco                ;        ; 1     ; 0.073       ; 61         ; 0.073  ; 0.073  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;        ; 19    ; 2.519       ; 85         ; 0.000  ; 0.749  ;
;    PLL Compensation    ;        ; 1     ; -0.518      ; 0          ; -0.518 ; -0.518 ;
;    uTco                ;        ; 1     ; 0.437       ; 15         ; 0.437  ; 0.437  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                            ;                          ; launch edge time                                                                                                                                                                  ;
; 2.248   ; 2.248    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                      ;
;   0.173 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                      ;
;   0.837 ;   0.664  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                          ;
;   0.940 ;   0.103  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                          ;
;   1.242 ;   0.302  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                             ;
;   1.242 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                         ;
;   1.362 ;   0.120  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0] ;
;   1.473 ;   0.111  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.576 ;   0.103  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                ;
;   1.660 ;   0.084  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                             ;
;   1.664 ;   0.004  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                  ;
;   1.072 ;   -0.592 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                               ;
;   1.072 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                               ;
;   1.085 ;   0.013  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   1.085 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                             ;
;   1.466 ;   0.381  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                              ;
;   1.466 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                    ;
;   1.553 ;   0.087  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                          ;
;   1.581 ;   0.028  ; RR ; CELL ; 5      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_rxloaden_from_btm                                          ;
;   1.916 ;   0.335  ; RR ; CELL ; 964    ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_clk_ufi_0                                                  ;
;   2.248 ;   0.332  ; RR ; CELL ; 1      ; UFI_X265_Y211_N345         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[38].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst|destclk                            ;
;   2.248 ;   0.000  ; RR ; CELL ; 1      ; UFI_X265_Y211_N345         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[38].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst~ufi_read_reg                       ;
; 2.367   ; 0.119    ;    ;      ;        ;                            ;                          ; data path                                                                                                                                                                         ;
;   2.321 ;   0.073  ; RR ; uTco ; 1      ; UFI_X265_Y211_N345         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[38].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst|dout                               ;
;   2.367 ;   0.046  ; RR ; CELL ; 1      ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|mmr_in[38]                                                   ;
;   2.367 ;   0.000  ; RR ; CELL ; 89     ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                     ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                            ;                          ; latch edge time                                                                                                                                                                   ;
; 2.069   ; 2.069    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                      ;
;   0.173 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                      ;
;   0.922 ;   0.749  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                          ;
;   1.044 ;   0.122  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                          ;
;   1.387 ;   0.343  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                             ;
;   1.387 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                         ;
;   1.524 ;   0.137  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0] ;
;   1.650 ;   0.126  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.768 ;   0.118  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                ;
;   1.865 ;   0.097  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                             ;
;   1.872 ;   0.007  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                  ;
;   1.354 ;   -0.518 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                               ;
;   1.354 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                               ;
;   1.370 ;   0.016  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   1.370 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                             ;
;   1.807 ;   0.437  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                              ;
;   1.807 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                    ;
;   1.908 ;   0.101  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                          ;
;   1.940 ;   0.032  ; RR ; CELL ; 8      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_match_tp                                                       ;
;   2.438 ;   0.498  ; RR ; CELL ; 1      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_clk_hmc[0]                                                              ;
;   2.438 ;   0.000  ; RR ; CELL ; 1      ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|phy_clk_in[0]                                                ;
;   2.438 ;   0.000  ; RR ; CELL ; 89     ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                     ;
;   2.083 ;   -0.355 ;    ;      ;        ;                            ;                          ; clock pessimism removed                                                                                                                                                           ;
;   2.069 ;   -0.014 ;    ;      ;        ;                            ;                          ; advanced clock effects                                                                                                                                                            ;
; 2.059   ; -0.010   ;    ;      ;        ;                            ;                          ; clock uncertainty                                                                                                                                                                 ;
; 2.246   ; 0.187    ;    ; uTh  ; 89     ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                     ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Hold slack is 0.123 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[33].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst~ufi_read_reg ;
; To Node                         ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                               ;
; Launch Clock                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                         ;
; Latch Clock                     ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                    ;
; Data Arrival Time               ; 2.368                                                                                                                                                       ;
; Data Required Time              ; 2.245                                                                                                                                                       ;
; Slack                           ; 0.123                                                                                                                                                       ;
; Worst-Case Operating Conditions ; Fast vid2a 0C Model                                                                                                                                         ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.179 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.120  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;        ; 19    ; 2.459       ; 87         ; 0.000  ; 0.664  ;
;    PLL Compensation    ;        ; 1     ; -0.592      ; 0          ; -0.592 ; -0.592 ;
;    uTco                ;        ; 1     ; 0.381       ; 13         ; 0.381  ; 0.381  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    Cell                ;        ; 2     ; 0.045       ; 38         ; 0.000  ; 0.045  ;
;    uTco                ;        ; 1     ; 0.075       ; 63         ; 0.075  ; 0.075  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;        ; 19    ; 2.519       ; 85         ; 0.000  ; 0.749  ;
;    PLL Compensation    ;        ; 1     ; -0.518      ; 0          ; -0.518 ; -0.518 ;
;    uTco                ;        ; 1     ; 0.437       ; 15         ; 0.437  ; 0.437  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                            ;                          ; launch edge time                                                                                                                                                                  ;
; 2.248   ; 2.248    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                      ;
;   0.173 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                      ;
;   0.837 ;   0.664  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                          ;
;   0.940 ;   0.103  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                          ;
;   1.242 ;   0.302  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                             ;
;   1.242 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                         ;
;   1.362 ;   0.120  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0] ;
;   1.473 ;   0.111  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.576 ;   0.103  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                ;
;   1.660 ;   0.084  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                             ;
;   1.664 ;   0.004  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                  ;
;   1.072 ;   -0.592 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                               ;
;   1.072 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                               ;
;   1.085 ;   0.013  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   1.085 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                             ;
;   1.466 ;   0.381  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                              ;
;   1.466 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                    ;
;   1.553 ;   0.087  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                          ;
;   1.581 ;   0.028  ; RR ; CELL ; 5      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_rxloaden_from_btm                                          ;
;   1.916 ;   0.335  ; RR ; CELL ; 964    ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_clk_ufi_0                                                  ;
;   2.248 ;   0.332  ; RR ; CELL ; 1      ; UFI_X265_Y211_N355         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[33].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst|destclk                            ;
;   2.248 ;   0.000  ; RR ; CELL ; 1      ; UFI_X265_Y211_N355         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[33].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst~ufi_read_reg                       ;
; 2.368   ; 0.120    ;    ;      ;        ;                            ;                          ; data path                                                                                                                                                                         ;
;   2.323 ;   0.075  ; RR ; uTco ; 1      ; UFI_X265_Y211_N355         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[33].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst|dout                               ;
;   2.368 ;   0.045  ; RR ; CELL ; 1      ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|mmr_in[33]                                                   ;
;   2.368 ;   0.000  ; RR ; CELL ; 89     ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                     ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                            ;                          ; latch edge time                                                                                                                                                                   ;
; 2.069   ; 2.069    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                      ;
;   0.173 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                      ;
;   0.922 ;   0.749  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                          ;
;   1.044 ;   0.122  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                          ;
;   1.387 ;   0.343  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                             ;
;   1.387 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                         ;
;   1.524 ;   0.137  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0] ;
;   1.650 ;   0.126  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.768 ;   0.118  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                ;
;   1.865 ;   0.097  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                             ;
;   1.872 ;   0.007  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                  ;
;   1.354 ;   -0.518 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                               ;
;   1.354 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                               ;
;   1.370 ;   0.016  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   1.370 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                             ;
;   1.807 ;   0.437  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                              ;
;   1.807 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                    ;
;   1.908 ;   0.101  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                          ;
;   1.940 ;   0.032  ; RR ; CELL ; 8      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_match_tp                                                       ;
;   2.438 ;   0.498  ; RR ; CELL ; 1      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_clk_hmc[0]                                                              ;
;   2.438 ;   0.000  ; RR ; CELL ; 1      ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|phy_clk_in[0]                                                ;
;   2.438 ;   0.000  ; RR ; CELL ; 89     ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                     ;
;   2.083 ;   -0.355 ;    ;      ;        ;                            ;                          ; clock pessimism removed                                                                                                                                                           ;
;   2.069 ;   -0.014 ;    ;      ;        ;                            ;                          ; advanced clock effects                                                                                                                                                            ;
; 2.059   ; -0.010   ;    ;      ;        ;                            ;                          ; clock uncertainty                                                                                                                                                                 ;
; 2.245   ; 0.186    ;    ; uTh  ; 89     ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                     ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Hold slack is 0.124 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                           ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_sideband_ufi_gen[1].sideband_c2p_ufi_i|c2p_225_ufi.ufi_inst~ufi_read_reg ;
; To Node                         ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                        ;
; Launch Clock                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                                  ;
; Latch Clock                     ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                                  ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                             ;
; Data Arrival Time               ; 2.394                                                                                                                                                                ;
; Data Required Time              ; 2.270                                                                                                                                                                ;
; Slack                           ; 0.124                                                                                                                                                                ;
; Worst-Case Operating Conditions ; Fast vid2a 0C Model                                                                                                                                                  ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.182 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.143  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;        ; 19    ; 2.462       ; 87         ; 0.000  ; 0.664  ;
;    PLL Compensation    ;        ; 1     ; -0.592      ; 0          ; -0.592 ; -0.592 ;
;    uTco                ;        ; 1     ; 0.381       ; 13         ; 0.381  ; 0.381  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    Cell                ;        ; 2     ; 0.066       ; 46         ; 0.000  ; 0.066  ;
;    uTco                ;        ; 1     ; 0.077       ; 54         ; 0.077  ; 0.077  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;        ; 19    ; 2.519       ; 85         ; 0.000  ; 0.749  ;
;    PLL Compensation    ;        ; 1     ; -0.518      ; 0          ; -0.518 ; -0.518 ;
;    uTco                ;        ; 1     ; 0.437       ; 15         ; 0.437  ; 0.437  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                            ;                          ; launch edge time                                                                                                                                                                  ;
; 2.251   ; 2.251    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                      ;
;   0.173 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                      ;
;   0.837 ;   0.664  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                          ;
;   0.940 ;   0.103  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                          ;
;   1.242 ;   0.302  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                             ;
;   1.242 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                         ;
;   1.362 ;   0.120  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0] ;
;   1.473 ;   0.111  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.576 ;   0.103  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                ;
;   1.660 ;   0.084  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                             ;
;   1.664 ;   0.004  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                  ;
;   1.072 ;   -0.592 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                               ;
;   1.072 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                               ;
;   1.085 ;   0.013  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   1.085 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                             ;
;   1.466 ;   0.381  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                              ;
;   1.466 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                    ;
;   1.553 ;   0.087  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                          ;
;   1.581 ;   0.028  ; RR ; CELL ; 5      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_rxloaden_from_btm                                          ;
;   1.916 ;   0.335  ; RR ; CELL ; 964    ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_clk_ufi_0                                                  ;
;   2.251 ;   0.335  ; RR ; CELL ; 1      ; UFI_X265_Y211_N413         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_sideband_ufi_gen[1].sideband_c2p_ufi_i|c2p_225_ufi.ufi_inst|destclk                   ;
;   2.251 ;   0.000  ; RR ; CELL ; 1      ; UFI_X265_Y211_N413         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_sideband_ufi_gen[1].sideband_c2p_ufi_i|c2p_225_ufi.ufi_inst~ufi_read_reg              ;
; 2.394   ; 0.143    ;    ;      ;        ;                            ;                          ; data path                                                                                                                                                                         ;
;   2.328 ;   0.077  ; RR ; uTco ; 1      ; UFI_X265_Y211_N413         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_sideband_ufi_gen[1].sideband_c2p_ufi_i|c2p_225_ufi.ufi_inst|dout                      ;
;   2.394 ;   0.066  ; RR ; CELL ; 1      ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|core2ctl_sideband[1]                                         ;
;   2.394 ;   0.000  ; RR ; CELL ; 89     ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                     ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                            ;                          ; latch edge time                                                                                                                                                                   ;
; 2.069   ; 2.069    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                      ;
;   0.173 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                      ;
;   0.922 ;   0.749  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                          ;
;   1.044 ;   0.122  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                          ;
;   1.387 ;   0.343  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                             ;
;   1.387 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                         ;
;   1.524 ;   0.137  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0] ;
;   1.650 ;   0.126  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.768 ;   0.118  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                ;
;   1.865 ;   0.097  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                             ;
;   1.872 ;   0.007  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                  ;
;   1.354 ;   -0.518 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                               ;
;   1.354 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                               ;
;   1.370 ;   0.016  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   1.370 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                             ;
;   1.807 ;   0.437  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                              ;
;   1.807 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                    ;
;   1.908 ;   0.101  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                          ;
;   1.940 ;   0.032  ; RR ; CELL ; 8      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_match_tp                                                       ;
;   2.438 ;   0.498  ; RR ; CELL ; 1      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_clk_hmc[0]                                                              ;
;   2.438 ;   0.000  ; RR ; CELL ; 1      ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|phy_clk_in[0]                                                ;
;   2.438 ;   0.000  ; RR ; CELL ; 89     ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                     ;
;   2.083 ;   -0.355 ;    ;      ;        ;                            ;                          ; clock pessimism removed                                                                                                                                                           ;
;   2.069 ;   -0.014 ;    ;      ;        ;                            ;                          ; advanced clock effects                                                                                                                                                            ;
; 2.059   ; -0.010   ;    ;      ;        ;                            ;                          ; clock uncertainty                                                                                                                                                                 ;
; 2.270   ; 0.211    ;    ; uTh  ; 89     ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                     ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Hold slack is 0.125 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                  ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                       ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[18].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst~ufi_read_reg ;
; To Node                         ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                               ;
; Launch Clock                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                         ;
; Latch Clock                     ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                         ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                    ;
; Data Arrival Time               ; 2.388                                                                                                                                                       ;
; Data Required Time              ; 2.263                                                                                                                                                       ;
; Slack                           ; 0.125                                                                                                                                                       ;
; Worst-Case Operating Conditions ; Fast vid2a 0C Model                                                                                                                                         ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.181 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.138  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;        ; 19    ; 2.461       ; 87         ; 0.000  ; 0.664  ;
;    PLL Compensation    ;        ; 1     ; -0.592      ; 0          ; -0.592 ; -0.592 ;
;    uTco                ;        ; 1     ; 0.381       ; 13         ; 0.381  ; 0.381  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    Cell                ;        ; 2     ; 0.064       ; 46         ; 0.000  ; 0.064  ;
;    uTco                ;        ; 1     ; 0.074       ; 54         ; 0.074  ; 0.074  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;        ; 19    ; 2.519       ; 85         ; 0.000  ; 0.749  ;
;    PLL Compensation    ;        ; 1     ; -0.518      ; 0          ; -0.518 ; -0.518 ;
;    uTco                ;        ; 1     ; 0.437       ; 15         ; 0.437  ; 0.437  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                            ;                          ; launch edge time                                                                                                                                                                  ;
; 2.250   ; 2.250    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                      ;
;   0.173 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                      ;
;   0.837 ;   0.664  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                          ;
;   0.940 ;   0.103  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                          ;
;   1.242 ;   0.302  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                             ;
;   1.242 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                         ;
;   1.362 ;   0.120  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0] ;
;   1.473 ;   0.111  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.576 ;   0.103  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                ;
;   1.660 ;   0.084  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                             ;
;   1.664 ;   0.004  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                  ;
;   1.072 ;   -0.592 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                               ;
;   1.072 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                               ;
;   1.085 ;   0.013  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   1.085 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                             ;
;   1.466 ;   0.381  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                              ;
;   1.466 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                    ;
;   1.553 ;   0.087  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                          ;
;   1.581 ;   0.028  ; RR ; CELL ; 5      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_rxloaden_from_btm                                          ;
;   1.916 ;   0.335  ; RR ; CELL ; 964    ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_clk_ufi_0                                                  ;
;   2.250 ;   0.334  ; RR ; CELL ; 1      ; UFI_X265_Y211_N417         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[18].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst|destclk                            ;
;   2.250 ;   0.000  ; RR ; CELL ; 1      ; UFI_X265_Y211_N417         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[18].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst~ufi_read_reg                       ;
; 2.388   ; 0.138    ;    ;      ;        ;                            ;                          ; data path                                                                                                                                                                         ;
;   2.324 ;   0.074  ; RR ; uTco ; 1      ; UFI_X265_Y211_N417         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_mmr_ufi_gen[18].mmr_c2p_ufi_i|c2p_225_ufi.ufi_inst|dout                               ;
;   2.388 ;   0.064  ; RR ; CELL ; 1      ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|mmr_in[18]                                                   ;
;   2.388 ;   0.000  ; RR ; CELL ; 89     ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                     ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                            ;                          ; latch edge time                                                                                                                                                                   ;
; 2.069   ; 2.069    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                      ;
;   0.173 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                      ;
;   0.922 ;   0.749  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                          ;
;   1.044 ;   0.122  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                          ;
;   1.387 ;   0.343  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                             ;
;   1.387 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                         ;
;   1.524 ;   0.137  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0] ;
;   1.650 ;   0.126  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.768 ;   0.118  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                ;
;   1.865 ;   0.097  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                             ;
;   1.872 ;   0.007  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                  ;
;   1.354 ;   -0.518 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                               ;
;   1.354 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                               ;
;   1.370 ;   0.016  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   1.370 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                             ;
;   1.807 ;   0.437  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                              ;
;   1.807 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                    ;
;   1.908 ;   0.101  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                          ;
;   1.940 ;   0.032  ; RR ; CELL ; 8      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_match_tp                                                       ;
;   2.438 ;   0.498  ; RR ; CELL ; 1      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_clk_hmc[0]                                                              ;
;   2.438 ;   0.000  ; RR ; CELL ; 1      ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|phy_clk_in[0]                                                ;
;   2.438 ;   0.000  ; RR ; CELL ; 89     ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                     ;
;   2.083 ;   -0.355 ;    ;      ;        ;                            ;                          ; clock pessimism removed                                                                                                                                                           ;
;   2.069 ;   -0.014 ;    ;      ;        ;                            ;                          ; advanced clock effects                                                                                                                                                            ;
; 2.059   ; -0.010   ;    ;      ;        ;                            ;                          ; clock uncertainty                                                                                                                                                                 ;
; 2.263   ; 0.204    ;    ; uTh  ; 89     ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                     ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Hold slack is 0.128 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                            ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                 ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_sideband_ufi_gen[38].sideband_c2p_ufi_i|c2p_225_ufi.ufi_inst~ufi_read_reg ;
; To Node                         ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                         ;
; Launch Clock                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                                   ;
; Latch Clock                     ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0                                                                                                                   ;
; SDC Exception                   ; No SDC Exception on Path                                                                                                                                              ;
; Data Arrival Time               ; 2.362                                                                                                                                                                 ;
; Data Required Time              ; 2.234                                                                                                                                                                 ;
; Slack                           ; 0.128                                                                                                                                                                 ;
; Worst-Case Operating Conditions ; Fast vid2a 0C Model                                                                                                                                                   ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------+
; Statistics                                                                           ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min    ; Max    ;
+------------------------+--------+-------+-------------+------------+--------+--------+
; Hold Relationship      ; 0.000  ;       ;             ;            ;        ;        ;
; Clock Skew             ; -0.177 ;       ;             ;            ;        ;        ;
; Data Delay             ; 0.116  ;       ;             ;            ;        ;        ;
; Number of Logic Levels ;        ; 0     ;             ;            ;        ;        ;
; Physical Delays        ;        ;       ;             ;            ;        ;        ;
;  Arrival Path          ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;        ; 19    ; 2.457       ; 87         ; 0.000  ; 0.664  ;
;    PLL Compensation    ;        ; 1     ; -0.592      ; 0          ; -0.592 ; -0.592 ;
;    uTco                ;        ; 1     ; 0.381       ; 13         ; 0.381  ; 0.381  ;
;   Data                 ;        ;       ;             ;            ;        ;        ;
;    Cell                ;        ; 2     ; 0.043       ; 37         ; 0.000  ; 0.043  ;
;    uTco                ;        ; 1     ; 0.073       ; 63         ; 0.073  ; 0.073  ;
;  Required Path         ;        ;       ;             ;            ;        ;        ;
;   Clock                ;        ;       ;             ;            ;        ;        ;
;    IC                  ;        ; 1     ; 0.000       ; 0          ; 0.000  ; 0.000  ;
;    Cell                ;        ; 19    ; 2.519       ; 85         ; 0.000  ; 0.749  ;
;    PLL Compensation    ;        ; 1     ; -0.518      ; 0          ; -0.518 ; -0.518 ;
;    uTco                ;        ; 1     ; 0.437       ; 15         ; 0.437  ; 0.437  ;
+------------------------+--------+-------+-------------+------------+--------+--------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                   ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                            ;                          ; launch edge time                                                                                                                                                                  ;
; 2.246   ; 2.246    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                      ;
;   0.173 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                      ;
;   0.837 ;   0.664  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                          ;
;   0.940 ;   0.103  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                          ;
;   1.242 ;   0.302  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                             ;
;   1.242 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                         ;
;   1.362 ;   0.120  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0] ;
;   1.473 ;   0.111  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.576 ;   0.103  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                ;
;   1.660 ;   0.084  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                             ;
;   1.664 ;   0.004  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                  ;
;   1.072 ;   -0.592 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                               ;
;   1.072 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                               ;
;   1.085 ;   0.013  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   1.085 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                             ;
;   1.466 ;   0.381  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                              ;
;   1.466 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                    ;
;   1.553 ;   0.087  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                          ;
;   1.581 ;   0.028  ; RR ; CELL ; 5      ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_rxloaden_from_btm                                          ;
;   1.916 ;   0.335  ; RR ; CELL ; 964    ; IO48PHYCLK_X227_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst~_Duplicate_1|phy_clk_ufi_0                                                  ;
;   2.246 ;   0.330  ; RR ; CELL ; 1      ; UFI_X265_Y211_N291         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_sideband_ufi_gen[38].sideband_c2p_ufi_i|c2p_225_ufi.ufi_inst|destclk                  ;
;   2.246 ;   0.000  ; RR ; CELL ; 1      ; UFI_X265_Y211_N291         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_sideband_ufi_gen[38].sideband_c2p_ufi_i|c2p_225_ufi.ufi_inst~ufi_read_reg             ;
; 2.362   ; 0.116    ;    ;      ;        ;                            ;                          ; data path                                                                                                                                                                         ;
;   2.319 ;   0.073  ; RR ; uTco ; 1      ; UFI_X265_Y211_N291         ; UFI                      ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|generate_hmc_ufis.core2ctl_sideband_ufi_gen[38].sideband_c2p_ufi_i|c2p_225_ufi.ufi_inst|dout                     ;
;   2.362 ;   0.043  ; RR ; CELL ; 1      ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|core2ctl_sideband[38]                                        ;
;   2.362 ;   0.000  ; RR ; CELL ; 89     ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                     ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                  ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location                   ; Element Type             ; Element                                                                                                                                                                           ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                            ;                          ; latch edge time                                                                                                                                                                   ;
; 2.069   ; 2.069    ;    ;      ;        ;                            ;                          ; clock path                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;      ;        ;                            ;                          ; source latency                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_L10                    ; I/O pad                  ; emif_hps_pll_ref_clk                                                                                                                                                              ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|i                                                                                                                                                      ;
;   0.173 ;   0.173  ; RR ; CELL ; 1      ; IOIBUF_X239_Y211_N376      ; I/O input buffer         ; emif_hps_pll_ref_clk~input|o                                                                                                                                                      ;
;   0.922 ;   0.749  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref_clk_in                                                                          ;
;   1.044 ;   0.122  ; RR ; CELL ; 3      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|ref0_to_tp                                                                          ;
;   1.387 ;   0.343  ; RR ; CELL ; 1      ; REFCLKINPUT_X240_Y211_N301 ; I/O reference clock tree ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~refclk_Duplicate_3|clk_out                                                                             ;
;   1.387 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|pll_cascade_in                                                                                         ;
;   1.524 ;   0.137  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xclkin_sw/xpm_pll_so/clk[0] ;
;   1.650 ;   0.126  ; RR ; CELL ; 2      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xiopll_core/xncnt_iopll/clk ;
;   1.768 ;   0.118  ; RR ; CELL ; 3      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~pllnout                                                                                                ;
;   1.865 ;   0.097  ; RF ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vco_refclk                                                                                             ;
;   1.872 ;   0.007  ; FR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vctrl                                                                                                  ;
;   1.354 ;   -0.518 ; RR ; COMP ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~vcoph[0]                                                                                               ;
;   1.354 ;   0.000  ; RR ; CELL ; 10     ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                                                               ;
;   1.370 ;   0.016  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~fmio96fs_lt_wr/x0/fmio96_core_inst/fmio48tile_bot/x5/u4_3/x0/xiopll_custom/xccnt_iopll1/vcoph[0]       ;
;   1.370 ;   0.000  ; RR ; CELL ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~c1cntr_reg                                                                                             ;
;   1.807 ;   0.437  ; RR ; uTco ; 1      ; IOPLL_X240_Y211_N303       ; IOPLL                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                                                              ;
;   1.807 ;   0.000  ; RR ; CELL ; 4      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|loaden_0                                                                    ;
;   1.908 ;   0.101  ; RR ; CELL ; 2      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_to_tp                                                          ;
;   1.940 ;   0.032  ; RR ; CELL ; 8      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_rxloaden_match_tp                                                       ;
;   2.438 ;   0.498  ; RR ; CELL ; 1      ; IO48PHYCLK_X240_Y211_N302  ; IO48_PHYCLK              ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|phyclk_inst|phy_clk_hmc[0]                                                              ;
;   2.438 ;   0.000  ; RR ; CELL ; 1      ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst|phy_clk_in[0]                                                ;
;   2.438 ;   0.000  ; RR ; CELL ; 89     ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                     ;
;   2.083 ;   -0.355 ;    ;      ;        ;                            ;                          ; clock pessimism removed                                                                                                                                                           ;
;   2.069 ;   -0.014 ;    ;      ;        ;                            ;                          ; advanced clock effects                                                                                                                                                            ;
; 2.059   ; -0.010   ;    ;      ;        ;                            ;                          ; clock uncertainty                                                                                                                                                                 ;
; 2.234   ; 0.175    ;    ; uTh  ; 89     ; TILECTRL_X240_Y211_N298    ; I/O tile control logic   ; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].tile_ctrl_inst~hmc_reg0                                                     ;
+---------+----------+----+------+--------+----------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 6 recovery paths (0 violated).  Worst case slack is 9.251 

Tcl Command:
    report_timing -recovery -panel_name {Worst-Case Timing Paths||Recovery||MAIN_CLOCK} -to_clock [get_clocks {MAIN_CLOCK}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {MAIN_CLOCK}] 
    -recovery 
    -npaths 10 
    -detail full_path 
    -panel_name {MAIN_CLOCK} 

Snapshot:
    final

Delay Models:
    Slow vid2 100C Model
    Slow vid2b 100C Model
    Fast vid2a 0C Model
    Fast vid2a 100C Model
    Fast vid2 100C Model


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                    ;
+-------+------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                          ; To Node                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; 9.251 ; soc_inst|rst_controller|r_sync_rst ; soc_inst|pio_1|pio_1|data_out[3]~DUPLICATE                     ; MAIN_CLOCK   ; MAIN_CLOCK  ; 10.000       ; -0.068     ; 0.649      ; Slow vid2b 100C Model           ;
; 9.251 ; soc_inst|rst_controller|r_sync_rst ; soc_inst|pio_1|pio_1|data_out[3]                               ; MAIN_CLOCK   ; MAIN_CLOCK  ; 10.000       ; -0.068     ; 0.649      ; Slow vid2b 100C Model           ;
; 9.259 ; soc_inst|rst_controller|r_sync_rst ; soc_inst|pio_1|pio_1|data_out[0]                               ; MAIN_CLOCK   ; MAIN_CLOCK  ; 10.000       ; -0.068     ; 0.649      ; Slow vid2b 100C Model           ;
; 9.288 ; soc_inst|rst_controller|r_sync_rst ; soc_inst|axi_conduit_merger_0|axi_conduit_merger_0|r_awprot[0] ; MAIN_CLOCK   ; MAIN_CLOCK  ; 10.000       ; -0.066     ; 0.594      ; Slow vid2 100C Model            ;
; 9.289 ; soc_inst|rst_controller|r_sync_rst ; soc_inst|pio_1|pio_1|data_out[2]                               ; MAIN_CLOCK   ; MAIN_CLOCK  ; 10.000       ; -0.066     ; 0.594      ; Slow vid2 100C Model            ;
; 9.291 ; soc_inst|rst_controller|r_sync_rst ; soc_inst|pio_1|pio_1|data_out[1]                               ; MAIN_CLOCK   ; MAIN_CLOCK  ; 10.000       ; -0.066     ; 0.594      ; Slow vid2 100C Model            ;
+-------+------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Recovery slack is 9.251 
===============================================================================
+------------------------------------------------------------------------------+
; Path Summary                                                                 ;
+---------------------------------+--------------------------------------------+
; Property                        ; Value                                      ;
+---------------------------------+--------------------------------------------+
; From Node                       ; soc_inst|rst_controller|r_sync_rst         ;
; To Node                         ; soc_inst|pio_1|pio_1|data_out[3]~DUPLICATE ;
; Launch Clock                    ; MAIN_CLOCK                                 ;
; Latch Clock                     ; MAIN_CLOCK                                 ;
; SDC Exception                   ; No SDC Exception on Path                   ;
; Data Arrival Time               ; 3.664                                      ;
; Data Required Time              ; 12.915                                     ;
; Slack                           ; 9.251                                      ;
; Worst-Case Operating Conditions ; Slow vid2b 100C Model                      ;
+---------------------------------+--------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.068 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.649  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.142       ; 71         ; 0.000 ; 2.142 ;
;    Cell                ;        ; 3     ; 0.873       ; 29         ; 0.000 ; 0.708 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.408       ; 63         ; 0.408 ; 0.408 ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;        ; 1     ; 0.241       ; 37         ; 0.241 ; 0.241 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.923       ; 71         ; 0.000 ; 1.923 ;
;    Cell                ;        ; 3     ; 0.778       ; 29         ; 0.000 ; 0.613 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                             ;
+---------+---------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                    ;
+---------+---------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                  ; launch edge time                                                           ;
; 3.015   ; 3.015   ;    ;      ;        ;                      ;                  ; clock path                                                                 ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                  ; source latency                                                             ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                            ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                    ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                    ;
;   0.873 ;   0.708 ; RR ; CELL ; 1539   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0 ;
;   3.015 ;   2.142 ; RR ; IC   ; 1      ; FF_X292_Y204_N5      ; ALM Register     ; soc_inst|rst_controller|r_sync_rst|clk                                     ;
;   3.015 ;   0.000 ; RR ; CELL ; 1      ; FF_X292_Y204_N5      ; ALM Register     ; soc_inst|rst_controller|r_sync_rst                                         ;
; 3.664   ; 0.649   ;    ;      ;        ;                      ;                  ; data path                                                                  ;
;   3.256 ;   0.241 ; FF ; uTco ; 7      ; FF_X292_Y204_N5      ; ALM Register     ; soc_inst|rst_controller|r_sync_rst|q                                       ;
;   3.664 ;   0.408 ; FF ; IC   ; 1      ; FF_X293_Y206_N49     ; ALM Register     ; soc_inst|pio_1|pio_1|data_out[3]~DUPLICATE|clrn                            ;
;   3.664 ;   0.000 ; FF ; CELL ; 1      ; FF_X293_Y206_N49     ; ALM Register     ; soc_inst|pio_1|pio_1|data_out[3]~DUPLICATE                                 ;
+---------+---------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                              ;
+----------+----------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                    ;
+----------+----------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------+
; 10.000   ; 10.000   ;    ;      ;        ;                      ;                  ; latch edge time                                                            ;
; 12.947   ; 2.947    ;    ;      ;        ;                      ;                  ; clock path                                                                 ;
;   10.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                             ;
;   10.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                            ;
;   10.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                    ;
;   10.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                    ;
;   10.778 ;   0.613  ; RR ; CELL ; 1539   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0 ;
;   12.701 ;   1.923  ; RR ; IC   ; 1      ; FF_X293_Y206_N49     ; ALM Register     ; soc_inst|pio_1|pio_1|data_out[3]~DUPLICATE|clk                             ;
;   12.701 ;   0.000  ; RR ; CELL ; 1      ; FF_X293_Y206_N49     ; ALM Register     ; soc_inst|pio_1|pio_1|data_out[3]~DUPLICATE                                 ;
;   12.953 ;   0.252  ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                    ;
;   12.947 ;   -0.006 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                     ;
; 12.917   ; -0.030   ;    ;      ;        ;                      ;                  ; clock uncertainty                                                          ;
; 12.915   ; -0.002   ;    ; uTsu ; 1      ; FF_X293_Y206_N49     ; ALM Register     ; soc_inst|pio_1|pio_1|data_out[3]~DUPLICATE                                 ;
+----------+----------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------+



Path #2: Recovery slack is 9.251 
===============================================================================
+----------------------------------------------------------------------+
; Path Summary                                                         ;
+---------------------------------+------------------------------------+
; Property                        ; Value                              ;
+---------------------------------+------------------------------------+
; From Node                       ; soc_inst|rst_controller|r_sync_rst ;
; To Node                         ; soc_inst|pio_1|pio_1|data_out[3]   ;
; Launch Clock                    ; MAIN_CLOCK                         ;
; Latch Clock                     ; MAIN_CLOCK                         ;
; SDC Exception                   ; No SDC Exception on Path           ;
; Data Arrival Time               ; 3.664                              ;
; Data Required Time              ; 12.915                             ;
; Slack                           ; 9.251                              ;
; Worst-Case Operating Conditions ; Slow vid2b 100C Model              ;
+---------------------------------+------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.068 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.649  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.142       ; 71         ; 0.000 ; 2.142 ;
;    Cell                ;        ; 3     ; 0.873       ; 29         ; 0.000 ; 0.708 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.408       ; 63         ; 0.408 ; 0.408 ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;        ; 1     ; 0.241       ; 37         ; 0.241 ; 0.241 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.923       ; 71         ; 0.000 ; 1.923 ;
;    Cell                ;        ; 3     ; 0.778       ; 29         ; 0.000 ; 0.613 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                             ;
+---------+---------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                    ;
+---------+---------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                  ; launch edge time                                                           ;
; 3.015   ; 3.015   ;    ;      ;        ;                      ;                  ; clock path                                                                 ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                  ; source latency                                                             ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                            ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                    ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                    ;
;   0.873 ;   0.708 ; RR ; CELL ; 1539   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0 ;
;   3.015 ;   2.142 ; RR ; IC   ; 1      ; FF_X292_Y204_N5      ; ALM Register     ; soc_inst|rst_controller|r_sync_rst|clk                                     ;
;   3.015 ;   0.000 ; RR ; CELL ; 1      ; FF_X292_Y204_N5      ; ALM Register     ; soc_inst|rst_controller|r_sync_rst                                         ;
; 3.664   ; 0.649   ;    ;      ;        ;                      ;                  ; data path                                                                  ;
;   3.256 ;   0.241 ; FF ; uTco ; 7      ; FF_X292_Y204_N5      ; ALM Register     ; soc_inst|rst_controller|r_sync_rst|q                                       ;
;   3.664 ;   0.408 ; FF ; IC   ; 1      ; FF_X293_Y206_N50     ; ALM Register     ; soc_inst|pio_1|pio_1|data_out[3]|clrn                                      ;
;   3.664 ;   0.000 ; FF ; CELL ; 1      ; FF_X293_Y206_N50     ; ALM Register     ; soc_inst|pio_1|pio_1|data_out[3]                                           ;
+---------+---------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                              ;
+----------+----------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                    ;
+----------+----------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------+
; 10.000   ; 10.000   ;    ;      ;        ;                      ;                  ; latch edge time                                                            ;
; 12.947   ; 2.947    ;    ;      ;        ;                      ;                  ; clock path                                                                 ;
;   10.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                             ;
;   10.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                            ;
;   10.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                    ;
;   10.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                    ;
;   10.778 ;   0.613  ; RR ; CELL ; 1539   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0 ;
;   12.701 ;   1.923  ; RR ; IC   ; 1      ; FF_X293_Y206_N50     ; ALM Register     ; soc_inst|pio_1|pio_1|data_out[3]|clk                                       ;
;   12.701 ;   0.000  ; RR ; CELL ; 1      ; FF_X293_Y206_N50     ; ALM Register     ; soc_inst|pio_1|pio_1|data_out[3]                                           ;
;   12.953 ;   0.252  ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                    ;
;   12.947 ;   -0.006 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                     ;
; 12.917   ; -0.030   ;    ;      ;        ;                      ;                  ; clock uncertainty                                                          ;
; 12.915   ; -0.002   ;    ; uTsu ; 1      ; FF_X293_Y206_N50     ; ALM Register     ; soc_inst|pio_1|pio_1|data_out[3]                                           ;
+----------+----------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------+



Path #3: Recovery slack is 9.259 
===============================================================================
+----------------------------------------------------------------------+
; Path Summary                                                         ;
+---------------------------------+------------------------------------+
; Property                        ; Value                              ;
+---------------------------------+------------------------------------+
; From Node                       ; soc_inst|rst_controller|r_sync_rst ;
; To Node                         ; soc_inst|pio_1|pio_1|data_out[0]   ;
; Launch Clock                    ; MAIN_CLOCK                         ;
; Latch Clock                     ; MAIN_CLOCK                         ;
; SDC Exception                   ; No SDC Exception on Path           ;
; Data Arrival Time               ; 3.664                              ;
; Data Required Time              ; 12.923                             ;
; Slack                           ; 9.259                              ;
; Worst-Case Operating Conditions ; Slow vid2b 100C Model              ;
+---------------------------------+------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.068 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.649  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.142       ; 71         ; 0.000 ; 2.142 ;
;    Cell                ;        ; 3     ; 0.873       ; 29         ; 0.000 ; 0.708 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.408       ; 63         ; 0.408 ; 0.408 ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;        ; 1     ; 0.241       ; 37         ; 0.241 ; 0.241 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.923       ; 71         ; 0.000 ; 1.923 ;
;    Cell                ;        ; 3     ; 0.778       ; 29         ; 0.000 ; 0.613 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                             ;
+---------+---------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                    ;
+---------+---------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                  ; launch edge time                                                           ;
; 3.015   ; 3.015   ;    ;      ;        ;                      ;                  ; clock path                                                                 ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                  ; source latency                                                             ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                            ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                    ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                    ;
;   0.873 ;   0.708 ; RR ; CELL ; 1539   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0 ;
;   3.015 ;   2.142 ; RR ; IC   ; 1      ; FF_X292_Y204_N5      ; ALM Register     ; soc_inst|rst_controller|r_sync_rst|clk                                     ;
;   3.015 ;   0.000 ; RR ; CELL ; 1      ; FF_X292_Y204_N5      ; ALM Register     ; soc_inst|rst_controller|r_sync_rst                                         ;
; 3.664   ; 0.649   ;    ;      ;        ;                      ;                  ; data path                                                                  ;
;   3.256 ;   0.241 ; FF ; uTco ; 7      ; FF_X292_Y204_N5      ; ALM Register     ; soc_inst|rst_controller|r_sync_rst|q                                       ;
;   3.664 ;   0.408 ; FF ; IC   ; 1      ; FF_X293_Y206_N52     ; ALM Register     ; soc_inst|pio_1|pio_1|data_out[0]|clrn                                      ;
;   3.664 ;   0.000 ; FF ; CELL ; 1      ; FF_X293_Y206_N52     ; ALM Register     ; soc_inst|pio_1|pio_1|data_out[0]                                           ;
+---------+---------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                              ;
+----------+----------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                    ;
+----------+----------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------+
; 10.000   ; 10.000   ;    ;      ;        ;                      ;                  ; latch edge time                                                            ;
; 12.947   ; 2.947    ;    ;      ;        ;                      ;                  ; clock path                                                                 ;
;   10.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                             ;
;   10.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                            ;
;   10.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                    ;
;   10.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                    ;
;   10.778 ;   0.613  ; RR ; CELL ; 1539   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0 ;
;   12.701 ;   1.923  ; RR ; IC   ; 1      ; FF_X293_Y206_N52     ; ALM Register     ; soc_inst|pio_1|pio_1|data_out[0]|clk                                       ;
;   12.701 ;   0.000  ; RR ; CELL ; 1      ; FF_X293_Y206_N52     ; ALM Register     ; soc_inst|pio_1|pio_1|data_out[0]                                           ;
;   12.953 ;   0.252  ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                    ;
;   12.947 ;   -0.006 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                     ;
; 12.917   ; -0.030   ;    ;      ;        ;                      ;                  ; clock uncertainty                                                          ;
; 12.923   ; 0.006    ;    ; uTsu ; 1      ; FF_X293_Y206_N52     ; ALM Register     ; soc_inst|pio_1|pio_1|data_out[0]                                           ;
+----------+----------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------+



Path #4: Recovery slack is 9.288 
===============================================================================
+--------------------------------------------------------------------------------------------------+
; Path Summary                                                                                     ;
+---------------------------------+----------------------------------------------------------------+
; Property                        ; Value                                                          ;
+---------------------------------+----------------------------------------------------------------+
; From Node                       ; soc_inst|rst_controller|r_sync_rst                             ;
; To Node                         ; soc_inst|axi_conduit_merger_0|axi_conduit_merger_0|r_awprot[0] ;
; Launch Clock                    ; MAIN_CLOCK                                                     ;
; Latch Clock                     ; MAIN_CLOCK                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                       ;
; Data Arrival Time               ; 3.719                                                          ;
; Data Required Time              ; 13.007                                                         ;
; Slack                           ; 9.288                                                          ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model                                           ;
+---------------------------------+----------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.066 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.594  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.278       ; 73         ; 0.000 ; 2.278 ;
;    Cell                ;        ; 3     ; 0.847       ; 27         ; 0.000 ; 0.682 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.353       ; 59         ; 0.353 ; 0.353 ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;        ; 1     ; 0.241       ; 41         ; 0.241 ; 0.241 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.057       ; 73         ; 0.000 ; 2.057 ;
;    Cell                ;        ; 3     ; 0.755       ; 27         ; 0.000 ; 0.590 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                             ;
+---------+---------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                    ;
+---------+---------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                  ; launch edge time                                                           ;
; 3.125   ; 3.125   ;    ;      ;        ;                      ;                  ; clock path                                                                 ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                  ; source latency                                                             ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                            ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                    ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                    ;
;   0.847 ;   0.682 ; RR ; CELL ; 1539   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0 ;
;   3.125 ;   2.278 ; RR ; IC   ; 1      ; FF_X292_Y204_N5      ; ALM Register     ; soc_inst|rst_controller|r_sync_rst|clk                                     ;
;   3.125 ;   0.000 ; RR ; CELL ; 1      ; FF_X292_Y204_N5      ; ALM Register     ; soc_inst|rst_controller|r_sync_rst                                         ;
; 3.719   ; 0.594   ;    ;      ;        ;                      ;                  ; data path                                                                  ;
;   3.366 ;   0.241 ; FF ; uTco ; 7      ; FF_X292_Y204_N5      ; ALM Register     ; soc_inst|rst_controller|r_sync_rst|q                                       ;
;   3.719 ;   0.353 ; FF ; IC   ; 1      ; FF_X292_Y206_N7      ; ALM Register     ; soc_inst|axi_conduit_merger_0|axi_conduit_merger_0|r_awprot[0]|clrn        ;
;   3.719 ;   0.000 ; FF ; CELL ; 1      ; FF_X292_Y206_N7      ; ALM Register     ; soc_inst|axi_conduit_merger_0|axi_conduit_merger_0|r_awprot[0]             ;
+---------+---------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                              ;
+----------+----------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                    ;
+----------+----------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------+
; 10.000   ; 10.000   ;    ;      ;        ;                      ;                  ; latch edge time                                                            ;
; 13.059   ; 3.059    ;    ;      ;        ;                      ;                  ; clock path                                                                 ;
;   10.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                             ;
;   10.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                            ;
;   10.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                    ;
;   10.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                    ;
;   10.755 ;   0.590  ; RR ; CELL ; 1539   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0 ;
;   12.812 ;   2.057  ; RR ; IC   ; 1      ; FF_X292_Y206_N7      ; ALM Register     ; soc_inst|axi_conduit_merger_0|axi_conduit_merger_0|r_awprot[0]|clk         ;
;   12.812 ;   0.000  ; RR ; CELL ; 1      ; FF_X292_Y206_N7      ; ALM Register     ; soc_inst|axi_conduit_merger_0|axi_conduit_merger_0|r_awprot[0]             ;
;   13.064 ;   0.252  ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                    ;
;   13.059 ;   -0.005 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                     ;
; 13.029   ; -0.030   ;    ;      ;        ;                      ;                  ; clock uncertainty                                                          ;
; 13.007   ; -0.022   ;    ; uTsu ; 1      ; FF_X292_Y206_N7      ; ALM Register     ; soc_inst|axi_conduit_merger_0|axi_conduit_merger_0|r_awprot[0]             ;
+----------+----------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------+



Path #5: Recovery slack is 9.289 
===============================================================================
+----------------------------------------------------------------------+
; Path Summary                                                         ;
+---------------------------------+------------------------------------+
; Property                        ; Value                              ;
+---------------------------------+------------------------------------+
; From Node                       ; soc_inst|rst_controller|r_sync_rst ;
; To Node                         ; soc_inst|pio_1|pio_1|data_out[2]   ;
; Launch Clock                    ; MAIN_CLOCK                         ;
; Latch Clock                     ; MAIN_CLOCK                         ;
; SDC Exception                   ; No SDC Exception on Path           ;
; Data Arrival Time               ; 3.719                              ;
; Data Required Time              ; 13.008                             ;
; Slack                           ; 9.289                              ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model               ;
+---------------------------------+------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.066 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.594  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.278       ; 73         ; 0.000 ; 2.278 ;
;    Cell                ;        ; 3     ; 0.847       ; 27         ; 0.000 ; 0.682 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.353       ; 59         ; 0.353 ; 0.353 ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;        ; 1     ; 0.241       ; 41         ; 0.241 ; 0.241 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.057       ; 73         ; 0.000 ; 2.057 ;
;    Cell                ;        ; 3     ; 0.755       ; 27         ; 0.000 ; 0.590 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                             ;
+---------+---------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                    ;
+---------+---------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                  ; launch edge time                                                           ;
; 3.125   ; 3.125   ;    ;      ;        ;                      ;                  ; clock path                                                                 ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                  ; source latency                                                             ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                            ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                    ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                    ;
;   0.847 ;   0.682 ; RR ; CELL ; 1539   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0 ;
;   3.125 ;   2.278 ; RR ; IC   ; 1      ; FF_X292_Y204_N5      ; ALM Register     ; soc_inst|rst_controller|r_sync_rst|clk                                     ;
;   3.125 ;   0.000 ; RR ; CELL ; 1      ; FF_X292_Y204_N5      ; ALM Register     ; soc_inst|rst_controller|r_sync_rst                                         ;
; 3.719   ; 0.594   ;    ;      ;        ;                      ;                  ; data path                                                                  ;
;   3.366 ;   0.241 ; FF ; uTco ; 7      ; FF_X292_Y204_N5      ; ALM Register     ; soc_inst|rst_controller|r_sync_rst|q                                       ;
;   3.719 ;   0.353 ; FF ; IC   ; 1      ; FF_X292_Y206_N13     ; ALM Register     ; soc_inst|pio_1|pio_1|data_out[2]|clrn                                      ;
;   3.719 ;   0.000 ; FF ; CELL ; 1      ; FF_X292_Y206_N13     ; ALM Register     ; soc_inst|pio_1|pio_1|data_out[2]                                           ;
+---------+---------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                              ;
+----------+----------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                    ;
+----------+----------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------+
; 10.000   ; 10.000   ;    ;      ;        ;                      ;                  ; latch edge time                                                            ;
; 13.059   ; 3.059    ;    ;      ;        ;                      ;                  ; clock path                                                                 ;
;   10.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                             ;
;   10.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                            ;
;   10.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                    ;
;   10.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                    ;
;   10.755 ;   0.590  ; RR ; CELL ; 1539   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0 ;
;   12.812 ;   2.057  ; RR ; IC   ; 1      ; FF_X292_Y206_N13     ; ALM Register     ; soc_inst|pio_1|pio_1|data_out[2]|clk                                       ;
;   12.812 ;   0.000  ; RR ; CELL ; 1      ; FF_X292_Y206_N13     ; ALM Register     ; soc_inst|pio_1|pio_1|data_out[2]                                           ;
;   13.064 ;   0.252  ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                    ;
;   13.059 ;   -0.005 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                     ;
; 13.029   ; -0.030   ;    ;      ;        ;                      ;                  ; clock uncertainty                                                          ;
; 13.008   ; -0.021   ;    ; uTsu ; 1      ; FF_X292_Y206_N13     ; ALM Register     ; soc_inst|pio_1|pio_1|data_out[2]                                           ;
+----------+----------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------+



Path #6: Recovery slack is 9.291 
===============================================================================
+----------------------------------------------------------------------+
; Path Summary                                                         ;
+---------------------------------+------------------------------------+
; Property                        ; Value                              ;
+---------------------------------+------------------------------------+
; From Node                       ; soc_inst|rst_controller|r_sync_rst ;
; To Node                         ; soc_inst|pio_1|pio_1|data_out[1]   ;
; Launch Clock                    ; MAIN_CLOCK                         ;
; Latch Clock                     ; MAIN_CLOCK                         ;
; SDC Exception                   ; No SDC Exception on Path           ;
; Data Arrival Time               ; 3.719                              ;
; Data Required Time              ; 13.010                             ;
; Slack                           ; 9.291                              ;
; Worst-Case Operating Conditions ; Slow vid2 100C Model               ;
+---------------------------------+------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.066 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.594  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.278       ; 73         ; 0.000 ; 2.278 ;
;    Cell                ;        ; 3     ; 0.847       ; 27         ; 0.000 ; 0.682 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 0.353       ; 59         ; 0.353 ; 0.353 ;
;    Cell                ;        ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;        ; 1     ; 0.241       ; 41         ; 0.241 ; 0.241 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.057       ; 73         ; 0.000 ; 2.057 ;
;    Cell                ;        ; 3     ; 0.755       ; 27         ; 0.000 ; 0.590 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                             ;
+---------+---------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                    ;
+---------+---------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                  ; launch edge time                                                           ;
; 3.125   ; 3.125   ;    ;      ;        ;                      ;                  ; clock path                                                                 ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                  ; source latency                                                             ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                            ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                    ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                    ;
;   0.847 ;   0.682 ; RR ; CELL ; 1539   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0 ;
;   3.125 ;   2.278 ; RR ; IC   ; 1      ; FF_X292_Y204_N5      ; ALM Register     ; soc_inst|rst_controller|r_sync_rst|clk                                     ;
;   3.125 ;   0.000 ; RR ; CELL ; 1      ; FF_X292_Y204_N5      ; ALM Register     ; soc_inst|rst_controller|r_sync_rst                                         ;
; 3.719   ; 0.594   ;    ;      ;        ;                      ;                  ; data path                                                                  ;
;   3.366 ;   0.241 ; FF ; uTco ; 7      ; FF_X292_Y204_N5      ; ALM Register     ; soc_inst|rst_controller|r_sync_rst|q                                       ;
;   3.719 ;   0.353 ; FF ; IC   ; 1      ; FF_X292_Y206_N25     ; ALM Register     ; soc_inst|pio_1|pio_1|data_out[1]|clrn                                      ;
;   3.719 ;   0.000 ; FF ; CELL ; 1      ; FF_X292_Y206_N25     ; ALM Register     ; soc_inst|pio_1|pio_1|data_out[1]                                           ;
+---------+---------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                              ;
+----------+----------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------+
; Total    ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                    ;
+----------+----------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------+
; 10.000   ; 10.000   ;    ;      ;        ;                      ;                  ; latch edge time                                                            ;
; 13.059   ; 3.059    ;    ;      ;        ;                      ;                  ; clock path                                                                 ;
;   10.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                             ;
;   10.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                            ;
;   10.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                    ;
;   10.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                    ;
;   10.755 ;   0.590  ; RR ; CELL ; 1539   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0 ;
;   12.812 ;   2.057  ; RR ; IC   ; 1      ; FF_X292_Y206_N25     ; ALM Register     ; soc_inst|pio_1|pio_1|data_out[1]|clk                                       ;
;   12.812 ;   0.000  ; RR ; CELL ; 1      ; FF_X292_Y206_N25     ; ALM Register     ; soc_inst|pio_1|pio_1|data_out[1]                                           ;
;   13.064 ;   0.252  ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                    ;
;   13.059 ;   -0.005 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                     ;
; 13.029   ; -0.030   ;    ;      ;        ;                      ;                  ; clock uncertainty                                                          ;
; 13.010   ; -0.019   ;    ; uTsu ; 1      ; FF_X292_Y206_N25     ; ALM Register     ; soc_inst|pio_1|pio_1|data_out[1]                                           ;
+----------+----------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 6 removal paths (0 violated).  Worst case slack is 0.247 

Tcl Command:
    report_timing -removal -panel_name {Worst-Case Timing Paths||Removal||MAIN_CLOCK} -to_clock [get_clocks {MAIN_CLOCK}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {MAIN_CLOCK}] 
    -removal 
    -npaths 10 
    -detail full_path 
    -panel_name {MAIN_CLOCK} 

Snapshot:
    final

Delay Models:
    Slow vid2 100C Model
    Slow vid2b 100C Model
    Fast vid2a 0C Model
    Fast vid2a 100C Model
    Fast vid2 100C Model


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                    ;
+-------+------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                          ; To Node                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+
; 0.247 ; soc_inst|rst_controller|r_sync_rst ; soc_inst|pio_1|pio_1|data_out[1]                               ; MAIN_CLOCK   ; MAIN_CLOCK  ; 0.000        ; 0.034      ; 0.329      ; Fast vid2a 0C Model             ;
; 0.248 ; soc_inst|rst_controller|r_sync_rst ; soc_inst|pio_1|pio_1|data_out[2]                               ; MAIN_CLOCK   ; MAIN_CLOCK  ; 0.000        ; 0.034      ; 0.329      ; Fast vid2a 0C Model             ;
; 0.249 ; soc_inst|rst_controller|r_sync_rst ; soc_inst|axi_conduit_merger_0|axi_conduit_merger_0|r_awprot[0] ; MAIN_CLOCK   ; MAIN_CLOCK  ; 0.000        ; 0.034      ; 0.329      ; Fast vid2a 0C Model             ;
; 0.266 ; soc_inst|rst_controller|r_sync_rst ; soc_inst|pio_1|pio_1|data_out[3]~DUPLICATE                     ; MAIN_CLOCK   ; MAIN_CLOCK  ; 0.000        ; 0.032      ; 0.361      ; Fast vid2a 0C Model             ;
; 0.266 ; soc_inst|rst_controller|r_sync_rst ; soc_inst|pio_1|pio_1|data_out[3]                               ; MAIN_CLOCK   ; MAIN_CLOCK  ; 0.000        ; 0.032      ; 0.361      ; Fast vid2a 0C Model             ;
; 0.270 ; soc_inst|rst_controller|r_sync_rst ; soc_inst|pio_1|pio_1|data_out[0]                               ; MAIN_CLOCK   ; MAIN_CLOCK  ; 0.000        ; 0.032      ; 0.361      ; Fast vid2a 0C Model             ;
+-------+------------------------------------+----------------------------------------------------------------+--------------+-------------+--------------+------------+------------+---------------------------------+


Path #1: Removal slack is 0.247 
===============================================================================
+----------------------------------------------------------------------+
; Path Summary                                                         ;
+---------------------------------+------------------------------------+
; Property                        ; Value                              ;
+---------------------------------+------------------------------------+
; From Node                       ; soc_inst|rst_controller|r_sync_rst ;
; To Node                         ; soc_inst|pio_1|pio_1|data_out[1]   ;
; Launch Clock                    ; MAIN_CLOCK                         ;
; Latch Clock                     ; MAIN_CLOCK                         ;
; SDC Exception                   ; No SDC Exception on Path           ;
; Data Arrival Time               ; 2.147                              ;
; Data Required Time              ; 1.900                              ;
; Slack                           ; 0.247                              ;
; Worst-Case Operating Conditions ; Fast vid2a 0C Model                ;
+---------------------------------+------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.034 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.329 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.280       ; 70         ; 0.000 ; 1.280 ;
;    Cell                ;       ; 3     ; 0.538       ; 30         ; 0.000 ; 0.373 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.193       ; 59         ; 0.193 ; 0.193 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.136       ; 41         ; 0.136 ; 0.136 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.428       ; 71         ; 0.000 ; 1.428 ;
;    Cell                ;       ; 3     ; 0.586       ; 29         ; 0.000 ; 0.421 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                             ;
+---------+---------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                    ;
+---------+---------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                  ; launch edge time                                                           ;
; 1.818   ; 1.818   ;    ;      ;        ;                      ;                  ; clock path                                                                 ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                  ; source latency                                                             ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                            ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                    ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                    ;
;   0.538 ;   0.373 ; RR ; CELL ; 1539   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0 ;
;   1.818 ;   1.280 ; RR ; IC   ; 1      ; FF_X292_Y204_N5      ; ALM Register     ; soc_inst|rst_controller|r_sync_rst|clk                                     ;
;   1.818 ;   0.000 ; RR ; CELL ; 1      ; FF_X292_Y204_N5      ; ALM Register     ; soc_inst|rst_controller|r_sync_rst                                         ;
; 2.147   ; 0.329   ;    ;      ;        ;                      ;                  ; data path                                                                  ;
;   1.954 ;   0.136 ; FF ; uTco ; 7      ; FF_X292_Y204_N5      ; ALM Register     ; soc_inst|rst_controller|r_sync_rst|q                                       ;
;   2.147 ;   0.193 ; FF ; IC   ; 1      ; FF_X292_Y206_N25     ; ALM Register     ; soc_inst|pio_1|pio_1|data_out[1]|clrn                                      ;
;   2.147 ;   0.000 ; FF ; CELL ; 1      ; FF_X292_Y206_N25     ; ALM Register     ; soc_inst|pio_1|pio_1|data_out[1]                                           ;
+---------+---------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                             ;
+---------+----------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                    ;
+---------+----------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                  ; latch edge time                                                            ;
; 1.852   ; 1.852    ;    ;      ;        ;                      ;                  ; clock path                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                            ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                    ;
;   0.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                    ;
;   0.586 ;   0.421  ; RR ; CELL ; 1539   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0 ;
;   2.014 ;   1.428  ; RR ; IC   ; 1      ; FF_X292_Y206_N25     ; ALM Register     ; soc_inst|pio_1|pio_1|data_out[1]|clk                                       ;
;   2.014 ;   0.000  ; RR ; CELL ; 1      ; FF_X292_Y206_N25     ; ALM Register     ; soc_inst|pio_1|pio_1|data_out[1]                                           ;
;   1.858 ;   -0.156 ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                    ;
;   1.852 ;   -0.006 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                     ;
; 1.852   ; 0.000    ;    ;      ;        ;                      ;                  ; clock uncertainty                                                          ;
; 1.900   ; 0.048    ;    ; uTh  ; 1      ; FF_X292_Y206_N25     ; ALM Register     ; soc_inst|pio_1|pio_1|data_out[1]                                           ;
+---------+----------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------+



Path #2: Removal slack is 0.248 
===============================================================================
+----------------------------------------------------------------------+
; Path Summary                                                         ;
+---------------------------------+------------------------------------+
; Property                        ; Value                              ;
+---------------------------------+------------------------------------+
; From Node                       ; soc_inst|rst_controller|r_sync_rst ;
; To Node                         ; soc_inst|pio_1|pio_1|data_out[2]   ;
; Launch Clock                    ; MAIN_CLOCK                         ;
; Latch Clock                     ; MAIN_CLOCK                         ;
; SDC Exception                   ; No SDC Exception on Path           ;
; Data Arrival Time               ; 2.147                              ;
; Data Required Time              ; 1.899                              ;
; Slack                           ; 0.248                              ;
; Worst-Case Operating Conditions ; Fast vid2a 0C Model                ;
+---------------------------------+------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.034 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.329 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.280       ; 70         ; 0.000 ; 1.280 ;
;    Cell                ;       ; 3     ; 0.538       ; 30         ; 0.000 ; 0.373 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.193       ; 59         ; 0.193 ; 0.193 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.136       ; 41         ; 0.136 ; 0.136 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.428       ; 71         ; 0.000 ; 1.428 ;
;    Cell                ;       ; 3     ; 0.586       ; 29         ; 0.000 ; 0.421 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                             ;
+---------+---------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                    ;
+---------+---------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                  ; launch edge time                                                           ;
; 1.818   ; 1.818   ;    ;      ;        ;                      ;                  ; clock path                                                                 ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                  ; source latency                                                             ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                            ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                    ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                    ;
;   0.538 ;   0.373 ; RR ; CELL ; 1539   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0 ;
;   1.818 ;   1.280 ; RR ; IC   ; 1      ; FF_X292_Y204_N5      ; ALM Register     ; soc_inst|rst_controller|r_sync_rst|clk                                     ;
;   1.818 ;   0.000 ; RR ; CELL ; 1      ; FF_X292_Y204_N5      ; ALM Register     ; soc_inst|rst_controller|r_sync_rst                                         ;
; 2.147   ; 0.329   ;    ;      ;        ;                      ;                  ; data path                                                                  ;
;   1.954 ;   0.136 ; FF ; uTco ; 7      ; FF_X292_Y204_N5      ; ALM Register     ; soc_inst|rst_controller|r_sync_rst|q                                       ;
;   2.147 ;   0.193 ; FF ; IC   ; 1      ; FF_X292_Y206_N13     ; ALM Register     ; soc_inst|pio_1|pio_1|data_out[2]|clrn                                      ;
;   2.147 ;   0.000 ; FF ; CELL ; 1      ; FF_X292_Y206_N13     ; ALM Register     ; soc_inst|pio_1|pio_1|data_out[2]                                           ;
+---------+---------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                             ;
+---------+----------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                    ;
+---------+----------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                  ; latch edge time                                                            ;
; 1.852   ; 1.852    ;    ;      ;        ;                      ;                  ; clock path                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                            ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                    ;
;   0.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                    ;
;   0.586 ;   0.421  ; RR ; CELL ; 1539   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0 ;
;   2.014 ;   1.428  ; RR ; IC   ; 1      ; FF_X292_Y206_N13     ; ALM Register     ; soc_inst|pio_1|pio_1|data_out[2]|clk                                       ;
;   2.014 ;   0.000  ; RR ; CELL ; 1      ; FF_X292_Y206_N13     ; ALM Register     ; soc_inst|pio_1|pio_1|data_out[2]                                           ;
;   1.858 ;   -0.156 ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                    ;
;   1.852 ;   -0.006 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                     ;
; 1.852   ; 0.000    ;    ;      ;        ;                      ;                  ; clock uncertainty                                                          ;
; 1.899   ; 0.047    ;    ; uTh  ; 1      ; FF_X292_Y206_N13     ; ALM Register     ; soc_inst|pio_1|pio_1|data_out[2]                                           ;
+---------+----------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------+



Path #3: Removal slack is 0.249 
===============================================================================
+--------------------------------------------------------------------------------------------------+
; Path Summary                                                                                     ;
+---------------------------------+----------------------------------------------------------------+
; Property                        ; Value                                                          ;
+---------------------------------+----------------------------------------------------------------+
; From Node                       ; soc_inst|rst_controller|r_sync_rst                             ;
; To Node                         ; soc_inst|axi_conduit_merger_0|axi_conduit_merger_0|r_awprot[0] ;
; Launch Clock                    ; MAIN_CLOCK                                                     ;
; Latch Clock                     ; MAIN_CLOCK                                                     ;
; SDC Exception                   ; No SDC Exception on Path                                       ;
; Data Arrival Time               ; 2.147                                                          ;
; Data Required Time              ; 1.898                                                          ;
; Slack                           ; 0.249                                                          ;
; Worst-Case Operating Conditions ; Fast vid2a 0C Model                                            ;
+---------------------------------+----------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.034 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.329 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.280       ; 70         ; 0.000 ; 1.280 ;
;    Cell                ;       ; 3     ; 0.538       ; 30         ; 0.000 ; 0.373 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.193       ; 59         ; 0.193 ; 0.193 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.136       ; 41         ; 0.136 ; 0.136 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.428       ; 71         ; 0.000 ; 1.428 ;
;    Cell                ;       ; 3     ; 0.586       ; 29         ; 0.000 ; 0.421 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                             ;
+---------+---------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                    ;
+---------+---------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                  ; launch edge time                                                           ;
; 1.818   ; 1.818   ;    ;      ;        ;                      ;                  ; clock path                                                                 ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                  ; source latency                                                             ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                            ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                    ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                    ;
;   0.538 ;   0.373 ; RR ; CELL ; 1539   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0 ;
;   1.818 ;   1.280 ; RR ; IC   ; 1      ; FF_X292_Y204_N5      ; ALM Register     ; soc_inst|rst_controller|r_sync_rst|clk                                     ;
;   1.818 ;   0.000 ; RR ; CELL ; 1      ; FF_X292_Y204_N5      ; ALM Register     ; soc_inst|rst_controller|r_sync_rst                                         ;
; 2.147   ; 0.329   ;    ;      ;        ;                      ;                  ; data path                                                                  ;
;   1.954 ;   0.136 ; FF ; uTco ; 7      ; FF_X292_Y204_N5      ; ALM Register     ; soc_inst|rst_controller|r_sync_rst|q                                       ;
;   2.147 ;   0.193 ; FF ; IC   ; 1      ; FF_X292_Y206_N7      ; ALM Register     ; soc_inst|axi_conduit_merger_0|axi_conduit_merger_0|r_awprot[0]|clrn        ;
;   2.147 ;   0.000 ; FF ; CELL ; 1      ; FF_X292_Y206_N7      ; ALM Register     ; soc_inst|axi_conduit_merger_0|axi_conduit_merger_0|r_awprot[0]             ;
+---------+---------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                             ;
+---------+----------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                    ;
+---------+----------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                  ; latch edge time                                                            ;
; 1.852   ; 1.852    ;    ;      ;        ;                      ;                  ; clock path                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                            ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                    ;
;   0.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                    ;
;   0.586 ;   0.421  ; RR ; CELL ; 1539   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0 ;
;   2.014 ;   1.428  ; RR ; IC   ; 1      ; FF_X292_Y206_N7      ; ALM Register     ; soc_inst|axi_conduit_merger_0|axi_conduit_merger_0|r_awprot[0]|clk         ;
;   2.014 ;   0.000  ; RR ; CELL ; 1      ; FF_X292_Y206_N7      ; ALM Register     ; soc_inst|axi_conduit_merger_0|axi_conduit_merger_0|r_awprot[0]             ;
;   1.858 ;   -0.156 ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                    ;
;   1.852 ;   -0.006 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                     ;
; 1.852   ; 0.000    ;    ;      ;        ;                      ;                  ; clock uncertainty                                                          ;
; 1.898   ; 0.046    ;    ; uTh  ; 1      ; FF_X292_Y206_N7      ; ALM Register     ; soc_inst|axi_conduit_merger_0|axi_conduit_merger_0|r_awprot[0]             ;
+---------+----------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------+



Path #4: Removal slack is 0.266 
===============================================================================
+------------------------------------------------------------------------------+
; Path Summary                                                                 ;
+---------------------------------+--------------------------------------------+
; Property                        ; Value                                      ;
+---------------------------------+--------------------------------------------+
; From Node                       ; soc_inst|rst_controller|r_sync_rst         ;
; To Node                         ; soc_inst|pio_1|pio_1|data_out[3]~DUPLICATE ;
; Launch Clock                    ; MAIN_CLOCK                                 ;
; Latch Clock                     ; MAIN_CLOCK                                 ;
; SDC Exception                   ; No SDC Exception on Path                   ;
; Data Arrival Time               ; 2.179                                      ;
; Data Required Time              ; 1.913                                      ;
; Slack                           ; 0.266                                      ;
; Worst-Case Operating Conditions ; Fast vid2a 0C Model                        ;
+---------------------------------+--------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.032 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.361 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.280       ; 70         ; 0.000 ; 1.280 ;
;    Cell                ;       ; 3     ; 0.538       ; 30         ; 0.000 ; 0.373 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.225       ; 62         ; 0.225 ; 0.225 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.136       ; 38         ; 0.136 ; 0.136 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.426       ; 71         ; 0.000 ; 1.426 ;
;    Cell                ;       ; 3     ; 0.586       ; 29         ; 0.000 ; 0.421 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                             ;
+---------+---------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                    ;
+---------+---------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                  ; launch edge time                                                           ;
; 1.818   ; 1.818   ;    ;      ;        ;                      ;                  ; clock path                                                                 ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                  ; source latency                                                             ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                            ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                    ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                    ;
;   0.538 ;   0.373 ; RR ; CELL ; 1539   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0 ;
;   1.818 ;   1.280 ; RR ; IC   ; 1      ; FF_X292_Y204_N5      ; ALM Register     ; soc_inst|rst_controller|r_sync_rst|clk                                     ;
;   1.818 ;   0.000 ; RR ; CELL ; 1      ; FF_X292_Y204_N5      ; ALM Register     ; soc_inst|rst_controller|r_sync_rst                                         ;
; 2.179   ; 0.361   ;    ;      ;        ;                      ;                  ; data path                                                                  ;
;   1.954 ;   0.136 ; FF ; uTco ; 7      ; FF_X292_Y204_N5      ; ALM Register     ; soc_inst|rst_controller|r_sync_rst|q                                       ;
;   2.179 ;   0.225 ; FF ; IC   ; 1      ; FF_X293_Y206_N49     ; ALM Register     ; soc_inst|pio_1|pio_1|data_out[3]~DUPLICATE|clrn                            ;
;   2.179 ;   0.000 ; FF ; CELL ; 1      ; FF_X293_Y206_N49     ; ALM Register     ; soc_inst|pio_1|pio_1|data_out[3]~DUPLICATE                                 ;
+---------+---------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                             ;
+---------+----------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                    ;
+---------+----------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                  ; latch edge time                                                            ;
; 1.850   ; 1.850    ;    ;      ;        ;                      ;                  ; clock path                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                            ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                    ;
;   0.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                    ;
;   0.586 ;   0.421  ; RR ; CELL ; 1539   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0 ;
;   2.012 ;   1.426  ; RR ; IC   ; 1      ; FF_X293_Y206_N49     ; ALM Register     ; soc_inst|pio_1|pio_1|data_out[3]~DUPLICATE|clk                             ;
;   2.012 ;   0.000  ; RR ; CELL ; 1      ; FF_X293_Y206_N49     ; ALM Register     ; soc_inst|pio_1|pio_1|data_out[3]~DUPLICATE                                 ;
;   1.856 ;   -0.156 ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                    ;
;   1.850 ;   -0.006 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                     ;
; 1.850   ; 0.000    ;    ;      ;        ;                      ;                  ; clock uncertainty                                                          ;
; 1.913   ; 0.063    ;    ; uTh  ; 1      ; FF_X293_Y206_N49     ; ALM Register     ; soc_inst|pio_1|pio_1|data_out[3]~DUPLICATE                                 ;
+---------+----------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------+



Path #5: Removal slack is 0.266 
===============================================================================
+----------------------------------------------------------------------+
; Path Summary                                                         ;
+---------------------------------+------------------------------------+
; Property                        ; Value                              ;
+---------------------------------+------------------------------------+
; From Node                       ; soc_inst|rst_controller|r_sync_rst ;
; To Node                         ; soc_inst|pio_1|pio_1|data_out[3]   ;
; Launch Clock                    ; MAIN_CLOCK                         ;
; Latch Clock                     ; MAIN_CLOCK                         ;
; SDC Exception                   ; No SDC Exception on Path           ;
; Data Arrival Time               ; 2.179                              ;
; Data Required Time              ; 1.913                              ;
; Slack                           ; 0.266                              ;
; Worst-Case Operating Conditions ; Fast vid2a 0C Model                ;
+---------------------------------+------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.032 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.361 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.280       ; 70         ; 0.000 ; 1.280 ;
;    Cell                ;       ; 3     ; 0.538       ; 30         ; 0.000 ; 0.373 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.225       ; 62         ; 0.225 ; 0.225 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.136       ; 38         ; 0.136 ; 0.136 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.426       ; 71         ; 0.000 ; 1.426 ;
;    Cell                ;       ; 3     ; 0.586       ; 29         ; 0.000 ; 0.421 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                             ;
+---------+---------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                    ;
+---------+---------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                  ; launch edge time                                                           ;
; 1.818   ; 1.818   ;    ;      ;        ;                      ;                  ; clock path                                                                 ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                  ; source latency                                                             ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                            ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                    ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                    ;
;   0.538 ;   0.373 ; RR ; CELL ; 1539   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0 ;
;   1.818 ;   1.280 ; RR ; IC   ; 1      ; FF_X292_Y204_N5      ; ALM Register     ; soc_inst|rst_controller|r_sync_rst|clk                                     ;
;   1.818 ;   0.000 ; RR ; CELL ; 1      ; FF_X292_Y204_N5      ; ALM Register     ; soc_inst|rst_controller|r_sync_rst                                         ;
; 2.179   ; 0.361   ;    ;      ;        ;                      ;                  ; data path                                                                  ;
;   1.954 ;   0.136 ; FF ; uTco ; 7      ; FF_X292_Y204_N5      ; ALM Register     ; soc_inst|rst_controller|r_sync_rst|q                                       ;
;   2.179 ;   0.225 ; FF ; IC   ; 1      ; FF_X293_Y206_N50     ; ALM Register     ; soc_inst|pio_1|pio_1|data_out[3]|clrn                                      ;
;   2.179 ;   0.000 ; FF ; CELL ; 1      ; FF_X293_Y206_N50     ; ALM Register     ; soc_inst|pio_1|pio_1|data_out[3]                                           ;
+---------+---------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                             ;
+---------+----------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                    ;
+---------+----------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                  ; latch edge time                                                            ;
; 1.850   ; 1.850    ;    ;      ;        ;                      ;                  ; clock path                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                            ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                    ;
;   0.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                    ;
;   0.586 ;   0.421  ; RR ; CELL ; 1539   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0 ;
;   2.012 ;   1.426  ; RR ; IC   ; 1      ; FF_X293_Y206_N50     ; ALM Register     ; soc_inst|pio_1|pio_1|data_out[3]|clk                                       ;
;   2.012 ;   0.000  ; RR ; CELL ; 1      ; FF_X293_Y206_N50     ; ALM Register     ; soc_inst|pio_1|pio_1|data_out[3]                                           ;
;   1.856 ;   -0.156 ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                    ;
;   1.850 ;   -0.006 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                     ;
; 1.850   ; 0.000    ;    ;      ;        ;                      ;                  ; clock uncertainty                                                          ;
; 1.913   ; 0.063    ;    ; uTh  ; 1      ; FF_X293_Y206_N50     ; ALM Register     ; soc_inst|pio_1|pio_1|data_out[3]                                           ;
+---------+----------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------+



Path #6: Removal slack is 0.270 
===============================================================================
+----------------------------------------------------------------------+
; Path Summary                                                         ;
+---------------------------------+------------------------------------+
; Property                        ; Value                              ;
+---------------------------------+------------------------------------+
; From Node                       ; soc_inst|rst_controller|r_sync_rst ;
; To Node                         ; soc_inst|pio_1|pio_1|data_out[0]   ;
; Launch Clock                    ; MAIN_CLOCK                         ;
; Latch Clock                     ; MAIN_CLOCK                         ;
; SDC Exception                   ; No SDC Exception on Path           ;
; Data Arrival Time               ; 2.179                              ;
; Data Required Time              ; 1.909                              ;
; Slack                           ; 0.270                              ;
; Worst-Case Operating Conditions ; Fast vid2a 0C Model                ;
+---------------------------------+------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.032 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.361 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.280       ; 70         ; 0.000 ; 1.280 ;
;    Cell                ;       ; 3     ; 0.538       ; 30         ; 0.000 ; 0.373 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.225       ; 62         ; 0.225 ; 0.225 ;
;    Cell                ;       ; 1     ; 0.000       ; 0          ; 0.000 ; 0.000 ;
;    uTco                ;       ; 1     ; 0.136       ; 38         ; 0.136 ; 0.136 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 2     ; 1.426       ; 71         ; 0.000 ; 1.426 ;
;    Cell                ;       ; 3     ; 0.586       ; 29         ; 0.000 ; 0.421 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                             ;
+---------+---------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                    ;
+---------+---------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;      ;        ;                      ;                  ; launch edge time                                                           ;
; 1.818   ; 1.818   ;    ;      ;        ;                      ;                  ; clock path                                                                 ;
;   0.000 ;   0.000 ;    ;      ;        ;                      ;                  ; source latency                                                             ;
;   0.000 ;   0.000 ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                            ;
;   0.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                    ;
;   0.165 ;   0.165 ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                    ;
;   0.538 ;   0.373 ; RR ; CELL ; 1539   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0 ;
;   1.818 ;   1.280 ; RR ; IC   ; 1      ; FF_X292_Y204_N5      ; ALM Register     ; soc_inst|rst_controller|r_sync_rst|clk                                     ;
;   1.818 ;   0.000 ; RR ; CELL ; 1      ; FF_X292_Y204_N5      ; ALM Register     ; soc_inst|rst_controller|r_sync_rst                                         ;
; 2.179   ; 0.361   ;    ;      ;        ;                      ;                  ; data path                                                                  ;
;   1.954 ;   0.136 ; FF ; uTco ; 7      ; FF_X292_Y204_N5      ; ALM Register     ; soc_inst|rst_controller|r_sync_rst|q                                       ;
;   2.179 ;   0.225 ; FF ; IC   ; 1      ; FF_X293_Y206_N52     ; ALM Register     ; soc_inst|pio_1|pio_1|data_out[0]|clrn                                      ;
;   2.179 ;   0.000 ; FF ; CELL ; 1      ; FF_X293_Y206_N52     ; ALM Register     ; soc_inst|pio_1|pio_1|data_out[0]                                           ;
+---------+---------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                             ;
+---------+----------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type ; Fanout ; Location             ; Element Type     ; Element                                                                    ;
+---------+----------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;      ;        ;                      ;                  ; latch edge time                                                            ;
; 1.850   ; 1.850    ;    ;      ;        ;                      ;                  ; clock path                                                                 ;
;   0.000 ;   0.000  ;    ;      ;        ;                      ;                  ; source latency                                                             ;
;   0.000 ;   0.000  ;    ;      ; 1      ; PIN_U52              ; I/O pad          ; fpga_clk_100[0]                                                            ;
;   0.000 ;   0.000  ; RR ; IC   ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|i                                                    ;
;   0.165 ;   0.165  ; RR ; CELL ; 1      ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input|o                                                    ;
;   0.586 ;   0.421  ; RR ; CELL ; 1539   ; IOIBUF_X76_Y211_N339 ; I/O input buffer ; fpga_clk_100[0]~input~fmio96fs_lt_wr/m24_0_29__io12buf1_to_iopll__ioclkin0 ;
;   2.012 ;   1.426  ; RR ; IC   ; 1      ; FF_X293_Y206_N52     ; ALM Register     ; soc_inst|pio_1|pio_1|data_out[0]|clk                                       ;
;   2.012 ;   0.000  ; RR ; CELL ; 1      ; FF_X293_Y206_N52     ; ALM Register     ; soc_inst|pio_1|pio_1|data_out[0]                                           ;
;   1.856 ;   -0.156 ;    ;      ;        ;                      ;                  ; clock pessimism removed                                                    ;
;   1.850 ;   -0.006 ;    ;      ;        ;                      ;                  ; advanced clock effects                                                     ;
; 1.850   ; 0.000    ;    ;      ;        ;                      ;                  ; clock uncertainty                                                          ;
; 1.909   ; 0.059    ;    ; uTh  ; 1      ; FF_X293_Y206_N52     ; ALM Register     ; soc_inst|pio_1|pio_1|data_out[0]                                           ;
+---------+----------+----+------+--------+----------------------+------------------+----------------------------------------------------------------------------+



+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 22.4.0 Build 94 12/07/2022 SC Pro Edition
    Info: Processing started: Thu Jan 11 18:42:08 2024
    Info: System process ID: 12894
Info: Command: quartus_sta ghrd_agfb014r24b2e2v -c ghrd_agfb014r24b2e2v --mode=finalize
Info: qsta_default_script.tcl version: #1
Info (16677): Loading final database.
Info (16734): Loading "final" snapshot for partition "root_partition".
Info (16734): Loading "final" snapshot for partition "auto_fab_0".
Info (16678): Successfully loaded final database: elapsed time is 00:00:11.
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '100'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (19539): Reading the HDL-embedded SDC files elapsed 00:00:00.
Info (332104): Reading SDC File: 'qsys_top/altera_reset_controller_1921/synth/altera_reset_controller.sdc'
Info (18794): Reading SDC File: 'ip/qsys_top/agilex_hps/intel_agilex_interface_generator_191/synth/agilex_hps_intel_agilex_interface_generator_191_7evpvey.sdc' for instance: 'soc_inst|agilex_hps|intel_agilex_hps_inst|fpga_interfaces'
Info (332104): Reading SDC File: 'ip/qsys_top/user_rst_clkgate_0/altera_s10_user_rst_clkgate_1941/synth/altera_s10_user_rst_clkgate_fm.sdc'
Info (332104): Reading SDC File: 'ghrd_timing.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at jtag.sdc(115): altera_reserved_tck could not be matched with a port File: /home/wisig/sam/dma_access/jtag.sdc Line: 115
Warning (332049): Ignored create_clock at jtag.sdc(115): Argument <targets> is an empty collection File: /home/wisig/sam/dma_access/jtag.sdc Line: 115
    Info (332050): create_clock -name {altera_reserved_tck} -period $tck_t_period  [get_ports {altera_reserved_tck}] File: /home/wisig/sam/dma_access/jtag.sdc Line: 115
Warning (332174): Ignored filter at jtag.sdc(116): altera_reserved_tck could not be matched with a clock File: /home/wisig/sam/dma_access/jtag.sdc Line: 116
Warning (332049): Ignored set_clock_groups at jtag.sdc(116): Argument -group with value altera_reserved_tck could not match any element of the following types: ( clk ) File: /home/wisig/sam/dma_access/jtag.sdc Line: 116
    Info (332050): set_clock_groups -asynchronous -group {altera_reserved_tck} File: /home/wisig/sam/dma_access/jtag.sdc Line: 116
Warning (332174): Ignored filter at jtag.sdc(162): altera_reserved_tms could not be matched with a port File: /home/wisig/sam/dma_access/jtag.sdc Line: 162
Warning (332049): Ignored set_input_delay at jtag.sdc(162): Argument <targets> is an empty collection File: /home/wisig/sam/dma_access/jtag.sdc Line: 162
    Info (332050): set_input_delay -add_delay -clock_fall -clock altera_reserved_tck -max $tms_in_max [get_ports {altera_reserved_tms}] File: /home/wisig/sam/dma_access/jtag.sdc Line: 162
Warning (332049): Ignored set_input_delay at jtag.sdc(162): Argument -clock is not an object ID File: /home/wisig/sam/dma_access/jtag.sdc Line: 162
Warning (332049): Ignored set_input_delay at jtag.sdc(163): Argument <targets> is an empty collection File: /home/wisig/sam/dma_access/jtag.sdc Line: 163
    Info (332050): set_input_delay -add_delay -clock_fall -clock altera_reserved_tck -min $tms_in_min [get_ports {altera_reserved_tms}] File: /home/wisig/sam/dma_access/jtag.sdc Line: 163
Warning (332049): Ignored set_input_delay at jtag.sdc(163): Argument -clock is not an object ID File: /home/wisig/sam/dma_access/jtag.sdc Line: 163
Warning (332174): Ignored filter at jtag.sdc(184): altera_reserved_tdi could not be matched with a port File: /home/wisig/sam/dma_access/jtag.sdc Line: 184
Warning (332049): Ignored set_input_delay at jtag.sdc(184): Argument <targets> is an empty collection File: /home/wisig/sam/dma_access/jtag.sdc Line: 184
    Info (332050): set_input_delay -add_delay -clock_fall -clock altera_reserved_tck -max $tdi_in_max [get_ports {altera_reserved_tdi}] File: /home/wisig/sam/dma_access/jtag.sdc Line: 184
Warning (332049): Ignored set_input_delay at jtag.sdc(184): Argument -clock is not an object ID File: /home/wisig/sam/dma_access/jtag.sdc Line: 184
Warning (332049): Ignored set_input_delay at jtag.sdc(185): Argument <targets> is an empty collection File: /home/wisig/sam/dma_access/jtag.sdc Line: 185
    Info (332050): set_input_delay -add_delay -clock_fall -clock altera_reserved_tck -min $tdi_in_min [get_ports {altera_reserved_tdi}] File: /home/wisig/sam/dma_access/jtag.sdc Line: 185
Warning (332049): Ignored set_input_delay at jtag.sdc(185): Argument -clock is not an object ID File: /home/wisig/sam/dma_access/jtag.sdc Line: 185
Warning (332174): Ignored filter at jtag.sdc(229): altera_reserved_tdo could not be matched with a port File: /home/wisig/sam/dma_access/jtag.sdc Line: 229
Warning (332049): Ignored set_output_delay at jtag.sdc(229): Argument <targets> is an empty collection File: /home/wisig/sam/dma_access/jtag.sdc Line: 229
    Info (332050): set_output_delay -add_delay -clock_fall -clock altera_reserved_tck -max $tdo_out_max [get_ports {altera_reserved_tdo}] File: /home/wisig/sam/dma_access/jtag.sdc Line: 229
Warning (332049): Ignored set_output_delay at jtag.sdc(229): Argument -clock is not an object ID File: /home/wisig/sam/dma_access/jtag.sdc Line: 229
Warning (332049): Ignored set_output_delay at jtag.sdc(230): Argument <targets> is an empty collection File: /home/wisig/sam/dma_access/jtag.sdc Line: 230
    Info (332050): set_output_delay -add_delay -clock_fall -clock altera_reserved_tck -min $tdo_out_min [get_ports {altera_reserved_tdo}] File: /home/wisig/sam/dma_access/jtag.sdc Line: 230
Warning (332049): Ignored set_output_delay at jtag.sdc(230): Argument -clock is not an object ID File: /home/wisig/sam/dma_access/jtag.sdc Line: 230
Warning (332049): Ignored set_false_path at jtag.sdc(97): Argument <from> is an empty collection File: /home/wisig/sam/dma_access/jtag.sdc Line: 97
    Info (332050): set_false_path -from [get_ports {altera_reserved_tdi}] -to [get_ports {altera_reserved_tdo}] File: /home/wisig/sam/dma_access/jtag.sdc Line: 97
Warning (332049): Ignored set_false_path at jtag.sdc(97): Argument <to> is an empty collection File: /home/wisig/sam/dma_access/jtag.sdc Line: 97
Warning (332174): Ignored filter at ghrd_timing.sdc(31): soc_inst|rst_controller_*|altera_reset_synchronizer_int_chain[1] could not be matched with a clock or keeper or register or port or pin or cell or partition File: /home/wisig/sam/dma_access/ghrd_timing.sdc Line: 31
Warning (332049): Ignored set_false_path at ghrd_timing.sdc(31): Argument <to> is not an object ID File: /home/wisig/sam/dma_access/ghrd_timing.sdc Line: 31
    Info (332050): set_false_path -from fpga_reset_n_debounced -to {soc_inst|rst_controller_*|altera_reset_synchronizer_int_chain[1]} File: /home/wisig/sam/dma_access/ghrd_timing.sdc Line: 31
Info (332104): Reading SDC File: 'ip/qsys_top/emif_hps/altera_emif_arch_fm_191/synth/emif_hps_altera_emif_arch_fm_191_rbandoq.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info: Initializing DDR database for CORE emif_hps_altera_emif_arch_fm_191_rbandoq
Info: Finding port-to-pin mapping for CORE: emif_hps_altera_emif_arch_fm_191_rbandoq INSTANCE: soc_inst|emif_hps|altera_emif_fm_hps_inst
Info (19449): Reading SDC files elapsed 00:00:00.
Warning (332158): Clock uncertainty characteristics of the Agilex device family are preliminary
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info (332146): Worst-case setup slack is 2.069
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     2.069               0.000         0 soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0  Slow vid2 100C Model 
    Info (332119):     6.386               0.000         0 MAIN_CLOCK  Slow vid2 100C Model 
Info (332146): Worst-case hold slack is 0.000
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     0.000               0.000         0 MAIN_CLOCK  Fast vid2 100C Model 
    Info (332119):     0.119               0.000         0 soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0   Fast vid2a 0C Model 
Info (332146): Worst-case recovery slack is 9.251
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     9.251               0.000         0 MAIN_CLOCK Slow vid2b 100C Model 
Info (332146): Worst-case removal slack is 0.247
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     0.247               0.000         0 MAIN_CLOCK   Fast vid2a 0C Model 
Info (332140): No Setup paths to report
Info (332140): No Recovery paths to report
Info (332146): Worst-case minimum pulse width slack is 0.132
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     0.132               0.000         0 soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_0  Slow vid2 100C Model 
    Info (332119):     0.132               0.000         0 soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_1  Slow vid2 100C Model 
    Info (332119):     0.132               0.000         0 soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_2  Slow vid2 100C Model 
    Info (332119):     0.189               0.000         0 soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_3  Slow vid2 100C Model 
    Info (332119):     0.189               0.000         0 soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_5  Slow vid2 100C Model 
    Info (332119):     0.189               0.000         0 soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_9  Slow vid2 100C Model 
    Info (332119):     0.190               0.000         0 soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_10  Slow vid2 100C Model 
    Info (332119):     0.190               0.000         0 soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_11  Slow vid2 100C Model 
    Info (332119):     0.190               0.000         0 soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_2  Slow vid2 100C Model 
    Info (332119):     0.190               0.000         0 soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_4  Slow vid2 100C Model 
    Info (332119):     0.190               0.000         0 soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_6  Slow vid2 100C Model 
    Info (332119):     0.190               0.000         0 soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_8  Slow vid2 100C Model 
    Info (332119):     0.191               0.000         0 soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_0  Slow vid2 100C Model 
    Info (332119):     0.191               0.000         0 soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_1  Slow vid2 100C Model 
    Info (332119):     0.191               0.000         0 soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_7  Slow vid2 100C Model 
    Info (332119):     0.248               0.000         0 emif_hps_mem_mem_dqs[0]_IN  Slow vid2 100C Model 
    Info (332119):     0.248               0.000         0 emif_hps_mem_mem_dqs[1]_IN  Slow vid2 100C Model 
    Info (332119):     0.248               0.000         0 emif_hps_mem_mem_dqs[6]_IN  Slow vid2 100C Model 
    Info (332119):     0.248               0.000         0 emif_hps_mem_mem_dqs[7]_IN  Slow vid2 100C Model 
    Info (332119):     0.249               0.000         0 emif_hps_mem_mem_dqs[2]_IN  Slow vid2 100C Model 
    Info (332119):     0.249               0.000         0 emif_hps_mem_mem_dqs[3]_IN  Slow vid2 100C Model 
    Info (332119):     0.249               0.000         0 emif_hps_mem_mem_dqs[4]_IN  Slow vid2 100C Model 
    Info (332119):     0.249               0.000         0 emif_hps_mem_mem_dqs[5]_IN  Slow vid2 100C Model 
    Info (332119):     0.249               0.000         0 emif_hps_mem_mem_dqs[8]_IN  Slow vid2 100C Model 
    Info (332119):     1.284               0.000         0 soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0  Slow vid2 100C Model 
    Info (332119):     1.355               0.000         0 soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_1  Slow vid2 100C Model 
    Info (332119):     1.355               0.000         0 soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_2  Slow vid2 100C Model 
    Info (332119):     2.346               0.000         0 internal_clk  Slow vid2 100C Model 
    Info (332119):     4.302               0.000         0 EMIF_REF_CLOCK  Slow vid2 100C Model 
    Info (332119):     4.447               0.000         0 MAIN_CLOCK  Slow vid2 100C Model 
Info (332114): Report Metastability (Slow vid2 100C Model): Found 7 synchronizer chains.
    Info (332114): The Design MTBF is not calculated because there are no specified synchronizers in the design.

    Info (332114): Number of Synchronizer Chains Found: 7
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 7, or 100.0%
Info (332114): Report Metastability (Slow vid2b 100C Model): Found 7 synchronizer chains.
    Info (332114): The Design MTBF is not calculated because there are no specified synchronizers in the design.

    Info (332114): Number of Synchronizer Chains Found: 7
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 7, or 100.0%
Info (332114): Report Metastability (Fast vid2a 0C Model): Found 7 synchronizer chains.
    Info (332114): The Design MTBF is not calculated because there are no specified synchronizers in the design.

    Info (332114): Number of Synchronizer Chains Found: 7
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 7, or 100.0%
Info (332114): Report Metastability (Fast vid2a 100C Model): Found 7 synchronizer chains.
    Info (332114): The Design MTBF is not calculated because there are no specified synchronizers in the design.

    Info (332114): Number of Synchronizer Chains Found: 7
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 7, or 100.0%
Info (332114): Report Metastability (Fast vid2 100C Model): Found 7 synchronizer chains.
    Info (332114): The Design MTBF is not calculated because there are no specified synchronizers in the design.

    Info (332114): Number of Synchronizer Chains Found: 7
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Number of Chains For Which MTBFs Could Not be Calculated Due to Timing Violations: 0, or 0.0%.
    Info (332114): Number of Chains Excluded from MTBF Analysis: 7, or 100.0%
Info: Initializing DDR database for CORE emif_hps_altera_emif_arch_fm_191_rbandoq
Info: Finding port-to-pin mapping for CORE: emif_hps_altera_emif_arch_fm_191_rbandoq INSTANCE: soc_inst|emif_hps|altera_emif_fm_hps_inst
Info: Core: emif_hps_altera_emif_arch_fm_191_rbandoq - Instance: soc_inst|emif_hps|altera_emif_fm_hps_inst
Info:                                                                setup  hold
Info: Core (Slow vid2 100C Model)                                 |     --     --
Info: Core Recovery/Removal (Slow vid2 100C Model)                |     --     --
Info: Initializing DDR database for CORE emif_hps_altera_emif_arch_fm_191_rbandoq
Info: Finding port-to-pin mapping for CORE: emif_hps_altera_emif_arch_fm_191_rbandoq INSTANCE: soc_inst|emif_hps|altera_emif_fm_hps_inst
Info: Core: emif_hps_altera_emif_arch_fm_191_rbandoq - Instance: soc_inst|emif_hps|altera_emif_fm_hps_inst
Info:                                                                setup  hold
Info: Core (Slow vid2b 100C Model)                                |     --     --
Info: Core Recovery/Removal (Slow vid2b 100C Model)               |     --     --
Info: Initializing DDR database for CORE emif_hps_altera_emif_arch_fm_191_rbandoq
Info: Finding port-to-pin mapping for CORE: emif_hps_altera_emif_arch_fm_191_rbandoq INSTANCE: soc_inst|emif_hps|altera_emif_fm_hps_inst
Info: Core: emif_hps_altera_emif_arch_fm_191_rbandoq - Instance: soc_inst|emif_hps|altera_emif_fm_hps_inst
Info:                                                                setup  hold
Info: Core (Fast vid2a 0C Model)                                  |     --     --
Info: Core Recovery/Removal (Fast vid2a 0C Model)                 |     --     --
Info: Initializing DDR database for CORE emif_hps_altera_emif_arch_fm_191_rbandoq
Info: Finding port-to-pin mapping for CORE: emif_hps_altera_emif_arch_fm_191_rbandoq INSTANCE: soc_inst|emif_hps|altera_emif_fm_hps_inst
Info: Core: emif_hps_altera_emif_arch_fm_191_rbandoq - Instance: soc_inst|emif_hps|altera_emif_fm_hps_inst
Info:                                                                setup  hold
Info: Core (Fast vid2a 100C Model)                                |     --     --
Info: Core Recovery/Removal (Fast vid2a 100C Model)               |     --     --
Info: Initializing DDR database for CORE emif_hps_altera_emif_arch_fm_191_rbandoq
Info: Finding port-to-pin mapping for CORE: emif_hps_altera_emif_arch_fm_191_rbandoq INSTANCE: soc_inst|emif_hps|altera_emif_fm_hps_inst
Info: Core: emif_hps_altera_emif_arch_fm_191_rbandoq - Instance: soc_inst|emif_hps|altera_emif_fm_hps_inst
Info:                                                                setup  hold
Info: Core (Fast vid2 100C Model)                                 |     --     --
Info: Core Recovery/Removal (Fast vid2 100C Model)                |     --     --
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info (21615): Running Design Assistant Rules for snapshot 'final'
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Hold clock transfer from soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 (Rise) to soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 (Rise) has uncertainty 0.020 that is less than the recommended uncertainty 0.030
Info: No waiver waived any violations
Info (22360): Design Assistant Results: 79 of 87 enabled rules passed, and 6 rules was disabled, in snapshot 'final'
Warning (21620): Design Assistant Results: 4 of 36 High severity rules issued violations in snapshot 'final'. Please refer to DRC report '/home/wisig/sam/dma_access/output_files/ghrd_agfb014r24b2e2v.tq.drc.signoff.rpt' for more information
Info (21621): Design Assistant Results: 3 of 35 Medium severity rules issued violations in snapshot 'final'. Please refer to DRC report '/home/wisig/sam/dma_access/output_files/ghrd_agfb014r24b2e2v.tq.drc.signoff.rpt' for more information
Info (21622): Design Assistant Results: 1 of 16 Low severity rules issued violations in snapshot 'final'. Please refer to DRC report '/home/wisig/sam/dma_access/output_files/ghrd_agfb014r24b2e2v.tq.drc.signoff.rpt' for more information
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 25 warnings
    Info: Peak virtual memory: 3793 megabytes
    Info: Processing ended: Thu Jan 11 18:42:32 2024
    Info: Elapsed time: 00:00:24
    Info: System process ID: 12894


+------------------------------------------------------------------+
; Unconstrained Paths Summary                                      ;
+---------------------------------------------------+-------+------+
; Property                                          ; Setup ; Hold ;
+---------------------------------------------------+-------+------+
; Illegal Clocks                                    ; 0     ; 0    ;
; Unconstrained Clocks                              ; 0     ; 0    ;
; Unconstrained Input Ports                         ; 0     ; 0    ;
; Paths from Unconstrained Input Ports (Pairs-Only) ; 0     ; 0    ;
; Unconstrained Output Ports                        ; 1     ; 1    ;
; Paths to Unconstrained Output Ports (Pairs-Only)  ; 1     ; 1    ;
+---------------------------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-----------+-------------+
; Target                                                                                                                                            ; Clock                                                 ; Type      ; Status      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-----------+-------------+
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|agilexconfigreset|user_reset|sdm_gpo_out_user_reset~internal_ctrl_clock                                    ; internal_clk                                          ; Base      ; Constrained ;
; emif_hps_mem_mem_dqs[0]                                                                                                                           ; emif_hps_mem_mem_dqs[0]_IN                            ; Base      ; Constrained ;
; emif_hps_mem_mem_dqs[1]                                                                                                                           ; emif_hps_mem_mem_dqs[1]_IN                            ; Base      ; Constrained ;
; emif_hps_mem_mem_dqs[2]                                                                                                                           ; emif_hps_mem_mem_dqs[2]_IN                            ; Base      ; Constrained ;
; emif_hps_mem_mem_dqs[3]                                                                                                                           ; emif_hps_mem_mem_dqs[3]_IN                            ; Base      ; Constrained ;
; emif_hps_mem_mem_dqs[4]                                                                                                                           ; emif_hps_mem_mem_dqs[4]_IN                            ; Base      ; Constrained ;
; emif_hps_mem_mem_dqs[5]                                                                                                                           ; emif_hps_mem_mem_dqs[5]_IN                            ; Base      ; Constrained ;
; emif_hps_mem_mem_dqs[6]                                                                                                                           ; emif_hps_mem_mem_dqs[6]_IN                            ; Base      ; Constrained ;
; emif_hps_mem_mem_dqs[7]                                                                                                                           ; emif_hps_mem_mem_dqs[7]_IN                            ; Base      ; Constrained ;
; emif_hps_mem_mem_dqs[8]                                                                                                                           ; emif_hps_mem_mem_dqs[8]_IN                            ; Base      ; Constrained ;
; emif_hps_pll_ref_clk                                                                                                                              ; EMIF_REF_CLOCK                                        ; Base      ; Constrained ;
; fpga_clk_100[0]                                                                                                                                   ; MAIN_CLOCK                                            ; Base      ; Constrained ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[0].lane_inst|lane_inst~out_phy_reg ; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_1    ; Generated ; Constrained ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[1].lane_inst|lane_inst~out_phy_reg ; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_2    ; Generated ; Constrained ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[2].lane_inst|lane_inst~out_phy_reg ; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_3    ; Generated ; Constrained ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[0].lane_gen[3].lane_inst|lane_inst~out_phy_reg ; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_4    ; Generated ; Constrained ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].lane_gen[0].lane_inst|lane_inst~out_phy_reg ; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_11   ; Generated ; Constrained ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].lane_gen[1].lane_inst|lane_inst~out_phy_reg ; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_0    ; Generated ; Constrained ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].lane_gen[2].lane_inst|lane_inst~out_phy_reg ; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_10   ; Generated ; Constrained ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[1].lane_gen[3].lane_inst|lane_inst~out_phy_reg ; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_5    ; Generated ; Constrained ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[2].lane_gen[0].lane_inst|lane_inst~out_phy_reg ; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_6    ; Generated ; Constrained ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[2].lane_gen[1].lane_inst|lane_inst~out_phy_reg ; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_7    ; Generated ; Constrained ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[2].lane_gen[2].lane_inst|lane_inst~out_phy_reg ; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_8    ; Generated ; Constrained ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|tile_gen[2].lane_gen[3].lane_inst|lane_inst~out_phy_reg ; soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_9    ; Generated ; Constrained ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|loaden[0]                                                              ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0   ; Generated ; Constrained ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|lvds_clk[0]                                                            ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_l_0 ; Generated ; Constrained ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst|vcoph[0]                                                               ; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_0   ; Generated ; Constrained ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|loaden[0]                                                 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_1   ; Generated ; Constrained ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|lvds_clk[0]                                               ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_l_1 ; Generated ; Constrained ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~_Duplicate_1|vcoph[0]                                                  ; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_1   ; Generated ; Constrained ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~_Duplicate|loaden[0]                                                   ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_2   ; Generated ; Constrained ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~_Duplicate|lvds_clk[0]                                                 ; soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_l_2 ; Generated ; Constrained ;
; soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|pll_inst|pll_inst~_Duplicate|vcoph[0]                                                    ; soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_2   ; Generated ; Constrained ;
+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-----------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; led         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; led         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                             ;
+------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Clock                                                ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                                     ; 2.069 ; 0.000 ; 9.251    ; 0.247   ; 0.132               ;
;  EMIF_REF_CLOCK                                      ; N/A   ; N/A   ; N/A      ; N/A     ; 4.302               ;
;  MAIN_CLOCK                                          ; 6.386 ; 0.000 ; 9.251    ; 0.247   ; 4.447               ;
;  emif_hps_mem_mem_dqs[0]_IN                          ; N/A   ; N/A   ; N/A      ; N/A     ; 0.248               ;
;  emif_hps_mem_mem_dqs[1]_IN                          ; N/A   ; N/A   ; N/A      ; N/A     ; 0.248               ;
;  emif_hps_mem_mem_dqs[2]_IN                          ; N/A   ; N/A   ; N/A      ; N/A     ; 0.249               ;
;  emif_hps_mem_mem_dqs[3]_IN                          ; N/A   ; N/A   ; N/A      ; N/A     ; 0.249               ;
;  emif_hps_mem_mem_dqs[4]_IN                          ; N/A   ; N/A   ; N/A      ; N/A     ; 0.249               ;
;  emif_hps_mem_mem_dqs[5]_IN                          ; N/A   ; N/A   ; N/A      ; N/A     ; 0.249               ;
;  emif_hps_mem_mem_dqs[6]_IN                          ; N/A   ; N/A   ; N/A      ; N/A     ; 0.248               ;
;  emif_hps_mem_mem_dqs[7]_IN                          ; N/A   ; N/A   ; N/A      ; N/A     ; 0.248               ;
;  emif_hps_mem_mem_dqs[8]_IN                          ; N/A   ; N/A   ; N/A      ; N/A     ; 0.249               ;
;  internal_clk                                        ; N/A   ; N/A   ; N/A      ; N/A     ; 2.346               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; 2.069 ; 0.119 ; N/A      ; N/A     ; 1.284               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_1 ; N/A   ; N/A   ; N/A      ; N/A     ; 1.355               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_2 ; N/A   ; N/A   ; N/A      ; N/A     ; 1.355               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_0 ; N/A   ; N/A   ; N/A      ; N/A     ; 0.132               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_1 ; N/A   ; N/A   ; N/A      ; N/A     ; 0.132               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_2 ; N/A   ; N/A   ; N/A      ; N/A     ; 0.132               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_0  ; N/A   ; N/A   ; N/A      ; N/A     ; 0.191               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_1  ; N/A   ; N/A   ; N/A      ; N/A     ; 0.191               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_10 ; N/A   ; N/A   ; N/A      ; N/A     ; 0.190               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_11 ; N/A   ; N/A   ; N/A      ; N/A     ; 0.190               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_2  ; N/A   ; N/A   ; N/A      ; N/A     ; 0.190               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_3  ; N/A   ; N/A   ; N/A      ; N/A     ; 0.189               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_4  ; N/A   ; N/A   ; N/A      ; N/A     ; 0.190               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_5  ; N/A   ; N/A   ; N/A      ; N/A     ; 0.189               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_6  ; N/A   ; N/A   ; N/A      ; N/A     ; 0.190               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_7  ; N/A   ; N/A   ; N/A      ; N/A     ; 0.191               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_8  ; N/A   ; N/A   ; N/A      ; N/A     ; 0.190               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_9  ; N/A   ; N/A   ; N/A      ; N/A     ; 0.189               ;
; Design-wide TNS                                      ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  EMIF_REF_CLOCK                                      ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  MAIN_CLOCK                                          ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  emif_hps_mem_mem_dqs[0]_IN                          ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  emif_hps_mem_mem_dqs[1]_IN                          ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  emif_hps_mem_mem_dqs[2]_IN                          ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  emif_hps_mem_mem_dqs[3]_IN                          ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  emif_hps_mem_mem_dqs[4]_IN                          ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  emif_hps_mem_mem_dqs[5]_IN                          ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  emif_hps_mem_mem_dqs[6]_IN                          ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  emif_hps_mem_mem_dqs[7]_IN                          ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  emif_hps_mem_mem_dqs[8]_IN                          ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  internal_clk                                        ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_0 ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_1 ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_phy_clk_2 ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_0 ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_1 ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_vco_clk_2 ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_0  ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_1  ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_10 ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_11 ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_2  ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_3  ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_4  ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_5  ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_6  ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_7  ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_8  ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  soc_inst|emif_hps|altera_emif_fm_hps_inst_wf_clk_9  ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
+------------------------------------------------------+-------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Design Assistant (Signoff) Results - 8 of 87 Rules Failed                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------+----------+------------+--------+------------------------------------------------+
; Rule                                                                                                       ; Severity ; Violations ; Waived ; Tags                                           ;
+------------------------------------------------------------------------------------------------------------+----------+------------+--------+------------------------------------------------+
; CDC-50001 - 1-Bit Asynchronous Transfer Not Synchronized                                                   ; High     ; 32         ; 0      ; synchronizer                                   ;
; CDC-50012 - Multiple Clock Domains Driving a Synchronizer Chain                                            ; High     ; 6          ; 0      ; synchronizer                                   ;
; RES-50001 - Asynchronous Reset Is Not Synchronized                                                         ; High     ; 1          ; 0      ; synchronizer                                   ;
; TMC-20027 - Collection Filter Matching Multiple Types                                                      ; High     ; 1          ; 0      ; sdc                                            ;
; TMC-20025 - Ignored or Overridden Constraints                                                              ; Medium   ; 150        ; 0      ; sdc                                            ;
; TMC-20021 - Partial Min-Max Delay Assignment                                                               ; Medium   ; 6          ; 0      ; sdc                                            ;
; TMC-20026 - Empty Collection Due To Unmatched Filter                                                       ; Medium   ; 6          ; 0      ; sdc                                            ;
; CLK-30032 - Improper Clock Targets                                                                         ; Low      ; 1          ; 0      ; sdc                                            ;
; CDC-50002 - 1-Bit Asynchronous Transfer with Insufficient Constraints                                      ; High     ; 0          ; 0      ; synchronizer                                   ;
; CDC-50003 - CE-Type CDC Transfer with Insufficient Constraints                                             ; High     ; 0          ; 0      ; cdc-bus                                        ;
; CDC-50004 - MUX-type CDC Transfer with Insufficient Constraints                                            ; High     ; 0          ; 0      ; cdc-bus                                        ;
; CDC-50005 - CDC Bus Constructed with Multi-bit Synchronizer Chains of Different Lengths                    ; High     ; 0          ; 0      ; synchronizer, cdc-bus                          ;
; CDC-50006 - CDC Bus Constructed with Unsynchronized Registers                                              ; High     ; 0          ; 0      ; synchronizer, cdc-bus                          ;
; CDC-50007 - CDC Bus Constructed with Multi-bit Synchronizer Chains with Insufficient Constraints           ; High     ; 0          ; 0      ; synchronizer, cdc-bus                          ;
; CDC-50011 - Combinational Logic Before Synchronizer Chain                                                  ; High     ; 0          ; 0      ; synchronizer                                   ;
; CLK-30026 - Missing Clock Assignment                                                                       ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30027 - Multiple Clock Assignments Found                                                               ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30028 - Invalid Generated Clock                                                                        ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30029 - Invalid Clock Assignments                                                                      ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30030 - PLL Setting Violation                                                                          ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30033 - Invalid Clock Group Assignment                                                                 ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30034 - Clock Pairs Missing Logically Exclusive Clock Group Assignment                                 ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30035 - Clock Pairs Missing Physically Exclusive Clock Group Assignment                                ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30042 - Incorrect Clock Group Type                                                                     ; High     ; 0          ; 0      ; sdc                                            ;
; RDC-50001 - Reconvergence of Multiple Asynchronous Reset Synchronizers in Different Reset Domains          ; High     ; 0          ; 0      ; reset-usage, reset-reachability                ;
; RDC-50002 - Reconvergence of Multiple Asynchronous Reset Synchronizers in a Common Reset Domain            ; High     ; 0          ; 0      ; reset-usage, reset-reachability                ;
; RES-50002 - Asynchronous Reset is Insufficiently Synchronized                                              ; High     ; 0          ; 0      ; synchronizer                                   ;
; RES-50003 - Asynchronous Reset with Insufficient Constraints                                               ; High     ; 0          ; 0      ; synchronizer                                   ;
; RES-50004 - Multiple Asynchronous Resets within Reset Synchronizer Chain                                   ; High     ; 0          ; 0      ; synchronizer                                   ;
; TMC-20011 - Missing Input Delay Constraint                                                                 ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20012 - Missing Output Delay Constraint                                                                ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20013 - Partial Input Delay                                                                            ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20014 - Partial Output Delay                                                                           ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20015 - Inconsistent Min-Max Delay                                                                     ; High     ; 0          ; 0      ; sdc                                            ;
; TMC-20016 - Invalid Reference Pin                                                                          ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20017 - Loops Detected                                                                                 ; High     ; 0          ; 0      ; sdc                                            ;
; TMC-20019 - Partial Multicycle Assignment                                                                  ; High     ; 0          ; 0      ; sdc                                            ;
; TMC-20022 - I/O Delay Assignment Missing Parameters                                                        ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20023 - Invalid Set Net Delay Assignment                                                               ; High     ; 0          ; 0      ; sdc                                            ;
; TMC-30041 - Constraint with Invalid Clock Reference                                                        ; High     ; 0          ; 0      ; sdc                                            ;
; CDC-50103 - Unsynchronized Intra-Clock Forced Synchronizer                                                 ; Medium   ; 0          ; 0      ; synchronizer                                   ;
; CLK-30031 - Input Delay Assigned to Clock                                                                  ; Medium   ; 0          ; 0      ; sdc, system                                    ;
; FLP-10000 - Physical RAM with Utilization Below Threshold                                                  ; Medium   ; 0          ; 0      ; ram, resource-usage                            ;
; LNT-30023 - Reset Nets with Polarity Conflict                                                              ; Medium   ; 0          ; 0      ; reset-usage                                    ;
; TMC-20018 - Unsupported Latches Detected                                                                   ; Medium   ; 0          ; 0      ; latch                                          ;
; TMC-20024 - Synchronous Data Delay Assignment                                                              ; Medium   ; 0          ; 0      ; sdc                                            ;
; TMC-20200 - Paths Failing Setup Analysis with Impossible Requirements                                      ; Medium   ; 0          ; 0      ; intrinsic-margin, impossible-requirements, sdc ;
; TMC-20201 - Paths Failing Setup Analysis with High Clock Skew                                              ; Medium   ; 0          ; 0      ; intrinsic-margin                               ;
; TMC-20202 - Paths Failing Setup Analysis with High Logic Delay                                             ; Medium   ; 0          ; 0      ; intrinsic-margin, logic-levels                 ;
; TMC-20203 - Paths Failing Setup Analysis with High Fabric Interconnect Delay                               ; Medium   ; 0          ; 0      ; intrinsic-margin                               ;
; TMC-20204 - Endpoints of Paths Failing Setup Analysis with Retiming Restrictions                           ; Medium   ; 0          ; 0      ; retime                                         ;
; TMC-20205 - Endpoints of Paths Failing Setup Analysis with Explicit Power-Up States that Restrict Retiming ; Medium   ; 0          ; 0      ; retime                                         ;
; TMC-20206 - DSP Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis       ; Medium   ; 0          ; 0      ; dsp                                            ;
; TMC-20207 - DSP Blocks with Unregistered Inputs that are the Destination of Paths Failing Setup Analysis   ; Medium   ; 0          ; 0      ; dsp                                            ;
; TMC-20208 - RAM Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis       ; Medium   ; 0          ; 0      ; ram                                            ;
; TMC-20209 - Paths Failing Setup Analysis with High Routing Delay due to Congestion                         ; Medium   ; 0          ; 0      ; route                                          ;
; TMC-20210 - Paths Failing Setup Analysis with High Routing Delay Added for Hold                            ; Medium   ; 0          ; 0      ; route                                          ;
; TMC-20212 - Paths Failing Setup Analysis with Global Routing in Data Path                                  ; Medium   ; 0          ; 0      ; global-signal, route                           ;
; TMC-20213 - Paths Failing Setup Analysis with Locally Routed Clock                                         ; Medium   ; 0          ; 0      ; global-signal, clock-skew                      ;
; TMC-20214 - Buses with Incoming Paths Failing Setup Analysis with Multiple Sequential Adder Chains         ; Medium   ; 0          ; 0      ; logic-levels                                   ;
; TMC-20215 - Buses with Incoming Paths Failing Setup Analysis with Multipliers Implemented in Logic         ; Medium   ; 0          ; 0      ; logic-levels, dsp                              ;
; TMC-20216 - Paths Failing Setup Analysis with Inferred-RAM Shift Register Endpoints                        ; Medium   ; 0          ; 0      ; ram                                            ;
; TMC-20217 - Paths Failing Setup Analysis with Clock-As-Data                                                ; Medium   ; 0          ; 0      ; nonstandard-timing                             ;
; TMC-20219 - DSP Blocks with Restricted Fmax below Required Fmax                                            ; Medium   ; 0          ; 0      ; dsp, minimum-pulse-width                       ;
; TMC-20220 - RAM Blocks with Restricted Fmax below Required Fmax                                            ; Medium   ; 0          ; 0      ; ram, minimum-pulse-width                       ;
; TMC-20221 - Nodes Failing Minimum Pulse Width Due to Clock Pulse Collapse                                  ; Medium   ; 0          ; 0      ; minimum-pulse-width                            ;
; TMC-20312 - Paths Failing Hold Analysis with Global Routing in Data Path                                   ; Medium   ; 0          ; 0      ; global-signal, route                           ;
; TMC-20313 - Paths Failing Hold Analysis with Locally Routed Clock                                          ; Medium   ; 0          ; 0      ; global-signal, clock-skew                      ;
; TMC-20712 - Paths Failing Recovery Analysis with Global Routing in Data Path                               ; Medium   ; 0          ; 0      ; global-signal, route                           ;
; TMC-20713 - Paths Failing Recovery Analysis with Locally Routed Clock                                      ; Medium   ; 0          ; 0      ; global-signal, clock-skew                      ;
; TMC-20812 - Paths Failing Removal Analysis with Global Routing in Data Path                                ; Medium   ; 0          ; 0      ; global-signal, route                           ;
; TMC-20813 - Paths Failing Removal Analysis with Locally Routed Clock                                       ; Medium   ; 0          ; 0      ; global-signal, clock-skew                      ;
; CDC-50008 - CDC Bus Constructed with Multi-bit Synchronizer Chains                                         ; Low      ; 0          ; 0      ; synchronizer, cdc-bus                          ;
; CDC-50101 - Intra-Clock False Path Synchronizer                                                            ; Low      ; 0          ; 0      ; synchronizer, false-positive-synchronizer      ;
; CDC-50102 - Synchronizer after CDC Topology with Control Signal                                            ; Low      ; 0          ; 0      ; synchronizer, false-positive-synchronizer      ;
; FLP-40006 - Pipelining Registers That Might Be Recoverable                                                 ; Low      ; 0          ; 0      ; resource-usage                                 ;
; LNT-30010 - Nets Driving both Reset and Clock Enable Signals                                               ; Low      ; 0          ; 0      ; reset-usage                                    ;
; RES-50010 - Reset Synchronizer Chains with Constant Output                                                 ; Low      ; 0          ; 0      ; synchronizer                                   ;
; RES-50101 - Intra-Clock False Path Reset Synchronizer                                                      ; Low      ; 0          ; 0      ; synchronizer, false-positive-synchronizer      ;
; TMC-20020 - Invalid Multicycle Assignment                                                                  ; Low      ; 0          ; 0      ; sdc                                            ;
; TMC-20550 - Automatically Selected Duplication Candidate Rejected for Placement Constraint                 ; Low      ; 0          ; 0      ; register-duplication, place                    ;
; TMC-20551 - Automatically Selected Duplication Candidate Likely Requires More Duplication                  ; Low      ; 0          ; 0      ; register-duplication, place                    ;
; TMC-20552 - User Selected Duplication Candidate was Rejected                                               ; Low      ; 0          ; 0      ; register-duplication, place                    ;
; TMC-20601 - Registers with High Immediate Fan-Out Tension                                                  ; Low      ; 0          ; 0      ; register-duplication, register-spread, place   ;
; TMC-20602 - Registers with High Timing Path Endpoint Tension                                               ; Low      ; 0          ; 0      ; register-duplication, register-spread, place   ;
; TMC-20603 - Registers with High Immediate Fan-Out Span                                                     ; Low      ; 0          ; 0      ; register-duplication, register-spread, place   ;
; TMC-20604 - Registers with High Timing Path Endpoint Span                                                  ; Low      ; 0          ; 0      ; register-duplication, register-spread, place   ;
+------------------------------------------------------------------------------------------------------------+----------+------------+--------+------------------------------------------------+


Status:		FAIL
Severity:		High
Number of violations: 	32
Rule Parameters:      	max_violations = 500
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CDC-50001 - 1-Bit Asynchronous Transfer Not Synchronized                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+------------+-----------------------+--------+
; From                                                                                                               ; To                                                                                                                              ; From Clock   ; To Clock   ; Reason                ; Waived ;
+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+------------+-----------------------+--------+
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|agilexconfigreset|user_reset|sdm_gpo_out_user_reset~internal_ctrl_clock.reg ; soc_inst|mm_interconnect_0|agilex_hps_f2h_axi_slave_agent|read_rsp_fifo|my_altera_avalon_sc_fifo_wr|internal_sclr               ; internal_clk ; MAIN_CLOCK ; Asynchronous transfer ;        ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|agilexconfigreset|user_reset|sdm_gpo_out_user_reset~internal_ctrl_clock.reg ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|align_address_to_size|internal_sclr                                  ; internal_clk ; MAIN_CLOCK ; Asynchronous transfer ;        ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|agilexconfigreset|user_reset|sdm_gpo_out_user_reset~internal_ctrl_clock.reg ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_agent|internal_sclr                                                        ; internal_clk ; MAIN_CLOCK ; Asynchronous transfer ;        ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|agilexconfigreset|user_reset|sdm_gpo_out_user_reset~internal_ctrl_clock.reg ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_rd_limiter|internal_sclr                                                   ; internal_clk ; MAIN_CLOCK ; Asynchronous transfer ;        ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|agilexconfigreset|user_reset|sdm_gpo_out_user_reset~internal_ctrl_clock.reg ; soc_inst|mm_interconnect_1|agilex_hps_h2f_axi_master_wr_limiter|internal_sclr                                                   ; internal_clk ; MAIN_CLOCK ; Asynchronous transfer ;        ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|agilexconfigreset|user_reset|sdm_gpo_out_user_reset~internal_ctrl_clock.reg ; soc_inst|mm_interconnect_1|cmd_mux_001|arb|internal_sclr                                                                        ; internal_clk ; MAIN_CLOCK ; Asynchronous transfer ;        ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|agilexconfigreset|user_reset|sdm_gpo_out_user_reset~internal_ctrl_clock.reg ; soc_inst|mm_interconnect_1|cmd_mux_001|internal_sclr                                                                            ; internal_clk ; MAIN_CLOCK ; Asynchronous transfer ;        ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|agilexconfigreset|user_reset|sdm_gpo_out_user_reset~internal_ctrl_clock.reg ; soc_inst|mm_interconnect_1|cmd_mux_002|arb|internal_sclr                                                                        ; internal_clk ; MAIN_CLOCK ; Asynchronous transfer ;        ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|agilexconfigreset|user_reset|sdm_gpo_out_user_reset~internal_ctrl_clock.reg ; soc_inst|mm_interconnect_1|cmd_mux_002|internal_sclr                                                                            ; internal_clk ; MAIN_CLOCK ; Asynchronous transfer ;        ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|agilexconfigreset|user_reset|sdm_gpo_out_user_reset~internal_ctrl_clock.reg ; soc_inst|mm_interconnect_1|cmd_mux|arb|internal_sclr                                                                            ; internal_clk ; MAIN_CLOCK ; Asynchronous transfer ;        ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|agilexconfigreset|user_reset|sdm_gpo_out_user_reset~internal_ctrl_clock.reg ; soc_inst|mm_interconnect_1|cmd_mux|internal_sclr                                                                                ; internal_clk ; MAIN_CLOCK ; Asynchronous transfer ;        ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|agilexconfigreset|user_reset|sdm_gpo_out_user_reset~internal_ctrl_clock.reg ; soc_inst|mm_interconnect_1|msgdma_0_csr_agent_rdata_fifo|internal_sclr                                                          ; internal_clk ; MAIN_CLOCK ; Asynchronous transfer ;        ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|agilexconfigreset|user_reset|sdm_gpo_out_user_reset~internal_ctrl_clock.reg ; soc_inst|mm_interconnect_1|msgdma_0_csr_agent_rsp_fifo|internal_sclr                                                            ; internal_clk ; MAIN_CLOCK ; Asynchronous transfer ;        ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|agilexconfigreset|user_reset|sdm_gpo_out_user_reset~internal_ctrl_clock.reg ; soc_inst|mm_interconnect_1|msgdma_0_csr_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|internal_sclr              ; internal_clk ; MAIN_CLOCK ; Asynchronous transfer ;        ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|agilexconfigreset|user_reset|sdm_gpo_out_user_reset~internal_ctrl_clock.reg ; soc_inst|mm_interconnect_1|msgdma_0_csr_translator|internal_sclr                                                                ; internal_clk ; MAIN_CLOCK ; Asynchronous transfer ;        ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|agilexconfigreset|user_reset|sdm_gpo_out_user_reset~internal_ctrl_clock.reg ; soc_inst|mm_interconnect_1|msgdma_0_descriptor_slave_agent_rsp_fifo|internal_sclr                                               ; internal_clk ; MAIN_CLOCK ; Asynchronous transfer ;        ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|agilexconfigreset|user_reset|sdm_gpo_out_user_reset~internal_ctrl_clock.reg ; soc_inst|mm_interconnect_1|msgdma_0_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|internal_sclr ; internal_clk ; MAIN_CLOCK ; Asynchronous transfer ;        ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|agilexconfigreset|user_reset|sdm_gpo_out_user_reset~internal_ctrl_clock.reg ; soc_inst|mm_interconnect_1|msgdma_0_descriptor_slave_rsp_width_adapter|internal_sclr                                            ; internal_clk ; MAIN_CLOCK ; Asynchronous transfer ;        ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|agilexconfigreset|user_reset|sdm_gpo_out_user_reset~internal_ctrl_clock.reg ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_agent_rdata_fifo|internal_sclr                                                   ; internal_clk ; MAIN_CLOCK ; Asynchronous transfer ;        ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|agilexconfigreset|user_reset|sdm_gpo_out_user_reset~internal_ctrl_clock.reg ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_agent_rsp_fifo|internal_sclr                                                     ; internal_clk ; MAIN_CLOCK ; Asynchronous transfer ;        ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|agilexconfigreset|user_reset|sdm_gpo_out_user_reset~internal_ctrl_clock.reg ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|internal_sclr       ; internal_clk ; MAIN_CLOCK ; Asynchronous transfer ;        ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|agilexconfigreset|user_reset|sdm_gpo_out_user_reset~internal_ctrl_clock.reg ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_translator|internal_sclr                                                         ; internal_clk ; MAIN_CLOCK ; Asynchronous transfer ;        ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|agilexconfigreset|user_reset|sdm_gpo_out_user_reset~internal_ctrl_clock.reg ; soc_inst|mm_interconnect_2|agilex_hps_h2f_lw_axi_master_agent|align_address_to_size|internal_sclr                               ; internal_clk ; MAIN_CLOCK ; Asynchronous transfer ;        ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|agilexconfigreset|user_reset|sdm_gpo_out_user_reset~internal_ctrl_clock.reg ; soc_inst|mm_interconnect_2|agilex_hps_h2f_lw_axi_master_agent|internal_sclr                                                     ; internal_clk ; MAIN_CLOCK ; Asynchronous transfer ;        ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|agilexconfigreset|user_reset|sdm_gpo_out_user_reset~internal_ctrl_clock.reg ; soc_inst|mm_interconnect_2|cmd_mux|arb|internal_sclr                                                                            ; internal_clk ; MAIN_CLOCK ; Asynchronous transfer ;        ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|agilexconfigreset|user_reset|sdm_gpo_out_user_reset~internal_ctrl_clock.reg ; soc_inst|mm_interconnect_2|cmd_mux|internal_sclr                                                                                ; internal_clk ; MAIN_CLOCK ; Asynchronous transfer ;        ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|agilexconfigreset|user_reset|sdm_gpo_out_user_reset~internal_ctrl_clock.reg ; soc_inst|mm_interconnect_2|pio_1_s1_agent_rdata_fifo|internal_sclr                                                              ; internal_clk ; MAIN_CLOCK ; Asynchronous transfer ;        ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|agilexconfigreset|user_reset|sdm_gpo_out_user_reset~internal_ctrl_clock.reg ; soc_inst|mm_interconnect_2|pio_1_s1_agent_rsp_fifo|internal_sclr                                                                ; internal_clk ; MAIN_CLOCK ; Asynchronous transfer ;        ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|agilexconfigreset|user_reset|sdm_gpo_out_user_reset~internal_ctrl_clock.reg ; soc_inst|mm_interconnect_2|pio_1_s1_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|internal_sclr                  ; internal_clk ; MAIN_CLOCK ; Asynchronous transfer ;        ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|agilexconfigreset|user_reset|sdm_gpo_out_user_reset~internal_ctrl_clock.reg ; soc_inst|mm_interconnect_2|pio_1_s1_translator|internal_sclr                                                                    ; internal_clk ; MAIN_CLOCK ; Asynchronous transfer ;        ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|agilexconfigreset|user_reset|sdm_gpo_out_user_reset~internal_ctrl_clock.reg ; soc_inst|mm_interconnect_3|msgdma_0_mm_read_agent|internal_sclr                                                                 ; internal_clk ; MAIN_CLOCK ; Asynchronous transfer ;        ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|agilexconfigreset|user_reset|sdm_gpo_out_user_reset~internal_ctrl_clock.reg ; soc_inst|mm_interconnect_3|msgdma_0_mm_read_limiter|internal_sclr                                                               ; internal_clk ; MAIN_CLOCK ; Asynchronous transfer ;        ;
+--------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+------------+-----------------------+--------+


Status:		FAIL
Severity:		High
Number of violations: 	6
Rule Parameters:      	max_violations = 500
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CDC-50012 - Multiple Clock Domains Driving a Synchronizer Chain                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------+-----------------------+--------+
; From                                                                                                                                        ; To                                                                                                                             ; From Clock                ; To Clock   ; Reason                ; Waived ;
+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------+-----------------------+--------+
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|agilexconfigreset|user_reset|sdm_gpo_out_user_reset~internal_ctrl_clock.reg   fpga_reset_n_debounced ; soc_inst|mm_interconnect_0|axi_conduit_merger_0_altera_axi_master_1_agent|internal_sclr                                        ; internal_clk   MAIN_CLOCK ; MAIN_CLOCK ; Asynchronous transfer ;        ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|agilexconfigreset|user_reset|sdm_gpo_out_user_reset~internal_ctrl_clock.reg   fpga_reset_n_debounced ; soc_inst|mm_interconnect_1|msgdma_0_csr_agent|uncompressor|internal_sclr                                                       ; internal_clk   MAIN_CLOCK ; MAIN_CLOCK ; Asynchronous transfer ;        ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|agilexconfigreset|user_reset|sdm_gpo_out_user_reset~internal_ctrl_clock.reg   fpga_reset_n_debounced ; soc_inst|mm_interconnect_1|msgdma_0_descriptor_slave_translator|internal_sclr                                                  ; internal_clk   MAIN_CLOCK ; MAIN_CLOCK ; Asynchronous transfer ;        ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|agilexconfigreset|user_reset|sdm_gpo_out_user_reset~internal_ctrl_clock.reg   fpga_reset_n_debounced ; soc_inst|mm_interconnect_1|onchip_memory2_0_s1_agent|uncompressor|internal_sclr                                                ; internal_clk   MAIN_CLOCK ; MAIN_CLOCK ; Asynchronous transfer ;        ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|agilexconfigreset|user_reset|sdm_gpo_out_user_reset~internal_ctrl_clock.reg   fpga_reset_n_debounced ; soc_inst|mm_interconnect_2|pio_1_s1_agent|uncompressor|internal_sclr                                                           ; internal_clk   MAIN_CLOCK ; MAIN_CLOCK ; Asynchronous transfer ;        ;
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|agilexconfigreset|user_reset|sdm_gpo_out_user_reset~internal_ctrl_clock.reg   fpga_reset_n_debounced ; soc_inst|mm_interconnect_3|axi_conduit_merger_0_altera_axi_slave_agent|read_rsp_fifo|my_altera_avalon_sc_fifo_wr|internal_sclr ; internal_clk   MAIN_CLOCK ; MAIN_CLOCK ; Asynchronous transfer ;        ;
+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------+-----------------------+--------+


Status:		FAIL
Severity:		High
Number of violations: 	1
Rule Parameters:      	max_violations = 500
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RES-50001 - Asynchronous Reset Is Not Synchronized                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------+--------------------+----------------+---------------------------------+-------------------------------------------+--------+
; Reset Source                                                                                                       ; Reset Source Clock ; Register Clock ; Number of Registers Being Reset ; Sample Register Being Reset               ; Waived ;
+--------------------------------------------------------------------------------------------------------------------+--------------------+----------------+---------------------------------+-------------------------------------------+--------+
; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|agilexconfigreset|user_reset|sdm_gpo_out_user_reset~internal_ctrl_clock.reg ; internal_clk       ; MAIN_CLOCK     ; 33                              ; fpga_reset_n_debounce_inst|counter[0][16] ;        ;
+--------------------------------------------------------------------------------------------------------------------+--------------------+----------------+---------------------------------+-------------------------------------------+--------+


Status:		FAIL
Severity:		High
Number of violations: 	1
Rule Parameters:      	max_violations = 5000
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TMC-20027 - Collection Filter Matching Multiple Types                                                                                                                                                                      ;
+------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------+------------------------+--------------------+--------+
; Bare String Filter     ; SDC Command                                                                                                        ; Analyzer Deduced Type ; Possible Matching Type ; Location           ; Waived ;
+------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------+------------------------+--------------------+--------+
; fpga_reset_n_debounced ; set_false_path -from fpga_reset_n_debounced -to {soc_inst|rst_controller_*|altera_reset_synchronizer_int_chain[1]} ; keeper                ; cell                   ; ghrd_timing.sdc:31 ;        ;
+------------------------+--------------------------------------------------------------------------------------------------------------------+-----------------------+------------------------+--------------------+--------+


Status:		FAIL
Severity:		Medium
Number of violations: 	150
Rule Parameters:      	max_violations = 5000
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TMC-20025 - Ignored or Overridden Constraints                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------+
; Ignored Constraint                                                                                                                                                                                                                                                                                ; Location                                                   ; Reason                                                                                                ; Waived ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------+
; set_false_path -from [get_ports {fpga_led_pio[0]}]                                                                                                                                                                                                                                                ; ghrd_timing.sdc:21                                         ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_a.inst[4].b|cal_oct.obuf|oe}]                                                                                                                                                       ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:823 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[58].b|cal_oct.obuf|oe}]                                                                                                                                                     ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[59].b|cal_oct.obuf|oe}]                                                                                                                                                     ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[60].b|cal_oct.obuf|oe}]                                                                                                                                                     ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[61].b|cal_oct.obuf|oe}]                                                                                                                                                     ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[62].b|cal_oct.obuf|oe}]                                                                                                                                                     ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[63].b|cal_oct.obuf|oe}]                                                                                                                                                     ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[64].b|cal_oct.obuf|oe}]                                                                                                                                                     ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[65].b|cal_oct.obuf|oe}]                                                                                                                                                     ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[66].b|cal_oct.obuf|oe}]                                                                                                                                                     ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[67].b|cal_oct.obuf|oe}]                                                                                                                                                     ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_a.inst[5].b|cal_oct.obuf|oe}]                                                                                                                                                       ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:823 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[68].b|cal_oct.obuf|oe}]                                                                                                                                                     ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[69].b|cal_oct.obuf|oe}]                                                                                                                                                     ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[70].b|cal_oct.obuf|oe}]                                                                                                                                                     ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[71].b|cal_oct.obuf|oe}]                                                                                                                                                     ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dbi_n.inst[0].b|cal_oct.obuf|oe}]                                                                                                                                                   ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dbi_n.inst[1].b|cal_oct.obuf|oe}]                                                                                                                                                   ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dbi_n.inst[2].b|cal_oct.obuf|oe}]                                                                                                                                                   ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dbi_n.inst[3].b|cal_oct.obuf|oe}]                                                                                                                                                   ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dbi_n.inst[4].b|cal_oct.obuf|oe}]                                                                                                                                                   ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dbi_n.inst[5].b|cal_oct.obuf|oe}]                                                                                                                                                   ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_a.inst[6].b|cal_oct.obuf|oe}]                                                                                                                                                       ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:823 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dbi_n.inst[6].b|cal_oct.obuf|oe}]                                                                                                                                                   ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dbi_n.inst[7].b|cal_oct.obuf|oe}]                                                                                                                                                   ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dbi_n.inst[8].b|cal_oct.obuf|oe}]                                                                                                                                                   ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[0].b|cal_oct.obuf_bar|oe}]                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:880 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[1].b|cal_oct.obuf_bar|oe}]                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:880 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[2].b|cal_oct.obuf_bar|oe}]                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:880 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[3].b|cal_oct.obuf_bar|oe}]                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:880 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[4].b|cal_oct.obuf_bar|oe}]                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:880 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[5].b|cal_oct.obuf_bar|oe}]                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:880 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[6].b|cal_oct.obuf_bar|oe}]                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:880 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_a.inst[7].b|cal_oct.obuf|oe}]                                                                                                                                                       ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:823 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[7].b|cal_oct.obuf_bar|oe}]                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:880 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[8].b|cal_oct.obuf_bar|oe}]                                                                                                                                                 ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:880 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -from [get_keepers {{emif_hps_mem_mem_dqs[0]} {emif_hps_mem_mem_dqs[1]} {emif_hps_mem_mem_dqs[2]} {emif_hps_mem_mem_dqs[3]} {emif_hps_mem_mem_dqs[4]} {emif_hps_mem_mem_dqs[5]} {emif_hps_mem_mem_dqs[6]} {emif_hps_mem_mem_dqs[7]} {emif_hps_mem_mem_dqs[8]}}]                    ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:906 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -from [get_keepers {{emif_hps_mem_mem_dqs_n[0]} {emif_hps_mem_mem_dqs_n[1]} {emif_hps_mem_mem_dqs_n[2]} {emif_hps_mem_mem_dqs_n[3]} {emif_hps_mem_mem_dqs_n[4]} {emif_hps_mem_mem_dqs_n[5]} {emif_hps_mem_mem_dqs_n[6]} {emif_hps_mem_mem_dqs_n[7]} {emif_hps_mem_mem_dqs_n[8]}}]  ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:908 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -from [get_keepers {{emif_hps_mem_mem_reset_n[0]} {emif_hps_mem_mem_alert_n[0]}}]                                                                                                                                                                                                  ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:921 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_min_delay -from [get_keepers {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|*amm_c2p_ufi_i|*ufi_read_reg}] -to [get_keepers {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|*phy_reg*}] -0.200                                  ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:708 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_min_delay -from [get_keepers {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|*phy_reg*}] -to [get_keepers {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|*amm_p2c_ufi_i|*ufi_write_reg}] -0.200                                 ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:714 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_min_delay -from [get_keepers {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|*mmr_c2p_ufi_i|*ufi_read_reg}] -to [get_keepers {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|*phy_reg*}] -0.200                                  ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:720 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_min_delay -from [get_keepers {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|*phy_reg*}] -to [get_keepers {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|*mmr_p2c_ufi_i|*ufi_write_reg}] -0.200                                 ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:726 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_min_delay -from [get_keepers {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|*sideband_c2p_ufi_i|*ufi_read_reg}] -to [get_keepers {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|*phy_reg*}] -0.200                             ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:768 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_a.inst[8].b|cal_oct.obuf|oe}]                                                                                                                                                       ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:823 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_min_delay -from [get_keepers {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|*phy_reg*}] -to [get_keepers {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|*sideband_p2c_ufi_i|*ufi_write_reg}] -0.200                            ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:774 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -from [get_ports {altera_reserved_tdi}] -to [get_ports {altera_reserved_tdo}]                                                                                                                                                                                                      ; jtag.sdc:97                                                ; Exception contains errors and will not be analyzed. Verify that the assignment is entered correctly.  ;        ;
; set_false_path -from [get_keepers {fpga_reset_n_debounced}] -to [get_clocks {soc_inst|rst_controller_*|altera_reset_synchronizer_int_chain[1]}]                                                                                                                                                   ; ghrd_timing.sdc:31                                         ; Exception contains errors and will not be analyzed. Verify that the assignment is entered correctly.  ;        ;
; set_clock_groups -asynchronous -group [get_clocks {altera_reserved_tck}]                                                                                                                                                                                                                          ; jtag.sdc:116                                               ; Exception contains errors and will not be analyzed. Verify that the assignment is entered correctly.  ;        ;
; set_input_delay -add_delay -max -clock_fall -clock [get_clocks {altera_reserved_tck}] -3.108 [get_ports {altera_reserved_tms}]                                                                                                                                                                    ; jtag.sdc:162                                               ; Assignment contains errors and will not be analyzed. Verify that the assignment is entered correctly. ;        ;
; set_input_delay -add_delay -min -clock_fall -clock [get_clocks {altera_reserved_tck}] -7.162 [get_ports {altera_reserved_tms}]                                                                                                                                                                    ; jtag.sdc:163                                               ; Assignment contains errors and will not be analyzed. Verify that the assignment is entered correctly. ;        ;
; set_input_delay -add_delay -max -clock_fall -clock [get_clocks {altera_reserved_tck}] -4.025 [get_ports {altera_reserved_tdi}]                                                                                                                                                                    ; jtag.sdc:184                                               ; Assignment contains errors and will not be analyzed. Verify that the assignment is entered correctly. ;        ;
; set_input_delay -add_delay -min -clock_fall -clock [get_clocks {altera_reserved_tck}] -8.079 [get_ports {altera_reserved_tdi}]                                                                                                                                                                    ; jtag.sdc:185                                               ; Assignment contains errors and will not be analyzed. Verify that the assignment is entered correctly. ;        ;
; set_output_delay -add_delay -max -clock_fall -clock [get_clocks {altera_reserved_tck}] 44.688 [get_ports {altera_reserved_tdo}]                                                                                                                                                                   ; jtag.sdc:229                                               ; Assignment contains errors and will not be analyzed. Verify that the assignment is entered correctly. ;        ;
; set_output_delay -add_delay -min -clock_fall -clock [get_clocks {altera_reserved_tck}] 36.454 [get_ports {altera_reserved_tdo}]                                                                                                                                                                   ; jtag.sdc:230                                               ; Assignment contains errors and will not be analyzed. Verify that the assignment is entered correctly. ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_a.inst[9].b|cal_oct.obuf|oe}]                                                                                                                                                       ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:823 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; create_clock -name {altera_reserved_tck} -period 62.500 -waveform { 0.000 31.250 } [get_ports {altera_reserved_tck}]                                                                                                                                                                              ; jtag.sdc:115                                               ; Assignment contains errors and will not be analyzed. Verify that the assignment is entered correctly. ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_a.inst[10].b|cal_oct.obuf|oe}]                                                                                                                                                      ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:823 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_a.inst[11].b|cal_oct.obuf|oe}]                                                                                                                                                      ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:823 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_a.inst[12].b|cal_oct.obuf|oe}]                                                                                                                                                      ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:823 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_a.inst[13].b|cal_oct.obuf|oe}]                                                                                                                                                      ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:823 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -from [get_ports {fpga_led_pio[1]}]                                                                                                                                                                                                                                                ; ghrd_timing.sdc:22                                         ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_a.inst[14].b|cal_oct.obuf|oe}]                                                                                                                                                      ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:823 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_a.inst[15].b|cal_oct.obuf|oe}]                                                                                                                                                      ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:823 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_a.inst[16].b|cal_oct.obuf|oe}]                                                                                                                                                      ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:823 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_act_n.inst[0].b|cal_oct.obuf|oe}]                                                                                                                                                   ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:823 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_ba.inst[0].b|cal_oct.obuf|oe}]                                                                                                                                                      ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:823 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_ba.inst[1].b|cal_oct.obuf|oe}]                                                                                                                                                      ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:823 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_bg.inst[0].b|cal_oct.obuf|oe}]                                                                                                                                                      ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:823 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_cke.inst[0].b|cal_oct.obuf|oe}]                                                                                                                                                     ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:823 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_cs_n.inst[0].b|cal_oct.obuf|oe}]                                                                                                                                                    ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:823 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_odt.inst[0].b|cal_oct.obuf|oe}]                                                                                                                                                     ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:823 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -from [get_ports {fpga_led_pio[2]}]                                                                                                                                                                                                                                                ; ghrd_timing.sdc:23                                         ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_par.inst[0].b|cal_oct.obuf|oe}]                                                                                                                                                     ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:823 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_reset_n.inst[0].b|no_oct.obuf|oe}]                                                                                                                                                  ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:823 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_ck.inst[0].b|cal_oct.obuf_bar|oe}]                                                                                                                                                  ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:847 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[0].b|cal_oct.obuf|oe}]                                                                                                                                                     ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[1].b|cal_oct.obuf|oe}]                                                                                                                                                     ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[2].b|cal_oct.obuf|oe}]                                                                                                                                                     ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[3].b|cal_oct.obuf|oe}]                                                                                                                                                     ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[4].b|cal_oct.obuf|oe}]                                                                                                                                                     ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[5].b|cal_oct.obuf|oe}]                                                                                                                                                     ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[6].b|cal_oct.obuf|oe}]                                                                                                                                                     ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -from [get_ports {fpga_led_pio[3]}]                                                                                                                                                                                                                                                ; ghrd_timing.sdc:24                                         ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[7].b|cal_oct.obuf|oe}]                                                                                                                                                     ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dqs.inst[8].b|cal_oct.obuf|oe}]                                                                                                                                                     ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[0].b|cal_oct.obuf|oe}]                                                                                                                                                      ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[1].b|cal_oct.obuf|oe}]                                                                                                                                                      ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[2].b|cal_oct.obuf|oe}]                                                                                                                                                      ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[3].b|cal_oct.obuf|oe}]                                                                                                                                                      ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[4].b|cal_oct.obuf|oe}]                                                                                                                                                      ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[5].b|cal_oct.obuf|oe}]                                                                                                                                                      ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[6].b|cal_oct.obuf|oe}]                                                                                                                                                      ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[7].b|cal_oct.obuf|oe}]                                                                                                                                                      ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_ck.inst[0].b|cal_oct.obuf|oe}]                                                                                                                                                      ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:823 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[8].b|cal_oct.obuf|oe}]                                                                                                                                                      ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[9].b|cal_oct.obuf|oe}]                                                                                                                                                      ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[10].b|cal_oct.obuf|oe}]                                                                                                                                                     ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[11].b|cal_oct.obuf|oe}]                                                                                                                                                     ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[12].b|cal_oct.obuf|oe}]                                                                                                                                                     ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[13].b|cal_oct.obuf|oe}]                                                                                                                                                     ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[14].b|cal_oct.obuf|oe}]                                                                                                                                                     ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[15].b|cal_oct.obuf|oe}]                                                                                                                                                     ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[16].b|cal_oct.obuf|oe}]                                                                                                                                                     ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[17].b|cal_oct.obuf|oe}]                                                                                                                                                     ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_a.inst[0].b|cal_oct.obuf|oe}]                                                                                                                                                       ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:823 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[18].b|cal_oct.obuf|oe}]                                                                                                                                                     ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[19].b|cal_oct.obuf|oe}]                                                                                                                                                     ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[20].b|cal_oct.obuf|oe}]                                                                                                                                                     ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[21].b|cal_oct.obuf|oe}]                                                                                                                                                     ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[22].b|cal_oct.obuf|oe}]                                                                                                                                                     ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[23].b|cal_oct.obuf|oe}]                                                                                                                                                     ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[24].b|cal_oct.obuf|oe}]                                                                                                                                                     ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[25].b|cal_oct.obuf|oe}]                                                                                                                                                     ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[26].b|cal_oct.obuf|oe}]                                                                                                                                                     ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[27].b|cal_oct.obuf|oe}]                                                                                                                                                     ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_a.inst[1].b|cal_oct.obuf|oe}]                                                                                                                                                       ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:823 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[28].b|cal_oct.obuf|oe}]                                                                                                                                                     ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[29].b|cal_oct.obuf|oe}]                                                                                                                                                     ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[30].b|cal_oct.obuf|oe}]                                                                                                                                                     ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[31].b|cal_oct.obuf|oe}]                                                                                                                                                     ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[32].b|cal_oct.obuf|oe}]                                                                                                                                                     ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[33].b|cal_oct.obuf|oe}]                                                                                                                                                     ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[34].b|cal_oct.obuf|oe}]                                                                                                                                                     ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[35].b|cal_oct.obuf|oe}]                                                                                                                                                     ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[36].b|cal_oct.obuf|oe}]                                                                                                                                                     ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[37].b|cal_oct.obuf|oe}]                                                                                                                                                     ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_a.inst[2].b|cal_oct.obuf|oe}]                                                                                                                                                       ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:823 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[38].b|cal_oct.obuf|oe}]                                                                                                                                                     ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[39].b|cal_oct.obuf|oe}]                                                                                                                                                     ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[40].b|cal_oct.obuf|oe}]                                                                                                                                                     ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[41].b|cal_oct.obuf|oe}]                                                                                                                                                     ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[42].b|cal_oct.obuf|oe}]                                                                                                                                                     ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[43].b|cal_oct.obuf|oe}]                                                                                                                                                     ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[44].b|cal_oct.obuf|oe}]                                                                                                                                                     ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[45].b|cal_oct.obuf|oe}]                                                                                                                                                     ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[46].b|cal_oct.obuf|oe}]                                                                                                                                                     ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[47].b|cal_oct.obuf|oe}]                                                                                                                                                     ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_a.inst[3].b|cal_oct.obuf|oe}]                                                                                                                                                       ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:823 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[48].b|cal_oct.obuf|oe}]                                                                                                                                                     ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[49].b|cal_oct.obuf|oe}]                                                                                                                                                     ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[50].b|cal_oct.obuf|oe}]                                                                                                                                                     ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[51].b|cal_oct.obuf|oe}]                                                                                                                                                     ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[52].b|cal_oct.obuf|oe}]                                                                                                                                                     ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[53].b|cal_oct.obuf|oe}]                                                                                                                                                     ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[54].b|cal_oct.obuf|oe}]                                                                                                                                                     ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[55].b|cal_oct.obuf|oe}]                                                                                                                                                     ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[56].b|cal_oct.obuf|oe}]                                                                                                                                                     ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
; set_false_path -through [get_pins {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|bufs_inst|gen_mem_dq.inst[57].b|cal_oct.obuf|oe}]                                                                                                                                                     ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:864 (from IP) ; Exception is invalid (covers no paths)                                                                ;        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------+


Status:		FAIL
Severity:		Medium
Number of violations: 	6
Rule Parameters:      	max_violations = 5000
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TMC-20021 - Partial Min-Max Delay Assignment                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------------+--------+
; Assignment                                                                                                                                                                                                                                      ; Reason                                                   ; Location                                                   ; Waived ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------------+--------+
; -from [get_keepers {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|*phy_reg*}]  -to [get_keepers {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|*ecc_p2c_ufi_i|*ufi_write_reg}]   ; Min delay for this path exists but no max delay was set. ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:750 (from IP) ;        ;
; -from [get_keepers {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|*phy_reg*}]  -to [get_keepers {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|*lane_p2c_ufi_i|*ufi_write_reg}]  ; Min delay for this path exists but no max delay was set. ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:762 (from IP) ;        ;
; -from [get_keepers {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|*seq_c2p_ufi_i|*ufi_read_reg}]  -to [get_keepers {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|*hmc_reg*}]    ; Min delay for this path exists but no max delay was set. ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:732 (from IP) ;        ;
; -from [get_keepers {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|*hmc_reg*}]  -to [get_keepers {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|*seq_p2c_ufi_i|*ufi_write_reg}]   ; Min delay for this path exists but no max delay was set. ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:738 (from IP) ;        ;
; -from [get_keepers {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|*ecc_c2p_ufi_i|*ufi_read_reg}]  -to [get_keepers {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|*phy_reg*}]    ; Min delay for this path exists but no max delay was set. ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:744 (from IP) ;        ;
; -from [get_keepers {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|fm_ufis|*lane_c2p_ufi_i|*ufi_read_reg}]  -to [get_keepers {soc_inst|emif_hps|altera_emif_fm_hps_inst|arch|arch_inst|io_tiles_wrap_inst|io_tiles_inst|*phy_reg*}]   ; Min delay for this path exists but no max delay was set. ; emif_hps_altera_emif_arch_fm_191_rbandoq.sdc:756 (from IP) ;        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+------------------------------------------------------------+--------+


Status:		FAIL
Severity:		Medium
Number of violations: 	6
Rule Parameters:      	max_violations = 5000
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TMC-20026 - Empty Collection Due To Unmatched Filter                                                                                                                                                                ;
+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------+--------+
; Empty Collection Filter                                          ; SDC Command                                                                                                        ; Location           ; Waived ;
+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------+--------+
; altera_reserved_tck                                              ; get_ports {altera_reserved_tck}                                                                                    ; jtag.sdc:115       ;        ;
; altera_reserved_tck                                              ; set_clock_groups -asynchronous -group {altera_reserved_tck}                                                        ; jtag.sdc:116       ;        ;
; altera_reserved_tms                                              ; get_ports {altera_reserved_tms}                                                                                    ; jtag.sdc:162       ;        ;
; altera_reserved_tdi                                              ; get_ports {altera_reserved_tdi}                                                                                    ; jtag.sdc:184       ;        ;
; altera_reserved_tdo                                              ; get_ports {altera_reserved_tdo}                                                                                    ; jtag.sdc:229       ;        ;
; soc_inst|rst_controller_*|altera_reset_synchronizer_int_chain[1] ; set_false_path -from fpga_reset_n_debounced -to {soc_inst|rst_controller_*|altera_reset_synchronizer_int_chain[1]} ; ghrd_timing.sdc:31 ;        ;
+------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+--------------------+--------+


Status:		FAIL
Severity:		Low
Number of violations: 	1
Rule Parameters:      	max_violations = 5000
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLK-30032 - Improper Clock Targets                                                                                                                                                          ;
+-------------------------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------+--------+
; Assignment                                                              ; Reason                                                 ; Location                                        ; Waived ;
+-------------------------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------+--------+
; [get_nodes { auto_fab*|*|*sdm_gpo_out_user_reset~internal_ctrl_clock }] ; Target contains node other than top level input ports. ; altera_s10_user_rst_clkgate_fm.sdc:20 (from IP) ;        ;
+-------------------------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------+--------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------------------+
; CDC-50002 - 1-Bit Asynchronous Transfer with Insufficient Constraints ;
+-----------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+----------------------------------------------------------------+
; CDC-50003 - CE-Type CDC Transfer with Insufficient Constraints ;
+----------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------------+
; CDC-50004 - MUX-type CDC Transfer with Insufficient Constraints ;
+-----------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------------------------------------+
; CDC-50005 - CDC Bus Constructed with Multi-bit Synchronizer Chains of Different Lengths ;
+-----------------------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+---------------------------------------------------------------+
; CDC-50006 - CDC Bus Constructed with Unsynchronized Registers ;
+---------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+--------------------------------------------------------------------------------------------------+
; CDC-50007 - CDC Bus Constructed with Multi-bit Synchronizer Chains with Insufficient Constraints ;
+--------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------+
; CDC-50011 - Combinational Logic Before Synchronizer Chain ;
+-----------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------+
; CLK-30026 - Missing Clock Assignment ;
+--------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------------+
; CLK-30027 - Multiple Clock Assignments Found ;
+----------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------+
; CLK-30028 - Invalid Generated Clock ;
+-------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+---------------------------------------+
; CLK-30029 - Invalid Clock Assignments ;
+---------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------+
; CLK-30030 - PLL Setting Violation ;
+-----------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------+
; CLK-30033 - Invalid Clock Group Assignment ;
+--------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------------------------------------------+
; CLK-30034 - Clock Pairs Missing Logically Exclusive Clock Group Assignment ;
+----------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------------------------------------+
; CLK-30035 - Clock Pairs Missing Physically Exclusive Clock Group Assignment ;
+-----------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------+
; CLK-30042 - Incorrect Clock Group Type ;
+----------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+---------------------------------------------------------------------------------------------------+
; RDC-50001 - Reconvergence of Multiple Asynchronous Reset Synchronizers in Different Reset Domains ;
+---------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------------------------------------------------------------+
; RDC-50002 - Reconvergence of Multiple Asynchronous Reset Synchronizers in a Common Reset Domain ;
+-------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+---------------------------------------------------------------+
; RES-50002 - Asynchronous Reset is Insufficiently Synchronized ;
+---------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+--------------------------------------------------------------+
; RES-50003 - Asynchronous Reset with Insufficient Constraints ;
+--------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+--------------------------------------------------------------------------+
; RES-50004 - Multiple Asynchronous Resets within Reset Synchronizer Chain ;
+--------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------+
; TMC-20011 - Missing Input Delay Constraint ;
+--------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+---------------------------------------------+
; TMC-20012 - Missing Output Delay Constraint ;
+---------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+---------------------------------+
; TMC-20013 - Partial Input Delay ;
+---------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------+
; TMC-20014 - Partial Output Delay ;
+----------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------+
; TMC-20015 - Inconsistent Min-Max Delay ;
+----------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------+
; TMC-20016 - Invalid Reference Pin ;
+-----------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------+
; TMC-20017 - Loops Detected ;
+----------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------+
; TMC-20019 - Partial Multicycle Assignment ;
+-------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------------+
; TMC-20022 - I/O Delay Assignment Missing Parameters ;
+-----------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------------+
; TMC-20023 - Invalid Set Net Delay Assignment ;
+----------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------------+
; TMC-30041 - Constraint with Invalid Clock Reference ;
+-----------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+------------------------------------------------------------+
; CDC-50103 - Unsynchronized Intra-Clock Forced Synchronizer ;
+------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------+
; CLK-30031 - Input Delay Assigned to Clock ;
+-------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		device_ram_occupation = 80
		low_utilization = 10
+-----------------------------------------------------------+
; FLP-10000 - Physical RAM with Utilization Below Threshold ;
+-----------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------+
; LNT-30023 - Reset Nets with Polarity Conflict ;
+-----------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+------------------------------------------+
; TMC-20018 - Unsupported Latches Detected ;
+------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------+
; TMC-20024 - Synchronous Data Delay Assignment ;
+-----------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+-----------------------------------------------------------------------+
; TMC-20200 - Paths Failing Setup Analysis with Impossible Requirements ;
+-----------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+---------------------------------------------------------------+
; TMC-20201 - Paths Failing Setup Analysis with High Clock Skew ;
+---------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+----------------------------------------------------------------+
; TMC-20202 - Paths Failing Setup Analysis with High Logic Delay ;
+----------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------+
; TMC-20203 - Paths Failing Setup Analysis with High Fabric Interconnect Delay ;
+------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+----------------------------------------------------------------------------------+
; TMC-20204 - Endpoints of Paths Failing Setup Analysis with Retiming Restrictions ;
+----------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------------------------------------+
; TMC-20205 - Endpoints of Paths Failing Setup Analysis with Explicit Power-Up States that Restrict Retiming ;
+------------------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------------------------------+
; TMC-20206 - DSP Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis ;
+------------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+----------------------------------------------------------------------------------------------------------+
; TMC-20207 - DSP Blocks with Unregistered Inputs that are the Destination of Paths Failing Setup Analysis ;
+----------------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------------------------------+
; TMC-20208 - RAM Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis ;
+------------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------------+
; TMC-20209 - Paths Failing Setup Analysis with High Routing Delay due to Congestion ;
+------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+---------------------------------------------------------------------------------+
; TMC-20210 - Paths Failing Setup Analysis with High Routing Delay Added for Hold ;
+---------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+---------------------------------------------------------------------------+
; TMC-20212 - Paths Failing Setup Analysis with Global Routing in Data Path ;
+---------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+--------------------------------------------------------------------+
; TMC-20213 - Paths Failing Setup Analysis with Locally Routed Clock ;
+--------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
		minimum_number_of_adders = 3
+----------------------------------------------------------------------------------------------------+
; TMC-20214 - Buses with Incoming Paths Failing Setup Analysis with Multiple Sequential Adder Chains ;
+----------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
		minimum_number_of_soft_mult_chains = 2
+----------------------------------------------------------------------------------------------------+
; TMC-20215 - Buses with Incoming Paths Failing Setup Analysis with Multipliers Implemented in Logic ;
+----------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+-------------------------------------------------------------------------------------+
; TMC-20216 - Paths Failing Setup Analysis with Inferred-RAM Shift Register Endpoints ;
+-------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+-------------------------------------------------------------+
; TMC-20217 - Paths Failing Setup Analysis with Clock-As-Data ;
+-------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_pulse_width_slack = 0
+-----------------------------------------------------------------+
; TMC-20219 - DSP Blocks with Restricted Fmax below Required Fmax ;
+-----------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_pulse_width_slack = 0
+-----------------------------------------------------------------+
; TMC-20220 - RAM Blocks with Restricted Fmax below Required Fmax ;
+-----------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_pulse_width_slack = 0
+---------------------------------------------------------------------------+
; TMC-20221 - Nodes Failing Minimum Pulse Width Due to Clock Pulse Collapse ;
+---------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_hold_slack = 0
		to_clock_filter = "*"
+--------------------------------------------------------------------------+
; TMC-20312 - Paths Failing Hold Analysis with Global Routing in Data Path ;
+--------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_hold_slack = 0
		to_clock_filter = "*"
+-------------------------------------------------------------------+
; TMC-20313 - Paths Failing Hold Analysis with Locally Routed Clock ;
+-------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_recovery_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------+
; TMC-20712 - Paths Failing Recovery Analysis with Global Routing in Data Path ;
+------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_recovery_slack = 0
		to_clock_filter = "*"
+-----------------------------------------------------------------------+
; TMC-20713 - Paths Failing Recovery Analysis with Locally Routed Clock ;
+-----------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_removal_slack = 0
		to_clock_filter = "*"
+-----------------------------------------------------------------------------+
; TMC-20812 - Paths Failing Removal Analysis with Global Routing in Data Path ;
+-----------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		maximum_removal_slack = 0
		to_clock_filter = "*"
+----------------------------------------------------------------------+
; TMC-20813 - Paths Failing Removal Analysis with Locally Routed Clock ;
+----------------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+--------------------------------------------------------------------+
; CDC-50008 - CDC Bus Constructed with Multi-bit Synchronizer Chains ;
+--------------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-------------------------------------------------+
; CDC-50101 - Intra-Clock False Path Synchronizer ;
+-------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------------+
; CDC-50102 - Synchronizer after CDC Topology with Control Signal ;
+-----------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		max_stage_adjustment = -1
		min_width = 16
		min_depth = 3
+------------------------------------------------------------+
; FLP-40006 - Pipelining Registers That Might Be Recoverable ;
+------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------------------------+
; LNT-30010 - Nets Driving both Reset and Clock Enable Signals ;
+--------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+------------------------------------------------------------+
; RES-50010 - Reset Synchronizer Chains with Constant Output ;
+------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-------------------------------------------------------+
; RES-50101 - Intra-Clock False Path Reset Synchronizer ;
+-------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------+
; TMC-20020 - Invalid Multicycle Assignment ;
+-------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------------------------------------------------------+
; TMC-20550 - Automatically Selected Duplication Candidate Rejected for Placement Constraint ;
+--------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		avg_dup_fanout = 1000
+-------------------------------------------------------------------------------------------+
; TMC-20551 - Automatically Selected Duplication Candidate Likely Requires More Duplication ;
+-------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------------------------+
; TMC-20552 - User Selected Duplication Candidate was Rejected ;
+--------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		minimum_tension = 100000
		minimum_sinks = 2
+-----------------------------------------------------------+
; TMC-20601 - Registers with High Immediate Fan-Out Tension ;
+-----------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		minimum_tension = 100000
		ignore_high_fanout_tension = False
		minimum_sinks = 2
+--------------------------------------------------------------+
; TMC-20602 - Registers with High Timing Path Endpoint Tension ;
+--------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		minimum_span = 250
		minimum_sinks = 2
+--------------------------------------------------------+
; TMC-20603 - Registers with High Immediate Fan-Out Span ;
+--------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	
		max_violations = 5000
		minimum_span = 250
		ignore_high_fanout_span = False
		minimum_sinks = 2
+-----------------------------------------------------------+
; TMC-20604 - Registers with High Timing Path Endpoint Span ;
+-----------------------------------------------------------+


