DECL|HIB1P2_ANA_DCDC_FSM_PARAMETERS_mem_dcdc_ana_dslp_exit_sleep_to_run_M|macro|HIB1P2_ANA_DCDC_FSM_PARAMETERS_mem_dcdc_ana_dslp_exit_sleep_to_run_M
DECL|HIB1P2_ANA_DCDC_FSM_PARAMETERS_mem_dcdc_ana_dslp_exit_sleep_to_run_S|macro|HIB1P2_ANA_DCDC_FSM_PARAMETERS_mem_dcdc_ana_dslp_exit_sleep_to_run_S
DECL|HIB1P2_ANA_DCDC_FSM_PARAMETERS_reserved_M|macro|HIB1P2_ANA_DCDC_FSM_PARAMETERS_reserved_M
DECL|HIB1P2_ANA_DCDC_FSM_PARAMETERS_reserved_S|macro|HIB1P2_ANA_DCDC_FSM_PARAMETERS_reserved_S
DECL|HIB1P2_ANA_DCDC_PARAMETERS0_mem_dcdc_ana_clk_in_lowv_enable|macro|HIB1P2_ANA_DCDC_PARAMETERS0_mem_dcdc_ana_clk_in_lowv_enable
DECL|HIB1P2_ANA_DCDC_PARAMETERS0_mem_dcdc_ana_delayed_en_lowv|macro|HIB1P2_ANA_DCDC_PARAMETERS0_mem_dcdc_ana_delayed_en_lowv
DECL|HIB1P2_ANA_DCDC_PARAMETERS0_mem_dcdc_ana_en_cl_non_ov_lowv|macro|HIB1P2_ANA_DCDC_PARAMETERS0_mem_dcdc_ana_en_cl_non_ov_lowv
DECL|HIB1P2_ANA_DCDC_PARAMETERS0_mem_dcdc_ana_en_ldo_mode_lowv|macro|HIB1P2_ANA_DCDC_PARAMETERS0_mem_dcdc_ana_en_ldo_mode_lowv
DECL|HIB1P2_ANA_DCDC_PARAMETERS0_mem_dcdc_ana_en_lowv_override|macro|HIB1P2_ANA_DCDC_PARAMETERS0_mem_dcdc_ana_en_lowv_override
DECL|HIB1P2_ANA_DCDC_PARAMETERS0_mem_dcdc_ana_en_nfet_rds_mode_lowv|macro|HIB1P2_ANA_DCDC_PARAMETERS0_mem_dcdc_ana_en_nfet_rds_mode_lowv
DECL|HIB1P2_ANA_DCDC_PARAMETERS0_mem_dcdc_ana_en_pfet_rds_mode_lowv|macro|HIB1P2_ANA_DCDC_PARAMETERS0_mem_dcdc_ana_en_pfet_rds_mode_lowv
DECL|HIB1P2_ANA_DCDC_PARAMETERS0_mem_dcdc_ana_en_pwm_mode_lowv_override|macro|HIB1P2_ANA_DCDC_PARAMETERS0_mem_dcdc_ana_en_pwm_mode_lowv_override
DECL|HIB1P2_ANA_DCDC_PARAMETERS0_mem_dcdc_ana_en_slp_mode_lowv_override|macro|HIB1P2_ANA_DCDC_PARAMETERS0_mem_dcdc_ana_en_slp_mode_lowv_override
DECL|HIB1P2_ANA_DCDC_PARAMETERS0_mem_dcdc_ana_en_subreg_1p2v_lowv|macro|HIB1P2_ANA_DCDC_PARAMETERS0_mem_dcdc_ana_en_subreg_1p2v_lowv
DECL|HIB1P2_ANA_DCDC_PARAMETERS0_mem_dcdc_ana_en_subreg_1p8v_lowv|macro|HIB1P2_ANA_DCDC_PARAMETERS0_mem_dcdc_ana_en_subreg_1p8v_lowv
DECL|HIB1P2_ANA_DCDC_PARAMETERS0_mem_dcdc_ana_ext_smps_override_mode_lowv|macro|HIB1P2_ANA_DCDC_PARAMETERS0_mem_dcdc_ana_ext_smps_override_mode_lowv
DECL|HIB1P2_ANA_DCDC_PARAMETERS0_mem_dcdc_ana_iq_ctrl_lowv_M|macro|HIB1P2_ANA_DCDC_PARAMETERS0_mem_dcdc_ana_iq_ctrl_lowv_M
DECL|HIB1P2_ANA_DCDC_PARAMETERS0_mem_dcdc_ana_iq_ctrl_lowv_S|macro|HIB1P2_ANA_DCDC_PARAMETERS0_mem_dcdc_ana_iq_ctrl_lowv_S
DECL|HIB1P2_ANA_DCDC_PARAMETERS0_mem_dcdc_ana_non_ov_ctrl_lowv_M|macro|HIB1P2_ANA_DCDC_PARAMETERS0_mem_dcdc_ana_non_ov_ctrl_lowv_M
DECL|HIB1P2_ANA_DCDC_PARAMETERS0_mem_dcdc_ana_non_ov_ctrl_lowv_S|macro|HIB1P2_ANA_DCDC_PARAMETERS0_mem_dcdc_ana_non_ov_ctrl_lowv_S
DECL|HIB1P2_ANA_DCDC_PARAMETERS0_mem_dcdc_ana_pfet_sel_lowv_M|macro|HIB1P2_ANA_DCDC_PARAMETERS0_mem_dcdc_ana_pfet_sel_lowv_M
DECL|HIB1P2_ANA_DCDC_PARAMETERS0_mem_dcdc_ana_pfet_sel_lowv_S|macro|HIB1P2_ANA_DCDC_PARAMETERS0_mem_dcdc_ana_pfet_sel_lowv_S
DECL|HIB1P2_ANA_DCDC_PARAMETERS0_mem_dcdc_ana_pfm_ripple_trim_lowv_M|macro|HIB1P2_ANA_DCDC_PARAMETERS0_mem_dcdc_ana_pfm_ripple_trim_lowv_M
DECL|HIB1P2_ANA_DCDC_PARAMETERS0_mem_dcdc_ana_pfm_ripple_trim_lowv_S|macro|HIB1P2_ANA_DCDC_PARAMETERS0_mem_dcdc_ana_pfm_ripple_trim_lowv_S
DECL|HIB1P2_ANA_DCDC_PARAMETERS0_mem_dcdc_ana_slp_drv_dly_sel_lowv_M|macro|HIB1P2_ANA_DCDC_PARAMETERS0_mem_dcdc_ana_slp_drv_dly_sel_lowv_M
DECL|HIB1P2_ANA_DCDC_PARAMETERS0_mem_dcdc_ana_slp_drv_dly_sel_lowv_S|macro|HIB1P2_ANA_DCDC_PARAMETERS0_mem_dcdc_ana_slp_drv_dly_sel_lowv_S
DECL|HIB1P2_ANA_DCDC_PARAMETERS0_mem_dcdc_ana_vtrim_lowv_M|macro|HIB1P2_ANA_DCDC_PARAMETERS0_mem_dcdc_ana_vtrim_lowv_M
DECL|HIB1P2_ANA_DCDC_PARAMETERS0_mem_dcdc_ana_vtrim_lowv_S|macro|HIB1P2_ANA_DCDC_PARAMETERS0_mem_dcdc_ana_vtrim_lowv_S
DECL|HIB1P2_ANA_DCDC_PARAMETERS16_mem_dcdc_ana_en_ilim_hib_lowv|macro|HIB1P2_ANA_DCDC_PARAMETERS16_mem_dcdc_ana_en_ilim_hib_lowv
DECL|HIB1P2_ANA_DCDC_PARAMETERS16_mem_dcdc_ana_en_ilim_lowv|macro|HIB1P2_ANA_DCDC_PARAMETERS16_mem_dcdc_ana_en_ilim_lowv
DECL|HIB1P2_ANA_DCDC_PARAMETERS16_mem_dcdc_ana_en_ncomp_hib_lowv|macro|HIB1P2_ANA_DCDC_PARAMETERS16_mem_dcdc_ana_en_ncomp_hib_lowv
DECL|HIB1P2_ANA_DCDC_PARAMETERS16_mem_dcdc_ana_en_ncomp_lowv|macro|HIB1P2_ANA_DCDC_PARAMETERS16_mem_dcdc_ana_en_ncomp_lowv
DECL|HIB1P2_ANA_DCDC_PARAMETERS16_mem_dcdc_ana_en_ov_prot_lowv|macro|HIB1P2_ANA_DCDC_PARAMETERS16_mem_dcdc_ana_en_ov_prot_lowv
DECL|HIB1P2_ANA_DCDC_PARAMETERS16_mem_dcdc_ana_ilim_mask_dly_sel_lowv_M|macro|HIB1P2_ANA_DCDC_PARAMETERS16_mem_dcdc_ana_ilim_mask_dly_sel_lowv_M
DECL|HIB1P2_ANA_DCDC_PARAMETERS16_mem_dcdc_ana_ilim_mask_dly_sel_lowv_S|macro|HIB1P2_ANA_DCDC_PARAMETERS16_mem_dcdc_ana_ilim_mask_dly_sel_lowv_S
DECL|HIB1P2_ANA_DCDC_PARAMETERS16_mem_dcdc_ana_ilim_trim_lowv_override_M|macro|HIB1P2_ANA_DCDC_PARAMETERS16_mem_dcdc_ana_ilim_trim_lowv_override_M
DECL|HIB1P2_ANA_DCDC_PARAMETERS16_mem_dcdc_ana_ilim_trim_lowv_override_S|macro|HIB1P2_ANA_DCDC_PARAMETERS16_mem_dcdc_ana_ilim_trim_lowv_override_S
DECL|HIB1P2_ANA_DCDC_PARAMETERS16_mem_dcdc_ana_ncomp_mask_dly_sel_lowv_M|macro|HIB1P2_ANA_DCDC_PARAMETERS16_mem_dcdc_ana_ncomp_mask_dly_sel_lowv_M
DECL|HIB1P2_ANA_DCDC_PARAMETERS16_mem_dcdc_ana_ncomp_mask_dly_sel_lowv_S|macro|HIB1P2_ANA_DCDC_PARAMETERS16_mem_dcdc_ana_ncomp_mask_dly_sel_lowv_S
DECL|HIB1P2_ANA_DCDC_PARAMETERS16_mem_dcdc_ana_ncomp_trim_lowv_M|macro|HIB1P2_ANA_DCDC_PARAMETERS16_mem_dcdc_ana_ncomp_trim_lowv_M
DECL|HIB1P2_ANA_DCDC_PARAMETERS16_mem_dcdc_ana_ncomp_trim_lowv_S|macro|HIB1P2_ANA_DCDC_PARAMETERS16_mem_dcdc_ana_ncomp_trim_lowv_S
DECL|HIB1P2_ANA_DCDC_PARAMETERS17_NA17_M|macro|HIB1P2_ANA_DCDC_PARAMETERS17_NA17_M
DECL|HIB1P2_ANA_DCDC_PARAMETERS17_NA17_S|macro|HIB1P2_ANA_DCDC_PARAMETERS17_NA17_S
DECL|HIB1P2_ANA_DCDC_PARAMETERS17_dcdc_ana_ov_prot_out_lowv|macro|HIB1P2_ANA_DCDC_PARAMETERS17_dcdc_ana_ov_prot_out_lowv
DECL|HIB1P2_ANA_DCDC_PARAMETERS17_mem_dcdc_ana_en_tmux_lowv|macro|HIB1P2_ANA_DCDC_PARAMETERS17_mem_dcdc_ana_en_tmux_lowv
DECL|HIB1P2_ANA_DCDC_PARAMETERS18_mem_dcdc_ana_tmux_ctrl_lowv_M|macro|HIB1P2_ANA_DCDC_PARAMETERS18_mem_dcdc_ana_tmux_ctrl_lowv_M
DECL|HIB1P2_ANA_DCDC_PARAMETERS18_mem_dcdc_ana_tmux_ctrl_lowv_S|macro|HIB1P2_ANA_DCDC_PARAMETERS18_mem_dcdc_ana_tmux_ctrl_lowv_S
DECL|HIB1P2_ANA_DCDC_PARAMETERS19_mem_dcdc_ana_spare_lowv_M|macro|HIB1P2_ANA_DCDC_PARAMETERS19_mem_dcdc_ana_spare_lowv_M
DECL|HIB1P2_ANA_DCDC_PARAMETERS19_mem_dcdc_ana_spare_lowv_S|macro|HIB1P2_ANA_DCDC_PARAMETERS19_mem_dcdc_ana_spare_lowv_S
DECL|HIB1P2_ANA_DCDC_PARAMETERS1_NA8_M|macro|HIB1P2_ANA_DCDC_PARAMETERS1_NA8_M
DECL|HIB1P2_ANA_DCDC_PARAMETERS1_NA8_S|macro|HIB1P2_ANA_DCDC_PARAMETERS1_NA8_S
DECL|HIB1P2_ANA_DCDC_PARAMETERS1_mem_dcdc_ana_apwm_en_lowv|macro|HIB1P2_ANA_DCDC_PARAMETERS1_mem_dcdc_ana_apwm_en_lowv
DECL|HIB1P2_ANA_DCDC_PARAMETERS1_mem_dcdc_ana_en_anti_glitch_lowv|macro|HIB1P2_ANA_DCDC_PARAMETERS1_mem_dcdc_ana_en_anti_glitch_lowv
DECL|HIB1P2_ANA_DCDC_PARAMETERS1_mem_dcdc_ana_en_hi_clamp_lowv|macro|HIB1P2_ANA_DCDC_PARAMETERS1_mem_dcdc_ana_en_hi_clamp_lowv
DECL|HIB1P2_ANA_DCDC_PARAMETERS1_mem_dcdc_ana_en_lo_clamp_lowv|macro|HIB1P2_ANA_DCDC_PARAMETERS1_mem_dcdc_ana_en_lo_clamp_lowv
DECL|HIB1P2_ANA_DCDC_PARAMETERS1_mem_dcdc_ana_en_rtrim_lowv|macro|HIB1P2_ANA_DCDC_PARAMETERS1_mem_dcdc_ana_en_rtrim_lowv
DECL|HIB1P2_ANA_DCDC_PARAMETERS1_mem_dcdc_ana_hi_clamp_trim_lowv_M|macro|HIB1P2_ANA_DCDC_PARAMETERS1_mem_dcdc_ana_hi_clamp_trim_lowv_M
DECL|HIB1P2_ANA_DCDC_PARAMETERS1_mem_dcdc_ana_hi_clamp_trim_lowv_S|macro|HIB1P2_ANA_DCDC_PARAMETERS1_mem_dcdc_ana_hi_clamp_trim_lowv_S
DECL|HIB1P2_ANA_DCDC_PARAMETERS1_mem_dcdc_ana_lo_clamp_trim_lowv_M|macro|HIB1P2_ANA_DCDC_PARAMETERS1_mem_dcdc_ana_lo_clamp_trim_lowv_M
DECL|HIB1P2_ANA_DCDC_PARAMETERS1_mem_dcdc_ana_lo_clamp_trim_lowv_S|macro|HIB1P2_ANA_DCDC_PARAMETERS1_mem_dcdc_ana_lo_clamp_trim_lowv_S
DECL|HIB1P2_ANA_DCDC_PARAMETERS1_mem_dcdc_ana_ndrv_stagger_ctrl_lowv_M|macro|HIB1P2_ANA_DCDC_PARAMETERS1_mem_dcdc_ana_ndrv_stagger_ctrl_lowv_M
DECL|HIB1P2_ANA_DCDC_PARAMETERS1_mem_dcdc_ana_ndrv_stagger_ctrl_lowv_S|macro|HIB1P2_ANA_DCDC_PARAMETERS1_mem_dcdc_ana_ndrv_stagger_ctrl_lowv_S
DECL|HIB1P2_ANA_DCDC_PARAMETERS1_mem_dcdc_ana_ndrv_str_sel_lowv_M|macro|HIB1P2_ANA_DCDC_PARAMETERS1_mem_dcdc_ana_ndrv_str_sel_lowv_M
DECL|HIB1P2_ANA_DCDC_PARAMETERS1_mem_dcdc_ana_ndrv_str_sel_lowv_S|macro|HIB1P2_ANA_DCDC_PARAMETERS1_mem_dcdc_ana_ndrv_str_sel_lowv_S
DECL|HIB1P2_ANA_DCDC_PARAMETERS1_mem_dcdc_ana_nfet_sel_lowv_M|macro|HIB1P2_ANA_DCDC_PARAMETERS1_mem_dcdc_ana_nfet_sel_lowv_M
DECL|HIB1P2_ANA_DCDC_PARAMETERS1_mem_dcdc_ana_nfet_sel_lowv_S|macro|HIB1P2_ANA_DCDC_PARAMETERS1_mem_dcdc_ana_nfet_sel_lowv_S
DECL|HIB1P2_ANA_DCDC_PARAMETERS1_mem_dcdc_ana_pdrv_stagger_ctrl_lowv_M|macro|HIB1P2_ANA_DCDC_PARAMETERS1_mem_dcdc_ana_pdrv_stagger_ctrl_lowv_M
DECL|HIB1P2_ANA_DCDC_PARAMETERS1_mem_dcdc_ana_pdrv_stagger_ctrl_lowv_S|macro|HIB1P2_ANA_DCDC_PARAMETERS1_mem_dcdc_ana_pdrv_stagger_ctrl_lowv_S
DECL|HIB1P2_ANA_DCDC_PARAMETERS1_mem_dcdc_ana_pdrv_str_sel_lowv_M|macro|HIB1P2_ANA_DCDC_PARAMETERS1_mem_dcdc_ana_pdrv_str_sel_lowv_M
DECL|HIB1P2_ANA_DCDC_PARAMETERS1_mem_dcdc_ana_pdrv_str_sel_lowv_S|macro|HIB1P2_ANA_DCDC_PARAMETERS1_mem_dcdc_ana_pdrv_str_sel_lowv_S
DECL|HIB1P2_ANA_DCDC_PARAMETERS1_mem_dcdc_ana_ramp_hgt_lowv_M|macro|HIB1P2_ANA_DCDC_PARAMETERS1_mem_dcdc_ana_ramp_hgt_lowv_M
DECL|HIB1P2_ANA_DCDC_PARAMETERS1_mem_dcdc_ana_ramp_hgt_lowv_S|macro|HIB1P2_ANA_DCDC_PARAMETERS1_mem_dcdc_ana_ramp_hgt_lowv_S
DECL|HIB1P2_ANA_DCDC_PARAMETERS_OVERRIDE_mem_dcdc_ana_en_lowv_fsm_override_ctrl|macro|HIB1P2_ANA_DCDC_PARAMETERS_OVERRIDE_mem_dcdc_ana_en_lowv_fsm_override_ctrl
DECL|HIB1P2_ANA_DCDC_PARAMETERS_OVERRIDE_mem_dcdc_ana_en_pwm_mode_lowv_fsm_override_ctrl|macro|HIB1P2_ANA_DCDC_PARAMETERS_OVERRIDE_mem_dcdc_ana_en_pwm_mode_lowv_fsm_override_ctrl
DECL|HIB1P2_ANA_DCDC_PARAMETERS_OVERRIDE_mem_dcdc_ana_en_slp_mode_lowv_fsm_override_ctrl|macro|HIB1P2_ANA_DCDC_PARAMETERS_OVERRIDE_mem_dcdc_ana_en_slp_mode_lowv_fsm_override_ctrl
DECL|HIB1P2_ANA_DCDC_PARAMETERS_OVERRIDE_mem_dcdc_ana_en_subreg_1p2v_lowv_override_ctrl|macro|HIB1P2_ANA_DCDC_PARAMETERS_OVERRIDE_mem_dcdc_ana_en_subreg_1p2v_lowv_override_ctrl
DECL|HIB1P2_ANA_DCDC_PARAMETERS_OVERRIDE_mem_dcdc_ana_en_subreg_1p8v_lowv_override_ctrl|macro|HIB1P2_ANA_DCDC_PARAMETERS_OVERRIDE_mem_dcdc_ana_en_subreg_1p8v_lowv_override_ctrl
DECL|HIB1P2_ANA_DCDC_PARAMETERS_OVERRIDE_mem_dcdc_ana_ilim_trim_lowv_efc_override_ctrl|macro|HIB1P2_ANA_DCDC_PARAMETERS_OVERRIDE_mem_dcdc_ana_ilim_trim_lowv_efc_override_ctrl
DECL|HIB1P2_ANA_DCDC_PARAMETERS_OVERRIDE_reserved_M|macro|HIB1P2_ANA_DCDC_PARAMETERS_OVERRIDE_reserved_M
DECL|HIB1P2_ANA_DCDC_PARAMETERS_OVERRIDE_reserved_S|macro|HIB1P2_ANA_DCDC_PARAMETERS_OVERRIDE_reserved_S
DECL|HIB1P2_BGAP_DUTY_CYCLING_EXIT_CFG_mem_bgap_duty_cycling_exit_time_M|macro|HIB1P2_BGAP_DUTY_CYCLING_EXIT_CFG_mem_bgap_duty_cycling_exit_time_M
DECL|HIB1P2_BGAP_DUTY_CYCLING_EXIT_CFG_mem_bgap_duty_cycling_exit_time_S|macro|HIB1P2_BGAP_DUTY_CYCLING_EXIT_CFG_mem_bgap_duty_cycling_exit_time_S
DECL|HIB1P2_BGAP_DUTY_CYCLING_EXIT_CFG_reserved_M|macro|HIB1P2_BGAP_DUTY_CYCLING_EXIT_CFG_reserved_M
DECL|HIB1P2_BGAP_DUTY_CYCLING_EXIT_CFG_reserved_S|macro|HIB1P2_BGAP_DUTY_CYCLING_EXIT_CFG_reserved_S
DECL|HIB1P2_CM_OSC_16M_CONFIG_cm_clk_good_16m|macro|HIB1P2_CM_OSC_16M_CONFIG_cm_clk_good_16m
DECL|HIB1P2_CM_OSC_16M_CONFIG_mem_cm_en_osc_16m|macro|HIB1P2_CM_OSC_16M_CONFIG_mem_cm_en_osc_16m
DECL|HIB1P2_CM_OSC_16M_CONFIG_mem_cm_osc_16m_spare_M|macro|HIB1P2_CM_OSC_16M_CONFIG_mem_cm_osc_16m_spare_M
DECL|HIB1P2_CM_OSC_16M_CONFIG_mem_cm_osc_16m_spare_S|macro|HIB1P2_CM_OSC_16M_CONFIG_mem_cm_osc_16m_spare_S
DECL|HIB1P2_CM_OSC_16M_CONFIG_mem_cm_osc_16m_trim_M|macro|HIB1P2_CM_OSC_16M_CONFIG_mem_cm_osc_16m_trim_M
DECL|HIB1P2_CM_OSC_16M_CONFIG_mem_cm_osc_16m_trim_S|macro|HIB1P2_CM_OSC_16M_CONFIG_mem_cm_osc_16m_trim_S
DECL|HIB1P2_CM_OSC_16M_CONFIG_mem_cm_osc_en_sli_16m|macro|HIB1P2_CM_OSC_16M_CONFIG_mem_cm_osc_en_sli_16m
DECL|HIB1P2_CM_OSC_16M_CONFIG_mem_cm_sli_16m_trim_M|macro|HIB1P2_CM_OSC_16M_CONFIG_mem_cm_sli_16m_trim_M
DECL|HIB1P2_CM_OSC_16M_CONFIG_mem_cm_sli_16m_trim_S|macro|HIB1P2_CM_OSC_16M_CONFIG_mem_cm_sli_16m_trim_S
DECL|HIB1P2_CM_OSC_16M_CONFIG_reserved_M|macro|HIB1P2_CM_OSC_16M_CONFIG_reserved_M
DECL|HIB1P2_CM_OSC_16M_CONFIG_reserved_S|macro|HIB1P2_CM_OSC_16M_CONFIG_reserved_S
DECL|HIB1P2_CM_SPARE_CM_SPARE_OUT_M|macro|HIB1P2_CM_SPARE_CM_SPARE_OUT_M
DECL|HIB1P2_CM_SPARE_CM_SPARE_OUT_S|macro|HIB1P2_CM_SPARE_CM_SPARE_OUT_S
DECL|HIB1P2_CM_SPARE_MEM_CM_SPARE_M|macro|HIB1P2_CM_SPARE_MEM_CM_SPARE_M
DECL|HIB1P2_CM_SPARE_MEM_CM_SPARE_S|macro|HIB1P2_CM_SPARE_MEM_CM_SPARE_S
DECL|HIB1P2_CM_SPARE_MEM_CM_TEST_CTRL_M|macro|HIB1P2_CM_SPARE_MEM_CM_TEST_CTRL_M
DECL|HIB1P2_CM_SPARE_MEM_CM_TEST_CTRL_S|macro|HIB1P2_CM_SPARE_MEM_CM_TEST_CTRL_S
DECL|HIB1P2_DIG_DCDC_FSM_PARAMETERS_mem_dcdc_dig_dslp_enter_cot_to_vtrim_M|macro|HIB1P2_DIG_DCDC_FSM_PARAMETERS_mem_dcdc_dig_dslp_enter_cot_to_vtrim_M
DECL|HIB1P2_DIG_DCDC_FSM_PARAMETERS_mem_dcdc_dig_dslp_enter_cot_to_vtrim_S|macro|HIB1P2_DIG_DCDC_FSM_PARAMETERS_mem_dcdc_dig_dslp_enter_cot_to_vtrim_S
DECL|HIB1P2_DIG_DCDC_FSM_PARAMETERS_mem_dcdc_dig_dslp_enter_vtrim_to_sleep_M|macro|HIB1P2_DIG_DCDC_FSM_PARAMETERS_mem_dcdc_dig_dslp_enter_vtrim_to_sleep_M
DECL|HIB1P2_DIG_DCDC_FSM_PARAMETERS_mem_dcdc_dig_dslp_enter_vtrim_to_sleep_S|macro|HIB1P2_DIG_DCDC_FSM_PARAMETERS_mem_dcdc_dig_dslp_enter_vtrim_to_sleep_S
DECL|HIB1P2_DIG_DCDC_FSM_PARAMETERS_mem_dcdc_dig_dslp_exit_cot_to_run_M|macro|HIB1P2_DIG_DCDC_FSM_PARAMETERS_mem_dcdc_dig_dslp_exit_cot_to_run_M
DECL|HIB1P2_DIG_DCDC_FSM_PARAMETERS_mem_dcdc_dig_dslp_exit_cot_to_run_S|macro|HIB1P2_DIG_DCDC_FSM_PARAMETERS_mem_dcdc_dig_dslp_exit_cot_to_run_S
DECL|HIB1P2_DIG_DCDC_FSM_PARAMETERS_mem_dcdc_dig_dslp_exit_sleep_to_vtrim_M|macro|HIB1P2_DIG_DCDC_FSM_PARAMETERS_mem_dcdc_dig_dslp_exit_sleep_to_vtrim_M
DECL|HIB1P2_DIG_DCDC_FSM_PARAMETERS_mem_dcdc_dig_dslp_exit_sleep_to_vtrim_S|macro|HIB1P2_DIG_DCDC_FSM_PARAMETERS_mem_dcdc_dig_dslp_exit_sleep_to_vtrim_S
DECL|HIB1P2_DIG_DCDC_FSM_PARAMETERS_mem_dcdc_dig_dslp_exit_vtrim_to_cot_M|macro|HIB1P2_DIG_DCDC_FSM_PARAMETERS_mem_dcdc_dig_dslp_exit_vtrim_to_cot_M
DECL|HIB1P2_DIG_DCDC_FSM_PARAMETERS_mem_dcdc_dig_dslp_exit_vtrim_to_cot_S|macro|HIB1P2_DIG_DCDC_FSM_PARAMETERS_mem_dcdc_dig_dslp_exit_vtrim_to_cot_S
DECL|HIB1P2_DIG_DCDC_FSM_PARAMETERS_reserved_M|macro|HIB1P2_DIG_DCDC_FSM_PARAMETERS_reserved_M
DECL|HIB1P2_DIG_DCDC_FSM_PARAMETERS_reserved_S|macro|HIB1P2_DIG_DCDC_FSM_PARAMETERS_reserved_S
DECL|HIB1P2_DIG_DCDC_PARAMETERS0_NA3_M|macro|HIB1P2_DIG_DCDC_PARAMETERS0_NA3_M
DECL|HIB1P2_DIG_DCDC_PARAMETERS0_NA3_S|macro|HIB1P2_DIG_DCDC_PARAMETERS0_NA3_S
DECL|HIB1P2_DIG_DCDC_PARAMETERS0_mem_dcdc_dig_clk_in_lowv_enable|macro|HIB1P2_DIG_DCDC_PARAMETERS0_mem_dcdc_dig_clk_in_lowv_enable
DECL|HIB1P2_DIG_DCDC_PARAMETERS0_mem_dcdc_dig_delayed_en_lowv|macro|HIB1P2_DIG_DCDC_PARAMETERS0_mem_dcdc_dig_delayed_en_lowv
DECL|HIB1P2_DIG_DCDC_PARAMETERS0_mem_dcdc_dig_en_cl_non_ov_lowv|macro|HIB1P2_DIG_DCDC_PARAMETERS0_mem_dcdc_dig_en_cl_non_ov_lowv
DECL|HIB1P2_DIG_DCDC_PARAMETERS0_mem_dcdc_dig_en_ldo_mode_lowv|macro|HIB1P2_DIG_DCDC_PARAMETERS0_mem_dcdc_dig_en_ldo_mode_lowv
DECL|HIB1P2_DIG_DCDC_PARAMETERS0_mem_dcdc_dig_en_lowv_override|macro|HIB1P2_DIG_DCDC_PARAMETERS0_mem_dcdc_dig_en_lowv_override
DECL|HIB1P2_DIG_DCDC_PARAMETERS0_mem_dcdc_dig_en_nfet_rds_mode_lowv|macro|HIB1P2_DIG_DCDC_PARAMETERS0_mem_dcdc_dig_en_nfet_rds_mode_lowv
DECL|HIB1P2_DIG_DCDC_PARAMETERS0_mem_dcdc_dig_en_pfet_rds_mode_lowv|macro|HIB1P2_DIG_DCDC_PARAMETERS0_mem_dcdc_dig_en_pfet_rds_mode_lowv
DECL|HIB1P2_DIG_DCDC_PARAMETERS0_mem_dcdc_dig_en_slp_mode_lowv_override|macro|HIB1P2_DIG_DCDC_PARAMETERS0_mem_dcdc_dig_en_slp_mode_lowv_override
DECL|HIB1P2_DIG_DCDC_PARAMETERS0_mem_dcdc_dig_en_subreg_1p2v_lowv_override|macro|HIB1P2_DIG_DCDC_PARAMETERS0_mem_dcdc_dig_en_subreg_1p2v_lowv_override
DECL|HIB1P2_DIG_DCDC_PARAMETERS0_mem_dcdc_dig_en_subreg_1p8v_lowv_override|macro|HIB1P2_DIG_DCDC_PARAMETERS0_mem_dcdc_dig_en_subreg_1p8v_lowv_override
DECL|HIB1P2_DIG_DCDC_PARAMETERS0_mem_dcdc_dig_ext_smps_override_mode_lowv|macro|HIB1P2_DIG_DCDC_PARAMETERS0_mem_dcdc_dig_ext_smps_override_mode_lowv
DECL|HIB1P2_DIG_DCDC_PARAMETERS0_mem_dcdc_dig_iq_ctrl_lowv_M|macro|HIB1P2_DIG_DCDC_PARAMETERS0_mem_dcdc_dig_iq_ctrl_lowv_M
DECL|HIB1P2_DIG_DCDC_PARAMETERS0_mem_dcdc_dig_iq_ctrl_lowv_S|macro|HIB1P2_DIG_DCDC_PARAMETERS0_mem_dcdc_dig_iq_ctrl_lowv_S
DECL|HIB1P2_DIG_DCDC_PARAMETERS0_mem_dcdc_dig_non_ov_ctrl_lowv_M|macro|HIB1P2_DIG_DCDC_PARAMETERS0_mem_dcdc_dig_non_ov_ctrl_lowv_M
DECL|HIB1P2_DIG_DCDC_PARAMETERS0_mem_dcdc_dig_non_ov_ctrl_lowv_S|macro|HIB1P2_DIG_DCDC_PARAMETERS0_mem_dcdc_dig_non_ov_ctrl_lowv_S
DECL|HIB1P2_DIG_DCDC_PARAMETERS0_mem_dcdc_dig_pfm_ripple_trim_lowv_M|macro|HIB1P2_DIG_DCDC_PARAMETERS0_mem_dcdc_dig_pfm_ripple_trim_lowv_M
DECL|HIB1P2_DIG_DCDC_PARAMETERS0_mem_dcdc_dig_pfm_ripple_trim_lowv_S|macro|HIB1P2_DIG_DCDC_PARAMETERS0_mem_dcdc_dig_pfm_ripple_trim_lowv_S
DECL|HIB1P2_DIG_DCDC_PARAMETERS0_mem_dcdc_dig_slp_drv_dly_sel_lowv_M|macro|HIB1P2_DIG_DCDC_PARAMETERS0_mem_dcdc_dig_slp_drv_dly_sel_lowv_M
DECL|HIB1P2_DIG_DCDC_PARAMETERS0_mem_dcdc_dig_slp_drv_dly_sel_lowv_S|macro|HIB1P2_DIG_DCDC_PARAMETERS0_mem_dcdc_dig_slp_drv_dly_sel_lowv_S
DECL|HIB1P2_DIG_DCDC_PARAMETERS0_mem_dcdc_dig_vtrim_lowv_override_M|macro|HIB1P2_DIG_DCDC_PARAMETERS0_mem_dcdc_dig_vtrim_lowv_override_M
DECL|HIB1P2_DIG_DCDC_PARAMETERS0_mem_dcdc_dig_vtrim_lowv_override_S|macro|HIB1P2_DIG_DCDC_PARAMETERS0_mem_dcdc_dig_vtrim_lowv_override_S
DECL|HIB1P2_DIG_DCDC_PARAMETERS1_NA4_M|macro|HIB1P2_DIG_DCDC_PARAMETERS1_NA4_M
DECL|HIB1P2_DIG_DCDC_PARAMETERS1_NA4_S|macro|HIB1P2_DIG_DCDC_PARAMETERS1_NA4_S
DECL|HIB1P2_DIG_DCDC_PARAMETERS1_mem_dcdc_dig_cot_mode_en_lowv_fsm_override_ctrl|macro|HIB1P2_DIG_DCDC_PARAMETERS1_mem_dcdc_dig_cot_mode_en_lowv_fsm_override_ctrl
DECL|HIB1P2_DIG_DCDC_PARAMETERS1_mem_dcdc_dig_en_lowv_fsm_override_ctrl|macro|HIB1P2_DIG_DCDC_PARAMETERS1_mem_dcdc_dig_en_lowv_fsm_override_ctrl
DECL|HIB1P2_DIG_DCDC_PARAMETERS1_mem_dcdc_dig_en_slp_mode_lowv_fsm_override_ctrl|macro|HIB1P2_DIG_DCDC_PARAMETERS1_mem_dcdc_dig_en_slp_mode_lowv_fsm_override_ctrl
DECL|HIB1P2_DIG_DCDC_PARAMETERS1_mem_dcdc_dig_en_subreg_1p2v_fsm_override_ctrl|macro|HIB1P2_DIG_DCDC_PARAMETERS1_mem_dcdc_dig_en_subreg_1p2v_fsm_override_ctrl
DECL|HIB1P2_DIG_DCDC_PARAMETERS1_mem_dcdc_dig_en_subreg_1p8v_fsm_override_ctrl|macro|HIB1P2_DIG_DCDC_PARAMETERS1_mem_dcdc_dig_en_subreg_1p8v_fsm_override_ctrl
DECL|HIB1P2_DIG_DCDC_PARAMETERS1_mem_dcdc_dig_ilim_trim_lowv_efc_override_ctrl|macro|HIB1P2_DIG_DCDC_PARAMETERS1_mem_dcdc_dig_ilim_trim_lowv_efc_override_ctrl
DECL|HIB1P2_DIG_DCDC_PARAMETERS1_mem_dcdc_dig_vtrim_fsm_override_ctrl|macro|HIB1P2_DIG_DCDC_PARAMETERS1_mem_dcdc_dig_vtrim_fsm_override_ctrl
DECL|HIB1P2_DIG_DCDC_PARAMETERS2_NA5|macro|HIB1P2_DIG_DCDC_PARAMETERS2_NA5
DECL|HIB1P2_DIG_DCDC_PARAMETERS2_mem_dcdc_dig_cot_mode_en_lowv_override|macro|HIB1P2_DIG_DCDC_PARAMETERS2_mem_dcdc_dig_cot_mode_en_lowv_override
DECL|HIB1P2_DIG_DCDC_PARAMETERS2_mem_dcdc_dig_en_shootthru_ctrl_lowv|macro|HIB1P2_DIG_DCDC_PARAMETERS2_mem_dcdc_dig_en_shootthru_ctrl_lowv
DECL|HIB1P2_DIG_DCDC_PARAMETERS2_mem_dcdc_dig_ndrv_stagger_ctrl_lowv_M|macro|HIB1P2_DIG_DCDC_PARAMETERS2_mem_dcdc_dig_ndrv_stagger_ctrl_lowv_M
DECL|HIB1P2_DIG_DCDC_PARAMETERS2_mem_dcdc_dig_ndrv_stagger_ctrl_lowv_S|macro|HIB1P2_DIG_DCDC_PARAMETERS2_mem_dcdc_dig_ndrv_stagger_ctrl_lowv_S
DECL|HIB1P2_DIG_DCDC_PARAMETERS2_mem_dcdc_dig_ndrv_str_sel_lowv_M|macro|HIB1P2_DIG_DCDC_PARAMETERS2_mem_dcdc_dig_ndrv_str_sel_lowv_M
DECL|HIB1P2_DIG_DCDC_PARAMETERS2_mem_dcdc_dig_ndrv_str_sel_lowv_S|macro|HIB1P2_DIG_DCDC_PARAMETERS2_mem_dcdc_dig_ndrv_str_sel_lowv_S
DECL|HIB1P2_DIG_DCDC_PARAMETERS2_mem_dcdc_dig_nfet_sel_lowv_M|macro|HIB1P2_DIG_DCDC_PARAMETERS2_mem_dcdc_dig_nfet_sel_lowv_M
DECL|HIB1P2_DIG_DCDC_PARAMETERS2_mem_dcdc_dig_nfet_sel_lowv_S|macro|HIB1P2_DIG_DCDC_PARAMETERS2_mem_dcdc_dig_nfet_sel_lowv_S
DECL|HIB1P2_DIG_DCDC_PARAMETERS2_mem_dcdc_dig_pdrv_stagger_ctrl_lowv_M|macro|HIB1P2_DIG_DCDC_PARAMETERS2_mem_dcdc_dig_pdrv_stagger_ctrl_lowv_M
DECL|HIB1P2_DIG_DCDC_PARAMETERS2_mem_dcdc_dig_pdrv_stagger_ctrl_lowv_S|macro|HIB1P2_DIG_DCDC_PARAMETERS2_mem_dcdc_dig_pdrv_stagger_ctrl_lowv_S
DECL|HIB1P2_DIG_DCDC_PARAMETERS2_mem_dcdc_dig_pdrv_str_sel_lowv_M|macro|HIB1P2_DIG_DCDC_PARAMETERS2_mem_dcdc_dig_pdrv_str_sel_lowv_M
DECL|HIB1P2_DIG_DCDC_PARAMETERS2_mem_dcdc_dig_pdrv_str_sel_lowv_S|macro|HIB1P2_DIG_DCDC_PARAMETERS2_mem_dcdc_dig_pdrv_str_sel_lowv_S
DECL|HIB1P2_DIG_DCDC_PARAMETERS2_mem_dcdc_dig_pfet_sel_lowv_M|macro|HIB1P2_DIG_DCDC_PARAMETERS2_mem_dcdc_dig_pfet_sel_lowv_M
DECL|HIB1P2_DIG_DCDC_PARAMETERS2_mem_dcdc_dig_pfet_sel_lowv_S|macro|HIB1P2_DIG_DCDC_PARAMETERS2_mem_dcdc_dig_pfet_sel_lowv_S
DECL|HIB1P2_DIG_DCDC_PARAMETERS2_mem_dcdc_dig_swcap_res_hf_clk_lowv|macro|HIB1P2_DIG_DCDC_PARAMETERS2_mem_dcdc_dig_swcap_res_hf_clk_lowv
DECL|HIB1P2_DIG_DCDC_PARAMETERS2_mem_dcdc_dig_ton_trim_lowv_M|macro|HIB1P2_DIG_DCDC_PARAMETERS2_mem_dcdc_dig_ton_trim_lowv_M
DECL|HIB1P2_DIG_DCDC_PARAMETERS2_mem_dcdc_dig_ton_trim_lowv_S|macro|HIB1P2_DIG_DCDC_PARAMETERS2_mem_dcdc_dig_ton_trim_lowv_S
DECL|HIB1P2_DIG_DCDC_PARAMETERS3_NA6|macro|HIB1P2_DIG_DCDC_PARAMETERS3_NA6
DECL|HIB1P2_DIG_DCDC_PARAMETERS3_mem_dcdc_dig_cot_ctrl_lowv_M|macro|HIB1P2_DIG_DCDC_PARAMETERS3_mem_dcdc_dig_cot_ctrl_lowv_M
DECL|HIB1P2_DIG_DCDC_PARAMETERS3_mem_dcdc_dig_cot_ctrl_lowv_S|macro|HIB1P2_DIG_DCDC_PARAMETERS3_mem_dcdc_dig_cot_ctrl_lowv_S
DECL|HIB1P2_DIG_DCDC_PARAMETERS3_mem_dcdc_dig_en_ilim_hib_lowv|macro|HIB1P2_DIG_DCDC_PARAMETERS3_mem_dcdc_dig_en_ilim_hib_lowv
DECL|HIB1P2_DIG_DCDC_PARAMETERS3_mem_dcdc_dig_en_ilim_lowv|macro|HIB1P2_DIG_DCDC_PARAMETERS3_mem_dcdc_dig_en_ilim_lowv
DECL|HIB1P2_DIG_DCDC_PARAMETERS3_mem_dcdc_dig_en_ncomp_hib_lowv|macro|HIB1P2_DIG_DCDC_PARAMETERS3_mem_dcdc_dig_en_ncomp_hib_lowv
DECL|HIB1P2_DIG_DCDC_PARAMETERS3_mem_dcdc_dig_en_ncomp_lowv|macro|HIB1P2_DIG_DCDC_PARAMETERS3_mem_dcdc_dig_en_ncomp_lowv
DECL|HIB1P2_DIG_DCDC_PARAMETERS3_mem_dcdc_dig_en_ov_prot_lowv|macro|HIB1P2_DIG_DCDC_PARAMETERS3_mem_dcdc_dig_en_ov_prot_lowv
DECL|HIB1P2_DIG_DCDC_PARAMETERS3_mem_dcdc_dig_en_uv_prot_lowv|macro|HIB1P2_DIG_DCDC_PARAMETERS3_mem_dcdc_dig_en_uv_prot_lowv
DECL|HIB1P2_DIG_DCDC_PARAMETERS3_mem_dcdc_dig_ilim_mask_dly_sel_lowv_M|macro|HIB1P2_DIG_DCDC_PARAMETERS3_mem_dcdc_dig_ilim_mask_dly_sel_lowv_M
DECL|HIB1P2_DIG_DCDC_PARAMETERS3_mem_dcdc_dig_ilim_mask_dly_sel_lowv_S|macro|HIB1P2_DIG_DCDC_PARAMETERS3_mem_dcdc_dig_ilim_mask_dly_sel_lowv_S
DECL|HIB1P2_DIG_DCDC_PARAMETERS3_mem_dcdc_dig_ilim_trim_lowv_override_M|macro|HIB1P2_DIG_DCDC_PARAMETERS3_mem_dcdc_dig_ilim_trim_lowv_override_M
DECL|HIB1P2_DIG_DCDC_PARAMETERS3_mem_dcdc_dig_ilim_trim_lowv_override_S|macro|HIB1P2_DIG_DCDC_PARAMETERS3_mem_dcdc_dig_ilim_trim_lowv_override_S
DECL|HIB1P2_DIG_DCDC_PARAMETERS3_mem_dcdc_dig_ncomp_mask_dly_sel_lowv_M|macro|HIB1P2_DIG_DCDC_PARAMETERS3_mem_dcdc_dig_ncomp_mask_dly_sel_lowv_M
DECL|HIB1P2_DIG_DCDC_PARAMETERS3_mem_dcdc_dig_ncomp_mask_dly_sel_lowv_S|macro|HIB1P2_DIG_DCDC_PARAMETERS3_mem_dcdc_dig_ncomp_mask_dly_sel_lowv_S
DECL|HIB1P2_DIG_DCDC_PARAMETERS3_mem_dcdc_dig_ncomp_trim_lowv_M|macro|HIB1P2_DIG_DCDC_PARAMETERS3_mem_dcdc_dig_ncomp_trim_lowv_M
DECL|HIB1P2_DIG_DCDC_PARAMETERS3_mem_dcdc_dig_ncomp_trim_lowv_S|macro|HIB1P2_DIG_DCDC_PARAMETERS3_mem_dcdc_dig_ncomp_trim_lowv_S
DECL|HIB1P2_DIG_DCDC_PARAMETERS4_NA7_M|macro|HIB1P2_DIG_DCDC_PARAMETERS4_NA7_M
DECL|HIB1P2_DIG_DCDC_PARAMETERS4_NA7_S|macro|HIB1P2_DIG_DCDC_PARAMETERS4_NA7_S
DECL|HIB1P2_DIG_DCDC_PARAMETERS4_dcdc_dig_ov_prot_out_lowv|macro|HIB1P2_DIG_DCDC_PARAMETERS4_dcdc_dig_ov_prot_out_lowv
DECL|HIB1P2_DIG_DCDC_PARAMETERS4_dcdc_dig_uv_prot_out_lowv|macro|HIB1P2_DIG_DCDC_PARAMETERS4_dcdc_dig_uv_prot_out_lowv
DECL|HIB1P2_DIG_DCDC_PARAMETERS4_mem_dcdc_dig_en_tmux_lowv|macro|HIB1P2_DIG_DCDC_PARAMETERS4_mem_dcdc_dig_en_tmux_lowv
DECL|HIB1P2_DIG_DCDC_PARAMETERS5_mem_dcdc_dig_tmux_ctrl_lowv_M|macro|HIB1P2_DIG_DCDC_PARAMETERS5_mem_dcdc_dig_tmux_ctrl_lowv_M
DECL|HIB1P2_DIG_DCDC_PARAMETERS5_mem_dcdc_dig_tmux_ctrl_lowv_S|macro|HIB1P2_DIG_DCDC_PARAMETERS5_mem_dcdc_dig_tmux_ctrl_lowv_S
DECL|HIB1P2_DIG_DCDC_PARAMETERS6_mem_dcdc_dig_spare_lowv_M|macro|HIB1P2_DIG_DCDC_PARAMETERS6_mem_dcdc_dig_spare_lowv_M
DECL|HIB1P2_DIG_DCDC_PARAMETERS6_mem_dcdc_dig_spare_lowv_S|macro|HIB1P2_DIG_DCDC_PARAMETERS6_mem_dcdc_dig_spare_lowv_S
DECL|HIB1P2_DIG_DCDC_VTRIM_CFG_Spare_RW_M|macro|HIB1P2_DIG_DCDC_VTRIM_CFG_Spare_RW_M
DECL|HIB1P2_DIG_DCDC_VTRIM_CFG_Spare_RW_S|macro|HIB1P2_DIG_DCDC_VTRIM_CFG_Spare_RW_S
DECL|HIB1P2_DIG_DCDC_VTRIM_CFG_mem_dcdc_dig_dslp_vtrim_M|macro|HIB1P2_DIG_DCDC_VTRIM_CFG_mem_dcdc_dig_dslp_vtrim_M
DECL|HIB1P2_DIG_DCDC_VTRIM_CFG_mem_dcdc_dig_dslp_vtrim_S|macro|HIB1P2_DIG_DCDC_VTRIM_CFG_mem_dcdc_dig_dslp_vtrim_S
DECL|HIB1P2_DIG_DCDC_VTRIM_CFG_mem_dcdc_dig_lpds_vtrim_M|macro|HIB1P2_DIG_DCDC_VTRIM_CFG_mem_dcdc_dig_lpds_vtrim_M
DECL|HIB1P2_DIG_DCDC_VTRIM_CFG_mem_dcdc_dig_lpds_vtrim_S|macro|HIB1P2_DIG_DCDC_VTRIM_CFG_mem_dcdc_dig_lpds_vtrim_S
DECL|HIB1P2_DIG_DCDC_VTRIM_CFG_mem_dcdc_dig_run_vtrim_M|macro|HIB1P2_DIG_DCDC_VTRIM_CFG_mem_dcdc_dig_run_vtrim_M
DECL|HIB1P2_DIG_DCDC_VTRIM_CFG_mem_dcdc_dig_run_vtrim_S|macro|HIB1P2_DIG_DCDC_VTRIM_CFG_mem_dcdc_dig_run_vtrim_S
DECL|HIB1P2_DIG_DCDC_VTRIM_CFG_reserved_M|macro|HIB1P2_DIG_DCDC_VTRIM_CFG_reserved_M
DECL|HIB1P2_DIG_DCDC_VTRIM_CFG_reserved_S|macro|HIB1P2_DIG_DCDC_VTRIM_CFG_reserved_S
DECL|HIB1P2_FLASH_DCDC_PARAMETERS0_NA18|macro|HIB1P2_FLASH_DCDC_PARAMETERS0_NA18
DECL|HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_clk_in_lowv_enable|macro|HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_clk_in_lowv_enable
DECL|HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_delayed_en_lowv|macro|HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_delayed_en_lowv
DECL|HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_en_bb_alt_cycles_lowv|macro|HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_en_bb_alt_cycles_lowv
DECL|HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_en_boost_mode_lowv|macro|HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_en_boost_mode_lowv
DECL|HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_en_buck_boost_mode_lowv|macro|HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_en_buck_boost_mode_lowv
DECL|HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_en_buck_mode_lowv|macro|HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_en_buck_mode_lowv
DECL|HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_en_cl_non_ov_lowv|macro|HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_en_cl_non_ov_lowv
DECL|HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_en_drv_lowv|macro|HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_en_drv_lowv
DECL|HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_en_lowv|macro|HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_en_lowv
DECL|HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_en_n1fet_rds_mode_lowv|macro|HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_en_n1fet_rds_mode_lowv
DECL|HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_en_n2fet_rds_mode_lowv|macro|HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_en_n2fet_rds_mode_lowv
DECL|HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_en_p1fet_rds_mode_lowv|macro|HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_en_p1fet_rds_mode_lowv
DECL|HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_en_p2fet_rds_mode_lowv|macro|HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_en_p2fet_rds_mode_lowv
DECL|HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_en_pfm_comp_lowv|macro|HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_en_pfm_comp_lowv
DECL|HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_en_pwm_mode_lowv|macro|HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_en_pwm_mode_lowv
DECL|HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_en_slp_mode_lowv|macro|HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_en_slp_mode_lowv
DECL|HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_ext_smps_mode_override_lowv|macro|HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_ext_smps_mode_override_lowv
DECL|HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_iq_ctrl_lowv_M|macro|HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_iq_ctrl_lowv_M
DECL|HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_iq_ctrl_lowv_S|macro|HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_iq_ctrl_lowv_S
DECL|HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_n1fet_sel_lowv_M|macro|HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_n1fet_sel_lowv_M
DECL|HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_n1fet_sel_lowv_S|macro|HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_n1fet_sel_lowv_S
DECL|HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_non_ov_ctrl_lowv_M|macro|HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_non_ov_ctrl_lowv_M
DECL|HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_non_ov_ctrl_lowv_S|macro|HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_non_ov_ctrl_lowv_S
DECL|HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_p1fet_sel_lowv_M|macro|HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_p1fet_sel_lowv_M
DECL|HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_p1fet_sel_lowv_S|macro|HIB1P2_FLASH_DCDC_PARAMETERS0_mem_dcdc_flash_p1fet_sel_lowv_S
DECL|HIB1P2_FLASH_DCDC_PARAMETERS1_mem_dcdc_flash_n1drv_str_sel_lowv_M|macro|HIB1P2_FLASH_DCDC_PARAMETERS1_mem_dcdc_flash_n1drv_str_sel_lowv_M
DECL|HIB1P2_FLASH_DCDC_PARAMETERS1_mem_dcdc_flash_n1drv_str_sel_lowv_S|macro|HIB1P2_FLASH_DCDC_PARAMETERS1_mem_dcdc_flash_n1drv_str_sel_lowv_S
DECL|HIB1P2_FLASH_DCDC_PARAMETERS1_mem_dcdc_flash_n1fet_non_ov_lowv_M|macro|HIB1P2_FLASH_DCDC_PARAMETERS1_mem_dcdc_flash_n1fet_non_ov_lowv_M
DECL|HIB1P2_FLASH_DCDC_PARAMETERS1_mem_dcdc_flash_n1fet_non_ov_lowv_S|macro|HIB1P2_FLASH_DCDC_PARAMETERS1_mem_dcdc_flash_n1fet_non_ov_lowv_S
DECL|HIB1P2_FLASH_DCDC_PARAMETERS1_mem_dcdc_flash_n2drv_str_sel_lowv_M|macro|HIB1P2_FLASH_DCDC_PARAMETERS1_mem_dcdc_flash_n2drv_str_sel_lowv_M
DECL|HIB1P2_FLASH_DCDC_PARAMETERS1_mem_dcdc_flash_n2drv_str_sel_lowv_S|macro|HIB1P2_FLASH_DCDC_PARAMETERS1_mem_dcdc_flash_n2drv_str_sel_lowv_S
DECL|HIB1P2_FLASH_DCDC_PARAMETERS1_mem_dcdc_flash_n2fet_non_ov_lowv_M|macro|HIB1P2_FLASH_DCDC_PARAMETERS1_mem_dcdc_flash_n2fet_non_ov_lowv_M
DECL|HIB1P2_FLASH_DCDC_PARAMETERS1_mem_dcdc_flash_n2fet_non_ov_lowv_S|macro|HIB1P2_FLASH_DCDC_PARAMETERS1_mem_dcdc_flash_n2fet_non_ov_lowv_S
DECL|HIB1P2_FLASH_DCDC_PARAMETERS1_mem_dcdc_flash_n2fet_sel_lowv_M|macro|HIB1P2_FLASH_DCDC_PARAMETERS1_mem_dcdc_flash_n2fet_sel_lowv_M
DECL|HIB1P2_FLASH_DCDC_PARAMETERS1_mem_dcdc_flash_n2fet_sel_lowv_S|macro|HIB1P2_FLASH_DCDC_PARAMETERS1_mem_dcdc_flash_n2fet_sel_lowv_S
DECL|HIB1P2_FLASH_DCDC_PARAMETERS1_mem_dcdc_flash_p1drv_str_sel_lowv_M|macro|HIB1P2_FLASH_DCDC_PARAMETERS1_mem_dcdc_flash_p1drv_str_sel_lowv_M
DECL|HIB1P2_FLASH_DCDC_PARAMETERS1_mem_dcdc_flash_p1drv_str_sel_lowv_S|macro|HIB1P2_FLASH_DCDC_PARAMETERS1_mem_dcdc_flash_p1drv_str_sel_lowv_S
DECL|HIB1P2_FLASH_DCDC_PARAMETERS1_mem_dcdc_flash_p1fet_non_ov_lowv_M|macro|HIB1P2_FLASH_DCDC_PARAMETERS1_mem_dcdc_flash_p1fet_non_ov_lowv_M
DECL|HIB1P2_FLASH_DCDC_PARAMETERS1_mem_dcdc_flash_p1fet_non_ov_lowv_S|macro|HIB1P2_FLASH_DCDC_PARAMETERS1_mem_dcdc_flash_p1fet_non_ov_lowv_S
DECL|HIB1P2_FLASH_DCDC_PARAMETERS1_mem_dcdc_flash_p2drv_str_sel_lowv_M|macro|HIB1P2_FLASH_DCDC_PARAMETERS1_mem_dcdc_flash_p2drv_str_sel_lowv_M
DECL|HIB1P2_FLASH_DCDC_PARAMETERS1_mem_dcdc_flash_p2drv_str_sel_lowv_S|macro|HIB1P2_FLASH_DCDC_PARAMETERS1_mem_dcdc_flash_p2drv_str_sel_lowv_S
DECL|HIB1P2_FLASH_DCDC_PARAMETERS1_mem_dcdc_flash_p2fet_non_ov_lowv_M|macro|HIB1P2_FLASH_DCDC_PARAMETERS1_mem_dcdc_flash_p2fet_non_ov_lowv_M
DECL|HIB1P2_FLASH_DCDC_PARAMETERS1_mem_dcdc_flash_p2fet_non_ov_lowv_S|macro|HIB1P2_FLASH_DCDC_PARAMETERS1_mem_dcdc_flash_p2fet_non_ov_lowv_S
DECL|HIB1P2_FLASH_DCDC_PARAMETERS1_mem_dcdc_flash_p2fet_sel_lowv_M|macro|HIB1P2_FLASH_DCDC_PARAMETERS1_mem_dcdc_flash_p2fet_sel_lowv_M
DECL|HIB1P2_FLASH_DCDC_PARAMETERS1_mem_dcdc_flash_p2fet_sel_lowv_S|macro|HIB1P2_FLASH_DCDC_PARAMETERS1_mem_dcdc_flash_p2fet_sel_lowv_S
DECL|HIB1P2_FLASH_DCDC_PARAMETERS2_mem_dcdc_flash_en_ilim_hib_lowv|macro|HIB1P2_FLASH_DCDC_PARAMETERS2_mem_dcdc_flash_en_ilim_hib_lowv
DECL|HIB1P2_FLASH_DCDC_PARAMETERS2_mem_dcdc_flash_en_ilim_lowv|macro|HIB1P2_FLASH_DCDC_PARAMETERS2_mem_dcdc_flash_en_ilim_lowv
DECL|HIB1P2_FLASH_DCDC_PARAMETERS2_mem_dcdc_flash_en_ncomp_hib_lowv|macro|HIB1P2_FLASH_DCDC_PARAMETERS2_mem_dcdc_flash_en_ncomp_hib_lowv
DECL|HIB1P2_FLASH_DCDC_PARAMETERS2_mem_dcdc_flash_en_ncomp_lowv|macro|HIB1P2_FLASH_DCDC_PARAMETERS2_mem_dcdc_flash_en_ncomp_lowv
DECL|HIB1P2_FLASH_DCDC_PARAMETERS2_mem_dcdc_flash_ilim_mask_dly_sel_lowv_M|macro|HIB1P2_FLASH_DCDC_PARAMETERS2_mem_dcdc_flash_ilim_mask_dly_sel_lowv_M
DECL|HIB1P2_FLASH_DCDC_PARAMETERS2_mem_dcdc_flash_ilim_mask_dly_sel_lowv_S|macro|HIB1P2_FLASH_DCDC_PARAMETERS2_mem_dcdc_flash_ilim_mask_dly_sel_lowv_S
DECL|HIB1P2_FLASH_DCDC_PARAMETERS2_mem_dcdc_flash_ilim_trim_lowv_override_M|macro|HIB1P2_FLASH_DCDC_PARAMETERS2_mem_dcdc_flash_ilim_trim_lowv_override_M
DECL|HIB1P2_FLASH_DCDC_PARAMETERS2_mem_dcdc_flash_ilim_trim_lowv_override_S|macro|HIB1P2_FLASH_DCDC_PARAMETERS2_mem_dcdc_flash_ilim_trim_lowv_override_S
DECL|HIB1P2_FLASH_DCDC_PARAMETERS2_mem_dcdc_flash_n1fet_stagger_lowv_M|macro|HIB1P2_FLASH_DCDC_PARAMETERS2_mem_dcdc_flash_n1fet_stagger_lowv_M
DECL|HIB1P2_FLASH_DCDC_PARAMETERS2_mem_dcdc_flash_n1fet_stagger_lowv_S|macro|HIB1P2_FLASH_DCDC_PARAMETERS2_mem_dcdc_flash_n1fet_stagger_lowv_S
DECL|HIB1P2_FLASH_DCDC_PARAMETERS2_mem_dcdc_flash_n2fet_stagger_lowv_M|macro|HIB1P2_FLASH_DCDC_PARAMETERS2_mem_dcdc_flash_n2fet_stagger_lowv_M
DECL|HIB1P2_FLASH_DCDC_PARAMETERS2_mem_dcdc_flash_n2fet_stagger_lowv_S|macro|HIB1P2_FLASH_DCDC_PARAMETERS2_mem_dcdc_flash_n2fet_stagger_lowv_S
DECL|HIB1P2_FLASH_DCDC_PARAMETERS2_mem_dcdc_flash_ncomp_mask_dly_trim_lowv_M|macro|HIB1P2_FLASH_DCDC_PARAMETERS2_mem_dcdc_flash_ncomp_mask_dly_trim_lowv_M
DECL|HIB1P2_FLASH_DCDC_PARAMETERS2_mem_dcdc_flash_ncomp_mask_dly_trim_lowv_S|macro|HIB1P2_FLASH_DCDC_PARAMETERS2_mem_dcdc_flash_ncomp_mask_dly_trim_lowv_S
DECL|HIB1P2_FLASH_DCDC_PARAMETERS2_mem_dcdc_flash_ncomp_trim_lowv_M|macro|HIB1P2_FLASH_DCDC_PARAMETERS2_mem_dcdc_flash_ncomp_trim_lowv_M
DECL|HIB1P2_FLASH_DCDC_PARAMETERS2_mem_dcdc_flash_ncomp_trim_lowv_S|macro|HIB1P2_FLASH_DCDC_PARAMETERS2_mem_dcdc_flash_ncomp_trim_lowv_S
DECL|HIB1P2_FLASH_DCDC_PARAMETERS2_mem_dcdc_flash_p1fet_stagger_lowv_M|macro|HIB1P2_FLASH_DCDC_PARAMETERS2_mem_dcdc_flash_p1fet_stagger_lowv_M
DECL|HIB1P2_FLASH_DCDC_PARAMETERS2_mem_dcdc_flash_p1fet_stagger_lowv_S|macro|HIB1P2_FLASH_DCDC_PARAMETERS2_mem_dcdc_flash_p1fet_stagger_lowv_S
DECL|HIB1P2_FLASH_DCDC_PARAMETERS2_mem_dcdc_flash_p2fet_stagger_lowv_M|macro|HIB1P2_FLASH_DCDC_PARAMETERS2_mem_dcdc_flash_p2fet_stagger_lowv_M
DECL|HIB1P2_FLASH_DCDC_PARAMETERS2_mem_dcdc_flash_p2fet_stagger_lowv_S|macro|HIB1P2_FLASH_DCDC_PARAMETERS2_mem_dcdc_flash_p2fet_stagger_lowv_S
DECL|HIB1P2_FLASH_DCDC_PARAMETERS2_mem_dcdc_flash_shoot_thru_ctrl_lowv|macro|HIB1P2_FLASH_DCDC_PARAMETERS2_mem_dcdc_flash_shoot_thru_ctrl_lowv
DECL|HIB1P2_FLASH_DCDC_PARAMETERS3_NA19_M|macro|HIB1P2_FLASH_DCDC_PARAMETERS3_NA19_M
DECL|HIB1P2_FLASH_DCDC_PARAMETERS3_NA19_S|macro|HIB1P2_FLASH_DCDC_PARAMETERS3_NA19_S
DECL|HIB1P2_FLASH_DCDC_PARAMETERS3_mem_dcdc_flash_en_anti_glitch_lowv|macro|HIB1P2_FLASH_DCDC_PARAMETERS3_mem_dcdc_flash_en_anti_glitch_lowv
DECL|HIB1P2_FLASH_DCDC_PARAMETERS3_mem_dcdc_flash_en_hi_clamp_lowv|macro|HIB1P2_FLASH_DCDC_PARAMETERS3_mem_dcdc_flash_en_hi_clamp_lowv
DECL|HIB1P2_FLASH_DCDC_PARAMETERS3_mem_dcdc_flash_en_lo_clamp_lowv|macro|HIB1P2_FLASH_DCDC_PARAMETERS3_mem_dcdc_flash_en_lo_clamp_lowv
DECL|HIB1P2_FLASH_DCDC_PARAMETERS3_mem_dcdc_flash_en_ov_prot_lowv|macro|HIB1P2_FLASH_DCDC_PARAMETERS3_mem_dcdc_flash_en_ov_prot_lowv
DECL|HIB1P2_FLASH_DCDC_PARAMETERS3_mem_dcdc_flash_en_tmux_lowv|macro|HIB1P2_FLASH_DCDC_PARAMETERS3_mem_dcdc_flash_en_tmux_lowv
DECL|HIB1P2_FLASH_DCDC_PARAMETERS3_mem_dcdc_flash_en_uv_prot_lowv|macro|HIB1P2_FLASH_DCDC_PARAMETERS3_mem_dcdc_flash_en_uv_prot_lowv
DECL|HIB1P2_FLASH_DCDC_PARAMETERS3_mem_dcdc_flash_pfm_ripple_trim_lowv_M|macro|HIB1P2_FLASH_DCDC_PARAMETERS3_mem_dcdc_flash_pfm_ripple_trim_lowv_M
DECL|HIB1P2_FLASH_DCDC_PARAMETERS3_mem_dcdc_flash_pfm_ripple_trim_lowv_S|macro|HIB1P2_FLASH_DCDC_PARAMETERS3_mem_dcdc_flash_pfm_ripple_trim_lowv_S
DECL|HIB1P2_FLASH_DCDC_PARAMETERS3_mem_dcdc_flash_ramp_hgt_lowv_M|macro|HIB1P2_FLASH_DCDC_PARAMETERS3_mem_dcdc_flash_ramp_hgt_lowv_M
DECL|HIB1P2_FLASH_DCDC_PARAMETERS3_mem_dcdc_flash_ramp_hgt_lowv_S|macro|HIB1P2_FLASH_DCDC_PARAMETERS3_mem_dcdc_flash_ramp_hgt_lowv_S
DECL|HIB1P2_FLASH_DCDC_PARAMETERS3_mem_dcdc_flash_slp_drv_dly_sel_lowv_M|macro|HIB1P2_FLASH_DCDC_PARAMETERS3_mem_dcdc_flash_slp_drv_dly_sel_lowv_M
DECL|HIB1P2_FLASH_DCDC_PARAMETERS3_mem_dcdc_flash_slp_drv_dly_sel_lowv_S|macro|HIB1P2_FLASH_DCDC_PARAMETERS3_mem_dcdc_flash_slp_drv_dly_sel_lowv_S
DECL|HIB1P2_FLASH_DCDC_PARAMETERS3_mem_dcdc_flash_vclamph_trim_lowv_M|macro|HIB1P2_FLASH_DCDC_PARAMETERS3_mem_dcdc_flash_vclamph_trim_lowv_M
DECL|HIB1P2_FLASH_DCDC_PARAMETERS3_mem_dcdc_flash_vclamph_trim_lowv_S|macro|HIB1P2_FLASH_DCDC_PARAMETERS3_mem_dcdc_flash_vclamph_trim_lowv_S
DECL|HIB1P2_FLASH_DCDC_PARAMETERS3_mem_dcdc_flash_vclampl_trim_lowv_M|macro|HIB1P2_FLASH_DCDC_PARAMETERS3_mem_dcdc_flash_vclampl_trim_lowv_M
DECL|HIB1P2_FLASH_DCDC_PARAMETERS3_mem_dcdc_flash_vclampl_trim_lowv_S|macro|HIB1P2_FLASH_DCDC_PARAMETERS3_mem_dcdc_flash_vclampl_trim_lowv_S
DECL|HIB1P2_FLASH_DCDC_PARAMETERS3_mem_dcdc_flash_vtrim_lowv_M|macro|HIB1P2_FLASH_DCDC_PARAMETERS3_mem_dcdc_flash_vtrim_lowv_M
DECL|HIB1P2_FLASH_DCDC_PARAMETERS3_mem_dcdc_flash_vtrim_lowv_S|macro|HIB1P2_FLASH_DCDC_PARAMETERS3_mem_dcdc_flash_vtrim_lowv_S
DECL|HIB1P2_FLASH_DCDC_PARAMETERS4_mem_dcdc_flash_tmux_ctrl_lowv_M|macro|HIB1P2_FLASH_DCDC_PARAMETERS4_mem_dcdc_flash_tmux_ctrl_lowv_M
DECL|HIB1P2_FLASH_DCDC_PARAMETERS4_mem_dcdc_flash_tmux_ctrl_lowv_S|macro|HIB1P2_FLASH_DCDC_PARAMETERS4_mem_dcdc_flash_tmux_ctrl_lowv_S
DECL|HIB1P2_FLASH_DCDC_PARAMETERS5_mem_dcdc_flash_spare_lowv_M|macro|HIB1P2_FLASH_DCDC_PARAMETERS5_mem_dcdc_flash_spare_lowv_M
DECL|HIB1P2_FLASH_DCDC_PARAMETERS5_mem_dcdc_flash_spare_lowv_S|macro|HIB1P2_FLASH_DCDC_PARAMETERS5_mem_dcdc_flash_spare_lowv_S
DECL|HIB1P2_FLASH_DCDC_PARAMETERS6_NA20_M|macro|HIB1P2_FLASH_DCDC_PARAMETERS6_NA20_M
DECL|HIB1P2_FLASH_DCDC_PARAMETERS6_NA20_S|macro|HIB1P2_FLASH_DCDC_PARAMETERS6_NA20_S
DECL|HIB1P2_FLASH_DCDC_PARAMETERS6_dcdc_flash_ov_prot_out_lowv|macro|HIB1P2_FLASH_DCDC_PARAMETERS6_dcdc_flash_ov_prot_out_lowv
DECL|HIB1P2_FLASH_DCDC_PARAMETERS6_dcdc_flash_uv_prot_out_lowv|macro|HIB1P2_FLASH_DCDC_PARAMETERS6_dcdc_flash_uv_prot_out_lowv
DECL|HIB1P2_FLASH_DCDC_PARAMETERS8_NA24_M|macro|HIB1P2_FLASH_DCDC_PARAMETERS8_NA24_M
DECL|HIB1P2_FLASH_DCDC_PARAMETERS8_NA24_S|macro|HIB1P2_FLASH_DCDC_PARAMETERS8_NA24_S
DECL|HIB1P2_FLASH_DCDC_PARAMETERS8_mem_en_flash_sup_comp_lowv|macro|HIB1P2_FLASH_DCDC_PARAMETERS8_mem_en_flash_sup_comp_lowv
DECL|HIB1P2_FLASH_DCDC_PARAMETERS8_mem_flash_high_sup_trim_lowv_M|macro|HIB1P2_FLASH_DCDC_PARAMETERS8_mem_flash_high_sup_trim_lowv_M
DECL|HIB1P2_FLASH_DCDC_PARAMETERS8_mem_flash_high_sup_trim_lowv_S|macro|HIB1P2_FLASH_DCDC_PARAMETERS8_mem_flash_high_sup_trim_lowv_S
DECL|HIB1P2_FLASH_DCDC_PARAMETERS8_mem_flash_low_sup_trim_lowv_M|macro|HIB1P2_FLASH_DCDC_PARAMETERS8_mem_flash_low_sup_trim_lowv_M
DECL|HIB1P2_FLASH_DCDC_PARAMETERS8_mem_flash_low_sup_trim_lowv_S|macro|HIB1P2_FLASH_DCDC_PARAMETERS8_mem_flash_low_sup_trim_lowv_S
DECL|HIB1P2_FLASH_DCDC_PARAMETERS_OVERRIDE_mem_dcdc_flash_en_lowv_override_ctrl|macro|HIB1P2_FLASH_DCDC_PARAMETERS_OVERRIDE_mem_dcdc_flash_en_lowv_override_ctrl
DECL|HIB1P2_FLASH_DCDC_PARAMETERS_OVERRIDE_mem_dcdc_flash_ilim_trim_lowv_override_ctrl|macro|HIB1P2_FLASH_DCDC_PARAMETERS_OVERRIDE_mem_dcdc_flash_ilim_trim_lowv_override_ctrl
DECL|HIB1P2_FLASH_DCDC_PARAMETERS_OVERRIDE_reserved_M|macro|HIB1P2_FLASH_DCDC_PARAMETERS_OVERRIDE_reserved_M
DECL|HIB1P2_FLASH_DCDC_PARAMETERS_OVERRIDE_reserved_S|macro|HIB1P2_FLASH_DCDC_PARAMETERS_OVERRIDE_reserved_S
DECL|HIB1P2_HIB1P2_BGAP_TRIM_OVERRIDES_mem_bgap_mag_trim_override_M|macro|HIB1P2_HIB1P2_BGAP_TRIM_OVERRIDES_mem_bgap_mag_trim_override_M
DECL|HIB1P2_HIB1P2_BGAP_TRIM_OVERRIDES_mem_bgap_mag_trim_override_S|macro|HIB1P2_HIB1P2_BGAP_TRIM_OVERRIDES_mem_bgap_mag_trim_override_S
DECL|HIB1P2_HIB1P2_BGAP_TRIM_OVERRIDES_mem_bgap_mag_trim_override_ctrl|macro|HIB1P2_HIB1P2_BGAP_TRIM_OVERRIDES_mem_bgap_mag_trim_override_ctrl
DECL|HIB1P2_HIB1P2_BGAP_TRIM_OVERRIDES_mem_bgap_rtrim_override_M|macro|HIB1P2_HIB1P2_BGAP_TRIM_OVERRIDES_mem_bgap_rtrim_override_M
DECL|HIB1P2_HIB1P2_BGAP_TRIM_OVERRIDES_mem_bgap_rtrim_override_S|macro|HIB1P2_HIB1P2_BGAP_TRIM_OVERRIDES_mem_bgap_rtrim_override_S
DECL|HIB1P2_HIB1P2_BGAP_TRIM_OVERRIDES_mem_bgap_rtrim_override_ctrl|macro|HIB1P2_HIB1P2_BGAP_TRIM_OVERRIDES_mem_bgap_rtrim_override_ctrl
DECL|HIB1P2_HIB1P2_BGAP_TRIM_OVERRIDES_mem_bgap_temp_trim_override_M|macro|HIB1P2_HIB1P2_BGAP_TRIM_OVERRIDES_mem_bgap_temp_trim_override_M
DECL|HIB1P2_HIB1P2_BGAP_TRIM_OVERRIDES_mem_bgap_temp_trim_override_S|macro|HIB1P2_HIB1P2_BGAP_TRIM_OVERRIDES_mem_bgap_temp_trim_override_S
DECL|HIB1P2_HIB1P2_BGAP_TRIM_OVERRIDES_mem_bgap_temp_trim_override_ctrl|macro|HIB1P2_HIB1P2_BGAP_TRIM_OVERRIDES_mem_bgap_temp_trim_override_ctrl
DECL|HIB1P2_HIB1P2_BGAP_TRIM_OVERRIDES_reserved_M|macro|HIB1P2_HIB1P2_BGAP_TRIM_OVERRIDES_reserved_M
DECL|HIB1P2_HIB1P2_BGAP_TRIM_OVERRIDES_reserved_S|macro|HIB1P2_HIB1P2_BGAP_TRIM_OVERRIDES_reserved_S
DECL|HIB1P2_HIB1P2_EFUSE_READ_REG0_FUSEFARM_ROW_12_M|macro|HIB1P2_HIB1P2_EFUSE_READ_REG0_FUSEFARM_ROW_12_M
DECL|HIB1P2_HIB1P2_EFUSE_READ_REG0_FUSEFARM_ROW_12_S|macro|HIB1P2_HIB1P2_EFUSE_READ_REG0_FUSEFARM_ROW_12_S
DECL|HIB1P2_HIB1P2_EFUSE_READ_REG1_FUSEFARM_ROW_13_M|macro|HIB1P2_HIB1P2_EFUSE_READ_REG1_FUSEFARM_ROW_13_M
DECL|HIB1P2_HIB1P2_EFUSE_READ_REG1_FUSEFARM_ROW_13_S|macro|HIB1P2_HIB1P2_EFUSE_READ_REG1_FUSEFARM_ROW_13_S
DECL|HIB1P2_HIB1P2_POR_TEST_CTRL_mem_prcm_por_test_ctrl_M|macro|HIB1P2_HIB1P2_POR_TEST_CTRL_mem_prcm_por_test_ctrl_M
DECL|HIB1P2_HIB1P2_POR_TEST_CTRL_mem_prcm_por_test_ctrl_S|macro|HIB1P2_HIB1P2_POR_TEST_CTRL_mem_prcm_por_test_ctrl_S
DECL|HIB1P2_HIB1P2_POR_TEST_CTRL_reserved_M|macro|HIB1P2_HIB1P2_POR_TEST_CTRL_reserved_M
DECL|HIB1P2_HIB1P2_POR_TEST_CTRL_reserved_S|macro|HIB1P2_HIB1P2_POR_TEST_CTRL_reserved_S
DECL|HIB1P2_HIB_RTC_TIMER_LSW_1P2_hib_rtc_timer_lsw_M|macro|HIB1P2_HIB_RTC_TIMER_LSW_1P2_hib_rtc_timer_lsw_M
DECL|HIB1P2_HIB_RTC_TIMER_LSW_1P2_hib_rtc_timer_lsw_S|macro|HIB1P2_HIB_RTC_TIMER_LSW_1P2_hib_rtc_timer_lsw_S
DECL|HIB1P2_HIB_RTC_TIMER_MSW_1P2_hib_rtc_timer_msw_M|macro|HIB1P2_HIB_RTC_TIMER_MSW_1P2_hib_rtc_timer_msw_M
DECL|HIB1P2_HIB_RTC_TIMER_MSW_1P2_hib_rtc_timer_msw_S|macro|HIB1P2_HIB_RTC_TIMER_MSW_1P2_hib_rtc_timer_msw_S
DECL|HIB1P2_HIB_TIMER_RTC_GTS_TIMESTAMP_LSW_rtc_gts_timestamp_lsw_M|macro|HIB1P2_HIB_TIMER_RTC_GTS_TIMESTAMP_LSW_rtc_gts_timestamp_lsw_M
DECL|HIB1P2_HIB_TIMER_RTC_GTS_TIMESTAMP_LSW_rtc_gts_timestamp_lsw_S|macro|HIB1P2_HIB_TIMER_RTC_GTS_TIMESTAMP_LSW_rtc_gts_timestamp_lsw_S
DECL|HIB1P2_HIB_TIMER_RTC_GTS_TIMESTAMP_MSW_reserved_M|macro|HIB1P2_HIB_TIMER_RTC_GTS_TIMESTAMP_MSW_reserved_M
DECL|HIB1P2_HIB_TIMER_RTC_GTS_TIMESTAMP_MSW_reserved_S|macro|HIB1P2_HIB_TIMER_RTC_GTS_TIMESTAMP_MSW_reserved_S
DECL|HIB1P2_HIB_TIMER_RTC_GTS_TIMESTAMP_MSW_rtc_gts_timestamp_msw_M|macro|HIB1P2_HIB_TIMER_RTC_GTS_TIMESTAMP_MSW_rtc_gts_timestamp_msw_M
DECL|HIB1P2_HIB_TIMER_RTC_GTS_TIMESTAMP_MSW_rtc_gts_timestamp_msw_S|macro|HIB1P2_HIB_TIMER_RTC_GTS_TIMESTAMP_MSW_rtc_gts_timestamp_msw_S
DECL|HIB1P2_HIB_TIMER_RTC_WUP_TIMESTAMP_LSW_rtc_wup_timestamp_lsw_M|macro|HIB1P2_HIB_TIMER_RTC_WUP_TIMESTAMP_LSW_rtc_wup_timestamp_lsw_M
DECL|HIB1P2_HIB_TIMER_RTC_WUP_TIMESTAMP_LSW_rtc_wup_timestamp_lsw_S|macro|HIB1P2_HIB_TIMER_RTC_WUP_TIMESTAMP_LSW_rtc_wup_timestamp_lsw_S
DECL|HIB1P2_HIB_TIMER_RTC_WUP_TIMESTAMP_MSW_reserved_M|macro|HIB1P2_HIB_TIMER_RTC_WUP_TIMESTAMP_MSW_reserved_M
DECL|HIB1P2_HIB_TIMER_RTC_WUP_TIMESTAMP_MSW_reserved_S|macro|HIB1P2_HIB_TIMER_RTC_WUP_TIMESTAMP_MSW_reserved_S
DECL|HIB1P2_HIB_TIMER_RTC_WUP_TIMESTAMP_MSW_rtc_wup_timestamp_msw_M|macro|HIB1P2_HIB_TIMER_RTC_WUP_TIMESTAMP_MSW_rtc_wup_timestamp_msw_M
DECL|HIB1P2_HIB_TIMER_RTC_WUP_TIMESTAMP_MSW_rtc_wup_timestamp_msw_S|macro|HIB1P2_HIB_TIMER_RTC_WUP_TIMESTAMP_MSW_rtc_wup_timestamp_msw_S
DECL|HIB1P2_HIB_TIMER_SYNC_CALIB_CFG0_NU1_M|macro|HIB1P2_HIB_TIMER_SYNC_CALIB_CFG0_NU1_M
DECL|HIB1P2_HIB_TIMER_SYNC_CALIB_CFG0_NU1_S|macro|HIB1P2_HIB_TIMER_SYNC_CALIB_CFG0_NU1_S
DECL|HIB1P2_HIB_TIMER_SYNC_CALIB_CFG0_mem_cfg_calib_start|macro|HIB1P2_HIB_TIMER_SYNC_CALIB_CFG0_mem_cfg_calib_start
DECL|HIB1P2_HIB_TIMER_SYNC_CALIB_CFG0_mem_cfg_calib_time_M|macro|HIB1P2_HIB_TIMER_SYNC_CALIB_CFG0_mem_cfg_calib_time_M
DECL|HIB1P2_HIB_TIMER_SYNC_CALIB_CFG0_mem_cfg_calib_time_S|macro|HIB1P2_HIB_TIMER_SYNC_CALIB_CFG0_mem_cfg_calib_time_S
DECL|HIB1P2_HIB_TIMER_SYNC_CALIB_CFG0_reserved_M|macro|HIB1P2_HIB_TIMER_SYNC_CALIB_CFG0_reserved_M
DECL|HIB1P2_HIB_TIMER_SYNC_CALIB_CFG0_reserved_S|macro|HIB1P2_HIB_TIMER_SYNC_CALIB_CFG0_reserved_S
DECL|HIB1P2_HIB_TIMER_SYNC_CALIB_CFG1_fast_calib_count_M|macro|HIB1P2_HIB_TIMER_SYNC_CALIB_CFG1_fast_calib_count_M
DECL|HIB1P2_HIB_TIMER_SYNC_CALIB_CFG1_fast_calib_count_S|macro|HIB1P2_HIB_TIMER_SYNC_CALIB_CFG1_fast_calib_count_S
DECL|HIB1P2_HIB_TIMER_SYNC_CALIB_CFG1_reserved_M|macro|HIB1P2_HIB_TIMER_SYNC_CALIB_CFG1_reserved_M
DECL|HIB1P2_HIB_TIMER_SYNC_CALIB_CFG1_reserved_S|macro|HIB1P2_HIB_TIMER_SYNC_CALIB_CFG1_reserved_S
DECL|HIB1P2_HIB_TIMER_SYNC_CFG2_NU1_M|macro|HIB1P2_HIB_TIMER_SYNC_CFG2_NU1_M
DECL|HIB1P2_HIB_TIMER_SYNC_CFG2_NU1_S|macro|HIB1P2_HIB_TIMER_SYNC_CFG2_NU1_S
DECL|HIB1P2_HIB_TIMER_SYNC_CFG2_mem_cfg_hib_unload|macro|HIB1P2_HIB_TIMER_SYNC_CFG2_mem_cfg_hib_unload
DECL|HIB1P2_HIB_TIMER_SYNC_CFG2_mem_cfg_tsf_adj|macro|HIB1P2_HIB_TIMER_SYNC_CFG2_mem_cfg_tsf_adj
DECL|HIB1P2_HIB_TIMER_SYNC_CFG2_mem_cfg_update_tsf|macro|HIB1P2_HIB_TIMER_SYNC_CFG2_mem_cfg_update_tsf
DECL|HIB1P2_HIB_TIMER_SYNC_CFG2_reserved_M|macro|HIB1P2_HIB_TIMER_SYNC_CFG2_reserved_M
DECL|HIB1P2_HIB_TIMER_SYNC_CFG2_reserved_S|macro|HIB1P2_HIB_TIMER_SYNC_CFG2_reserved_S
DECL|HIB1P2_HIB_TIMER_SYNC_TSF_ADJ_VAL_mem_tsf_adj_val_M|macro|HIB1P2_HIB_TIMER_SYNC_TSF_ADJ_VAL_mem_tsf_adj_val_M
DECL|HIB1P2_HIB_TIMER_SYNC_TSF_ADJ_VAL_mem_tsf_adj_val_S|macro|HIB1P2_HIB_TIMER_SYNC_TSF_ADJ_VAL_mem_tsf_adj_val_S
DECL|HIB1P2_HIB_TIMER_SYNC_TSF_CURR_VAL_LSW_tsf_curr_val_lsw_M|macro|HIB1P2_HIB_TIMER_SYNC_TSF_CURR_VAL_LSW_tsf_curr_val_lsw_M
DECL|HIB1P2_HIB_TIMER_SYNC_TSF_CURR_VAL_LSW_tsf_curr_val_lsw_S|macro|HIB1P2_HIB_TIMER_SYNC_TSF_CURR_VAL_LSW_tsf_curr_val_lsw_S
DECL|HIB1P2_HIB_TIMER_SYNC_TSF_CURR_VAL_MSW_tsf_curr_val_msw_M|macro|HIB1P2_HIB_TIMER_SYNC_TSF_CURR_VAL_MSW_tsf_curr_val_msw_M
DECL|HIB1P2_HIB_TIMER_SYNC_TSF_CURR_VAL_MSW_tsf_curr_val_msw_S|macro|HIB1P2_HIB_TIMER_SYNC_TSF_CURR_VAL_MSW_tsf_curr_val_msw_S
DECL|HIB1P2_HIB_TIMER_SYNC_WAKE_OFFSET_ERR_reserved_M|macro|HIB1P2_HIB_TIMER_SYNC_WAKE_OFFSET_ERR_reserved_M
DECL|HIB1P2_HIB_TIMER_SYNC_WAKE_OFFSET_ERR_reserved_S|macro|HIB1P2_HIB_TIMER_SYNC_WAKE_OFFSET_ERR_reserved_S
DECL|HIB1P2_HIB_TIMER_SYNC_WAKE_OFFSET_ERR_wup_offset_error_M|macro|HIB1P2_HIB_TIMER_SYNC_WAKE_OFFSET_ERR_wup_offset_error_M
DECL|HIB1P2_HIB_TIMER_SYNC_WAKE_OFFSET_ERR_wup_offset_error_S|macro|HIB1P2_HIB_TIMER_SYNC_WAKE_OFFSET_ERR_wup_offset_error_S
DECL|HIB1P2_MEM_ANA_DCDC_CLK_CONFIG_MEM_ANA_DCDC_CLK_ENABLE|macro|HIB1P2_MEM_ANA_DCDC_CLK_CONFIG_MEM_ANA_DCDC_CLK_ENABLE
DECL|HIB1P2_MEM_ANA_DCDC_CLK_CONFIG_MEM_ANA_DCDC_CLK_PLLGEN_OFF_TIME_M|macro|HIB1P2_MEM_ANA_DCDC_CLK_CONFIG_MEM_ANA_DCDC_CLK_PLLGEN_OFF_TIME_M
DECL|HIB1P2_MEM_ANA_DCDC_CLK_CONFIG_MEM_ANA_DCDC_CLK_PLLGEN_OFF_TIME_S|macro|HIB1P2_MEM_ANA_DCDC_CLK_CONFIG_MEM_ANA_DCDC_CLK_PLLGEN_OFF_TIME_S
DECL|HIB1P2_MEM_ANA_DCDC_CLK_CONFIG_MEM_ANA_DCDC_CLK_PLLGEN_ON_TIME_M|macro|HIB1P2_MEM_ANA_DCDC_CLK_CONFIG_MEM_ANA_DCDC_CLK_PLLGEN_ON_TIME_M
DECL|HIB1P2_MEM_ANA_DCDC_CLK_CONFIG_MEM_ANA_DCDC_CLK_PLLGEN_ON_TIME_S|macro|HIB1P2_MEM_ANA_DCDC_CLK_CONFIG_MEM_ANA_DCDC_CLK_PLLGEN_ON_TIME_S
DECL|HIB1P2_MEM_BGAP_DUTY_CYCLING_ENABLE_OVERRIDE_MEM_BGAP_DUTY_CYCLING_OVERRIDE_CTRL|macro|HIB1P2_MEM_BGAP_DUTY_CYCLING_ENABLE_OVERRIDE_MEM_BGAP_DUTY_CYCLING_OVERRIDE_CTRL
DECL|HIB1P2_MEM_BGAP_DUTY_CYCLING_ENABLE_OVERRIDE_MEM_BGAP_DUTY_CYCLING_OVERRIDE|macro|HIB1P2_MEM_BGAP_DUTY_CYCLING_ENABLE_OVERRIDE_MEM_BGAP_DUTY_CYCLING_OVERRIDE
DECL|HIB1P2_MEM_CM_TEST_MODE_mem_cm_test_mode|macro|HIB1P2_MEM_CM_TEST_MODE_mem_cm_test_mode
DECL|HIB1P2_MEM_DIG_DCDC_CLK_CONFIG_MEM_DIG_DCDC_CLK_ENABLE|macro|HIB1P2_MEM_DIG_DCDC_CLK_CONFIG_MEM_DIG_DCDC_CLK_ENABLE
DECL|HIB1P2_MEM_DIG_DCDC_CLK_CONFIG_MEM_DIG_DCDC_CLK_PLLGEN_OFF_TIME_M|macro|HIB1P2_MEM_DIG_DCDC_CLK_CONFIG_MEM_DIG_DCDC_CLK_PLLGEN_OFF_TIME_M
DECL|HIB1P2_MEM_DIG_DCDC_CLK_CONFIG_MEM_DIG_DCDC_CLK_PLLGEN_OFF_TIME_S|macro|HIB1P2_MEM_DIG_DCDC_CLK_CONFIG_MEM_DIG_DCDC_CLK_PLLGEN_OFF_TIME_S
DECL|HIB1P2_MEM_DIG_DCDC_CLK_CONFIG_MEM_DIG_DCDC_CLK_PLLGEN_ON_TIME_M|macro|HIB1P2_MEM_DIG_DCDC_CLK_CONFIG_MEM_DIG_DCDC_CLK_PLLGEN_ON_TIME_M
DECL|HIB1P2_MEM_DIG_DCDC_CLK_CONFIG_MEM_DIG_DCDC_CLK_PLLGEN_ON_TIME_S|macro|HIB1P2_MEM_DIG_DCDC_CLK_CONFIG_MEM_DIG_DCDC_CLK_PLLGEN_ON_TIME_S
DECL|HIB1P2_MEM_FLASH_DCDC_CLK_CONFIG_MEM_FLASH_DCDC_CLK_ENABLE|macro|HIB1P2_MEM_FLASH_DCDC_CLK_CONFIG_MEM_FLASH_DCDC_CLK_ENABLE
DECL|HIB1P2_MEM_FLASH_DCDC_CLK_CONFIG_MEM_FLASH_DCDC_CLK_PLLGEN_OFF_TIME_M|macro|HIB1P2_MEM_FLASH_DCDC_CLK_CONFIG_MEM_FLASH_DCDC_CLK_PLLGEN_OFF_TIME_M
DECL|HIB1P2_MEM_FLASH_DCDC_CLK_CONFIG_MEM_FLASH_DCDC_CLK_PLLGEN_OFF_TIME_S|macro|HIB1P2_MEM_FLASH_DCDC_CLK_CONFIG_MEM_FLASH_DCDC_CLK_PLLGEN_OFF_TIME_S
DECL|HIB1P2_MEM_FLASH_DCDC_CLK_CONFIG_MEM_FLASH_DCDC_CLK_PLLGEN_ON_TIME_M|macro|HIB1P2_MEM_FLASH_DCDC_CLK_CONFIG_MEM_FLASH_DCDC_CLK_PLLGEN_ON_TIME_M
DECL|HIB1P2_MEM_FLASH_DCDC_CLK_CONFIG_MEM_FLASH_DCDC_CLK_PLLGEN_ON_TIME_S|macro|HIB1P2_MEM_FLASH_DCDC_CLK_CONFIG_MEM_FLASH_DCDC_CLK_PLLGEN_ON_TIME_S
DECL|HIB1P2_MEM_HIB_FSM_DEBUG_ANA_DCDC_PS_M|macro|HIB1P2_MEM_HIB_FSM_DEBUG_ANA_DCDC_PS_M
DECL|HIB1P2_MEM_HIB_FSM_DEBUG_ANA_DCDC_PS_S|macro|HIB1P2_MEM_HIB_FSM_DEBUG_ANA_DCDC_PS_S
DECL|HIB1P2_MEM_HIB_FSM_DEBUG_DIG_DCDC_PS_M|macro|HIB1P2_MEM_HIB_FSM_DEBUG_DIG_DCDC_PS_M
DECL|HIB1P2_MEM_HIB_FSM_DEBUG_DIG_DCDC_PS_S|macro|HIB1P2_MEM_HIB_FSM_DEBUG_DIG_DCDC_PS_S
DECL|HIB1P2_MEM_HIB_FSM_DEBUG_SRAM_PS_M|macro|HIB1P2_MEM_HIB_FSM_DEBUG_SRAM_PS_M
DECL|HIB1P2_MEM_HIB_FSM_DEBUG_SRAM_PS_S|macro|HIB1P2_MEM_HIB_FSM_DEBUG_SRAM_PS_S
DECL|HIB1P2_MEM_PA_DCDC_CLK_CONFIG_MEM_PA_DCDC_CLK_ENABLE|macro|HIB1P2_MEM_PA_DCDC_CLK_CONFIG_MEM_PA_DCDC_CLK_ENABLE
DECL|HIB1P2_MEM_PA_DCDC_CLK_CONFIG_MEM_PA_DCDC_CLK_PLLGEN_OFF_TIME_M|macro|HIB1P2_MEM_PA_DCDC_CLK_CONFIG_MEM_PA_DCDC_CLK_PLLGEN_OFF_TIME_M
DECL|HIB1P2_MEM_PA_DCDC_CLK_CONFIG_MEM_PA_DCDC_CLK_PLLGEN_OFF_TIME_S|macro|HIB1P2_MEM_PA_DCDC_CLK_CONFIG_MEM_PA_DCDC_CLK_PLLGEN_OFF_TIME_S
DECL|HIB1P2_MEM_PA_DCDC_CLK_CONFIG_MEM_PA_DCDC_CLK_PLLGEN_ON_TIME_M|macro|HIB1P2_MEM_PA_DCDC_CLK_CONFIG_MEM_PA_DCDC_CLK_PLLGEN_ON_TIME_M
DECL|HIB1P2_MEM_PA_DCDC_CLK_CONFIG_MEM_PA_DCDC_CLK_PLLGEN_ON_TIME_S|macro|HIB1P2_MEM_PA_DCDC_CLK_CONFIG_MEM_PA_DCDC_CLK_PLLGEN_ON_TIME_S
DECL|HIB1P2_MEM_PA_DCDC_OV_UV_STATUS_dcdc_pa_ov_prot_out_lowv|macro|HIB1P2_MEM_PA_DCDC_OV_UV_STATUS_dcdc_pa_ov_prot_out_lowv
DECL|HIB1P2_MEM_SLDO_VNWA_OVERRIDE_MEM_SLDO_EN_TOP_VNWA_OVERRIDE_CTRL|macro|HIB1P2_MEM_SLDO_VNWA_OVERRIDE_MEM_SLDO_EN_TOP_VNWA_OVERRIDE_CTRL
DECL|HIB1P2_MEM_SLDO_VNWA_OVERRIDE_MEM_SLDO_EN_TOP_VNWA_OVERRIDE|macro|HIB1P2_MEM_SLDO_VNWA_OVERRIDE_MEM_SLDO_EN_TOP_VNWA_OVERRIDE
DECL|HIB1P2_MEM_SLDO_VNWA_SW_CTRL_MEM_SLDO_VNWA_SW_CTRL_M|macro|HIB1P2_MEM_SLDO_VNWA_SW_CTRL_MEM_SLDO_VNWA_SW_CTRL_M
DECL|HIB1P2_MEM_SLDO_VNWA_SW_CTRL_MEM_SLDO_VNWA_SW_CTRL_S|macro|HIB1P2_MEM_SLDO_VNWA_SW_CTRL_MEM_SLDO_VNWA_SW_CTRL_S
DECL|HIB1P2_MEM_SLDO_WEAK_PROCESS_MEM_SLDO_WEAK_PROCESS|macro|HIB1P2_MEM_SLDO_WEAK_PROCESS_MEM_SLDO_WEAK_PROCESS
DECL|HIB1P2_O_ANA_DCDC_FSM_PARAMETERS|macro|HIB1P2_O_ANA_DCDC_FSM_PARAMETERS
DECL|HIB1P2_O_ANA_DCDC_PARAMETERS0|macro|HIB1P2_O_ANA_DCDC_PARAMETERS0
DECL|HIB1P2_O_ANA_DCDC_PARAMETERS16|macro|HIB1P2_O_ANA_DCDC_PARAMETERS16
DECL|HIB1P2_O_ANA_DCDC_PARAMETERS17|macro|HIB1P2_O_ANA_DCDC_PARAMETERS17
DECL|HIB1P2_O_ANA_DCDC_PARAMETERS18|macro|HIB1P2_O_ANA_DCDC_PARAMETERS18
DECL|HIB1P2_O_ANA_DCDC_PARAMETERS19|macro|HIB1P2_O_ANA_DCDC_PARAMETERS19
DECL|HIB1P2_O_ANA_DCDC_PARAMETERS1|macro|HIB1P2_O_ANA_DCDC_PARAMETERS1
DECL|HIB1P2_O_ANA_DCDC_PARAMETERS_OVERRIDE|macro|HIB1P2_O_ANA_DCDC_PARAMETERS_OVERRIDE
DECL|HIB1P2_O_BGAP_DUTY_CYCLING_EXIT_CFG|macro|HIB1P2_O_BGAP_DUTY_CYCLING_EXIT_CFG
DECL|HIB1P2_O_CM_OSC_16M_CONFIG|macro|HIB1P2_O_CM_OSC_16M_CONFIG
DECL|HIB1P2_O_CM_SPARE|macro|HIB1P2_O_CM_SPARE
DECL|HIB1P2_O_DIG_DCDC_FSM_PARAMETERS|macro|HIB1P2_O_DIG_DCDC_FSM_PARAMETERS
DECL|HIB1P2_O_DIG_DCDC_PARAMETERS0|macro|HIB1P2_O_DIG_DCDC_PARAMETERS0
DECL|HIB1P2_O_DIG_DCDC_PARAMETERS1|macro|HIB1P2_O_DIG_DCDC_PARAMETERS1
DECL|HIB1P2_O_DIG_DCDC_PARAMETERS2|macro|HIB1P2_O_DIG_DCDC_PARAMETERS2
DECL|HIB1P2_O_DIG_DCDC_PARAMETERS3|macro|HIB1P2_O_DIG_DCDC_PARAMETERS3
DECL|HIB1P2_O_DIG_DCDC_PARAMETERS4|macro|HIB1P2_O_DIG_DCDC_PARAMETERS4
DECL|HIB1P2_O_DIG_DCDC_PARAMETERS5|macro|HIB1P2_O_DIG_DCDC_PARAMETERS5
DECL|HIB1P2_O_DIG_DCDC_PARAMETERS6|macro|HIB1P2_O_DIG_DCDC_PARAMETERS6
DECL|HIB1P2_O_DIG_DCDC_VTRIM_CFG|macro|HIB1P2_O_DIG_DCDC_VTRIM_CFG
DECL|HIB1P2_O_FLASH_DCDC_PARAMETERS0|macro|HIB1P2_O_FLASH_DCDC_PARAMETERS0
DECL|HIB1P2_O_FLASH_DCDC_PARAMETERS1|macro|HIB1P2_O_FLASH_DCDC_PARAMETERS1
DECL|HIB1P2_O_FLASH_DCDC_PARAMETERS2|macro|HIB1P2_O_FLASH_DCDC_PARAMETERS2
DECL|HIB1P2_O_FLASH_DCDC_PARAMETERS3|macro|HIB1P2_O_FLASH_DCDC_PARAMETERS3
DECL|HIB1P2_O_FLASH_DCDC_PARAMETERS4|macro|HIB1P2_O_FLASH_DCDC_PARAMETERS4
DECL|HIB1P2_O_FLASH_DCDC_PARAMETERS5|macro|HIB1P2_O_FLASH_DCDC_PARAMETERS5
DECL|HIB1P2_O_FLASH_DCDC_PARAMETERS6|macro|HIB1P2_O_FLASH_DCDC_PARAMETERS6
DECL|HIB1P2_O_FLASH_DCDC_PARAMETERS8|macro|HIB1P2_O_FLASH_DCDC_PARAMETERS8
DECL|HIB1P2_O_FLASH_DCDC_PARAMETERS_OVERRIDE|macro|HIB1P2_O_FLASH_DCDC_PARAMETERS_OVERRIDE
DECL|HIB1P2_O_HIB1P2_BGAP_TRIM_OVERRIDES|macro|HIB1P2_O_HIB1P2_BGAP_TRIM_OVERRIDES
DECL|HIB1P2_O_HIB1P2_EFUSE_READ_REG0|macro|HIB1P2_O_HIB1P2_EFUSE_READ_REG0
DECL|HIB1P2_O_HIB1P2_EFUSE_READ_REG1|macro|HIB1P2_O_HIB1P2_EFUSE_READ_REG1
DECL|HIB1P2_O_HIB1P2_POR_TEST_CTRL|macro|HIB1P2_O_HIB1P2_POR_TEST_CTRL
DECL|HIB1P2_O_HIB_RTC_TIMER_LSW_1P2|macro|HIB1P2_O_HIB_RTC_TIMER_LSW_1P2
DECL|HIB1P2_O_HIB_RTC_TIMER_MSW_1P2|macro|HIB1P2_O_HIB_RTC_TIMER_MSW_1P2
DECL|HIB1P2_O_HIB_TIMER_RTC_GTS_TIMESTAMP_LSW|macro|HIB1P2_O_HIB_TIMER_RTC_GTS_TIMESTAMP_LSW
DECL|HIB1P2_O_HIB_TIMER_RTC_GTS_TIMESTAMP_MSW|macro|HIB1P2_O_HIB_TIMER_RTC_GTS_TIMESTAMP_MSW
DECL|HIB1P2_O_HIB_TIMER_RTC_WUP_TIMESTAMP_LSW|macro|HIB1P2_O_HIB_TIMER_RTC_WUP_TIMESTAMP_LSW
DECL|HIB1P2_O_HIB_TIMER_RTC_WUP_TIMESTAMP_MSW|macro|HIB1P2_O_HIB_TIMER_RTC_WUP_TIMESTAMP_MSW
DECL|HIB1P2_O_HIB_TIMER_SYNC_CALIB_CFG0|macro|HIB1P2_O_HIB_TIMER_SYNC_CALIB_CFG0
DECL|HIB1P2_O_HIB_TIMER_SYNC_CALIB_CFG1|macro|HIB1P2_O_HIB_TIMER_SYNC_CALIB_CFG1
DECL|HIB1P2_O_HIB_TIMER_SYNC_CFG2|macro|HIB1P2_O_HIB_TIMER_SYNC_CFG2
DECL|HIB1P2_O_HIB_TIMER_SYNC_TSF_ADJ_VAL|macro|HIB1P2_O_HIB_TIMER_SYNC_TSF_ADJ_VAL
DECL|HIB1P2_O_HIB_TIMER_SYNC_TSF_CURR_VAL_LSW|macro|HIB1P2_O_HIB_TIMER_SYNC_TSF_CURR_VAL_LSW
DECL|HIB1P2_O_HIB_TIMER_SYNC_TSF_CURR_VAL_MSW|macro|HIB1P2_O_HIB_TIMER_SYNC_TSF_CURR_VAL_MSW
DECL|HIB1P2_O_HIB_TIMER_SYNC_WAKE_OFFSET_ERR|macro|HIB1P2_O_HIB_TIMER_SYNC_WAKE_OFFSET_ERR
DECL|HIB1P2_O_MEM_ANA_DCDC_CLK_CONFIG|macro|HIB1P2_O_MEM_ANA_DCDC_CLK_CONFIG
DECL|HIB1P2_O_MEM_BGAP_DUTY_CYCLING_ENABLE_OVERRIDE|macro|HIB1P2_O_MEM_BGAP_DUTY_CYCLING_ENABLE_OVERRIDE
DECL|HIB1P2_O_MEM_CM_TEST_MODE|macro|HIB1P2_O_MEM_CM_TEST_MODE
DECL|HIB1P2_O_MEM_DIG_DCDC_CLK_CONFIG|macro|HIB1P2_O_MEM_DIG_DCDC_CLK_CONFIG
DECL|HIB1P2_O_MEM_FLASH_DCDC_CLK_CONFIG|macro|HIB1P2_O_MEM_FLASH_DCDC_CLK_CONFIG
DECL|HIB1P2_O_MEM_HIB_FSM_DEBUG|macro|HIB1P2_O_MEM_HIB_FSM_DEBUG
DECL|HIB1P2_O_MEM_PA_DCDC_CLK_CONFIG|macro|HIB1P2_O_MEM_PA_DCDC_CLK_CONFIG
DECL|HIB1P2_O_MEM_PA_DCDC_OV_UV_STATUS|macro|HIB1P2_O_MEM_PA_DCDC_OV_UV_STATUS
DECL|HIB1P2_O_MEM_SLDO_VNWA_OVERRIDE|macro|HIB1P2_O_MEM_SLDO_VNWA_OVERRIDE
DECL|HIB1P2_O_MEM_SLDO_VNWA_SW_CTRL|macro|HIB1P2_O_MEM_SLDO_VNWA_SW_CTRL
DECL|HIB1P2_O_MEM_SLDO_WEAK_PROCESS|macro|HIB1P2_O_MEM_SLDO_WEAK_PROCESS
DECL|HIB1P2_O_PMBIST_PARAMETERS0|macro|HIB1P2_O_PMBIST_PARAMETERS0
DECL|HIB1P2_O_PMBIST_PARAMETERS1|macro|HIB1P2_O_PMBIST_PARAMETERS1
DECL|HIB1P2_O_PMBIST_PARAMETERS2|macro|HIB1P2_O_PMBIST_PARAMETERS2
DECL|HIB1P2_O_PMBIST_PARAMETERS3|macro|HIB1P2_O_PMBIST_PARAMETERS3
DECL|HIB1P2_O_PORPOL_SPARE|macro|HIB1P2_O_PORPOL_SPARE
DECL|HIB1P2_O_SOP_SENSE_VALUE|macro|HIB1P2_O_SOP_SENSE_VALUE
DECL|HIB1P2_O_SRAM_SKA_LDO_FSM_PARAMETERS|macro|HIB1P2_O_SRAM_SKA_LDO_FSM_PARAMETERS
DECL|HIB1P2_O_SRAM_SKA_LDO_PARAMETERS0|macro|HIB1P2_O_SRAM_SKA_LDO_PARAMETERS0
DECL|HIB1P2_O_SRAM_SKA_LDO_PARAMETERS1|macro|HIB1P2_O_SRAM_SKA_LDO_PARAMETERS1
DECL|HIB1P2_PMBIST_PARAMETERS0_NA21_M|macro|HIB1P2_PMBIST_PARAMETERS0_NA21_M
DECL|HIB1P2_PMBIST_PARAMETERS0_NA21_S|macro|HIB1P2_PMBIST_PARAMETERS0_NA21_S
DECL|HIB1P2_PMBIST_PARAMETERS0_mem_pm_bist_ctrl_lowv_M|macro|HIB1P2_PMBIST_PARAMETERS0_mem_pm_bist_ctrl_lowv_M
DECL|HIB1P2_PMBIST_PARAMETERS0_mem_pm_bist_ctrl_lowv_S|macro|HIB1P2_PMBIST_PARAMETERS0_mem_pm_bist_ctrl_lowv_S
DECL|HIB1P2_PMBIST_PARAMETERS0_mem_pm_bist_en_lowv|macro|HIB1P2_PMBIST_PARAMETERS0_mem_pm_bist_en_lowv
DECL|HIB1P2_PMBIST_PARAMETERS1_NA22_M|macro|HIB1P2_PMBIST_PARAMETERS1_NA22_M
DECL|HIB1P2_PMBIST_PARAMETERS1_NA22_S|macro|HIB1P2_PMBIST_PARAMETERS1_NA22_S
DECL|HIB1P2_PMBIST_PARAMETERS1_mem_pm_bist_spare_lowv_M|macro|HIB1P2_PMBIST_PARAMETERS1_mem_pm_bist_spare_lowv_M
DECL|HIB1P2_PMBIST_PARAMETERS1_mem_pm_bist_spare_lowv_S|macro|HIB1P2_PMBIST_PARAMETERS1_mem_pm_bist_spare_lowv_S
DECL|HIB1P2_PMBIST_PARAMETERS1_mem_pmtest_en_lowv|macro|HIB1P2_PMBIST_PARAMETERS1_mem_pmtest_en_lowv
DECL|HIB1P2_PMBIST_PARAMETERS2_mem_pmtest_tmux_ctrl_lowv_M|macro|HIB1P2_PMBIST_PARAMETERS2_mem_pmtest_tmux_ctrl_lowv_M
DECL|HIB1P2_PMBIST_PARAMETERS2_mem_pmtest_tmux_ctrl_lowv_S|macro|HIB1P2_PMBIST_PARAMETERS2_mem_pmtest_tmux_ctrl_lowv_S
DECL|HIB1P2_PMBIST_PARAMETERS3_NA23_M|macro|HIB1P2_PMBIST_PARAMETERS3_NA23_M
DECL|HIB1P2_PMBIST_PARAMETERS3_NA23_S|macro|HIB1P2_PMBIST_PARAMETERS3_NA23_S
DECL|HIB1P2_PMBIST_PARAMETERS3_mem_pmtest_load_trim_lowv_M|macro|HIB1P2_PMBIST_PARAMETERS3_mem_pmtest_load_trim_lowv_M
DECL|HIB1P2_PMBIST_PARAMETERS3_mem_pmtest_load_trim_lowv_S|macro|HIB1P2_PMBIST_PARAMETERS3_mem_pmtest_load_trim_lowv_S
DECL|HIB1P2_PMBIST_PARAMETERS3_mem_pmtest_spare_lowv_M|macro|HIB1P2_PMBIST_PARAMETERS3_mem_pmtest_spare_lowv_M
DECL|HIB1P2_PMBIST_PARAMETERS3_mem_pmtest_spare_lowv_S|macro|HIB1P2_PMBIST_PARAMETERS3_mem_pmtest_spare_lowv_S
DECL|HIB1P2_PMBIST_PARAMETERS3_mem_rnwell_calib_en_lowv|macro|HIB1P2_PMBIST_PARAMETERS3_mem_rnwell_calib_en_lowv
DECL|HIB1P2_PORPOL_SPARE_MEM_PORPOL_SPARE_M|macro|HIB1P2_PORPOL_SPARE_MEM_PORPOL_SPARE_M
DECL|HIB1P2_PORPOL_SPARE_MEM_PORPOL_SPARE_S|macro|HIB1P2_PORPOL_SPARE_MEM_PORPOL_SPARE_S
DECL|HIB1P2_SOP_SENSE_VALUE_reserved_M|macro|HIB1P2_SOP_SENSE_VALUE_reserved_M
DECL|HIB1P2_SOP_SENSE_VALUE_reserved_S|macro|HIB1P2_SOP_SENSE_VALUE_reserved_S
DECL|HIB1P2_SOP_SENSE_VALUE_sop_sense_value_M|macro|HIB1P2_SOP_SENSE_VALUE_sop_sense_value_M
DECL|HIB1P2_SOP_SENSE_VALUE_sop_sense_value_S|macro|HIB1P2_SOP_SENSE_VALUE_sop_sense_value_S
DECL|HIB1P2_SRAM_SKA_LDO_FSM_PARAMETERS_mem_ska_ldo_en_to_sram_ldo_dis_M|macro|HIB1P2_SRAM_SKA_LDO_FSM_PARAMETERS_mem_ska_ldo_en_to_sram_ldo_dis_M
DECL|HIB1P2_SRAM_SKA_LDO_FSM_PARAMETERS_mem_ska_ldo_en_to_sram_ldo_dis_S|macro|HIB1P2_SRAM_SKA_LDO_FSM_PARAMETERS_mem_ska_ldo_en_to_sram_ldo_dis_S
DECL|HIB1P2_SRAM_SKA_LDO_FSM_PARAMETERS_mem_sram_ldo_en_to_ska_ldo_dis_M|macro|HIB1P2_SRAM_SKA_LDO_FSM_PARAMETERS_mem_sram_ldo_en_to_ska_ldo_dis_M
DECL|HIB1P2_SRAM_SKA_LDO_FSM_PARAMETERS_mem_sram_ldo_en_to_ska_ldo_dis_S|macro|HIB1P2_SRAM_SKA_LDO_FSM_PARAMETERS_mem_sram_ldo_en_to_ska_ldo_dis_S
DECL|HIB1P2_SRAM_SKA_LDO_FSM_PARAMETERS_reserved_M|macro|HIB1P2_SRAM_SKA_LDO_FSM_PARAMETERS_reserved_M
DECL|HIB1P2_SRAM_SKA_LDO_FSM_PARAMETERS_reserved_S|macro|HIB1P2_SRAM_SKA_LDO_FSM_PARAMETERS_reserved_S
DECL|HIB1P2_SRAM_SKA_LDO_PARAMETERS0_NA1_M|macro|HIB1P2_SRAM_SKA_LDO_PARAMETERS0_NA1_M
DECL|HIB1P2_SRAM_SKA_LDO_PARAMETERS0_NA1_S|macro|HIB1P2_SRAM_SKA_LDO_PARAMETERS0_NA1_S
DECL|HIB1P2_SRAM_SKA_LDO_PARAMETERS0_mem_skaldo_en_cap_ref_lowv|macro|HIB1P2_SRAM_SKA_LDO_PARAMETERS0_mem_skaldo_en_cap_ref_lowv
DECL|HIB1P2_SRAM_SKA_LDO_PARAMETERS0_mem_skaldo_en_lowv_fsm_override_ctrl|macro|HIB1P2_SRAM_SKA_LDO_PARAMETERS0_mem_skaldo_en_lowv_fsm_override_ctrl
DECL|HIB1P2_SRAM_SKA_LDO_PARAMETERS0_mem_skaldo_en_lowv_override|macro|HIB1P2_SRAM_SKA_LDO_PARAMETERS0_mem_skaldo_en_lowv_override
DECL|HIB1P2_SRAM_SKA_LDO_PARAMETERS0_mem_skaldo_en_resdiv_ref_lowv|macro|HIB1P2_SRAM_SKA_LDO_PARAMETERS0_mem_skaldo_en_resdiv_ref_lowv
DECL|HIB1P2_SRAM_SKA_LDO_PARAMETERS0_mem_sldo_en_iq_trim_lowv_M|macro|HIB1P2_SRAM_SKA_LDO_PARAMETERS0_mem_sldo_en_iq_trim_lowv_M
DECL|HIB1P2_SRAM_SKA_LDO_PARAMETERS0_mem_sldo_en_iq_trim_lowv_S|macro|HIB1P2_SRAM_SKA_LDO_PARAMETERS0_mem_sldo_en_iq_trim_lowv_S
DECL|HIB1P2_SRAM_SKA_LDO_PARAMETERS0_mem_sldo_en_low_pwr_lowv|macro|HIB1P2_SRAM_SKA_LDO_PARAMETERS0_mem_sldo_en_low_pwr_lowv
DECL|HIB1P2_SRAM_SKA_LDO_PARAMETERS0_mem_sldo_en_lowv_fsm_override_ctrl|macro|HIB1P2_SRAM_SKA_LDO_PARAMETERS0_mem_sldo_en_lowv_fsm_override_ctrl
DECL|HIB1P2_SRAM_SKA_LDO_PARAMETERS0_mem_sldo_en_lowv_override|macro|HIB1P2_SRAM_SKA_LDO_PARAMETERS0_mem_sldo_en_lowv_override
DECL|HIB1P2_SRAM_SKA_LDO_PARAMETERS0_mem_sldo_en_sc_itrim_lowv_M|macro|HIB1P2_SRAM_SKA_LDO_PARAMETERS0_mem_sldo_en_sc_itrim_lowv_M
DECL|HIB1P2_SRAM_SKA_LDO_PARAMETERS0_mem_sldo_en_sc_itrim_lowv_S|macro|HIB1P2_SRAM_SKA_LDO_PARAMETERS0_mem_sldo_en_sc_itrim_lowv_S
DECL|HIB1P2_SRAM_SKA_LDO_PARAMETERS0_mem_sldo_en_sc_prot_lowv|macro|HIB1P2_SRAM_SKA_LDO_PARAMETERS0_mem_sldo_en_sc_prot_lowv
DECL|HIB1P2_SRAM_SKA_LDO_PARAMETERS0_mem_sldo_int_cap_sel_lowv|macro|HIB1P2_SRAM_SKA_LDO_PARAMETERS0_mem_sldo_int_cap_sel_lowv
DECL|HIB1P2_SRAM_SKA_LDO_PARAMETERS0_mem_sldo_spare_lowv_M|macro|HIB1P2_SRAM_SKA_LDO_PARAMETERS0_mem_sldo_spare_lowv_M
DECL|HIB1P2_SRAM_SKA_LDO_PARAMETERS0_mem_sldo_spare_lowv_S|macro|HIB1P2_SRAM_SKA_LDO_PARAMETERS0_mem_sldo_spare_lowv_S
DECL|HIB1P2_SRAM_SKA_LDO_PARAMETERS0_mem_sldo_vtrim_lowv_M|macro|HIB1P2_SRAM_SKA_LDO_PARAMETERS0_mem_sldo_vtrim_lowv_M
DECL|HIB1P2_SRAM_SKA_LDO_PARAMETERS0_mem_sldo_vtrim_lowv_S|macro|HIB1P2_SRAM_SKA_LDO_PARAMETERS0_mem_sldo_vtrim_lowv_S
DECL|HIB1P2_SRAM_SKA_LDO_PARAMETERS1_NA2_M|macro|HIB1P2_SRAM_SKA_LDO_PARAMETERS1_NA2_M
DECL|HIB1P2_SRAM_SKA_LDO_PARAMETERS1_NA2_S|macro|HIB1P2_SRAM_SKA_LDO_PARAMETERS1_NA2_S
DECL|HIB1P2_SRAM_SKA_LDO_PARAMETERS1_mem_skaldo_cap_sw_en_lowv|macro|HIB1P2_SRAM_SKA_LDO_PARAMETERS1_mem_skaldo_cap_sw_en_lowv
DECL|HIB1P2_SRAM_SKA_LDO_PARAMETERS1_mem_skaldo_ctrl_lowv_M|macro|HIB1P2_SRAM_SKA_LDO_PARAMETERS1_mem_skaldo_ctrl_lowv_M
DECL|HIB1P2_SRAM_SKA_LDO_PARAMETERS1_mem_skaldo_ctrl_lowv_S|macro|HIB1P2_SRAM_SKA_LDO_PARAMETERS1_mem_skaldo_ctrl_lowv_S
DECL|HIB1P2_SRAM_SKA_LDO_PARAMETERS1_mem_skaldo_en_hib_lowv|macro|HIB1P2_SRAM_SKA_LDO_PARAMETERS1_mem_skaldo_en_hib_lowv
DECL|HIB1P2_SRAM_SKA_LDO_PARAMETERS1_mem_skaldo_en_tload_lowv|macro|HIB1P2_SRAM_SKA_LDO_PARAMETERS1_mem_skaldo_en_tload_lowv
DECL|HIB1P2_SRAM_SKA_LDO_PARAMETERS1_mem_skaldo_en_vref_buf_lowv|macro|HIB1P2_SRAM_SKA_LDO_PARAMETERS1_mem_skaldo_en_vref_buf_lowv
DECL|HIB1P2_SRAM_SKA_LDO_PARAMETERS1_mem_skaldo_vtrim_lowv_M|macro|HIB1P2_SRAM_SKA_LDO_PARAMETERS1_mem_skaldo_vtrim_lowv_M
DECL|HIB1P2_SRAM_SKA_LDO_PARAMETERS1_mem_skaldo_vtrim_lowv_S|macro|HIB1P2_SRAM_SKA_LDO_PARAMETERS1_mem_skaldo_vtrim_lowv_S
DECL|HIB1P2_SRAM_SKA_LDO_PARAMETERS1_mem_sldo_en_tload_lowv|macro|HIB1P2_SRAM_SKA_LDO_PARAMETERS1_mem_sldo_en_tload_lowv
DECL|__HW_HIB1P2_H__|macro|__HW_HIB1P2_H__
