Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Fri Aug  2 01:46:41 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_utilization -hierarchical -hierarchical_depth 6 -file ./report/DigitRec_utilization_hierarchical_routed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+----------------------------------------------------------+-------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
|                         Instance                         |                               Module                              | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP Blocks |
+----------------------------------------------------------+-------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
| bd_0_wrapper                                             |                                                             (top) |       1212 |       1176 |      32 |    4 | 1843 |      0 |      0 |          0 |
|   bd_0_i                                                 |                                                              bd_0 |       1212 |       1176 |      32 |    4 | 1843 |      0 |      0 |          0 |
|     hls_inst                                             |                                                   bd_0_hls_inst_0 |       1212 |       1176 |      32 |    4 | 1843 |      0 |      0 |          0 |
|       (hls_inst)                                         |                                                   bd_0_hls_inst_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          0 |
|       inst                                               |                                          bd_0_hls_inst_0_DigitRec |       1212 |       1176 |      32 |    4 | 1843 |      0 |      0 |          0 |
|         (inst)                                           |                                          bd_0_hls_inst_0_DigitRec |         14 |         14 |       0 |    0 |  148 |      0 |      0 |          0 |
|         grp_DigitRec_Pipeline_3_fu_172                   |                      bd_0_hls_inst_0_DigitRec_DigitRec_Pipeline_3 |          9 |          9 |       0 |    0 |   11 |      0 |      0 |          0 |
|           (grp_DigitRec_Pipeline_3_fu_172)               |                      bd_0_hls_inst_0_DigitRec_DigitRec_Pipeline_3 |          0 |          0 |       0 |    0 |    9 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U       | bd_0_hls_inst_0_DigitRec_flow_control_loop_pipe_sequential_init_3 |          9 |          9 |       0 |    0 |    2 |      0 |      0 |          0 |
|         grp_DigitRec_Pipeline_SET_KNN_SET_fu_156         |            bd_0_hls_inst_0_DigitRec_DigitRec_Pipeline_SET_KNN_SET |         10 |         10 |       0 |    0 |   43 |      0 |      0 |          0 |
|           (grp_DigitRec_Pipeline_SET_KNN_SET_fu_156)     |            bd_0_hls_inst_0_DigitRec_DigitRec_Pipeline_SET_KNN_SET |          1 |          1 |       0 |    0 |   41 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U       | bd_0_hls_inst_0_DigitRec_flow_control_loop_pipe_sequential_init_2 |          9 |          9 |       0 |    0 |    2 |      0 |      0 |          0 |
|         grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177       |          bd_0_hls_inst_0_DigitRec_DigitRec_Pipeline_TRAINING_LOOP |       1007 |       1007 |       0 |    0 | 1415 |      0 |      0 |          0 |
|           (grp_DigitRec_Pipeline_TRAINING_LOOP_fu_177)   |          bd_0_hls_inst_0_DigitRec_DigitRec_Pipeline_TRAINING_LOOP |        947 |        947 |       0 |    0 | 1413 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U       | bd_0_hls_inst_0_DigitRec_flow_control_loop_pipe_sequential_init_1 |         61 |         61 |       0 |    0 |    2 |      0 |      0 |          0 |
|         grp_DigitRec_Pipeline_VITIS_LOOP_69_1_fu_201     |        bd_0_hls_inst_0_DigitRec_DigitRec_Pipeline_VITIS_LOOP_69_1 |         41 |         41 |       0 |    0 |   82 |      0 |      0 |          0 |
|           (grp_DigitRec_Pipeline_VITIS_LOOP_69_1_fu_201) |        bd_0_hls_inst_0_DigitRec_DigitRec_Pipeline_VITIS_LOOP_69_1 |         27 |         27 |       0 |    0 |   80 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U       | bd_0_hls_inst_0_DigitRec_flow_control_loop_pipe_sequential_init_0 |         14 |         14 |       0 |    0 |    2 |      0 |      0 |          0 |
|         grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209     |        bd_0_hls_inst_0_DigitRec_DigitRec_Pipeline_VITIS_LOOP_72_2 |         99 |         95 |       0 |    4 |  112 |      0 |      0 |          0 |
|           (grp_DigitRec_Pipeline_VITIS_LOOP_72_2_fu_209) |        bd_0_hls_inst_0_DigitRec_DigitRec_Pipeline_VITIS_LOOP_72_2 |         84 |         80 |       0 |    4 |  110 |      0 |      0 |          0 |
|           flow_control_loop_pipe_sequential_init_U       |   bd_0_hls_inst_0_DigitRec_flow_control_loop_pipe_sequential_init |         15 |         15 |       0 |    0 |    2 |      0 |      0 |          0 |
|         votes_U                                          |                      bd_0_hls_inst_0_DigitRec_votes_RAM_AUTO_1R1W |         32 |          0 |      32 |    0 |   32 |      0 |      0 |          0 |
+----------------------------------------------------------+-------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


