# This script segment is generated automatically by AutoPilot

if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler GenerateProof_sparsemux_35_5_64_1_1 BINDTYPE {op} TYPE {sparsemux} IMPL {compactencoding_dontcare}
}


# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1820 \
    name stateArray_16_0 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_stateArray_16_0 \
    op interface \
    ports { stateArray_16_0 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1821 \
    name stateArray_15_0 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_stateArray_15_0 \
    op interface \
    ports { stateArray_15_0 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1822 \
    name stateArray_14_0 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_stateArray_14_0 \
    op interface \
    ports { stateArray_14_0 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1823 \
    name stateArray_13_0 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_stateArray_13_0 \
    op interface \
    ports { stateArray_13_0 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1824 \
    name stateArray_12_0 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_stateArray_12_0 \
    op interface \
    ports { stateArray_12_0 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1825 \
    name stateArray_11_0 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_stateArray_11_0 \
    op interface \
    ports { stateArray_11_0 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1826 \
    name stateArray_10_0 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_stateArray_10_0 \
    op interface \
    ports { stateArray_10_0 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1827 \
    name stateArray_9_0 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_stateArray_9_0 \
    op interface \
    ports { stateArray_9_0 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1828 \
    name stateArray_8_0 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_stateArray_8_0 \
    op interface \
    ports { stateArray_8_0 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1829 \
    name stateArray_7_0 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_stateArray_7_0 \
    op interface \
    ports { stateArray_7_0 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1830 \
    name stateArray_6_0 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_stateArray_6_0 \
    op interface \
    ports { stateArray_6_0 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1831 \
    name stateArray_5_0 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_stateArray_5_0 \
    op interface \
    ports { stateArray_5_0 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1832 \
    name stateArray_4_0 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_stateArray_4_0 \
    op interface \
    ports { stateArray_4_0 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1833 \
    name stateArray_3_0 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_stateArray_3_0 \
    op interface \
    ports { stateArray_3_0 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1834 \
    name stateArray_2_0 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_stateArray_2_0 \
    op interface \
    ports { stateArray_2_0 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1835 \
    name stateArray_1_0 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_stateArray_1_0 \
    op interface \
    ports { stateArray_1_0 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1836 \
    name stateArray_0 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_stateArray_0 \
    op interface \
    ports { stateArray_0 { I 64 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1837 \
    name msgStrm \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_msgStrm \
    op interface \
    ports { msgStrm_dout { I 64 vector } msgStrm_empty_n { I 1 bit } msgStrm_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1838 \
    name trunc_ln2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_trunc_ln2 \
    op interface \
    ports { trunc_ln2 { I 5 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1839 \
    name empty \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_empty \
    op interface \
    ports { empty { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1840 \
    name stateArray_16_3_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_stateArray_16_3_out \
    op interface \
    ports { stateArray_16_3_out { O 64 vector } stateArray_16_3_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1841 \
    name stateArray_15_3_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_stateArray_15_3_out \
    op interface \
    ports { stateArray_15_3_out { O 64 vector } stateArray_15_3_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1842 \
    name stateArray_14_3_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_stateArray_14_3_out \
    op interface \
    ports { stateArray_14_3_out { O 64 vector } stateArray_14_3_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1843 \
    name stateArray_13_3_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_stateArray_13_3_out \
    op interface \
    ports { stateArray_13_3_out { O 64 vector } stateArray_13_3_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1844 \
    name stateArray_12_3_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_stateArray_12_3_out \
    op interface \
    ports { stateArray_12_3_out { O 64 vector } stateArray_12_3_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1845 \
    name stateArray_11_3_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_stateArray_11_3_out \
    op interface \
    ports { stateArray_11_3_out { O 64 vector } stateArray_11_3_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1846 \
    name stateArray_10_3_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_stateArray_10_3_out \
    op interface \
    ports { stateArray_10_3_out { O 64 vector } stateArray_10_3_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1847 \
    name stateArray_9_3_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_stateArray_9_3_out \
    op interface \
    ports { stateArray_9_3_out { O 64 vector } stateArray_9_3_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1848 \
    name stateArray_8_3_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_stateArray_8_3_out \
    op interface \
    ports { stateArray_8_3_out { O 64 vector } stateArray_8_3_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1849 \
    name stateArray_7_3_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_stateArray_7_3_out \
    op interface \
    ports { stateArray_7_3_out { O 64 vector } stateArray_7_3_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1850 \
    name stateArray_6_3_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_stateArray_6_3_out \
    op interface \
    ports { stateArray_6_3_out { O 64 vector } stateArray_6_3_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1851 \
    name stateArray_5_3_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_stateArray_5_3_out \
    op interface \
    ports { stateArray_5_3_out { O 64 vector } stateArray_5_3_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1852 \
    name stateArray_4_3_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_stateArray_4_3_out \
    op interface \
    ports { stateArray_4_3_out { O 64 vector } stateArray_4_3_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1853 \
    name stateArray_3_3_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_stateArray_3_3_out \
    op interface \
    ports { stateArray_3_3_out { O 64 vector } stateArray_3_3_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1854 \
    name stateArray_2_3_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_stateArray_2_3_out \
    op interface \
    ports { stateArray_2_3_out { O 64 vector } stateArray_2_3_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1855 \
    name stateArray_1_3_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_stateArray_1_3_out \
    op interface \
    ports { stateArray_1_3_out { O 64 vector } stateArray_1_3_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1856 \
    name stateArray_3215_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_stateArray_3215_out \
    op interface \
    ports { stateArray_3215_out { O 64 vector } stateArray_3215_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName GenerateProof_flow_control_loop_pipe_sequential_init_U
set CompName GenerateProof_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix GenerateProof_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


