// Seed: 1931102644
macromodule module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  integer id_3 (
      1,
      id_1 + -1
  );
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  supply1 id_7, id_8 = id_2;
  wire id_9;
  assign id_8 = -1'b0;
  module_0 modCall_1 (
      id_1,
      id_9
  );
  wire id_10;
endmodule
