<!DOCTYPE html>
<html lang="en">

<head>
  <meta charset="UTF-8">
  <meta name="viewport" content="width=device-width, initial-scale=1.0">

  <!-- Tab Title -->
  <title>TRISC Processor - Rolando's Project Showcase</title>

  <link rel="stylesheet" type="text/css" href="css/styles.css">
  <link rel="icon" href="images/misc/cpu.ico">
</head>

<body>
  <a class="no_under" href="./">
    <strong>âŒ‚ Home</strong>
  </a>

  <!-- First Heading  -->
  <h1 class="center">
    Tiny Reduced Instruction Set Computer <br> (TRISC) Processor
  </h1>

  <!-- GitHub link  -->
  <p class="center" style="font-weight: bold;">
    Source Code: <a href="https://github.com/rolo-g/TRISC-Processor" target="_blank">GitHub</a>
  </p>

  <!-- Thumbnail image  -->
  <a href="/images/trisc/trisc.png" title="Click to see full image" target="_blank">
    <img class="img_center" src="/images/trisc/trisc.png" style="max-width: 600px;">
  </a>

  <!-- <h2 id="table-of-contents">
    Table of Contents
  </h2>

  <ul>
    <li><a href="#introduction">Introduction</a></li>
  </ul>

  <h2 id="introduction">Introduction</h2> -->

  <h2 id="project-overview"> Project Overview</h2>

  <p>
    TRISC is a simple 4-bit processor that was created on a Terasic DE10-Lite FPGA using Quartus Prime with the Verilog HDL. It features an Arithmetic Logic Unit, Control Unit, Accumulator, Program Counter, and Random Access Memory. It can perform very basic operations between two numbers, with those operations being LDA, STA, ADD, INC, CLR, and JMP. <br><br>

    Here is a comprehensive project writeup for the processor: <a href="https://rrosal.com/files/trisc/RolandoRosales2441ProjectReport.pdf" target="_blank">rrosal.com/files/trisc/RolandoRosales2441ProjectReport.pdf</a> <br><br>

    This page is still under construction, however the full project source HDL code is available in the link above on
    GitHub.
  </p>

</body>

</html>