module top_module(
    input a, 
    input b,
    output out
);

// implement an AND gate
assign out = a & b;

endmodule
