Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2015.1.0 (lin64) Build 0 Wed Jan 28 11:59:42 PST 2015
| Date              : Wed Jan 28 19:42:15 2015
| Host              : xsjrdevl17 running 64-bit Red Hat Enterprise Linux Client release 5.9 (Tikanga)
| Design            : or1200_flat
| Device            : 7vx980t-ffg1930
| Speed File        : -2  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.347ns  (required time - arrival time)
  Source:                 or1200_ctrl/alu_op_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        8.184ns  (logic 5.108ns (62.414%)  route 3.076ns (37.586%))
  Logic Levels:           18  (CARRY4=11 DSP48E1=2 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.826ns = ( 10.826 - 7.000 ) 
    Source Clock Delay      (SCD):    4.219ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AT38                                              0.000     0.000    clk
    AT38                 net (fo=0)                   0.000     0.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.022     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    clk_IBUF_BUFG_inst/O
    SLICE_X81Y219        net (fo=728, unplaced)       1.434     4.219    or1200_ctrl/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y219        FDRE (Prop_fdre_C_Q)         0.175     4.394    or1200_ctrl/alu_op_reg[3]/Q
    SLICE_X76Y217        net (fo=72, unset)           0.617     5.011    or1200_mult_mac/alu_op[3]
    SLICE_X76Y217        LUT6 (Prop_lut6_I0_O)        0.043     5.054    or1200_mult_mac/mul_prod_i_50/O
    SLICE_X76Y218        net (fo=4, unplaced)         0.304     5.358    or1200_mult_mac/y2
    SLICE_X76Y218        LUT6 (Prop_lut6_I0_O)        0.043     5.401    or1200_mult_mac/mul_prod_i_41/O
    SLICE_X76Y214        net (fo=32, unplaced)        0.407     5.808    or1200_mult_mac/mul_prod_i_41_n_0
    SLICE_X76Y214        LUT4 (Prop_lut4_I3_O)        0.043     5.851    or1200_mult_mac/mul_prod_i_26/O
    DSP48_X5Y86          net (fo=2, unplaced)         0.494     6.345    or1200_mult_mac/y[6]
    DSP48_X5Y86          DSP48E1 (Prop_dsp48e1_B[6]_PCOUT[47])
                                                      2.749     9.094    or1200_mult_mac/mul_prod__1/PCOUT[47]
    DSP48_X5Y87          net (fo=1, unset)            0.000     9.094    or1200_mult_mac/mul_prod__1_n_106
    DSP48_X5Y87          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077    10.171    or1200_mult_mac/mul_prod__2/P[0]
    SLICE_X81Y205        net (fo=2, unset)            0.708    10.879    or1200_mult_mac/mul_prod__2_n_105
    SLICE_X81Y205        LUT2 (Prop_lut2_I0_O)        0.043    10.922    or1200_mult_mac/mul_prod_r[19]_i_6/O
    SLICE_X81Y205        net (fo=1, unset)            0.012    10.934    or1200_mult_mac/mul_prod_r[19]_i_6_n_0
    SLICE_X81Y205        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.249    11.183    or1200_mult_mac/mul_prod_r_reg[19]_i_3/CO[3]
    SLICE_X81Y206        net (fo=1, unset)            0.000    11.183    or1200_mult_mac/mul_prod_r_reg[19]_i_3_n_0
    SLICE_X81Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.237    or1200_mult_mac/mul_prod_r_reg[23]_i_3/CO[3]
    SLICE_X81Y207        net (fo=1, unset)            0.000    11.237    or1200_mult_mac/mul_prod_r_reg[23]_i_3_n_0
    SLICE_X81Y207        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.291    or1200_mult_mac/mul_prod_r_reg[27]_i_3/CO[3]
    SLICE_X81Y208        net (fo=1, unset)            0.000    11.291    or1200_mult_mac/mul_prod_r_reg[27]_i_3_n_0
    SLICE_X81Y208        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.345    or1200_mult_mac/mul_prod_r_reg[35]_i_3/CO[3]
    SLICE_X81Y209        net (fo=1, unset)            0.000    11.345    or1200_mult_mac/mul_prod_r_reg[35]_i_3_n_0
    SLICE_X81Y209        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.399    or1200_mult_mac/mul_prod_r_reg[35]_i_2/CO[3]
    SLICE_X81Y210        net (fo=1, unset)            0.000    11.399    or1200_mult_mac/mul_prod_r_reg[35]_i_2_n_0
    SLICE_X81Y210        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.453    or1200_mult_mac/mul_prod_r_reg[39]_i_2/CO[3]
    SLICE_X81Y211        net (fo=1, unset)            0.007    11.460    or1200_mult_mac/mul_prod_r_reg[39]_i_2_n_0
    SLICE_X81Y211        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.514    or1200_mult_mac/mul_prod_r_reg[43]_i_2/CO[3]
    SLICE_X81Y212        net (fo=1, unset)            0.000    11.514    or1200_mult_mac/mul_prod_r_reg[43]_i_2_n_0
    SLICE_X81Y212        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.568    or1200_mult_mac/mul_prod_r_reg[47]_i_2/CO[3]
    SLICE_X81Y213        net (fo=1, unset)            0.000    11.568    or1200_mult_mac/mul_prod_r_reg[47]_i_2_n_0
    SLICE_X81Y213        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.622    or1200_mult_mac/mul_prod_r_reg[51]_i_2/CO[3]
    SLICE_X81Y214        net (fo=1, unset)            0.000    11.622    or1200_mult_mac/mul_prod_r_reg[51]_i_2_n_0
    SLICE_X81Y214        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.676    or1200_mult_mac/mul_prod_r_reg[55]_i_2/CO[3]
    SLICE_X81Y215        net (fo=1, unset)            0.000    11.676    or1200_mult_mac/mul_prod_r_reg[55]_i_2_n_0
    SLICE_X81Y215        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.157    11.833    or1200_mult_mac/mul_prod_r_reg[59]_i_2/O[3]
    SLICE_X80Y221        net (fo=1, unplaced)         0.475    12.308    or1200_mult_mac/mul_prod__3[59]
    SLICE_X80Y221        LUT6 (Prop_lut6_I1_O)        0.043    12.351    or1200_mult_mac/mul_prod_r[59]_i_1/O
    SLICE_X80Y221        net (fo=1, unset)            0.052    12.403    or1200_mult_mac/p_1_in[59]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AT38                                              0.000     7.000    clk
    AT38                 net (fo=0)                   0.000     7.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     7.563    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.921     9.484    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.567    clk_IBUF_BUFG_inst/O
    SLICE_X80Y221        net (fo=728, unplaced)       1.259    10.826    or1200_mult_mac/clk
                         clock pessimism              0.218    11.044    
                         clock uncertainty           -0.035    11.009    
    SLICE_X80Y221        FDRE (Setup_fdre_C_D)        0.047    11.056    or1200_mult_mac/mul_prod_r_reg[59]
  -------------------------------------------------------------------
                         required time                         11.056    
                         arrival time                         -12.403    
  -------------------------------------------------------------------
                         slack                                 -1.347    

Slack (VIOLATED) :        -1.290ns  (required time - arrival time)
  Source:                 or1200_ctrl/alu_op_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        8.127ns  (logic 5.178ns (63.714%)  route 2.949ns (36.286%))
  Logic Levels:           19  (CARRY4=12 DSP48E1=2 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.826ns = ( 10.826 - 7.000 ) 
    Source Clock Delay      (SCD):    4.219ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AT38                                              0.000     0.000    clk
    AT38                 net (fo=0)                   0.000     0.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.022     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    clk_IBUF_BUFG_inst/O
    SLICE_X81Y219        net (fo=728, unplaced)       1.434     4.219    or1200_ctrl/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y219        FDRE (Prop_fdre_C_Q)         0.175     4.394    or1200_ctrl/alu_op_reg[3]/Q
    SLICE_X76Y217        net (fo=72, unset)           0.617     5.011    or1200_mult_mac/alu_op[3]
    SLICE_X76Y217        LUT6 (Prop_lut6_I0_O)        0.043     5.054    or1200_mult_mac/mul_prod_i_50/O
    SLICE_X76Y218        net (fo=4, unplaced)         0.304     5.358    or1200_mult_mac/y2
    SLICE_X76Y218        LUT6 (Prop_lut6_I0_O)        0.043     5.401    or1200_mult_mac/mul_prod_i_41/O
    SLICE_X76Y214        net (fo=32, unplaced)        0.407     5.808    or1200_mult_mac/mul_prod_i_41_n_0
    SLICE_X76Y214        LUT4 (Prop_lut4_I3_O)        0.043     5.851    or1200_mult_mac/mul_prod_i_26/O
    DSP48_X5Y86          net (fo=2, unplaced)         0.494     6.345    or1200_mult_mac/y[6]
    DSP48_X5Y86          DSP48E1 (Prop_dsp48e1_B[6]_PCOUT[47])
                                                      2.749     9.094    or1200_mult_mac/mul_prod__1/PCOUT[47]
    DSP48_X5Y87          net (fo=1, unset)            0.000     9.094    or1200_mult_mac/mul_prod__1_n_106
    DSP48_X5Y87          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077    10.171    or1200_mult_mac/mul_prod__2/P[0]
    SLICE_X81Y205        net (fo=2, unset)            0.708    10.879    or1200_mult_mac/mul_prod__2_n_105
    SLICE_X81Y205        LUT2 (Prop_lut2_I0_O)        0.043    10.922    or1200_mult_mac/mul_prod_r[19]_i_6/O
    SLICE_X81Y205        net (fo=1, unset)            0.012    10.934    or1200_mult_mac/mul_prod_r[19]_i_6_n_0
    SLICE_X81Y205        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.249    11.183    or1200_mult_mac/mul_prod_r_reg[19]_i_3/CO[3]
    SLICE_X81Y206        net (fo=1, unset)            0.000    11.183    or1200_mult_mac/mul_prod_r_reg[19]_i_3_n_0
    SLICE_X81Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.237    or1200_mult_mac/mul_prod_r_reg[23]_i_3/CO[3]
    SLICE_X81Y207        net (fo=1, unset)            0.000    11.237    or1200_mult_mac/mul_prod_r_reg[23]_i_3_n_0
    SLICE_X81Y207        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.291    or1200_mult_mac/mul_prod_r_reg[27]_i_3/CO[3]
    SLICE_X81Y208        net (fo=1, unset)            0.000    11.291    or1200_mult_mac/mul_prod_r_reg[27]_i_3_n_0
    SLICE_X81Y208        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.345    or1200_mult_mac/mul_prod_r_reg[35]_i_3/CO[3]
    SLICE_X81Y209        net (fo=1, unset)            0.000    11.345    or1200_mult_mac/mul_prod_r_reg[35]_i_3_n_0
    SLICE_X81Y209        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.399    or1200_mult_mac/mul_prod_r_reg[35]_i_2/CO[3]
    SLICE_X81Y210        net (fo=1, unset)            0.000    11.399    or1200_mult_mac/mul_prod_r_reg[35]_i_2_n_0
    SLICE_X81Y210        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.453    or1200_mult_mac/mul_prod_r_reg[39]_i_2/CO[3]
    SLICE_X81Y211        net (fo=1, unset)            0.007    11.460    or1200_mult_mac/mul_prod_r_reg[39]_i_2_n_0
    SLICE_X81Y211        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.514    or1200_mult_mac/mul_prod_r_reg[43]_i_2/CO[3]
    SLICE_X81Y212        net (fo=1, unset)            0.000    11.514    or1200_mult_mac/mul_prod_r_reg[43]_i_2_n_0
    SLICE_X81Y212        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.568    or1200_mult_mac/mul_prod_r_reg[47]_i_2/CO[3]
    SLICE_X81Y213        net (fo=1, unset)            0.000    11.568    or1200_mult_mac/mul_prod_r_reg[47]_i_2_n_0
    SLICE_X81Y213        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.622    or1200_mult_mac/mul_prod_r_reg[51]_i_2/CO[3]
    SLICE_X81Y214        net (fo=1, unset)            0.000    11.622    or1200_mult_mac/mul_prod_r_reg[51]_i_2_n_0
    SLICE_X81Y214        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.676    or1200_mult_mac/mul_prod_r_reg[55]_i_2/CO[3]
    SLICE_X81Y215        net (fo=1, unset)            0.000    11.676    or1200_mult_mac/mul_prod_r_reg[55]_i_2_n_0
    SLICE_X81Y215        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.730    or1200_mult_mac/mul_prod_r_reg[59]_i_2/CO[3]
    SLICE_X81Y216        net (fo=1, unset)            0.000    11.730    or1200_mult_mac/mul_prod_r_reg[59]_i_2_n_0
    SLICE_X81Y216        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173    11.903    or1200_mult_mac/mul_prod_r_reg[63]_i_5/O[1]
    SLICE_X81Y217        net (fo=1, unplaced)         0.348    12.251    or1200_mult_mac/mul_prod__3[61]
    SLICE_X81Y217        LUT6 (Prop_lut6_I1_O)        0.043    12.294    or1200_mult_mac/mul_prod_r[61]_i_1/O
    SLICE_X81Y217        net (fo=1, unset)            0.052    12.346    or1200_mult_mac/p_1_in[61]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AT38                                              0.000     7.000    clk
    AT38                 net (fo=0)                   0.000     7.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     7.563    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.921     9.484    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.567    clk_IBUF_BUFG_inst/O
    SLICE_X81Y217        net (fo=728, unplaced)       1.259    10.826    or1200_mult_mac/clk
                         clock pessimism              0.218    11.044    
                         clock uncertainty           -0.035    11.009    
    SLICE_X81Y217        FDRE (Setup_fdre_C_D)        0.047    11.056    or1200_mult_mac/mul_prod_r_reg[61]
  -------------------------------------------------------------------
                         required time                         11.056    
                         arrival time                         -12.346    
  -------------------------------------------------------------------
                         slack                                 -1.290    

Slack (VIOLATED) :        -1.287ns  (required time - arrival time)
  Source:                 or1200_ctrl/alu_op_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        8.123ns  (logic 5.125ns (63.092%)  route 2.998ns (36.908%))
  Logic Levels:           19  (CARRY4=12 DSP48E1=2 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.825ns = ( 10.825 - 7.000 ) 
    Source Clock Delay      (SCD):    4.219ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AT38                                              0.000     0.000    clk
    AT38                 net (fo=0)                   0.000     0.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.022     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    clk_IBUF_BUFG_inst/O
    SLICE_X81Y219        net (fo=728, unplaced)       1.434     4.219    or1200_ctrl/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y219        FDRE (Prop_fdre_C_Q)         0.175     4.394    or1200_ctrl/alu_op_reg[3]/Q
    SLICE_X76Y217        net (fo=72, unset)           0.617     5.011    or1200_mult_mac/alu_op[3]
    SLICE_X76Y217        LUT6 (Prop_lut6_I0_O)        0.043     5.054    or1200_mult_mac/mul_prod_i_50/O
    SLICE_X76Y218        net (fo=4, unplaced)         0.304     5.358    or1200_mult_mac/y2
    SLICE_X76Y218        LUT6 (Prop_lut6_I0_O)        0.043     5.401    or1200_mult_mac/mul_prod_i_41/O
    SLICE_X76Y214        net (fo=32, unplaced)        0.407     5.808    or1200_mult_mac/mul_prod_i_41_n_0
    SLICE_X76Y214        LUT4 (Prop_lut4_I3_O)        0.043     5.851    or1200_mult_mac/mul_prod_i_26/O
    DSP48_X5Y86          net (fo=2, unplaced)         0.494     6.345    or1200_mult_mac/y[6]
    DSP48_X5Y86          DSP48E1 (Prop_dsp48e1_B[6]_PCOUT[47])
                                                      2.749     9.094    or1200_mult_mac/mul_prod__1/PCOUT[47]
    DSP48_X5Y87          net (fo=1, unset)            0.000     9.094    or1200_mult_mac/mul_prod__1_n_106
    DSP48_X5Y87          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077    10.171    or1200_mult_mac/mul_prod__2/P[0]
    SLICE_X81Y205        net (fo=2, unset)            0.708    10.879    or1200_mult_mac/mul_prod__2_n_105
    SLICE_X81Y205        LUT2 (Prop_lut2_I0_O)        0.043    10.922    or1200_mult_mac/mul_prod_r[19]_i_6/O
    SLICE_X81Y205        net (fo=1, unset)            0.012    10.934    or1200_mult_mac/mul_prod_r[19]_i_6_n_0
    SLICE_X81Y205        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.249    11.183    or1200_mult_mac/mul_prod_r_reg[19]_i_3/CO[3]
    SLICE_X81Y206        net (fo=1, unset)            0.000    11.183    or1200_mult_mac/mul_prod_r_reg[19]_i_3_n_0
    SLICE_X81Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.237    or1200_mult_mac/mul_prod_r_reg[23]_i_3/CO[3]
    SLICE_X81Y207        net (fo=1, unset)            0.000    11.237    or1200_mult_mac/mul_prod_r_reg[23]_i_3_n_0
    SLICE_X81Y207        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.291    or1200_mult_mac/mul_prod_r_reg[27]_i_3/CO[3]
    SLICE_X81Y208        net (fo=1, unset)            0.000    11.291    or1200_mult_mac/mul_prod_r_reg[27]_i_3_n_0
    SLICE_X81Y208        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.345    or1200_mult_mac/mul_prod_r_reg[35]_i_3/CO[3]
    SLICE_X81Y209        net (fo=1, unset)            0.000    11.345    or1200_mult_mac/mul_prod_r_reg[35]_i_3_n_0
    SLICE_X81Y209        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.399    or1200_mult_mac/mul_prod_r_reg[35]_i_2/CO[3]
    SLICE_X81Y210        net (fo=1, unset)            0.000    11.399    or1200_mult_mac/mul_prod_r_reg[35]_i_2_n_0
    SLICE_X81Y210        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.453    or1200_mult_mac/mul_prod_r_reg[39]_i_2/CO[3]
    SLICE_X81Y211        net (fo=1, unset)            0.007    11.460    or1200_mult_mac/mul_prod_r_reg[39]_i_2_n_0
    SLICE_X81Y211        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.514    or1200_mult_mac/mul_prod_r_reg[43]_i_2/CO[3]
    SLICE_X81Y212        net (fo=1, unset)            0.000    11.514    or1200_mult_mac/mul_prod_r_reg[43]_i_2_n_0
    SLICE_X81Y212        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.568    or1200_mult_mac/mul_prod_r_reg[47]_i_2/CO[3]
    SLICE_X81Y213        net (fo=1, unset)            0.000    11.568    or1200_mult_mac/mul_prod_r_reg[47]_i_2_n_0
    SLICE_X81Y213        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.622    or1200_mult_mac/mul_prod_r_reg[51]_i_2/CO[3]
    SLICE_X81Y214        net (fo=1, unset)            0.000    11.622    or1200_mult_mac/mul_prod_r_reg[51]_i_2_n_0
    SLICE_X81Y214        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.676    or1200_mult_mac/mul_prod_r_reg[55]_i_2/CO[3]
    SLICE_X81Y215        net (fo=1, unset)            0.000    11.676    or1200_mult_mac/mul_prod_r_reg[55]_i_2_n_0
    SLICE_X81Y215        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.730    or1200_mult_mac/mul_prod_r_reg[59]_i_2/CO[3]
    SLICE_X81Y216        net (fo=1, unset)            0.000    11.730    or1200_mult_mac/mul_prod_r_reg[59]_i_2_n_0
    SLICE_X81Y216        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.120    11.850    or1200_mult_mac/mul_prod_r_reg[63]_i_5/O[2]
    SLICE_X80Y221        net (fo=1, unplaced)         0.397    12.247    or1200_mult_mac/mul_prod__3[62]
    SLICE_X80Y221        LUT6 (Prop_lut6_I1_O)        0.043    12.290    or1200_mult_mac/mul_prod_r[62]_i_1/O
    SLICE_X80Y221        net (fo=1, unset)            0.052    12.342    or1200_mult_mac/p_1_in[62]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AT38                                              0.000     7.000    clk
    AT38                 net (fo=0)                   0.000     7.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     7.563    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.921     9.484    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.567    clk_IBUF_BUFG_inst/O
    SLICE_X80Y221        net (fo=728, unplaced)       1.258    10.825    or1200_mult_mac/clk
                         clock pessimism              0.218    11.043    
                         clock uncertainty           -0.035    11.008    
    SLICE_X80Y221        FDRE (Setup_fdre_C_D)        0.047    11.055    or1200_mult_mac/mul_prod_r_reg[62]
  -------------------------------------------------------------------
                         required time                         11.055    
                         arrival time                         -12.342    
  -------------------------------------------------------------------
                         slack                                 -1.287    

Slack (VIOLATED) :        -1.266ns  (required time - arrival time)
  Source:                 or1200_ctrl/alu_op_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        8.103ns  (logic 5.162ns (63.705%)  route 2.941ns (36.295%))
  Logic Levels:           19  (CARRY4=12 DSP48E1=2 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.826ns = ( 10.826 - 7.000 ) 
    Source Clock Delay      (SCD):    4.219ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AT38                                              0.000     0.000    clk
    AT38                 net (fo=0)                   0.000     0.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.022     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    clk_IBUF_BUFG_inst/O
    SLICE_X81Y219        net (fo=728, unplaced)       1.434     4.219    or1200_ctrl/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y219        FDRE (Prop_fdre_C_Q)         0.175     4.394    or1200_ctrl/alu_op_reg[3]/Q
    SLICE_X76Y217        net (fo=72, unset)           0.617     5.011    or1200_mult_mac/alu_op[3]
    SLICE_X76Y217        LUT6 (Prop_lut6_I0_O)        0.043     5.054    or1200_mult_mac/mul_prod_i_50/O
    SLICE_X76Y218        net (fo=4, unplaced)         0.304     5.358    or1200_mult_mac/y2
    SLICE_X76Y218        LUT6 (Prop_lut6_I0_O)        0.043     5.401    or1200_mult_mac/mul_prod_i_41/O
    SLICE_X76Y214        net (fo=32, unplaced)        0.407     5.808    or1200_mult_mac/mul_prod_i_41_n_0
    SLICE_X76Y214        LUT4 (Prop_lut4_I3_O)        0.043     5.851    or1200_mult_mac/mul_prod_i_26/O
    DSP48_X5Y86          net (fo=2, unplaced)         0.494     6.345    or1200_mult_mac/y[6]
    DSP48_X5Y86          DSP48E1 (Prop_dsp48e1_B[6]_PCOUT[47])
                                                      2.749     9.094    or1200_mult_mac/mul_prod__1/PCOUT[47]
    DSP48_X5Y87          net (fo=1, unset)            0.000     9.094    or1200_mult_mac/mul_prod__1_n_106
    DSP48_X5Y87          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077    10.171    or1200_mult_mac/mul_prod__2/P[0]
    SLICE_X81Y205        net (fo=2, unset)            0.708    10.879    or1200_mult_mac/mul_prod__2_n_105
    SLICE_X81Y205        LUT2 (Prop_lut2_I0_O)        0.043    10.922    or1200_mult_mac/mul_prod_r[19]_i_6/O
    SLICE_X81Y205        net (fo=1, unset)            0.012    10.934    or1200_mult_mac/mul_prod_r[19]_i_6_n_0
    SLICE_X81Y205        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.249    11.183    or1200_mult_mac/mul_prod_r_reg[19]_i_3/CO[3]
    SLICE_X81Y206        net (fo=1, unset)            0.000    11.183    or1200_mult_mac/mul_prod_r_reg[19]_i_3_n_0
    SLICE_X81Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.237    or1200_mult_mac/mul_prod_r_reg[23]_i_3/CO[3]
    SLICE_X81Y207        net (fo=1, unset)            0.000    11.237    or1200_mult_mac/mul_prod_r_reg[23]_i_3_n_0
    SLICE_X81Y207        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.291    or1200_mult_mac/mul_prod_r_reg[27]_i_3/CO[3]
    SLICE_X81Y208        net (fo=1, unset)            0.000    11.291    or1200_mult_mac/mul_prod_r_reg[27]_i_3_n_0
    SLICE_X81Y208        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.345    or1200_mult_mac/mul_prod_r_reg[35]_i_3/CO[3]
    SLICE_X81Y209        net (fo=1, unset)            0.000    11.345    or1200_mult_mac/mul_prod_r_reg[35]_i_3_n_0
    SLICE_X81Y209        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.399    or1200_mult_mac/mul_prod_r_reg[35]_i_2/CO[3]
    SLICE_X81Y210        net (fo=1, unset)            0.000    11.399    or1200_mult_mac/mul_prod_r_reg[35]_i_2_n_0
    SLICE_X81Y210        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.453    or1200_mult_mac/mul_prod_r_reg[39]_i_2/CO[3]
    SLICE_X81Y211        net (fo=1, unset)            0.007    11.460    or1200_mult_mac/mul_prod_r_reg[39]_i_2_n_0
    SLICE_X81Y211        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.514    or1200_mult_mac/mul_prod_r_reg[43]_i_2/CO[3]
    SLICE_X81Y212        net (fo=1, unset)            0.000    11.514    or1200_mult_mac/mul_prod_r_reg[43]_i_2_n_0
    SLICE_X81Y212        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.568    or1200_mult_mac/mul_prod_r_reg[47]_i_2/CO[3]
    SLICE_X81Y213        net (fo=1, unset)            0.000    11.568    or1200_mult_mac/mul_prod_r_reg[47]_i_2_n_0
    SLICE_X81Y213        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.622    or1200_mult_mac/mul_prod_r_reg[51]_i_2/CO[3]
    SLICE_X81Y214        net (fo=1, unset)            0.000    11.622    or1200_mult_mac/mul_prod_r_reg[51]_i_2_n_0
    SLICE_X81Y214        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.676    or1200_mult_mac/mul_prod_r_reg[55]_i_2/CO[3]
    SLICE_X81Y215        net (fo=1, unset)            0.000    11.676    or1200_mult_mac/mul_prod_r_reg[55]_i_2_n_0
    SLICE_X81Y215        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.730    or1200_mult_mac/mul_prod_r_reg[59]_i_2/CO[3]
    SLICE_X81Y216        net (fo=1, unset)            0.000    11.730    or1200_mult_mac/mul_prod_r_reg[59]_i_2_n_0
    SLICE_X81Y216        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.157    11.887    or1200_mult_mac/mul_prod_r_reg[63]_i_5/O[3]
    SLICE_X81Y218        net (fo=1, unplaced)         0.340    12.227    or1200_mult_mac/mul_prod__3[63]
    SLICE_X81Y218        LUT6 (Prop_lut6_I1_O)        0.043    12.270    or1200_mult_mac/mul_prod_r[63]_i_2/O
    SLICE_X81Y218        net (fo=1, unset)            0.052    12.322    or1200_mult_mac/p_1_in[63]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AT38                                              0.000     7.000    clk
    AT38                 net (fo=0)                   0.000     7.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     7.563    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.921     9.484    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.567    clk_IBUF_BUFG_inst/O
    SLICE_X81Y218        net (fo=728, unplaced)       1.259    10.826    or1200_mult_mac/clk
                         clock pessimism              0.218    11.044    
                         clock uncertainty           -0.035    11.009    
    SLICE_X81Y218        FDRE (Setup_fdre_C_D)        0.047    11.056    or1200_mult_mac/mul_prod_r_reg[63]
  -------------------------------------------------------------------
                         required time                         11.056    
                         arrival time                         -12.322    
  -------------------------------------------------------------------
                         slack                                 -1.266    

Slack (VIOLATED) :        -1.254ns  (required time - arrival time)
  Source:                 or1200_ctrl/alu_op_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        8.090ns  (logic 5.119ns (63.276%)  route 2.971ns (36.724%))
  Logic Levels:           19  (CARRY4=12 DSP48E1=2 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.825ns = ( 10.825 - 7.000 ) 
    Source Clock Delay      (SCD):    4.219ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AT38                                              0.000     0.000    clk
    AT38                 net (fo=0)                   0.000     0.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.022     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    clk_IBUF_BUFG_inst/O
    SLICE_X81Y219        net (fo=728, unplaced)       1.434     4.219    or1200_ctrl/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y219        FDRE (Prop_fdre_C_Q)         0.175     4.394    or1200_ctrl/alu_op_reg[3]/Q
    SLICE_X76Y217        net (fo=72, unset)           0.617     5.011    or1200_mult_mac/alu_op[3]
    SLICE_X76Y217        LUT6 (Prop_lut6_I0_O)        0.043     5.054    or1200_mult_mac/mul_prod_i_50/O
    SLICE_X76Y218        net (fo=4, unplaced)         0.304     5.358    or1200_mult_mac/y2
    SLICE_X76Y218        LUT6 (Prop_lut6_I0_O)        0.043     5.401    or1200_mult_mac/mul_prod_i_41/O
    SLICE_X76Y214        net (fo=32, unplaced)        0.407     5.808    or1200_mult_mac/mul_prod_i_41_n_0
    SLICE_X76Y214        LUT4 (Prop_lut4_I3_O)        0.043     5.851    or1200_mult_mac/mul_prod_i_26/O
    DSP48_X5Y86          net (fo=2, unplaced)         0.494     6.345    or1200_mult_mac/y[6]
    DSP48_X5Y86          DSP48E1 (Prop_dsp48e1_B[6]_PCOUT[47])
                                                      2.749     9.094    or1200_mult_mac/mul_prod__1/PCOUT[47]
    DSP48_X5Y87          net (fo=1, unset)            0.000     9.094    or1200_mult_mac/mul_prod__1_n_106
    DSP48_X5Y87          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077    10.171    or1200_mult_mac/mul_prod__2/P[0]
    SLICE_X81Y205        net (fo=2, unset)            0.708    10.879    or1200_mult_mac/mul_prod__2_n_105
    SLICE_X81Y205        LUT2 (Prop_lut2_I0_O)        0.043    10.922    or1200_mult_mac/mul_prod_r[19]_i_6/O
    SLICE_X81Y205        net (fo=1, unset)            0.012    10.934    or1200_mult_mac/mul_prod_r[19]_i_6_n_0
    SLICE_X81Y205        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.249    11.183    or1200_mult_mac/mul_prod_r_reg[19]_i_3/CO[3]
    SLICE_X81Y206        net (fo=1, unset)            0.000    11.183    or1200_mult_mac/mul_prod_r_reg[19]_i_3_n_0
    SLICE_X81Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.237    or1200_mult_mac/mul_prod_r_reg[23]_i_3/CO[3]
    SLICE_X81Y207        net (fo=1, unset)            0.000    11.237    or1200_mult_mac/mul_prod_r_reg[23]_i_3_n_0
    SLICE_X81Y207        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.291    or1200_mult_mac/mul_prod_r_reg[27]_i_3/CO[3]
    SLICE_X81Y208        net (fo=1, unset)            0.000    11.291    or1200_mult_mac/mul_prod_r_reg[27]_i_3_n_0
    SLICE_X81Y208        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.345    or1200_mult_mac/mul_prod_r_reg[35]_i_3/CO[3]
    SLICE_X81Y209        net (fo=1, unset)            0.000    11.345    or1200_mult_mac/mul_prod_r_reg[35]_i_3_n_0
    SLICE_X81Y209        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.399    or1200_mult_mac/mul_prod_r_reg[35]_i_2/CO[3]
    SLICE_X81Y210        net (fo=1, unset)            0.000    11.399    or1200_mult_mac/mul_prod_r_reg[35]_i_2_n_0
    SLICE_X81Y210        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.453    or1200_mult_mac/mul_prod_r_reg[39]_i_2/CO[3]
    SLICE_X81Y211        net (fo=1, unset)            0.007    11.460    or1200_mult_mac/mul_prod_r_reg[39]_i_2_n_0
    SLICE_X81Y211        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.514    or1200_mult_mac/mul_prod_r_reg[43]_i_2/CO[3]
    SLICE_X81Y212        net (fo=1, unset)            0.000    11.514    or1200_mult_mac/mul_prod_r_reg[43]_i_2_n_0
    SLICE_X81Y212        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.568    or1200_mult_mac/mul_prod_r_reg[47]_i_2/CO[3]
    SLICE_X81Y213        net (fo=1, unset)            0.000    11.568    or1200_mult_mac/mul_prod_r_reg[47]_i_2_n_0
    SLICE_X81Y213        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.622    or1200_mult_mac/mul_prod_r_reg[51]_i_2/CO[3]
    SLICE_X81Y214        net (fo=1, unset)            0.000    11.622    or1200_mult_mac/mul_prod_r_reg[51]_i_2_n_0
    SLICE_X81Y214        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.676    or1200_mult_mac/mul_prod_r_reg[55]_i_2/CO[3]
    SLICE_X81Y215        net (fo=1, unset)            0.000    11.676    or1200_mult_mac/mul_prod_r_reg[55]_i_2_n_0
    SLICE_X81Y215        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.730    or1200_mult_mac/mul_prod_r_reg[59]_i_2/CO[3]
    SLICE_X81Y216        net (fo=1, unset)            0.000    11.730    or1200_mult_mac/mul_prod_r_reg[59]_i_2_n_0
    SLICE_X81Y216        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114    11.844    or1200_mult_mac/mul_prod_r_reg[63]_i_5/O[0]
    SLICE_X81Y220        net (fo=1, unplaced)         0.370    12.214    or1200_mult_mac/mul_prod__3[60]
    SLICE_X81Y220        LUT6 (Prop_lut6_I1_O)        0.043    12.257    or1200_mult_mac/mul_prod_r[60]_i_1/O
    SLICE_X81Y220        net (fo=1, unset)            0.052    12.309    or1200_mult_mac/p_1_in[60]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AT38                                              0.000     7.000    clk
    AT38                 net (fo=0)                   0.000     7.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     7.563    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.921     9.484    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.567    clk_IBUF_BUFG_inst/O
    SLICE_X81Y220        net (fo=728, unplaced)       1.258    10.825    or1200_mult_mac/clk
                         clock pessimism              0.218    11.043    
                         clock uncertainty           -0.035    11.008    
    SLICE_X81Y220        FDRE (Setup_fdre_C_D)        0.047    11.055    or1200_mult_mac/mul_prod_r_reg[60]
  -------------------------------------------------------------------
                         required time                         11.055    
                         arrival time                         -12.309    
  -------------------------------------------------------------------
                         slack                                 -1.254    

Slack (VIOLATED) :        -1.248ns  (required time - arrival time)
  Source:                 or1200_ctrl/alu_op_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        8.082ns  (logic 5.065ns (62.670%)  route 3.017ns (37.330%))
  Logic Levels:           18  (CARRY4=11 DSP48E1=2 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.823ns = ( 10.823 - 7.000 ) 
    Source Clock Delay      (SCD):    4.219ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AT38                                              0.000     0.000    clk
    AT38                 net (fo=0)                   0.000     0.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.022     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    clk_IBUF_BUFG_inst/O
    SLICE_X81Y219        net (fo=728, unplaced)       1.434     4.219    or1200_ctrl/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y219        FDRE (Prop_fdre_C_Q)         0.175     4.394    or1200_ctrl/alu_op_reg[3]/Q
    SLICE_X76Y217        net (fo=72, unset)           0.617     5.011    or1200_mult_mac/alu_op[3]
    SLICE_X76Y217        LUT6 (Prop_lut6_I0_O)        0.043     5.054    or1200_mult_mac/mul_prod_i_50/O
    SLICE_X76Y218        net (fo=4, unplaced)         0.304     5.358    or1200_mult_mac/y2
    SLICE_X76Y218        LUT6 (Prop_lut6_I0_O)        0.043     5.401    or1200_mult_mac/mul_prod_i_41/O
    SLICE_X76Y214        net (fo=32, unplaced)        0.407     5.808    or1200_mult_mac/mul_prod_i_41_n_0
    SLICE_X76Y214        LUT4 (Prop_lut4_I3_O)        0.043     5.851    or1200_mult_mac/mul_prod_i_26/O
    DSP48_X5Y86          net (fo=2, unplaced)         0.494     6.345    or1200_mult_mac/y[6]
    DSP48_X5Y86          DSP48E1 (Prop_dsp48e1_B[6]_PCOUT[47])
                                                      2.749     9.094    or1200_mult_mac/mul_prod__1/PCOUT[47]
    DSP48_X5Y87          net (fo=1, unset)            0.000     9.094    or1200_mult_mac/mul_prod__1_n_106
    DSP48_X5Y87          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077    10.171    or1200_mult_mac/mul_prod__2/P[0]
    SLICE_X81Y205        net (fo=2, unset)            0.708    10.879    or1200_mult_mac/mul_prod__2_n_105
    SLICE_X81Y205        LUT2 (Prop_lut2_I0_O)        0.043    10.922    or1200_mult_mac/mul_prod_r[19]_i_6/O
    SLICE_X81Y205        net (fo=1, unset)            0.012    10.934    or1200_mult_mac/mul_prod_r[19]_i_6_n_0
    SLICE_X81Y205        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.249    11.183    or1200_mult_mac/mul_prod_r_reg[19]_i_3/CO[3]
    SLICE_X81Y206        net (fo=1, unset)            0.000    11.183    or1200_mult_mac/mul_prod_r_reg[19]_i_3_n_0
    SLICE_X81Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.237    or1200_mult_mac/mul_prod_r_reg[23]_i_3/CO[3]
    SLICE_X81Y207        net (fo=1, unset)            0.000    11.237    or1200_mult_mac/mul_prod_r_reg[23]_i_3_n_0
    SLICE_X81Y207        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.291    or1200_mult_mac/mul_prod_r_reg[27]_i_3/CO[3]
    SLICE_X81Y208        net (fo=1, unset)            0.000    11.291    or1200_mult_mac/mul_prod_r_reg[27]_i_3_n_0
    SLICE_X81Y208        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.345    or1200_mult_mac/mul_prod_r_reg[35]_i_3/CO[3]
    SLICE_X81Y209        net (fo=1, unset)            0.000    11.345    or1200_mult_mac/mul_prod_r_reg[35]_i_3_n_0
    SLICE_X81Y209        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.399    or1200_mult_mac/mul_prod_r_reg[35]_i_2/CO[3]
    SLICE_X81Y210        net (fo=1, unset)            0.000    11.399    or1200_mult_mac/mul_prod_r_reg[35]_i_2_n_0
    SLICE_X81Y210        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.453    or1200_mult_mac/mul_prod_r_reg[39]_i_2/CO[3]
    SLICE_X81Y211        net (fo=1, unset)            0.007    11.460    or1200_mult_mac/mul_prod_r_reg[39]_i_2_n_0
    SLICE_X81Y211        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.514    or1200_mult_mac/mul_prod_r_reg[43]_i_2/CO[3]
    SLICE_X81Y212        net (fo=1, unset)            0.000    11.514    or1200_mult_mac/mul_prod_r_reg[43]_i_2_n_0
    SLICE_X81Y212        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.568    or1200_mult_mac/mul_prod_r_reg[47]_i_2/CO[3]
    SLICE_X81Y213        net (fo=1, unset)            0.000    11.568    or1200_mult_mac/mul_prod_r_reg[47]_i_2_n_0
    SLICE_X81Y213        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.622    or1200_mult_mac/mul_prod_r_reg[51]_i_2/CO[3]
    SLICE_X81Y214        net (fo=1, unset)            0.000    11.622    or1200_mult_mac/mul_prod_r_reg[51]_i_2_n_0
    SLICE_X81Y214        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.676    or1200_mult_mac/mul_prod_r_reg[55]_i_2/CO[3]
    SLICE_X81Y215        net (fo=1, unset)            0.000    11.676    or1200_mult_mac/mul_prod_r_reg[55]_i_2_n_0
    SLICE_X81Y215        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114    11.790    or1200_mult_mac/mul_prod_r_reg[59]_i_2/O[0]
    SLICE_X81Y220        net (fo=1, unplaced)         0.416    12.206    or1200_mult_mac/mul_prod__3[56]
    SLICE_X81Y220        LUT6 (Prop_lut6_I1_O)        0.043    12.249    or1200_mult_mac/mul_prod_r[56]_i_1/O
    SLICE_X81Y220        net (fo=1, unset)            0.052    12.301    or1200_mult_mac/p_1_in[56]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AT38                                              0.000     7.000    clk
    AT38                 net (fo=0)                   0.000     7.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     7.563    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.921     9.484    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.567    clk_IBUF_BUFG_inst/O
    SLICE_X81Y220        net (fo=728, unplaced)       1.256    10.823    or1200_mult_mac/clk
                         clock pessimism              0.218    11.041    
                         clock uncertainty           -0.035    11.006    
    SLICE_X81Y220        FDRE (Setup_fdre_C_D)        0.047    11.053    or1200_mult_mac/mul_prod_r_reg[56]
  -------------------------------------------------------------------
                         required time                         11.053    
                         arrival time                         -12.301    
  -------------------------------------------------------------------
                         slack                                 -1.248    

Slack (VIOLATED) :        -1.240ns  (required time - arrival time)
  Source:                 or1200_ctrl/alu_op_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        8.076ns  (logic 5.017ns (62.122%)  route 3.059ns (37.878%))
  Logic Levels:           17  (CARRY4=10 DSP48E1=2 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.825ns = ( 10.825 - 7.000 ) 
    Source Clock Delay      (SCD):    4.219ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AT38                                              0.000     0.000    clk
    AT38                 net (fo=0)                   0.000     0.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.022     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    clk_IBUF_BUFG_inst/O
    SLICE_X81Y219        net (fo=728, unplaced)       1.434     4.219    or1200_ctrl/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y219        FDRE (Prop_fdre_C_Q)         0.175     4.394    or1200_ctrl/alu_op_reg[3]/Q
    SLICE_X76Y217        net (fo=72, unset)           0.617     5.011    or1200_mult_mac/alu_op[3]
    SLICE_X76Y217        LUT6 (Prop_lut6_I0_O)        0.043     5.054    or1200_mult_mac/mul_prod_i_50/O
    SLICE_X76Y218        net (fo=4, unplaced)         0.304     5.358    or1200_mult_mac/y2
    SLICE_X76Y218        LUT6 (Prop_lut6_I0_O)        0.043     5.401    or1200_mult_mac/mul_prod_i_41/O
    SLICE_X76Y214        net (fo=32, unplaced)        0.407     5.808    or1200_mult_mac/mul_prod_i_41_n_0
    SLICE_X76Y214        LUT4 (Prop_lut4_I3_O)        0.043     5.851    or1200_mult_mac/mul_prod_i_26/O
    DSP48_X5Y86          net (fo=2, unplaced)         0.494     6.345    or1200_mult_mac/y[6]
    DSP48_X5Y86          DSP48E1 (Prop_dsp48e1_B[6]_PCOUT[47])
                                                      2.749     9.094    or1200_mult_mac/mul_prod__1/PCOUT[47]
    DSP48_X5Y87          net (fo=1, unset)            0.000     9.094    or1200_mult_mac/mul_prod__1_n_106
    DSP48_X5Y87          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077    10.171    or1200_mult_mac/mul_prod__2/P[0]
    SLICE_X81Y205        net (fo=2, unset)            0.708    10.879    or1200_mult_mac/mul_prod__2_n_105
    SLICE_X81Y205        LUT2 (Prop_lut2_I0_O)        0.043    10.922    or1200_mult_mac/mul_prod_r[19]_i_6/O
    SLICE_X81Y205        net (fo=1, unset)            0.012    10.934    or1200_mult_mac/mul_prod_r[19]_i_6_n_0
    SLICE_X81Y205        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.249    11.183    or1200_mult_mac/mul_prod_r_reg[19]_i_3/CO[3]
    SLICE_X81Y206        net (fo=1, unset)            0.000    11.183    or1200_mult_mac/mul_prod_r_reg[19]_i_3_n_0
    SLICE_X81Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.237    or1200_mult_mac/mul_prod_r_reg[23]_i_3/CO[3]
    SLICE_X81Y207        net (fo=1, unset)            0.000    11.237    or1200_mult_mac/mul_prod_r_reg[23]_i_3_n_0
    SLICE_X81Y207        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.291    or1200_mult_mac/mul_prod_r_reg[27]_i_3/CO[3]
    SLICE_X81Y208        net (fo=1, unset)            0.000    11.291    or1200_mult_mac/mul_prod_r_reg[27]_i_3_n_0
    SLICE_X81Y208        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.345    or1200_mult_mac/mul_prod_r_reg[35]_i_3/CO[3]
    SLICE_X81Y209        net (fo=1, unset)            0.000    11.345    or1200_mult_mac/mul_prod_r_reg[35]_i_3_n_0
    SLICE_X81Y209        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.399    or1200_mult_mac/mul_prod_r_reg[35]_i_2/CO[3]
    SLICE_X81Y210        net (fo=1, unset)            0.000    11.399    or1200_mult_mac/mul_prod_r_reg[35]_i_2_n_0
    SLICE_X81Y210        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.453    or1200_mult_mac/mul_prod_r_reg[39]_i_2/CO[3]
    SLICE_X81Y211        net (fo=1, unset)            0.007    11.460    or1200_mult_mac/mul_prod_r_reg[39]_i_2_n_0
    SLICE_X81Y211        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.514    or1200_mult_mac/mul_prod_r_reg[43]_i_2/CO[3]
    SLICE_X81Y212        net (fo=1, unset)            0.000    11.514    or1200_mult_mac/mul_prod_r_reg[43]_i_2_n_0
    SLICE_X81Y212        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.568    or1200_mult_mac/mul_prod_r_reg[47]_i_2/CO[3]
    SLICE_X81Y213        net (fo=1, unset)            0.000    11.568    or1200_mult_mac/mul_prod_r_reg[47]_i_2_n_0
    SLICE_X81Y213        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.622    or1200_mult_mac/mul_prod_r_reg[51]_i_2/CO[3]
    SLICE_X81Y214        net (fo=1, unset)            0.000    11.622    or1200_mult_mac/mul_prod_r_reg[51]_i_2_n_0
    SLICE_X81Y214        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.120    11.742    or1200_mult_mac/mul_prod_r_reg[55]_i_2/O[2]
    SLICE_X81Y220        net (fo=1, unplaced)         0.458    12.200    or1200_mult_mac/mul_prod__3[54]
    SLICE_X81Y220        LUT6 (Prop_lut6_I1_O)        0.043    12.243    or1200_mult_mac/mul_prod_r[54]_i_1/O
    SLICE_X81Y220        net (fo=1, unset)            0.052    12.295    or1200_mult_mac/p_1_in[54]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AT38                                              0.000     7.000    clk
    AT38                 net (fo=0)                   0.000     7.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     7.563    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.921     9.484    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.567    clk_IBUF_BUFG_inst/O
    SLICE_X81Y220        net (fo=728, unplaced)       1.258    10.825    or1200_mult_mac/clk
                         clock pessimism              0.218    11.043    
                         clock uncertainty           -0.035    11.008    
    SLICE_X81Y220        FDRE (Setup_fdre_C_D)        0.047    11.055    or1200_mult_mac/mul_prod_r_reg[54]
  -------------------------------------------------------------------
                         required time                         11.055    
                         arrival time                         -12.295    
  -------------------------------------------------------------------
                         slack                                 -1.240    

Slack (VIOLATED) :        -1.236ns  (required time - arrival time)
  Source:                 or1200_ctrl/alu_op_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        8.070ns  (logic 5.071ns (62.838%)  route 2.999ns (37.162%))
  Logic Levels:           18  (CARRY4=11 DSP48E1=2 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.823ns = ( 10.823 - 7.000 ) 
    Source Clock Delay      (SCD):    4.219ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AT38                                              0.000     0.000    clk
    AT38                 net (fo=0)                   0.000     0.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.022     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    clk_IBUF_BUFG_inst/O
    SLICE_X81Y219        net (fo=728, unplaced)       1.434     4.219    or1200_ctrl/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y219        FDRE (Prop_fdre_C_Q)         0.175     4.394    or1200_ctrl/alu_op_reg[3]/Q
    SLICE_X76Y217        net (fo=72, unset)           0.617     5.011    or1200_mult_mac/alu_op[3]
    SLICE_X76Y217        LUT6 (Prop_lut6_I0_O)        0.043     5.054    or1200_mult_mac/mul_prod_i_50/O
    SLICE_X76Y218        net (fo=4, unplaced)         0.304     5.358    or1200_mult_mac/y2
    SLICE_X76Y218        LUT6 (Prop_lut6_I0_O)        0.043     5.401    or1200_mult_mac/mul_prod_i_41/O
    SLICE_X76Y214        net (fo=32, unplaced)        0.407     5.808    or1200_mult_mac/mul_prod_i_41_n_0
    SLICE_X76Y214        LUT4 (Prop_lut4_I3_O)        0.043     5.851    or1200_mult_mac/mul_prod_i_26/O
    DSP48_X5Y86          net (fo=2, unplaced)         0.494     6.345    or1200_mult_mac/y[6]
    DSP48_X5Y86          DSP48E1 (Prop_dsp48e1_B[6]_PCOUT[47])
                                                      2.749     9.094    or1200_mult_mac/mul_prod__1/PCOUT[47]
    DSP48_X5Y87          net (fo=1, unset)            0.000     9.094    or1200_mult_mac/mul_prod__1_n_106
    DSP48_X5Y87          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077    10.171    or1200_mult_mac/mul_prod__2/P[0]
    SLICE_X81Y205        net (fo=2, unset)            0.708    10.879    or1200_mult_mac/mul_prod__2_n_105
    SLICE_X81Y205        LUT2 (Prop_lut2_I0_O)        0.043    10.922    or1200_mult_mac/mul_prod_r[19]_i_6/O
    SLICE_X81Y205        net (fo=1, unset)            0.012    10.934    or1200_mult_mac/mul_prod_r[19]_i_6_n_0
    SLICE_X81Y205        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.249    11.183    or1200_mult_mac/mul_prod_r_reg[19]_i_3/CO[3]
    SLICE_X81Y206        net (fo=1, unset)            0.000    11.183    or1200_mult_mac/mul_prod_r_reg[19]_i_3_n_0
    SLICE_X81Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.237    or1200_mult_mac/mul_prod_r_reg[23]_i_3/CO[3]
    SLICE_X81Y207        net (fo=1, unset)            0.000    11.237    or1200_mult_mac/mul_prod_r_reg[23]_i_3_n_0
    SLICE_X81Y207        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.291    or1200_mult_mac/mul_prod_r_reg[27]_i_3/CO[3]
    SLICE_X81Y208        net (fo=1, unset)            0.000    11.291    or1200_mult_mac/mul_prod_r_reg[27]_i_3_n_0
    SLICE_X81Y208        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.345    or1200_mult_mac/mul_prod_r_reg[35]_i_3/CO[3]
    SLICE_X81Y209        net (fo=1, unset)            0.000    11.345    or1200_mult_mac/mul_prod_r_reg[35]_i_3_n_0
    SLICE_X81Y209        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.399    or1200_mult_mac/mul_prod_r_reg[35]_i_2/CO[3]
    SLICE_X81Y210        net (fo=1, unset)            0.000    11.399    or1200_mult_mac/mul_prod_r_reg[35]_i_2_n_0
    SLICE_X81Y210        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.453    or1200_mult_mac/mul_prod_r_reg[39]_i_2/CO[3]
    SLICE_X81Y211        net (fo=1, unset)            0.007    11.460    or1200_mult_mac/mul_prod_r_reg[39]_i_2_n_0
    SLICE_X81Y211        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.514    or1200_mult_mac/mul_prod_r_reg[43]_i_2/CO[3]
    SLICE_X81Y212        net (fo=1, unset)            0.000    11.514    or1200_mult_mac/mul_prod_r_reg[43]_i_2_n_0
    SLICE_X81Y212        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.568    or1200_mult_mac/mul_prod_r_reg[47]_i_2/CO[3]
    SLICE_X81Y213        net (fo=1, unset)            0.000    11.568    or1200_mult_mac/mul_prod_r_reg[47]_i_2_n_0
    SLICE_X81Y213        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.622    or1200_mult_mac/mul_prod_r_reg[51]_i_2/CO[3]
    SLICE_X81Y214        net (fo=1, unset)            0.000    11.622    or1200_mult_mac/mul_prod_r_reg[51]_i_2_n_0
    SLICE_X81Y214        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.676    or1200_mult_mac/mul_prod_r_reg[55]_i_2/CO[3]
    SLICE_X81Y215        net (fo=1, unset)            0.000    11.676    or1200_mult_mac/mul_prod_r_reg[55]_i_2_n_0
    SLICE_X81Y215        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.120    11.796    or1200_mult_mac/mul_prod_r_reg[59]_i_2/O[2]
    SLICE_X80Y221        net (fo=1, unplaced)         0.398    12.194    or1200_mult_mac/mul_prod__3[58]
    SLICE_X80Y221        LUT6 (Prop_lut6_I1_O)        0.043    12.237    or1200_mult_mac/mul_prod_r[58]_i_1/O
    SLICE_X80Y221        net (fo=1, unset)            0.052    12.289    or1200_mult_mac/p_1_in[58]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AT38                                              0.000     7.000    clk
    AT38                 net (fo=0)                   0.000     7.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     7.563    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.921     9.484    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.567    clk_IBUF_BUFG_inst/O
    SLICE_X80Y221        net (fo=728, unplaced)       1.256    10.823    or1200_mult_mac/clk
                         clock pessimism              0.218    11.041    
                         clock uncertainty           -0.035    11.006    
    SLICE_X80Y221        FDRE (Setup_fdre_C_D)        0.047    11.053    or1200_mult_mac/mul_prod_r_reg[58]
  -------------------------------------------------------------------
                         required time                         11.053    
                         arrival time                         -12.289    
  -------------------------------------------------------------------
                         slack                                 -1.236    

Slack (VIOLATED) :        -1.235ns  (required time - arrival time)
  Source:                 or1200_ctrl/alu_op_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        8.073ns  (logic 5.124ns (63.471%)  route 2.949ns (36.529%))
  Logic Levels:           18  (CARRY4=11 DSP48E1=2 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.827ns = ( 10.827 - 7.000 ) 
    Source Clock Delay      (SCD):    4.219ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AT38                                              0.000     0.000    clk
    AT38                 net (fo=0)                   0.000     0.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.022     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    clk_IBUF_BUFG_inst/O
    SLICE_X81Y219        net (fo=728, unplaced)       1.434     4.219    or1200_ctrl/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y219        FDRE (Prop_fdre_C_Q)         0.175     4.394    or1200_ctrl/alu_op_reg[3]/Q
    SLICE_X76Y217        net (fo=72, unset)           0.617     5.011    or1200_mult_mac/alu_op[3]
    SLICE_X76Y217        LUT6 (Prop_lut6_I0_O)        0.043     5.054    or1200_mult_mac/mul_prod_i_50/O
    SLICE_X76Y218        net (fo=4, unplaced)         0.304     5.358    or1200_mult_mac/y2
    SLICE_X76Y218        LUT6 (Prop_lut6_I0_O)        0.043     5.401    or1200_mult_mac/mul_prod_i_41/O
    SLICE_X76Y214        net (fo=32, unplaced)        0.407     5.808    or1200_mult_mac/mul_prod_i_41_n_0
    SLICE_X76Y214        LUT4 (Prop_lut4_I3_O)        0.043     5.851    or1200_mult_mac/mul_prod_i_26/O
    DSP48_X5Y86          net (fo=2, unplaced)         0.494     6.345    or1200_mult_mac/y[6]
    DSP48_X5Y86          DSP48E1 (Prop_dsp48e1_B[6]_PCOUT[47])
                                                      2.749     9.094    or1200_mult_mac/mul_prod__1/PCOUT[47]
    DSP48_X5Y87          net (fo=1, unset)            0.000     9.094    or1200_mult_mac/mul_prod__1_n_106
    DSP48_X5Y87          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077    10.171    or1200_mult_mac/mul_prod__2/P[0]
    SLICE_X81Y205        net (fo=2, unset)            0.708    10.879    or1200_mult_mac/mul_prod__2_n_105
    SLICE_X81Y205        LUT2 (Prop_lut2_I0_O)        0.043    10.922    or1200_mult_mac/mul_prod_r[19]_i_6/O
    SLICE_X81Y205        net (fo=1, unset)            0.012    10.934    or1200_mult_mac/mul_prod_r[19]_i_6_n_0
    SLICE_X81Y205        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.249    11.183    or1200_mult_mac/mul_prod_r_reg[19]_i_3/CO[3]
    SLICE_X81Y206        net (fo=1, unset)            0.000    11.183    or1200_mult_mac/mul_prod_r_reg[19]_i_3_n_0
    SLICE_X81Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.237    or1200_mult_mac/mul_prod_r_reg[23]_i_3/CO[3]
    SLICE_X81Y207        net (fo=1, unset)            0.000    11.237    or1200_mult_mac/mul_prod_r_reg[23]_i_3_n_0
    SLICE_X81Y207        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.291    or1200_mult_mac/mul_prod_r_reg[27]_i_3/CO[3]
    SLICE_X81Y208        net (fo=1, unset)            0.000    11.291    or1200_mult_mac/mul_prod_r_reg[27]_i_3_n_0
    SLICE_X81Y208        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.345    or1200_mult_mac/mul_prod_r_reg[35]_i_3/CO[3]
    SLICE_X81Y209        net (fo=1, unset)            0.000    11.345    or1200_mult_mac/mul_prod_r_reg[35]_i_3_n_0
    SLICE_X81Y209        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.399    or1200_mult_mac/mul_prod_r_reg[35]_i_2/CO[3]
    SLICE_X81Y210        net (fo=1, unset)            0.000    11.399    or1200_mult_mac/mul_prod_r_reg[35]_i_2_n_0
    SLICE_X81Y210        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.453    or1200_mult_mac/mul_prod_r_reg[39]_i_2/CO[3]
    SLICE_X81Y211        net (fo=1, unset)            0.007    11.460    or1200_mult_mac/mul_prod_r_reg[39]_i_2_n_0
    SLICE_X81Y211        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.514    or1200_mult_mac/mul_prod_r_reg[43]_i_2/CO[3]
    SLICE_X81Y212        net (fo=1, unset)            0.000    11.514    or1200_mult_mac/mul_prod_r_reg[43]_i_2_n_0
    SLICE_X81Y212        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.568    or1200_mult_mac/mul_prod_r_reg[47]_i_2/CO[3]
    SLICE_X81Y213        net (fo=1, unset)            0.000    11.568    or1200_mult_mac/mul_prod_r_reg[47]_i_2_n_0
    SLICE_X81Y213        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.622    or1200_mult_mac/mul_prod_r_reg[51]_i_2/CO[3]
    SLICE_X81Y214        net (fo=1, unset)            0.000    11.622    or1200_mult_mac/mul_prod_r_reg[51]_i_2_n_0
    SLICE_X81Y214        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.676    or1200_mult_mac/mul_prod_r_reg[55]_i_2/CO[3]
    SLICE_X81Y215        net (fo=1, unset)            0.000    11.676    or1200_mult_mac/mul_prod_r_reg[55]_i_2_n_0
    SLICE_X81Y215        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173    11.849    or1200_mult_mac/mul_prod_r_reg[59]_i_2/O[1]
    SLICE_X83Y215        net (fo=1, unplaced)         0.348    12.197    or1200_mult_mac/mul_prod__3[57]
    SLICE_X83Y215        LUT6 (Prop_lut6_I1_O)        0.043    12.240    or1200_mult_mac/mul_prod_r[57]_i_1/O
    SLICE_X83Y215        net (fo=1, unset)            0.052    12.292    or1200_mult_mac/p_1_in[57]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AT38                                              0.000     7.000    clk
    AT38                 net (fo=0)                   0.000     7.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     7.563    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.921     9.484    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.567    clk_IBUF_BUFG_inst/O
    SLICE_X83Y215        net (fo=728, unplaced)       1.260    10.827    or1200_mult_mac/clk
                         clock pessimism              0.218    11.045    
                         clock uncertainty           -0.035    11.010    
    SLICE_X83Y215        FDRE (Setup_fdre_C_D)        0.047    11.057    or1200_mult_mac/mul_prod_r_reg[57]
  -------------------------------------------------------------------
                         required time                         11.057    
                         arrival time                         -12.292    
  -------------------------------------------------------------------
                         slack                                 -1.235    

Slack (VIOLATED) :        -1.224ns  (required time - arrival time)
  Source:                 or1200_ctrl/alu_op_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        8.062ns  (logic 5.011ns (62.156%)  route 3.051ns (37.844%))
  Logic Levels:           17  (CARRY4=10 DSP48E1=2 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.827ns = ( 10.827 - 7.000 ) 
    Source Clock Delay      (SCD):    4.219ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AT38                                              0.000     0.000    clk
    AT38                 net (fo=0)                   0.000     0.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.022     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    clk_IBUF_BUFG_inst/O
    SLICE_X81Y219        net (fo=728, unplaced)       1.434     4.219    or1200_ctrl/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y219        FDRE (Prop_fdre_C_Q)         0.175     4.394    or1200_ctrl/alu_op_reg[3]/Q
    SLICE_X76Y217        net (fo=72, unset)           0.617     5.011    or1200_mult_mac/alu_op[3]
    SLICE_X76Y217        LUT6 (Prop_lut6_I0_O)        0.043     5.054    or1200_mult_mac/mul_prod_i_50/O
    SLICE_X76Y218        net (fo=4, unplaced)         0.304     5.358    or1200_mult_mac/y2
    SLICE_X76Y218        LUT6 (Prop_lut6_I0_O)        0.043     5.401    or1200_mult_mac/mul_prod_i_41/O
    SLICE_X76Y214        net (fo=32, unplaced)        0.407     5.808    or1200_mult_mac/mul_prod_i_41_n_0
    SLICE_X76Y214        LUT4 (Prop_lut4_I3_O)        0.043     5.851    or1200_mult_mac/mul_prod_i_26/O
    DSP48_X5Y86          net (fo=2, unplaced)         0.494     6.345    or1200_mult_mac/y[6]
    DSP48_X5Y86          DSP48E1 (Prop_dsp48e1_B[6]_PCOUT[47])
                                                      2.749     9.094    or1200_mult_mac/mul_prod__1/PCOUT[47]
    DSP48_X5Y87          net (fo=1, unset)            0.000     9.094    or1200_mult_mac/mul_prod__1_n_106
    DSP48_X5Y87          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077    10.171    or1200_mult_mac/mul_prod__2/P[0]
    SLICE_X81Y205        net (fo=2, unset)            0.708    10.879    or1200_mult_mac/mul_prod__2_n_105
    SLICE_X81Y205        LUT2 (Prop_lut2_I0_O)        0.043    10.922    or1200_mult_mac/mul_prod_r[19]_i_6/O
    SLICE_X81Y205        net (fo=1, unset)            0.012    10.934    or1200_mult_mac/mul_prod_r[19]_i_6_n_0
    SLICE_X81Y205        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.249    11.183    or1200_mult_mac/mul_prod_r_reg[19]_i_3/CO[3]
    SLICE_X81Y206        net (fo=1, unset)            0.000    11.183    or1200_mult_mac/mul_prod_r_reg[19]_i_3_n_0
    SLICE_X81Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.237    or1200_mult_mac/mul_prod_r_reg[23]_i_3/CO[3]
    SLICE_X81Y207        net (fo=1, unset)            0.000    11.237    or1200_mult_mac/mul_prod_r_reg[23]_i_3_n_0
    SLICE_X81Y207        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.291    or1200_mult_mac/mul_prod_r_reg[27]_i_3/CO[3]
    SLICE_X81Y208        net (fo=1, unset)            0.000    11.291    or1200_mult_mac/mul_prod_r_reg[27]_i_3_n_0
    SLICE_X81Y208        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.345    or1200_mult_mac/mul_prod_r_reg[35]_i_3/CO[3]
    SLICE_X81Y209        net (fo=1, unset)            0.000    11.345    or1200_mult_mac/mul_prod_r_reg[35]_i_3_n_0
    SLICE_X81Y209        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.399    or1200_mult_mac/mul_prod_r_reg[35]_i_2/CO[3]
    SLICE_X81Y210        net (fo=1, unset)            0.000    11.399    or1200_mult_mac/mul_prod_r_reg[35]_i_2_n_0
    SLICE_X81Y210        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.453    or1200_mult_mac/mul_prod_r_reg[39]_i_2/CO[3]
    SLICE_X81Y211        net (fo=1, unset)            0.007    11.460    or1200_mult_mac/mul_prod_r_reg[39]_i_2_n_0
    SLICE_X81Y211        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.514    or1200_mult_mac/mul_prod_r_reg[43]_i_2/CO[3]
    SLICE_X81Y212        net (fo=1, unset)            0.000    11.514    or1200_mult_mac/mul_prod_r_reg[43]_i_2_n_0
    SLICE_X81Y212        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.568    or1200_mult_mac/mul_prod_r_reg[47]_i_2/CO[3]
    SLICE_X81Y213        net (fo=1, unset)            0.000    11.568    or1200_mult_mac/mul_prod_r_reg[47]_i_2_n_0
    SLICE_X81Y213        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.622    or1200_mult_mac/mul_prod_r_reg[51]_i_2/CO[3]
    SLICE_X81Y214        net (fo=1, unset)            0.000    11.622    or1200_mult_mac/mul_prod_r_reg[51]_i_2_n_0
    SLICE_X81Y214        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114    11.736    or1200_mult_mac/mul_prod_r_reg[55]_i_2/O[0]
    SLICE_X83Y214        net (fo=1, unplaced)         0.450    12.186    or1200_mult_mac/mul_prod__3[52]
    SLICE_X83Y214        LUT6 (Prop_lut6_I1_O)        0.043    12.229    or1200_mult_mac/mul_prod_r[52]_i_1/O
    SLICE_X83Y214        net (fo=1, unset)            0.052    12.281    or1200_mult_mac/p_1_in[52]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AT38                                              0.000     7.000    clk
    AT38                 net (fo=0)                   0.000     7.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     7.563    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.921     9.484    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.567    clk_IBUF_BUFG_inst/O
    SLICE_X83Y214        net (fo=728, unplaced)       1.260    10.827    or1200_mult_mac/clk
                         clock pessimism              0.218    11.045    
                         clock uncertainty           -0.035    11.010    
    SLICE_X83Y214        FDRE (Setup_fdre_C_D)        0.047    11.057    or1200_mult_mac/mul_prod_r_reg[52]
  -------------------------------------------------------------------
                         required time                         11.057    
                         arrival time                         -12.281    
  -------------------------------------------------------------------
                         slack                                 -1.224    

Slack (VIOLATED) :        -1.224ns  (required time - arrival time)
  Source:                 or1200_ctrl/alu_op_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        8.062ns  (logic 5.070ns (62.888%)  route 2.992ns (37.112%))
  Logic Levels:           17  (CARRY4=10 DSP48E1=2 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.827ns = ( 10.827 - 7.000 ) 
    Source Clock Delay      (SCD):    4.219ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AT38                                              0.000     0.000    clk
    AT38                 net (fo=0)                   0.000     0.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.022     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    clk_IBUF_BUFG_inst/O
    SLICE_X81Y219        net (fo=728, unplaced)       1.434     4.219    or1200_ctrl/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y219        FDRE (Prop_fdre_C_Q)         0.175     4.394    or1200_ctrl/alu_op_reg[3]/Q
    SLICE_X76Y217        net (fo=72, unset)           0.617     5.011    or1200_mult_mac/alu_op[3]
    SLICE_X76Y217        LUT6 (Prop_lut6_I0_O)        0.043     5.054    or1200_mult_mac/mul_prod_i_50/O
    SLICE_X76Y218        net (fo=4, unplaced)         0.304     5.358    or1200_mult_mac/y2
    SLICE_X76Y218        LUT6 (Prop_lut6_I0_O)        0.043     5.401    or1200_mult_mac/mul_prod_i_41/O
    SLICE_X76Y214        net (fo=32, unplaced)        0.407     5.808    or1200_mult_mac/mul_prod_i_41_n_0
    SLICE_X76Y214        LUT4 (Prop_lut4_I3_O)        0.043     5.851    or1200_mult_mac/mul_prod_i_26/O
    DSP48_X5Y86          net (fo=2, unplaced)         0.494     6.345    or1200_mult_mac/y[6]
    DSP48_X5Y86          DSP48E1 (Prop_dsp48e1_B[6]_PCOUT[47])
                                                      2.749     9.094    or1200_mult_mac/mul_prod__1/PCOUT[47]
    DSP48_X5Y87          net (fo=1, unset)            0.000     9.094    or1200_mult_mac/mul_prod__1_n_106
    DSP48_X5Y87          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077    10.171    or1200_mult_mac/mul_prod__2/P[0]
    SLICE_X81Y205        net (fo=2, unset)            0.708    10.879    or1200_mult_mac/mul_prod__2_n_105
    SLICE_X81Y205        LUT2 (Prop_lut2_I0_O)        0.043    10.922    or1200_mult_mac/mul_prod_r[19]_i_6/O
    SLICE_X81Y205        net (fo=1, unset)            0.012    10.934    or1200_mult_mac/mul_prod_r[19]_i_6_n_0
    SLICE_X81Y205        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.249    11.183    or1200_mult_mac/mul_prod_r_reg[19]_i_3/CO[3]
    SLICE_X81Y206        net (fo=1, unset)            0.000    11.183    or1200_mult_mac/mul_prod_r_reg[19]_i_3_n_0
    SLICE_X81Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.237    or1200_mult_mac/mul_prod_r_reg[23]_i_3/CO[3]
    SLICE_X81Y207        net (fo=1, unset)            0.000    11.237    or1200_mult_mac/mul_prod_r_reg[23]_i_3_n_0
    SLICE_X81Y207        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.291    or1200_mult_mac/mul_prod_r_reg[27]_i_3/CO[3]
    SLICE_X81Y208        net (fo=1, unset)            0.000    11.291    or1200_mult_mac/mul_prod_r_reg[27]_i_3_n_0
    SLICE_X81Y208        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.345    or1200_mult_mac/mul_prod_r_reg[35]_i_3/CO[3]
    SLICE_X81Y209        net (fo=1, unset)            0.000    11.345    or1200_mult_mac/mul_prod_r_reg[35]_i_3_n_0
    SLICE_X81Y209        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.399    or1200_mult_mac/mul_prod_r_reg[35]_i_2/CO[3]
    SLICE_X81Y210        net (fo=1, unset)            0.000    11.399    or1200_mult_mac/mul_prod_r_reg[35]_i_2_n_0
    SLICE_X81Y210        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.453    or1200_mult_mac/mul_prod_r_reg[39]_i_2/CO[3]
    SLICE_X81Y211        net (fo=1, unset)            0.007    11.460    or1200_mult_mac/mul_prod_r_reg[39]_i_2_n_0
    SLICE_X81Y211        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.514    or1200_mult_mac/mul_prod_r_reg[43]_i_2/CO[3]
    SLICE_X81Y212        net (fo=1, unset)            0.000    11.514    or1200_mult_mac/mul_prod_r_reg[43]_i_2_n_0
    SLICE_X81Y212        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.568    or1200_mult_mac/mul_prod_r_reg[47]_i_2/CO[3]
    SLICE_X81Y213        net (fo=1, unset)            0.000    11.568    or1200_mult_mac/mul_prod_r_reg[47]_i_2_n_0
    SLICE_X81Y213        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.622    or1200_mult_mac/mul_prod_r_reg[51]_i_2/CO[3]
    SLICE_X81Y214        net (fo=1, unset)            0.000    11.622    or1200_mult_mac/mul_prod_r_reg[51]_i_2_n_0
    SLICE_X81Y214        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173    11.795    or1200_mult_mac/mul_prod_r_reg[55]_i_2/O[1]
    SLICE_X80Y210        net (fo=1, unplaced)         0.391    12.186    or1200_mult_mac/mul_prod__3[53]
    SLICE_X80Y210        LUT6 (Prop_lut6_I1_O)        0.043    12.229    or1200_mult_mac/mul_prod_r[53]_i_1/O
    SLICE_X80Y210        net (fo=1, unset)            0.052    12.281    or1200_mult_mac/p_1_in[53]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AT38                                              0.000     7.000    clk
    AT38                 net (fo=0)                   0.000     7.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     7.563    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.921     9.484    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.567    clk_IBUF_BUFG_inst/O
    SLICE_X80Y210        net (fo=728, unplaced)       1.260    10.827    or1200_mult_mac/clk
                         clock pessimism              0.218    11.045    
                         clock uncertainty           -0.035    11.010    
    SLICE_X80Y210        FDRE (Setup_fdre_C_D)        0.047    11.057    or1200_mult_mac/mul_prod_r_reg[53]
  -------------------------------------------------------------------
                         required time                         11.057    
                         arrival time                         -12.281    
  -------------------------------------------------------------------
                         slack                                 -1.224    

Slack (VIOLATED) :        -1.218ns  (required time - arrival time)
  Source:                 or1200_ctrl/alu_op_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[55]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        8.056ns  (logic 5.054ns (62.736%)  route 3.002ns (37.264%))
  Logic Levels:           17  (CARRY4=10 DSP48E1=2 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.827ns = ( 10.827 - 7.000 ) 
    Source Clock Delay      (SCD):    4.219ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AT38                                              0.000     0.000    clk
    AT38                 net (fo=0)                   0.000     0.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.022     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    clk_IBUF_BUFG_inst/O
    SLICE_X81Y219        net (fo=728, unplaced)       1.434     4.219    or1200_ctrl/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y219        FDRE (Prop_fdre_C_Q)         0.175     4.394    or1200_ctrl/alu_op_reg[3]/Q
    SLICE_X76Y217        net (fo=72, unset)           0.617     5.011    or1200_mult_mac/alu_op[3]
    SLICE_X76Y217        LUT6 (Prop_lut6_I0_O)        0.043     5.054    or1200_mult_mac/mul_prod_i_50/O
    SLICE_X76Y218        net (fo=4, unplaced)         0.304     5.358    or1200_mult_mac/y2
    SLICE_X76Y218        LUT6 (Prop_lut6_I0_O)        0.043     5.401    or1200_mult_mac/mul_prod_i_41/O
    SLICE_X76Y214        net (fo=32, unplaced)        0.407     5.808    or1200_mult_mac/mul_prod_i_41_n_0
    SLICE_X76Y214        LUT4 (Prop_lut4_I3_O)        0.043     5.851    or1200_mult_mac/mul_prod_i_26/O
    DSP48_X5Y86          net (fo=2, unplaced)         0.494     6.345    or1200_mult_mac/y[6]
    DSP48_X5Y86          DSP48E1 (Prop_dsp48e1_B[6]_PCOUT[47])
                                                      2.749     9.094    or1200_mult_mac/mul_prod__1/PCOUT[47]
    DSP48_X5Y87          net (fo=1, unset)            0.000     9.094    or1200_mult_mac/mul_prod__1_n_106
    DSP48_X5Y87          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077    10.171    or1200_mult_mac/mul_prod__2/P[0]
    SLICE_X81Y205        net (fo=2, unset)            0.708    10.879    or1200_mult_mac/mul_prod__2_n_105
    SLICE_X81Y205        LUT2 (Prop_lut2_I0_O)        0.043    10.922    or1200_mult_mac/mul_prod_r[19]_i_6/O
    SLICE_X81Y205        net (fo=1, unset)            0.012    10.934    or1200_mult_mac/mul_prod_r[19]_i_6_n_0
    SLICE_X81Y205        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.249    11.183    or1200_mult_mac/mul_prod_r_reg[19]_i_3/CO[3]
    SLICE_X81Y206        net (fo=1, unset)            0.000    11.183    or1200_mult_mac/mul_prod_r_reg[19]_i_3_n_0
    SLICE_X81Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.237    or1200_mult_mac/mul_prod_r_reg[23]_i_3/CO[3]
    SLICE_X81Y207        net (fo=1, unset)            0.000    11.237    or1200_mult_mac/mul_prod_r_reg[23]_i_3_n_0
    SLICE_X81Y207        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.291    or1200_mult_mac/mul_prod_r_reg[27]_i_3/CO[3]
    SLICE_X81Y208        net (fo=1, unset)            0.000    11.291    or1200_mult_mac/mul_prod_r_reg[27]_i_3_n_0
    SLICE_X81Y208        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.345    or1200_mult_mac/mul_prod_r_reg[35]_i_3/CO[3]
    SLICE_X81Y209        net (fo=1, unset)            0.000    11.345    or1200_mult_mac/mul_prod_r_reg[35]_i_3_n_0
    SLICE_X81Y209        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.399    or1200_mult_mac/mul_prod_r_reg[35]_i_2/CO[3]
    SLICE_X81Y210        net (fo=1, unset)            0.000    11.399    or1200_mult_mac/mul_prod_r_reg[35]_i_2_n_0
    SLICE_X81Y210        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.453    or1200_mult_mac/mul_prod_r_reg[39]_i_2/CO[3]
    SLICE_X81Y211        net (fo=1, unset)            0.007    11.460    or1200_mult_mac/mul_prod_r_reg[39]_i_2_n_0
    SLICE_X81Y211        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.514    or1200_mult_mac/mul_prod_r_reg[43]_i_2/CO[3]
    SLICE_X81Y212        net (fo=1, unset)            0.000    11.514    or1200_mult_mac/mul_prod_r_reg[43]_i_2_n_0
    SLICE_X81Y212        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.568    or1200_mult_mac/mul_prod_r_reg[47]_i_2/CO[3]
    SLICE_X81Y213        net (fo=1, unset)            0.000    11.568    or1200_mult_mac/mul_prod_r_reg[47]_i_2_n_0
    SLICE_X81Y213        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.622    or1200_mult_mac/mul_prod_r_reg[51]_i_2/CO[3]
    SLICE_X81Y214        net (fo=1, unset)            0.000    11.622    or1200_mult_mac/mul_prod_r_reg[51]_i_2_n_0
    SLICE_X81Y214        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.157    11.779    or1200_mult_mac/mul_prod_r_reg[55]_i_2/O[3]
    SLICE_X83Y214        net (fo=1, unplaced)         0.401    12.180    or1200_mult_mac/mul_prod__3[55]
    SLICE_X83Y214        LUT6 (Prop_lut6_I1_O)        0.043    12.223    or1200_mult_mac/mul_prod_r[55]_i_1/O
    SLICE_X83Y214        net (fo=1, unset)            0.052    12.275    or1200_mult_mac/p_1_in[55]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AT38                                              0.000     7.000    clk
    AT38                 net (fo=0)                   0.000     7.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     7.563    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.921     9.484    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.567    clk_IBUF_BUFG_inst/O
    SLICE_X83Y214        net (fo=728, unplaced)       1.260    10.827    or1200_mult_mac/clk
                         clock pessimism              0.218    11.045    
                         clock uncertainty           -0.035    11.010    
    SLICE_X83Y214        FDRE (Setup_fdre_C_D)        0.047    11.057    or1200_mult_mac/mul_prod_r_reg[55]
  -------------------------------------------------------------------
                         required time                         11.057    
                         arrival time                         -12.275    
  -------------------------------------------------------------------
                         slack                                 -1.218    

Slack (VIOLATED) :        -1.214ns  (required time - arrival time)
  Source:                 or1200_ctrl/alu_op_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        8.115ns  (logic 4.784ns (58.953%)  route 3.331ns (41.047%))
  Logic Levels:           13  (CARRY4=5 DSP48E1=2 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.890ns = ( 10.890 - 7.000 ) 
    Source Clock Delay      (SCD):    4.219ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AT38                                              0.000     0.000    clk
    AT38                 net (fo=0)                   0.000     0.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.022     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    clk_IBUF_BUFG_inst/O
    SLICE_X81Y219        net (fo=728, unplaced)       1.434     4.219    or1200_ctrl/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y219        FDRE (Prop_fdre_C_Q)         0.175     4.394    or1200_ctrl/alu_op_reg[3]/Q
    SLICE_X76Y217        net (fo=72, unset)           0.617     5.011    or1200_mult_mac/alu_op[3]
    SLICE_X76Y217        LUT6 (Prop_lut6_I0_O)        0.043     5.054    or1200_mult_mac/mul_prod_i_50/O
    SLICE_X76Y218        net (fo=4, unplaced)         0.304     5.358    or1200_mult_mac/y2
    SLICE_X76Y218        LUT6 (Prop_lut6_I0_O)        0.043     5.401    or1200_mult_mac/mul_prod_i_41/O
    SLICE_X76Y214        net (fo=32, unplaced)        0.407     5.808    or1200_mult_mac/mul_prod_i_41_n_0
    SLICE_X76Y214        LUT4 (Prop_lut4_I3_O)        0.043     5.851    or1200_mult_mac/mul_prod_i_26/O
    DSP48_X5Y86          net (fo=2, unplaced)         0.494     6.345    or1200_mult_mac/y[6]
    DSP48_X5Y86          DSP48E1 (Prop_dsp48e1_B[6]_PCOUT[47])
                                                      2.749     9.094    or1200_mult_mac/mul_prod__1/PCOUT[47]
    DSP48_X5Y87          net (fo=1, unset)            0.000     9.094    or1200_mult_mac/mul_prod__1_n_106
    DSP48_X5Y87          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077    10.171    or1200_mult_mac/mul_prod__2/P[0]
    SLICE_X81Y205        net (fo=2, unset)            0.708    10.879    or1200_mult_mac/mul_prod__2_n_105
    SLICE_X81Y205        LUT2 (Prop_lut2_I0_O)        0.043    10.922    or1200_mult_mac/mul_prod_r[19]_i_6/O
    SLICE_X81Y205        net (fo=1, unset)            0.012    10.934    or1200_mult_mac/mul_prod_r[19]_i_6_n_0
    SLICE_X81Y205        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.249    11.183    or1200_mult_mac/mul_prod_r_reg[19]_i_3/CO[3]
    SLICE_X81Y206        net (fo=1, unset)            0.000    11.183    or1200_mult_mac/mul_prod_r_reg[19]_i_3_n_0
    SLICE_X81Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.237    or1200_mult_mac/mul_prod_r_reg[23]_i_3/CO[3]
    SLICE_X81Y207        net (fo=1, unset)            0.000    11.237    or1200_mult_mac/mul_prod_r_reg[23]_i_3_n_0
    SLICE_X81Y207        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.291    or1200_mult_mac/mul_prod_r_reg[27]_i_3/CO[3]
    SLICE_X81Y208        net (fo=1, unset)            0.000    11.291    or1200_mult_mac/mul_prod_r_reg[27]_i_3_n_0
    SLICE_X81Y208        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.345    or1200_mult_mac/mul_prod_r_reg[35]_i_3/CO[3]
    SLICE_X81Y209        net (fo=1, unset)            0.000    11.345    or1200_mult_mac/mul_prod_r_reg[35]_i_3_n_0
    SLICE_X81Y209        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114    11.459    or1200_mult_mac/mul_prod_r_reg[35]_i_2/O[0]
    SLICE_X82Y208        net (fo=1, unplaced)         0.272    11.731    or1200_mult_mac/mul_prod__3[32]
    SLICE_X82Y208        LUT4 (Prop_lut4_I0_O)        0.043    11.774    or1200_mult_mac/mul_prod_r[32]_i_2/O
    SLICE_X82Y208        net (fo=1, unplaced)         0.465    12.239    or1200_mult_mac/mul_prod_r[32]_i_2_n_0
    SLICE_X82Y208        LUT6 (Prop_lut6_I0_O)        0.043    12.282    or1200_mult_mac/mul_prod_r[32]_i_1/O
    SLICE_X82Y208        net (fo=1, unset)            0.052    12.334    or1200_mult_mac/p_1_in[32]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AT38                                              0.000     7.000    clk
    AT38                 net (fo=0)                   0.000     7.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     7.563    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.921     9.484    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.567    clk_IBUF_BUFG_inst/O
    SLICE_X82Y208        net (fo=728, unplaced)       1.323    10.890    or1200_mult_mac/clk
                         clock pessimism              0.218    11.108    
                         clock uncertainty           -0.035    11.073    
    SLICE_X82Y208        FDRE (Setup_fdre_C_D)        0.047    11.120    or1200_mult_mac/mul_prod_r_reg[32]
  -------------------------------------------------------------------
                         required time                         11.120    
                         arrival time                         -12.334    
  -------------------------------------------------------------------
                         slack                                 -1.214    

Slack (VIOLATED) :        -1.211ns  (required time - arrival time)
  Source:                 or1200_ctrl/alu_op_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        8.071ns  (logic 4.962ns (61.479%)  route 3.109ns (38.521%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=2 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.849ns = ( 10.849 - 7.000 ) 
    Source Clock Delay      (SCD):    4.219ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AT38                                              0.000     0.000    clk
    AT38                 net (fo=0)                   0.000     0.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.022     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    clk_IBUF_BUFG_inst/O
    SLICE_X81Y219        net (fo=728, unplaced)       1.434     4.219    or1200_ctrl/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y219        FDRE (Prop_fdre_C_Q)         0.175     4.394    or1200_ctrl/alu_op_reg[3]/Q
    SLICE_X76Y217        net (fo=72, unset)           0.617     5.011    or1200_mult_mac/alu_op[3]
    SLICE_X76Y217        LUT6 (Prop_lut6_I0_O)        0.043     5.054    or1200_mult_mac/mul_prod_i_50/O
    SLICE_X76Y218        net (fo=4, unplaced)         0.304     5.358    or1200_mult_mac/y2
    SLICE_X76Y218        LUT6 (Prop_lut6_I0_O)        0.043     5.401    or1200_mult_mac/mul_prod_i_41/O
    SLICE_X76Y214        net (fo=32, unplaced)        0.407     5.808    or1200_mult_mac/mul_prod_i_41_n_0
    SLICE_X76Y214        LUT4 (Prop_lut4_I3_O)        0.043     5.851    or1200_mult_mac/mul_prod_i_26/O
    DSP48_X5Y86          net (fo=2, unplaced)         0.494     6.345    or1200_mult_mac/y[6]
    DSP48_X5Y86          DSP48E1 (Prop_dsp48e1_B[6]_PCOUT[47])
                                                      2.749     9.094    or1200_mult_mac/mul_prod__1/PCOUT[47]
    DSP48_X5Y87          net (fo=1, unset)            0.000     9.094    or1200_mult_mac/mul_prod__1_n_106
    DSP48_X5Y87          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077    10.171    or1200_mult_mac/mul_prod__2/P[0]
    SLICE_X81Y205        net (fo=2, unset)            0.708    10.879    or1200_mult_mac/mul_prod__2_n_105
    SLICE_X81Y205        LUT2 (Prop_lut2_I0_O)        0.043    10.922    or1200_mult_mac/mul_prod_r[19]_i_6/O
    SLICE_X81Y205        net (fo=1, unset)            0.012    10.934    or1200_mult_mac/mul_prod_r[19]_i_6_n_0
    SLICE_X81Y205        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.249    11.183    or1200_mult_mac/mul_prod_r_reg[19]_i_3/CO[3]
    SLICE_X81Y206        net (fo=1, unset)            0.000    11.183    or1200_mult_mac/mul_prod_r_reg[19]_i_3_n_0
    SLICE_X81Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.237    or1200_mult_mac/mul_prod_r_reg[23]_i_3/CO[3]
    SLICE_X81Y207        net (fo=1, unset)            0.000    11.237    or1200_mult_mac/mul_prod_r_reg[23]_i_3_n_0
    SLICE_X81Y207        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.291    or1200_mult_mac/mul_prod_r_reg[27]_i_3/CO[3]
    SLICE_X81Y208        net (fo=1, unset)            0.000    11.291    or1200_mult_mac/mul_prod_r_reg[27]_i_3_n_0
    SLICE_X81Y208        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.345    or1200_mult_mac/mul_prod_r_reg[35]_i_3/CO[3]
    SLICE_X81Y209        net (fo=1, unset)            0.000    11.345    or1200_mult_mac/mul_prod_r_reg[35]_i_3_n_0
    SLICE_X81Y209        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.399    or1200_mult_mac/mul_prod_r_reg[35]_i_2/CO[3]
    SLICE_X81Y210        net (fo=1, unset)            0.000    11.399    or1200_mult_mac/mul_prod_r_reg[35]_i_2_n_0
    SLICE_X81Y210        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.453    or1200_mult_mac/mul_prod_r_reg[39]_i_2/CO[3]
    SLICE_X81Y211        net (fo=1, unset)            0.007    11.460    or1200_mult_mac/mul_prod_r_reg[39]_i_2_n_0
    SLICE_X81Y211        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.514    or1200_mult_mac/mul_prod_r_reg[43]_i_2/CO[3]
    SLICE_X81Y212        net (fo=1, unset)            0.000    11.514    or1200_mult_mac/mul_prod_r_reg[43]_i_2_n_0
    SLICE_X81Y212        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173    11.687    or1200_mult_mac/mul_prod_r_reg[47]_i_2/O[1]
    SLICE_X80Y210        net (fo=1, unplaced)         0.508    12.195    or1200_mult_mac/mul_prod__3[45]
    SLICE_X80Y210        LUT6 (Prop_lut6_I1_O)        0.043    12.238    or1200_mult_mac/mul_prod_r[45]_i_1/O
    SLICE_X80Y210        net (fo=1, unset)            0.052    12.290    or1200_mult_mac/p_1_in[45]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AT38                                              0.000     7.000    clk
    AT38                 net (fo=0)                   0.000     7.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     7.563    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.921     9.484    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.567    clk_IBUF_BUFG_inst/O
    SLICE_X80Y210        net (fo=728, unplaced)       1.282    10.849    or1200_mult_mac/clk
                         clock pessimism              0.218    11.067    
                         clock uncertainty           -0.035    11.032    
    SLICE_X80Y210        FDRE (Setup_fdre_C_D)        0.047    11.079    or1200_mult_mac/mul_prod_r_reg[45]
  -------------------------------------------------------------------
                         required time                         11.079    
                         arrival time                         -12.290    
  -------------------------------------------------------------------
                         slack                                 -1.211    

Slack (VIOLATED) :        -1.201ns  (required time - arrival time)
  Source:                 or1200_ctrl/alu_op_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        8.121ns  (logic 4.963ns (61.113%)  route 3.158ns (38.887%))
  Logic Levels:           16  (CARRY4=9 DSP48E1=2 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.909ns = ( 10.909 - 7.000 ) 
    Source Clock Delay      (SCD):    4.219ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AT38                                              0.000     0.000    clk
    AT38                 net (fo=0)                   0.000     0.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.022     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    clk_IBUF_BUFG_inst/O
    SLICE_X81Y219        net (fo=728, unplaced)       1.434     4.219    or1200_ctrl/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y219        FDRE (Prop_fdre_C_Q)         0.175     4.394    or1200_ctrl/alu_op_reg[3]/Q
    SLICE_X76Y217        net (fo=72, unset)           0.617     5.011    or1200_mult_mac/alu_op[3]
    SLICE_X76Y217        LUT6 (Prop_lut6_I0_O)        0.043     5.054    or1200_mult_mac/mul_prod_i_50/O
    SLICE_X76Y218        net (fo=4, unplaced)         0.304     5.358    or1200_mult_mac/y2
    SLICE_X76Y218        LUT6 (Prop_lut6_I0_O)        0.043     5.401    or1200_mult_mac/mul_prod_i_41/O
    SLICE_X76Y214        net (fo=32, unplaced)        0.407     5.808    or1200_mult_mac/mul_prod_i_41_n_0
    SLICE_X76Y214        LUT4 (Prop_lut4_I3_O)        0.043     5.851    or1200_mult_mac/mul_prod_i_26/O
    DSP48_X5Y86          net (fo=2, unplaced)         0.494     6.345    or1200_mult_mac/y[6]
    DSP48_X5Y86          DSP48E1 (Prop_dsp48e1_B[6]_PCOUT[47])
                                                      2.749     9.094    or1200_mult_mac/mul_prod__1/PCOUT[47]
    DSP48_X5Y87          net (fo=1, unset)            0.000     9.094    or1200_mult_mac/mul_prod__1_n_106
    DSP48_X5Y87          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077    10.171    or1200_mult_mac/mul_prod__2/P[0]
    SLICE_X81Y205        net (fo=2, unset)            0.708    10.879    or1200_mult_mac/mul_prod__2_n_105
    SLICE_X81Y205        LUT2 (Prop_lut2_I0_O)        0.043    10.922    or1200_mult_mac/mul_prod_r[19]_i_6/O
    SLICE_X81Y205        net (fo=1, unset)            0.012    10.934    or1200_mult_mac/mul_prod_r[19]_i_6_n_0
    SLICE_X81Y205        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.249    11.183    or1200_mult_mac/mul_prod_r_reg[19]_i_3/CO[3]
    SLICE_X81Y206        net (fo=1, unset)            0.000    11.183    or1200_mult_mac/mul_prod_r_reg[19]_i_3_n_0
    SLICE_X81Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.237    or1200_mult_mac/mul_prod_r_reg[23]_i_3/CO[3]
    SLICE_X81Y207        net (fo=1, unset)            0.000    11.237    or1200_mult_mac/mul_prod_r_reg[23]_i_3_n_0
    SLICE_X81Y207        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.291    or1200_mult_mac/mul_prod_r_reg[27]_i_3/CO[3]
    SLICE_X81Y208        net (fo=1, unset)            0.000    11.291    or1200_mult_mac/mul_prod_r_reg[27]_i_3_n_0
    SLICE_X81Y208        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.345    or1200_mult_mac/mul_prod_r_reg[35]_i_3/CO[3]
    SLICE_X81Y209        net (fo=1, unset)            0.000    11.345    or1200_mult_mac/mul_prod_r_reg[35]_i_3_n_0
    SLICE_X81Y209        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.399    or1200_mult_mac/mul_prod_r_reg[35]_i_2/CO[3]
    SLICE_X81Y210        net (fo=1, unset)            0.000    11.399    or1200_mult_mac/mul_prod_r_reg[35]_i_2_n_0
    SLICE_X81Y210        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.453    or1200_mult_mac/mul_prod_r_reg[39]_i_2/CO[3]
    SLICE_X81Y211        net (fo=1, unset)            0.007    11.460    or1200_mult_mac/mul_prod_r_reg[39]_i_2_n_0
    SLICE_X81Y211        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.514    or1200_mult_mac/mul_prod_r_reg[43]_i_2/CO[3]
    SLICE_X81Y212        net (fo=1, unset)            0.000    11.514    or1200_mult_mac/mul_prod_r_reg[43]_i_2_n_0
    SLICE_X81Y212        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.568    or1200_mult_mac/mul_prod_r_reg[47]_i_2/CO[3]
    SLICE_X81Y213        net (fo=1, unset)            0.000    11.568    or1200_mult_mac/mul_prod_r_reg[47]_i_2_n_0
    SLICE_X81Y213        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.120    11.688    or1200_mult_mac/mul_prod_r_reg[51]_i_2/O[2]
    SLICE_X84Y213        net (fo=1, unplaced)         0.557    12.245    or1200_mult_mac/mul_prod__3[50]
    SLICE_X84Y213        LUT6 (Prop_lut6_I1_O)        0.043    12.288    or1200_mult_mac/mul_prod_r[50]_i_1/O
    SLICE_X84Y213        net (fo=1, unset)            0.052    12.340    or1200_mult_mac/p_1_in[50]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AT38                                              0.000     7.000    clk
    AT38                 net (fo=0)                   0.000     7.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     7.563    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.921     9.484    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.567    clk_IBUF_BUFG_inst/O
    SLICE_X84Y213        net (fo=728, unplaced)       1.342    10.909    or1200_mult_mac/clk
                         clock pessimism              0.218    11.127    
                         clock uncertainty           -0.035    11.092    
    SLICE_X84Y213        FDRE (Setup_fdre_C_D)        0.047    11.139    or1200_mult_mac/mul_prod_r_reg[50]
  -------------------------------------------------------------------
                         required time                         11.139    
                         arrival time                         -12.340    
  -------------------------------------------------------------------
                         slack                                 -1.201    

Slack (VIOLATED) :        -1.198ns  (required time - arrival time)
  Source:                 or1200_ctrl/alu_op_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        8.121ns  (logic 4.789ns (58.971%)  route 3.332ns (41.029%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=2 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.912ns = ( 10.912 - 7.000 ) 
    Source Clock Delay      (SCD):    4.219ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AT38                                              0.000     0.000    clk
    AT38                 net (fo=0)                   0.000     0.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.022     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    clk_IBUF_BUFG_inst/O
    SLICE_X81Y219        net (fo=728, unplaced)       1.434     4.219    or1200_ctrl/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y219        FDRE (Prop_fdre_C_Q)         0.175     4.394    or1200_ctrl/alu_op_reg[3]/Q
    SLICE_X76Y217        net (fo=72, unset)           0.617     5.011    or1200_mult_mac/alu_op[3]
    SLICE_X76Y217        LUT6 (Prop_lut6_I0_O)        0.043     5.054    or1200_mult_mac/mul_prod_i_50/O
    SLICE_X76Y218        net (fo=4, unplaced)         0.304     5.358    or1200_mult_mac/y2
    SLICE_X76Y218        LUT6 (Prop_lut6_I0_O)        0.043     5.401    or1200_mult_mac/mul_prod_i_41/O
    SLICE_X76Y214        net (fo=32, unplaced)        0.407     5.808    or1200_mult_mac/mul_prod_i_41_n_0
    SLICE_X76Y214        LUT4 (Prop_lut4_I3_O)        0.043     5.851    or1200_mult_mac/mul_prod_i_26/O
    DSP48_X5Y86          net (fo=2, unplaced)         0.494     6.345    or1200_mult_mac/y[6]
    DSP48_X5Y86          DSP48E1 (Prop_dsp48e1_B[6]_PCOUT[47])
                                                      2.749     9.094    or1200_mult_mac/mul_prod__1/PCOUT[47]
    DSP48_X5Y87          net (fo=1, unset)            0.000     9.094    or1200_mult_mac/mul_prod__1_n_106
    DSP48_X5Y87          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077    10.171    or1200_mult_mac/mul_prod__2/P[0]
    SLICE_X81Y205        net (fo=2, unset)            0.708    10.879    or1200_mult_mac/mul_prod__2_n_105
    SLICE_X81Y205        LUT2 (Prop_lut2_I0_O)        0.043    10.922    or1200_mult_mac/mul_prod_r[19]_i_6/O
    SLICE_X81Y205        net (fo=1, unset)            0.012    10.934    or1200_mult_mac/mul_prod_r[19]_i_6_n_0
    SLICE_X81Y205        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.249    11.183    or1200_mult_mac/mul_prod_r_reg[19]_i_3/CO[3]
    SLICE_X81Y206        net (fo=1, unset)            0.000    11.183    or1200_mult_mac/mul_prod_r_reg[19]_i_3_n_0
    SLICE_X81Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.237    or1200_mult_mac/mul_prod_r_reg[23]_i_3/CO[3]
    SLICE_X81Y207        net (fo=1, unset)            0.000    11.237    or1200_mult_mac/mul_prod_r_reg[23]_i_3_n_0
    SLICE_X81Y207        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.291    or1200_mult_mac/mul_prod_r_reg[27]_i_3/CO[3]
    SLICE_X81Y208        net (fo=1, unset)            0.000    11.291    or1200_mult_mac/mul_prod_r_reg[27]_i_3_n_0
    SLICE_X81Y208        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173    11.464    or1200_mult_mac/mul_prod_r_reg[35]_i_3/O[1]
    SLICE_X80Y207        net (fo=1, unplaced)         0.356    11.820    or1200_mult_mac/mul_prod__3[29]
    SLICE_X80Y207        LUT4 (Prop_lut4_I0_O)        0.043    11.863    or1200_mult_mac/mul_prod_r[29]_i_2/O
    SLICE_X80Y207        net (fo=1, unplaced)         0.382    12.245    or1200_mult_mac/mul_prod_r[29]_i_2_n_0
    SLICE_X80Y207        LUT6 (Prop_lut6_I0_O)        0.043    12.288    or1200_mult_mac/mul_prod_r[29]_i_1/O
    SLICE_X80Y207        net (fo=1, unset)            0.052    12.340    or1200_mult_mac/p_1_in[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AT38                                              0.000     7.000    clk
    AT38                 net (fo=0)                   0.000     7.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     7.563    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.921     9.484    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.567    clk_IBUF_BUFG_inst/O
    SLICE_X80Y207        net (fo=728, unplaced)       1.345    10.912    or1200_mult_mac/clk
                         clock pessimism              0.218    11.130    
                         clock uncertainty           -0.035    11.095    
    SLICE_X80Y207        FDRE (Setup_fdre_C_D)        0.047    11.142    or1200_mult_mac/mul_prod_r_reg[29]
  -------------------------------------------------------------------
                         required time                         11.142    
                         arrival time                         -12.340    
  -------------------------------------------------------------------
                         slack                                 -1.198    

Slack (VIOLATED) :        -1.198ns  (required time - arrival time)
  Source:                 or1200_ctrl/alu_op_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        8.100ns  (logic 4.773ns (58.926%)  route 3.327ns (41.074%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=2 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.891ns = ( 10.891 - 7.000 ) 
    Source Clock Delay      (SCD):    4.219ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AT38                                              0.000     0.000    clk
    AT38                 net (fo=0)                   0.000     0.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.022     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    clk_IBUF_BUFG_inst/O
    SLICE_X81Y219        net (fo=728, unplaced)       1.434     4.219    or1200_ctrl/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y219        FDRE (Prop_fdre_C_Q)         0.175     4.394    or1200_ctrl/alu_op_reg[3]/Q
    SLICE_X76Y217        net (fo=72, unset)           0.617     5.011    or1200_mult_mac/alu_op[3]
    SLICE_X76Y217        LUT6 (Prop_lut6_I0_O)        0.043     5.054    or1200_mult_mac/mul_prod_i_50/O
    SLICE_X76Y218        net (fo=4, unplaced)         0.304     5.358    or1200_mult_mac/y2
    SLICE_X76Y218        LUT6 (Prop_lut6_I0_O)        0.043     5.401    or1200_mult_mac/mul_prod_i_41/O
    SLICE_X76Y214        net (fo=32, unplaced)        0.407     5.808    or1200_mult_mac/mul_prod_i_41_n_0
    SLICE_X76Y214        LUT4 (Prop_lut4_I3_O)        0.043     5.851    or1200_mult_mac/mul_prod_i_26/O
    DSP48_X5Y86          net (fo=2, unplaced)         0.494     6.345    or1200_mult_mac/y[6]
    DSP48_X5Y86          DSP48E1 (Prop_dsp48e1_B[6]_PCOUT[47])
                                                      2.749     9.094    or1200_mult_mac/mul_prod__1/PCOUT[47]
    DSP48_X5Y87          net (fo=1, unset)            0.000     9.094    or1200_mult_mac/mul_prod__1_n_106
    DSP48_X5Y87          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077    10.171    or1200_mult_mac/mul_prod__2/P[0]
    SLICE_X81Y205        net (fo=2, unset)            0.708    10.879    or1200_mult_mac/mul_prod__2_n_105
    SLICE_X81Y205        LUT2 (Prop_lut2_I0_O)        0.043    10.922    or1200_mult_mac/mul_prod_r[19]_i_6/O
    SLICE_X81Y205        net (fo=1, unset)            0.012    10.934    or1200_mult_mac/mul_prod_r[19]_i_6_n_0
    SLICE_X81Y205        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.249    11.183    or1200_mult_mac/mul_prod_r_reg[19]_i_3/CO[3]
    SLICE_X81Y206        net (fo=1, unset)            0.000    11.183    or1200_mult_mac/mul_prod_r_reg[19]_i_3_n_0
    SLICE_X81Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.237    or1200_mult_mac/mul_prod_r_reg[23]_i_3/CO[3]
    SLICE_X81Y207        net (fo=1, unset)            0.000    11.237    or1200_mult_mac/mul_prod_r_reg[23]_i_3_n_0
    SLICE_X81Y207        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.291    or1200_mult_mac/mul_prod_r_reg[27]_i_3/CO[3]
    SLICE_X81Y208        net (fo=1, unset)            0.000    11.291    or1200_mult_mac/mul_prod_r_reg[27]_i_3_n_0
    SLICE_X81Y208        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.157    11.448    or1200_mult_mac/mul_prod_r_reg[35]_i_3/O[3]
    SLICE_X80Y208        net (fo=1, unplaced)         0.355    11.803    or1200_mult_mac/mul_prod__3[31]
    SLICE_X80Y208        LUT4 (Prop_lut4_I0_O)        0.043    11.846    or1200_mult_mac/mul_prod_r[31]_i_2/O
    SLICE_X78Y208        net (fo=1, unplaced)         0.378    12.224    or1200_mult_mac/mul_prod_r[31]_i_2_n_0
    SLICE_X78Y208        LUT6 (Prop_lut6_I0_O)        0.043    12.267    or1200_mult_mac/mul_prod_r[31]_i_1/O
    SLICE_X78Y208        net (fo=1, unset)            0.052    12.319    or1200_mult_mac/p_1_in[31]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AT38                                              0.000     7.000    clk
    AT38                 net (fo=0)                   0.000     7.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     7.563    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.921     9.484    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.567    clk_IBUF_BUFG_inst/O
    SLICE_X78Y208        net (fo=728, unplaced)       1.324    10.891    or1200_mult_mac/clk
                         clock pessimism              0.218    11.109    
                         clock uncertainty           -0.035    11.074    
    SLICE_X78Y208        FDRE (Setup_fdre_C_D)        0.047    11.121    or1200_mult_mac/mul_prod_r_reg[31]
  -------------------------------------------------------------------
                         required time                         11.121    
                         arrival time                         -12.319    
  -------------------------------------------------------------------
                         slack                                 -1.198    

Slack (VIOLATED) :        -1.196ns  (required time - arrival time)
  Source:                 or1200_ctrl/alu_op_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        8.098ns  (logic 4.736ns (58.484%)  route 3.362ns (41.516%))
  Logic Levels:           12  (CARRY4=4 DSP48E1=2 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.891ns = ( 10.891 - 7.000 ) 
    Source Clock Delay      (SCD):    4.219ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AT38                                              0.000     0.000    clk
    AT38                 net (fo=0)                   0.000     0.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.022     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    clk_IBUF_BUFG_inst/O
    SLICE_X81Y219        net (fo=728, unplaced)       1.434     4.219    or1200_ctrl/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y219        FDRE (Prop_fdre_C_Q)         0.175     4.394    or1200_ctrl/alu_op_reg[3]/Q
    SLICE_X76Y217        net (fo=72, unset)           0.617     5.011    or1200_mult_mac/alu_op[3]
    SLICE_X76Y217        LUT6 (Prop_lut6_I0_O)        0.043     5.054    or1200_mult_mac/mul_prod_i_50/O
    SLICE_X76Y218        net (fo=4, unplaced)         0.304     5.358    or1200_mult_mac/y2
    SLICE_X76Y218        LUT6 (Prop_lut6_I0_O)        0.043     5.401    or1200_mult_mac/mul_prod_i_41/O
    SLICE_X76Y214        net (fo=32, unplaced)        0.407     5.808    or1200_mult_mac/mul_prod_i_41_n_0
    SLICE_X76Y214        LUT4 (Prop_lut4_I3_O)        0.043     5.851    or1200_mult_mac/mul_prod_i_26/O
    DSP48_X5Y86          net (fo=2, unplaced)         0.494     6.345    or1200_mult_mac/y[6]
    DSP48_X5Y86          DSP48E1 (Prop_dsp48e1_B[6]_PCOUT[47])
                                                      2.749     9.094    or1200_mult_mac/mul_prod__1/PCOUT[47]
    DSP48_X5Y87          net (fo=1, unset)            0.000     9.094    or1200_mult_mac/mul_prod__1_n_106
    DSP48_X5Y87          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077    10.171    or1200_mult_mac/mul_prod__2/P[0]
    SLICE_X81Y205        net (fo=2, unset)            0.708    10.879    or1200_mult_mac/mul_prod__2_n_105
    SLICE_X81Y205        LUT2 (Prop_lut2_I0_O)        0.043    10.922    or1200_mult_mac/mul_prod_r[19]_i_6/O
    SLICE_X81Y205        net (fo=1, unset)            0.012    10.934    or1200_mult_mac/mul_prod_r[19]_i_6_n_0
    SLICE_X81Y205        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.249    11.183    or1200_mult_mac/mul_prod_r_reg[19]_i_3/CO[3]
    SLICE_X81Y206        net (fo=1, unset)            0.000    11.183    or1200_mult_mac/mul_prod_r_reg[19]_i_3_n_0
    SLICE_X81Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.237    or1200_mult_mac/mul_prod_r_reg[23]_i_3/CO[3]
    SLICE_X81Y207        net (fo=1, unset)            0.000    11.237    or1200_mult_mac/mul_prod_r_reg[23]_i_3_n_0
    SLICE_X81Y207        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.291    or1200_mult_mac/mul_prod_r_reg[27]_i_3/CO[3]
    SLICE_X81Y208        net (fo=1, unset)            0.000    11.291    or1200_mult_mac/mul_prod_r_reg[27]_i_3_n_0
    SLICE_X81Y208        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.120    11.411    or1200_mult_mac/mul_prod_r_reg[35]_i_3/O[2]
    SLICE_X80Y207        net (fo=1, unplaced)         0.390    11.801    or1200_mult_mac/mul_prod__3[30]
    SLICE_X80Y207        LUT4 (Prop_lut4_I0_O)        0.043    11.844    or1200_mult_mac/mul_prod_r[30]_i_2/O
    SLICE_X80Y207        net (fo=1, unplaced)         0.378    12.222    or1200_mult_mac/mul_prod_r[30]_i_2_n_0
    SLICE_X80Y207        LUT6 (Prop_lut6_I0_O)        0.043    12.265    or1200_mult_mac/mul_prod_r[30]_i_1/O
    SLICE_X80Y207        net (fo=1, unset)            0.052    12.317    or1200_mult_mac/p_1_in[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AT38                                              0.000     7.000    clk
    AT38                 net (fo=0)                   0.000     7.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     7.563    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.921     9.484    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.567    clk_IBUF_BUFG_inst/O
    SLICE_X80Y207        net (fo=728, unplaced)       1.324    10.891    or1200_mult_mac/clk
                         clock pessimism              0.218    11.109    
                         clock uncertainty           -0.035    11.074    
    SLICE_X80Y207        FDRE (Setup_fdre_C_D)        0.047    11.121    or1200_mult_mac/mul_prod_r_reg[30]
  -------------------------------------------------------------------
                         required time                         11.121    
                         arrival time                         -12.317    
  -------------------------------------------------------------------
                         slack                                 -1.196    

Slack (VIOLATED) :        -1.177ns  (required time - arrival time)
  Source:                 or1200_ctrl/alu_op_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        8.079ns  (logic 4.735ns (58.609%)  route 3.344ns (41.391%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=2 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.891ns = ( 10.891 - 7.000 ) 
    Source Clock Delay      (SCD):    4.219ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AT38                                              0.000     0.000    clk
    AT38                 net (fo=0)                   0.000     0.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.022     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    clk_IBUF_BUFG_inst/O
    SLICE_X81Y219        net (fo=728, unplaced)       1.434     4.219    or1200_ctrl/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y219        FDRE (Prop_fdre_C_Q)         0.175     4.394    or1200_ctrl/alu_op_reg[3]/Q
    SLICE_X76Y217        net (fo=72, unset)           0.617     5.011    or1200_mult_mac/alu_op[3]
    SLICE_X76Y217        LUT6 (Prop_lut6_I0_O)        0.043     5.054    or1200_mult_mac/mul_prod_i_50/O
    SLICE_X76Y218        net (fo=4, unplaced)         0.304     5.358    or1200_mult_mac/y2
    SLICE_X76Y218        LUT6 (Prop_lut6_I0_O)        0.043     5.401    or1200_mult_mac/mul_prod_i_41/O
    SLICE_X76Y214        net (fo=32, unplaced)        0.407     5.808    or1200_mult_mac/mul_prod_i_41_n_0
    SLICE_X76Y214        LUT4 (Prop_lut4_I3_O)        0.043     5.851    or1200_mult_mac/mul_prod_i_26/O
    DSP48_X5Y86          net (fo=2, unplaced)         0.494     6.345    or1200_mult_mac/y[6]
    DSP48_X5Y86          DSP48E1 (Prop_dsp48e1_B[6]_PCOUT[47])
                                                      2.749     9.094    or1200_mult_mac/mul_prod__1/PCOUT[47]
    DSP48_X5Y87          net (fo=1, unset)            0.000     9.094    or1200_mult_mac/mul_prod__1_n_106
    DSP48_X5Y87          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077    10.171    or1200_mult_mac/mul_prod__2/P[0]
    SLICE_X81Y205        net (fo=2, unset)            0.708    10.879    or1200_mult_mac/mul_prod__2_n_105
    SLICE_X81Y205        LUT2 (Prop_lut2_I0_O)        0.043    10.922    or1200_mult_mac/mul_prod_r[19]_i_6/O
    SLICE_X81Y205        net (fo=1, unset)            0.012    10.934    or1200_mult_mac/mul_prod_r[19]_i_6_n_0
    SLICE_X81Y205        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.249    11.183    or1200_mult_mac/mul_prod_r_reg[19]_i_3/CO[3]
    SLICE_X81Y206        net (fo=1, unset)            0.000    11.183    or1200_mult_mac/mul_prod_r_reg[19]_i_3_n_0
    SLICE_X81Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.237    or1200_mult_mac/mul_prod_r_reg[23]_i_3/CO[3]
    SLICE_X81Y207        net (fo=1, unset)            0.000    11.237    or1200_mult_mac/mul_prod_r_reg[23]_i_3_n_0
    SLICE_X81Y207        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173    11.410    or1200_mult_mac/mul_prod_r_reg[27]_i_3/O[1]
    SLICE_X76Y208        net (fo=1, unplaced)         0.508    11.918    or1200_mult_mac/mul_prod__3[25]
    SLICE_X76Y208        LUT5 (Prop_lut5_I4_O)        0.043    11.961    or1200_mult_mac/mul_prod_r[25]_i_2/O
    SLICE_X76Y208        net (fo=1, unset)            0.242    12.203    or1200_mult_mac/mul_prod_r[25]_i_2_n_0
    SLICE_X76Y208        LUT5 (Prop_lut5_I4_O)        0.043    12.246    or1200_mult_mac/mul_prod_r[25]_i_1/O
    SLICE_X76Y208        net (fo=1, unset)            0.052    12.298    or1200_mult_mac/p_1_in[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AT38                                              0.000     7.000    clk
    AT38                 net (fo=0)                   0.000     7.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     7.563    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.921     9.484    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.567    clk_IBUF_BUFG_inst/O
    SLICE_X76Y208        net (fo=728, unplaced)       1.324    10.891    or1200_mult_mac/clk
                         clock pessimism              0.218    11.109    
                         clock uncertainty           -0.035    11.074    
    SLICE_X76Y208        FDRE (Setup_fdre_C_D)        0.047    11.121    or1200_mult_mac/mul_prod_r_reg[25]
  -------------------------------------------------------------------
                         required time                         11.121    
                         arrival time                         -12.298    
  -------------------------------------------------------------------
                         slack                                 -1.177    

Slack (VIOLATED) :        -1.172ns  (required time - arrival time)
  Source:                 or1200_ctrl/alu_op_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        8.092ns  (logic 5.016ns (61.987%)  route 3.076ns (38.013%))
  Logic Levels:           16  (CARRY4=9 DSP48E1=2 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.909ns = ( 10.909 - 7.000 ) 
    Source Clock Delay      (SCD):    4.219ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AT38                                              0.000     0.000    clk
    AT38                 net (fo=0)                   0.000     0.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.022     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    clk_IBUF_BUFG_inst/O
    SLICE_X81Y219        net (fo=728, unplaced)       1.434     4.219    or1200_ctrl/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y219        FDRE (Prop_fdre_C_Q)         0.175     4.394    or1200_ctrl/alu_op_reg[3]/Q
    SLICE_X76Y217        net (fo=72, unset)           0.617     5.011    or1200_mult_mac/alu_op[3]
    SLICE_X76Y217        LUT6 (Prop_lut6_I0_O)        0.043     5.054    or1200_mult_mac/mul_prod_i_50/O
    SLICE_X76Y218        net (fo=4, unplaced)         0.304     5.358    or1200_mult_mac/y2
    SLICE_X76Y218        LUT6 (Prop_lut6_I0_O)        0.043     5.401    or1200_mult_mac/mul_prod_i_41/O
    SLICE_X76Y214        net (fo=32, unplaced)        0.407     5.808    or1200_mult_mac/mul_prod_i_41_n_0
    SLICE_X76Y214        LUT4 (Prop_lut4_I3_O)        0.043     5.851    or1200_mult_mac/mul_prod_i_26/O
    DSP48_X5Y86          net (fo=2, unplaced)         0.494     6.345    or1200_mult_mac/y[6]
    DSP48_X5Y86          DSP48E1 (Prop_dsp48e1_B[6]_PCOUT[47])
                                                      2.749     9.094    or1200_mult_mac/mul_prod__1/PCOUT[47]
    DSP48_X5Y87          net (fo=1, unset)            0.000     9.094    or1200_mult_mac/mul_prod__1_n_106
    DSP48_X5Y87          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077    10.171    or1200_mult_mac/mul_prod__2/P[0]
    SLICE_X81Y205        net (fo=2, unset)            0.708    10.879    or1200_mult_mac/mul_prod__2_n_105
    SLICE_X81Y205        LUT2 (Prop_lut2_I0_O)        0.043    10.922    or1200_mult_mac/mul_prod_r[19]_i_6/O
    SLICE_X81Y205        net (fo=1, unset)            0.012    10.934    or1200_mult_mac/mul_prod_r[19]_i_6_n_0
    SLICE_X81Y205        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.249    11.183    or1200_mult_mac/mul_prod_r_reg[19]_i_3/CO[3]
    SLICE_X81Y206        net (fo=1, unset)            0.000    11.183    or1200_mult_mac/mul_prod_r_reg[19]_i_3_n_0
    SLICE_X81Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.237    or1200_mult_mac/mul_prod_r_reg[23]_i_3/CO[3]
    SLICE_X81Y207        net (fo=1, unset)            0.000    11.237    or1200_mult_mac/mul_prod_r_reg[23]_i_3_n_0
    SLICE_X81Y207        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.291    or1200_mult_mac/mul_prod_r_reg[27]_i_3/CO[3]
    SLICE_X81Y208        net (fo=1, unset)            0.000    11.291    or1200_mult_mac/mul_prod_r_reg[27]_i_3_n_0
    SLICE_X81Y208        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.345    or1200_mult_mac/mul_prod_r_reg[35]_i_3/CO[3]
    SLICE_X81Y209        net (fo=1, unset)            0.000    11.345    or1200_mult_mac/mul_prod_r_reg[35]_i_3_n_0
    SLICE_X81Y209        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.399    or1200_mult_mac/mul_prod_r_reg[35]_i_2/CO[3]
    SLICE_X81Y210        net (fo=1, unset)            0.000    11.399    or1200_mult_mac/mul_prod_r_reg[35]_i_2_n_0
    SLICE_X81Y210        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.453    or1200_mult_mac/mul_prod_r_reg[39]_i_2/CO[3]
    SLICE_X81Y211        net (fo=1, unset)            0.007    11.460    or1200_mult_mac/mul_prod_r_reg[39]_i_2_n_0
    SLICE_X81Y211        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.514    or1200_mult_mac/mul_prod_r_reg[43]_i_2/CO[3]
    SLICE_X81Y212        net (fo=1, unset)            0.000    11.514    or1200_mult_mac/mul_prod_r_reg[43]_i_2_n_0
    SLICE_X81Y212        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.568    or1200_mult_mac/mul_prod_r_reg[47]_i_2/CO[3]
    SLICE_X81Y213        net (fo=1, unset)            0.000    11.568    or1200_mult_mac/mul_prod_r_reg[47]_i_2_n_0
    SLICE_X81Y213        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173    11.741    or1200_mult_mac/mul_prod_r_reg[51]_i_2/O[1]
    SLICE_X84Y213        net (fo=1, unplaced)         0.475    12.216    or1200_mult_mac/mul_prod__3[49]
    SLICE_X84Y213        LUT6 (Prop_lut6_I1_O)        0.043    12.259    or1200_mult_mac/mul_prod_r[49]_i_1/O
    SLICE_X84Y213        net (fo=1, unset)            0.052    12.311    or1200_mult_mac/p_1_in[49]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AT38                                              0.000     7.000    clk
    AT38                 net (fo=0)                   0.000     7.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     7.563    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.921     9.484    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.567    clk_IBUF_BUFG_inst/O
    SLICE_X84Y213        net (fo=728, unplaced)       1.342    10.909    or1200_mult_mac/clk
                         clock pessimism              0.218    11.127    
                         clock uncertainty           -0.035    11.092    
    SLICE_X84Y213        FDRE (Setup_fdre_C_D)        0.047    11.139    or1200_mult_mac/mul_prod_r_reg[49]
  -------------------------------------------------------------------
                         required time                         11.139    
                         arrival time                         -12.311    
  -------------------------------------------------------------------
                         slack                                 -1.172    

Slack (VIOLATED) :        -1.163ns  (required time - arrival time)
  Source:                 or1200_ctrl/alu_op_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        8.002ns  (logic 5.000ns (62.484%)  route 3.002ns (37.516%))
  Logic Levels:           16  (CARRY4=9 DSP48E1=2 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.828ns = ( 10.828 - 7.000 ) 
    Source Clock Delay      (SCD):    4.219ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AT38                                              0.000     0.000    clk
    AT38                 net (fo=0)                   0.000     0.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.022     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    clk_IBUF_BUFG_inst/O
    SLICE_X81Y219        net (fo=728, unplaced)       1.434     4.219    or1200_ctrl/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y219        FDRE (Prop_fdre_C_Q)         0.175     4.394    or1200_ctrl/alu_op_reg[3]/Q
    SLICE_X76Y217        net (fo=72, unset)           0.617     5.011    or1200_mult_mac/alu_op[3]
    SLICE_X76Y217        LUT6 (Prop_lut6_I0_O)        0.043     5.054    or1200_mult_mac/mul_prod_i_50/O
    SLICE_X76Y218        net (fo=4, unplaced)         0.304     5.358    or1200_mult_mac/y2
    SLICE_X76Y218        LUT6 (Prop_lut6_I0_O)        0.043     5.401    or1200_mult_mac/mul_prod_i_41/O
    SLICE_X76Y214        net (fo=32, unplaced)        0.407     5.808    or1200_mult_mac/mul_prod_i_41_n_0
    SLICE_X76Y214        LUT4 (Prop_lut4_I3_O)        0.043     5.851    or1200_mult_mac/mul_prod_i_26/O
    DSP48_X5Y86          net (fo=2, unplaced)         0.494     6.345    or1200_mult_mac/y[6]
    DSP48_X5Y86          DSP48E1 (Prop_dsp48e1_B[6]_PCOUT[47])
                                                      2.749     9.094    or1200_mult_mac/mul_prod__1/PCOUT[47]
    DSP48_X5Y87          net (fo=1, unset)            0.000     9.094    or1200_mult_mac/mul_prod__1_n_106
    DSP48_X5Y87          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077    10.171    or1200_mult_mac/mul_prod__2/P[0]
    SLICE_X81Y205        net (fo=2, unset)            0.708    10.879    or1200_mult_mac/mul_prod__2_n_105
    SLICE_X81Y205        LUT2 (Prop_lut2_I0_O)        0.043    10.922    or1200_mult_mac/mul_prod_r[19]_i_6/O
    SLICE_X81Y205        net (fo=1, unset)            0.012    10.934    or1200_mult_mac/mul_prod_r[19]_i_6_n_0
    SLICE_X81Y205        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.249    11.183    or1200_mult_mac/mul_prod_r_reg[19]_i_3/CO[3]
    SLICE_X81Y206        net (fo=1, unset)            0.000    11.183    or1200_mult_mac/mul_prod_r_reg[19]_i_3_n_0
    SLICE_X81Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.237    or1200_mult_mac/mul_prod_r_reg[23]_i_3/CO[3]
    SLICE_X81Y207        net (fo=1, unset)            0.000    11.237    or1200_mult_mac/mul_prod_r_reg[23]_i_3_n_0
    SLICE_X81Y207        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.291    or1200_mult_mac/mul_prod_r_reg[27]_i_3/CO[3]
    SLICE_X81Y208        net (fo=1, unset)            0.000    11.291    or1200_mult_mac/mul_prod_r_reg[27]_i_3_n_0
    SLICE_X81Y208        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.345    or1200_mult_mac/mul_prod_r_reg[35]_i_3/CO[3]
    SLICE_X81Y209        net (fo=1, unset)            0.000    11.345    or1200_mult_mac/mul_prod_r_reg[35]_i_3_n_0
    SLICE_X81Y209        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.399    or1200_mult_mac/mul_prod_r_reg[35]_i_2/CO[3]
    SLICE_X81Y210        net (fo=1, unset)            0.000    11.399    or1200_mult_mac/mul_prod_r_reg[35]_i_2_n_0
    SLICE_X81Y210        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.453    or1200_mult_mac/mul_prod_r_reg[39]_i_2/CO[3]
    SLICE_X81Y211        net (fo=1, unset)            0.007    11.460    or1200_mult_mac/mul_prod_r_reg[39]_i_2_n_0
    SLICE_X81Y211        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.514    or1200_mult_mac/mul_prod_r_reg[43]_i_2/CO[3]
    SLICE_X81Y212        net (fo=1, unset)            0.000    11.514    or1200_mult_mac/mul_prod_r_reg[43]_i_2_n_0
    SLICE_X81Y212        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.568    or1200_mult_mac/mul_prod_r_reg[47]_i_2/CO[3]
    SLICE_X81Y213        net (fo=1, unset)            0.000    11.568    or1200_mult_mac/mul_prod_r_reg[47]_i_2_n_0
    SLICE_X81Y213        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.157    11.725    or1200_mult_mac/mul_prod_r_reg[51]_i_2/O[3]
    SLICE_X80Y210        net (fo=1, unplaced)         0.401    12.126    or1200_mult_mac/mul_prod__3[51]
    SLICE_X80Y210        LUT6 (Prop_lut6_I1_O)        0.043    12.169    or1200_mult_mac/mul_prod_r[51]_i_1/O
    SLICE_X80Y210        net (fo=1, unset)            0.052    12.221    or1200_mult_mac/p_1_in[51]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AT38                                              0.000     7.000    clk
    AT38                 net (fo=0)                   0.000     7.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     7.563    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.921     9.484    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.567    clk_IBUF_BUFG_inst/O
    SLICE_X80Y210        net (fo=728, unplaced)       1.261    10.828    or1200_mult_mac/clk
                         clock pessimism              0.218    11.046    
                         clock uncertainty           -0.035    11.011    
    SLICE_X80Y210        FDRE (Setup_fdre_C_D)        0.047    11.058    or1200_mult_mac/mul_prod_r_reg[51]
  -------------------------------------------------------------------
                         required time                         11.058    
                         arrival time                         -12.221    
  -------------------------------------------------------------------
                         slack                                 -1.163    

Slack (VIOLATED) :        -1.160ns  (required time - arrival time)
  Source:                 or1200_ctrl/alu_op_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        8.080ns  (logic 4.908ns (60.743%)  route 3.172ns (39.257%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=2 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.909ns = ( 10.909 - 7.000 ) 
    Source Clock Delay      (SCD):    4.219ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AT38                                              0.000     0.000    clk
    AT38                 net (fo=0)                   0.000     0.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.022     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    clk_IBUF_BUFG_inst/O
    SLICE_X81Y219        net (fo=728, unplaced)       1.434     4.219    or1200_ctrl/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y219        FDRE (Prop_fdre_C_Q)         0.175     4.394    or1200_ctrl/alu_op_reg[3]/Q
    SLICE_X76Y217        net (fo=72, unset)           0.617     5.011    or1200_mult_mac/alu_op[3]
    SLICE_X76Y217        LUT6 (Prop_lut6_I0_O)        0.043     5.054    or1200_mult_mac/mul_prod_i_50/O
    SLICE_X76Y218        net (fo=4, unplaced)         0.304     5.358    or1200_mult_mac/y2
    SLICE_X76Y218        LUT6 (Prop_lut6_I0_O)        0.043     5.401    or1200_mult_mac/mul_prod_i_41/O
    SLICE_X76Y214        net (fo=32, unplaced)        0.407     5.808    or1200_mult_mac/mul_prod_i_41_n_0
    SLICE_X76Y214        LUT4 (Prop_lut4_I3_O)        0.043     5.851    or1200_mult_mac/mul_prod_i_26/O
    DSP48_X5Y86          net (fo=2, unplaced)         0.494     6.345    or1200_mult_mac/y[6]
    DSP48_X5Y86          DSP48E1 (Prop_dsp48e1_B[6]_PCOUT[47])
                                                      2.749     9.094    or1200_mult_mac/mul_prod__1/PCOUT[47]
    DSP48_X5Y87          net (fo=1, unset)            0.000     9.094    or1200_mult_mac/mul_prod__1_n_106
    DSP48_X5Y87          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077    10.171    or1200_mult_mac/mul_prod__2/P[0]
    SLICE_X81Y205        net (fo=2, unset)            0.708    10.879    or1200_mult_mac/mul_prod__2_n_105
    SLICE_X81Y205        LUT2 (Prop_lut2_I0_O)        0.043    10.922    or1200_mult_mac/mul_prod_r[19]_i_6/O
    SLICE_X81Y205        net (fo=1, unset)            0.012    10.934    or1200_mult_mac/mul_prod_r[19]_i_6_n_0
    SLICE_X81Y205        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.249    11.183    or1200_mult_mac/mul_prod_r_reg[19]_i_3/CO[3]
    SLICE_X81Y206        net (fo=1, unset)            0.000    11.183    or1200_mult_mac/mul_prod_r_reg[19]_i_3_n_0
    SLICE_X81Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.237    or1200_mult_mac/mul_prod_r_reg[23]_i_3/CO[3]
    SLICE_X81Y207        net (fo=1, unset)            0.000    11.237    or1200_mult_mac/mul_prod_r_reg[23]_i_3_n_0
    SLICE_X81Y207        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.291    or1200_mult_mac/mul_prod_r_reg[27]_i_3/CO[3]
    SLICE_X81Y208        net (fo=1, unset)            0.000    11.291    or1200_mult_mac/mul_prod_r_reg[27]_i_3_n_0
    SLICE_X81Y208        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.345    or1200_mult_mac/mul_prod_r_reg[35]_i_3/CO[3]
    SLICE_X81Y209        net (fo=1, unset)            0.000    11.345    or1200_mult_mac/mul_prod_r_reg[35]_i_3_n_0
    SLICE_X81Y209        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.399    or1200_mult_mac/mul_prod_r_reg[35]_i_2/CO[3]
    SLICE_X81Y210        net (fo=1, unset)            0.000    11.399    or1200_mult_mac/mul_prod_r_reg[35]_i_2_n_0
    SLICE_X81Y210        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.453    or1200_mult_mac/mul_prod_r_reg[39]_i_2/CO[3]
    SLICE_X81Y211        net (fo=1, unset)            0.007    11.460    or1200_mult_mac/mul_prod_r_reg[39]_i_2_n_0
    SLICE_X81Y211        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173    11.633    or1200_mult_mac/mul_prod_r_reg[43]_i_2/O[1]
    SLICE_X82Y211        net (fo=1, unplaced)         0.571    12.204    or1200_mult_mac/mul_prod__3[41]
    SLICE_X82Y211        LUT6 (Prop_lut6_I1_O)        0.043    12.247    or1200_mult_mac/mul_prod_r[41]_i_1/O
    SLICE_X82Y211        net (fo=1, unset)            0.052    12.299    or1200_mult_mac/p_1_in[41]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AT38                                              0.000     7.000    clk
    AT38                 net (fo=0)                   0.000     7.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     7.563    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.921     9.484    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.567    clk_IBUF_BUFG_inst/O
    SLICE_X82Y211        net (fo=728, unplaced)       1.342    10.909    or1200_mult_mac/clk
                         clock pessimism              0.218    11.127    
                         clock uncertainty           -0.035    11.092    
    SLICE_X82Y211        FDRE (Setup_fdre_C_D)        0.047    11.139    or1200_mult_mac/mul_prod_r_reg[41]
  -------------------------------------------------------------------
                         required time                         11.139    
                         arrival time                         -12.299    
  -------------------------------------------------------------------
                         slack                                 -1.160    

Slack (VIOLATED) :        -1.153ns  (required time - arrival time)
  Source:                 or1200_ctrl/alu_op_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        8.056ns  (logic 4.719ns (58.577%)  route 3.337ns (41.423%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=2 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.892ns = ( 10.892 - 7.000 ) 
    Source Clock Delay      (SCD):    4.219ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AT38                                              0.000     0.000    clk
    AT38                 net (fo=0)                   0.000     0.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.022     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    clk_IBUF_BUFG_inst/O
    SLICE_X81Y219        net (fo=728, unplaced)       1.434     4.219    or1200_ctrl/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y219        FDRE (Prop_fdre_C_Q)         0.175     4.394    or1200_ctrl/alu_op_reg[3]/Q
    SLICE_X76Y217        net (fo=72, unset)           0.617     5.011    or1200_mult_mac/alu_op[3]
    SLICE_X76Y217        LUT6 (Prop_lut6_I0_O)        0.043     5.054    or1200_mult_mac/mul_prod_i_50/O
    SLICE_X76Y218        net (fo=4, unplaced)         0.304     5.358    or1200_mult_mac/y2
    SLICE_X76Y218        LUT6 (Prop_lut6_I0_O)        0.043     5.401    or1200_mult_mac/mul_prod_i_41/O
    SLICE_X76Y214        net (fo=32, unplaced)        0.407     5.808    or1200_mult_mac/mul_prod_i_41_n_0
    SLICE_X76Y214        LUT4 (Prop_lut4_I3_O)        0.043     5.851    or1200_mult_mac/mul_prod_i_26/O
    DSP48_X5Y86          net (fo=2, unplaced)         0.494     6.345    or1200_mult_mac/y[6]
    DSP48_X5Y86          DSP48E1 (Prop_dsp48e1_B[6]_PCOUT[47])
                                                      2.749     9.094    or1200_mult_mac/mul_prod__1/PCOUT[47]
    DSP48_X5Y87          net (fo=1, unset)            0.000     9.094    or1200_mult_mac/mul_prod__1_n_106
    DSP48_X5Y87          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077    10.171    or1200_mult_mac/mul_prod__2/P[0]
    SLICE_X81Y205        net (fo=2, unset)            0.708    10.879    or1200_mult_mac/mul_prod__2_n_105
    SLICE_X81Y205        LUT2 (Prop_lut2_I0_O)        0.043    10.922    or1200_mult_mac/mul_prod_r[19]_i_6/O
    SLICE_X81Y205        net (fo=1, unset)            0.012    10.934    or1200_mult_mac/mul_prod_r[19]_i_6_n_0
    SLICE_X81Y205        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.249    11.183    or1200_mult_mac/mul_prod_r_reg[19]_i_3/CO[3]
    SLICE_X81Y206        net (fo=1, unset)            0.000    11.183    or1200_mult_mac/mul_prod_r_reg[19]_i_3_n_0
    SLICE_X81Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.237    or1200_mult_mac/mul_prod_r_reg[23]_i_3/CO[3]
    SLICE_X81Y207        net (fo=1, unset)            0.000    11.237    or1200_mult_mac/mul_prod_r_reg[23]_i_3_n_0
    SLICE_X81Y207        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.157    11.394    or1200_mult_mac/mul_prod_r_reg[27]_i_3/O[3]
    SLICE_X82Y207        net (fo=1, unplaced)         0.423    11.817    or1200_mult_mac/mul_prod__3[27]
    SLICE_X82Y207        LUT5 (Prop_lut5_I4_O)        0.043    11.860    or1200_mult_mac/mul_prod_r[27]_i_2/O
    SLICE_X82Y206        net (fo=1, unplaced)         0.320    12.180    or1200_mult_mac/mul_prod_r[27]_i_2_n_0
    SLICE_X82Y206        LUT5 (Prop_lut5_I4_O)        0.043    12.223    or1200_mult_mac/mul_prod_r[27]_i_1/O
    SLICE_X82Y206        net (fo=1, unset)            0.052    12.275    or1200_mult_mac/p_1_in[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AT38                                              0.000     7.000    clk
    AT38                 net (fo=0)                   0.000     7.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     7.563    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.921     9.484    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.567    clk_IBUF_BUFG_inst/O
    SLICE_X82Y206        net (fo=728, unplaced)       1.325    10.892    or1200_mult_mac/clk
                         clock pessimism              0.218    11.110    
                         clock uncertainty           -0.035    11.075    
    SLICE_X82Y206        FDRE (Setup_fdre_C_D)        0.047    11.122    or1200_mult_mac/mul_prod_r_reg[27]
  -------------------------------------------------------------------
                         required time                         11.122    
                         arrival time                         -12.275    
  -------------------------------------------------------------------
                         slack                                 -1.153    

Slack (VIOLATED) :        -1.138ns  (required time - arrival time)
  Source:                 or1200_ctrl/alu_op_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        8.059ns  (logic 4.903ns (60.839%)  route 3.156ns (39.161%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=2 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.910ns = ( 10.910 - 7.000 ) 
    Source Clock Delay      (SCD):    4.219ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AT38                                              0.000     0.000    clk
    AT38                 net (fo=0)                   0.000     0.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.022     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    clk_IBUF_BUFG_inst/O
    SLICE_X81Y219        net (fo=728, unplaced)       1.434     4.219    or1200_ctrl/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y219        FDRE (Prop_fdre_C_Q)         0.175     4.394    or1200_ctrl/alu_op_reg[3]/Q
    SLICE_X76Y217        net (fo=72, unset)           0.617     5.011    or1200_mult_mac/alu_op[3]
    SLICE_X76Y217        LUT6 (Prop_lut6_I0_O)        0.043     5.054    or1200_mult_mac/mul_prod_i_50/O
    SLICE_X76Y218        net (fo=4, unplaced)         0.304     5.358    or1200_mult_mac/y2
    SLICE_X76Y218        LUT6 (Prop_lut6_I0_O)        0.043     5.401    or1200_mult_mac/mul_prod_i_41/O
    SLICE_X76Y214        net (fo=32, unplaced)        0.407     5.808    or1200_mult_mac/mul_prod_i_41_n_0
    SLICE_X76Y214        LUT4 (Prop_lut4_I3_O)        0.043     5.851    or1200_mult_mac/mul_prod_i_26/O
    DSP48_X5Y86          net (fo=2, unplaced)         0.494     6.345    or1200_mult_mac/y[6]
    DSP48_X5Y86          DSP48E1 (Prop_dsp48e1_B[6]_PCOUT[47])
                                                      2.749     9.094    or1200_mult_mac/mul_prod__1/PCOUT[47]
    DSP48_X5Y87          net (fo=1, unset)            0.000     9.094    or1200_mult_mac/mul_prod__1_n_106
    DSP48_X5Y87          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077    10.171    or1200_mult_mac/mul_prod__2/P[0]
    SLICE_X81Y205        net (fo=2, unset)            0.708    10.879    or1200_mult_mac/mul_prod__2_n_105
    SLICE_X81Y205        LUT2 (Prop_lut2_I0_O)        0.043    10.922    or1200_mult_mac/mul_prod_r[19]_i_6/O
    SLICE_X81Y205        net (fo=1, unset)            0.012    10.934    or1200_mult_mac/mul_prod_r[19]_i_6_n_0
    SLICE_X81Y205        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.249    11.183    or1200_mult_mac/mul_prod_r_reg[19]_i_3/CO[3]
    SLICE_X81Y206        net (fo=1, unset)            0.000    11.183    or1200_mult_mac/mul_prod_r_reg[19]_i_3_n_0
    SLICE_X81Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.237    or1200_mult_mac/mul_prod_r_reg[23]_i_3/CO[3]
    SLICE_X81Y207        net (fo=1, unset)            0.000    11.237    or1200_mult_mac/mul_prod_r_reg[23]_i_3_n_0
    SLICE_X81Y207        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.291    or1200_mult_mac/mul_prod_r_reg[27]_i_3/CO[3]
    SLICE_X81Y208        net (fo=1, unset)            0.000    11.291    or1200_mult_mac/mul_prod_r_reg[27]_i_3_n_0
    SLICE_X81Y208        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.345    or1200_mult_mac/mul_prod_r_reg[35]_i_3/CO[3]
    SLICE_X81Y209        net (fo=1, unset)            0.000    11.345    or1200_mult_mac/mul_prod_r_reg[35]_i_3_n_0
    SLICE_X81Y209        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.399    or1200_mult_mac/mul_prod_r_reg[35]_i_2/CO[3]
    SLICE_X81Y210        net (fo=1, unset)            0.000    11.399    or1200_mult_mac/mul_prod_r_reg[35]_i_2_n_0
    SLICE_X81Y210        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.453    or1200_mult_mac/mul_prod_r_reg[39]_i_2/CO[3]
    SLICE_X81Y211        net (fo=1, unset)            0.007    11.460    or1200_mult_mac/mul_prod_r_reg[39]_i_2_n_0
    SLICE_X81Y211        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.514    or1200_mult_mac/mul_prod_r_reg[43]_i_2/CO[3]
    SLICE_X81Y212        net (fo=1, unset)            0.000    11.514    or1200_mult_mac/mul_prod_r_reg[43]_i_2_n_0
    SLICE_X81Y212        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114    11.628    or1200_mult_mac/mul_prod_r_reg[47]_i_2/O[0]
    SLICE_X84Y213        net (fo=1, unplaced)         0.555    12.183    or1200_mult_mac/mul_prod__3[44]
    SLICE_X84Y213        LUT6 (Prop_lut6_I1_O)        0.043    12.226    or1200_mult_mac/mul_prod_r[44]_i_1/O
    SLICE_X84Y213        net (fo=1, unset)            0.052    12.278    or1200_mult_mac/p_1_in[44]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AT38                                              0.000     7.000    clk
    AT38                 net (fo=0)                   0.000     7.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     7.563    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.921     9.484    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.567    clk_IBUF_BUFG_inst/O
    SLICE_X84Y213        net (fo=728, unplaced)       1.343    10.910    or1200_mult_mac/clk
                         clock pessimism              0.218    11.128    
                         clock uncertainty           -0.035    11.093    
    SLICE_X84Y213        FDRE (Setup_fdre_C_D)        0.047    11.140    or1200_mult_mac/mul_prod_r_reg[44]
  -------------------------------------------------------------------
                         required time                         11.140    
                         arrival time                         -12.278    
  -------------------------------------------------------------------
                         slack                                 -1.138    

Slack (VIOLATED) :        -1.126ns  (required time - arrival time)
  Source:                 or1200_ctrl/alu_op_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        7.986ns  (logic 4.946ns (61.933%)  route 3.040ns (38.067%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=2 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.849ns = ( 10.849 - 7.000 ) 
    Source Clock Delay      (SCD):    4.219ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AT38                                              0.000     0.000    clk
    AT38                 net (fo=0)                   0.000     0.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.022     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    clk_IBUF_BUFG_inst/O
    SLICE_X81Y219        net (fo=728, unplaced)       1.434     4.219    or1200_ctrl/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y219        FDRE (Prop_fdre_C_Q)         0.175     4.394    or1200_ctrl/alu_op_reg[3]/Q
    SLICE_X76Y217        net (fo=72, unset)           0.617     5.011    or1200_mult_mac/alu_op[3]
    SLICE_X76Y217        LUT6 (Prop_lut6_I0_O)        0.043     5.054    or1200_mult_mac/mul_prod_i_50/O
    SLICE_X76Y218        net (fo=4, unplaced)         0.304     5.358    or1200_mult_mac/y2
    SLICE_X76Y218        LUT6 (Prop_lut6_I0_O)        0.043     5.401    or1200_mult_mac/mul_prod_i_41/O
    SLICE_X76Y214        net (fo=32, unplaced)        0.407     5.808    or1200_mult_mac/mul_prod_i_41_n_0
    SLICE_X76Y214        LUT4 (Prop_lut4_I3_O)        0.043     5.851    or1200_mult_mac/mul_prod_i_26/O
    DSP48_X5Y86          net (fo=2, unplaced)         0.494     6.345    or1200_mult_mac/y[6]
    DSP48_X5Y86          DSP48E1 (Prop_dsp48e1_B[6]_PCOUT[47])
                                                      2.749     9.094    or1200_mult_mac/mul_prod__1/PCOUT[47]
    DSP48_X5Y87          net (fo=1, unset)            0.000     9.094    or1200_mult_mac/mul_prod__1_n_106
    DSP48_X5Y87          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077    10.171    or1200_mult_mac/mul_prod__2/P[0]
    SLICE_X81Y205        net (fo=2, unset)            0.708    10.879    or1200_mult_mac/mul_prod__2_n_105
    SLICE_X81Y205        LUT2 (Prop_lut2_I0_O)        0.043    10.922    or1200_mult_mac/mul_prod_r[19]_i_6/O
    SLICE_X81Y205        net (fo=1, unset)            0.012    10.934    or1200_mult_mac/mul_prod_r[19]_i_6_n_0
    SLICE_X81Y205        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.249    11.183    or1200_mult_mac/mul_prod_r_reg[19]_i_3/CO[3]
    SLICE_X81Y206        net (fo=1, unset)            0.000    11.183    or1200_mult_mac/mul_prod_r_reg[19]_i_3_n_0
    SLICE_X81Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.237    or1200_mult_mac/mul_prod_r_reg[23]_i_3/CO[3]
    SLICE_X81Y207        net (fo=1, unset)            0.000    11.237    or1200_mult_mac/mul_prod_r_reg[23]_i_3_n_0
    SLICE_X81Y207        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.291    or1200_mult_mac/mul_prod_r_reg[27]_i_3/CO[3]
    SLICE_X81Y208        net (fo=1, unset)            0.000    11.291    or1200_mult_mac/mul_prod_r_reg[27]_i_3_n_0
    SLICE_X81Y208        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.345    or1200_mult_mac/mul_prod_r_reg[35]_i_3/CO[3]
    SLICE_X81Y209        net (fo=1, unset)            0.000    11.345    or1200_mult_mac/mul_prod_r_reg[35]_i_3_n_0
    SLICE_X81Y209        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.399    or1200_mult_mac/mul_prod_r_reg[35]_i_2/CO[3]
    SLICE_X81Y210        net (fo=1, unset)            0.000    11.399    or1200_mult_mac/mul_prod_r_reg[35]_i_2_n_0
    SLICE_X81Y210        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.453    or1200_mult_mac/mul_prod_r_reg[39]_i_2/CO[3]
    SLICE_X81Y211        net (fo=1, unset)            0.007    11.460    or1200_mult_mac/mul_prod_r_reg[39]_i_2_n_0
    SLICE_X81Y211        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.514    or1200_mult_mac/mul_prod_r_reg[43]_i_2/CO[3]
    SLICE_X81Y212        net (fo=1, unset)            0.000    11.514    or1200_mult_mac/mul_prod_r_reg[43]_i_2_n_0
    SLICE_X81Y212        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.157    11.671    or1200_mult_mac/mul_prod_r_reg[47]_i_2/O[3]
    SLICE_X80Y210        net (fo=1, unplaced)         0.439    12.110    or1200_mult_mac/mul_prod__3[47]
    SLICE_X80Y210        LUT6 (Prop_lut6_I1_O)        0.043    12.153    or1200_mult_mac/mul_prod_r[47]_i_1/O
    SLICE_X80Y210        net (fo=1, unset)            0.052    12.205    or1200_mult_mac/p_1_in[47]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AT38                                              0.000     7.000    clk
    AT38                 net (fo=0)                   0.000     7.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     7.563    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.921     9.484    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.567    clk_IBUF_BUFG_inst/O
    SLICE_X80Y210        net (fo=728, unplaced)       1.282    10.849    or1200_mult_mac/clk
                         clock pessimism              0.218    11.067    
                         clock uncertainty           -0.035    11.032    
    SLICE_X80Y210        FDRE (Setup_fdre_C_D)        0.047    11.079    or1200_mult_mac/mul_prod_r_reg[47]
  -------------------------------------------------------------------
                         required time                         11.079    
                         arrival time                         -12.205    
  -------------------------------------------------------------------
                         slack                                 -1.126    

Slack (VIOLATED) :        -1.124ns  (required time - arrival time)
  Source:                 or1200_ctrl/alu_op_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        8.046ns  (logic 4.892ns (60.800%)  route 3.154ns (39.200%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=2 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.911ns = ( 10.911 - 7.000 ) 
    Source Clock Delay      (SCD):    4.219ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AT38                                              0.000     0.000    clk
    AT38                 net (fo=0)                   0.000     0.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.022     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    clk_IBUF_BUFG_inst/O
    SLICE_X81Y219        net (fo=728, unplaced)       1.434     4.219    or1200_ctrl/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y219        FDRE (Prop_fdre_C_Q)         0.175     4.394    or1200_ctrl/alu_op_reg[3]/Q
    SLICE_X76Y217        net (fo=72, unset)           0.617     5.011    or1200_mult_mac/alu_op[3]
    SLICE_X76Y217        LUT6 (Prop_lut6_I0_O)        0.043     5.054    or1200_mult_mac/mul_prod_i_50/O
    SLICE_X76Y218        net (fo=4, unplaced)         0.304     5.358    or1200_mult_mac/y2
    SLICE_X76Y218        LUT6 (Prop_lut6_I0_O)        0.043     5.401    or1200_mult_mac/mul_prod_i_41/O
    SLICE_X76Y214        net (fo=32, unplaced)        0.407     5.808    or1200_mult_mac/mul_prod_i_41_n_0
    SLICE_X76Y214        LUT4 (Prop_lut4_I3_O)        0.043     5.851    or1200_mult_mac/mul_prod_i_26/O
    DSP48_X5Y86          net (fo=2, unplaced)         0.494     6.345    or1200_mult_mac/y[6]
    DSP48_X5Y86          DSP48E1 (Prop_dsp48e1_B[6]_PCOUT[47])
                                                      2.749     9.094    or1200_mult_mac/mul_prod__1/PCOUT[47]
    DSP48_X5Y87          net (fo=1, unset)            0.000     9.094    or1200_mult_mac/mul_prod__1_n_106
    DSP48_X5Y87          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077    10.171    or1200_mult_mac/mul_prod__2/P[0]
    SLICE_X81Y205        net (fo=2, unset)            0.708    10.879    or1200_mult_mac/mul_prod__2_n_105
    SLICE_X81Y205        LUT2 (Prop_lut2_I0_O)        0.043    10.922    or1200_mult_mac/mul_prod_r[19]_i_6/O
    SLICE_X81Y205        net (fo=1, unset)            0.012    10.934    or1200_mult_mac/mul_prod_r[19]_i_6_n_0
    SLICE_X81Y205        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.249    11.183    or1200_mult_mac/mul_prod_r_reg[19]_i_3/CO[3]
    SLICE_X81Y206        net (fo=1, unset)            0.000    11.183    or1200_mult_mac/mul_prod_r_reg[19]_i_3_n_0
    SLICE_X81Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.237    or1200_mult_mac/mul_prod_r_reg[23]_i_3/CO[3]
    SLICE_X81Y207        net (fo=1, unset)            0.000    11.237    or1200_mult_mac/mul_prod_r_reg[23]_i_3_n_0
    SLICE_X81Y207        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.291    or1200_mult_mac/mul_prod_r_reg[27]_i_3/CO[3]
    SLICE_X81Y208        net (fo=1, unset)            0.000    11.291    or1200_mult_mac/mul_prod_r_reg[27]_i_3_n_0
    SLICE_X81Y208        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.345    or1200_mult_mac/mul_prod_r_reg[35]_i_3/CO[3]
    SLICE_X81Y209        net (fo=1, unset)            0.000    11.345    or1200_mult_mac/mul_prod_r_reg[35]_i_3_n_0
    SLICE_X81Y209        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.399    or1200_mult_mac/mul_prod_r_reg[35]_i_2/CO[3]
    SLICE_X81Y210        net (fo=1, unset)            0.000    11.399    or1200_mult_mac/mul_prod_r_reg[35]_i_2_n_0
    SLICE_X81Y210        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.453    or1200_mult_mac/mul_prod_r_reg[39]_i_2/CO[3]
    SLICE_X81Y211        net (fo=1, unset)            0.007    11.460    or1200_mult_mac/mul_prod_r_reg[39]_i_2_n_0
    SLICE_X81Y211        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.157    11.617    or1200_mult_mac/mul_prod_r_reg[43]_i_2/O[3]
    SLICE_X80Y209        net (fo=1, unplaced)         0.553    12.170    or1200_mult_mac/mul_prod__3[43]
    SLICE_X80Y209        LUT6 (Prop_lut6_I1_O)        0.043    12.213    or1200_mult_mac/mul_prod_r[43]_i_1/O
    SLICE_X80Y209        net (fo=1, unset)            0.052    12.265    or1200_mult_mac/p_1_in[43]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AT38                                              0.000     7.000    clk
    AT38                 net (fo=0)                   0.000     7.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     7.563    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.921     9.484    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.567    clk_IBUF_BUFG_inst/O
    SLICE_X80Y209        net (fo=728, unplaced)       1.344    10.911    or1200_mult_mac/clk
                         clock pessimism              0.218    11.129    
                         clock uncertainty           -0.035    11.094    
    SLICE_X80Y209        FDRE (Setup_fdre_C_D)        0.047    11.141    or1200_mult_mac/mul_prod_r_reg[43]
  -------------------------------------------------------------------
                         required time                         11.141    
                         arrival time                         -12.265    
  -------------------------------------------------------------------
                         slack                                 -1.124    

Slack (VIOLATED) :        -1.121ns  (required time - arrival time)
  Source:                 or1200_ctrl/alu_op_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        8.045ns  (logic 4.682ns (58.198%)  route 3.363ns (41.802%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=2 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.913ns = ( 10.913 - 7.000 ) 
    Source Clock Delay      (SCD):    4.219ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AT38                                              0.000     0.000    clk
    AT38                 net (fo=0)                   0.000     0.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.022     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    clk_IBUF_BUFG_inst/O
    SLICE_X81Y219        net (fo=728, unplaced)       1.434     4.219    or1200_ctrl/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y219        FDRE (Prop_fdre_C_Q)         0.175     4.394    or1200_ctrl/alu_op_reg[3]/Q
    SLICE_X76Y217        net (fo=72, unset)           0.617     5.011    or1200_mult_mac/alu_op[3]
    SLICE_X76Y217        LUT6 (Prop_lut6_I0_O)        0.043     5.054    or1200_mult_mac/mul_prod_i_50/O
    SLICE_X76Y218        net (fo=4, unplaced)         0.304     5.358    or1200_mult_mac/y2
    SLICE_X76Y218        LUT6 (Prop_lut6_I0_O)        0.043     5.401    or1200_mult_mac/mul_prod_i_41/O
    SLICE_X76Y214        net (fo=32, unplaced)        0.407     5.808    or1200_mult_mac/mul_prod_i_41_n_0
    SLICE_X76Y214        LUT4 (Prop_lut4_I3_O)        0.043     5.851    or1200_mult_mac/mul_prod_i_26/O
    DSP48_X5Y86          net (fo=2, unplaced)         0.494     6.345    or1200_mult_mac/y[6]
    DSP48_X5Y86          DSP48E1 (Prop_dsp48e1_B[6]_PCOUT[47])
                                                      2.749     9.094    or1200_mult_mac/mul_prod__1/PCOUT[47]
    DSP48_X5Y87          net (fo=1, unset)            0.000     9.094    or1200_mult_mac/mul_prod__1_n_106
    DSP48_X5Y87          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077    10.171    or1200_mult_mac/mul_prod__2/P[0]
    SLICE_X81Y205        net (fo=2, unset)            0.708    10.879    or1200_mult_mac/mul_prod__2_n_105
    SLICE_X81Y205        LUT2 (Prop_lut2_I0_O)        0.043    10.922    or1200_mult_mac/mul_prod_r[19]_i_6/O
    SLICE_X81Y205        net (fo=1, unset)            0.012    10.934    or1200_mult_mac/mul_prod_r[19]_i_6_n_0
    SLICE_X81Y205        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.249    11.183    or1200_mult_mac/mul_prod_r_reg[19]_i_3/CO[3]
    SLICE_X81Y206        net (fo=1, unset)            0.000    11.183    or1200_mult_mac/mul_prod_r_reg[19]_i_3_n_0
    SLICE_X81Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.237    or1200_mult_mac/mul_prod_r_reg[23]_i_3/CO[3]
    SLICE_X81Y207        net (fo=1, unset)            0.000    11.237    or1200_mult_mac/mul_prod_r_reg[23]_i_3_n_0
    SLICE_X81Y207        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.120    11.357    or1200_mult_mac/mul_prod_r_reg[27]_i_3/O[2]
    SLICE_X78Y208        net (fo=1, unplaced)         0.390    11.747    or1200_mult_mac/mul_prod__3[26]
    SLICE_X78Y208        LUT5 (Prop_lut5_I4_O)        0.043    11.790    or1200_mult_mac/mul_prod_r[26]_i_2/O
    SLICE_X78Y208        net (fo=1, unset)            0.379    12.169    or1200_mult_mac/mul_prod_r[26]_i_2_n_0
    SLICE_X78Y208        LUT5 (Prop_lut5_I4_O)        0.043    12.212    or1200_mult_mac/mul_prod_r[26]_i_1/O
    SLICE_X78Y208        net (fo=1, unset)            0.052    12.264    or1200_mult_mac/p_1_in[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AT38                                              0.000     7.000    clk
    AT38                 net (fo=0)                   0.000     7.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     7.563    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.921     9.484    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.567    clk_IBUF_BUFG_inst/O
    SLICE_X78Y208        net (fo=728, unplaced)       1.346    10.913    or1200_mult_mac/clk
                         clock pessimism              0.218    11.131    
                         clock uncertainty           -0.035    11.096    
    SLICE_X78Y208        FDRE (Setup_fdre_C_D)        0.047    11.143    or1200_mult_mac/mul_prod_r_reg[26]
  -------------------------------------------------------------------
                         required time                         11.143    
                         arrival time                         -12.264    
  -------------------------------------------------------------------
                         slack                                 -1.121    

Slack (VIOLATED) :        -1.113ns  (required time - arrival time)
  Source:                 or1200_ctrl/alu_op_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        8.038ns  (logic 4.681ns (58.236%)  route 3.357ns (41.764%))
  Logic Levels:           10  (CARRY4=2 DSP48E1=2 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.914ns = ( 10.914 - 7.000 ) 
    Source Clock Delay      (SCD):    4.219ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AT38                                              0.000     0.000    clk
    AT38                 net (fo=0)                   0.000     0.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.022     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    clk_IBUF_BUFG_inst/O
    SLICE_X81Y219        net (fo=728, unplaced)       1.434     4.219    or1200_ctrl/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y219        FDRE (Prop_fdre_C_Q)         0.175     4.394    or1200_ctrl/alu_op_reg[3]/Q
    SLICE_X76Y217        net (fo=72, unset)           0.617     5.011    or1200_mult_mac/alu_op[3]
    SLICE_X76Y217        LUT6 (Prop_lut6_I0_O)        0.043     5.054    or1200_mult_mac/mul_prod_i_50/O
    SLICE_X76Y218        net (fo=4, unplaced)         0.304     5.358    or1200_mult_mac/y2
    SLICE_X76Y218        LUT6 (Prop_lut6_I0_O)        0.043     5.401    or1200_mult_mac/mul_prod_i_41/O
    SLICE_X76Y214        net (fo=32, unplaced)        0.407     5.808    or1200_mult_mac/mul_prod_i_41_n_0
    SLICE_X76Y214        LUT4 (Prop_lut4_I3_O)        0.043     5.851    or1200_mult_mac/mul_prod_i_26/O
    DSP48_X5Y86          net (fo=2, unplaced)         0.494     6.345    or1200_mult_mac/y[6]
    DSP48_X5Y86          DSP48E1 (Prop_dsp48e1_B[6]_PCOUT[47])
                                                      2.749     9.094    or1200_mult_mac/mul_prod__1/PCOUT[47]
    DSP48_X5Y87          net (fo=1, unset)            0.000     9.094    or1200_mult_mac/mul_prod__1_n_106
    DSP48_X5Y87          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077    10.171    or1200_mult_mac/mul_prod__2/P[0]
    SLICE_X81Y205        net (fo=2, unset)            0.708    10.879    or1200_mult_mac/mul_prod__2_n_105
    SLICE_X81Y205        LUT2 (Prop_lut2_I0_O)        0.043    10.922    or1200_mult_mac/mul_prod_r[19]_i_6/O
    SLICE_X81Y205        net (fo=1, unset)            0.012    10.934    or1200_mult_mac/mul_prod_r[19]_i_6_n_0
    SLICE_X81Y205        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.249    11.183    or1200_mult_mac/mul_prod_r_reg[19]_i_3/CO[3]
    SLICE_X81Y206        net (fo=1, unset)            0.000    11.183    or1200_mult_mac/mul_prod_r_reg[19]_i_3_n_0
    SLICE_X81Y206        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.173    11.356    or1200_mult_mac/mul_prod_r_reg[23]_i_3/O[1]
    SLICE_X80Y206        net (fo=1, unplaced)         0.384    11.740    or1200_mult_mac/mul_prod__3[21]
    SLICE_X80Y206        LUT5 (Prop_lut5_I4_O)        0.043    11.783    or1200_mult_mac/mul_prod_r[21]_i_2/O
    SLICE_X78Y206        net (fo=1, unplaced)         0.379    12.162    or1200_mult_mac/mul_prod_r[21]_i_2_n_0
    SLICE_X78Y206        LUT5 (Prop_lut5_I4_O)        0.043    12.205    or1200_mult_mac/mul_prod_r[21]_i_1/O
    SLICE_X78Y206        net (fo=1, unset)            0.052    12.257    or1200_mult_mac/p_1_in[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AT38                                              0.000     7.000    clk
    AT38                 net (fo=0)                   0.000     7.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     7.563    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.921     9.484    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.567    clk_IBUF_BUFG_inst/O
    SLICE_X78Y206        net (fo=728, unplaced)       1.347    10.914    or1200_mult_mac/clk
                         clock pessimism              0.218    11.132    
                         clock uncertainty           -0.035    11.097    
    SLICE_X78Y206        FDRE (Setup_fdre_C_D)        0.047    11.144    or1200_mult_mac/mul_prod_r_reg[21]
  -------------------------------------------------------------------
                         required time                         11.144    
                         arrival time                         -12.257    
  -------------------------------------------------------------------
                         slack                                 -1.113    

Slack (VIOLATED) :        -1.110ns  (required time - arrival time)
  Source:                 or1200_ctrl/alu_op_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        8.031ns  (logic 4.957ns (61.723%)  route 3.074ns (38.277%))
  Logic Levels:           16  (CARRY4=9 DSP48E1=2 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.910ns = ( 10.910 - 7.000 ) 
    Source Clock Delay      (SCD):    4.219ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AT38                                              0.000     0.000    clk
    AT38                 net (fo=0)                   0.000     0.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.022     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    clk_IBUF_BUFG_inst/O
    SLICE_X81Y219        net (fo=728, unplaced)       1.434     4.219    or1200_ctrl/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y219        FDRE (Prop_fdre_C_Q)         0.175     4.394    or1200_ctrl/alu_op_reg[3]/Q
    SLICE_X76Y217        net (fo=72, unset)           0.617     5.011    or1200_mult_mac/alu_op[3]
    SLICE_X76Y217        LUT6 (Prop_lut6_I0_O)        0.043     5.054    or1200_mult_mac/mul_prod_i_50/O
    SLICE_X76Y218        net (fo=4, unplaced)         0.304     5.358    or1200_mult_mac/y2
    SLICE_X76Y218        LUT6 (Prop_lut6_I0_O)        0.043     5.401    or1200_mult_mac/mul_prod_i_41/O
    SLICE_X76Y214        net (fo=32, unplaced)        0.407     5.808    or1200_mult_mac/mul_prod_i_41_n_0
    SLICE_X76Y214        LUT4 (Prop_lut4_I3_O)        0.043     5.851    or1200_mult_mac/mul_prod_i_26/O
    DSP48_X5Y86          net (fo=2, unplaced)         0.494     6.345    or1200_mult_mac/y[6]
    DSP48_X5Y86          DSP48E1 (Prop_dsp48e1_B[6]_PCOUT[47])
                                                      2.749     9.094    or1200_mult_mac/mul_prod__1/PCOUT[47]
    DSP48_X5Y87          net (fo=1, unset)            0.000     9.094    or1200_mult_mac/mul_prod__1_n_106
    DSP48_X5Y87          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077    10.171    or1200_mult_mac/mul_prod__2/P[0]
    SLICE_X81Y205        net (fo=2, unset)            0.708    10.879    or1200_mult_mac/mul_prod__2_n_105
    SLICE_X81Y205        LUT2 (Prop_lut2_I0_O)        0.043    10.922    or1200_mult_mac/mul_prod_r[19]_i_6/O
    SLICE_X81Y205        net (fo=1, unset)            0.012    10.934    or1200_mult_mac/mul_prod_r[19]_i_6_n_0
    SLICE_X81Y205        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.249    11.183    or1200_mult_mac/mul_prod_r_reg[19]_i_3/CO[3]
    SLICE_X81Y206        net (fo=1, unset)            0.000    11.183    or1200_mult_mac/mul_prod_r_reg[19]_i_3_n_0
    SLICE_X81Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.237    or1200_mult_mac/mul_prod_r_reg[23]_i_3/CO[3]
    SLICE_X81Y207        net (fo=1, unset)            0.000    11.237    or1200_mult_mac/mul_prod_r_reg[23]_i_3_n_0
    SLICE_X81Y207        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.291    or1200_mult_mac/mul_prod_r_reg[27]_i_3/CO[3]
    SLICE_X81Y208        net (fo=1, unset)            0.000    11.291    or1200_mult_mac/mul_prod_r_reg[27]_i_3_n_0
    SLICE_X81Y208        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.345    or1200_mult_mac/mul_prod_r_reg[35]_i_3/CO[3]
    SLICE_X81Y209        net (fo=1, unset)            0.000    11.345    or1200_mult_mac/mul_prod_r_reg[35]_i_3_n_0
    SLICE_X81Y209        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.399    or1200_mult_mac/mul_prod_r_reg[35]_i_2/CO[3]
    SLICE_X81Y210        net (fo=1, unset)            0.000    11.399    or1200_mult_mac/mul_prod_r_reg[35]_i_2_n_0
    SLICE_X81Y210        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.453    or1200_mult_mac/mul_prod_r_reg[39]_i_2/CO[3]
    SLICE_X81Y211        net (fo=1, unset)            0.007    11.460    or1200_mult_mac/mul_prod_r_reg[39]_i_2_n_0
    SLICE_X81Y211        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.514    or1200_mult_mac/mul_prod_r_reg[43]_i_2/CO[3]
    SLICE_X81Y212        net (fo=1, unset)            0.000    11.514    or1200_mult_mac/mul_prod_r_reg[43]_i_2_n_0
    SLICE_X81Y212        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.568    or1200_mult_mac/mul_prod_r_reg[47]_i_2/CO[3]
    SLICE_X81Y213        net (fo=1, unset)            0.000    11.568    or1200_mult_mac/mul_prod_r_reg[47]_i_2_n_0
    SLICE_X81Y213        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.114    11.682    or1200_mult_mac/mul_prod_r_reg[51]_i_2/O[0]
    SLICE_X83Y214        net (fo=1, unplaced)         0.473    12.155    or1200_mult_mac/mul_prod__3[48]
    SLICE_X83Y214        LUT6 (Prop_lut6_I1_O)        0.043    12.198    or1200_mult_mac/mul_prod_r[48]_i_1/O
    SLICE_X83Y214        net (fo=1, unset)            0.052    12.250    or1200_mult_mac/p_1_in[48]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AT38                                              0.000     7.000    clk
    AT38                 net (fo=0)                   0.000     7.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     7.563    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.921     9.484    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.567    clk_IBUF_BUFG_inst/O
    SLICE_X83Y214        net (fo=728, unplaced)       1.343    10.910    or1200_mult_mac/clk
                         clock pessimism              0.218    11.128    
                         clock uncertainty           -0.035    11.093    
    SLICE_X83Y214        FDRE (Setup_fdre_C_D)        0.047    11.140    or1200_mult_mac/mul_prod_r_reg[48]
  -------------------------------------------------------------------
                         required time                         11.140    
                         arrival time                         -12.250    
  -------------------------------------------------------------------
                         slack                                 -1.110    

Slack (VIOLATED) :        -1.089ns  (required time - arrival time)
  Source:                 or1200_ctrl/alu_op_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            or1200_mult_mac/mul_prod_r_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        7.929ns  (logic 4.909ns (61.912%)  route 3.020ns (38.088%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=2 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.829ns = ( 10.829 - 7.000 ) 
    Source Clock Delay      (SCD):    4.219ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    AT38                                              0.000     0.000    clk
    AT38                 net (fo=0)                   0.000     0.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.670     0.670    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            2.022     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.785    clk_IBUF_BUFG_inst/O
    SLICE_X81Y219        net (fo=728, unplaced)       1.434     4.219    or1200_ctrl/clk
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y219        FDRE (Prop_fdre_C_Q)         0.175     4.394    or1200_ctrl/alu_op_reg[3]/Q
    SLICE_X76Y217        net (fo=72, unset)           0.617     5.011    or1200_mult_mac/alu_op[3]
    SLICE_X76Y217        LUT6 (Prop_lut6_I0_O)        0.043     5.054    or1200_mult_mac/mul_prod_i_50/O
    SLICE_X76Y218        net (fo=4, unplaced)         0.304     5.358    or1200_mult_mac/y2
    SLICE_X76Y218        LUT6 (Prop_lut6_I0_O)        0.043     5.401    or1200_mult_mac/mul_prod_i_41/O
    SLICE_X76Y214        net (fo=32, unplaced)        0.407     5.808    or1200_mult_mac/mul_prod_i_41_n_0
    SLICE_X76Y214        LUT4 (Prop_lut4_I3_O)        0.043     5.851    or1200_mult_mac/mul_prod_i_26/O
    DSP48_X5Y86          net (fo=2, unplaced)         0.494     6.345    or1200_mult_mac/y[6]
    DSP48_X5Y86          DSP48E1 (Prop_dsp48e1_B[6]_PCOUT[47])
                                                      2.749     9.094    or1200_mult_mac/mul_prod__1/PCOUT[47]
    DSP48_X5Y87          net (fo=1, unset)            0.000     9.094    or1200_mult_mac/mul_prod__1_n_106
    DSP48_X5Y87          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.077    10.171    or1200_mult_mac/mul_prod__2/P[0]
    SLICE_X81Y205        net (fo=2, unset)            0.708    10.879    or1200_mult_mac/mul_prod__2_n_105
    SLICE_X81Y205        LUT2 (Prop_lut2_I0_O)        0.043    10.922    or1200_mult_mac/mul_prod_r[19]_i_6/O
    SLICE_X81Y205        net (fo=1, unset)            0.012    10.934    or1200_mult_mac/mul_prod_r[19]_i_6_n_0
    SLICE_X81Y205        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.249    11.183    or1200_mult_mac/mul_prod_r_reg[19]_i_3/CO[3]
    SLICE_X81Y206        net (fo=1, unset)            0.000    11.183    or1200_mult_mac/mul_prod_r_reg[19]_i_3_n_0
    SLICE_X81Y206        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.237    or1200_mult_mac/mul_prod_r_reg[23]_i_3/CO[3]
    SLICE_X81Y207        net (fo=1, unset)            0.000    11.237    or1200_mult_mac/mul_prod_r_reg[23]_i_3_n_0
    SLICE_X81Y207        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.291    or1200_mult_mac/mul_prod_r_reg[27]_i_3/CO[3]
    SLICE_X81Y208        net (fo=1, unset)            0.000    11.291    or1200_mult_mac/mul_prod_r_reg[27]_i_3_n_0
    SLICE_X81Y208        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.345    or1200_mult_mac/mul_prod_r_reg[35]_i_3/CO[3]
    SLICE_X81Y209        net (fo=1, unset)            0.000    11.345    or1200_mult_mac/mul_prod_r_reg[35]_i_3_n_0
    SLICE_X81Y209        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.399    or1200_mult_mac/mul_prod_r_reg[35]_i_2/CO[3]
    SLICE_X81Y210        net (fo=1, unset)            0.000    11.399    or1200_mult_mac/mul_prod_r_reg[35]_i_2_n_0
    SLICE_X81Y210        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.453    or1200_mult_mac/mul_prod_r_reg[39]_i_2/CO[3]
    SLICE_X81Y211        net (fo=1, unset)            0.007    11.460    or1200_mult_mac/mul_prod_r_reg[39]_i_2_n_0
    SLICE_X81Y211        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054    11.514    or1200_mult_mac/mul_prod_r_reg[43]_i_2/CO[3]
    SLICE_X81Y212        net (fo=1, unset)            0.000    11.514    or1200_mult_mac/mul_prod_r_reg[43]_i_2_n_0
    SLICE_X81Y212        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.120    11.634    or1200_mult_mac/mul_prod_r_reg[47]_i_2/O[2]
    SLICE_X80Y209        net (fo=1, unplaced)         0.419    12.053    or1200_mult_mac/mul_prod__3[46]
    SLICE_X80Y209        LUT6 (Prop_lut6_I1_O)        0.043    12.096    or1200_mult_mac/mul_prod_r[46]_i_1/O
    SLICE_X80Y209        net (fo=1, unset)            0.052    12.148    or1200_mult_mac/p_1_in[46]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000    
    AT38                                              0.000     7.000    clk
    AT38                 net (fo=0)                   0.000     7.000    clk
    AT38                 IBUF (Prop_ibuf_I_O)         0.563     7.563    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, unset)            1.921     9.484    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.567    clk_IBUF_BUFG_inst/O
    SLICE_X80Y209        net (fo=728, unplaced)       1.262    10.829    or1200_mult_mac/clk
                         clock pessimism              0.218    11.047    
                         clock uncertainty           -0.035    11.012    
    SLICE_X80Y209        FDRE (Setup_fdre_C_D)        0.047    11.059    or1200_mult_mac/mul_prod_r_reg[46]
  -------------------------------------------------------------------
                         required time                         11.059    
                         arrival time                         -12.148    
  -------------------------------------------------------------------
                         slack                                 -1.089    




