v 20201216 2
C 41500 46300 1 0 0 in-1.sym
{
T 41500 46800 5 10 0 0 0 0 1
footprint=anchor
T 41500 46600 5 10 0 0 0 0 1
device=INPUT
T 41500 46400 5 10 1 1 0 7 1
refdes=O5
}
C 41500 46900 1 0 0 in-1.sym
{
T 41500 47400 5 10 0 0 0 0 1
footprint=anchor
T 41500 47200 5 10 0 0 0 0 1
device=INPUT
T 41500 47000 5 10 1 1 0 7 1
refdes=O2
}
C 41500 46700 1 0 0 in-1.sym
{
T 41500 47200 5 10 0 0 0 0 1
footprint=anchor
T 41500 47000 5 10 0 0 0 0 1
device=INPUT
T 41500 46800 5 10 1 1 0 7 1
refdes=O3
}
C 41500 46500 1 0 0 in-1.sym
{
T 41500 47000 5 10 0 0 0 0 1
footprint=anchor
T 41500 46800 5 10 0 0 0 0 1
device=INPUT
T 41500 46600 5 10 1 1 0 7 1
refdes=O4
}
C 41500 46100 1 0 0 in-1.sym
{
T 41500 46600 5 10 0 0 0 0 1
footprint=anchor
T 41500 46400 5 10 0 0 0 0 1
device=INPUT
T 41500 46200 5 10 1 1 0 7 1
refdes=O6
}
C 41500 45900 1 0 0 in-1.sym
{
T 41500 46400 5 10 0 0 0 0 1
footprint=anchor
T 41500 46200 5 10 0 0 0 0 1
device=INPUT
T 41500 46000 5 10 1 1 0 7 1
refdes=O7
}
N 42100 46800 42600 46800 4
{
T 42200 46800 5 10 1 1 0 0 1
netname=O3
}
N 42600 46600 42100 46600 4
{
T 42200 46600 5 10 1 1 0 0 1
netname=O4
}
C 41500 47800 1 0 0 in-1.sym
{
T 41500 48300 5 10 0 0 0 0 1
footprint=anchor
T 41500 48100 5 10 0 0 0 0 1
device=INPUT
T 41500 47900 5 10 1 1 0 7 1
refdes=Vdd
}
C 41500 47600 1 0 0 in-1.sym
{
T 41500 48100 5 10 0 0 0 0 1
footprint=anchor
T 41500 47900 5 10 0 0 0 0 1
device=INPUT
T 41500 47700 5 10 1 1 0 7 1
refdes=GND
}
C 41900 47900 1 0 0 vdd-1.sym
C 42000 47400 1 0 0 gnd-1.sym
N 42100 47000 42600 47000 4
{
T 42200 47000 5 10 1 1 0 0 1
netname=O2
}
N 42100 46400 42600 46400 4
{
T 42200 46400 5 10 1 1 0 0 1
netname=O5
}
N 42100 46200 42600 46200 4
{
T 42200 46200 5 10 1 1 0 0 1
netname=O6
}
N 42100 46000 42600 46000 4
{
T 42200 46000 5 10 1 1 0 0 1
netname=O7
}
C 41700 38200 1 0 0 in-1.sym
{
T 41700 38500 5 10 0 0 0 0 1
device=INPUT
T 41700 38700 5 10 0 0 0 0 1
footprint=anchor
T 41700 38300 5 10 1 1 0 7 1
refdes=I3#
}
C 41700 38400 1 0 0 in-1.sym
{
T 41700 38700 5 10 0 0 0 0 1
device=INPUT
T 41700 38900 5 10 0 0 0 0 1
footprint=anchor
T 41700 38500 5 10 1 1 0 7 1
refdes=I3
}
C 41700 37800 1 0 0 in-1.sym
{
T 41700 38100 5 10 0 0 0 0 1
device=INPUT
T 41700 37900 5 10 1 1 0 7 1
refdes=I4#
T 41700 38300 5 10 0 0 0 0 1
footprint=anchor
}
C 41700 38000 1 0 0 in-1.sym
{
T 41700 38300 5 10 0 0 0 0 1
device=INPUT
T 41700 38100 5 10 1 1 0 7 1
refdes=I4
T 41700 38500 5 10 0 0 0 0 1
footprint=anchor
}
C 41700 37600 1 0 0 in-1.sym
{
T 41700 37900 5 10 0 0 0 0 1
device=INPUT
T 41700 38100 5 10 0 0 0 0 1
footprint=anchor
T 41700 37700 5 10 1 1 0 7 1
refdes=I5
}
C 41700 37400 1 0 0 in-1.sym
{
T 41700 37700 5 10 0 0 0 0 1
device=INPUT
T 41700 37900 5 10 0 0 0 0 1
footprint=anchor
T 41700 37500 5 10 1 1 0 7 1
refdes=I5#
}
C 41700 37200 1 0 0 in-1.sym
{
T 41700 37500 5 10 0 0 0 0 1
device=INPUT
T 41700 37300 5 10 1 1 0 7 1
refdes=I6
T 41700 37700 5 10 0 0 0 0 1
footprint=anchor
}
C 41700 37000 1 0 0 in-1.sym
{
T 41700 37300 5 10 0 0 0 0 1
device=INPUT
T 41700 37100 5 10 1 1 0 7 1
refdes=I6#
T 41700 37500 5 10 0 0 0 0 1
footprint=anchor
}
C 41700 36800 1 0 0 in-1.sym
{
T 41700 37100 5 10 0 0 0 0 1
device=INPUT
T 41700 37300 5 10 0 0 0 0 1
footprint=anchor
T 41700 36900 5 10 1 1 0 7 1
refdes=I7
}
C 41700 36600 1 0 0 in-1.sym
{
T 41700 36900 5 10 0 0 0 0 1
device=INPUT
T 41700 37100 5 10 0 0 0 0 1
footprint=anchor
T 41700 36700 5 10 1 1 0 7 1
refdes=I7#
}
N 42300 38300 42500 38300 4
{
T 42550 38300 5 10 1 1 0 1 1
netname=I3#
}
N 42300 38500 42500 38500 4
{
T 42550 38500 5 10 1 1 0 1 1
netname=I3
}
N 42300 37900 42500 37900 4
{
T 42550 37900 5 10 1 1 0 1 1
netname=I4#
}
N 42300 38100 42500 38100 4
{
T 42550 38100 5 10 1 1 0 1 1
netname=I4
}
N 42300 37700 42500 37700 4
{
T 42550 37700 5 10 1 1 0 1 1
netname=I5
}
N 42300 37500 42500 37500 4
{
T 42550 37500 5 10 1 1 0 1 1
netname=I5#
}
N 42300 37300 42500 37300 4
{
T 42550 37300 5 10 1 1 0 1 1
netname=I6
}
N 42300 37100 42500 37100 4
{
T 42550 37100 5 10 1 1 0 1 1
netname=I6#
}
N 42300 36900 42500 36900 4
{
T 42550 36900 5 10 1 1 0 1 1
netname=I7
}
N 42300 36700 42500 36700 4
{
T 42550 36700 5 10 1 1 0 1 1
netname=I7#
}
C 54800 40600 1 0 0 gnd-1.sym
N 51000 37200 50800 37200 4
{
T 50750 37200 5 10 1 1 0 7 1
netname=I7
}
N 51000 37400 50800 37400 4
{
T 50750 37400 5 10 1 1 0 7 1
netname=I6
}
N 54400 41500 54600 41500 4
{
T 54350 41500 5 10 1 1 0 7 1
netname=I7#
}
C 51200 36400 1 0 0 gnd-1.sym
C 54700 41900 1 0 0 vdd-1.sym
C 41700 38600 1 0 0 in-1.sym
{
T 41700 38900 5 10 0 0 0 0 1
device=INPUT
T 41700 39100 5 10 0 0 0 0 1
footprint=anchor
T 41700 38700 5 10 1 1 0 7 1
refdes=I2#
}
C 41700 38800 1 0 0 in-1.sym
{
T 41700 39100 5 10 0 0 0 0 1
device=INPUT
T 41700 39300 5 10 0 0 0 0 1
footprint=anchor
T 41700 38900 5 10 1 1 0 7 1
refdes=I2
}
N 42300 38700 42500 38700 4
{
T 42550 38700 5 10 1 1 0 1 1
netname=I2#
}
N 42300 38900 42500 38900 4
{
T 42550 38900 5 10 1 1 0 1 1
netname=I2
}
C 46400 43800 1 0 0 dflipflop.sym
{
T 47750 44200 5 10 1 1 0 7 1
refdes=C
T 47200 44450 5 10 1 1 0 4 1
source=dflipflop.sch
}
C 47000 45300 1 0 0 vdd-1.sym
C 47100 43500 1 0 0 gnd-1.sym
C 45900 44100 1 0 0 gnd-1.sym
C 46100 44200 1 0 0 phi0.sym
C 44200 45100 1 0 0 in-1.sym
{
T 44200 45200 5 10 1 1 0 7 1
refdes=Ci#
T 44200 45600 5 10 0 0 0 0 1
footprint=anchor
T 44200 45400 5 10 0 0 0 0 1
device=INPUT
}
C 44900 44700 1 0 0 vdd-1.sym
N 45600 44700 45600 44200 4
C 45000 43400 1 0 0 gnd-1.sym
N 44800 45200 45400 45200 4
N 48000 44900 48300 44900 4
{
T 48350 44900 5 10 1 1 0 1 1
netname=Co
}
N 48100 44900 48100 43500 4
N 44800 43500 48100 43500 4
N 44800 43500 44800 44100 4
N 48000 44700 48300 44700 4
{
T 48350 44700 5 10 1 1 0 1 1
netname=Co#
}
C 47000 42800 1 0 0 vdd-1.sym
C 47100 41000 1 0 0 gnd-1.sym
C 45900 41600 1 0 0 gnd-1.sym
C 46100 41700 1 0 0 phi0.sym
C 44200 42600 1 0 0 in-1.sym
{
T 44200 42700 5 10 1 1 0 7 1
refdes=Zi
T 44200 43100 5 10 0 0 0 0 1
footprint=anchor
T 44200 42900 5 10 0 0 0 0 1
device=INPUT
}
C 45000 42300 1 0 0 vdd-1.sym
N 45700 42200 45700 41800 4
C 45100 41000 1 0 0 gnd-1.sym
N 44900 41900 44900 42500 4
N 44600 42500 45400 42500 4
{
T 44550 42500 5 10 1 1 0 7 1
netname=Zw#
}
N 44800 42700 45400 42700 4
N 48000 42400 48300 42400 4
{
T 48350 42400 5 10 1 1 0 1 1
netname=Zo#
}
N 48100 42400 48100 41100 4
N 48100 41100 44900 41100 4
N 44900 41100 44900 41700 4
C 47800 45200 1 0 1 in-1.sym
{
T 47800 45300 5 10 1 1 0 1 1
refdes=Vdd
T 47800 45700 5 10 0 0 0 6 1
footprint=anchor
T 47800 45500 5 10 0 0 0 6 1
device=INPUT
}
C 46600 43700 1 0 0 in-1.sym
{
T 46600 43800 5 10 1 1 0 7 1
refdes=GND
T 46600 44200 5 10 0 0 0 0 1
footprint=anchor
T 46600 44000 5 10 0 0 0 0 1
device=INPUT
}
N 44800 44300 44800 45000 4
C 45800 43000 1 0 0 vdd-1.sym
C 45800 45400 1 0 0 vdd-1.sym
C 60400 47800 1 0 0 in-1.sym
{
T 60400 47900 5 10 1 1 0 7 1
refdes=Ï•0
T 60400 48300 5 10 0 0 0 0 1
footprint=anchor
T 60400 48100 5 10 0 0 0 0 1
device=INPUT
}
C 61300 47800 1 0 1 phi0.sym
C 45100 42900 1 0 0 resistor-load.sym
{
T 45400 43300 5 10 0 0 0 0 1
device=RESISTOR
T 45250 43050 5 10 1 1 0 6 1
refdes=R?
T 45500 43000 5 10 0 1 0 0 1
footprint=0603-boxed
T 45500 43000 5 10 0 1 0 0 1
value=3.3k
}
N 46000 43000 46000 42900 4
N 45100 43000 45100 42700 4
C 46400 41300 1 0 0 dflipflop.sym
{
T 47750 41700 5 10 1 1 0 7 1
refdes=Z
T 47200 41950 5 10 1 1 0 4 1
source=dflipflop.sch
}
C 55400 36700 1 0 0 dilatch.sym
{
T 56750 37150 5 10 1 1 0 7 1
refdes=W0
T 56200 37425 5 10 1 1 0 4 1
source=dilatch.sch
}
C 55400 38500 1 0 0 dilatch.sym
{
T 56750 38950 5 10 1 1 0 7 1
refdes=W1
T 56200 39225 5 10 1 1 0 4 1
source=dilatch.sch
}
C 55400 40300 1 0 0 dilatch.sym
{
T 56750 40750 5 10 1 1 0 7 1
refdes=W2
T 56200 41025 5 10 1 1 0 4 1
source=dilatch.sch
}
C 56000 38200 1 0 0 vdd-1.sym
C 56000 40000 1 0 0 vdd-1.sym
C 56000 41800 1 0 0 vdd-1.sym
C 56300 36400 1 0 1 gnd-1.sym
C 56300 38200 1 0 1 gnd-1.sym
C 56300 40000 1 0 1 gnd-1.sym
N 57000 37800 57100 37800 4
{
T 57100 37800 5 10 1 1 0 1 1
netname=W0
}
N 57000 37600 57100 37600 4
{
T 57100 37600 5 10 1 1 0 1 1
netname=W0#
}
N 57000 39600 57100 39600 4
{
T 57100 39600 5 10 1 1 0 1 1
netname=W1
}
N 57000 39400 57100 39400 4
{
T 57100 39400 5 10 1 1 0 1 1
netname=W1#
}
N 57000 41400 57100 41400 4
{
T 57100 41400 5 10 1 1 0 1 1
netname=W2#
}
N 57000 41200 57100 41200 4
{
T 57100 41200 5 10 1 1 0 1 1
netname=W2
}
C 58800 41600 1 0 0 BSS84.sym
{
T 59025 41900 5 10 1 1 0 1 1
refdes=M?
T 58900 42400 5 10 0 1 0 0 1
value=BSS84
T 59300 42200 5 10 0 1 0 0 1
footprint=sot23-pmos
T 60300 42200 5 10 0 1 0 0 1
device=PMOS
}
C 58800 41000 1 0 0 BSS84.sym
{
T 59025 41300 5 10 1 1 0 1 1
refdes=M?
T 58900 41800 5 10 0 1 0 0 1
value=BSS84
T 59300 41600 5 10 0 1 0 0 1
footprint=sot23-pmos
T 60300 41600 5 10 0 1 0 0 1
device=PMOS
}
C 60900 41900 1 0 0 BSS84.sym
{
T 61125 42200 5 10 1 1 0 1 1
refdes=M?
T 61000 42700 5 10 0 1 0 0 1
value=BSS84
T 61400 42500 5 10 0 1 0 0 1
footprint=sot23-pmos
T 62400 42500 5 10 0 1 0 0 1
device=PMOS
}
N 59200 41700 59200 41500 4
N 61300 42000 61300 41900 4
C 59100 42400 1 270 0 phi0.sym
C 61200 42700 1 270 0 phi0.sym
N 60600 41600 60400 41600 4
{
T 60350 41600 5 10 1 1 0 7 1
netname=W0
}
N 60600 41000 60400 41000 4
{
T 60350 41000 5 10 1 1 0 7 1
netname=W1#
}
N 60600 41400 60400 41400 4
{
T 60350 41400 5 10 1 1 0 7 1
netname=W0#
}
N 60600 41200 60400 41200 4
{
T 60350 41200 5 10 1 1 0 7 1
netname=W1
}
C 58100 38200 1 0 0 nor.sym
{
T 58500 38700 5 10 1 1 0 4 1
refdes=S?
}
C 58900 37600 1 0 0 dlatch.sym
{
T 60050 38050 5 10 1 1 0 0 1
refdes=K
T 59700 38325 5 10 1 1 0 4 1
source=dlatch.sch
}
N 58100 38800 58000 38800 4
{
T 58000 38800 5 10 1 1 0 7 1
netname=W2#
}
N 58100 38600 58000 38600 4
{
T 58000 38600 5 10 1 1 0 7 1
netname=W1#
}
N 60500 38700 61000 38700 4
{
T 60600 38700 5 10 1 1 0 0 1
netname=BK
}
C 59500 39100 1 0 0 vdd-1.sym
C 58200 39200 1 0 0 vdd-1.sym
C 59800 37300 1 0 1 gnd-1.sym
C 58500 37900 1 0 1 gnd-1.sym
C 58600 38000 1 0 0 phi0.sym
C 55100 40700 1 0 0 phi0.sym
C 55100 38900 1 0 0 phi0.sym
C 55100 37100 1 0 0 phi0.sym
N 60500 38500 61000 38500 4
{
T 60600 38500 5 10 1 1 0 2 1
netname=BK#
}
C 62000 41500 1 0 0 out-1.sym
{
T 62000 41800 5 10 0 0 0 0 1
device=OUTPUT
T 62000 42000 5 10 0 0 0 0 1
footprint=anchor
T 62600 41600 5 10 1 1 0 1 1
refdes=WA
}
C 62000 41300 1 0 0 out-1.sym
{
T 62000 41600 5 10 0 0 0 0 1
device=OUTPUT
T 62000 41800 5 10 0 0 0 0 1
footprint=anchor
T 62600 41400 5 10 1 1 0 1 1
refdes=WX
}
C 62000 41100 1 0 0 out-1.sym
{
T 62000 41400 5 10 0 0 0 0 1
device=OUTPUT
T 62000 41600 5 10 0 0 0 0 1
footprint=anchor
T 62600 41200 5 10 1 1 0 1 1
refdes=WY
}
C 62000 40900 1 0 0 out-1.sym
{
T 62000 41200 5 10 0 0 0 0 1
device=OUTPUT
T 62000 41400 5 10 0 0 0 0 1
footprint=anchor
T 62600 41000 5 10 1 1 0 1 1
refdes=WU
}
C 59100 41100 1 270 0 out-1.sym
{
T 59400 41100 5 10 0 0 270 0 1
device=OUTPUT
T 59600 41100 5 10 0 0 270 0 1
footprint=anchor
T 59200 40500 5 10 1 1 0 5 1
refdes=WK
}
N 60900 42200 60700 42200 4
{
T 60650 42200 5 10 1 1 0 7 1
netname=W2
}
N 58800 41900 58700 41900 4
{
T 58900 41800 5 10 1 1 0 7 1
netname=W2#
}
N 58800 41300 58700 41300 4
{
T 58900 41200 5 10 1 1 0 7 1
netname=W1
}
C 46400 39000 1 0 0 dflipflop.sym
{
T 47750 39400 5 10 1 1 0 7 1
refdes=J
T 47200 39650 5 10 1 1 0 4 1
source=dflipflop.sch
}
N 48000 40100 48300 40100 4
{
T 48100 40100 5 10 1 1 0 0 1
netname=IJ#
}
N 46400 40100 45300 40100 4
{
T 46200 40200 5 10 1 1 0 6 1
netname=OJump#
}
N 46400 41800 46400 41800 4
N 47200 42800 47200 42800 4
N 47200 41300 47200 41300 4
C 46100 39400 1 0 0 phi0.sym
C 47000 40500 1 0 0 vdd-1.sym
C 47100 38700 1 0 0 gnd-1.sym
C 44700 40600 1 0 0 vdd-1.sym
C 41500 47300 1 0 0 in-1.sym
{
T 41500 47800 5 10 0 0 0 0 1
footprint=anchor
T 41500 47600 5 10 0 0 0 0 1
device=INPUT
T 41500 47400 5 10 1 1 0 7 1
refdes=O0
}
C 41500 47100 1 0 0 in-1.sym
{
T 41500 47600 5 10 0 0 0 0 1
footprint=anchor
T 41500 47400 5 10 0 0 0 0 1
device=INPUT
T 41500 47200 5 10 1 1 0 7 1
refdes=O1
}
N 42100 47200 42600 47200 4
{
T 42200 47200 5 10 1 1 0 0 1
netname=O1
}
N 42100 47400 42600 47400 4
{
T 42200 47400 5 10 1 1 0 0 1
netname=O0
}
C 42600 47300 1 0 0 resistor-load.sym
{
T 42900 47700 5 10 0 0 0 0 1
device=RESISTOR
T 43250 47450 5 10 1 1 0 0 1
refdes=R0
T 43000 47400 5 10 0 1 0 0 1
footprint=0603-boxed
T 43000 47400 5 10 0 1 0 0 1
value=3.3k
}
C 42600 47100 1 0 0 resistor-load.sym
{
T 42900 47500 5 10 0 0 0 0 1
device=RESISTOR
T 43250 47250 5 10 1 1 0 0 1
refdes=R1
T 43000 47200 5 10 0 1 0 0 1
footprint=0603-boxed
T 43000 47200 5 10 0 1 0 0 1
value=3.3k
}
C 42600 46900 1 0 0 resistor-load.sym
{
T 42900 47300 5 10 0 0 0 0 1
device=RESISTOR
T 43250 47050 5 10 1 1 0 0 1
refdes=R2
T 43000 47000 5 10 0 1 0 0 1
footprint=0603-boxed
T 43000 47000 5 10 0 1 0 0 1
value=3.3k
}
C 42600 46700 1 0 0 resistor-load.sym
{
T 42900 47100 5 10 0 0 0 0 1
device=RESISTOR
T 43250 46850 5 10 1 1 0 0 1
refdes=R3
T 43000 46800 5 10 0 1 0 0 1
footprint=0603-boxed
T 43000 46800 5 10 0 1 0 0 1
value=3.3k
}
C 42600 46500 1 0 0 resistor-load.sym
{
T 42900 46900 5 10 0 0 0 0 1
device=RESISTOR
T 43250 46650 5 10 1 1 0 0 1
refdes=R4
T 43000 46600 5 10 0 1 0 0 1
footprint=0603-boxed
T 43000 46600 5 10 0 1 0 0 1
value=3.3k
}
C 42600 46300 1 0 0 resistor-load.sym
{
T 42900 46700 5 10 0 0 0 0 1
device=RESISTOR
T 43250 46450 5 10 1 1 0 0 1
refdes=R5
T 43000 46400 5 10 0 1 0 0 1
footprint=0603-boxed
T 43000 46400 5 10 0 1 0 0 1
value=3.3k
}
C 42600 46100 1 0 0 resistor-load.sym
{
T 42900 46500 5 10 0 0 0 0 1
device=RESISTOR
T 43250 46250 5 10 1 1 0 0 1
refdes=R6
T 43000 46200 5 10 0 1 0 0 1
footprint=0603-boxed
T 43000 46200 5 10 0 1 0 0 1
value=3.3k
}
C 42600 45900 1 0 0 resistor-load.sym
{
T 42900 46300 5 10 0 0 0 0 1
device=RESISTOR
T 43250 46050 5 10 1 1 0 0 1
refdes=R7
T 43000 46000 5 10 0 1 0 0 1
footprint=0603-boxed
T 43000 46000 5 10 0 1 0 0 1
value=3.3k
}
N 43500 47400 43500 46000 4
{
T 43600 47100 5 10 1 1 180 6 1
netname=PE
}
C 46400 36700 1 0 0 dflipflop.sym
{
T 47750 37100 5 10 1 1 0 7 1
refdes=R
T 47200 37350 5 10 1 1 0 4 1
source=dflipflop.sch
}
C 45100 37500 1 0 0 in-1.sym
{
T 45100 37600 5 10 1 1 0 7 1
refdes=RST#
T 45100 38000 5 10 0 0 0 0 1
footprint=anchor
T 45100 37800 5 10 0 0 0 0 1
device=INPUT
}
C 45400 37300 1 0 0 nand1or.sym
{
T 46050 37800 5 10 1 1 0 4 1
refdes=S?
}
N 48100 37600 48100 38500 4
N 48100 38500 45400 38500 4
N 45400 38500 45400 38100 4
N 45200 37900 45400 37900 4
{
T 45150 37900 5 10 1 1 0 7 1
netname=IJ#
}
C 45800 38300 1 0 0 vdd-1.sym
C 47000 38200 1 0 0 vdd-1.sym
C 45900 37000 1 0 0 gnd-1.sym
C 47100 36400 1 0 0 gnd-1.sym
C 46100 37100 1 0 0 phi0.sym
N 48100 37600 48000 37600 4
C 48200 37500 1 0 0 BSS84.sym
{
T 48300 38300 5 10 0 1 0 0 1
value=BSS84
T 48700 38100 5 10 0 1 0 0 1
footprint=sot23-pmos
T 49700 38100 5 10 0 1 0 0 1
device=PMOS
T 48425 37800 5 10 1 1 0 1 1
refdes=M?
}
C 48400 38000 1 0 0 vdd-1.sym
C 48500 37600 1 270 0 resistor-load.sym
{
T 48900 37300 5 10 0 0 270 0 1
device=RESISTOR
T 48600 37200 5 10 0 1 270 0 1
footprint=0603-boxed
T 48600 37200 5 10 0 1 270 0 1
value=3.3k
T 48650 36950 5 10 1 1 270 0 1
refdes=R?
}
C 48500 36400 1 0 0 gnd-1.sym
N 48600 37600 48900 37600 4
{
T 48900 37600 5 10 1 1 0 0 1
netname=PE
}
C 41700 39000 1 0 0 in-1.sym
{
T 41700 39300 5 10 0 0 0 0 1
device=INPUT
T 41700 39500 5 10 0 0 0 0 1
footprint=anchor
T 41700 39100 5 10 1 1 0 7 1
refdes=I1#
}
C 41700 39200 1 0 0 in-1.sym
{
T 41700 39500 5 10 0 0 0 0 1
device=INPUT
T 41700 39700 5 10 0 0 0 0 1
footprint=anchor
T 41700 39300 5 10 1 1 0 7 1
refdes=I1
}
N 42300 39100 42500 39100 4
{
T 42550 39100 5 10 1 1 0 1 1
netname=I1#
}
N 42300 39300 42500 39300 4
{
T 42550 39300 5 10 1 1 0 1 1
netname=I1
}
C 41700 39400 1 0 0 in-1.sym
{
T 41700 39700 5 10 0 0 0 0 1
device=INPUT
T 41700 39900 5 10 0 0 0 0 1
footprint=anchor
T 41700 39500 5 10 1 1 0 7 1
refdes=I0#
}
C 41700 39600 1 0 0 in-1.sym
{
T 41700 39900 5 10 0 0 0 0 1
device=INPUT
T 41700 40100 5 10 0 0 0 0 1
footprint=anchor
T 41700 39700 5 10 1 1 0 7 1
refdes=I0
}
N 42300 39500 42500 39500 4
{
T 42550 39500 5 10 1 1 0 1 1
netname=I0#
}
N 42300 39700 42500 39700 4
{
T 42550 39700 5 10 1 1 0 1 1
netname=I0
}
N 48000 37800 48200 37800 4
C 54600 37300 1 0 0 nor.sym
{
T 55000 37800 5 10 1 1 0 4 1
refdes=S?
}
N 54600 37900 54400 37900 4
{
T 54400 37900 5 10 1 1 0 7 1
netname=I6#
}
N 54400 37700 54600 37700 4
{
T 54400 37700 5 10 1 1 0 7 1
netname=I4#
}
N 48000 39900 48200 39900 4
{
T 48100 39900 5 10 1 1 0 2 1
netname=IJ
}
C 52200 37100 1 0 0 out-1.sym
{
T 52200 37400 5 10 0 0 0 0 1
device=OUTPUT
T 52200 37600 5 10 0 0 0 0 1
footprint=anchor
T 52800 37400 5 10 1 1 0 1 1
refdes=QK
}
C 51000 36700 1 0 0 nor3.sym
{
T 51400 37200 5 10 1 1 0 4 1
refdes=S?
}
N 51000 37000 50800 37000 4
{
T 50750 37000 5 10 1 1 0 7 1
netname=IJ
}
N 52200 37200 51800 37200 4
{
T 52300 37300 5 10 1 1 0 6 1
netname=QK
}
N 54400 41300 54600 41300 4
{
T 54350 41300 5 10 1 1 0 7 1
netname=IWK
}
C 51700 37800 1 0 0 nor3.sym
{
T 52100 38300 5 10 1 1 0 4 1
refdes=S?
}
N 51500 38500 51700 38500 4
{
T 51450 38500 5 10 1 1 0 7 1
netname=I7#
}
N 51500 38300 51700 38300 4
{
T 51450 38300 5 10 1 1 0 7 1
netname=I6
}
N 51500 38100 51700 38100 4
{
T 51450 38100 5 10 1 1 0 7 1
netname=I5#
}
N 52500 38300 52500 38800 4
{
T 52500 39000 5 10 1 1 0 5 1
netname=IWK
}
C 51100 37700 1 0 0 vdd-1.sym
C 51800 38800 1 0 0 vdd-1.sym
N 52000 37200 52000 37800 4
N 54900 39600 55400 39600 4
N 53600 39600 53800 39600 4
{
T 53550 39600 5 10 1 1 0 7 1
netname=IWK
}
C 54300 38800 1 0 0 gnd-1.sym
N 53600 40000 53800 40000 4
{
T 53600 40000 5 10 1 1 0 7 1
netname=I5#
}
N 53600 39800 53800 39800 4
{
T 53550 39800 5 10 1 1 0 7 1
netname=I6#
}
C 54200 40100 1 0 0 vdd-1.sym
N 44600 39900 44100 39900 4
{
T 44050 39900 5 10 1 1 0 7 1
netname=QK
}
N 44100 40400 44300 40400 4
{
T 44050 40400 5 10 1 1 0 7 1
netname=O6
}
N 44100 40200 44300 40200 4
{
T 44050 40200 5 10 1 1 0 7 1
netname=O7
}
C 45000 39300 1 0 1 gnd-1.sym
C 44300 39600 1 0 0 nand1or.sym
{
T 44950 40100 5 10 1 1 0 4 1
refdes=S?
}
C 54600 40900 1 0 0 nor.sym
{
T 55000 41400 5 10 1 1 0 4 1
refdes=S?
}
C 53800 39100 1 0 0 nand1or3.sym
{
T 54550 39600 5 10 1 1 0 4 1
refdes=S?
}
N 53600 39400 54300 39400 4
{
T 53550 39400 5 10 1 1 0 7 1
netname=I7
}
C 41800 44200 1 0 0 not.sym
{
T 42150 44500 5 10 1 1 0 4 1
refdes=N?
}
C 42000 44800 1 0 0 vdd-1.sym
C 42300 43900 1 0 1 gnd-1.sym
C 41800 43300 1 0 0 not.sym
{
T 42150 43600 5 10 1 1 0 4 1
refdes=N?
}
C 42000 43900 1 0 0 vdd-1.sym
C 42300 43000 1 0 1 gnd-1.sym
C 42600 44400 1 0 0 out-1.sym
{
T 42600 44700 5 10 0 0 0 0 1
device=OUTPUT
T 42600 44900 5 10 0 0 0 0 1
footprint=anchor
T 43200 44500 5 10 1 1 0 1 1
refdes=K6#
}
C 42600 43500 1 0 0 out-1.sym
{
T 42600 43800 5 10 0 0 0 0 1
device=OUTPUT
T 42600 44000 5 10 0 0 0 0 1
footprint=anchor
T 43200 43600 5 10 1 1 0 1 1
refdes=K7#
}
C 54700 38300 1 0 0 vdd-1.sym
C 54800 37000 1 0 0 gnd-1.sym
N 41800 44500 41600 44500 4
{
T 41550 44500 5 10 1 1 0 7 1
netname=O0
}
N 41800 43600 41600 43600 4
{
T 41550 43600 5 10 1 1 0 7 1
netname=O1
}
C 44900 41300 1 0 0 nand.sym
{
T 45300 41800 5 10 1 1 0 4 1
refdes=S?
}
C 45400 41900 1 0 0 nand1or.sym
{
T 45950 42350 5 10 1 1 0 0 1
refdes=S?
}
C 45400 44400 1 0 0 nor1and.sym
{
T 46050 44900 5 10 1 1 0 4 1
refdes=S?
}
N 44600 45000 45400 45000 4
{
T 44550 45000 5 10 1 1 0 7 1
netname=Cw
}
C 62000 39200 1 0 0 BSS84.sym
{
T 62100 40000 5 10 0 1 0 0 1
value=BSS84
T 62500 39800 5 10 0 1 0 0 1
footprint=sot23-pmos
T 63500 39800 5 10 0 1 0 0 1
device=PMOS
T 62225 39500 5 10 1 1 0 1 1
refdes=M?
}
C 62300 39300 1 270 0 out-1.sym
{
T 62600 39300 5 10 0 0 270 0 1
device=OUTPUT
T 62800 39300 5 10 0 0 270 0 1
footprint=anchor
T 62400 38700 5 10 1 1 0 5 1
refdes=RK
}
N 62000 39500 61900 39500 4
{
T 62100 39400 5 10 1 1 0 7 1
netname=BK#
}
C 62200 39700 1 0 0 vdd-1.sym
C 64000 39700 1 0 0 vdd-1.sym
C 60600 40300 1 0 0 decoder.sym
{
T 61300 40700 5 8 1 1 0 4 1
source=decoder.sch
T 61300 41300 5 10 1 1 0 4 1
refdes=S?
}
C 63800 39200 1 0 0 BSS84.sym
{
T 63900 40000 5 10 0 1 0 0 1
value=BSS84
T 64300 39800 5 10 0 1 0 0 1
footprint=sot23-pmos
T 65300 39800 5 10 0 1 0 0 1
device=PMOS
T 64025 39500 5 10 1 1 0 1 1
refdes=M?
}
N 64200 39300 64200 39200 4
N 63500 38900 63300 38900 4
{
T 63250 38900 5 10 1 1 0 7 1
netname=I0
}
N 63500 38300 63300 38300 4
{
T 63250 38300 5 10 1 1 0 7 1
netname=I1#
}
N 63500 38700 63300 38700 4
{
T 63250 38700 5 10 1 1 0 7 1
netname=I0#
}
N 63500 38500 63300 38500 4
{
T 63250 38500 5 10 1 1 0 7 1
netname=I1
}
C 64900 38800 1 0 0 out-1.sym
{
T 64900 39100 5 10 0 0 0 0 1
device=OUTPUT
T 64900 39300 5 10 0 0 0 0 1
footprint=anchor
T 65500 38900 5 10 1 1 0 1 1
refdes=RA
}
C 64900 38600 1 0 0 out-1.sym
{
T 64900 38900 5 10 0 0 0 0 1
device=OUTPUT
T 64900 39100 5 10 0 0 0 0 1
footprint=anchor
T 65500 38700 5 10 1 1 0 1 1
refdes=RX
}
C 64900 38400 1 0 0 out-1.sym
{
T 64900 38700 5 10 0 0 0 0 1
device=OUTPUT
T 64900 38900 5 10 0 0 0 0 1
footprint=anchor
T 65500 38500 5 10 1 1 0 1 1
refdes=RY
}
C 64900 38200 1 0 0 out-1.sym
{
T 64900 38500 5 10 0 0 0 0 1
device=OUTPUT
T 64900 38700 5 10 0 0 0 0 1
footprint=anchor
T 65500 38300 5 10 1 1 0 1 1
refdes=RU
}
N 63800 39500 63600 39500 4
{
T 63550 39500 5 10 1 1 0 7 1
netname=BK
}
C 63500 37600 1 0 0 decoder.sym
{
T 64200 38000 5 8 1 1 0 4 1
source=decoder.sch
T 64200 38600 5 10 1 1 0 4 1
refdes=S?
}
C 61400 40000 1 0 1 gnd-1.sym
C 64300 37300 1 0 1 gnd-1.sym
C 44800 43700 1 0 0 nor.sym
{
T 45200 44200 5 10 1 1 0 4 1
refdes=S?
}
C 62600 39300 1 270 0 resistor-load.sym
{
T 63000 39000 5 10 0 0 270 0 1
device=RESISTOR
T 62700 38900 5 10 0 1 270 0 1
footprint=0603-boxed
T 62700 38900 5 10 0 1 270 0 1
value=3.3k
T 62750 38650 5 10 1 1 270 0 1
refdes=R?
}
C 62600 38100 1 0 0 gnd-1.sym
N 62700 39300 62400 39300 4
C 59400 41100 1 270 0 resistor-load.sym
{
T 59800 40800 5 10 0 0 270 0 1
device=RESISTOR
T 59500 40700 5 10 0 1 270 0 1
footprint=0603-boxed
T 59500 40700 5 10 0 1 270 0 1
value=3.3k
T 59550 40450 5 10 1 1 270 0 1
refdes=R?
}
C 59400 40000 1 0 0 gnd-1.sym
N 59500 40200 59500 40300 4
N 59500 41100 59200 41100 4
B 43700 43300 5600 2400 14 0 1 0 -1 -1 0 -1 -1 -1 -1 -1
B 43700 40900 5600 2400 14 0 1 0 -1 -1 0 -1 -1 -1 -1 -1
B 43700 38700 5600 2200 14 0 1 0 -1 -1 0 -1 -1 -1 -1 -1
B 43700 36500 5600 2200 14 0 1 0 -1 -1 0 -1 -1 -1 -1 -1
N 48000 42200 48300 42200 4
{
T 48350 42200 5 10 1 1 0 1 1
netname=Zo
}
C 60400 47600 1 0 0 in-1.sym
{
T 60400 47700 5 10 1 1 0 7 1
refdes=Ï•1
T 60400 48100 5 10 0 0 0 0 1
footprint=anchor
T 60400 47900 5 10 0 0 0 0 1
device=INPUT
}
C 61300 47600 1 0 1 phi1.sym
T 44000 36700 9 12 1 0 0 0 1
FIXME - sync on rst.
