<profile>

<section name = "Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10'" level="0">
<item name = "Date">Sun Feb  1 18:45:42 2026
</item>
<item name = "Version">2025.1.1 (Build 6214317 on Sep 11 2025)</item>
<item name = "Project">project_1</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sbva484-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">16387, 16387, 0.164 ms, 0.164 ms, 16385, 16385, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_71_9_VITIS_LOOP_72_10">16385, 16385, 3, 1, 1, 16384, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 128, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 20, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 81, -</column>
<column name="Register">-, -, 62, -, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="sparsemux_9_2_24_1_1_U433">sparsemux_9_2_24_1_1, 0, 0, 0, 20, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln71_1_fu_194_p2">+, 0, 0, 22, 15, 1</column>
<column name="add_ln71_fu_206_p2">+, 0, 0, 16, 9, 1</column>
<column name="add_ln72_fu_274_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln74_fu_260_p2">+, 0, 0, 19, 12, 12</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln71_fu_188_p2">icmp, 0, 0, 23, 15, 16</column>
<column name="icmp_ln72_fu_212_p2">icmp, 0, 0, 15, 7, 8</column>
<column name="select_ln71_1_fu_226_p3">select, 0, 0, 8, 1, 9</column>
<column name="select_ln71_fu_218_p3">select, 0, 0, 7, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="C_blk_n_W">9, 2, 1, 2</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_load">9, 2, 9, 18</column>
<column name="ap_sig_allocacmp_indvar_flatten6_load">9, 2, 15, 30</column>
<column name="ap_sig_allocacmp_j_load">9, 2, 7, 14</column>
<column name="i_fu_92">9, 2, 9, 18</column>
<column name="indvar_flatten6_fu_96">9, 2, 15, 30</column>
<column name="j_fu_88">9, 2, 7, 14</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="i_fu_92">9, 0, 9, 0</column>
<column name="indvar_flatten6_fu_96">15, 0, 15, 0</column>
<column name="j_fu_88">7, 0, 7, 0</column>
<column name="tmp_1_reg_383">24, 0, 24, 0</column>
<column name="trunc_ln71_reg_358">2, 0, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, top_kernel_Pipeline_VITIS_LOOP_71_9_VITIS_LOOP_72_10, return value</column>
<column name="m_axi_C_0_AWVALID">out, 1, m_axi, C, pointer</column>
<column name="m_axi_C_0_AWREADY">in, 1, m_axi, C, pointer</column>
<column name="m_axi_C_0_AWADDR">out, 64, m_axi, C, pointer</column>
<column name="m_axi_C_0_AWID">out, 1, m_axi, C, pointer</column>
<column name="m_axi_C_0_AWLEN">out, 32, m_axi, C, pointer</column>
<column name="m_axi_C_0_AWSIZE">out, 3, m_axi, C, pointer</column>
<column name="m_axi_C_0_AWBURST">out, 2, m_axi, C, pointer</column>
<column name="m_axi_C_0_AWLOCK">out, 2, m_axi, C, pointer</column>
<column name="m_axi_C_0_AWCACHE">out, 4, m_axi, C, pointer</column>
<column name="m_axi_C_0_AWPROT">out, 3, m_axi, C, pointer</column>
<column name="m_axi_C_0_AWQOS">out, 4, m_axi, C, pointer</column>
<column name="m_axi_C_0_AWREGION">out, 4, m_axi, C, pointer</column>
<column name="m_axi_C_0_AWUSER">out, 1, m_axi, C, pointer</column>
<column name="m_axi_C_0_WVALID">out, 1, m_axi, C, pointer</column>
<column name="m_axi_C_0_WREADY">in, 1, m_axi, C, pointer</column>
<column name="m_axi_C_0_WDATA">out, 32, m_axi, C, pointer</column>
<column name="m_axi_C_0_WSTRB">out, 4, m_axi, C, pointer</column>
<column name="m_axi_C_0_WLAST">out, 1, m_axi, C, pointer</column>
<column name="m_axi_C_0_WID">out, 1, m_axi, C, pointer</column>
<column name="m_axi_C_0_WUSER">out, 1, m_axi, C, pointer</column>
<column name="m_axi_C_0_ARVALID">out, 1, m_axi, C, pointer</column>
<column name="m_axi_C_0_ARREADY">in, 1, m_axi, C, pointer</column>
<column name="m_axi_C_0_ARADDR">out, 64, m_axi, C, pointer</column>
<column name="m_axi_C_0_ARID">out, 1, m_axi, C, pointer</column>
<column name="m_axi_C_0_ARLEN">out, 32, m_axi, C, pointer</column>
<column name="m_axi_C_0_ARSIZE">out, 3, m_axi, C, pointer</column>
<column name="m_axi_C_0_ARBURST">out, 2, m_axi, C, pointer</column>
<column name="m_axi_C_0_ARLOCK">out, 2, m_axi, C, pointer</column>
<column name="m_axi_C_0_ARCACHE">out, 4, m_axi, C, pointer</column>
<column name="m_axi_C_0_ARPROT">out, 3, m_axi, C, pointer</column>
<column name="m_axi_C_0_ARQOS">out, 4, m_axi, C, pointer</column>
<column name="m_axi_C_0_ARREGION">out, 4, m_axi, C, pointer</column>
<column name="m_axi_C_0_ARUSER">out, 1, m_axi, C, pointer</column>
<column name="m_axi_C_0_RVALID">in, 1, m_axi, C, pointer</column>
<column name="m_axi_C_0_RREADY">out, 1, m_axi, C, pointer</column>
<column name="m_axi_C_0_RDATA">in, 32, m_axi, C, pointer</column>
<column name="m_axi_C_0_RLAST">in, 1, m_axi, C, pointer</column>
<column name="m_axi_C_0_RID">in, 1, m_axi, C, pointer</column>
<column name="m_axi_C_0_RFIFONUM">in, 9, m_axi, C, pointer</column>
<column name="m_axi_C_0_RUSER">in, 1, m_axi, C, pointer</column>
<column name="m_axi_C_0_RRESP">in, 2, m_axi, C, pointer</column>
<column name="m_axi_C_0_BVALID">in, 1, m_axi, C, pointer</column>
<column name="m_axi_C_0_BREADY">out, 1, m_axi, C, pointer</column>
<column name="m_axi_C_0_BRESP">in, 2, m_axi, C, pointer</column>
<column name="m_axi_C_0_BID">in, 1, m_axi, C, pointer</column>
<column name="m_axi_C_0_BUSER">in, 1, m_axi, C, pointer</column>
<column name="sext_ln71">in, 62, ap_none, sext_ln71, scalar</column>
<column name="C_1_address0">out, 12, ap_memory, C_1, array</column>
<column name="C_1_ce0">out, 1, ap_memory, C_1, array</column>
<column name="C_1_q0">in, 24, ap_memory, C_1, array</column>
<column name="C_1_17_address0">out, 12, ap_memory, C_1_17, array</column>
<column name="C_1_17_ce0">out, 1, ap_memory, C_1_17, array</column>
<column name="C_1_17_q0">in, 24, ap_memory, C_1_17, array</column>
<column name="C_2_address0">out, 12, ap_memory, C_2, array</column>
<column name="C_2_ce0">out, 1, ap_memory, C_2, array</column>
<column name="C_2_q0">in, 24, ap_memory, C_2, array</column>
<column name="C_3_address0">out, 12, ap_memory, C_3, array</column>
<column name="C_3_ce0">out, 1, ap_memory, C_3, array</column>
<column name="C_3_q0">in, 24, ap_memory, C_3, array</column>
</table>
</item>
</section>
</profile>
