--------------------------------------------------------------------------------
Release 13.3 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

d:\Xilinx\13.3\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml ControllerTopmodule.twx ControllerTopmodule.ncd -o
ControllerTopmodule.twr ControllerTopmodule.pcf

Design file:              ControllerTopmodule.ncd
Physical constraint file: ControllerTopmodule.pcf
Device,package,speed:     xc3s700an,fgg484,-4 (PRODUCTION 1.42 2011-10-03)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK_50MHZ
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
BTN_WEST    |    6.272(R)|    0.656(R)|CLK_50MHZ_BUFGP   |   0.000|
PS2_CLK     |    2.290(R)|   -0.113(R)|CLK_50MHZ_BUFGP   |   0.000|
PS2_DATA    |    3.353(R)|    0.259(R)|CLK_50MHZ_BUFGP   |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK_50MHZ to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
LED<0>      |    9.255(R)|CLK_50MHZ_BUFGP   |   0.000|
LED<1>      |    9.063(R)|CLK_50MHZ_BUFGP   |   0.000|
LED<2>      |    8.790(R)|CLK_50MHZ_BUFGP   |   0.000|
LED<3>      |    9.276(R)|CLK_50MHZ_BUFGP   |   0.000|
LED<4>      |    9.545(R)|CLK_50MHZ_BUFGP   |   0.000|
LED<5>      |    9.472(R)|CLK_50MHZ_BUFGP   |   0.000|
LED<6>      |    9.834(R)|CLK_50MHZ_BUFGP   |   0.000|
LED<7>      |    9.538(R)|CLK_50MHZ_BUFGP   |   0.000|
PS2_CLK     |   11.280(R)|CLK_50MHZ_BUFGP   |   0.000|
PS2_DATA    |   12.221(R)|CLK_50MHZ_BUFGP   |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK_50MHZ
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_50MHZ      |    6.545|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Jun 22 19:44:59 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 186 MB



