|01:25:23|I|[1m[35m@@@ Initializing the Hardware @@@[0m
|01:25:23|I|[1m[33mParseHW [FileParser] 0x104b100	cmsinnertracker.crate0.slot0[0m
|01:25:23|I|[1m[33mTrying to connect to the Power Supply Server...[0m
|01:25:23|I|[1m[33mCannot connect to the Power Supply Server, power supplies will need to be controlled manually[0m
|01:25:23|I|[1m[35m@@@ Configuring HW parsed from xml file @@@[0m
|01:25:23|I|[1m[34m	--> Found an Inner Tracker Readout-board[0m
|01:25:23|I|[32mConfiguring Board: [1m[33m0[0m
|01:25:23|I|[1m[34m	--> FW version : [1m[33m4.1[1m[34m -- Date (yy/mm/dd) : [1m[33m21/5/11[1m[34m -- Time (hour:minute:sec) : [1m[33m13:5:34[0m
|01:25:23|I|[1m[34m	--> Link type : [1m[33melectrical[1m[34m -- Optical speed : [1m[33m10 Gbit/s[1m[34m -- Frontend type : [1m[33mRD53A[0m
|01:25:23|I|[1m[34m	--> L12 FMC type : [1m[33m1[1m[34m -- L08 FMC type : [1m[33m1[1m[34m (1=KSU, 2=CERN, 3=DIO5, 4=OPTO, 5=FERMI, 7=NONE, 0=Unspecified)[0m
|01:25:23|I|[32mInitializing DIO5:[0m
|01:25:23|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|01:25:23|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.trigger_source: 0x[1m[33m2 (2)[0m
|01:25:23|I|[1m[34m	--> user.ctrl_regs.reset_reg.ext_clk_en: 0x[1m[33m0 (0)[0m
|01:25:23|I|[1m[34m	--> Done[0m
|01:25:24|I|[32mReading clock generator (CDCE62005) configuration[0m
|01:25:24|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020320[0m
|01:25:24|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020321[0m
|01:25:24|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840302[0m
|01:25:24|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840303[0m
|01:25:24|I|[1m[34m	--> SPI register content: 0x[1m[33mEB140334[0m
|01:25:24|I|[1m[34m	--> SPI register content: 0x[1m[33m10000E75[0m
|01:25:24|I|[1m[34m	--> SPI register content: 0x[1m[33m030E02E6[0m
|01:25:24|I|[1m[34m	--> SPI register content: 0x[1m[33mBD800DF7[0m
|01:25:24|I|[1m[34m	--> SPI register content: 0x[1m[33m20009D58[0m
|01:25:24|W|[32mOptical link tx slow control status: [1m[31mnot ready[0m
|01:25:24|W|[32mOptical link rx slow control status: [1m[31mnot ready[0m
|01:25:24|I|[32mInput clock frequency (could be either internal or external, should be ~40 MHz): [1m[33m40.078 MHz[0m
|01:25:24|I|[32mGTX receiver clock frequency (~160 MHz (~320 MHz) for electrical (optical) readout): [1m[33m160.315 MHz[0m
|01:25:24|I|[32mExternal CMD clock frequency: [1m[33m0.000 MHz[0m
|01:25:24|I|[32mExternal Serializer clock frequency: [1m[33m0.000 MHz[0m
|01:25:24|I|[36m=== Configuring FSM fast command block ===[0m
|01:25:24|I|[32mInternal trigger frequency (if enabled): [1m[33m30372 Hz[0m
|01:25:24|I|[32mChecking firmware status:[0m
|01:25:24|I|[1m[34m	--> Clock generator is [1m[33mlocked[0m
|01:25:24|I|[1m[34m	--> I2C [1m[33minitialized[0m
|01:25:24|I|[32mFast command block trigger source: [1m[33m2[0m[32m (1=IPBus, 2=Test-FSM, 3=TTC, 4=TLU, 5=External, 6=Hit-Or, 7=User-defined frequency)[0m
|01:25:24|I|[32mFast command block trigger state: [1m[33m0[0m[32m (0=Idle, 2=Running)[0m
|01:25:24|I|[32mFast command block check if configuraiton registers have been set: [1m[33mconfigured[0m
|01:25:24|I|[32mFast command block error code (0=No error): [1m[33m0[0m
|01:25:24|I|[32mTrigger counter: [1m[33m0[0m
|01:25:24|I|[32mHybrid type: [1m[33m4[0m[32m (1=Single chip, 2=Double chip, 4=Quad chip)[0m
|01:25:24|I|[32mNumber of hybrids which can be potentially readout: [1m[33m5[0m
|01:25:24|I|[36m================== Done ==================[0m
|01:25:24|I|[32mInitializing board's registers:[0m
|01:25:24|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch1_thr: 0x[1m[33m80 (128)[0m
|01:25:24|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch2_thr: 0x[1m[33m28 (40)[0m
|01:25:24|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch3_thr: 0x[1m[33m80 (128)[0m
|01:25:24|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch4_thr: 0x[1m[33m80 (128)[0m
|01:25:24|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch5_thr: 0x[1m[33m80 (128)[0m
|01:25:24|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.tlu_delay: 0x[1m[33m0 (0)[0m
|01:25:24|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|01:25:24|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_3.triggers_to_accept: 0x[1m[33mA (10)[0m
|01:25:24|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_7.autozero_freq: 0x[1m[33m3E8 (1000)[0m
|01:25:24|I|[1m[34m	--> Done[0m
|01:25:24|I|[32mChecking status of the optical links:[0m
|01:25:24|I|[1m[34m	--> Optical link n. active LpGBT chip tx:  [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|01:25:24|I|[1m[34m	--> Optical link n. active LpGBT chip rx:  [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|01:25:24|I|[1m[34m	--> Optical link n. active LpGBT chip mgt: [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|01:25:24|I|[36m=== Configuring frontend chip communication ===[0m
|01:25:24|I|[32mDown-link phase initialization...[0m
|01:25:24|I|[1m[34m	--> Done[0m
|01:25:24|I|[32mInitializing chip communication of hybrid: [0m[1m[33m0[0m
|01:25:24|I|[32mInitializing communicationng to/from RD53: [0m[1m[33m0[0m
|01:25:24|I|[32mConfiguring up-link lanes and monitoring...[0m
|01:25:24|I|[1m[34m	--> Done[0m
|01:25:24|I|[32mUp-link speed: [1m[33m1.28 Gbit/s[0m
|01:25:24|I|[36m==================== Done =====================[0m
|01:25:24|I|[32mChecking status communication RD53 --> FW[0m
|01:25:24|I|[1m[34m	--> Aurora speed: [1m[33m1.28 Gbit/s[0m
|01:25:24|I|[1m[34m	--> Total number of required data lanes: [1m[33m1[1m[34m i.e. [1m[33m00000000000000000001[0m
|01:25:24|I|[1m[34m	--> Total number of active data lanes:   [1m[33m2[1m[34m i.e. [1m[33m00000000000000000011[0m
|01:25:24|I|[1m[34m	--> All enabled data lanes are active[0m
|01:25:24|I|[36m===== Configuring frontend chip registers =====[0m
|01:25:24|I|[32mConfiguring chip of hybrid: [0m[1m[33m0[0m
|01:25:24|I|[32mConfiguring RD53: [0m[1m[33m0[0m
|01:25:24|E|[1m[31mError when reading back what was written into RD53 reg. [1m[33mCMDERR_CNT[0m
|01:25:25|I|[32mNumber of masked pixels: [0m[1m[33m0[0m
|01:25:25|I|[36m==================== Done =====================[0m
|01:25:25|I|[32mLVDS frequency: [1m[33m9.520 MHz[0m
|01:25:25|I|[32mUsing [1m[33m2[0m[32m threads for data decoding during running time[0m
|01:25:25|I|[1m[35m@@@ Hardware initialization done @@@[0m
|01:25:25|I|[1m[35m@@@ Performing PixelAlive scan @@@[0m
|01:25:25|I|[32m[PixelAlive::localConfigure] Starting run: [1m[33m0[0m
|01:25:25|I|[1m[33mSystemController::setChannelGroupHandler for a queryFunction1 ROCs.[0m
|01:25:25|I|[1m[33mCreating channel group handler for Chip#0[0m
|01:25:25|I|[32mPixelAlive attempting to create directory: [1m[33mResults[0m
|01:25:25|I|[36m---------------------------[0m
|01:25:25|I|[32m****** Reading  data ******[0m
|01:25:25|I|[32mn. 32 bit words :     12352[0m
|01:25:25|I|[1m[35m>>>> Progress :   0.5% <<<<[0m
|01:25:25|I|[36m---------------------------[0m
|01:25:25|I|[36m---------------------------[0m
|01:25:25|I|[32m****** Reading  data ******[0m
|01:25:25|I|[32mn. 32 bit words :     10048[0m
|01:25:25|I|[1m[35m>>>> Progress :   1.0% <<<<[0m
|01:25:25|I|[36m---------------------------[0m
|01:25:25|I|[36m---------------------------[0m
|01:25:25|I|[32m****** Reading  data ******[0m
|01:25:25|I|[32mn. 32 bit words :     10504[0m
|01:25:25|I|[1m[35m>>>> Progress :   1.6% <<<<[0m
|01:25:25|I|[36m---------------------------[0m
|01:25:25|I|[36m---------------------------[0m
|01:25:25|I|[32m****** Reading  data ******[0m
|01:25:25|I|[32mn. 32 bit words :     10472[0m
|01:25:25|I|[1m[35m>>>> Progress :   2.1% <<<<[0m
|01:25:25|I|[36m---------------------------[0m
|01:25:25|I|[36m---------------------------[0m
|01:25:25|I|[32m****** Reading  data ******[0m
|01:25:25|I|[32mn. 32 bit words :      9920[0m
|01:25:25|I|[1m[35m>>>> Progress :   2.6% <<<<[0m
|01:25:25|I|[36m---------------------------[0m
|01:25:25|I|[36m---------------------------[0m
|01:25:25|I|[32m****** Reading  data ******[0m
|01:25:25|I|[32mn. 32 bit words :     10032[0m
|01:25:25|I|[1m[35m>>>> Progress :   3.1% <<<<[0m
|01:25:25|I|[36m---------------------------[0m
|01:25:25|I|[36m---------------------------[0m
|01:25:25|I|[32m****** Reading  data ******[0m
|01:25:25|I|[32mn. 32 bit words :     10448[0m
|01:25:25|I|[1m[35m>>>> Progress :   3.6% <<<<[0m
|01:25:25|I|[36m---------------------------[0m
|01:25:25|I|[36m---------------------------[0m
|01:25:25|I|[32m****** Reading  data ******[0m
|01:25:25|I|[32mn. 32 bit words :     10272[0m
|01:25:25|I|[1m[35m>>>> Progress :   4.2% <<<<[0m
|01:25:25|I|[36m---------------------------[0m
|01:25:25|I|[36m---------------------------[0m
|01:25:25|I|[32m****** Reading  data ******[0m
|01:25:25|I|[32mn. 32 bit words :     10408[0m
|01:25:25|I|[1m[35m>>>> Progress :   4.7% <<<<[0m
|01:25:25|I|[36m---------------------------[0m
|01:25:25|I|[36m---------------------------[0m
|01:25:25|I|[32m****** Reading  data ******[0m
|01:25:25|I|[32mn. 32 bit words :      9808[0m
|01:25:25|I|[1m[35m>>>> Progress :   5.2% <<<<[0m
|01:25:25|I|[36m---------------------------[0m
|01:25:25|I|[36m---------------------------[0m
|01:25:25|I|[32m****** Reading  data ******[0m
|01:25:25|I|[32mn. 32 bit words :     10992[0m
|01:25:25|I|[1m[35m>>>> Progress :   5.7% <<<<[0m
|01:25:25|I|[36m---------------------------[0m
|01:25:25|I|[36m---------------------------[0m
|01:25:25|I|[32m****** Reading  data ******[0m
|01:25:25|I|[32mn. 32 bit words :     10048[0m
|01:25:25|I|[1m[35m>>>> Progress :   6.2% <<<<[0m
|01:25:25|I|[36m---------------------------[0m
|01:25:25|I|[36m---------------------------[0m
|01:25:25|I|[32m****** Reading  data ******[0m
|01:25:25|I|[32mn. 32 bit words :     10424[0m
|01:25:25|I|[1m[35m>>>> Progress :   6.8% <<<<[0m
|01:25:25|I|[36m---------------------------[0m
|01:25:25|I|[36m---------------------------[0m
|01:25:25|I|[32m****** Reading  data ******[0m
|01:25:25|I|[32mn. 32 bit words :      9904[0m
|01:25:25|I|[1m[35m>>>> Progress :   7.3% <<<<[0m
|01:25:25|I|[36m---------------------------[0m
|01:25:25|I|[36m---------------------------[0m
|01:25:25|I|[32m****** Reading  data ******[0m
|01:25:25|I|[32mn. 32 bit words :      9864[0m
|01:25:25|I|[1m[35m>>>> Progress :   7.8% <<<<[0m
|01:25:25|I|[36m---------------------------[0m
|01:25:25|I|[36m---------------------------[0m
|01:25:25|I|[32m****** Reading  data ******[0m
|01:25:25|I|[32mn. 32 bit words :     10248[0m
|01:25:25|I|[1m[35m>>>> Progress :   8.3% <<<<[0m
|01:25:25|I|[36m---------------------------[0m
|01:25:25|I|[36m---------------------------[0m
|01:25:25|I|[32m****** Reading  data ******[0m
|01:25:25|I|[32mn. 32 bit words :      9912[0m
|01:25:25|I|[1m[35m>>>> Progress :   8.9% <<<<[0m
|01:25:25|I|[36m---------------------------[0m
|01:25:25|I|[36m---------------------------[0m
|01:25:25|I|[32m****** Reading  data ******[0m
|01:25:25|I|[32mn. 32 bit words :      9984[0m
|01:25:25|I|[1m[35m>>>> Progress :   9.4% <<<<[0m
|01:25:25|I|[36m---------------------------[0m
|01:25:25|I|[36m---------------------------[0m
|01:25:25|I|[32m****** Reading  data ******[0m
|01:25:25|I|[32mn. 32 bit words :      9816[0m
|01:25:25|I|[1m[35m>>>> Progress :   9.9% <<<<[0m
|01:25:25|I|[36m---------------------------[0m
|01:25:25|I|[36m---------------------------[0m
|01:25:25|I|[32m****** Reading  data ******[0m
|01:25:25|I|[32mn. 32 bit words :     10192[0m
|01:25:25|I|[1m[35m>>>> Progress :  10.4% <<<<[0m
|01:25:25|I|[36m---------------------------[0m
|01:25:25|I|[36m---------------------------[0m
|01:25:25|I|[32m****** Reading  data ******[0m
|01:25:25|I|[32mn. 32 bit words :      9784[0m
|01:25:25|I|[1m[35m>>>> Progress :  10.9% <<<<[0m
|01:25:25|I|[36m---------------------------[0m
|01:25:25|I|[36m---------------------------[0m
|01:25:25|I|[32m****** Reading  data ******[0m
|01:25:25|I|[32mn. 32 bit words :     10784[0m
|01:25:25|I|[1m[35m>>>> Progress :  11.5% <<<<[0m
|01:25:25|I|[36m---------------------------[0m
|01:25:25|I|[36m---------------------------[0m
|01:25:25|I|[32m****** Reading  data ******[0m
|01:25:25|I|[32mn. 32 bit words :     10104[0m
|01:25:25|I|[1m[35m>>>> Progress :  12.0% <<<<[0m
|01:25:25|I|[36m---------------------------[0m
|01:25:25|I|[36m---------------------------[0m
|01:25:25|I|[32m****** Reading  data ******[0m
|01:25:25|I|[32mn. 32 bit words :      9704[0m
|01:25:25|I|[1m[35m>>>> Progress :  12.5% <<<<[0m
|01:25:25|I|[36m---------------------------[0m
|01:25:25|I|[36m---------------------------[0m
|01:25:25|I|[32m****** Reading  data ******[0m
|01:25:25|I|[32mn. 32 bit words :     10008[0m
|01:25:25|I|[1m[35m>>>> Progress :  13.0% <<<<[0m
|01:25:25|I|[36m---------------------------[0m
|01:25:25|I|[36m---------------------------[0m
|01:25:25|I|[32m****** Reading  data ******[0m
|01:25:25|I|[32mn. 32 bit words :      9840[0m
|01:25:25|I|[1m[35m>>>> Progress :  13.5% <<<<[0m
|01:25:25|I|[36m---------------------------[0m
|01:25:25|I|[36m---------------------------[0m
|01:25:25|I|[32m****** Reading  data ******[0m
|01:25:25|I|[32mn. 32 bit words :     10112[0m
|01:25:25|I|[1m[35m>>>> Progress :  14.1% <<<<[0m
|01:25:25|I|[36m---------------------------[0m
|01:25:25|I|[36m---------------------------[0m
|01:25:25|I|[32m****** Reading  data ******[0m
|01:25:25|I|[32mn. 32 bit words :     10032[0m
|01:25:25|I|[1m[35m>>>> Progress :  14.6% <<<<[0m
|01:25:25|I|[36m---------------------------[0m
|01:25:25|I|[36m---------------------------[0m
|01:25:25|I|[32m****** Reading  data ******[0m
|01:25:25|I|[32mn. 32 bit words :     10304[0m
|01:25:25|I|[1m[35m>>>> Progress :  15.1% <<<<[0m
|01:25:25|I|[36m---------------------------[0m
|01:25:25|I|[36m---------------------------[0m
|01:25:25|I|[32m****** Reading  data ******[0m
|01:25:25|I|[32mn. 32 bit words :      9904[0m
|01:25:25|I|[1m[35m>>>> Progress :  15.6% <<<<[0m
|01:25:25|I|[36m---------------------------[0m
|01:25:25|I|[36m---------------------------[0m
|01:25:25|I|[32m****** Reading  data ******[0m
|01:25:25|I|[32mn. 32 bit words :     10056[0m
|01:25:25|I|[1m[35m>>>> Progress :  16.1% <<<<[0m
|01:25:25|I|[36m---------------------------[0m
|01:25:25|I|[36m---------------------------[0m
|01:25:25|I|[32m****** Reading  data ******[0m
|01:25:25|I|[32mn. 32 bit words :     10568[0m
|01:25:25|I|[1m[35m>>>> Progress :  16.7% <<<<[0m
|01:25:25|I|[36m---------------------------[0m
|01:25:25|I|[36m---------------------------[0m
|01:25:25|I|[32m****** Reading  data ******[0m
|01:25:25|I|[32mn. 32 bit words :     10352[0m
|01:25:25|I|[1m[35m>>>> Progress :  17.2% <<<<[0m
|01:25:25|I|[36m---------------------------[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[32m****** Reading  data ******[0m
|01:25:26|I|[32mn. 32 bit words :     10448[0m
|01:25:26|I|[1m[35m>>>> Progress :  17.7% <<<<[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[32m****** Reading  data ******[0m
|01:25:26|I|[32mn. 32 bit words :     10528[0m
|01:25:26|I|[1m[35m>>>> Progress :  18.2% <<<<[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[32m****** Reading  data ******[0m
|01:25:26|I|[32mn. 32 bit words :      9784[0m
|01:25:26|I|[1m[35m>>>> Progress :  18.8% <<<<[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[32m****** Reading  data ******[0m
|01:25:26|I|[32mn. 32 bit words :     10648[0m
|01:25:26|I|[1m[35m>>>> Progress :  19.3% <<<<[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[32m****** Reading  data ******[0m
|01:25:26|I|[32mn. 32 bit words :      9840[0m
|01:25:26|I|[1m[35m>>>> Progress :  19.8% <<<<[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[32m****** Reading  data ******[0m
|01:25:26|I|[32mn. 32 bit words :     10376[0m
|01:25:26|I|[1m[35m>>>> Progress :  20.3% <<<<[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[32m****** Reading  data ******[0m
|01:25:26|I|[32mn. 32 bit words :     10488[0m
|01:25:26|I|[1m[35m>>>> Progress :  20.8% <<<<[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[32m****** Reading  data ******[0m
|01:25:26|I|[32mn. 32 bit words :     11008[0m
|01:25:26|I|[1m[35m>>>> Progress :  21.4% <<<<[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[32m****** Reading  data ******[0m
|01:25:26|I|[32mn. 32 bit words :     10112[0m
|01:25:26|I|[1m[35m>>>> Progress :  21.9% <<<<[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[32m****** Reading  data ******[0m
|01:25:26|I|[32mn. 32 bit words :     10776[0m
|01:25:26|I|[1m[35m>>>> Progress :  22.4% <<<<[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[32m****** Reading  data ******[0m
|01:25:26|I|[32mn. 32 bit words :      9856[0m
|01:25:26|I|[1m[35m>>>> Progress :  22.9% <<<<[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[32m****** Reading  data ******[0m
|01:25:26|I|[32mn. 32 bit words :     10168[0m
|01:25:26|I|[1m[35m>>>> Progress :  23.4% <<<<[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[32m****** Reading  data ******[0m
|01:25:26|I|[32mn. 32 bit words :     10496[0m
|01:25:26|I|[1m[35m>>>> Progress :  24.0% <<<<[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[32m****** Reading  data ******[0m
|01:25:26|I|[32mn. 32 bit words :     10288[0m
|01:25:26|I|[1m[35m>>>> Progress :  24.5% <<<<[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[32m****** Reading  data ******[0m
|01:25:26|I|[32mn. 32 bit words :     10888[0m
|01:25:26|I|[1m[35m>>>> Progress :  25.0% <<<<[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[32m****** Reading  data ******[0m
|01:25:26|I|[32mn. 32 bit words :     10344[0m
|01:25:26|I|[1m[35m>>>> Progress :  25.5% <<<<[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[32m****** Reading  data ******[0m
|01:25:26|I|[32mn. 32 bit words :     10688[0m
|01:25:26|I|[1m[35m>>>> Progress :  26.0% <<<<[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[32m****** Reading  data ******[0m
|01:25:26|I|[32mn. 32 bit words :     10192[0m
|01:25:26|I|[1m[35m>>>> Progress :  26.6% <<<<[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[32m****** Reading  data ******[0m
|01:25:26|I|[32mn. 32 bit words :      9904[0m
|01:25:26|I|[1m[35m>>>> Progress :  27.1% <<<<[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[32m****** Reading  data ******[0m
|01:25:26|I|[32mn. 32 bit words :      9904[0m
|01:25:26|I|[1m[35m>>>> Progress :  27.6% <<<<[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[32m****** Reading  data ******[0m
|01:25:26|I|[32mn. 32 bit words :      9616[0m
|01:25:26|I|[1m[35m>>>> Progress :  28.1% <<<<[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[32m****** Reading  data ******[0m
|01:25:26|I|[32mn. 32 bit words :     10040[0m
|01:25:26|I|[1m[35m>>>> Progress :  28.6% <<<<[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[32m****** Reading  data ******[0m
|01:25:26|I|[32mn. 32 bit words :     10664[0m
|01:25:26|I|[1m[35m>>>> Progress :  29.2% <<<<[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[32m****** Reading  data ******[0m
|01:25:26|I|[32mn. 32 bit words :     10160[0m
|01:25:26|I|[1m[35m>>>> Progress :  29.7% <<<<[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[32m****** Reading  data ******[0m
|01:25:26|I|[32mn. 32 bit words :     10048[0m
|01:25:26|I|[1m[35m>>>> Progress :  30.2% <<<<[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[32m****** Reading  data ******[0m
|01:25:26|I|[32mn. 32 bit words :     11168[0m
|01:25:26|I|[1m[35m>>>> Progress :  30.7% <<<<[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[32m****** Reading  data ******[0m
|01:25:26|I|[32mn. 32 bit words :     10296[0m
|01:25:26|I|[1m[35m>>>> Progress :  31.2% <<<<[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[32m****** Reading  data ******[0m
|01:25:26|I|[32mn. 32 bit words :     10832[0m
|01:25:26|I|[1m[35m>>>> Progress :  31.8% <<<<[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[32m****** Reading  data ******[0m
|01:25:26|I|[32mn. 32 bit words :     10480[0m
|01:25:26|I|[1m[35m>>>> Progress :  32.3% <<<<[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[32m****** Reading  data ******[0m
|01:25:26|I|[32mn. 32 bit words :      9984[0m
|01:25:26|I|[1m[35m>>>> Progress :  32.8% <<<<[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[32m****** Reading  data ******[0m
|01:25:26|I|[32mn. 32 bit words :      9736[0m
|01:25:26|I|[1m[35m>>>> Progress :  33.3% <<<<[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[32m****** Reading  data ******[0m
|01:25:26|I|[32mn. 32 bit words :     11104[0m
|01:25:26|I|[1m[35m>>>> Progress :  33.9% <<<<[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[32m****** Reading  data ******[0m
|01:25:26|I|[32mn. 32 bit words :     10512[0m
|01:25:26|I|[1m[35m>>>> Progress :  34.4% <<<<[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[32m****** Reading  data ******[0m
|01:25:26|I|[32mn. 32 bit words :     10376[0m
|01:25:26|I|[1m[35m>>>> Progress :  34.9% <<<<[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[32m****** Reading  data ******[0m
|01:25:26|I|[32mn. 32 bit words :     10192[0m
|01:25:26|I|[1m[35m>>>> Progress :  35.4% <<<<[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[32m****** Reading  data ******[0m
|01:25:26|I|[32mn. 32 bit words :     10576[0m
|01:25:26|I|[1m[35m>>>> Progress :  35.9% <<<<[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[32m****** Reading  data ******[0m
|01:25:26|I|[32mn. 32 bit words :     10008[0m
|01:25:26|I|[1m[35m>>>> Progress :  36.5% <<<<[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[32m****** Reading  data ******[0m
|01:25:26|I|[32mn. 32 bit words :     10472[0m
|01:25:26|I|[1m[35m>>>> Progress :  37.0% <<<<[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[32m****** Reading  data ******[0m
|01:25:26|I|[32mn. 32 bit words :     10080[0m
|01:25:26|I|[1m[35m>>>> Progress :  37.5% <<<<[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[32m****** Reading  data ******[0m
|01:25:26|I|[32mn. 32 bit words :      9984[0m
|01:25:26|I|[1m[35m>>>> Progress :  38.0% <<<<[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[32m****** Reading  data ******[0m
|01:25:26|I|[32mn. 32 bit words :     10576[0m
|01:25:26|I|[1m[35m>>>> Progress :  38.5% <<<<[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[32m****** Reading  data ******[0m
|01:25:26|I|[32mn. 32 bit words :     10688[0m
|01:25:26|I|[1m[35m>>>> Progress :  39.1% <<<<[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[32m****** Reading  data ******[0m
|01:25:26|I|[32mn. 32 bit words :     10056[0m
|01:25:26|I|[1m[35m>>>> Progress :  39.6% <<<<[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[32m****** Reading  data ******[0m
|01:25:26|I|[32mn. 32 bit words :      9744[0m
|01:25:26|I|[1m[35m>>>> Progress :  40.1% <<<<[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[32m****** Reading  data ******[0m
|01:25:26|I|[32mn. 32 bit words :      9968[0m
|01:25:26|I|[1m[35m>>>> Progress :  40.6% <<<<[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[32m****** Reading  data ******[0m
|01:25:26|I|[32mn. 32 bit words :     10064[0m
|01:25:26|I|[1m[35m>>>> Progress :  41.1% <<<<[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[32m****** Reading  data ******[0m
|01:25:26|I|[32mn. 32 bit words :     10440[0m
|01:25:26|I|[1m[35m>>>> Progress :  41.7% <<<<[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[32m****** Reading  data ******[0m
|01:25:26|I|[32mn. 32 bit words :      9968[0m
|01:25:26|I|[1m[35m>>>> Progress :  42.2% <<<<[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[32m****** Reading  data ******[0m
|01:25:26|I|[32mn. 32 bit words :      9904[0m
|01:25:26|I|[1m[35m>>>> Progress :  42.7% <<<<[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[32m****** Reading  data ******[0m
|01:25:26|I|[32mn. 32 bit words :     10528[0m
|01:25:26|I|[1m[35m>>>> Progress :  43.2% <<<<[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[32m****** Reading  data ******[0m
|01:25:26|I|[32mn. 32 bit words :     11280[0m
|01:25:26|I|[1m[35m>>>> Progress :  43.8% <<<<[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[32m****** Reading  data ******[0m
|01:25:26|I|[32mn. 32 bit words :     10512[0m
|01:25:26|I|[1m[35m>>>> Progress :  44.3% <<<<[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[32m****** Reading  data ******[0m
|01:25:26|I|[32mn. 32 bit words :      9944[0m
|01:25:26|I|[1m[35m>>>> Progress :  44.8% <<<<[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[32m****** Reading  data ******[0m
|01:25:26|I|[32mn. 32 bit words :     10456[0m
|01:25:26|I|[1m[35m>>>> Progress :  45.3% <<<<[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[32m****** Reading  data ******[0m
|01:25:26|I|[32mn. 32 bit words :     10704[0m
|01:25:26|I|[1m[35m>>>> Progress :  45.8% <<<<[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[32m****** Reading  data ******[0m
|01:25:26|I|[32mn. 32 bit words :     10216[0m
|01:25:26|I|[1m[35m>>>> Progress :  46.4% <<<<[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[32m****** Reading  data ******[0m
|01:25:26|I|[32mn. 32 bit words :     10432[0m
|01:25:26|I|[1m[35m>>>> Progress :  46.9% <<<<[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[32m****** Reading  data ******[0m
|01:25:26|I|[32mn. 32 bit words :     10560[0m
|01:25:26|I|[1m[35m>>>> Progress :  47.4% <<<<[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[32m****** Reading  data ******[0m
|01:25:26|I|[32mn. 32 bit words :     10128[0m
|01:25:26|I|[1m[35m>>>> Progress :  47.9% <<<<[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[32m****** Reading  data ******[0m
|01:25:26|I|[32mn. 32 bit words :     10288[0m
|01:25:26|I|[1m[35m>>>> Progress :  48.4% <<<<[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[32m****** Reading  data ******[0m
|01:25:26|I|[32mn. 32 bit words :     10128[0m
|01:25:26|I|[1m[35m>>>> Progress :  49.0% <<<<[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[32m****** Reading  data ******[0m
|01:25:26|I|[32mn. 32 bit words :     10064[0m
|01:25:26|I|[1m[35m>>>> Progress :  49.5% <<<<[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[32m****** Reading  data ******[0m
|01:25:26|I|[32mn. 32 bit words :     10784[0m
|01:25:26|I|[1m[35m>>>> Progress :  50.0% <<<<[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[32m****** Reading  data ******[0m
|01:25:26|I|[32mn. 32 bit words :     10816[0m
|01:25:26|I|[1m[35m>>>> Progress :  50.5% <<<<[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[32m****** Reading  data ******[0m
|01:25:26|I|[32mn. 32 bit words :      9824[0m
|01:25:26|I|[1m[35m>>>> Progress :  51.0% <<<<[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[32m****** Reading  data ******[0m
|01:25:26|I|[32mn. 32 bit words :     10528[0m
|01:25:26|I|[1m[35m>>>> Progress :  51.6% <<<<[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[32m****** Reading  data ******[0m
|01:25:26|I|[32mn. 32 bit words :     10360[0m
|01:25:26|I|[1m[35m>>>> Progress :  52.1% <<<<[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[32m****** Reading  data ******[0m
|01:25:26|I|[32mn. 32 bit words :     10416[0m
|01:25:26|I|[1m[35m>>>> Progress :  52.6% <<<<[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[32m****** Reading  data ******[0m
|01:25:26|I|[32mn. 32 bit words :     10048[0m
|01:25:26|I|[1m[35m>>>> Progress :  53.1% <<<<[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[32m****** Reading  data ******[0m
|01:25:26|I|[32mn. 32 bit words :     10472[0m
|01:25:26|I|[1m[35m>>>> Progress :  53.6% <<<<[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[32m****** Reading  data ******[0m
|01:25:26|I|[32mn. 32 bit words :     10072[0m
|01:25:26|I|[1m[35m>>>> Progress :  54.2% <<<<[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[32m****** Reading  data ******[0m
|01:25:26|I|[32mn. 32 bit words :      9976[0m
|01:25:26|I|[1m[35m>>>> Progress :  54.7% <<<<[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[32m****** Reading  data ******[0m
|01:25:26|I|[32mn. 32 bit words :     10856[0m
|01:25:26|I|[1m[35m>>>> Progress :  55.2% <<<<[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[32m****** Reading  data ******[0m
|01:25:26|I|[32mn. 32 bit words :     10200[0m
|01:25:26|I|[1m[35m>>>> Progress :  55.7% <<<<[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[32m****** Reading  data ******[0m
|01:25:26|I|[32mn. 32 bit words :      9664[0m
|01:25:26|I|[1m[35m>>>> Progress :  56.2% <<<<[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[32m****** Reading  data ******[0m
|01:25:26|I|[32mn. 32 bit words :     10376[0m
|01:25:26|I|[1m[35m>>>> Progress :  56.8% <<<<[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[32m****** Reading  data ******[0m
|01:25:26|I|[32mn. 32 bit words :      9832[0m
|01:25:26|I|[1m[35m>>>> Progress :  57.3% <<<<[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[32m****** Reading  data ******[0m
|01:25:26|I|[32mn. 32 bit words :     10040[0m
|01:25:26|I|[1m[35m>>>> Progress :  57.8% <<<<[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[32m****** Reading  data ******[0m
|01:25:26|I|[32mn. 32 bit words :     10624[0m
|01:25:26|I|[1m[35m>>>> Progress :  58.3% <<<<[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[32m****** Reading  data ******[0m
|01:25:26|I|[32mn. 32 bit words :     10040[0m
|01:25:26|I|[1m[35m>>>> Progress :  58.9% <<<<[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[32m****** Reading  data ******[0m
|01:25:26|I|[32mn. 32 bit words :      9856[0m
|01:25:26|I|[1m[35m>>>> Progress :  59.4% <<<<[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[32m****** Reading  data ******[0m
|01:25:26|I|[32mn. 32 bit words :     10496[0m
|01:25:26|I|[1m[35m>>>> Progress :  59.9% <<<<[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[32m****** Reading  data ******[0m
|01:25:26|I|[32mn. 32 bit words :     10456[0m
|01:25:26|I|[1m[35m>>>> Progress :  60.4% <<<<[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[32m****** Reading  data ******[0m
|01:25:26|I|[32mn. 32 bit words :     10032[0m
|01:25:26|I|[1m[35m>>>> Progress :  60.9% <<<<[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[32m****** Reading  data ******[0m
|01:25:26|I|[32mn. 32 bit words :      9944[0m
|01:25:26|I|[1m[35m>>>> Progress :  61.5% <<<<[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[32m****** Reading  data ******[0m
|01:25:26|I|[32mn. 32 bit words :      9960[0m
|01:25:26|I|[1m[35m>>>> Progress :  62.0% <<<<[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[32m****** Reading  data ******[0m
|01:25:26|I|[32mn. 32 bit words :     10352[0m
|01:25:26|I|[1m[35m>>>> Progress :  62.5% <<<<[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[32m****** Reading  data ******[0m
|01:25:26|I|[32mn. 32 bit words :      9904[0m
|01:25:26|I|[1m[35m>>>> Progress :  63.0% <<<<[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[32m****** Reading  data ******[0m
|01:25:26|I|[32mn. 32 bit words :     10328[0m
|01:25:26|I|[1m[35m>>>> Progress :  63.5% <<<<[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:26|I|[32m****** Reading  data ******[0m
|01:25:26|I|[32mn. 32 bit words :     10416[0m
|01:25:26|I|[1m[35m>>>> Progress :  64.1% <<<<[0m
|01:25:26|I|[36m---------------------------[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[32m****** Reading  data ******[0m
|01:25:27|I|[32mn. 32 bit words :     10224[0m
|01:25:27|I|[1m[35m>>>> Progress :  64.6% <<<<[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[32m****** Reading  data ******[0m
|01:25:27|I|[32mn. 32 bit words :     10208[0m
|01:25:27|I|[1m[35m>>>> Progress :  65.1% <<<<[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[32m****** Reading  data ******[0m
|01:25:27|I|[32mn. 32 bit words :     10392[0m
|01:25:27|I|[1m[35m>>>> Progress :  65.6% <<<<[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[32m****** Reading  data ******[0m
|01:25:27|I|[32mn. 32 bit words :     10520[0m
|01:25:27|I|[1m[35m>>>> Progress :  66.1% <<<<[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[32m****** Reading  data ******[0m
|01:25:27|I|[32mn. 32 bit words :     10696[0m
|01:25:27|I|[1m[35m>>>> Progress :  66.7% <<<<[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[32m****** Reading  data ******[0m
|01:25:27|I|[32mn. 32 bit words :     10048[0m
|01:25:27|I|[1m[35m>>>> Progress :  67.2% <<<<[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[32m****** Reading  data ******[0m
|01:25:27|I|[32mn. 32 bit words :      9920[0m
|01:25:27|I|[1m[35m>>>> Progress :  67.7% <<<<[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[32m****** Reading  data ******[0m
|01:25:27|I|[32mn. 32 bit words :     10608[0m
|01:25:27|I|[1m[35m>>>> Progress :  68.2% <<<<[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[32m****** Reading  data ******[0m
|01:25:27|I|[32mn. 32 bit words :      9504[0m
|01:25:27|I|[1m[35m>>>> Progress :  68.8% <<<<[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[32m****** Reading  data ******[0m
|01:25:27|I|[32mn. 32 bit words :     10648[0m
|01:25:27|I|[1m[35m>>>> Progress :  69.3% <<<<[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[32m****** Reading  data ******[0m
|01:25:27|I|[32mn. 32 bit words :     10888[0m
|01:25:27|I|[1m[35m>>>> Progress :  69.8% <<<<[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[32m****** Reading  data ******[0m
|01:25:27|I|[32mn. 32 bit words :     10720[0m
|01:25:27|I|[1m[35m>>>> Progress :  70.3% <<<<[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[32m****** Reading  data ******[0m
|01:25:27|I|[32mn. 32 bit words :     10048[0m
|01:25:27|I|[1m[35m>>>> Progress :  70.8% <<<<[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[32m****** Reading  data ******[0m
|01:25:27|I|[32mn. 32 bit words :     10632[0m
|01:25:27|I|[1m[35m>>>> Progress :  71.4% <<<<[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[32m****** Reading  data ******[0m
|01:25:27|I|[32mn. 32 bit words :     10400[0m
|01:25:27|I|[1m[35m>>>> Progress :  71.9% <<<<[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[32m****** Reading  data ******[0m
|01:25:27|I|[32mn. 32 bit words :     10736[0m
|01:25:27|I|[1m[35m>>>> Progress :  72.4% <<<<[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[32m****** Reading  data ******[0m
|01:25:27|I|[32mn. 32 bit words :     10040[0m
|01:25:27|I|[1m[35m>>>> Progress :  72.9% <<<<[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[32m****** Reading  data ******[0m
|01:25:27|I|[32mn. 32 bit words :      9992[0m
|01:25:27|I|[1m[35m>>>> Progress :  73.4% <<<<[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[32m****** Reading  data ******[0m
|01:25:27|I|[32mn. 32 bit words :     10264[0m
|01:25:27|I|[1m[35m>>>> Progress :  74.0% <<<<[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[32m****** Reading  data ******[0m
|01:25:27|I|[32mn. 32 bit words :     10240[0m
|01:25:27|I|[1m[35m>>>> Progress :  74.5% <<<<[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[32m****** Reading  data ******[0m
|01:25:27|I|[32mn. 32 bit words :     10096[0m
|01:25:27|I|[1m[35m>>>> Progress :  75.0% <<<<[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[32m****** Reading  data ******[0m
|01:25:27|I|[32mn. 32 bit words :     10616[0m
|01:25:27|I|[1m[35m>>>> Progress :  75.5% <<<<[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[32m****** Reading  data ******[0m
|01:25:27|I|[32mn. 32 bit words :      9920[0m
|01:25:27|I|[1m[35m>>>> Progress :  76.0% <<<<[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[32m****** Reading  data ******[0m
|01:25:27|I|[32mn. 32 bit words :     10040[0m
|01:25:27|I|[1m[35m>>>> Progress :  76.6% <<<<[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[32m****** Reading  data ******[0m
|01:25:27|I|[32mn. 32 bit words :      9936[0m
|01:25:27|I|[1m[35m>>>> Progress :  77.1% <<<<[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[32m****** Reading  data ******[0m
|01:25:27|I|[32mn. 32 bit words :     10000[0m
|01:25:27|I|[1m[35m>>>> Progress :  77.6% <<<<[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[32m****** Reading  data ******[0m
|01:25:27|I|[32mn. 32 bit words :     10032[0m
|01:25:27|I|[1m[35m>>>> Progress :  78.1% <<<<[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[32m****** Reading  data ******[0m
|01:25:27|I|[32mn. 32 bit words :     10728[0m
|01:25:27|I|[1m[35m>>>> Progress :  78.6% <<<<[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[32m****** Reading  data ******[0m
|01:25:27|I|[32mn. 32 bit words :      9760[0m
|01:25:27|I|[1m[35m>>>> Progress :  79.2% <<<<[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[32m****** Reading  data ******[0m
|01:25:27|I|[32mn. 32 bit words :     10072[0m
|01:25:27|I|[1m[35m>>>> Progress :  79.7% <<<<[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[32m****** Reading  data ******[0m
|01:25:27|I|[32mn. 32 bit words :      9760[0m
|01:25:27|I|[1m[35m>>>> Progress :  80.2% <<<<[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[32m****** Reading  data ******[0m
|01:25:27|I|[32mn. 32 bit words :     10568[0m
|01:25:27|I|[1m[35m>>>> Progress :  80.7% <<<<[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[32m****** Reading  data ******[0m
|01:25:27|I|[32mn. 32 bit words :     10144[0m
|01:25:27|I|[1m[35m>>>> Progress :  81.2% <<<<[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[32m****** Reading  data ******[0m
|01:25:27|I|[32mn. 32 bit words :     10848[0m
|01:25:27|I|[1m[35m>>>> Progress :  81.8% <<<<[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[32m****** Reading  data ******[0m
|01:25:27|I|[32mn. 32 bit words :      9952[0m
|01:25:27|I|[1m[35m>>>> Progress :  82.3% <<<<[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[32m****** Reading  data ******[0m
|01:25:27|I|[32mn. 32 bit words :     10424[0m
|01:25:27|I|[1m[35m>>>> Progress :  82.8% <<<<[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[32m****** Reading  data ******[0m
|01:25:27|I|[32mn. 32 bit words :      9992[0m
|01:25:27|I|[1m[35m>>>> Progress :  83.3% <<<<[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[32m****** Reading  data ******[0m
|01:25:27|I|[32mn. 32 bit words :     10544[0m
|01:25:27|I|[1m[35m>>>> Progress :  83.9% <<<<[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[32m****** Reading  data ******[0m
|01:25:27|I|[32mn. 32 bit words :     10056[0m
|01:25:27|I|[1m[35m>>>> Progress :  84.4% <<<<[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[32m****** Reading  data ******[0m
|01:25:27|I|[32mn. 32 bit words :     10352[0m
|01:25:27|I|[1m[35m>>>> Progress :  84.9% <<<<[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[32m****** Reading  data ******[0m
|01:25:27|I|[32mn. 32 bit words :      9984[0m
|01:25:27|I|[1m[35m>>>> Progress :  85.4% <<<<[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[32m****** Reading  data ******[0m
|01:25:27|I|[32mn. 32 bit words :     10160[0m
|01:25:27|I|[1m[35m>>>> Progress :  85.9% <<<<[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[32m****** Reading  data ******[0m
|01:25:27|I|[32mn. 32 bit words :     10096[0m
|01:25:27|I|[1m[35m>>>> Progress :  86.5% <<<<[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[32m****** Reading  data ******[0m
|01:25:27|I|[32mn. 32 bit words :     10152[0m
|01:25:27|I|[1m[35m>>>> Progress :  87.0% <<<<[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[32m****** Reading  data ******[0m
|01:25:27|I|[32mn. 32 bit words :     10400[0m
|01:25:27|I|[1m[35m>>>> Progress :  87.5% <<<<[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[32m****** Reading  data ******[0m
|01:25:27|I|[32mn. 32 bit words :     10296[0m
|01:25:27|I|[1m[35m>>>> Progress :  88.0% <<<<[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[32m****** Reading  data ******[0m
|01:25:27|I|[32mn. 32 bit words :      9616[0m
|01:25:27|I|[1m[35m>>>> Progress :  88.5% <<<<[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[32m****** Reading  data ******[0m
|01:25:27|I|[32mn. 32 bit words :      9848[0m
|01:25:27|I|[1m[35m>>>> Progress :  89.1% <<<<[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[32m****** Reading  data ******[0m
|01:25:27|I|[32mn. 32 bit words :     10112[0m
|01:25:27|I|[1m[35m>>>> Progress :  89.6% <<<<[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[32m****** Reading  data ******[0m
|01:25:27|I|[32mn. 32 bit words :     10464[0m
|01:25:27|I|[1m[35m>>>> Progress :  90.1% <<<<[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[32m****** Reading  data ******[0m
|01:25:27|I|[32mn. 32 bit words :     10096[0m
|01:25:27|I|[1m[35m>>>> Progress :  90.6% <<<<[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[32m****** Reading  data ******[0m
|01:25:27|I|[32mn. 32 bit words :     10592[0m
|01:25:27|I|[1m[35m>>>> Progress :  91.1% <<<<[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[32m****** Reading  data ******[0m
|01:25:27|I|[32mn. 32 bit words :     10432[0m
|01:25:27|I|[1m[35m>>>> Progress :  91.7% <<<<[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[32m****** Reading  data ******[0m
|01:25:27|I|[32mn. 32 bit words :     10296[0m
|01:25:27|I|[1m[35m>>>> Progress :  92.2% <<<<[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[32m****** Reading  data ******[0m
|01:25:27|I|[32mn. 32 bit words :     10440[0m
|01:25:27|I|[1m[35m>>>> Progress :  92.7% <<<<[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[32m****** Reading  data ******[0m
|01:25:27|I|[32mn. 32 bit words :     10584[0m
|01:25:27|I|[1m[35m>>>> Progress :  93.2% <<<<[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[32m****** Reading  data ******[0m
|01:25:27|I|[32mn. 32 bit words :     10072[0m
|01:25:27|I|[1m[35m>>>> Progress :  93.8% <<<<[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[32m****** Reading  data ******[0m
|01:25:27|I|[32mn. 32 bit words :     10016[0m
|01:25:27|I|[1m[35m>>>> Progress :  94.3% <<<<[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[32m****** Reading  data ******[0m
|01:25:27|I|[32mn. 32 bit words :     10240[0m
|01:25:27|I|[1m[35m>>>> Progress :  94.8% <<<<[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[32m****** Reading  data ******[0m
|01:25:27|I|[32mn. 32 bit words :     10440[0m
|01:25:27|I|[1m[35m>>>> Progress :  95.3% <<<<[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[32m****** Reading  data ******[0m
|01:25:27|I|[32mn. 32 bit words :     10320[0m
|01:25:27|I|[1m[35m>>>> Progress :  95.8% <<<<[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[32m****** Reading  data ******[0m
|01:25:27|I|[32mn. 32 bit words :     10288[0m
|01:25:27|I|[1m[35m>>>> Progress :  96.4% <<<<[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[32m****** Reading  data ******[0m
|01:25:27|I|[32mn. 32 bit words :     10648[0m
|01:25:27|I|[1m[35m>>>> Progress :  96.9% <<<<[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[32m****** Reading  data ******[0m
|01:25:27|I|[32mn. 32 bit words :     10392[0m
|01:25:27|I|[1m[35m>>>> Progress :  97.4% <<<<[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[32m****** Reading  data ******[0m
|01:25:27|I|[32mn. 32 bit words :      9816[0m
|01:25:27|I|[1m[35m>>>> Progress :  97.9% <<<<[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[32m****** Reading  data ******[0m
|01:25:27|I|[32mn. 32 bit words :     10488[0m
|01:25:27|I|[1m[35m>>>> Progress :  98.4% <<<<[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[32m****** Reading  data ******[0m
|01:25:27|I|[32mn. 32 bit words :     10664[0m
|01:25:27|I|[1m[35m>>>> Progress :  99.0% <<<<[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[32m****** Reading  data ******[0m
|01:25:27|I|[32mn. 32 bit words :     10256[0m
|01:25:27|I|[1m[35m>>>> Progress :  99.5% <<<<[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[32m****** Reading  data ******[0m
|01:25:27|I|[32mn. 32 bit words :     10464[0m
|01:25:27|I|[1m[35m>>>> Progress : 100.0% <<<<[0m
|01:25:27|I|[36m---------------------------[0m
|01:25:27|I|[32mReadout chip error report for [board/opticalGroup/hybrid/chip = [1m[33m0/0/0/0[0m[32m][0m
|01:25:27|I|[1m[34mLOCKLOSS_CNT        = [1m[33m0        [0m
|01:25:27|I|[1m[34mBITFLIP_WNG_CNT     = [1m[33m0        [0m
|01:25:27|I|[1m[34mBITFLIP_ERR_CNT     = [1m[33m0        [0m
|01:25:27|I|[1m[34mCMDERR_CNT          = [1m[33m29860        [0m
|01:25:27|I|[1m[34mSKIPPED_TRIGGER_CNT = [1m[33m0        [0m
|01:25:27|I|[1m[34mHITOR_0_CNT         = [1m[33m551        [0m
|01:25:27|I|[1m[34mHITOR_1_CNT         = [1m[33m551        [0m
|01:25:27|I|[1m[34mHITOR_2_CNT         = [1m[33m551        [0m
|01:25:27|I|[1m[34mHITOR_3_CNT         = [1m[33m551        [0m
|01:25:27|I|[1m[34mBCID_CNT            = [1m[33m7992        [0m
|01:25:27|I|[1m[34mTRIG_CNT            = [1m[33m1000        [0m
|01:25:27|I|[32mAverage occupancy for [board/opticalGroup/hybrid/chip = [1m[33m0/0/0/0[0m[32m] is [1m[33m0.142944[0m
|01:25:27|I|[1m[34m	--> Number of potentially [1m[33mmasked[1m[34m pixels in this iteration: [1m[33m1037[0m
|01:25:27|I|[1m[34m	--> Total number of potentially masked pixels: [1m[33m1037[0m
|01:25:27|I|[1m[34m	--> PixelAlive saved the configuration file for [board/opticalGroup/hybrid/chip = [1m[33m0/0/0/0[0m[1m[34m][0m
|01:25:28|I|[1m[34m	--> PixelAlive saving histograms...[0m
|01:25:28|I|[32mClosing result file[0m
|01:25:28|I|[1m[31m>>> Destroying interfaces <<<[0m
|01:25:28|I|[1m[31m>>> Interfaces  destroyed <<<[0m
|01:25:28|I|[1m[35m@@@ End of CMSIT miniDAQ @@@[0m
|00:41:35|I|[1m[35m@@@ Initializing the Hardware @@@[0m
|00:41:35|I|[1m[35m@@@ Configuring HW parsed from xml file @@@[0m
|00:41:35|I|[1m[34m	--> Found an Inner Tracker board[0m
|00:41:35|I|[32mConfiguring Board: [1m[33m0[0m
|00:41:35|I|[1m[34m	--> FW version : [1m[33m4.3[1m[34m -- Date (yy/mm/dd) : [1m[33m21/11/28[1m[34m -- Time (hour:minute:sec) : [1m[33m21:24:48[0m
|00:41:35|I|[1m[34m	--> Link type : [1m[33melectrical[1m[34m -- Optical speed : [1m[33m10 Gbit/s[1m[34m -- Frontend type : [1m[33mRD53B[0m
|00:41:35|I|[1m[34m	--> L12 FMC type : [1m[33m1[1m[34m -- L08 FMC type : [1m[33m3[1m[34m (1=KSU, 2=CERN, 3=DIO5, 4=OPTO, 5=FERMI, 7=NONE, 0=Unspecified)[0m
|00:41:35|I|[32mInitializing DIO5:[0m
|00:41:35|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|00:41:35|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.trigger_source: 0x[1m[33m2 (2)[0m
|00:41:35|I|[1m[34m	--> user.ctrl_regs.reset_reg.ext_clk_en: 0x[1m[33m0 (0)[0m
|00:41:35|I|[1m[34m	--> Done[0m
|00:41:35|I|[32mReading clock generator (CDCE62005) configuration[0m
|00:41:35|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020320[0m
|00:41:35|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020321[0m
|00:41:35|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840302[0m
|00:41:35|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840303[0m
|00:41:35|I|[1m[34m	--> SPI register content: 0x[1m[33mEB140334[0m
|00:41:35|I|[1m[34m	--> SPI register content: 0x[1m[33m10000E75[0m
|00:41:35|I|[1m[34m	--> SPI register content: 0x[1m[33m030E02E6[0m
|00:41:35|I|[1m[34m	--> SPI register content: 0x[1m[33mBD800DF7[0m
|00:41:35|I|[1m[34m	--> SPI register content: 0x[1m[33m20009D58[0m
|00:41:35|W|[32mOptical link tx slow control status: [1m[31mnot ready[0m
|00:41:35|W|[32mOptical link rx slow control status: [1m[31mnot ready[0m
|00:41:35|I|[32mInput clock frequency (could be either internal or external, should be ~40 MHz): [1m[33m0 MHz[0m
|00:41:35|I|[32mGTX receiver clock frequency (~160 MHz (~320 MHz) for electrical (optical) readout): [1m[33m0 MHz[0m
|00:41:35|I|[36m=== Configuring FSM fast command block ===[0m
|00:41:35|I|[32mInternal trigger frequency (if enabled): [1m[33m30581 Hz[0m
|00:41:35|I|[32mChecking firmware status:[0m
|00:41:35|I|[1m[34m	--> Clock generator is [1m[33mlocked[0m
|00:41:35|I|[1m[34m	--> I2C [1m[33minitialized[0m
|00:41:35|I|[32mFast command block trigger source: [1m[33m2[0m[32m (1=IPBus, 2=Test-FSM, 3=TTC, 4=TLU, 5=External, 6=Hit-Or, 7=User-defined frequency)[0m
|00:41:35|I|[32mFast command block trigger state: [1m[33m0[0m[32m (0=Idle, 2=Running)[0m
|00:41:35|I|[32mFast command block check if configuraiton registers have been set: [1m[33mconfigured[0m
|00:41:35|I|[32mFast command block error code (0=No error): [1m[33m0[0m
|00:41:35|I|[32mTrigger counter: [1m[33m0[0m
|00:41:35|I|[32mHybrid type: [1m[33m4[0m[32m (1=Single chip, 2=Double chip, 4=Quad chip)[0m
|00:41:35|I|[32mNumber of hybrids which can be potentially readout: [1m[33m2[0m
|00:41:35|I|[36m================== Done ==================[0m
|00:41:35|I|[32mInitializing board's registers:[0m
|00:41:35|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch1_thr: 0x[1m[33m80 (128)[0m
|00:41:35|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch2_thr: 0x[1m[33m28 (40)[0m
|00:42:10|I|[1m[35m@@@ Initializing the Hardware @@@[0m
|00:42:10|I|[1m[35m@@@ Configuring HW parsed from xml file @@@[0m
|00:42:10|I|[1m[34m	--> Found an Inner Tracker board[0m
|00:42:10|I|[32mConfiguring Board: [1m[33m0[0m
|00:42:10|I|[1m[34m	--> FW version : [1m[33m4.3[1m[34m -- Date (yy/mm/dd) : [1m[33m21/11/28[1m[34m -- Time (hour:minute:sec) : [1m[33m21:24:48[0m
|00:42:10|I|[1m[34m	--> Link type : [1m[33melectrical[1m[34m -- Optical speed : [1m[33m10 Gbit/s[1m[34m -- Frontend type : [1m[33mRD53B[0m
|00:42:10|I|[1m[34m	--> L12 FMC type : [1m[33m1[1m[34m -- L08 FMC type : [1m[33m3[1m[34m (1=KSU, 2=CERN, 3=DIO5, 4=OPTO, 5=FERMI, 7=NONE, 0=Unspecified)[0m
|00:42:10|I|[32mInitializing DIO5:[0m
|00:42:10|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|00:42:10|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.trigger_source: 0x[1m[33m2 (2)[0m
|00:42:10|I|[1m[34m	--> user.ctrl_regs.reset_reg.ext_clk_en: 0x[1m[33m0 (0)[0m
|00:42:10|I|[1m[34m	--> Done[0m
|00:42:10|I|[32mReading clock generator (CDCE62005) configuration[0m
|00:42:10|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020320[0m
|00:42:10|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020321[0m
|00:42:10|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840302[0m
|00:42:10|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840303[0m
|00:42:10|I|[1m[34m	--> SPI register content: 0x[1m[33mEB140334[0m
|00:42:10|I|[1m[34m	--> SPI register content: 0x[1m[33m10000E75[0m
|00:42:10|I|[1m[34m	--> SPI register content: 0x[1m[33m030E02E6[0m
|00:42:10|I|[1m[34m	--> SPI register content: 0x[1m[33mBD800DF7[0m
|00:42:10|I|[1m[34m	--> SPI register content: 0x[1m[33m20009D58[0m
|00:42:10|W|[32mOptical link tx slow control status: [1m[31mnot ready[0m
|00:42:10|W|[32mOptical link rx slow control status: [1m[31mnot ready[0m
|00:42:10|I|[32mInput clock frequency (could be either internal or external, should be ~40 MHz): [1m[33m0 MHz[0m
|00:42:10|I|[32mGTX receiver clock frequency (~160 MHz (~320 MHz) for electrical (optical) readout): [1m[33m0 MHz[0m
|00:42:10|I|[36m=== Configuring FSM fast command block ===[0m
|00:42:10|I|[32mInternal trigger frequency (if enabled): [1m[33m30372 Hz[0m
|00:42:10|I|[32mChecking firmware status:[0m
|00:42:10|I|[1m[34m	--> Clock generator is [1m[33mlocked[0m
|00:42:10|I|[1m[34m	--> I2C [1m[33minitialized[0m
|00:42:10|I|[32mFast command block trigger source: [1m[33m2[0m[32m (1=IPBus, 2=Test-FSM, 3=TTC, 4=TLU, 5=External, 6=Hit-Or, 7=User-defined frequency)[0m
|00:42:10|I|[32mFast command block trigger state: [1m[33m0[0m[32m (0=Idle, 2=Running)[0m
|00:42:10|I|[32mFast command block check if configuraiton registers have been set: [1m[33mconfigured[0m
|00:42:10|I|[32mFast command block error code (0=No error): [1m[33m0[0m
|00:42:10|I|[32mTrigger counter: [1m[33m0[0m
|00:42:10|I|[32mHybrid type: [1m[33m4[0m[32m (1=Single chip, 2=Double chip, 4=Quad chip)[0m
|00:42:10|I|[32mNumber of hybrids which can be potentially readout: [1m[33m2[0m
|00:42:10|I|[36m================== Done ==================[0m
|00:42:10|I|[32mInitializing board's registers:[0m
|00:42:10|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch1_thr: 0x[1m[33m80 (128)[0m
|00:42:10|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch2_thr: 0x[1m[33m28 (40)[0m
|00:42:58|I|[1m[35m@@@ Initializing the Hardware @@@[0m
|00:42:58|I|[1m[35m@@@ Configuring HW parsed from xml file @@@[0m
|00:42:58|I|[1m[34m	--> Found an Inner Tracker board[0m
|00:42:58|I|[32mConfiguring Board: [1m[33m0[0m
|00:42:58|I|[1m[34m	--> FW version : [1m[33m4.3[1m[34m -- Date (yy/mm/dd) : [1m[33m21/11/28[1m[34m -- Time (hour:minute:sec) : [1m[33m21:24:48[0m
|00:42:58|I|[1m[34m	--> Link type : [1m[33melectrical[1m[34m -- Optical speed : [1m[33m10 Gbit/s[1m[34m -- Frontend type : [1m[33mRD53B[0m
|00:42:58|I|[1m[34m	--> L12 FMC type : [1m[33m1[1m[34m -- L08 FMC type : [1m[33m3[1m[34m (1=KSU, 2=CERN, 3=DIO5, 4=OPTO, 5=FERMI, 7=NONE, 0=Unspecified)[0m
|00:42:58|I|[32mInitializing DIO5:[0m
|00:42:58|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.ext_clk_en: 0x[1m[33m0 (0)[0m
|00:42:58|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|00:42:58|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.trigger_source: 0x[1m[33m2 (2)[0m
|00:42:58|I|[1m[34m	--> Done[0m
|00:42:58|I|[32mReading clock generator (CDCE62005) configuration[0m
|00:42:58|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020320[0m
|00:42:58|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020321[0m
|00:42:58|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840302[0m
|00:42:58|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840303[0m
|00:42:58|I|[1m[34m	--> SPI register content: 0x[1m[33mEB140334[0m
|00:42:58|I|[1m[34m	--> SPI register content: 0x[1m[33m10000E75[0m
|00:42:58|I|[1m[34m	--> SPI register content: 0x[1m[33m030E02E6[0m
|00:42:58|I|[1m[34m	--> SPI register content: 0x[1m[33mBD800DF7[0m
|00:42:58|I|[1m[34m	--> SPI register content: 0x[1m[33m20009D58[0m
|00:42:58|W|[32mOptical link tx slow control status: [1m[31mnot ready[0m
|00:42:58|W|[32mOptical link rx slow control status: [1m[31mnot ready[0m
|00:42:58|I|[32mInput clock frequency (could be either internal or external, should be ~40 MHz): [1m[33m0 MHz[0m
|00:42:58|I|[32mGTX receiver clock frequency (~160 MHz (~320 MHz) for electrical (optical) readout): [1m[33m0 MHz[0m
|00:42:58|I|[36m=== Configuring FSM fast command block ===[0m
|00:42:58|I|[32mInternal trigger frequency (if enabled): [1m[33m30372 Hz[0m
|00:42:58|I|[32mChecking firmware status:[0m
|00:42:58|I|[1m[34m	--> Clock generator is [1m[33mlocked[0m
|00:42:58|I|[1m[34m	--> I2C [1m[33minitialized[0m
|00:42:58|I|[32mFast command block trigger source: [1m[33m2[0m[32m (1=IPBus, 2=Test-FSM, 3=TTC, 4=TLU, 5=External, 6=Hit-Or, 7=User-defined frequency)[0m
|00:42:58|I|[32mFast command block trigger state: [1m[33m0[0m[32m (0=Idle, 2=Running)[0m
|00:42:58|I|[32mFast command block check if configuraiton registers have been set: [1m[33mconfigured[0m
|00:42:58|I|[32mFast command block error code (0=No error): [1m[33m0[0m
|00:42:58|I|[32mTrigger counter: [1m[33m0[0m
|00:42:58|I|[32mHybrid type: [1m[33m4[0m[32m (1=Single chip, 2=Double chip, 4=Quad chip)[0m
|00:42:58|I|[32mNumber of hybrids which can be potentially readout: [1m[33m2[0m
|00:42:58|I|[36m================== Done ==================[0m
|00:42:58|I|[32mInitializing board's registers:[0m
|00:42:58|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch1_thr: 0x[1m[33m80 (128)[0m
|00:42:58|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch2_thr: 0x[1m[33m80 (128)[0m
|00:42:58|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch3_thr: 0x[1m[33m80 (128)[0m
|00:42:58|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch4_thr: 0x[1m[33m80 (128)[0m
|00:42:58|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch5_thr: 0x[1m[33m80 (128)[0m
|00:42:58|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|00:42:58|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_3.triggers_to_accept: 0x[1m[33mA (10)[0m
|00:42:58|I|[1m[34m	--> Done[0m
|00:42:58|I|[32mChecking status of the optical links:[0m
|00:42:58|I|[1m[34m	--> Optical link n. active LpGBT chip tx:  [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|00:42:58|I|[1m[34m	--> Optical link n. active LpGBT chip rx:  [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|00:42:58|I|[1m[34m	--> Optical link n. active LpGBT chip mgt: [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|00:42:58|I|[36m=== Configuring frontend chip communication ===[0m
|00:42:58|I|[32mDown-link phase initialization...[0m
|00:42:58|I|[1m[34m	--> Done[0m
|00:42:58|I|[32mInitializing chip communication of hybrid: [0m[1m[33m0[0m
|00:42:58|I|[32mInitializing communicationng to/from RD53: [0m[1m[33m0[0m
|00:42:59|I|[32mConfiguring up-link lanes and monitoring...[0m
|00:42:59|I|[1m[34m	--> Done[0m
|00:42:59|I|[32mUp-link speed: [1m[33m1.28 Gbit/s[0m
|00:42:59|I|[36m==================== Done =====================[0m
|00:42:59|I|[32mChecking status communication RD53 --> FW[0m
|00:42:59|I|[1m[34m	--> Aurora speed: [1m[33m1.28 Gbit/s[0m
|00:42:59|I|[1m[34m	--> Total number of required data lanes: [1m[33m1[1m[34m i.e. [1m[33m00000000000000000001[0m
|00:42:59|I|[1m[34m	--> Total number of active data lanes:   [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|00:42:59|E|[1m[31m	--> Some data lanes are enabled but inactive[0m
|00:42:59|I|[32mTrying initialization sequence number: [1m[33m0[0m
|00:42:59|I|[1m[34m	--> Number of required data lanes for [board/opticalGroup/hybrid = [1m[33m0/0/0[1m[34m]: [1m[33m1[1m[34m i.e. [1m[33m00000000000000000001[0m
|00:42:59|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m0[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|00:42:59|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m1[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|00:42:59|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m2[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|00:42:59|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m3[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|00:43:00|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m4[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|00:43:00|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m5[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|00:43:00|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m6[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|00:43:00|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m7[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|00:43:00|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m8[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|00:43:00|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m9[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|00:43:00|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m10[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|00:43:00|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m11[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|00:43:00|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m12[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|00:43:00|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m13[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|00:43:01|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m14[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|00:43:01|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m15[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|00:43:01|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m16[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|00:43:01|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m17[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|00:43:01|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m18[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|00:43:01|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m19[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|00:43:01|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m20[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|00:43:01|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m21[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|00:43:01|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m22[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|00:43:01|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m23[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|00:43:02|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m24[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|00:43:02|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m25[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|00:43:02|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m26[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|00:43:02|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m27[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|00:43:02|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m28[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|00:43:02|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m29[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|00:43:02|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m30[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|00:43:02|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m31[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|00:43:02|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m32[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|00:43:03|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m33[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|00:43:03|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m34[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:30:04|I|[1m[35m@@@ Initializing the Hardware @@@[0m
|01:30:04|I|[1m[35m@@@ Configuring HW parsed from xml file @@@[0m
|01:30:04|I|[1m[34m	--> Found an Inner Tracker board[0m
|01:30:04|I|[32mConfiguring Board: [1m[33m0[0m
|01:30:04|I|[1m[34m	--> FW version : [1m[33m4.3[1m[34m -- Date (yy/mm/dd) : [1m[33m21/11/28[1m[34m -- Time (hour:minute:sec) : [1m[33m21:24:48[0m
|01:30:04|I|[1m[34m	--> Link type : [1m[33melectrical[1m[34m -- Optical speed : [1m[33m10 Gbit/s[1m[34m -- Frontend type : [1m[33mRD53B[0m
|01:30:04|I|[1m[34m	--> L12 FMC type : [1m[33m1[1m[34m -- L08 FMC type : [1m[33m3[1m[34m (1=KSU, 2=CERN, 3=DIO5, 4=OPTO, 5=FERMI, 7=NONE, 0=Unspecified)[0m
|01:30:04|I|[32mInitializing DIO5:[0m
|01:30:04|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.ext_clk_en: 0x[1m[33m0 (0)[0m
|01:30:04|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|01:30:04|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.trigger_source: 0x[1m[33m2 (2)[0m
|01:30:04|I|[1m[34m	--> Done[0m
|01:30:04|I|[32mReading clock generator (CDCE62005) configuration[0m
|01:30:04|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020320[0m
|01:30:04|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020321[0m
|01:30:04|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840302[0m
|01:30:04|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840303[0m
|01:30:04|I|[1m[34m	--> SPI register content: 0x[1m[33mEB140334[0m
|01:30:04|I|[1m[34m	--> SPI register content: 0x[1m[33m10000E75[0m
|01:30:04|I|[1m[34m	--> SPI register content: 0x[1m[33m030E02E6[0m
|01:30:04|I|[1m[34m	--> SPI register content: 0x[1m[33mBD800DF7[0m
|01:30:04|I|[1m[34m	--> SPI register content: 0x[1m[33m20009D58[0m
|01:30:04|W|[32mOptical link tx slow control status: [1m[31mnot ready[0m
|01:30:04|W|[32mOptical link rx slow control status: [1m[31mnot ready[0m
|01:30:04|I|[32mInput clock frequency (could be either internal or external, should be ~40 MHz): [1m[33m0 MHz[0m
|01:30:04|I|[32mGTX receiver clock frequency (~160 MHz (~320 MHz) for electrical (optical) readout): [1m[33m0 MHz[0m
|01:30:04|I|[36m=== Configuring FSM fast command block ===[0m
|01:30:04|I|[32mInternal trigger frequency (if enabled): [1m[33m30372 Hz[0m
|01:30:04|I|[32mChecking firmware status:[0m
|01:30:04|I|[1m[34m	--> Clock generator is [1m[33mlocked[0m
|01:30:04|I|[1m[34m	--> I2C [1m[33minitialized[0m
|01:30:04|I|[32mFast command block trigger source: [1m[33m2[0m[32m (1=IPBus, 2=Test-FSM, 3=TTC, 4=TLU, 5=External, 6=Hit-Or, 7=User-defined frequency)[0m
|01:30:04|I|[32mFast command block trigger state: [1m[33m0[0m[32m (0=Idle, 2=Running)[0m
|01:30:04|I|[32mFast command block check if configuraiton registers have been set: [1m[33mconfigured[0m
|01:30:04|I|[32mFast command block error code (0=No error): [1m[33m0[0m
|01:30:04|I|[32mTrigger counter: [1m[33m0[0m
|01:30:04|I|[32mHybrid type: [1m[33m4[0m[32m (1=Single chip, 2=Double chip, 4=Quad chip)[0m
|01:30:04|I|[32mNumber of hybrids which can be potentially readout: [1m[33m2[0m
|01:30:04|I|[36m================== Done ==================[0m
|01:30:04|I|[32mInitializing board's registers:[0m
|01:30:04|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch1_thr: 0x[1m[33m80 (128)[0m
|01:30:04|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch2_thr: 0x[1m[33m80 (128)[0m
|01:30:04|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch3_thr: 0x[1m[33m80 (128)[0m
|01:30:04|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch4_thr: 0x[1m[33m80 (128)[0m
|01:30:04|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch5_thr: 0x[1m[33m80 (128)[0m
|01:30:04|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|01:30:04|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_3.triggers_to_accept: 0x[1m[33mA (10)[0m
|01:30:04|I|[1m[34m	--> Done[0m
|01:30:04|I|[32mChecking status of the optical links:[0m
|01:30:04|I|[1m[34m	--> Optical link n. active LpGBT chip tx:  [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|01:30:04|I|[1m[34m	--> Optical link n. active LpGBT chip rx:  [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|01:30:04|I|[1m[34m	--> Optical link n. active LpGBT chip mgt: [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|01:30:04|I|[36m=== Configuring frontend chip communication ===[0m
|01:30:04|I|[32mDown-link phase initialization...[0m
|01:30:04|I|[1m[34m	--> Done[0m
|01:30:04|I|[32mInitializing chip communication of hybrid: [0m[1m[33m0[0m
|01:30:04|I|[32mInitializing communicationng to/from RD53: [0m[1m[33m0[0m
|01:30:04|I|[32mConfiguring up-link lanes and monitoring...[0m
|01:30:05|I|[1m[34m	--> Done[0m
|01:30:05|I|[32mUp-link speed: [1m[33m1.28 Gbit/s[0m
|01:30:05|I|[36m==================== Done =====================[0m
|01:30:05|I|[32mChecking status communication RD53 --> FW[0m
|01:30:05|I|[1m[34m	--> Aurora speed: [1m[33m1.28 Gbit/s[0m
|01:30:05|I|[1m[34m	--> Total number of required data lanes: [1m[33m1[1m[34m i.e. [1m[33m00000000000000000001[0m
|01:30:05|I|[1m[34m	--> Total number of active data lanes:   [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:30:05|E|[1m[31m	--> Some data lanes are enabled but inactive[0m
|01:30:05|I|[32mTrying initialization sequence number: [1m[33m0[0m
|01:30:05|I|[1m[34m	--> Number of required data lanes for [board/opticalGroup/hybrid = [1m[33m0/0/0[1m[34m]: [1m[33m1[1m[34m i.e. [1m[33m00000000000000000001[0m
|01:30:05|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m0[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:30:05|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m1[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:30:05|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m2[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:30:05|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m3[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:30:05|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m4[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:30:16|I|[1m[35m@@@ Initializing the Hardware @@@[0m
|01:30:16|I|[1m[35m@@@ Configuring HW parsed from xml file @@@[0m
|01:30:16|I|[1m[34m	--> Found an Inner Tracker board[0m
|01:30:16|I|[32mConfiguring Board: [1m[33m0[0m
|01:30:16|I|[1m[34m	--> FW version : [1m[33m4.3[1m[34m -- Date (yy/mm/dd) : [1m[33m21/11/28[1m[34m -- Time (hour:minute:sec) : [1m[33m21:24:48[0m
|01:30:16|I|[1m[34m	--> Link type : [1m[33melectrical[1m[34m -- Optical speed : [1m[33m10 Gbit/s[1m[34m -- Frontend type : [1m[33mRD53B[0m
|01:30:16|I|[1m[34m	--> L12 FMC type : [1m[33m1[1m[34m -- L08 FMC type : [1m[33m3[1m[34m (1=KSU, 2=CERN, 3=DIO5, 4=OPTO, 5=FERMI, 7=NONE, 0=Unspecified)[0m
|01:30:16|I|[32mInitializing DIO5:[0m
|01:30:16|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|01:30:16|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.trigger_source: 0x[1m[33m2 (2)[0m
|01:30:16|I|[1m[34m	--> user.ctrl_regs.reset_reg.ext_clk_en: 0x[1m[33m0 (0)[0m
|01:30:16|I|[1m[34m	--> Done[0m
|01:30:16|I|[32mReading clock generator (CDCE62005) configuration[0m
|01:30:16|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020320[0m
|01:30:16|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020321[0m
|01:30:16|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840302[0m
|01:30:16|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840303[0m
|01:30:16|I|[1m[34m	--> SPI register content: 0x[1m[33mEB140334[0m
|01:30:16|I|[1m[34m	--> SPI register content: 0x[1m[33m10000E75[0m
|01:30:16|I|[1m[34m	--> SPI register content: 0x[1m[33m030E02E6[0m
|01:30:16|I|[1m[34m	--> SPI register content: 0x[1m[33mBD800DF7[0m
|01:30:16|I|[1m[34m	--> SPI register content: 0x[1m[33m20009D58[0m
|01:30:16|W|[32mOptical link tx slow control status: [1m[31mnot ready[0m
|01:30:16|W|[32mOptical link rx slow control status: [1m[31mnot ready[0m
|01:30:16|I|[32mInput clock frequency (could be either internal or external, should be ~40 MHz): [1m[33m0 MHz[0m
|01:30:16|I|[32mGTX receiver clock frequency (~160 MHz (~320 MHz) for electrical (optical) readout): [1m[33m0 MHz[0m
|01:30:16|I|[36m=== Configuring FSM fast command block ===[0m
|01:30:16|I|[32mInternal trigger frequency (if enabled): [1m[33m30581 Hz[0m
|01:30:16|I|[32mChecking firmware status:[0m
|01:30:16|I|[1m[34m	--> Clock generator is [1m[33mlocked[0m
|01:30:16|I|[1m[34m	--> I2C [1m[33minitialized[0m
|01:30:16|I|[32mFast command block trigger source: [1m[33m2[0m[32m (1=IPBus, 2=Test-FSM, 3=TTC, 4=TLU, 5=External, 6=Hit-Or, 7=User-defined frequency)[0m
|01:30:16|I|[32mFast command block trigger state: [1m[33m0[0m[32m (0=Idle, 2=Running)[0m
|01:30:16|I|[32mFast command block check if configuraiton registers have been set: [1m[33mconfigured[0m
|01:30:16|I|[32mFast command block error code (0=No error): [1m[33m0[0m
|01:30:16|I|[32mTrigger counter: [1m[33m0[0m
|01:30:16|I|[32mHybrid type: [1m[33m4[0m[32m (1=Single chip, 2=Double chip, 4=Quad chip)[0m
|01:30:16|I|[32mNumber of hybrids which can be potentially readout: [1m[33m2[0m
|01:30:16|I|[36m================== Done ==================[0m
|01:30:16|I|[32mInitializing board's registers:[0m
|01:30:16|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch1_thr: 0x[1m[33m80 (128)[0m
|01:30:16|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch2_thr: 0x[1m[33m28 (40)[0m
|01:42:19|I|[1m[35m@@@ Initializing the Hardware @@@[0m
|01:42:19|I|[1m[35m@@@ Configuring HW parsed from xml file @@@[0m
|01:42:19|I|[1m[34m	--> Found an Inner Tracker board[0m
|01:42:19|I|[32mConfiguring Board: [1m[33m0[0m
|01:42:19|I|[1m[34m	--> FW version : [1m[33m4.3[1m[34m -- Date (yy/mm/dd) : [1m[33m21/11/28[1m[34m -- Time (hour:minute:sec) : [1m[33m21:24:48[0m
|01:42:19|I|[1m[34m	--> Link type : [1m[33melectrical[1m[34m -- Optical speed : [1m[33m10 Gbit/s[1m[34m -- Frontend type : [1m[33mRD53B[0m
|01:42:19|I|[1m[34m	--> L12 FMC type : [1m[33m1[1m[34m -- L08 FMC type : [1m[33m3[1m[34m (1=KSU, 2=CERN, 3=DIO5, 4=OPTO, 5=FERMI, 7=NONE, 0=Unspecified)[0m
|01:42:19|I|[32mInitializing DIO5:[0m
|01:42:19|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.ext_clk_en: 0x[1m[33m0 (0)[0m
|01:42:19|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|01:42:19|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.trigger_source: 0x[1m[33m2 (2)[0m
|01:42:19|I|[1m[34m	--> Done[0m
|01:42:20|I|[32mReading clock generator (CDCE62005) configuration[0m
|01:42:20|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020320[0m
|01:42:20|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020321[0m
|01:42:20|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840302[0m
|01:42:20|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840303[0m
|01:42:20|I|[1m[34m	--> SPI register content: 0x[1m[33mEB140334[0m
|01:42:20|I|[1m[34m	--> SPI register content: 0x[1m[33m10000E75[0m
|01:42:20|I|[1m[34m	--> SPI register content: 0x[1m[33m030E02E6[0m
|01:42:20|I|[1m[34m	--> SPI register content: 0x[1m[33mBD800DF7[0m
|01:42:20|I|[1m[34m	--> SPI register content: 0x[1m[33m20009D58[0m
|01:42:20|W|[32mOptical link tx slow control status: [1m[31mnot ready[0m
|01:42:20|W|[32mOptical link rx slow control status: [1m[31mnot ready[0m
|01:42:20|I|[32mInput clock frequency (could be either internal or external, should be ~40 MHz): [1m[33m0 MHz[0m
|01:42:20|I|[32mGTX receiver clock frequency (~160 MHz (~320 MHz) for electrical (optical) readout): [1m[33m0 MHz[0m
|01:42:20|I|[36m=== Configuring FSM fast command block ===[0m
|01:42:20|I|[32mInternal trigger frequency (if enabled): [1m[33m30372 Hz[0m
|01:42:20|I|[32mChecking firmware status:[0m
|01:42:20|I|[1m[34m	--> Clock generator is [1m[33mlocked[0m
|01:42:20|I|[1m[34m	--> I2C [1m[33minitialized[0m
|01:42:20|I|[32mFast command block trigger source: [1m[33m2[0m[32m (1=IPBus, 2=Test-FSM, 3=TTC, 4=TLU, 5=External, 6=Hit-Or, 7=User-defined frequency)[0m
|01:42:20|I|[32mFast command block trigger state: [1m[33m0[0m[32m (0=Idle, 2=Running)[0m
|01:42:20|I|[32mFast command block check if configuraiton registers have been set: [1m[33mconfigured[0m
|01:42:20|I|[32mFast command block error code (0=No error): [1m[33m0[0m
|01:42:20|I|[32mTrigger counter: [1m[33m0[0m
|01:42:20|I|[32mHybrid type: [1m[33m4[0m[32m (1=Single chip, 2=Double chip, 4=Quad chip)[0m
|01:42:20|I|[32mNumber of hybrids which can be potentially readout: [1m[33m2[0m
|01:42:20|I|[36m================== Done ==================[0m
|01:42:20|I|[32mInitializing board's registers:[0m
|01:42:20|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch1_thr: 0x[1m[33m80 (128)[0m
|01:42:20|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch2_thr: 0x[1m[33m80 (128)[0m
|01:42:20|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch3_thr: 0x[1m[33m80 (128)[0m
|01:42:20|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch4_thr: 0x[1m[33m80 (128)[0m
|01:42:20|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch5_thr: 0x[1m[33m80 (128)[0m
|01:42:20|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|01:42:20|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_3.triggers_to_accept: 0x[1m[33mA (10)[0m
|01:42:20|I|[1m[34m	--> Done[0m
|01:42:20|I|[32mChecking status of the optical links:[0m
|01:42:20|I|[1m[34m	--> Optical link n. active LpGBT chip tx:  [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|01:42:20|I|[1m[34m	--> Optical link n. active LpGBT chip rx:  [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|01:42:20|I|[1m[34m	--> Optical link n. active LpGBT chip mgt: [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|01:42:20|I|[36m=== Configuring frontend chip communication ===[0m
|01:42:20|I|[32mDown-link phase initialization...[0m
|01:42:20|I|[1m[34m	--> Done[0m
|01:42:20|I|[32mInitializing chip communication of hybrid: [0m[1m[33m0[0m
|01:42:20|I|[32mInitializing communicationng to/from RD53: [0m[1m[33m0[0m
|01:42:20|I|[32mConfiguring up-link lanes and monitoring...[0m
|01:42:20|I|[1m[34m	--> Done[0m
|01:42:20|I|[32mUp-link speed: [1m[33m1.28 Gbit/s[0m
|01:42:20|I|[36m==================== Done =====================[0m
|01:42:20|I|[32mChecking status communication RD53 --> FW[0m
|01:42:20|I|[1m[34m	--> Aurora speed: [1m[33m1.28 Gbit/s[0m
|01:42:20|I|[1m[34m	--> Total number of required data lanes: [1m[33m1[1m[34m i.e. [1m[33m00000000000000000001[0m
|01:42:20|I|[1m[34m	--> Total number of active data lanes:   [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:42:20|E|[1m[31m	--> Some data lanes are enabled but inactive[0m
|01:42:20|I|[32mTrying initialization sequence number: [1m[33m0[0m
|01:42:20|I|[1m[34m	--> Number of required data lanes for [board/opticalGroup/hybrid = [1m[33m0/0/0[1m[34m]: [1m[33m1[1m[34m i.e. [1m[33m00000000000000000001[0m
|01:42:20|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m0[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:42:20|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m1[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:42:21|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m2[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:42:21|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m3[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:42:21|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m4[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:42:25|I|[1m[35m@@@ Initializing the Hardware @@@[0m
|01:42:25|I|[1m[35m@@@ Configuring HW parsed from xml file @@@[0m
|01:42:25|I|[1m[34m	--> Found an Inner Tracker board[0m
|01:42:25|I|[32mConfiguring Board: [1m[33m0[0m
|01:42:25|I|[1m[34m	--> FW version : [1m[33m4.3[1m[34m -- Date (yy/mm/dd) : [1m[33m21/11/28[1m[34m -- Time (hour:minute:sec) : [1m[33m21:24:48[0m
|01:42:25|I|[1m[34m	--> Link type : [1m[33melectrical[1m[34m -- Optical speed : [1m[33m10 Gbit/s[1m[34m -- Frontend type : [1m[33mRD53B[0m
|01:42:25|I|[1m[34m	--> L12 FMC type : [1m[33m1[1m[34m -- L08 FMC type : [1m[33m3[1m[34m (1=KSU, 2=CERN, 3=DIO5, 4=OPTO, 5=FERMI, 7=NONE, 0=Unspecified)[0m
|01:42:25|I|[32mInitializing DIO5:[0m
|01:42:25|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.ext_clk_en: 0x[1m[33m0 (0)[0m
|01:42:25|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|01:42:25|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.trigger_source: 0x[1m[33m2 (2)[0m
|01:42:25|I|[1m[34m	--> Done[0m
|01:42:25|I|[32mReading clock generator (CDCE62005) configuration[0m
|01:42:25|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020320[0m
|01:42:25|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020321[0m
|01:42:25|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840302[0m
|01:42:25|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840303[0m
|01:42:25|I|[1m[34m	--> SPI register content: 0x[1m[33mEB140334[0m
|01:42:25|I|[1m[34m	--> SPI register content: 0x[1m[33m10000E75[0m
|01:42:25|I|[1m[34m	--> SPI register content: 0x[1m[33m030E02E6[0m
|01:42:25|I|[1m[34m	--> SPI register content: 0x[1m[33mBD800DF7[0m
|01:42:25|I|[1m[34m	--> SPI register content: 0x[1m[33m20009D58[0m
|01:42:25|W|[32mOptical link tx slow control status: [1m[31mnot ready[0m
|01:42:25|W|[32mOptical link rx slow control status: [1m[31mnot ready[0m
|01:42:25|I|[32mInput clock frequency (could be either internal or external, should be ~40 MHz): [1m[33m0 MHz[0m
|01:42:25|I|[32mGTX receiver clock frequency (~160 MHz (~320 MHz) for electrical (optical) readout): [1m[33m0 MHz[0m
|01:42:25|I|[36m=== Configuring FSM fast command block ===[0m
|01:42:25|I|[32mInternal trigger frequency (if enabled): [1m[33m30372 Hz[0m
|01:42:25|I|[32mChecking firmware status:[0m
|01:42:25|I|[1m[34m	--> Clock generator is [1m[33mlocked[0m
|01:42:25|I|[1m[34m	--> I2C [1m[33minitialized[0m
|01:42:25|I|[32mFast command block trigger source: [1m[33m2[0m[32m (1=IPBus, 2=Test-FSM, 3=TTC, 4=TLU, 5=External, 6=Hit-Or, 7=User-defined frequency)[0m
|01:42:25|I|[32mFast command block trigger state: [1m[33m0[0m[32m (0=Idle, 2=Running)[0m
|01:42:25|I|[32mFast command block check if configuraiton registers have been set: [1m[33mconfigured[0m
|01:42:25|I|[32mFast command block error code (0=No error): [1m[33m0[0m
|01:42:25|I|[32mTrigger counter: [1m[33m0[0m
|01:42:25|I|[32mHybrid type: [1m[33m4[0m[32m (1=Single chip, 2=Double chip, 4=Quad chip)[0m
|01:42:25|I|[32mNumber of hybrids which can be potentially readout: [1m[33m2[0m
|01:42:25|I|[36m================== Done ==================[0m
|01:42:25|I|[32mInitializing board's registers:[0m
|01:42:25|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch1_thr: 0x[1m[33m80 (128)[0m
|01:42:25|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch2_thr: 0x[1m[33m80 (128)[0m
|01:42:25|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch3_thr: 0x[1m[33m80 (128)[0m
|01:42:25|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch4_thr: 0x[1m[33m80 (128)[0m
|01:42:25|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch5_thr: 0x[1m[33m80 (128)[0m
|01:42:25|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|01:42:25|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_3.triggers_to_accept: 0x[1m[33mA (10)[0m
|01:42:25|I|[1m[34m	--> Done[0m
|01:42:25|I|[32mChecking status of the optical links:[0m
|01:42:25|I|[1m[34m	--> Optical link n. active LpGBT chip tx:  [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|01:42:25|I|[1m[34m	--> Optical link n. active LpGBT chip rx:  [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|01:42:25|I|[1m[34m	--> Optical link n. active LpGBT chip mgt: [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|01:42:25|I|[36m=== Configuring frontend chip communication ===[0m
|01:42:25|I|[32mDown-link phase initialization...[0m
|01:42:26|I|[1m[34m	--> Done[0m
|01:42:26|I|[32mInitializing chip communication of hybrid: [0m[1m[33m0[0m
|01:42:26|I|[32mInitializing communicationng to/from RD53: [0m[1m[33m0[0m
|01:42:26|I|[32mConfiguring up-link lanes and monitoring...[0m
|01:42:26|I|[1m[34m	--> Done[0m
|01:42:26|I|[32mUp-link speed: [1m[33m1.28 Gbit/s[0m
|01:42:26|I|[36m==================== Done =====================[0m
|01:42:26|I|[32mChecking status communication RD53 --> FW[0m
|01:42:26|I|[1m[34m	--> Aurora speed: [1m[33m1.28 Gbit/s[0m
|01:42:26|I|[1m[34m	--> Total number of required data lanes: [1m[33m1[1m[34m i.e. [1m[33m00000000000000000001[0m
|01:42:26|I|[1m[34m	--> Total number of active data lanes:   [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:42:26|E|[1m[31m	--> Some data lanes are enabled but inactive[0m
|01:42:26|I|[32mTrying initialization sequence number: [1m[33m0[0m
|01:42:26|I|[1m[34m	--> Number of required data lanes for [board/opticalGroup/hybrid = [1m[33m0/0/0[1m[34m]: [1m[33m1[1m[34m i.e. [1m[33m00000000000000000001[0m
|01:42:26|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m0[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:42:26|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m1[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:42:26|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m2[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:42:27|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m3[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:42:27|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m4[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:46:34|I|[1m[35m@@@ Initializing the Hardware @@@[0m
|01:46:34|I|[1m[35m@@@ Configuring HW parsed from xml file @@@[0m
|01:46:34|I|[1m[34m	--> Found an Inner Tracker board[0m
|01:46:34|I|[32mConfiguring Board: [1m[33m0[0m
|01:46:34|I|[1m[34m	--> FW version : [1m[33m4.3[1m[34m -- Date (yy/mm/dd) : [1m[33m21/11/28[1m[34m -- Time (hour:minute:sec) : [1m[33m21:24:48[0m
|01:46:34|I|[1m[34m	--> Link type : [1m[33melectrical[1m[34m -- Optical speed : [1m[33m10 Gbit/s[1m[34m -- Frontend type : [1m[33mRD53B[0m
|01:46:34|I|[1m[34m	--> L12 FMC type : [1m[33m1[1m[34m -- L08 FMC type : [1m[33m3[1m[34m (1=KSU, 2=CERN, 3=DIO5, 4=OPTO, 5=FERMI, 7=NONE, 0=Unspecified)[0m
|01:46:34|I|[32mInitializing DIO5:[0m
|01:46:34|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.ext_clk_en: 0x[1m[33m0 (0)[0m
|01:46:34|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|01:46:34|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.trigger_source: 0x[1m[33m2 (2)[0m
|01:46:34|I|[1m[34m	--> Done[0m
|01:46:34|I|[32mReading clock generator (CDCE62005) configuration[0m
|01:46:34|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020320[0m
|01:46:34|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020321[0m
|01:46:34|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840302[0m
|01:46:34|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840303[0m
|01:46:34|I|[1m[34m	--> SPI register content: 0x[1m[33mEB140334[0m
|01:46:34|I|[1m[34m	--> SPI register content: 0x[1m[33m10000E75[0m
|01:46:34|I|[1m[34m	--> SPI register content: 0x[1m[33m030E02E6[0m
|01:46:34|I|[1m[34m	--> SPI register content: 0x[1m[33mBD800DF7[0m
|01:46:34|I|[1m[34m	--> SPI register content: 0x[1m[33m20009D58[0m
|01:46:34|W|[32mOptical link tx slow control status: [1m[31mnot ready[0m
|01:46:34|W|[32mOptical link rx slow control status: [1m[31mnot ready[0m
|01:46:34|I|[32mInput clock frequency (could be either internal or external, should be ~40 MHz): [1m[33m0 MHz[0m
|01:46:34|I|[32mGTX receiver clock frequency (~160 MHz (~320 MHz) for electrical (optical) readout): [1m[33m0 MHz[0m
|01:46:34|I|[36m=== Configuring FSM fast command block ===[0m
|01:46:34|I|[32mInternal trigger frequency (if enabled): [1m[33m30372 Hz[0m
|01:46:34|I|[32mChecking firmware status:[0m
|01:46:34|I|[1m[34m	--> Clock generator is [1m[33mlocked[0m
|01:46:34|I|[1m[34m	--> I2C [1m[33minitialized[0m
|01:46:34|I|[32mFast command block trigger source: [1m[33m2[0m[32m (1=IPBus, 2=Test-FSM, 3=TTC, 4=TLU, 5=External, 6=Hit-Or, 7=User-defined frequency)[0m
|01:46:34|I|[32mFast command block trigger state: [1m[33m0[0m[32m (0=Idle, 2=Running)[0m
|01:46:34|I|[32mFast command block check if configuraiton registers have been set: [1m[33mconfigured[0m
|01:46:34|I|[32mFast command block error code (0=No error): [1m[33m0[0m
|01:46:34|I|[32mTrigger counter: [1m[33m0[0m
|01:46:34|I|[32mHybrid type: [1m[33m4[0m[32m (1=Single chip, 2=Double chip, 4=Quad chip)[0m
|01:46:34|I|[32mNumber of hybrids which can be potentially readout: [1m[33m2[0m
|01:46:34|I|[36m================== Done ==================[0m
|01:46:34|I|[32mInitializing board's registers:[0m
|01:46:34|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch1_thr: 0x[1m[33m80 (128)[0m
|01:46:34|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch2_thr: 0x[1m[33m80 (128)[0m
|01:46:34|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch3_thr: 0x[1m[33m80 (128)[0m
|01:46:34|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch4_thr: 0x[1m[33m80 (128)[0m
|01:46:34|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch5_thr: 0x[1m[33m80 (128)[0m
|01:46:34|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|01:46:34|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_3.triggers_to_accept: 0x[1m[33mA (10)[0m
|01:46:34|I|[1m[34m	--> Done[0m
|01:46:34|I|[32mChecking status of the optical links:[0m
|01:46:34|I|[1m[34m	--> Optical link n. active LpGBT chip tx:  [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|01:46:34|I|[1m[34m	--> Optical link n. active LpGBT chip rx:  [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|01:46:34|I|[1m[34m	--> Optical link n. active LpGBT chip mgt: [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|01:46:34|I|[36m=== Configuring frontend chip communication ===[0m
|01:46:34|I|[32mDown-link phase initialization...[0m
|01:46:34|I|[1m[34m	--> Done[0m
|01:46:34|I|[32mInitializing chip communication of hybrid: [0m[1m[33m0[0m
|01:46:34|I|[32mInitializing communicationng to/from RD53: [0m[1m[33m0[0m
|01:46:35|I|[32mConfiguring up-link lanes and monitoring...[0m
|01:46:35|I|[1m[34m	--> Done[0m
|01:46:35|I|[32mUp-link speed: [1m[33m1.28 Gbit/s[0m
|01:46:35|I|[36m==================== Done =====================[0m
|01:46:35|I|[32mChecking status communication RD53 --> FW[0m
|01:46:35|I|[1m[34m	--> Aurora speed: [1m[33m1.28 Gbit/s[0m
|01:46:35|I|[1m[34m	--> Total number of required data lanes: [1m[33m1[1m[34m i.e. [1m[33m00000000000000000001[0m
|01:46:35|I|[1m[34m	--> Total number of active data lanes:   [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:46:35|E|[1m[31m	--> Some data lanes are enabled but inactive[0m
|01:46:35|I|[32mTrying initialization sequence number: [1m[33m0[0m
|01:46:35|I|[1m[34m	--> Number of required data lanes for [board/opticalGroup/hybrid = [1m[33m0/0/0[1m[34m]: [1m[33m1[1m[34m i.e. [1m[33m00000000000000000001[0m
|01:46:35|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m0[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:46:35|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m1[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:46:35|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m2[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:46:35|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m3[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:46:36|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m4[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:46:36|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m5[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:46:36|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m6[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:46:36|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m7[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:46:36|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m8[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:46:36|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m9[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:46:36|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m10[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:46:36|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m11[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:46:36|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m12[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:46:37|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m13[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:46:37|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m14[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:46:37|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m15[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:46:37|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m16[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:46:37|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m17[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:46:37|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m18[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:46:37|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m19[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:46:37|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m20[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:46:37|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m21[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:46:37|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m22[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:46:38|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m23[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:46:38|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m24[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:46:47|I|[1m[35m@@@ Initializing the Hardware @@@[0m
|01:46:47|I|[1m[35m@@@ Configuring HW parsed from xml file @@@[0m
|01:46:47|I|[1m[34m	--> Found an Inner Tracker board[0m
|01:46:47|I|[32mConfiguring Board: [1m[33m0[0m
|01:46:47|I|[1m[34m	--> FW version : [1m[33m4.3[1m[34m -- Date (yy/mm/dd) : [1m[33m21/11/28[1m[34m -- Time (hour:minute:sec) : [1m[33m21:24:48[0m
|01:46:47|I|[1m[34m	--> Link type : [1m[33melectrical[1m[34m -- Optical speed : [1m[33m10 Gbit/s[1m[34m -- Frontend type : [1m[33mRD53B[0m
|01:46:47|I|[1m[34m	--> L12 FMC type : [1m[33m1[1m[34m -- L08 FMC type : [1m[33m3[1m[34m (1=KSU, 2=CERN, 3=DIO5, 4=OPTO, 5=FERMI, 7=NONE, 0=Unspecified)[0m
|01:46:47|I|[32mInitializing DIO5:[0m
|01:46:47|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.ext_clk_en: 0x[1m[33m0 (0)[0m
|01:46:47|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|01:46:47|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.trigger_source: 0x[1m[33m2 (2)[0m
|01:46:47|I|[1m[34m	--> Done[0m
|01:46:47|I|[32mReading clock generator (CDCE62005) configuration[0m
|01:46:47|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020320[0m
|01:46:47|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020321[0m
|01:46:47|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840302[0m
|01:46:47|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840303[0m
|01:46:47|I|[1m[34m	--> SPI register content: 0x[1m[33mEB140334[0m
|01:46:47|I|[1m[34m	--> SPI register content: 0x[1m[33m10000E75[0m
|01:46:47|I|[1m[34m	--> SPI register content: 0x[1m[33m030E02E6[0m
|01:46:47|I|[1m[34m	--> SPI register content: 0x[1m[33mBD800DF7[0m
|01:46:47|I|[1m[34m	--> SPI register content: 0x[1m[33m20009D58[0m
|01:46:47|W|[32mOptical link tx slow control status: [1m[31mnot ready[0m
|01:46:47|W|[32mOptical link rx slow control status: [1m[31mnot ready[0m
|01:46:47|I|[32mInput clock frequency (could be either internal or external, should be ~40 MHz): [1m[33m0 MHz[0m
|01:46:47|I|[32mGTX receiver clock frequency (~160 MHz (~320 MHz) for electrical (optical) readout): [1m[33m0 MHz[0m
|01:46:47|I|[36m=== Configuring FSM fast command block ===[0m
|01:46:47|I|[32mInternal trigger frequency (if enabled): [1m[33m30372 Hz[0m
|01:46:47|I|[32mChecking firmware status:[0m
|01:46:47|I|[1m[34m	--> Clock generator is [1m[33mlocked[0m
|01:46:47|I|[1m[34m	--> I2C [1m[33minitialized[0m
|01:46:47|I|[32mFast command block trigger source: [1m[33m2[0m[32m (1=IPBus, 2=Test-FSM, 3=TTC, 4=TLU, 5=External, 6=Hit-Or, 7=User-defined frequency)[0m
|01:46:47|I|[32mFast command block trigger state: [1m[33m0[0m[32m (0=Idle, 2=Running)[0m
|01:46:47|I|[32mFast command block check if configuraiton registers have been set: [1m[33mconfigured[0m
|01:46:47|I|[32mFast command block error code (0=No error): [1m[33m0[0m
|01:46:47|I|[32mTrigger counter: [1m[33m0[0m
|01:46:47|I|[32mHybrid type: [1m[33m4[0m[32m (1=Single chip, 2=Double chip, 4=Quad chip)[0m
|01:46:47|I|[32mNumber of hybrids which can be potentially readout: [1m[33m2[0m
|01:46:47|I|[36m================== Done ==================[0m
|01:46:47|I|[32mInitializing board's registers:[0m
|01:46:47|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch1_thr: 0x[1m[33m80 (128)[0m
|01:46:47|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch2_thr: 0x[1m[33m80 (128)[0m
|01:46:47|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch3_thr: 0x[1m[33m80 (128)[0m
|01:46:47|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch4_thr: 0x[1m[33m80 (128)[0m
|01:46:47|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch5_thr: 0x[1m[33m80 (128)[0m
|01:46:47|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|01:46:47|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_3.triggers_to_accept: 0x[1m[33mA (10)[0m
|01:46:47|I|[1m[34m	--> Done[0m
|01:46:47|I|[32mChecking status of the optical links:[0m
|01:46:47|I|[1m[34m	--> Optical link n. active LpGBT chip tx:  [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|01:46:47|I|[1m[34m	--> Optical link n. active LpGBT chip rx:  [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|01:46:47|I|[1m[34m	--> Optical link n. active LpGBT chip mgt: [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|01:46:47|I|[36m=== Configuring frontend chip communication ===[0m
|01:46:47|I|[32mDown-link phase initialization...[0m
|01:46:47|I|[1m[34m	--> Done[0m
|01:46:47|I|[32mInitializing chip communication of hybrid: [0m[1m[33m0[0m
|01:46:47|I|[32mInitializing communicationng to/from RD53: [0m[1m[33m0[0m
|01:46:48|I|[32mConfiguring up-link lanes and monitoring...[0m
|01:46:48|I|[1m[34m	--> Done[0m
|01:46:48|I|[32mUp-link speed: [1m[33m1.28 Gbit/s[0m
|01:46:48|I|[36m==================== Done =====================[0m
|01:46:48|I|[32mChecking status communication RD53 --> FW[0m
|01:46:48|I|[1m[34m	--> Aurora speed: [1m[33m1.28 Gbit/s[0m
|01:46:48|I|[1m[34m	--> Total number of required data lanes: [1m[33m1[1m[34m i.e. [1m[33m00000000000000000001[0m
|01:46:48|I|[1m[34m	--> Total number of active data lanes:   [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:46:48|E|[1m[31m	--> Some data lanes are enabled but inactive[0m
|01:46:48|I|[32mTrying initialization sequence number: [1m[33m0[0m
|01:46:48|I|[1m[34m	--> Number of required data lanes for [board/opticalGroup/hybrid = [1m[33m0/0/0[1m[34m]: [1m[33m1[1m[34m i.e. [1m[33m00000000000000000001[0m
|01:46:48|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m0[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:46:48|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m1[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:46:48|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m2[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:46:48|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m3[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:46:49|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m4[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:46:49|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m5[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:46:49|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m6[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:46:49|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m7[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:46:49|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m8[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:46:49|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m9[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:46:49|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m10[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:46:49|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m11[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:46:49|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m12[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:46:50|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m13[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:46:50|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m14[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:03|I|[1m[35m@@@ Initializing the Hardware @@@[0m
|01:47:03|I|[1m[35m@@@ Configuring HW parsed from xml file @@@[0m
|01:47:03|I|[1m[34m	--> Found an Inner Tracker board[0m
|01:47:03|I|[32mConfiguring Board: [1m[33m0[0m
|01:47:03|I|[1m[34m	--> FW version : [1m[33m4.3[1m[34m -- Date (yy/mm/dd) : [1m[33m21/11/28[1m[34m -- Time (hour:minute:sec) : [1m[33m21:24:48[0m
|01:47:03|I|[1m[34m	--> Link type : [1m[33melectrical[1m[34m -- Optical speed : [1m[33m10 Gbit/s[1m[34m -- Frontend type : [1m[33mRD53B[0m
|01:47:03|I|[1m[34m	--> L12 FMC type : [1m[33m1[1m[34m -- L08 FMC type : [1m[33m3[1m[34m (1=KSU, 2=CERN, 3=DIO5, 4=OPTO, 5=FERMI, 7=NONE, 0=Unspecified)[0m
|01:47:03|I|[32mInitializing DIO5:[0m
|01:47:03|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.ext_clk_en: 0x[1m[33m0 (0)[0m
|01:47:03|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|01:47:03|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.trigger_source: 0x[1m[33m2 (2)[0m
|01:47:03|I|[1m[34m	--> Done[0m
|01:47:03|I|[32mReading clock generator (CDCE62005) configuration[0m
|01:47:03|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020320[0m
|01:47:03|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020321[0m
|01:47:03|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840302[0m
|01:47:03|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840303[0m
|01:47:03|I|[1m[34m	--> SPI register content: 0x[1m[33mEB140334[0m
|01:47:03|I|[1m[34m	--> SPI register content: 0x[1m[33m10000E75[0m
|01:47:03|I|[1m[34m	--> SPI register content: 0x[1m[33m030E02E6[0m
|01:47:03|I|[1m[34m	--> SPI register content: 0x[1m[33mBD800DF7[0m
|01:47:03|I|[1m[34m	--> SPI register content: 0x[1m[33m20009D58[0m
|01:47:03|W|[32mOptical link tx slow control status: [1m[31mnot ready[0m
|01:47:03|W|[32mOptical link rx slow control status: [1m[31mnot ready[0m
|01:47:03|I|[32mInput clock frequency (could be either internal or external, should be ~40 MHz): [1m[33m0 MHz[0m
|01:47:03|I|[32mGTX receiver clock frequency (~160 MHz (~320 MHz) for electrical (optical) readout): [1m[33m0 MHz[0m
|01:47:03|I|[36m=== Configuring FSM fast command block ===[0m
|01:47:03|I|[32mInternal trigger frequency (if enabled): [1m[33m30372 Hz[0m
|01:47:03|I|[32mChecking firmware status:[0m
|01:47:03|I|[1m[34m	--> Clock generator is [1m[33mlocked[0m
|01:47:03|I|[1m[34m	--> I2C [1m[33minitialized[0m
|01:47:03|I|[32mFast command block trigger source: [1m[33m2[0m[32m (1=IPBus, 2=Test-FSM, 3=TTC, 4=TLU, 5=External, 6=Hit-Or, 7=User-defined frequency)[0m
|01:47:03|I|[32mFast command block trigger state: [1m[33m0[0m[32m (0=Idle, 2=Running)[0m
|01:47:03|I|[32mFast command block check if configuraiton registers have been set: [1m[33mconfigured[0m
|01:47:03|I|[32mFast command block error code (0=No error): [1m[33m0[0m
|01:47:03|I|[32mTrigger counter: [1m[33m0[0m
|01:47:03|I|[32mHybrid type: [1m[33m4[0m[32m (1=Single chip, 2=Double chip, 4=Quad chip)[0m
|01:47:03|I|[32mNumber of hybrids which can be potentially readout: [1m[33m2[0m
|01:47:03|I|[36m================== Done ==================[0m
|01:47:03|I|[32mInitializing board's registers:[0m
|01:47:03|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch1_thr: 0x[1m[33m80 (128)[0m
|01:47:03|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch2_thr: 0x[1m[33m80 (128)[0m
|01:47:03|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch3_thr: 0x[1m[33m80 (128)[0m
|01:47:03|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch4_thr: 0x[1m[33m80 (128)[0m
|01:47:03|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch5_thr: 0x[1m[33m80 (128)[0m
|01:47:03|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|01:47:03|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_3.triggers_to_accept: 0x[1m[33mA (10)[0m
|01:47:03|I|[1m[34m	--> Done[0m
|01:47:03|I|[32mChecking status of the optical links:[0m
|01:47:03|I|[1m[34m	--> Optical link n. active LpGBT chip tx:  [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|01:47:03|I|[1m[34m	--> Optical link n. active LpGBT chip rx:  [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|01:47:03|I|[1m[34m	--> Optical link n. active LpGBT chip mgt: [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|01:47:03|I|[36m=== Configuring frontend chip communication ===[0m
|01:47:03|I|[32mDown-link phase initialization...[0m
|01:47:03|I|[1m[34m	--> Done[0m
|01:47:03|I|[32mInitializing chip communication of hybrid: [0m[1m[33m0[0m
|01:47:03|I|[32mInitializing communicationng to/from RD53: [0m[1m[33m0[0m
|01:47:04|I|[32mConfiguring up-link lanes and monitoring...[0m
|01:47:04|I|[1m[34m	--> Done[0m
|01:47:04|I|[32mUp-link speed: [1m[33m1.28 Gbit/s[0m
|01:47:04|I|[36m==================== Done =====================[0m
|01:47:04|I|[32mChecking status communication RD53 --> FW[0m
|01:47:04|I|[1m[34m	--> Aurora speed: [1m[33m1.28 Gbit/s[0m
|01:47:04|I|[1m[34m	--> Total number of required data lanes: [1m[33m1[1m[34m i.e. [1m[33m00000000000000000001[0m
|01:47:04|I|[1m[34m	--> Total number of active data lanes:   [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:04|E|[1m[31m	--> Some data lanes are enabled but inactive[0m
|01:47:04|I|[32mTrying initialization sequence number: [1m[33m0[0m
|01:47:04|I|[1m[34m	--> Number of required data lanes for [board/opticalGroup/hybrid = [1m[33m0/0/0[1m[34m]: [1m[33m1[1m[34m i.e. [1m[33m00000000000000000001[0m
|01:47:04|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m0[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:04|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m1[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:04|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m2[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:04|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m3[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:04|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m4[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:05|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m5[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:05|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m6[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:05|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m7[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:05|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m8[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:05|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m9[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:05|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m10[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:05|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m11[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:05|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m12[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:05|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m13[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:06|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m14[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:06|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m15[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:06|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m16[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:06|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m17[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:06|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m18[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:06|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m19[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:06|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m20[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:06|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m21[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:06|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m22[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:06|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m23[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:07|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m24[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:07|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m25[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:07|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m26[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:07|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m27[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:07|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m28[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:07|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m29[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:07|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m30[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:07|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m31[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:07|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m32[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:08|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m33[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:08|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m34[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:08|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m35[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:08|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m36[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:08|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m37[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:08|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m38[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:08|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m39[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:08|I|[32mTrying initialization sequence number: [1m[33m1[0m
|01:47:08|I|[1m[34m	--> Number of required data lanes for [board/opticalGroup/hybrid = [1m[33m0/0/0[1m[34m]: [1m[33m1[1m[34m i.e. [1m[33m00000000000000000001[0m
|01:47:08|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m0[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:08|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m1[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:08|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m2[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:09|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m3[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:09|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m4[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:09|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m5[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:09|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m6[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:09|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m7[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:09|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m8[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:09|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m9[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:09|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m10[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:09|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m11[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:09|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m12[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:10|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m13[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:10|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m14[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:10|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m15[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:10|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m16[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:10|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m17[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:10|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m18[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:10|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m19[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:10|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m20[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:10|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m21[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:11|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m22[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:11|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m23[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:11|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m24[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:11|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m25[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:11|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m26[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:11|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m27[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:11|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m28[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:11|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m29[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:11|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m30[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:11|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m31[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:12|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m32[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:12|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m33[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:12|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m34[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:12|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m35[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:12|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m36[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:12|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m37[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:12|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m38[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:12|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m39[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:12|I|[32mTrying initialization sequence number: [1m[33m2[0m
|01:47:12|I|[1m[34m	--> Number of required data lanes for [board/opticalGroup/hybrid = [1m[33m0/0/0[1m[34m]: [1m[33m1[1m[34m i.e. [1m[33m00000000000000000001[0m
|01:47:12|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m0[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:13|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m1[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:13|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m2[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:13|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m3[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:13|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m4[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:13|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m5[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:13|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m6[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:13|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m7[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:13|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m8[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:13|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m9[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:13|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m10[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:20|I|[1m[35m@@@ Initializing the Hardware @@@[0m
|01:47:20|I|[1m[35m@@@ Configuring HW parsed from xml file @@@[0m
|01:47:20|I|[1m[34m	--> Found an Inner Tracker board[0m
|01:47:20|I|[32mConfiguring Board: [1m[33m0[0m
|01:47:20|I|[1m[34m	--> FW version : [1m[33m4.3[1m[34m -- Date (yy/mm/dd) : [1m[33m21/11/28[1m[34m -- Time (hour:minute:sec) : [1m[33m21:24:48[0m
|01:47:20|I|[1m[34m	--> Link type : [1m[33melectrical[1m[34m -- Optical speed : [1m[33m10 Gbit/s[1m[34m -- Frontend type : [1m[33mRD53B[0m
|01:47:20|I|[1m[34m	--> L12 FMC type : [1m[33m1[1m[34m -- L08 FMC type : [1m[33m3[1m[34m (1=KSU, 2=CERN, 3=DIO5, 4=OPTO, 5=FERMI, 7=NONE, 0=Unspecified)[0m
|01:47:20|I|[32mInitializing DIO5:[0m
|01:47:20|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.ext_clk_en: 0x[1m[33m0 (0)[0m
|01:47:20|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|01:47:20|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.trigger_source: 0x[1m[33m2 (2)[0m
|01:47:20|I|[1m[34m	--> Done[0m
|01:47:21|I|[32mReading clock generator (CDCE62005) configuration[0m
|01:47:21|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020320[0m
|01:47:21|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020321[0m
|01:47:21|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840302[0m
|01:47:21|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840303[0m
|01:47:21|I|[1m[34m	--> SPI register content: 0x[1m[33mEB140334[0m
|01:47:21|I|[1m[34m	--> SPI register content: 0x[1m[33m10000E75[0m
|01:47:21|I|[1m[34m	--> SPI register content: 0x[1m[33m030E02E6[0m
|01:47:21|I|[1m[34m	--> SPI register content: 0x[1m[33mBD800DF7[0m
|01:47:21|I|[1m[34m	--> SPI register content: 0x[1m[33m20009D58[0m
|01:47:21|W|[32mOptical link tx slow control status: [1m[31mnot ready[0m
|01:47:21|W|[32mOptical link rx slow control status: [1m[31mnot ready[0m
|01:47:21|I|[32mInput clock frequency (could be either internal or external, should be ~40 MHz): [1m[33m0 MHz[0m
|01:47:21|I|[32mGTX receiver clock frequency (~160 MHz (~320 MHz) for electrical (optical) readout): [1m[33m0 MHz[0m
|01:47:21|I|[36m=== Configuring FSM fast command block ===[0m
|01:47:21|I|[32mInternal trigger frequency (if enabled): [1m[33m30372 Hz[0m
|01:47:21|I|[32mChecking firmware status:[0m
|01:47:21|I|[1m[34m	--> Clock generator is [1m[33mlocked[0m
|01:47:21|I|[1m[34m	--> I2C [1m[33minitialized[0m
|01:47:21|I|[32mFast command block trigger source: [1m[33m2[0m[32m (1=IPBus, 2=Test-FSM, 3=TTC, 4=TLU, 5=External, 6=Hit-Or, 7=User-defined frequency)[0m
|01:47:21|I|[32mFast command block trigger state: [1m[33m0[0m[32m (0=Idle, 2=Running)[0m
|01:47:21|I|[32mFast command block check if configuraiton registers have been set: [1m[33mconfigured[0m
|01:47:21|I|[32mFast command block error code (0=No error): [1m[33m0[0m
|01:47:21|I|[32mTrigger counter: [1m[33m0[0m
|01:47:21|I|[32mHybrid type: [1m[33m4[0m[32m (1=Single chip, 2=Double chip, 4=Quad chip)[0m
|01:47:21|I|[32mNumber of hybrids which can be potentially readout: [1m[33m2[0m
|01:47:21|I|[36m================== Done ==================[0m
|01:47:21|I|[32mInitializing board's registers:[0m
|01:47:21|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch1_thr: 0x[1m[33m80 (128)[0m
|01:47:21|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch2_thr: 0x[1m[33m80 (128)[0m
|01:47:21|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch3_thr: 0x[1m[33m80 (128)[0m
|01:47:21|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch4_thr: 0x[1m[33m80 (128)[0m
|01:47:21|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch5_thr: 0x[1m[33m80 (128)[0m
|01:47:21|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|01:47:21|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_3.triggers_to_accept: 0x[1m[33mA (10)[0m
|01:47:21|I|[1m[34m	--> Done[0m
|01:47:21|I|[32mChecking status of the optical links:[0m
|01:47:21|I|[1m[34m	--> Optical link n. active LpGBT chip tx:  [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|01:47:21|I|[1m[34m	--> Optical link n. active LpGBT chip rx:  [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|01:47:21|I|[1m[34m	--> Optical link n. active LpGBT chip mgt: [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|01:47:21|I|[36m=== Configuring frontend chip communication ===[0m
|01:47:21|I|[32mDown-link phase initialization...[0m
|01:47:21|I|[1m[34m	--> Done[0m
|01:47:21|I|[32mInitializing chip communication of hybrid: [0m[1m[33m0[0m
|01:47:21|I|[32mInitializing communicationng to/from RD53: [0m[1m[33m0[0m
|01:47:21|I|[32mConfiguring up-link lanes and monitoring...[0m
|01:47:21|I|[1m[34m	--> Done[0m
|01:47:21|I|[32mUp-link speed: [1m[33m1.28 Gbit/s[0m
|01:47:21|I|[36m==================== Done =====================[0m
|01:47:21|I|[32mChecking status communication RD53 --> FW[0m
|01:47:21|I|[1m[34m	--> Aurora speed: [1m[33m1.28 Gbit/s[0m
|01:47:21|I|[1m[34m	--> Total number of required data lanes: [1m[33m1[1m[34m i.e. [1m[33m00000000000000000001[0m
|01:47:21|I|[1m[34m	--> Total number of active data lanes:   [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:21|E|[1m[31m	--> Some data lanes are enabled but inactive[0m
|01:47:21|I|[32mTrying initialization sequence number: [1m[33m0[0m
|01:47:21|I|[1m[34m	--> Number of required data lanes for [board/opticalGroup/hybrid = [1m[33m0/0/0[1m[34m]: [1m[33m1[1m[34m i.e. [1m[33m00000000000000000001[0m
|01:47:21|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m0[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:21|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m1[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:22|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m2[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:22|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m3[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:22|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m4[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:24|I|[1m[35m@@@ Initializing the Hardware @@@[0m
|01:47:24|I|[1m[35m@@@ Configuring HW parsed from xml file @@@[0m
|01:47:24|I|[1m[34m	--> Found an Inner Tracker board[0m
|01:47:24|I|[32mConfiguring Board: [1m[33m0[0m
|01:47:24|I|[1m[34m	--> FW version : [1m[33m4.3[1m[34m -- Date (yy/mm/dd) : [1m[33m21/11/28[1m[34m -- Time (hour:minute:sec) : [1m[33m21:24:48[0m
|01:47:24|I|[1m[34m	--> Link type : [1m[33melectrical[1m[34m -- Optical speed : [1m[33m10 Gbit/s[1m[34m -- Frontend type : [1m[33mRD53B[0m
|01:47:24|I|[1m[34m	--> L12 FMC type : [1m[33m1[1m[34m -- L08 FMC type : [1m[33m3[1m[34m (1=KSU, 2=CERN, 3=DIO5, 4=OPTO, 5=FERMI, 7=NONE, 0=Unspecified)[0m
|01:47:24|I|[32mInitializing DIO5:[0m
|01:47:24|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.ext_clk_en: 0x[1m[33m0 (0)[0m
|01:47:24|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|01:47:24|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.trigger_source: 0x[1m[33m2 (2)[0m
|01:47:24|I|[1m[34m	--> Done[0m
|01:47:24|I|[32mReading clock generator (CDCE62005) configuration[0m
|01:47:24|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020320[0m
|01:47:24|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020321[0m
|01:47:24|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840302[0m
|01:47:24|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840303[0m
|01:47:24|I|[1m[34m	--> SPI register content: 0x[1m[33mEB140334[0m
|01:47:24|I|[1m[34m	--> SPI register content: 0x[1m[33m10000E75[0m
|01:47:24|I|[1m[34m	--> SPI register content: 0x[1m[33m030E02E6[0m
|01:47:24|I|[1m[34m	--> SPI register content: 0x[1m[33mBD800DF7[0m
|01:47:24|I|[1m[34m	--> SPI register content: 0x[1m[33m20009D58[0m
|01:47:24|W|[32mOptical link tx slow control status: [1m[31mnot ready[0m
|01:47:24|W|[32mOptical link rx slow control status: [1m[31mnot ready[0m
|01:47:24|I|[32mInput clock frequency (could be either internal or external, should be ~40 MHz): [1m[33m0 MHz[0m
|01:47:24|I|[32mGTX receiver clock frequency (~160 MHz (~320 MHz) for electrical (optical) readout): [1m[33m0 MHz[0m
|01:47:24|I|[36m=== Configuring FSM fast command block ===[0m
|01:47:24|I|[32mInternal trigger frequency (if enabled): [1m[33m30372 Hz[0m
|01:47:24|I|[32mChecking firmware status:[0m
|01:47:24|I|[1m[34m	--> Clock generator is [1m[33mlocked[0m
|01:47:24|I|[1m[34m	--> I2C [1m[33minitialized[0m
|01:47:24|I|[32mFast command block trigger source: [1m[33m2[0m[32m (1=IPBus, 2=Test-FSM, 3=TTC, 4=TLU, 5=External, 6=Hit-Or, 7=User-defined frequency)[0m
|01:47:24|I|[32mFast command block trigger state: [1m[33m0[0m[32m (0=Idle, 2=Running)[0m
|01:47:24|I|[32mFast command block check if configuraiton registers have been set: [1m[33mconfigured[0m
|01:47:24|I|[32mFast command block error code (0=No error): [1m[33m0[0m
|01:47:24|I|[32mTrigger counter: [1m[33m0[0m
|01:47:24|I|[32mHybrid type: [1m[33m4[0m[32m (1=Single chip, 2=Double chip, 4=Quad chip)[0m
|01:47:24|I|[32mNumber of hybrids which can be potentially readout: [1m[33m2[0m
|01:47:24|I|[36m================== Done ==================[0m
|01:47:24|I|[32mInitializing board's registers:[0m
|01:47:24|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch1_thr: 0x[1m[33m80 (128)[0m
|01:47:24|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch2_thr: 0x[1m[33m80 (128)[0m
|01:47:24|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch3_thr: 0x[1m[33m80 (128)[0m
|01:47:24|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch4_thr: 0x[1m[33m80 (128)[0m
|01:47:24|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch5_thr: 0x[1m[33m80 (128)[0m
|01:47:24|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|01:47:24|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_3.triggers_to_accept: 0x[1m[33mA (10)[0m
|01:47:24|I|[1m[34m	--> Done[0m
|01:47:24|I|[32mChecking status of the optical links:[0m
|01:47:24|I|[1m[34m	--> Optical link n. active LpGBT chip tx:  [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|01:47:24|I|[1m[34m	--> Optical link n. active LpGBT chip rx:  [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|01:47:24|I|[1m[34m	--> Optical link n. active LpGBT chip mgt: [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|01:47:24|I|[36m=== Configuring frontend chip communication ===[0m
|01:47:24|I|[32mDown-link phase initialization...[0m
|01:47:24|I|[1m[34m	--> Done[0m
|01:47:24|I|[32mInitializing chip communication of hybrid: [0m[1m[33m0[0m
|01:47:24|I|[32mInitializing communicationng to/from RD53: [0m[1m[33m0[0m
|01:47:25|I|[32mConfiguring up-link lanes and monitoring...[0m
|01:47:25|I|[1m[34m	--> Done[0m
|01:47:25|I|[32mUp-link speed: [1m[33m1.28 Gbit/s[0m
|01:47:25|I|[36m==================== Done =====================[0m
|01:47:25|I|[32mChecking status communication RD53 --> FW[0m
|01:47:25|I|[1m[34m	--> Aurora speed: [1m[33m1.28 Gbit/s[0m
|01:47:25|I|[1m[34m	--> Total number of required data lanes: [1m[33m1[1m[34m i.e. [1m[33m00000000000000000001[0m
|01:47:25|I|[1m[34m	--> Total number of active data lanes:   [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:25|E|[1m[31m	--> Some data lanes are enabled but inactive[0m
|01:47:25|I|[32mTrying initialization sequence number: [1m[33m0[0m
|01:47:25|I|[1m[34m	--> Number of required data lanes for [board/opticalGroup/hybrid = [1m[33m0/0/0[1m[34m]: [1m[33m1[1m[34m i.e. [1m[33m00000000000000000001[0m
|01:47:25|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m0[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:25|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m1[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:25|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m2[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:25|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m3[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:47:25|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m4[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:49:04|I|[1m[35m@@@ Initializing the Hardware @@@[0m
|01:49:04|I|[1m[35m@@@ Configuring HW parsed from xml file @@@[0m
|01:49:04|I|[1m[34m	--> Found an Inner Tracker board[0m
|01:49:04|I|[32mConfiguring Board: [1m[33m0[0m
|01:49:04|I|[1m[34m	--> FW version : [1m[33m4.3[1m[34m -- Date (yy/mm/dd) : [1m[33m21/11/28[1m[34m -- Time (hour:minute:sec) : [1m[33m21:24:48[0m
|01:49:04|I|[1m[34m	--> Link type : [1m[33melectrical[1m[34m -- Optical speed : [1m[33m10 Gbit/s[1m[34m -- Frontend type : [1m[33mRD53B[0m
|01:49:04|I|[1m[34m	--> L12 FMC type : [1m[33m1[1m[34m -- L08 FMC type : [1m[33m3[1m[34m (1=KSU, 2=CERN, 3=DIO5, 4=OPTO, 5=FERMI, 7=NONE, 0=Unspecified)[0m
|01:49:04|I|[32mInitializing DIO5:[0m
|01:49:04|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.ext_clk_en: 0x[1m[33m0 (0)[0m
|01:49:04|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|01:49:04|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.trigger_source: 0x[1m[33m2 (2)[0m
|01:49:04|I|[1m[34m	--> Done[0m
|01:49:04|I|[32mReading clock generator (CDCE62005) configuration[0m
|01:49:04|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020320[0m
|01:49:04|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020321[0m
|01:49:04|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840302[0m
|01:49:04|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840303[0m
|01:49:04|I|[1m[34m	--> SPI register content: 0x[1m[33mEB140334[0m
|01:49:04|I|[1m[34m	--> SPI register content: 0x[1m[33m10000E75[0m
|01:49:04|I|[1m[34m	--> SPI register content: 0x[1m[33m030E02E6[0m
|01:49:04|I|[1m[34m	--> SPI register content: 0x[1m[33mBD800DF7[0m
|01:49:04|I|[1m[34m	--> SPI register content: 0x[1m[33m20009D58[0m
|01:49:04|W|[32mOptical link tx slow control status: [1m[31mnot ready[0m
|01:49:04|W|[32mOptical link rx slow control status: [1m[31mnot ready[0m
|01:49:04|I|[32mInput clock frequency (could be either internal or external, should be ~40 MHz): [1m[33m0 MHz[0m
|01:49:04|I|[32mGTX receiver clock frequency (~160 MHz (~320 MHz) for electrical (optical) readout): [1m[33m0 MHz[0m
|01:49:04|I|[36m=== Configuring FSM fast command block ===[0m
|01:49:04|I|[32mInternal trigger frequency (if enabled): [1m[33m30372 Hz[0m
|01:49:04|I|[32mChecking firmware status:[0m
|01:49:04|I|[1m[34m	--> Clock generator is [1m[33mlocked[0m
|01:49:04|I|[1m[34m	--> I2C [1m[33minitialized[0m
|01:49:04|I|[32mFast command block trigger source: [1m[33m2[0m[32m (1=IPBus, 2=Test-FSM, 3=TTC, 4=TLU, 5=External, 6=Hit-Or, 7=User-defined frequency)[0m
|01:49:04|I|[32mFast command block trigger state: [1m[33m0[0m[32m (0=Idle, 2=Running)[0m
|01:49:04|I|[32mFast command block check if configuraiton registers have been set: [1m[33mconfigured[0m
|01:49:04|I|[32mFast command block error code (0=No error): [1m[33m0[0m
|01:49:04|I|[32mTrigger counter: [1m[33m0[0m
|01:49:04|I|[32mHybrid type: [1m[33m4[0m[32m (1=Single chip, 2=Double chip, 4=Quad chip)[0m
|01:49:04|I|[32mNumber of hybrids which can be potentially readout: [1m[33m2[0m
|01:49:04|I|[36m================== Done ==================[0m
|01:49:04|I|[32mInitializing board's registers:[0m
|01:49:04|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch1_thr: 0x[1m[33m80 (128)[0m
|01:49:04|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch2_thr: 0x[1m[33m80 (128)[0m
|01:49:04|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch3_thr: 0x[1m[33m80 (128)[0m
|01:49:04|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch4_thr: 0x[1m[33m80 (128)[0m
|01:49:04|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch5_thr: 0x[1m[33m80 (128)[0m
|01:49:04|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|01:49:04|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_3.triggers_to_accept: 0x[1m[33mA (10)[0m
|01:49:04|I|[1m[34m	--> Done[0m
|01:49:04|I|[32mChecking status of the optical links:[0m
|01:49:04|I|[1m[34m	--> Optical link n. active LpGBT chip tx:  [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|01:49:04|I|[1m[34m	--> Optical link n. active LpGBT chip rx:  [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|01:49:04|I|[1m[34m	--> Optical link n. active LpGBT chip mgt: [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|01:49:04|I|[36m=== Configuring frontend chip communication ===[0m
|01:49:04|I|[32mDown-link phase initialization...[0m
|01:49:04|I|[1m[34m	--> Done[0m
|01:49:04|I|[32mInitializing chip communication of hybrid: [0m[1m[33m0[0m
|01:49:04|I|[32mInitializing communicationng to/from RD53: [0m[1m[33m0[0m
|01:49:04|I|[32mConfiguring up-link lanes and monitoring...[0m
|01:49:05|I|[1m[34m	--> Done[0m
|01:49:05|I|[32mUp-link speed: [1m[33m1.28 Gbit/s[0m
|01:49:05|I|[36m==================== Done =====================[0m
|01:49:05|I|[32mChecking status communication RD53 --> FW[0m
|01:49:05|I|[1m[34m	--> Aurora speed: [1m[33m1.28 Gbit/s[0m
|01:49:05|I|[1m[34m	--> Total number of required data lanes: [1m[33m1[1m[34m i.e. [1m[33m00000000000000000001[0m
|01:49:05|I|[1m[34m	--> Total number of active data lanes:   [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:49:05|E|[1m[31m	--> Some data lanes are enabled but inactive[0m
|01:49:05|I|[32mTrying initialization sequence number: [1m[33m0[0m
|01:49:05|I|[1m[34m	--> Number of required data lanes for [board/opticalGroup/hybrid = [1m[33m0/0/0[1m[34m]: [1m[33m1[1m[34m i.e. [1m[33m00000000000000000001[0m
|01:49:05|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m0[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:49:05|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m1[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:49:05|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m2[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:49:05|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m3[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:49:05|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m4[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:51:31|I|[1m[35m@@@ Initializing the Hardware @@@[0m
|01:51:31|I|[1m[35m@@@ Configuring HW parsed from xml file @@@[0m
|01:51:31|I|[1m[34m	--> Found an Inner Tracker board[0m
|01:51:31|I|[32mConfiguring Board: [1m[33m0[0m
|01:51:31|I|[1m[34m	--> FW version : [1m[33m4.3[1m[34m -- Date (yy/mm/dd) : [1m[33m21/11/28[1m[34m -- Time (hour:minute:sec) : [1m[33m21:24:48[0m
|01:51:31|I|[1m[34m	--> Link type : [1m[33melectrical[1m[34m -- Optical speed : [1m[33m10 Gbit/s[1m[34m -- Frontend type : [1m[33mRD53B[0m
|01:51:31|I|[1m[34m	--> L12 FMC type : [1m[33m1[1m[34m -- L08 FMC type : [1m[33m3[1m[34m (1=KSU, 2=CERN, 3=DIO5, 4=OPTO, 5=FERMI, 7=NONE, 0=Unspecified)[0m
|01:51:31|I|[32mInitializing DIO5:[0m
|01:51:31|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.ext_clk_en: 0x[1m[33m0 (0)[0m
|01:51:31|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|01:51:31|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.trigger_source: 0x[1m[33m2 (2)[0m
|01:51:31|I|[1m[34m	--> Done[0m
|01:51:31|I|[32mReading clock generator (CDCE62005) configuration[0m
|01:51:31|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020320[0m
|01:51:31|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020321[0m
|01:51:31|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840302[0m
|01:51:31|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840303[0m
|01:51:31|I|[1m[34m	--> SPI register content: 0x[1m[33mEB140334[0m
|01:51:31|I|[1m[34m	--> SPI register content: 0x[1m[33m10000E75[0m
|01:51:31|I|[1m[34m	--> SPI register content: 0x[1m[33m030E02E6[0m
|01:51:31|I|[1m[34m	--> SPI register content: 0x[1m[33mBD800DF7[0m
|01:51:31|I|[1m[34m	--> SPI register content: 0x[1m[33m20009D58[0m
|01:51:31|W|[32mOptical link tx slow control status: [1m[31mnot ready[0m
|01:51:31|W|[32mOptical link rx slow control status: [1m[31mnot ready[0m
|01:51:31|I|[32mInput clock frequency (could be either internal or external, should be ~40 MHz): [1m[33m0 MHz[0m
|01:51:31|I|[32mGTX receiver clock frequency (~160 MHz (~320 MHz) for electrical (optical) readout): [1m[33m0 MHz[0m
|01:51:31|I|[36m=== Configuring FSM fast command block ===[0m
|01:51:31|I|[32mInternal trigger frequency (if enabled): [1m[33m30372 Hz[0m
|01:51:31|I|[32mChecking firmware status:[0m
|01:51:31|I|[1m[34m	--> Clock generator is [1m[33mlocked[0m
|01:51:31|I|[1m[34m	--> I2C [1m[33minitialized[0m
|01:51:31|I|[32mFast command block trigger source: [1m[33m2[0m[32m (1=IPBus, 2=Test-FSM, 3=TTC, 4=TLU, 5=External, 6=Hit-Or, 7=User-defined frequency)[0m
|01:51:31|I|[32mFast command block trigger state: [1m[33m0[0m[32m (0=Idle, 2=Running)[0m
|01:51:31|I|[32mFast command block check if configuraiton registers have been set: [1m[33mconfigured[0m
|01:51:31|I|[32mFast command block error code (0=No error): [1m[33m0[0m
|01:51:31|I|[32mTrigger counter: [1m[33m0[0m
|01:51:31|I|[32mHybrid type: [1m[33m4[0m[32m (1=Single chip, 2=Double chip, 4=Quad chip)[0m
|01:51:31|I|[32mNumber of hybrids which can be potentially readout: [1m[33m2[0m
|01:51:31|I|[36m================== Done ==================[0m
|01:51:31|I|[32mInitializing board's registers:[0m
|01:51:31|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch1_thr: 0x[1m[33m80 (128)[0m
|01:51:31|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch2_thr: 0x[1m[33m80 (128)[0m
|01:51:31|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch3_thr: 0x[1m[33m80 (128)[0m
|01:51:31|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch4_thr: 0x[1m[33m80 (128)[0m
|01:51:31|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch5_thr: 0x[1m[33m80 (128)[0m
|01:51:31|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|01:51:31|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_3.triggers_to_accept: 0x[1m[33mA (10)[0m
|01:51:31|I|[1m[34m	--> Done[0m
|01:51:31|I|[32mChecking status of the optical links:[0m
|01:51:31|I|[1m[34m	--> Optical link n. active LpGBT chip tx:  [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|01:51:31|I|[1m[34m	--> Optical link n. active LpGBT chip rx:  [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|01:51:31|I|[1m[34m	--> Optical link n. active LpGBT chip mgt: [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|01:51:31|I|[36m=== Configuring frontend chip communication ===[0m
|01:51:31|I|[32mDown-link phase initialization...[0m
|01:51:31|I|[1m[34m	--> Done[0m
|01:51:31|I|[32mInitializing chip communication of hybrid: [0m[1m[33m0[0m
|01:51:31|I|[32mInitializing communicationng to/from RD53: [0m[1m[33m0[0m
|01:51:31|I|[32mConfiguring up-link lanes and monitoring...[0m
|01:51:32|I|[1m[34m	--> Done[0m
|01:51:32|I|[32mUp-link speed: [1m[33m1.28 Gbit/s[0m
|01:51:32|I|[36m==================== Done =====================[0m
|01:51:32|I|[32mChecking status communication RD53 --> FW[0m
|01:51:32|I|[1m[34m	--> Aurora speed: [1m[33m1.28 Gbit/s[0m
|01:51:32|I|[1m[34m	--> Total number of required data lanes: [1m[33m1[1m[34m i.e. [1m[33m00000000000000000001[0m
|01:51:32|I|[1m[34m	--> Total number of active data lanes:   [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:51:32|E|[1m[31m	--> Some data lanes are enabled but inactive[0m
|01:51:32|I|[32mTrying initialization sequence number: [1m[33m0[0m
|01:51:32|I|[1m[34m	--> Number of required data lanes for [board/opticalGroup/hybrid = [1m[33m0/0/0[1m[34m]: [1m[33m1[1m[34m i.e. [1m[33m00000000000000000001[0m
|01:51:32|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m0[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:51:32|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m1[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:51:32|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m2[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:51:32|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m3[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:51:32|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m4[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:51:32|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m5[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:51:32|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m6[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:51:33|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m7[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:51:33|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m8[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:51:33|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m9[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:51:33|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m10[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:51:33|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m11[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:51:33|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m12[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:51:33|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m13[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:51:33|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m14[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:51:33|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m15[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:51:33|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m16[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:51:34|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m17[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:51:34|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m18[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:51:34|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m19[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:51:34|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m20[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:51:34|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m21[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:51:34|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m22[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:51:34|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m23[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:51:34|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m24[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:52:10|I|[1m[35m@@@ Initializing the Hardware @@@[0m
|01:52:10|I|[1m[35m@@@ Configuring HW parsed from xml file @@@[0m
|01:52:10|I|[1m[34m	--> Found an Inner Tracker board[0m
|01:52:10|I|[32mConfiguring Board: [1m[33m0[0m
|01:52:10|I|[1m[34m	--> FW version : [1m[33m4.3[1m[34m -- Date (yy/mm/dd) : [1m[33m21/11/28[1m[34m -- Time (hour:minute:sec) : [1m[33m21:24:48[0m
|01:52:10|I|[1m[34m	--> Link type : [1m[33melectrical[1m[34m -- Optical speed : [1m[33m10 Gbit/s[1m[34m -- Frontend type : [1m[33mRD53B[0m
|01:52:10|I|[1m[34m	--> L12 FMC type : [1m[33m1[1m[34m -- L08 FMC type : [1m[33m3[1m[34m (1=KSU, 2=CERN, 3=DIO5, 4=OPTO, 5=FERMI, 7=NONE, 0=Unspecified)[0m
|01:52:10|I|[32mInitializing DIO5:[0m
|01:52:10|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.ext_clk_en: 0x[1m[33m0 (0)[0m
|01:52:10|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|01:52:10|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.trigger_source: 0x[1m[33m2 (2)[0m
|01:52:10|I|[1m[34m	--> Done[0m
|01:52:10|I|[32mReading clock generator (CDCE62005) configuration[0m
|01:52:10|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020320[0m
|01:52:10|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020321[0m
|01:52:10|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840302[0m
|01:52:10|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840303[0m
|01:52:10|I|[1m[34m	--> SPI register content: 0x[1m[33mEB140334[0m
|01:52:10|I|[1m[34m	--> SPI register content: 0x[1m[33m10000E75[0m
|01:52:10|I|[1m[34m	--> SPI register content: 0x[1m[33m030E02E6[0m
|01:52:10|I|[1m[34m	--> SPI register content: 0x[1m[33mBD800DF7[0m
|01:52:10|I|[1m[34m	--> SPI register content: 0x[1m[33m20009D58[0m
|01:52:10|W|[32mOptical link tx slow control status: [1m[31mnot ready[0m
|01:52:10|W|[32mOptical link rx slow control status: [1m[31mnot ready[0m
|01:52:10|I|[32mInput clock frequency (could be either internal or external, should be ~40 MHz): [1m[33m0 MHz[0m
|01:52:10|I|[32mGTX receiver clock frequency (~160 MHz (~320 MHz) for electrical (optical) readout): [1m[33m0 MHz[0m
|01:52:10|I|[36m=== Configuring FSM fast command block ===[0m
|01:52:10|I|[32mInternal trigger frequency (if enabled): [1m[33m30372 Hz[0m
|01:52:10|I|[32mChecking firmware status:[0m
|01:52:10|I|[1m[34m	--> Clock generator is [1m[33mlocked[0m
|01:52:10|I|[1m[34m	--> I2C [1m[33minitialized[0m
|01:52:10|I|[32mFast command block trigger source: [1m[33m2[0m[32m (1=IPBus, 2=Test-FSM, 3=TTC, 4=TLU, 5=External, 6=Hit-Or, 7=User-defined frequency)[0m
|01:52:10|I|[32mFast command block trigger state: [1m[33m0[0m[32m (0=Idle, 2=Running)[0m
|01:52:10|I|[32mFast command block check if configuraiton registers have been set: [1m[33mconfigured[0m
|01:52:10|I|[32mFast command block error code (0=No error): [1m[33m0[0m
|01:52:10|I|[32mTrigger counter: [1m[33m0[0m
|01:52:10|I|[32mHybrid type: [1m[33m4[0m[32m (1=Single chip, 2=Double chip, 4=Quad chip)[0m
|01:52:10|I|[32mNumber of hybrids which can be potentially readout: [1m[33m2[0m
|01:52:10|I|[36m================== Done ==================[0m
|01:52:10|I|[32mInitializing board's registers:[0m
|01:52:10|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch1_thr: 0x[1m[33m80 (128)[0m
|01:52:10|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch2_thr: 0x[1m[33m80 (128)[0m
|01:52:10|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch3_thr: 0x[1m[33m80 (128)[0m
|01:52:10|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch4_thr: 0x[1m[33m80 (128)[0m
|01:52:10|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch5_thr: 0x[1m[33m80 (128)[0m
|01:52:10|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|01:52:10|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_3.triggers_to_accept: 0x[1m[33mA (10)[0m
|01:52:10|I|[1m[34m	--> Done[0m
|01:52:10|I|[32mChecking status of the optical links:[0m
|01:52:10|I|[1m[34m	--> Optical link n. active LpGBT chip tx:  [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|01:52:10|I|[1m[34m	--> Optical link n. active LpGBT chip rx:  [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|01:52:10|I|[1m[34m	--> Optical link n. active LpGBT chip mgt: [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|01:52:10|I|[36m=== Configuring frontend chip communication ===[0m
|01:52:10|I|[32mDown-link phase initialization...[0m
|01:52:10|I|[1m[34m	--> Done[0m
|01:52:10|I|[32mInitializing chip communication of hybrid: [0m[1m[33m0[0m
|01:52:10|I|[32mInitializing communicationng to/from RD53: [0m[1m[33m0[0m
|01:52:10|I|[32mConfiguring up-link lanes and monitoring...[0m
|01:52:10|I|[1m[34m	--> Done[0m
|01:52:10|I|[32mUp-link speed: [1m[33m1.28 Gbit/s[0m
|01:52:11|I|[36m==================== Done =====================[0m
|01:52:11|I|[32mChecking status communication RD53 --> FW[0m
|01:52:11|I|[1m[34m	--> Aurora speed: [1m[33m1.28 Gbit/s[0m
|01:52:11|I|[1m[34m	--> Total number of required data lanes: [1m[33m1[1m[34m i.e. [1m[33m00000000000000000001[0m
|01:52:11|I|[1m[34m	--> Total number of active data lanes:   [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:52:11|E|[1m[31m	--> Some data lanes are enabled but inactive[0m
|01:52:11|I|[32mTrying initialization sequence number: [1m[33m0[0m
|01:52:11|I|[1m[34m	--> Number of required data lanes for [board/opticalGroup/hybrid = [1m[33m0/0/0[1m[34m]: [1m[33m1[1m[34m i.e. [1m[33m00000000000000000001[0m
|01:52:11|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m0[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:52:11|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m1[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:52:11|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m2[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:52:11|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m3[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:52:11|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m4[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:52:11|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m5[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:52:11|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m6[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:52:11|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m7[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:52:11|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m8[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:52:12|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m9[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:52:12|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m10[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:52:12|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m11[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:52:12|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m12[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:52:12|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m13[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:52:12|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m14[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:55:09|I|[1m[35m@@@ Initializing the Hardware @@@[0m
|01:55:09|I|[1m[35m@@@ Configuring HW parsed from xml file @@@[0m
|01:55:09|I|[1m[34m	--> Found an Inner Tracker board[0m
|01:55:09|I|[32mConfiguring Board: [1m[33m0[0m
|01:55:09|I|[1m[34m	--> FW version : [1m[33m4.3[1m[34m -- Date (yy/mm/dd) : [1m[33m21/11/28[1m[34m -- Time (hour:minute:sec) : [1m[33m21:24:48[0m
|01:55:09|I|[1m[34m	--> Link type : [1m[33melectrical[1m[34m -- Optical speed : [1m[33m10 Gbit/s[1m[34m -- Frontend type : [1m[33mRD53B[0m
|01:55:09|I|[1m[34m	--> L12 FMC type : [1m[33m1[1m[34m -- L08 FMC type : [1m[33m3[1m[34m (1=KSU, 2=CERN, 3=DIO5, 4=OPTO, 5=FERMI, 7=NONE, 0=Unspecified)[0m
|01:55:09|I|[32mInitializing DIO5:[0m
|01:55:09|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.ext_clk_en: 0x[1m[33m0 (0)[0m
|01:55:09|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|01:55:09|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.trigger_source: 0x[1m[33m2 (2)[0m
|01:55:09|I|[1m[34m	--> Done[0m
|01:55:09|I|[32mReading clock generator (CDCE62005) configuration[0m
|01:55:09|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020320[0m
|01:55:09|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020321[0m
|01:55:09|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840302[0m
|01:55:09|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840303[0m
|01:55:09|I|[1m[34m	--> SPI register content: 0x[1m[33mEB140334[0m
|01:55:09|I|[1m[34m	--> SPI register content: 0x[1m[33m10000E75[0m
|01:55:09|I|[1m[34m	--> SPI register content: 0x[1m[33m030E02E6[0m
|01:55:09|I|[1m[34m	--> SPI register content: 0x[1m[33mBD800DF7[0m
|01:55:09|I|[1m[34m	--> SPI register content: 0x[1m[33m20009D58[0m
|01:55:09|W|[32mOptical link tx slow control status: [1m[31mnot ready[0m
|01:55:09|W|[32mOptical link rx slow control status: [1m[31mnot ready[0m
|01:55:09|I|[32mInput clock frequency (could be either internal or external, should be ~40 MHz): [1m[33m0 MHz[0m
|01:55:09|I|[32mGTX receiver clock frequency (~160 MHz (~320 MHz) for electrical (optical) readout): [1m[33m0 MHz[0m
|01:55:09|I|[36m=== Configuring FSM fast command block ===[0m
|01:55:09|I|[32mInternal trigger frequency (if enabled): [1m[33m30372 Hz[0m
|01:55:09|I|[32mChecking firmware status:[0m
|01:55:09|I|[1m[34m	--> Clock generator is [1m[33mlocked[0m
|01:55:09|I|[1m[34m	--> I2C [1m[33minitialized[0m
|01:55:09|I|[32mFast command block trigger source: [1m[33m2[0m[32m (1=IPBus, 2=Test-FSM, 3=TTC, 4=TLU, 5=External, 6=Hit-Or, 7=User-defined frequency)[0m
|01:55:09|I|[32mFast command block trigger state: [1m[33m0[0m[32m (0=Idle, 2=Running)[0m
|01:55:09|I|[32mFast command block check if configuraiton registers have been set: [1m[33mconfigured[0m
|01:55:09|I|[32mFast command block error code (0=No error): [1m[33m0[0m
|01:55:09|I|[32mTrigger counter: [1m[33m0[0m
|01:55:09|I|[32mHybrid type: [1m[33m4[0m[32m (1=Single chip, 2=Double chip, 4=Quad chip)[0m
|01:55:09|I|[32mNumber of hybrids which can be potentially readout: [1m[33m2[0m
|01:55:09|I|[36m================== Done ==================[0m
|01:55:09|I|[32mInitializing board's registers:[0m
|01:55:09|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch1_thr: 0x[1m[33m80 (128)[0m
|01:55:09|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch2_thr: 0x[1m[33m80 (128)[0m
|01:55:09|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch3_thr: 0x[1m[33m80 (128)[0m
|01:55:09|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch4_thr: 0x[1m[33m80 (128)[0m
|01:55:09|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch5_thr: 0x[1m[33m80 (128)[0m
|01:55:09|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|01:55:09|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_3.triggers_to_accept: 0x[1m[33mA (10)[0m
|01:55:09|I|[1m[34m	--> Done[0m
|01:55:09|I|[32mChecking status of the optical links:[0m
|01:55:09|I|[1m[34m	--> Optical link n. active LpGBT chip tx:  [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|01:55:09|I|[1m[34m	--> Optical link n. active LpGBT chip rx:  [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|01:55:09|I|[1m[34m	--> Optical link n. active LpGBT chip mgt: [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|01:55:09|I|[36m=== Configuring frontend chip communication ===[0m
|01:55:09|I|[32mDown-link phase initialization...[0m
|01:55:09|I|[1m[34m	--> Done[0m
|01:55:09|I|[32mInitializing chip communication of hybrid: [0m[1m[33m0[0m
|01:55:09|I|[32mInitializing communicationng to/from RD53: [0m[1m[33m0[0m
|01:55:09|I|[32mConfiguring up-link lanes and monitoring...[0m
|01:55:10|I|[1m[34m	--> Done[0m
|01:55:10|I|[32mUp-link speed: [1m[33m1.28 Gbit/s[0m
|01:55:10|I|[36m==================== Done =====================[0m
|01:55:10|I|[32mChecking status communication RD53 --> FW[0m
|01:55:10|I|[1m[34m	--> Aurora speed: [1m[33m1.28 Gbit/s[0m
|01:55:10|I|[1m[34m	--> Total number of required data lanes: [1m[33m1[1m[34m i.e. [1m[33m00000000000000000001[0m
|01:55:10|I|[1m[34m	--> Total number of active data lanes:   [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:55:10|E|[1m[31m	--> Some data lanes are enabled but inactive[0m
|01:55:10|I|[32mTrying initialization sequence number: [1m[33m0[0m
|01:55:10|I|[1m[34m	--> Number of required data lanes for [board/opticalGroup/hybrid = [1m[33m0/0/0[1m[34m]: [1m[33m1[1m[34m i.e. [1m[33m00000000000000000001[0m
|01:55:10|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m0[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:55:10|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m1[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:55:10|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m2[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:55:10|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m3[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:55:10|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m4[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:55:21|I|[1m[35m@@@ Initializing the Hardware @@@[0m
|01:55:21|I|[1m[35m@@@ Configuring HW parsed from xml file @@@[0m
|01:55:21|I|[1m[34m	--> Found an Inner Tracker board[0m
|01:55:21|I|[32mConfiguring Board: [1m[33m0[0m
|01:55:21|I|[1m[34m	--> FW version : [1m[33m4.3[1m[34m -- Date (yy/mm/dd) : [1m[33m21/11/28[1m[34m -- Time (hour:minute:sec) : [1m[33m21:24:48[0m
|01:55:21|I|[1m[34m	--> Link type : [1m[33melectrical[1m[34m -- Optical speed : [1m[33m10 Gbit/s[1m[34m -- Frontend type : [1m[33mRD53B[0m
|01:55:21|I|[1m[34m	--> L12 FMC type : [1m[33m1[1m[34m -- L08 FMC type : [1m[33m3[1m[34m (1=KSU, 2=CERN, 3=DIO5, 4=OPTO, 5=FERMI, 7=NONE, 0=Unspecified)[0m
|01:55:21|I|[32mInitializing DIO5:[0m
|01:55:21|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.ext_clk_en: 0x[1m[33m0 (0)[0m
|01:55:21|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|01:55:21|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.trigger_source: 0x[1m[33m2 (2)[0m
|01:55:21|I|[1m[34m	--> Done[0m
|01:55:21|I|[32mReading clock generator (CDCE62005) configuration[0m
|01:55:21|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020320[0m
|01:55:21|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020321[0m
|01:55:21|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840302[0m
|01:55:21|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840303[0m
|01:55:21|I|[1m[34m	--> SPI register content: 0x[1m[33mEB140334[0m
|01:55:21|I|[1m[34m	--> SPI register content: 0x[1m[33m10000E75[0m
|01:55:21|I|[1m[34m	--> SPI register content: 0x[1m[33m030E02E6[0m
|01:55:21|I|[1m[34m	--> SPI register content: 0x[1m[33mBD800DF7[0m
|01:55:21|I|[1m[34m	--> SPI register content: 0x[1m[33m20009D58[0m
|01:55:21|W|[32mOptical link tx slow control status: [1m[31mnot ready[0m
|01:55:21|W|[32mOptical link rx slow control status: [1m[31mnot ready[0m
|01:55:21|I|[32mInput clock frequency (could be either internal or external, should be ~40 MHz): [1m[33m0 MHz[0m
|01:55:21|I|[32mGTX receiver clock frequency (~160 MHz (~320 MHz) for electrical (optical) readout): [1m[33m0 MHz[0m
|01:55:21|I|[36m=== Configuring FSM fast command block ===[0m
|01:55:21|I|[32mInternal trigger frequency (if enabled): [1m[33m30372 Hz[0m
|01:55:21|I|[32mChecking firmware status:[0m
|01:55:21|I|[1m[34m	--> Clock generator is [1m[33mlocked[0m
|01:55:21|I|[1m[34m	--> I2C [1m[33minitialized[0m
|01:55:21|I|[32mFast command block trigger source: [1m[33m2[0m[32m (1=IPBus, 2=Test-FSM, 3=TTC, 4=TLU, 5=External, 6=Hit-Or, 7=User-defined frequency)[0m
|01:55:21|I|[32mFast command block trigger state: [1m[33m0[0m[32m (0=Idle, 2=Running)[0m
|01:55:21|I|[32mFast command block check if configuraiton registers have been set: [1m[33mconfigured[0m
|01:55:21|I|[32mFast command block error code (0=No error): [1m[33m0[0m
|01:55:21|I|[32mTrigger counter: [1m[33m0[0m
|01:55:21|I|[32mHybrid type: [1m[33m4[0m[32m (1=Single chip, 2=Double chip, 4=Quad chip)[0m
|01:55:21|I|[32mNumber of hybrids which can be potentially readout: [1m[33m2[0m
|01:55:21|I|[36m================== Done ==================[0m
|01:55:21|I|[32mInitializing board's registers:[0m
|01:55:21|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch1_thr: 0x[1m[33m80 (128)[0m
|01:55:21|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch2_thr: 0x[1m[33m80 (128)[0m
|01:55:21|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch3_thr: 0x[1m[33m80 (128)[0m
|01:55:21|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch4_thr: 0x[1m[33m80 (128)[0m
|01:55:21|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch5_thr: 0x[1m[33m80 (128)[0m
|01:55:21|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|01:55:21|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_3.triggers_to_accept: 0x[1m[33mA (10)[0m
|01:55:21|I|[1m[34m	--> Done[0m
|01:55:21|I|[32mChecking status of the optical links:[0m
|01:55:21|I|[1m[34m	--> Optical link n. active LpGBT chip tx:  [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|01:55:21|I|[1m[34m	--> Optical link n. active LpGBT chip rx:  [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|01:55:21|I|[1m[34m	--> Optical link n. active LpGBT chip mgt: [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|01:55:21|I|[36m=== Configuring frontend chip communication ===[0m
|01:55:21|I|[32mDown-link phase initialization...[0m
|01:55:21|I|[1m[34m	--> Done[0m
|01:55:21|I|[32mInitializing chip communication of hybrid: [0m[1m[33m0[0m
|01:55:21|I|[32mInitializing communicationng to/from RD53: [0m[1m[33m0[0m
|01:55:21|I|[32mConfiguring up-link lanes and monitoring...[0m
|01:55:21|I|[1m[34m	--> Done[0m
|01:55:21|I|[32mUp-link speed: [1m[33m1.28 Gbit/s[0m
|01:55:21|I|[36m==================== Done =====================[0m
|01:55:21|I|[32mChecking status communication RD53 --> FW[0m
|01:55:21|I|[1m[34m	--> Aurora speed: [1m[33m1.28 Gbit/s[0m
|01:55:21|I|[1m[34m	--> Total number of required data lanes: [1m[33m1[1m[34m i.e. [1m[33m00000000000000000001[0m
|01:55:21|I|[1m[34m	--> Total number of active data lanes:   [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:55:21|E|[1m[31m	--> Some data lanes are enabled but inactive[0m
|01:55:21|I|[32mTrying initialization sequence number: [1m[33m0[0m
|01:55:21|I|[1m[34m	--> Number of required data lanes for [board/opticalGroup/hybrid = [1m[33m0/0/0[1m[34m]: [1m[33m1[1m[34m i.e. [1m[33m00000000000000000001[0m
|01:55:22|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m0[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:55:22|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m1[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:55:22|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m2[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:55:22|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m3[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:55:22|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m4[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:55:52|I|[1m[35m@@@ Initializing the Hardware @@@[0m
|01:55:52|I|[1m[35m@@@ Configuring HW parsed from xml file @@@[0m
|01:55:52|I|[1m[34m	--> Found an Inner Tracker board[0m
|01:55:52|I|[32mConfiguring Board: [1m[33m0[0m
|01:55:52|I|[1m[34m	--> FW version : [1m[33m4.3[1m[34m -- Date (yy/mm/dd) : [1m[33m21/11/28[1m[34m -- Time (hour:minute:sec) : [1m[33m21:24:48[0m
|01:55:52|I|[1m[34m	--> Link type : [1m[33melectrical[1m[34m -- Optical speed : [1m[33m10 Gbit/s[1m[34m -- Frontend type : [1m[33mRD53B[0m
|01:55:52|I|[1m[34m	--> L12 FMC type : [1m[33m1[1m[34m -- L08 FMC type : [1m[33m3[1m[34m (1=KSU, 2=CERN, 3=DIO5, 4=OPTO, 5=FERMI, 7=NONE, 0=Unspecified)[0m
|01:55:52|I|[32mInitializing DIO5:[0m
|01:55:52|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.ext_clk_en: 0x[1m[33m0 (0)[0m
|01:55:52|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|01:55:52|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.trigger_source: 0x[1m[33m2 (2)[0m
|01:55:52|I|[1m[34m	--> Done[0m
|01:55:52|I|[32mReading clock generator (CDCE62005) configuration[0m
|01:55:52|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020320[0m
|01:55:52|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020321[0m
|01:55:52|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840302[0m
|01:55:52|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840303[0m
|01:55:52|I|[1m[34m	--> SPI register content: 0x[1m[33mEB140334[0m
|01:55:52|I|[1m[34m	--> SPI register content: 0x[1m[33m10000E75[0m
|01:55:52|I|[1m[34m	--> SPI register content: 0x[1m[33m030E02E6[0m
|01:55:52|I|[1m[34m	--> SPI register content: 0x[1m[33mBD800DF7[0m
|01:55:52|I|[1m[34m	--> SPI register content: 0x[1m[33m20009D58[0m
|01:55:52|W|[32mOptical link tx slow control status: [1m[31mnot ready[0m
|01:55:52|W|[32mOptical link rx slow control status: [1m[31mnot ready[0m
|01:55:52|I|[32mInput clock frequency (could be either internal or external, should be ~40 MHz): [1m[33m0 MHz[0m
|01:55:52|I|[32mGTX receiver clock frequency (~160 MHz (~320 MHz) for electrical (optical) readout): [1m[33m0 MHz[0m
|01:55:52|I|[36m=== Configuring FSM fast command block ===[0m
|01:55:52|I|[32mInternal trigger frequency (if enabled): [1m[33m30372 Hz[0m
|01:55:52|I|[32mChecking firmware status:[0m
|01:55:52|I|[1m[34m	--> Clock generator is [1m[33mlocked[0m
|01:55:52|I|[1m[34m	--> I2C [1m[33minitialized[0m
|01:55:52|I|[32mFast command block trigger source: [1m[33m2[0m[32m (1=IPBus, 2=Test-FSM, 3=TTC, 4=TLU, 5=External, 6=Hit-Or, 7=User-defined frequency)[0m
|01:55:52|I|[32mFast command block trigger state: [1m[33m0[0m[32m (0=Idle, 2=Running)[0m
|01:55:52|I|[32mFast command block check if configuraiton registers have been set: [1m[33mconfigured[0m
|01:55:52|I|[32mFast command block error code (0=No error): [1m[33m0[0m
|01:55:52|I|[32mTrigger counter: [1m[33m0[0m
|01:55:52|I|[32mHybrid type: [1m[33m4[0m[32m (1=Single chip, 2=Double chip, 4=Quad chip)[0m
|01:55:52|I|[32mNumber of hybrids which can be potentially readout: [1m[33m2[0m
|01:55:52|I|[36m================== Done ==================[0m
|01:55:52|I|[32mInitializing board's registers:[0m
|01:55:52|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch1_thr: 0x[1m[33m80 (128)[0m
|01:55:52|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch2_thr: 0x[1m[33m80 (128)[0m
|01:55:52|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch3_thr: 0x[1m[33m80 (128)[0m
|01:55:52|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch4_thr: 0x[1m[33m80 (128)[0m
|01:55:52|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch5_thr: 0x[1m[33m80 (128)[0m
|01:55:52|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|01:55:52|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_3.triggers_to_accept: 0x[1m[33mA (10)[0m
|01:55:52|I|[1m[34m	--> Done[0m
|01:55:52|I|[32mChecking status of the optical links:[0m
|01:55:52|I|[1m[34m	--> Optical link n. active LpGBT chip tx:  [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|01:55:52|I|[1m[34m	--> Optical link n. active LpGBT chip rx:  [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|01:55:52|I|[1m[34m	--> Optical link n. active LpGBT chip mgt: [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|01:55:52|I|[36m=== Configuring frontend chip communication ===[0m
|01:55:52|I|[32mDown-link phase initialization...[0m
|01:55:52|I|[1m[34m	--> Done[0m
|01:55:52|I|[32mInitializing chip communication of hybrid: [0m[1m[33m0[0m
|01:55:52|I|[32mInitializing communicationng to/from RD53: [0m[1m[33m0[0m
|01:55:53|I|[32mConfiguring up-link lanes and monitoring...[0m
|01:55:53|I|[1m[34m	--> Done[0m
|01:55:53|I|[32mUp-link speed: [1m[33m1.28 Gbit/s[0m
|01:55:53|I|[36m==================== Done =====================[0m
|01:55:53|I|[32mChecking status communication RD53 --> FW[0m
|01:55:53|I|[1m[34m	--> Aurora speed: [1m[33m1.28 Gbit/s[0m
|01:55:53|I|[1m[34m	--> Total number of required data lanes: [1m[33m1[1m[34m i.e. [1m[33m00000000000000000001[0m
|01:55:53|I|[1m[34m	--> Total number of active data lanes:   [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:55:53|E|[1m[31m	--> Some data lanes are enabled but inactive[0m
|01:55:53|I|[32mTrying initialization sequence number: [1m[33m0[0m
|01:55:53|I|[1m[34m	--> Number of required data lanes for [board/opticalGroup/hybrid = [1m[33m0/0/0[1m[34m]: [1m[33m1[1m[34m i.e. [1m[33m00000000000000000001[0m
|01:55:53|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m0[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:55:53|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m1[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:55:53|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m2[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:55:53|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m3[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:55:54|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m4[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:56:04|I|[1m[35m@@@ Initializing the Hardware @@@[0m
|01:56:04|I|[1m[35m@@@ Configuring HW parsed from xml file @@@[0m
|01:56:04|I|[1m[34m	--> Found an Inner Tracker board[0m
|01:56:04|I|[32mConfiguring Board: [1m[33m0[0m
|01:56:04|I|[1m[34m	--> FW version : [1m[33m4.3[1m[34m -- Date (yy/mm/dd) : [1m[33m21/11/28[1m[34m -- Time (hour:minute:sec) : [1m[33m21:24:48[0m
|01:56:04|I|[1m[34m	--> Link type : [1m[33melectrical[1m[34m -- Optical speed : [1m[33m10 Gbit/s[1m[34m -- Frontend type : [1m[33mRD53B[0m
|01:56:04|I|[1m[34m	--> L12 FMC type : [1m[33m1[1m[34m -- L08 FMC type : [1m[33m3[1m[34m (1=KSU, 2=CERN, 3=DIO5, 4=OPTO, 5=FERMI, 7=NONE, 0=Unspecified)[0m
|01:56:04|I|[32mInitializing DIO5:[0m
|01:56:04|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.ext_clk_en: 0x[1m[33m0 (0)[0m
|01:56:04|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|01:56:04|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.trigger_source: 0x[1m[33m2 (2)[0m
|01:56:04|I|[1m[34m	--> Done[0m
|01:56:04|I|[32mReading clock generator (CDCE62005) configuration[0m
|01:56:04|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020320[0m
|01:56:04|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020321[0m
|01:56:04|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840302[0m
|01:56:04|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840303[0m
|01:56:04|I|[1m[34m	--> SPI register content: 0x[1m[33mEB140334[0m
|01:56:04|I|[1m[34m	--> SPI register content: 0x[1m[33m10000E75[0m
|01:56:04|I|[1m[34m	--> SPI register content: 0x[1m[33m030E02E6[0m
|01:56:04|I|[1m[34m	--> SPI register content: 0x[1m[33mBD800DF7[0m
|01:56:04|I|[1m[34m	--> SPI register content: 0x[1m[33m20009D58[0m
|01:56:04|W|[32mOptical link tx slow control status: [1m[31mnot ready[0m
|01:56:04|W|[32mOptical link rx slow control status: [1m[31mnot ready[0m
|01:56:04|I|[32mInput clock frequency (could be either internal or external, should be ~40 MHz): [1m[33m0 MHz[0m
|01:56:04|I|[32mGTX receiver clock frequency (~160 MHz (~320 MHz) for electrical (optical) readout): [1m[33m0 MHz[0m
|01:56:04|I|[36m=== Configuring FSM fast command block ===[0m
|01:56:04|I|[32mInternal trigger frequency (if enabled): [1m[33m30372 Hz[0m
|01:56:04|I|[32mChecking firmware status:[0m
|01:56:04|I|[1m[34m	--> Clock generator is [1m[33mlocked[0m
|01:56:04|I|[1m[34m	--> I2C [1m[33minitialized[0m
|01:56:04|I|[32mFast command block trigger source: [1m[33m2[0m[32m (1=IPBus, 2=Test-FSM, 3=TTC, 4=TLU, 5=External, 6=Hit-Or, 7=User-defined frequency)[0m
|01:56:04|I|[32mFast command block trigger state: [1m[33m0[0m[32m (0=Idle, 2=Running)[0m
|01:56:04|I|[32mFast command block check if configuraiton registers have been set: [1m[33mconfigured[0m
|01:56:04|I|[32mFast command block error code (0=No error): [1m[33m0[0m
|01:56:04|I|[32mTrigger counter: [1m[33m0[0m
|01:56:04|I|[32mHybrid type: [1m[33m4[0m[32m (1=Single chip, 2=Double chip, 4=Quad chip)[0m
|01:56:04|I|[32mNumber of hybrids which can be potentially readout: [1m[33m2[0m
|01:56:04|I|[36m================== Done ==================[0m
|01:56:04|I|[32mInitializing board's registers:[0m
|01:56:04|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch1_thr: 0x[1m[33m80 (128)[0m
|01:56:04|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch2_thr: 0x[1m[33m80 (128)[0m
|01:56:04|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch3_thr: 0x[1m[33m80 (128)[0m
|01:56:04|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch4_thr: 0x[1m[33m80 (128)[0m
|01:56:04|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch5_thr: 0x[1m[33m80 (128)[0m
|01:56:04|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|01:56:04|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_3.triggers_to_accept: 0x[1m[33mA (10)[0m
|01:56:04|I|[1m[34m	--> Done[0m
|01:56:04|I|[32mChecking status of the optical links:[0m
|01:56:04|I|[1m[34m	--> Optical link n. active LpGBT chip tx:  [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|01:56:04|I|[1m[34m	--> Optical link n. active LpGBT chip rx:  [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|01:56:04|I|[1m[34m	--> Optical link n. active LpGBT chip mgt: [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|01:56:04|I|[36m=== Configuring frontend chip communication ===[0m
|01:56:04|I|[32mDown-link phase initialization...[0m
|01:56:04|I|[1m[34m	--> Done[0m
|01:56:04|I|[32mInitializing chip communication of hybrid: [0m[1m[33m0[0m
|01:56:04|I|[32mInitializing communicationng to/from RD53: [0m[1m[33m0[0m
|01:56:05|I|[32mConfiguring up-link lanes and monitoring...[0m
|01:56:05|I|[1m[34m	--> Done[0m
|01:56:05|I|[32mUp-link speed: [1m[33m1.28 Gbit/s[0m
|01:56:05|I|[36m==================== Done =====================[0m
|01:56:05|I|[32mChecking status communication RD53 --> FW[0m
|01:56:05|I|[1m[34m	--> Aurora speed: [1m[33m1.28 Gbit/s[0m
|01:56:05|I|[1m[34m	--> Total number of required data lanes: [1m[33m1[1m[34m i.e. [1m[33m00000000000000000001[0m
|01:56:05|I|[1m[34m	--> Total number of active data lanes:   [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:56:05|E|[1m[31m	--> Some data lanes are enabled but inactive[0m
|01:56:05|I|[32mTrying initialization sequence number: [1m[33m0[0m
|01:56:05|I|[1m[34m	--> Number of required data lanes for [board/opticalGroup/hybrid = [1m[33m0/0/0[1m[34m]: [1m[33m1[1m[34m i.e. [1m[33m00000000000000000001[0m
|01:56:05|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m0[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:56:05|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m1[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:56:05|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m2[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:56:05|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m3[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:56:05|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m4[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:56:29|I|[1m[35m@@@ Initializing the Hardware @@@[0m
|01:56:29|I|[1m[35m@@@ Configuring HW parsed from xml file @@@[0m
|01:56:29|I|[1m[34m	--> Found an Inner Tracker board[0m
|01:56:29|I|[32mConfiguring Board: [1m[33m0[0m
|01:56:29|I|[1m[34m	--> FW version : [1m[33m4.3[1m[34m -- Date (yy/mm/dd) : [1m[33m21/11/28[1m[34m -- Time (hour:minute:sec) : [1m[33m21:24:48[0m
|01:56:29|I|[1m[34m	--> Link type : [1m[33melectrical[1m[34m -- Optical speed : [1m[33m10 Gbit/s[1m[34m -- Frontend type : [1m[33mRD53B[0m
|01:56:29|I|[1m[34m	--> L12 FMC type : [1m[33m1[1m[34m -- L08 FMC type : [1m[33m3[1m[34m (1=KSU, 2=CERN, 3=DIO5, 4=OPTO, 5=FERMI, 7=NONE, 0=Unspecified)[0m
|01:56:29|I|[32mInitializing DIO5:[0m
|01:56:29|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.ext_clk_en: 0x[1m[33m0 (0)[0m
|01:56:29|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|01:56:29|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.trigger_source: 0x[1m[33m2 (2)[0m
|01:56:29|I|[1m[34m	--> Done[0m
|01:56:29|I|[32mReading clock generator (CDCE62005) configuration[0m
|01:56:30|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020320[0m
|01:56:30|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020321[0m
|01:56:30|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840302[0m
|01:56:30|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840303[0m
|01:56:30|I|[1m[34m	--> SPI register content: 0x[1m[33mEB140334[0m
|01:56:30|I|[1m[34m	--> SPI register content: 0x[1m[33m10000E75[0m
|01:56:30|I|[1m[34m	--> SPI register content: 0x[1m[33m030E02E6[0m
|01:56:30|I|[1m[34m	--> SPI register content: 0x[1m[33mBD800DF7[0m
|01:56:30|I|[1m[34m	--> SPI register content: 0x[1m[33m20009D58[0m
|01:56:30|W|[32mOptical link tx slow control status: [1m[31mnot ready[0m
|01:56:30|W|[32mOptical link rx slow control status: [1m[31mnot ready[0m
|01:56:30|I|[32mInput clock frequency (could be either internal or external, should be ~40 MHz): [1m[33m0 MHz[0m
|01:56:30|I|[32mGTX receiver clock frequency (~160 MHz (~320 MHz) for electrical (optical) readout): [1m[33m0 MHz[0m
|01:56:30|I|[36m=== Configuring FSM fast command block ===[0m
|01:56:30|I|[32mInternal trigger frequency (if enabled): [1m[33m30372 Hz[0m
|01:56:30|I|[32mChecking firmware status:[0m
|01:56:30|I|[1m[34m	--> Clock generator is [1m[33mlocked[0m
|01:56:30|I|[1m[34m	--> I2C [1m[33minitialized[0m
|01:56:30|I|[32mFast command block trigger source: [1m[33m2[0m[32m (1=IPBus, 2=Test-FSM, 3=TTC, 4=TLU, 5=External, 6=Hit-Or, 7=User-defined frequency)[0m
|01:56:30|I|[32mFast command block trigger state: [1m[33m0[0m[32m (0=Idle, 2=Running)[0m
|01:56:30|I|[32mFast command block check if configuraiton registers have been set: [1m[33mconfigured[0m
|01:56:30|I|[32mFast command block error code (0=No error): [1m[33m0[0m
|01:56:30|I|[32mTrigger counter: [1m[33m0[0m
|01:56:30|I|[32mHybrid type: [1m[33m4[0m[32m (1=Single chip, 2=Double chip, 4=Quad chip)[0m
|01:56:30|I|[32mNumber of hybrids which can be potentially readout: [1m[33m2[0m
|01:56:30|I|[36m================== Done ==================[0m
|01:56:30|I|[32mInitializing board's registers:[0m
|01:56:30|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch1_thr: 0x[1m[33m80 (128)[0m
|01:56:30|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch2_thr: 0x[1m[33m80 (128)[0m
|01:56:30|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch3_thr: 0x[1m[33m80 (128)[0m
|01:56:30|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch4_thr: 0x[1m[33m80 (128)[0m
|01:56:30|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch5_thr: 0x[1m[33m80 (128)[0m
|01:56:30|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|01:56:30|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_3.triggers_to_accept: 0x[1m[33mA (10)[0m
|01:56:30|I|[1m[34m	--> Done[0m
|01:56:30|I|[32mChecking status of the optical links:[0m
|01:56:30|I|[1m[34m	--> Optical link n. active LpGBT chip tx:  [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|01:56:30|I|[1m[34m	--> Optical link n. active LpGBT chip rx:  [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|01:56:30|I|[1m[34m	--> Optical link n. active LpGBT chip mgt: [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|01:56:30|I|[36m=== Configuring frontend chip communication ===[0m
|01:56:30|I|[32mDown-link phase initialization...[0m
|01:56:30|I|[1m[34m	--> Done[0m
|01:56:30|I|[32mInitializing chip communication of hybrid: [0m[1m[33m0[0m
|01:56:30|I|[32mInitializing communicationng to/from RD53: [0m[1m[33m0[0m
|01:56:30|I|[32mConfiguring up-link lanes and monitoring...[0m
|01:56:30|I|[1m[34m	--> Done[0m
|01:56:30|I|[32mUp-link speed: [1m[33m1.28 Gbit/s[0m
|01:56:30|I|[36m==================== Done =====================[0m
|01:56:30|I|[32mChecking status communication RD53 --> FW[0m
|01:56:30|I|[1m[34m	--> Aurora speed: [1m[33m1.28 Gbit/s[0m
|01:56:30|I|[1m[34m	--> Total number of required data lanes: [1m[33m1[1m[34m i.e. [1m[33m00000000000000000001[0m
|01:56:30|I|[1m[34m	--> Total number of active data lanes:   [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:56:30|E|[1m[31m	--> Some data lanes are enabled but inactive[0m
|01:56:30|I|[32mTrying initialization sequence number: [1m[33m0[0m
|01:56:30|I|[1m[34m	--> Number of required data lanes for [board/opticalGroup/hybrid = [1m[33m0/0/0[1m[34m]: [1m[33m1[1m[34m i.e. [1m[33m00000000000000000001[0m
|01:56:30|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m0[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:56:30|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m1[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:56:31|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m2[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:56:31|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m3[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|01:56:31|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m4[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:01:57|I|[1m[35m@@@ Initializing the Hardware @@@[0m
|02:01:57|I|[1m[35m@@@ Configuring HW parsed from xml file @@@[0m
|02:01:57|I|[1m[34m	--> Found an Inner Tracker board[0m
|02:01:57|I|[32mConfiguring Board: [1m[33m0[0m
|02:01:57|I|[1m[34m	--> FW version : [1m[33m4.3[1m[34m -- Date (yy/mm/dd) : [1m[33m21/11/28[1m[34m -- Time (hour:minute:sec) : [1m[33m21:24:48[0m
|02:01:57|I|[1m[34m	--> Link type : [1m[33melectrical[1m[34m -- Optical speed : [1m[33m10 Gbit/s[1m[34m -- Frontend type : [1m[33mRD53B[0m
|02:01:57|I|[1m[34m	--> L12 FMC type : [1m[33m1[1m[34m -- L08 FMC type : [1m[33m3[1m[34m (1=KSU, 2=CERN, 3=DIO5, 4=OPTO, 5=FERMI, 7=NONE, 0=Unspecified)[0m
|02:01:57|I|[32mInitializing DIO5:[0m
|02:01:57|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.ext_clk_en: 0x[1m[33m0 (0)[0m
|02:01:57|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|02:01:57|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.trigger_source: 0x[1m[33m2 (2)[0m
|02:01:57|I|[1m[34m	--> Done[0m
|02:01:57|I|[32mReading clock generator (CDCE62005) configuration[0m
|02:01:57|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020320[0m
|02:01:57|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020321[0m
|02:01:57|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840302[0m
|02:01:57|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840303[0m
|02:01:57|I|[1m[34m	--> SPI register content: 0x[1m[33mEB140334[0m
|02:01:57|I|[1m[34m	--> SPI register content: 0x[1m[33m10000E75[0m
|02:01:57|I|[1m[34m	--> SPI register content: 0x[1m[33m030E02E6[0m
|02:01:57|I|[1m[34m	--> SPI register content: 0x[1m[33mBD800DF7[0m
|02:01:57|I|[1m[34m	--> SPI register content: 0x[1m[33m20009D58[0m
|02:01:57|W|[32mOptical link tx slow control status: [1m[31mnot ready[0m
|02:01:57|W|[32mOptical link rx slow control status: [1m[31mnot ready[0m
|02:01:57|I|[32mInput clock frequency (could be either internal or external, should be ~40 MHz): [1m[33m0 MHz[0m
|02:01:57|I|[32mGTX receiver clock frequency (~160 MHz (~320 MHz) for electrical (optical) readout): [1m[33m0 MHz[0m
|02:01:57|I|[36m=== Configuring FSM fast command block ===[0m
|02:01:57|I|[32mInternal trigger frequency (if enabled): [1m[33m30372 Hz[0m
|02:01:57|I|[32mChecking firmware status:[0m
|02:01:57|I|[1m[34m	--> Clock generator is [1m[33mlocked[0m
|02:01:57|I|[1m[34m	--> I2C [1m[33minitialized[0m
|02:01:57|I|[32mFast command block trigger source: [1m[33m2[0m[32m (1=IPBus, 2=Test-FSM, 3=TTC, 4=TLU, 5=External, 6=Hit-Or, 7=User-defined frequency)[0m
|02:01:57|I|[32mFast command block trigger state: [1m[33m0[0m[32m (0=Idle, 2=Running)[0m
|02:01:57|I|[32mFast command block check if configuraiton registers have been set: [1m[33mconfigured[0m
|02:01:57|I|[32mFast command block error code (0=No error): [1m[33m0[0m
|02:01:57|I|[32mTrigger counter: [1m[33m0[0m
|02:01:57|I|[32mHybrid type: [1m[33m4[0m[32m (1=Single chip, 2=Double chip, 4=Quad chip)[0m
|02:01:57|I|[32mNumber of hybrids which can be potentially readout: [1m[33m2[0m
|02:01:57|I|[36m================== Done ==================[0m
|02:01:57|I|[32mInitializing board's registers:[0m
|02:01:57|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch1_thr: 0x[1m[33m80 (128)[0m
|02:01:57|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch2_thr: 0x[1m[33m80 (128)[0m
|02:01:57|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch3_thr: 0x[1m[33m80 (128)[0m
|02:01:57|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch4_thr: 0x[1m[33m80 (128)[0m
|02:01:57|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch5_thr: 0x[1m[33m80 (128)[0m
|02:01:57|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|02:01:57|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_3.triggers_to_accept: 0x[1m[33mA (10)[0m
|02:01:57|I|[1m[34m	--> Done[0m
|02:01:57|I|[32mChecking status of the optical links:[0m
|02:01:57|I|[1m[34m	--> Optical link n. active LpGBT chip tx:  [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|02:01:57|I|[1m[34m	--> Optical link n. active LpGBT chip rx:  [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|02:01:57|I|[1m[34m	--> Optical link n. active LpGBT chip mgt: [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|02:01:57|I|[36m=== Configuring frontend chip communication ===[0m
|02:01:57|I|[32mDown-link phase initialization...[0m
|02:01:57|I|[1m[34m	--> Done[0m
|02:01:57|I|[32mInitializing chip communication of hybrid: [0m[1m[33m0[0m
|02:01:57|I|[32mInitializing communicationng to/from RD53: [0m[1m[33m0[0m
|02:01:57|I|[32mConfiguring up-link lanes and monitoring...[0m
|02:01:58|I|[1m[34m	--> Done[0m
|02:01:58|I|[32mUp-link speed: [1m[33m1.28 Gbit/s[0m
|02:01:58|I|[36m==================== Done =====================[0m
|02:01:58|I|[32mChecking status communication RD53 --> FW[0m
|02:01:58|I|[1m[34m	--> Aurora speed: [1m[33m1.28 Gbit/s[0m
|02:01:58|I|[1m[34m	--> Total number of required data lanes: [1m[33m1[1m[34m i.e. [1m[33m00000000000000000001[0m
|02:01:58|I|[1m[34m	--> Total number of active data lanes:   [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:01:58|E|[1m[31m	--> Some data lanes are enabled but inactive[0m
|02:01:58|I|[32mTrying initialization sequence number: [1m[33m0[0m
|02:01:58|I|[1m[34m	--> Number of required data lanes for [board/opticalGroup/hybrid = [1m[33m0/0/0[1m[34m]: [1m[33m1[1m[34m i.e. [1m[33m00000000000000000001[0m
|02:01:58|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m0[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:01:58|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m1[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:01:58|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m2[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:01:58|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m3[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:01:58|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m4[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:05:06|I|[1m[35m@@@ Initializing the Hardware @@@[0m
|02:05:06|I|[1m[35m@@@ Configuring HW parsed from xml file @@@[0m
|02:05:06|I|[1m[34m	--> Found an Inner Tracker board[0m
|02:05:06|I|[32mConfiguring Board: [1m[33m0[0m
|02:05:06|I|[1m[34m	--> FW version : [1m[33m4.3[1m[34m -- Date (yy/mm/dd) : [1m[33m21/11/28[1m[34m -- Time (hour:minute:sec) : [1m[33m21:24:48[0m
|02:05:06|I|[1m[34m	--> Link type : [1m[33melectrical[1m[34m -- Optical speed : [1m[33m10 Gbit/s[1m[34m -- Frontend type : [1m[33mRD53B[0m
|02:05:06|I|[1m[34m	--> L12 FMC type : [1m[33m1[1m[34m -- L08 FMC type : [1m[33m3[1m[34m (1=KSU, 2=CERN, 3=DIO5, 4=OPTO, 5=FERMI, 7=NONE, 0=Unspecified)[0m
|02:05:06|I|[32mInitializing DIO5:[0m
|02:05:06|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.ext_clk_en: 0x[1m[33m0 (0)[0m
|02:05:06|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|02:05:06|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.trigger_source: 0x[1m[33m2 (2)[0m
|02:05:06|I|[1m[34m	--> Done[0m
|02:05:06|I|[32mReading clock generator (CDCE62005) configuration[0m
|02:05:06|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020320[0m
|02:05:06|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020321[0m
|02:05:06|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840302[0m
|02:05:06|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840303[0m
|02:05:06|I|[1m[34m	--> SPI register content: 0x[1m[33mEB140334[0m
|02:05:06|I|[1m[34m	--> SPI register content: 0x[1m[33m10000E75[0m
|02:05:06|I|[1m[34m	--> SPI register content: 0x[1m[33m030E02E6[0m
|02:05:06|I|[1m[34m	--> SPI register content: 0x[1m[33mBD800DF7[0m
|02:05:06|I|[1m[34m	--> SPI register content: 0x[1m[33m20009D58[0m
|02:05:06|W|[32mOptical link tx slow control status: [1m[31mnot ready[0m
|02:05:06|W|[32mOptical link rx slow control status: [1m[31mnot ready[0m
|02:05:06|I|[32mInput clock frequency (could be either internal or external, should be ~40 MHz): [1m[33m0 MHz[0m
|02:05:06|I|[32mGTX receiver clock frequency (~160 MHz (~320 MHz) for electrical (optical) readout): [1m[33m0 MHz[0m
|02:05:06|I|[36m=== Configuring FSM fast command block ===[0m
|02:05:06|I|[32mInternal trigger frequency (if enabled): [1m[33m30372 Hz[0m
|02:05:06|I|[32mChecking firmware status:[0m
|02:05:06|I|[1m[34m	--> Clock generator is [1m[33mlocked[0m
|02:05:06|I|[1m[34m	--> I2C [1m[33minitialized[0m
|02:05:06|I|[32mFast command block trigger source: [1m[33m2[0m[32m (1=IPBus, 2=Test-FSM, 3=TTC, 4=TLU, 5=External, 6=Hit-Or, 7=User-defined frequency)[0m
|02:05:06|I|[32mFast command block trigger state: [1m[33m0[0m[32m (0=Idle, 2=Running)[0m
|02:05:06|I|[32mFast command block check if configuraiton registers have been set: [1m[33mconfigured[0m
|02:05:06|I|[32mFast command block error code (0=No error): [1m[33m0[0m
|02:05:06|I|[32mTrigger counter: [1m[33m0[0m
|02:05:06|I|[32mHybrid type: [1m[33m4[0m[32m (1=Single chip, 2=Double chip, 4=Quad chip)[0m
|02:05:06|I|[32mNumber of hybrids which can be potentially readout: [1m[33m2[0m
|02:05:06|I|[36m================== Done ==================[0m
|02:05:06|I|[32mInitializing board's registers:[0m
|02:05:06|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch1_thr: 0x[1m[33m80 (128)[0m
|02:05:06|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch2_thr: 0x[1m[33m80 (128)[0m
|02:05:06|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch3_thr: 0x[1m[33m80 (128)[0m
|02:05:06|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch4_thr: 0x[1m[33m80 (128)[0m
|02:05:06|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch5_thr: 0x[1m[33m80 (128)[0m
|02:05:06|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|02:05:06|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_3.triggers_to_accept: 0x[1m[33mA (10)[0m
|02:05:06|I|[1m[34m	--> Done[0m
|02:05:06|I|[32mChecking status of the optical links:[0m
|02:05:06|I|[1m[34m	--> Optical link n. active LpGBT chip tx:  [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|02:05:06|I|[1m[34m	--> Optical link n. active LpGBT chip rx:  [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|02:05:06|I|[1m[34m	--> Optical link n. active LpGBT chip mgt: [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|02:05:06|I|[36m=== Configuring frontend chip communication ===[0m
|02:05:06|I|[32mDown-link phase initialization...[0m
|02:05:06|I|[1m[34m	--> Done[0m
|02:05:06|I|[32mInitializing chip communication of hybrid: [0m[1m[33m0[0m
|02:05:06|I|[32mInitializing communicationng to/from RD53: [0m[1m[33m0[0m
|02:05:07|I|[32mConfiguring up-link lanes and monitoring...[0m
|02:05:07|I|[1m[34m	--> Done[0m
|02:05:07|I|[32mUp-link speed: [1m[33m1.28 Gbit/s[0m
|02:05:07|I|[36m==================== Done =====================[0m
|02:05:07|I|[32mChecking status communication RD53 --> FW[0m
|02:05:07|I|[1m[34m	--> Aurora speed: [1m[33m1.28 Gbit/s[0m
|02:05:07|I|[1m[34m	--> Total number of required data lanes: [1m[33m1[1m[34m i.e. [1m[33m00000000000000000001[0m
|02:05:07|I|[1m[34m	--> Total number of active data lanes:   [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:05:07|E|[1m[31m	--> Some data lanes are enabled but inactive[0m
|02:05:07|I|[32mTrying initialization sequence number: [1m[33m0[0m
|02:05:07|I|[1m[34m	--> Number of required data lanes for [board/opticalGroup/hybrid = [1m[33m0/0/0[1m[34m]: [1m[33m1[1m[34m i.e. [1m[33m00000000000000000001[0m
|02:05:07|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m0[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:05:07|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m1[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:05:07|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m2[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:05:07|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m3[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:05:07|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m4[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:33:04|I|[1m[35m@@@ Initializing the Hardware @@@[0m
|02:33:04|I|[1m[35m@@@ Configuring HW parsed from xml file @@@[0m
|02:33:04|I|[1m[34m	--> Found an Inner Tracker board[0m
|02:33:04|I|[32mConfiguring Board: [1m[33m0[0m
|02:33:04|I|[1m[34m	--> FW version : [1m[33m4.3[1m[34m -- Date (yy/mm/dd) : [1m[33m21/11/28[1m[34m -- Time (hour:minute:sec) : [1m[33m21:24:48[0m
|02:33:04|I|[1m[34m	--> Link type : [1m[33melectrical[1m[34m -- Optical speed : [1m[33m10 Gbit/s[1m[34m -- Frontend type : [1m[33mRD53B[0m
|02:33:04|I|[1m[34m	--> L12 FMC type : [1m[33m1[1m[34m -- L08 FMC type : [1m[33m3[1m[34m (1=KSU, 2=CERN, 3=DIO5, 4=OPTO, 5=FERMI, 7=NONE, 0=Unspecified)[0m
|02:33:04|I|[32mInitializing DIO5:[0m
|02:33:04|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.ext_clk_en: 0x[1m[33m0 (0)[0m
|02:33:04|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|02:33:04|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.trigger_source: 0x[1m[33m2 (2)[0m
|02:33:04|I|[1m[34m	--> Done[0m
|02:33:04|I|[32mReading clock generator (CDCE62005) configuration[0m
|02:33:04|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020320[0m
|02:33:04|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020321[0m
|02:33:04|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840302[0m
|02:33:04|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840303[0m
|02:33:04|I|[1m[34m	--> SPI register content: 0x[1m[33mEB140334[0m
|02:33:04|I|[1m[34m	--> SPI register content: 0x[1m[33m10000E75[0m
|02:33:04|I|[1m[34m	--> SPI register content: 0x[1m[33m030E02E6[0m
|02:33:04|I|[1m[34m	--> SPI register content: 0x[1m[33mBD800DF7[0m
|02:33:04|I|[1m[34m	--> SPI register content: 0x[1m[33m20009D58[0m
|02:33:04|W|[32mOptical link tx slow control status: [1m[31mnot ready[0m
|02:33:04|W|[32mOptical link rx slow control status: [1m[31mnot ready[0m
|02:33:04|I|[32mInput clock frequency (could be either internal or external, should be ~40 MHz): [1m[33m0 MHz[0m
|02:33:04|I|[32mGTX receiver clock frequency (~160 MHz (~320 MHz) for electrical (optical) readout): [1m[33m0 MHz[0m
|02:33:04|I|[36m=== Configuring FSM fast command block ===[0m
|02:33:04|I|[32mInternal trigger frequency (if enabled): [1m[33m30372 Hz[0m
|02:33:04|I|[32mChecking firmware status:[0m
|02:33:04|I|[1m[34m	--> Clock generator is [1m[33mlocked[0m
|02:33:04|I|[1m[34m	--> I2C [1m[33minitialized[0m
|02:33:04|I|[32mFast command block trigger source: [1m[33m2[0m[32m (1=IPBus, 2=Test-FSM, 3=TTC, 4=TLU, 5=External, 6=Hit-Or, 7=User-defined frequency)[0m
|02:33:04|I|[32mFast command block trigger state: [1m[33m0[0m[32m (0=Idle, 2=Running)[0m
|02:33:04|I|[32mFast command block check if configuraiton registers have been set: [1m[33mconfigured[0m
|02:33:04|I|[32mFast command block error code (0=No error): [1m[33m0[0m
|02:33:04|I|[32mTrigger counter: [1m[33m0[0m
|02:33:04|I|[32mHybrid type: [1m[33m4[0m[32m (1=Single chip, 2=Double chip, 4=Quad chip)[0m
|02:33:04|I|[32mNumber of hybrids which can be potentially readout: [1m[33m2[0m
|02:33:04|I|[36m================== Done ==================[0m
|02:33:04|I|[32mInitializing board's registers:[0m
|02:33:04|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch1_thr: 0x[1m[33m80 (128)[0m
|02:33:04|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch2_thr: 0x[1m[33m80 (128)[0m
|02:33:04|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch3_thr: 0x[1m[33m80 (128)[0m
|02:33:04|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch4_thr: 0x[1m[33m80 (128)[0m
|02:33:04|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch5_thr: 0x[1m[33m80 (128)[0m
|02:33:04|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|02:33:04|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_3.triggers_to_accept: 0x[1m[33mA (10)[0m
|02:33:04|I|[1m[34m	--> Done[0m
|02:33:04|I|[32mChecking status of the optical links:[0m
|02:33:04|I|[1m[34m	--> Optical link n. active LpGBT chip tx:  [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|02:33:04|I|[1m[34m	--> Optical link n. active LpGBT chip rx:  [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|02:33:04|I|[1m[34m	--> Optical link n. active LpGBT chip mgt: [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|02:33:04|I|[36m=== Configuring frontend chip communication ===[0m
|02:33:04|I|[32mDown-link phase initialization...[0m
|02:33:04|I|[1m[34m	--> Done[0m
|02:33:04|I|[32mInitializing chip communication of hybrid: [0m[1m[33m0[0m
|02:33:04|I|[32mInitializing communicationng to/from RD53: [0m[1m[33m0[0m
|02:33:04|I|[32mConfiguring up-link lanes and monitoring...[0m
|02:33:04|I|[1m[34m	--> Done[0m
|02:33:04|I|[32mUp-link speed: [1m[33m1.28 Gbit/s[0m
|02:33:05|I|[36m==================== Done =====================[0m
|02:33:05|I|[32mChecking status communication RD53 --> FW[0m
|02:33:05|I|[1m[34m	--> Aurora speed: [1m[33m1.28 Gbit/s[0m
|02:33:05|I|[1m[34m	--> Total number of required data lanes: [1m[33m1[1m[34m i.e. [1m[33m00000000000000000001[0m
|02:33:05|I|[1m[34m	--> Total number of active data lanes:   [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:33:05|E|[1m[31m	--> Some data lanes are enabled but inactive[0m
|02:33:05|I|[32mTrying initialization sequence number: [1m[33m0[0m
|02:33:05|I|[1m[34m	--> Number of required data lanes for [board/opticalGroup/hybrid = [1m[33m0/0/0[1m[34m]: [1m[33m1[1m[34m i.e. [1m[33m00000000000000000001[0m
|02:33:05|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m0[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:33:05|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m1[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:33:05|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m2[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:33:05|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m3[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:33:05|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m4[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:33:05|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m5[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:33:05|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m6[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:33:05|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m7[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:33:05|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m8[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:33:06|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m9[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:33:06|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m10[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:33:06|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m11[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:33:06|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m12[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:33:06|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m13[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:33:06|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m14[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:46:55|I|[1m[35m@@@ Initializing the Hardware @@@[0m
|02:46:55|I|[1m[35m@@@ Configuring HW parsed from xml file @@@[0m
|02:46:55|I|[1m[34m	--> Found an Inner Tracker board[0m
|02:46:55|I|[32mConfiguring Board: [1m[33m0[0m
|02:46:55|I|[1m[34m	--> FW version : [1m[33m4.3[1m[34m -- Date (yy/mm/dd) : [1m[33m21/11/28[1m[34m -- Time (hour:minute:sec) : [1m[33m21:24:48[0m
|02:46:55|I|[1m[34m	--> Link type : [1m[33melectrical[1m[34m -- Optical speed : [1m[33m10 Gbit/s[1m[34m -- Frontend type : [1m[33mRD53B[0m
|02:46:55|I|[1m[34m	--> L12 FMC type : [1m[33m1[1m[34m -- L08 FMC type : [1m[33m3[1m[34m (1=KSU, 2=CERN, 3=DIO5, 4=OPTO, 5=FERMI, 7=NONE, 0=Unspecified)[0m
|02:46:55|I|[32mInitializing DIO5:[0m
|02:46:55|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.ext_clk_en: 0x[1m[33m0 (0)[0m
|02:46:55|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|02:46:55|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.trigger_source: 0x[1m[33m2 (2)[0m
|02:46:55|I|[1m[34m	--> Done[0m
|02:46:55|I|[32mReading clock generator (CDCE62005) configuration[0m
|02:46:55|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020320[0m
|02:46:55|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020321[0m
|02:46:55|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840302[0m
|02:46:55|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840303[0m
|02:46:55|I|[1m[34m	--> SPI register content: 0x[1m[33mEB140334[0m
|02:46:55|I|[1m[34m	--> SPI register content: 0x[1m[33m10000E75[0m
|02:46:55|I|[1m[34m	--> SPI register content: 0x[1m[33m030E02E6[0m
|02:46:55|I|[1m[34m	--> SPI register content: 0x[1m[33mBD800DF7[0m
|02:46:55|I|[1m[34m	--> SPI register content: 0x[1m[33m20009D58[0m
|02:46:55|W|[32mOptical link tx slow control status: [1m[31mnot ready[0m
|02:46:55|W|[32mOptical link rx slow control status: [1m[31mnot ready[0m
|02:46:55|I|[32mInput clock frequency (could be either internal or external, should be ~40 MHz): [1m[33m0 MHz[0m
|02:46:55|I|[32mGTX receiver clock frequency (~160 MHz (~320 MHz) for electrical (optical) readout): [1m[33m0 MHz[0m
|02:46:55|I|[36m=== Configuring FSM fast command block ===[0m
|02:46:55|I|[32mInternal trigger frequency (if enabled): [1m[33m30581 Hz[0m
|02:46:55|I|[32mChecking firmware status:[0m
|02:46:55|I|[1m[34m	--> Clock generator is [1m[33mlocked[0m
|02:46:55|I|[1m[34m	--> I2C [1m[33minitialized[0m
|02:46:55|I|[32mFast command block trigger source: [1m[33m2[0m[32m (1=IPBus, 2=Test-FSM, 3=TTC, 4=TLU, 5=External, 6=Hit-Or, 7=User-defined frequency)[0m
|02:46:55|I|[32mFast command block trigger state: [1m[33m0[0m[32m (0=Idle, 2=Running)[0m
|02:46:55|I|[32mFast command block check if configuraiton registers have been set: [1m[33mconfigured[0m
|02:46:55|I|[32mFast command block error code (0=No error): [1m[33m0[0m
|02:46:55|I|[32mTrigger counter: [1m[33m0[0m
|02:46:55|I|[32mHybrid type: [1m[33m4[0m[32m (1=Single chip, 2=Double chip, 4=Quad chip)[0m
|02:46:55|I|[32mNumber of hybrids which can be potentially readout: [1m[33m2[0m
|02:46:55|I|[36m================== Done ==================[0m
|02:46:55|I|[32mInitializing board's registers:[0m
|02:46:55|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch1_thr: 0x[1m[33m80 (128)[0m
|02:46:55|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch2_thr: 0x[1m[33m80 (128)[0m
|02:46:55|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch3_thr: 0x[1m[33m80 (128)[0m
|02:46:55|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch4_thr: 0x[1m[33m80 (128)[0m
|02:46:55|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch5_thr: 0x[1m[33m80 (128)[0m
|02:46:55|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|02:46:55|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_3.triggers_to_accept: 0x[1m[33mA (10)[0m
|02:46:55|I|[1m[34m	--> Done[0m
|02:46:55|I|[32mChecking status of the optical links:[0m
|02:46:55|I|[1m[34m	--> Optical link n. active LpGBT chip tx:  [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|02:46:55|I|[1m[34m	--> Optical link n. active LpGBT chip rx:  [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|02:46:55|I|[1m[34m	--> Optical link n. active LpGBT chip mgt: [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|02:46:55|I|[36m=== Configuring frontend chip communication ===[0m
|02:46:55|I|[32mDown-link phase initialization...[0m
|02:46:55|I|[1m[34m	--> Done[0m
|02:46:55|I|[32mInitializing chip communication of hybrid: [0m[1m[33m0[0m
|02:46:55|I|[32mInitializing communicationng to/from RD53: [0m[1m[33m0[0m
|02:46:56|I|[32mConfiguring up-link lanes and monitoring...[0m
|02:46:56|I|[1m[34m	--> Done[0m
|02:46:56|I|[32mUp-link speed: [1m[33m1.28 Gbit/s[0m
|02:46:56|I|[32mInitializing communicationng to/from RD53: [0m[1m[33m1[0m
|02:46:56|I|[32mConfiguring up-link lanes and monitoring...[0m
|02:46:56|I|[1m[34m	--> Done[0m
|02:46:56|I|[32mUp-link speed: [1m[33m1.28 Gbit/s[0m
|02:46:57|I|[32mInitializing communicationng to/from RD53: [0m[1m[33m2[0m
|02:46:57|I|[32mConfiguring up-link lanes and monitoring...[0m
|02:46:57|I|[1m[34m	--> Done[0m
|02:46:57|I|[32mUp-link speed: [1m[33m1.28 Gbit/s[0m
|02:46:57|I|[36m==================== Done =====================[0m
|02:46:57|I|[32mChecking status communication RD53 --> FW[0m
|02:46:57|I|[1m[34m	--> Aurora speed: [1m[33m1.28 Gbit/s[0m
|02:46:57|I|[1m[34m	--> Total number of required data lanes: [1m[33m3[1m[34m i.e. [1m[33m00000000000000000111[0m
|02:46:57|I|[1m[34m	--> Total number of active data lanes:   [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:46:57|E|[1m[31m	--> Some data lanes are enabled but inactive[0m
|02:46:57|I|[32mTrying initialization sequence number: [1m[33m0[0m
|02:46:57|I|[1m[34m	--> Number of required data lanes for [board/opticalGroup/hybrid = [1m[33m0/0/0[1m[34m]: [1m[33m3[1m[34m i.e. [1m[33m00000000000000000111[0m
|02:46:57|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m0[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:46:57|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m1[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:46:57|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m2[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:46:57|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m3[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:46:58|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m4[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:46:58|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m5[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:46:58|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m6[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:46:58|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m7[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:46:58|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m8[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:46:58|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m9[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:46:58|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m10[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:46:58|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m11[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:46:58|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m12[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:46:59|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m13[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:46:59|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m14[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:46:59|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m15[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:46:59|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m16[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:46:59|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m17[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:46:59|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m18[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:46:59|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m19[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:46:59|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m20[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:46:59|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m21[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:46:59|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m22[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:47:00|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m23[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:47:00|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m24[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:47:00|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m25[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:47:00|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m26[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:48:02|I|[1m[35m@@@ Initializing the Hardware @@@[0m
|02:48:02|I|[1m[35m@@@ Configuring HW parsed from xml file @@@[0m
|02:48:02|I|[1m[34m	--> Found an Inner Tracker board[0m
|02:48:02|I|[32mConfiguring Board: [1m[33m0[0m
|02:48:02|I|[1m[34m	--> FW version : [1m[33m4.3[1m[34m -- Date (yy/mm/dd) : [1m[33m21/11/28[1m[34m -- Time (hour:minute:sec) : [1m[33m21:24:48[0m
|02:48:02|I|[1m[34m	--> Link type : [1m[33melectrical[1m[34m -- Optical speed : [1m[33m10 Gbit/s[1m[34m -- Frontend type : [1m[33mRD53B[0m
|02:48:02|I|[1m[34m	--> L12 FMC type : [1m[33m1[1m[34m -- L08 FMC type : [1m[33m3[1m[34m (1=KSU, 2=CERN, 3=DIO5, 4=OPTO, 5=FERMI, 7=NONE, 0=Unspecified)[0m
|02:48:02|I|[32mInitializing DIO5:[0m
|02:48:02|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.ext_clk_en: 0x[1m[33m0 (0)[0m
|02:48:02|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|02:48:02|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.trigger_source: 0x[1m[33m2 (2)[0m
|02:48:02|I|[1m[34m	--> Done[0m
|02:48:03|I|[32mReading clock generator (CDCE62005) configuration[0m
|02:48:03|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020320[0m
|02:48:03|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020321[0m
|02:48:03|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840302[0m
|02:48:03|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840303[0m
|02:48:03|I|[1m[34m	--> SPI register content: 0x[1m[33mEB140334[0m
|02:48:03|I|[1m[34m	--> SPI register content: 0x[1m[33m10000E75[0m
|02:48:03|I|[1m[34m	--> SPI register content: 0x[1m[33m030E02E6[0m
|02:48:03|I|[1m[34m	--> SPI register content: 0x[1m[33mBD800DF7[0m
|02:48:03|I|[1m[34m	--> SPI register content: 0x[1m[33m20009D58[0m
|02:48:03|W|[32mOptical link tx slow control status: [1m[31mnot ready[0m
|02:48:03|W|[32mOptical link rx slow control status: [1m[31mnot ready[0m
|02:48:03|I|[32mInput clock frequency (could be either internal or external, should be ~40 MHz): [1m[33m0 MHz[0m
|02:48:03|I|[32mGTX receiver clock frequency (~160 MHz (~320 MHz) for electrical (optical) readout): [1m[33m0 MHz[0m
|02:48:03|I|[36m=== Configuring FSM fast command block ===[0m
|02:48:03|I|[32mInternal trigger frequency (if enabled): [1m[33m30581 Hz[0m
|02:48:03|I|[32mChecking firmware status:[0m
|02:48:03|I|[1m[34m	--> Clock generator is [1m[33mlocked[0m
|02:48:03|I|[1m[34m	--> I2C [1m[33minitialized[0m
|02:48:03|I|[32mFast command block trigger source: [1m[33m2[0m[32m (1=IPBus, 2=Test-FSM, 3=TTC, 4=TLU, 5=External, 6=Hit-Or, 7=User-defined frequency)[0m
|02:48:03|I|[32mFast command block trigger state: [1m[33m0[0m[32m (0=Idle, 2=Running)[0m
|02:48:03|I|[32mFast command block check if configuraiton registers have been set: [1m[33mconfigured[0m
|02:48:03|I|[32mFast command block error code (0=No error): [1m[33m0[0m
|02:48:03|I|[32mTrigger counter: [1m[33m0[0m
|02:48:03|I|[32mHybrid type: [1m[33m4[0m[32m (1=Single chip, 2=Double chip, 4=Quad chip)[0m
|02:48:03|I|[32mNumber of hybrids which can be potentially readout: [1m[33m2[0m
|02:48:03|I|[36m================== Done ==================[0m
|02:48:03|I|[32mInitializing board's registers:[0m
|02:48:03|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch1_thr: 0x[1m[33m80 (128)[0m
|02:48:03|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch2_thr: 0x[1m[33m80 (128)[0m
|02:48:03|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch3_thr: 0x[1m[33m80 (128)[0m
|02:48:03|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch4_thr: 0x[1m[33m80 (128)[0m
|02:48:03|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch5_thr: 0x[1m[33m80 (128)[0m
|02:48:03|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|02:48:03|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_3.triggers_to_accept: 0x[1m[33mA (10)[0m
|02:48:03|I|[1m[34m	--> Done[0m
|02:48:03|I|[32mChecking status of the optical links:[0m
|02:48:03|I|[1m[34m	--> Optical link n. active LpGBT chip tx:  [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|02:48:03|I|[1m[34m	--> Optical link n. active LpGBT chip rx:  [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|02:48:03|I|[1m[34m	--> Optical link n. active LpGBT chip mgt: [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|02:48:03|I|[36m=== Configuring frontend chip communication ===[0m
|02:48:03|I|[32mDown-link phase initialization...[0m
|02:48:03|I|[1m[34m	--> Done[0m
|02:48:03|I|[32mInitializing chip communication of hybrid: [0m[1m[33m0[0m
|02:48:03|I|[32mInitializing communicationng to/from RD53: [0m[1m[33m0[0m
|02:48:03|I|[32mConfiguring up-link lanes and monitoring...[0m
|02:48:03|I|[1m[34m	--> Done[0m
|02:48:03|I|[32mUp-link speed: [1m[33m1.28 Gbit/s[0m
|02:48:03|I|[32mInitializing communicationng to/from RD53: [0m[1m[33m1[0m
|02:48:03|I|[32mConfiguring up-link lanes and monitoring...[0m
|02:48:04|I|[1m[34m	--> Done[0m
|02:48:04|I|[32mUp-link speed: [1m[33m1.28 Gbit/s[0m
|02:48:04|I|[32mInitializing communicationng to/from RD53: [0m[1m[33m2[0m
|02:48:04|I|[32mConfiguring up-link lanes and monitoring...[0m
|02:48:04|I|[1m[34m	--> Done[0m
|02:48:04|I|[32mUp-link speed: [1m[33m1.28 Gbit/s[0m
|02:48:04|I|[36m==================== Done =====================[0m
|02:48:04|I|[32mChecking status communication RD53 --> FW[0m
|02:48:04|I|[1m[34m	--> Aurora speed: [1m[33m1.28 Gbit/s[0m
|02:48:04|I|[1m[34m	--> Total number of required data lanes: [1m[33m3[1m[34m i.e. [1m[33m00000000000000000111[0m
|02:48:04|I|[1m[34m	--> Total number of active data lanes:   [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:48:04|E|[1m[31m	--> Some data lanes are enabled but inactive[0m
|02:48:04|I|[32mTrying initialization sequence number: [1m[33m0[0m
|02:48:04|I|[1m[34m	--> Number of required data lanes for [board/opticalGroup/hybrid = [1m[33m0/0/0[1m[34m]: [1m[33m3[1m[34m i.e. [1m[33m00000000000000000111[0m
|02:48:04|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m0[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:48:05|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m1[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:48:05|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m2[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:48:05|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m3[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:48:05|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m4[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:48:05|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m5[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:48:05|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m6[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:48:05|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m7[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:48:05|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m8[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:48:05|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m9[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:48:06|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m10[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:48:06|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m11[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:48:06|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m12[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:48:06|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m13[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:48:06|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m14[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:48:06|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m15[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:48:06|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m16[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:48:40|I|[1m[35m@@@ Initializing the Hardware @@@[0m
|02:48:40|I|[1m[35m@@@ Configuring HW parsed from xml file @@@[0m
|02:48:40|I|[1m[34m	--> Found an Inner Tracker board[0m
|02:48:40|I|[32mConfiguring Board: [1m[33m0[0m
|02:48:40|I|[1m[34m	--> FW version : [1m[33m4.3[1m[34m -- Date (yy/mm/dd) : [1m[33m21/11/28[1m[34m -- Time (hour:minute:sec) : [1m[33m21:24:48[0m
|02:48:40|I|[1m[34m	--> Link type : [1m[33melectrical[1m[34m -- Optical speed : [1m[33m10 Gbit/s[1m[34m -- Frontend type : [1m[33mRD53B[0m
|02:48:40|I|[1m[34m	--> L12 FMC type : [1m[33m1[1m[34m -- L08 FMC type : [1m[33m3[1m[34m (1=KSU, 2=CERN, 3=DIO5, 4=OPTO, 5=FERMI, 7=NONE, 0=Unspecified)[0m
|02:48:40|I|[32mInitializing DIO5:[0m
|02:48:40|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.ext_clk_en: 0x[1m[33m0 (0)[0m
|02:48:40|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|02:48:40|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.trigger_source: 0x[1m[33m2 (2)[0m
|02:48:40|I|[1m[34m	--> Done[0m
|02:48:40|I|[32mReading clock generator (CDCE62005) configuration[0m
|02:48:40|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020320[0m
|02:48:40|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020321[0m
|02:48:40|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840302[0m
|02:48:40|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840303[0m
|02:48:40|I|[1m[34m	--> SPI register content: 0x[1m[33mEB140334[0m
|02:48:40|I|[1m[34m	--> SPI register content: 0x[1m[33m10000E75[0m
|02:48:40|I|[1m[34m	--> SPI register content: 0x[1m[33m030E02E6[0m
|02:48:40|I|[1m[34m	--> SPI register content: 0x[1m[33mBD800DF7[0m
|02:48:40|I|[1m[34m	--> SPI register content: 0x[1m[33m20009D58[0m
|02:48:40|W|[32mOptical link tx slow control status: [1m[31mnot ready[0m
|02:48:40|W|[32mOptical link rx slow control status: [1m[31mnot ready[0m
|02:48:40|I|[32mInput clock frequency (could be either internal or external, should be ~40 MHz): [1m[33m0 MHz[0m
|02:48:40|I|[32mGTX receiver clock frequency (~160 MHz (~320 MHz) for electrical (optical) readout): [1m[33m0 MHz[0m
|02:48:40|I|[36m=== Configuring FSM fast command block ===[0m
|02:48:40|I|[32mInternal trigger frequency (if enabled): [1m[33m30581 Hz[0m
|02:48:40|I|[32mChecking firmware status:[0m
|02:48:40|I|[1m[34m	--> Clock generator is [1m[33mlocked[0m
|02:48:40|I|[1m[34m	--> I2C [1m[33minitialized[0m
|02:48:40|I|[32mFast command block trigger source: [1m[33m2[0m[32m (1=IPBus, 2=Test-FSM, 3=TTC, 4=TLU, 5=External, 6=Hit-Or, 7=User-defined frequency)[0m
|02:48:40|I|[32mFast command block trigger state: [1m[33m0[0m[32m (0=Idle, 2=Running)[0m
|02:48:40|I|[32mFast command block check if configuraiton registers have been set: [1m[33mconfigured[0m
|02:48:40|I|[32mFast command block error code (0=No error): [1m[33m0[0m
|02:48:40|I|[32mTrigger counter: [1m[33m0[0m
|02:48:40|I|[32mHybrid type: [1m[33m4[0m[32m (1=Single chip, 2=Double chip, 4=Quad chip)[0m
|02:48:40|I|[32mNumber of hybrids which can be potentially readout: [1m[33m2[0m
|02:48:40|I|[36m================== Done ==================[0m
|02:48:40|I|[32mInitializing board's registers:[0m
|02:48:40|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch1_thr: 0x[1m[33m80 (128)[0m
|02:48:40|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch2_thr: 0x[1m[33m80 (128)[0m
|02:48:40|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch3_thr: 0x[1m[33m80 (128)[0m
|02:48:40|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch4_thr: 0x[1m[33m80 (128)[0m
|02:48:40|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch5_thr: 0x[1m[33m80 (128)[0m
|02:48:40|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|02:48:40|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_3.triggers_to_accept: 0x[1m[33mA (10)[0m
|02:48:40|I|[1m[34m	--> Done[0m
|02:48:40|I|[32mChecking status of the optical links:[0m
|02:48:40|I|[1m[34m	--> Optical link n. active LpGBT chip tx:  [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|02:48:40|I|[1m[34m	--> Optical link n. active LpGBT chip rx:  [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|02:48:40|I|[1m[34m	--> Optical link n. active LpGBT chip mgt: [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|02:48:40|I|[36m=== Configuring frontend chip communication ===[0m
|02:48:40|I|[32mDown-link phase initialization...[0m
|02:48:40|I|[1m[34m	--> Done[0m
|02:48:40|I|[32mInitializing chip communication of hybrid: [0m[1m[33m0[0m
|02:48:40|I|[32mInitializing communicationng to/from RD53: [0m[1m[33m0[0m
|02:48:40|I|[32mConfiguring up-link lanes and monitoring...[0m
|02:48:40|I|[1m[34m	--> Done[0m
|02:48:40|I|[32mUp-link speed: [1m[33m1.28 Gbit/s[0m
|02:48:40|I|[32mInitializing communicationng to/from RD53: [0m[1m[33m1[0m
|02:48:41|I|[32mConfiguring up-link lanes and monitoring...[0m
|02:48:41|I|[1m[34m	--> Done[0m
|02:48:41|I|[32mUp-link speed: [1m[33m1.28 Gbit/s[0m
|02:48:41|I|[32mInitializing communicationng to/from RD53: [0m[1m[33m2[0m
|02:48:41|I|[32mConfiguring up-link lanes and monitoring...[0m
|02:48:41|I|[1m[34m	--> Done[0m
|02:48:41|I|[32mUp-link speed: [1m[33m1.28 Gbit/s[0m
|02:48:42|I|[36m==================== Done =====================[0m
|02:48:42|I|[32mChecking status communication RD53 --> FW[0m
|02:48:42|I|[1m[34m	--> Aurora speed: [1m[33m1.28 Gbit/s[0m
|02:48:42|I|[1m[34m	--> Total number of required data lanes: [1m[33m3[1m[34m i.e. [1m[33m00000000000000000111[0m
|02:48:42|I|[1m[34m	--> Total number of active data lanes:   [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:48:42|E|[1m[31m	--> Some data lanes are enabled but inactive[0m
|02:48:42|I|[32mTrying initialization sequence number: [1m[33m0[0m
|02:48:42|I|[1m[34m	--> Number of required data lanes for [board/opticalGroup/hybrid = [1m[33m0/1/0[1m[34m]: [1m[33m3[1m[34m i.e. [1m[33m00000000000000000111[0m
|02:48:42|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m0[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:48:42|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m1[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:48:42|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m2[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:48:42|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m3[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:48:42|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m4[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:48:42|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m5[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:48:42|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m6[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:48:42|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m7[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:48:42|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m8[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:48:43|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m9[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:48:43|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m10[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:48:43|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m11[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:48:43|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m12[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:48:43|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m13[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:48:43|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m14[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:48:43|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m15[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:48:43|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m16[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:49:05|I|[1m[35m@@@ Initializing the Hardware @@@[0m
|02:49:05|I|[1m[35m@@@ Configuring HW parsed from xml file @@@[0m
|02:49:05|I|[1m[34m	--> Found an Inner Tracker board[0m
|02:49:05|I|[32mConfiguring Board: [1m[33m1[0m
|02:49:05|I|[1m[34m	--> FW version : [1m[33m4.3[1m[34m -- Date (yy/mm/dd) : [1m[33m21/11/28[1m[34m -- Time (hour:minute:sec) : [1m[33m21:24:48[0m
|02:49:05|I|[1m[34m	--> Link type : [1m[33melectrical[1m[34m -- Optical speed : [1m[33m10 Gbit/s[1m[34m -- Frontend type : [1m[33mRD53B[0m
|02:49:05|I|[1m[34m	--> L12 FMC type : [1m[33m1[1m[34m -- L08 FMC type : [1m[33m3[1m[34m (1=KSU, 2=CERN, 3=DIO5, 4=OPTO, 5=FERMI, 7=NONE, 0=Unspecified)[0m
|02:49:05|I|[32mInitializing DIO5:[0m
|02:49:05|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.ext_clk_en: 0x[1m[33m0 (0)[0m
|02:49:05|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|02:49:05|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.trigger_source: 0x[1m[33m2 (2)[0m
|02:49:05|I|[1m[34m	--> Done[0m
|02:49:05|I|[32mReading clock generator (CDCE62005) configuration[0m
|02:49:05|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020320[0m
|02:49:05|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020321[0m
|02:49:05|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840302[0m
|02:49:05|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840303[0m
|02:49:05|I|[1m[34m	--> SPI register content: 0x[1m[33mEB140334[0m
|02:49:05|I|[1m[34m	--> SPI register content: 0x[1m[33m10000E75[0m
|02:49:05|I|[1m[34m	--> SPI register content: 0x[1m[33m030E02E6[0m
|02:49:05|I|[1m[34m	--> SPI register content: 0x[1m[33mBD800DF7[0m
|02:49:05|I|[1m[34m	--> SPI register content: 0x[1m[33m20009D58[0m
|02:49:05|W|[32mOptical link tx slow control status: [1m[31mnot ready[0m
|02:49:05|W|[32mOptical link rx slow control status: [1m[31mnot ready[0m
|02:49:05|I|[32mInput clock frequency (could be either internal or external, should be ~40 MHz): [1m[33m0 MHz[0m
|02:49:05|I|[32mGTX receiver clock frequency (~160 MHz (~320 MHz) for electrical (optical) readout): [1m[33m0 MHz[0m
|02:49:05|I|[36m=== Configuring FSM fast command block ===[0m
|02:49:05|I|[32mInternal trigger frequency (if enabled): [1m[33m30581 Hz[0m
|02:49:05|I|[32mChecking firmware status:[0m
|02:49:05|I|[1m[34m	--> Clock generator is [1m[33mlocked[0m
|02:49:05|I|[1m[34m	--> I2C [1m[33minitialized[0m
|02:49:05|I|[32mFast command block trigger source: [1m[33m2[0m[32m (1=IPBus, 2=Test-FSM, 3=TTC, 4=TLU, 5=External, 6=Hit-Or, 7=User-defined frequency)[0m
|02:49:05|I|[32mFast command block trigger state: [1m[33m0[0m[32m (0=Idle, 2=Running)[0m
|02:49:05|I|[32mFast command block check if configuraiton registers have been set: [1m[33mconfigured[0m
|02:49:05|I|[32mFast command block error code (0=No error): [1m[33m0[0m
|02:49:05|I|[32mTrigger counter: [1m[33m0[0m
|02:49:05|I|[32mHybrid type: [1m[33m4[0m[32m (1=Single chip, 2=Double chip, 4=Quad chip)[0m
|02:49:05|I|[32mNumber of hybrids which can be potentially readout: [1m[33m2[0m
|02:49:05|I|[36m================== Done ==================[0m
|02:49:05|I|[32mInitializing board's registers:[0m
|02:49:05|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch1_thr: 0x[1m[33m80 (128)[0m
|02:49:05|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch2_thr: 0x[1m[33m80 (128)[0m
|02:49:05|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch3_thr: 0x[1m[33m80 (128)[0m
|02:49:05|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch4_thr: 0x[1m[33m80 (128)[0m
|02:49:05|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch5_thr: 0x[1m[33m80 (128)[0m
|02:49:05|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|02:49:05|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_3.triggers_to_accept: 0x[1m[33mA (10)[0m
|02:49:05|I|[1m[34m	--> Done[0m
|02:49:05|I|[32mChecking status of the optical links:[0m
|02:49:05|I|[1m[34m	--> Optical link n. active LpGBT chip tx:  [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|02:49:05|I|[1m[34m	--> Optical link n. active LpGBT chip rx:  [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|02:49:05|I|[1m[34m	--> Optical link n. active LpGBT chip mgt: [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|02:49:05|I|[36m=== Configuring frontend chip communication ===[0m
|02:49:05|I|[32mDown-link phase initialization...[0m
|02:49:05|I|[1m[34m	--> Done[0m
|02:49:05|I|[32mInitializing chip communication of hybrid: [0m[1m[33m0[0m
|02:49:05|I|[32mInitializing communicationng to/from RD53: [0m[1m[33m0[0m
|02:49:05|I|[32mConfiguring up-link lanes and monitoring...[0m
|02:49:05|I|[1m[34m	--> Done[0m
|02:49:05|I|[32mUp-link speed: [1m[33m1.28 Gbit/s[0m
|02:49:06|I|[32mInitializing communicationng to/from RD53: [0m[1m[33m1[0m
|02:49:06|I|[32mConfiguring up-link lanes and monitoring...[0m
|02:49:06|I|[1m[34m	--> Done[0m
|02:49:06|I|[32mUp-link speed: [1m[33m1.28 Gbit/s[0m
|02:49:06|I|[32mInitializing communicationng to/from RD53: [0m[1m[33m2[0m
|02:49:06|I|[32mConfiguring up-link lanes and monitoring...[0m
|02:49:07|I|[1m[34m	--> Done[0m
|02:49:07|I|[32mUp-link speed: [1m[33m1.28 Gbit/s[0m
|02:49:07|I|[36m==================== Done =====================[0m
|02:49:07|I|[32mChecking status communication RD53 --> FW[0m
|02:49:07|I|[1m[34m	--> Aurora speed: [1m[33m1.28 Gbit/s[0m
|02:49:07|I|[1m[34m	--> Total number of required data lanes: [1m[33m3[1m[34m i.e. [1m[33m00000000000000000111[0m
|02:49:07|I|[1m[34m	--> Total number of active data lanes:   [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:49:07|E|[1m[31m	--> Some data lanes are enabled but inactive[0m
|02:49:07|I|[32mTrying initialization sequence number: [1m[33m0[0m
|02:49:07|I|[1m[34m	--> Number of required data lanes for [board/opticalGroup/hybrid = [1m[33m1/0/0[1m[34m]: [1m[33m3[1m[34m i.e. [1m[33m00000000000000000111[0m
|02:49:07|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m0[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:49:07|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m1[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:49:07|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m2[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:49:07|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m3[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:49:07|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m4[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:49:07|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m5[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:49:07|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m6[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:51:36|I|[1m[35m@@@ Initializing the Hardware @@@[0m
|02:51:36|I|[1m[35m@@@ Configuring HW parsed from xml file @@@[0m
|02:51:36|I|[1m[34m	--> Found an Inner Tracker board[0m
|02:51:36|I|[32mConfiguring Board: [1m[33m0[0m
|02:51:37|I|[1m[34m	--> FW version : [1m[33m4.3[1m[34m -- Date (yy/mm/dd) : [1m[33m21/11/28[1m[34m -- Time (hour:minute:sec) : [1m[33m21:24:48[0m
|02:51:37|I|[1m[34m	--> Link type : [1m[33melectrical[1m[34m -- Optical speed : [1m[33m10 Gbit/s[1m[34m -- Frontend type : [1m[33mRD53B[0m
|02:51:37|I|[1m[34m	--> L12 FMC type : [1m[33m1[1m[34m -- L08 FMC type : [1m[33m3[1m[34m (1=KSU, 2=CERN, 3=DIO5, 4=OPTO, 5=FERMI, 7=NONE, 0=Unspecified)[0m
|02:51:37|I|[32mInitializing DIO5:[0m
|02:51:37|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.ext_clk_en: 0x[1m[33m0 (0)[0m
|02:51:37|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|02:51:37|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.trigger_source: 0x[1m[33m2 (2)[0m
|02:51:37|I|[1m[34m	--> Done[0m
|02:51:37|I|[32mReading clock generator (CDCE62005) configuration[0m
|02:51:37|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020320[0m
|02:51:37|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020321[0m
|02:51:37|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840302[0m
|02:51:37|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840303[0m
|02:51:37|I|[1m[34m	--> SPI register content: 0x[1m[33mEB140334[0m
|02:51:37|I|[1m[34m	--> SPI register content: 0x[1m[33m10000E75[0m
|02:51:37|I|[1m[34m	--> SPI register content: 0x[1m[33m030E02E6[0m
|02:51:37|I|[1m[34m	--> SPI register content: 0x[1m[33mBD800DF7[0m
|02:51:37|I|[1m[34m	--> SPI register content: 0x[1m[33m20009D58[0m
|02:51:37|W|[32mOptical link tx slow control status: [1m[31mnot ready[0m
|02:51:37|W|[32mOptical link rx slow control status: [1m[31mnot ready[0m
|02:51:37|I|[32mInput clock frequency (could be either internal or external, should be ~40 MHz): [1m[33m0 MHz[0m
|02:51:37|I|[32mGTX receiver clock frequency (~160 MHz (~320 MHz) for electrical (optical) readout): [1m[33m0 MHz[0m
|02:51:37|I|[36m=== Configuring FSM fast command block ===[0m
|02:51:37|I|[32mInternal trigger frequency (if enabled): [1m[33m30581 Hz[0m
|02:51:37|I|[32mChecking firmware status:[0m
|02:51:37|I|[1m[34m	--> Clock generator is [1m[33mlocked[0m
|02:51:37|I|[1m[34m	--> I2C [1m[33minitialized[0m
|02:51:37|I|[32mFast command block trigger source: [1m[33m2[0m[32m (1=IPBus, 2=Test-FSM, 3=TTC, 4=TLU, 5=External, 6=Hit-Or, 7=User-defined frequency)[0m
|02:51:37|I|[32mFast command block trigger state: [1m[33m0[0m[32m (0=Idle, 2=Running)[0m
|02:51:37|I|[32mFast command block check if configuraiton registers have been set: [1m[33mconfigured[0m
|02:51:37|I|[32mFast command block error code (0=No error): [1m[33m0[0m
|02:51:37|I|[32mTrigger counter: [1m[33m0[0m
|02:51:37|I|[32mHybrid type: [1m[33m4[0m[32m (1=Single chip, 2=Double chip, 4=Quad chip)[0m
|02:51:37|I|[32mNumber of hybrids which can be potentially readout: [1m[33m2[0m
|02:51:37|I|[36m================== Done ==================[0m
|02:51:37|I|[32mInitializing board's registers:[0m
|02:51:37|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch1_thr: 0x[1m[33m80 (128)[0m
|02:51:37|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch2_thr: 0x[1m[33m80 (128)[0m
|02:51:37|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch3_thr: 0x[1m[33m80 (128)[0m
|02:51:37|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch4_thr: 0x[1m[33m80 (128)[0m
|02:51:37|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch5_thr: 0x[1m[33m80 (128)[0m
|02:51:37|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|02:51:37|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_3.triggers_to_accept: 0x[1m[33mA (10)[0m
|02:51:37|I|[1m[34m	--> Done[0m
|02:51:37|I|[32mChecking status of the optical links:[0m
|02:51:37|I|[1m[34m	--> Optical link n. active LpGBT chip tx:  [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|02:51:37|I|[1m[34m	--> Optical link n. active LpGBT chip rx:  [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|02:51:37|I|[1m[34m	--> Optical link n. active LpGBT chip mgt: [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|02:51:37|I|[36m=== Configuring frontend chip communication ===[0m
|02:51:37|I|[32mDown-link phase initialization...[0m
|02:51:37|I|[1m[34m	--> Done[0m
|02:51:37|I|[32mInitializing chip communication of hybrid: [0m[1m[33m0[0m
|02:51:37|I|[32mInitializing communicationng to/from RD53: [0m[1m[33m0[0m
|02:51:37|I|[32mConfiguring up-link lanes and monitoring...[0m
|02:51:37|I|[1m[34m	--> Done[0m
|02:51:37|I|[32mUp-link speed: [1m[33m1.28 Gbit/s[0m
|02:51:37|I|[32mInitializing communicationng to/from RD53: [0m[1m[33m1[0m
|02:51:38|I|[32mConfiguring up-link lanes and monitoring...[0m
|02:51:38|I|[1m[34m	--> Done[0m
|02:51:38|I|[32mUp-link speed: [1m[33m1.28 Gbit/s[0m
|02:51:38|I|[32mInitializing communicationng to/from RD53: [0m[1m[33m2[0m
|02:51:38|I|[32mConfiguring up-link lanes and monitoring...[0m
|02:51:38|I|[1m[34m	--> Done[0m
|02:51:38|I|[32mUp-link speed: [1m[33m1.28 Gbit/s[0m
|02:51:38|I|[36m==================== Done =====================[0m
|02:51:38|I|[32mChecking status communication RD53 --> FW[0m
|02:51:38|I|[1m[34m	--> Aurora speed: [1m[33m1.28 Gbit/s[0m
|02:51:38|I|[1m[34m	--> Total number of required data lanes: [1m[33m3[1m[34m i.e. [1m[33m00000000000000000111[0m
|02:51:38|I|[1m[34m	--> Total number of active data lanes:   [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:51:38|E|[1m[31m	--> Some data lanes are enabled but inactive[0m
|02:51:38|I|[32mTrying initialization sequence number: [1m[33m0[0m
|02:51:38|I|[1m[34m	--> Number of required data lanes for [board/opticalGroup/hybrid = [1m[33m0/0/0[1m[34m]: [1m[33m3[1m[34m i.e. [1m[33m00000000000000000111[0m
|02:51:39|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m0[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:51:39|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m1[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:51:39|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m2[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:51:39|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m3[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:51:39|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m4[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:51:39|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m5[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:51:39|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m6[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:51:47|I|[1m[35m@@@ Initializing the Hardware @@@[0m
|02:51:47|I|[1m[35m@@@ Configuring HW parsed from xml file @@@[0m
|02:51:47|I|[1m[34m	--> Found an Inner Tracker board[0m
|02:51:47|I|[32mConfiguring Board: [1m[33m0[0m
|02:51:47|I|[1m[34m	--> FW version : [1m[33m4.3[1m[34m -- Date (yy/mm/dd) : [1m[33m21/11/28[1m[34m -- Time (hour:minute:sec) : [1m[33m21:24:48[0m
|02:51:47|I|[1m[34m	--> Link type : [1m[33melectrical[1m[34m -- Optical speed : [1m[33m10 Gbit/s[1m[34m -- Frontend type : [1m[33mRD53B[0m
|02:51:47|I|[1m[34m	--> L12 FMC type : [1m[33m1[1m[34m -- L08 FMC type : [1m[33m3[1m[34m (1=KSU, 2=CERN, 3=DIO5, 4=OPTO, 5=FERMI, 7=NONE, 0=Unspecified)[0m
|02:51:47|I|[32mInitializing DIO5:[0m
|02:51:47|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.ext_clk_en: 0x[1m[33m0 (0)[0m
|02:51:47|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|02:51:47|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.trigger_source: 0x[1m[33m2 (2)[0m
|02:51:47|I|[1m[34m	--> Done[0m
|02:51:47|I|[32mReading clock generator (CDCE62005) configuration[0m
|02:51:47|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020320[0m
|02:51:47|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020321[0m
|02:51:47|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840302[0m
|02:51:47|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840303[0m
|02:51:48|I|[1m[34m	--> SPI register content: 0x[1m[33mEB140334[0m
|02:51:48|I|[1m[34m	--> SPI register content: 0x[1m[33m10000E75[0m
|02:51:48|I|[1m[34m	--> SPI register content: 0x[1m[33m030E02E6[0m
|02:51:48|I|[1m[34m	--> SPI register content: 0x[1m[33mBD800DF7[0m
|02:51:48|I|[1m[34m	--> SPI register content: 0x[1m[33m20009D58[0m
|02:51:48|W|[32mOptical link tx slow control status: [1m[31mnot ready[0m
|02:51:48|W|[32mOptical link rx slow control status: [1m[31mnot ready[0m
|02:51:48|I|[32mInput clock frequency (could be either internal or external, should be ~40 MHz): [1m[33m0 MHz[0m
|02:51:48|I|[32mGTX receiver clock frequency (~160 MHz (~320 MHz) for electrical (optical) readout): [1m[33m0 MHz[0m
|02:51:48|I|[36m=== Configuring FSM fast command block ===[0m
|02:51:48|I|[32mInternal trigger frequency (if enabled): [1m[33m30581 Hz[0m
|02:51:48|I|[32mChecking firmware status:[0m
|02:51:48|I|[1m[34m	--> Clock generator is [1m[33mlocked[0m
|02:51:48|I|[1m[34m	--> I2C [1m[33minitialized[0m
|02:51:48|I|[32mFast command block trigger source: [1m[33m2[0m[32m (1=IPBus, 2=Test-FSM, 3=TTC, 4=TLU, 5=External, 6=Hit-Or, 7=User-defined frequency)[0m
|02:51:48|I|[32mFast command block trigger state: [1m[33m0[0m[32m (0=Idle, 2=Running)[0m
|02:51:48|I|[32mFast command block check if configuraiton registers have been set: [1m[33mconfigured[0m
|02:51:48|I|[32mFast command block error code (0=No error): [1m[33m0[0m
|02:51:48|I|[32mTrigger counter: [1m[33m0[0m
|02:51:48|I|[32mHybrid type: [1m[33m4[0m[32m (1=Single chip, 2=Double chip, 4=Quad chip)[0m
|02:51:48|I|[32mNumber of hybrids which can be potentially readout: [1m[33m2[0m
|02:51:48|I|[36m================== Done ==================[0m
|02:51:48|I|[32mInitializing board's registers:[0m
|02:51:48|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch1_thr: 0x[1m[33m80 (128)[0m
|02:51:48|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch2_thr: 0x[1m[33m80 (128)[0m
|02:51:48|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch3_thr: 0x[1m[33m80 (128)[0m
|02:51:48|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch4_thr: 0x[1m[33m80 (128)[0m
|02:51:48|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch5_thr: 0x[1m[33m80 (128)[0m
|02:51:48|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|02:51:48|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_3.triggers_to_accept: 0x[1m[33mA (10)[0m
|02:51:48|I|[1m[34m	--> Done[0m
|02:51:48|I|[32mChecking status of the optical links:[0m
|02:51:48|I|[1m[34m	--> Optical link n. active LpGBT chip tx:  [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|02:51:48|I|[1m[34m	--> Optical link n. active LpGBT chip rx:  [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|02:51:48|I|[1m[34m	--> Optical link n. active LpGBT chip mgt: [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|02:51:48|I|[36m=== Configuring frontend chip communication ===[0m
|02:51:48|I|[32mDown-link phase initialization...[0m
|02:51:48|I|[1m[34m	--> Done[0m
|02:51:48|I|[32mInitializing chip communication of hybrid: [0m[1m[33m0[0m
|02:51:48|I|[32mInitializing communicationng to/from RD53: [0m[1m[33m0[0m
|02:51:48|I|[32mConfiguring up-link lanes and monitoring...[0m
|02:51:48|I|[1m[34m	--> Done[0m
|02:51:48|I|[32mUp-link speed: [1m[33m1.28 Gbit/s[0m
|02:51:48|I|[32mInitializing communicationng to/from RD53: [0m[1m[33m1[0m
|02:51:48|I|[32mConfiguring up-link lanes and monitoring...[0m
|02:51:49|I|[1m[34m	--> Done[0m
|02:51:49|I|[32mUp-link speed: [1m[33m1.28 Gbit/s[0m
|02:51:49|I|[32mInitializing communicationng to/from RD53: [0m[1m[33m2[0m
|02:51:49|I|[32mConfiguring up-link lanes and monitoring...[0m
|02:51:49|I|[1m[34m	--> Done[0m
|02:51:49|I|[32mUp-link speed: [1m[33m1.28 Gbit/s[0m
|02:51:49|I|[36m==================== Done =====================[0m
|02:51:49|I|[32mChecking status communication RD53 --> FW[0m
|02:51:49|I|[1m[34m	--> Aurora speed: [1m[33m1.28 Gbit/s[0m
|02:51:49|I|[1m[34m	--> Total number of required data lanes: [1m[33m3[1m[34m i.e. [1m[33m00000000000000000111[0m
|02:51:49|I|[1m[34m	--> Total number of active data lanes:   [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:51:49|E|[1m[31m	--> Some data lanes are enabled but inactive[0m
|02:51:49|I|[32mTrying initialization sequence number: [1m[33m0[0m
|02:51:49|I|[1m[34m	--> Number of required data lanes for [board/opticalGroup/hybrid = [1m[33m0/0/0[1m[34m]: [1m[33m3[1m[34m i.e. [1m[33m00000000000000000111[0m
|02:51:49|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m0[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:51:49|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m1[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:51:50|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m2[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:51:50|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m3[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:51:50|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m4[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:51:50|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m5[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:51:50|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m6[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:52:34|I|[1m[35m@@@ Initializing the Hardware @@@[0m
|02:52:34|I|[1m[35m@@@ Configuring HW parsed from xml file @@@[0m
|02:52:34|I|[1m[34m	--> Found an Inner Tracker board[0m
|02:52:34|I|[32mConfiguring Board: [1m[33m0[0m
|02:52:34|I|[1m[34m	--> FW version : [1m[33m4.3[1m[34m -- Date (yy/mm/dd) : [1m[33m21/11/28[1m[34m -- Time (hour:minute:sec) : [1m[33m21:24:48[0m
|02:52:34|I|[1m[34m	--> Link type : [1m[33melectrical[1m[34m -- Optical speed : [1m[33m10 Gbit/s[1m[34m -- Frontend type : [1m[33mRD53B[0m
|02:52:34|I|[1m[34m	--> L12 FMC type : [1m[33m1[1m[34m -- L08 FMC type : [1m[33m3[1m[34m (1=KSU, 2=CERN, 3=DIO5, 4=OPTO, 5=FERMI, 7=NONE, 0=Unspecified)[0m
|02:52:34|I|[32mInitializing DIO5:[0m
|02:52:34|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.ext_clk_en: 0x[1m[33m0 (0)[0m
|02:52:34|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|02:52:34|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.trigger_source: 0x[1m[33m2 (2)[0m
|02:52:34|I|[1m[34m	--> Done[0m
|02:52:34|I|[32mReading clock generator (CDCE62005) configuration[0m
|02:52:34|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020320[0m
|02:52:34|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020321[0m
|02:52:34|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840302[0m
|02:52:34|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840303[0m
|02:52:34|I|[1m[34m	--> SPI register content: 0x[1m[33mEB140334[0m
|02:52:34|I|[1m[34m	--> SPI register content: 0x[1m[33m10000E75[0m
|02:52:34|I|[1m[34m	--> SPI register content: 0x[1m[33m030E02E6[0m
|02:52:34|I|[1m[34m	--> SPI register content: 0x[1m[33mBD800DF7[0m
|02:52:34|I|[1m[34m	--> SPI register content: 0x[1m[33m20009D58[0m
|02:52:34|W|[32mOptical link tx slow control status: [1m[31mnot ready[0m
|02:52:34|W|[32mOptical link rx slow control status: [1m[31mnot ready[0m
|02:52:34|I|[32mInput clock frequency (could be either internal or external, should be ~40 MHz): [1m[33m0 MHz[0m
|02:52:34|I|[32mGTX receiver clock frequency (~160 MHz (~320 MHz) for electrical (optical) readout): [1m[33m0 MHz[0m
|02:52:34|I|[36m=== Configuring FSM fast command block ===[0m
|02:52:34|I|[32mInternal trigger frequency (if enabled): [1m[33m30581 Hz[0m
|02:52:34|I|[32mChecking firmware status:[0m
|02:52:34|I|[1m[34m	--> Clock generator is [1m[33mlocked[0m
|02:52:34|I|[1m[34m	--> I2C [1m[33minitialized[0m
|02:52:34|I|[32mFast command block trigger source: [1m[33m2[0m[32m (1=IPBus, 2=Test-FSM, 3=TTC, 4=TLU, 5=External, 6=Hit-Or, 7=User-defined frequency)[0m
|02:52:34|I|[32mFast command block trigger state: [1m[33m0[0m[32m (0=Idle, 2=Running)[0m
|02:52:34|I|[32mFast command block check if configuraiton registers have been set: [1m[33mconfigured[0m
|02:52:34|I|[32mFast command block error code (0=No error): [1m[33m0[0m
|02:52:34|I|[32mTrigger counter: [1m[33m0[0m
|02:52:34|I|[32mHybrid type: [1m[33m4[0m[32m (1=Single chip, 2=Double chip, 4=Quad chip)[0m
|02:52:34|I|[32mNumber of hybrids which can be potentially readout: [1m[33m2[0m
|02:52:34|I|[36m================== Done ==================[0m
|02:52:34|I|[32mInitializing board's registers:[0m
|02:52:34|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch1_thr: 0x[1m[33m80 (128)[0m
|02:52:34|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch2_thr: 0x[1m[33m80 (128)[0m
|02:52:34|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch3_thr: 0x[1m[33m80 (128)[0m
|02:52:34|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch4_thr: 0x[1m[33m80 (128)[0m
|02:52:34|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch5_thr: 0x[1m[33m80 (128)[0m
|02:52:34|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|02:52:34|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_3.triggers_to_accept: 0x[1m[33mA (10)[0m
|02:52:34|I|[1m[34m	--> Done[0m
|02:52:34|I|[32mChecking status of the optical links:[0m
|02:52:34|I|[1m[34m	--> Optical link n. active LpGBT chip tx:  [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|02:52:34|I|[1m[34m	--> Optical link n. active LpGBT chip rx:  [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|02:52:34|I|[1m[34m	--> Optical link n. active LpGBT chip mgt: [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|02:52:34|I|[36m=== Configuring frontend chip communication ===[0m
|02:52:34|I|[32mDown-link phase initialization...[0m
|02:52:34|I|[1m[34m	--> Done[0m
|02:52:34|I|[32mInitializing chip communication of hybrid: [0m[1m[33m0[0m
|02:52:34|I|[32mInitializing communicationng to/from RD53: [0m[1m[33m0[0m
|02:52:34|I|[32mConfiguring up-link lanes and monitoring...[0m
|02:52:35|I|[1m[34m	--> Done[0m
|02:52:35|I|[32mUp-link speed: [1m[33m1.28 Gbit/s[0m
|02:52:35|I|[32mInitializing communicationng to/from RD53: [0m[1m[33m1[0m
|02:52:35|I|[32mConfiguring up-link lanes and monitoring...[0m
|02:52:35|I|[1m[34m	--> Done[0m
|02:52:35|I|[32mUp-link speed: [1m[33m1.28 Gbit/s[0m
|02:52:35|I|[32mInitializing communicationng to/from RD53: [0m[1m[33m2[0m
|02:52:35|I|[32mConfiguring up-link lanes and monitoring...[0m
|02:52:36|I|[1m[34m	--> Done[0m
|02:52:36|I|[32mUp-link speed: [1m[33m1.28 Gbit/s[0m
|02:52:36|I|[36m==================== Done =====================[0m
|02:52:36|I|[32mChecking status communication RD53 --> FW[0m
|02:52:36|I|[1m[34m	--> Aurora speed: [1m[33m1.28 Gbit/s[0m
|02:52:36|I|[1m[34m	--> Total number of required data lanes: [1m[33m3[1m[34m i.e. [1m[33m00000000000000000111[0m
|02:52:36|I|[1m[34m	--> Total number of active data lanes:   [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:52:36|E|[1m[31m	--> Some data lanes are enabled but inactive[0m
|02:52:36|I|[32mTrying initialization sequence number: [1m[33m0[0m
|02:52:36|I|[1m[34m	--> Number of required data lanes for [board/opticalGroup/hybrid = [1m[33m0/0/0[1m[34m]: [1m[33m3[1m[34m i.e. [1m[33m00000000000000000111[0m
|02:52:36|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m0[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:52:36|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m1[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:52:36|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m2[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:52:36|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m3[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:52:36|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m4[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:52:36|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m5[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:52:36|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m6[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:52:52|I|[1m[35m@@@ Initializing the Hardware @@@[0m
|02:52:52|I|[1m[35m@@@ Configuring HW parsed from xml file @@@[0m
|02:52:52|I|[1m[34m	--> Found an Inner Tracker board[0m
|02:52:52|I|[32mConfiguring Board: [1m[33m0[0m
|02:52:52|I|[1m[34m	--> FW version : [1m[33m4.3[1m[34m -- Date (yy/mm/dd) : [1m[33m21/11/28[1m[34m -- Time (hour:minute:sec) : [1m[33m21:24:48[0m
|02:52:52|I|[1m[34m	--> Link type : [1m[33melectrical[1m[34m -- Optical speed : [1m[33m10 Gbit/s[1m[34m -- Frontend type : [1m[33mRD53B[0m
|02:52:52|I|[1m[34m	--> L12 FMC type : [1m[33m1[1m[34m -- L08 FMC type : [1m[33m3[1m[34m (1=KSU, 2=CERN, 3=DIO5, 4=OPTO, 5=FERMI, 7=NONE, 0=Unspecified)[0m
|02:52:52|I|[32mInitializing DIO5:[0m
|02:52:52|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.ext_clk_en: 0x[1m[33m0 (0)[0m
|02:52:52|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|02:52:52|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.trigger_source: 0x[1m[33m2 (2)[0m
|02:52:52|I|[1m[34m	--> Done[0m
|02:52:52|I|[32mReading clock generator (CDCE62005) configuration[0m
|02:52:52|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020320[0m
|02:52:52|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020321[0m
|02:52:52|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840302[0m
|02:52:52|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840303[0m
|02:52:52|I|[1m[34m	--> SPI register content: 0x[1m[33mEB140334[0m
|02:52:52|I|[1m[34m	--> SPI register content: 0x[1m[33m10000E75[0m
|02:52:52|I|[1m[34m	--> SPI register content: 0x[1m[33m030E02E6[0m
|02:52:52|I|[1m[34m	--> SPI register content: 0x[1m[33mBD800DF7[0m
|02:52:52|I|[1m[34m	--> SPI register content: 0x[1m[33m20009D58[0m
|02:52:52|W|[32mOptical link tx slow control status: [1m[31mnot ready[0m
|02:52:52|W|[32mOptical link rx slow control status: [1m[31mnot ready[0m
|02:52:52|I|[32mInput clock frequency (could be either internal or external, should be ~40 MHz): [1m[33m0 MHz[0m
|02:52:52|I|[32mGTX receiver clock frequency (~160 MHz (~320 MHz) for electrical (optical) readout): [1m[33m0 MHz[0m
|02:52:52|I|[36m=== Configuring FSM fast command block ===[0m
|02:52:52|I|[32mInternal trigger frequency (if enabled): [1m[33m30581 Hz[0m
|02:52:52|I|[32mChecking firmware status:[0m
|02:52:52|I|[1m[34m	--> Clock generator is [1m[33mlocked[0m
|02:52:52|I|[1m[34m	--> I2C [1m[33minitialized[0m
|02:52:52|I|[32mFast command block trigger source: [1m[33m2[0m[32m (1=IPBus, 2=Test-FSM, 3=TTC, 4=TLU, 5=External, 6=Hit-Or, 7=User-defined frequency)[0m
|02:52:52|I|[32mFast command block trigger state: [1m[33m0[0m[32m (0=Idle, 2=Running)[0m
|02:52:52|I|[32mFast command block check if configuraiton registers have been set: [1m[33mconfigured[0m
|02:52:52|I|[32mFast command block error code (0=No error): [1m[33m0[0m
|02:52:52|I|[32mTrigger counter: [1m[33m0[0m
|02:52:52|I|[32mHybrid type: [1m[33m4[0m[32m (1=Single chip, 2=Double chip, 4=Quad chip)[0m
|02:52:52|I|[32mNumber of hybrids which can be potentially readout: [1m[33m2[0m
|02:52:52|I|[36m================== Done ==================[0m
|02:52:52|I|[32mInitializing board's registers:[0m
|02:52:52|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch1_thr: 0x[1m[33m80 (128)[0m
|02:52:52|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch2_thr: 0x[1m[33m80 (128)[0m
|02:52:52|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch3_thr: 0x[1m[33m80 (128)[0m
|02:52:52|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch4_thr: 0x[1m[33m80 (128)[0m
|02:52:52|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch5_thr: 0x[1m[33m80 (128)[0m
|02:52:52|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|02:52:52|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_3.triggers_to_accept: 0x[1m[33mA (10)[0m
|02:52:52|I|[1m[34m	--> Done[0m
|02:52:52|I|[32mChecking status of the optical links:[0m
|02:52:52|I|[1m[34m	--> Optical link n. active LpGBT chip tx:  [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|02:52:52|I|[1m[34m	--> Optical link n. active LpGBT chip rx:  [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|02:52:52|I|[1m[34m	--> Optical link n. active LpGBT chip mgt: [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|02:52:52|I|[36m=== Configuring frontend chip communication ===[0m
|02:52:52|I|[32mDown-link phase initialization...[0m
|02:52:52|I|[1m[34m	--> Done[0m
|02:52:52|I|[32mInitializing chip communication of hybrid: [0m[1m[33m1[0m
|02:52:52|I|[32mInitializing communicationng to/from RD53: [0m[1m[33m0[0m
|02:52:52|I|[32mConfiguring up-link lanes and monitoring...[0m
|02:52:53|I|[1m[34m	--> Done[0m
|02:52:53|I|[32mUp-link speed: [1m[33m1.28 Gbit/s[0m
|02:52:53|I|[32mInitializing communicationng to/from RD53: [0m[1m[33m1[0m
|02:52:53|I|[32mConfiguring up-link lanes and monitoring...[0m
|02:52:53|I|[1m[34m	--> Done[0m
|02:52:53|I|[32mUp-link speed: [1m[33m1.28 Gbit/s[0m
|02:52:53|I|[32mInitializing communicationng to/from RD53: [0m[1m[33m2[0m
|02:52:54|I|[32mConfiguring up-link lanes and monitoring...[0m
|02:52:54|I|[1m[34m	--> Done[0m
|02:52:54|I|[32mUp-link speed: [1m[33m1.28 Gbit/s[0m
|02:52:54|I|[36m==================== Done =====================[0m
|02:52:54|I|[32mChecking status communication RD53 --> FW[0m
|02:52:54|I|[1m[34m	--> Aurora speed: [1m[33m1.28 Gbit/s[0m
|02:52:54|I|[1m[34m	--> Total number of required data lanes: [1m[33m3[1m[34m i.e. [1m[33m00000000000001110000[0m
|02:52:54|I|[1m[34m	--> Total number of active data lanes:   [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:52:54|E|[1m[31m	--> Some data lanes are enabled but inactive[0m
|02:52:54|I|[32mTrying initialization sequence number: [1m[33m0[0m
|02:52:54|I|[1m[34m	--> Number of required data lanes for [board/opticalGroup/hybrid = [1m[33m0/0/1[1m[34m]: [1m[33m3[1m[34m i.e. [1m[33m00000000000001110000[0m
|02:52:54|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m0[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:52:54|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m1[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:52:54|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m2[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:52:54|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m3[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:52:55|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m4[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:52:55|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m5[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:52:55|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m6[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:52:55|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m7[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:52:55|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m8[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:52:55|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m9[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:52:55|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m10[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:52:55|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m11[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:52:55|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m12[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:52:55|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m13[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:52:56|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m14[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:52:56|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m15[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:52:56|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m16[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:54:07|I|[1m[35m@@@ Initializing the Hardware @@@[0m
|02:54:07|I|[1m[35m@@@ Configuring HW parsed from xml file @@@[0m
|02:54:07|I|[1m[34m	--> Found an Inner Tracker board[0m
|02:54:07|I|[32mConfiguring Board: [1m[33m0[0m
|02:54:07|I|[1m[34m	--> FW version : [1m[33m4.3[1m[34m -- Date (yy/mm/dd) : [1m[33m21/11/28[1m[34m -- Time (hour:minute:sec) : [1m[33m21:24:48[0m
|02:54:07|I|[1m[34m	--> Link type : [1m[33melectrical[1m[34m -- Optical speed : [1m[33m10 Gbit/s[1m[34m -- Frontend type : [1m[33mRD53B[0m
|02:54:07|I|[1m[34m	--> L12 FMC type : [1m[33m1[1m[34m -- L08 FMC type : [1m[33m3[1m[34m (1=KSU, 2=CERN, 3=DIO5, 4=OPTO, 5=FERMI, 7=NONE, 0=Unspecified)[0m
|02:54:07|I|[32mInitializing DIO5:[0m
|02:54:07|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.ext_clk_en: 0x[1m[33m0 (0)[0m
|02:54:07|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|02:54:07|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.trigger_source: 0x[1m[33m2 (2)[0m
|02:54:07|I|[1m[34m	--> Done[0m
|02:54:07|I|[32mReading clock generator (CDCE62005) configuration[0m
|02:54:07|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020320[0m
|02:54:07|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020321[0m
|02:54:07|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840302[0m
|02:54:07|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840303[0m
|02:54:07|I|[1m[34m	--> SPI register content: 0x[1m[33mEB140334[0m
|02:54:07|I|[1m[34m	--> SPI register content: 0x[1m[33m10000E75[0m
|02:54:07|I|[1m[34m	--> SPI register content: 0x[1m[33m030E02E6[0m
|02:54:07|I|[1m[34m	--> SPI register content: 0x[1m[33mBD800DF7[0m
|02:54:07|I|[1m[34m	--> SPI register content: 0x[1m[33m20009D58[0m
|02:54:07|W|[32mOptical link tx slow control status: [1m[31mnot ready[0m
|02:54:07|W|[32mOptical link rx slow control status: [1m[31mnot ready[0m
|02:54:07|I|[32mInput clock frequency (could be either internal or external, should be ~40 MHz): [1m[33m0 MHz[0m
|02:54:07|I|[32mGTX receiver clock frequency (~160 MHz (~320 MHz) for electrical (optical) readout): [1m[33m0 MHz[0m
|02:54:07|I|[36m=== Configuring FSM fast command block ===[0m
|02:54:07|I|[32mInternal trigger frequency (if enabled): [1m[33m30581 Hz[0m
|02:54:07|I|[32mChecking firmware status:[0m
|02:54:07|I|[1m[34m	--> Clock generator is [1m[33mlocked[0m
|02:54:07|I|[1m[34m	--> I2C [1m[33minitialized[0m
|02:54:07|I|[32mFast command block trigger source: [1m[33m2[0m[32m (1=IPBus, 2=Test-FSM, 3=TTC, 4=TLU, 5=External, 6=Hit-Or, 7=User-defined frequency)[0m
|02:54:07|I|[32mFast command block trigger state: [1m[33m0[0m[32m (0=Idle, 2=Running)[0m
|02:54:07|I|[32mFast command block check if configuraiton registers have been set: [1m[33mconfigured[0m
|02:54:07|I|[32mFast command block error code (0=No error): [1m[33m0[0m
|02:54:07|I|[32mTrigger counter: [1m[33m0[0m
|02:54:07|I|[32mHybrid type: [1m[33m4[0m[32m (1=Single chip, 2=Double chip, 4=Quad chip)[0m
|02:54:07|I|[32mNumber of hybrids which can be potentially readout: [1m[33m2[0m
|02:54:07|I|[36m================== Done ==================[0m
|02:54:07|I|[32mInitializing board's registers:[0m
|02:54:07|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch1_thr: 0x[1m[33m80 (128)[0m
|02:54:07|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch2_thr: 0x[1m[33m80 (128)[0m
|02:54:07|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch3_thr: 0x[1m[33m80 (128)[0m
|02:54:07|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch4_thr: 0x[1m[33m80 (128)[0m
|02:54:07|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch5_thr: 0x[1m[33m80 (128)[0m
|02:54:07|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|02:54:07|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_3.triggers_to_accept: 0x[1m[33mA (10)[0m
|02:54:07|I|[1m[34m	--> Done[0m
|02:54:07|I|[32mChecking status of the optical links:[0m
|02:54:07|I|[1m[34m	--> Optical link n. active LpGBT chip tx:  [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|02:54:07|I|[1m[34m	--> Optical link n. active LpGBT chip rx:  [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|02:54:07|I|[1m[34m	--> Optical link n. active LpGBT chip mgt: [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|02:54:07|I|[36m=== Configuring frontend chip communication ===[0m
|02:54:07|I|[32mDown-link phase initialization...[0m
|02:54:07|I|[1m[34m	--> Done[0m
|02:54:07|I|[32mInitializing chip communication of hybrid: [0m[1m[33m2[0m
|02:54:07|I|[32mInitializing communicationng to/from RD53: [0m[1m[33m0[0m
|02:54:07|I|[32mConfiguring up-link lanes and monitoring...[0m
|02:54:08|I|[1m[34m	--> Done[0m
|02:54:08|I|[32mUp-link speed: [1m[33m1.28 Gbit/s[0m
|02:54:08|I|[32mInitializing communicationng to/from RD53: [0m[1m[33m1[0m
|02:54:08|I|[32mConfiguring up-link lanes and monitoring...[0m
|02:54:08|I|[1m[34m	--> Done[0m
|02:54:08|I|[32mUp-link speed: [1m[33m1.28 Gbit/s[0m
|02:54:08|I|[32mInitializing communicationng to/from RD53: [0m[1m[33m2[0m
|02:54:08|I|[32mConfiguring up-link lanes and monitoring...[0m
|02:54:09|I|[1m[34m	--> Done[0m
|02:54:09|I|[32mUp-link speed: [1m[33m1.28 Gbit/s[0m
|02:54:09|I|[36m==================== Done =====================[0m
|02:54:09|I|[32mChecking status communication RD53 --> FW[0m
|02:54:09|I|[1m[34m	--> Aurora speed: [1m[33m1.28 Gbit/s[0m
|02:54:09|I|[1m[34m	--> Total number of required data lanes: [1m[33m3[1m[34m i.e. [1m[33m00000000011100000000[0m
|02:54:09|I|[1m[34m	--> Total number of active data lanes:   [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:54:09|E|[1m[31m	--> Some data lanes are enabled but inactive[0m
|02:54:09|I|[32mTrying initialization sequence number: [1m[33m0[0m
|02:54:09|I|[1m[34m	--> Number of required data lanes for [board/opticalGroup/hybrid = [1m[33m0/0/2[1m[34m]: [1m[33m3[1m[34m i.e. [1m[33m00000000011100000000[0m
|02:54:09|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m0[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:54:09|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m1[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:54:09|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m2[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:54:09|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m3[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:54:09|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m4[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:54:09|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m5[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:54:10|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m6[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:54:10|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m7[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:54:10|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m8[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:54:10|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m9[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:54:10|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m10[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:54:10|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m11[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:54:10|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m12[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:54:10|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m13[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:54:10|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m14[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:54:10|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m15[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:54:11|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m16[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:54:37|I|[1m[35m@@@ Initializing the Hardware @@@[0m
|02:54:37|I|[1m[35m@@@ Configuring HW parsed from xml file @@@[0m
|02:54:37|I|[1m[34m	--> Found an Inner Tracker board[0m
|02:54:37|I|[32mConfiguring Board: [1m[33m0[0m
|02:54:37|I|[1m[34m	--> FW version : [1m[33m4.3[1m[34m -- Date (yy/mm/dd) : [1m[33m21/11/28[1m[34m -- Time (hour:minute:sec) : [1m[33m21:24:48[0m
|02:54:37|I|[1m[34m	--> Link type : [1m[33melectrical[1m[34m -- Optical speed : [1m[33m10 Gbit/s[1m[34m -- Frontend type : [1m[33mRD53B[0m
|02:54:37|I|[1m[34m	--> L12 FMC type : [1m[33m1[1m[34m -- L08 FMC type : [1m[33m3[1m[34m (1=KSU, 2=CERN, 3=DIO5, 4=OPTO, 5=FERMI, 7=NONE, 0=Unspecified)[0m
|02:54:37|I|[32mInitializing DIO5:[0m
|02:54:37|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.ext_clk_en: 0x[1m[33m0 (0)[0m
|02:54:37|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|02:54:37|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.trigger_source: 0x[1m[33m2 (2)[0m
|02:54:37|I|[1m[34m	--> Done[0m
|02:54:37|I|[32mReading clock generator (CDCE62005) configuration[0m
|02:54:37|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020320[0m
|02:54:37|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020321[0m
|02:54:37|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840302[0m
|02:54:37|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840303[0m
|02:54:37|I|[1m[34m	--> SPI register content: 0x[1m[33mEB140334[0m
|02:54:37|I|[1m[34m	--> SPI register content: 0x[1m[33m10000E75[0m
|02:54:37|I|[1m[34m	--> SPI register content: 0x[1m[33m030E02E6[0m
|02:54:37|I|[1m[34m	--> SPI register content: 0x[1m[33mBD800DF7[0m
|02:54:37|I|[1m[34m	--> SPI register content: 0x[1m[33m20009D58[0m
|02:54:37|W|[32mOptical link tx slow control status: [1m[31mnot ready[0m
|02:54:37|W|[32mOptical link rx slow control status: [1m[31mnot ready[0m
|02:54:37|I|[32mInput clock frequency (could be either internal or external, should be ~40 MHz): [1m[33m0 MHz[0m
|02:54:37|I|[32mGTX receiver clock frequency (~160 MHz (~320 MHz) for electrical (optical) readout): [1m[33m0 MHz[0m
|02:54:37|I|[36m=== Configuring FSM fast command block ===[0m
|02:54:37|I|[32mInternal trigger frequency (if enabled): [1m[33m30581 Hz[0m
|02:54:37|I|[32mChecking firmware status:[0m
|02:54:37|I|[1m[34m	--> Clock generator is [1m[33mlocked[0m
|02:54:37|I|[1m[34m	--> I2C [1m[33minitialized[0m
|02:54:37|I|[32mFast command block trigger source: [1m[33m2[0m[32m (1=IPBus, 2=Test-FSM, 3=TTC, 4=TLU, 5=External, 6=Hit-Or, 7=User-defined frequency)[0m
|02:54:37|I|[32mFast command block trigger state: [1m[33m0[0m[32m (0=Idle, 2=Running)[0m
|02:54:37|I|[32mFast command block check if configuraiton registers have been set: [1m[33mconfigured[0m
|02:54:37|I|[32mFast command block error code (0=No error): [1m[33m0[0m
|02:54:37|I|[32mTrigger counter: [1m[33m0[0m
|02:54:37|I|[32mHybrid type: [1m[33m4[0m[32m (1=Single chip, 2=Double chip, 4=Quad chip)[0m
|02:54:37|I|[32mNumber of hybrids which can be potentially readout: [1m[33m2[0m
|02:54:37|I|[36m================== Done ==================[0m
|02:54:37|I|[32mInitializing board's registers:[0m
|02:54:37|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch1_thr: 0x[1m[33m80 (128)[0m
|02:54:37|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch2_thr: 0x[1m[33m80 (128)[0m
|02:54:37|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch3_thr: 0x[1m[33m80 (128)[0m
|02:54:37|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch4_thr: 0x[1m[33m80 (128)[0m
|02:54:37|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch5_thr: 0x[1m[33m80 (128)[0m
|02:54:37|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|02:54:37|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_3.triggers_to_accept: 0x[1m[33mA (10)[0m
|02:54:37|I|[1m[34m	--> Done[0m
|02:54:37|I|[32mChecking status of the optical links:[0m
|02:54:37|I|[1m[34m	--> Optical link n. active LpGBT chip tx:  [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|02:54:37|I|[1m[34m	--> Optical link n. active LpGBT chip rx:  [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|02:54:37|I|[1m[34m	--> Optical link n. active LpGBT chip mgt: [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|02:54:37|I|[36m=== Configuring frontend chip communication ===[0m
|02:54:37|I|[32mDown-link phase initialization...[0m
|02:54:37|I|[1m[34m	--> Done[0m
|02:54:37|I|[32mInitializing chip communication of hybrid: [0m[1m[33m1[0m
|02:54:37|I|[32mInitializing communicationng to/from RD53: [0m[1m[33m0[0m
|02:54:38|I|[32mConfiguring up-link lanes and monitoring...[0m
|02:54:38|I|[1m[34m	--> Done[0m
|02:54:38|I|[32mUp-link speed: [1m[33m1.28 Gbit/s[0m
|02:54:38|I|[32mInitializing communicationng to/from RD53: [0m[1m[33m1[0m
|02:54:38|I|[32mConfiguring up-link lanes and monitoring...[0m
|02:54:38|I|[1m[34m	--> Done[0m
|02:54:38|I|[32mUp-link speed: [1m[33m1.28 Gbit/s[0m
|02:54:39|I|[32mInitializing communicationng to/from RD53: [0m[1m[33m2[0m
|02:54:39|I|[32mConfiguring up-link lanes and monitoring...[0m
|02:54:39|I|[1m[34m	--> Done[0m
|02:54:39|I|[32mUp-link speed: [1m[33m1.28 Gbit/s[0m
|02:54:39|I|[36m==================== Done =====================[0m
|02:54:39|I|[32mChecking status communication RD53 --> FW[0m
|02:54:39|I|[1m[34m	--> Aurora speed: [1m[33m1.28 Gbit/s[0m
|02:54:39|I|[1m[34m	--> Total number of required data lanes: [1m[33m3[1m[34m i.e. [1m[33m00000000000001110000[0m
|02:54:39|I|[1m[34m	--> Total number of active data lanes:   [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:54:39|E|[1m[31m	--> Some data lanes are enabled but inactive[0m
|02:54:39|I|[32mTrying initialization sequence number: [1m[33m0[0m
|02:54:39|I|[1m[34m	--> Number of required data lanes for [board/opticalGroup/hybrid = [1m[33m0/0/1[1m[34m]: [1m[33m3[1m[34m i.e. [1m[33m00000000000001110000[0m
|02:54:39|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m0[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:54:39|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m1[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:54:39|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m2[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:54:40|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m3[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:54:40|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m4[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:54:40|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m5[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:54:40|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m6[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:54:40|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m7[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:54:40|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m8[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:54:40|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m9[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:54:40|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m10[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:54:40|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m11[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:54:40|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m12[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:54:41|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m13[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:54:41|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m14[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:54:41|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m15[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:54:41|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m16[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:54:41|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m17[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:54:41|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m18[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:54:41|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m19[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:54:41|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m20[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:54:41|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m21[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:54:41|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m22[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:54:42|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m23[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:54:42|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m24[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:54:42|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m25[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:54:42|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m26[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:54:55|I|[1m[35m@@@ Initializing the Hardware @@@[0m
|02:54:55|I|[1m[35m@@@ Configuring HW parsed from xml file @@@[0m
|02:54:55|I|[1m[34m	--> Found an Inner Tracker board[0m
|02:54:55|I|[32mConfiguring Board: [1m[33m0[0m
|02:54:55|I|[1m[34m	--> FW version : [1m[33m4.3[1m[34m -- Date (yy/mm/dd) : [1m[33m21/11/28[1m[34m -- Time (hour:minute:sec) : [1m[33m21:24:48[0m
|02:54:55|I|[1m[34m	--> Link type : [1m[33melectrical[1m[34m -- Optical speed : [1m[33m10 Gbit/s[1m[34m -- Frontend type : [1m[33mRD53B[0m
|02:54:55|I|[1m[34m	--> L12 FMC type : [1m[33m1[1m[34m -- L08 FMC type : [1m[33m3[1m[34m (1=KSU, 2=CERN, 3=DIO5, 4=OPTO, 5=FERMI, 7=NONE, 0=Unspecified)[0m
|02:54:55|I|[32mInitializing DIO5:[0m
|02:54:55|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.ext_clk_en: 0x[1m[33m0 (0)[0m
|02:54:55|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|02:54:55|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.trigger_source: 0x[1m[33m2 (2)[0m
|02:54:55|I|[1m[34m	--> Done[0m
|02:54:55|I|[32mReading clock generator (CDCE62005) configuration[0m
|02:54:55|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020320[0m
|02:54:55|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020321[0m
|02:54:55|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840302[0m
|02:54:55|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840303[0m
|02:54:55|I|[1m[34m	--> SPI register content: 0x[1m[33mEB140334[0m
|02:54:55|I|[1m[34m	--> SPI register content: 0x[1m[33m10000E75[0m
|02:54:55|I|[1m[34m	--> SPI register content: 0x[1m[33m030E02E6[0m
|02:54:55|I|[1m[34m	--> SPI register content: 0x[1m[33mBD800DF7[0m
|02:54:55|I|[1m[34m	--> SPI register content: 0x[1m[33m20009D58[0m
|02:54:55|W|[32mOptical link tx slow control status: [1m[31mnot ready[0m
|02:54:55|W|[32mOptical link rx slow control status: [1m[31mnot ready[0m
|02:54:55|I|[32mInput clock frequency (could be either internal or external, should be ~40 MHz): [1m[33m0 MHz[0m
|02:54:55|I|[32mGTX receiver clock frequency (~160 MHz (~320 MHz) for electrical (optical) readout): [1m[33m0 MHz[0m
|02:54:55|I|[36m=== Configuring FSM fast command block ===[0m
|02:54:55|I|[32mInternal trigger frequency (if enabled): [1m[33m30581 Hz[0m
|02:54:55|I|[32mChecking firmware status:[0m
|02:54:55|I|[1m[34m	--> Clock generator is [1m[33mlocked[0m
|02:54:55|I|[1m[34m	--> I2C [1m[33minitialized[0m
|02:54:55|I|[32mFast command block trigger source: [1m[33m2[0m[32m (1=IPBus, 2=Test-FSM, 3=TTC, 4=TLU, 5=External, 6=Hit-Or, 7=User-defined frequency)[0m
|02:54:55|I|[32mFast command block trigger state: [1m[33m0[0m[32m (0=Idle, 2=Running)[0m
|02:54:55|I|[32mFast command block check if configuraiton registers have been set: [1m[33mconfigured[0m
|02:54:55|I|[32mFast command block error code (0=No error): [1m[33m0[0m
|02:54:55|I|[32mTrigger counter: [1m[33m0[0m
|02:54:55|I|[32mHybrid type: [1m[33m4[0m[32m (1=Single chip, 2=Double chip, 4=Quad chip)[0m
|02:54:55|I|[32mNumber of hybrids which can be potentially readout: [1m[33m2[0m
|02:54:55|I|[36m================== Done ==================[0m
|02:54:55|I|[32mInitializing board's registers:[0m
|02:54:55|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch1_thr: 0x[1m[33m80 (128)[0m
|02:54:55|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch2_thr: 0x[1m[33m80 (128)[0m
|02:54:55|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch3_thr: 0x[1m[33m80 (128)[0m
|02:54:55|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch4_thr: 0x[1m[33m80 (128)[0m
|02:54:55|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch5_thr: 0x[1m[33m80 (128)[0m
|02:54:55|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|02:54:55|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_3.triggers_to_accept: 0x[1m[33mA (10)[0m
|02:54:55|I|[1m[34m	--> Done[0m
|02:54:55|I|[32mChecking status of the optical links:[0m
|02:54:55|I|[1m[34m	--> Optical link n. active LpGBT chip tx:  [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|02:54:55|I|[1m[34m	--> Optical link n. active LpGBT chip rx:  [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|02:54:55|I|[1m[34m	--> Optical link n. active LpGBT chip mgt: [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|02:54:55|I|[36m=== Configuring frontend chip communication ===[0m
|02:54:55|I|[32mDown-link phase initialization...[0m
|02:54:55|I|[1m[34m	--> Done[0m
|02:54:55|I|[32mInitializing chip communication of hybrid: [0m[1m[33m1[0m
|02:54:55|I|[32mInitializing communicationng to/from RD53: [0m[1m[33m0[0m
|02:54:56|I|[32mConfiguring up-link lanes and monitoring...[0m
|02:54:56|I|[1m[34m	--> Done[0m
|02:54:56|I|[32mUp-link speed: [1m[33m1.28 Gbit/s[0m
|02:54:56|I|[32mInitializing communicationng to/from RD53: [0m[1m[33m1[0m
|02:54:56|I|[32mConfiguring up-link lanes and monitoring...[0m
|02:54:56|I|[1m[34m	--> Done[0m
|02:54:56|I|[32mUp-link speed: [1m[33m1.28 Gbit/s[0m
|02:54:56|I|[32mInitializing communicationng to/from RD53: [0m[1m[33m2[0m
|02:54:57|I|[32mConfiguring up-link lanes and monitoring...[0m
|02:54:57|I|[1m[34m	--> Done[0m
|02:54:57|I|[32mUp-link speed: [1m[33m1.28 Gbit/s[0m
|02:54:57|I|[36m==================== Done =====================[0m
|02:54:57|I|[32mChecking status communication RD53 --> FW[0m
|02:54:57|I|[1m[34m	--> Aurora speed: [1m[33m1.28 Gbit/s[0m
|02:54:57|I|[1m[34m	--> Total number of required data lanes: [1m[33m3[1m[34m i.e. [1m[33m00000000000001110000[0m
|02:54:57|I|[1m[34m	--> Total number of active data lanes:   [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:54:57|E|[1m[31m	--> Some data lanes are enabled but inactive[0m
|02:54:57|I|[32mTrying initialization sequence number: [1m[33m0[0m
|02:54:57|I|[1m[34m	--> Number of required data lanes for [board/opticalGroup/hybrid = [1m[33m0/0/1[1m[34m]: [1m[33m3[1m[34m i.e. [1m[33m00000000000001110000[0m
|02:54:57|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m0[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:54:57|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m1[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:54:57|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m2[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:54:57|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m3[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:54:58|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m4[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:54:58|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m5[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:54:58|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m6[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:56:04|I|[1m[35m@@@ Initializing the Hardware @@@[0m
|02:56:04|I|[1m[35m@@@ Configuring HW parsed from xml file @@@[0m
|02:56:04|I|[1m[34m	--> Found an Inner Tracker board[0m
|02:56:04|I|[32mConfiguring Board: [1m[33m0[0m
|02:56:04|I|[1m[34m	--> FW version : [1m[33m4.3[1m[34m -- Date (yy/mm/dd) : [1m[33m21/11/28[1m[34m -- Time (hour:minute:sec) : [1m[33m21:24:48[0m
|02:56:04|I|[1m[34m	--> Link type : [1m[33melectrical[1m[34m -- Optical speed : [1m[33m10 Gbit/s[1m[34m -- Frontend type : [1m[33mRD53B[0m
|02:56:04|I|[1m[34m	--> L12 FMC type : [1m[33m1[1m[34m -- L08 FMC type : [1m[33m3[1m[34m (1=KSU, 2=CERN, 3=DIO5, 4=OPTO, 5=FERMI, 7=NONE, 0=Unspecified)[0m
|02:56:04|I|[32mInitializing DIO5:[0m
|02:56:04|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.ext_clk_en: 0x[1m[33m0 (0)[0m
|02:56:04|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|02:56:04|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.trigger_source: 0x[1m[33m2 (2)[0m
|02:56:04|I|[1m[34m	--> Done[0m
|02:56:05|I|[32mReading clock generator (CDCE62005) configuration[0m
|02:56:05|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020320[0m
|02:56:05|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020321[0m
|02:56:05|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840302[0m
|02:56:05|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840303[0m
|02:56:05|I|[1m[34m	--> SPI register content: 0x[1m[33mEB140334[0m
|02:56:05|I|[1m[34m	--> SPI register content: 0x[1m[33m10000E75[0m
|02:56:05|I|[1m[34m	--> SPI register content: 0x[1m[33m030E02E6[0m
|02:56:05|I|[1m[34m	--> SPI register content: 0x[1m[33mBD800DF7[0m
|02:56:05|I|[1m[34m	--> SPI register content: 0x[1m[33m20009D58[0m
|02:56:05|W|[32mOptical link tx slow control status: [1m[31mnot ready[0m
|02:56:05|W|[32mOptical link rx slow control status: [1m[31mnot ready[0m
|02:56:05|I|[32mInput clock frequency (could be either internal or external, should be ~40 MHz): [1m[33m0 MHz[0m
|02:56:05|I|[32mGTX receiver clock frequency (~160 MHz (~320 MHz) for electrical (optical) readout): [1m[33m0 MHz[0m
|02:56:05|I|[36m=== Configuring FSM fast command block ===[0m
|02:56:05|I|[32mInternal trigger frequency (if enabled): [1m[33m30581 Hz[0m
|02:56:05|I|[32mChecking firmware status:[0m
|02:56:05|I|[1m[34m	--> Clock generator is [1m[33mlocked[0m
|02:56:05|I|[1m[34m	--> I2C [1m[33minitialized[0m
|02:56:05|I|[32mFast command block trigger source: [1m[33m2[0m[32m (1=IPBus, 2=Test-FSM, 3=TTC, 4=TLU, 5=External, 6=Hit-Or, 7=User-defined frequency)[0m
|02:56:05|I|[32mFast command block trigger state: [1m[33m0[0m[32m (0=Idle, 2=Running)[0m
|02:56:05|I|[32mFast command block check if configuraiton registers have been set: [1m[33mconfigured[0m
|02:56:05|I|[32mFast command block error code (0=No error): [1m[33m0[0m
|02:56:05|I|[32mTrigger counter: [1m[33m0[0m
|02:56:05|I|[32mHybrid type: [1m[33m4[0m[32m (1=Single chip, 2=Double chip, 4=Quad chip)[0m
|02:56:05|I|[32mNumber of hybrids which can be potentially readout: [1m[33m2[0m
|02:56:05|I|[36m================== Done ==================[0m
|02:56:05|I|[32mInitializing board's registers:[0m
|02:56:05|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch1_thr: 0x[1m[33m80 (128)[0m
|02:56:05|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch2_thr: 0x[1m[33m80 (128)[0m
|02:56:05|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch3_thr: 0x[1m[33m80 (128)[0m
|02:56:05|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch4_thr: 0x[1m[33m80 (128)[0m
|02:56:05|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch5_thr: 0x[1m[33m80 (128)[0m
|02:56:05|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|02:56:05|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_3.triggers_to_accept: 0x[1m[33mA (10)[0m
|02:56:05|I|[1m[34m	--> Done[0m
|02:56:05|I|[32mChecking status of the optical links:[0m
|02:56:05|I|[1m[34m	--> Optical link n. active LpGBT chip tx:  [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|02:56:05|I|[1m[34m	--> Optical link n. active LpGBT chip rx:  [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|02:56:05|I|[1m[34m	--> Optical link n. active LpGBT chip mgt: [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|02:56:05|I|[36m=== Configuring frontend chip communication ===[0m
|02:56:05|I|[32mDown-link phase initialization...[0m
|02:56:05|I|[1m[34m	--> Done[0m
|02:56:05|I|[32mInitializing chip communication of hybrid: [0m[1m[33m1[0m
|02:56:05|I|[32mInitializing communicationng to/from RD53: [0m[1m[33m1[0m
|02:56:05|I|[32mConfiguring up-link lanes and monitoring...[0m
|02:56:05|I|[1m[34m	--> Done[0m
|02:56:05|I|[32mUp-link speed: [1m[33m1.28 Gbit/s[0m
|02:56:05|I|[32mInitializing communicationng to/from RD53: [0m[1m[33m1[0m
|02:56:06|I|[32mConfiguring up-link lanes and monitoring...[0m
|02:56:06|I|[1m[34m	--> Done[0m
|02:56:06|I|[32mUp-link speed: [1m[33m1.28 Gbit/s[0m
|02:56:06|I|[32mInitializing communicationng to/from RD53: [0m[1m[33m2[0m
|02:56:06|I|[32mConfiguring up-link lanes and monitoring...[0m
|02:56:06|I|[1m[34m	--> Done[0m
|02:56:06|I|[32mUp-link speed: [1m[33m1.28 Gbit/s[0m
|02:56:06|I|[36m==================== Done =====================[0m
|02:56:06|I|[32mChecking status communication RD53 --> FW[0m
|02:56:06|I|[1m[34m	--> Aurora speed: [1m[33m1.28 Gbit/s[0m
|02:56:06|I|[1m[34m	--> Total number of required data lanes: [1m[33m3[1m[34m i.e. [1m[33m00000000000001110000[0m
|02:56:06|I|[1m[34m	--> Total number of active data lanes:   [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:56:06|E|[1m[31m	--> Some data lanes are enabled but inactive[0m
|02:56:06|I|[32mTrying initialization sequence number: [1m[33m0[0m
|02:56:06|I|[1m[34m	--> Number of required data lanes for [board/opticalGroup/hybrid = [1m[33m0/0/1[1m[34m]: [1m[33m3[1m[34m i.e. [1m[33m00000000000001110000[0m
|02:56:07|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m0[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:56:07|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m1[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:56:07|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m2[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:56:07|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m3[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:56:07|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m4[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:56:07|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m5[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:56:07|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m6[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:56:34|I|[1m[35m@@@ Initializing the Hardware @@@[0m
|02:56:34|I|[1m[35m@@@ Configuring HW parsed from xml file @@@[0m
|02:56:34|I|[1m[34m	--> Found an Inner Tracker board[0m
|02:56:34|I|[32mConfiguring Board: [1m[33m0[0m
|02:56:34|I|[1m[34m	--> FW version : [1m[33m4.3[1m[34m -- Date (yy/mm/dd) : [1m[33m21/11/28[1m[34m -- Time (hour:minute:sec) : [1m[33m21:24:48[0m
|02:56:34|I|[1m[34m	--> Link type : [1m[33melectrical[1m[34m -- Optical speed : [1m[33m10 Gbit/s[1m[34m -- Frontend type : [1m[33mRD53B[0m
|02:56:34|I|[1m[34m	--> L12 FMC type : [1m[33m1[1m[34m -- L08 FMC type : [1m[33m3[1m[34m (1=KSU, 2=CERN, 3=DIO5, 4=OPTO, 5=FERMI, 7=NONE, 0=Unspecified)[0m
|02:56:34|I|[32mInitializing DIO5:[0m
|02:56:34|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.ext_clk_en: 0x[1m[33m0 (0)[0m
|02:56:34|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|02:56:34|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.trigger_source: 0x[1m[33m2 (2)[0m
|02:56:34|I|[1m[34m	--> Done[0m
|02:56:34|I|[32mReading clock generator (CDCE62005) configuration[0m
|02:56:34|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020320[0m
|02:56:34|I|[1m[34m	--> SPI register content: 0x[1m[33mEB020321[0m
|02:56:34|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840302[0m
|02:56:34|I|[1m[34m	--> SPI register content: 0x[1m[33mEB840303[0m
|02:56:34|I|[1m[34m	--> SPI register content: 0x[1m[33mEB140334[0m
|02:56:34|I|[1m[34m	--> SPI register content: 0x[1m[33m10000E75[0m
|02:56:34|I|[1m[34m	--> SPI register content: 0x[1m[33m030E02E6[0m
|02:56:34|I|[1m[34m	--> SPI register content: 0x[1m[33mBD800DF7[0m
|02:56:34|I|[1m[34m	--> SPI register content: 0x[1m[33m20009D58[0m
|02:56:34|W|[32mOptical link tx slow control status: [1m[31mnot ready[0m
|02:56:34|W|[32mOptical link rx slow control status: [1m[31mnot ready[0m
|02:56:34|I|[32mInput clock frequency (could be either internal or external, should be ~40 MHz): [1m[33m0 MHz[0m
|02:56:34|I|[32mGTX receiver clock frequency (~160 MHz (~320 MHz) for electrical (optical) readout): [1m[33m0 MHz[0m
|02:56:34|I|[36m=== Configuring FSM fast command block ===[0m
|02:56:34|I|[32mInternal trigger frequency (if enabled): [1m[33m30581 Hz[0m
|02:56:34|I|[32mChecking firmware status:[0m
|02:56:34|I|[1m[34m	--> Clock generator is [1m[33mlocked[0m
|02:56:34|I|[1m[34m	--> I2C [1m[33minitialized[0m
|02:56:34|I|[32mFast command block trigger source: [1m[33m2[0m[32m (1=IPBus, 2=Test-FSM, 3=TTC, 4=TLU, 5=External, 6=Hit-Or, 7=User-defined frequency)[0m
|02:56:34|I|[32mFast command block trigger state: [1m[33m0[0m[32m (0=Idle, 2=Running)[0m
|02:56:34|I|[32mFast command block check if configuraiton registers have been set: [1m[33mconfigured[0m
|02:56:34|I|[32mFast command block error code (0=No error): [1m[33m0[0m
|02:56:34|I|[32mTrigger counter: [1m[33m0[0m
|02:56:34|I|[32mHybrid type: [1m[33m4[0m[32m (1=Single chip, 2=Double chip, 4=Quad chip)[0m
|02:56:34|I|[32mNumber of hybrids which can be potentially readout: [1m[33m2[0m
|02:56:34|I|[36m================== Done ==================[0m
|02:56:34|I|[32mInitializing board's registers:[0m
|02:56:34|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch1_thr: 0x[1m[33m80 (128)[0m
|02:56:34|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg1.dio5_ch2_thr: 0x[1m[33m80 (128)[0m
|02:56:34|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch3_thr: 0x[1m[33m80 (128)[0m
|02:56:34|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch4_thr: 0x[1m[33m80 (128)[0m
|02:56:34|I|[1m[34m	--> user.ctrl_regs.ext_tlu_reg2.dio5_ch5_thr: 0x[1m[33m80 (128)[0m
|02:56:34|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_2.HitOr_enable_l12: 0x[1m[33m0 (0)[0m
|02:56:34|I|[1m[34m	--> user.ctrl_regs.fast_cmd_reg_3.triggers_to_accept: 0x[1m[33mA (10)[0m
|02:56:34|I|[1m[34m	--> Done[0m
|02:56:34|I|[32mChecking status of the optical links:[0m
|02:56:34|I|[1m[34m	--> Optical link n. active LpGBT chip tx:  [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|02:56:34|I|[1m[34m	--> Optical link n. active LpGBT chip rx:  [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|02:56:34|I|[1m[34m	--> Optical link n. active LpGBT chip mgt: [1m[33m0[1m[34m i.e.: [1m[33m00000000000000000000[0m
|02:56:34|I|[36m=== Configuring frontend chip communication ===[0m
|02:56:34|I|[32mDown-link phase initialization...[0m
|02:56:34|I|[1m[34m	--> Done[0m
|02:56:34|I|[32mInitializing chip communication of hybrid: [0m[1m[33m1[0m
|02:56:34|I|[32mInitializing communicationng to/from RD53: [0m[1m[33m1[0m
|02:56:34|I|[32mConfiguring up-link lanes and monitoring...[0m
|02:56:35|I|[1m[34m	--> Done[0m
|02:56:35|I|[32mUp-link speed: [1m[33m1.28 Gbit/s[0m
|02:56:35|I|[32mInitializing communicationng to/from RD53: [0m[1m[33m1[0m
|02:56:35|I|[32mConfiguring up-link lanes and monitoring...[0m
|02:56:35|I|[1m[34m	--> Done[0m
|02:56:35|I|[32mUp-link speed: [1m[33m1.28 Gbit/s[0m
|02:56:35|I|[32mInitializing communicationng to/from RD53: [0m[1m[33m2[0m
|02:56:35|I|[32mConfiguring up-link lanes and monitoring...[0m
|02:56:36|I|[1m[34m	--> Done[0m
|02:56:36|I|[32mUp-link speed: [1m[33m1.28 Gbit/s[0m
|02:56:36|I|[36m==================== Done =====================[0m
|02:56:36|I|[32mChecking status communication RD53 --> FW[0m
|02:56:36|I|[1m[34m	--> Aurora speed: [1m[33m1.28 Gbit/s[0m
|02:56:36|I|[1m[34m	--> Total number of required data lanes: [1m[33m2[1m[34m i.e. [1m[33m00000000000001100000[0m
|02:56:36|I|[1m[34m	--> Total number of active data lanes:   [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:56:36|E|[1m[31m	--> Some data lanes are enabled but inactive[0m
|02:56:36|I|[32mTrying initialization sequence number: [1m[33m0[0m
|02:56:36|I|[1m[34m	--> Number of required data lanes for [board/opticalGroup/hybrid = [1m[33m0/1/1[1m[34m]: [1m[33m2[1m[34m i.e. [1m[33m00000000000001100000[0m
|02:56:36|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m0[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:56:36|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m1[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:56:36|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m2[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:56:36|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m3[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:56:36|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m4[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:56:36|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m5[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
|02:56:36|I|[1m[34m	--> Total number of active data lanes for tentative n. [1m[33m6[1m[34m: [1m[33m0[1m[34m i.e. [1m[33m00000000000000000000[0m
