INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Charles/Desktop/MIT/Fall 2019/6_111/FPGA SDR Final Project/FPGA_SDR/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/new/AM_BP_Filter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AM_BP_Filter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Charles/Desktop/MIT/Fall 2019/6_111/FPGA SDR Final Project/FPGA_SDR/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/new/AM_audio_condition.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AM_audio_condition
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Charles/Desktop/MIT/Fall 2019/6_111/FPGA SDR Final Project/FPGA_SDR/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/new/Local_Oscillator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Local_Oscillator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Charles/Desktop/MIT/Fall 2019/6_111/FPGA SDR Final Project/FPGA_SDR/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/new/Peak_detect_hold.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Peak_detect_hold
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Charles/Desktop/MIT/Fall 2019/6_111/FPGA SDR Final Project/FPGA_SDR/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sim_1/new/AM_condition_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AM_condition_tb
