// Seed: 3789201989
module module_0 (
    output logic id_0,
    input id_1,
    output id_2,
    input logic id_3,
    output logic id_4,
    input id_5,
    output id_6,
    input id_7,
    input id_8,
    input id_9,
    input id_10,
    output logic id_11
);
  assign id_0 = 1'b0 != id_5 - id_10;
  logic id_12;
  logic id_13;
  rtran (id_6, id_1, 1'b0 - 1);
  logic id_14, id_15;
  assign id_14 = id_10;
  always #1 id_14 = 1;
  assign id_13 = {id_3{id_5}} ? 1 : 1'b0;
endmodule
