#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Jun 29 10:08:31 2023
# Process ID: 12780
# Current directory: C:/Users/ingenieur_elec_fpga/Desktop/projet_4/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13788 C:\Users\ingenieur_elec_fpga\Desktop\projet_4\project_1\project_1.xpr
# Log file: C:/Users/ingenieur_elec_fpga/Desktop/projet_4/project_1/vivado.log
# Journal file: C:/Users/ingenieur_elec_fpga/Desktop/projet_4/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ingenieur_elec_fpga/Desktop/projet_4/project_1/project_1.xpr
INFO: [Project 1-313] Project file moved from 'D:/AJC projets/VGA phase2/Image_Conv_VHDL_280623v5_filtrage unite/project_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/fpga/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 1187.617 ; gain = 0.000
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-22:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1187.617 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210370AD52C1A
open_hw_target: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 2267.258 ; gain = 1079.641
set_property PROGRAM.FILE {C:/Users/ingenieur_elec_fpga/Desktop/projet_4/project_1/project_1.runs/impl_1/top.bit} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/ingenieur_elec_fpga/Desktop/projet_4/project_1/project_1.runs/impl_1/top.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210370AD52C1A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210370AD52C1A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/ingenieur_elec_fpga/Desktop/projet_4/project_1/project_1.runs/impl_1/top.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210370AD52C1A
close_hw_manager
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ingenieur_elec_fpga/Desktop/projet_4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/fpga/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/ingenieur_elec_fpga/Desktop/projet_4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ingenieur_elec_fpga/Desktop/projet_4/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ingenieur_elec_fpga/Desktop/projet_4/project_1/project_1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ingenieur_elec_fpga/Desktop/projet_4/project_1/project_1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ingenieur_elec_fpga/Desktop/projet_4/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ingenieur_elec_fpga/Desktop/projet_4/buffer_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'buffer_module'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ingenieur_elec_fpga/Desktop/projet_4/controleur_vga.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'controleur_vga'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ingenieur_elec_fpga/Desktop/projet_4/convolutionModule.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'convolutionModule'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ingenieur_elec_fpga/Desktop/projet_4/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ingenieur_elec_fpga/Desktop/projet_4/counter_write.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter_write'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ingenieur_elec_fpga/Desktop/projet_4/enable_write.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'enable_write'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ingenieur_elec_fpga/Desktop/projet_4/filter_selector.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'filter_selector'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ingenieur_elec_fpga/Desktop/projet_4/generateur_pattern.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'generateur_pattern'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ingenieur_elec_fpga/Desktop/projet_4/pixel_buffer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pixel_buffer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ingenieur_elec_fpga/Desktop/projet_4/sel_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sel_counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ingenieur_elec_fpga/Desktop/projet_4/shift_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shift_register'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ingenieur_elec_fpga/Desktop/projet_4/system_conv.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'system_conv'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ingenieur_elec_fpga/Desktop/projet_4/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ingenieur_elec_fpga/Desktop/projet_4/tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2342.285 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ingenieur_elec_fpga/Desktop/projet_4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto e316016b35bd429cb9275e7e5d953028 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/fpga/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e316016b35bd429cb9275e7e5d953028 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=36.5,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling architecture behavioral of entity xil_defaultlib.generateur_pattern [generateur_pattern_default]
Compiling architecture arch_shift_register of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture arch_shift_register of entity xil_defaultlib.pixel_buffer [pixel_buffer_default]
Compiling architecture arch_buffer_module of entity xil_defaultlib.buffer_module [buffer_module_default]
Compiling architecture arch_filter_sel of entity xil_defaultlib.filter_selector [filter_selector_default]
Compiling architecture arch_counter of entity xil_defaultlib.sel_counter [sel_counter_default]
Compiling architecture arch_conv_module of entity xil_defaultlib.convolutionModule [convolutionmodule_default]
Compiling architecture arch_counter_enable of entity xil_defaultlib.counter [counter_default]
Compiling architecture arch_counter_write of entity xil_defaultlib.counter_write [counter_write_default]
Compiling architecture arch_enable_write of entity xil_defaultlib.enable_write [enable_write_default]
Compiling architecture arch_system_conv of entity xil_defaultlib.system_conv [system_conv_default]
Compiling architecture behavioral of entity xil_defaultlib.controleur_vga [controleur_vga_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture behavioral of entity xil_defaultlib.tb
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2342.285 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ingenieur_elec_fpga/Desktop/projet_4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/ingenieur_elec_fpga/Desktop/projet_4/project_1/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/ingenieur_elec_fpga/Desktop/projet_4/project_1/tb_behav.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:37 . Memory (MB): peak = 2352.223 ; gain = 9.062
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:01:07 . Memory (MB): peak = 2352.223 ; gain = 25.172
run 1 ms
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2358.320 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 250us
run 1ms
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 2373.473 ; gain = 0.000
save_wave_config {C:/Users/ingenieur_elec_fpga/Desktop/projet_4/project_1/tb_behav.wcfg}
restart; run 1ms
INFO: [Simtcl 6-17] Simulation restarted
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 2376.219 ; gain = 0.000
save_wave_config {C:/Users/ingenieur_elec_fpga/Desktop/projet_4/project_1/tb_behav.wcfg}
restart; run 1ms
INFO: [Simtcl 6-17] Simulation restarted
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 2715.395 ; gain = 0.000
restart; run 1ms
INFO: [Simtcl 6-17] Simulation restarted
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 2715.395 ; gain = 0.000
restart; run 1ms
INFO: [Simtcl 6-17] Simulation restarted
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2715.395 ; gain = 0.000
run 3ms
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:28 . Memory (MB): peak = 3117.621 ; gain = 0.000
restart; run 1ms
INFO: [Simtcl 6-17] Simulation restarted
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 3117.621 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ingenieur_elec_fpga/Desktop/projet_4/project_1/project_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Jun 29 15:03:28 2023] Launched synth_1...
Run output will be captured here: C:/Users/ingenieur_elec_fpga/Desktop/projet_4/project_1/project_1.runs/synth_1/runme.log
[Thu Jun 29 15:03:28 2023] Launched impl_1...
Run output will be captured here: C:/Users/ingenieur_elec_fpga/Desktop/projet_4/project_1/project_1.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2
  **** Build date : Nov 18 2020 at 10:01:48
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-22:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 3117.621 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210370AD52C1A
set_property PROGRAM.FILE {C:/Users/ingenieur_elec_fpga/Desktop/projet_4/project_1/project_1.runs/impl_1/top.bit} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1435] Device xc7z010 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {C:/Users/ingenieur_elec_fpga/Desktop/projet_4/project_1/project_1.runs/impl_1/top.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
save_wave_config {C:/Users/ingenieur_elec_fpga/Desktop/projet_4/project_1/tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3117.621 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ingenieur_elec_fpga/Desktop/projet_4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/fpga/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/ingenieur_elec_fpga/Desktop/projet_4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ingenieur_elec_fpga/Desktop/projet_4/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ingenieur_elec_fpga/Desktop/projet_4/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3117.621 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ingenieur_elec_fpga/Desktop/projet_4/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto e316016b35bd429cb9275e7e5d953028 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/fpga/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto e316016b35bd429cb9275e7e5d953028 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=36.5,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling architecture behavioral of entity xil_defaultlib.generateur_pattern [generateur_pattern_default]
Compiling architecture arch_shift_register of entity xil_defaultlib.shift_register [shift_register_default]
Compiling architecture arch_shift_register of entity xil_defaultlib.pixel_buffer [pixel_buffer_default]
Compiling architecture arch_buffer_module of entity xil_defaultlib.buffer_module [buffer_module_default]
Compiling architecture arch_filter_sel of entity xil_defaultlib.filter_selector [filter_selector_default]
Compiling architecture arch_counter of entity xil_defaultlib.sel_counter [sel_counter_default]
Compiling architecture arch_conv_module of entity xil_defaultlib.convolutionModule [convolutionmodule_default]
Compiling architecture arch_counter_enable of entity xil_defaultlib.counter [counter_default]
Compiling architecture arch_counter_write of entity xil_defaultlib.counter_write [counter_write_default]
Compiling architecture arch_enable_write of entity xil_defaultlib.enable_write [enable_write_default]
Compiling architecture arch_system_conv of entity xil_defaultlib.system_conv [system_conv_default]
Compiling architecture behavioral of entity xil_defaultlib.controleur_vga [controleur_vga_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture behavioral of entity xil_defaultlib.tb
Built simulation snapshot tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/ingenieur_elec_fpga/Desktop/projet_4/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 29 15:53:07 2023...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3117.621 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ingenieur_elec_fpga/Desktop/projet_4/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {C:/Users/ingenieur_elec_fpga/Desktop/projet_4/project_1/tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config C:/Users/ingenieur_elec_fpga/Desktop/projet_4/project_1/tb_behav.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:35 . Memory (MB): peak = 3117.621 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:55 . Memory (MB): peak = 3117.621 ; gain = 0.000
run 1 ms
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 3117.621 ; gain = 0.000
save_wave_config {C:/Users/ingenieur_elec_fpga/Desktop/projet_4/project_1/tb_behav.wcfg}
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ingenieur_elec_fpga/Desktop/projet_4/project_1/project_1.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Jun 29 16:48:59 2023] Launched synth_1...
Run output will be captured here: C:/Users/ingenieur_elec_fpga/Desktop/projet_4/project_1/project_1.runs/synth_1/runme.log
[Thu Jun 29 16:49:00 2023] Launched impl_1...
Run output will be captured here: C:/Users/ingenieur_elec_fpga/Desktop/projet_4/project_1/project_1.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 3180.523 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 108 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.412 . Memory (MB): peak = 3450.930 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.413 . Memory (MB): peak = 3450.930 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3450.930 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:45 ; elapsed = 00:00:55 . Memory (MB): peak = 3565.289 ; gain = 384.766
save_wave_config {C:/Users/ingenieur_elec_fpga/Desktop/projet_4/project_1/tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 3635.000 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jun 29 17:43:03 2023...
