#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Mar 23 18:08:17 2021
# Process ID: 14528
# Current directory: E:/elektronika-notatki/Rok IV/SDUP/SDUP-FPGA/Lab2/cordic_acc/cordic_acc.runs/mb_design_axi_gpio_1_0_synth_1
# Command line: vivado.exe -log mb_design_axi_gpio_1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source mb_design_axi_gpio_1_0.tcl
# Log file: E:/elektronika-notatki/Rok IV/SDUP/SDUP-FPGA/Lab2/cordic_acc/cordic_acc.runs/mb_design_axi_gpio_1_0_synth_1/mb_design_axi_gpio_1_0.vds
# Journal file: E:/elektronika-notatki/Rok IV/SDUP/SDUP-FPGA/Lab2/cordic_acc/cordic_acc.runs/mb_design_axi_gpio_1_0_synth_1\vivado.jou
#-----------------------------------------------------------
source mb_design_axi_gpio_1_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/elektronika-notatki/Rok IV/SDUP/SDUP-FPGA/Lab2/ip_repo/cordic_ip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP mb_design_axi_gpio_1_0, cache-ID = 4ea35672be891902.
INFO: [Common 17-206] Exiting Vivado at Tue Mar 23 18:08:36 2021...
