/****************************************************************************
 *     Copyright (c) 1999-2015, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Mon Jul 13 10:55:09 2015
 *                 Full Compile MD5 Checksum  199b4e6b5e793f3c554f0a932fbd7006
 *                     (minus title and desc)
 *                 MD5 Checksum               3def8b41dd246c7f6f2e4a6750ae5de2
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     16306
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   n/a
 *
 *
 ***************************************************************************/

#ifndef BCHP_DS_A_IFDAC_H__
#define BCHP_DS_A_IFDAC_H__

/***************************************************************************
 *DS_A_IFDAC - Downstream IFDAC Port Registers
 ***************************************************************************/
#define BCHP_DS_A_IFDAC_CTRL_R00                 0x04300500 /* [CFG] IFDAC_R00 */
#define BCHP_DS_A_IFDAC_CTRL_R01                 0x04300504 /* [CFG] IFDAC_CTRL_R01 */
#define BCHP_DS_A_IFDAC_STATUS                   0x04300508 /* [RO] IFDAC_STATUS */

/***************************************************************************
 *CTRL_R00 - IFDAC_R00
 ***************************************************************************/
/* DS_A_IFDAC :: CTRL_R00 :: d2c_en [31:31] */
#define BCHP_DS_A_IFDAC_CTRL_R00_d2c_en_MASK                       0x80000000
#define BCHP_DS_A_IFDAC_CTRL_R00_d2c_en_SHIFT                      31
#define BCHP_DS_A_IFDAC_CTRL_R00_d2c_en_DEFAULT                    0x00000000

/* DS_A_IFDAC :: CTRL_R00 :: d2c_metopt_en [30:30] */
#define BCHP_DS_A_IFDAC_CTRL_R00_d2c_metopt_en_MASK                0x40000000
#define BCHP_DS_A_IFDAC_CTRL_R00_d2c_metopt_en_SHIFT               30
#define BCHP_DS_A_IFDAC_CTRL_R00_d2c_metopt_en_DEFAULT             0x00000000

/* DS_A_IFDAC :: CTRL_R00 :: d2c_metopt_bias_ctrl [29:27] */
#define BCHP_DS_A_IFDAC_CTRL_R00_d2c_metopt_bias_ctrl_MASK         0x38000000
#define BCHP_DS_A_IFDAC_CTRL_R00_d2c_metopt_bias_ctrl_SHIFT        27
#define BCHP_DS_A_IFDAC_CTRL_R00_d2c_metopt_bias_ctrl_DEFAULT      0x00000000

/* DS_A_IFDAC :: CTRL_R00 :: ECO_SPARE_26_20 [26:20] */
#define BCHP_DS_A_IFDAC_CTRL_R00_ECO_SPARE_26_20_MASK              0x07f00000
#define BCHP_DS_A_IFDAC_CTRL_R00_ECO_SPARE_26_20_SHIFT             20
#define BCHP_DS_A_IFDAC_CTRL_R00_ECO_SPARE_26_20_DEFAULT           0x00000000

/* DS_A_IFDAC :: CTRL_R00 :: lowvn [19:19] */
#define BCHP_DS_A_IFDAC_CTRL_R00_lowvn_MASK                        0x00080000
#define BCHP_DS_A_IFDAC_CTRL_R00_lowvn_SHIFT                       19
#define BCHP_DS_A_IFDAC_CTRL_R00_lowvn_DEFAULT                     0x00000000

/* DS_A_IFDAC :: CTRL_R00 :: nvtadj [18:16] */
#define BCHP_DS_A_IFDAC_CTRL_R00_nvtadj_MASK                       0x00070000
#define BCHP_DS_A_IFDAC_CTRL_R00_nvtadj_SHIFT                      16
#define BCHP_DS_A_IFDAC_CTRL_R00_nvtadj_DEFAULT                    0x00000000

/* DS_A_IFDAC :: CTRL_R00 :: ECO_SPARE_15_14 [15:14] */
#define BCHP_DS_A_IFDAC_CTRL_R00_ECO_SPARE_15_14_MASK              0x0000c000
#define BCHP_DS_A_IFDAC_CTRL_R00_ECO_SPARE_15_14_SHIFT             14
#define BCHP_DS_A_IFDAC_CTRL_R00_ECO_SPARE_15_14_DEFAULT           0x00000000

/* DS_A_IFDAC :: CTRL_R00 :: vldo_sel [13:11] */
#define BCHP_DS_A_IFDAC_CTRL_R00_vldo_sel_MASK                     0x00003800
#define BCHP_DS_A_IFDAC_CTRL_R00_vldo_sel_SHIFT                    11
#define BCHP_DS_A_IFDAC_CTRL_R00_vldo_sel_DEFAULT                  0x00000000

/* DS_A_IFDAC :: CTRL_R00 :: vbg_Tsen [10:08] */
#define BCHP_DS_A_IFDAC_CTRL_R00_vbg_Tsen_MASK                     0x00000700
#define BCHP_DS_A_IFDAC_CTRL_R00_vbg_Tsen_SHIFT                    8
#define BCHP_DS_A_IFDAC_CTRL_R00_vbg_Tsen_DEFAULT                  0x00000005

/* DS_A_IFDAC :: CTRL_R00 :: ECO_SPARE_07 [07:07] */
#define BCHP_DS_A_IFDAC_CTRL_R00_ECO_SPARE_07_MASK                 0x00000080
#define BCHP_DS_A_IFDAC_CTRL_R00_ECO_SPARE_07_SHIFT                7
#define BCHP_DS_A_IFDAC_CTRL_R00_ECO_SPARE_07_DEFAULT              0x00000000

/* DS_A_IFDAC :: CTRL_R00 :: refR_sel [06:05] */
#define BCHP_DS_A_IFDAC_CTRL_R00_refR_sel_MASK                     0x00000060
#define BCHP_DS_A_IFDAC_CTRL_R00_refR_sel_SHIFT                    5
#define BCHP_DS_A_IFDAC_CTRL_R00_refR_sel_DEFAULT                  0x00000000

/* DS_A_IFDAC :: CTRL_R00 :: dac_pwro [04:01] */
#define BCHP_DS_A_IFDAC_CTRL_R00_dac_pwro_MASK                     0x0000001e
#define BCHP_DS_A_IFDAC_CTRL_R00_dac_pwro_SHIFT                    1
#define BCHP_DS_A_IFDAC_CTRL_R00_dac_pwro_DEFAULT                  0x00000000

/* DS_A_IFDAC :: CTRL_R00 :: PWRDN [00:00] */
#define BCHP_DS_A_IFDAC_CTRL_R00_PWRDN_MASK                        0x00000001
#define BCHP_DS_A_IFDAC_CTRL_R00_PWRDN_SHIFT                       0
#define BCHP_DS_A_IFDAC_CTRL_R00_PWRDN_DEFAULT                     0x00000001

/***************************************************************************
 *CTRL_R01 - IFDAC_CTRL_R01
 ***************************************************************************/
/* DS_A_IFDAC :: CTRL_R01 :: dem_en [31:31] */
#define BCHP_DS_A_IFDAC_CTRL_R01_dem_en_MASK                       0x80000000
#define BCHP_DS_A_IFDAC_CTRL_R01_dem_en_SHIFT                      31
#define BCHP_DS_A_IFDAC_CTRL_R01_dem_en_DEFAULT                    0x00000000

/* DS_A_IFDAC :: CTRL_R01 :: ECO_SPARE_30 [30:30] */
#define BCHP_DS_A_IFDAC_CTRL_R01_ECO_SPARE_30_MASK                 0x40000000
#define BCHP_DS_A_IFDAC_CTRL_R01_ECO_SPARE_30_SHIFT                30
#define BCHP_DS_A_IFDAC_CTRL_R01_ECO_SPARE_30_DEFAULT              0x00000000

/* DS_A_IFDAC :: CTRL_R01 :: sh_col_row [29:27] */
#define BCHP_DS_A_IFDAC_CTRL_R01_sh_col_row_MASK                   0x38000000
#define BCHP_DS_A_IFDAC_CTRL_R01_sh_col_row_SHIFT                  27
#define BCHP_DS_A_IFDAC_CTRL_R01_sh_col_row_DEFAULT                0x00000000

/* DS_A_IFDAC :: CTRL_R01 :: CRC_en [26:26] */
#define BCHP_DS_A_IFDAC_CTRL_R01_CRC_en_MASK                       0x04000000
#define BCHP_DS_A_IFDAC_CTRL_R01_CRC_en_SHIFT                      26
#define BCHP_DS_A_IFDAC_CTRL_R01_CRC_en_DEFAULT                    0x00000000

/* DS_A_IFDAC :: CTRL_R01 :: enable_lfsr [25:25] */
#define BCHP_DS_A_IFDAC_CTRL_R01_enable_lfsr_MASK                  0x02000000
#define BCHP_DS_A_IFDAC_CTRL_R01_enable_lfsr_SHIFT                 25
#define BCHP_DS_A_IFDAC_CTRL_R01_enable_lfsr_DEFAULT               0x00000000

/* DS_A_IFDAC :: CTRL_R01 :: rstb [24:24] */
#define BCHP_DS_A_IFDAC_CTRL_R01_rstb_MASK                         0x01000000
#define BCHP_DS_A_IFDAC_CTRL_R01_rstb_SHIFT                        24
#define BCHP_DS_A_IFDAC_CTRL_R01_rstb_DEFAULT                      0x00000000

/* DS_A_IFDAC :: CTRL_R01 :: dataDC [23:12] */
#define BCHP_DS_A_IFDAC_CTRL_R01_dataDC_MASK                       0x00fff000
#define BCHP_DS_A_IFDAC_CTRL_R01_dataDC_SHIFT                      12
#define BCHP_DS_A_IFDAC_CTRL_R01_dataDC_DEFAULT                    0x00000000

/* DS_A_IFDAC :: CTRL_R01 :: saw_freq [11:08] */
#define BCHP_DS_A_IFDAC_CTRL_R01_saw_freq_MASK                     0x00000f00
#define BCHP_DS_A_IFDAC_CTRL_R01_saw_freq_SHIFT                    8
#define BCHP_DS_A_IFDAC_CTRL_R01_saw_freq_DEFAULT                  0x00000000

/* DS_A_IFDAC :: CTRL_R01 :: prbs_row_en [07:07] */
#define BCHP_DS_A_IFDAC_CTRL_R01_prbs_row_en_MASK                  0x00000080
#define BCHP_DS_A_IFDAC_CTRL_R01_prbs_row_en_SHIFT                 7
#define BCHP_DS_A_IFDAC_CTRL_R01_prbs_row_en_DEFAULT               0x00000000

/* DS_A_IFDAC :: CTRL_R01 :: prbs_col_en [06:06] */
#define BCHP_DS_A_IFDAC_CTRL_R01_prbs_col_en_MASK                  0x00000040
#define BCHP_DS_A_IFDAC_CTRL_R01_prbs_col_en_SHIFT                 6
#define BCHP_DS_A_IFDAC_CTRL_R01_prbs_col_en_DEFAULT               0x00000000

/* DS_A_IFDAC :: CTRL_R01 :: shuf_linear [05:05] */
#define BCHP_DS_A_IFDAC_CTRL_R01_shuf_linear_MASK                  0x00000020
#define BCHP_DS_A_IFDAC_CTRL_R01_shuf_linear_SHIFT                 5
#define BCHP_DS_A_IFDAC_CTRL_R01_shuf_linear_DEFAULT               0x00000000

/* DS_A_IFDAC :: CTRL_R01 :: saw_en [04:04] */
#define BCHP_DS_A_IFDAC_CTRL_R01_saw_en_MASK                       0x00000010
#define BCHP_DS_A_IFDAC_CTRL_R01_saw_en_SHIFT                      4
#define BCHP_DS_A_IFDAC_CTRL_R01_saw_en_DEFAULT                    0x00000000

/* DS_A_IFDAC :: CTRL_R01 :: src_sel [03:02] */
#define BCHP_DS_A_IFDAC_CTRL_R01_src_sel_MASK                      0x0000000c
#define BCHP_DS_A_IFDAC_CTRL_R01_src_sel_SHIFT                     2
#define BCHP_DS_A_IFDAC_CTRL_R01_src_sel_DEFAULT                   0x00000000

/* DS_A_IFDAC :: CTRL_R01 :: tc_obb [01:01] */
#define BCHP_DS_A_IFDAC_CTRL_R01_tc_obb_MASK                       0x00000002
#define BCHP_DS_A_IFDAC_CTRL_R01_tc_obb_SHIFT                      1
#define BCHP_DS_A_IFDAC_CTRL_R01_tc_obb_DEFAULT                    0x00000000

/* DS_A_IFDAC :: CTRL_R01 :: edge_sel [00:00] */
#define BCHP_DS_A_IFDAC_CTRL_R01_edge_sel_MASK                     0x00000001
#define BCHP_DS_A_IFDAC_CTRL_R01_edge_sel_SHIFT                    0
#define BCHP_DS_A_IFDAC_CTRL_R01_edge_sel_DEFAULT                  0x00000000

/***************************************************************************
 *STATUS - IFDAC_STATUS
 ***************************************************************************/
/* DS_A_IFDAC :: STATUS :: ECO_SPARE_31_17 [31:17] */
#define BCHP_DS_A_IFDAC_STATUS_ECO_SPARE_31_17_MASK                0xfffe0000
#define BCHP_DS_A_IFDAC_STATUS_ECO_SPARE_31_17_SHIFT               17
#define BCHP_DS_A_IFDAC_STATUS_ECO_SPARE_31_17_DEFAULT             0x00000000

/* DS_A_IFDAC :: STATUS :: o_lfsr_fail_flag [16:16] */
#define BCHP_DS_A_IFDAC_STATUS_o_lfsr_fail_flag_MASK               0x00010000
#define BCHP_DS_A_IFDAC_STATUS_o_lfsr_fail_flag_SHIFT              16

/* DS_A_IFDAC :: STATUS :: o_CRC [15:00] */
#define BCHP_DS_A_IFDAC_STATUS_o_CRC_MASK                          0x0000ffff
#define BCHP_DS_A_IFDAC_STATUS_o_CRC_SHIFT                         0

#endif /* #ifndef BCHP_DS_A_IFDAC_H__ */

/* End of File */
