****************************************
Report : timing
        -path_type full
        -delay_type min
        -max_paths 1
        -report_by group
        -nosplit
        -input_pins
        -nets
        -transition_time
        -capacitance
        -derate
        -attributes
        -physical
Design : img2_jtag_tap_wrap
Version: P-2019.03-SP4
Date   : Wed Nov 20 19:26:54 2024
****************************************
Information: Timer using 'CRPR'. (TIM-050)

  Startpoint: i_img2_jtag_pnp_jpnp_shift_reg_reg_6_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_pnp_jpnp_shift_reg_reg_5_ (rising edge-triggered flip-flop clocked by clock)
  Mode: norm.ffgnp0p88vm40c.rcbest_CCbest
  Corner: norm.ffgnp0p88vm40c.rcbest_CCbest
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: clock
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                              Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                        0.0000      0.0000
  clock network delay (propagated)                                                                              -0.0106     -0.0106

  i_img2_jtag_pnp_jpnp_shift_reg_reg_6_/CP (DFCNQD1BWP16P90CPDILVT)                        0.0125      0.9300    0.0000     -0.0106 r    (40.71,22.03)     s, n
  i_img2_jtag_pnp_jpnp_shift_reg_reg_6_/Q (DFCNQD1BWP16P90CPDILVT)                         0.0041      0.9120    0.0283      0.0177 f    (40.46,22.03)     s, n
  i_img2_jtag_pnp_jpnp_shift_reg[6] (net)                               1      0.0008
  copt_h_inst_1285/I (BUFFSKPD3BWP16P90CPD)                                                0.0041      0.9300    0.0000      0.0177 f    (40.44,23.18)
  copt_h_inst_1285/Z (BUFFSKPD3BWP16P90CPD)                                                0.0035      0.9120    0.0097      0.0274 f    (40.21,23.18)
  copt_net_186 (net)                                                    1      0.0006
  U404/A1 (OR2D1BWP16P90CPD)                                                               0.0035      0.9300    0.0000      0.0274 f    (40.00,23.13)
  U404/Z (OR2D1BWP16P90CPD)                                                                0.0054      0.9120    0.0105      0.0379 f    (39.75,23.18)
  n306 (net)                                                            1      0.0008
  i_img2_jtag_pnp_jpnp_shift_reg_reg_5_/D (DFCNQD1BWP16P90CPDILVT)                         0.0054      0.9300    0.0000      0.0379 f    (41.02,23.15)     s, n
  data arrival time                                                                                                          0.0379

  clock clock (rise edge)                                                                                        0.0000      0.0000
  clock network delay (propagated)                                                                              -0.0023     -0.0023
  clock reconvergence pessimism                                                                                 -0.0082     -0.0105
  i_img2_jtag_pnp_jpnp_shift_reg_reg_5_/CP (DFCNQD1BWP16P90CPDILVT)                        0.0125      1.0700    0.0000     -0.0105 r    (42.69,23.18)     s, n
  clock uncertainty                                                                                              0.0430      0.0325
  library hold time                                                                                    1.0000    0.0056      0.0381
  data required time                                                                                                         0.0381
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.0381
  data arrival time                                                                                                         -0.0379
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                          -0.0002



  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datm_si[0] (output port clocked by clock)
  Mode: norm.ffgnp0p88vm40c.rcbest_CCbest
  Corner: norm.ffgnp0p88vm40c.rcbest_CCbest
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: FEEDTHROUGH
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                              Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                        0.0000      0.0000
  clock network delay (ideal)                                                                                    0.0000      0.0000
  input external delay                                                                                           0.5000      0.5000

  tdi (in)                                                                                 0.0041      0.9120    0.0010      0.5010 r    (61.75,13.65)
  tdi (net)                                                             1      0.0014
  FTB_1__44/I (BUFFSKPD2BWP16P90CPD)                                                       0.0041      0.9300    0.0001      0.5011 r    (58.68,11.66)     s
  FTB_1__44/Z (BUFFSKPD2BWP16P90CPD)                                                       0.0262      0.9120    0.0216      0.5227 r    (58.85,11.66)     s
  aps_rename_1_ (net)                                                   7      0.0175
  FTB_2__45/I (CKBD14BWP16P90CPDULVT)                                                      0.0264      0.9300    0.0010      0.5237 r    (59.01,18.58)     s
  FTB_2__45/Z (CKBD14BWP16P90CPDULVT)                                                      0.0178      0.9120    0.0186      0.5423 r    (59.91,18.58)     s
  dbg_datm_si[0] (net)                                                  1      0.1005
  dbg_datm_si[0] (out)                                                                     0.0181      0.9300    0.0032      0.5455 r    (61.75,17.01)
  data arrival time                                                                                                          0.5455

  clock clock (rise edge)                                                                                        0.0000      0.0000
  clock network delay (ideal)                                                                                    0.0000      0.0000
  clock reconvergence pessimism                                                                                 -0.0000      0.0000
  clock uncertainty                                                                                              0.0430      0.0430
  output external delay                                                                                         -0.5000     -0.4570
  data required time                                                                                                        -0.4570
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        -0.4570
  data arrival time                                                                                                         -0.5455
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                1.0025



  Startpoint: dbg_attn_flags[0] (input port clocked by clock)
  Endpoint: i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_ (rising edge-triggered flip-flop clocked by clock)
  Mode: norm.ffgnp0p88vm40c.rcbest_CCbest
  Corner: norm.ffgnp0p88vm40c.rcbest_CCbest
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: REGIN
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                              Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                        0.0000      0.0000
  clock network delay (ideal)                                                                                    0.0000      0.0000
  input external delay                                                                                           0.5000      0.5000

  dbg_attn_flags[0] (in)                                                                   0.0042      0.9120    0.0011      0.5011 f    (61.75,14.85)
  dbg_attn_flags[0] (net)                                               1      0.0015
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/D (DFCNQD1BWP16P90CPD)                         0.0042      0.9300    0.0001      0.5012 f    (56.86,16.88)     s, n
  data arrival time                                                                                                          0.5012

  clock clock (rise edge)                                                                                        0.0000      0.0000
  clock network delay (propagated)                                                                              -0.0064     -0.0064
  clock reconvergence pessimism                                                                                 -0.0000     -0.0064
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)                        0.0163      1.0700    0.0000     -0.0064 r    (58.53,16.85)     s, n
  clock uncertainty                                                                                              0.0430      0.0366
  library hold time                                                                                    1.0000    0.0105      0.0471
  data required time                                                                                                         0.0471
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.0471
  data arrival time                                                                                                         -0.5012
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.4540



  Startpoint: i_img2_jtag_attn_cont_reg_reg_1_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: dbg_resetn_force[0] (output port clocked by clock)
  Mode: norm.ffgnp0p88vm40c.rcbest_CCbest
  Corner: norm.ffgnp0p88vm40c.rcbest_CCbest
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: REGOUT
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                              Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                        0.0000      0.0000
  clock network delay (propagated)                                                                              -0.0146     -0.0146

  i_img2_jtag_attn_cont_reg_reg_1_/CP (EDFCNQD1BWP16P90CPDILVT)                            0.0179      0.9300    0.0000     -0.0146 r    (55.29,25.49)     s, n
  i_img2_jtag_attn_cont_reg_reg_1_/Q (EDFCNQD1BWP16P90CPDILVT)                             0.0148      0.9120    0.0335      0.0189 r    (55.04,25.49)     s, n
  n412 (net)                                                            2      0.0049
  BUFT_RR_61/I (CKBD14BWP16P90CPDULVT)                                                     0.0148      0.9300    0.0004      0.0192 r    (59.01,24.34)
  BUFT_RR_61/Z (CKBD14BWP16P90CPDULVT)                                                     0.0178      0.9120    0.0170      0.0363 r    (59.91,24.34)
  dbg_resetn_force[0] (net)                                             1      0.1011
  dbg_resetn_force[0] (out)                                                                0.0190      0.9300    0.0054      0.0417 r    (61.75,17.49)
  data arrival time                                                                                                          0.0417

  clock clock (rise edge)                                                                                        0.0000      0.0000
  clock network delay (ideal)                                                                                    0.0000      0.0000
  clock reconvergence pessimism                                                                                 -0.0000      0.0000
  clock uncertainty                                                                                              0.0430      0.0430
  output external delay                                                                                         -0.5000     -0.4570
  data required time                                                                                                        -0.4570
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        -0.4570
  data arrival time                                                                                                         -0.0417
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.4987



  Startpoint: i_img2_jtag_attn_cont_reg_reg_0_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_attn_cont_shift_reg_reg_0_ (rising edge-triggered flip-flop clocked by clock)
  Mode: norm.ssgnp0p72v125c.rcworst_CCworst
  Corner: norm.ssgnp0p72v125c.rcworst_CCworst
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: clock
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                              Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                        0.0000      0.0000
  clock network delay (propagated)                                                                              -0.0169     -0.0169

  i_img2_jtag_attn_cont_reg_reg_0_/CP (EDFCNQD1BWP16P90CPDILVT)                            0.0275      0.9300    0.0000     -0.0169 r    (56.10,27.79)     s, n
  i_img2_jtag_attn_cont_reg_reg_0_/Q (EDFCNQD1BWP16P90CPDILVT)                             0.0214      0.9420    0.0665      0.0496 f    (55.85,27.79)     s, n
  n411 (net)                                                            2      0.0054
  U521/A2 (AOI22D1BWP16P90CPD)                                                             0.0214      0.9300    0.0013      0.0509 f    (55.06,24.24)
  U521/ZN (AOI22D1BWP16P90CPD)                                                             0.0146      0.9420    0.0164      0.0674 r    (55.19,24.32)
  n245 (net)                                                            1      0.0011
  U522/B (IOAI21D1BWP16P90CPD)                                                             0.0146      0.9300    0.0002      0.0676 r    (56.38,26.70)
  U522/ZN (IOAI21D1BWP16P90CPD)                                                            0.0186      0.9420    0.0176      0.0852 f    (56.24,26.65)
  n114 (net)                                                            1      0.0013
  i_img2_jtag_attn_cont_shift_reg_reg_0_/D (DFCNQD1BWP16P90CPD)                            0.0186      0.9300    0.0002      0.0854 f    (53.35,29.55)     s, n
  data arrival time                                                                                                          0.0854

  clock clock (rise edge)                                                                                        0.0000      0.0000
  clock network delay (propagated)                                                                              -0.0100     -0.0100
  clock reconvergence pessimism                                                                                 -0.0065     -0.0165
  i_img2_jtag_attn_cont_shift_reg_reg_0_/CP (DFCNQD1BWP16P90CPD)                           0.0274      1.0700    0.0000     -0.0165 r    (55.02,29.52)     s, n
  clock uncertainty                                                                                              0.0530      0.0365
  library hold time                                                                                    1.0000    0.0266      0.0631
  data required time                                                                                                         0.0631
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.0631
  data arrival time                                                                                                         -0.0854
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.0223



  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datf_si[0] (output port clocked by clock)
  Mode: norm.ssgnp0p72v125c.rcworst_CCworst
  Corner: norm.ssgnp0p72v125c.rcworst_CCworst
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: FEEDTHROUGH
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                              Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                        0.0000      0.0000
  clock network delay (ideal)                                                                                    0.0000      0.0000
  input external delay                                                                                           0.5000      0.5000

  tdi (in)                                                                                 0.0081      0.9420    0.0019      0.5019 r    (61.75,13.65)
  tdi (net)                                                             1      0.0014
  FTB_1__44/I (BUFFSKPD2BWP16P90CPD)                                                       0.0081      0.9300    0.0002      0.5020 r    (58.68,11.66)     s
  FTB_1__44/Z (BUFFSKPD2BWP16P90CPD)                                                       0.0450      0.9420    0.0407      0.5428 r    (58.85,11.66)     s
  aps_rename_1_ (net)                                                   7      0.0169
  BUFT_RR_176/I (BUFFD12BWP16P90CPDULVT)                                                   0.0452      0.9300    0.0017      0.5444 r    (59.11,15.70)
  BUFT_RR_176/Z (BUFFD12BWP16P90CPDULVT)                                                   0.0303      0.9420    0.0332      0.5777 r    (59.90,15.70)
  dbg_datf_si[0] (net)                                                  1      0.1003
  dbg_datf_si[0] (out)                                                                     0.0355      0.9300    0.0143      0.5919 r    (61.75,16.05)
  data arrival time                                                                                                          0.5919

  clock clock (rise edge)                                                                                        0.0000      0.0000
  clock network delay (ideal)                                                                                    0.0000      0.0000
  clock reconvergence pessimism                                                                                 -0.0000      0.0000
  clock uncertainty                                                                                              0.0530      0.0530
  output external delay                                                                                         -0.5000     -0.4470
  data required time                                                                                                        -0.4470
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        -0.4470
  data arrival time                                                                                                         -0.5919
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                1.0389



  Startpoint: trstn (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdi_i_reg (removal check against rising-edge clock clocked by clock)
  Mode: norm.ssgnp0p72v125c.rcworst_CCworst
  Corner: norm.ssgnp0p72v125c.rcworst_CCworst
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: REGIN
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                              Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                        0.0000      0.0000
  clock network delay (ideal)                                                                                    0.0000      0.0000
  input external delay                                                                                           0.5000      0.5000

  trstn (in)                                                                               0.0493      0.9420    0.0174      0.5174 r    (61.75,11.49)
  trstn (net)                                                          23      0.0350
  i_img2_jtag_tap_tdi_i_reg/CDN (DFCNQD1BWP16P90CPD)                                       0.0643      0.9300    0.0113      0.5287 r    (52.57,11.61)     s, n
  data arrival time                                                                                                          0.5287

  clock clock (rise edge)                                                                                        0.0000      0.0000
  clock network delay (propagated)                                                                              -0.0103     -0.0103
  clock reconvergence pessimism                                                                                 -0.0000     -0.0103
  i_img2_jtag_tap_tdi_i_reg/CP (DFCNQD1BWP16P90CPD)                                        0.0265      1.0700    0.0000     -0.0103 r    (53.40,11.66)     s, n
  clock uncertainty                                                                                              0.0530      0.0427
  library hold time                                                                                    1.0000    0.0592      0.1019
  data required time                                                                                                         0.1020
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.1020
  data arrival time                                                                                                         -0.5287
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.4268



  Startpoint: i_img2_jtag_attn_cont_reg_reg_1_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: dbg_resetn_force[0] (output port clocked by clock)
  Mode: norm.ssgnp0p72v125c.rcworst_CCworst
  Corner: norm.ssgnp0p72v125c.rcworst_CCworst
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: REGOUT
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                              Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                        0.0000      0.0000
  clock network delay (propagated)                                                                              -0.0170     -0.0170

  i_img2_jtag_attn_cont_reg_reg_1_/CP (EDFCNQD1BWP16P90CPDILVT)                            0.0273      0.9300    0.0000     -0.0170 r    (55.29,25.49)     s, n
  i_img2_jtag_attn_cont_reg_reg_1_/Q (EDFCNQD1BWP16P90CPDILVT)                             0.0246      0.9420    0.0639      0.0469 r    (55.04,25.49)     s, n
  n412 (net)                                                            2      0.0048
  BUFT_RR_61/I (CKBD14BWP16P90CPDULVT)                                                     0.0246      0.9300    0.0013      0.0481 r    (59.01,24.34)
  BUFT_RR_61/Z (CKBD14BWP16P90CPDULVT)                                                     0.0265      0.9420    0.0277      0.0758 r    (59.91,24.34)
  dbg_resetn_force[0] (net)                                             1      0.1010
  dbg_resetn_force[0] (out)                                                                0.0405      0.9300    0.0204      0.0962 r    (61.75,17.49)
  data arrival time                                                                                                          0.0962

  clock clock (rise edge)                                                                                        0.0000      0.0000
  clock network delay (ideal)                                                                                    0.0000      0.0000
  clock reconvergence pessimism                                                                                 -0.0000      0.0000
  clock uncertainty                                                                                              0.0530      0.0530
  output external delay                                                                                         -0.5000     -0.4470
  data required time                                                                                                        -0.4470
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        -0.4470
  data arrival time                                                                                                         -0.0962
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.5432



  Startpoint: i_img2_jtag_pnp_jpnp_shift_reg_reg_61_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_pnp_jpnp_shift_reg_reg_60_ (rising edge-triggered flip-flop clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: clock
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0069     -0.0069

  i_img2_jtag_pnp_jpnp_shift_reg_reg_61_/CP (DFCNQD1BWP16P90CPDILVT)                        0.0164      0.9300    0.0000     -0.0069 r    (45.21,20.88)     s, n
  i_img2_jtag_pnp_jpnp_shift_reg_reg_61_/Q (DFCNQD1BWP16P90CPDILVT)                         0.0056      0.9270    0.0395      0.0326 f    (44.96,20.88)     s, n
  i_img2_jtag_pnp_jpnp_shift_reg[61] (net)                               1      0.0008
  copt_h_inst_1264/I (BUFFSKPD4BWP16P90CPD)                                                 0.0056      0.9300    0.0001      0.0327 f    (44.91,22.03)
  copt_h_inst_1264/Z (BUFFSKPD4BWP16P90CPD)                                                 0.0051      0.9270    0.0141      0.0468 f    (45.13,22.03)
  copt_net_165 (net)                                                     1      0.0007
  U346/A1 (INR2D1BWP16P90CPD)                                                               0.0051      0.9300    0.0000      0.0468 f    (44.58,22.00)
  U346/ZN (INR2D1BWP16P90CPD)                                                               0.0087      0.9270    0.0128      0.0596 f    (44.72,22.03)
  n361 (net)                                                             1      0.0010
  i_img2_jtag_pnp_jpnp_shift_reg_reg_60_/D (DFCNQD1BWP16P90CPDILVT)                         0.0087      0.9300    0.0001      0.0597 f    (43.18,23.15)     s, n
  data arrival time                                                                                                           0.0597

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0017     -0.0017
  clock reconvergence pessimism                                                                                  -0.0048     -0.0066
  i_img2_jtag_pnp_jpnp_shift_reg_reg_60_/CP (DFCNQD1BWP16P90CPDILVT)                        0.0164      1.0700    0.0000     -0.0066 r    (44.85,23.18)     s, n
  clock uncertainty                                                                                               0.0480      0.0414
  library hold time                                                                                     1.0000    0.0101      0.0515
  data required time                                                                                                          0.0515
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          0.0515
  data arrival time                                                                                                          -0.0597
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 0.0082



  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datm_si[0] (output port clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: FEEDTHROUGH
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  input external delay                                                                                            0.5000      0.5000

  tdi (in)                                                                                  0.0057      0.9270    0.0013      0.5013 r    (61.75,13.65)
  tdi (net)                                                              1      0.0014
  FTB_1__44/I (BUFFSKPD2BWP16P90CPD)                                                        0.0057      0.9300    0.0001      0.5015 r    (58.68,11.66)     s
  FTB_1__44/Z (BUFFSKPD2BWP16P90CPD)                                                        0.0335      0.9270    0.0286      0.5300 r    (58.85,11.66)     s
  aps_rename_1_ (net)                                                    7      0.0172
  FTB_2__45/I (CKBD14BWP16P90CPDULVT)                                                       0.0337      0.9300    0.0017      0.5317 r    (59.01,18.58)     s
  FTB_2__45/Z (CKBD14BWP16P90CPDULVT)                                                       0.0219      0.9270    0.0240      0.5558 r    (59.91,18.58)     s
  dbg_datm_si[0] (net)                                                   1      0.1004
  dbg_datm_si[0] (out)                                                                      0.0244      0.9300    0.0085      0.5643 r    (61.75,17.01)
  data arrival time                                                                                                           0.5643

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  clock reconvergence pessimism                                                                                  -0.0000      0.0000
  clock uncertainty                                                                                               0.0480      0.0480
  output external delay                                                                                          -0.5000     -0.4520
  data required time                                                                                                         -0.4520
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         -0.4520
  data arrival time                                                                                                          -0.5643
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 1.0163



  Startpoint: trstn (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdi_i_reg (removal check against rising-edge clock clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGIN
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  input external delay                                                                                            0.5000      0.5000

  trstn (in)                                                                                0.0372      0.9270    0.0134      0.5134 r    (61.75,11.49)
  trstn (net)                                                           23      0.0353
  i_img2_jtag_tap_tdi_i_reg/CDN (DFCNQD1BWP16P90CPD)                                        0.0460      0.9300    0.0075      0.5208 r    (52.57,11.61)     s, n
  data arrival time                                                                                                           0.5208

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0067     -0.0067
  clock reconvergence pessimism                                                                                  -0.0000     -0.0067
  i_img2_jtag_tap_tdi_i_reg/CP (DFCNQD1BWP16P90CPD)                                         0.0209      1.0700    0.0000     -0.0067 r    (53.40,11.66)     s, n
  clock uncertainty                                                                                               0.0480      0.0413
  library hold time                                                                                     1.0000    0.0368      0.0781
  data required time                                                                                                          0.0781
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                          0.0781
  data arrival time                                                                                                          -0.5208
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 0.4428



  Startpoint: i_img2_jtag_attn_cont_reg_reg_1_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: dbg_resetn_force[0] (output port clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGOUT
  Path Type: min


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                               Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (propagated)                                                                               -0.0126     -0.0126

  i_img2_jtag_attn_cont_reg_reg_1_/CP (EDFCNQD1BWP16P90CPDILVT)                             0.0220      0.9300    0.0000     -0.0126 r    (55.29,25.49)     s, n
  i_img2_jtag_attn_cont_reg_reg_1_/Q (EDFCNQD1BWP16P90CPDILVT)                              0.0191      0.9270    0.0461      0.0334 r    (55.04,25.49)     s, n
  n412 (net)                                                             2      0.0048
  BUFT_RR_61/I (CKBD14BWP16P90CPDULVT)                                                      0.0191      0.9300    0.0007      0.0342 r    (59.01,24.34)
  BUFT_RR_61/Z (CKBD14BWP16P90CPDULVT)                                                      0.0218      0.9270    0.0218      0.0560 r    (59.91,24.34)
  dbg_resetn_force[0] (net)                                              1      0.1010
  dbg_resetn_force[0] (out)                                                                 0.0272      0.9300    0.0119      0.0679 r    (61.75,17.49)
  data arrival time                                                                                                           0.0679

  clock clock (rise edge)                                                                                         0.0000      0.0000
  clock network delay (ideal)                                                                                     0.0000      0.0000
  clock reconvergence pessimism                                                                                  -0.0000      0.0000
  clock uncertainty                                                                                               0.0480      0.0480
  output external delay                                                                                          -0.5000     -0.4520
  data required time                                                                                                         -0.4520
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         -0.4520
  data arrival time                                                                                                          -0.0679
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                 0.5199


1
