<?xml version="1.0" encoding="UTF-8"?>
<definitions publication-date="2025-01-01" publication-type="official">
<definition-item date-revised="2024-08-01"><classification-symbol scheme="cpc">H10B</classification-symbol><definition-title>ELECTRONIC MEMORY DEVICES</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Memory devices consisting of multiple semiconductor or solid-state components. This includes the multiple memory cells constituting the memory core region and logic components within the immediate peripheral region surrounding the memory core region. The memory cells have storage components therein, which may be accessed by selection components.</paragraph-text><paragraph-text type="body">This includes the following kind of devices:</paragraph-text><paragraph-text type="body">Volatile Memory Devices:</paragraph-text><list><list-item><paragraph-text type="body">Static random access memory</paragraph-text></list-item><list-item><paragraph-text type="body">Dynamic random access memory</paragraph-text></list-item></list><paragraph-text type="body">Non-Volatile Memory Devices:</paragraph-text><list><list-item><paragraph-text type="body">Read-only memory [ROM]</paragraph-text></list-item><list-item><paragraph-text type="body">Programmable ROM [PROM]</paragraph-text></list-item><list-item><paragraph-text type="body">Erasable and programmable ROM [EPROM]</paragraph-text></list-item><list-item><paragraph-text type="body">Electrically erasable and programmable ROM [EEPROM]</paragraph-text></list-item><list-item><paragraph-text type="body">Ferroelectric memory, e.g. FeRAM or FeFET</paragraph-text></list-item><list-item><paragraph-text type="body">Magnetic random access memory [MRAM]</paragraph-text></list-item><list-item><paragraph-text type="body">Resistive random access memory [ReRAM or RRAM], phase change RAM [PRAM or PCRAM]</paragraph-text></list-item></list><paragraph-text type="body">Assemblies of multiple devices comprising at least one memory device of this subclass.</paragraph-text><paragraph-text type="body">Processes and apparatus specially adapted for the manufacture or treatment of such devices.</paragraph-text></section-body></definition-statement><relationship><section-title>Relationships with other classification places</section-title><section-body><paragraph-text type="body">When the focus of the invention is on the structure of the device, classification is made in <class-ref scheme="cpc">H10B</class-ref>. When the focus of the invention is on the structures used for accessing the device, such as structures or circuits for reading, writing, or erasing data in the device, classification is made in <class-ref scheme="cpc">G11C</class-ref>.</paragraph-text></section-body></relationship><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Circuits (e.g. data buffers, decoders, sense amplifiers) and accessing (e.g. read, write, and erase operations) of memory devices</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G11C</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references><glossary-of-terms><section-title>Glossary of terms</section-title><section-body><paragraph-text type="preamble">In this place, the following terms or expressions are used with the meaning indicated:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">device</paragraph-text></table-column><table-column><paragraph-text type="body">an electric circuit element (e.g. diode, transistor, LED, etc.); (depending on the context) can also refer to an integrated device (e.g. CMOS-IC, DRAM device, etc.). A device may be in the form of a bare or packaged chip.</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">integrated device</paragraph-text></table-column><table-column><paragraph-text type="body">a device consisting of a plurality of semiconductor or other solid-state electric circuit elements formed in or on a common substrate.</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">integrated circuit</paragraph-text></table-column><table-column><paragraph-text type="body">an integrated device where all the electric circuit elements (e.g. diodes, transistors, LEDs, etc.) are formed in or on a common substrate, including interconnections between the elements.</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">component</paragraph-text></table-column><table-column><paragraph-text type="body">an electric circuit element (e.g. diode, transistor, LED, etc.) that is one of a plurality of elements formed in or on a common substrate, e.g. in an integrated device.</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">wafer</paragraph-text></table-column><table-column><paragraph-text type="body">It can be one of the following: (a) a slice of semiconductor or electric solid-state active material. For example: a slice of silicon; a slice of a semiconducting compound, e.g. gallium nitride [GaN]; a slice of lithium tantalate [LiTaO3] for superconductor applications. (b) a multilayered laminate, having at least one layer of semiconductor or electric solid-state active material, the layer being meant to be processed into devices. For example: silicon-on-insulator [SOI]; silicon-on-glass [SOG]; silicon-on-sapphire [SOS]; a composite wafer comprising silicon carbide [SiC] on polycrystalline silicon [Si] support;a layer of semiconducting nanowires on glass. A wafer is typically processed by (e.g.) deposition, etching, doping or diffusion, and is then typically diced into chips.</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">body,semiconductor body,solid-state body</paragraph-text></table-column><table-column><paragraph-text type="body">the region of semiconductor (resp. solid-state) material(s) within which, or at the surface of which, the physical effects that are characteristic of the device occur, and any bordering semiconductor (resp. solid-state) material(s) that are contiguous with this region. Examples: in a field-effect transistor [FET], the physical effects occur in the channel region between the source and the drain. The semiconductor body includes the channel region, the source and drain regions, and any contiguous semiconductor material; in a light-emitting diode [LED], the physical effects occur at a junction of active semiconductor layers. The semiconductor body includes these active semiconductor layers and any contiguous semiconductor layers, such as buffer layers, possibly a growth substrate, etc., that are between the cathode and anode electrodes; in a thermoelectric device, the solid-state body includes all solid-state materials in the path of current between the electrodes.</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">electrode</paragraph-text></table-column><table-column><paragraph-text type="body">a conductive region in or on the semiconductor body or solid-state body of a device (and other than the body itself) which exerts an electrical influence on the body, irrespective of whether or not an external electrical connection is made thereto. The term covers metallic regions which exert electrical influence on the body through an insulating region (e.g. in intentional non-parasitic capacitive coupling), or inductive coupling arrangements. In a capacitive coupling arrangement, the dielectric region is regarded as part of the electrode. The overall conductive wiring may comprise multiple portions. In such a case, only the wiring portions that exert an electrical influence on the body are considered portions of the electrode. Examples: conductive layer(s) in direct physical contact with the body; conductive region(s) exerting an inductive coupling onto the body; a multilayer structure which exerts influence on the body through an insulating region, e.g. in intentional non-parasitic capacitive coupling.</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">interconnection</paragraph-text></table-column><table-column><paragraph-text type="body">a conductive arrangement for conducting electric current from an electrode of a circuit element to another part of the circuit. Examples include metal wirings.</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">container</paragraph-text></table-column><table-column><paragraph-text type="body">a solid construction in which (one or more) devices are placed, or which is formed around the devices, for forming packaged devices. A container requires a partial or total enclosure and it may also comprise a filling.</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">encapsulation</paragraph-text></table-column><table-column><paragraph-text type="body">an enclosure consisting of (one or more) layers, e.g. comprising organic polymers, which at least partially enclose the (one or more) devices, thereby protecting them. An encapsulation is often used to hermetically seal devices.</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">field-effect</paragraph-text></table-column><table-column><paragraph-text type="body">refers to semiconductor technology wherein a voltage applied to a gate electrode creates an electric field that allows for control of current near the interface of the gate and the body, e.g. to create an inversion channel between the source and drain of a MOSFET.</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">unipolar</paragraph-text></table-column><table-column><paragraph-text type="body">refers to semiconductor technology that primarily involves one type only of charge carrier, i.e. it involves either holes or electrons but not both.</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">bipolar</paragraph-text></table-column><table-column><paragraph-text type="body">refers to semiconductor technology that involves multi-carrier-type operation, i.e. which simultaneously uses both electrons and holes as charge carriers.</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">MIS</paragraph-text></table-column><table-column><paragraph-text type="body">metal-insulator-semiconductor</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">MOS</paragraph-text></table-column><table-column><paragraph-text type="body">metal-oxide-semiconductor</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">FET</paragraph-text></table-column><table-column><paragraph-text type="body">field-effect transistor</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">MISFET</paragraph-text></table-column><table-column><paragraph-text type="body">metal-insulator-semiconductor field-effect transistor</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">TFT</paragraph-text></table-column><table-column><paragraph-text type="body">thin-film transistor</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">programming</paragraph-text></table-column><table-column><paragraph-text type="body">setting a desired state of a memory cell.</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">writing, erasing</paragraph-text></table-column><table-column><paragraph-text type="body">changing the state of a memory cell, in a memory cell wherein programming can occur as many times as desired.</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">core, core region</paragraph-text></table-column><table-column><paragraph-text type="body">the portion of a memory cell having storage components, select components, or data lines such as bit lines and word lines. The core also includes devices for local accessing (e.g. reading, writing or erasing) of the storage elements, for example, select transistors of NAND strings or read/write ports of SRAM.</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">peripheral region, periphery</paragraph-text></table-column><table-column><paragraph-text type="body">the portion of a memory device outside the core region having devices or parts for global accessing (e.g. reading, writing, erasing) of the devices of the core region. It includes, e.g. word line drivers, multiplexers or sense amplifiers.</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">boundary region between the core region and peripheral circuit region</paragraph-text></table-column><table-column><paragraph-text type="body">the portion of a memory device that contains neither core devices (e.g. storage components or select components) nor peripheral devices (e.g. word line drivers or multiplexers), typically comprising structural parts such as bit line fan-outs between the core region and the peripheral region, or dummy elements or staircase structures for 3D NAND.</paragraph-text></table-column></table-row></table></section-body></glossary-of-terms><synonyms-keywords><section-title>Synonyms and Keywords</section-title><abbreviations>
        <paragraph-text type="preamble">In patent documents, the following abbreviations are often used:</paragraph-text>
        <table>
<table-row><table-column><paragraph-text type="body">RAM</paragraph-text></table-column><table-column><paragraph-text type="body">Random access memory</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">SRAM</paragraph-text></table-column><table-column><paragraph-text type="body">Static RAM</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">DRAM</paragraph-text></table-column><table-column><paragraph-text type="body">Dynamic RAM</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">ReRAM, RRAM</paragraph-text></table-column><table-column><paragraph-text type="body">Resistive RAM</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">PRAM, PCRAM</paragraph-text></table-column><table-column><paragraph-text type="body">Phase change RAM</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">FeRAM, FRAM</paragraph-text></table-column><table-column><paragraph-text type="body">Ferroelectric RAM</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">CBRAM</paragraph-text></table-column><table-column><paragraph-text type="body">Conductive-bridging RAM</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">MRAM</paragraph-text></table-column><table-column><paragraph-text type="body">Magnetoresistive RAM</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">ROM</paragraph-text></table-column><table-column><paragraph-text type="body">Read-only memory</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">PROM</paragraph-text></table-column><table-column><paragraph-text type="body">Programmable ROM</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">MPROM</paragraph-text></table-column><table-column><paragraph-text type="body">Mask-programmed ROM</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">OTPROM</paragraph-text></table-column><table-column><paragraph-text type="body">One-time programmable ROM</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">EPROM</paragraph-text></table-column><table-column><paragraph-text type="body">Erasable-and-programmable ROM</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Volatile memory</paragraph-text></table-column><table-column><paragraph-text type="body">Memory requiring power supply to maintain the stored information: it loses any written data when the system is turned off</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Non-volatile memory</paragraph-text></table-column><table-column><paragraph-text type="body">Memory not requiring power supply to maintain the stored information: it retains the written data even when the system is turned off</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Ferroelectric memory capacitor</paragraph-text></table-column><table-column><paragraph-text type="body">Capacitor with ferroelectric memory properties</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Ferroelectric memory transistor</paragraph-text></table-column><table-column><paragraph-text type="body">Transistor with ferroelectric memory properties embedded in a layer of the gate electrodes, e.g. in a MFS or MFMIS layer</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">MFS</paragraph-text></table-column><table-column><paragraph-text type="body">Metal-ferroelectric-semiconductor</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">MFIS</paragraph-text></table-column><table-column><paragraph-text type="body">Metal-ferroelectric-insulator-semiconductor</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">MFMIS</paragraph-text></table-column><table-column><paragraph-text type="body">Metal-ferroelectric-metal-insulator-semiconductor</paragraph-text></table-column></table-row></table>
        </abbreviations></synonyms-keywords></definition-item>
<definition-item date-revised="2025-01-01"><classification-symbol scheme="cpc">H10B10/00</classification-symbol><definition-title>Static random access memory [SRAM] devices</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Memory devices having multiple volatile memory cells, wherein, in each cell, the logic state is stored in one of two stable states of a cross-coupled inverter. SRAM cells commonly have four or more transistors.</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Circuits (e.g. data buffers, decoders, amplifiers) and accessing (e.g. read, write and erase operations) of SRAM devices</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G11C11/41</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Resistors for integrated circuits, and manufacturing or treatment thereof</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H10D1/00</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references><synonyms-keywords><section-title>Synonyms and Keywords</section-title><special-meanings>
        <paragraph-text type="preamble">In patent documents, the following words/expressions are often used with the meaning indicated:</paragraph-text>
        <table>
<table-row><table-column><paragraph-text type="body">Vcc or Vdd</paragraph-text></table-column><table-column><paragraph-text type="body">High voltage supply</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Vss</paragraph-text></table-column><table-column><paragraph-text type="body">Low voltage (or ground) supply</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Pull-up [PU]/Load</paragraph-text></table-column><table-column><paragraph-text type="body">Refers to components in the flip-flop that are connected to Vcc</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Pull-down [PD]/Drive</paragraph-text></table-column><table-column><paragraph-text type="body">Refers to components in the flip-flop that are connected to Vss</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Pass-gate [PG], access transistor/gate, select transistor/gate, transfer transistor/gate</paragraph-text></table-column><table-column><paragraph-text type="body">Refers to transistors that control access to the flip-flop</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Cross-coupled inverter (or Flip-flop or latch)</paragraph-text></table-column><table-column><paragraph-text type="body">Bi-stable circuit used to store information</paragraph-text></table-column></table-row></table>
        </special-meanings></synonyms-keywords></definition-item>
<definition-item date-revised="2025-01-01"><classification-symbol scheme="cpc">H10B12/00</classification-symbol><definition-title>Dynamic random access memory [DRAM] devices</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Dynamic memory devices having multiple volatile memory cells, wherein, each cell has:</paragraph-text><list><list-item><paragraph-text type="body">a storage component (e.g. capacitor) whose stored charge determines the logic state of the device; and</paragraph-text></list-item><list-item><paragraph-text type="body">at least one selection component (e.g. access transistor) for accessing the storage component.</paragraph-text></list-item></list></section-body></definition-statement><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Circuits (e.g. data buffers, decoders, amplifiers) and accessing (e.g. read, write and erase operations) of DRAM devices</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G11C11/24</class-ref>, <class-ref scheme="cpc">G11C11/401</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Capacitors for integrated circuits, and manufacture or treatment thereof</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H10D1/00</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-01-01"><classification-symbol scheme="cpc">H10B20/00</classification-symbol><definition-title>Read-only memory [ROM] devices</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Memory devices wherein data is stored even when power is removed (non-volatile), wherein the cells have components (e.g. fuses or anti-fuses) that are irreversibly changed during programming.</paragraph-text><paragraph-text type="body">The group <class-ref scheme="cpc">H10B20/00</class-ref> itself covers memory devices wherein, after manufacturing, the operations are limited to read-only (e.g. mask ROM), because the programming thereof was performed during manufacturing. The groups <class-ref scheme="cpc">H10B20/20</class-ref> - <class-ref scheme="cpc">H10B20/25</class-ref> cover programmable ROM [PROM] wherein the memory may be programmed after manufacturing by a user.</paragraph-text><paragraph-text type="body">ROM and PROM devices are typically programmable only once (though in some situations, a cell may have more than one element that may be irreversibly changed, so a very limited amount of &quot;corrective&quot; programming may occur). This is contrasted with EPROM and EEPROM devices, which can be writable or erasable many (e.g. millions of) times.</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Circuits (e.g. data buffers, decoders, amplifiers) and accessing (e.g. read, write and erase operations) of ROM devices</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G11C17/00</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-01-01"><classification-symbol scheme="cpc">H10B20/20</classification-symbol><definition-title>Programmable ROM [PROM] devices comprising field-effect components  (<class-ref scheme="cpc">H10B20/10</class-ref> takes precedence)</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Non-volatile ROM devices comprising multiple memory cells that can be programmed after their manufacture (&quot;programmable ROM&quot; or &quot;PROM&quot;), wherein the memory cell comprises field-effect components as either the access component or the storage component.</paragraph-text><paragraph-text type="body">The group <class-ref scheme="cpc">H10B20/20</class-ref> itself covers PROM wherein individual memory cells may each be programmed more than once, e.g. a &quot;corrective programming&quot; may occur because the cells have more than one element that may be irreversibly-changeable element. The groups indented under <class-ref scheme="cpc">H10B20/20</class-ref> cover PROM wherein each cell may only be programmed once.</paragraph-text><paragraph-text type="body">Illustrative example for this group: a cell is constructed from an anti-fuse programming transistor M0, an electronic fuse EF, and a control transistor MN1, such that the normal programming of M0 by breaking down its gate-source insulation layer (which decreases its initial large resistance) can be followed by &quot;correction programming&quot; by fusing the effuse (increasing the resistance).</paragraph-text><paragraph-text type="body"><media id="media0.png" file-name="cpc-def-H10B-0000.png" type="png" preferred-width="3.89cm" preferred-height="8.68cm"/></paragraph-text></section-body></definition-statement><references><section-title>References</section-title><limiting-references><section-title>Limiting references</section-title><section-body><paragraph-text type="preamble">This place does not cover:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">ROM devices comprising bipolar components</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H10B20/10</class-ref></paragraph-text></table-column></table-row></table></section-body></limiting-references><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Circuits (e.g. data buffers, decoders, amplifiers) and accessing (e.g. read, write and erase operations) of ROM devices</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G11C17/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Anti-fuses, i.e. connections having their state changed from non-conductive to conductive</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/5252</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Fuses, i.e. connections having their state changed from conductive to non-conductive</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L23/5256</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-01-01"><classification-symbol scheme="cpc">H10B20/25</classification-symbol><definition-title>One-time programmable ROM [OTPROM] devices, e.g. using electrically-fusible links</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Non-volatile programmable ROM (PROM) devices comprising multiple memory cells wherein, after their manufacture, each cell can only be programmed once (e.g. by permanently connecting or disconnecting a fuse or an anti-fuse).</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Circuits (e.g. data buffers, decoders, amplifiers) and accessing (e.g. read, write and erase operations) of one-time PROM devices</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G11C17/14</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2025-01-01"><classification-symbol scheme="cpc">H10B41/00</classification-symbol><definition-title>Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Non-volatile memory devices having multiple memory cells, wherein in each cell, the logic state is stored as charge on a floating gate of a transistor. The memory cell can be electrically erased and reprogrammed.</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">EEPROM devices comprising charge-trapping gate insulators</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H10B43/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Ferroelectric memory devices comprising ferroelectric memory transistors</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H10B51/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Circuits (e.g. data buffers, decoders, amplifiers) and accessing (e.g. read, write and erase operations) of EEPROM devices</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G11C16/04</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Floating-gate transistors per se</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H10D30/0411</class-ref>, <class-ref scheme="cpc">H10D30/68</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Gate electrodes comprising a conductor-insulator-conductor-insulator-semiconductor structure</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H10D64/035</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2025-01-01"><classification-symbol scheme="cpc">H10B43/00</classification-symbol><definition-title>EEPROM devices comprising charge-trapping gate insulators</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Non-volatile memory devices having multiple memory cells, wherein in each cell, the logic state is stored as charge on a charge-trapping gate dielectric. The memory cell can be electrically erased and reprogrammed.</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">EEPROM devices comprising floating gates</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H10B41/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Ferroelectric memory devices comprising ferroelectric memory transistors</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H10B51/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Circuits (e.g. data buffers, decoders, amplifiers) and accessing (e.g. read, write and erase operations) of EEPROM devices</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G11C16/04</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Memory transistors in which the charge is stored in an insulating charge-trapping layer per se</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H10D30/0413</class-ref>, <class-ref scheme="cpc">H10D30/69</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Gate electrodes comprising a charge-trapping insulator</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H10D64/037</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2025-01-01"><classification-symbol scheme="cpc">H10B51/00</classification-symbol><definition-title>Ferroelectric RAM [FeRAM] devices comprising ferroelectric memory transistors</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Non-volatile memory devices having multiple memory cells, wherein in each cell, the logic state is stored as a polarisation state of a ferroelectric material within a transistor, e.g. in a ferroelectric gate dielectric. The memory cell can be electrically erased and reprogrammed.</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">EEPROM devices comprising floating gates</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H10B41/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">EEPROM devices comprising charge-trapping gate insulators</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H10B43/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Ferroelectric memory devices comprising ferroelectric memory capacitors</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H10B53/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Circuits (e.g. data buffers, decoders, amplifiers) and accessing (e.g. read, write and erase operations) of FeRAM devices with ferroelectric transistors</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G11C11/223</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Memory transistors with a ferroelectric layer in the gate stack</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H10D30/0415</class-ref>, <class-ref scheme="cpc">H10D30/701</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Gate electrodes therefor</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H10D64/033</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2025-01-01"><classification-symbol scheme="cpc">H10B53/00</classification-symbol><definition-title>Ferroelectric RAM [FeRAM] devices comprising ferroelectric memory capacitors</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Non-volatile memory devices having multiple memory cells, wherein in each cell, the logic state is stored as a polarisation state of a ferroelectric material within a capacitor, e.g. in a ferroelectric capacitor dielectric. The cell is accessed by a selection component and can be electrically erased and reprogrammed.</paragraph-text></section-body></definition-statement><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">DRAM</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H10B12/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Ferroelectric memory devices comprising ferroelectric memory transistors</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H10B51/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Circuits (e.g. data buffers, decoders, amplifiers) and accessing (e.g. read, write and erase operations) of FeRAM devices with ferroelectric capacitors</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G11C11/221</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Ferroelectric capacitors comprising a perovskite structure material</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H10D1/682</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-01-01"><classification-symbol scheme="cpc">H10B61/00</classification-symbol><definition-title>Magnetic memory devices, e.g. magnetoresistive RAM [MRAM] devices</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Non-volatile memory devices having multiple memory cells, wherein in each cell, the logic state is stored in magnetic domains of magnetic layers in a storage component. The memory cell can be electrically erased and reprogrammed. Examples include MTJ-based memory and STT-MRAM.</paragraph-text></section-body></definition-statement><relationship><section-title>Relationships with other classification places</section-title><section-body><paragraph-text type="body">Aspects of the individual galvanomagnetic devices (e.g. structure, materials or manufacturing) are covered by group <class-ref scheme="cpc">H10N50/00</class-ref>.</paragraph-text></section-body></relationship><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Circuits (e.g. data buffers, decoders, or amplifiers) and accessing (e.g. read, write and erase operations) of MRAM</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G11C11/14</class-ref>, <class-ref scheme="cpc">G11C11/16</class-ref>, <class-ref scheme="cpc">G11C11/18</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Thin magnetic films</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01F10/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Galvanomagnetic devices (e.g. MTJs, spin valves)</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H10N50/00</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Hall effect devices</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H10N52/00</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references><synonyms-keywords><section-title>Synonyms and Keywords</section-title><abbreviations>
        <paragraph-text type="preamble">In patent documents, the following abbreviations are often used:</paragraph-text>
        <table>
<table-row><table-column><paragraph-text type="body">GMR</paragraph-text></table-column><table-column><paragraph-text type="body">Giant magnetoresistance</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">MR</paragraph-text></table-column><table-column><paragraph-text type="body">Magnetoresistance</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">MTJ</paragraph-text></table-column><table-column><paragraph-text type="body">Magnetic tunnel junction, MR tunnel junction</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">TMR</paragraph-text></table-column><table-column><paragraph-text type="body">Tunnel magnetoresistance</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">MRAM</paragraph-text></table-column><table-column><paragraph-text type="body">Magnetoresistive RAM</paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">STT</paragraph-text></table-column><table-column><paragraph-text type="body">Spin-transfer torque</paragraph-text></table-column></table-row></table>
        </abbreviations></synonyms-keywords></definition-item>
<definition-item date-revised="2024-01-01"><classification-symbol scheme="cpc">H10B63/00</classification-symbol><definition-title>Resistance change memory devices, e.g. resistive RAM [ReRAM] devices</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Non-volatile memory devices having multiple memory cells, wherein in each cell, the logic state is stored as a high or low resistance state. The memory cell can be electrically erased and reprogrammed. Examples include:</paragraph-text><list><list-item><paragraph-text type="body">conductive bridge memory [CBRAM],</paragraph-text></list-item><list-item><paragraph-text type="body">bulk electronic defect-based memory,</paragraph-text></list-item><list-item><paragraph-text type="body">phase change memory [PCRAM], and</paragraph-text></list-item><list-item><paragraph-text type="body">Ovonic threshold devices.</paragraph-text></list-item></list></section-body></definition-statement><relationship><section-title>Relationships with other classification places</section-title><section-body><paragraph-text type="body">Aspects of the individual resistance switching devices (e.g. structure, materials or manufacturing) are covered by group <class-ref scheme="cpc">H10N70/00</class-ref>.</paragraph-text></section-body></relationship><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Programmable ROM, e.g. involving fuses or anti-fuses</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H10B20/20</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Circuits (e.g. data buffers, decoders, amplifiers) and accessing (e.g. read, write and erase operations) of variable-resistance memory devices</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G11C13/00</class-ref>, <class-ref scheme="cpc">G11C11/56</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Circuits and accessing of programmable memory involving anti-fuses</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G11C17/16</class-ref></paragraph-text></table-column></table-row>
<table-row><table-column><paragraph-text type="body">Resistance change memory cells (e.g. memristors or phase change devices)</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H10N70/20</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-01-01"><classification-symbol scheme="cpc">H10B69/00</classification-symbol><definition-title>Erasable-and-programmable ROM [EPROM] devices not provided for in groups <class-ref scheme="cpc">H10B41/00</class-ref> - <class-ref scheme="cpc">H10B63/00</class-ref>, e.g. ultraviolet erasable-and-programmable ROM [UVEPROM] devices</definition-title><definition-statement><section-title>Definition statement</section-title><section-body><paragraph-text type="preamble">This place covers:</paragraph-text><paragraph-text type="body">Non-volatile memory devices having multiple memory cells, wherein in each cell, the logic state is erasable and reprogrammable, other than those covered by <class-ref scheme="cpc">H10B41/00</class-ref>- <class-ref scheme="cpc">H10B63/00</class-ref>. Examples include:</paragraph-text><list><list-item><paragraph-text type="body">EPROM devices such as those that are erased by UV exposure (&quot;UV-EPROM&quot;)</paragraph-text></list-item><list-item><paragraph-text type="body">Types of EEPROM devices that are not covered by groups <class-ref scheme="cpc">H10B41/00</class-ref>- <class-ref scheme="cpc">H10B63/00</class-ref>, such as those that are globally erased by applying a high voltage.</paragraph-text></list-item></list></section-body></definition-statement><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Circuits and accessing of EEPROMs</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">G11C16/00</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item>
<definition-item date-revised="2024-01-01"><classification-symbol scheme="cpc">H10B80/00</classification-symbol><definition-title>Assemblies of multiple devices comprising at least one memory device covered by this subclass</definition-title><relationship><section-title>Relationships with other classification places</section-title><section-body><paragraph-text type="body">Class <class-ref scheme="cpc">H10</class-ref> contains many groups for assemblies. If an assembly has multiple element devices therein, multiple classification should be used to classify the assembly in each appropriate group.</paragraph-text><paragraph-text type="body">For example, if an assembly of multiple devices has the elements of, e.g. a memory chip, an integrated processor chip and a superconducting integrated chip, multiple classification should be made in <class-ref scheme="cpc">H10B80/00</class-ref> for the memory chip, in <class-ref scheme="cpc">H01L25/00</class-ref> for the integrated processor chip and in <class-ref scheme="cpc">H10N69/00</class-ref> for the superconducting chip.</paragraph-text><paragraph-text type="body">Furthermore, classification of generic aspects of the assembly (e.g. the chips are stacked, or have interposers therebetween) should be made in <class-ref scheme="cpc">H01L25/00</class-ref> and <class-ref scheme="cpc">H01L2225/00</class-ref>.</paragraph-text></section-body></relationship><references><section-title>References</section-title><informative-references><section-title>Informative references</section-title><section-body><paragraph-text type="preamble">Attention is drawn to the following places, which may be of interest for search:</paragraph-text><table>
<table-row><table-column><paragraph-text type="body">Assemblies consisting of multiple individual semiconductor or other solid state devices</paragraph-text></table-column><table-column><paragraph-text type="body"><class-ref scheme="cpc">H01L25/00</class-ref></paragraph-text></table-column></table-row></table></section-body></informative-references></references></definition-item></definitions>