{
  "benchmark_details": {
    "is_benchmark": true,
    "name": "RealBench",
    "abbreviation": "N/A",
    "overview": "RealBench is the first benchmark aimed at real-world IP-level Verilog generation tasks, featuring complex, structured designs from open-source IPs, multi-modal and formatted design specifications, and rigorous verification environments.",
    "data_type": "Verilog design specifications and Verilog code",
    "domains": [
      "Computer Vision"
    ],
    "languages": [
      "N/A"
    ],
    "similar_benchmarks": [
      "RTLLMV1.1",
      "RTLLMV2",
      "VerilogEval",
      "ChipGPTV"
    ],
    "resources": [
      "https://github.com/IPRC-DIP/RealBench"
    ]
  },
  "purpose_and_intended_users": {
    "goal": "To benchmark LLMsâ€™ Verilog generation capability in real-world design workflows and facilitate advancements in hardware design automation.",
    "audience": [
      "ML Researchers",
      "Hardware Designers",
      "Model Developers"
    ],
    "tasks": [
      "Verilog Code Generation"
    ],
    "limitations": "N/A",
    "out_of_scope_uses": []
  },
  "data": {
    "source": "Real-world open-source IP designs including AES encoder/decoder cores and an SD card controller.",
    "size": "N/A",
    "format": "Structured format with detailed specifications",
    "annotation": "Manually written specifications ensuring completeness and clarity."
  },
  "methodology": {
    "methods": [
      "Human evaluation",
      "Formal verification",
      "Testbench verification"
    ],
    "metrics": [
      "Formal correctness",
      "Function correctness",
      "Syntax correctness"
    ],
    "calculation": "Metrics like func@1 and formal@1 are used to evaluate the correctness of generated Verilog code.",
    "interpretation": "Pass rates indicate the correctness of generated modules, with higher rates reflecting successful generation.",
    "baseline_results": "N/A",
    "validation": "Validation through rigorous testbench and formal verification processes to ensure quality."
  },
  "targeted_risks": {
    "risk_categories": [
      "Accuracy",
      "Robustness"
    ],
    "atlas_risks": {
      "risks": [
        {
          "category": "Accuracy",
          "subcategory": [
            "Unrepresentative data"
          ]
        },
        {
          "category": "Robustness",
          "subcategory": [
            "Evasion attack"
          ]
        }
      ]
    },
    "demographic_analysis": "N/A",
    "harm": "N/A"
  },
  "ethical_and_legal_considerations": {
    "privacy_and_anonymity": "N/A",
    "data_licensing": "N/A",
    "consent_procedures": "N/A",
    "compliance_with_regulations": "N/A"
  }
}