<stg><name>conv3_Pipeline_IN_ROW_COL</name>


<trans_list>

<trans id="755" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="873" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="874" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="875" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="876" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="877" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="878" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="879" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="980" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="880" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="881" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="882" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="883" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="884" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="885" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="886" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="887" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="888" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="889" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="890" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="891" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="892" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="893" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="894" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="895" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="896" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="897" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="898" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="899" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="900" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="901" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="902" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="903" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="904" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="905" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="906" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="907" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="908" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="909" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="910" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="911" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="912" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="913" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="914" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="915" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="916" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="917" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="918" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="919" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="920" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="921" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="922" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="923" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="924" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="925" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="926" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="927" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="928" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="929" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="930" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="931" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="932" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="933" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="934" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="935" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="936" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="937" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="938" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="939" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="940" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="941" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="942" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="943" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="944" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="945" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="946" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="947" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="948" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="949" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="950" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="951" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="952" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="953" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="954" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="955" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="956" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="957" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="958" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="959" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="960" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="961" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="962" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="963" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="964" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="965" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="966" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="967" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="968" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="969" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="970" from="100" to="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="971" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="972" from="102" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="973" from="103" to="104">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="974" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="975" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="976" from="106" to="107">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="977" from="107" to="108">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %ctarget = alloca i32 1

]]></Node>
<StgValue><ssdm name="ctarget"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %r = alloca i32 1

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="11" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten23 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten23"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %indvar_flatten79 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten79"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i16 0, i16 %indvar_flatten79

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i6 0, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="11" op_1_bw="11">
<![CDATA[
newFuncRoot:7 %store_ln0 = store i11 0, i11 %indvar_flatten23

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i3 0, i3 %r

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i8 0, i8 %ctarget

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:10 %br_ln0 = br void %for.inc.4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc.4:0 %r_2 = load i3 %r

]]></Node>
<StgValue><ssdm name="r_2"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="11" op_0_bw="11" op_1_bw="0">
<![CDATA[
for.inc.4:1 %indvar_flatten23_load = load i11 %indvar_flatten23

]]></Node>
<StgValue><ssdm name="indvar_flatten23_load"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc.4:2 %i_1 = load i6 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.inc.4:3 %indvar_flatten79_load = load i16 %indvar_flatten79

]]></Node>
<StgValue><ssdm name="indvar_flatten79_load"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="6">
<![CDATA[
for.inc.4:4 %i_cast = zext i6 %i_1

]]></Node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
for.inc.4:5 %tmp_26 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %i_1, i2 0

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.4:6 %empty = add i8 %tmp_26, i8 %i_cast

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.4:12 %icmp_ln39 = icmp_eq  i16 %indvar_flatten79_load, i16 40800

]]></Node>
<StgValue><ssdm name="icmp_ln39"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.4:13 %add_ln39_1 = add i16 %indvar_flatten79_load, i16 1

]]></Node>
<StgValue><ssdm name="add_ln39_1"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.4:14 %br_ln39 = br i1 %icmp_ln39, void %for.inc62, void %RELU.0.i.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc62:0 %ctarget_load = load i8 %ctarget

]]></Node>
<StgValue><ssdm name="ctarget_load"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc62:1 %add_ln39 = add i6 %i_1, i6 1

]]></Node>
<StgValue><ssdm name="add_ln39"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.inc62:4 %icmp_ln41 = icmp_eq  i11 %indvar_flatten23_load, i11 1275

]]></Node>
<StgValue><ssdm name="icmp_ln41"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc62:5 %select_ln39 = select i1 %icmp_ln41, i3 0, i3 %r_2

]]></Node>
<StgValue><ssdm name="select_ln39"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="6">
<![CDATA[
for.inc62:6 %add_ln39_cast = zext i6 %add_ln39

]]></Node>
<StgValue><ssdm name="add_ln39_cast"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
for.inc62:7 %tmp_27 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %add_ln39, i2 0

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc62:8 %empty_70 = add i8 %tmp_27, i8 %add_ln39_cast

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc62:9 %select_ln39_1 = select i1 %icmp_ln41, i6 %add_ln39, i6 %i_1

]]></Node>
<StgValue><ssdm name="select_ln39_1"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="10" op_0_bw="6">
<![CDATA[
for.inc62:10 %zext_ln51 = zext i6 %select_ln39_1

]]></Node>
<StgValue><ssdm name="zext_ln51"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
for.inc62:11 %tmp_28 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %select_ln39_1, i3 0

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="10" op_0_bw="9">
<![CDATA[
for.inc62:12 %zext_ln51_1 = zext i9 %tmp_28

]]></Node>
<StgValue><ssdm name="zext_ln51_1"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc62:13 %add_ln51 = add i10 %zext_ln51_1, i10 %zext_ln51

]]></Node>
<StgValue><ssdm name="add_ln51"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc62:14 %select_ln39_2 = select i1 %icmp_ln41, i8 %empty_70, i8 %empty

]]></Node>
<StgValue><ssdm name="select_ln39_2"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="8">
<![CDATA[
for.inc62:15 %select_ln39_2_cast = zext i8 %select_ln39_2

]]></Node>
<StgValue><ssdm name="select_ln39_2_cast"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc62:16 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_10 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_4, i64 0, i64 %select_ln39_2_cast

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_10"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="8">
<![CDATA[
for.inc62:17 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_11 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_10

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_11"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc62:18 %add_ln39_2 = add i8 %select_ln39_2, i8 1

]]></Node>
<StgValue><ssdm name="add_ln39_2"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="8">
<![CDATA[
for.inc62:19 %select_ln39_3_cast = zext i8 %add_ln39_2

]]></Node>
<StgValue><ssdm name="select_ln39_3_cast"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc62:20 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_12 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_4, i64 0, i64 %select_ln39_3_cast

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_12"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="8">
<![CDATA[
for.inc62:21 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_13 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_12

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_13"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc62:34 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_20 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_3, i64 0, i64 %select_ln39_2_cast

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_20"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="8">
<![CDATA[
for.inc62:35 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_21 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_20

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_21"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc62:36 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_22 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_3, i64 0, i64 %select_ln39_3_cast

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_22"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="8">
<![CDATA[
for.inc62:37 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_23 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_22

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_23"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc62:44 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_30 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_2, i64 0, i64 %select_ln39_2_cast

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_30"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="8">
<![CDATA[
for.inc62:45 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_31 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_30

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_31"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc62:46 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_32 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_2, i64 0, i64 %select_ln39_3_cast

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_32"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="8">
<![CDATA[
for.inc62:47 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_33 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_32

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_33"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc62:54 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_40 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_1, i64 0, i64 %select_ln39_2_cast

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_40"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="8">
<![CDATA[
for.inc62:55 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_41 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_40

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_41"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc62:56 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_42 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_1, i64 0, i64 %select_ln39_3_cast

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_42"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="8">
<![CDATA[
for.inc62:57 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_43 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_42

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_43"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc62:64 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_50 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w, i64 0, i64 %select_ln39_2_cast

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_50"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="8">
<![CDATA[
for.inc62:65 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_51 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_50

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_51"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc62:66 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_52 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w, i64 0, i64 %select_ln39_3_cast

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_52"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="8">
<![CDATA[
for.inc62:67 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_53 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_52

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_53"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc62:78 %xor_ln39 = xor i1 %icmp_ln41, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln39"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc62:79 %icmp_ln42 = icmp_eq  i8 %ctarget_load, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln42"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc62:80 %and_ln39 = and i1 %icmp_ln42, i1 %xor_ln39

]]></Node>
<StgValue><ssdm name="and_ln39"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc62:81 %indvars_iv_next70_dup = add i3 %select_ln39, i3 1

]]></Node>
<StgValue><ssdm name="indvars_iv_next70_dup"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc62:83 %or_ln41 = or i1 %and_ln39, i1 %icmp_ln41

]]></Node>
<StgValue><ssdm name="or_ln41"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc62:84 %select_ln41 = select i1 %or_ln41, i8 0, i8 %ctarget_load

]]></Node>
<StgValue><ssdm name="select_ln41"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc62:85 %select_ln41_1 = select i1 %and_ln39, i3 %indvars_iv_next70_dup, i3 %select_ln39

]]></Node>
<StgValue><ssdm name="select_ln41_1"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="10" op_0_bw="3">
<![CDATA[
for.inc62:86 %zext_ln51_2 = zext i3 %select_ln41_1

]]></Node>
<StgValue><ssdm name="zext_ln51_2"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc62:87 %add_ln51_1 = add i10 %add_ln51, i10 %zext_ln51_2

]]></Node>
<StgValue><ssdm name="add_ln51_1"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="9" op_0_bw="10">
<![CDATA[
for.inc62:88 %trunc_ln51 = trunc i10 %add_ln51_1

]]></Node>
<StgValue><ssdm name="trunc_ln51"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="16" op_1_bw="9" op_2_bw="7">
<![CDATA[
for.inc62:89 %p_shl2 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %trunc_ln51, i7 0

]]></Node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
for.inc62:90 %p_shl3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln51_1, i1 0

]]></Node>
<StgValue><ssdm name="p_shl3"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="11">
<![CDATA[
for.inc62:91 %zext_ln51_3 = zext i11 %p_shl3

]]></Node>
<StgValue><ssdm name="zext_ln51_3"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc62:92 %add_ln51_2 = add i16 %p_shl2, i16 %zext_ln51_3

]]></Node>
<StgValue><ssdm name="add_ln51_2"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="9" op_0_bw="8">
<![CDATA[
for.inc62:130 %zext_ln42 = zext i8 %select_ln41

]]></Node>
<StgValue><ssdm name="zext_ln42"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="7" op_0_bw="8">
<![CDATA[
for.inc62:131 %trunc_ln42 = trunc i8 %select_ln41

]]></Node>
<StgValue><ssdm name="trunc_ln42"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc62:134 %icmp_ln42_2 = icmp_ult  i8 %select_ln41, i8 130

]]></Node>
<StgValue><ssdm name="icmp_ln42_2"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc62:135 %add_ln42 = add i8 %select_ln41, i8 126

]]></Node>
<StgValue><ssdm name="add_ln42"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc62:136 %select_ln42 = select i1 %icmp_ln42_2, i8 %select_ln41, i8 %add_ln42

]]></Node>
<StgValue><ssdm name="select_ln42"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="8">
<![CDATA[
for.inc62:137 %zext_ln51_12 = zext i8 %select_ln42

]]></Node>
<StgValue><ssdm name="zext_ln51_12"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc62:138 %add_ln51_11 = add i16 %add_ln51_2, i16 %zext_ln51_12

]]></Node>
<StgValue><ssdm name="add_ln51_11"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="16">
<![CDATA[
for.inc62:139 %zext_ln51_13 = zext i16 %add_ln51_11

]]></Node>
<StgValue><ssdm name="zext_ln51_13"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc62:140 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_2 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln51_13

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_2"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc62:153 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_7 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln51_13

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_7"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc62:158 %icmp_ln42_1 = icmp_ugt  i8 %select_ln41, i8 129

]]></Node>
<StgValue><ssdm name="icmp_ln42_1"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="10" op_0_bw="10" op_1_bw="3" op_2_bw="7">
<![CDATA[
for.inc62:159 %tmp_29 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i3.i7, i3 %select_ln41_1, i7 %trunc_ln42

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="10">
<![CDATA[
for.inc62:160 %tmp_51_cast = zext i10 %tmp_29

]]></Node>
<StgValue><ssdm name="tmp_51_cast"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc62:161 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_10 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_1, i64 0, i64 %tmp_51_cast

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_o_10"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc62:162 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_11 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o, i64 0, i64 %tmp_51_cast

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_o_11"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.inc62:163 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln41, i32 7

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:164 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_12 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_2

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_12"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:165 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_13 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_7

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_13"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="10">
<![CDATA[
for.inc62:168 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_12 = load i10 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_10

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_o_12"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="10">
<![CDATA[
for.inc62:169 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_13 = load i10 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_11

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_o_13"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc62:172 %add_ln49 = add i8 %select_ln41, i8 1

]]></Node>
<StgValue><ssdm name="add_ln49"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc62:173 %icmp_ln51_1 = icmp_ult  i8 %add_ln49, i8 130

]]></Node>
<StgValue><ssdm name="icmp_ln51_1"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc62:174 %add_ln51_16 = add i8 %select_ln41, i8 127

]]></Node>
<StgValue><ssdm name="add_ln51_16"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc62:175 %select_ln51 = select i1 %icmp_ln51_1, i8 %add_ln49, i8 %add_ln51_16

]]></Node>
<StgValue><ssdm name="select_ln51"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="8">
<![CDATA[
for.inc62:176 %zext_ln51_18 = zext i8 %select_ln51

]]></Node>
<StgValue><ssdm name="zext_ln51_18"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc62:177 %add_ln51_17 = add i16 %add_ln51_2, i16 %zext_ln51_18

]]></Node>
<StgValue><ssdm name="add_ln51_17"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="16">
<![CDATA[
for.inc62:178 %zext_ln51_19 = zext i16 %add_ln51_17

]]></Node>
<StgValue><ssdm name="zext_ln51_19"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc62:179 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_14 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln51_19

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_14"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc62:192 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_19 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln51_19

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_19"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc62:197 %icmp_ln51 = icmp_ugt  i8 %add_ln49, i8 129

]]></Node>
<StgValue><ssdm name="icmp_ln51"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:198 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_24 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_14

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_24"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:199 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_25 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_19

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_25"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc62:203 %add_ln49_1 = add i9 %zext_ln42, i9 2

]]></Node>
<StgValue><ssdm name="add_ln49_1"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc62:204 %icmp_ln51_2 = icmp_ult  i9 %add_ln49_1, i9 130

]]></Node>
<StgValue><ssdm name="icmp_ln51_2"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc62:205 %xor_ln51 = xor i8 %select_ln41, i8 128

]]></Node>
<StgValue><ssdm name="xor_ln51"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="9" op_0_bw="8">
<![CDATA[
for.inc62:206 %sext_ln51 = sext i8 %xor_ln51

]]></Node>
<StgValue><ssdm name="sext_ln51"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc62:207 %select_ln51_1 = select i1 %icmp_ln51_2, i9 %add_ln49_1, i9 %sext_ln51

]]></Node>
<StgValue><ssdm name="select_ln51_1"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="19" op_0_bw="9">
<![CDATA[
for.inc62:229 %zext_ln51_30 = zext i9 %add_ln49_1

]]></Node>
<StgValue><ssdm name="zext_ln51_30"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc62:230 %mul_ln51 = mul i19 %zext_ln51_30, i19 1009

]]></Node>
<StgValue><ssdm name="mul_ln51"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
for.inc62:231 %tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %mul_ln51, i32 17

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc62:403 %br_ln51 = br i1 %tmp, void %arrayidx517.case.0, void %arrayidx517.case.1

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
arrayidx517.exit:0 %add_ln41 = add i11 %indvar_flatten23_load, i11 1

]]></Node>
<StgValue><ssdm name="add_ln41"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
arrayidx517.exit:1 %select_ln41_6 = select i1 %icmp_ln41, i11 1, i11 %add_ln41

]]></Node>
<StgValue><ssdm name="select_ln41_6"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx517.exit:2 %store_ln42 = store i16 %add_ln39_1, i16 %indvar_flatten79

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx517.exit:3 %store_ln42 = store i6 %select_ln39_1, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="11" op_1_bw="11" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx517.exit:4 %store_ln42 = store i11 %select_ln41_6, i11 %indvar_flatten23

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx517.exit:5 %store_ln42 = store i3 %select_ln41_1, i3 %r

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx517.exit:6 %store_ln42 = store i8 %add_ln49, i8 %ctarget

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="0">
<![CDATA[
arrayidx517.exit:7 %br_ln42 = br void %for.inc.4

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="230" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="8">
<![CDATA[
for.inc62:17 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_11 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_10

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_11"/></StgValue>
</operation>

<operation id="231" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="8">
<![CDATA[
for.inc62:21 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_13 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_12

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_13"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc62:22 %add_ln39_3 = add i8 %select_ln39_2, i8 2

]]></Node>
<StgValue><ssdm name="add_ln39_3"/></StgValue>
</operation>

<operation id="233" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="8">
<![CDATA[
for.inc62:23 %select_ln39_4_cast = zext i8 %add_ln39_3

]]></Node>
<StgValue><ssdm name="select_ln39_4_cast"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc62:24 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_14 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_4, i64 0, i64 %select_ln39_4_cast

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_14"/></StgValue>
</operation>

<operation id="235" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="8">
<![CDATA[
for.inc62:25 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_15 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_14

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_15"/></StgValue>
</operation>

<operation id="236" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc62:26 %add_ln39_4 = add i8 %select_ln39_2, i8 3

]]></Node>
<StgValue><ssdm name="add_ln39_4"/></StgValue>
</operation>

<operation id="237" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="8">
<![CDATA[
for.inc62:27 %select_ln39_5_cast = zext i8 %add_ln39_4

]]></Node>
<StgValue><ssdm name="select_ln39_5_cast"/></StgValue>
</operation>

<operation id="238" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc62:28 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_16 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_4, i64 0, i64 %select_ln39_5_cast

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_16"/></StgValue>
</operation>

<operation id="239" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="8">
<![CDATA[
for.inc62:29 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_17 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_16

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_17"/></StgValue>
</operation>

<operation id="240" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="8">
<![CDATA[
for.inc62:35 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_21 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_20

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_21"/></StgValue>
</operation>

<operation id="241" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="8">
<![CDATA[
for.inc62:37 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_23 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_22

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_23"/></StgValue>
</operation>

<operation id="242" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc62:38 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_24 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_3, i64 0, i64 %select_ln39_4_cast

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_24"/></StgValue>
</operation>

<operation id="243" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="8">
<![CDATA[
for.inc62:39 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_25 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_24

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_25"/></StgValue>
</operation>

<operation id="244" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc62:40 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_26 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_3, i64 0, i64 %select_ln39_5_cast

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_26"/></StgValue>
</operation>

<operation id="245" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="8">
<![CDATA[
for.inc62:41 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_27 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_26

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_27"/></StgValue>
</operation>

<operation id="246" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="8">
<![CDATA[
for.inc62:45 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_31 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_30

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_31"/></StgValue>
</operation>

<operation id="247" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="8">
<![CDATA[
for.inc62:47 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_33 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_32

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_33"/></StgValue>
</operation>

<operation id="248" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc62:48 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_34 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_2, i64 0, i64 %select_ln39_4_cast

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_34"/></StgValue>
</operation>

<operation id="249" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="8">
<![CDATA[
for.inc62:49 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_35 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_34

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_35"/></StgValue>
</operation>

<operation id="250" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc62:50 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_36 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_2, i64 0, i64 %select_ln39_5_cast

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_36"/></StgValue>
</operation>

<operation id="251" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="8">
<![CDATA[
for.inc62:51 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_37 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_36

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_37"/></StgValue>
</operation>

<operation id="252" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="8">
<![CDATA[
for.inc62:55 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_41 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_40

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_41"/></StgValue>
</operation>

<operation id="253" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="8">
<![CDATA[
for.inc62:57 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_43 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_42

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_43"/></StgValue>
</operation>

<operation id="254" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc62:58 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_44 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_1, i64 0, i64 %select_ln39_4_cast

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_44"/></StgValue>
</operation>

<operation id="255" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="8">
<![CDATA[
for.inc62:59 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_45 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_44

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_45"/></StgValue>
</operation>

<operation id="256" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc62:60 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_46 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_1, i64 0, i64 %select_ln39_5_cast

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_46"/></StgValue>
</operation>

<operation id="257" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="8">
<![CDATA[
for.inc62:61 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_47 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_46

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_47"/></StgValue>
</operation>

<operation id="258" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="8">
<![CDATA[
for.inc62:65 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_51 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_50

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_51"/></StgValue>
</operation>

<operation id="259" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="8">
<![CDATA[
for.inc62:67 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_53 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_52

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_53"/></StgValue>
</operation>

<operation id="260" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc62:68 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_54 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w, i64 0, i64 %select_ln39_4_cast

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_54"/></StgValue>
</operation>

<operation id="261" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="8">
<![CDATA[
for.inc62:69 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_55 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_54

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_55"/></StgValue>
</operation>

<operation id="262" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc62:70 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_56 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w, i64 0, i64 %select_ln39_5_cast

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_56"/></StgValue>
</operation>

<operation id="263" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="8">
<![CDATA[
for.inc62:71 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_57 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_56

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_57"/></StgValue>
</operation>

<operation id="264" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:164 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_12 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_2

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_12"/></StgValue>
</operation>

<operation id="265" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:165 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_13 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_7

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_13"/></StgValue>
</operation>

<operation id="266" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc62:166 %tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_12, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_13, i1 %icmp_ln42_1

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="267" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="10">
<![CDATA[
for.inc62:168 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_12 = load i10 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_10

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_o_12"/></StgValue>
</operation>

<operation id="268" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="10">
<![CDATA[
for.inc62:169 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_13 = load i10 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_11

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_o_13"/></StgValue>
</operation>

<operation id="269" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc62:170 %tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_12, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_13, i1 %tmp

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="270" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:198 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_24 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_14

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_24"/></StgValue>
</operation>

<operation id="271" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:199 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_25 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_19

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_25"/></StgValue>
</operation>

<operation id="272" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc62:200 %tmp_3 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_24, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_25, i1 %icmp_ln51

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="273" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="16" op_0_bw="9">
<![CDATA[
for.inc62:208 %zext_ln51_24 = zext i9 %select_ln51_1

]]></Node>
<StgValue><ssdm name="zext_ln51_24"/></StgValue>
</operation>

<operation id="274" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc62:209 %add_ln51_22 = add i16 %add_ln51_2, i16 %zext_ln51_24

]]></Node>
<StgValue><ssdm name="add_ln51_22"/></StgValue>
</operation>

<operation id="275" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="16">
<![CDATA[
for.inc62:210 %zext_ln51_25 = zext i16 %add_ln51_22

]]></Node>
<StgValue><ssdm name="zext_ln51_25"/></StgValue>
</operation>

<operation id="276" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc62:211 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_26 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln51_25

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_26"/></StgValue>
</operation>

<operation id="277" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc62:224 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_31 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln51_25

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_31"/></StgValue>
</operation>

<operation id="278" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:232 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_36 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_26

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_36"/></StgValue>
</operation>

<operation id="279" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:233 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_37 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_31

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_37"/></StgValue>
</operation>

<operation id="280" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc62:237 %add_ln49_2 = add i9 %zext_ln42, i9 3

]]></Node>
<StgValue><ssdm name="add_ln49_2"/></StgValue>
</operation>

<operation id="281" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc62:238 %icmp_ln51_3 = icmp_ult  i9 %add_ln49_2, i9 130

]]></Node>
<StgValue><ssdm name="icmp_ln51_3"/></StgValue>
</operation>

<operation id="282" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc62:239 %add_ln51_27 = add i9 %zext_ln42, i9 385

]]></Node>
<StgValue><ssdm name="add_ln51_27"/></StgValue>
</operation>

<operation id="283" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc62:240 %select_ln51_2 = select i1 %icmp_ln51_3, i9 %add_ln49_2, i9 %add_ln51_27

]]></Node>
<StgValue><ssdm name="select_ln51_2"/></StgValue>
</operation>

<operation id="284" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="16" op_0_bw="9">
<![CDATA[
for.inc62:241 %zext_ln51_31 = zext i9 %select_ln51_2

]]></Node>
<StgValue><ssdm name="zext_ln51_31"/></StgValue>
</operation>

<operation id="285" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc62:242 %add_ln51_28 = add i16 %add_ln51_2, i16 %zext_ln51_31

]]></Node>
<StgValue><ssdm name="add_ln51_28"/></StgValue>
</operation>

<operation id="286" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="16">
<![CDATA[
for.inc62:243 %zext_ln51_32 = zext i16 %add_ln51_28

]]></Node>
<StgValue><ssdm name="zext_ln51_32"/></StgValue>
</operation>

<operation id="287" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc62:244 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_38 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln51_32

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_38"/></StgValue>
</operation>

<operation id="288" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc62:257 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_43 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln51_32

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_43"/></StgValue>
</operation>

<operation id="289" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="19" op_0_bw="9">
<![CDATA[
for.inc62:262 %zext_ln51_37 = zext i9 %add_ln49_2

]]></Node>
<StgValue><ssdm name="zext_ln51_37"/></StgValue>
</operation>

<operation id="290" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc62:263 %mul_ln51_1 = mul i19 %zext_ln51_37, i19 1009

]]></Node>
<StgValue><ssdm name="mul_ln51_1"/></StgValue>
</operation>

<operation id="291" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
for.inc62:264 %tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %mul_ln51_1, i32 17

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="292" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:265 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_48 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_38

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_48"/></StgValue>
</operation>

<operation id="293" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:266 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_49 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_43

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_49"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="294" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
<literal name="and_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.4:8 %indvars_iv_next70 = add i3 %r_2, i3 1

]]></Node>
<StgValue><ssdm name="indvars_iv_next70"/></StgValue>
</operation>

<operation id="295" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="8">
<![CDATA[
for.inc62:25 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_15 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_14

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_15"/></StgValue>
</operation>

<operation id="296" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="8">
<![CDATA[
for.inc62:29 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_17 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_16

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_17"/></StgValue>
</operation>

<operation id="297" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc62:30 %add_ln39_5 = add i8 %select_ln39_2, i8 4

]]></Node>
<StgValue><ssdm name="add_ln39_5"/></StgValue>
</operation>

<operation id="298" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="8">
<![CDATA[
for.inc62:31 %select_ln39_6_cast = zext i8 %add_ln39_5

]]></Node>
<StgValue><ssdm name="select_ln39_6_cast"/></StgValue>
</operation>

<operation id="299" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc62:32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_18 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_4, i64 0, i64 %select_ln39_6_cast

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_18"/></StgValue>
</operation>

<operation id="300" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="8">
<![CDATA[
for.inc62:33 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_19 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_18

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_19"/></StgValue>
</operation>

<operation id="301" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="8">
<![CDATA[
for.inc62:39 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_25 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_24

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_25"/></StgValue>
</operation>

<operation id="302" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="8">
<![CDATA[
for.inc62:41 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_27 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_26

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_27"/></StgValue>
</operation>

<operation id="303" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc62:42 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_28 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_3, i64 0, i64 %select_ln39_6_cast

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_28"/></StgValue>
</operation>

<operation id="304" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="8">
<![CDATA[
for.inc62:43 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_29 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_28

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_29"/></StgValue>
</operation>

<operation id="305" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="8">
<![CDATA[
for.inc62:49 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_35 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_34

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_35"/></StgValue>
</operation>

<operation id="306" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="8">
<![CDATA[
for.inc62:51 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_37 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_36

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_37"/></StgValue>
</operation>

<operation id="307" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc62:52 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_38 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_2, i64 0, i64 %select_ln39_6_cast

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_38"/></StgValue>
</operation>

<operation id="308" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="8">
<![CDATA[
for.inc62:53 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_39 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_38

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_39"/></StgValue>
</operation>

<operation id="309" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="8">
<![CDATA[
for.inc62:59 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_45 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_44

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_45"/></StgValue>
</operation>

<operation id="310" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="8">
<![CDATA[
for.inc62:61 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_47 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_46

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_47"/></StgValue>
</operation>

<operation id="311" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc62:62 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_48 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_1, i64 0, i64 %select_ln39_6_cast

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_48"/></StgValue>
</operation>

<operation id="312" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="8">
<![CDATA[
for.inc62:63 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_49 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_48

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_49"/></StgValue>
</operation>

<operation id="313" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="8">
<![CDATA[
for.inc62:69 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_55 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_54

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_55"/></StgValue>
</operation>

<operation id="314" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="8">
<![CDATA[
for.inc62:71 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_57 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_56

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_57"/></StgValue>
</operation>

<operation id="315" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc62:72 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_58 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w, i64 0, i64 %select_ln39_6_cast

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_58"/></StgValue>
</operation>

<operation id="316" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="8">
<![CDATA[
for.inc62:73 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_59 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_58

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_59"/></StgValue>
</operation>

<operation id="317" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="and_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc62:74 %select_ln39_3 = select i1 %icmp_ln41, i3 1, i3 %indvars_iv_next70

]]></Node>
<StgValue><ssdm name="select_ln39_3"/></StgValue>
</operation>

<operation id="318" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="and_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc62:94 %indvars_iv_next70_mid1 = add i3 %select_ln39, i3 2

]]></Node>
<StgValue><ssdm name="indvars_iv_next70_mid1"/></StgValue>
</operation>

<operation id="319" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc62:95 %select_ln41_2 = select i1 %and_ln39, i3 %indvars_iv_next70_mid1, i3 %select_ln39_3

]]></Node>
<StgValue><ssdm name="select_ln41_2"/></StgValue>
</operation>

<operation id="320" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="10" op_0_bw="3">
<![CDATA[
for.inc62:96 %zext_ln51_4 = zext i3 %select_ln41_2

]]></Node>
<StgValue><ssdm name="zext_ln51_4"/></StgValue>
</operation>

<operation id="321" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc62:97 %add_ln51_3 = add i10 %add_ln51, i10 %zext_ln51_4

]]></Node>
<StgValue><ssdm name="add_ln51_3"/></StgValue>
</operation>

<operation id="322" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="9" op_0_bw="10">
<![CDATA[
for.inc62:98 %trunc_ln51_1 = trunc i10 %add_ln51_3

]]></Node>
<StgValue><ssdm name="trunc_ln51_1"/></StgValue>
</operation>

<operation id="323" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="16" op_1_bw="9" op_2_bw="7">
<![CDATA[
for.inc62:99 %p_shl4 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %trunc_ln51_1, i7 0

]]></Node>
<StgValue><ssdm name="p_shl4"/></StgValue>
</operation>

<operation id="324" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
for.inc62:100 %p_shl5 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln51_3, i1 0

]]></Node>
<StgValue><ssdm name="p_shl5"/></StgValue>
</operation>

<operation id="325" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="11">
<![CDATA[
for.inc62:101 %zext_ln51_5 = zext i11 %p_shl5

]]></Node>
<StgValue><ssdm name="zext_ln51_5"/></StgValue>
</operation>

<operation id="326" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc62:102 %add_ln51_4 = add i16 %p_shl4, i16 %zext_ln51_5

]]></Node>
<StgValue><ssdm name="add_ln51_4"/></StgValue>
</operation>

<operation id="327" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc62:141 %add_ln51_12 = add i16 %add_ln51_4, i16 %zext_ln51_12

]]></Node>
<StgValue><ssdm name="add_ln51_12"/></StgValue>
</operation>

<operation id="328" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="16">
<![CDATA[
for.inc62:142 %zext_ln51_14 = zext i16 %add_ln51_12

]]></Node>
<StgValue><ssdm name="zext_ln51_14"/></StgValue>
</operation>

<operation id="329" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc62:143 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_3 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln51_14

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_3"/></StgValue>
</operation>

<operation id="330" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc62:154 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_8 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln51_14

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_8"/></StgValue>
</operation>

<operation id="331" st_id="4" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:167 %mul = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_11, i32 %tmp_1

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="332" st_id="4" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:201 %mul_s = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_13, i32 %tmp_3

]]></Node>
<StgValue><ssdm name="mul_s"/></StgValue>
</operation>

<operation id="333" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:232 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_36 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_26

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_36"/></StgValue>
</operation>

<operation id="334" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:233 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_37 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_31

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_37"/></StgValue>
</operation>

<operation id="335" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc62:234 %tmp_4 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_36, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_37, i1 %tmp_30

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="336" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:265 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_48 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_38

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_48"/></StgValue>
</operation>

<operation id="337" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:266 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_49 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_43

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_49"/></StgValue>
</operation>

<operation id="338" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc62:267 %tmp_5 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_48, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_49, i1 %tmp_31

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="339" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc62:270 %add_ln49_3 = add i9 %zext_ln42, i9 4

]]></Node>
<StgValue><ssdm name="add_ln49_3"/></StgValue>
</operation>

<operation id="340" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc62:271 %icmp_ln51_4 = icmp_ult  i9 %add_ln49_3, i9 130

]]></Node>
<StgValue><ssdm name="icmp_ln51_4"/></StgValue>
</operation>

<operation id="341" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc62:272 %add_ln51_33 = add i9 %zext_ln42, i9 386

]]></Node>
<StgValue><ssdm name="add_ln51_33"/></StgValue>
</operation>

<operation id="342" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc62:273 %select_ln51_3 = select i1 %icmp_ln51_4, i9 %add_ln49_3, i9 %add_ln51_33

]]></Node>
<StgValue><ssdm name="select_ln51_3"/></StgValue>
</operation>

<operation id="343" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="16" op_0_bw="9">
<![CDATA[
for.inc62:274 %zext_ln51_38 = zext i9 %select_ln51_3

]]></Node>
<StgValue><ssdm name="zext_ln51_38"/></StgValue>
</operation>

<operation id="344" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc62:275 %add_ln51_34 = add i16 %add_ln51_2, i16 %zext_ln51_38

]]></Node>
<StgValue><ssdm name="add_ln51_34"/></StgValue>
</operation>

<operation id="345" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="64" op_0_bw="16">
<![CDATA[
for.inc62:276 %zext_ln51_39 = zext i16 %add_ln51_34

]]></Node>
<StgValue><ssdm name="zext_ln51_39"/></StgValue>
</operation>

<operation id="346" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc62:277 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_50 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln51_39

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_50"/></StgValue>
</operation>

<operation id="347" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc62:290 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_55 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln51_39

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_55"/></StgValue>
</operation>

<operation id="348" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="19" op_0_bw="9">
<![CDATA[
for.inc62:295 %zext_ln51_44 = zext i9 %add_ln49_3

]]></Node>
<StgValue><ssdm name="zext_ln51_44"/></StgValue>
</operation>

<operation id="349" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
for.inc62:296 %mul_ln51_2 = mul i19 %zext_ln51_44, i19 1009

]]></Node>
<StgValue><ssdm name="mul_ln51_2"/></StgValue>
</operation>

<operation id="350" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
for.inc62:297 %tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %mul_ln51_2, i32 17

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="351" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:298 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_60 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_50

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_60"/></StgValue>
</operation>

<operation id="352" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:299 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_61 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_55

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_61"/></StgValue>
</operation>

<operation id="353" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:303 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_62 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_3

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_62"/></StgValue>
</operation>

<operation id="354" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:304 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_63 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_8

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_63"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="355" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="8">
<![CDATA[
for.inc62:33 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_19 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_18

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_19"/></StgValue>
</operation>

<operation id="356" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="8">
<![CDATA[
for.inc62:43 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_29 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_28

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_29"/></StgValue>
</operation>

<operation id="357" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="8">
<![CDATA[
for.inc62:53 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_39 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_38

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_39"/></StgValue>
</operation>

<operation id="358" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="8">
<![CDATA[
for.inc62:63 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_49 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_48

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_49"/></StgValue>
</operation>

<operation id="359" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="8">
<![CDATA[
for.inc62:73 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_59 = load i8 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_58

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_w_59"/></StgValue>
</operation>

<operation id="360" st_id="5" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:167 %mul = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_11, i32 %tmp_1

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="361" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc62:180 %add_ln51_18 = add i16 %add_ln51_4, i16 %zext_ln51_18

]]></Node>
<StgValue><ssdm name="add_ln51_18"/></StgValue>
</operation>

<operation id="362" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="16">
<![CDATA[
for.inc62:181 %zext_ln51_20 = zext i16 %add_ln51_18

]]></Node>
<StgValue><ssdm name="zext_ln51_20"/></StgValue>
</operation>

<operation id="363" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc62:182 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_15 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln51_20

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_15"/></StgValue>
</operation>

<operation id="364" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc62:193 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_20 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln51_20

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_20"/></StgValue>
</operation>

<operation id="365" st_id="5" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:201 %mul_s = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_13, i32 %tmp_3

]]></Node>
<StgValue><ssdm name="mul_s"/></StgValue>
</operation>

<operation id="366" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc62:212 %add_ln51_23 = add i16 %add_ln51_4, i16 %zext_ln51_24

]]></Node>
<StgValue><ssdm name="add_ln51_23"/></StgValue>
</operation>

<operation id="367" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="64" op_0_bw="16">
<![CDATA[
for.inc62:213 %zext_ln51_26 = zext i16 %add_ln51_23

]]></Node>
<StgValue><ssdm name="zext_ln51_26"/></StgValue>
</operation>

<operation id="368" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc62:214 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_27 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln51_26

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_27"/></StgValue>
</operation>

<operation id="369" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc62:225 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_32 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln51_26

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_32"/></StgValue>
</operation>

<operation id="370" st_id="5" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:235 %mul_5 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_15, i32 %tmp_4

]]></Node>
<StgValue><ssdm name="mul_5"/></StgValue>
</operation>

<operation id="371" st_id="5" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:268 %mul_6 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_17, i32 %tmp_5

]]></Node>
<StgValue><ssdm name="mul_6"/></StgValue>
</operation>

<operation id="372" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:298 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_60 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_50

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_60"/></StgValue>
</operation>

<operation id="373" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:299 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_61 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_55

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_61"/></StgValue>
</operation>

<operation id="374" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc62:300 %tmp_6 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_60, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_61, i1 %tmp_32

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="375" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:303 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_62 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_3

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_62"/></StgValue>
</operation>

<operation id="376" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:304 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_63 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_8

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_63"/></StgValue>
</operation>

<operation id="377" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc62:305 %tmp_7 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_62, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_63, i1 %icmp_ln42_1

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="378" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:308 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_64 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_15

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_64"/></StgValue>
</operation>

<operation id="379" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:309 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_65 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_20

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_65"/></StgValue>
</operation>

<operation id="380" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:313 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_66 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_27

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_66"/></StgValue>
</operation>

<operation id="381" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:314 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_67 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_32

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_67"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="382" st_id="6" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:167 %mul = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_11, i32 %tmp_1

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="383" st_id="6" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:201 %mul_s = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_13, i32 %tmp_3

]]></Node>
<StgValue><ssdm name="mul_s"/></StgValue>
</operation>

<operation id="384" st_id="6" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:235 %mul_5 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_15, i32 %tmp_4

]]></Node>
<StgValue><ssdm name="mul_5"/></StgValue>
</operation>

<operation id="385" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc62:245 %add_ln51_29 = add i16 %add_ln51_4, i16 %zext_ln51_31

]]></Node>
<StgValue><ssdm name="add_ln51_29"/></StgValue>
</operation>

<operation id="386" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="16">
<![CDATA[
for.inc62:246 %zext_ln51_33 = zext i16 %add_ln51_29

]]></Node>
<StgValue><ssdm name="zext_ln51_33"/></StgValue>
</operation>

<operation id="387" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc62:247 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_39 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln51_33

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_39"/></StgValue>
</operation>

<operation id="388" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc62:258 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_44 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln51_33

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_44"/></StgValue>
</operation>

<operation id="389" st_id="6" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:268 %mul_6 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_17, i32 %tmp_5

]]></Node>
<StgValue><ssdm name="mul_6"/></StgValue>
</operation>

<operation id="390" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc62:278 %add_ln51_35 = add i16 %add_ln51_4, i16 %zext_ln51_38

]]></Node>
<StgValue><ssdm name="add_ln51_35"/></StgValue>
</operation>

<operation id="391" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="64" op_0_bw="16">
<![CDATA[
for.inc62:279 %zext_ln51_40 = zext i16 %add_ln51_35

]]></Node>
<StgValue><ssdm name="zext_ln51_40"/></StgValue>
</operation>

<operation id="392" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc62:280 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_51 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln51_40

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_51"/></StgValue>
</operation>

<operation id="393" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc62:291 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_56 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln51_40

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_56"/></StgValue>
</operation>

<operation id="394" st_id="6" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:301 %mul_7 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_19, i32 %tmp_6

]]></Node>
<StgValue><ssdm name="mul_7"/></StgValue>
</operation>

<operation id="395" st_id="6" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:306 %mul_1 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_21, i32 %tmp_7

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="396" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:308 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_64 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_15

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_64"/></StgValue>
</operation>

<operation id="397" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:309 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_65 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_20

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_65"/></StgValue>
</operation>

<operation id="398" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc62:310 %tmp_8 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_64, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_65, i1 %icmp_ln51

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="399" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:313 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_66 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_27

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_66"/></StgValue>
</operation>

<operation id="400" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:314 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_67 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_32

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_67"/></StgValue>
</operation>

<operation id="401" st_id="6" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc62:315 %tmp_9 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_66, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_67, i1 %tmp_30

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="402" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:318 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_68 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_39

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_68"/></StgValue>
</operation>

<operation id="403" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:319 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_69 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_44

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_69"/></StgValue>
</operation>

<operation id="404" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:323 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_70 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_51

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_70"/></StgValue>
</operation>

<operation id="405" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:324 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_71 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_56

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_71"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="406" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
<literal name="and_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.4:9 %empty_67 = add i3 %r_2, i3 2

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="407" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="and_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc62:75 %select_ln39_4 = select i1 %icmp_ln41, i3 2, i3 %empty_67

]]></Node>
<StgValue><ssdm name="select_ln39_4"/></StgValue>
</operation>

<operation id="408" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="and_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc62:103 %p_mid1 = add i3 %select_ln39, i3 3

]]></Node>
<StgValue><ssdm name="p_mid1"/></StgValue>
</operation>

<operation id="409" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc62:104 %select_ln41_3 = select i1 %and_ln39, i3 %p_mid1, i3 %select_ln39_4

]]></Node>
<StgValue><ssdm name="select_ln41_3"/></StgValue>
</operation>

<operation id="410" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="10" op_0_bw="3">
<![CDATA[
for.inc62:105 %zext_ln51_6 = zext i3 %select_ln41_3

]]></Node>
<StgValue><ssdm name="zext_ln51_6"/></StgValue>
</operation>

<operation id="411" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc62:106 %add_ln51_5 = add i10 %add_ln51, i10 %zext_ln51_6

]]></Node>
<StgValue><ssdm name="add_ln51_5"/></StgValue>
</operation>

<operation id="412" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="9" op_0_bw="10">
<![CDATA[
for.inc62:107 %trunc_ln51_2 = trunc i10 %add_ln51_5

]]></Node>
<StgValue><ssdm name="trunc_ln51_2"/></StgValue>
</operation>

<operation id="413" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="16" op_1_bw="9" op_2_bw="7">
<![CDATA[
for.inc62:108 %p_shl6 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %trunc_ln51_2, i7 0

]]></Node>
<StgValue><ssdm name="p_shl6"/></StgValue>
</operation>

<operation id="414" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
for.inc62:109 %p_shl7 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln51_5, i1 0

]]></Node>
<StgValue><ssdm name="p_shl7"/></StgValue>
</operation>

<operation id="415" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="11">
<![CDATA[
for.inc62:110 %zext_ln51_7 = zext i11 %p_shl7

]]></Node>
<StgValue><ssdm name="zext_ln51_7"/></StgValue>
</operation>

<operation id="416" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc62:111 %add_ln51_6 = add i16 %p_shl6, i16 %zext_ln51_7

]]></Node>
<StgValue><ssdm name="add_ln51_6"/></StgValue>
</operation>

<operation id="417" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc62:144 %add_ln51_13 = add i16 %add_ln51_6, i16 %zext_ln51_12

]]></Node>
<StgValue><ssdm name="add_ln51_13"/></StgValue>
</operation>

<operation id="418" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="16">
<![CDATA[
for.inc62:145 %zext_ln51_15 = zext i16 %add_ln51_13

]]></Node>
<StgValue><ssdm name="zext_ln51_15"/></StgValue>
</operation>

<operation id="419" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc62:146 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_4 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln51_15

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_4"/></StgValue>
</operation>

<operation id="420" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc62:155 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_9 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln51_15

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_9"/></StgValue>
</operation>

<operation id="421" st_id="7" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:171 %add = fadd i32 %tmp_2, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="422" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc62:183 %add_ln51_19 = add i16 %add_ln51_6, i16 %zext_ln51_18

]]></Node>
<StgValue><ssdm name="add_ln51_19"/></StgValue>
</operation>

<operation id="423" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="16">
<![CDATA[
for.inc62:184 %zext_ln51_21 = zext i16 %add_ln51_19

]]></Node>
<StgValue><ssdm name="zext_ln51_21"/></StgValue>
</operation>

<operation id="424" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc62:185 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_16 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln51_21

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_16"/></StgValue>
</operation>

<operation id="425" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc62:194 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_21 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln51_21

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_21"/></StgValue>
</operation>

<operation id="426" st_id="7" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:235 %mul_5 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_15, i32 %tmp_4

]]></Node>
<StgValue><ssdm name="mul_5"/></StgValue>
</operation>

<operation id="427" st_id="7" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:268 %mul_6 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_17, i32 %tmp_5

]]></Node>
<StgValue><ssdm name="mul_6"/></StgValue>
</operation>

<operation id="428" st_id="7" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:301 %mul_7 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_19, i32 %tmp_6

]]></Node>
<StgValue><ssdm name="mul_7"/></StgValue>
</operation>

<operation id="429" st_id="7" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:306 %mul_1 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_21, i32 %tmp_7

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="430" st_id="7" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:311 %mul_1_1 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_23, i32 %tmp_8

]]></Node>
<StgValue><ssdm name="mul_1_1"/></StgValue>
</operation>

<operation id="431" st_id="7" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:316 %mul_1_2 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_25, i32 %tmp_9

]]></Node>
<StgValue><ssdm name="mul_1_2"/></StgValue>
</operation>

<operation id="432" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:318 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_68 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_39

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_68"/></StgValue>
</operation>

<operation id="433" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:319 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_69 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_44

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_69"/></StgValue>
</operation>

<operation id="434" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc62:320 %tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_68, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_69, i1 %tmp_31

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="435" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:323 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_70 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_51

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_70"/></StgValue>
</operation>

<operation id="436" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:324 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_71 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_56

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_71"/></StgValue>
</operation>

<operation id="437" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc62:325 %tmp_10 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_70, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_71, i1 %tmp_32

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="438" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:328 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_72 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_4

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_72"/></StgValue>
</operation>

<operation id="439" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:329 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_73 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_9

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_73"/></StgValue>
</operation>

<operation id="440" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:333 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_74 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_16

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_74"/></StgValue>
</operation>

<operation id="441" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:334 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_75 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_21

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_75"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="442" st_id="8" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:171 %add = fadd i32 %tmp_2, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="443" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc62:215 %add_ln51_24 = add i16 %add_ln51_6, i16 %zext_ln51_24

]]></Node>
<StgValue><ssdm name="add_ln51_24"/></StgValue>
</operation>

<operation id="444" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="16">
<![CDATA[
for.inc62:216 %zext_ln51_27 = zext i16 %add_ln51_24

]]></Node>
<StgValue><ssdm name="zext_ln51_27"/></StgValue>
</operation>

<operation id="445" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc62:217 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_28 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln51_27

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_28"/></StgValue>
</operation>

<operation id="446" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc62:226 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_33 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln51_27

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_33"/></StgValue>
</operation>

<operation id="447" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc62:248 %add_ln51_30 = add i16 %add_ln51_6, i16 %zext_ln51_31

]]></Node>
<StgValue><ssdm name="add_ln51_30"/></StgValue>
</operation>

<operation id="448" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="64" op_0_bw="16">
<![CDATA[
for.inc62:249 %zext_ln51_34 = zext i16 %add_ln51_30

]]></Node>
<StgValue><ssdm name="zext_ln51_34"/></StgValue>
</operation>

<operation id="449" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc62:250 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_40 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln51_34

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_40"/></StgValue>
</operation>

<operation id="450" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc62:259 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_45 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln51_34

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_45"/></StgValue>
</operation>

<operation id="451" st_id="8" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:301 %mul_7 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_19, i32 %tmp_6

]]></Node>
<StgValue><ssdm name="mul_7"/></StgValue>
</operation>

<operation id="452" st_id="8" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:306 %mul_1 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_21, i32 %tmp_7

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="453" st_id="8" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:311 %mul_1_1 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_23, i32 %tmp_8

]]></Node>
<StgValue><ssdm name="mul_1_1"/></StgValue>
</operation>

<operation id="454" st_id="8" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:316 %mul_1_2 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_25, i32 %tmp_9

]]></Node>
<StgValue><ssdm name="mul_1_2"/></StgValue>
</operation>

<operation id="455" st_id="8" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:321 %mul_1_3 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_27, i32 %tmp_s

]]></Node>
<StgValue><ssdm name="mul_1_3"/></StgValue>
</operation>

<operation id="456" st_id="8" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:326 %mul_1_4 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_29, i32 %tmp_10

]]></Node>
<StgValue><ssdm name="mul_1_4"/></StgValue>
</operation>

<operation id="457" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:328 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_72 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_4

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_72"/></StgValue>
</operation>

<operation id="458" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:329 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_73 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_9

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_73"/></StgValue>
</operation>

<operation id="459" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc62:330 %tmp_11 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_72, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_73, i1 %icmp_ln42_1

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="460" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:333 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_74 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_16

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_74"/></StgValue>
</operation>

<operation id="461" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:334 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_75 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_21

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_75"/></StgValue>
</operation>

<operation id="462" st_id="8" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc62:335 %tmp_12 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_74, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_75, i1 %icmp_ln51

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="463" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:338 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_76 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_28

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_76"/></StgValue>
</operation>

<operation id="464" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:339 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_77 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_33

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_77"/></StgValue>
</operation>

<operation id="465" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:343 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_78 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_40

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_78"/></StgValue>
</operation>

<operation id="466" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:344 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_79 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_45

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_79"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="467" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
<literal name="and_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="3">
<![CDATA[
for.inc.4:7 %zext_ln41 = zext i3 %r_2

]]></Node>
<StgValue><ssdm name="zext_ln41"/></StgValue>
</operation>

<operation id="468" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
<literal name="and_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc.4:10 %empty_68 = add i3 %r_2, i3 3

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="469" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
<literal name="and_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.4:11 %empty_69 = add i4 %zext_ln41, i4 4

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="470" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="and_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc62:76 %select_ln39_5 = select i1 %icmp_ln41, i3 3, i3 %empty_68

]]></Node>
<StgValue><ssdm name="select_ln39_5"/></StgValue>
</operation>

<operation id="471" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="and_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc62:77 %select_ln39_6 = select i1 %icmp_ln41, i4 4, i4 %empty_69

]]></Node>
<StgValue><ssdm name="select_ln39_6"/></StgValue>
</operation>

<operation id="472" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="and_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="4" op_0_bw="3">
<![CDATA[
for.inc62:93 %zext_ln41_1 = zext i3 %indvars_iv_next70_dup

]]></Node>
<StgValue><ssdm name="zext_ln41_1"/></StgValue>
</operation>

<operation id="473" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="and_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc62:112 %p_mid119 = xor i3 %select_ln39, i3 4

]]></Node>
<StgValue><ssdm name="p_mid119"/></StgValue>
</operation>

<operation id="474" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
for.inc62:113 %select_ln41_4 = select i1 %and_ln39, i3 %p_mid119, i3 %select_ln39_5

]]></Node>
<StgValue><ssdm name="select_ln41_4"/></StgValue>
</operation>

<operation id="475" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="10" op_0_bw="3">
<![CDATA[
for.inc62:114 %zext_ln51_8 = zext i3 %select_ln41_4

]]></Node>
<StgValue><ssdm name="zext_ln51_8"/></StgValue>
</operation>

<operation id="476" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc62:115 %add_ln51_7 = add i10 %add_ln51, i10 %zext_ln51_8

]]></Node>
<StgValue><ssdm name="add_ln51_7"/></StgValue>
</operation>

<operation id="477" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="9" op_0_bw="10">
<![CDATA[
for.inc62:116 %trunc_ln51_3 = trunc i10 %add_ln51_7

]]></Node>
<StgValue><ssdm name="trunc_ln51_3"/></StgValue>
</operation>

<operation id="478" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="16" op_1_bw="9" op_2_bw="7">
<![CDATA[
for.inc62:117 %p_shl8 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %trunc_ln51_3, i7 0

]]></Node>
<StgValue><ssdm name="p_shl8"/></StgValue>
</operation>

<operation id="479" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
for.inc62:118 %p_shl9 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln51_7, i1 0

]]></Node>
<StgValue><ssdm name="p_shl9"/></StgValue>
</operation>

<operation id="480" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="11">
<![CDATA[
for.inc62:119 %zext_ln51_9 = zext i11 %p_shl9

]]></Node>
<StgValue><ssdm name="zext_ln51_9"/></StgValue>
</operation>

<operation id="481" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc62:120 %add_ln51_8 = add i16 %p_shl8, i16 %zext_ln51_9

]]></Node>
<StgValue><ssdm name="add_ln51_8"/></StgValue>
</operation>

<operation id="482" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
<literal name="and_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc62:121 %p_mid121 = add i4 %zext_ln41_1, i4 4

]]></Node>
<StgValue><ssdm name="p_mid121"/></StgValue>
</operation>

<operation id="483" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc62:122 %select_ln41_5 = select i1 %and_ln39, i4 %p_mid121, i4 %select_ln39_6

]]></Node>
<StgValue><ssdm name="select_ln41_5"/></StgValue>
</operation>

<operation id="484" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="10" op_0_bw="4">
<![CDATA[
for.inc62:123 %zext_ln51_10 = zext i4 %select_ln41_5

]]></Node>
<StgValue><ssdm name="zext_ln51_10"/></StgValue>
</operation>

<operation id="485" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc62:124 %add_ln51_9 = add i10 %add_ln51, i10 %zext_ln51_10

]]></Node>
<StgValue><ssdm name="add_ln51_9"/></StgValue>
</operation>

<operation id="486" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="9" op_0_bw="10">
<![CDATA[
for.inc62:125 %trunc_ln51_4 = trunc i10 %add_ln51_9

]]></Node>
<StgValue><ssdm name="trunc_ln51_4"/></StgValue>
</operation>

<operation id="487" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="16" op_1_bw="9" op_2_bw="7">
<![CDATA[
for.inc62:126 %p_shl = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i9.i7, i9 %trunc_ln51_4, i7 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="488" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="11" op_0_bw="11" op_1_bw="10" op_2_bw="1">
<![CDATA[
for.inc62:127 %p_shl1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i10.i1, i10 %add_ln51_9, i1 0

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="489" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="11">
<![CDATA[
for.inc62:128 %zext_ln51_11 = zext i11 %p_shl1

]]></Node>
<StgValue><ssdm name="zext_ln51_11"/></StgValue>
</operation>

<operation id="490" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc62:129 %add_ln51_10 = add i16 %p_shl, i16 %zext_ln51_11

]]></Node>
<StgValue><ssdm name="add_ln51_10"/></StgValue>
</operation>

<operation id="491" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc62:147 %add_ln51_14 = add i16 %add_ln51_8, i16 %zext_ln51_12

]]></Node>
<StgValue><ssdm name="add_ln51_14"/></StgValue>
</operation>

<operation id="492" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="16">
<![CDATA[
for.inc62:148 %zext_ln51_16 = zext i16 %add_ln51_14

]]></Node>
<StgValue><ssdm name="zext_ln51_16"/></StgValue>
</operation>

<operation id="493" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc62:149 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_5 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln51_16

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_5"/></StgValue>
</operation>

<operation id="494" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc62:156 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_10 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln51_16

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_10"/></StgValue>
</operation>

<operation id="495" st_id="9" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:171 %add = fadd i32 %tmp_2, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="496" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc62:281 %add_ln51_36 = add i16 %add_ln51_6, i16 %zext_ln51_38

]]></Node>
<StgValue><ssdm name="add_ln51_36"/></StgValue>
</operation>

<operation id="497" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="64" op_0_bw="16">
<![CDATA[
for.inc62:282 %zext_ln51_41 = zext i16 %add_ln51_36

]]></Node>
<StgValue><ssdm name="zext_ln51_41"/></StgValue>
</operation>

<operation id="498" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc62:283 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_52 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln51_41

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_52"/></StgValue>
</operation>

<operation id="499" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc62:292 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_57 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln51_41

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_57"/></StgValue>
</operation>

<operation id="500" st_id="9" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:311 %mul_1_1 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_23, i32 %tmp_8

]]></Node>
<StgValue><ssdm name="mul_1_1"/></StgValue>
</operation>

<operation id="501" st_id="9" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:316 %mul_1_2 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_25, i32 %tmp_9

]]></Node>
<StgValue><ssdm name="mul_1_2"/></StgValue>
</operation>

<operation id="502" st_id="9" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:321 %mul_1_3 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_27, i32 %tmp_s

]]></Node>
<StgValue><ssdm name="mul_1_3"/></StgValue>
</operation>

<operation id="503" st_id="9" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:326 %mul_1_4 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_29, i32 %tmp_10

]]></Node>
<StgValue><ssdm name="mul_1_4"/></StgValue>
</operation>

<operation id="504" st_id="9" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:331 %mul_2 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_31, i32 %tmp_11

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="505" st_id="9" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:336 %mul_2_1 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_33, i32 %tmp_12

]]></Node>
<StgValue><ssdm name="mul_2_1"/></StgValue>
</operation>

<operation id="506" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:338 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_76 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_28

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_76"/></StgValue>
</operation>

<operation id="507" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:339 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_77 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_33

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_77"/></StgValue>
</operation>

<operation id="508" st_id="9" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc62:340 %tmp_13 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_76, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_77, i1 %tmp_30

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="509" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:343 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_78 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_40

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_78"/></StgValue>
</operation>

<operation id="510" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:344 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_79 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_45

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_79"/></StgValue>
</operation>

<operation id="511" st_id="9" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc62:345 %tmp_14 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_78, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_79, i1 %tmp_31

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="512" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:348 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_80 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_52

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_80"/></StgValue>
</operation>

<operation id="513" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:349 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_81 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_57

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_81"/></StgValue>
</operation>

<operation id="514" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:353 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_82 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_5

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_82"/></StgValue>
</operation>

<operation id="515" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:354 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_83 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_10

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_83"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="516" st_id="10" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:171 %add = fadd i32 %tmp_2, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="517" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc62:186 %add_ln51_20 = add i16 %add_ln51_8, i16 %zext_ln51_18

]]></Node>
<StgValue><ssdm name="add_ln51_20"/></StgValue>
</operation>

<operation id="518" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="64" op_0_bw="16">
<![CDATA[
for.inc62:187 %zext_ln51_22 = zext i16 %add_ln51_20

]]></Node>
<StgValue><ssdm name="zext_ln51_22"/></StgValue>
</operation>

<operation id="519" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc62:188 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_17 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln51_22

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_17"/></StgValue>
</operation>

<operation id="520" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc62:195 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_22 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln51_22

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_22"/></StgValue>
</operation>

<operation id="521" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc62:218 %add_ln51_25 = add i16 %add_ln51_8, i16 %zext_ln51_24

]]></Node>
<StgValue><ssdm name="add_ln51_25"/></StgValue>
</operation>

<operation id="522" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="16">
<![CDATA[
for.inc62:219 %zext_ln51_28 = zext i16 %add_ln51_25

]]></Node>
<StgValue><ssdm name="zext_ln51_28"/></StgValue>
</operation>

<operation id="523" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc62:220 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_29 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln51_28

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_29"/></StgValue>
</operation>

<operation id="524" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc62:227 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_34 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln51_28

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_34"/></StgValue>
</operation>

<operation id="525" st_id="10" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:321 %mul_1_3 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_27, i32 %tmp_s

]]></Node>
<StgValue><ssdm name="mul_1_3"/></StgValue>
</operation>

<operation id="526" st_id="10" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:326 %mul_1_4 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_29, i32 %tmp_10

]]></Node>
<StgValue><ssdm name="mul_1_4"/></StgValue>
</operation>

<operation id="527" st_id="10" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:331 %mul_2 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_31, i32 %tmp_11

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="528" st_id="10" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:336 %mul_2_1 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_33, i32 %tmp_12

]]></Node>
<StgValue><ssdm name="mul_2_1"/></StgValue>
</operation>

<operation id="529" st_id="10" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:341 %mul_2_2 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_35, i32 %tmp_13

]]></Node>
<StgValue><ssdm name="mul_2_2"/></StgValue>
</operation>

<operation id="530" st_id="10" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:346 %mul_2_3 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_37, i32 %tmp_14

]]></Node>
<StgValue><ssdm name="mul_2_3"/></StgValue>
</operation>

<operation id="531" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:348 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_80 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_52

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_80"/></StgValue>
</operation>

<operation id="532" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:349 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_81 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_57

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_81"/></StgValue>
</operation>

<operation id="533" st_id="10" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc62:350 %tmp_15 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_80, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_81, i1 %tmp_32

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="534" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:353 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_82 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_5

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_82"/></StgValue>
</operation>

<operation id="535" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:354 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_83 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_10

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_83"/></StgValue>
</operation>

<operation id="536" st_id="10" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc62:355 %tmp_16 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_82, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_83, i1 %icmp_ln42_1

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="537" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:358 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_84 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_17

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_84"/></StgValue>
</operation>

<operation id="538" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:359 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_85 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_22

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_85"/></StgValue>
</operation>

<operation id="539" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:363 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_86 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_29

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_86"/></StgValue>
</operation>

<operation id="540" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:364 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_87 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_34

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_87"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="541" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc62:150 %add_ln51_15 = add i16 %add_ln51_10, i16 %zext_ln51_12

]]></Node>
<StgValue><ssdm name="add_ln51_15"/></StgValue>
</operation>

<operation id="542" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc62:189 %add_ln51_21 = add i16 %add_ln51_10, i16 %zext_ln51_18

]]></Node>
<StgValue><ssdm name="add_ln51_21"/></StgValue>
</operation>

<operation id="543" st_id="11" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:202 %add52_s = fadd i32 %add, i32 %mul_s

]]></Node>
<StgValue><ssdm name="add52_s"/></StgValue>
</operation>

<operation id="544" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc62:221 %add_ln51_26 = add i16 %add_ln51_10, i16 %zext_ln51_24

]]></Node>
<StgValue><ssdm name="add_ln51_26"/></StgValue>
</operation>

<operation id="545" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc62:251 %add_ln51_31 = add i16 %add_ln51_8, i16 %zext_ln51_31

]]></Node>
<StgValue><ssdm name="add_ln51_31"/></StgValue>
</operation>

<operation id="546" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="64" op_0_bw="16">
<![CDATA[
for.inc62:252 %zext_ln51_35 = zext i16 %add_ln51_31

]]></Node>
<StgValue><ssdm name="zext_ln51_35"/></StgValue>
</operation>

<operation id="547" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc62:253 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_41 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln51_35

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_41"/></StgValue>
</operation>

<operation id="548" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc62:254 %add_ln51_32 = add i16 %add_ln51_10, i16 %zext_ln51_31

]]></Node>
<StgValue><ssdm name="add_ln51_32"/></StgValue>
</operation>

<operation id="549" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc62:260 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_46 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln51_35

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_46"/></StgValue>
</operation>

<operation id="550" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc62:284 %add_ln51_37 = add i16 %add_ln51_8, i16 %zext_ln51_38

]]></Node>
<StgValue><ssdm name="add_ln51_37"/></StgValue>
</operation>

<operation id="551" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="64" op_0_bw="16">
<![CDATA[
for.inc62:285 %zext_ln51_42 = zext i16 %add_ln51_37

]]></Node>
<StgValue><ssdm name="zext_ln51_42"/></StgValue>
</operation>

<operation id="552" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc62:286 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_53 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln51_42

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_53"/></StgValue>
</operation>

<operation id="553" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc62:287 %add_ln51_38 = add i16 %add_ln51_10, i16 %zext_ln51_38

]]></Node>
<StgValue><ssdm name="add_ln51_38"/></StgValue>
</operation>

<operation id="554" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc62:293 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_58 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln51_42

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_58"/></StgValue>
</operation>

<operation id="555" st_id="11" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:331 %mul_2 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_31, i32 %tmp_11

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="556" st_id="11" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:336 %mul_2_1 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_33, i32 %tmp_12

]]></Node>
<StgValue><ssdm name="mul_2_1"/></StgValue>
</operation>

<operation id="557" st_id="11" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:341 %mul_2_2 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_35, i32 %tmp_13

]]></Node>
<StgValue><ssdm name="mul_2_2"/></StgValue>
</operation>

<operation id="558" st_id="11" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:346 %mul_2_3 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_37, i32 %tmp_14

]]></Node>
<StgValue><ssdm name="mul_2_3"/></StgValue>
</operation>

<operation id="559" st_id="11" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:351 %mul_2_4 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_39, i32 %tmp_15

]]></Node>
<StgValue><ssdm name="mul_2_4"/></StgValue>
</operation>

<operation id="560" st_id="11" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:356 %mul_3 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_41, i32 %tmp_16

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="561" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:358 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_84 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_17

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_84"/></StgValue>
</operation>

<operation id="562" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:359 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_85 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_22

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_85"/></StgValue>
</operation>

<operation id="563" st_id="11" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc62:360 %tmp_17 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_84, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_85, i1 %icmp_ln51

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="564" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:363 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_86 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_29

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_86"/></StgValue>
</operation>

<operation id="565" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:364 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_87 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_34

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_87"/></StgValue>
</operation>

<operation id="566" st_id="11" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc62:365 %tmp_18 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_86, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_87, i1 %tmp_30

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="567" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:368 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_88 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_41

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_88"/></StgValue>
</operation>

<operation id="568" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:369 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_89 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_46

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_89"/></StgValue>
</operation>

<operation id="569" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:373 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_90 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_53

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_90"/></StgValue>
</operation>

<operation id="570" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:374 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_91 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_58

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_91"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="571" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="16">
<![CDATA[
for.inc62:151 %zext_ln51_17 = zext i16 %add_ln51_15

]]></Node>
<StgValue><ssdm name="zext_ln51_17"/></StgValue>
</operation>

<operation id="572" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc62:152 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_6 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln51_17

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_6"/></StgValue>
</operation>

<operation id="573" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc62:157 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_11 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln51_17

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_11"/></StgValue>
</operation>

<operation id="574" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="16">
<![CDATA[
for.inc62:190 %zext_ln51_23 = zext i16 %add_ln51_21

]]></Node>
<StgValue><ssdm name="zext_ln51_23"/></StgValue>
</operation>

<operation id="575" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc62:191 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_18 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln51_23

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_18"/></StgValue>
</operation>

<operation id="576" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc62:196 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_23 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln51_23

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_23"/></StgValue>
</operation>

<operation id="577" st_id="12" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:202 %add52_s = fadd i32 %add, i32 %mul_s

]]></Node>
<StgValue><ssdm name="add52_s"/></StgValue>
</operation>

<operation id="578" st_id="12" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:341 %mul_2_2 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_35, i32 %tmp_13

]]></Node>
<StgValue><ssdm name="mul_2_2"/></StgValue>
</operation>

<operation id="579" st_id="12" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:346 %mul_2_3 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_37, i32 %tmp_14

]]></Node>
<StgValue><ssdm name="mul_2_3"/></StgValue>
</operation>

<operation id="580" st_id="12" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:351 %mul_2_4 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_39, i32 %tmp_15

]]></Node>
<StgValue><ssdm name="mul_2_4"/></StgValue>
</operation>

<operation id="581" st_id="12" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:356 %mul_3 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_41, i32 %tmp_16

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="582" st_id="12" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:361 %mul_3_1 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_43, i32 %tmp_17

]]></Node>
<StgValue><ssdm name="mul_3_1"/></StgValue>
</operation>

<operation id="583" st_id="12" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:366 %mul_3_2 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_45, i32 %tmp_18

]]></Node>
<StgValue><ssdm name="mul_3_2"/></StgValue>
</operation>

<operation id="584" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:368 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_88 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_41

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_88"/></StgValue>
</operation>

<operation id="585" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:369 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_89 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_46

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_89"/></StgValue>
</operation>

<operation id="586" st_id="12" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc62:370 %tmp_19 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_88, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_89, i1 %tmp_31

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="587" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:373 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_90 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_53

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_90"/></StgValue>
</operation>

<operation id="588" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:374 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_91 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_58

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_91"/></StgValue>
</operation>

<operation id="589" st_id="12" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc62:375 %tmp_20 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_90, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_91, i1 %tmp_32

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="590" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:378 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_92 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_6

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_92"/></StgValue>
</operation>

<operation id="591" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:379 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_93 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_11

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_93"/></StgValue>
</operation>

<operation id="592" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:383 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_94 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_18

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_94"/></StgValue>
</operation>

<operation id="593" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:384 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_95 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_23

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_95"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="594" st_id="13" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:202 %add52_s = fadd i32 %add, i32 %mul_s

]]></Node>
<StgValue><ssdm name="add52_s"/></StgValue>
</operation>

<operation id="595" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="16">
<![CDATA[
for.inc62:222 %zext_ln51_29 = zext i16 %add_ln51_26

]]></Node>
<StgValue><ssdm name="zext_ln51_29"/></StgValue>
</operation>

<operation id="596" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc62:223 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_30 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln51_29

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_30"/></StgValue>
</operation>

<operation id="597" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc62:228 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_35 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln51_29

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_35"/></StgValue>
</operation>

<operation id="598" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="64" op_0_bw="16">
<![CDATA[
for.inc62:255 %zext_ln51_36 = zext i16 %add_ln51_32

]]></Node>
<StgValue><ssdm name="zext_ln51_36"/></StgValue>
</operation>

<operation id="599" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc62:256 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_42 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln51_36

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_42"/></StgValue>
</operation>

<operation id="600" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc62:261 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_47 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln51_36

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_47"/></StgValue>
</operation>

<operation id="601" st_id="13" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:351 %mul_2_4 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_39, i32 %tmp_15

]]></Node>
<StgValue><ssdm name="mul_2_4"/></StgValue>
</operation>

<operation id="602" st_id="13" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:356 %mul_3 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_41, i32 %tmp_16

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="603" st_id="13" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:361 %mul_3_1 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_43, i32 %tmp_17

]]></Node>
<StgValue><ssdm name="mul_3_1"/></StgValue>
</operation>

<operation id="604" st_id="13" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:366 %mul_3_2 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_45, i32 %tmp_18

]]></Node>
<StgValue><ssdm name="mul_3_2"/></StgValue>
</operation>

<operation id="605" st_id="13" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:371 %mul_3_3 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_47, i32 %tmp_19

]]></Node>
<StgValue><ssdm name="mul_3_3"/></StgValue>
</operation>

<operation id="606" st_id="13" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:376 %mul_3_4 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_49, i32 %tmp_20

]]></Node>
<StgValue><ssdm name="mul_3_4"/></StgValue>
</operation>

<operation id="607" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:378 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_92 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_6

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_92"/></StgValue>
</operation>

<operation id="608" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:379 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_93 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_11

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_93"/></StgValue>
</operation>

<operation id="609" st_id="13" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc62:380 %tmp_21 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_92, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_93, i1 %icmp_ln42_1

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="610" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:383 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_94 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_18

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_94"/></StgValue>
</operation>

<operation id="611" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:384 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_95 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_23

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_95"/></StgValue>
</operation>

<operation id="612" st_id="13" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc62:385 %tmp_22 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_94, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_95, i1 %icmp_ln51

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="613" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:388 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_96 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_30

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_96"/></StgValue>
</operation>

<operation id="614" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:389 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_97 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_35

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_97"/></StgValue>
</operation>

<operation id="615" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:393 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_98 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_42

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_98"/></StgValue>
</operation>

<operation id="616" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:394 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_99 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_47

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_99"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="617" st_id="14" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:202 %add52_s = fadd i32 %add, i32 %mul_s

]]></Node>
<StgValue><ssdm name="add52_s"/></StgValue>
</operation>

<operation id="618" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="16">
<![CDATA[
for.inc62:288 %zext_ln51_43 = zext i16 %add_ln51_38

]]></Node>
<StgValue><ssdm name="zext_ln51_43"/></StgValue>
</operation>

<operation id="619" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc62:289 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_54 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_1, i64 0, i64 %zext_ln51_43

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_54"/></StgValue>
</operation>

<operation id="620" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="16" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc62:294 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_59 = getelementptr i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i, i64 0, i64 %zext_ln51_43

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_59"/></StgValue>
</operation>

<operation id="621" st_id="14" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:361 %mul_3_1 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_43, i32 %tmp_17

]]></Node>
<StgValue><ssdm name="mul_3_1"/></StgValue>
</operation>

<operation id="622" st_id="14" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:366 %mul_3_2 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_45, i32 %tmp_18

]]></Node>
<StgValue><ssdm name="mul_3_2"/></StgValue>
</operation>

<operation id="623" st_id="14" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:371 %mul_3_3 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_47, i32 %tmp_19

]]></Node>
<StgValue><ssdm name="mul_3_3"/></StgValue>
</operation>

<operation id="624" st_id="14" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:376 %mul_3_4 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_49, i32 %tmp_20

]]></Node>
<StgValue><ssdm name="mul_3_4"/></StgValue>
</operation>

<operation id="625" st_id="14" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:381 %mul_4 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_51, i32 %tmp_21

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>

<operation id="626" st_id="14" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:386 %mul_4_1 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_53, i32 %tmp_22

]]></Node>
<StgValue><ssdm name="mul_4_1"/></StgValue>
</operation>

<operation id="627" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:388 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_96 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_30

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_96"/></StgValue>
</operation>

<operation id="628" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:389 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_97 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_35

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_97"/></StgValue>
</operation>

<operation id="629" st_id="14" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc62:390 %tmp_23 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_96, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_97, i1 %tmp_30

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="630" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:393 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_98 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_42

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_98"/></StgValue>
</operation>

<operation id="631" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:394 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_99 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_47

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_99"/></StgValue>
</operation>

<operation id="632" st_id="14" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc62:395 %tmp_24 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_98, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_99, i1 %tmp_31

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="633" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:398 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_100 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_54

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_100"/></StgValue>
</operation>

<operation id="634" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:399 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_101 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_59

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_101"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="635" st_id="15" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:236 %add52_5 = fadd i32 %add52_s, i32 %mul_5

]]></Node>
<StgValue><ssdm name="add52_5"/></StgValue>
</operation>

<operation id="636" st_id="15" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:371 %mul_3_3 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_47, i32 %tmp_19

]]></Node>
<StgValue><ssdm name="mul_3_3"/></StgValue>
</operation>

<operation id="637" st_id="15" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:376 %mul_3_4 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_49, i32 %tmp_20

]]></Node>
<StgValue><ssdm name="mul_3_4"/></StgValue>
</operation>

<operation id="638" st_id="15" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:381 %mul_4 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_51, i32 %tmp_21

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>

<operation id="639" st_id="15" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:386 %mul_4_1 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_53, i32 %tmp_22

]]></Node>
<StgValue><ssdm name="mul_4_1"/></StgValue>
</operation>

<operation id="640" st_id="15" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:391 %mul_4_2 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_55, i32 %tmp_23

]]></Node>
<StgValue><ssdm name="mul_4_2"/></StgValue>
</operation>

<operation id="641" st_id="15" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:396 %mul_4_3 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_57, i32 %tmp_24

]]></Node>
<StgValue><ssdm name="mul_4_3"/></StgValue>
</operation>

<operation id="642" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:398 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_100 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_54

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_100"/></StgValue>
</operation>

<operation id="643" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="16">
<![CDATA[
for.inc62:399 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_101 = load i16 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_59

]]></Node>
<StgValue><ssdm name="conv3_float_255_255_float_32_5_5_float_float_255_255_i_101"/></StgValue>
</operation>

<operation id="644" st_id="15" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.inc62:400 %tmp_25 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_100, i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_i_101, i1 %tmp_32

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="645" st_id="16" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:236 %add52_5 = fadd i32 %add52_s, i32 %mul_5

]]></Node>
<StgValue><ssdm name="add52_5"/></StgValue>
</operation>

<operation id="646" st_id="16" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:381 %mul_4 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_51, i32 %tmp_21

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>

<operation id="647" st_id="16" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:386 %mul_4_1 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_53, i32 %tmp_22

]]></Node>
<StgValue><ssdm name="mul_4_1"/></StgValue>
</operation>

<operation id="648" st_id="16" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:391 %mul_4_2 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_55, i32 %tmp_23

]]></Node>
<StgValue><ssdm name="mul_4_2"/></StgValue>
</operation>

<operation id="649" st_id="16" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:396 %mul_4_3 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_57, i32 %tmp_24

]]></Node>
<StgValue><ssdm name="mul_4_3"/></StgValue>
</operation>

<operation id="650" st_id="16" stage="3" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:401 %mul_4_4 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_59, i32 %tmp_25

]]></Node>
<StgValue><ssdm name="mul_4_4"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="651" st_id="17" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:236 %add52_5 = fadd i32 %add52_s, i32 %mul_5

]]></Node>
<StgValue><ssdm name="add52_5"/></StgValue>
</operation>

<operation id="652" st_id="17" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:391 %mul_4_2 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_55, i32 %tmp_23

]]></Node>
<StgValue><ssdm name="mul_4_2"/></StgValue>
</operation>

<operation id="653" st_id="17" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:396 %mul_4_3 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_57, i32 %tmp_24

]]></Node>
<StgValue><ssdm name="mul_4_3"/></StgValue>
</operation>

<operation id="654" st_id="17" stage="2" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:401 %mul_4_4 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_59, i32 %tmp_25

]]></Node>
<StgValue><ssdm name="mul_4_4"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="655" st_id="18" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:236 %add52_5 = fadd i32 %add52_s, i32 %mul_5

]]></Node>
<StgValue><ssdm name="add52_5"/></StgValue>
</operation>

<operation id="656" st_id="18" stage="1" lat="3">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:401 %mul_4_4 = fmul i32 %conv3_float_255_255_float_32_5_5_float_float_255_255_w_59, i32 %tmp_25

]]></Node>
<StgValue><ssdm name="mul_4_4"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="657" st_id="19" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:269 %add52_6 = fadd i32 %add52_5, i32 %mul_6

]]></Node>
<StgValue><ssdm name="add52_6"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="658" st_id="20" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:269 %add52_6 = fadd i32 %add52_5, i32 %mul_6

]]></Node>
<StgValue><ssdm name="add52_6"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="659" st_id="21" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:269 %add52_6 = fadd i32 %add52_5, i32 %mul_6

]]></Node>
<StgValue><ssdm name="add52_6"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="660" st_id="22" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:269 %add52_6 = fadd i32 %add52_5, i32 %mul_6

]]></Node>
<StgValue><ssdm name="add52_6"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="661" st_id="23" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:302 %add52_7 = fadd i32 %add52_6, i32 %mul_7

]]></Node>
<StgValue><ssdm name="add52_7"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="662" st_id="24" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:302 %add52_7 = fadd i32 %add52_6, i32 %mul_7

]]></Node>
<StgValue><ssdm name="add52_7"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="663" st_id="25" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:302 %add52_7 = fadd i32 %add52_6, i32 %mul_7

]]></Node>
<StgValue><ssdm name="add52_7"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="664" st_id="26" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:302 %add52_7 = fadd i32 %add52_6, i32 %mul_7

]]></Node>
<StgValue><ssdm name="add52_7"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="665" st_id="27" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:307 %add52_1 = fadd i32 %add52_7, i32 %mul_1

]]></Node>
<StgValue><ssdm name="add52_1"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="666" st_id="28" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:307 %add52_1 = fadd i32 %add52_7, i32 %mul_1

]]></Node>
<StgValue><ssdm name="add52_1"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="667" st_id="29" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:307 %add52_1 = fadd i32 %add52_7, i32 %mul_1

]]></Node>
<StgValue><ssdm name="add52_1"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="668" st_id="30" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:307 %add52_1 = fadd i32 %add52_7, i32 %mul_1

]]></Node>
<StgValue><ssdm name="add52_1"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="669" st_id="31" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:312 %add52_1_1 = fadd i32 %add52_1, i32 %mul_1_1

]]></Node>
<StgValue><ssdm name="add52_1_1"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="670" st_id="32" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:312 %add52_1_1 = fadd i32 %add52_1, i32 %mul_1_1

]]></Node>
<StgValue><ssdm name="add52_1_1"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="671" st_id="33" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:312 %add52_1_1 = fadd i32 %add52_1, i32 %mul_1_1

]]></Node>
<StgValue><ssdm name="add52_1_1"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="672" st_id="34" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:312 %add52_1_1 = fadd i32 %add52_1, i32 %mul_1_1

]]></Node>
<StgValue><ssdm name="add52_1_1"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="673" st_id="35" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:317 %add52_1_2 = fadd i32 %add52_1_1, i32 %mul_1_2

]]></Node>
<StgValue><ssdm name="add52_1_2"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="674" st_id="36" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:317 %add52_1_2 = fadd i32 %add52_1_1, i32 %mul_1_2

]]></Node>
<StgValue><ssdm name="add52_1_2"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="675" st_id="37" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:317 %add52_1_2 = fadd i32 %add52_1_1, i32 %mul_1_2

]]></Node>
<StgValue><ssdm name="add52_1_2"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="676" st_id="38" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:317 %add52_1_2 = fadd i32 %add52_1_1, i32 %mul_1_2

]]></Node>
<StgValue><ssdm name="add52_1_2"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="677" st_id="39" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:322 %add52_1_3 = fadd i32 %add52_1_2, i32 %mul_1_3

]]></Node>
<StgValue><ssdm name="add52_1_3"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="678" st_id="40" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:322 %add52_1_3 = fadd i32 %add52_1_2, i32 %mul_1_3

]]></Node>
<StgValue><ssdm name="add52_1_3"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="679" st_id="41" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:322 %add52_1_3 = fadd i32 %add52_1_2, i32 %mul_1_3

]]></Node>
<StgValue><ssdm name="add52_1_3"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="680" st_id="42" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:322 %add52_1_3 = fadd i32 %add52_1_2, i32 %mul_1_3

]]></Node>
<StgValue><ssdm name="add52_1_3"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="681" st_id="43" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:327 %add52_1_4 = fadd i32 %add52_1_3, i32 %mul_1_4

]]></Node>
<StgValue><ssdm name="add52_1_4"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="682" st_id="44" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:327 %add52_1_4 = fadd i32 %add52_1_3, i32 %mul_1_4

]]></Node>
<StgValue><ssdm name="add52_1_4"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="683" st_id="45" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:327 %add52_1_4 = fadd i32 %add52_1_3, i32 %mul_1_4

]]></Node>
<StgValue><ssdm name="add52_1_4"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="684" st_id="46" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:327 %add52_1_4 = fadd i32 %add52_1_3, i32 %mul_1_4

]]></Node>
<StgValue><ssdm name="add52_1_4"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="685" st_id="47" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:332 %add52_2 = fadd i32 %add52_1_4, i32 %mul_2

]]></Node>
<StgValue><ssdm name="add52_2"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="686" st_id="48" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:332 %add52_2 = fadd i32 %add52_1_4, i32 %mul_2

]]></Node>
<StgValue><ssdm name="add52_2"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="687" st_id="49" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:332 %add52_2 = fadd i32 %add52_1_4, i32 %mul_2

]]></Node>
<StgValue><ssdm name="add52_2"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="688" st_id="50" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:332 %add52_2 = fadd i32 %add52_1_4, i32 %mul_2

]]></Node>
<StgValue><ssdm name="add52_2"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="689" st_id="51" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:337 %add52_2_1 = fadd i32 %add52_2, i32 %mul_2_1

]]></Node>
<StgValue><ssdm name="add52_2_1"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="690" st_id="52" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:337 %add52_2_1 = fadd i32 %add52_2, i32 %mul_2_1

]]></Node>
<StgValue><ssdm name="add52_2_1"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="691" st_id="53" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:337 %add52_2_1 = fadd i32 %add52_2, i32 %mul_2_1

]]></Node>
<StgValue><ssdm name="add52_2_1"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="692" st_id="54" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:337 %add52_2_1 = fadd i32 %add52_2, i32 %mul_2_1

]]></Node>
<StgValue><ssdm name="add52_2_1"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="693" st_id="55" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:342 %add52_2_2 = fadd i32 %add52_2_1, i32 %mul_2_2

]]></Node>
<StgValue><ssdm name="add52_2_2"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="694" st_id="56" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:342 %add52_2_2 = fadd i32 %add52_2_1, i32 %mul_2_2

]]></Node>
<StgValue><ssdm name="add52_2_2"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="695" st_id="57" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:342 %add52_2_2 = fadd i32 %add52_2_1, i32 %mul_2_2

]]></Node>
<StgValue><ssdm name="add52_2_2"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="696" st_id="58" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:342 %add52_2_2 = fadd i32 %add52_2_1, i32 %mul_2_2

]]></Node>
<StgValue><ssdm name="add52_2_2"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="697" st_id="59" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:347 %add52_2_3 = fadd i32 %add52_2_2, i32 %mul_2_3

]]></Node>
<StgValue><ssdm name="add52_2_3"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="698" st_id="60" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:347 %add52_2_3 = fadd i32 %add52_2_2, i32 %mul_2_3

]]></Node>
<StgValue><ssdm name="add52_2_3"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="699" st_id="61" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:347 %add52_2_3 = fadd i32 %add52_2_2, i32 %mul_2_3

]]></Node>
<StgValue><ssdm name="add52_2_3"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="700" st_id="62" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:347 %add52_2_3 = fadd i32 %add52_2_2, i32 %mul_2_3

]]></Node>
<StgValue><ssdm name="add52_2_3"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">
</state>

<state id="64" st_id="64">

<operation id="701" st_id="64" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:352 %add52_2_4 = fadd i32 %add52_2_3, i32 %mul_2_4

]]></Node>
<StgValue><ssdm name="add52_2_4"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="702" st_id="65" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:352 %add52_2_4 = fadd i32 %add52_2_3, i32 %mul_2_4

]]></Node>
<StgValue><ssdm name="add52_2_4"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="703" st_id="66" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:352 %add52_2_4 = fadd i32 %add52_2_3, i32 %mul_2_4

]]></Node>
<StgValue><ssdm name="add52_2_4"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="704" st_id="67" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:352 %add52_2_4 = fadd i32 %add52_2_3, i32 %mul_2_4

]]></Node>
<StgValue><ssdm name="add52_2_4"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="705" st_id="68" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:357 %add52_3 = fadd i32 %add52_2_4, i32 %mul_3

]]></Node>
<StgValue><ssdm name="add52_3"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="706" st_id="69" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:357 %add52_3 = fadd i32 %add52_2_4, i32 %mul_3

]]></Node>
<StgValue><ssdm name="add52_3"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="707" st_id="70" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:357 %add52_3 = fadd i32 %add52_2_4, i32 %mul_3

]]></Node>
<StgValue><ssdm name="add52_3"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="708" st_id="71" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:357 %add52_3 = fadd i32 %add52_2_4, i32 %mul_3

]]></Node>
<StgValue><ssdm name="add52_3"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="709" st_id="72" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:362 %add52_3_1 = fadd i32 %add52_3, i32 %mul_3_1

]]></Node>
<StgValue><ssdm name="add52_3_1"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="710" st_id="73" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:362 %add52_3_1 = fadd i32 %add52_3, i32 %mul_3_1

]]></Node>
<StgValue><ssdm name="add52_3_1"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="711" st_id="74" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:362 %add52_3_1 = fadd i32 %add52_3, i32 %mul_3_1

]]></Node>
<StgValue><ssdm name="add52_3_1"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="712" st_id="75" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:362 %add52_3_1 = fadd i32 %add52_3, i32 %mul_3_1

]]></Node>
<StgValue><ssdm name="add52_3_1"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="713" st_id="76" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:367 %add52_3_2 = fadd i32 %add52_3_1, i32 %mul_3_2

]]></Node>
<StgValue><ssdm name="add52_3_2"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="714" st_id="77" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:367 %add52_3_2 = fadd i32 %add52_3_1, i32 %mul_3_2

]]></Node>
<StgValue><ssdm name="add52_3_2"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="715" st_id="78" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:367 %add52_3_2 = fadd i32 %add52_3_1, i32 %mul_3_2

]]></Node>
<StgValue><ssdm name="add52_3_2"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="716" st_id="79" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:367 %add52_3_2 = fadd i32 %add52_3_1, i32 %mul_3_2

]]></Node>
<StgValue><ssdm name="add52_3_2"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="717" st_id="80" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:372 %add52_3_3 = fadd i32 %add52_3_2, i32 %mul_3_3

]]></Node>
<StgValue><ssdm name="add52_3_3"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="718" st_id="81" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:372 %add52_3_3 = fadd i32 %add52_3_2, i32 %mul_3_3

]]></Node>
<StgValue><ssdm name="add52_3_3"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="719" st_id="82" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:372 %add52_3_3 = fadd i32 %add52_3_2, i32 %mul_3_3

]]></Node>
<StgValue><ssdm name="add52_3_3"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="720" st_id="83" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:372 %add52_3_3 = fadd i32 %add52_3_2, i32 %mul_3_3

]]></Node>
<StgValue><ssdm name="add52_3_3"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="721" st_id="84" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:377 %add52_3_4 = fadd i32 %add52_3_3, i32 %mul_3_4

]]></Node>
<StgValue><ssdm name="add52_3_4"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="722" st_id="85" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:377 %add52_3_4 = fadd i32 %add52_3_3, i32 %mul_3_4

]]></Node>
<StgValue><ssdm name="add52_3_4"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="723" st_id="86" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:377 %add52_3_4 = fadd i32 %add52_3_3, i32 %mul_3_4

]]></Node>
<StgValue><ssdm name="add52_3_4"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="724" st_id="87" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:377 %add52_3_4 = fadd i32 %add52_3_3, i32 %mul_3_4

]]></Node>
<StgValue><ssdm name="add52_3_4"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="725" st_id="88" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:382 %add52_4 = fadd i32 %add52_3_4, i32 %mul_4

]]></Node>
<StgValue><ssdm name="add52_4"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="726" st_id="89" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:382 %add52_4 = fadd i32 %add52_3_4, i32 %mul_4

]]></Node>
<StgValue><ssdm name="add52_4"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="727" st_id="90" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:382 %add52_4 = fadd i32 %add52_3_4, i32 %mul_4

]]></Node>
<StgValue><ssdm name="add52_4"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="728" st_id="91" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:382 %add52_4 = fadd i32 %add52_3_4, i32 %mul_4

]]></Node>
<StgValue><ssdm name="add52_4"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="729" st_id="92" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:387 %add52_4_1 = fadd i32 %add52_4, i32 %mul_4_1

]]></Node>
<StgValue><ssdm name="add52_4_1"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="730" st_id="93" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:387 %add52_4_1 = fadd i32 %add52_4, i32 %mul_4_1

]]></Node>
<StgValue><ssdm name="add52_4_1"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="731" st_id="94" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:387 %add52_4_1 = fadd i32 %add52_4, i32 %mul_4_1

]]></Node>
<StgValue><ssdm name="add52_4_1"/></StgValue>
</operation>

<operation id="754" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="0">
<![CDATA[
RELU.0.i.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="732" st_id="95" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:387 %add52_4_1 = fadd i32 %add52_4, i32 %mul_4_1

]]></Node>
<StgValue><ssdm name="add52_4_1"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="733" st_id="96" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:392 %add52_4_2 = fadd i32 %add52_4_1, i32 %mul_4_2

]]></Node>
<StgValue><ssdm name="add52_4_2"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="734" st_id="97" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:392 %add52_4_2 = fadd i32 %add52_4_1, i32 %mul_4_2

]]></Node>
<StgValue><ssdm name="add52_4_2"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="735" st_id="98" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:392 %add52_4_2 = fadd i32 %add52_4_1, i32 %mul_4_2

]]></Node>
<StgValue><ssdm name="add52_4_2"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="736" st_id="99" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:392 %add52_4_2 = fadd i32 %add52_4_1, i32 %mul_4_2

]]></Node>
<StgValue><ssdm name="add52_4_2"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="737" st_id="100" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:397 %add52_4_3 = fadd i32 %add52_4_2, i32 %mul_4_3

]]></Node>
<StgValue><ssdm name="add52_4_3"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="738" st_id="101" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:397 %add52_4_3 = fadd i32 %add52_4_2, i32 %mul_4_3

]]></Node>
<StgValue><ssdm name="add52_4_3"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="739" st_id="102" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:397 %add52_4_3 = fadd i32 %add52_4_2, i32 %mul_4_3

]]></Node>
<StgValue><ssdm name="add52_4_3"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="740" st_id="103" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:397 %add52_4_3 = fadd i32 %add52_4_2, i32 %mul_4_3

]]></Node>
<StgValue><ssdm name="add52_4_3"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="741" st_id="104" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:402 %add52_4_4 = fadd i32 %add52_4_3, i32 %mul_4_4

]]></Node>
<StgValue><ssdm name="add52_4_4"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="742" st_id="105" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:402 %add52_4_4 = fadd i32 %add52_4_3, i32 %mul_4_4

]]></Node>
<StgValue><ssdm name="add52_4_4"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="743" st_id="106" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:402 %add52_4_4 = fadd i32 %add52_4_3, i32 %mul_4_4

]]></Node>
<StgValue><ssdm name="add52_4_4"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="744" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc62:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @IN_ROW_COL_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="745" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc62:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 40800, i64 40800, i64 40800

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="746" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc62:82 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @ROW_COL_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="747" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc62:132 %specpipeline_ln43 = specpipeline void @_ssdm_op_SpecPipeline, i32 14, i32 0, i32 0, i32 0, void @empty_25

]]></Node>
<StgValue><ssdm name="specpipeline_ln43"/></StgValue>
</operation>

<operation id="748" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc62:133 %specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln42"/></StgValue>
</operation>

<operation id="749" st_id="107" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc62:402 %add52_4_4 = fadd i32 %add52_4_3, i32 %mul_4_4

]]></Node>
<StgValue><ssdm name="add52_4_4"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="750" st_id="108" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx517.case.0:0 %store_ln51 = store i32 %add52_4_4, i10 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_10

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="751" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="0">
<![CDATA[
arrayidx517.case.0:1 %br_ln51 = br void %arrayidx517.exit

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="752" st_id="108" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
arrayidx517.case.1:0 %store_ln51 = store i32 %add52_4_4, i10 %conv3_float_255_255_float_32_5_5_float_float_255_255_o_11

]]></Node>
<StgValue><ssdm name="store_ln51"/></StgValue>
</operation>

<operation id="753" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="0">
<![CDATA[
arrayidx517.case.1:1 %br_ln51 = br void %arrayidx517.exit

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
