0.6
2019.1
May 24 2019
14:51:52
/home/rafa/ufrgs/steel-core/rtl/alu.v,1588538441,verilog,,/home/rafa/ufrgs/steel-core/rtl/branch_unit.v,/home/rafa/ufrgs/steel-core/rtl/globals.vh,alu,,,../../../../../rtl,,,,,
/home/rafa/ufrgs/steel-core/rtl/bench/tb_alu.v,1588535297,verilog,,,/home/rafa/ufrgs/steel-core/rtl/globals.vh,tb_alu,,,../../../../../rtl,,,,,
/home/rafa/ufrgs/steel-core/rtl/bench/tb_branch_unit.v,1588535297,verilog,,,/home/rafa/ufrgs/steel-core/rtl/globals.vh,tb_branch_unit,,,../../../../../rtl,,,,,
/home/rafa/ufrgs/steel-core/rtl/bench/tb_control_unit.v,1588535682,verilog,,,/home/rafa/ufrgs/steel-core/rtl/globals.vh,tb_control_unit,,,../../../../../rtl,,,,,
/home/rafa/ufrgs/steel-core/rtl/bench/tb_csr_file.v,1588535297,verilog,,,/home/rafa/ufrgs/steel-core/rtl/globals.vh,tb_csr_file,,,../../../../../rtl,,,,,
/home/rafa/ufrgs/steel-core/rtl/bench/tb_imm_generator.v,1588537073,verilog,,,/home/rafa/ufrgs/steel-core/rtl/globals.vh,tb_imm_generator,,,../../../../../rtl,,,,,
/home/rafa/ufrgs/steel-core/rtl/bench/tb_integer_file.v,1588535292,verilog,,,/home/rafa/ufrgs/steel-core/rtl/globals.vh,tb_integer_file,,,../../../../../rtl,,,,,
/home/rafa/ufrgs/steel-core/rtl/bench/tb_load_unit.v,1588537254,verilog,,,/home/rafa/ufrgs/steel-core/rtl/globals.vh,tb_load_unit,,,../../../../../rtl,,,,,
/home/rafa/ufrgs/steel-core/rtl/bench/tb_machine_mode.v,1588535736,verilog,,,/home/rafa/ufrgs/steel-core/rtl/globals.vh,tb_machine_mode,,,../../../../../rtl,,,,,
,,,,,/home/rafa/ufrgs/steel-core/rtl/globals.vh,tb_steel_top,,,,,,,,
/home/rafa/ufrgs/steel-core/rtl/branch_unit.v,1588538441,verilog,,/home/rafa/ufrgs/steel-core/rtl/control_unit.v,/home/rafa/ufrgs/steel-core/rtl/globals.vh,branch_unit,,,../../../../../rtl,,,,,
/home/rafa/ufrgs/steel-core/rtl/control_unit.v,1588538441,verilog,,/home/rafa/ufrgs/steel-core/rtl/csr_file.v,/home/rafa/ufrgs/steel-core/rtl/globals.vh,control_unit,,,../../../../../rtl,,,,,
/home/rafa/ufrgs/steel-core/rtl/csr_file.v,1588538441,verilog,,/home/rafa/ufrgs/steel-core/rtl/imm_generator.v,/home/rafa/ufrgs/steel-core/rtl/globals.vh,csr_file,,,../../../../../rtl,,,,,
/home/rafa/ufrgs/steel-core/rtl/globals.vh,1588538441,verilog,,,,,,,,,,,,
/home/rafa/ufrgs/steel-core/rtl/imm_generator.v,1588538441,verilog,,/home/rafa/ufrgs/steel-core/rtl/integer_file.v,/home/rafa/ufrgs/steel-core/rtl/globals.vh,imm_generator,,,../../../../../rtl,,,,,
/home/rafa/ufrgs/steel-core/rtl/integer_file.v,1588538441,verilog,,/home/rafa/ufrgs/steel-core/rtl/load_unit.v,/home/rafa/ufrgs/steel-core/rtl/globals.vh,integer_file,,,../../../../../rtl,,,,,
/home/rafa/ufrgs/steel-core/rtl/load_unit.v,1588534926,verilog,,/home/rafa/ufrgs/steel-core/rtl/machine_control.v,/home/rafa/ufrgs/steel-core/rtl/globals.vh,load_unit,,,../../../../../rtl,,,,,
/home/rafa/ufrgs/steel-core/rtl/machine_control.v,1588535660,verilog,,/home/rafa/ufrgs/steel-core/rtl/steel_top.v,/home/rafa/ufrgs/steel-core/rtl/globals.vh,machine_control,,,../../../../../rtl,,,,,
/home/rafa/ufrgs/steel-core/rtl/steel_top.v,1588534946,verilog,,/home/rafa/ufrgs/steel-core/rtl/bench/tb_steel_top.v,/home/rafa/ufrgs/steel-core/rtl/globals.vh,steel_top,,,../../../../../rtl,,,,,
/home/rafa/ufrgs/steel-core/vivado/steel-core.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
