

================================================================
== Vivado HLS Report for 'loop_imperfect'
================================================================
* Date:           Tue Oct 24 09:44:34 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        proj_loop_imperfect
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 5.328 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1         |        ?|        ?|         ?|          -|          -|     6|    no    |
        | + Loop 1.1      |        ?|        ?|       195|          -|          -|     ?|    no    |
        |  ++ Loop 1.1.1  |      192|      192|         3|          3|          1|    64|    yes   |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     186|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      98|    -|
|Register         |        -|      -|     203|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     203|     284|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      650|    600|  202800|  101400|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |i_fu_165_p2             |     +    |      0|  0|  15|           7|           1|
    |and_ln112_1_fu_216_p2   |    and   |      0|  0|   6|           1|           1|
    |and_ln112_2_fu_233_p2   |    and   |      0|  0|   6|           1|           1|
    |and_ln112_fu_200_p2     |    and   |      0|  0|   6|           6|           6|
    |icmp_ln102_fu_159_p2    |   icmp   |      0|  0|  11|           7|           8|
    |icmp_ln107_fu_184_p2    |   icmp   |      0|  0|  18|          30|          30|
    |icmp_ln112_1_fu_210_p2  |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln112_2_fu_222_p2  |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln112_3_fu_228_p2  |   icmp   |      0|  0|  11|           6|           1|
    |icmp_ln112_fu_205_p2    |   icmp   |      0|  0|  11|           6|           1|
    |icmp_ln96_fu_113_p2     |   icmp   |      0|  0|  18|          32|           7|
    |icmp_ln99_fu_133_p2     |   icmp   |      0|  0|  18|          31|           1|
    |l_fu_179_p2             |    xor   |      0|  0|  30|          30|          30|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 186|         221|         151|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |A_address0     |  15|          3|    6|         18|
    |A_address1     |  15|          3|    6|         18|
    |ap_NS_fsm      |  41|          8|    1|          8|
    |i_0_reg_102    |   9|          2|    7|         14|
    |j_0_in_reg_92  |   9|          2|   32|         64|
    |k_0_reg_80     |   9|          2|   31|         62|
    +---------------+----+-----------+-----+-----------+
    |Total          |  98|         20|   83|        184|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |A_addr_1_reg_284      |   6|   0|    6|          0|
    |A_addr_reg_279        |   6|   0|    6|          0|
    |Ai_reg_295            |  32|   0|   32|          0|
    |and_ln112_1_reg_300   |   1|   0|    1|          0|
    |and_ln112_2_reg_304   |   1|   0|    1|          0|
    |and_ln112_reg_289     |   5|   0|    6|          1|
    |ap_CS_fsm             |   7|   0|    7|          0|
    |i_0_reg_102           |   7|   0|    7|          0|
    |i_reg_270             |   7|   0|    7|          0|
    |icmp_ln102_reg_266    |   1|   0|    1|          0|
    |icmp_ln107_reg_275    |   1|   0|    1|          0|
    |j_0_in_reg_92         |  32|   0|   32|          0|
    |j_reg_251             |  31|   0|   32|          1|
    |k_0_reg_80            |  31|   0|   32|          1|
    |trunc_ln96_reg_242    |   5|   0|    6|          1|
    |trunc_ln99_1_reg_256  |  30|   0|   30|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 | 203|   0|  207|          4|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+----------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+------------+-----+-----+------------+----------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs | loop_imperfect | return value |
|ap_rst      |  in |    1| ap_ctrl_hs | loop_imperfect | return value |
|ap_start    |  in |    1| ap_ctrl_hs | loop_imperfect | return value |
|ap_done     | out |    1| ap_ctrl_hs | loop_imperfect | return value |
|ap_idle     | out |    1| ap_ctrl_hs | loop_imperfect | return value |
|ap_ready    | out |    1| ap_ctrl_hs | loop_imperfect | return value |
|A_address0  | out |    6|  ap_memory |        A       |     array    |
|A_ce0       | out |    1|  ap_memory |        A       |     array    |
|A_we0       | out |    1|  ap_memory |        A       |     array    |
|A_d0        | out |   32|  ap_memory |        A       |     array    |
|A_q0        |  in |   32|  ap_memory |        A       |     array    |
|A_address1  | out |    6|  ap_memory |        A       |     array    |
|A_ce1       | out |    1|  ap_memory |        A       |     array    |
|A_we1       | out |    1|  ap_memory |        A       |     array    |
|A_d1        | out |   32|  ap_memory |        A       |     array    |
|A_q1        |  in |   32|  ap_memory |        A       |     array    |
+------------+-----+-----+------------+----------------+--------------+

