# Quartus_Verilog_GuessNumber
The final demo project for NCKU Course 111-1_Experiment on digital system

#Something We Learned
1. 使用引入其他module時，若少傳入input，Compile會過，且其值為1
2. Variables with less bits can be assgined a number with more bits,(Overflow) Compile也會過

![image](https://github.com/kuanyi0226/Android_EasyNote_App/blob/main/%E9%A0%90%E8%A6%BD/%E9%A0%90%E8%A6%BD1.jpg)
