<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Wed Oct 21 00:00:01 2020" VIVADOVERSION="2018.3">

  <SYSTEMINFO ARCH="artix7" DEVICE="7a100t" NAME="design_1" PACKAGE="csg324" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="CLK100MHZ" SIGIS="undef" SIGNAME="External_Ports_CLK100MHZ">
      <CONNECTIONS>
        <CONNECTION INSTANCE="clock_gen_clk_wiz" PORT="clk_in1"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="UART_TXD_IN" SIGIS="undef" SIGNAME="External_Ports_UART_TXD_IN">
      <CONNECTIONS>
        <CONNECTION INSTANCE="programmer_uart" PORT="rx"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" NAME="UART_RXD_OUT" SIGIS="undef" SIGNAME="programmer_uart_tx">
      <CONNECTIONS>
        <CONNECTION INSTANCE="programmer_uart" PORT="tx"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="O" LEFT="15" NAME="outvalue" RIGHT="0" SIGIS="undef" SIGNAME="CPU_reg_file_outvalue">
      <CONNECTIONS>
        <CONNECTION INSTANCE="CPU_reg_file" PORT="outvalue"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="2" NAME="inr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_inr">
      <CONNECTIONS>
        <CONNECTION INSTANCE="CPU_reg_file" PORT="inr"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/CPU/ALU" HWVERSION="1.0" INSTANCE="CPU_ALU" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ALU" VLNV="xilinx.com:module_ref:ALU:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_ALU_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="inputA" RIGHT="0" SIGIS="undef" SIGNAME="CPU_reg_file_regA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_reg_file" PORT="regA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="inputB" RIGHT="0" SIGIS="undef" SIGNAME="CPU_alu_mux_c">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_alu_mux" PORT="c"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="outputC" RIGHT="0" SIGIS="undef" SIGNAME="CPU_ALU_outputC">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_reg_file_input_mux" PORT="in_alu"/>
            <CONNECTION INSTANCE="CPU_cmp_status_reg" PORT="cmp_status_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="op_add" SIGIS="undef" SIGNAME="CPU_ALU_CTRL_op_add">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_ALU_CTRL" PORT="op_add"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="op_sub" SIGIS="undef" SIGNAME="CPU_ALU_CTRL_op_sub">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_ALU_CTRL" PORT="op_sub"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="op_and" SIGIS="undef" SIGNAME="CPU_ALU_CTRL_op_and">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_ALU_CTRL" PORT="op_and"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="op_or" SIGIS="undef" SIGNAME="CPU_ALU_CTRL_op_or">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_ALU_CTRL" PORT="op_or"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="op_xor" SIGIS="undef" SIGNAME="CPU_ALU_CTRL_op_xor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_ALU_CTRL" PORT="op_xor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="op_nand" SIGIS="undef" SIGNAME="CPU_ALU_CTRL_op_nand">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_ALU_CTRL" PORT="op_nand"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="op_asr" SIGIS="undef" SIGNAME="CPU_ALU_CTRL_op_asr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_ALU_CTRL" PORT="op_asr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="op_asl" SIGIS="undef" SIGNAME="CPU_ALU_CTRL_op_asl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_ALU_CTRL" PORT="op_asl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="op_cmp" SIGIS="undef" SIGNAME="CPU_ALU_CTRL_op_cmp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_ALU_CTRL" PORT="op_cmp"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/CPU/ALU_CTRL" HWVERSION="1.0" INSTANCE="CPU_ALU_CTRL" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ALU_CTRL" VLNV="xilinx.com:module_ref:ALU_CTRL:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_ALU_CTRL_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="3" NAME="alu_op" RIGHT="0" SIGIS="undef" SIGNAME="CPU_CTRL_UNIT_alu_op">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_CTRL_UNIT" PORT="alu_op"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="op_add" SIGIS="undef" SIGNAME="CPU_ALU_CTRL_op_add">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_ALU" PORT="op_add"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="op_sub" SIGIS="undef" SIGNAME="CPU_ALU_CTRL_op_sub">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_ALU" PORT="op_sub"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="op_and" SIGIS="undef" SIGNAME="CPU_ALU_CTRL_op_and">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_ALU" PORT="op_and"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="op_or" SIGIS="undef" SIGNAME="CPU_ALU_CTRL_op_or">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_ALU" PORT="op_or"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="op_xor" SIGIS="undef" SIGNAME="CPU_ALU_CTRL_op_xor">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_ALU" PORT="op_xor"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="op_nand" SIGIS="undef" SIGNAME="CPU_ALU_CTRL_op_nand">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_ALU" PORT="op_nand"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="op_asr" SIGIS="undef" SIGNAME="CPU_ALU_CTRL_op_asr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_ALU" PORT="op_asr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="op_asl" SIGIS="undef" SIGNAME="CPU_ALU_CTRL_op_asl">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_ALU" PORT="op_asl"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="op_cmp" SIGIS="undef" SIGNAME="CPU_ALU_CTRL_op_cmp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_ALU" PORT="op_cmp"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/CPU/CTRL_UNIT" HWVERSION="1.0" INSTANCE="CPU_CTRL_UNIT" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="CTRL_UNIT" VLNV="xilinx.com:module_ref:CTRL_UNIT:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_CTRL_UNIT_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="instruction" RIGHT="0" SIGIS="undef" SIGNAME="memory_prog_mem_cur_ins">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_prog_mem" PORT="cur_ins"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="dest_addr" RIGHT="0" SIGIS="undef" SIGNAME="CPU_CTRL_UNIT_dest_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_reg_file" PORT="write_addrC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="regA_addr" RIGHT="0" SIGIS="undef" SIGNAME="CPU_CTRL_UNIT_regA_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_reg_file" PORT="read_addrA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="regB_addr" RIGHT="0" SIGIS="undef" SIGNAME="CPU_CTRL_UNIT_regB_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_reg_file" PORT="read_addrB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="alu_op" RIGHT="0" SIGIS="undef" SIGNAME="CPU_CTRL_UNIT_alu_op">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_ALU_CTRL" PORT="alu_op"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="reg_file_input_sel" RIGHT="0" SIGIS="undef" SIGNAME="CPU_CTRL_UNIT_reg_file_input_sel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_reg_file_input_mux" PORT="sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="reg_file_wr" SIGIS="undef" SIGNAME="CPU_CTRL_UNIT_reg_file_wr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_reg_file" PORT="wr_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pc_ld_en" SIGIS="undef" SIGNAME="CPU_CTRL_UNIT_pc_ld_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_PC" PORT="ld_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pc_en" SIGIS="undef" SIGNAME="CPU_CTRL_UNIT_pc_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_PC" PORT="en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data_mem_wr" SIGIS="undef" SIGNAME="CPU_CTRL_UNIT_data_mem_wr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_data_mem" PORT="wr_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="cmp_status_wr" SIGIS="undef" SIGNAME="CPU_CTRL_UNIT_cmp_status_wr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_cmp_status_reg" PORT="wr_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="ri_imm" RIGHT="0" SIGIS="undef" SIGNAME="CPU_CTRL_UNIT_ri_imm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_ri_imm_upper_concat" PORT="imm"/>
            <CONNECTION INSTANCE="CPU_ri_imm_ext" PORT="imm"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="10" NAME="imm" RIGHT="0" SIGIS="undef" SIGNAME="CPU_CTRL_UNIT_imm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_imm_ext" PORT="imm"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="alu_input_sel" SIGIS="undef" SIGNAME="CPU_CTRL_UNIT_alu_input_sel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_alu_mux" PORT="sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pc_load_sel" SIGIS="undef" SIGNAME="CPU_CTRL_UNIT_pc_load_sel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_pc_load_mux" PORT="sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="cmp_eq" SIGIS="undef" SIGNAME="CPU_cmp_status_reg_eq_sig">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_cmp_status_reg" PORT="eq_sig"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="cmp_ne" SIGIS="undef" SIGNAME="CPU_cmp_status_reg_ne_sig">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_cmp_status_reg" PORT="ne_sig"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="cmp_gt" SIGIS="undef" SIGNAME="CPU_cmp_status_reg_gt_sig">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_cmp_status_reg" PORT="gt_sig"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="cmp_lt" SIGIS="undef" SIGNAME="CPU_cmp_status_reg_lt_sig">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_cmp_status_reg" PORT="lt_sig"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="stack_ld" SIGIS="undef" SIGNAME="CPU_CTRL_UNIT_stack_ld">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_stack_ptr_reg" PORT="ld_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="dec_stack" SIGIS="undef" SIGNAME="CPU_CTRL_UNIT_dec_stack">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_stack_ptr_reg" PORT="dec"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="inc_stack" SIGIS="undef" SIGNAME="CPU_CTRL_UNIT_inc_stack">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_stack_ptr_reg" PORT="inc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="stack_wr" SIGIS="undef" SIGNAME="CPU_CTRL_UNIT_stack_wr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_data_mem" PORT="stack_wr_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ri_imm_format_sel" SIGIS="undef" SIGNAME="CPU_CTRL_UNIT_ri_imm_format_sel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_imm_mux" PORT="sel"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/CPU/PC" HWVERSION="1.0" INSTANCE="CPU_PC" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="prog_cnt_reg" VLNV="xilinx.com:module_ref:prog_cnt_reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_prog_cnt_reg_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clock_gen_and_gate_c">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_gen_and_gate" PORT="c"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="async_rst" SIGIS="rst" SIGNAME="programmer_sync_pc_rst_to_cpu_clk_sig_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="programmer_sync_pc_rst_to_cpu_clk" PORT="sig_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="ins_addr" RIGHT="0" SIGIS="undef" SIGNAME="CPU_PC_ins_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_prog_mem" PORT="ins_addr"/>
            <CONNECTION INSTANCE="CPU_adder_0" PORT="b"/>
            <CONNECTION INSTANCE="CPU_adder_1" PORT="a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ld_val" RIGHT="0" SIGIS="undef" SIGNAME="CPU_pc_load_mux_c">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_pc_load_mux" PORT="c"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ld_en" SIGIS="undef" SIGNAME="CPU_CTRL_UNIT_pc_ld_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_CTRL_UNIT" PORT="pc_ld_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="en" SIGIS="undef" SIGNAME="CPU_CTRL_UNIT_pc_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_CTRL_UNIT" PORT="pc_en"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/CPU/adder_0" HWVERSION="1.0" INSTANCE="CPU_adder_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="adder" VLNV="xilinx.com:module_ref:adder:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_adder_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="a" RIGHT="0" SIGIS="undef" SIGNAME="CPU_imm_ext_s_ext_imm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_imm_ext" PORT="s_ext_imm"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="b" RIGHT="0" SIGIS="undef" SIGNAME="CPU_PC_ins_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_PC" PORT="ins_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="c" RIGHT="0" SIGIS="undef" SIGNAME="CPU_adder_0_c">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_pc_load_mux" PORT="b"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/CPU/adder_1" HWVERSION="1.0" INSTANCE="CPU_adder_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="adder" VLNV="xilinx.com:module_ref:adder:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_adder_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="a" RIGHT="0" SIGIS="undef" SIGNAME="CPU_PC_ins_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_PC" PORT="ins_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="b" RIGHT="0" SIGIS="undef" SIGNAME="CPU_xlconstant_val_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_xlconstant_val_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="c" RIGHT="0" SIGIS="undef" SIGNAME="CPU_adder_1_c">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_reg_file_input_mux" PORT="next_ins_addr"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/CPU/alu_mux" HWVERSION="1.0" INSTANCE="CPU_alu_mux" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mux_2_to_1" VLNV="xilinx.com:module_ref:mux_2_to_1:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_mux_2_to_1_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="a" RIGHT="0" SIGIS="undef" SIGNAME="CPU_reg_file_regB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_reg_file" PORT="regB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="b" RIGHT="0" SIGIS="undef" SIGNAME="CPU_imm_mux_c">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_imm_mux" PORT="c"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sel" SIGIS="undef" SIGNAME="CPU_CTRL_UNIT_alu_input_sel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_CTRL_UNIT" PORT="alu_input_sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="c" RIGHT="0" SIGIS="undef" SIGNAME="CPU_alu_mux_c">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_ALU" PORT="inputB"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/CPU/cmp_status_reg" HWVERSION="1.0" INSTANCE="CPU_cmp_status_reg" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="cmp_status_reg" VLNV="xilinx.com:module_ref:cmp_status_reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_cmp_status_reg_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clock_gen_and_gate_c">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_gen_and_gate" PORT="c"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="cmp_status_in" RIGHT="0" SIGIS="undef" SIGNAME="CPU_ALU_outputC">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_ALU" PORT="outputC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wr_en" SIGIS="undef" SIGNAME="CPU_CTRL_UNIT_cmp_status_wr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_CTRL_UNIT" PORT="cmp_status_wr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="programmer_sync_pc_rst_to_cpu_clk_sig_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="programmer_sync_pc_rst_to_cpu_clk" PORT="sig_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="eq_sig" SIGIS="undef" SIGNAME="CPU_cmp_status_reg_eq_sig">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_CTRL_UNIT" PORT="cmp_eq"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ne_sig" SIGIS="undef" SIGNAME="CPU_cmp_status_reg_ne_sig">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_CTRL_UNIT" PORT="cmp_ne"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="gt_sig" SIGIS="undef" SIGNAME="CPU_cmp_status_reg_gt_sig">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_CTRL_UNIT" PORT="cmp_gt"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="lt_sig" SIGIS="undef" SIGNAME="CPU_cmp_status_reg_lt_sig">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_CTRL_UNIT" PORT="cmp_lt"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/CPU/imm_ext" HWVERSION="1.0" INSTANCE="CPU_imm_ext" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="imm_ext" VLNV="xilinx.com:module_ref:imm_ext:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_imm_ext_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="10" NAME="imm" RIGHT="0" SIGIS="undef" SIGNAME="CPU_CTRL_UNIT_imm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_CTRL_UNIT" PORT="imm"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="s_ext_imm" RIGHT="0" SIGIS="undef" SIGNAME="CPU_imm_ext_s_ext_imm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_adder_0" PORT="a"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/CPU/imm_mux" HWVERSION="1.0" INSTANCE="CPU_imm_mux" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mux_2_to_1" VLNV="xilinx.com:module_ref:mux_2_to_1:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_mux_2_to_1_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="a" RIGHT="0" SIGIS="undef" SIGNAME="CPU_ri_imm_upper_concat_upper_concat">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_ri_imm_upper_concat" PORT="upper_concat"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="b" RIGHT="0" SIGIS="undef" SIGNAME="CPU_ri_imm_ext_z_ext_imm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_ri_imm_ext" PORT="z_ext_imm"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sel" SIGIS="undef" SIGNAME="CPU_CTRL_UNIT_ri_imm_format_sel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_CTRL_UNIT" PORT="ri_imm_format_sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="c" RIGHT="0" SIGIS="undef" SIGNAME="CPU_imm_mux_c">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_alu_mux" PORT="b"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/CPU/pc_load_mux" HWVERSION="1.0" INSTANCE="CPU_pc_load_mux" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="mux_2_to_1" VLNV="xilinx.com:module_ref:mux_2_to_1:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_mux_2_to_1_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="a" RIGHT="0" SIGIS="undef" SIGNAME="CPU_reg_file_regA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_reg_file" PORT="regA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="b" RIGHT="0" SIGIS="undef" SIGNAME="CPU_adder_0_c">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_adder_0" PORT="c"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sel" SIGIS="undef" SIGNAME="CPU_CTRL_UNIT_pc_load_sel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_CTRL_UNIT" PORT="pc_load_sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="c" RIGHT="0" SIGIS="undef" SIGNAME="CPU_pc_load_mux_c">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_PC" PORT="ld_val"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/CPU/reg_file" HWVERSION="1.0" INSTANCE="CPU_reg_file" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="reg_file" VLNV="xilinx.com:module_ref:reg_file:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_reg_file_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clock_gen_and_gate_c">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_gen_and_gate" PORT="c"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="read_addrA" RIGHT="0" SIGIS="undef" SIGNAME="CPU_CTRL_UNIT_regA_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_CTRL_UNIT" PORT="regA_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="read_addrB" RIGHT="0" SIGIS="undef" SIGNAME="CPU_CTRL_UNIT_regB_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_CTRL_UNIT" PORT="regB_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="write_addrC" RIGHT="0" SIGIS="undef" SIGNAME="CPU_CTRL_UNIT_dest_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_CTRL_UNIT" PORT="dest_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="inr" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_inr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="inr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="regA" RIGHT="0" SIGIS="undef" SIGNAME="CPU_reg_file_regA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_data_mem" PORT="rd_addr"/>
            <CONNECTION INSTANCE="memory_data_mem" PORT="data_in"/>
            <CONNECTION INSTANCE="CPU_ALU" PORT="inputA"/>
            <CONNECTION INSTANCE="CPU_stack_ptr_reg" PORT="ld_val"/>
            <CONNECTION INSTANCE="CPU_pc_load_mux" PORT="a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="regB" RIGHT="0" SIGIS="undef" SIGNAME="CPU_reg_file_regB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_data_mem" PORT="wr_addr"/>
            <CONNECTION INSTANCE="CPU_alu_mux" PORT="a"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="regC" RIGHT="0" SIGIS="undef" SIGNAME="CPU_reg_file_input_mux_output_reg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_reg_file_input_mux" PORT="output_reg"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="outvalue" RIGHT="0" SIGIS="undef" SIGNAME="CPU_reg_file_outvalue">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="outvalue"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wr_en" SIGIS="undef" SIGNAME="CPU_CTRL_UNIT_reg_file_wr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_CTRL_UNIT" PORT="reg_file_wr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="programmer_sync_pc_rst_to_cpu_clk_sig_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="programmer_sync_pc_rst_to_cpu_clk" PORT="sig_out"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/CPU/reg_file_input_mux" HWVERSION="1.0" INSTANCE="CPU_reg_file_input_mux" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="reg_file_input_mux" VLNV="xilinx.com:module_ref:reg_file_input_mux:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_reg_file_input_mux_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="15" NAME="output_reg" RIGHT="0" SIGIS="undef" SIGNAME="CPU_reg_file_input_mux_output_reg">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_reg_file" PORT="regC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="in_alu" RIGHT="0" SIGIS="undef" SIGNAME="CPU_ALU_outputC">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_ALU" PORT="outputC"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="data_mem" RIGHT="0" SIGIS="undef" SIGNAME="memory_data_mem_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_data_mem" PORT="data_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="next_ins_addr" RIGHT="0" SIGIS="undef" SIGNAME="CPU_adder_1_c">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_adder_1" PORT="c"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="from_stack" RIGHT="0" SIGIS="undef" SIGNAME="memory_data_mem_stack_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_data_mem" PORT="stack_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="sel" RIGHT="0" SIGIS="undef" SIGNAME="CPU_CTRL_UNIT_reg_file_input_sel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_CTRL_UNIT" PORT="reg_file_input_sel"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/CPU/ri_imm_ext" HWVERSION="1.0" INSTANCE="CPU_ri_imm_ext" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ri_imm_ext" VLNV="xilinx.com:module_ref:ri_imm_ext:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_ri_imm_ext_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="5" NAME="imm" RIGHT="0" SIGIS="undef" SIGNAME="CPU_CTRL_UNIT_ri_imm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_CTRL_UNIT" PORT="ri_imm"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="z_ext_imm" RIGHT="0" SIGIS="undef" SIGNAME="CPU_ri_imm_ext_z_ext_imm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_imm_mux" PORT="b"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/CPU/ri_imm_upper_concat" HWVERSION="1.0" INSTANCE="CPU_ri_imm_upper_concat" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="ri_imm_upper_concat" VLNV="xilinx.com:module_ref:ri_imm_upper_concat:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_ri_imm_upper_concat_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="5" NAME="imm" RIGHT="0" SIGIS="undef" SIGNAME="CPU_CTRL_UNIT_ri_imm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_CTRL_UNIT" PORT="ri_imm"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="upper_concat" RIGHT="0" SIGIS="undef" SIGNAME="CPU_ri_imm_upper_concat_upper_concat">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_imm_mux" PORT="a"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/CPU/stack_ptr_reg" HWVERSION="1.0" INSTANCE="CPU_stack_ptr_reg" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="stack_ptr_reg" VLNV="xilinx.com:module_ref:stack_ptr_reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_stack_ptr_reg_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clock_gen_and_gate_c">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_gen_and_gate" PORT="c"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ld_val" RIGHT="0" SIGIS="undef" SIGNAME="CPU_reg_file_regA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_reg_file" PORT="regA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ld_en" SIGIS="undef" SIGNAME="CPU_CTRL_UNIT_stack_ld">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_CTRL_UNIT" PORT="stack_ld"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dec" SIGIS="undef" SIGNAME="CPU_CTRL_UNIT_dec_stack">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_CTRL_UNIT" PORT="dec_stack"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="inc" SIGIS="undef" SIGNAME="CPU_CTRL_UNIT_inc_stack">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_CTRL_UNIT" PORT="inc_stack"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="stack_ptr" RIGHT="0" SIGIS="undef" SIGNAME="CPU_stack_ptr_reg_stack_ptr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_data_mem" PORT="stack_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" SIGIS="rst" SIGNAME="programmer_sync_pc_rst_to_cpu_clk_sig_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="programmer_sync_pc_rst_to_cpu_clk" PORT="sig_out"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="5" FULLNAME="/CPU/xlconstant_val_1" HWVERSION="1.1" INSTANCE="CPU_xlconstant_val_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_WIDTH" VALUE="16"/>
        <PARAMETER NAME="CONST_VAL" VALUE="0x0001"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xlconstant_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="15" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="CPU_xlconstant_val_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_adder_1" PORT="b"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/clock_gen/and_gate" HWVERSION="1.0" INSTANCE="clock_gen_and_gate" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="and_gate" VLNV="xilinx.com:module_ref:and_gate:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_and_gate_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="a" SIGIS="undef" SIGNAME="clock_gen_sync_extern_sig_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_gen_sync_extern" PORT="sig_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="b" SIGIS="undef" SIGNAME="clock_gen_clk_wiz_CPU_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_gen_clk_wiz" PORT="CPU_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c" SIGIS="undef" SIGNAME="clock_gen_and_gate_c">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_PC" PORT="clk"/>
            <CONNECTION INSTANCE="CPU_reg_file" PORT="clk"/>
            <CONNECTION INSTANCE="CPU_stack_ptr_reg" PORT="clk"/>
            <CONNECTION INSTANCE="CPU_cmp_status_reg" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/clock_gen/clk_wiz" HWVERSION="6.0" INSTANCE="clock_gen_clk_wiz" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="clk_wiz" VLNV="xilinx.com:ip:clk_wiz:6.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clk_wiz;v=v6_0;d=pg065-clk-wiz.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_CLKOUT2_USED" VALUE="1"/>
        <PARAMETER NAME="C_USER_CLK_FREQ0" VALUE="100.0"/>
        <PARAMETER NAME="C_AUTO_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="C_USER_CLK_FREQ1" VALUE="100.0"/>
        <PARAMETER NAME="C_USER_CLK_FREQ2" VALUE="100.0"/>
        <PARAMETER NAME="C_USER_CLK_FREQ3" VALUE="100.0"/>
        <PARAMETER NAME="C_ENABLE_CLOCK_MONITOR" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK0" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK1" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK2" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK3" VALUE="0"/>
        <PARAMETER NAME="C_Enable_PLL0" VALUE="0"/>
        <PARAMETER NAME="C_Enable_PLL1" VALUE="0"/>
        <PARAMETER NAME="C_REF_CLK_FREQ" VALUE="100.0"/>
        <PARAMETER NAME="C_PRECISION" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT3_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT4_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT5_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT6_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT7_USED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT1_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT2_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT3_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT4_BAR" VALUE="0"/>
        <PARAMETER NAME="c_component_name" VALUE="design_1_clk_wiz_0_0"/>
        <PARAMETER NAME="C_PLATFORM" VALUE="UNKNOWN"/>
        <PARAMETER NAME="C_USE_FREQ_SYNTH" VALUE="1"/>
        <PARAMETER NAME="C_USE_PHASE_ALIGNMENT" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_SECONDARY_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_JITTER_SEL" VALUE="No_Jitter"/>
        <PARAMETER NAME="C_USE_MIN_POWER" VALUE="0"/>
        <PARAMETER NAME="C_USE_MIN_O_JITTER" VALUE="0"/>
        <PARAMETER NAME="C_USE_MAX_I_JITTER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_PHASE_SHIFT" VALUE="0"/>
        <PARAMETER NAME="C_USE_INCLK_SWITCHOVER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_RECONFIG" VALUE="0"/>
        <PARAMETER NAME="C_USE_SPREAD_SPECTRUM" VALUE="0"/>
        <PARAMETER NAME="C_USE_FAST_SIMULATION" VALUE="0"/>
        <PARAMETER NAME="C_PRIMTYPE_SEL" VALUE="AUTO"/>
        <PARAMETER NAME="C_USE_CLK_VALID" VALUE="0"/>
        <PARAMETER NAME="C_PRIM_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_PRIM_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_IN_FREQ_UNITS" VALUE="Units_MHz"/>
        <PARAMETER NAME="C_SECONDARY_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_SECONDARY_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="C_PRIM_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="C_PHASESHIFT_MODE" VALUE="WAVEFORM"/>
        <PARAMETER NAME="C_SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="C_CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="C_USE_RESET" VALUE="0"/>
        <PARAMETER NAME="C_RESET_LOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_LOCKED" VALUE="0"/>
        <PARAMETER NAME="C_USE_INCLK_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKFB_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_POWER_DOWN" VALUE="0"/>
        <PARAMETER NAME="C_USE_STATUS" VALUE="0"/>
        <PARAMETER NAME="C_USE_FREEZE" VALUE="0"/>
        <PARAMETER NAME="C_NUM_OUT_CLKS" VALUE="2"/>
        <PARAMETER NAME="C_CLKOUT1_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT2_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT3_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT4_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT5_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT6_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT7_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW0" VALUE="Input Clock   Freq (MHz)    Input Jitter (UI)"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW1" VALUE="__primary_________100.000____________0.010"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW2" VALUE="no_secondary_input_clock"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0A" VALUE="Output     Output      Phase    Duty Cycle   Pk-to-Pk     Phase"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0B" VALUE="Clock     Freq (MHz)  (degrees)    (%)     Jitter (ps)  Error (ps)"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW1" VALUE="_CPU_CLK____10.000______0.000______50.0______219.371____105.461"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW2" VALUE="CLK100Mhz___100.000______0.000______50.0______137.681____105.461"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW3" VALUE="no_CLK_OUT3_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW4" VALUE="no_CLK_OUT4_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW5" VALUE="no_CLK_OUT5_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW6" VALUE="no_CLK_OUT6_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW7" VALUE="no_CLK_OUT7_output"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_OUT_FREQ" VALUE="10"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT1_OUT_FREQ" VALUE="10.000"/>
        <PARAMETER NAME="C_CLKOUT2_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT3_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT7_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_DUTY_CYCLE" VALUE="50.0"/>
        <PARAMETER NAME="C_CLKOUT2_DUTY_CYCLE" VALUE="50.0"/>
        <PARAMETER NAME="C_CLKOUT3_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT4_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT5_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT6_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT7_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_USE_SAFE_CLOCK_STARTUP" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLOCK_SEQUENCING" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_NOTES" VALUE="None"/>
        <PARAMETER NAME="C_MMCM_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_MULT_F" VALUE="9.000"/>
        <PARAMETER NAME="C_MMCM_CLKIN1_PERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_MMCM_CLKIN2_PERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_CASCADE" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLOCK_HOLD" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_COMPENSATION" VALUE="ZHOLD"/>
        <PARAMETER NAME="C_MMCM_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="C_MMCM_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="C_MMCM_STARTUP_WAIT" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_DIVIDE_F" VALUE="90.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_DIVIDE" VALUE="9"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_PLL_NOTES" VALUE="No notes"/>
        <PARAMETER NAME="C_PLL_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="C_PLL_CLK_FEEDBACK" VALUE="CLKFBOUT"/>
        <PARAMETER NAME="C_PLL_CLKFBOUT_MULT" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKIN_PERIOD" VALUE="1.000"/>
        <PARAMETER NAME="C_PLL_COMPENSATION" VALUE="SYSTEM_SYNCHRONOUS"/>
        <PARAMETER NAME="C_PLL_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_REF_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLOCK_MGR_TYPE" VALUE="NA"/>
        <PARAMETER NAME="C_OVERRIDE_MMCM" VALUE="0"/>
        <PARAMETER NAME="C_OVERRIDE_PLL" VALUE="0"/>
        <PARAMETER NAME="C_PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="C_SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="C_CLK_OUT1_PORT" VALUE="CPU_CLK"/>
        <PARAMETER NAME="C_CLK_OUT2_PORT" VALUE="CLK100Mhz"/>
        <PARAMETER NAME="C_CLK_OUT3_PORT" VALUE="clk_out3"/>
        <PARAMETER NAME="C_CLK_OUT4_PORT" VALUE="clk_out4"/>
        <PARAMETER NAME="C_CLK_OUT5_PORT" VALUE="clk_out5"/>
        <PARAMETER NAME="C_CLK_OUT6_PORT" VALUE="clk_out6"/>
        <PARAMETER NAME="C_CLK_OUT7_PORT" VALUE="clk_out7"/>
        <PARAMETER NAME="C_RESET_PORT" VALUE="reset"/>
        <PARAMETER NAME="C_LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="C_CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="C_CLKFB_IN_P_PORT" VALUE="clkfb_in_p"/>
        <PARAMETER NAME="C_CLKFB_IN_N_PORT" VALUE="clkfb_in_n"/>
        <PARAMETER NAME="C_CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="C_CLKFB_OUT_P_PORT" VALUE="clkfb_out_p"/>
        <PARAMETER NAME="C_CLKFB_OUT_N_PORT" VALUE="clkfb_out_n"/>
        <PARAMETER NAME="C_POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="C_DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="C_DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="C_DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="C_DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="C_DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="C_DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="C_DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="C_PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="C_PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="C_PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="C_PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="C_CLK_VALID_PORT" VALUE="CLK_VALID"/>
        <PARAMETER NAME="C_STATUS_PORT" VALUE="STATUS"/>
        <PARAMETER NAME="C_CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="C_INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="C_CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="C_CLKIN1_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="C_CLKIN2_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="C_PRIMITIVE" VALUE="PLL"/>
        <PARAMETER NAME="C_SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="C_SS_MOD_PERIOD" VALUE="4000"/>
        <PARAMETER NAME="C_SS_MOD_TIME" VALUE="0.004"/>
        <PARAMETER NAME="C_HAS_CDDC" VALUE="0"/>
        <PARAMETER NAME="C_CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="C_CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="C_CLKOUTPHY_MODE" VALUE="VCO"/>
        <PARAMETER NAME="C_ENABLE_CLKOUTPHY" VALUE="0"/>
        <PARAMETER NAME="C_INTERFACE_SELECTION" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="11"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_POWER_REG" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT0_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT0_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT1_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT1_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT2_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT2_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT3_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT3_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT4_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT4_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT5_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT5_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT6_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT6_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKFBOUT_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKFBOUT_2" VALUE="0000"/>
        <PARAMETER NAME="C_DIVCLK" VALUE="0000"/>
        <PARAMETER NAME="C_LOCK_1" VALUE="0000"/>
        <PARAMETER NAME="C_LOCK_2" VALUE="0000"/>
        <PARAMETER NAME="C_LOCK_3" VALUE="0000"/>
        <PARAMETER NAME="C_FILTER_1" VALUE="0000"/>
        <PARAMETER NAME="C_FILTER_2" VALUE="0000"/>
        <PARAMETER NAME="C_DIVIDE1_AUTO" VALUE="1"/>
        <PARAMETER NAME="C_DIVIDE2_AUTO" VALUE="0.1"/>
        <PARAMETER NAME="C_DIVIDE3_AUTO" VALUE="0.1"/>
        <PARAMETER NAME="C_DIVIDE4_AUTO" VALUE="0.1"/>
        <PARAMETER NAME="C_DIVIDE5_AUTO" VALUE="0.1"/>
        <PARAMETER NAME="C_DIVIDE6_AUTO" VALUE="0.1"/>
        <PARAMETER NAME="C_DIVIDE7_AUTO" VALUE="0.1"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV1" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV2" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV3" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV4" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV1" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV2" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV3" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV4" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV5" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV6" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV7" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT1_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT2_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT3_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT4_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT5_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT6_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT7_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT0_ACTUAL_FREQ" VALUE="10.000"/>
        <PARAMETER NAME="C_CLKOUT1_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT2_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT3_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_clk_wiz_0_0"/>
        <PARAMETER NAME="USER_CLK_FREQ0" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ1" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ2" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ3" VALUE="100.0"/>
        <PARAMETER NAME="ENABLE_CLOCK_MONITOR" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK0" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK1" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK2" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK3" VALUE="false"/>
        <PARAMETER NAME="Enable_PLL0" VALUE="false"/>
        <PARAMETER NAME="Enable_PLL1" VALUE="false"/>
        <PARAMETER NAME="REF_CLK_FREQ" VALUE="100.0"/>
        <PARAMETER NAME="PRECISION" VALUE="1"/>
        <PARAMETER NAME="PRIMITIVE" VALUE="PLL"/>
        <PARAMETER NAME="PRIMTYPE_SEL" VALUE="mmcm_adv"/>
        <PARAMETER NAME="CLOCK_MGR_TYPE" VALUE="auto"/>
        <PARAMETER NAME="USE_FREQ_SYNTH" VALUE="true"/>
        <PARAMETER NAME="USE_SPREAD_SPECTRUM" VALUE="false"/>
        <PARAMETER NAME="USE_PHASE_ALIGNMENT" VALUE="true"/>
        <PARAMETER NAME="USE_MIN_POWER" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_PHASE_SHIFT" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_RECONFIG" VALUE="false"/>
        <PARAMETER NAME="JITTER_SEL" VALUE="No_Jitter"/>
        <PARAMETER NAME="PRIM_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="PRIM_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="IN_FREQ_UNITS" VALUE="Units_MHz"/>
        <PARAMETER NAME="PHASESHIFT_MODE" VALUE="WAVEFORM"/>
        <PARAMETER NAME="IN_JITTER_UNITS" VALUE="Units_UI"/>
        <PARAMETER NAME="RELATIVE_INCLK" VALUE="REL_PRIMARY"/>
        <PARAMETER NAME="USE_INCLK_SWITCHOVER" VALUE="false"/>
        <PARAMETER NAME="SECONDARY_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="SECONDARY_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="JITTER_OPTIONS" VALUE="UI"/>
        <PARAMETER NAME="CLKIN1_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN2_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="PRIM_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="SECONDARY_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN1_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="CLKIN2_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="CLKOUT1_USED" VALUE="true"/>
        <PARAMETER NAME="CLKOUT2_USED" VALUE="true"/>
        <PARAMETER NAME="CLKOUT3_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT4_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT5_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT6_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT7_USED" VALUE="false"/>
        <PARAMETER NAME="NUM_OUT_CLKS" VALUE="2"/>
        <PARAMETER NAME="CLK_OUT1_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT2_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT3_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT4_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT5_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT6_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT7_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="CLK_OUT1_PORT" VALUE="CPU_CLK"/>
        <PARAMETER NAME="CLK_OUT2_PORT" VALUE="CLK100Mhz"/>
        <PARAMETER NAME="CLK_OUT3_PORT" VALUE="clk_out3"/>
        <PARAMETER NAME="CLK_OUT4_PORT" VALUE="clk_out4"/>
        <PARAMETER NAME="CLK_OUT5_PORT" VALUE="clk_out5"/>
        <PARAMETER NAME="CLK_OUT6_PORT" VALUE="clk_out6"/>
        <PARAMETER NAME="CLK_OUT7_PORT" VALUE="clk_out7"/>
        <PARAMETER NAME="DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_OUT_FREQ" VALUE="10"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="USE_MAX_I_JITTER" VALUE="false"/>
        <PARAMETER NAME="USE_MIN_O_JITTER" VALUE="false"/>
        <PARAMETER NAME="CLKOUT1_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT2_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT3_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT4_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT5_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT6_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT7_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="PRIM_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="CLKOUT1_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT2_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT3_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT4_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT5_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT6_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT7_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="CLKFB_IN_P_PORT" VALUE="clkfb_in_p"/>
        <PARAMETER NAME="CLKFB_IN_N_PORT" VALUE="clkfb_in_n"/>
        <PARAMETER NAME="CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="CLKFB_OUT_P_PORT" VALUE="clkfb_out_p"/>
        <PARAMETER NAME="CLKFB_OUT_N_PORT" VALUE="clkfb_out_n"/>
        <PARAMETER NAME="PLATFORM" VALUE="UNKNOWN"/>
        <PARAMETER NAME="SUMMARY_STRINGS" VALUE="empty"/>
        <PARAMETER NAME="USE_LOCKED" VALUE="false"/>
        <PARAMETER NAME="CALC_DONE" VALUE="empty"/>
        <PARAMETER NAME="USE_RESET" VALUE="false"/>
        <PARAMETER NAME="USE_POWER_DOWN" VALUE="false"/>
        <PARAMETER NAME="USE_STATUS" VALUE="false"/>
        <PARAMETER NAME="USE_FREEZE" VALUE="false"/>
        <PARAMETER NAME="USE_CLK_VALID" VALUE="false"/>
        <PARAMETER NAME="USE_INCLK_STOPPED" VALUE="false"/>
        <PARAMETER NAME="USE_CLKFB_STOPPED" VALUE="false"/>
        <PARAMETER NAME="RESET_PORT" VALUE="reset"/>
        <PARAMETER NAME="LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="CLK_VALID_PORT" VALUE="CLK_VALID"/>
        <PARAMETER NAME="STATUS_PORT" VALUE="STATUS"/>
        <PARAMETER NAME="CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="SS_MOD_FREQ" VALUE="250"/>
        <PARAMETER NAME="SS_MOD_TIME" VALUE="0.004"/>
        <PARAMETER NAME="OVERRIDE_MMCM" VALUE="false"/>
        <PARAMETER NAME="MMCM_NOTES" VALUE="None"/>
        <PARAMETER NAME="MMCM_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_MULT_F" VALUE="9"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKIN1_PERIOD" VALUE="10.000"/>
        <PARAMETER NAME="MMCM_CLKIN2_PERIOD" VALUE="10.000"/>
        <PARAMETER NAME="MMCM_CLKOUT4_CASCADE" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLOCK_HOLD" VALUE="false"/>
        <PARAMETER NAME="MMCM_COMPENSATION" VALUE="ZHOLD"/>
        <PARAMETER NAME="MMCM_REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="MMCM_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="MMCM_STARTUP_WAIT" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT0_DIVIDE_F" VALUE="90"/>
        <PARAMETER NAME="MMCM_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT0_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT1_DIVIDE" VALUE="9"/>
        <PARAMETER NAME="MMCM_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT1_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT2_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT3_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT4_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT5_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT6_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT6_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="OVERRIDE_PLL" VALUE="false"/>
        <PARAMETER NAME="PLL_NOTES" VALUE="None"/>
        <PARAMETER NAME="PLL_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="PLL_CLKFBOUT_MULT" VALUE="4"/>
        <PARAMETER NAME="PLL_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLK_FEEDBACK" VALUE="CLKFBOUT"/>
        <PARAMETER NAME="PLL_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKIN_PERIOD" VALUE="10.000"/>
        <PARAMETER NAME="PLL_COMPENSATION" VALUE="SYSTEM_SYNCHRONOUS"/>
        <PARAMETER NAME="PLL_REF_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="PLL_CLKOUT0_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="RESET_TYPE" VALUE="ACTIVE_HIGH"/>
        <PARAMETER NAME="USE_SAFE_CLOCK_STARTUP" VALUE="false"/>
        <PARAMETER NAME="USE_CLOCK_SEQUENCING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="CLK_IN1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="DIFF_CLK_IN1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="DIFF_CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="AUTO_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="ENABLE_CDDC" VALUE="false"/>
        <PARAMETER NAME="CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="ENABLE_CLKOUTPHY" VALUE="false"/>
        <PARAMETER NAME="CLKOUTPHY_REQUESTED_FREQ" VALUE="600.000"/>
        <PARAMETER NAME="CLKOUT1_JITTER" VALUE="219.371"/>
        <PARAMETER NAME="CLKOUT1_PHASE_ERROR" VALUE="105.461"/>
        <PARAMETER NAME="CLKOUT2_JITTER" VALUE="137.681"/>
        <PARAMETER NAME="CLKOUT2_PHASE_ERROR" VALUE="105.461"/>
        <PARAMETER NAME="CLKOUT3_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT3_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT4_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT4_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT5_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT5_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT6_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT6_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT7_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT7_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="INPUT_MODE" VALUE="frequency"/>
        <PARAMETER NAME="INTERFACE_SELECTION" VALUE="Enable_AXI"/>
        <PARAMETER NAME="AXI_DRP" VALUE="false"/>
        <PARAMETER NAME="PHASE_DUTY_CONFIG" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk_in1" SIGIS="clk" SIGNAME="External_Ports_CLK100MHZ">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="CLK100MHZ"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="10000000" DIR="O" NAME="CPU_CLK" SIGIS="clk" SIGNAME="clock_gen_clk_wiz_CPU_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_gen_and_gate" PORT="b"/>
            <CONNECTION INSTANCE="clock_gen_sync_extern" PORT="clk"/>
            <CONNECTION INSTANCE="memory_prog_mem" PORT="clk"/>
            <CONNECTION INSTANCE="memory_data_mem" PORT="clk"/>
            <CONNECTION INSTANCE="programmer_sync_prog_mode_to_CPU_clk" PORT="clk"/>
            <CONNECTION INSTANCE="programmer_sync_data_mem_wr_to_cpu_clk" PORT="clk"/>
            <CONNECTION INSTANCE="programmer_sync_prog_mem_wr_to_cpu_clk" PORT="clk"/>
            <CONNECTION INSTANCE="programmer_sync_addr_to_CPU_clk" PORT="clk"/>
            <CONNECTION INSTANCE="programmer_sync_data_to_cpu_clk" PORT="clk"/>
            <CONNECTION INSTANCE="programmer_sync_pc_rst_to_cpu_clk" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="CLK100Mhz" SIGIS="clk" SIGNAME="clock_gen_clk_wiz_CLK100Mhz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="programmer_uart" PORT="clk"/>
            <CONNECTION INSTANCE="programmer_uart_programmer" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/clock_gen/sync_extern" HWVERSION="1.0" INSTANCE="clock_gen_sync_extern" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="sync_extern" VLNV="xilinx.com:module_ref:sync_extern:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_sync_extern_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="10000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clock_gen_clk_wiz_CPU_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_gen_clk_wiz" PORT="CPU_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sig_in" SIGIS="undef" SIGNAME="programmer_uart_programmer_cpu_clk_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="programmer_uart_programmer" PORT="cpu_clk_en"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sig_out" SIGIS="undef" SIGNAME="clock_gen_sync_extern_sig_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_gen_and_gate" PORT="a"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/memory/data_mem" HWVERSION="1.0" INSTANCE="memory_data_mem" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="data_mem" VLNV="xilinx.com:module_ref:data_mem:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_data_mem_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="10000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clock_gen_clk_wiz_CPU_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_gen_clk_wiz" PORT="CPU_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="rd_addr" RIGHT="0" SIGIS="undef" SIGNAME="CPU_reg_file_regA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_reg_file" PORT="regA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="wr_addr" RIGHT="0" SIGIS="undef" SIGNAME="CPU_reg_file_regB">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_reg_file" PORT="regB"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="data_in" RIGHT="0" SIGIS="undef" SIGNAME="CPU_reg_file_regA">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_reg_file" PORT="regA"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="stack_addr" RIGHT="0" SIGIS="undef" SIGNAME="CPU_stack_ptr_reg_stack_ptr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_stack_ptr_reg" PORT="stack_ptr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="prog_addr" RIGHT="0" SIGIS="undef" SIGNAME="programmer_sync_addr_to_CPU_clk_stable_word">
          <CONNECTIONS>
            <CONNECTION INSTANCE="programmer_sync_addr_to_CPU_clk" PORT="stable_word"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="prog_data" RIGHT="0" SIGIS="undef" SIGNAME="programmer_sync_data_to_cpu_clk_stable_word">
          <CONNECTIONS>
            <CONNECTION INSTANCE="programmer_sync_data_to_cpu_clk" PORT="stable_word"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="stack_wr_en" SIGIS="undef" SIGNAME="CPU_CTRL_UNIT_stack_wr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_CTRL_UNIT" PORT="stack_wr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="wr_en" SIGIS="undef" SIGNAME="CPU_CTRL_UNIT_data_mem_wr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_CTRL_UNIT" PORT="data_mem_wr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="prog_wr" SIGIS="undef" SIGNAME="programmer_sync_data_mem_wr_to_cpu_clk_sig_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="programmer_sync_data_mem_wr_to_cpu_clk" PORT="sig_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="prog_mode" SIGIS="undef" SIGNAME="programmer_sync_prog_mode_to_CPU_clk_sig_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="programmer_sync_prog_mode_to_CPU_clk" PORT="sig_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="data_out" RIGHT="0" SIGIS="undef" SIGNAME="memory_data_mem_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_reg_file_input_mux" PORT="data_mem"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="stack_out" RIGHT="0" SIGIS="undef" SIGNAME="memory_data_mem_stack_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_reg_file_input_mux" PORT="from_stack"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/memory/prog_mem" HWVERSION="1.0" INSTANCE="memory_prog_mem" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="prog_mem" VLNV="xilinx.com:module_ref:prog_mem:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_prog_mem_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="10000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clock_gen_clk_wiz_CPU_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_gen_clk_wiz" PORT="CPU_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="ins_addr" RIGHT="0" SIGIS="undef" SIGNAME="CPU_PC_ins_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_PC" PORT="ins_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="prog_data" RIGHT="0" SIGIS="undef" SIGNAME="programmer_sync_data_to_cpu_clk_stable_word">
          <CONNECTIONS>
            <CONNECTION INSTANCE="programmer_sync_data_to_cpu_clk" PORT="stable_word"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="prog_addr" RIGHT="0" SIGIS="undef" SIGNAME="programmer_sync_addr_to_CPU_clk_stable_word">
          <CONNECTIONS>
            <CONNECTION INSTANCE="programmer_sync_addr_to_CPU_clk" PORT="stable_word"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="prog_wr" SIGIS="undef" SIGNAME="programmer_sync_prog_mem_wr_to_cpu_clk_sig_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="programmer_sync_prog_mem_wr_to_cpu_clk" PORT="sig_out"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="cur_ins" RIGHT="0" SIGIS="undef" SIGNAME="memory_prog_mem_cur_ins">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_CTRL_UNIT" PORT="instruction"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/programmer/sync_addr_to_CPU_clk" HWVERSION="1.0" INSTANCE="programmer_sync_addr_to_CPU_clk" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="sync_word" VLNV="xilinx.com:module_ref:sync_word:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_sync_word_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="10000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clock_gen_clk_wiz_CPU_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_gen_clk_wiz" PORT="CPU_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="word" RIGHT="0" SIGIS="undef" SIGNAME="programmer_uart_programmer_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="programmer_uart_programmer" PORT="addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="stable_word" RIGHT="0" SIGIS="undef" SIGNAME="programmer_sync_addr_to_CPU_clk_stable_word">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_prog_mem" PORT="prog_addr"/>
            <CONNECTION INSTANCE="memory_data_mem" PORT="prog_addr"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/programmer/sync_data_mem_wr_to_cpu_clk" HWVERSION="1.0" INSTANCE="programmer_sync_data_mem_wr_to_cpu_clk" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="sync_extern" VLNV="xilinx.com:module_ref:sync_extern:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_sync_extern_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="10000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clock_gen_clk_wiz_CPU_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_gen_clk_wiz" PORT="CPU_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sig_in" SIGIS="undef" SIGNAME="programmer_uart_programmer_data_mem_wr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="programmer_uart_programmer" PORT="data_mem_wr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sig_out" SIGIS="undef" SIGNAME="programmer_sync_data_mem_wr_to_cpu_clk_sig_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_data_mem" PORT="prog_wr"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/programmer/sync_data_to_cpu_clk" HWVERSION="1.0" INSTANCE="programmer_sync_data_to_cpu_clk" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="sync_word" VLNV="xilinx.com:module_ref:sync_word:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_sync_word_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="10000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clock_gen_clk_wiz_CPU_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_gen_clk_wiz" PORT="CPU_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="word" RIGHT="0" SIGIS="undef" SIGNAME="programmer_uart_programmer_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="programmer_uart_programmer" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="stable_word" RIGHT="0" SIGIS="undef" SIGNAME="programmer_sync_data_to_cpu_clk_stable_word">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_prog_mem" PORT="prog_data"/>
            <CONNECTION INSTANCE="memory_data_mem" PORT="prog_data"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/programmer/sync_pc_rst_to_cpu_clk" HWVERSION="1.0" INSTANCE="programmer_sync_pc_rst_to_cpu_clk" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="sync_extern" VLNV="xilinx.com:module_ref:sync_extern:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_sync_extern_0_3"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="10000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clock_gen_clk_wiz_CPU_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_gen_clk_wiz" PORT="CPU_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sig_in" SIGIS="undef" SIGNAME="programmer_uart_programmer_cpu_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="programmer_uart_programmer" PORT="cpu_rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sig_out" SIGIS="undef" SIGNAME="programmer_sync_pc_rst_to_cpu_clk_sig_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="CPU_PC" PORT="async_rst"/>
            <CONNECTION INSTANCE="CPU_reg_file" PORT="rst"/>
            <CONNECTION INSTANCE="CPU_stack_ptr_reg" PORT="rst"/>
            <CONNECTION INSTANCE="CPU_cmp_status_reg" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/programmer/sync_prog_mem_wr_to_cpu_clk" HWVERSION="1.0" INSTANCE="programmer_sync_prog_mem_wr_to_cpu_clk" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="sync_extern" VLNV="xilinx.com:module_ref:sync_extern:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_sync_extern_0_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="10000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clock_gen_clk_wiz_CPU_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_gen_clk_wiz" PORT="CPU_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sig_in" SIGIS="undef" SIGNAME="programmer_uart_programmer_prog_mem_wr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="programmer_uart_programmer" PORT="prog_mem_wr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sig_out" SIGIS="undef" SIGNAME="programmer_sync_prog_mem_wr_to_cpu_clk_sig_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_prog_mem" PORT="prog_wr"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/programmer/sync_prog_mode_to_CPU_clk" HWVERSION="1.0" INSTANCE="programmer_sync_prog_mode_to_CPU_clk" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="sync_extern" VLNV="xilinx.com:module_ref:sync_extern:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_sync_extern_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="10000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clock_gen_clk_wiz_CPU_CLK">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_gen_clk_wiz" PORT="CPU_CLK"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sig_in" SIGIS="undef" SIGNAME="programmer_uart_programmer_prog_mode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="programmer_uart_programmer" PORT="prog_mode"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sig_out" SIGIS="undef" SIGNAME="programmer_sync_prog_mode_to_CPU_clk_sig_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory_data_mem" PORT="prog_mode"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/programmer/uart" HWVERSION="1.0" INSTANCE="programmer_uart" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="uart" VLNV="xilinx.com:module_ref:uart:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="clk_acc_limit" VALUE="&quot;110110001&quot;"/>
        <PARAMETER NAME="RX_START" VALUE="0"/>
        <PARAMETER NAME="RX_RECV" VALUE="1"/>
        <PARAMETER NAME="RX_STOP" VALUE="2"/>
        <PARAMETER NAME="RX_IDLE" VALUE="3"/>
        <PARAMETER NAME="TX_START" VALUE="0"/>
        <PARAMETER NAME="TX_TRANS" VALUE="1"/>
        <PARAMETER NAME="TX_STOP" VALUE="2"/>
        <PARAMETER NAME="TX_IDLE" VALUE="3"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_uart_0_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clock_gen_clk_wiz_CLK100Mhz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_gen_clk_wiz" PORT="CLK100Mhz"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx" SIGIS="undef" SIGNAME="External_Ports_UART_TXD_IN">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="UART_TXD_IN"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="rx_data" RIGHT="0" SIGIS="undef" SIGNAME="programmer_uart_rx_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="programmer_uart_programmer" PORT="rx_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="rx_ready" SIGIS="undef" SIGNAME="programmer_uart_rx_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="programmer_uart_programmer" PORT="rx_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="tx_buff" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" NAME="tx_start_trans" SIGIS="undef"/>
        <PORT DIR="O" NAME="tx" SIGIS="undef" SIGNAME="programmer_uart_tx">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="UART_RXD_OUT"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="tx_ready" SIGIS="undef" SIGNAME="programmer_uart_tx_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="programmer_uart_programmer" PORT="tx_ready"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/programmer/uart_programmer" HWVERSION="1.0" INSTANCE="programmer_uart_programmer" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="programmer" VLNV="xilinx.com:module_ref:programmer:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="READ_CMD" VALUE="0"/>
        <PARAMETER NAME="WRITE_PROG_MEM_CMD" VALUE="255"/>
        <PARAMETER NAME="WRITE_DATA_MEM_CMD" VALUE="254"/>
        <PARAMETER NAME="TOGGLE_PROG_MODE" VALUE="253"/>
        <PARAMETER NAME="TOGGLE_CPU_CLK_EN" VALUE="252"/>
        <PARAMETER NAME="TOGGLE_PC_RST" VALUE="251"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_programmer_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clock_gen_clk_wiz_CLK100Mhz">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_gen_clk_wiz" PORT="CLK100Mhz"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rx_ready" SIGIS="undef" SIGNAME="programmer_uart_rx_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="programmer_uart" PORT="rx_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="tx_ready" SIGIS="undef" SIGNAME="programmer_uart_tx_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="programmer_uart" PORT="tx_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="rx_data" RIGHT="0" SIGIS="undef" SIGNAME="programmer_uart_rx_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="programmer_uart" PORT="rx_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="tx_buff" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="tx_start_trans" SIGIS="undef"/>
        <PORT DIR="O" LEFT="15" NAME="addr" RIGHT="0" SIGIS="undef" SIGNAME="programmer_uart_programmer_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="programmer_sync_addr_to_CPU_clk" PORT="word"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="programmer_uart_programmer_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="programmer_sync_data_to_cpu_clk" PORT="word"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="din" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" NAME="prog_mem_wr" SIGIS="undef" SIGNAME="programmer_uart_programmer_prog_mem_wr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="programmer_sync_prog_mem_wr_to_cpu_clk" PORT="sig_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="data_mem_wr" SIGIS="undef" SIGNAME="programmer_uart_programmer_data_mem_wr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="programmer_sync_data_mem_wr_to_cpu_clk" PORT="sig_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="prog_mode" SIGIS="undef" SIGNAME="programmer_uart_programmer_prog_mode">
          <CONNECTIONS>
            <CONNECTION INSTANCE="programmer_sync_prog_mode_to_CPU_clk" PORT="sig_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="cpu_clk_en" SIGIS="undef" SIGNAME="programmer_uart_programmer_cpu_clk_en">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clock_gen_sync_extern" PORT="sig_in"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="cpu_rst" SIGIS="rst" SIGNAME="programmer_uart_programmer_cpu_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="programmer_sync_pc_rst_to_cpu_clk" PORT="sig_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
