INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/clock_divider.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/neg_edge_det.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module neg_edge_det
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/pos_edge_det.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pos_edge_det
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sources_1/new/spi_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module spi_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.srcs/sim_1/new/SPI_testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench_spi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/conno/Documents/Stuff/UIUC/2024-2025/FALL/ECE385/final/385-Final-Project-ksduda2-connor15/SPI_testing/SPI_testing.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
