;redcode
;assert 1
	SPL 0, #332
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -7, <-20
	SUB 12, @10
	ADD <-10, 9
	ADD <-10, 9
	MOV -1, <-20
	MOV -1, <-20
	SUB #0, -33
	SUB @0, @2
	SUB #0, -33
	SUB @0, @2
	DAT #0, <332
	DAT #-400, #800
	ADD <-10, 7
	ADD 0, @332
	ADD 0, @332
	ADD -640, @332
	CMP -1, <-20
	SPL 0, #332
	SPL 0, #332
	DAT #12, <10
	SUB #72, @202
	ADD 12, @10
	ADD 0, @332
	DAT #0, <332
	MOV @-127, -600
	MOV -1, <-20
	JMP <-127, -460
	SUB #72, @202
	JMP <-127, -460
	SUB #72, @202
	ADD 12, @10
	SPL -640, 332
	ADD <-10, 9
	JMZ <121, 106
	JMZ <121, 106
	JMZ <121, 106
	JMP <-127, -460
	ADD 210, 60
	ADD 210, 60
	DAT #0, <332
	DJN -1, @-20
	DAT #0, <332
	CMP -207, <-126
	MOV @-127, 100
	CMP -207, <-126
