VPR FPGA Placement and Routing.
Version: 8.1.0-dev+dadca7ecf
Revision: v8.0.0-rc2-2894-gdadca7ecf
Compiled: 2021-01-14T13:13:16
Compiler: GNU 9.3.0 on Linux-5.4.0-faked aarch64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /root/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml helloworldfpga.eblif --device ql-eos-s3 --max_router_iterations 500 --routing_failure_predictor off --router_high_fanout_threshold -1 --constant_net_method route --route_chan_width 100 --clock_modeling route --place_delay_model delta_override --router_lookahead map --check_route quick --strict_checks off --allow_dangling_combinational_nodes on --disable_errors check_unbuffered_edges:check_route --congested_routing_iteration_threshold 0.8 --incremental_reroute_delay_ripup off --base_cost_type delay_normalized_length_bounded --bb_factor 10 --initial_pres_fac 4.0 --check_rr_graph off --suppress_warnings ,sum_pin_class:check_unbuffered_edges:load_rr_indexed_data_T_values:check_rr_node:trans_per_R:check_route:set_rr_graph_tool_comment:warn_model_missing_timing --read_rr_graph /root/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.rr_graph.real.bin --read_placement_delay_lookup /root/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.place_delay.bin --sdc_file /storage/emulated/0/github/vaman/fpga/boolean/codes/decoders/build/helloworldfpga_dummy.sdc --route


Architecture file: /root/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml
Circuit name: helloworldfpga

# Loading Architecture Description
# Loading Architecture Description took 0.45 seconds (max_rss 27.1 MiB, delta_rss +23.8 MiB)
# Building complex block graph
# Building complex block graph took 0.09 seconds (max_rss 33.8 MiB, delta_rss +6.8 MiB)
# Load circuit
# Load circuit took 0.00 seconds (max_rss 33.8 MiB, delta_rss +0.0 MiB)
# Clean circuit
Absorbed 114 LUT buffers
Inferred    3 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 1
Swept block(s)      : 1
Constant Pins Marked: 3
# Clean circuit took 0.00 seconds (max_rss 33.8 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 33.8 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 33.8 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 31
    .input    :       4
    .output   :       7
    BIDIR_CELL:      11
    C_FRAG    :       6
    GND       :       1
    T_FRAG    :       1
    VCC       :       1
  Nets  : 24
    Avg Fanout:     5.2
    Max Fanout:    45.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Build Timing Graph
  Timing Graph Nodes: 149
  Timing Graph Edges: 232
  Timing Graph Levels: 8
# Build Timing Graph took 0.00 seconds (max_rss 33.8 MiB, delta_rss +0.0 MiB)
Netlist contains 0 clocks
# Load Timing Constraints

SDC file '/storage/emulated/0/github/vaman/fpga/boolean/codes/decoders/build/helloworldfpga_dummy.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize virtual clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 33.8 MiB, delta_rss +0.0 MiB)
Timing analysis: ON
Circuit netlist file: helloworldfpga.net
Circuit placement file: helloworldfpga.place
Circuit routing file: helloworldfpga.route
Circuit SDC file: /storage/emulated/0/github/vaman/fpga/boolean/codes/decoders/build/helloworldfpga_dummy.sdc

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 100
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA_OVERRIDE
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 1.000000

RouterOpts.route_type: DETAILED
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH_BOUNDED
RouterOpts.fixed_channel_width: 100
RouterOpts.check_route: QUICK
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 10
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 4.000000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 500
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: false
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 0.800000
RouterOpts.high_fanout_threshold: -1
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: OFF
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = OFF
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST

RoutingArch.directionality: BI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

# Load Packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'helloworldfpga.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.008869 seconds).
# Load Packing took 0.01 seconds (max_rss 34.0 MiB, delta_rss +0.2 MiB)
Warning 1: Netlist contains 0 global net to non-global architecture pin connections
Warning 2: Logic block #18 ($false) has only 1 output pin '$false.GND0_GND[0]'. It may be a constant generator.
Warning 3: Logic block #19 ($true) has only 1 output pin '$true.VCC0_VCC[0]'. It may be a constant generator.

Netlist num_nets: 13
Netlist num_blocks: 20
Netlist EMPTY blocks: 0.
Netlist PB-GMUX blocks: 0.
Netlist PB-LOGIC blocks: 7.
Netlist PB-CLOCK blocks: 0.
Netlist PB-MULT blocks: 0.
Netlist PB-SDIOMUX blocks: 0.
Netlist PB-RAM blocks: 0.
Netlist PB-SYN_VCC blocks: 1.
Netlist PB-BIDIR blocks: 11.
Netlist PB-SYN_GND blocks: 1.
Netlist PB-ASSP blocks: 0.
Netlist inputs pins: 4
Netlist output pins: 29


Pb types usage...
  PB-LOGIC          : 7
   LOGIC            : 7
    FRAGS           : 7
     c_frag_modes   : 7
      SINGLE        : 6
       c_frag       : 6
      SPLIT         : 1
       b_frag       : 1
  PB-SYN_VCC        : 1
   VCC              : 1
  PB-BIDIR          : 11
   BIDIR            : 11
    INPUT           : 4
     bidir          : 4
     inpad          : 4
    OUTPUT          : 7
     bidir          : 7
     outpad         : 7
  PB-SYN_GND        : 1
   GND              : 1

# Create Device
## Build Device Grid
FPGA sized to 39 x 35: 1365 grid tiles (ql-eos-s3)

Resource usage...
	Netlist
		0	blocks of type: PB-GMUX
	Architecture
		5	blocks of type: TL-GMUX
	Netlist
		7	blocks of type: PB-LOGIC
	Architecture
		891	blocks of type: TL-LOGIC
	Netlist
		0	blocks of type: PB-CLOCK
	Architecture
		5	blocks of type: TL-CLOCK
	Netlist
		0	blocks of type: PB-MULT
	Architecture
		2	blocks of type: TL-MULT
	Netlist
		0	blocks of type: PB-SDIOMUX
	Architecture
		14	blocks of type: TL-SDIOMUX
	Netlist
		0	blocks of type: PB-RAM
	Architecture
		4	blocks of type: TL-RAM
	Netlist
		1	blocks of type: PB-SYN_VCC
	Architecture
		1	blocks of type: TL-SYN_VCC
	Netlist
		11	blocks of type: PB-BIDIR
	Architecture
		32	blocks of type: TL-BIDIR
	Netlist
		1	blocks of type: PB-SYN_GND
	Architecture
		1	blocks of type: TL-SYN_GND
	Netlist
		0	blocks of type: PB-ASSP
	Architecture
		1	blocks of type: TL-ASSP

Device Utilization: 0.01 (target 1.00)
	Physical Tile TL-LOGIC:
	Block Utilization: 0.01 Logical Block: PB-LOGIC
	Physical Tile TL-RAM:
	Block Utilization: 0.00 Logical Block: PB-RAM
	Physical Tile TL-MULT:
	Block Utilization: 0.00 Logical Block: PB-MULT
	Physical Tile TL-BIDIR:
	Block Utilization: 0.34 Logical Block: PB-BIDIR
	Physical Tile TL-CLOCK:
	Block Utilization: 0.00 Logical Block: PB-CLOCK
	Physical Tile TL-SDIOMUX:
	Block Utilization: 0.00 Logical Block: PB-SDIOMUX
	Physical Tile TL-GMUX:
	Block Utilization: 0.00 Logical Block: PB-GMUX
	Physical Tile TL-ASSP:
	Block Utilization: 0.00 Logical Block: PB-ASSP
	Physical Tile TL-SYN_VCC:
	Block Utilization: 1.00 Logical Block: PB-SYN_VCC
	Physical Tile TL-SYN_GND:
	Block Utilization: 1.00 Logical Block: PB-SYN_GND

## Build Device Grid took 0.01 seconds (max_rss 34.1 MiB, delta_rss +0.0 MiB)
## Loading routing resource graph


## Loading routing resource graph took 0.57 seconds (max_rss 342.0 MiB, delta_rss +307.9 MiB)
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
# Create Device took 1.79 seconds (max_rss 389.7 MiB, delta_rss +355.6 MiB)

# Load Placement
Reading helloworldfpga.place.

Successfully read helloworldfpga.place.

# Load Placement took 0.00 seconds (max_rss 389.7 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
Warning 4: Unable to find any sample location for segment CHANX type 'generic' (length 1)
Warning 5: Unable to find any sample location for segment CHANY type 'generic' (length 1)
Warning 6: Unable to find any sample location for segment CHANX type 'pad' (length 1)
Warning 7: Unable to find any sample location for segment CHANY type 'pad' (length 1)
## Computing wire lookahead took 25.65 seconds (max_rss 389.7 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
## Computing src/opin lookahead took 0.00 seconds (max_rss 389.7 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 25.65 seconds (max_rss 389.7 MiB, delta_rss +0.0 MiB)
# Routing
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 57 ( 50.0%) |************************************************
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  0 (  0.0%) |
[      0.3:      0.4)  0 (  0.0%) |
[      0.4:      0.5)  0 (  0.0%) |
[      0.5:      0.6)  0 (  0.0%) |
[      0.6:      0.7)  0 (  0.0%) |
[      0.7:      0.8)  0 (  0.0%) |
[      0.8:      0.9) 13 ( 11.4%) |***********
[      0.9:        1) 44 ( 38.6%) |*************************************
## Initializing router criticalities took 0.00 seconds (max_rss 447.7 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    4.2     0.0    0 8819920      13     114     221 ( 0.016%)    5041 ( 0.4%)   41.400     -272.2    -41.400      0.000      0.000      N/A
   2    4.1     4.0    0 8326797      10      78      72 ( 0.005%)    4781 ( 0.3%)   41.436     -272.6    -41.436      0.000      0.000      N/A
   3    4.2     5.2    0 8501951       9      57      51 ( 0.004%)    4785 ( 0.3%)   41.436     -272.9    -41.436      0.000      0.000      N/A
   4    4.4     6.8    0 8973731       6      71       9 ( 0.001%)    4987 ( 0.4%)   41.436     -273.8    -41.436      0.000      0.000      N/A
   5    2.2     8.8    0 4345445       3      31       0 ( 0.000%)    4909 ( 0.3%)   41.436     -273.8    -41.436      0.000      0.000      N/A
Restoring best routing
Critical path: 41.4358 ns
Successfully routed after 5 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1) 57 ( 50.0%) |************************************************
[      0.1:      0.2)  0 (  0.0%) |
[      0.2:      0.3)  0 (  0.0%) |
[      0.3:      0.4)  0 (  0.0%) |
[      0.4:      0.5)  0 (  0.0%) |
[      0.5:      0.6)  0 (  0.0%) |
[      0.6:      0.7)  0 (  0.0%) |
[      0.7:      0.8)  0 (  0.0%) |
[      0.8:      0.9) 23 ( 20.2%) |*******************
[      0.9:        1) 34 ( 29.8%) |*****************************
Router Stats: total_nets_routed: 41 total_connections_routed: 351 total_heap_pushes: 38967844 total_heap_pops: 35787474
# Routing took 20.13 seconds (max_rss 447.7 MiB, delta_rss +58.0 MiB)

Checking to ensure routing is legal...
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -75960181
Circuit successfully routed with a channel width factor of 100.

Incr Slack updates 6 in 8.7918e-05 sec
Full Max Req/Worst Slack updates 1 in 4.114e-06 sec
Incr Max Req/Worst Slack updates 5 in 1.1094e-05 sec
Incr Criticality updates 3 in 1.6406e-05 sec
Full Criticality updates 3 in 1.6354e-05 sec

Average number of bends per net: 315.231  Maximum # of bends: 733

Number of global nets: 0
Number of routed nets (nonglobal): 13
Wire length results (in units of 1 clb segments)...
	Total wirelength: 4853, average net length: 373.308
	Maximum net length: 822

Wire length results in terms of physical segments...
	Total wiring segments used: 4416, average wire segments per net: 339.692
	Maximum segments used by a net: 749
	Total local nets with reserved CLB opins: 0

Routing channel utilization histogram:
[        1:      inf)    0 (  0.0%) |
[      0.9:        1)   50 (  1.9%) |*
[      0.8:      0.9)    0 (  0.0%) |
[      0.7:      0.8)    0 (  0.0%) |
[      0.5:      0.6)    0 (  0.0%) |
[      0.4:      0.5)    2 (  0.1%) |
[      0.3:      0.4)    0 (  0.0%) |
[      0.2:      0.3)    0 (  0.0%) |
[      0.1:      0.2)   12 (  0.5%) |
[        0:      0.1) 2520 ( 97.5%) |**********************************************
Maximum routing channel utilization:         1 at (4,0)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       2   1.308        2
                         1       0   0.000      221
                         2       0   0.000        0
                         3      30   6.436      635
                         4       9   0.231      623
                         5       0   0.000      658
                         6      11   0.564      623
                         7      21   2.667      623
                         8     112   7.231      623
                         9       0   0.000      623
                        10      11   0.897      665
                        11     123   4.256      623
                        12      27   2.897      647
                        13       0   0.000      623
                        14      11   0.282      623
                        15      20   1.949      623
                        16     105   5.128      623
                        17       0   0.000      623
                        18       9   0.231      725
                        19     106   4.949      623
                        20      13   2.590      623
                        21       0   0.000      623
                        22       0   0.000      623
                        23      11   0.744      623
                        24     118   9.308      623
                        25       7   0.179      657
                        26       5   0.128      634
                        27       9   0.231      623
                        28      24   2.923      623
                        29       0   0.000      624
                        30       0   0.000      625
                        31       0   0.000      626
                        32      30   3.231      786
                        33       0   0.000      269
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000        2
                         1       0   0.000      287
                         2       1   0.029        4
                         3       1   0.029      848
                         4      29   2.600      874
                         5       0   0.000      819
                         6       0   0.000      760
                         7       0   0.000      761
                         8      14   1.229      761
                         9       0   0.000      761
                        10      31   4.286      757
                        11       0   0.000      775
                        12     103  10.857      757
                        13       7   0.400      761
                        14      29   4.314      761
                        15      12   0.686      761
                        16     104  10.571      761
                        17      20   1.543      761
                        18      30   3.800      761
                        19      14   4.086      816
                        20     123  18.257      761
                        21      21   3.343      883
                        22       0   0.000      761
                        23       0   0.000      761
                        24      30   3.686      761
                        25      11   0.314      761
                        26      30   1.314      757
                        27       0   0.000      775
                        28      31   2.286      757
                        29       0   0.000      761
                        30       0   0.000      761
                        31       0   0.000      761
                        32       0   0.000      761
                        33       0   0.000      763
                        34       0   0.000      762
                        35       0   0.000      764
                        36       0   0.000     1024
                        37       0   0.000      164

Total tracks in x-direction: 19611, in y-direction: 27046

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 1.3515e+07
	Total used logic block area: 135000

Routing area (in minimum width transistor areas)...
	Assuming no buffer sharing (pessimistic). Total: 1.07847e+09, per logic tile: 790090.
	Assuming buffer sharing (slightly optimistic). Total: 8.38760e+08, per logic tile: 614476.


Segment usage by type (index):    name type utilization
                               ------- ---- -----------
                                  sbox    2     0.00245
                                   vcc    3      0.0504
                                   gnd    4       0.062
                                  hop1    5       0.002
                                  hop2    6     0.00126
                                  hop3    7      0.0256
                                  hop4    8      0.0201
                                 clock    9           0
                               special   10           0

Segment usage by length: length utilization
                         ------ -----------
                              1     0.00267
                              2     0.00126
                              3      0.0256
                              4      0.0201


Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  3.3e-08:  3.3e-08) 2 ( 28.6%) |*************************************************
[  3.3e-08:  3.3e-08) 1 ( 14.3%) |*************************
[  3.3e-08:  3.4e-08) 0 (  0.0%) |
[  3.4e-08:  3.4e-08) 0 (  0.0%) |
[  3.4e-08:  3.4e-08) 1 ( 14.3%) |*************************
[  3.4e-08:  3.5e-08) 0 (  0.0%) |
[  3.5e-08:  3.5e-08) 2 ( 28.6%) |*************************************************
[  3.5e-08:  3.5e-08) 0 (  0.0%) |
[  3.5e-08:  3.6e-08) 0 (  0.0%) |
[  3.6e-08:  3.6e-08) 1 ( 14.3%) |*************************

Final critical path delay (least slack): 41.4358 ns, Fmax: 24.1337 MHz
Final setup Worst Negative Slack (sWNS): -41.4358 ns
Final setup Total Negative Slack (sTNS): -273.798 ns

Final setup slack histogram:
[ -4.1e-08: -4.1e-08) 1 ( 14.3%) |*************************
[ -4.1e-08: -4.1e-08) 0 (  0.0%) |
[ -4.1e-08:   -4e-08) 0 (  0.0%) |
[   -4e-08:   -4e-08) 1 ( 14.3%) |*************************
[   -4e-08:   -4e-08) 0 (  0.0%) |
[   -4e-08: -3.9e-08) 0 (  0.0%) |
[ -3.9e-08: -3.9e-08) 1 ( 14.3%) |*************************
[ -3.9e-08: -3.9e-08) 1 ( 14.3%) |*************************
[ -3.9e-08: -3.8e-08) 1 ( 14.3%) |*************************
[ -3.8e-08: -3.8e-08) 2 ( 28.6%) |*************************************************

Final geomean non-virtual intra-domain period: nan ns (nan MHz)
Final fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Incr Slack updates 1 in 1.1823e-05 sec
Full Max Req/Worst Slack updates 1 in 4.74e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 5.208e-06 sec
Flow timing analysis took 0.0013699 seconds (0.0011487 STA, 0.000221199 slack) (7 full updates: 0 setup, 0 hold, 7 combined).
VPR succeeded
The entire flow of VPR took 48.21 seconds (max_rss 447.7 MiB)
