// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Tracing implementation internals
#include "verilated_vcd_c.h"
#include "VTestHarness__Syms.h"


void VTestHarness::traceInitThis__1232(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+31048,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb rightOne_4", false,-1);
        vcdp->declBit(c+31049,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb rightTwo_1", false,-1);
        vcdp->declBit(c+31050,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb rightOne_5", false,-1);
        vcdp->declBit(c+31051,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb rightTwo_2", false,-1);
        vcdp->declBit(c+31052,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb leftOne_6", false,-1);
        vcdp->declBit(c+31053,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb leftTwo_2", false,-1);
        vcdp->declBit(c+31054,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb leftOne_7", false,-1);
        vcdp->declBit(c+31055,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb leftOne_8", false,-1);
        vcdp->declBit(c+31056,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb rightOne_6", false,-1);
        vcdp->declBit(c+31057,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb rightOne_7", false,-1);
        vcdp->declBit(c+31058,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb rightTwo_3", false,-1);
        vcdp->declBit(c+31059,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb leftOne_9", false,-1);
        vcdp->declBit(c+31060,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb leftTwo_3", false,-1);
        vcdp->declBit(c+31061,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb leftOne_10", false,-1);
        vcdp->declBit(c+31062,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb rightOne_8", false,-1);
        vcdp->declBit(c+31063,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb leftOne_11", false,-1);
        vcdp->declBit(c+31064,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb leftTwo_4", false,-1);
        vcdp->declBit(c+31065,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb leftOne_12", false,-1);
        vcdp->declBit(c+31066,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb rightOne_9", false,-1);
        vcdp->declBit(c+31067,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb rightOne_10", false,-1);
        vcdp->declBit(c+31068,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb rightTwo_4", false,-1);
        vcdp->declBit(c+31069,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb rightOne_11", false,-1);
        vcdp->declBit(c+31070,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb rightTwo_5", false,-1);
        vcdp->declBit(c+31071,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb rightOne_12", false,-1);
        vcdp->declBit(c+31072,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb rightTwo_6", false,-1);
        vcdp->declBit(c+31073,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb leftOne_13", false,-1);
        vcdp->declBit(c+31074,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb leftTwo_5", false,-1);
        vcdp->declBit(c+31075,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb leftOne_14", false,-1);
        vcdp->declBit(c+31076,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb leftOne_15", false,-1);
        vcdp->declBit(c+31077,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb rightOne_13", false,-1);
        vcdp->declBit(c+31078,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb rightOne_14", false,-1);
        vcdp->declBit(c+31079,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb rightTwo_7", false,-1);
        vcdp->declBit(c+31080,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb leftOne_16", false,-1);
        vcdp->declBit(c+31081,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb leftTwo_6", false,-1);
        vcdp->declBit(c+31082,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb leftOne_17", false,-1);
        vcdp->declBit(c+31083,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb rightOne_15", false,-1);
        vcdp->declBit(c+31084,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb leftOne_18", false,-1);
        vcdp->declBit(c+31085,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb leftTwo_7", false,-1);
        vcdp->declBit(c+31086,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb leftOne_19", false,-1);
        vcdp->declBit(c+31087,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb rightOne_16", false,-1);
        vcdp->declBit(c+31088,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb rightOne_17", false,-1);
        vcdp->declBit(c+31089,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb rightTwo_8", false,-1);
        vcdp->declBit(c+31090,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb rightOne_18", false,-1);
        vcdp->declBit(c+31091,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb rightTwo_9", false,-1);
        vcdp->declBit(c+31092,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb leftOne_20", false,-1);
        vcdp->declBit(c+31093,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb leftTwo_8", false,-1);
        vcdp->declBit(c+31094,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb leftOne_21", false,-1);
        vcdp->declBit(c+31095,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb leftOne_22", false,-1);
        vcdp->declBit(c+31096,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb rightOne_19", false,-1);
        vcdp->declBit(c+31097,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb rightOne_20", false,-1);
        vcdp->declBit(c+31098,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb rightTwo_10", false,-1);
        vcdp->declBit(c+31099,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb leftOne_23", false,-1);
        vcdp->declBit(c+31100,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb leftTwo_9", false,-1);
        vcdp->declBit(c+31101,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb leftOne_24", false,-1);
        vcdp->declBit(c+31102,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb rightOne_21", false,-1);
        vcdp->declBit(c+31103,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb leftOne_25", false,-1);
        vcdp->declBit(c+31104,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb leftTwo_10", false,-1);
        vcdp->declBit(c+31105,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb leftOne_26", false,-1);
        vcdp->declBit(c+31106,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb rightOne_22", false,-1);
        vcdp->declBit(c+31107,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb rightOne_23", false,-1);
        vcdp->declBit(c+31108,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb rightTwo_11", false,-1);
        vcdp->declBit(c+31109,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb rightOne_24", false,-1);
        vcdp->declBit(c+31110,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb rightTwo_12", false,-1);
        vcdp->declBit(c+31111,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb rightOne_25", false,-1);
        vcdp->declBit(c+31112,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb rightTwo_13", false,-1);
        vcdp->declBit(c+31113,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb rightOne_26", false,-1);
        vcdp->declBit(c+31114,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb rightTwo_14", false,-1);
        vcdp->declBus(c+63315,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb history", false,-1, 7,0);
        vcdp->declBus(c+64047,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb reset_waddr", false,-1, 9,0);
        vcdp->declBit(c+64048,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb resetting", false,-1);
        vcdp->declQuad(c+31115,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb waddr_hi", false,-1, 36,0);
        vcdp->declBus(c+31117,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb waddr_1", false,-1, 9,0);
        vcdp->declBus(c+64049,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb isBranch_lo_lo", false,-1, 6,0);
        vcdp->declBus(c+64050,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb isBranch_lo", false,-1, 13,0);
        vcdp->declBus(c+64051,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb isBranch_hi_lo", false,-1, 6,0);
        vcdp->declBit(c+31118,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb isBranch", false,-1);
        vcdp->declQuad(c+64052,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb res_res_value_hi", false,-1, 36,0);
        vcdp->declBit(c+30435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb res_value", false,-1);
        vcdp->declBus(c+64054,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb count", false,-1, 2,0);
        vcdp->declBus(c+64055,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb pos", false,-1, 2,0);
        vcdp->declQuad(c+64056,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb stack_0", false,-1, 38,0);
        vcdp->declQuad(c+64058,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb stack_1", false,-1, 38,0);
        vcdp->declQuad(c+64060,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb stack_2", false,-1, 38,0);
        vcdp->declQuad(c+64062,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb stack_3", false,-1, 38,0);
        vcdp->declQuad(c+64064,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb stack_4", false,-1, 38,0);
        vcdp->declQuad(c+64066,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb stack_5", false,-1, 38,0);
        vcdp->declBus(c+64068,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb doPeek_lo_lo", false,-1, 6,0);
        vcdp->declBus(c+64069,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb doPeek_lo", false,-1, 13,0);
        vcdp->declBus(c+64070,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb doPeek_hi_lo", false,-1, 6,0);
        vcdp->declBit(c+31119,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb doPeek", false,-1);
        vcdp->declBus(c+31120,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile frontend btb nextPos", false,-1, 2,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt reset", false,-1);
        vcdp->declBus(c+10569,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt io_inst", false,-1, 31,0);
        vcdp->declQuad(c+10570,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt io_fromint_data", false,-1, 63,0);
        vcdp->declBus(c+48576,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt io_fcsr_rm", false,-1, 2,0);
        vcdp->declBit(c+10572,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt io_fcsr_flags_valid", false,-1);
        vcdp->declBus(c+10573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt io_fcsr_flags_bits", false,-1, 4,0);
        vcdp->declQuad(c+10574,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt io_store_data", false,-1, 63,0);
        vcdp->declQuad(c+10576,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt io_toint_data", false,-1, 63,0);
        vcdp->declBit(c+10578,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt io_dmem_resp_val", false,-1);
    }
}

void VTestHarness::traceInitThis__1233(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+48577,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt io_dmem_resp_type", false,-1, 2,0);
        vcdp->declBus(c+48578,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt io_dmem_resp_tag", false,-1, 4,0);
        vcdp->declQuad(c+10511,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt io_dmem_resp_data", false,-1, 63,0);
        vcdp->declBit(c+39041,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt io_valid", false,-1);
        vcdp->declBit(c+10579,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt io_fcsr_rdy", false,-1);
        vcdp->declBit(c+10580,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt io_nack_mem", false,-1);
        vcdp->declBit(c+10581,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt io_illegal_rm", false,-1);
        vcdp->declBit(c+10582,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt io_killx", false,-1);
        vcdp->declBit(c+10583,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt io_killm", false,-1);
        vcdp->declBit(c+10584,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt io_dec_wen", false,-1);
        vcdp->declBit(c+10585,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt io_dec_ren1", false,-1);
        vcdp->declBit(c+10586,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt io_dec_ren2", false,-1);
        vcdp->declBit(c+10587,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt io_dec_ren3", false,-1);
        vcdp->declBit(c+48579,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt io_sboard_set", false,-1);
        vcdp->declBit(c+10588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt io_sboard_clr", false,-1);
        vcdp->declBus(c+10589,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt io_sboard_clra", false,-1, 4,0);
        vcdp->declBus(c+10569,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fp_decoder_io_inst", false,-1, 31,0);
        vcdp->declBit(c+10584,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fp_decoder_io_sigs_wen", false,-1);
        vcdp->declBit(c+10585,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fp_decoder_io_sigs_ren1", false,-1);
        vcdp->declBit(c+10586,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fp_decoder_io_sigs_ren2", false,-1);
        vcdp->declBit(c+10587,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fp_decoder_io_sigs_ren3", false,-1);
        vcdp->declBit(c+31121,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fp_decoder_io_sigs_swap12", false,-1);
        vcdp->declBit(c+31122,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fp_decoder_io_sigs_swap23", false,-1);
        vcdp->declBus(c+31123,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fp_decoder_io_sigs_typeTagIn", false,-1, 1,0);
        vcdp->declBus(c+31124,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fp_decoder_io_sigs_typeTagOut", false,-1, 1,0);
        vcdp->declBit(c+31125,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fp_decoder_io_sigs_fromint", false,-1);
        vcdp->declBit(c+31126,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fp_decoder_io_sigs_toint", false,-1);
        vcdp->declBit(c+31127,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fp_decoder_io_sigs_fastpipe", false,-1);
        vcdp->declBit(c+31128,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fp_decoder_io_sigs_fma", false,-1);
        vcdp->declBit(c+31129,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fp_decoder_io_sigs_div", false,-1);
        vcdp->declBit(c+31130,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fp_decoder_io_sigs_sqrt", false,-1);
        vcdp->declBit(c+31131,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fp_decoder_io_sigs_wflags", false,-1);
        {int i; for (i=0; i<32; i++) {
                vcdp->declArray(c+64071+i*3,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt regfile", true,(i+0), 64,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt regfile_ex_rs_0_en", false,-1);
        vcdp->declBus(c+64167,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt regfile_ex_rs_0_addr", false,-1, 4,0);
        vcdp->declArray(c+31132,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt regfile_ex_rs_0_data", false,-1, 64,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt regfile_ex_rs_1_en", false,-1);
        vcdp->declBus(c+64168,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt regfile_ex_rs_1_addr", false,-1, 4,0);
        vcdp->declArray(c+31135,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt regfile_ex_rs_1_data", false,-1, 64,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt regfile_ex_rs_2_en", false,-1);
        vcdp->declBus(c+64169,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt regfile_ex_rs_2_addr", false,-1, 4,0);
        vcdp->declArray(c+31138,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt regfile_ex_rs_2_data", false,-1, 64,0);
        vcdp->declArray(c+31141,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt regfile_MPORT_data", false,-1, 64,0);
        vcdp->declBus(c+64170,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt regfile_MPORT_addr", false,-1, 4,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt regfile_MPORT_mask", false,-1);
        vcdp->declBit(c+64171,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt regfile_MPORT_en", false,-1);
        vcdp->declArray(c+31144,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt regfile_MPORT_1_data", false,-1, 64,0);
        vcdp->declBus(c+10589,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt regfile_MPORT_1_addr", false,-1, 4,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt regfile_MPORT_1_mask", false,-1);
        vcdp->declBit(c+31147,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt regfile_MPORT_1_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma_reset", false,-1);
        vcdp->declBit(c+31148,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma_io_in_valid", false,-1);
        vcdp->declBit(c+64172,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma_io_in_bits_ren3", false,-1);
        vcdp->declBit(c+64173,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma_io_in_bits_swap23", false,-1);
        vcdp->declBus(c+64174,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma_io_in_bits_rm", false,-1, 2,0);
        vcdp->declBus(c+31149,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma_io_in_bits_fmaCmd", false,-1, 1,0);
        vcdp->declArray(c+31150,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma_io_in_bits_in1", false,-1, 64,0);
        vcdp->declArray(c+31153,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma_io_in_bits_in2", false,-1, 64,0);
        vcdp->declArray(c+31156,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma_io_in_bits_in3", false,-1, 64,0);
        vcdp->declArray(c+31159,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma_io_out_bits_data", false,-1, 64,0);
        vcdp->declBus(c+31162,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma_io_out_bits_exc", false,-1, 4,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu_clock", false,-1);
        vcdp->declBit(c+31163,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu_io_in_valid", false,-1);
        vcdp->declBit(c+64175,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu_io_in_bits_ren2", false,-1);
        vcdp->declBus(c+64176,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu_io_in_bits_typeTagIn", false,-1, 1,0);
        vcdp->declBus(c+64177,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu_io_in_bits_typeTagOut", false,-1, 1,0);
        vcdp->declBit(c+64178,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu_io_in_bits_wflags", false,-1);
        vcdp->declBus(c+31164,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu_io_in_bits_rm", false,-1, 2,0);
        vcdp->declBus(c+64179,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu_io_in_bits_typ", false,-1, 1,0);
        vcdp->declBus(c+64180,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu_io_in_bits_fmt", false,-1, 1,0);
        vcdp->declArray(c+31165,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu_io_in_bits_in1", false,-1, 64,0);
        vcdp->declArray(c+31168,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu_io_in_bits_in2", false,-1, 64,0);
        vcdp->declBus(c+64181,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu_io_out_bits_in_rm", false,-1, 2,0);
        vcdp->declArray(c+64182,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu_io_out_bits_in_in1", false,-1, 64,0);
        vcdp->declArray(c+64185,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu_io_out_bits_in_in2", false,-1, 64,0);
        vcdp->declBit(c+31171,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu_io_out_bits_lt", false,-1);
        vcdp->declQuad(c+10574,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu_io_out_bits_store", false,-1, 63,0);
        vcdp->declQuad(c+10576,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu_io_out_bits_toint", false,-1, 63,0);
        vcdp->declBus(c+31172,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu_io_out_bits_exc", false,-1, 4,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu_reset", false,-1);
        vcdp->declBit(c+31173,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu_io_in_valid", false,-1);
        vcdp->declBus(c+64176,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu_io_in_bits_typeTagIn", false,-1, 1,0);
        vcdp->declBit(c+64178,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu_io_in_bits_wflags", false,-1);
        vcdp->declBus(c+31164,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu_io_in_bits_rm", false,-1, 2,0);
        vcdp->declBus(c+64179,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu_io_in_bits_typ", false,-1, 1,0);
        vcdp->declQuad(c+10570,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu_io_in_bits_in1", false,-1, 63,0);
        vcdp->declArray(c+64188,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu_io_out_bits_data", false,-1, 64,0);
        vcdp->declBus(c+64191,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu_io_out_bits_exc", false,-1, 4,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu_reset", false,-1);
        vcdp->declBit(c+31174,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu_io_in_valid", false,-1);
        vcdp->declBit(c+64175,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu_io_in_bits_ren2", false,-1);
        vcdp->declBus(c+64177,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu_io_in_bits_typeTagOut", false,-1, 1,0);
        vcdp->declBit(c+64178,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu_io_in_bits_wflags", false,-1);
        vcdp->declBus(c+31164,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu_io_in_bits_rm", false,-1, 2,0);
        vcdp->declArray(c+31165,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu_io_in_bits_in1", false,-1, 64,0);
        vcdp->declArray(c+31168,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu_io_in_bits_in2", false,-1, 64,0);
        vcdp->declArray(c+64192,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu_io_out_bits_data", false,-1, 64,0);
        vcdp->declBus(c+64195,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu_io_out_bits_exc", false,-1, 4,0);
    }
}

void VTestHarness::traceInitThis__1234(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+31171,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu_io_lt", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma_reset", false,-1);
        vcdp->declBit(c+31175,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma_io_in_valid", false,-1);
        vcdp->declBit(c+64172,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma_io_in_bits_ren3", false,-1);
        vcdp->declBit(c+64173,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma_io_in_bits_swap23", false,-1);
        vcdp->declBus(c+64174,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma_io_in_bits_rm", false,-1, 2,0);
        vcdp->declBus(c+31149,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma_io_in_bits_fmaCmd", false,-1, 1,0);
        vcdp->declArray(c+31132,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma_io_in_bits_in1", false,-1, 64,0);
        vcdp->declArray(c+31135,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma_io_in_bits_in2", false,-1, 64,0);
        vcdp->declArray(c+31138,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma_io_in_bits_in3", false,-1, 64,0);
        vcdp->declArray(c+64196,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma_io_out_bits_data", false,-1, 64,0);
        vcdp->declBus(c+64199,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma_io_out_bits_exc", false,-1, 4,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_clock", false,-1);
        vcdp->declBit(c+64200,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_reset", false,-1);
        vcdp->declBit(c+64201,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_io_inReady", false,-1);
        vcdp->declBit(c+31176,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_io_inValid", false,-1);
        vcdp->declBit(c+64202,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_io_sqrtOp", false,-1);
        vcdp->declQuad(c+31177,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_io_a", false,-1, 32,0);
        vcdp->declQuad(c+31179,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_io_b", false,-1, 32,0);
        vcdp->declBus(c+64181,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_io_roundingMode", false,-1, 2,0);
        vcdp->declBit(c+64203,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_io_outValid_div", false,-1);
        vcdp->declBit(c+64204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_io_outValid_sqrt", false,-1);
        vcdp->declQuad(c+31181,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_io_out", false,-1, 32,0);
        vcdp->declBus(c+31183,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_io_exceptionFlags", false,-1, 4,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1_clock", false,-1);
        vcdp->declBit(c+64200,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1_reset", false,-1);
        vcdp->declBit(c+64205,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1_io_inReady", false,-1);
        vcdp->declBit(c+31184,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1_io_inValid", false,-1);
        vcdp->declBit(c+64202,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1_io_sqrtOp", false,-1);
        vcdp->declArray(c+64182,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1_io_a", false,-1, 64,0);
        vcdp->declArray(c+64185,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1_io_b", false,-1, 64,0);
        vcdp->declBus(c+64181,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1_io_roundingMode", false,-1, 2,0);
        vcdp->declBit(c+64206,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1_io_outValid_div", false,-1);
        vcdp->declBit(c+64207,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1_io_outValid_sqrt", false,-1);
        vcdp->declArray(c+31185,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1_io_out", false,-1, 64,0);
        vcdp->declBus(c+31188,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1_io_exceptionFlags", false,-1, 4,0);
        vcdp->declBit(c+64208,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ex_reg_valid", false,-1);
        vcdp->declBus(c+64209,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ex_reg_inst", false,-1, 31,0);
        vcdp->declBit(c+64175,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ex_reg_ctrl_ren2", false,-1);
        vcdp->declBit(c+64172,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ex_reg_ctrl_ren3", false,-1);
        vcdp->declBit(c+64173,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ex_reg_ctrl_swap23", false,-1);
        vcdp->declBus(c+64176,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ex_reg_ctrl_typeTagIn", false,-1, 1,0);
        vcdp->declBus(c+64177,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ex_reg_ctrl_typeTagOut", false,-1, 1,0);
        vcdp->declBit(c+64210,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ex_reg_ctrl_fromint", false,-1);
        vcdp->declBit(c+64211,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ex_reg_ctrl_toint", false,-1);
        vcdp->declBit(c+64212,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ex_reg_ctrl_fastpipe", false,-1);
        vcdp->declBit(c+64213,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ex_reg_ctrl_fma", false,-1);
        vcdp->declBit(c+64214,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ex_reg_ctrl_div", false,-1);
        vcdp->declBit(c+64215,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ex_reg_ctrl_sqrt", false,-1);
        vcdp->declBit(c+64178,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ex_reg_ctrl_wflags", false,-1);
        vcdp->declBus(c+64167,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ex_ra_0", false,-1, 4,0);
        vcdp->declBus(c+64168,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ex_ra_1", false,-1, 4,0);
        vcdp->declBus(c+64169,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ex_ra_2", false,-1, 4,0);
        vcdp->declBit(c+64171,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt load_wb", false,-1);
        vcdp->declBus(c+64216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt load_wb_typeTag", false,-1, 1,0);
        vcdp->declQuad(c+64217,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt load_wb_data", false,-1, 63,0);
        vcdp->declBus(c+64170,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt load_wb_tag", false,-1, 4,0);
        vcdp->declBit(c+64219,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt mem_reg_valid", false,-1);
        vcdp->declBit(c+31189,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt killm", false,-1);
        vcdp->declBit(c+31190,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt killx", false,-1);
        vcdp->declBus(c+64220,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt mem_reg_inst", false,-1, 31,0);
        vcdp->declBit(c+31191,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt wb_reg_valid_x8", false,-1);
        vcdp->declBit(c+64221,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt wb_reg_valid", false,-1);
        vcdp->declBus(c+64222,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt mem_ctrl_typeTagOut", false,-1, 1,0);
        vcdp->declBit(c+64223,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt mem_ctrl_fromint", false,-1);
        vcdp->declBit(c+64224,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt mem_ctrl_toint", false,-1);
        vcdp->declBit(c+64225,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt mem_ctrl_fastpipe", false,-1);
        vcdp->declBit(c+64226,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt mem_ctrl_fma", false,-1);
        vcdp->declBit(c+64227,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt mem_ctrl_div", false,-1);
        vcdp->declBit(c+64202,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt mem_ctrl_sqrt", false,-1);
        vcdp->declBit(c+64228,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt mem_ctrl_wflags", false,-1);
        vcdp->declBit(c+64229,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt wb_ctrl_toint", false,-1);
        vcdp->declBit(c+64230,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt wdata_truncIdx", false,-1);
        vcdp->declBit(c+31192,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt wdata_rawIn_sign", false,-1);
        vcdp->declBus(c+31193,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt wdata_rawIn_expIn", false,-1, 10,0);
        vcdp->declQuad(c+31194,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt wdata_rawIn_fractIn", false,-1, 51,0);
        vcdp->declBit(c+31196,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt wdata_rawIn_isZeroExpIn", false,-1);
        vcdp->declBit(c+31197,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt wdata_rawIn_isZeroFractIn", false,-1);
        vcdp->declBus(c+31198,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt wdata_rawIn_normDist", false,-1, 5,0);
        vcdp->declQuad(c+31199,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt wdata_rawIn_subnormFract", false,-1, 51,0);
        vcdp->declBus(c+31201,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt wdata_rawIn_adjustedExp", false,-1, 11,0);
        vcdp->declBit(c+31202,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt wdata_rawIn_isZero", false,-1);
        vcdp->declBit(c+31203,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt wdata_rawIn_isSpecial", false,-1);
        vcdp->declBit(c+31204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt wdata_rawIn__isNaN", false,-1);
        vcdp->declBus(c+31205,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt wdata_rawIn__sExp", false,-1, 12,0);
        vcdp->declQuad(c+31206,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt wdata_rawIn__sig", false,-1, 53,0);
        vcdp->declBit(c+31208,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt wdata_rawIn_sign_1", false,-1);
        vcdp->declBus(c+31209,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt wdata_rawIn_expIn_1", false,-1, 7,0);
        vcdp->declBus(c+31210,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt wdata_rawIn_fractIn_1", false,-1, 22,0);
        vcdp->declBit(c+31211,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt wdata_rawIn_isZeroExpIn_1", false,-1);
        vcdp->declBit(c+31212,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt wdata_rawIn_isZeroFractIn_1", false,-1);
        vcdp->declBus(c+31213,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt wdata_rawIn_normDist_1", false,-1, 4,0);
        vcdp->declBus(c+31214,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt wdata_rawIn_subnormFract_1", false,-1, 22,0);
        vcdp->declBus(c+31215,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt wdata_rawIn_adjustedExp_1", false,-1, 8,0);
        vcdp->declBit(c+31216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt wdata_rawIn_isZero_1", false,-1);
        vcdp->declBit(c+31217,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt wdata_rawIn_isSpecial_1", false,-1);
        vcdp->declBit(c+31218,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt wdata_rawIn_1_isNaN", false,-1);
        vcdp->declBus(c+31219,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt wdata_rawIn_1_sExp", false,-1, 9,0);
        vcdp->declBus(c+31220,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt wdata_rawIn_1_sig", false,-1, 24,0);
        vcdp->declArray(c+31221,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt wdata_swizzledNaN", false,-1, 64,0);
    }
}

void VTestHarness::traceInitThis__1235(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declArray(c+31224,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt wdata", false,-1, 64,0);
        vcdp->declBit(c+31227,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt curOK", false,-1);
        vcdp->declQuad(c+31228,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma_io_in_bits_req_in1_floats_0", false,-1, 32,0);
        vcdp->declBit(c+31230,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma_io_in_bits_req_in1_isbox", false,-1);
        vcdp->declQuad(c+31231,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma_io_in_bits_req_in2_floats_0", false,-1, 32,0);
        vcdp->declBit(c+31233,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma_io_in_bits_req_in2_isbox", false,-1);
        vcdp->declQuad(c+31234,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma_io_in_bits_req_in3_floats_0", false,-1, 32,0);
        vcdp->declBit(c+31236,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma_io_in_bits_req_in3_isbox", false,-1);
        vcdp->declBit(c+31237,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu_io_in_bits_req_in1_sign", false,-1);
        vcdp->declBus(c+31238,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu_io_in_bits_req_in1_fractIn", false,-1, 22,0);
        vcdp->declBus(c+31239,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu_io_in_bits_req_in1_expIn", false,-1, 8,0);
        vcdp->declQuad(c+31240,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu_io_in_bits_req_in1_fractOut", false,-1, 51,0);
        vcdp->declBus(c+31242,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu_io_in_bits_req_in1_expOut_expCode", false,-1, 2,0);
        vcdp->declBus(c+31243,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu_io_in_bits_req_in1_expOut_commonCase", false,-1, 11,0);
        vcdp->declBus(c+31244,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu_io_in_bits_req_in1_expOut", false,-1, 11,0);
        vcdp->declArray(c+31245,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu_io_in_bits_req_in1_floats_0", false,-1, 64,0);
        vcdp->declBit(c+64231,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu_io_in_bits_req_in1_truncIdx", false,-1);
        vcdp->declBit(c+31248,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu_io_in_bits_req_in2_sign", false,-1);
        vcdp->declBus(c+31249,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu_io_in_bits_req_in2_fractIn", false,-1, 22,0);
        vcdp->declBus(c+31250,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu_io_in_bits_req_in2_expIn", false,-1, 8,0);
        vcdp->declQuad(c+31251,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu_io_in_bits_req_in2_fractOut", false,-1, 51,0);
        vcdp->declBus(c+31253,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu_io_in_bits_req_in2_expOut_expCode", false,-1, 2,0);
        vcdp->declBus(c+31254,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu_io_in_bits_req_in2_expOut_commonCase", false,-1, 11,0);
        vcdp->declBus(c+31255,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu_io_in_bits_req_in2_expOut", false,-1, 11,0);
        vcdp->declArray(c+31256,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu_io_in_bits_req_in2_floats_0", false,-1, 64,0);
        vcdp->declBus(c+64232,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_waddr", false,-1, 4,0);
        vcdp->declBus(c+31259,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt memLatencyMask", false,-1, 2,0);
        vcdp->declBus(c+64233,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt wen", false,-1, 2,0);
        vcdp->declBus(c+64234,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt wbInfo_0_rd", false,-1, 4,0);
        vcdp->declBit(c+64235,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt wbInfo_0_typeTag", false,-1);
        vcdp->declBus(c+64236,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt wbInfo_0_pipeid", false,-1, 1,0);
        vcdp->declBus(c+64237,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt wbInfo_1_rd", false,-1, 4,0);
        vcdp->declBit(c+64238,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt wbInfo_1_typeTag", false,-1);
        vcdp->declBus(c+64239,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt wbInfo_1_pipeid", false,-1, 1,0);
        vcdp->declBus(c+64240,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt wbInfo_2_rd", false,-1, 4,0);
        vcdp->declBit(c+64241,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt wbInfo_2_typeTag", false,-1);
        vcdp->declBus(c+64242,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt wbInfo_2_pipeid", false,-1, 1,0);
        vcdp->declBit(c+31260,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt mem_wen", false,-1);
        vcdp->declBit(c+64243,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt write_port_busy", false,-1);
        vcdp->declBit(c+31261,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_typeTag", false,-1);
        vcdp->declBit(c+64200,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_killed", false,-1);
        vcdp->declBit(c+31262,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_wen", false,-1);
        vcdp->declBit(c+31263,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt wtypeTag", false,-1);
        vcdp->declArray(c+31264,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_wdata_maskedNaN", false,-1, 64,0);
        vcdp->declArray(c+31267,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_wdata", false,-1, 64,0);
        vcdp->declArray(c+31270,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt wdata_opts_bigger_swizzledNaN", false,-1, 64,0);
        vcdp->declArray(c+31273,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt wdata_1", false,-1, 64,0);
        vcdp->declBus(c+31276,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt wexc", false,-1, 4,0);
        vcdp->declBit(c+31147,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt frfWriteBundle_1_wrenf", false,-1);
        vcdp->declBit(c+31277,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt curOK_1", false,-1);
        vcdp->declBit(c+31278,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt wb_toint_valid", false,-1);
        vcdp->declBus(c+64244,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt wb_toint_exc", false,-1, 4,0);
        vcdp->declBus(c+31279,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_flags", false,-1, 4,0);
        vcdp->declBit(c+64245,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_write_port_busy", false,-1);
        vcdp->declBit(c+31280,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_inFlight", false,-1);
        vcdp->declBit(c+64246,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt io_sboard_set_REG", false,-1);
        vcdp->declBit(c+31281,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_inValid", false,-1);
        vcdp->declBit(c+64247,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_io_a_sign", false,-1);
        vcdp->declQuad(c+64248,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_io_a_fractIn", false,-1, 51,0);
        vcdp->declBus(c+64250,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_io_a_expIn", false,-1, 11,0);
        vcdp->declBus(c+64251,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_io_a_fractOut", false,-1, 22,0);
        vcdp->declBus(c+64252,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_io_a_expOut_expCode", false,-1, 2,0);
        vcdp->declBus(c+64253,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_io_a_expOut_commonCase", false,-1, 11,0);
        vcdp->declBus(c+64254,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_io_a_expOut", false,-1, 8,0);
        vcdp->declBus(c+64255,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_io_a_hi", false,-1, 9,0);
        vcdp->declBit(c+64256,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_io_b_sign", false,-1);
        vcdp->declQuad(c+64257,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_io_b_fractIn", false,-1, 51,0);
        vcdp->declBus(c+64259,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_io_b_expIn", false,-1, 11,0);
        vcdp->declBus(c+64260,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_io_b_fractOut", false,-1, 22,0);
        vcdp->declBus(c+64261,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_io_b_expOut_expCode", false,-1, 2,0);
        vcdp->declBus(c+64262,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_io_b_expOut_commonCase", false,-1, 11,0);
        vcdp->declBus(c+64263,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_io_b_expOut", false,-1, 8,0);
        vcdp->declBus(c+64264,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_io_b_hi", false,-1, 9,0);
        vcdp->declBus(c+10569,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fp_decoder io_inst", false,-1, 31,0);
        vcdp->declBit(c+10584,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fp_decoder io_sigs_wen", false,-1);
        vcdp->declBit(c+10585,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fp_decoder io_sigs_ren1", false,-1);
        vcdp->declBit(c+10586,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fp_decoder io_sigs_ren2", false,-1);
        vcdp->declBit(c+10587,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fp_decoder io_sigs_ren3", false,-1);
        vcdp->declBit(c+31121,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fp_decoder io_sigs_swap12", false,-1);
        vcdp->declBit(c+31122,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fp_decoder io_sigs_swap23", false,-1);
        vcdp->declBus(c+31123,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fp_decoder io_sigs_typeTagIn", false,-1, 1,0);
        vcdp->declBus(c+31124,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fp_decoder io_sigs_typeTagOut", false,-1, 1,0);
        vcdp->declBit(c+31125,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fp_decoder io_sigs_fromint", false,-1);
        vcdp->declBit(c+31126,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fp_decoder io_sigs_toint", false,-1);
        vcdp->declBit(c+31127,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fp_decoder io_sigs_fastpipe", false,-1);
        vcdp->declBit(c+31128,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fp_decoder io_sigs_fma", false,-1);
        vcdp->declBit(c+31129,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fp_decoder io_sigs_div", false,-1);
        vcdp->declBit(c+31130,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fp_decoder io_sigs_sqrt", false,-1);
        vcdp->declBit(c+31131,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fp_decoder io_sigs_wflags", false,-1);
        vcdp->declBit(c+31121,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fp_decoder decoder_0", false,-1);
        vcdp->declBit(c+10587,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fp_decoder decoder_4", false,-1);
        vcdp->declBit(c+31282,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fp_decoder decoder_7", false,-1);
        vcdp->declBit(c+31283,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fp_decoder decoder_8", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma reset", false,-1);
        vcdp->declBit(c+31148,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma io_in_valid", false,-1);
        vcdp->declBit(c+64172,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma io_in_bits_ren3", false,-1);
        vcdp->declBit(c+64173,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma io_in_bits_swap23", false,-1);
        vcdp->declBus(c+64174,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma io_in_bits_rm", false,-1, 2,0);
        vcdp->declBus(c+31149,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma io_in_bits_fmaCmd", false,-1, 1,0);
        vcdp->declArray(c+31150,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma io_in_bits_in1", false,-1, 64,0);
    }
}

void VTestHarness::traceInitThis__1236(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declArray(c+31153,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma io_in_bits_in2", false,-1, 64,0);
        vcdp->declArray(c+31156,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma io_in_bits_in3", false,-1, 64,0);
        vcdp->declArray(c+31159,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma io_out_bits_data", false,-1, 64,0);
        vcdp->declBus(c+31162,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma io_out_bits_exc", false,-1, 4,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma_reset", false,-1);
        vcdp->declBit(c+64265,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma_io_validin", false,-1);
        vcdp->declBus(c+64266,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma_io_op", false,-1, 1,0);
        vcdp->declQuad(c+64267,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma_io_a", false,-1, 32,0);
        vcdp->declQuad(c+64269,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma_io_b", false,-1, 32,0);
        vcdp->declQuad(c+64271,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma_io_c", false,-1, 32,0);
        vcdp->declBus(c+64273,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma_io_roundingMode", false,-1, 2,0);
        vcdp->declQuad(c+31284,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma_io_out", false,-1, 32,0);
        vcdp->declBus(c+31162,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma_io_exceptionFlags", false,-1, 4,0);
        vcdp->declBit(c+64265,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma valid", false,-1);
        vcdp->declBus(c+64273,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma in_rm", false,-1, 2,0);
        vcdp->declBus(c+64266,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma in_fmaCmd", false,-1, 1,0);
        vcdp->declArray(c+64274,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma in_in1", false,-1, 64,0);
        vcdp->declArray(c+64277,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma in_in2", false,-1, 64,0);
        vcdp->declArray(c+64280,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma in_in3", false,-1, 64,0);
        vcdp->declArray(c+31286,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma zero", false,-1, 64,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma reset", false,-1);
        vcdp->declBit(c+64265,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma io_validin", false,-1);
        vcdp->declBus(c+64266,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma io_op", false,-1, 1,0);
        vcdp->declQuad(c+64267,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma io_a", false,-1, 32,0);
        vcdp->declQuad(c+64269,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma io_b", false,-1, 32,0);
        vcdp->declQuad(c+64271,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma io_c", false,-1, 32,0);
        vcdp->declBus(c+64273,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma io_roundingMode", false,-1, 2,0);
        vcdp->declQuad(c+31284,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma io_out", false,-1, 32,0);
        vcdp->declBus(c+31162,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma io_exceptionFlags", false,-1, 4,0);
        vcdp->declBus(c+64266,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_preMul_io_op", false,-1, 1,0);
        vcdp->declQuad(c+64267,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_preMul_io_a", false,-1, 32,0);
        vcdp->declQuad(c+64269,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_preMul_io_b", false,-1, 32,0);
        vcdp->declQuad(c+64271,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_preMul_io_c", false,-1, 32,0);
        vcdp->declBus(c+31289,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_preMul_io_mulAddA", false,-1, 23,0);
        vcdp->declBus(c+31290,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_preMul_io_mulAddB", false,-1, 23,0);
        vcdp->declQuad(c+31291,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_preMul_io_mulAddC", false,-1, 47,0);
        vcdp->declBit(c+31293,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_preMul_io_toPostMul_isSigNaNAny", false,-1);
        vcdp->declBit(c+31294,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_preMul_io_toPostMul_isNaNAOrB", false,-1);
        vcdp->declBit(c+64283,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_preMul_io_toPostMul_isInfA", false,-1);
        vcdp->declBit(c+64284,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_preMul_io_toPostMul_isZeroA", false,-1);
        vcdp->declBit(c+64285,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_preMul_io_toPostMul_isInfB", false,-1);
        vcdp->declBit(c+64286,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_preMul_io_toPostMul_isZeroB", false,-1);
        vcdp->declBit(c+64287,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_preMul_io_toPostMul_signProd", false,-1);
        vcdp->declBit(c+64288,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_preMul_io_toPostMul_isNaNC", false,-1);
        vcdp->declBit(c+64289,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_preMul_io_toPostMul_isInfC", false,-1);
        vcdp->declBit(c+64290,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_preMul_io_toPostMul_isZeroC", false,-1);
        vcdp->declBus(c+31295,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_preMul_io_toPostMul_sExpSum", false,-1, 9,0);
        vcdp->declBit(c+31296,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_preMul_io_toPostMul_doSubMags", false,-1);
        vcdp->declBit(c+31297,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_preMul_io_toPostMul_CIsDominant", false,-1);
        vcdp->declBus(c+31298,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_preMul_io_toPostMul_CDom_CAlignDist", false,-1, 4,0);
        vcdp->declBus(c+31299,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_preMul_io_toPostMul_highAlignedSigC", false,-1, 25,0);
        vcdp->declBit(c+31300,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_preMul_io_toPostMul_bit0AlignedSigC", false,-1);
        vcdp->declBit(c+64291,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul_io_fromPreMul_isSigNaNAny", false,-1);
        vcdp->declBit(c+64292,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul_io_fromPreMul_isNaNAOrB", false,-1);
        vcdp->declBit(c+64293,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul_io_fromPreMul_isInfA", false,-1);
        vcdp->declBit(c+64294,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul_io_fromPreMul_isZeroA", false,-1);
        vcdp->declBit(c+64295,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul_io_fromPreMul_isInfB", false,-1);
        vcdp->declBit(c+64296,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul_io_fromPreMul_isZeroB", false,-1);
        vcdp->declBit(c+64297,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul_io_fromPreMul_signProd", false,-1);
        vcdp->declBit(c+64298,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul_io_fromPreMul_isNaNC", false,-1);
        vcdp->declBit(c+64299,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul_io_fromPreMul_isInfC", false,-1);
        vcdp->declBit(c+64300,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul_io_fromPreMul_isZeroC", false,-1);
        vcdp->declBus(c+64301,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul_io_fromPreMul_sExpSum", false,-1, 9,0);
        vcdp->declBit(c+64302,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul_io_fromPreMul_doSubMags", false,-1);
        vcdp->declBit(c+64303,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul_io_fromPreMul_CIsDominant", false,-1);
        vcdp->declBus(c+64304,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul_io_fromPreMul_CDom_CAlignDist", false,-1, 4,0);
        vcdp->declBus(c+64305,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul_io_fromPreMul_highAlignedSigC", false,-1, 25,0);
        vcdp->declBit(c+64306,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul_io_fromPreMul_bit0AlignedSigC", false,-1);
        vcdp->declQuad(c+64307,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul_io_mulAddResult", false,-1, 48,0);
        vcdp->declBus(c+64309,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul_io_roundingMode", false,-1, 2,0);
        vcdp->declBit(c+31301,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul_io_invalidExc", false,-1);
        vcdp->declBit(c+64310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul_io_rawOut_isNaN", false,-1);
        vcdp->declBit(c+31302,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul_io_rawOut_isInf", false,-1);
        vcdp->declBit(c+31303,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul_io_rawOut_isZero", false,-1);
        vcdp->declBit(c+31304,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul_io_rawOut_sign", false,-1);
        vcdp->declBus(c+31305,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul_io_rawOut_sExp", false,-1, 9,0);
        vcdp->declBus(c+31306,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul_io_rawOut_sig", false,-1, 26,0);
        vcdp->declBit(c+64311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundRawFNToRecFN_io_invalidExc", false,-1);
        vcdp->declBit(c+64312,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundRawFNToRecFN_io_in_isNaN", false,-1);
        vcdp->declBit(c+64313,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundRawFNToRecFN_io_in_isInf", false,-1);
        vcdp->declBit(c+64314,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundRawFNToRecFN_io_in_isZero", false,-1);
        vcdp->declBit(c+64315,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundRawFNToRecFN_io_in_sign", false,-1);
        vcdp->declBus(c+64316,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundRawFNToRecFN_io_in_sExp", false,-1, 9,0);
        vcdp->declBus(c+64317,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundRawFNToRecFN_io_in_sig", false,-1, 26,0);
        vcdp->declBus(c+64318,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundRawFNToRecFN_io_roundingMode", false,-1, 2,0);
        vcdp->declQuad(c+31284,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundRawFNToRecFN_io_out", false,-1, 32,0);
        vcdp->declBus(c+31162,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundRawFNToRecFN_io_exceptionFlags", false,-1, 4,0);
        vcdp->declQuad(c+31307,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddResult", false,-1, 48,0);
        vcdp->declBit(c+64291,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul_io_fromPreMul_b_isSigNaNAny", false,-1);
        vcdp->declBit(c+64292,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul_io_fromPreMul_b_isNaNAOrB", false,-1);
        vcdp->declBit(c+64293,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul_io_fromPreMul_b_isInfA", false,-1);
        vcdp->declBit(c+64294,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul_io_fromPreMul_b_isZeroA", false,-1);
        vcdp->declBit(c+64295,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul_io_fromPreMul_b_isInfB", false,-1);
        vcdp->declBit(c+64296,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul_io_fromPreMul_b_isZeroB", false,-1);
        vcdp->declBit(c+64297,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul_io_fromPreMul_b_signProd", false,-1);
        vcdp->declBit(c+64298,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul_io_fromPreMul_b_isNaNC", false,-1);
        vcdp->declBit(c+64299,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul_io_fromPreMul_b_isInfC", false,-1);
        vcdp->declBit(c+64300,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul_io_fromPreMul_b_isZeroC", false,-1);
        vcdp->declBus(c+64301,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul_io_fromPreMul_b_sExpSum", false,-1, 9,0);
    }
}

void VTestHarness::traceInitThis__1237(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+64302,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul_io_fromPreMul_b_doSubMags", false,-1);
        vcdp->declBit(c+64303,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul_io_fromPreMul_b_CIsDominant", false,-1);
        vcdp->declBus(c+64304,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul_io_fromPreMul_b_CDom_CAlignDist", false,-1, 4,0);
        vcdp->declBus(c+64305,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul_io_fromPreMul_b_highAlignedSigC", false,-1, 25,0);
        vcdp->declBit(c+64306,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul_io_fromPreMul_b_bit0AlignedSigC", false,-1);
        vcdp->declQuad(c+64307,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul_io_mulAddResult_b", false,-1, 48,0);
        vcdp->declBus(c+64309,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul_io_roundingMode_b", false,-1, 2,0);
        vcdp->declBus(c+64319,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundingMode_stage0_b", false,-1, 2,0);
        vcdp->declBit(c+64320,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma valid_stage0_v", false,-1);
        vcdp->declBit(c+64311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundRawFNToRecFN_io_invalidExc_b", false,-1);
        vcdp->declBit(c+64312,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundRawFNToRecFN_io_in_b_isNaN", false,-1);
        vcdp->declBit(c+64313,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundRawFNToRecFN_io_in_b_isInf", false,-1);
        vcdp->declBit(c+64314,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundRawFNToRecFN_io_in_b_isZero", false,-1);
        vcdp->declBit(c+64315,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundRawFNToRecFN_io_in_b_sign", false,-1);
        vcdp->declBus(c+64316,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundRawFNToRecFN_io_in_b_sExp", false,-1, 9,0);
        vcdp->declBus(c+64317,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundRawFNToRecFN_io_in_b_sig", false,-1, 26,0);
        vcdp->declBus(c+64318,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundRawFNToRecFN_io_roundingMode_b", false,-1, 2,0);
        vcdp->declBus(c+64266,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_preMul io_op", false,-1, 1,0);
        vcdp->declQuad(c+64267,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_preMul io_a", false,-1, 32,0);
        vcdp->declQuad(c+64269,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_preMul io_b", false,-1, 32,0);
        vcdp->declQuad(c+64271,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_preMul io_c", false,-1, 32,0);
        vcdp->declBus(c+31289,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_preMul io_mulAddA", false,-1, 23,0);
        vcdp->declBus(c+31290,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_preMul io_mulAddB", false,-1, 23,0);
        vcdp->declQuad(c+31291,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_preMul io_mulAddC", false,-1, 47,0);
        vcdp->declBit(c+31293,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_preMul io_toPostMul_isSigNaNAny", false,-1);
        vcdp->declBit(c+31294,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_preMul io_toPostMul_isNaNAOrB", false,-1);
        vcdp->declBit(c+64283,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_preMul io_toPostMul_isInfA", false,-1);
        vcdp->declBit(c+64284,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_preMul io_toPostMul_isZeroA", false,-1);
        vcdp->declBit(c+64285,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_preMul io_toPostMul_isInfB", false,-1);
        vcdp->declBit(c+64286,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_preMul io_toPostMul_isZeroB", false,-1);
        vcdp->declBit(c+64287,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_preMul io_toPostMul_signProd", false,-1);
        vcdp->declBit(c+64288,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_preMul io_toPostMul_isNaNC", false,-1);
        vcdp->declBit(c+64289,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_preMul io_toPostMul_isInfC", false,-1);
        vcdp->declBit(c+64290,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_preMul io_toPostMul_isZeroC", false,-1);
        vcdp->declBus(c+31295,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_preMul io_toPostMul_sExpSum", false,-1, 9,0);
        vcdp->declBit(c+31296,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_preMul io_toPostMul_doSubMags", false,-1);
        vcdp->declBit(c+31297,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_preMul io_toPostMul_CIsDominant", false,-1);
        vcdp->declBus(c+31298,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_preMul io_toPostMul_CDom_CAlignDist", false,-1, 4,0);
        vcdp->declBus(c+31299,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_preMul io_toPostMul_highAlignedSigC", false,-1, 25,0);
        vcdp->declBit(c+31300,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_preMul io_toPostMul_bit0AlignedSigC", false,-1);
        vcdp->declBus(c+64321,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_preMul rawA_exp", false,-1, 8,0);
        vcdp->declBit(c+64284,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_preMul rawA_isZero", false,-1);
        vcdp->declBit(c+64322,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_preMul rawA_isSpecial", false,-1);
        vcdp->declBit(c+31309,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_preMul rawA__isNaN", false,-1);
        vcdp->declBit(c+64323,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_preMul rawA__sign", false,-1);
        vcdp->declBus(c+64324,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_preMul rawA__sExp", false,-1, 9,0);
        vcdp->declBus(c+31310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_preMul rawA__sig", false,-1, 24,0);
        vcdp->declBus(c+64325,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_preMul rawB_exp", false,-1, 8,0);
        vcdp->declBit(c+64286,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_preMul rawB_isZero", false,-1);
        vcdp->declBit(c+64326,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_preMul rawB_isSpecial", false,-1);
        vcdp->declBit(c+31311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_preMul rawB__isNaN", false,-1);
        vcdp->declBit(c+64327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_preMul rawB__sign", false,-1);
        vcdp->declBus(c+64328,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_preMul rawB__sExp", false,-1, 9,0);
        vcdp->declBus(c+31312,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_preMul rawB__sig", false,-1, 24,0);
        vcdp->declBus(c+64329,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_preMul rawC_exp", false,-1, 8,0);
        vcdp->declBit(c+64290,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_preMul rawC_isZero", false,-1);
        vcdp->declBit(c+64330,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_preMul rawC_isSpecial", false,-1);
        vcdp->declBit(c+64288,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_preMul rawC__isNaN", false,-1);
        vcdp->declBit(c+64331,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_preMul rawC__sign", false,-1);
        vcdp->declBus(c+64332,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_preMul rawC__sExp", false,-1, 9,0);
        vcdp->declBus(c+31313,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_preMul rawC__sig", false,-1, 24,0);
        vcdp->declBit(c+31314,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_preMul signProd", false,-1);
        vcdp->declBus(c+31315,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_preMul sExpAlignedProd", false,-1, 10,0);
        vcdp->declBit(c+31316,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_preMul doSubMags", false,-1);
        vcdp->declBus(c+31317,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_preMul sNatCAlignDist", false,-1, 10,0);
        vcdp->declBus(c+31318,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_preMul posNatCAlignDist", false,-1, 9,0);
        vcdp->declBit(c+31319,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_preMul isMinCAlign", false,-1);
        vcdp->declBit(c+31297,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_preMul CIsDominant", false,-1);
        vcdp->declBus(c+31320,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_preMul CAlignDist", false,-1, 6,0);
        vcdp->declArray(c+31321,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_preMul mainAlignedSigC", false,-1, 77,0);
        vcdp->declBit(c+31324,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_preMul reduced4CExtra_reducedVec_0", false,-1);
        vcdp->declBit(c+31325,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_preMul reduced4CExtra_reducedVec_1", false,-1);
        vcdp->declBit(c+31326,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_preMul reduced4CExtra_reducedVec_2", false,-1);
        vcdp->declBit(c+31327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_preMul reduced4CExtra_reducedVec_3", false,-1);
        vcdp->declBit(c+31328,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_preMul reduced4CExtra_reducedVec_4", false,-1);
        vcdp->declBit(c+31329,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_preMul reduced4CExtra_reducedVec_5", false,-1);
        vcdp->declBit(c+31330,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_preMul reduced4CExtra_reducedVec_6", false,-1);
        vcdp->declQuad(c+31331,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_preMul reduced4CExtra_shift", false,-1, 32,0);
        vcdp->declBit(c+31333,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_preMul reduced4CExtra", false,-1);
        vcdp->declArray(c+31334,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_preMul alignedSigC_hi", false,-1, 74,0);
        vcdp->declArray(c+31337,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_preMul alignedSigC", false,-1, 75,0);
        vcdp->declBit(c+64291,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul io_fromPreMul_isSigNaNAny", false,-1);
        vcdp->declBit(c+64292,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul io_fromPreMul_isNaNAOrB", false,-1);
        vcdp->declBit(c+64293,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul io_fromPreMul_isInfA", false,-1);
        vcdp->declBit(c+64294,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul io_fromPreMul_isZeroA", false,-1);
        vcdp->declBit(c+64295,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul io_fromPreMul_isInfB", false,-1);
        vcdp->declBit(c+64296,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul io_fromPreMul_isZeroB", false,-1);
        vcdp->declBit(c+64297,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul io_fromPreMul_signProd", false,-1);
        vcdp->declBit(c+64298,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul io_fromPreMul_isNaNC", false,-1);
        vcdp->declBit(c+64299,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul io_fromPreMul_isInfC", false,-1);
        vcdp->declBit(c+64300,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul io_fromPreMul_isZeroC", false,-1);
        vcdp->declBus(c+64301,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul io_fromPreMul_sExpSum", false,-1, 9,0);
        vcdp->declBit(c+64302,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul io_fromPreMul_doSubMags", false,-1);
        vcdp->declBit(c+64303,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul io_fromPreMul_CIsDominant", false,-1);
        vcdp->declBus(c+64304,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul io_fromPreMul_CDom_CAlignDist", false,-1, 4,0);
        vcdp->declBus(c+64305,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul io_fromPreMul_highAlignedSigC", false,-1, 25,0);
        vcdp->declBit(c+64306,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul io_fromPreMul_bit0AlignedSigC", false,-1);
        vcdp->declQuad(c+64307,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul io_mulAddResult", false,-1, 48,0);
        vcdp->declBus(c+64309,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul io_roundingMode", false,-1, 2,0);
        vcdp->declBit(c+31301,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul io_invalidExc", false,-1);
        vcdp->declBit(c+64310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul io_rawOut_isNaN", false,-1);
    }
}

void VTestHarness::traceInitThis__1238(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+31302,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul io_rawOut_isInf", false,-1);
        vcdp->declBit(c+31303,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul io_rawOut_isZero", false,-1);
        vcdp->declBit(c+31304,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul io_rawOut_sign", false,-1);
        vcdp->declBus(c+31305,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul io_rawOut_sExp", false,-1, 9,0);
        vcdp->declBus(c+31306,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul io_rawOut_sig", false,-1, 26,0);
        vcdp->declBit(c+64333,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul roundingMode_min", false,-1);
        vcdp->declBit(c+31340,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul CDom_sign", false,-1);
        vcdp->declArray(c+31341,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul sigSum", false,-1, 74,0);
        vcdp->declBus(c+64334,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul CDom_sExp", false,-1, 9,0);
        vcdp->declQuad(c+31344,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul CDom_absSigSum", false,-1, 49,0);
        vcdp->declBit(c+31346,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul CDom_absSigSumExtra", false,-1);
        vcdp->declBus(c+31347,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul CDom_mainSig", false,-1, 28,0);
        vcdp->declBit(c+31348,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul CDom_reduced4SigExtra_reducedVec_0", false,-1);
        vcdp->declBit(c+31349,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul CDom_reduced4SigExtra_reducedVec_1", false,-1);
        vcdp->declBit(c+31350,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul CDom_reduced4SigExtra_reducedVec_2", false,-1);
        vcdp->declBit(c+31351,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul CDom_reduced4SigExtra_reducedVec_3", false,-1);
        vcdp->declBit(c+31352,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul CDom_reduced4SigExtra_reducedVec_4", false,-1);
        vcdp->declBit(c+31353,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul CDom_reduced4SigExtra_reducedVec_5", false,-1);
        vcdp->declBit(c+31354,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul CDom_reduced4SigExtra_reducedVec_6", false,-1);
        vcdp->declBus(c+64335,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul CDom_reduced4SigExtra_shift", false,-1, 8,0);
        vcdp->declBit(c+31355,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul CDom_reduced4SigExtra", false,-1);
        vcdp->declBus(c+31356,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul CDom_sig", false,-1, 26,0);
        vcdp->declBit(c+31357,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul notCDom_signSigSum", false,-1);
        vcdp->declQuad(c+31358,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul notCDom_absSigSum", false,-1, 50,0);
        vcdp->declBit(c+31360,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_0", false,-1);
        vcdp->declBit(c+31361,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_1", false,-1);
        vcdp->declBit(c+31362,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_2", false,-1);
        vcdp->declBit(c+31363,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_3", false,-1);
        vcdp->declBit(c+31364,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_4", false,-1);
        vcdp->declBit(c+31365,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_5", false,-1);
        vcdp->declBit(c+31366,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_6", false,-1);
        vcdp->declBit(c+31367,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_7", false,-1);
        vcdp->declBit(c+31368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_8", false,-1);
        vcdp->declBit(c+31369,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_9", false,-1);
        vcdp->declBit(c+31370,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_10", false,-1);
        vcdp->declBit(c+31371,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_11", false,-1);
        vcdp->declBit(c+31372,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_12", false,-1);
        vcdp->declBit(c+31373,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_13", false,-1);
        vcdp->declBit(c+31374,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_14", false,-1);
        vcdp->declBit(c+31375,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_15", false,-1);
        vcdp->declBit(c+31376,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_16", false,-1);
        vcdp->declBit(c+31377,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_17", false,-1);
        vcdp->declBit(c+31378,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_18", false,-1);
        vcdp->declBit(c+31379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_19", false,-1);
        vcdp->declBit(c+31380,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_20", false,-1);
        vcdp->declBit(c+31381,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_21", false,-1);
        vcdp->declBit(c+31382,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_22", false,-1);
        vcdp->declBit(c+31383,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_23", false,-1);
        vcdp->declBit(c+31384,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_24", false,-1);
        vcdp->declBit(c+31385,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_25", false,-1);
        vcdp->declBus(c+31386,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_lo_lo", false,-1, 5,0);
        vcdp->declBus(c+31387,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_lo", false,-1, 12,0);
        vcdp->declBus(c+31388,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_hi_lo", false,-1, 5,0);
        vcdp->declBus(c+31389,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum", false,-1, 25,0);
        vcdp->declBus(c+31390,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul notCDom_normDistReduced2", false,-1, 4,0);
        vcdp->declBus(c+31391,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul notCDom_nearNormDist", false,-1, 5,0);
        vcdp->declBus(c+31392,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul notCDom_sExp", false,-1, 9,0);
        vcdp->declBus(c+31393,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul notCDom_mainSig", false,-1, 28,0);
        vcdp->declBit(c+31394,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul notCDom_reduced4SigExtra_reducedVec_0", false,-1);
        vcdp->declBit(c+31395,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul notCDom_reduced4SigExtra_reducedVec_1", false,-1);
        vcdp->declBit(c+31396,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul notCDom_reduced4SigExtra_reducedVec_2", false,-1);
        vcdp->declBit(c+31397,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul notCDom_reduced4SigExtra_reducedVec_3", false,-1);
        vcdp->declBit(c+31398,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul notCDom_reduced4SigExtra_reducedVec_4", false,-1);
        vcdp->declBit(c+31399,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul notCDom_reduced4SigExtra_reducedVec_5", false,-1);
        vcdp->declBit(c+31400,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul notCDom_reduced4SigExtra_reducedVec_6", false,-1);
        vcdp->declBus(c+31401,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul notCDom_reduced4SigExtra_shift", false,-1, 16,0);
        vcdp->declBit(c+31402,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul notCDom_reduced4SigExtra", false,-1);
        vcdp->declBus(c+31403,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul notCDom_sig", false,-1, 26,0);
        vcdp->declBit(c+31404,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul notCDom_completeCancellation", false,-1);
        vcdp->declBit(c+31405,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul notCDom_sign", false,-1);
        vcdp->declBit(c+31406,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul notNaN_isInfProd", false,-1);
        vcdp->declBit(c+31302,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul notNaN_isInfOut", false,-1);
        vcdp->declBit(c+31407,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma mulAddRecFNToRaw_postMul notNaN_addZeros", false,-1);
        vcdp->declBit(c+64311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundRawFNToRecFN io_invalidExc", false,-1);
        vcdp->declBit(c+64312,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundRawFNToRecFN io_in_isNaN", false,-1);
        vcdp->declBit(c+64313,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundRawFNToRecFN io_in_isInf", false,-1);
        vcdp->declBit(c+64314,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundRawFNToRecFN io_in_isZero", false,-1);
        vcdp->declBit(c+64315,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundRawFNToRecFN io_in_sign", false,-1);
        vcdp->declBus(c+64316,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundRawFNToRecFN io_in_sExp", false,-1, 9,0);
        vcdp->declBus(c+64317,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundRawFNToRecFN io_in_sig", false,-1, 26,0);
        vcdp->declBus(c+64318,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundRawFNToRecFN io_roundingMode", false,-1, 2,0);
        vcdp->declQuad(c+31284,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundRawFNToRecFN io_out", false,-1, 32,0);
        vcdp->declBus(c+31162,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundRawFNToRecFN io_exceptionFlags", false,-1, 4,0);
        vcdp->declBit(c+64311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundRawFNToRecFN roundAnyRawFNToRecFN_io_invalidExc", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundRawFNToRecFN roundAnyRawFNToRecFN_io_infiniteExc", false,-1);
        vcdp->declBit(c+64312,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundRawFNToRecFN roundAnyRawFNToRecFN_io_in_isNaN", false,-1);
        vcdp->declBit(c+64313,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundRawFNToRecFN roundAnyRawFNToRecFN_io_in_isInf", false,-1);
        vcdp->declBit(c+64314,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundRawFNToRecFN roundAnyRawFNToRecFN_io_in_isZero", false,-1);
        vcdp->declBit(c+64315,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundRawFNToRecFN roundAnyRawFNToRecFN_io_in_sign", false,-1);
        vcdp->declBus(c+64316,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundRawFNToRecFN roundAnyRawFNToRecFN_io_in_sExp", false,-1, 9,0);
        vcdp->declBus(c+64317,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundRawFNToRecFN roundAnyRawFNToRecFN_io_in_sig", false,-1, 26,0);
        vcdp->declBus(c+64318,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundRawFNToRecFN roundAnyRawFNToRecFN_io_roundingMode", false,-1, 2,0);
        vcdp->declQuad(c+31284,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundRawFNToRecFN roundAnyRawFNToRecFN_io_out", false,-1, 32,0);
        vcdp->declBus(c+31162,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundRawFNToRecFN roundAnyRawFNToRecFN_io_exceptionFlags", false,-1, 4,0);
        vcdp->declBit(c+64311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundRawFNToRecFN roundAnyRawFNToRecFN io_invalidExc", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundRawFNToRecFN roundAnyRawFNToRecFN io_infiniteExc", false,-1);
        vcdp->declBit(c+64312,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundRawFNToRecFN roundAnyRawFNToRecFN io_in_isNaN", false,-1);
        vcdp->declBit(c+64313,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundRawFNToRecFN roundAnyRawFNToRecFN io_in_isInf", false,-1);
        vcdp->declBit(c+64314,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundRawFNToRecFN roundAnyRawFNToRecFN io_in_isZero", false,-1);
        vcdp->declBit(c+64315,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundRawFNToRecFN roundAnyRawFNToRecFN io_in_sign", false,-1);
        vcdp->declBus(c+64316,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundRawFNToRecFN roundAnyRawFNToRecFN io_in_sExp", false,-1, 9,0);
    }
}

void VTestHarness::traceInitThis__1239(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+64317,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundRawFNToRecFN roundAnyRawFNToRecFN io_in_sig", false,-1, 26,0);
        vcdp->declBus(c+64318,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundRawFNToRecFN roundAnyRawFNToRecFN io_roundingMode", false,-1, 2,0);
        vcdp->declQuad(c+31284,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundRawFNToRecFN roundAnyRawFNToRecFN io_out", false,-1, 32,0);
        vcdp->declBus(c+31162,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundRawFNToRecFN roundAnyRawFNToRecFN io_exceptionFlags", false,-1, 4,0);
        vcdp->declBit(c+64336,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundRawFNToRecFN roundAnyRawFNToRecFN roundingMode_near_even", false,-1);
        vcdp->declBit(c+64337,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundRawFNToRecFN roundAnyRawFNToRecFN roundingMode_min", false,-1);
        vcdp->declBit(c+64338,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundRawFNToRecFN roundAnyRawFNToRecFN roundingMode_max", false,-1);
        vcdp->declBit(c+64339,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundRawFNToRecFN roundAnyRawFNToRecFN roundingMode_near_maxMag", false,-1);
        vcdp->declBit(c+64340,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundRawFNToRecFN roundAnyRawFNToRecFN roundingMode_odd", false,-1);
        vcdp->declBit(c+31408,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundRawFNToRecFN roundAnyRawFNToRecFN roundMagUp", false,-1);
        vcdp->declBit(c+64341,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundRawFNToRecFN roundAnyRawFNToRecFN doShiftSigDown1", false,-1);
        vcdp->declBit(c+64342,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundRawFNToRecFN roundAnyRawFNToRecFN roundMask_msb", false,-1);
        vcdp->declBus(c+64343,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundRawFNToRecFN roundAnyRawFNToRecFN roundMask_lsbs", false,-1, 7,0);
        vcdp->declBit(c+64344,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundRawFNToRecFN roundAnyRawFNToRecFN roundMask_msb_1", false,-1);
        vcdp->declBus(c+64345,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundRawFNToRecFN roundAnyRawFNToRecFN roundMask_lsbs_1", false,-1, 6,0);
        vcdp->declBit(c+64346,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundRawFNToRecFN roundAnyRawFNToRecFN roundMask_msb_2", false,-1);
        vcdp->declBus(c+64347,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundRawFNToRecFN roundAnyRawFNToRecFN roundMask_lsbs_2", false,-1, 5,0);
        vcdp->declArray(c+64348,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundRawFNToRecFN roundAnyRawFNToRecFN roundMask_shift", false,-1, 64,0);
        vcdp->declBus(c+31409,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundRawFNToRecFN roundAnyRawFNToRecFN roundMask", false,-1, 26,0);
        vcdp->declBus(c+31410,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundRawFNToRecFN roundAnyRawFNToRecFN shiftedRoundMask", false,-1, 26,0);
        vcdp->declBus(c+31411,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundRawFNToRecFN roundAnyRawFNToRecFN roundPosMask", false,-1, 26,0);
        vcdp->declBit(c+31412,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundRawFNToRecFN roundAnyRawFNToRecFN roundPosBit", false,-1);
        vcdp->declBit(c+31413,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundRawFNToRecFN roundAnyRawFNToRecFN anyRoundExtra", false,-1);
        vcdp->declBit(c+31414,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundRawFNToRecFN roundAnyRawFNToRecFN anyRound", false,-1);
        vcdp->declBit(c+31415,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundRawFNToRecFN roundAnyRawFNToRecFN roundIncr", false,-1);
        vcdp->declBus(c+31416,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundRawFNToRecFN roundAnyRawFNToRecFN roundedSig", false,-1, 25,0);
        vcdp->declBus(c+31417,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundRawFNToRecFN roundAnyRawFNToRecFN sRoundedExp", false,-1, 10,0);
        vcdp->declBus(c+31418,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundRawFNToRecFN roundAnyRawFNToRecFN common_expOut", false,-1, 8,0);
        vcdp->declBus(c+31419,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundRawFNToRecFN roundAnyRawFNToRecFN common_fractOut", false,-1, 22,0);
        vcdp->declBit(c+31420,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundRawFNToRecFN roundAnyRawFNToRecFN common_overflow", false,-1);
        vcdp->declBit(c+31421,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundRawFNToRecFN roundAnyRawFNToRecFN common_totalUnderflow", false,-1);
        vcdp->declBit(c+64351,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundRawFNToRecFN roundAnyRawFNToRecFN unboundedRange_roundPosBit", false,-1);
        vcdp->declBit(c+64352,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundRawFNToRecFN roundAnyRawFNToRecFN unboundedRange_anyRound", false,-1);
        vcdp->declBit(c+31422,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundRawFNToRecFN roundAnyRawFNToRecFN unboundedRange_roundIncr", false,-1);
        vcdp->declBit(c+31423,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundRawFNToRecFN roundAnyRawFNToRecFN roundCarry", false,-1);
        vcdp->declBit(c+31424,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundRawFNToRecFN roundAnyRawFNToRecFN common_underflow", false,-1);
        vcdp->declBit(c+31425,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundRawFNToRecFN roundAnyRawFNToRecFN common_inexact", false,-1);
        vcdp->declBit(c+31426,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundRawFNToRecFN roundAnyRawFNToRecFN isNaNOut", false,-1);
        vcdp->declBit(c+64313,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundRawFNToRecFN roundAnyRawFNToRecFN notNaN_isSpecialInfOut", false,-1);
        vcdp->declBit(c+31427,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundRawFNToRecFN roundAnyRawFNToRecFN commonCase", false,-1);
        vcdp->declBit(c+31428,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundRawFNToRecFN roundAnyRawFNToRecFN overflow", false,-1);
        vcdp->declBit(c+31429,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundRawFNToRecFN roundAnyRawFNToRecFN underflow", false,-1);
        vcdp->declBit(c+31430,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundRawFNToRecFN roundAnyRawFNToRecFN inexact", false,-1);
        vcdp->declBit(c+31431,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundRawFNToRecFN roundAnyRawFNToRecFN overflow_roundMagUp", false,-1);
        vcdp->declBit(c+31432,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundRawFNToRecFN roundAnyRawFNToRecFN pegMinNonzeroMagOut", false,-1);
        vcdp->declBit(c+31433,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundRawFNToRecFN roundAnyRawFNToRecFN pegMaxFiniteMagOut", false,-1);
        vcdp->declBit(c+31434,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundRawFNToRecFN roundAnyRawFNToRecFN notNaN_isInfOut", false,-1);
        vcdp->declBit(c+31435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundRawFNToRecFN roundAnyRawFNToRecFN signOut", false,-1);
        vcdp->declBus(c+31436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundRawFNToRecFN roundAnyRawFNToRecFN expOut", false,-1, 8,0);
        vcdp->declBus(c+31437,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundRawFNToRecFN roundAnyRawFNToRecFN fractOut", false,-1, 22,0);
        vcdp->declBus(c+31438,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundRawFNToRecFN roundAnyRawFNToRecFN io_out_hi", false,-1, 9,0);
        vcdp->declBus(c+31439,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundRawFNToRecFN roundAnyRawFNToRecFN io_exceptionFlags_lo", false,-1, 1,0);
        vcdp->declBus(c+31440,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt sfma fma roundRawFNToRecFN roundAnyRawFNToRecFN io_exceptionFlags_hi", false,-1, 2,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu clock", false,-1);
        vcdp->declBit(c+31163,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu io_in_valid", false,-1);
        vcdp->declBit(c+64175,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu io_in_bits_ren2", false,-1);
        vcdp->declBus(c+64176,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu io_in_bits_typeTagIn", false,-1, 1,0);
        vcdp->declBus(c+64177,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu io_in_bits_typeTagOut", false,-1, 1,0);
        vcdp->declBit(c+64178,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu io_in_bits_wflags", false,-1);
        vcdp->declBus(c+31164,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu io_in_bits_rm", false,-1, 2,0);
        vcdp->declBus(c+64179,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu io_in_bits_typ", false,-1, 1,0);
        vcdp->declBus(c+64180,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu io_in_bits_fmt", false,-1, 1,0);
        vcdp->declArray(c+31165,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu io_in_bits_in1", false,-1, 64,0);
        vcdp->declArray(c+31168,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu io_in_bits_in2", false,-1, 64,0);
        vcdp->declBus(c+64181,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu io_out_bits_in_rm", false,-1, 2,0);
        vcdp->declArray(c+64182,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu io_out_bits_in_in1", false,-1, 64,0);
        vcdp->declArray(c+64185,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu io_out_bits_in_in2", false,-1, 64,0);
        vcdp->declBit(c+31171,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu io_out_bits_lt", false,-1);
        vcdp->declQuad(c+10574,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu io_out_bits_store", false,-1, 63,0);
        vcdp->declQuad(c+10576,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu io_out_bits_toint", false,-1, 63,0);
        vcdp->declBus(c+31172,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu io_out_bits_exc", false,-1, 4,0);
        vcdp->declArray(c+64182,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu dcmp_io_a", false,-1, 64,0);
        vcdp->declArray(c+64185,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu dcmp_io_b", false,-1, 64,0);
        vcdp->declBit(c+64353,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu dcmp_io_signaling", false,-1);
        vcdp->declBit(c+31441,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu dcmp_io_lt", false,-1);
        vcdp->declBit(c+31442,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu dcmp_io_eq", false,-1);
        vcdp->declBus(c+31443,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu dcmp_io_exceptionFlags", false,-1, 4,0);
        vcdp->declArray(c+64182,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu conv_io_in", false,-1, 64,0);
        vcdp->declBus(c+64181,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu conv_io_roundingMode", false,-1, 2,0);
        vcdp->declBit(c+64354,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu conv_io_signedOut", false,-1);
        vcdp->declQuad(c+31444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu conv_io_out", false,-1, 63,0);
        vcdp->declBus(c+31446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu conv_io_intExceptionFlags", false,-1, 2,0);
        vcdp->declArray(c+64182,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu narrow_io_in", false,-1, 64,0);
        vcdp->declBus(c+64181,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu narrow_io_roundingMode", false,-1, 2,0);
        vcdp->declBit(c+64354,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu narrow_io_signedOut", false,-1);
        vcdp->declBus(c+31447,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu narrow_io_intExceptionFlags", false,-1, 2,0);
        vcdp->declBit(c+64355,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu in_ren2", false,-1);
        vcdp->declBus(c+64356,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu in_typeTagOut", false,-1, 1,0);
        vcdp->declBit(c+64357,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu in_wflags", false,-1);
        vcdp->declBus(c+64181,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu in_rm", false,-1, 2,0);
        vcdp->declBus(c+64358,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu in_typ", false,-1, 1,0);
        vcdp->declBus(c+64359,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu in_fmt", false,-1, 1,0);
        vcdp->declArray(c+64182,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu in_in1", false,-1, 64,0);
        vcdp->declArray(c+64185,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu in_in2", false,-1, 64,0);
        vcdp->declBus(c+64250,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu store_unrecoded_rawIn_exp", false,-1, 11,0);
        vcdp->declBit(c+64360,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu store_unrecoded_rawIn_isZero", false,-1);
        vcdp->declBit(c+64361,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu store_unrecoded_rawIn_isSpecial", false,-1);
        vcdp->declBit(c+64362,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu store_unrecoded_rawIn__isNaN", false,-1);
        vcdp->declBit(c+31448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu store_unrecoded_rawIn__isInf", false,-1);
        vcdp->declBit(c+64247,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu store_unrecoded_rawIn__sign", false,-1);
        vcdp->declBus(c+64363,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu store_unrecoded_rawIn__sExp", false,-1, 12,0);
    }
}

void VTestHarness::traceInitThis__1240(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declQuad(c+31449,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu store_unrecoded_rawIn__sig", false,-1, 53,0);
        vcdp->declBit(c+64364,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu store_unrecoded_isSubnormal", false,-1);
        vcdp->declBus(c+64365,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu store_unrecoded_denormShiftDist", false,-1, 5,0);
        vcdp->declQuad(c+31451,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu store_unrecoded_denormFract", false,-1, 51,0);
        vcdp->declBus(c+31453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu store_unrecoded_expOut", false,-1, 10,0);
        vcdp->declQuad(c+31454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu store_unrecoded_fractOut", false,-1, 51,0);
        vcdp->declQuad(c+31456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu store_unrecoded", false,-1, 63,0);
        vcdp->declQuad(c+31458,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu store_prevRecoded", false,-1, 32,0);
        vcdp->declBus(c+31460,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu store_prevUnrecoded_rawIn_exp", false,-1, 8,0);
        vcdp->declBit(c+31461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu store_prevUnrecoded_rawIn_isZero", false,-1);
        vcdp->declBit(c+31462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu store_prevUnrecoded_rawIn_isSpecial", false,-1);
        vcdp->declBit(c+31463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu store_prevUnrecoded_rawIn__isNaN", false,-1);
        vcdp->declBit(c+31464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu store_prevUnrecoded_rawIn__isInf", false,-1);
        vcdp->declBit(c+31465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu store_prevUnrecoded_rawIn__sign", false,-1);
        vcdp->declBus(c+31466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu store_prevUnrecoded_rawIn__sExp", false,-1, 9,0);
        vcdp->declBus(c+31467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu store_prevUnrecoded_rawIn__sig", false,-1, 24,0);
        vcdp->declBit(c+31468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu store_prevUnrecoded_isSubnormal", false,-1);
        vcdp->declBus(c+31469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu store_prevUnrecoded_denormShiftDist", false,-1, 4,0);
        vcdp->declBus(c+31470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu store_prevUnrecoded_denormFract", false,-1, 22,0);
        vcdp->declBus(c+31471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu store_prevUnrecoded_expOut", false,-1, 7,0);
        vcdp->declBus(c+31472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu store_prevUnrecoded_fractOut", false,-1, 22,0);
        vcdp->declBus(c+31473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu store_prevUnrecoded", false,-1, 31,0);
        vcdp->declBit(c+64366,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu store_truncIdx", false,-1);
        vcdp->declQuad(c+31474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu store", false,-1, 63,0);
        vcdp->declBit(c+64367,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu intType_x6", false,-1);
        vcdp->declBit(c+64368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu cvtType", false,-1);
        vcdp->declBit(c+31476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu invalid", false,-1);
        vcdp->declBit(c+31477,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu excSign", false,-1);
        vcdp->declBit(c+64369,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu classify_out_isQNaN_1", false,-1);
        vcdp->declBit(c+64370,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu classify_out_isSNaN_1", false,-1);
        vcdp->declBus(c+64371,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu classify_out_codeHi_1", false,-1, 1,0);
        vcdp->declBit(c+64372,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu classify_out_isSpecial_1", false,-1);
        vcdp->declBit(c+31478,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu classify_out_isInf_1", false,-1);
        vcdp->declBit(c+64373,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu classify_out_isHighSubnormalIn_1", false,-1);
        vcdp->declBit(c+31479,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu classify_out_isNormal_1", false,-1);
        vcdp->declBit(c+31480,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu classify_out_isSubnormal_1", false,-1);
        vcdp->declBit(c+64374,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu classify_out_isZero_1", false,-1);
        vcdp->declBus(c+64253,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu classify_out_expOut_commonCase", false,-1, 11,0);
        vcdp->declBus(c+64254,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu classify_out_expOut", false,-1, 8,0);
        vcdp->declBus(c+64251,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu classify_out_fractOut", false,-1, 22,0);
        vcdp->declBus(c+31481,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu classify_out_code", false,-1, 2,0);
        vcdp->declBit(c+31482,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu classify_out_isNaN", false,-1);
        vcdp->declBit(c+31483,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu classify_out_isQNaN", false,-1);
        vcdp->declBit(c+31484,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu classify_out_isSNaN", false,-1);
        vcdp->declBus(c+31485,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu classify_out_codeHi", false,-1, 1,0);
        vcdp->declBit(c+31486,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu classify_out_isSpecial", false,-1);
        vcdp->declBit(c+31487,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu classify_out_isInf", false,-1);
        vcdp->declBit(c+31488,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu classify_out_sign_1", false,-1);
        vcdp->declBit(c+31489,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu classify_out_isHighSubnormalIn", false,-1);
        vcdp->declBit(c+31490,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu classify_out_isNormal", false,-1);
        vcdp->declBit(c+31491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu classify_out_isSubnormal", false,-1);
        vcdp->declBit(c+31492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu classify_out_isZero", false,-1);
        vcdp->declBus(c+31493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu classify_out", false,-1, 9,0);
        vcdp->declQuad(c+31494,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu toint", false,-1, 63,0);
        vcdp->declBit(c+64375,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu intType", false,-1);
        vcdp->declArray(c+64182,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu dcmp io_a", false,-1, 64,0);
        vcdp->declArray(c+64185,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu dcmp io_b", false,-1, 64,0);
        vcdp->declBit(c+64353,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu dcmp io_signaling", false,-1);
        vcdp->declBit(c+31441,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu dcmp io_lt", false,-1);
        vcdp->declBit(c+31442,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu dcmp io_eq", false,-1);
        vcdp->declBus(c+31443,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu dcmp io_exceptionFlags", false,-1, 4,0);
        vcdp->declBus(c+64250,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu dcmp rawA_exp", false,-1, 11,0);
        vcdp->declBit(c+64360,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu dcmp rawA_isZero", false,-1);
        vcdp->declBit(c+64361,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu dcmp rawA_isSpecial", false,-1);
        vcdp->declBit(c+31496,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu dcmp rawA__isNaN", false,-1);
        vcdp->declBit(c+64376,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu dcmp rawA__isInf", false,-1);
        vcdp->declBit(c+64247,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu dcmp rawA__sign", false,-1);
        vcdp->declBus(c+64363,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu dcmp rawA__sExp", false,-1, 12,0);
        vcdp->declQuad(c+31497,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu dcmp rawA__sig", false,-1, 53,0);
        vcdp->declBus(c+64259,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu dcmp rawB_exp", false,-1, 11,0);
        vcdp->declBit(c+64377,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu dcmp rawB_isZero", false,-1);
        vcdp->declBit(c+64378,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu dcmp rawB_isSpecial", false,-1);
        vcdp->declBit(c+31499,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu dcmp rawB__isNaN", false,-1);
        vcdp->declBit(c+64379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu dcmp rawB__isInf", false,-1);
        vcdp->declBit(c+64256,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu dcmp rawB__sign", false,-1);
        vcdp->declBus(c+64380,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu dcmp rawB__sExp", false,-1, 12,0);
        vcdp->declQuad(c+31500,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu dcmp rawB__sig", false,-1, 53,0);
        vcdp->declBit(c+31502,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu dcmp ordered", false,-1);
        vcdp->declBit(c+31503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu dcmp bothInfs", false,-1);
        vcdp->declBit(c+31504,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu dcmp bothZeros", false,-1);
        vcdp->declBit(c+31505,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu dcmp eqExps", false,-1);
        vcdp->declBit(c+31506,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu dcmp common_ltMags", false,-1);
        vcdp->declBit(c+31507,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu dcmp common_eqMags", false,-1);
        vcdp->declBit(c+31508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu dcmp ordered_lt", false,-1);
        vcdp->declBit(c+31509,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu dcmp ordered_eq", false,-1);
        vcdp->declBit(c+31510,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu dcmp invalid", false,-1);
        vcdp->declArray(c+64182,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu conv io_in", false,-1, 64,0);
        vcdp->declBus(c+64181,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu conv io_roundingMode", false,-1, 2,0);
        vcdp->declBit(c+64354,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu conv io_signedOut", false,-1);
        vcdp->declQuad(c+31444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu conv io_out", false,-1, 63,0);
        vcdp->declBus(c+31446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu conv io_intExceptionFlags", false,-1, 2,0);
        vcdp->declBus(c+64250,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu conv rawIn_exp", false,-1, 11,0);
        vcdp->declBit(c+64360,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu conv rawIn_isZero", false,-1);
        vcdp->declBit(c+64361,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu conv rawIn_isSpecial", false,-1);
        vcdp->declBit(c+31511,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu conv rawIn__isNaN", false,-1);
        vcdp->declBit(c+64376,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu conv rawIn__isInf", false,-1);
        vcdp->declBit(c+64247,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu conv rawIn__sign", false,-1);
        vcdp->declBus(c+64363,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu conv rawIn__sExp", false,-1, 12,0);
        vcdp->declQuad(c+64381,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu conv rawIn__sig", false,-1, 53,0);
        vcdp->declBit(c+64383,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu conv magGeOne", false,-1);
        vcdp->declBus(c+64384,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu conv posExp", false,-1, 10,0);
    }
}

void VTestHarness::traceInitThis__1241(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+31512,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu conv magJustBelowOne", false,-1);
        vcdp->declBit(c+64385,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu conv roundingMode_near_even", false,-1);
        vcdp->declBit(c+64386,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu conv roundingMode_min", false,-1);
        vcdp->declBit(c+64387,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu conv roundingMode_max", false,-1);
        vcdp->declBit(c+64388,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu conv roundingMode_near_maxMag", false,-1);
        vcdp->declBit(c+64389,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu conv roundingMode_odd", false,-1);
        vcdp->declArray(c+31513,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu conv shiftedSig", false,-1, 115,0);
        vcdp->declArray(c+31517,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu conv alignedSig", false,-1, 65,0);
        vcdp->declQuad(c+31520,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu conv unroundedInt", false,-1, 63,0);
        vcdp->declBit(c+31522,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu conv common_inexact", false,-1);
        vcdp->declBit(c+31523,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu conv roundIncr_near_even", false,-1);
        vcdp->declBit(c+31524,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu conv roundIncr_near_maxMag", false,-1);
        vcdp->declBit(c+31525,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu conv roundIncr", false,-1);
        vcdp->declQuad(c+31526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu conv complUnroundedInt", false,-1, 63,0);
        vcdp->declQuad(c+31528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu conv roundedInt", false,-1, 63,0);
        vcdp->declBit(c+64390,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu conv magGeOne_atOverflowEdge", false,-1);
        vcdp->declBit(c+31530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu conv roundCarryBut2", false,-1);
        vcdp->declBit(c+31531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu conv common_overflow", false,-1);
        vcdp->declBit(c+31532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu conv invalidExc", false,-1);
        vcdp->declBit(c+31533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu conv overflow", false,-1);
        vcdp->declBit(c+31534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu conv inexact", false,-1);
        vcdp->declBit(c+31535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu conv excSign", false,-1);
        vcdp->declQuad(c+31536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu conv excOut", false,-1, 63,0);
        vcdp->declBus(c+31538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu conv io_intExceptionFlags_hi", false,-1, 1,0);
        vcdp->declArray(c+64182,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu narrow io_in", false,-1, 64,0);
        vcdp->declBus(c+64181,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu narrow io_roundingMode", false,-1, 2,0);
        vcdp->declBit(c+64354,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu narrow io_signedOut", false,-1);
        vcdp->declBus(c+31447,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu narrow io_intExceptionFlags", false,-1, 2,0);
        vcdp->declBus(c+64250,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu narrow rawIn_exp", false,-1, 11,0);
        vcdp->declBit(c+64360,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu narrow rawIn_isZero", false,-1);
        vcdp->declBit(c+64361,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu narrow rawIn_isSpecial", false,-1);
        vcdp->declBit(c+64362,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu narrow rawIn__isNaN", false,-1);
        vcdp->declBit(c+64376,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu narrow rawIn__isInf", false,-1);
        vcdp->declBit(c+64247,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu narrow rawIn__sign", false,-1);
        vcdp->declBus(c+64363,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu narrow rawIn__sExp", false,-1, 12,0);
        vcdp->declQuad(c+64381,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu narrow rawIn__sig", false,-1, 53,0);
        vcdp->declBit(c+64383,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu narrow magGeOne", false,-1);
        vcdp->declBus(c+64384,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu narrow posExp", false,-1, 10,0);
        vcdp->declBit(c+31539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu narrow magJustBelowOne", false,-1);
        vcdp->declBit(c+64385,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu narrow roundingMode_near_even", false,-1);
        vcdp->declBit(c+64386,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu narrow roundingMode_min", false,-1);
        vcdp->declBit(c+64387,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu narrow roundingMode_max", false,-1);
        vcdp->declBit(c+64388,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu narrow roundingMode_near_maxMag", false,-1);
        vcdp->declBit(c+64389,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu narrow roundingMode_odd", false,-1);
        vcdp->declArray(c+31540,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu narrow shiftedSig", false,-1, 83,0);
        vcdp->declQuad(c+31543,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu narrow alignedSig", false,-1, 33,0);
        vcdp->declBus(c+31545,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu narrow unroundedInt", false,-1, 31,0);
        vcdp->declBit(c+31546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu narrow common_inexact", false,-1);
        vcdp->declBit(c+31547,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu narrow roundIncr_near_even", false,-1);
        vcdp->declBit(c+31548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu narrow roundIncr_near_maxMag", false,-1);
        vcdp->declBit(c+31549,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu narrow roundIncr", false,-1);
        vcdp->declBit(c+64391,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu narrow magGeOne_atOverflowEdge", false,-1);
        vcdp->declBit(c+31550,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu narrow roundCarryBut2", false,-1);
        vcdp->declBit(c+31551,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu narrow common_overflow", false,-1);
        vcdp->declBit(c+31552,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu narrow invalidExc", false,-1);
        vcdp->declBit(c+31553,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu narrow overflow", false,-1);
        vcdp->declBit(c+31554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu narrow inexact", false,-1);
        vcdp->declBus(c+31555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpiu narrow io_intExceptionFlags_hi", false,-1, 1,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu reset", false,-1);
        vcdp->declBit(c+31173,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu io_in_valid", false,-1);
        vcdp->declBus(c+64176,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu io_in_bits_typeTagIn", false,-1, 1,0);
        vcdp->declBit(c+64178,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu io_in_bits_wflags", false,-1);
        vcdp->declBus(c+31164,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu io_in_bits_rm", false,-1, 2,0);
        vcdp->declBus(c+64179,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu io_in_bits_typ", false,-1, 1,0);
        vcdp->declQuad(c+10570,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu io_in_bits_in1", false,-1, 63,0);
        vcdp->declArray(c+64188,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu io_out_bits_data", false,-1, 64,0);
        vcdp->declBus(c+64191,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu io_out_bits_exc", false,-1, 4,0);
        vcdp->declBit(c+64392,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f_io_signedIn", false,-1);
        vcdp->declQuad(c+31556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f_io_in", false,-1, 63,0);
        vcdp->declBus(c+64393,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f_io_roundingMode", false,-1, 2,0);
        vcdp->declQuad(c+31558,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f_io_out", false,-1, 32,0);
        vcdp->declBus(c+31560,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f_io_exceptionFlags", false,-1, 4,0);
        vcdp->declBit(c+64392,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f_1_io_signedIn", false,-1);
        vcdp->declQuad(c+31561,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f_1_io_in", false,-1, 63,0);
        vcdp->declBus(c+64393,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f_1_io_roundingMode", false,-1, 2,0);
        vcdp->declArray(c+31563,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f_1_io_out", false,-1, 64,0);
        vcdp->declBus(c+31566,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f_1_io_exceptionFlags", false,-1, 4,0);
        vcdp->declBit(c+64394,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu inPipe_valid", false,-1);
        vcdp->declBus(c+64395,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu inPipe_bits_typeTagIn", false,-1, 1,0);
        vcdp->declBit(c+64396,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu inPipe_bits_wflags", false,-1);
        vcdp->declBus(c+64393,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu inPipe_bits_rm", false,-1, 2,0);
        vcdp->declBus(c+64397,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu inPipe_bits_typ", false,-1, 1,0);
        vcdp->declQuad(c+64398,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu inPipe_bits_in1", false,-1, 63,0);
        vcdp->declBit(c+64400,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu mux_data_truncIdx", false,-1);
        vcdp->declBit(c+31567,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu mux_data_rawIn_sign", false,-1);
        vcdp->declBus(c+31568,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu mux_data_rawIn_expIn", false,-1, 10,0);
        vcdp->declQuad(c+31569,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu mux_data_rawIn_fractIn", false,-1, 51,0);
        vcdp->declBit(c+31571,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu mux_data_rawIn_isZeroExpIn", false,-1);
        vcdp->declBit(c+31572,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu mux_data_rawIn_isZeroFractIn", false,-1);
        vcdp->declBus(c+31573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu mux_data_rawIn_normDist", false,-1, 5,0);
        vcdp->declQuad(c+31574,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu mux_data_rawIn_subnormFract", false,-1, 51,0);
        vcdp->declBus(c+31576,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu mux_data_rawIn_adjustedExp", false,-1, 11,0);
        vcdp->declBit(c+31577,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu mux_data_rawIn_isZero", false,-1);
        vcdp->declBit(c+31578,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu mux_data_rawIn_isSpecial", false,-1);
        vcdp->declBit(c+31579,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu mux_data_rawIn__isNaN", false,-1);
        vcdp->declBus(c+31580,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu mux_data_rawIn__sExp", false,-1, 12,0);
        vcdp->declQuad(c+31581,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu mux_data_rawIn__sig", false,-1, 53,0);
        vcdp->declBit(c+31583,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu mux_data_rawIn_sign_1", false,-1);
        vcdp->declBus(c+31584,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu mux_data_rawIn_expIn_1", false,-1, 7,0);
        vcdp->declBus(c+31585,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu mux_data_rawIn_fractIn_1", false,-1, 22,0);
    }
}

void VTestHarness::traceInitThis__1242(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+31586,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu mux_data_rawIn_isZeroExpIn_1", false,-1);
        vcdp->declBit(c+31587,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu mux_data_rawIn_isZeroFractIn_1", false,-1);
        vcdp->declBus(c+31588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu mux_data_rawIn_normDist_1", false,-1, 4,0);
        vcdp->declBus(c+31589,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu mux_data_rawIn_subnormFract_1", false,-1, 22,0);
        vcdp->declBus(c+31590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu mux_data_rawIn_adjustedExp_1", false,-1, 8,0);
        vcdp->declBit(c+31591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu mux_data_rawIn_isZero_1", false,-1);
        vcdp->declBit(c+31592,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu mux_data_rawIn_isSpecial_1", false,-1);
        vcdp->declBit(c+31593,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu mux_data_rawIn_1_isNaN", false,-1);
        vcdp->declBus(c+31594,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu mux_data_rawIn_1_sExp", false,-1, 9,0);
        vcdp->declBus(c+31595,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu mux_data_rawIn_1_sig", false,-1, 24,0);
        vcdp->declArray(c+31596,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu mux_data_swizzledNaN", false,-1, 64,0);
        vcdp->declBus(c+64401,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu intValue_smallInt", false,-1, 31,0);
        vcdp->declArray(c+31599,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu maskedNaN", false,-1, 64,0);
        vcdp->declArray(c+31602,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu dataPadded_0", false,-1, 64,0);
        vcdp->declArray(c+64188,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu io_out_b_data", false,-1, 64,0);
        vcdp->declBus(c+64191,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu io_out_b_exc", false,-1, 4,0);
        vcdp->declBit(c+64392,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f io_signedIn", false,-1);
        vcdp->declQuad(c+31556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f io_in", false,-1, 63,0);
        vcdp->declBus(c+64393,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f io_roundingMode", false,-1, 2,0);
        vcdp->declQuad(c+31558,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f io_out", false,-1, 32,0);
        vcdp->declBus(c+31560,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f io_exceptionFlags", false,-1, 4,0);
        vcdp->declBit(c+31605,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f roundAnyRawFNToRecFN_io_in_isZero", false,-1);
        vcdp->declBit(c+31606,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f roundAnyRawFNToRecFN_io_in_sign", false,-1);
        vcdp->declBus(c+31607,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f roundAnyRawFNToRecFN_io_in_sExp", false,-1, 8,0);
        vcdp->declArray(c+31608,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f roundAnyRawFNToRecFN_io_in_sig", false,-1, 64,0);
        vcdp->declBus(c+64393,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f roundAnyRawFNToRecFN_io_roundingMode", false,-1, 2,0);
        vcdp->declQuad(c+31558,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f roundAnyRawFNToRecFN_io_out", false,-1, 32,0);
        vcdp->declBus(c+31560,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f roundAnyRawFNToRecFN_io_exceptionFlags", false,-1, 4,0);
        vcdp->declBit(c+31611,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f intAsRawFloat_sign", false,-1);
        vcdp->declQuad(c+31612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f intAsRawFloat_absIn", false,-1, 63,0);
        vcdp->declQuad(c+31612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f intAsRawFloat_extAbsIn", false,-1, 63,0);
        vcdp->declBus(c+31614,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f intAsRawFloat_adjustedNormDist", false,-1, 5,0);
        vcdp->declQuad(c+31615,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f intAsRawFloat_sig", false,-1, 63,0);
        vcdp->declBit(c+31605,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f roundAnyRawFNToRecFN io_in_isZero", false,-1);
        vcdp->declBit(c+31606,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f roundAnyRawFNToRecFN io_in_sign", false,-1);
        vcdp->declBus(c+31607,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f roundAnyRawFNToRecFN io_in_sExp", false,-1, 8,0);
        vcdp->declArray(c+31608,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f roundAnyRawFNToRecFN io_in_sig", false,-1, 64,0);
        vcdp->declBus(c+64393,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f roundAnyRawFNToRecFN io_roundingMode", false,-1, 2,0);
        vcdp->declQuad(c+31558,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f roundAnyRawFNToRecFN io_out", false,-1, 32,0);
        vcdp->declBus(c+31560,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f roundAnyRawFNToRecFN io_exceptionFlags", false,-1, 4,0);
        vcdp->declBit(c+64402,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f roundAnyRawFNToRecFN roundingMode_near_even", false,-1);
        vcdp->declBit(c+64403,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f roundAnyRawFNToRecFN roundingMode_min", false,-1);
        vcdp->declBit(c+64404,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f roundAnyRawFNToRecFN roundingMode_max", false,-1);
        vcdp->declBit(c+64405,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f roundAnyRawFNToRecFN roundingMode_near_maxMag", false,-1);
        vcdp->declBit(c+64406,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f roundAnyRawFNToRecFN roundingMode_odd", false,-1);
        vcdp->declBit(c+31617,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f roundAnyRawFNToRecFN roundMagUp", false,-1);
        vcdp->declBus(c+31618,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f roundAnyRawFNToRecFN sAdjustedExp", false,-1, 9,0);
        vcdp->declBus(c+31619,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f roundAnyRawFNToRecFN adjustedSig", false,-1, 26,0);
        vcdp->declBit(c+31620,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f roundAnyRawFNToRecFN roundPosBit", false,-1);
        vcdp->declBit(c+31621,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f roundAnyRawFNToRecFN anyRoundExtra", false,-1);
        vcdp->declBit(c+31622,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f roundAnyRawFNToRecFN anyRound", false,-1);
        vcdp->declBit(c+31623,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f roundAnyRawFNToRecFN roundIncr", false,-1);
        vcdp->declBus(c+31624,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f roundAnyRawFNToRecFN roundedSig", false,-1, 25,0);
        vcdp->declBus(c+31625,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f roundAnyRawFNToRecFN sRoundedExp", false,-1, 10,0);
        vcdp->declBus(c+31626,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f roundAnyRawFNToRecFN common_expOut", false,-1, 8,0);
        vcdp->declBus(c+31627,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f roundAnyRawFNToRecFN common_fractOut", false,-1, 22,0);
        vcdp->declBit(c+31628,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f roundAnyRawFNToRecFN commonCase", false,-1);
        vcdp->declBit(c+31629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f roundAnyRawFNToRecFN inexact", false,-1);
        vcdp->declBus(c+31630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f roundAnyRawFNToRecFN expOut", false,-1, 8,0);
        vcdp->declBus(c+31631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f roundAnyRawFNToRecFN fractOut", false,-1, 22,0);
        vcdp->declBus(c+31632,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f roundAnyRawFNToRecFN io_out_hi", false,-1, 9,0);
        vcdp->declBus(c+31633,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f roundAnyRawFNToRecFN io_exceptionFlags_lo", false,-1, 1,0);
        vcdp->declBit(c+64392,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f_1 io_signedIn", false,-1);
        vcdp->declQuad(c+31561,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f_1 io_in", false,-1, 63,0);
        vcdp->declBus(c+64393,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f_1 io_roundingMode", false,-1, 2,0);
        vcdp->declArray(c+31563,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f_1 io_out", false,-1, 64,0);
        vcdp->declBus(c+31566,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f_1 io_exceptionFlags", false,-1, 4,0);
        vcdp->declBit(c+31634,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f_1 roundAnyRawFNToRecFN_io_in_isZero", false,-1);
        vcdp->declBit(c+31635,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f_1 roundAnyRawFNToRecFN_io_in_sign", false,-1);
        vcdp->declBus(c+31636,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f_1 roundAnyRawFNToRecFN_io_in_sExp", false,-1, 8,0);
        vcdp->declArray(c+31637,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f_1 roundAnyRawFNToRecFN_io_in_sig", false,-1, 64,0);
        vcdp->declBus(c+64393,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f_1 roundAnyRawFNToRecFN_io_roundingMode", false,-1, 2,0);
        vcdp->declArray(c+31563,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f_1 roundAnyRawFNToRecFN_io_out", false,-1, 64,0);
        vcdp->declBus(c+31566,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f_1 roundAnyRawFNToRecFN_io_exceptionFlags", false,-1, 4,0);
        vcdp->declBit(c+31640,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f_1 intAsRawFloat_sign", false,-1);
        vcdp->declQuad(c+31641,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f_1 intAsRawFloat_absIn", false,-1, 63,0);
        vcdp->declQuad(c+31641,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f_1 intAsRawFloat_extAbsIn", false,-1, 63,0);
        vcdp->declBus(c+31643,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f_1 intAsRawFloat_adjustedNormDist", false,-1, 5,0);
        vcdp->declQuad(c+31644,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f_1 intAsRawFloat_sig", false,-1, 63,0);
        vcdp->declBit(c+31634,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f_1 roundAnyRawFNToRecFN io_in_isZero", false,-1);
        vcdp->declBit(c+31635,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f_1 roundAnyRawFNToRecFN io_in_sign", false,-1);
        vcdp->declBus(c+31636,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f_1 roundAnyRawFNToRecFN io_in_sExp", false,-1, 8,0);
        vcdp->declArray(c+31637,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f_1 roundAnyRawFNToRecFN io_in_sig", false,-1, 64,0);
        vcdp->declBus(c+64393,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f_1 roundAnyRawFNToRecFN io_roundingMode", false,-1, 2,0);
        vcdp->declArray(c+31563,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f_1 roundAnyRawFNToRecFN io_out", false,-1, 64,0);
        vcdp->declBus(c+31566,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f_1 roundAnyRawFNToRecFN io_exceptionFlags", false,-1, 4,0);
        vcdp->declBit(c+64402,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f_1 roundAnyRawFNToRecFN roundingMode_near_even", false,-1);
        vcdp->declBit(c+64403,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f_1 roundAnyRawFNToRecFN roundingMode_min", false,-1);
        vcdp->declBit(c+64404,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f_1 roundAnyRawFNToRecFN roundingMode_max", false,-1);
        vcdp->declBit(c+64405,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f_1 roundAnyRawFNToRecFN roundingMode_near_maxMag", false,-1);
        vcdp->declBit(c+64406,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f_1 roundAnyRawFNToRecFN roundingMode_odd", false,-1);
        vcdp->declBit(c+31646,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f_1 roundAnyRawFNToRecFN roundMagUp", false,-1);
        vcdp->declBus(c+31647,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f_1 roundAnyRawFNToRecFN sAdjustedExp", false,-1, 12,0);
        vcdp->declQuad(c+31648,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f_1 roundAnyRawFNToRecFN adjustedSig", false,-1, 55,0);
        vcdp->declBit(c+31650,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f_1 roundAnyRawFNToRecFN roundPosBit", false,-1);
        vcdp->declBit(c+31651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f_1 roundAnyRawFNToRecFN anyRoundExtra", false,-1);
        vcdp->declBit(c+31652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f_1 roundAnyRawFNToRecFN anyRound", false,-1);
        vcdp->declBit(c+31653,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f_1 roundAnyRawFNToRecFN roundIncr", false,-1);
        vcdp->declQuad(c+31654,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f_1 roundAnyRawFNToRecFN roundedSig", false,-1, 54,0);
        vcdp->declBus(c+31656,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f_1 roundAnyRawFNToRecFN sRoundedExp", false,-1, 13,0);
        vcdp->declBus(c+31657,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f_1 roundAnyRawFNToRecFN common_expOut", false,-1, 11,0);
    }
}

void VTestHarness::traceInitThis__1243(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declQuad(c+31658,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f_1 roundAnyRawFNToRecFN common_fractOut", false,-1, 51,0);
        vcdp->declBit(c+31660,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f_1 roundAnyRawFNToRecFN commonCase", false,-1);
        vcdp->declBit(c+31661,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f_1 roundAnyRawFNToRecFN inexact", false,-1);
        vcdp->declBus(c+31662,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f_1 roundAnyRawFNToRecFN expOut", false,-1, 11,0);
        vcdp->declQuad(c+31663,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f_1 roundAnyRawFNToRecFN fractOut", false,-1, 51,0);
        vcdp->declBus(c+31665,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f_1 roundAnyRawFNToRecFN io_out_hi", false,-1, 12,0);
        vcdp->declBus(c+31666,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt ifpu i2f_1 roundAnyRawFNToRecFN io_exceptionFlags_lo", false,-1, 1,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu reset", false,-1);
        vcdp->declBit(c+31174,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu io_in_valid", false,-1);
        vcdp->declBit(c+64175,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu io_in_bits_ren2", false,-1);
        vcdp->declBus(c+64177,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu io_in_bits_typeTagOut", false,-1, 1,0);
        vcdp->declBit(c+64178,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu io_in_bits_wflags", false,-1);
        vcdp->declBus(c+31164,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu io_in_bits_rm", false,-1, 2,0);
        vcdp->declArray(c+31165,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu io_in_bits_in1", false,-1, 64,0);
        vcdp->declArray(c+31168,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu io_in_bits_in2", false,-1, 64,0);
        vcdp->declArray(c+64192,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu io_out_bits_data", false,-1, 64,0);
        vcdp->declBus(c+64195,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu io_out_bits_exc", false,-1, 4,0);
        vcdp->declBit(c+31171,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu io_lt", false,-1);
        vcdp->declArray(c+64407,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu narrower_io_in", false,-1, 64,0);
        vcdp->declBus(c+64410,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu narrower_io_roundingMode", false,-1, 2,0);
        vcdp->declQuad(c+31667,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu narrower_io_out", false,-1, 32,0);
        vcdp->declBus(c+31669,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu narrower_io_exceptionFlags", false,-1, 4,0);
        vcdp->declBit(c+64411,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu inPipe_valid", false,-1);
        vcdp->declBit(c+64412,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu inPipe_bits_ren2", false,-1);
        vcdp->declBus(c+64413,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu inPipe_bits_typeTagOut", false,-1, 1,0);
        vcdp->declBit(c+64414,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu inPipe_bits_wflags", false,-1);
        vcdp->declBus(c+64410,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu inPipe_bits_rm", false,-1, 2,0);
        vcdp->declArray(c+64407,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu inPipe_bits_in1", false,-1, 64,0);
        vcdp->declArray(c+64415,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu inPipe_bits_in2", false,-1, 64,0);
        vcdp->declArray(c+64418,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu signNum", false,-1, 64,0);
        vcdp->declArray(c+64421,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu fsgnj", false,-1, 64,0);
        vcdp->declBit(c+64424,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu isnan1", false,-1);
        vcdp->declBit(c+64425,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu isnan2", false,-1);
        vcdp->declBit(c+31670,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu isInvalid", false,-1);
        vcdp->declBit(c+64426,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu isNaNOut", false,-1);
        vcdp->declBit(c+31671,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu isLHS", false,-1);
        vcdp->declArray(c+64427,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu widened", false,-1, 64,0);
        vcdp->declArray(c+31672,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu fsgnjMux_data", false,-1, 64,0);
        vcdp->declBit(c+31675,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu mux_data_sign", false,-1);
        vcdp->declQuad(c+31676,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu mux_data_fractIn", false,-1, 51,0);
        vcdp->declBus(c+31678,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu mux_data_expIn", false,-1, 11,0);
        vcdp->declBus(c+31679,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu mux_data_fractOut", false,-1, 22,0);
        vcdp->declBus(c+31680,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu mux_data_expOut_expCode", false,-1, 2,0);
        vcdp->declBus(c+31681,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu mux_data_expOut_commonCase", false,-1, 11,0);
        vcdp->declBus(c+31682,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu mux_data_expOut", false,-1, 8,0);
        vcdp->declBus(c+31683,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu fsgnjMux_exc", false,-1, 4,0);
        vcdp->declArray(c+64192,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu io_out_b_data", false,-1, 64,0);
        vcdp->declBus(c+64195,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu io_out_b_exc", false,-1, 4,0);
        vcdp->declArray(c+64407,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu narrower io_in", false,-1, 64,0);
        vcdp->declBus(c+64410,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu narrower io_roundingMode", false,-1, 2,0);
        vcdp->declQuad(c+31667,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu narrower io_out", false,-1, 32,0);
        vcdp->declBus(c+31669,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu narrower io_exceptionFlags", false,-1, 4,0);
        vcdp->declBit(c+31684,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu narrower roundAnyRawFNToRecFN_io_invalidExc", false,-1);
        vcdp->declBit(c+64430,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu narrower roundAnyRawFNToRecFN_io_in_isNaN", false,-1);
        vcdp->declBit(c+31685,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu narrower roundAnyRawFNToRecFN_io_in_isInf", false,-1);
        vcdp->declBit(c+64431,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu narrower roundAnyRawFNToRecFN_io_in_isZero", false,-1);
        vcdp->declBit(c+64432,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu narrower roundAnyRawFNToRecFN_io_in_sign", false,-1);
        vcdp->declBus(c+64433,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu narrower roundAnyRawFNToRecFN_io_in_sExp", false,-1, 12,0);
        vcdp->declQuad(c+31686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu narrower roundAnyRawFNToRecFN_io_in_sig", false,-1, 53,0);
        vcdp->declBus(c+64410,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu narrower roundAnyRawFNToRecFN_io_roundingMode", false,-1, 2,0);
        vcdp->declQuad(c+31667,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu narrower roundAnyRawFNToRecFN_io_out", false,-1, 32,0);
        vcdp->declBus(c+31669,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu narrower roundAnyRawFNToRecFN_io_exceptionFlags", false,-1, 4,0);
        vcdp->declBus(c+64434,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu narrower rawIn_exp", false,-1, 11,0);
        vcdp->declBit(c+64431,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu narrower rawIn_isZero", false,-1);
        vcdp->declBit(c+64435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu narrower rawIn_isSpecial", false,-1);
        vcdp->declBit(c+64430,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu narrower rawIn__isNaN", false,-1);
        vcdp->declBus(c+64436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu narrower rawIn_out_sig_hi", false,-1, 1,0);
        vcdp->declQuad(c+64437,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu narrower rawIn__sig", false,-1, 53,0);
        vcdp->declBit(c+31684,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu narrower roundAnyRawFNToRecFN io_invalidExc", false,-1);
        vcdp->declBit(c+64430,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu narrower roundAnyRawFNToRecFN io_in_isNaN", false,-1);
        vcdp->declBit(c+31685,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu narrower roundAnyRawFNToRecFN io_in_isInf", false,-1);
        vcdp->declBit(c+64431,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu narrower roundAnyRawFNToRecFN io_in_isZero", false,-1);
        vcdp->declBit(c+64432,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu narrower roundAnyRawFNToRecFN io_in_sign", false,-1);
        vcdp->declBus(c+64433,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu narrower roundAnyRawFNToRecFN io_in_sExp", false,-1, 12,0);
        vcdp->declQuad(c+31686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu narrower roundAnyRawFNToRecFN io_in_sig", false,-1, 53,0);
        vcdp->declBus(c+64410,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu narrower roundAnyRawFNToRecFN io_roundingMode", false,-1, 2,0);
        vcdp->declQuad(c+31667,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu narrower roundAnyRawFNToRecFN io_out", false,-1, 32,0);
        vcdp->declBus(c+31669,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu narrower roundAnyRawFNToRecFN io_exceptionFlags", false,-1, 4,0);
        vcdp->declBit(c+64439,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu narrower roundAnyRawFNToRecFN roundingMode_near_even", false,-1);
        vcdp->declBit(c+64440,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu narrower roundAnyRawFNToRecFN roundingMode_min", false,-1);
        vcdp->declBit(c+64441,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu narrower roundAnyRawFNToRecFN roundingMode_max", false,-1);
        vcdp->declBit(c+64442,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu narrower roundAnyRawFNToRecFN roundingMode_near_maxMag", false,-1);
        vcdp->declBit(c+64443,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu narrower roundAnyRawFNToRecFN roundingMode_odd", false,-1);
        vcdp->declBit(c+31688,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu narrower roundAnyRawFNToRecFN roundMagUp", false,-1);
        vcdp->declBus(c+64444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu narrower roundAnyRawFNToRecFN sAdjustedExp", false,-1, 13,0);
        vcdp->declBus(c+31689,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu narrower roundAnyRawFNToRecFN adjustedSig", false,-1, 26,0);
        vcdp->declBit(c+64445,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu narrower roundAnyRawFNToRecFN roundMask_msb", false,-1);
        vcdp->declBus(c+64446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu narrower roundAnyRawFNToRecFN roundMask_lsbs", false,-1, 7,0);
        vcdp->declBit(c+64447,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu narrower roundAnyRawFNToRecFN roundMask_msb_1", false,-1);
        vcdp->declBus(c+64448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu narrower roundAnyRawFNToRecFN roundMask_lsbs_1", false,-1, 6,0);
        vcdp->declBit(c+64449,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu narrower roundAnyRawFNToRecFN roundMask_msb_2", false,-1);
        vcdp->declBus(c+64450,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu narrower roundAnyRawFNToRecFN roundMask_lsbs_2", false,-1, 5,0);
        vcdp->declArray(c+64451,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu narrower roundAnyRawFNToRecFN roundMask_shift", false,-1, 64,0);
        vcdp->declBus(c+31690,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu narrower roundAnyRawFNToRecFN roundMask", false,-1, 26,0);
        vcdp->declBus(c+31691,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu narrower roundAnyRawFNToRecFN shiftedRoundMask", false,-1, 26,0);
        vcdp->declBus(c+31692,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu narrower roundAnyRawFNToRecFN roundPosMask", false,-1, 26,0);
        vcdp->declBit(c+31693,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu narrower roundAnyRawFNToRecFN roundPosBit", false,-1);
        vcdp->declBit(c+31694,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu narrower roundAnyRawFNToRecFN anyRoundExtra", false,-1);
        vcdp->declBit(c+31695,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu narrower roundAnyRawFNToRecFN anyRound", false,-1);
        vcdp->declBit(c+31696,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu narrower roundAnyRawFNToRecFN roundIncr", false,-1);
    }
}

void VTestHarness::traceInitThis__1244(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+31697,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu narrower roundAnyRawFNToRecFN roundedSig", false,-1, 25,0);
        vcdp->declBus(c+31698,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu narrower roundAnyRawFNToRecFN sRoundedExp", false,-1, 14,0);
        vcdp->declBus(c+31699,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu narrower roundAnyRawFNToRecFN common_expOut", false,-1, 8,0);
        vcdp->declBus(c+31700,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu narrower roundAnyRawFNToRecFN common_fractOut", false,-1, 22,0);
        vcdp->declBit(c+31701,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu narrower roundAnyRawFNToRecFN common_overflow", false,-1);
        vcdp->declBit(c+31702,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu narrower roundAnyRawFNToRecFN common_totalUnderflow", false,-1);
        vcdp->declBit(c+31703,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu narrower roundAnyRawFNToRecFN unboundedRange_roundPosBit", false,-1);
        vcdp->declBit(c+31704,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu narrower roundAnyRawFNToRecFN unboundedRange_anyRound", false,-1);
        vcdp->declBit(c+31705,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu narrower roundAnyRawFNToRecFN unboundedRange_roundIncr", false,-1);
        vcdp->declBit(c+31706,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu narrower roundAnyRawFNToRecFN roundCarry", false,-1);
        vcdp->declBit(c+31707,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu narrower roundAnyRawFNToRecFN common_underflow", false,-1);
        vcdp->declBit(c+31708,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu narrower roundAnyRawFNToRecFN common_inexact", false,-1);
        vcdp->declBit(c+31709,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu narrower roundAnyRawFNToRecFN isNaNOut", false,-1);
        vcdp->declBit(c+31710,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu narrower roundAnyRawFNToRecFN commonCase", false,-1);
        vcdp->declBit(c+31711,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu narrower roundAnyRawFNToRecFN overflow", false,-1);
        vcdp->declBit(c+31712,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu narrower roundAnyRawFNToRecFN underflow", false,-1);
        vcdp->declBit(c+31713,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu narrower roundAnyRawFNToRecFN inexact", false,-1);
        vcdp->declBit(c+31714,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu narrower roundAnyRawFNToRecFN overflow_roundMagUp", false,-1);
        vcdp->declBit(c+31715,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu narrower roundAnyRawFNToRecFN pegMinNonzeroMagOut", false,-1);
        vcdp->declBit(c+31716,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu narrower roundAnyRawFNToRecFN pegMaxFiniteMagOut", false,-1);
        vcdp->declBit(c+31717,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu narrower roundAnyRawFNToRecFN notNaN_isInfOut", false,-1);
        vcdp->declBit(c+31718,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu narrower roundAnyRawFNToRecFN signOut", false,-1);
        vcdp->declBus(c+31719,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu narrower roundAnyRawFNToRecFN expOut", false,-1, 8,0);
        vcdp->declBus(c+31720,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu narrower roundAnyRawFNToRecFN fractOut", false,-1, 22,0);
        vcdp->declBus(c+31721,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu narrower roundAnyRawFNToRecFN io_out_hi", false,-1, 9,0);
        vcdp->declBus(c+31722,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu narrower roundAnyRawFNToRecFN io_exceptionFlags_lo", false,-1, 1,0);
        vcdp->declBus(c+31723,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt fpmu narrower roundAnyRawFNToRecFN io_exceptionFlags_hi", false,-1, 2,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma reset", false,-1);
        vcdp->declBit(c+31175,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma io_in_valid", false,-1);
        vcdp->declBit(c+64172,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma io_in_bits_ren3", false,-1);
        vcdp->declBit(c+64173,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma io_in_bits_swap23", false,-1);
        vcdp->declBus(c+64174,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma io_in_bits_rm", false,-1, 2,0);
        vcdp->declBus(c+31149,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma io_in_bits_fmaCmd", false,-1, 1,0);
        vcdp->declArray(c+31132,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma io_in_bits_in1", false,-1, 64,0);
        vcdp->declArray(c+31135,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma io_in_bits_in2", false,-1, 64,0);
        vcdp->declArray(c+31138,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma io_in_bits_in3", false,-1, 64,0);
        vcdp->declArray(c+64196,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma io_out_bits_data", false,-1, 64,0);
        vcdp->declBus(c+64199,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma io_out_bits_exc", false,-1, 4,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma_reset", false,-1);
        vcdp->declBit(c+64454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma_io_validin", false,-1);
        vcdp->declBus(c+64455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma_io_op", false,-1, 1,0);
        vcdp->declArray(c+64456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma_io_a", false,-1, 64,0);
        vcdp->declArray(c+64459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma_io_b", false,-1, 64,0);
        vcdp->declArray(c+64462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma_io_c", false,-1, 64,0);
        vcdp->declBus(c+64465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma_io_roundingMode", false,-1, 2,0);
        vcdp->declArray(c+31724,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma_io_out", false,-1, 64,0);
        vcdp->declBus(c+31727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma_io_exceptionFlags", false,-1, 4,0);
        vcdp->declBit(c+64466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma_io_validout", false,-1);
        vcdp->declBit(c+64454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma valid", false,-1);
        vcdp->declBus(c+64465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma in_rm", false,-1, 2,0);
        vcdp->declBus(c+64455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma in_fmaCmd", false,-1, 1,0);
        vcdp->declArray(c+64456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma in_in1", false,-1, 64,0);
        vcdp->declArray(c+64459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma in_in2", false,-1, 64,0);
        vcdp->declArray(c+64462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma in_in3", false,-1, 64,0);
        vcdp->declArray(c+31728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma zero", false,-1, 64,0);
        vcdp->declArray(c+31731,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma res_data_maskedNaN", false,-1, 64,0);
        vcdp->declArray(c+64196,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma io_out_b_data", false,-1, 64,0);
        vcdp->declBus(c+64199,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma io_out_b_exc", false,-1, 4,0);
        vcdp->declBus(c+31727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma res_exc", false,-1, 4,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma reset", false,-1);
        vcdp->declBit(c+64454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma io_validin", false,-1);
        vcdp->declBus(c+64455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma io_op", false,-1, 1,0);
        vcdp->declArray(c+64456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma io_a", false,-1, 64,0);
        vcdp->declArray(c+64459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma io_b", false,-1, 64,0);
        vcdp->declArray(c+64462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma io_c", false,-1, 64,0);
        vcdp->declBus(c+64465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma io_roundingMode", false,-1, 2,0);
        vcdp->declArray(c+31724,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma io_out", false,-1, 64,0);
        vcdp->declBus(c+31727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma io_exceptionFlags", false,-1, 4,0);
        vcdp->declBit(c+64466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma io_validout", false,-1);
        vcdp->declBus(c+64455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_preMul_io_op", false,-1, 1,0);
        vcdp->declArray(c+64456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_preMul_io_a", false,-1, 64,0);
        vcdp->declArray(c+64459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_preMul_io_b", false,-1, 64,0);
        vcdp->declArray(c+64462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_preMul_io_c", false,-1, 64,0);
        vcdp->declQuad(c+31734,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_preMul_io_mulAddA", false,-1, 52,0);
        vcdp->declQuad(c+31736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_preMul_io_mulAddB", false,-1, 52,0);
        vcdp->declArray(c+31738,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_preMul_io_mulAddC", false,-1, 105,0);
        vcdp->declBit(c+31742,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_preMul_io_toPostMul_isSigNaNAny", false,-1);
        vcdp->declBit(c+31743,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_preMul_io_toPostMul_isNaNAOrB", false,-1);
        vcdp->declBit(c+64467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_preMul_io_toPostMul_isInfA", false,-1);
        vcdp->declBit(c+64468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_preMul_io_toPostMul_isZeroA", false,-1);
        vcdp->declBit(c+64469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_preMul_io_toPostMul_isInfB", false,-1);
        vcdp->declBit(c+64470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_preMul_io_toPostMul_isZeroB", false,-1);
        vcdp->declBit(c+64471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_preMul_io_toPostMul_signProd", false,-1);
        vcdp->declBit(c+64472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_preMul_io_toPostMul_isNaNC", false,-1);
        vcdp->declBit(c+64473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_preMul_io_toPostMul_isInfC", false,-1);
        vcdp->declBit(c+64474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_preMul_io_toPostMul_isZeroC", false,-1);
        vcdp->declBus(c+31744,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_preMul_io_toPostMul_sExpSum", false,-1, 12,0);
        vcdp->declBit(c+31745,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_preMul_io_toPostMul_doSubMags", false,-1);
        vcdp->declBit(c+31746,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_preMul_io_toPostMul_CIsDominant", false,-1);
        vcdp->declBus(c+31747,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_preMul_io_toPostMul_CDom_CAlignDist", false,-1, 5,0);
        vcdp->declQuad(c+31748,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_preMul_io_toPostMul_highAlignedSigC", false,-1, 54,0);
        vcdp->declBit(c+31750,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_preMul_io_toPostMul_bit0AlignedSigC", false,-1);
        vcdp->declBit(c+64475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul_io_fromPreMul_isSigNaNAny", false,-1);
        vcdp->declBit(c+64476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul_io_fromPreMul_isNaNAOrB", false,-1);
        vcdp->declBit(c+64477,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul_io_fromPreMul_isInfA", false,-1);
        vcdp->declBit(c+64478,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul_io_fromPreMul_isZeroA", false,-1);
        vcdp->declBit(c+64479,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul_io_fromPreMul_isInfB", false,-1);
        vcdp->declBit(c+64480,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul_io_fromPreMul_isZeroB", false,-1);
    }
}

void VTestHarness::traceInitThis__1245(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+64481,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul_io_fromPreMul_signProd", false,-1);
        vcdp->declBit(c+64482,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul_io_fromPreMul_isNaNC", false,-1);
        vcdp->declBit(c+64483,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul_io_fromPreMul_isInfC", false,-1);
        vcdp->declBit(c+64484,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul_io_fromPreMul_isZeroC", false,-1);
        vcdp->declBus(c+64485,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul_io_fromPreMul_sExpSum", false,-1, 12,0);
        vcdp->declBit(c+64486,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul_io_fromPreMul_doSubMags", false,-1);
        vcdp->declBit(c+64487,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul_io_fromPreMul_CIsDominant", false,-1);
        vcdp->declBus(c+64488,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul_io_fromPreMul_CDom_CAlignDist", false,-1, 5,0);
        vcdp->declQuad(c+64489,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul_io_fromPreMul_highAlignedSigC", false,-1, 54,0);
        vcdp->declBit(c+64491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul_io_fromPreMul_bit0AlignedSigC", false,-1);
        vcdp->declArray(c+64492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul_io_mulAddResult", false,-1, 106,0);
        vcdp->declBus(c+64496,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul_io_roundingMode", false,-1, 2,0);
        vcdp->declBit(c+31751,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul_io_invalidExc", false,-1);
        vcdp->declBit(c+64497,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul_io_rawOut_isNaN", false,-1);
        vcdp->declBit(c+31752,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul_io_rawOut_isInf", false,-1);
        vcdp->declBit(c+31753,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul_io_rawOut_isZero", false,-1);
        vcdp->declBit(c+31754,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul_io_rawOut_sign", false,-1);
        vcdp->declBus(c+31755,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul_io_rawOut_sExp", false,-1, 12,0);
        vcdp->declQuad(c+31756,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul_io_rawOut_sig", false,-1, 55,0);
        vcdp->declBit(c+64498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN_io_invalidExc", false,-1);
        vcdp->declBit(c+64499,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN_io_in_isNaN", false,-1);
        vcdp->declBit(c+64500,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN_io_in_isInf", false,-1);
        vcdp->declBit(c+64501,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN_io_in_isZero", false,-1);
        vcdp->declBit(c+64502,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN_io_in_sign", false,-1);
        vcdp->declBus(c+64503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN_io_in_sExp", false,-1, 12,0);
        vcdp->declQuad(c+64504,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN_io_in_sig", false,-1, 55,0);
        vcdp->declBus(c+64506,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN_io_roundingMode", false,-1, 2,0);
        vcdp->declArray(c+31724,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN_io_out", false,-1, 64,0);
        vcdp->declBus(c+31727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN_io_exceptionFlags", false,-1, 4,0);
        vcdp->declArray(c+31758,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddResult", false,-1, 106,0);
        vcdp->declBit(c+64475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul_io_fromPreMul_b_isSigNaNAny", false,-1);
        vcdp->declBit(c+64476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul_io_fromPreMul_b_isNaNAOrB", false,-1);
        vcdp->declBit(c+64477,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul_io_fromPreMul_b_isInfA", false,-1);
        vcdp->declBit(c+64478,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul_io_fromPreMul_b_isZeroA", false,-1);
        vcdp->declBit(c+64479,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul_io_fromPreMul_b_isInfB", false,-1);
        vcdp->declBit(c+64480,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul_io_fromPreMul_b_isZeroB", false,-1);
        vcdp->declBit(c+64481,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul_io_fromPreMul_b_signProd", false,-1);
        vcdp->declBit(c+64482,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul_io_fromPreMul_b_isNaNC", false,-1);
        vcdp->declBit(c+64483,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul_io_fromPreMul_b_isInfC", false,-1);
        vcdp->declBit(c+64484,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul_io_fromPreMul_b_isZeroC", false,-1);
        vcdp->declBus(c+64485,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul_io_fromPreMul_b_sExpSum", false,-1, 12,0);
        vcdp->declBit(c+64486,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul_io_fromPreMul_b_doSubMags", false,-1);
        vcdp->declBit(c+64487,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul_io_fromPreMul_b_CIsDominant", false,-1);
        vcdp->declBus(c+64488,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul_io_fromPreMul_b_CDom_CAlignDist", false,-1, 5,0);
        vcdp->declQuad(c+64489,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul_io_fromPreMul_b_highAlignedSigC", false,-1, 54,0);
        vcdp->declBit(c+64491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul_io_fromPreMul_b_bit0AlignedSigC", false,-1);
        vcdp->declArray(c+64492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul_io_mulAddResult_b", false,-1, 106,0);
        vcdp->declBus(c+64496,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul_io_roundingMode_b", false,-1, 2,0);
        vcdp->declBus(c+64507,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundingMode_stage0_b", false,-1, 2,0);
        vcdp->declBit(c+64508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma valid_stage0_v", false,-1);
        vcdp->declBit(c+64498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN_io_invalidExc_b", false,-1);
        vcdp->declBit(c+64499,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN_io_in_b_isNaN", false,-1);
        vcdp->declBit(c+64500,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN_io_in_b_isInf", false,-1);
        vcdp->declBit(c+64501,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN_io_in_b_isZero", false,-1);
        vcdp->declBit(c+64502,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN_io_in_b_sign", false,-1);
        vcdp->declBus(c+64503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN_io_in_b_sExp", false,-1, 12,0);
        vcdp->declQuad(c+64504,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN_io_in_b_sig", false,-1, 55,0);
        vcdp->declBus(c+64506,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN_io_roundingMode_b", false,-1, 2,0);
        vcdp->declBit(c+64466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma io_validout_v", false,-1);
        vcdp->declBus(c+64455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_preMul io_op", false,-1, 1,0);
        vcdp->declArray(c+64456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_preMul io_a", false,-1, 64,0);
        vcdp->declArray(c+64459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_preMul io_b", false,-1, 64,0);
        vcdp->declArray(c+64462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_preMul io_c", false,-1, 64,0);
        vcdp->declQuad(c+31734,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_preMul io_mulAddA", false,-1, 52,0);
        vcdp->declQuad(c+31736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_preMul io_mulAddB", false,-1, 52,0);
        vcdp->declArray(c+31738,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_preMul io_mulAddC", false,-1, 105,0);
        vcdp->declBit(c+31742,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_preMul io_toPostMul_isSigNaNAny", false,-1);
        vcdp->declBit(c+31743,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_preMul io_toPostMul_isNaNAOrB", false,-1);
        vcdp->declBit(c+64467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_preMul io_toPostMul_isInfA", false,-1);
        vcdp->declBit(c+64468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_preMul io_toPostMul_isZeroA", false,-1);
        vcdp->declBit(c+64469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_preMul io_toPostMul_isInfB", false,-1);
        vcdp->declBit(c+64470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_preMul io_toPostMul_isZeroB", false,-1);
        vcdp->declBit(c+64471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_preMul io_toPostMul_signProd", false,-1);
        vcdp->declBit(c+64472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_preMul io_toPostMul_isNaNC", false,-1);
        vcdp->declBit(c+64473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_preMul io_toPostMul_isInfC", false,-1);
        vcdp->declBit(c+64474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_preMul io_toPostMul_isZeroC", false,-1);
        vcdp->declBus(c+31744,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_preMul io_toPostMul_sExpSum", false,-1, 12,0);
        vcdp->declBit(c+31745,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_preMul io_toPostMul_doSubMags", false,-1);
        vcdp->declBit(c+31746,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_preMul io_toPostMul_CIsDominant", false,-1);
        vcdp->declBus(c+31747,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_preMul io_toPostMul_CDom_CAlignDist", false,-1, 5,0);
        vcdp->declQuad(c+31748,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_preMul io_toPostMul_highAlignedSigC", false,-1, 54,0);
        vcdp->declBit(c+31750,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_preMul io_toPostMul_bit0AlignedSigC", false,-1);
        vcdp->declBus(c+64509,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_preMul rawA_exp", false,-1, 11,0);
        vcdp->declBit(c+64468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_preMul rawA_isZero", false,-1);
        vcdp->declBit(c+64510,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_preMul rawA_isSpecial", false,-1);
        vcdp->declBit(c+31762,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_preMul rawA__isNaN", false,-1);
        vcdp->declBit(c+64511,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_preMul rawA__sign", false,-1);
        vcdp->declBus(c+64512,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_preMul rawA__sExp", false,-1, 12,0);
        vcdp->declQuad(c+31763,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_preMul rawA__sig", false,-1, 53,0);
        vcdp->declBus(c+64513,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_preMul rawB_exp", false,-1, 11,0);
        vcdp->declBit(c+64470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_preMul rawB_isZero", false,-1);
        vcdp->declBit(c+64514,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_preMul rawB_isSpecial", false,-1);
        vcdp->declBit(c+31765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_preMul rawB__isNaN", false,-1);
        vcdp->declBit(c+64515,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_preMul rawB__sign", false,-1);
        vcdp->declBus(c+64516,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_preMul rawB__sExp", false,-1, 12,0);
        vcdp->declQuad(c+31766,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_preMul rawB__sig", false,-1, 53,0);
        vcdp->declBus(c+64517,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_preMul rawC_exp", false,-1, 11,0);
        vcdp->declBit(c+64474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_preMul rawC_isZero", false,-1);
        vcdp->declBit(c+64518,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_preMul rawC_isSpecial", false,-1);
        vcdp->declBit(c+64472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_preMul rawC__isNaN", false,-1);
        vcdp->declBit(c+64519,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_preMul rawC__sign", false,-1);
    }
}

void VTestHarness::traceInitThis__1246(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+64520,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_preMul rawC__sExp", false,-1, 12,0);
        vcdp->declQuad(c+31768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_preMul rawC__sig", false,-1, 53,0);
        vcdp->declBit(c+31770,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_preMul signProd", false,-1);
        vcdp->declBus(c+31771,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_preMul sExpAlignedProd", false,-1, 13,0);
        vcdp->declBit(c+31772,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_preMul doSubMags", false,-1);
        vcdp->declBus(c+31773,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_preMul sNatCAlignDist", false,-1, 13,0);
        vcdp->declBus(c+31774,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_preMul posNatCAlignDist", false,-1, 12,0);
        vcdp->declBit(c+31775,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_preMul isMinCAlign", false,-1);
        vcdp->declBit(c+31746,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_preMul CIsDominant", false,-1);
        vcdp->declBus(c+31776,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_preMul CAlignDist", false,-1, 7,0);
        vcdp->declArray(c+31777,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_preMul mainAlignedSigC", false,-1, 164,0);
        vcdp->declBit(c+31783,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_preMul reduced4CExtra_reducedVec_0", false,-1);
        vcdp->declBit(c+31784,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_preMul reduced4CExtra_reducedVec_1", false,-1);
        vcdp->declBit(c+31785,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_preMul reduced4CExtra_reducedVec_2", false,-1);
        vcdp->declBit(c+31786,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_preMul reduced4CExtra_reducedVec_3", false,-1);
        vcdp->declBit(c+31787,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_preMul reduced4CExtra_reducedVec_4", false,-1);
        vcdp->declBit(c+31788,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_preMul reduced4CExtra_reducedVec_5", false,-1);
        vcdp->declBit(c+31789,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_preMul reduced4CExtra_reducedVec_6", false,-1);
        vcdp->declBit(c+31790,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_preMul reduced4CExtra_reducedVec_7", false,-1);
        vcdp->declBit(c+31791,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_preMul reduced4CExtra_reducedVec_8", false,-1);
        vcdp->declBit(c+31792,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_preMul reduced4CExtra_reducedVec_9", false,-1);
        vcdp->declBit(c+31793,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_preMul reduced4CExtra_reducedVec_10", false,-1);
        vcdp->declBit(c+31794,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_preMul reduced4CExtra_reducedVec_11", false,-1);
        vcdp->declBit(c+31795,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_preMul reduced4CExtra_reducedVec_12", false,-1);
        vcdp->declBit(c+31796,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_preMul reduced4CExtra_reducedVec_13", false,-1);
        vcdp->declBus(c+31797,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_preMul reduced4CExtra_lo", false,-1, 6,0);
        vcdp->declArray(c+31798,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_preMul reduced4CExtra_shift", false,-1, 64,0);
        vcdp->declBit(c+31801,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_preMul reduced4CExtra", false,-1);
        vcdp->declArray(c+31802,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_preMul alignedSigC_hi", false,-1, 161,0);
        vcdp->declArray(c+31808,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_preMul alignedSigC", false,-1, 162,0);
        vcdp->declBit(c+64475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul io_fromPreMul_isSigNaNAny", false,-1);
        vcdp->declBit(c+64476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul io_fromPreMul_isNaNAOrB", false,-1);
        vcdp->declBit(c+64477,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul io_fromPreMul_isInfA", false,-1);
        vcdp->declBit(c+64478,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul io_fromPreMul_isZeroA", false,-1);
        vcdp->declBit(c+64479,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul io_fromPreMul_isInfB", false,-1);
        vcdp->declBit(c+64480,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul io_fromPreMul_isZeroB", false,-1);
        vcdp->declBit(c+64481,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul io_fromPreMul_signProd", false,-1);
        vcdp->declBit(c+64482,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul io_fromPreMul_isNaNC", false,-1);
        vcdp->declBit(c+64483,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul io_fromPreMul_isInfC", false,-1);
        vcdp->declBit(c+64484,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul io_fromPreMul_isZeroC", false,-1);
        vcdp->declBus(c+64485,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul io_fromPreMul_sExpSum", false,-1, 12,0);
        vcdp->declBit(c+64486,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul io_fromPreMul_doSubMags", false,-1);
        vcdp->declBit(c+64487,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul io_fromPreMul_CIsDominant", false,-1);
        vcdp->declBus(c+64488,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul io_fromPreMul_CDom_CAlignDist", false,-1, 5,0);
        vcdp->declQuad(c+64489,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul io_fromPreMul_highAlignedSigC", false,-1, 54,0);
        vcdp->declBit(c+64491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul io_fromPreMul_bit0AlignedSigC", false,-1);
        vcdp->declArray(c+64492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul io_mulAddResult", false,-1, 106,0);
        vcdp->declBus(c+64496,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul io_roundingMode", false,-1, 2,0);
        vcdp->declBit(c+31751,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul io_invalidExc", false,-1);
        vcdp->declBit(c+64497,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul io_rawOut_isNaN", false,-1);
        vcdp->declBit(c+31752,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul io_rawOut_isInf", false,-1);
        vcdp->declBit(c+31753,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul io_rawOut_isZero", false,-1);
        vcdp->declBit(c+31754,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul io_rawOut_sign", false,-1);
        vcdp->declBus(c+31755,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul io_rawOut_sExp", false,-1, 12,0);
        vcdp->declQuad(c+31756,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul io_rawOut_sig", false,-1, 55,0);
        vcdp->declBit(c+64521,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul roundingMode_min", false,-1);
        vcdp->declBit(c+31814,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul CDom_sign", false,-1);
        vcdp->declArray(c+31815,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul sigSum", false,-1, 161,0);
        vcdp->declBus(c+64522,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul CDom_sExp", false,-1, 12,0);
        vcdp->declArray(c+31821,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul CDom_absSigSum", false,-1, 107,0);
        vcdp->declBit(c+31825,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul CDom_absSigSumExtra", false,-1);
        vcdp->declQuad(c+31826,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul CDom_mainSig", false,-1, 57,0);
        vcdp->declBit(c+31828,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul CDom_reduced4SigExtra_reducedVec_0", false,-1);
        vcdp->declBit(c+31829,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul CDom_reduced4SigExtra_reducedVec_1", false,-1);
        vcdp->declBit(c+31830,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul CDom_reduced4SigExtra_reducedVec_2", false,-1);
        vcdp->declBit(c+31831,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul CDom_reduced4SigExtra_reducedVec_3", false,-1);
        vcdp->declBit(c+31832,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul CDom_reduced4SigExtra_reducedVec_4", false,-1);
        vcdp->declBit(c+31833,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul CDom_reduced4SigExtra_reducedVec_5", false,-1);
        vcdp->declBit(c+31834,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul CDom_reduced4SigExtra_reducedVec_6", false,-1);
        vcdp->declBit(c+31835,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul CDom_reduced4SigExtra_reducedVec_7", false,-1);
        vcdp->declBit(c+31836,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul CDom_reduced4SigExtra_reducedVec_8", false,-1);
        vcdp->declBit(c+31837,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul CDom_reduced4SigExtra_reducedVec_9", false,-1);
        vcdp->declBit(c+31838,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul CDom_reduced4SigExtra_reducedVec_10", false,-1);
        vcdp->declBit(c+31839,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul CDom_reduced4SigExtra_reducedVec_11", false,-1);
        vcdp->declBit(c+31840,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul CDom_reduced4SigExtra_reducedVec_12", false,-1);
        vcdp->declBit(c+31841,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul CDom_reduced4SigExtra_reducedVec_13", false,-1);
        vcdp->declBus(c+31842,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul CDom_reduced4SigExtra_lo", false,-1, 6,0);
        vcdp->declBus(c+64523,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul CDom_reduced4SigExtra_shift", false,-1, 16,0);
        vcdp->declBit(c+31843,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul CDom_reduced4SigExtra", false,-1);
        vcdp->declQuad(c+31844,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul CDom_sig", false,-1, 55,0);
        vcdp->declBit(c+31846,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul notCDom_signSigSum", false,-1);
        vcdp->declArray(c+31847,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul notCDom_absSigSum", false,-1, 108,0);
        vcdp->declBit(c+31851,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_0", false,-1);
        vcdp->declBit(c+31852,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_1", false,-1);
        vcdp->declBit(c+31853,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_2", false,-1);
        vcdp->declBit(c+31854,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_3", false,-1);
        vcdp->declBit(c+31855,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_4", false,-1);
        vcdp->declBit(c+31856,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_5", false,-1);
        vcdp->declBit(c+31857,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_6", false,-1);
        vcdp->declBit(c+31858,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_7", false,-1);
        vcdp->declBit(c+31859,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_8", false,-1);
        vcdp->declBit(c+31860,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_9", false,-1);
        vcdp->declBit(c+31861,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_10", false,-1);
        vcdp->declBit(c+31862,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_11", false,-1);
        vcdp->declBit(c+31863,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_12", false,-1);
        vcdp->declBit(c+31864,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_13", false,-1);
        vcdp->declBit(c+31865,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_14", false,-1);
        vcdp->declBit(c+31866,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_15", false,-1);
        vcdp->declBit(c+31867,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_16", false,-1);
        vcdp->declBit(c+31868,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_17", false,-1);
        vcdp->declBit(c+31869,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_18", false,-1);
    }
}

void VTestHarness::traceInitThis__1247(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+31870,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_19", false,-1);
        vcdp->declBit(c+31871,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_20", false,-1);
        vcdp->declBit(c+31872,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_21", false,-1);
        vcdp->declBit(c+31873,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_22", false,-1);
        vcdp->declBit(c+31874,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_23", false,-1);
        vcdp->declBit(c+31875,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_24", false,-1);
        vcdp->declBit(c+31876,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_25", false,-1);
        vcdp->declBit(c+31877,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_26", false,-1);
        vcdp->declBit(c+31878,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_27", false,-1);
        vcdp->declBit(c+31879,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_28", false,-1);
        vcdp->declBit(c+31880,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_29", false,-1);
        vcdp->declBit(c+31881,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_30", false,-1);
        vcdp->declBit(c+31882,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_31", false,-1);
        vcdp->declBit(c+31883,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_32", false,-1);
        vcdp->declBit(c+31884,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_33", false,-1);
        vcdp->declBit(c+31885,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_34", false,-1);
        vcdp->declBit(c+31886,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_35", false,-1);
        vcdp->declBit(c+31887,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_36", false,-1);
        vcdp->declBit(c+31888,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_37", false,-1);
        vcdp->declBit(c+31889,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_38", false,-1);
        vcdp->declBit(c+31890,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_39", false,-1);
        vcdp->declBit(c+31891,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_40", false,-1);
        vcdp->declBit(c+31892,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_41", false,-1);
        vcdp->declBit(c+31893,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_42", false,-1);
        vcdp->declBit(c+31894,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_43", false,-1);
        vcdp->declBit(c+31895,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_44", false,-1);
        vcdp->declBit(c+31896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_45", false,-1);
        vcdp->declBit(c+31897,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_46", false,-1);
        vcdp->declBit(c+31898,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_47", false,-1);
        vcdp->declBit(c+31899,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_48", false,-1);
        vcdp->declBit(c+31900,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_49", false,-1);
        vcdp->declBit(c+31901,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_50", false,-1);
        vcdp->declBit(c+31902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_51", false,-1);
        vcdp->declBit(c+31903,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_52", false,-1);
        vcdp->declBit(c+31904,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_53", false,-1);
        vcdp->declBit(c+31905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_reducedVec_54", false,-1);
        vcdp->declBus(c+31906,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_lo_lo_lo", false,-1, 5,0);
        vcdp->declBus(c+31907,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_lo_lo", false,-1, 12,0);
        vcdp->declBus(c+31908,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_lo_hi_lo", false,-1, 6,0);
        vcdp->declBus(c+31909,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_lo", false,-1, 26,0);
        vcdp->declBus(c+31910,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_hi_lo_lo", false,-1, 6,0);
        vcdp->declBus(c+31911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_hi_lo", false,-1, 13,0);
        vcdp->declBus(c+31912,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum_hi_hi_lo", false,-1, 6,0);
        vcdp->declQuad(c+31913,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul notCDom_reduced2AbsSigSum", false,-1, 54,0);
        vcdp->declBus(c+31915,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul notCDom_normDistReduced2", false,-1, 5,0);
        vcdp->declBus(c+31916,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul notCDom_nearNormDist", false,-1, 6,0);
        vcdp->declBus(c+31917,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul notCDom_sExp", false,-1, 12,0);
        vcdp->declQuad(c+31918,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul notCDom_mainSig", false,-1, 57,0);
        vcdp->declBit(c+31920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul notCDom_reduced4SigExtra_reducedVec_0", false,-1);
        vcdp->declBit(c+31921,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul notCDom_reduced4SigExtra_reducedVec_1", false,-1);
        vcdp->declBit(c+31922,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul notCDom_reduced4SigExtra_reducedVec_2", false,-1);
        vcdp->declBit(c+31923,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul notCDom_reduced4SigExtra_reducedVec_3", false,-1);
        vcdp->declBit(c+31924,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul notCDom_reduced4SigExtra_reducedVec_4", false,-1);
        vcdp->declBit(c+31925,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul notCDom_reduced4SigExtra_reducedVec_5", false,-1);
        vcdp->declBit(c+31926,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul notCDom_reduced4SigExtra_reducedVec_6", false,-1);
        vcdp->declBit(c+31927,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul notCDom_reduced4SigExtra_reducedVec_7", false,-1);
        vcdp->declBit(c+31928,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul notCDom_reduced4SigExtra_reducedVec_8", false,-1);
        vcdp->declBit(c+31929,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul notCDom_reduced4SigExtra_reducedVec_9", false,-1);
        vcdp->declBit(c+31930,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul notCDom_reduced4SigExtra_reducedVec_10", false,-1);
        vcdp->declBit(c+31931,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul notCDom_reduced4SigExtra_reducedVec_11", false,-1);
        vcdp->declBit(c+31932,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul notCDom_reduced4SigExtra_reducedVec_12", false,-1);
        vcdp->declBit(c+31933,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul notCDom_reduced4SigExtra_reducedVec_13", false,-1);
        vcdp->declBus(c+31934,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul notCDom_reduced4SigExtra_lo", false,-1, 6,0);
        vcdp->declQuad(c+31935,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul notCDom_reduced4SigExtra_shift", false,-1, 32,0);
        vcdp->declBit(c+31937,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul notCDom_reduced4SigExtra", false,-1);
        vcdp->declQuad(c+31938,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul notCDom_sig", false,-1, 55,0);
        vcdp->declBit(c+31940,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul notCDom_completeCancellation", false,-1);
        vcdp->declBit(c+31941,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul notCDom_sign", false,-1);
        vcdp->declBit(c+31942,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul notNaN_isInfProd", false,-1);
        vcdp->declBit(c+31752,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul notNaN_isInfOut", false,-1);
        vcdp->declBit(c+31943,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma mulAddRecFNToRaw_postMul notNaN_addZeros", false,-1);
        vcdp->declBit(c+64498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN io_invalidExc", false,-1);
        vcdp->declBit(c+64499,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN io_in_isNaN", false,-1);
        vcdp->declBit(c+64500,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN io_in_isInf", false,-1);
        vcdp->declBit(c+64501,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN io_in_isZero", false,-1);
        vcdp->declBit(c+64502,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN io_in_sign", false,-1);
        vcdp->declBus(c+64503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN io_in_sExp", false,-1, 12,0);
        vcdp->declQuad(c+64504,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN io_in_sig", false,-1, 55,0);
        vcdp->declBus(c+64506,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN io_roundingMode", false,-1, 2,0);
        vcdp->declArray(c+31724,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN io_out", false,-1, 64,0);
        vcdp->declBus(c+31727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN io_exceptionFlags", false,-1, 4,0);
        vcdp->declBit(c+64498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN roundAnyRawFNToRecFN_io_invalidExc", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN roundAnyRawFNToRecFN_io_infiniteExc", false,-1);
        vcdp->declBit(c+64499,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN roundAnyRawFNToRecFN_io_in_isNaN", false,-1);
        vcdp->declBit(c+64500,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN roundAnyRawFNToRecFN_io_in_isInf", false,-1);
        vcdp->declBit(c+64501,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN roundAnyRawFNToRecFN_io_in_isZero", false,-1);
        vcdp->declBit(c+64502,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN roundAnyRawFNToRecFN_io_in_sign", false,-1);
        vcdp->declBus(c+64503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN roundAnyRawFNToRecFN_io_in_sExp", false,-1, 12,0);
        vcdp->declQuad(c+64504,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN roundAnyRawFNToRecFN_io_in_sig", false,-1, 55,0);
        vcdp->declBus(c+64506,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN roundAnyRawFNToRecFN_io_roundingMode", false,-1, 2,0);
        vcdp->declArray(c+31724,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN roundAnyRawFNToRecFN_io_out", false,-1, 64,0);
        vcdp->declBus(c+31727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN roundAnyRawFNToRecFN_io_exceptionFlags", false,-1, 4,0);
        vcdp->declBit(c+64498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN roundAnyRawFNToRecFN io_invalidExc", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN roundAnyRawFNToRecFN io_infiniteExc", false,-1);
        vcdp->declBit(c+64499,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN roundAnyRawFNToRecFN io_in_isNaN", false,-1);
        vcdp->declBit(c+64500,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN roundAnyRawFNToRecFN io_in_isInf", false,-1);
        vcdp->declBit(c+64501,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN roundAnyRawFNToRecFN io_in_isZero", false,-1);
        vcdp->declBit(c+64502,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN roundAnyRawFNToRecFN io_in_sign", false,-1);
        vcdp->declBus(c+64503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN roundAnyRawFNToRecFN io_in_sExp", false,-1, 12,0);
        vcdp->declQuad(c+64504,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN roundAnyRawFNToRecFN io_in_sig", false,-1, 55,0);
        vcdp->declBus(c+64506,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN roundAnyRawFNToRecFN io_roundingMode", false,-1, 2,0);
    }
}

void VTestHarness::traceInitThis__1248(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declArray(c+31724,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN roundAnyRawFNToRecFN io_out", false,-1, 64,0);
        vcdp->declBus(c+31727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN roundAnyRawFNToRecFN io_exceptionFlags", false,-1, 4,0);
        vcdp->declBit(c+64524,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN roundAnyRawFNToRecFN roundingMode_near_even", false,-1);
        vcdp->declBit(c+64525,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN roundAnyRawFNToRecFN roundingMode_min", false,-1);
        vcdp->declBit(c+64526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN roundAnyRawFNToRecFN roundingMode_max", false,-1);
        vcdp->declBit(c+64527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN roundAnyRawFNToRecFN roundingMode_near_maxMag", false,-1);
        vcdp->declBit(c+64528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN roundAnyRawFNToRecFN roundingMode_odd", false,-1);
        vcdp->declBit(c+31944,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN roundAnyRawFNToRecFN roundMagUp", false,-1);
        vcdp->declBit(c+64529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN roundAnyRawFNToRecFN doShiftSigDown1", false,-1);
        vcdp->declBit(c+64530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN roundAnyRawFNToRecFN roundMask_msb", false,-1);
        vcdp->declBus(c+64531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN roundAnyRawFNToRecFN roundMask_lsbs", false,-1, 10,0);
        vcdp->declBit(c+64532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN roundAnyRawFNToRecFN roundMask_msb_1", false,-1);
        vcdp->declBus(c+64533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN roundAnyRawFNToRecFN roundMask_lsbs_1", false,-1, 9,0);
        vcdp->declBit(c+64534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN roundAnyRawFNToRecFN roundMask_msb_2", false,-1);
        vcdp->declBus(c+64535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN roundAnyRawFNToRecFN roundMask_lsbs_2", false,-1, 8,0);
        vcdp->declBit(c+64536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN roundAnyRawFNToRecFN roundMask_msb_3", false,-1);
        vcdp->declBus(c+64537,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN roundAnyRawFNToRecFN roundMask_lsbs_3", false,-1, 7,0);
        vcdp->declBit(c+64538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN roundAnyRawFNToRecFN roundMask_msb_4", false,-1);
        vcdp->declBus(c+64539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN roundAnyRawFNToRecFN roundMask_lsbs_4", false,-1, 6,0);
        vcdp->declBit(c+64540,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN roundAnyRawFNToRecFN roundMask_msb_5", false,-1);
        vcdp->declBus(c+64541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN roundAnyRawFNToRecFN roundMask_lsbs_5", false,-1, 5,0);
        vcdp->declArray(c+64542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN roundAnyRawFNToRecFN roundMask_shift", false,-1, 64,0);
        vcdp->declQuad(c+31945,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN roundAnyRawFNToRecFN roundMask", false,-1, 55,0);
        vcdp->declQuad(c+31947,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN roundAnyRawFNToRecFN shiftedRoundMask", false,-1, 55,0);
        vcdp->declQuad(c+31949,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN roundAnyRawFNToRecFN roundPosMask", false,-1, 55,0);
        vcdp->declBit(c+31951,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN roundAnyRawFNToRecFN roundPosBit", false,-1);
        vcdp->declBit(c+31952,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN roundAnyRawFNToRecFN anyRoundExtra", false,-1);
        vcdp->declBit(c+31953,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN roundAnyRawFNToRecFN anyRound", false,-1);
        vcdp->declBit(c+31954,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN roundAnyRawFNToRecFN roundIncr", false,-1);
        vcdp->declQuad(c+31955,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN roundAnyRawFNToRecFN roundedSig", false,-1, 54,0);
        vcdp->declBus(c+31957,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN roundAnyRawFNToRecFN sRoundedExp", false,-1, 13,0);
        vcdp->declBus(c+31958,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN roundAnyRawFNToRecFN common_expOut", false,-1, 11,0);
        vcdp->declQuad(c+31959,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN roundAnyRawFNToRecFN common_fractOut", false,-1, 51,0);
        vcdp->declBit(c+31961,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN roundAnyRawFNToRecFN common_overflow", false,-1);
        vcdp->declBit(c+31962,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN roundAnyRawFNToRecFN common_totalUnderflow", false,-1);
        vcdp->declBit(c+64545,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN roundAnyRawFNToRecFN unboundedRange_roundPosBit", false,-1);
        vcdp->declBit(c+64546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN roundAnyRawFNToRecFN unboundedRange_anyRound", false,-1);
        vcdp->declBit(c+31963,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN roundAnyRawFNToRecFN unboundedRange_roundIncr", false,-1);
        vcdp->declBit(c+31964,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN roundAnyRawFNToRecFN roundCarry", false,-1);
        vcdp->declBit(c+31965,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN roundAnyRawFNToRecFN common_underflow", false,-1);
        vcdp->declBit(c+31966,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN roundAnyRawFNToRecFN common_inexact", false,-1);
        vcdp->declBit(c+31967,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN roundAnyRawFNToRecFN isNaNOut", false,-1);
        vcdp->declBit(c+64500,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN roundAnyRawFNToRecFN notNaN_isSpecialInfOut", false,-1);
        vcdp->declBit(c+31968,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN roundAnyRawFNToRecFN commonCase", false,-1);
        vcdp->declBit(c+31969,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN roundAnyRawFNToRecFN overflow", false,-1);
        vcdp->declBit(c+31970,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN roundAnyRawFNToRecFN underflow", false,-1);
        vcdp->declBit(c+31971,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN roundAnyRawFNToRecFN inexact", false,-1);
        vcdp->declBit(c+31972,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN roundAnyRawFNToRecFN overflow_roundMagUp", false,-1);
        vcdp->declBit(c+31973,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN roundAnyRawFNToRecFN pegMinNonzeroMagOut", false,-1);
        vcdp->declBit(c+31974,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN roundAnyRawFNToRecFN pegMaxFiniteMagOut", false,-1);
        vcdp->declBit(c+31975,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN roundAnyRawFNToRecFN notNaN_isInfOut", false,-1);
        vcdp->declBit(c+31976,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN roundAnyRawFNToRecFN signOut", false,-1);
        vcdp->declBus(c+31977,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN roundAnyRawFNToRecFN expOut", false,-1, 11,0);
        vcdp->declQuad(c+31978,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN roundAnyRawFNToRecFN fractOut", false,-1, 51,0);
        vcdp->declBus(c+31980,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN roundAnyRawFNToRecFN io_out_hi", false,-1, 12,0);
        vcdp->declBus(c+31981,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN roundAnyRawFNToRecFN io_exceptionFlags_lo", false,-1, 1,0);
        vcdp->declBus(c+31982,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt dfma fma roundRawFNToRecFN roundAnyRawFNToRecFN io_exceptionFlags_hi", false,-1, 2,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt clock", false,-1);
        vcdp->declBit(c+64200,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt reset", false,-1);
        vcdp->declBit(c+64201,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt io_inReady", false,-1);
        vcdp->declBit(c+31176,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt io_inValid", false,-1);
        vcdp->declBit(c+64202,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt io_sqrtOp", false,-1);
        vcdp->declQuad(c+31177,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt io_a", false,-1, 32,0);
        vcdp->declQuad(c+31179,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt io_b", false,-1, 32,0);
        vcdp->declBus(c+64181,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt io_roundingMode", false,-1, 2,0);
        vcdp->declBit(c+64203,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt io_outValid_div", false,-1);
        vcdp->declBit(c+64204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt io_outValid_sqrt", false,-1);
        vcdp->declQuad(c+31181,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt io_out", false,-1, 32,0);
        vcdp->declBus(c+31183,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt io_exceptionFlags", false,-1, 4,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw_clock", false,-1);
        vcdp->declBit(c+64200,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw_reset", false,-1);
        vcdp->declBit(c+64201,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw_io_inReady", false,-1);
        vcdp->declBit(c+31176,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw_io_inValid", false,-1);
        vcdp->declBit(c+64202,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw_io_sqrtOp", false,-1);
        vcdp->declQuad(c+31177,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw_io_a", false,-1, 32,0);
        vcdp->declQuad(c+31179,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw_io_b", false,-1, 32,0);
        vcdp->declBus(c+64181,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw_io_roundingMode", false,-1, 2,0);
        vcdp->declBit(c+64203,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw_io_rawOutValid_div", false,-1);
        vcdp->declBit(c+64204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw_io_rawOutValid_sqrt", false,-1);
        vcdp->declBus(c+64547,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw_io_roundingModeOut", false,-1, 2,0);
        vcdp->declBit(c+31983,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw_io_invalidExc", false,-1);
        vcdp->declBit(c+31984,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw_io_infiniteExc", false,-1);
        vcdp->declBit(c+64548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw_io_rawOut_isNaN", false,-1);
        vcdp->declBit(c+64549,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw_io_rawOut_isInf", false,-1);
        vcdp->declBit(c+64550,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw_io_rawOut_isZero", false,-1);
        vcdp->declBit(c+64551,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw_io_rawOut_sign", false,-1);
        vcdp->declBus(c+64552,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw_io_rawOut_sExp", false,-1, 9,0);
        vcdp->declBus(c+31985,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw_io_rawOut_sig", false,-1, 26,0);
        vcdp->declBit(c+31983,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt roundRawFNToRecFN_io_invalidExc", false,-1);
        vcdp->declBit(c+31984,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt roundRawFNToRecFN_io_infiniteExc", false,-1);
        vcdp->declBit(c+64548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt roundRawFNToRecFN_io_in_isNaN", false,-1);
        vcdp->declBit(c+64549,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt roundRawFNToRecFN_io_in_isInf", false,-1);
        vcdp->declBit(c+64550,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt roundRawFNToRecFN_io_in_isZero", false,-1);
        vcdp->declBit(c+64551,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt roundRawFNToRecFN_io_in_sign", false,-1);
        vcdp->declBus(c+64552,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt roundRawFNToRecFN_io_in_sExp", false,-1, 9,0);
        vcdp->declBus(c+31985,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt roundRawFNToRecFN_io_in_sig", false,-1, 26,0);
        vcdp->declBus(c+64547,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt roundRawFNToRecFN_io_roundingMode", false,-1, 2,0);
        vcdp->declQuad(c+31181,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt roundRawFNToRecFN_io_out", false,-1, 32,0);
        vcdp->declBus(c+31183,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt roundRawFNToRecFN_io_exceptionFlags", false,-1, 4,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw clock", false,-1);
        vcdp->declBit(c+64200,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw reset", false,-1);
    }
}

void VTestHarness::traceInitThis__1249(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+64201,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw io_inReady", false,-1);
        vcdp->declBit(c+31176,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw io_inValid", false,-1);
        vcdp->declBit(c+64202,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw io_sqrtOp", false,-1);
        vcdp->declQuad(c+31177,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw io_a", false,-1, 32,0);
        vcdp->declQuad(c+31179,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw io_b", false,-1, 32,0);
        vcdp->declBus(c+64181,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw io_roundingMode", false,-1, 2,0);
        vcdp->declBit(c+64203,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw io_rawOutValid_div", false,-1);
        vcdp->declBit(c+64204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw io_rawOutValid_sqrt", false,-1);
        vcdp->declBus(c+64547,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw io_roundingModeOut", false,-1, 2,0);
        vcdp->declBit(c+31983,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw io_invalidExc", false,-1);
        vcdp->declBit(c+31984,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw io_infiniteExc", false,-1);
        vcdp->declBit(c+64548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw io_rawOut_isNaN", false,-1);
        vcdp->declBit(c+64549,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw io_rawOut_isInf", false,-1);
        vcdp->declBit(c+64550,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw io_rawOut_isZero", false,-1);
        vcdp->declBit(c+64551,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw io_rawOut_sign", false,-1);
        vcdp->declBus(c+64552,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw io_rawOut_sExp", false,-1, 9,0);
        vcdp->declBus(c+31985,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw io_rawOut_sig", false,-1, 26,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN__clock", false,-1);
        vcdp->declBit(c+64200,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN__reset", false,-1);
        vcdp->declBit(c+64201,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN__io_inReady", false,-1);
        vcdp->declBit(c+31176,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN__io_inValid", false,-1);
        vcdp->declBit(c+64202,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN__io_sqrtOp", false,-1);
        vcdp->declBit(c+31986,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN__io_a_isNaN", false,-1);
        vcdp->declBit(c+31987,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN__io_a_isInf", false,-1);
        vcdp->declBit(c+31988,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN__io_a_isZero", false,-1);
        vcdp->declBit(c+31989,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN__io_a_sign", false,-1);
        vcdp->declBus(c+31990,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN__io_a_sExp", false,-1, 9,0);
        vcdp->declBus(c+31991,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN__io_a_sig", false,-1, 24,0);
        vcdp->declBit(c+31992,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN__io_b_isNaN", false,-1);
        vcdp->declBit(c+31993,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN__io_b_isInf", false,-1);
        vcdp->declBit(c+31994,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN__io_b_isZero", false,-1);
        vcdp->declBit(c+31995,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN__io_b_sign", false,-1);
        vcdp->declBus(c+31996,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN__io_b_sExp", false,-1, 9,0);
        vcdp->declBus(c+31997,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN__io_b_sig", false,-1, 24,0);
        vcdp->declBus(c+64181,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN__io_roundingMode", false,-1, 2,0);
        vcdp->declBit(c+64203,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN__io_rawOutValid_div", false,-1);
        vcdp->declBit(c+64204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN__io_rawOutValid_sqrt", false,-1);
        vcdp->declBus(c+64547,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN__io_roundingModeOut", false,-1, 2,0);
        vcdp->declBit(c+31983,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN__io_invalidExc", false,-1);
        vcdp->declBit(c+31984,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN__io_infiniteExc", false,-1);
        vcdp->declBit(c+64548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN__io_rawOut_isNaN", false,-1);
        vcdp->declBit(c+64549,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN__io_rawOut_isInf", false,-1);
        vcdp->declBit(c+64550,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN__io_rawOut_isZero", false,-1);
        vcdp->declBit(c+64551,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN__io_rawOut_sign", false,-1);
        vcdp->declBus(c+64552,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN__io_rawOut_sExp", false,-1, 9,0);
        vcdp->declBus(c+31985,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN__io_rawOut_sig", false,-1, 26,0);
        vcdp->declBus(c+31998,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN_io_a_exp", false,-1, 8,0);
        vcdp->declBit(c+31988,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN_io_a_isZero", false,-1);
        vcdp->declBit(c+31999,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN_io_a_isSpecial", false,-1);
        vcdp->declBus(c+32000,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN_io_a_out_sig_hi", false,-1, 1,0);
        vcdp->declBus(c+32001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN_io_b_exp", false,-1, 8,0);
        vcdp->declBit(c+31994,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN_io_b_isZero", false,-1);
        vcdp->declBit(c+32002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN_io_b_isSpecial", false,-1);
        vcdp->declBus(c+32003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN_io_b_out_sig_hi", false,-1, 1,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN_ clock", false,-1);
        vcdp->declBit(c+64200,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN_ reset", false,-1);
        vcdp->declBit(c+64201,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN_ io_inReady", false,-1);
        vcdp->declBit(c+31176,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN_ io_inValid", false,-1);
        vcdp->declBit(c+64202,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN_ io_sqrtOp", false,-1);
        vcdp->declBit(c+31986,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN_ io_a_isNaN", false,-1);
        vcdp->declBit(c+31987,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN_ io_a_isInf", false,-1);
        vcdp->declBit(c+31988,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN_ io_a_isZero", false,-1);
        vcdp->declBit(c+31989,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN_ io_a_sign", false,-1);
        vcdp->declBus(c+31990,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN_ io_a_sExp", false,-1, 9,0);
        vcdp->declBus(c+31991,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN_ io_a_sig", false,-1, 24,0);
        vcdp->declBit(c+31992,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN_ io_b_isNaN", false,-1);
        vcdp->declBit(c+31993,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN_ io_b_isInf", false,-1);
        vcdp->declBit(c+31994,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN_ io_b_isZero", false,-1);
        vcdp->declBit(c+31995,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN_ io_b_sign", false,-1);
        vcdp->declBus(c+31996,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN_ io_b_sExp", false,-1, 9,0);
        vcdp->declBus(c+31997,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN_ io_b_sig", false,-1, 24,0);
        vcdp->declBus(c+64181,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN_ io_roundingMode", false,-1, 2,0);
        vcdp->declBit(c+64203,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN_ io_rawOutValid_div", false,-1);
        vcdp->declBit(c+64204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN_ io_rawOutValid_sqrt", false,-1);
        vcdp->declBus(c+64547,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN_ io_roundingModeOut", false,-1, 2,0);
        vcdp->declBit(c+31983,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN_ io_invalidExc", false,-1);
        vcdp->declBit(c+31984,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN_ io_infiniteExc", false,-1);
        vcdp->declBit(c+64548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN_ io_rawOut_isNaN", false,-1);
        vcdp->declBit(c+64549,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN_ io_rawOut_isInf", false,-1);
        vcdp->declBit(c+64550,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN_ io_rawOut_isZero", false,-1);
        vcdp->declBit(c+64551,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN_ io_rawOut_sign", false,-1);
        vcdp->declBus(c+64552,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN_ io_rawOut_sExp", false,-1, 9,0);
        vcdp->declBus(c+31985,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN_ io_rawOut_sig", false,-1, 26,0);
        vcdp->declBus(c+64553,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN_ cycleNum", false,-1, 4,0);
        vcdp->declBit(c+64201,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN_ inReady", false,-1);
        vcdp->declBit(c+64554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN_ rawOutValid", false,-1);
        vcdp->declBit(c+64555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN_ sqrtOp_Z", false,-1);
        vcdp->declBit(c+64556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN_ majorExc_Z", false,-1);
        vcdp->declBit(c+64548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN_ isNaN_Z", false,-1);
        vcdp->declBit(c+64549,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN_ isInf_Z", false,-1);
        vcdp->declBit(c+64550,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN_ isZero_Z", false,-1);
        vcdp->declBit(c+64551,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN_ sign_Z", false,-1);
        vcdp->declBus(c+64552,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN_ sExp_Z", false,-1, 9,0);
        vcdp->declBus(c+64557,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN_ fractB_Z", false,-1, 23,0);
        vcdp->declBus(c+64547,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN_ roundingMode_Z", false,-1, 2,0);
        vcdp->declBus(c+64558,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN_ rem_Z", false,-1, 25,0);
        vcdp->declBit(c+64559,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN_ notZeroRem_Z", false,-1);
        vcdp->declBus(c+64560,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN_ sigX_Z", false,-1, 25,0);
        vcdp->declBit(c+32004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN_ notSigNaNIn_invalidExc_S_div", false,-1);
        vcdp->declBit(c+32005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN_ notSigNaNIn_invalidExc_S_sqrt", false,-1);
        vcdp->declBit(c+32006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN_ sign_S", false,-1);
    }
}

void VTestHarness::traceInitThis__1250(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+32007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN_ specialCaseA_S", false,-1);
        vcdp->declBit(c+32008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN_ specialCaseB_S", false,-1);
        vcdp->declBit(c+32009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN_ normalCase_S_div", false,-1);
        vcdp->declBit(c+32010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN_ normalCase_S_sqrt", false,-1);
        vcdp->declBit(c+32011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN_ normalCase_S", false,-1);
        vcdp->declBus(c+32012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN_ sExpQuot_S_div", false,-1, 10,0);
        vcdp->declBus(c+32013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN_ sSatExpQuot_S_div", false,-1, 9,0);
        vcdp->declBit(c+32014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN_ evenSqrt_S", false,-1);
        vcdp->declBit(c+32015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN_ oddSqrt_S", false,-1);
        vcdp->declBit(c+64561,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN_ idle", false,-1);
        vcdp->declBit(c+32016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN_ entering", false,-1);
        vcdp->declBit(c+32017,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN_ entering_normalCase", false,-1);
        vcdp->declBit(c+32018,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN_ skipCycle2", false,-1);
        vcdp->declBus(c+32019,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN_ rem", false,-1, 26,0);
        vcdp->declBus(c+64562,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN_ bitMask", false,-1, 29,0);
        vcdp->declBus(c+32020,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN_ trialTerm", false,-1, 26,0);
        vcdp->declBus(c+32021,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN_ trialRem", false,-1, 28,0);
        vcdp->declBit(c+32022,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN_ newBit", false,-1);
        vcdp->declBus(c+32023,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt divSqrtRecFNToRaw divSqrtRawFN_ nextRem_Z", false,-1, 25,0);
        vcdp->declBit(c+31983,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt roundRawFNToRecFN io_invalidExc", false,-1);
        vcdp->declBit(c+31984,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt roundRawFNToRecFN io_infiniteExc", false,-1);
        vcdp->declBit(c+64548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt roundRawFNToRecFN io_in_isNaN", false,-1);
        vcdp->declBit(c+64549,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt roundRawFNToRecFN io_in_isInf", false,-1);
        vcdp->declBit(c+64550,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt roundRawFNToRecFN io_in_isZero", false,-1);
        vcdp->declBit(c+64551,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt roundRawFNToRecFN io_in_sign", false,-1);
        vcdp->declBus(c+64552,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt roundRawFNToRecFN io_in_sExp", false,-1, 9,0);
        vcdp->declBus(c+31985,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt roundRawFNToRecFN io_in_sig", false,-1, 26,0);
        vcdp->declBus(c+64547,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt roundRawFNToRecFN io_roundingMode", false,-1, 2,0);
        vcdp->declQuad(c+31181,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt roundRawFNToRecFN io_out", false,-1, 32,0);
        vcdp->declBus(c+31183,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt roundRawFNToRecFN io_exceptionFlags", false,-1, 4,0);
        vcdp->declBit(c+31983,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt roundRawFNToRecFN roundAnyRawFNToRecFN_io_invalidExc", false,-1);
        vcdp->declBit(c+31984,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt roundRawFNToRecFN roundAnyRawFNToRecFN_io_infiniteExc", false,-1);
        vcdp->declBit(c+64548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt roundRawFNToRecFN roundAnyRawFNToRecFN_io_in_isNaN", false,-1);
        vcdp->declBit(c+64549,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt roundRawFNToRecFN roundAnyRawFNToRecFN_io_in_isInf", false,-1);
        vcdp->declBit(c+64550,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt roundRawFNToRecFN roundAnyRawFNToRecFN_io_in_isZero", false,-1);
        vcdp->declBit(c+64551,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt roundRawFNToRecFN roundAnyRawFNToRecFN_io_in_sign", false,-1);
        vcdp->declBus(c+64552,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt roundRawFNToRecFN roundAnyRawFNToRecFN_io_in_sExp", false,-1, 9,0);
        vcdp->declBus(c+31985,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt roundRawFNToRecFN roundAnyRawFNToRecFN_io_in_sig", false,-1, 26,0);
        vcdp->declBus(c+64547,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt roundRawFNToRecFN roundAnyRawFNToRecFN_io_roundingMode", false,-1, 2,0);
        vcdp->declQuad(c+31181,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt roundRawFNToRecFN roundAnyRawFNToRecFN_io_out", false,-1, 32,0);
        vcdp->declBus(c+31183,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt roundRawFNToRecFN roundAnyRawFNToRecFN_io_exceptionFlags", false,-1, 4,0);
        vcdp->declBit(c+31983,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt roundRawFNToRecFN roundAnyRawFNToRecFN io_invalidExc", false,-1);
        vcdp->declBit(c+31984,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt roundRawFNToRecFN roundAnyRawFNToRecFN io_infiniteExc", false,-1);
        vcdp->declBit(c+64548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt roundRawFNToRecFN roundAnyRawFNToRecFN io_in_isNaN", false,-1);
        vcdp->declBit(c+64549,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt roundRawFNToRecFN roundAnyRawFNToRecFN io_in_isInf", false,-1);
        vcdp->declBit(c+64550,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt roundRawFNToRecFN roundAnyRawFNToRecFN io_in_isZero", false,-1);
        vcdp->declBit(c+64551,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt roundRawFNToRecFN roundAnyRawFNToRecFN io_in_sign", false,-1);
        vcdp->declBus(c+64552,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt roundRawFNToRecFN roundAnyRawFNToRecFN io_in_sExp", false,-1, 9,0);
        vcdp->declBus(c+31985,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt roundRawFNToRecFN roundAnyRawFNToRecFN io_in_sig", false,-1, 26,0);
        vcdp->declBus(c+64547,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt roundRawFNToRecFN roundAnyRawFNToRecFN io_roundingMode", false,-1, 2,0);
        vcdp->declQuad(c+31181,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt roundRawFNToRecFN roundAnyRawFNToRecFN io_out", false,-1, 32,0);
        vcdp->declBus(c+31183,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt roundRawFNToRecFN roundAnyRawFNToRecFN io_exceptionFlags", false,-1, 4,0);
        vcdp->declBit(c+64563,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt roundRawFNToRecFN roundAnyRawFNToRecFN roundingMode_near_even", false,-1);
        vcdp->declBit(c+64564,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt roundRawFNToRecFN roundAnyRawFNToRecFN roundingMode_min", false,-1);
        vcdp->declBit(c+64565,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt roundRawFNToRecFN roundAnyRawFNToRecFN roundingMode_max", false,-1);
        vcdp->declBit(c+64566,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt roundRawFNToRecFN roundAnyRawFNToRecFN roundingMode_near_maxMag", false,-1);
        vcdp->declBit(c+64567,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt roundRawFNToRecFN roundAnyRawFNToRecFN roundingMode_odd", false,-1);
        vcdp->declBit(c+32024,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt roundRawFNToRecFN roundAnyRawFNToRecFN roundMagUp", false,-1);
        vcdp->declBit(c+32025,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt roundRawFNToRecFN roundAnyRawFNToRecFN doShiftSigDown1", false,-1);
        vcdp->declBit(c+64568,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt roundRawFNToRecFN roundAnyRawFNToRecFN roundMask_msb", false,-1);
        vcdp->declBus(c+64569,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt roundRawFNToRecFN roundAnyRawFNToRecFN roundMask_lsbs", false,-1, 7,0);
        vcdp->declBit(c+64570,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt roundRawFNToRecFN roundAnyRawFNToRecFN roundMask_msb_1", false,-1);
        vcdp->declBus(c+64571,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt roundRawFNToRecFN roundAnyRawFNToRecFN roundMask_lsbs_1", false,-1, 6,0);
        vcdp->declBit(c+64572,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt roundRawFNToRecFN roundAnyRawFNToRecFN roundMask_msb_2", false,-1);
        vcdp->declBus(c+64573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt roundRawFNToRecFN roundAnyRawFNToRecFN roundMask_lsbs_2", false,-1, 5,0);
        vcdp->declArray(c+64574,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt roundRawFNToRecFN roundAnyRawFNToRecFN roundMask_shift", false,-1, 64,0);
        vcdp->declBus(c+32026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt roundRawFNToRecFN roundAnyRawFNToRecFN roundMask", false,-1, 26,0);
        vcdp->declBus(c+32027,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt roundRawFNToRecFN roundAnyRawFNToRecFN shiftedRoundMask", false,-1, 26,0);
        vcdp->declBus(c+32028,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt roundRawFNToRecFN roundAnyRawFNToRecFN roundPosMask", false,-1, 26,0);
        vcdp->declBit(c+32029,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt roundRawFNToRecFN roundAnyRawFNToRecFN roundPosBit", false,-1);
        vcdp->declBit(c+32030,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt roundRawFNToRecFN roundAnyRawFNToRecFN anyRoundExtra", false,-1);
        vcdp->declBit(c+32031,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt roundRawFNToRecFN roundAnyRawFNToRecFN anyRound", false,-1);
        vcdp->declBit(c+32032,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt roundRawFNToRecFN roundAnyRawFNToRecFN roundIncr", false,-1);
        vcdp->declBus(c+32033,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt roundRawFNToRecFN roundAnyRawFNToRecFN roundedSig", false,-1, 25,0);
        vcdp->declBus(c+32034,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt roundRawFNToRecFN roundAnyRawFNToRecFN sRoundedExp", false,-1, 10,0);
        vcdp->declBus(c+32035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt roundRawFNToRecFN roundAnyRawFNToRecFN common_expOut", false,-1, 8,0);
        vcdp->declBus(c+32036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt roundRawFNToRecFN roundAnyRawFNToRecFN common_fractOut", false,-1, 22,0);
        vcdp->declBit(c+32037,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt roundRawFNToRecFN roundAnyRawFNToRecFN common_overflow", false,-1);
        vcdp->declBit(c+32038,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt roundRawFNToRecFN roundAnyRawFNToRecFN common_totalUnderflow", false,-1);
        vcdp->declBit(c+32039,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt roundRawFNToRecFN roundAnyRawFNToRecFN unboundedRange_roundPosBit", false,-1);
        vcdp->declBit(c+32040,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt roundRawFNToRecFN roundAnyRawFNToRecFN unboundedRange_anyRound", false,-1);
        vcdp->declBit(c+32041,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt roundRawFNToRecFN roundAnyRawFNToRecFN unboundedRange_roundIncr", false,-1);
        vcdp->declBit(c+32042,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt roundRawFNToRecFN roundAnyRawFNToRecFN roundCarry", false,-1);
        vcdp->declBit(c+32043,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt roundRawFNToRecFN roundAnyRawFNToRecFN common_underflow", false,-1);
        vcdp->declBit(c+32044,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt roundRawFNToRecFN roundAnyRawFNToRecFN common_inexact", false,-1);
        vcdp->declBit(c+32045,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt roundRawFNToRecFN roundAnyRawFNToRecFN isNaNOut", false,-1);
        vcdp->declBit(c+32046,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt roundRawFNToRecFN roundAnyRawFNToRecFN notNaN_isSpecialInfOut", false,-1);
        vcdp->declBit(c+32047,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt roundRawFNToRecFN roundAnyRawFNToRecFN commonCase", false,-1);
        vcdp->declBit(c+32048,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt roundRawFNToRecFN roundAnyRawFNToRecFN overflow", false,-1);
        vcdp->declBit(c+32049,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt roundRawFNToRecFN roundAnyRawFNToRecFN underflow", false,-1);
        vcdp->declBit(c+32050,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt roundRawFNToRecFN roundAnyRawFNToRecFN inexact", false,-1);
        vcdp->declBit(c+32051,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt roundRawFNToRecFN roundAnyRawFNToRecFN overflow_roundMagUp", false,-1);
        vcdp->declBit(c+32052,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt roundRawFNToRecFN roundAnyRawFNToRecFN pegMinNonzeroMagOut", false,-1);
        vcdp->declBit(c+32053,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt roundRawFNToRecFN roundAnyRawFNToRecFN pegMaxFiniteMagOut", false,-1);
        vcdp->declBit(c+32054,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt roundRawFNToRecFN roundAnyRawFNToRecFN notNaN_isInfOut", false,-1);
        vcdp->declBit(c+32055,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt roundRawFNToRecFN roundAnyRawFNToRecFN signOut", false,-1);
        vcdp->declBus(c+32056,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt roundRawFNToRecFN roundAnyRawFNToRecFN expOut", false,-1, 8,0);
        vcdp->declBus(c+32057,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt roundRawFNToRecFN roundAnyRawFNToRecFN fractOut", false,-1, 22,0);
        vcdp->declBus(c+32058,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt roundRawFNToRecFN roundAnyRawFNToRecFN io_out_hi", false,-1, 9,0);
        vcdp->declBus(c+32059,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt roundRawFNToRecFN roundAnyRawFNToRecFN io_exceptionFlags_lo", false,-1, 1,0);
        vcdp->declBus(c+32060,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt roundRawFNToRecFN roundAnyRawFNToRecFN io_exceptionFlags_hi", false,-1, 2,0);
    }
}

void VTestHarness::traceInitThis__1251(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 clock", false,-1);
        vcdp->declBit(c+64200,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 reset", false,-1);
        vcdp->declBit(c+64205,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 io_inReady", false,-1);
        vcdp->declBit(c+31184,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 io_inValid", false,-1);
        vcdp->declBit(c+64202,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 io_sqrtOp", false,-1);
        vcdp->declArray(c+64182,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 io_a", false,-1, 64,0);
        vcdp->declArray(c+64185,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 io_b", false,-1, 64,0);
        vcdp->declBus(c+64181,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 io_roundingMode", false,-1, 2,0);
        vcdp->declBit(c+64206,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 io_outValid_div", false,-1);
        vcdp->declBit(c+64207,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 io_outValid_sqrt", false,-1);
        vcdp->declArray(c+31185,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 io_out", false,-1, 64,0);
        vcdp->declBus(c+31188,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 io_exceptionFlags", false,-1, 4,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw_clock", false,-1);
        vcdp->declBit(c+64200,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw_reset", false,-1);
        vcdp->declBit(c+64205,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw_io_inReady", false,-1);
        vcdp->declBit(c+31184,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw_io_inValid", false,-1);
        vcdp->declBit(c+64202,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw_io_sqrtOp", false,-1);
        vcdp->declArray(c+64182,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw_io_a", false,-1, 64,0);
        vcdp->declArray(c+64185,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw_io_b", false,-1, 64,0);
        vcdp->declBus(c+64181,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw_io_roundingMode", false,-1, 2,0);
        vcdp->declBit(c+64206,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw_io_rawOutValid_div", false,-1);
        vcdp->declBit(c+64207,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw_io_rawOutValid_sqrt", false,-1);
        vcdp->declBus(c+64577,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw_io_roundingModeOut", false,-1, 2,0);
        vcdp->declBit(c+32061,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw_io_invalidExc", false,-1);
        vcdp->declBit(c+32062,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw_io_infiniteExc", false,-1);
        vcdp->declBit(c+64578,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw_io_rawOut_isNaN", false,-1);
        vcdp->declBit(c+64579,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw_io_rawOut_isInf", false,-1);
        vcdp->declBit(c+64580,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw_io_rawOut_isZero", false,-1);
        vcdp->declBit(c+64581,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw_io_rawOut_sign", false,-1);
        vcdp->declBus(c+64582,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw_io_rawOut_sExp", false,-1, 12,0);
        vcdp->declQuad(c+32063,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw_io_rawOut_sig", false,-1, 55,0);
        vcdp->declBit(c+32061,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 roundRawFNToRecFN_io_invalidExc", false,-1);
        vcdp->declBit(c+32062,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 roundRawFNToRecFN_io_infiniteExc", false,-1);
        vcdp->declBit(c+64578,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 roundRawFNToRecFN_io_in_isNaN", false,-1);
        vcdp->declBit(c+64579,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 roundRawFNToRecFN_io_in_isInf", false,-1);
        vcdp->declBit(c+64580,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 roundRawFNToRecFN_io_in_isZero", false,-1);
        vcdp->declBit(c+64581,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 roundRawFNToRecFN_io_in_sign", false,-1);
        vcdp->declBus(c+64582,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 roundRawFNToRecFN_io_in_sExp", false,-1, 12,0);
        vcdp->declQuad(c+32063,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 roundRawFNToRecFN_io_in_sig", false,-1, 55,0);
        vcdp->declBus(c+64577,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 roundRawFNToRecFN_io_roundingMode", false,-1, 2,0);
        vcdp->declArray(c+31185,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 roundRawFNToRecFN_io_out", false,-1, 64,0);
        vcdp->declBus(c+31188,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 roundRawFNToRecFN_io_exceptionFlags", false,-1, 4,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw clock", false,-1);
        vcdp->declBit(c+64200,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw reset", false,-1);
        vcdp->declBit(c+64205,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw io_inReady", false,-1);
        vcdp->declBit(c+31184,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw io_inValid", false,-1);
        vcdp->declBit(c+64202,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw io_sqrtOp", false,-1);
        vcdp->declArray(c+64182,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw io_a", false,-1, 64,0);
        vcdp->declArray(c+64185,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw io_b", false,-1, 64,0);
        vcdp->declBus(c+64181,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw io_roundingMode", false,-1, 2,0);
        vcdp->declBit(c+64206,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw io_rawOutValid_div", false,-1);
        vcdp->declBit(c+64207,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw io_rawOutValid_sqrt", false,-1);
        vcdp->declBus(c+64577,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw io_roundingModeOut", false,-1, 2,0);
        vcdp->declBit(c+32061,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw io_invalidExc", false,-1);
        vcdp->declBit(c+32062,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw io_infiniteExc", false,-1);
        vcdp->declBit(c+64578,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw io_rawOut_isNaN", false,-1);
        vcdp->declBit(c+64579,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw io_rawOut_isInf", false,-1);
        vcdp->declBit(c+64580,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw io_rawOut_isZero", false,-1);
        vcdp->declBit(c+64581,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw io_rawOut_sign", false,-1);
        vcdp->declBus(c+64582,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw io_rawOut_sExp", false,-1, 12,0);
        vcdp->declQuad(c+32063,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw io_rawOut_sig", false,-1, 55,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN__clock", false,-1);
        vcdp->declBit(c+64200,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN__reset", false,-1);
        vcdp->declBit(c+64205,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN__io_inReady", false,-1);
        vcdp->declBit(c+31184,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN__io_inValid", false,-1);
        vcdp->declBit(c+64202,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN__io_sqrtOp", false,-1);
        vcdp->declBit(c+32065,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN__io_a_isNaN", false,-1);
        vcdp->declBit(c+32066,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN__io_a_isInf", false,-1);
        vcdp->declBit(c+64360,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN__io_a_isZero", false,-1);
        vcdp->declBit(c+64247,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN__io_a_sign", false,-1);
        vcdp->declBus(c+64363,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN__io_a_sExp", false,-1, 12,0);
        vcdp->declQuad(c+32067,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN__io_a_sig", false,-1, 53,0);
        vcdp->declBit(c+32069,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN__io_b_isNaN", false,-1);
        vcdp->declBit(c+32070,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN__io_b_isInf", false,-1);
        vcdp->declBit(c+64377,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN__io_b_isZero", false,-1);
        vcdp->declBit(c+64256,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN__io_b_sign", false,-1);
        vcdp->declBus(c+64380,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN__io_b_sExp", false,-1, 12,0);
        vcdp->declQuad(c+32071,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN__io_b_sig", false,-1, 53,0);
        vcdp->declBus(c+64181,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN__io_roundingMode", false,-1, 2,0);
        vcdp->declBit(c+64206,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN__io_rawOutValid_div", false,-1);
        vcdp->declBit(c+64207,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN__io_rawOutValid_sqrt", false,-1);
        vcdp->declBus(c+64577,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN__io_roundingModeOut", false,-1, 2,0);
        vcdp->declBit(c+32061,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN__io_invalidExc", false,-1);
        vcdp->declBit(c+32062,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN__io_infiniteExc", false,-1);
        vcdp->declBit(c+64578,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN__io_rawOut_isNaN", false,-1);
        vcdp->declBit(c+64579,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN__io_rawOut_isInf", false,-1);
        vcdp->declBit(c+64580,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN__io_rawOut_isZero", false,-1);
        vcdp->declBit(c+64581,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN__io_rawOut_sign", false,-1);
        vcdp->declBus(c+64582,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN__io_rawOut_sExp", false,-1, 12,0);
        vcdp->declQuad(c+32063,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN__io_rawOut_sig", false,-1, 55,0);
        vcdp->declBus(c+64250,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN_io_a_exp", false,-1, 11,0);
        vcdp->declBit(c+64360,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN_io_a_isZero", false,-1);
        vcdp->declBit(c+64361,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN_io_a_isSpecial", false,-1);
        vcdp->declBus(c+64583,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN_io_a_out_sig_hi", false,-1, 1,0);
        vcdp->declBus(c+64259,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN_io_b_exp", false,-1, 11,0);
        vcdp->declBit(c+64377,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN_io_b_isZero", false,-1);
        vcdp->declBit(c+64378,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN_io_b_isSpecial", false,-1);
        vcdp->declBus(c+64584,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN_io_b_out_sig_hi", false,-1, 1,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN_ clock", false,-1);
        vcdp->declBit(c+64200,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN_ reset", false,-1);
        vcdp->declBit(c+64205,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN_ io_inReady", false,-1);
    }
}

void VTestHarness::traceInitThis__1252(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+31184,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN_ io_inValid", false,-1);
        vcdp->declBit(c+64202,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN_ io_sqrtOp", false,-1);
        vcdp->declBit(c+32065,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN_ io_a_isNaN", false,-1);
        vcdp->declBit(c+32066,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN_ io_a_isInf", false,-1);
        vcdp->declBit(c+64360,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN_ io_a_isZero", false,-1);
        vcdp->declBit(c+64247,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN_ io_a_sign", false,-1);
        vcdp->declBus(c+64363,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN_ io_a_sExp", false,-1, 12,0);
        vcdp->declQuad(c+32067,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN_ io_a_sig", false,-1, 53,0);
        vcdp->declBit(c+32069,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN_ io_b_isNaN", false,-1);
        vcdp->declBit(c+32070,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN_ io_b_isInf", false,-1);
        vcdp->declBit(c+64377,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN_ io_b_isZero", false,-1);
        vcdp->declBit(c+64256,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN_ io_b_sign", false,-1);
        vcdp->declBus(c+64380,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN_ io_b_sExp", false,-1, 12,0);
        vcdp->declQuad(c+32071,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN_ io_b_sig", false,-1, 53,0);
        vcdp->declBus(c+64181,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN_ io_roundingMode", false,-1, 2,0);
        vcdp->declBit(c+64206,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN_ io_rawOutValid_div", false,-1);
        vcdp->declBit(c+64207,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN_ io_rawOutValid_sqrt", false,-1);
        vcdp->declBus(c+64577,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN_ io_roundingModeOut", false,-1, 2,0);
        vcdp->declBit(c+32061,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN_ io_invalidExc", false,-1);
        vcdp->declBit(c+32062,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN_ io_infiniteExc", false,-1);
        vcdp->declBit(c+64578,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN_ io_rawOut_isNaN", false,-1);
        vcdp->declBit(c+64579,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN_ io_rawOut_isInf", false,-1);
        vcdp->declBit(c+64580,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN_ io_rawOut_isZero", false,-1);
        vcdp->declBit(c+64581,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN_ io_rawOut_sign", false,-1);
        vcdp->declBus(c+64582,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN_ io_rawOut_sExp", false,-1, 12,0);
        vcdp->declQuad(c+32063,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN_ io_rawOut_sig", false,-1, 55,0);
        vcdp->declBus(c+64585,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN_ cycleNum", false,-1, 5,0);
        vcdp->declBit(c+64205,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN_ inReady", false,-1);
        vcdp->declBit(c+64586,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN_ rawOutValid", false,-1);
        vcdp->declBit(c+64587,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN_ sqrtOp_Z", false,-1);
        vcdp->declBit(c+64588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN_ majorExc_Z", false,-1);
        vcdp->declBit(c+64578,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN_ isNaN_Z", false,-1);
        vcdp->declBit(c+64579,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN_ isInf_Z", false,-1);
        vcdp->declBit(c+64580,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN_ isZero_Z", false,-1);
        vcdp->declBit(c+64581,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN_ sign_Z", false,-1);
        vcdp->declBus(c+64582,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN_ sExp_Z", false,-1, 12,0);
        vcdp->declQuad(c+64589,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN_ fractB_Z", false,-1, 52,0);
        vcdp->declBus(c+64577,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN_ roundingMode_Z", false,-1, 2,0);
        vcdp->declQuad(c+64591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN_ rem_Z", false,-1, 54,0);
        vcdp->declBit(c+64593,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN_ notZeroRem_Z", false,-1);
        vcdp->declQuad(c+64594,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN_ sigX_Z", false,-1, 54,0);
        vcdp->declBit(c+32073,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN_ notSigNaNIn_invalidExc_S_div", false,-1);
        vcdp->declBit(c+32074,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN_ notSigNaNIn_invalidExc_S_sqrt", false,-1);
        vcdp->declBit(c+64596,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN_ sign_S", false,-1);
        vcdp->declBit(c+32075,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN_ specialCaseA_S", false,-1);
        vcdp->declBit(c+32076,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN_ specialCaseB_S", false,-1);
        vcdp->declBit(c+32077,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN_ normalCase_S_div", false,-1);
        vcdp->declBit(c+32078,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN_ normalCase_S_sqrt", false,-1);
        vcdp->declBit(c+32079,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN_ normalCase_S", false,-1);
        vcdp->declBus(c+32080,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN_ sExpQuot_S_div", false,-1, 13,0);
        vcdp->declBus(c+32081,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN_ sSatExpQuot_S_div", false,-1, 12,0);
        vcdp->declBit(c+64597,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN_ evenSqrt_S", false,-1);
        vcdp->declBit(c+32082,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN_ oddSqrt_S", false,-1);
        vcdp->declBit(c+64598,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN_ idle", false,-1);
        vcdp->declBit(c+32083,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN_ entering", false,-1);
        vcdp->declBit(c+32084,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN_ entering_normalCase", false,-1);
        vcdp->declBit(c+32085,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN_ skipCycle2", false,-1);
        vcdp->declQuad(c+32086,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN_ rem", false,-1, 55,0);
        vcdp->declQuad(c+64599,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN_ bitMask", false,-1, 61,0);
        vcdp->declQuad(c+32088,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN_ trialTerm", false,-1, 55,0);
        vcdp->declQuad(c+32090,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN_ trialRem", false,-1, 57,0);
        vcdp->declBit(c+32092,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN_ newBit", false,-1);
        vcdp->declQuad(c+32093,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 divSqrtRecFNToRaw divSqrtRawFN_ nextRem_Z", false,-1, 54,0);
        vcdp->declBit(c+32061,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 roundRawFNToRecFN io_invalidExc", false,-1);
        vcdp->declBit(c+32062,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 roundRawFNToRecFN io_infiniteExc", false,-1);
        vcdp->declBit(c+64578,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 roundRawFNToRecFN io_in_isNaN", false,-1);
        vcdp->declBit(c+64579,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 roundRawFNToRecFN io_in_isInf", false,-1);
        vcdp->declBit(c+64580,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 roundRawFNToRecFN io_in_isZero", false,-1);
        vcdp->declBit(c+64581,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 roundRawFNToRecFN io_in_sign", false,-1);
        vcdp->declBus(c+64582,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 roundRawFNToRecFN io_in_sExp", false,-1, 12,0);
        vcdp->declQuad(c+32063,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 roundRawFNToRecFN io_in_sig", false,-1, 55,0);
        vcdp->declBus(c+64577,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 roundRawFNToRecFN io_roundingMode", false,-1, 2,0);
        vcdp->declArray(c+31185,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 roundRawFNToRecFN io_out", false,-1, 64,0);
        vcdp->declBus(c+31188,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 roundRawFNToRecFN io_exceptionFlags", false,-1, 4,0);
        vcdp->declBit(c+32061,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 roundRawFNToRecFN roundAnyRawFNToRecFN_io_invalidExc", false,-1);
        vcdp->declBit(c+32062,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 roundRawFNToRecFN roundAnyRawFNToRecFN_io_infiniteExc", false,-1);
        vcdp->declBit(c+64578,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 roundRawFNToRecFN roundAnyRawFNToRecFN_io_in_isNaN", false,-1);
        vcdp->declBit(c+64579,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 roundRawFNToRecFN roundAnyRawFNToRecFN_io_in_isInf", false,-1);
        vcdp->declBit(c+64580,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 roundRawFNToRecFN roundAnyRawFNToRecFN_io_in_isZero", false,-1);
        vcdp->declBit(c+64581,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 roundRawFNToRecFN roundAnyRawFNToRecFN_io_in_sign", false,-1);
        vcdp->declBus(c+64582,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 roundRawFNToRecFN roundAnyRawFNToRecFN_io_in_sExp", false,-1, 12,0);
        vcdp->declQuad(c+32063,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 roundRawFNToRecFN roundAnyRawFNToRecFN_io_in_sig", false,-1, 55,0);
        vcdp->declBus(c+64577,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 roundRawFNToRecFN roundAnyRawFNToRecFN_io_roundingMode", false,-1, 2,0);
        vcdp->declArray(c+31185,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 roundRawFNToRecFN roundAnyRawFNToRecFN_io_out", false,-1, 64,0);
        vcdp->declBus(c+31188,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 roundRawFNToRecFN roundAnyRawFNToRecFN_io_exceptionFlags", false,-1, 4,0);
        vcdp->declBit(c+32061,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 roundRawFNToRecFN roundAnyRawFNToRecFN io_invalidExc", false,-1);
        vcdp->declBit(c+32062,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 roundRawFNToRecFN roundAnyRawFNToRecFN io_infiniteExc", false,-1);
        vcdp->declBit(c+64578,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 roundRawFNToRecFN roundAnyRawFNToRecFN io_in_isNaN", false,-1);
        vcdp->declBit(c+64579,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 roundRawFNToRecFN roundAnyRawFNToRecFN io_in_isInf", false,-1);
        vcdp->declBit(c+64580,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 roundRawFNToRecFN roundAnyRawFNToRecFN io_in_isZero", false,-1);
        vcdp->declBit(c+64581,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 roundRawFNToRecFN roundAnyRawFNToRecFN io_in_sign", false,-1);
        vcdp->declBus(c+64582,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 roundRawFNToRecFN roundAnyRawFNToRecFN io_in_sExp", false,-1, 12,0);
        vcdp->declQuad(c+32063,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 roundRawFNToRecFN roundAnyRawFNToRecFN io_in_sig", false,-1, 55,0);
        vcdp->declBus(c+64577,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 roundRawFNToRecFN roundAnyRawFNToRecFN io_roundingMode", false,-1, 2,0);
        vcdp->declArray(c+31185,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 roundRawFNToRecFN roundAnyRawFNToRecFN io_out", false,-1, 64,0);
        vcdp->declBus(c+31188,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 roundRawFNToRecFN roundAnyRawFNToRecFN io_exceptionFlags", false,-1, 4,0);
        vcdp->declBit(c+64601,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 roundRawFNToRecFN roundAnyRawFNToRecFN roundingMode_near_even", false,-1);
        vcdp->declBit(c+64602,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 roundRawFNToRecFN roundAnyRawFNToRecFN roundingMode_min", false,-1);
        vcdp->declBit(c+64603,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 roundRawFNToRecFN roundAnyRawFNToRecFN roundingMode_max", false,-1);
        vcdp->declBit(c+64604,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 roundRawFNToRecFN roundAnyRawFNToRecFN roundingMode_near_maxMag", false,-1);
        vcdp->declBit(c+64605,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 roundRawFNToRecFN roundAnyRawFNToRecFN roundingMode_odd", false,-1);
    }
}

void VTestHarness::traceInitThis__1253(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+32095,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 roundRawFNToRecFN roundAnyRawFNToRecFN roundMagUp", false,-1);
        vcdp->declBit(c+32096,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 roundRawFNToRecFN roundAnyRawFNToRecFN doShiftSigDown1", false,-1);
        vcdp->declBit(c+64606,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 roundRawFNToRecFN roundAnyRawFNToRecFN roundMask_msb", false,-1);
        vcdp->declBus(c+64607,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 roundRawFNToRecFN roundAnyRawFNToRecFN roundMask_lsbs", false,-1, 10,0);
        vcdp->declBit(c+64608,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 roundRawFNToRecFN roundAnyRawFNToRecFN roundMask_msb_1", false,-1);
        vcdp->declBus(c+64609,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 roundRawFNToRecFN roundAnyRawFNToRecFN roundMask_lsbs_1", false,-1, 9,0);
        vcdp->declBit(c+64610,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 roundRawFNToRecFN roundAnyRawFNToRecFN roundMask_msb_2", false,-1);
        vcdp->declBus(c+64611,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 roundRawFNToRecFN roundAnyRawFNToRecFN roundMask_lsbs_2", false,-1, 8,0);
        vcdp->declBit(c+64612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 roundRawFNToRecFN roundAnyRawFNToRecFN roundMask_msb_3", false,-1);
        vcdp->declBus(c+64613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 roundRawFNToRecFN roundAnyRawFNToRecFN roundMask_lsbs_3", false,-1, 7,0);
        vcdp->declBit(c+64614,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 roundRawFNToRecFN roundAnyRawFNToRecFN roundMask_msb_4", false,-1);
        vcdp->declBus(c+64615,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 roundRawFNToRecFN roundAnyRawFNToRecFN roundMask_lsbs_4", false,-1, 6,0);
        vcdp->declBit(c+64616,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 roundRawFNToRecFN roundAnyRawFNToRecFN roundMask_msb_5", false,-1);
        vcdp->declBus(c+64617,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 roundRawFNToRecFN roundAnyRawFNToRecFN roundMask_lsbs_5", false,-1, 5,0);
        vcdp->declArray(c+64618,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 roundRawFNToRecFN roundAnyRawFNToRecFN roundMask_shift", false,-1, 64,0);
        vcdp->declQuad(c+32097,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 roundRawFNToRecFN roundAnyRawFNToRecFN roundMask", false,-1, 55,0);
        vcdp->declQuad(c+32099,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 roundRawFNToRecFN roundAnyRawFNToRecFN shiftedRoundMask", false,-1, 55,0);
        vcdp->declQuad(c+32101,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 roundRawFNToRecFN roundAnyRawFNToRecFN roundPosMask", false,-1, 55,0);
        vcdp->declBit(c+32103,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 roundRawFNToRecFN roundAnyRawFNToRecFN roundPosBit", false,-1);
        vcdp->declBit(c+32104,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 roundRawFNToRecFN roundAnyRawFNToRecFN anyRoundExtra", false,-1);
        vcdp->declBit(c+32105,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 roundRawFNToRecFN roundAnyRawFNToRecFN anyRound", false,-1);
        vcdp->declBit(c+32106,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 roundRawFNToRecFN roundAnyRawFNToRecFN roundIncr", false,-1);
        vcdp->declQuad(c+32107,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 roundRawFNToRecFN roundAnyRawFNToRecFN roundedSig", false,-1, 54,0);
        vcdp->declBus(c+32109,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 roundRawFNToRecFN roundAnyRawFNToRecFN sRoundedExp", false,-1, 13,0);
        vcdp->declBus(c+32110,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 roundRawFNToRecFN roundAnyRawFNToRecFN common_expOut", false,-1, 11,0);
        vcdp->declQuad(c+32111,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 roundRawFNToRecFN roundAnyRawFNToRecFN common_fractOut", false,-1, 51,0);
        vcdp->declBit(c+32113,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 roundRawFNToRecFN roundAnyRawFNToRecFN common_overflow", false,-1);
        vcdp->declBit(c+32114,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 roundRawFNToRecFN roundAnyRawFNToRecFN common_totalUnderflow", false,-1);
        vcdp->declBit(c+32115,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 roundRawFNToRecFN roundAnyRawFNToRecFN unboundedRange_roundPosBit", false,-1);
        vcdp->declBit(c+32116,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 roundRawFNToRecFN roundAnyRawFNToRecFN unboundedRange_anyRound", false,-1);
        vcdp->declBit(c+32117,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 roundRawFNToRecFN roundAnyRawFNToRecFN unboundedRange_roundIncr", false,-1);
        vcdp->declBit(c+32118,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 roundRawFNToRecFN roundAnyRawFNToRecFN roundCarry", false,-1);
        vcdp->declBit(c+32119,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 roundRawFNToRecFN roundAnyRawFNToRecFN common_underflow", false,-1);
        vcdp->declBit(c+32120,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 roundRawFNToRecFN roundAnyRawFNToRecFN common_inexact", false,-1);
        vcdp->declBit(c+32121,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 roundRawFNToRecFN roundAnyRawFNToRecFN isNaNOut", false,-1);
        vcdp->declBit(c+32122,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 roundRawFNToRecFN roundAnyRawFNToRecFN notNaN_isSpecialInfOut", false,-1);
        vcdp->declBit(c+32123,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 roundRawFNToRecFN roundAnyRawFNToRecFN commonCase", false,-1);
        vcdp->declBit(c+32124,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 roundRawFNToRecFN roundAnyRawFNToRecFN overflow", false,-1);
        vcdp->declBit(c+32125,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 roundRawFNToRecFN roundAnyRawFNToRecFN underflow", false,-1);
        vcdp->declBit(c+32126,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 roundRawFNToRecFN roundAnyRawFNToRecFN inexact", false,-1);
        vcdp->declBit(c+32127,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 roundRawFNToRecFN roundAnyRawFNToRecFN overflow_roundMagUp", false,-1);
        vcdp->declBit(c+32128,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 roundRawFNToRecFN roundAnyRawFNToRecFN pegMinNonzeroMagOut", false,-1);
        vcdp->declBit(c+32129,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 roundRawFNToRecFN roundAnyRawFNToRecFN pegMaxFiniteMagOut", false,-1);
        vcdp->declBit(c+32130,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 roundRawFNToRecFN roundAnyRawFNToRecFN notNaN_isInfOut", false,-1);
        vcdp->declBit(c+32131,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 roundRawFNToRecFN roundAnyRawFNToRecFN signOut", false,-1);
        vcdp->declBus(c+32132,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 roundRawFNToRecFN roundAnyRawFNToRecFN expOut", false,-1, 11,0);
        vcdp->declQuad(c+32133,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 roundRawFNToRecFN roundAnyRawFNToRecFN fractOut", false,-1, 51,0);
        vcdp->declBus(c+32135,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 roundRawFNToRecFN roundAnyRawFNToRecFN io_out_hi", false,-1, 12,0);
        vcdp->declBus(c+32136,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 roundRawFNToRecFN roundAnyRawFNToRecFN io_exceptionFlags_lo", false,-1, 1,0);
        vcdp->declBus(c+32137,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile fpuOpt divSqrt_1 roundRawFNToRecFN roundAnyRawFNToRecFN io_exceptionFlags_hi", false,-1, 2,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb clock", false,-1);
        vcdp->declBit(c+10493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb io_requestor_0_req_ready", false,-1);
        vcdp->declBit(c+10502,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb io_requestor_0_req_valid", false,-1);
        vcdp->declQuad(c+10590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb io_requestor_0_req_bits_addr", false,-1, 39,0);
        vcdp->declBit(c+10592,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb io_requestor_0_s1_kill", false,-1);
        vcdp->declBit(c+10593,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb io_requestor_0_s2_nack", false,-1);
        vcdp->declBit(c+10594,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb io_requestor_0_resp_valid", false,-1);
        vcdp->declQuad(c+10508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb io_requestor_0_resp_bits_data", false,-1, 63,0);
        vcdp->declBit(c+10520,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb io_requestor_0_s2_xcpt_ae_ld", false,-1);
        vcdp->declBit(c+10595,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb io_requestor_1_req_ready", false,-1);
        vcdp->declBit(c+10596,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb io_requestor_1_req_valid", false,-1);
        vcdp->declBit(c+10597,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb io_requestor_1_s2_nack", false,-1);
        vcdp->declBit(c+10598,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb io_requestor_1_resp_valid", false,-1);
        vcdp->declBus(c+48580,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb io_requestor_1_resp_bits_tag", false,-1, 7,0);
        vcdp->declBit(c+10516,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb io_requestor_1_s2_xcpt_ma_ld", false,-1);
        vcdp->declBit(c+10517,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb io_requestor_1_s2_xcpt_ma_st", false,-1);
        vcdp->declBit(c+10518,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb io_requestor_1_s2_xcpt_pf_ld", false,-1);
        vcdp->declBit(c+10519,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb io_requestor_1_s2_xcpt_pf_st", false,-1);
        vcdp->declBit(c+10520,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb io_requestor_1_s2_xcpt_ae_ld", false,-1);
        vcdp->declBit(c+10521,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb io_requestor_1_s2_xcpt_ae_st", false,-1);
        vcdp->declBit(c+10599,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb io_requestor_2_req_ready", false,-1);
        vcdp->declBit(c+10600,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb io_requestor_2_req_valid", false,-1);
        vcdp->declQuad(c+10601,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb io_requestor_2_req_bits_addr", false,-1, 39,0);
        vcdp->declBus(c+48581,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb io_requestor_2_req_bits_tag", false,-1, 7,0);
        vcdp->declBus(c+48582,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb io_requestor_2_req_bits_cmd", false,-1, 4,0);
        vcdp->declBus(c+48583,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb io_requestor_2_req_bits_size", false,-1, 1,0);
        vcdp->declBit(c+48584,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb io_requestor_2_req_bits_signed", false,-1);
        vcdp->declBus(c+10603,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb io_requestor_2_req_bits_dprv", false,-1, 1,0);
        vcdp->declBit(c+10604,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb io_requestor_2_s1_kill", false,-1);
        vcdp->declQuad(c+10605,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb io_requestor_2_s1_data_data", false,-1, 63,0);
        vcdp->declBit(c+10607,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb io_requestor_2_s2_nack", false,-1);
        vcdp->declBit(c+10608,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb io_requestor_2_resp_valid", false,-1);
        vcdp->declBus(c+48580,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb io_requestor_2_resp_bits_tag", false,-1, 7,0);
        vcdp->declBus(c+48424,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb io_requestor_2_resp_bits_size", false,-1, 1,0);
        vcdp->declQuad(c+10508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb io_requestor_2_resp_bits_data", false,-1, 63,0);
        vcdp->declBit(c+48427,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb io_requestor_2_resp_bits_replay", false,-1);
        vcdp->declBit(c+10510,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb io_requestor_2_resp_bits_has_data", false,-1);
        vcdp->declQuad(c+10511,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb io_requestor_2_resp_bits_data_word_bypass", false,-1, 63,0);
        vcdp->declBit(c+10515,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb io_requestor_2_replay_next", false,-1);
        vcdp->declBit(c+10516,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb io_requestor_2_s2_xcpt_ma_ld", false,-1);
        vcdp->declBit(c+10517,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb io_requestor_2_s2_xcpt_ma_st", false,-1);
        vcdp->declBit(c+10518,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb io_requestor_2_s2_xcpt_pf_ld", false,-1);
        vcdp->declBit(c+10519,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb io_requestor_2_s2_xcpt_pf_st", false,-1);
        vcdp->declBit(c+10520,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb io_requestor_2_s2_xcpt_ae_ld", false,-1);
        vcdp->declBit(c+10521,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb io_requestor_2_s2_xcpt_ae_st", false,-1);
        vcdp->declBit(c+48430,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb io_requestor_2_ordered", false,-1);
        vcdp->declBit(c+10522,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb io_requestor_2_perf_release", false,-1);
        vcdp->declBit(c+10523,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb io_requestor_2_perf_grant", false,-1);
        vcdp->declBit(c+10493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb io_mem_req_ready", false,-1);
        vcdp->declBit(c+10494,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb io_mem_req_valid", false,-1);
        vcdp->declQuad(c+10495,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb io_mem_req_bits_addr", false,-1, 39,0);
    }
}

void VTestHarness::traceInitThis__1254(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+10497,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb io_mem_req_bits_tag", false,-1, 7,0);
        vcdp->declBus(c+10498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb io_mem_req_bits_cmd", false,-1, 4,0);
        vcdp->declBus(c+10499,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb io_mem_req_bits_size", false,-1, 1,0);
        vcdp->declBit(c+10500,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb io_mem_req_bits_signed", false,-1);
        vcdp->declBus(c+10501,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb io_mem_req_bits_dprv", false,-1, 1,0);
        vcdp->declBit(c+10502,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb io_mem_req_bits_phys", false,-1);
        vcdp->declBit(c+10503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb io_mem_s1_kill", false,-1);
        vcdp->declQuad(c+10504,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb io_mem_s1_data_data", false,-1, 63,0);
        vcdp->declBit(c+10506,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb io_mem_s2_nack", false,-1);
        vcdp->declBit(c+10507,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb io_mem_resp_valid", false,-1);
        vcdp->declBus(c+48422,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb io_mem_resp_bits_tag", false,-1, 7,0);
        vcdp->declBus(c+48424,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb io_mem_resp_bits_size", false,-1, 1,0);
        vcdp->declQuad(c+10508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb io_mem_resp_bits_data", false,-1, 63,0);
        vcdp->declBit(c+48427,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb io_mem_resp_bits_replay", false,-1);
        vcdp->declBit(c+10510,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb io_mem_resp_bits_has_data", false,-1);
        vcdp->declQuad(c+10511,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb io_mem_resp_bits_data_word_bypass", false,-1, 63,0);
        vcdp->declBit(c+10515,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb io_mem_replay_next", false,-1);
        vcdp->declBit(c+10516,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb io_mem_s2_xcpt_ma_ld", false,-1);
        vcdp->declBit(c+10517,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb io_mem_s2_xcpt_ma_st", false,-1);
        vcdp->declBit(c+10518,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb io_mem_s2_xcpt_pf_ld", false,-1);
        vcdp->declBit(c+10519,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb io_mem_s2_xcpt_pf_st", false,-1);
        vcdp->declBit(c+10520,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb io_mem_s2_xcpt_ae_ld", false,-1);
        vcdp->declBit(c+10521,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb io_mem_s2_xcpt_ae_st", false,-1);
        vcdp->declBit(c+48430,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb io_mem_ordered", false,-1);
        vcdp->declBit(c+10522,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb io_mem_perf_release", false,-1);
        vcdp->declBit(c+10523,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb io_mem_perf_grant", false,-1);
        vcdp->declBus(c+64621,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb s1_id", false,-1, 1,0);
        vcdp->declBus(c+64622,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb s2_id", false,-1, 1,0);
        vcdp->declBit(c+64623,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb tag_hit", false,-1);
        vcdp->declBit(c+64624,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb tag_hit_1", false,-1);
        vcdp->declBit(c+64625,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcacheArb tag_hit_2", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw reset", false,-1);
        vcdp->declBit(c+10539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_0_req_ready", false,-1);
        vcdp->declBit(c+48553,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_0_req_valid", false,-1);
        vcdp->declBus(c+48554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_0_req_bits_bits_addr", false,-1, 26,0);
        vcdp->declBit(c+48555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_0_req_bits_bits_need_gpa", false,-1);
        vcdp->declBit(c+48556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_0_resp_valid", false,-1);
        vcdp->declBit(c+48435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_0_resp_bits_ae_ptw", false,-1);
        vcdp->declBit(c+48436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_0_resp_bits_ae_final", false,-1);
        vcdp->declQuad(c+48437,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_0_resp_bits_pte_ppn", false,-1, 53,0);
        vcdp->declBit(c+48439,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_0_resp_bits_pte_d", false,-1);
        vcdp->declBit(c+48440,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_0_resp_bits_pte_a", false,-1);
        vcdp->declBit(c+48441,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_0_resp_bits_pte_g", false,-1);
        vcdp->declBit(c+48442,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_0_resp_bits_pte_u", false,-1);
        vcdp->declBit(c+48443,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_0_resp_bits_pte_x", false,-1);
        vcdp->declBit(c+48444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_0_resp_bits_pte_w", false,-1);
        vcdp->declBit(c+48445,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_0_resp_bits_pte_r", false,-1);
        vcdp->declBit(c+48446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_0_resp_bits_pte_v", false,-1);
        vcdp->declBus(c+48447,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_0_resp_bits_level", false,-1, 1,0);
        vcdp->declBit(c+10540,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_0_resp_bits_homogeneous", false,-1);
        vcdp->declBus(c+48448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_0_ptbr_mode", false,-1, 3,0);
        vcdp->declBit(c+48452,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_0_pmp_0_cfg_l", false,-1);
        vcdp->declBus(c+48453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_0_pmp_0_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_0_pmp_0_cfg_x", false,-1);
        vcdp->declBit(c+48455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_0_pmp_0_cfg_w", false,-1);
        vcdp->declBit(c+48456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_0_pmp_0_cfg_r", false,-1);
        vcdp->declBus(c+48457,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_0_pmp_0_addr", false,-1, 29,0);
        vcdp->declBus(c+10526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_0_pmp_0_mask", false,-1, 31,0);
        vcdp->declBit(c+48458,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_0_pmp_1_cfg_l", false,-1);
        vcdp->declBus(c+48459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_0_pmp_1_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48460,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_0_pmp_1_cfg_x", false,-1);
        vcdp->declBit(c+48461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_0_pmp_1_cfg_w", false,-1);
        vcdp->declBit(c+48462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_0_pmp_1_cfg_r", false,-1);
        vcdp->declBus(c+48463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_0_pmp_1_addr", false,-1, 29,0);
        vcdp->declBus(c+10527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_0_pmp_1_mask", false,-1, 31,0);
        vcdp->declBit(c+48464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_0_pmp_2_cfg_l", false,-1);
        vcdp->declBus(c+48465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_0_pmp_2_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_0_pmp_2_cfg_x", false,-1);
        vcdp->declBit(c+48467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_0_pmp_2_cfg_w", false,-1);
        vcdp->declBit(c+48468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_0_pmp_2_cfg_r", false,-1);
        vcdp->declBus(c+48469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_0_pmp_2_addr", false,-1, 29,0);
        vcdp->declBus(c+10528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_0_pmp_2_mask", false,-1, 31,0);
        vcdp->declBit(c+48470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_0_pmp_3_cfg_l", false,-1);
        vcdp->declBus(c+48471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_0_pmp_3_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_0_pmp_3_cfg_x", false,-1);
        vcdp->declBit(c+48473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_0_pmp_3_cfg_w", false,-1);
        vcdp->declBit(c+48474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_0_pmp_3_cfg_r", false,-1);
        vcdp->declBus(c+48475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_0_pmp_3_addr", false,-1, 29,0);
        vcdp->declBus(c+10529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_0_pmp_3_mask", false,-1, 31,0);
        vcdp->declBit(c+48476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_0_pmp_4_cfg_l", false,-1);
        vcdp->declBus(c+48477,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_0_pmp_4_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48478,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_0_pmp_4_cfg_x", false,-1);
        vcdp->declBit(c+48479,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_0_pmp_4_cfg_w", false,-1);
        vcdp->declBit(c+48480,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_0_pmp_4_cfg_r", false,-1);
        vcdp->declBus(c+48481,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_0_pmp_4_addr", false,-1, 29,0);
        vcdp->declBus(c+10530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_0_pmp_4_mask", false,-1, 31,0);
        vcdp->declBit(c+48482,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_0_pmp_5_cfg_l", false,-1);
        vcdp->declBus(c+48483,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_0_pmp_5_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48484,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_0_pmp_5_cfg_x", false,-1);
        vcdp->declBit(c+48485,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_0_pmp_5_cfg_w", false,-1);
        vcdp->declBit(c+48486,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_0_pmp_5_cfg_r", false,-1);
        vcdp->declBus(c+48487,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_0_pmp_5_addr", false,-1, 29,0);
        vcdp->declBus(c+10531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_0_pmp_5_mask", false,-1, 31,0);
        vcdp->declBit(c+48488,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_0_pmp_6_cfg_l", false,-1);
        vcdp->declBus(c+48489,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_0_pmp_6_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48490,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_0_pmp_6_cfg_x", false,-1);
        vcdp->declBit(c+48491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_0_pmp_6_cfg_w", false,-1);
        vcdp->declBit(c+48492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_0_pmp_6_cfg_r", false,-1);
        vcdp->declBus(c+48493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_0_pmp_6_addr", false,-1, 29,0);
        vcdp->declBus(c+10532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_0_pmp_6_mask", false,-1, 31,0);
    }
}

void VTestHarness::traceInitThis__1255(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+48494,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_0_pmp_7_cfg_l", false,-1);
        vcdp->declBus(c+48495,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_0_pmp_7_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48496,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_0_pmp_7_cfg_x", false,-1);
        vcdp->declBit(c+48497,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_0_pmp_7_cfg_w", false,-1);
        vcdp->declBit(c+48498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_0_pmp_7_cfg_r", false,-1);
        vcdp->declBus(c+48499,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_0_pmp_7_addr", false,-1, 29,0);
        vcdp->declBus(c+10533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_0_pmp_7_mask", false,-1, 31,0);
        vcdp->declBit(c+10524,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_1_req_ready", false,-1);
        vcdp->declBit(c+48431,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_1_req_valid", false,-1);
        vcdp->declBus(c+48432,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_1_req_bits_bits_addr", false,-1, 26,0);
        vcdp->declBit(c+48433,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_1_req_bits_bits_need_gpa", false,-1);
        vcdp->declBit(c+48434,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_1_resp_valid", false,-1);
        vcdp->declBit(c+48435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_1_resp_bits_ae_ptw", false,-1);
        vcdp->declBit(c+48436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_1_resp_bits_ae_final", false,-1);
        vcdp->declQuad(c+48437,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_1_resp_bits_pte_ppn", false,-1, 53,0);
        vcdp->declBit(c+48439,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_1_resp_bits_pte_d", false,-1);
        vcdp->declBit(c+48440,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_1_resp_bits_pte_a", false,-1);
        vcdp->declBit(c+48441,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_1_resp_bits_pte_g", false,-1);
        vcdp->declBit(c+48442,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_1_resp_bits_pte_u", false,-1);
        vcdp->declBit(c+48443,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_1_resp_bits_pte_x", false,-1);
        vcdp->declBit(c+48444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_1_resp_bits_pte_w", false,-1);
        vcdp->declBit(c+48445,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_1_resp_bits_pte_r", false,-1);
        vcdp->declBit(c+48446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_1_resp_bits_pte_v", false,-1);
        vcdp->declBus(c+48447,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_1_resp_bits_level", false,-1, 1,0);
        vcdp->declBit(c+10525,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_1_resp_bits_homogeneous", false,-1);
        vcdp->declBus(c+48448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_1_ptbr_mode", false,-1, 3,0);
        vcdp->declBit(c+48449,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_1_status_debug", false,-1);
        vcdp->declBit(c+48450,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_1_status_mxr", false,-1);
        vcdp->declBit(c+48451,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_1_status_sum", false,-1);
        vcdp->declBit(c+48452,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_1_pmp_0_cfg_l", false,-1);
        vcdp->declBus(c+48453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_1_pmp_0_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_1_pmp_0_cfg_x", false,-1);
        vcdp->declBit(c+48455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_1_pmp_0_cfg_w", false,-1);
        vcdp->declBit(c+48456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_1_pmp_0_cfg_r", false,-1);
        vcdp->declBus(c+48457,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_1_pmp_0_addr", false,-1, 29,0);
        vcdp->declBus(c+10526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_1_pmp_0_mask", false,-1, 31,0);
        vcdp->declBit(c+48458,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_1_pmp_1_cfg_l", false,-1);
        vcdp->declBus(c+48459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_1_pmp_1_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48460,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_1_pmp_1_cfg_x", false,-1);
        vcdp->declBit(c+48461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_1_pmp_1_cfg_w", false,-1);
        vcdp->declBit(c+48462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_1_pmp_1_cfg_r", false,-1);
        vcdp->declBus(c+48463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_1_pmp_1_addr", false,-1, 29,0);
        vcdp->declBus(c+10527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_1_pmp_1_mask", false,-1, 31,0);
        vcdp->declBit(c+48464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_1_pmp_2_cfg_l", false,-1);
        vcdp->declBus(c+48465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_1_pmp_2_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_1_pmp_2_cfg_x", false,-1);
        vcdp->declBit(c+48467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_1_pmp_2_cfg_w", false,-1);
        vcdp->declBit(c+48468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_1_pmp_2_cfg_r", false,-1);
        vcdp->declBus(c+48469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_1_pmp_2_addr", false,-1, 29,0);
        vcdp->declBus(c+10528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_1_pmp_2_mask", false,-1, 31,0);
        vcdp->declBit(c+48470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_1_pmp_3_cfg_l", false,-1);
        vcdp->declBus(c+48471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_1_pmp_3_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_1_pmp_3_cfg_x", false,-1);
        vcdp->declBit(c+48473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_1_pmp_3_cfg_w", false,-1);
        vcdp->declBit(c+48474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_1_pmp_3_cfg_r", false,-1);
        vcdp->declBus(c+48475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_1_pmp_3_addr", false,-1, 29,0);
        vcdp->declBus(c+10529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_1_pmp_3_mask", false,-1, 31,0);
        vcdp->declBit(c+48476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_1_pmp_4_cfg_l", false,-1);
        vcdp->declBus(c+48477,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_1_pmp_4_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48478,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_1_pmp_4_cfg_x", false,-1);
        vcdp->declBit(c+48479,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_1_pmp_4_cfg_w", false,-1);
        vcdp->declBit(c+48480,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_1_pmp_4_cfg_r", false,-1);
        vcdp->declBus(c+48481,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_1_pmp_4_addr", false,-1, 29,0);
        vcdp->declBus(c+10530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_1_pmp_4_mask", false,-1, 31,0);
        vcdp->declBit(c+48482,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_1_pmp_5_cfg_l", false,-1);
        vcdp->declBus(c+48483,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_1_pmp_5_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48484,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_1_pmp_5_cfg_x", false,-1);
        vcdp->declBit(c+48485,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_1_pmp_5_cfg_w", false,-1);
        vcdp->declBit(c+48486,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_1_pmp_5_cfg_r", false,-1);
        vcdp->declBus(c+48487,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_1_pmp_5_addr", false,-1, 29,0);
        vcdp->declBus(c+10531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_1_pmp_5_mask", false,-1, 31,0);
        vcdp->declBit(c+48488,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_1_pmp_6_cfg_l", false,-1);
        vcdp->declBus(c+48489,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_1_pmp_6_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48490,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_1_pmp_6_cfg_x", false,-1);
        vcdp->declBit(c+48491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_1_pmp_6_cfg_w", false,-1);
        vcdp->declBit(c+48492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_1_pmp_6_cfg_r", false,-1);
        vcdp->declBus(c+48493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_1_pmp_6_addr", false,-1, 29,0);
        vcdp->declBus(c+10532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_1_pmp_6_mask", false,-1, 31,0);
        vcdp->declBit(c+48494,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_1_pmp_7_cfg_l", false,-1);
        vcdp->declBus(c+48495,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_1_pmp_7_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48496,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_1_pmp_7_cfg_x", false,-1);
        vcdp->declBit(c+48497,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_1_pmp_7_cfg_w", false,-1);
        vcdp->declBit(c+48498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_1_pmp_7_cfg_r", false,-1);
        vcdp->declBus(c+48499,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_1_pmp_7_addr", false,-1, 29,0);
        vcdp->declBus(c+10533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_1_pmp_7_mask", false,-1, 31,0);
        vcdp->declBit(c+10567,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_2_req_ready", false,-1);
        vcdp->declBit(c+48568,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_2_req_valid", false,-1);
        vcdp->declBit(c+48569,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_2_req_bits_valid", false,-1);
        vcdp->declBus(c+48570,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_2_req_bits_bits_addr", false,-1, 26,0);
        vcdp->declBit(c+48571,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_2_req_bits_bits_need_gpa", false,-1);
        vcdp->declBit(c+48572,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_2_resp_valid", false,-1);
        vcdp->declBit(c+48435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_2_resp_bits_ae_ptw", false,-1);
        vcdp->declBit(c+48436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_2_resp_bits_ae_final", false,-1);
        vcdp->declQuad(c+48437,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_2_resp_bits_pte_ppn", false,-1, 53,0);
        vcdp->declBit(c+48439,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_2_resp_bits_pte_d", false,-1);
        vcdp->declBit(c+48440,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_2_resp_bits_pte_a", false,-1);
        vcdp->declBit(c+48441,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_2_resp_bits_pte_g", false,-1);
        vcdp->declBit(c+48442,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_2_resp_bits_pte_u", false,-1);
        vcdp->declBit(c+48443,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_2_resp_bits_pte_x", false,-1);
        vcdp->declBit(c+48444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_2_resp_bits_pte_w", false,-1);
        vcdp->declBit(c+48445,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_2_resp_bits_pte_r", false,-1);
    }
}

void VTestHarness::traceInitThis__1256(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+48446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_2_resp_bits_pte_v", false,-1);
        vcdp->declBus(c+48447,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_2_resp_bits_level", false,-1, 1,0);
        vcdp->declBit(c+10568,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_2_resp_bits_homogeneous", false,-1);
        vcdp->declBus(c+48448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_2_ptbr_mode", false,-1, 3,0);
        vcdp->declBit(c+48449,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_2_status_debug", false,-1);
        vcdp->declBus(c+48573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_2_status_prv", false,-1, 1,0);
        vcdp->declBit(c+48452,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_2_pmp_0_cfg_l", false,-1);
        vcdp->declBus(c+48453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_2_pmp_0_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_2_pmp_0_cfg_x", false,-1);
        vcdp->declBit(c+48455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_2_pmp_0_cfg_w", false,-1);
        vcdp->declBit(c+48456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_2_pmp_0_cfg_r", false,-1);
        vcdp->declBus(c+48457,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_2_pmp_0_addr", false,-1, 29,0);
        vcdp->declBus(c+10526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_2_pmp_0_mask", false,-1, 31,0);
        vcdp->declBit(c+48458,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_2_pmp_1_cfg_l", false,-1);
        vcdp->declBus(c+48459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_2_pmp_1_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48460,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_2_pmp_1_cfg_x", false,-1);
        vcdp->declBit(c+48461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_2_pmp_1_cfg_w", false,-1);
        vcdp->declBit(c+48462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_2_pmp_1_cfg_r", false,-1);
        vcdp->declBus(c+48463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_2_pmp_1_addr", false,-1, 29,0);
        vcdp->declBus(c+10527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_2_pmp_1_mask", false,-1, 31,0);
        vcdp->declBit(c+48464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_2_pmp_2_cfg_l", false,-1);
        vcdp->declBus(c+48465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_2_pmp_2_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_2_pmp_2_cfg_x", false,-1);
        vcdp->declBit(c+48467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_2_pmp_2_cfg_w", false,-1);
        vcdp->declBit(c+48468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_2_pmp_2_cfg_r", false,-1);
        vcdp->declBus(c+48469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_2_pmp_2_addr", false,-1, 29,0);
        vcdp->declBus(c+10528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_2_pmp_2_mask", false,-1, 31,0);
        vcdp->declBit(c+48470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_2_pmp_3_cfg_l", false,-1);
        vcdp->declBus(c+48471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_2_pmp_3_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_2_pmp_3_cfg_x", false,-1);
        vcdp->declBit(c+48473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_2_pmp_3_cfg_w", false,-1);
        vcdp->declBit(c+48474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_2_pmp_3_cfg_r", false,-1);
        vcdp->declBus(c+48475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_2_pmp_3_addr", false,-1, 29,0);
        vcdp->declBus(c+10529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_2_pmp_3_mask", false,-1, 31,0);
        vcdp->declBit(c+48476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_2_pmp_4_cfg_l", false,-1);
        vcdp->declBus(c+48477,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_2_pmp_4_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48478,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_2_pmp_4_cfg_x", false,-1);
        vcdp->declBit(c+48479,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_2_pmp_4_cfg_w", false,-1);
        vcdp->declBit(c+48480,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_2_pmp_4_cfg_r", false,-1);
        vcdp->declBus(c+48481,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_2_pmp_4_addr", false,-1, 29,0);
        vcdp->declBus(c+10530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_2_pmp_4_mask", false,-1, 31,0);
        vcdp->declBit(c+48482,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_2_pmp_5_cfg_l", false,-1);
        vcdp->declBus(c+48483,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_2_pmp_5_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48484,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_2_pmp_5_cfg_x", false,-1);
        vcdp->declBit(c+48485,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_2_pmp_5_cfg_w", false,-1);
        vcdp->declBit(c+48486,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_2_pmp_5_cfg_r", false,-1);
        vcdp->declBus(c+48487,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_2_pmp_5_addr", false,-1, 29,0);
        vcdp->declBus(c+10531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_2_pmp_5_mask", false,-1, 31,0);
        vcdp->declBit(c+48488,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_2_pmp_6_cfg_l", false,-1);
        vcdp->declBus(c+48489,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_2_pmp_6_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48490,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_2_pmp_6_cfg_x", false,-1);
        vcdp->declBit(c+48491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_2_pmp_6_cfg_w", false,-1);
        vcdp->declBit(c+48492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_2_pmp_6_cfg_r", false,-1);
        vcdp->declBus(c+48493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_2_pmp_6_addr", false,-1, 29,0);
        vcdp->declBus(c+10532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_2_pmp_6_mask", false,-1, 31,0);
        vcdp->declBit(c+48494,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_2_pmp_7_cfg_l", false,-1);
        vcdp->declBus(c+48495,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_2_pmp_7_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48496,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_2_pmp_7_cfg_x", false,-1);
        vcdp->declBit(c+48497,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_2_pmp_7_cfg_w", false,-1);
        vcdp->declBit(c+48498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_2_pmp_7_cfg_r", false,-1);
        vcdp->declBus(c+48499,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_2_pmp_7_addr", false,-1, 29,0);
        vcdp->declBus(c+10533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_2_pmp_7_mask", false,-1, 31,0);
        vcdp->declQuad(c+48574,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_requestor_2_customCSRs_csrs_0_value", false,-1, 63,0);
        vcdp->declBit(c+10493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_mem_req_ready", false,-1);
        vcdp->declBit(c+10502,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_mem_req_valid", false,-1);
        vcdp->declQuad(c+10590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_mem_req_bits_addr", false,-1, 39,0);
        vcdp->declBit(c+10592,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_mem_s1_kill", false,-1);
        vcdp->declBit(c+10593,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_mem_s2_nack", false,-1);
        vcdp->declBit(c+10594,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_mem_resp_valid", false,-1);
        vcdp->declQuad(c+10508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_mem_resp_bits_data", false,-1, 63,0);
        vcdp->declBit(c+10520,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_mem_s2_xcpt_ae_ld", false,-1);
        vcdp->declBus(c+48448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_dpath_ptbr_mode", false,-1, 3,0);
        vcdp->declQuad(c+48585,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_dpath_ptbr_ppn", false,-1, 43,0);
        vcdp->declBit(c+10545,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_dpath_sfence_valid", false,-1);
        vcdp->declBit(c+48558,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_dpath_sfence_bits_rs1", false,-1);
        vcdp->declBit(c+48559,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_dpath_sfence_bits_rs2", false,-1);
        vcdp->declQuad(c+48560,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_dpath_sfence_bits_addr", false,-1, 38,0);
        vcdp->declBit(c+48449,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_dpath_status_debug", false,-1);
        vcdp->declBus(c+48573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_dpath_status_prv", false,-1, 1,0);
        vcdp->declBit(c+48450,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_dpath_status_mxr", false,-1);
        vcdp->declBit(c+48451,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_dpath_status_sum", false,-1);
        vcdp->declBit(c+48452,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_dpath_pmp_0_cfg_l", false,-1);
        vcdp->declBus(c+48453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_dpath_pmp_0_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_dpath_pmp_0_cfg_x", false,-1);
        vcdp->declBit(c+48455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_dpath_pmp_0_cfg_w", false,-1);
        vcdp->declBit(c+48456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_dpath_pmp_0_cfg_r", false,-1);
        vcdp->declBus(c+48457,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_dpath_pmp_0_addr", false,-1, 29,0);
        vcdp->declBus(c+10526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_dpath_pmp_0_mask", false,-1, 31,0);
        vcdp->declBit(c+48458,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_dpath_pmp_1_cfg_l", false,-1);
        vcdp->declBus(c+48459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_dpath_pmp_1_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48460,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_dpath_pmp_1_cfg_x", false,-1);
        vcdp->declBit(c+48461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_dpath_pmp_1_cfg_w", false,-1);
        vcdp->declBit(c+48462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_dpath_pmp_1_cfg_r", false,-1);
        vcdp->declBus(c+48463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_dpath_pmp_1_addr", false,-1, 29,0);
        vcdp->declBus(c+10527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_dpath_pmp_1_mask", false,-1, 31,0);
        vcdp->declBit(c+48464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_dpath_pmp_2_cfg_l", false,-1);
        vcdp->declBus(c+48465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_dpath_pmp_2_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_dpath_pmp_2_cfg_x", false,-1);
        vcdp->declBit(c+48467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_dpath_pmp_2_cfg_w", false,-1);
        vcdp->declBit(c+48468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_dpath_pmp_2_cfg_r", false,-1);
        vcdp->declBus(c+48469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_dpath_pmp_2_addr", false,-1, 29,0);
    }
}

void VTestHarness::traceInitThis__1257(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+10528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_dpath_pmp_2_mask", false,-1, 31,0);
        vcdp->declBit(c+48470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_dpath_pmp_3_cfg_l", false,-1);
        vcdp->declBus(c+48471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_dpath_pmp_3_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_dpath_pmp_3_cfg_x", false,-1);
        vcdp->declBit(c+48473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_dpath_pmp_3_cfg_w", false,-1);
        vcdp->declBit(c+48474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_dpath_pmp_3_cfg_r", false,-1);
        vcdp->declBus(c+48475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_dpath_pmp_3_addr", false,-1, 29,0);
        vcdp->declBus(c+10529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_dpath_pmp_3_mask", false,-1, 31,0);
        vcdp->declBit(c+48476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_dpath_pmp_4_cfg_l", false,-1);
        vcdp->declBus(c+48477,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_dpath_pmp_4_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48478,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_dpath_pmp_4_cfg_x", false,-1);
        vcdp->declBit(c+48479,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_dpath_pmp_4_cfg_w", false,-1);
        vcdp->declBit(c+48480,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_dpath_pmp_4_cfg_r", false,-1);
        vcdp->declBus(c+48481,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_dpath_pmp_4_addr", false,-1, 29,0);
        vcdp->declBus(c+10530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_dpath_pmp_4_mask", false,-1, 31,0);
        vcdp->declBit(c+48482,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_dpath_pmp_5_cfg_l", false,-1);
        vcdp->declBus(c+48483,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_dpath_pmp_5_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48484,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_dpath_pmp_5_cfg_x", false,-1);
        vcdp->declBit(c+48485,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_dpath_pmp_5_cfg_w", false,-1);
        vcdp->declBit(c+48486,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_dpath_pmp_5_cfg_r", false,-1);
        vcdp->declBus(c+48487,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_dpath_pmp_5_addr", false,-1, 29,0);
        vcdp->declBus(c+10531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_dpath_pmp_5_mask", false,-1, 31,0);
        vcdp->declBit(c+48488,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_dpath_pmp_6_cfg_l", false,-1);
        vcdp->declBus(c+48489,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_dpath_pmp_6_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48490,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_dpath_pmp_6_cfg_x", false,-1);
        vcdp->declBit(c+48491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_dpath_pmp_6_cfg_w", false,-1);
        vcdp->declBit(c+48492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_dpath_pmp_6_cfg_r", false,-1);
        vcdp->declBus(c+48493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_dpath_pmp_6_addr", false,-1, 29,0);
        vcdp->declBus(c+10532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_dpath_pmp_6_mask", false,-1, 31,0);
        vcdp->declBit(c+48494,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_dpath_pmp_7_cfg_l", false,-1);
        vcdp->declBus(c+48495,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_dpath_pmp_7_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48496,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_dpath_pmp_7_cfg_x", false,-1);
        vcdp->declBit(c+48497,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_dpath_pmp_7_cfg_w", false,-1);
        vcdp->declBit(c+48498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_dpath_pmp_7_cfg_r", false,-1);
        vcdp->declBus(c+48499,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_dpath_pmp_7_addr", false,-1, 29,0);
        vcdp->declBus(c+10533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_dpath_pmp_7_mask", false,-1, 31,0);
        vcdp->declBit(c+10609,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_dpath_perf_l2hit", false,-1);
        vcdp->declBit(c+10610,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_dpath_perf_pte_miss", false,-1);
        vcdp->declBit(c+10611,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_dpath_perf_pte_hit", false,-1);
        vcdp->declQuad(c+48574,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw io_dpath_customCSRs_csrs_0_value", false,-1, 63,0);
        vcdp->declBit(c+10539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw arb_io_in_0_ready", false,-1);
        vcdp->declBit(c+48553,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw arb_io_in_0_valid", false,-1);
        vcdp->declBus(c+48554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw arb_io_in_0_bits_bits_addr", false,-1, 26,0);
        vcdp->declBit(c+48555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw arb_io_in_0_bits_bits_need_gpa", false,-1);
        vcdp->declBit(c+10524,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw arb_io_in_1_ready", false,-1);
        vcdp->declBit(c+48431,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw arb_io_in_1_valid", false,-1);
        vcdp->declBus(c+48432,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw arb_io_in_1_bits_bits_addr", false,-1, 26,0);
        vcdp->declBit(c+48433,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw arb_io_in_1_bits_bits_need_gpa", false,-1);
        vcdp->declBit(c+10567,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw arb_io_in_2_ready", false,-1);
        vcdp->declBit(c+48568,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw arb_io_in_2_valid", false,-1);
        vcdp->declBit(c+48569,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw arb_io_in_2_bits_valid", false,-1);
        vcdp->declBus(c+48570,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw arb_io_in_2_bits_bits_addr", false,-1, 26,0);
        vcdp->declBit(c+48571,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw arb_io_in_2_bits_bits_need_gpa", false,-1);
        vcdp->declBit(c+10539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw arb_io_out_ready", false,-1);
        vcdp->declBit(c+32138,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw arb_io_out_valid", false,-1);
        vcdp->declBit(c+32139,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw arb_io_out_bits_valid", false,-1);
        vcdp->declBus(c+32140,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw arb_io_out_bits_bits_addr", false,-1, 26,0);
        vcdp->declBit(c+32141,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw arb_io_out_bits_bits_need_gpa", false,-1);
        vcdp->declBus(c+64626,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw arb_io_chosen", false,-1, 1,0);
        vcdp->declBus(c+32142,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw l2_tlb_ram_RW0_addr", false,-1, 8,0);
        vcdp->declBit(c+32143,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw l2_tlb_ram_RW0_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw l2_tlb_ram_RW0_clk", false,-1);
        vcdp->declBit(c+64627,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw l2_tlb_ram_RW0_wmode", false,-1);
        vcdp->declQuad(c+32144,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw l2_tlb_ram_RW0_wdata_0", false,-1, 44,0);
        vcdp->declQuad(c+64628,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw l2_tlb_ram_RW0_rdata_0", false,-1, 44,0);
        vcdp->declBus(c+32146,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw state_barrier_io_x", false,-1, 2,0);
        vcdp->declBus(c+32146,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw state_barrier_io_y", false,-1, 2,0);
        vcdp->declQuad(c+32147,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw r_pte_barrier_io_x_ppn", false,-1, 53,0);
        vcdp->declBit(c+32149,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw r_pte_barrier_io_x_d", false,-1);
        vcdp->declBit(c+32150,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw r_pte_barrier_io_x_a", false,-1);
        vcdp->declBit(c+32151,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw r_pte_barrier_io_x_g", false,-1);
        vcdp->declBit(c+32152,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw r_pte_barrier_io_x_u", false,-1);
        vcdp->declBit(c+32153,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw r_pte_barrier_io_x_x", false,-1);
        vcdp->declBit(c+32154,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw r_pte_barrier_io_x_w", false,-1);
        vcdp->declBit(c+32155,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw r_pte_barrier_io_x_r", false,-1);
        vcdp->declBit(c+32156,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw r_pte_barrier_io_x_v", false,-1);
        vcdp->declQuad(c+32147,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw r_pte_barrier_io_y_ppn", false,-1, 53,0);
        vcdp->declBit(c+32149,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw r_pte_barrier_io_y_d", false,-1);
        vcdp->declBit(c+32150,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw r_pte_barrier_io_y_a", false,-1);
        vcdp->declBit(c+32151,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw r_pte_barrier_io_y_g", false,-1);
        vcdp->declBit(c+32152,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw r_pte_barrier_io_y_u", false,-1);
        vcdp->declBit(c+32153,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw r_pte_barrier_io_y_x", false,-1);
        vcdp->declBit(c+32154,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw r_pte_barrier_io_y_w", false,-1);
        vcdp->declBit(c+32155,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw r_pte_barrier_io_y_r", false,-1);
        vcdp->declBit(c+32156,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw r_pte_barrier_io_y_v", false,-1);
        vcdp->declBus(c+64630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw state", false,-1, 2,0);
        vcdp->declBit(c+64627,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw l2_refill", false,-1);
        vcdp->declBit(c+48556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw resp_valid_0", false,-1);
        vcdp->declBit(c+48434,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw resp_valid_1", false,-1);
        vcdp->declBit(c+48572,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw resp_valid_2", false,-1);
        vcdp->declBit(c+64631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw invalidated", false,-1);
        vcdp->declBus(c+48447,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw count", false,-1, 1,0);
        vcdp->declBit(c+48435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw resp_ae_ptw", false,-1);
        vcdp->declBit(c+48436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw resp_ae_final", false,-1);
        vcdp->declBus(c+64632,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw r_req_addr", false,-1, 26,0);
        vcdp->declBit(c+64633,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw r_req_need_gpa", false,-1);
        vcdp->declBus(c+64634,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw r_req_dest", false,-1, 1,0);
        vcdp->declQuad(c+48437,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw r_pte_ppn", false,-1, 53,0);
        vcdp->declBit(c+48439,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw r_pte_d", false,-1);
        vcdp->declBit(c+48440,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw r_pte_a", false,-1);
        vcdp->declBit(c+48441,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw r_pte_g", false,-1);
    }
}

void VTestHarness::traceInitThis__1258(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+48442,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw r_pte_u", false,-1);
        vcdp->declBit(c+48443,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw r_pte_x", false,-1);
        vcdp->declBit(c+48444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw r_pte_w", false,-1);
        vcdp->declBit(c+48445,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw r_pte_r", false,-1);
        vcdp->declBit(c+48446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw r_pte_v", false,-1);
        vcdp->declQuad(c+64635,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw vpn", false,-1, 53,0);
        vcdp->declBit(c+64637,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw mem_resp_valid", false,-1);
        vcdp->declQuad(c+64638,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw mem_resp_data", false,-1, 63,0);
        vcdp->declBit(c+64640,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw tmp_v", false,-1);
        vcdp->declBit(c+64641,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw tmp_r", false,-1);
        vcdp->declBit(c+64642,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw tmp_w", false,-1);
        vcdp->declBit(c+64643,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw tmp_x", false,-1);
        vcdp->declBit(c+64644,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw tmp_u", false,-1);
        vcdp->declBit(c+64645,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw tmp_g", false,-1);
        vcdp->declBit(c+64646,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw tmp_a", false,-1);
        vcdp->declBit(c+64647,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw tmp_d", false,-1);
        vcdp->declQuad(c+64648,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw tmp_ppn", false,-1, 53,0);
        vcdp->declBit(c+32157,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw res_v", false,-1);
        vcdp->declBit(c+64650,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw invalid_paddr", false,-1);
        vcdp->declBit(c+32158,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw traverse", false,-1);
        vcdp->declBus(c+64651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw vpn_idxs_0", false,-1, 8,0);
        vcdp->declBus(c+64652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw vpn_idxs_1", false,-1, 8,0);
        vcdp->declBus(c+64653,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw vpn_idxs_2", false,-1, 8,0);
        vcdp->declBus(c+64654,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw vpn_idx", false,-1, 8,0);
        vcdp->declBus(c+32159,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw pte_addr", false,-1, 31,0);
        vcdp->declBus(c+64655,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw state_reg", false,-1, 6,0);
        vcdp->declBus(c+64656,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw valid", false,-1, 7,0);
        vcdp->declBus(c+64657,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw tags__0", false,-1, 31,0);
        vcdp->declBus(c+64658,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw tags__1", false,-1, 31,0);
        vcdp->declBus(c+64659,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw tags__2", false,-1, 31,0);
        vcdp->declBus(c+64660,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw tags__3", false,-1, 31,0);
        vcdp->declBus(c+64661,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw tags__4", false,-1, 31,0);
        vcdp->declBus(c+64662,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw tags__5", false,-1, 31,0);
        vcdp->declBus(c+64663,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw tags__6", false,-1, 31,0);
        vcdp->declBus(c+64664,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw tags__7", false,-1, 31,0);
        vcdp->declBus(c+64665,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw data__0", false,-1, 19,0);
        vcdp->declBus(c+64666,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw data__1", false,-1, 19,0);
        vcdp->declBus(c+64667,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw data__2", false,-1, 19,0);
        vcdp->declBus(c+64668,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw data__3", false,-1, 19,0);
        vcdp->declBus(c+64669,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw data__4", false,-1, 19,0);
        vcdp->declBus(c+64670,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw data__5", false,-1, 19,0);
        vcdp->declBus(c+64671,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw data__6", false,-1, 19,0);
        vcdp->declBus(c+64672,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw data__7", false,-1, 19,0);
        vcdp->declQuad(c+32160,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw tag", false,-1, 32,0);
        vcdp->declBus(c+32162,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw hits", false,-1, 7,0);
        vcdp->declBit(c+32163,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw pte_cache_hit", false,-1);
        vcdp->declBit(c+64673,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw r_left_subtree_older", false,-1);
        vcdp->declBus(c+64674,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw r_left_subtree_state", false,-1, 2,0);
        vcdp->declBus(c+64675,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw r_right_subtree_state", false,-1, 2,0);
        vcdp->declBit(c+64676,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw r_left_subtree_older_1", false,-1);
        vcdp->declBit(c+64677,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw r_left_subtree_state_1", false,-1);
        vcdp->declBit(c+64678,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw r_right_subtree_state_1", false,-1);
        vcdp->declBit(c+64679,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw r_left_subtree_older_2", false,-1);
        vcdp->declBit(c+64680,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw r_left_subtree_state_2", false,-1);
        vcdp->declBit(c+64681,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw r_right_subtree_state_2", false,-1);
        vcdp->declBus(c+32164,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw r", false,-1, 2,0);
        vcdp->declQuad(c+64682,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw res_ppn", false,-1, 53,0);
        vcdp->declBit(c+32165,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw state_reg_set_left_older", false,-1);
        vcdp->declBit(c+32166,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw state_reg_set_left_older_1", false,-1);
        vcdp->declBus(c+32167,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw hi", false,-1, 3,0);
        vcdp->declBus(c+32168,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw lo", false,-1, 3,0);
        vcdp->declBus(c+32169,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw hi_1", false,-1, 1,0);
        vcdp->declBus(c+32170,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw lo_1", false,-1, 1,0);
        vcdp->declBus(c+32171,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw state_reg_touch_way_sized_1", false,-1, 2,0);
        vcdp->declBit(c+32172,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw state_reg_set_left_older_3", false,-1);
        vcdp->declBit(c+32173,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw state_reg_set_left_older_4", false,-1);
        vcdp->declBus(c+32174,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw pte_cache_data", false,-1, 19,0);
        vcdp->declBit(c+64684,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw pte_hit", false,-1);
        vcdp->declArray(c+64685,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw g_0", false,-1, 511,0);
        vcdp->declArray(c+64701,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw valid_2_0", false,-1, 511,0);
        vcdp->declBus(c+64717,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw r_tag", false,-1, 18,0);
        vcdp->declBus(c+64718,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw r_idx", false,-1, 8,0);
        vcdp->declBit(c+64719,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw r_valid_vec", false,-1);
        vcdp->declBus(c+64720,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw entry_tag", false,-1, 17,0);
        vcdp->declBus(c+49121,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw entry_ppn", false,-1, 19,0);
        vcdp->declArray(c+64721,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw mask_1", false,-1, 511,0);
        vcdp->declBit(c+32175,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw s0_valid", false,-1);
        vcdp->declBit(c+32176,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw s0_suitable", false,-1);
        vcdp->declBit(c+64737,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw s1_valid", false,-1);
        vcdp->declBit(c+64738,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw s2_valid", false,-1);
        vcdp->declQuad(c+64739,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw r_2", false,-1, 44,0);
        vcdp->declQuad(c+64741,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw uncorrected", false,-1, 43,0);
        vcdp->declBit(c+64743,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw uncorrectable", false,-1);
        vcdp->declBit(c+64744,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw s2_valid_vec", false,-1);
        vcdp->declBit(c+64745,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw s2_g_vec_0", false,-1);
        vcdp->declBit(c+32177,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw s2_error", false,-1);
        vcdp->declBit(c+64746,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw s2_entry_vec_0_r", false,-1);
        vcdp->declBit(c+64747,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw s2_entry_vec_0_w", false,-1);
        vcdp->declBit(c+64748,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw s2_entry_vec_0_x", false,-1);
        vcdp->declBit(c+64749,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw s2_entry_vec_0_u", false,-1);
        vcdp->declBit(c+64750,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw s2_entry_vec_0_a", false,-1);
        vcdp->declBit(c+64751,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw s2_entry_vec_0_d", false,-1);
        vcdp->declBus(c+64752,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw s2_entry_vec_0_ppn", false,-1, 19,0);
        vcdp->declBus(c+64753,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw s2_entry_vec_0_tag", false,-1, 17,0);
        vcdp->declBit(c+32178,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw s2_hit_vec_0", false,-1);
        vcdp->declBit(c+32179,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw s2_hit", false,-1);
        vcdp->declBit(c+64754,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw pmaPgLevelHomogeneous_1", false,-1);
        vcdp->declBit(c+32180,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw pmaPgLevelHomogeneous_2", false,-1);
        vcdp->declBit(c+32181,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw pmaHomogeneous", false,-1);
        vcdp->declBit(c+32182,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw pmpHomogeneous_maskHomogeneous", false,-1);
        vcdp->declBit(c+32183,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw pmpHomogeneous_beginsAfterUpper", false,-1);
    }
}

void VTestHarness::traceInitThis__1259(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+32184,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw pmpHomogeneous_pgMask", false,-1, 31,0);
        vcdp->declBit(c+32185,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw pmpHomogeneous_endsBeforeUpper", false,-1);
        vcdp->declBit(c+32186,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw pmpHomogeneous_maskHomogeneous_1", false,-1);
        vcdp->declBit(c+32187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw pmpHomogeneous_beginsAfterUpper_1", false,-1);
        vcdp->declBit(c+32188,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw pmpHomogeneous_endsBeforeUpper_1", false,-1);
        vcdp->declBit(c+32189,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw pmpHomogeneous_maskHomogeneous_2", false,-1);
        vcdp->declBit(c+32190,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw pmpHomogeneous_beginsAfterUpper_2", false,-1);
        vcdp->declBit(c+32191,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw pmpHomogeneous_endsBeforeUpper_2", false,-1);
        vcdp->declBit(c+32192,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw pmpHomogeneous_maskHomogeneous_3", false,-1);
        vcdp->declBit(c+32193,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw pmpHomogeneous_beginsAfterUpper_3", false,-1);
        vcdp->declBit(c+32194,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw pmpHomogeneous_endsBeforeUpper_3", false,-1);
        vcdp->declBit(c+32195,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw pmpHomogeneous_maskHomogeneous_4", false,-1);
        vcdp->declBit(c+32196,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw pmpHomogeneous_beginsAfterUpper_4", false,-1);
        vcdp->declBit(c+32197,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw pmpHomogeneous_endsBeforeUpper_4", false,-1);
        vcdp->declBit(c+32198,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw pmpHomogeneous_maskHomogeneous_5", false,-1);
        vcdp->declBit(c+32199,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw pmpHomogeneous_beginsAfterUpper_5", false,-1);
        vcdp->declBit(c+32200,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw pmpHomogeneous_endsBeforeUpper_5", false,-1);
        vcdp->declBit(c+32201,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw pmpHomogeneous_maskHomogeneous_6", false,-1);
        vcdp->declBit(c+32202,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw pmpHomogeneous_beginsAfterUpper_6", false,-1);
        vcdp->declBit(c+32203,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw pmpHomogeneous_endsBeforeUpper_6", false,-1);
        vcdp->declBit(c+32204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw pmpHomogeneous_maskHomogeneous_7", false,-1);
        vcdp->declBit(c+64755,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw pmpHomogeneous_beginsAfterUpper_7", false,-1);
        vcdp->declBit(c+32205,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw pmpHomogeneous_endsBeforeUpper_7", false,-1);
        vcdp->declBit(c+32206,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw pmpHomogeneous", false,-1);
        vcdp->declBit(c+32207,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw homogeneous", false,-1);
        vcdp->declBit(c+64756,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw r_pte_truncIdx", false,-1);
        vcdp->declQuad(c+64757,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw pte_2_ppn", false,-1, 53,0);
        vcdp->declQuad(c+64759,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw pte_4_ppn", false,-1, 53,0);
        vcdp->declBit(c+32208,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw ae", false,-1);
        vcdp->declBit(c+32209,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw success", false,-1);
        vcdp->declQuad(c+32210,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw pte_ppn", false,-1, 53,0);
        vcdp->declQuad(c+64761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw s2_pte_ppn", false,-1, 53,0);
        vcdp->declBit(c+10539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw arb io_in_0_ready", false,-1);
        vcdp->declBit(c+48553,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw arb io_in_0_valid", false,-1);
        vcdp->declBus(c+48554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw arb io_in_0_bits_bits_addr", false,-1, 26,0);
        vcdp->declBit(c+48555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw arb io_in_0_bits_bits_need_gpa", false,-1);
        vcdp->declBit(c+10524,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw arb io_in_1_ready", false,-1);
        vcdp->declBit(c+48431,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw arb io_in_1_valid", false,-1);
        vcdp->declBus(c+48432,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw arb io_in_1_bits_bits_addr", false,-1, 26,0);
        vcdp->declBit(c+48433,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw arb io_in_1_bits_bits_need_gpa", false,-1);
        vcdp->declBit(c+10567,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw arb io_in_2_ready", false,-1);
        vcdp->declBit(c+48568,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw arb io_in_2_valid", false,-1);
        vcdp->declBit(c+48569,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw arb io_in_2_bits_valid", false,-1);
        vcdp->declBus(c+48570,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw arb io_in_2_bits_bits_addr", false,-1, 26,0);
        vcdp->declBit(c+48571,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw arb io_in_2_bits_bits_need_gpa", false,-1);
        vcdp->declBit(c+10539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw arb io_out_ready", false,-1);
        vcdp->declBit(c+32138,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw arb io_out_valid", false,-1);
        vcdp->declBit(c+32139,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw arb io_out_bits_valid", false,-1);
        vcdp->declBus(c+32140,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw arb io_out_bits_bits_addr", false,-1, 26,0);
        vcdp->declBit(c+32141,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw arb io_out_bits_bits_need_gpa", false,-1);
        vcdp->declBus(c+64626,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw arb io_chosen", false,-1, 1,0);
        vcdp->declBit(c+64763,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw arb grant_1", false,-1);
        vcdp->declBit(c+32212,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw arb grant_2", false,-1);
        vcdp->declBus(c+32142,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw l2_tlb_ram RW0_addr", false,-1, 8,0);
        vcdp->declBit(c+32143,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw l2_tlb_ram RW0_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw l2_tlb_ram RW0_clk", false,-1);
        vcdp->declBit(c+64627,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw l2_tlb_ram RW0_wmode", false,-1);
        vcdp->declQuad(c+32144,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw l2_tlb_ram RW0_wdata_0", false,-1, 44,0);
        vcdp->declQuad(c+64628,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw l2_tlb_ram RW0_rdata_0", false,-1, 44,0);
        vcdp->declBus(c+32142,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw l2_tlb_ram l2_tlb_ram_ext_RW0_addr", false,-1, 8,0);
        vcdp->declBit(c+32143,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw l2_tlb_ram l2_tlb_ram_ext_RW0_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw l2_tlb_ram l2_tlb_ram_ext_RW0_clk", false,-1);
        vcdp->declBit(c+64627,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw l2_tlb_ram l2_tlb_ram_ext_RW0_wmode", false,-1);
        vcdp->declQuad(c+32144,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw l2_tlb_ram l2_tlb_ram_ext_RW0_wdata", false,-1, 44,0);
        vcdp->declQuad(c+64628,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw l2_tlb_ram l2_tlb_ram_ext_RW0_rdata", false,-1, 44,0);
        vcdp->declBus(c+32142,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw l2_tlb_ram l2_tlb_ram_ext RW0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw l2_tlb_ram l2_tlb_ram_ext RW0_clk", false,-1);
        vcdp->declQuad(c+32144,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw l2_tlb_ram l2_tlb_ram_ext RW0_wdata", false,-1, 44,0);
        vcdp->declQuad(c+64628,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw l2_tlb_ram l2_tlb_ram_ext RW0_rdata", false,-1, 44,0);
        vcdp->declBit(c+32143,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw l2_tlb_ram l2_tlb_ram_ext RW0_en", false,-1);
        vcdp->declBit(c+64627,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw l2_tlb_ram l2_tlb_ram_ext RW0_wmode", false,-1);
        vcdp->declBus(c+32142,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw l2_tlb_ram l2_tlb_ram_ext mem_0_0_RW0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw l2_tlb_ram l2_tlb_ram_ext mem_0_0_RW0_clk", false,-1);
        vcdp->declQuad(c+32144,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw l2_tlb_ram l2_tlb_ram_ext mem_0_0_RW0_wdata", false,-1, 44,0);
        vcdp->declQuad(c+64628,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw l2_tlb_ram l2_tlb_ram_ext mem_0_0_RW0_rdata", false,-1, 44,0);
        vcdp->declBit(c+32143,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw l2_tlb_ram l2_tlb_ram_ext mem_0_0_RW0_en", false,-1);
        vcdp->declBit(c+64627,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw l2_tlb_ram l2_tlb_ram_ext mem_0_0_RW0_wmode", false,-1);
        vcdp->declQuad(c+64628,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw l2_tlb_ram l2_tlb_ram_ext RW0_rdata_0_0", false,-1, 44,0);
        vcdp->declQuad(c+64628,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw l2_tlb_ram l2_tlb_ram_ext RW0_rdata_0", false,-1, 44,0);
        vcdp->declBus(c+32142,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw l2_tlb_ram l2_tlb_ram_ext mem_0_0 RW0_addr", false,-1, 8,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw l2_tlb_ram l2_tlb_ram_ext mem_0_0 RW0_clk", false,-1);
        vcdp->declQuad(c+32144,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw l2_tlb_ram l2_tlb_ram_ext mem_0_0 RW0_wdata", false,-1, 44,0);
        vcdp->declQuad(c+64628,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw l2_tlb_ram l2_tlb_ram_ext mem_0_0 RW0_rdata", false,-1, 44,0);
        vcdp->declBit(c+32143,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw l2_tlb_ram l2_tlb_ram_ext mem_0_0 RW0_en", false,-1);
        vcdp->declBit(c+64627,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw l2_tlb_ram l2_tlb_ram_ext mem_0_0 RW0_wmode", false,-1);
        vcdp->declBit(c+64764,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw l2_tlb_ram l2_tlb_ram_ext mem_0_0 ram_RW_0_r_en", false,-1);
        vcdp->declBus(c+64765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw l2_tlb_ram l2_tlb_ram_ext mem_0_0 ram_RW_0_r_addr", false,-1, 8,0);
        vcdp->declQuad(c+64628,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw l2_tlb_ram l2_tlb_ram_ext mem_0_0 ram_RW_0_r_data", false,-1, 44,0);
        vcdp->declQuad(c+32144,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw l2_tlb_ram l2_tlb_ram_ext mem_0_0 ram_RW_0_w_data", false,-1, 44,0);
        vcdp->declBus(c+32142,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw l2_tlb_ram l2_tlb_ram_ext mem_0_0 ram_RW_0_w_addr", false,-1, 8,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw l2_tlb_ram l2_tlb_ram_ext mem_0_0 ram_RW_0_w_mask", false,-1);
        vcdp->declBit(c+32213,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw l2_tlb_ram l2_tlb_ram_ext mem_0_0 ram_RW_0_w_en", false,-1);
        vcdp->declBit(c+64764,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw l2_tlb_ram l2_tlb_ram_ext mem_0_0 ram_RW_0_r_en_pipe_0", false,-1);
        vcdp->declBus(c+64765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw l2_tlb_ram l2_tlb_ram_ext mem_0_0 ram_RW_0_r_addr_pipe_0", false,-1, 8,0);
        vcdp->declBus(c+32146,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw state_barrier io_x", false,-1, 2,0);
        vcdp->declBus(c+32146,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw state_barrier io_y", false,-1, 2,0);
        vcdp->declQuad(c+32147,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw r_pte_barrier io_x_ppn", false,-1, 53,0);
        vcdp->declBit(c+32149,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw r_pte_barrier io_x_d", false,-1);
        vcdp->declBit(c+32150,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw r_pte_barrier io_x_a", false,-1);
        vcdp->declBit(c+32151,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw r_pte_barrier io_x_g", false,-1);
        vcdp->declBit(c+32152,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw r_pte_barrier io_x_u", false,-1);
    }
}

void VTestHarness::traceInitThis__1260(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+32153,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw r_pte_barrier io_x_x", false,-1);
        vcdp->declBit(c+32154,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw r_pte_barrier io_x_w", false,-1);
        vcdp->declBit(c+32155,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw r_pte_barrier io_x_r", false,-1);
        vcdp->declBit(c+32156,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw r_pte_barrier io_x_v", false,-1);
        vcdp->declQuad(c+32147,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw r_pte_barrier io_y_ppn", false,-1, 53,0);
        vcdp->declBit(c+32149,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw r_pte_barrier io_y_d", false,-1);
        vcdp->declBit(c+32150,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw r_pte_barrier io_y_a", false,-1);
        vcdp->declBit(c+32151,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw r_pte_barrier io_y_g", false,-1);
        vcdp->declBit(c+32152,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw r_pte_barrier io_y_u", false,-1);
        vcdp->declBit(c+32153,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw r_pte_barrier io_y_x", false,-1);
        vcdp->declBit(c+32154,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw r_pte_barrier io_y_w", false,-1);
        vcdp->declBit(c+32155,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw r_pte_barrier io_y_r", false,-1);
        vcdp->declBit(c+32156,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile ptw r_pte_barrier io_y_v", false,-1);
        vcdp->declBit(c+10612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile respArb io_in_0_ready", false,-1);
        vcdp->declBit(c+10613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile respArb io_in_0_valid", false,-1);
        vcdp->declBus(c+48587,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile respArb io_in_0_bits_rd", false,-1, 4,0);
        vcdp->declQuad(c+48588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile respArb io_in_0_bits_data", false,-1, 63,0);
        vcdp->declBit(c+10612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile respArb io_out_ready", false,-1);
        vcdp->declBit(c+10613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile respArb io_out_valid", false,-1);
        vcdp->declBus(c+48587,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile respArb io_out_bits_rd", false,-1, 4,0);
        vcdp->declQuad(c+48588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile respArb io_out_bits_data", false,-1, 63,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter reset", false,-1);
        vcdp->declBit(c+10614,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter io_in_ready", false,-1);
        vcdp->declBit(c+10615,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter io_in_valid", false,-1);
        vcdp->declBus(c+48590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter io_in_bits_inst_funct", false,-1, 6,0);
        vcdp->declBus(c+48591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter io_in_bits_inst_rs2", false,-1, 4,0);
        vcdp->declBus(c+48592,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter io_in_bits_inst_rs1", false,-1, 4,0);
        vcdp->declBit(c+48593,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter io_in_bits_inst_xd", false,-1);
        vcdp->declBit(c+48594,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter io_in_bits_inst_xs1", false,-1);
        vcdp->declBit(c+48595,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter io_in_bits_inst_xs2", false,-1);
        vcdp->declBus(c+48596,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter io_in_bits_inst_rd", false,-1, 4,0);
        vcdp->declBus(c+48597,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter io_in_bits_inst_opcode", false,-1, 6,0);
        vcdp->declQuad(c+48598,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter io_in_bits_rs1", false,-1, 63,0);
        vcdp->declQuad(c+48600,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter io_in_bits_rs2", false,-1, 63,0);
        vcdp->declBit(c+48449,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter io_in_bits_status_debug", false,-1);
        vcdp->declBit(c+48602,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter io_in_bits_status_cease", false,-1);
        vcdp->declBit(c+69561,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter io_in_bits_status_wfi", false,-1);
        vcdp->declBus(c+48603,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter io_in_bits_status_isa", false,-1, 31,0);
        vcdp->declBus(c+10603,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter io_in_bits_status_dprv", false,-1, 1,0);
        vcdp->declBus(c+48573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter io_in_bits_status_prv", false,-1, 1,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter io_in_bits_status_sd", false,-1);
        vcdp->declBit(c+48604,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter io_in_bits_status_gva", false,-1);
        vcdp->declBit(c+48605,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter io_in_bits_status_tsr", false,-1);
        vcdp->declBit(c+48606,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter io_in_bits_status_tw", false,-1);
        vcdp->declBit(c+48607,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter io_in_bits_status_tvm", false,-1);
        vcdp->declBit(c+48450,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter io_in_bits_status_mxr", false,-1);
        vcdp->declBit(c+48451,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter io_in_bits_status_sum", false,-1);
        vcdp->declBit(c+48608,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter io_in_bits_status_mprv", false,-1);
        vcdp->declBus(c+48609,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter io_in_bits_status_fs", false,-1, 1,0);
        vcdp->declBus(c+48610,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter io_in_bits_status_mpp", false,-1, 1,0);
        vcdp->declBit(c+48611,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter io_in_bits_status_spp", false,-1);
        vcdp->declBit(c+48612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter io_in_bits_status_mpie", false,-1);
        vcdp->declBit(c+48613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter io_in_bits_status_spie", false,-1);
        vcdp->declBit(c+48614,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter io_in_bits_status_mie", false,-1);
        vcdp->declBit(c+48615,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter io_in_bits_status_sie", false,-1);
        vcdp->declBit(c+10534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter io_out_0_ready", false,-1);
        vcdp->declBit(c+10535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter io_out_0_valid", false,-1);
        vcdp->declBus(c+48500,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter io_out_0_bits_inst_funct", false,-1, 6,0);
        vcdp->declBus(c+48501,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter io_out_0_bits_inst_rs2", false,-1, 4,0);
        vcdp->declBus(c+48502,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter io_out_0_bits_inst_rs1", false,-1, 4,0);
        vcdp->declBit(c+48503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter io_out_0_bits_inst_xd", false,-1);
        vcdp->declBit(c+48504,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter io_out_0_bits_inst_xs1", false,-1);
        vcdp->declBit(c+48505,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter io_out_0_bits_inst_xs2", false,-1);
        vcdp->declBus(c+48506,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter io_out_0_bits_inst_rd", false,-1, 4,0);
        vcdp->declBus(c+10536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter io_out_0_bits_inst_opcode", false,-1, 6,0);
        vcdp->declQuad(c+48507,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter io_out_0_bits_rs1", false,-1, 63,0);
        vcdp->declQuad(c+48509,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter io_out_0_bits_rs2", false,-1, 63,0);
        vcdp->declBit(c+48511,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter io_out_0_bits_status_debug", false,-1);
        vcdp->declBit(c+48512,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter io_out_0_bits_status_cease", false,-1);
        vcdp->declBit(c+48513,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter io_out_0_bits_status_wfi", false,-1);
        vcdp->declBus(c+48514,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter io_out_0_bits_status_isa", false,-1, 31,0);
        vcdp->declBus(c+48515,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter io_out_0_bits_status_dprv", false,-1, 1,0);
        vcdp->declBit(c+48516,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter io_out_0_bits_status_dv", false,-1);
        vcdp->declBus(c+48517,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter io_out_0_bits_status_prv", false,-1, 1,0);
        vcdp->declBit(c+48518,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter io_out_0_bits_status_v", false,-1);
        vcdp->declBit(c+48519,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter io_out_0_bits_status_sd", false,-1);
        vcdp->declBus(c+48520,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter io_out_0_bits_status_zero2", false,-1, 22,0);
        vcdp->declBit(c+48521,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter io_out_0_bits_status_mpv", false,-1);
        vcdp->declBit(c+48522,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter io_out_0_bits_status_gva", false,-1);
        vcdp->declBit(c+48523,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter io_out_0_bits_status_mbe", false,-1);
        vcdp->declBit(c+48524,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter io_out_0_bits_status_sbe", false,-1);
        vcdp->declBus(c+48525,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter io_out_0_bits_status_sxl", false,-1, 1,0);
        vcdp->declBus(c+48526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter io_out_0_bits_status_uxl", false,-1, 1,0);
        vcdp->declBit(c+48527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter io_out_0_bits_status_sd_rv32", false,-1);
        vcdp->declBus(c+48528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter io_out_0_bits_status_zero1", false,-1, 7,0);
        vcdp->declBit(c+48529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter io_out_0_bits_status_tsr", false,-1);
        vcdp->declBit(c+48530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter io_out_0_bits_status_tw", false,-1);
        vcdp->declBit(c+48531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter io_out_0_bits_status_tvm", false,-1);
        vcdp->declBit(c+48532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter io_out_0_bits_status_mxr", false,-1);
        vcdp->declBit(c+48533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter io_out_0_bits_status_sum", false,-1);
        vcdp->declBit(c+48534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter io_out_0_bits_status_mprv", false,-1);
        vcdp->declBus(c+48535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter io_out_0_bits_status_xs", false,-1, 1,0);
        vcdp->declBus(c+48536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter io_out_0_bits_status_fs", false,-1, 1,0);
        vcdp->declBus(c+48537,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter io_out_0_bits_status_mpp", false,-1, 1,0);
        vcdp->declBus(c+48538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter io_out_0_bits_status_vs", false,-1, 1,0);
        vcdp->declBit(c+48539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter io_out_0_bits_status_spp", false,-1);
        vcdp->declBit(c+48540,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter io_out_0_bits_status_mpie", false,-1);
        vcdp->declBit(c+48541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter io_out_0_bits_status_ube", false,-1);
        vcdp->declBit(c+48542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter io_out_0_bits_status_spie", false,-1);
        vcdp->declBit(c+48543,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter io_out_0_bits_status_upie", false,-1);
    }
}

void VTestHarness::traceInitThis__1261(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+48544,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter io_out_0_bits_status_mie", false,-1);
        vcdp->declBit(c+48545,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter io_out_0_bits_status_hie", false,-1);
        vcdp->declBit(c+48546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter io_out_0_bits_status_sie", false,-1);
        vcdp->declBit(c+48547,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter io_out_0_bits_status_uie", false,-1);
        vcdp->declBit(c+10616,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter io_busy", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd_reset", false,-1);
        vcdp->declBit(c+10614,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd_io_enq_ready", false,-1);
        vcdp->declBit(c+10615,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd_io_enq_valid", false,-1);
        vcdp->declBus(c+48590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd_io_enq_bits_inst_funct", false,-1, 6,0);
        vcdp->declBus(c+48591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd_io_enq_bits_inst_rs2", false,-1, 4,0);
        vcdp->declBus(c+48592,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd_io_enq_bits_inst_rs1", false,-1, 4,0);
        vcdp->declBit(c+48593,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd_io_enq_bits_inst_xd", false,-1);
        vcdp->declBit(c+48594,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd_io_enq_bits_inst_xs1", false,-1);
        vcdp->declBit(c+48595,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd_io_enq_bits_inst_xs2", false,-1);
        vcdp->declBus(c+48596,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd_io_enq_bits_inst_rd", false,-1, 4,0);
        vcdp->declBus(c+48597,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd_io_enq_bits_inst_opcode", false,-1, 6,0);
        vcdp->declQuad(c+48598,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd_io_enq_bits_rs1", false,-1, 63,0);
        vcdp->declQuad(c+48600,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd_io_enq_bits_rs2", false,-1, 63,0);
        vcdp->declBit(c+48449,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd_io_enq_bits_status_debug", false,-1);
        vcdp->declBit(c+48602,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd_io_enq_bits_status_cease", false,-1);
        vcdp->declBit(c+69561,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd_io_enq_bits_status_wfi", false,-1);
        vcdp->declBus(c+48603,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd_io_enq_bits_status_isa", false,-1, 31,0);
        vcdp->declBus(c+10603,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd_io_enq_bits_status_dprv", false,-1, 1,0);
        vcdp->declBus(c+48573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd_io_enq_bits_status_prv", false,-1, 1,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd_io_enq_bits_status_sd", false,-1);
        vcdp->declBit(c+48604,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd_io_enq_bits_status_gva", false,-1);
        vcdp->declBit(c+48605,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd_io_enq_bits_status_tsr", false,-1);
        vcdp->declBit(c+48606,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd_io_enq_bits_status_tw", false,-1);
        vcdp->declBit(c+48607,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd_io_enq_bits_status_tvm", false,-1);
        vcdp->declBit(c+48450,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd_io_enq_bits_status_mxr", false,-1);
        vcdp->declBit(c+48451,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd_io_enq_bits_status_sum", false,-1);
        vcdp->declBit(c+48608,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd_io_enq_bits_status_mprv", false,-1);
        vcdp->declBus(c+48609,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd_io_enq_bits_status_fs", false,-1, 1,0);
        vcdp->declBus(c+48610,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd_io_enq_bits_status_mpp", false,-1, 1,0);
        vcdp->declBit(c+48611,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd_io_enq_bits_status_spp", false,-1);
        vcdp->declBit(c+48612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd_io_enq_bits_status_mpie", false,-1);
        vcdp->declBit(c+48613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd_io_enq_bits_status_spie", false,-1);
        vcdp->declBit(c+48614,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd_io_enq_bits_status_mie", false,-1);
        vcdp->declBit(c+48615,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd_io_enq_bits_status_sie", false,-1);
        vcdp->declBit(c+32214,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd_io_deq_ready", false,-1);
        vcdp->declBit(c+10616,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd_io_deq_valid", false,-1);
        vcdp->declBus(c+48500,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd_io_deq_bits_inst_funct", false,-1, 6,0);
        vcdp->declBus(c+48501,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd_io_deq_bits_inst_rs2", false,-1, 4,0);
        vcdp->declBus(c+48502,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd_io_deq_bits_inst_rs1", false,-1, 4,0);
        vcdp->declBit(c+48503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd_io_deq_bits_inst_xd", false,-1);
        vcdp->declBit(c+48504,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd_io_deq_bits_inst_xs1", false,-1);
        vcdp->declBit(c+48505,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd_io_deq_bits_inst_xs2", false,-1);
        vcdp->declBus(c+48506,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd_io_deq_bits_inst_rd", false,-1, 4,0);
        vcdp->declBus(c+10536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd_io_deq_bits_inst_opcode", false,-1, 6,0);
        vcdp->declQuad(c+48507,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd_io_deq_bits_rs1", false,-1, 63,0);
        vcdp->declQuad(c+48509,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd_io_deq_bits_rs2", false,-1, 63,0);
        vcdp->declBit(c+48511,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd_io_deq_bits_status_debug", false,-1);
        vcdp->declBit(c+48512,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd_io_deq_bits_status_cease", false,-1);
        vcdp->declBit(c+48513,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd_io_deq_bits_status_wfi", false,-1);
        vcdp->declBus(c+48514,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd_io_deq_bits_status_isa", false,-1, 31,0);
        vcdp->declBus(c+48515,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd_io_deq_bits_status_dprv", false,-1, 1,0);
        vcdp->declBit(c+48516,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd_io_deq_bits_status_dv", false,-1);
        vcdp->declBus(c+48517,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd_io_deq_bits_status_prv", false,-1, 1,0);
        vcdp->declBit(c+48518,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd_io_deq_bits_status_v", false,-1);
        vcdp->declBit(c+48519,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd_io_deq_bits_status_sd", false,-1);
        vcdp->declBus(c+48520,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd_io_deq_bits_status_zero2", false,-1, 22,0);
        vcdp->declBit(c+48521,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd_io_deq_bits_status_mpv", false,-1);
        vcdp->declBit(c+48522,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd_io_deq_bits_status_gva", false,-1);
        vcdp->declBit(c+48523,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd_io_deq_bits_status_mbe", false,-1);
        vcdp->declBit(c+48524,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd_io_deq_bits_status_sbe", false,-1);
        vcdp->declBus(c+48525,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd_io_deq_bits_status_sxl", false,-1, 1,0);
        vcdp->declBus(c+48526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd_io_deq_bits_status_uxl", false,-1, 1,0);
        vcdp->declBit(c+48527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd_io_deq_bits_status_sd_rv32", false,-1);
        vcdp->declBus(c+48528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd_io_deq_bits_status_zero1", false,-1, 7,0);
        vcdp->declBit(c+48529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd_io_deq_bits_status_tsr", false,-1);
        vcdp->declBit(c+48530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd_io_deq_bits_status_tw", false,-1);
        vcdp->declBit(c+48531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd_io_deq_bits_status_tvm", false,-1);
        vcdp->declBit(c+48532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd_io_deq_bits_status_mxr", false,-1);
        vcdp->declBit(c+48533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd_io_deq_bits_status_sum", false,-1);
        vcdp->declBit(c+48534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd_io_deq_bits_status_mprv", false,-1);
        vcdp->declBus(c+48535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd_io_deq_bits_status_xs", false,-1, 1,0);
        vcdp->declBus(c+48536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd_io_deq_bits_status_fs", false,-1, 1,0);
        vcdp->declBus(c+48537,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd_io_deq_bits_status_mpp", false,-1, 1,0);
        vcdp->declBus(c+48538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd_io_deq_bits_status_vs", false,-1, 1,0);
        vcdp->declBit(c+48539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd_io_deq_bits_status_spp", false,-1);
        vcdp->declBit(c+48540,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd_io_deq_bits_status_mpie", false,-1);
        vcdp->declBit(c+48541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd_io_deq_bits_status_ube", false,-1);
        vcdp->declBit(c+48542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd_io_deq_bits_status_spie", false,-1);
        vcdp->declBit(c+48543,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd_io_deq_bits_status_upie", false,-1);
        vcdp->declBit(c+48544,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd_io_deq_bits_status_mie", false,-1);
        vcdp->declBit(c+48545,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd_io_deq_bits_status_hie", false,-1);
        vcdp->declBit(c+48546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd_io_deq_bits_status_sie", false,-1);
        vcdp->declBit(c+48547,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd_io_deq_bits_status_uie", false,-1);
        vcdp->declBit(c+32215,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmdReadys_me", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd reset", false,-1);
        vcdp->declBit(c+10614,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd io_enq_ready", false,-1);
        vcdp->declBit(c+10615,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd io_enq_valid", false,-1);
        vcdp->declBus(c+48590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd io_enq_bits_inst_funct", false,-1, 6,0);
        vcdp->declBus(c+48591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd io_enq_bits_inst_rs2", false,-1, 4,0);
        vcdp->declBus(c+48592,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd io_enq_bits_inst_rs1", false,-1, 4,0);
        vcdp->declBit(c+48593,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd io_enq_bits_inst_xd", false,-1);
        vcdp->declBit(c+48594,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd io_enq_bits_inst_xs1", false,-1);
        vcdp->declBit(c+48595,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd io_enq_bits_inst_xs2", false,-1);
        vcdp->declBus(c+48596,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd io_enq_bits_inst_rd", false,-1, 4,0);
    }
}

void VTestHarness::traceInitThis__1262(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+48597,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd io_enq_bits_inst_opcode", false,-1, 6,0);
        vcdp->declQuad(c+48598,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd io_enq_bits_rs1", false,-1, 63,0);
        vcdp->declQuad(c+48600,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd io_enq_bits_rs2", false,-1, 63,0);
        vcdp->declBit(c+48449,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd io_enq_bits_status_debug", false,-1);
        vcdp->declBit(c+48602,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd io_enq_bits_status_cease", false,-1);
        vcdp->declBit(c+69561,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd io_enq_bits_status_wfi", false,-1);
        vcdp->declBus(c+48603,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd io_enq_bits_status_isa", false,-1, 31,0);
        vcdp->declBus(c+10603,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd io_enq_bits_status_dprv", false,-1, 1,0);
        vcdp->declBus(c+48573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd io_enq_bits_status_prv", false,-1, 1,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd io_enq_bits_status_sd", false,-1);
        vcdp->declBit(c+48604,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd io_enq_bits_status_gva", false,-1);
        vcdp->declBit(c+48605,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd io_enq_bits_status_tsr", false,-1);
        vcdp->declBit(c+48606,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd io_enq_bits_status_tw", false,-1);
        vcdp->declBit(c+48607,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd io_enq_bits_status_tvm", false,-1);
        vcdp->declBit(c+48450,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd io_enq_bits_status_mxr", false,-1);
        vcdp->declBit(c+48451,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd io_enq_bits_status_sum", false,-1);
        vcdp->declBit(c+48608,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd io_enq_bits_status_mprv", false,-1);
        vcdp->declBus(c+48609,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd io_enq_bits_status_fs", false,-1, 1,0);
        vcdp->declBus(c+48610,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd io_enq_bits_status_mpp", false,-1, 1,0);
        vcdp->declBit(c+48611,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd io_enq_bits_status_spp", false,-1);
        vcdp->declBit(c+48612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd io_enq_bits_status_mpie", false,-1);
        vcdp->declBit(c+48613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd io_enq_bits_status_spie", false,-1);
        vcdp->declBit(c+48614,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd io_enq_bits_status_mie", false,-1);
        vcdp->declBit(c+48615,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd io_enq_bits_status_sie", false,-1);
        vcdp->declBit(c+32214,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd io_deq_ready", false,-1);
        vcdp->declBit(c+10616,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd io_deq_valid", false,-1);
        vcdp->declBus(c+48500,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd io_deq_bits_inst_funct", false,-1, 6,0);
        vcdp->declBus(c+48501,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd io_deq_bits_inst_rs2", false,-1, 4,0);
        vcdp->declBus(c+48502,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd io_deq_bits_inst_rs1", false,-1, 4,0);
        vcdp->declBit(c+48503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd io_deq_bits_inst_xd", false,-1);
        vcdp->declBit(c+48504,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd io_deq_bits_inst_xs1", false,-1);
        vcdp->declBit(c+48505,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd io_deq_bits_inst_xs2", false,-1);
        vcdp->declBus(c+48506,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd io_deq_bits_inst_rd", false,-1, 4,0);
        vcdp->declBus(c+10536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd io_deq_bits_inst_opcode", false,-1, 6,0);
        vcdp->declQuad(c+48507,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd io_deq_bits_rs1", false,-1, 63,0);
        vcdp->declQuad(c+48509,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd io_deq_bits_rs2", false,-1, 63,0);
        vcdp->declBit(c+48511,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd io_deq_bits_status_debug", false,-1);
        vcdp->declBit(c+48512,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd io_deq_bits_status_cease", false,-1);
        vcdp->declBit(c+48513,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd io_deq_bits_status_wfi", false,-1);
        vcdp->declBus(c+48514,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd io_deq_bits_status_isa", false,-1, 31,0);
        vcdp->declBus(c+48515,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd io_deq_bits_status_dprv", false,-1, 1,0);
        vcdp->declBit(c+48516,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd io_deq_bits_status_dv", false,-1);
        vcdp->declBus(c+48517,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd io_deq_bits_status_prv", false,-1, 1,0);
        vcdp->declBit(c+48518,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd io_deq_bits_status_v", false,-1);
        vcdp->declBit(c+48519,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd io_deq_bits_status_sd", false,-1);
        vcdp->declBus(c+48520,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd io_deq_bits_status_zero2", false,-1, 22,0);
        vcdp->declBit(c+48521,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd io_deq_bits_status_mpv", false,-1);
        vcdp->declBit(c+48522,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd io_deq_bits_status_gva", false,-1);
        vcdp->declBit(c+48523,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd io_deq_bits_status_mbe", false,-1);
        vcdp->declBit(c+48524,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd io_deq_bits_status_sbe", false,-1);
        vcdp->declBus(c+48525,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd io_deq_bits_status_sxl", false,-1, 1,0);
        vcdp->declBus(c+48526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd io_deq_bits_status_uxl", false,-1, 1,0);
        vcdp->declBit(c+48527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd io_deq_bits_status_sd_rv32", false,-1);
        vcdp->declBus(c+48528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd io_deq_bits_status_zero1", false,-1, 7,0);
        vcdp->declBit(c+48529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd io_deq_bits_status_tsr", false,-1);
        vcdp->declBit(c+48530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd io_deq_bits_status_tw", false,-1);
        vcdp->declBit(c+48531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd io_deq_bits_status_tvm", false,-1);
        vcdp->declBit(c+48532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd io_deq_bits_status_mxr", false,-1);
        vcdp->declBit(c+48533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd io_deq_bits_status_sum", false,-1);
        vcdp->declBit(c+48534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd io_deq_bits_status_mprv", false,-1);
        vcdp->declBus(c+48535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd io_deq_bits_status_xs", false,-1, 1,0);
        vcdp->declBus(c+48536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd io_deq_bits_status_fs", false,-1, 1,0);
        vcdp->declBus(c+48537,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd io_deq_bits_status_mpp", false,-1, 1,0);
        vcdp->declBus(c+48538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd io_deq_bits_status_vs", false,-1, 1,0);
        vcdp->declBit(c+48539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd io_deq_bits_status_spp", false,-1);
        vcdp->declBit(c+48540,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd io_deq_bits_status_mpie", false,-1);
        vcdp->declBit(c+48541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd io_deq_bits_status_ube", false,-1);
        vcdp->declBit(c+48542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd io_deq_bits_status_spie", false,-1);
        vcdp->declBit(c+48543,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd io_deq_bits_status_upie", false,-1);
        vcdp->declBit(c+48544,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd io_deq_bits_status_mie", false,-1);
        vcdp->declBit(c+48545,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd io_deq_bits_status_hie", false,-1);
        vcdp->declBit(c+48546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd io_deq_bits_status_sie", false,-1);
        vcdp->declBit(c+48547,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd io_deq_bits_status_uie", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+64766+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_inst_funct", true,(i+0), 6,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_inst_funct_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+64768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_inst_funct_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+48500,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_inst_funct_io_deq_bits_MPORT_data", false,-1, 6,0);
        vcdp->declBus(c+48590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_inst_funct_MPORT_data", false,-1, 6,0);
        vcdp->declBit(c+64769,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_inst_funct_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_inst_funct_MPORT_mask", false,-1);
        vcdp->declBit(c+32216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_inst_funct_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+64770+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_inst_rs2", true,(i+0), 4,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_inst_rs2_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+64768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_inst_rs2_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+48501,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_inst_rs2_io_deq_bits_MPORT_data", false,-1, 4,0);
        vcdp->declBus(c+48591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_inst_rs2_MPORT_data", false,-1, 4,0);
        vcdp->declBit(c+64769,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_inst_rs2_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_inst_rs2_MPORT_mask", false,-1);
        vcdp->declBit(c+32216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_inst_rs2_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+64772+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_inst_rs1", true,(i+0), 4,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_inst_rs1_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+64768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_inst_rs1_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+48502,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_inst_rs1_io_deq_bits_MPORT_data", false,-1, 4,0);
        vcdp->declBus(c+48592,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_inst_rs1_MPORT_data", false,-1, 4,0);
        vcdp->declBit(c+64769,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_inst_rs1_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_inst_rs1_MPORT_mask", false,-1);
        vcdp->declBit(c+32216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_inst_rs1_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+64774+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_inst_xd", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_inst_xd_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+64768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_inst_xd_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+48503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_inst_xd_io_deq_bits_MPORT_data", false,-1);
    }
}

void VTestHarness::traceInitThis__1263(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+48593,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_inst_xd_MPORT_data", false,-1);
        vcdp->declBit(c+64769,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_inst_xd_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_inst_xd_MPORT_mask", false,-1);
        vcdp->declBit(c+32216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_inst_xd_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+64776+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_inst_xs1", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_inst_xs1_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+64768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_inst_xs1_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+48504,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_inst_xs1_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+48594,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_inst_xs1_MPORT_data", false,-1);
        vcdp->declBit(c+64769,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_inst_xs1_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_inst_xs1_MPORT_mask", false,-1);
        vcdp->declBit(c+32216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_inst_xs1_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+64778+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_inst_xs2", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_inst_xs2_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+64768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_inst_xs2_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+48505,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_inst_xs2_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+48595,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_inst_xs2_MPORT_data", false,-1);
        vcdp->declBit(c+64769,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_inst_xs2_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_inst_xs2_MPORT_mask", false,-1);
        vcdp->declBit(c+32216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_inst_xs2_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+64780+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_inst_rd", true,(i+0), 4,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_inst_rd_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+64768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_inst_rd_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+48506,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_inst_rd_io_deq_bits_MPORT_data", false,-1, 4,0);
        vcdp->declBus(c+48596,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_inst_rd_MPORT_data", false,-1, 4,0);
        vcdp->declBit(c+64769,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_inst_rd_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_inst_rd_MPORT_mask", false,-1);
        vcdp->declBit(c+32216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_inst_rd_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+64782+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_inst_opcode", true,(i+0), 6,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_inst_opcode_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+64768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_inst_opcode_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+10536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_inst_opcode_io_deq_bits_MPORT_data", false,-1, 6,0);
        vcdp->declBus(c+48597,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_inst_opcode_MPORT_data", false,-1, 6,0);
        vcdp->declBit(c+64769,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_inst_opcode_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_inst_opcode_MPORT_mask", false,-1);
        vcdp->declBit(c+32216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_inst_opcode_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declQuad(c+64784+i*2,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_rs1", true,(i+0), 63,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_rs1_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+64768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_rs1_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declQuad(c+48507,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_rs1_io_deq_bits_MPORT_data", false,-1, 63,0);
        vcdp->declQuad(c+48598,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_rs1_MPORT_data", false,-1, 63,0);
        vcdp->declBit(c+64769,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_rs1_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_rs1_MPORT_mask", false,-1);
        vcdp->declBit(c+32216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_rs1_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declQuad(c+64788+i*2,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_rs2", true,(i+0), 63,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_rs2_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+64768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_rs2_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declQuad(c+48509,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_rs2_io_deq_bits_MPORT_data", false,-1, 63,0);
        vcdp->declQuad(c+48600,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_rs2_MPORT_data", false,-1, 63,0);
        vcdp->declBit(c+64769,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_rs2_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_rs2_MPORT_mask", false,-1);
        vcdp->declBit(c+32216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_rs2_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+64792+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_debug", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_debug_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+64768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_debug_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+48511,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_debug_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+48449,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_debug_MPORT_data", false,-1);
        vcdp->declBit(c+64769,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_debug_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_debug_MPORT_mask", false,-1);
        vcdp->declBit(c+32216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_debug_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+64794+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_cease", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_cease_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+64768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_cease_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+48512,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_cease_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+48602,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_cease_MPORT_data", false,-1);
        vcdp->declBit(c+64769,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_cease_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_cease_MPORT_mask", false,-1);
        vcdp->declBit(c+32216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_cease_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+64796+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_wfi", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_wfi_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+64768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_wfi_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+48513,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_wfi_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+69561,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_wfi_MPORT_data", false,-1);
        vcdp->declBit(c+64769,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_wfi_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_wfi_MPORT_mask", false,-1);
        vcdp->declBit(c+32216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_wfi_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+64798+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_isa", true,(i+0), 31,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_isa_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+64768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_isa_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+48514,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_isa_io_deq_bits_MPORT_data", false,-1, 31,0);
        vcdp->declBus(c+48603,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_isa_MPORT_data", false,-1, 31,0);
        vcdp->declBit(c+64769,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_isa_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_isa_MPORT_mask", false,-1);
        vcdp->declBit(c+32216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_isa_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+64800+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_dprv", true,(i+0), 1,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_dprv_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+64768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_dprv_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+48515,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_dprv_io_deq_bits_MPORT_data", false,-1, 1,0);
        vcdp->declBus(c+10603,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_dprv_MPORT_data", false,-1, 1,0);
        vcdp->declBit(c+64769,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_dprv_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_dprv_MPORT_mask", false,-1);
        vcdp->declBit(c+32216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_dprv_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+64802+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_dv", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_dv_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+64768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_dv_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+48516,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_dv_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_dv_MPORT_data", false,-1);
        vcdp->declBit(c+64769,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_dv_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_dv_MPORT_mask", false,-1);
        vcdp->declBit(c+32216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_dv_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+64804+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_prv", true,(i+0), 1,0);}}
    }
}

void VTestHarness::traceInitThis__1264(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_prv_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+64768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_prv_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+48517,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_prv_io_deq_bits_MPORT_data", false,-1, 1,0);
        vcdp->declBus(c+48573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_prv_MPORT_data", false,-1, 1,0);
        vcdp->declBit(c+64769,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_prv_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_prv_MPORT_mask", false,-1);
        vcdp->declBit(c+32216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_prv_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+64806+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_v", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_v_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+64768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_v_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+48518,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_v_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_v_MPORT_data", false,-1);
        vcdp->declBit(c+64769,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_v_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_v_MPORT_mask", false,-1);
        vcdp->declBit(c+32216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_v_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+64808+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_sd", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_sd_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+64768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_sd_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+48519,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_sd_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_sd_MPORT_data", false,-1);
        vcdp->declBit(c+64769,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_sd_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_sd_MPORT_mask", false,-1);
        vcdp->declBit(c+32216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_sd_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+64810+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_zero2", true,(i+0), 22,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_zero2_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+64768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_zero2_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+48520,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_zero2_io_deq_bits_MPORT_data", false,-1, 22,0);
        vcdp->declBus(c+70354,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_zero2_MPORT_data", false,-1, 22,0);
        vcdp->declBit(c+64769,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_zero2_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_zero2_MPORT_mask", false,-1);
        vcdp->declBit(c+32216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_zero2_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+64812+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_mpv", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_mpv_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+64768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_mpv_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+48521,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_mpv_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_mpv_MPORT_data", false,-1);
        vcdp->declBit(c+64769,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_mpv_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_mpv_MPORT_mask", false,-1);
        vcdp->declBit(c+32216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_mpv_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+64814+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_gva", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_gva_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+64768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_gva_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+48522,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_gva_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+48604,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_gva_MPORT_data", false,-1);
        vcdp->declBit(c+64769,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_gva_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_gva_MPORT_mask", false,-1);
        vcdp->declBit(c+32216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_gva_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+64816+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_mbe", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_mbe_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+64768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_mbe_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+48523,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_mbe_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_mbe_MPORT_data", false,-1);
        vcdp->declBit(c+64769,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_mbe_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_mbe_MPORT_mask", false,-1);
        vcdp->declBit(c+32216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_mbe_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+64818+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_sbe", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_sbe_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+64768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_sbe_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+48524,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_sbe_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_sbe_MPORT_data", false,-1);
        vcdp->declBit(c+64769,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_sbe_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_sbe_MPORT_mask", false,-1);
        vcdp->declBit(c+32216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_sbe_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+64820+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_sxl", true,(i+0), 1,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_sxl_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+64768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_sxl_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+48525,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_sxl_io_deq_bits_MPORT_data", false,-1, 1,0);
        vcdp->declBus(c+70348,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_sxl_MPORT_data", false,-1, 1,0);
        vcdp->declBit(c+64769,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_sxl_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_sxl_MPORT_mask", false,-1);
        vcdp->declBit(c+32216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_sxl_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+64822+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_uxl", true,(i+0), 1,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_uxl_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+64768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_uxl_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+48526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_uxl_io_deq_bits_MPORT_data", false,-1, 1,0);
        vcdp->declBus(c+70348,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_uxl_MPORT_data", false,-1, 1,0);
        vcdp->declBit(c+64769,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_uxl_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_uxl_MPORT_mask", false,-1);
        vcdp->declBit(c+32216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_uxl_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+64824+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_sd_rv32", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_sd_rv32_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+64768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_sd_rv32_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+48527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_sd_rv32_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_sd_rv32_MPORT_data", false,-1);
        vcdp->declBit(c+64769,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_sd_rv32_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_sd_rv32_MPORT_mask", false,-1);
        vcdp->declBit(c+32216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_sd_rv32_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+64826+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_zero1", true,(i+0), 7,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_zero1_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+64768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_zero1_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+48528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_zero1_io_deq_bits_MPORT_data", false,-1, 7,0);
        vcdp->declBus(c+69922,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_zero1_MPORT_data", false,-1, 7,0);
        vcdp->declBit(c+64769,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_zero1_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_zero1_MPORT_mask", false,-1);
        vcdp->declBit(c+32216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_zero1_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+64828+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_tsr", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_tsr_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+64768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_tsr_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+48529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_tsr_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+48605,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_tsr_MPORT_data", false,-1);
        vcdp->declBit(c+64769,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_tsr_MPORT_addr", false,-1);
    }
}

void VTestHarness::traceInitThis__1265(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_tsr_MPORT_mask", false,-1);
        vcdp->declBit(c+32216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_tsr_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+64830+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_tw", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_tw_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+64768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_tw_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+48530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_tw_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+48606,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_tw_MPORT_data", false,-1);
        vcdp->declBit(c+64769,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_tw_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_tw_MPORT_mask", false,-1);
        vcdp->declBit(c+32216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_tw_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+64832+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_tvm", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_tvm_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+64768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_tvm_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+48531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_tvm_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+48607,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_tvm_MPORT_data", false,-1);
        vcdp->declBit(c+64769,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_tvm_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_tvm_MPORT_mask", false,-1);
        vcdp->declBit(c+32216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_tvm_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+64834+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_mxr", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_mxr_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+64768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_mxr_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+48532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_mxr_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+48450,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_mxr_MPORT_data", false,-1);
        vcdp->declBit(c+64769,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_mxr_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_mxr_MPORT_mask", false,-1);
        vcdp->declBit(c+32216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_mxr_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+64836+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_sum", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_sum_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+64768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_sum_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+48533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_sum_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+48451,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_sum_MPORT_data", false,-1);
        vcdp->declBit(c+64769,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_sum_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_sum_MPORT_mask", false,-1);
        vcdp->declBit(c+32216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_sum_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+64838+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_mprv", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_mprv_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+64768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_mprv_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+48534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_mprv_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+48608,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_mprv_MPORT_data", false,-1);
        vcdp->declBit(c+64769,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_mprv_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_mprv_MPORT_mask", false,-1);
        vcdp->declBit(c+32216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_mprv_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+64840+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_xs", true,(i+0), 1,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_xs_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+64768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_xs_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+48535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_xs_io_deq_bits_MPORT_data", false,-1, 1,0);
        vcdp->declBus(c+69919,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_xs_MPORT_data", false,-1, 1,0);
        vcdp->declBit(c+64769,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_xs_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_xs_MPORT_mask", false,-1);
        vcdp->declBit(c+32216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_xs_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+64842+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_fs", true,(i+0), 1,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_fs_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+64768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_fs_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+48536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_fs_io_deq_bits_MPORT_data", false,-1, 1,0);
        vcdp->declBus(c+48609,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_fs_MPORT_data", false,-1, 1,0);
        vcdp->declBit(c+64769,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_fs_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_fs_MPORT_mask", false,-1);
        vcdp->declBit(c+32216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_fs_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+64844+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_mpp", true,(i+0), 1,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_mpp_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+64768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_mpp_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+48537,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_mpp_io_deq_bits_MPORT_data", false,-1, 1,0);
        vcdp->declBus(c+48610,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_mpp_MPORT_data", false,-1, 1,0);
        vcdp->declBit(c+64769,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_mpp_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_mpp_MPORT_mask", false,-1);
        vcdp->declBit(c+32216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_mpp_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+64846+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_vs", true,(i+0), 1,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_vs_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+64768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_vs_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+48538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_vs_io_deq_bits_MPORT_data", false,-1, 1,0);
        vcdp->declBus(c+69736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_vs_MPORT_data", false,-1, 1,0);
        vcdp->declBit(c+64769,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_vs_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_vs_MPORT_mask", false,-1);
        vcdp->declBit(c+32216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_vs_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+64848+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_spp", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_spp_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+64768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_spp_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+48539,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_spp_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+48611,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_spp_MPORT_data", false,-1);
        vcdp->declBit(c+64769,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_spp_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_spp_MPORT_mask", false,-1);
        vcdp->declBit(c+32216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_spp_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+64850+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_mpie", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_mpie_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+64768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_mpie_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+48540,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_mpie_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+48612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_mpie_MPORT_data", false,-1);
        vcdp->declBit(c+64769,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_mpie_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_mpie_MPORT_mask", false,-1);
        vcdp->declBit(c+32216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_mpie_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+64852+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_ube", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_ube_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+64768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_ube_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+48541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_ube_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_ube_MPORT_data", false,-1);
        vcdp->declBit(c+64769,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_ube_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_ube_MPORT_mask", false,-1);
        vcdp->declBit(c+32216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_ube_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+64854+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_spie", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_spie_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+64768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_spie_io_deq_bits_MPORT_addr", false,-1);
    }
}

void VTestHarness::traceInitThis__1266(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+48542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_spie_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+48613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_spie_MPORT_data", false,-1);
        vcdp->declBit(c+64769,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_spie_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_spie_MPORT_mask", false,-1);
        vcdp->declBit(c+32216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_spie_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+64856+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_upie", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_upie_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+64768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_upie_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+48543,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_upie_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_upie_MPORT_data", false,-1);
        vcdp->declBit(c+64769,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_upie_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_upie_MPORT_mask", false,-1);
        vcdp->declBit(c+32216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_upie_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+64858+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_mie", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_mie_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+64768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_mie_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+48544,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_mie_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+48614,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_mie_MPORT_data", false,-1);
        vcdp->declBit(c+64769,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_mie_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_mie_MPORT_mask", false,-1);
        vcdp->declBit(c+32216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_mie_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+64860+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_hie", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_hie_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+64768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_hie_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+48545,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_hie_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_hie_MPORT_data", false,-1);
        vcdp->declBit(c+64769,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_hie_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_hie_MPORT_mask", false,-1);
        vcdp->declBit(c+32216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_hie_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+64862+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_sie", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_sie_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+64768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_sie_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+48546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_sie_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+48615,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_sie_MPORT_data", false,-1);
        vcdp->declBit(c+64769,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_sie_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_sie_MPORT_mask", false,-1);
        vcdp->declBit(c+32216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_sie_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBit(c+64864+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_uie", true,(i+0));}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_uie_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+64768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_uie_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBit(c+48547,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_uie_io_deq_bits_MPORT_data", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_uie_MPORT_data", false,-1);
        vcdp->declBit(c+64769,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_uie_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_uie_MPORT_mask", false,-1);
        vcdp->declBit(c+32216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ram_status_uie_MPORT_en", false,-1);
        vcdp->declBit(c+64769,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd value", false,-1);
        vcdp->declBit(c+64768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd value_1", false,-1);
        vcdp->declBit(c+64866,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd maybe_full", false,-1);
        vcdp->declBit(c+32217,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd ptr_match", false,-1);
        vcdp->declBit(c+32218,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd empty", false,-1);
        vcdp->declBit(c+32219,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd full", false,-1);
        vcdp->declBit(c+32220,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd do_enq", false,-1);
        vcdp->declBit(c+32221,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile cmdRouter cmd do_deq", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcIF clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcIF reset", false,-1);
        vcdp->declBit(c+10595,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcIF io_cache_req_ready", false,-1);
        vcdp->declBit(c+10596,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcIF io_cache_req_valid", false,-1);
        vcdp->declBus(c+69922,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcIF io_cache_req_bits_tag", false,-1, 7,0);
        vcdp->declBit(c+10597,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcIF io_cache_s2_nack", false,-1);
        vcdp->declBit(c+10598,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcIF io_cache_resp_valid", false,-1);
        vcdp->declBus(c+48580,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcIF io_cache_resp_bits_tag", false,-1, 7,0);
        vcdp->declBit(c+10516,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcIF io_cache_s2_xcpt_ma_ld", false,-1);
        vcdp->declBit(c+10517,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcIF io_cache_s2_xcpt_ma_st", false,-1);
        vcdp->declBit(c+10518,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcIF io_cache_s2_xcpt_pf_ld", false,-1);
        vcdp->declBit(c+10519,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcIF io_cache_s2_xcpt_pf_st", false,-1);
        vcdp->declBit(c+10520,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcIF io_cache_s2_xcpt_ae_ld", false,-1);
        vcdp->declBit(c+10521,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcIF io_cache_s2_xcpt_ae_st", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcIF replayq_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcIF replayq_reset", false,-1);
        vcdp->declBit(c+32222,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcIF replayq_io_nack_valid", false,-1);
        vcdp->declBus(c+64867,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcIF replayq_io_nack_bits", false,-1, 5,0);
        vcdp->declBit(c+10598,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcIF replayq_io_resp_valid", false,-1);
        vcdp->declBus(c+48580,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcIF replayq_io_resp_bits_tag", false,-1, 7,0);
        vcdp->declBit(c+10595,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcIF replayq_io_replay_ready", false,-1);
        vcdp->declBit(c+10596,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcIF replayq_io_replay_valid", false,-1);
        vcdp->declBit(c+10595,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcIF req_arb_io_in_0_ready", false,-1);
        vcdp->declBit(c+10596,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcIF req_arb_io_in_0_valid", false,-1);
        vcdp->declBit(c+10595,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcIF req_arb_io_out_ready", false,-1);
        vcdp->declBit(c+10596,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcIF req_arb_io_out_valid", false,-1);
        vcdp->declBit(c+64868,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcIF s1_req_fire", false,-1);
        vcdp->declBit(c+64869,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcIF s2_req_fire", false,-1);
        vcdp->declBus(c+64870,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcIF s1_req_tag", false,-1, 7,0);
        vcdp->declBus(c+64871,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcIF s2_req_tag", false,-1, 7,0);
        vcdp->declBit(c+64872,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcIF REG", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcIF replayq clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcIF replayq reset", false,-1);
        vcdp->declBit(c+32222,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcIF replayq io_nack_valid", false,-1);
        vcdp->declBus(c+64867,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcIF replayq io_nack_bits", false,-1, 5,0);
        vcdp->declBit(c+10598,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcIF replayq io_resp_valid", false,-1);
        vcdp->declBus(c+48580,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcIF replayq io_resp_bits_tag", false,-1, 7,0);
        vcdp->declBit(c+10595,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcIF replayq io_replay_ready", false,-1);
        vcdp->declBit(c+10596,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcIF replayq io_replay_valid", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcIF replayq nackq_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcIF replayq nackq_reset", false,-1);
        vcdp->declBit(c+32223,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcIF replayq nackq_io_enq_ready", false,-1);
        vcdp->declBit(c+32224,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcIF replayq nackq_io_enq_valid", false,-1);
        vcdp->declBit(c+32225,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcIF replayq nackq_io_deq_ready", false,-1);
        vcdp->declBit(c+32226,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcIF replayq nackq_io_deq_valid", false,-1);
        vcdp->declBit(c+64873,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcIF replayq replaying", false,-1);
        vcdp->declBit(c+32225,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcIF replayq replay_complete", false,-1);
        vcdp->declBit(c+32227,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcIF replayq nack_head", false,-1);
    }
}

void VTestHarness::traceInitThis__1267(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcIF replayq nackq clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcIF replayq nackq reset", false,-1);
        vcdp->declBit(c+32223,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcIF replayq nackq io_enq_ready", false,-1);
        vcdp->declBit(c+32224,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcIF replayq nackq io_enq_valid", false,-1);
        vcdp->declBit(c+32225,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcIF replayq nackq io_deq_ready", false,-1);
        vcdp->declBit(c+32226,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcIF replayq nackq io_deq_valid", false,-1);
        vcdp->declBit(c+64874,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcIF replayq nackq enq_ptr_value", false,-1);
        vcdp->declBit(c+64875,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcIF replayq nackq deq_ptr_value", false,-1);
        vcdp->declBit(c+64876,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcIF replayq nackq maybe_full", false,-1);
        vcdp->declBit(c+32228,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcIF replayq nackq ptr_match", false,-1);
        vcdp->declBit(c+32229,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcIF replayq nackq empty", false,-1);
        vcdp->declBit(c+32230,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcIF replayq nackq full", false,-1);
        vcdp->declBit(c+32231,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcIF replayq nackq do_enq", false,-1);
        vcdp->declBit(c+32232,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcIF replayq nackq do_deq", false,-1);
        vcdp->declBit(c+10595,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcIF req_arb io_in_0_ready", false,-1);
        vcdp->declBit(c+10596,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcIF req_arb io_in_0_valid", false,-1);
        vcdp->declBit(c+10595,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcIF req_arb io_out_ready", false,-1);
        vcdp->declBit(c+10596,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcIF req_arb io_out_valid", false,-1);
        vcdp->declBit(c+32233,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile dcIF req_arb grant_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile respArb_io_in_0_q clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile respArb_io_in_0_q reset", false,-1);
        vcdp->declBit(c+10537,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile respArb_io_in_0_q io_enq_ready", false,-1);
        vcdp->declBit(c+48548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile respArb_io_in_0_q io_enq_valid", false,-1);
        vcdp->declBus(c+48549,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile respArb_io_in_0_q io_enq_bits_rd", false,-1, 4,0);
        vcdp->declQuad(c+48550,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile respArb_io_in_0_q io_enq_bits_data", false,-1, 63,0);
        vcdp->declBit(c+10612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile respArb_io_in_0_q io_deq_ready", false,-1);
        vcdp->declBit(c+10613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile respArb_io_in_0_q io_deq_valid", false,-1);
        vcdp->declBus(c+48587,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile respArb_io_in_0_q io_deq_bits_rd", false,-1, 4,0);
        vcdp->declQuad(c+48588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile respArb_io_in_0_q io_deq_bits_data", false,-1, 63,0);
        {int i; for (i=0; i<2; i++) {
                vcdp->declBus(c+64877+i*1,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile respArb_io_in_0_q ram_rd", true,(i+0), 4,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile respArb_io_in_0_q ram_rd_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+64879,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile respArb_io_in_0_q ram_rd_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declBus(c+48587,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile respArb_io_in_0_q ram_rd_io_deq_bits_MPORT_data", false,-1, 4,0);
        vcdp->declBus(c+48549,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile respArb_io_in_0_q ram_rd_MPORT_data", false,-1, 4,0);
        vcdp->declBit(c+64880,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile respArb_io_in_0_q ram_rd_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile respArb_io_in_0_q ram_rd_MPORT_mask", false,-1);
        vcdp->declBit(c+32234,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile respArb_io_in_0_q ram_rd_MPORT_en", false,-1);
        {int i; for (i=0; i<2; i++) {
                vcdp->declQuad(c+64881+i*2,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile respArb_io_in_0_q ram_data", true,(i+0), 63,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile respArb_io_in_0_q ram_data_io_deq_bits_MPORT_en", false,-1);
        vcdp->declBit(c+64879,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile respArb_io_in_0_q ram_data_io_deq_bits_MPORT_addr", false,-1);
        vcdp->declQuad(c+48588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile respArb_io_in_0_q ram_data_io_deq_bits_MPORT_data", false,-1, 63,0);
        vcdp->declQuad(c+48550,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile respArb_io_in_0_q ram_data_MPORT_data", false,-1, 63,0);
        vcdp->declBit(c+64880,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile respArb_io_in_0_q ram_data_MPORT_addr", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile respArb_io_in_0_q ram_data_MPORT_mask", false,-1);
        vcdp->declBit(c+32234,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile respArb_io_in_0_q ram_data_MPORT_en", false,-1);
        vcdp->declBit(c+64880,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile respArb_io_in_0_q value", false,-1);
        vcdp->declBit(c+64879,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile respArb_io_in_0_q value_1", false,-1);
        vcdp->declBit(c+64885,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile respArb_io_in_0_q maybe_full", false,-1);
        vcdp->declBit(c+32235,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile respArb_io_in_0_q ptr_match", false,-1);
        vcdp->declBit(c+32236,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile respArb_io_in_0_q empty", false,-1);
        vcdp->declBit(c+32237,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile respArb_io_in_0_q full", false,-1);
        vcdp->declBit(c+32238,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile respArb_io_in_0_q do_enq", false,-1);
        vcdp->declBit(c+32239,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile respArb_io_in_0_q do_deq", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core reset", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_hartid", false,-1);
        vcdp->declBit(c+69560,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_interrupts_debug", false,-1);
        vcdp->declBit(c+68709,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_interrupts_mtip", false,-1);
        vcdp->declBit(c+68708,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_interrupts_msip", false,-1);
        vcdp->declBit(c+68707,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_interrupts_meip", false,-1);
        vcdp->declBit(c+68706,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_interrupts_seip", false,-1);
        vcdp->declBit(c+48557,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_imem_might_request", false,-1);
        vcdp->declBit(c+10541,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_imem_req_valid", false,-1);
        vcdp->declQuad(c+10542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_imem_req_bits_pc", false,-1, 39,0);
        vcdp->declBit(c+10544,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_imem_req_bits_speculative", false,-1);
        vcdp->declBit(c+10545,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_imem_sfence_valid", false,-1);
        vcdp->declBit(c+48558,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_imem_sfence_bits_rs1", false,-1);
        vcdp->declBit(c+48559,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_imem_sfence_bits_rs2", false,-1);
        vcdp->declQuad(c+48560,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_imem_sfence_bits_addr", false,-1, 38,0);
        vcdp->declBit(c+38130,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_imem_resp_ready", false,-1);
        vcdp->declBit(c+10546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_imem_resp_valid", false,-1);
        vcdp->declBit(c+10547,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_imem_resp_bits_btb_taken", false,-1);
        vcdp->declBit(c+10548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_imem_resp_bits_btb_bridx", false,-1);
        vcdp->declBus(c+10549,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_imem_resp_bits_btb_entry", false,-1, 4,0);
        vcdp->declBus(c+10550,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_imem_resp_bits_btb_bht_history", false,-1, 7,0);
        vcdp->declQuad(c+10551,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_imem_resp_bits_pc", false,-1, 39,0);
        vcdp->declBus(c+10553,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_imem_resp_bits_data", false,-1, 31,0);
        vcdp->declBit(c+10554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_imem_resp_bits_xcpt_pf_inst", false,-1);
        vcdp->declBit(c+10555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_imem_resp_bits_xcpt_ae_inst", false,-1);
        vcdp->declBit(c+10556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_imem_resp_bits_replay", false,-1);
        vcdp->declBit(c+10557,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_imem_btb_update_valid", false,-1);
        vcdp->declBus(c+48562,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_imem_btb_update_bits_prediction_entry", false,-1, 4,0);
        vcdp->declQuad(c+10558,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_imem_btb_update_bits_pc", false,-1, 38,0);
        vcdp->declBit(c+48563,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_imem_btb_update_bits_isValid", false,-1);
        vcdp->declQuad(c+10560,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_imem_btb_update_bits_br_pc", false,-1, 38,0);
        vcdp->declBus(c+48564,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_imem_btb_update_bits_cfiType", false,-1, 1,0);
        vcdp->declBit(c+10562,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_imem_bht_update_valid", false,-1);
        vcdp->declBus(c+48565,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_imem_bht_update_bits_prediction_history", false,-1, 7,0);
        vcdp->declQuad(c+10558,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_imem_bht_update_bits_pc", false,-1, 38,0);
        vcdp->declBit(c+48566,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_imem_bht_update_bits_branch", false,-1);
        vcdp->declBit(c+48567,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_imem_bht_update_bits_taken", false,-1);
        vcdp->declBit(c+10563,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_imem_bht_update_bits_mispredict", false,-1);
        vcdp->declBit(c+10564,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_imem_flush_icache", false,-1);
        vcdp->declBit(c+10599,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_dmem_req_ready", false,-1);
        vcdp->declBit(c+10600,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_dmem_req_valid", false,-1);
        vcdp->declQuad(c+10601,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_dmem_req_bits_addr", false,-1, 39,0);
        vcdp->declBus(c+48581,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_dmem_req_bits_tag", false,-1, 7,0);
        vcdp->declBus(c+48582,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_dmem_req_bits_cmd", false,-1, 4,0);
        vcdp->declBus(c+48583,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_dmem_req_bits_size", false,-1, 1,0);
        vcdp->declBit(c+48584,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_dmem_req_bits_signed", false,-1);
        vcdp->declBus(c+10603,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_dmem_req_bits_dprv", false,-1, 1,0);
    }
}

void VTestHarness::traceInitThis__1268(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_dmem_req_bits_dv", false,-1);
        vcdp->declBit(c+10604,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_dmem_s1_kill", false,-1);
        vcdp->declQuad(c+10605,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_dmem_s1_data_data", false,-1, 63,0);
        vcdp->declBit(c+10607,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_dmem_s2_nack", false,-1);
        vcdp->declBit(c+10608,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_dmem_resp_valid", false,-1);
        vcdp->declBus(c+48580,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_dmem_resp_bits_tag", false,-1, 7,0);
        vcdp->declBus(c+48424,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_dmem_resp_bits_size", false,-1, 1,0);
        vcdp->declQuad(c+10508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_dmem_resp_bits_data", false,-1, 63,0);
        vcdp->declBit(c+48427,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_dmem_resp_bits_replay", false,-1);
        vcdp->declBit(c+10510,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_dmem_resp_bits_has_data", false,-1);
        vcdp->declQuad(c+10511,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_dmem_resp_bits_data_word_bypass", false,-1, 63,0);
        vcdp->declBit(c+10515,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_dmem_replay_next", false,-1);
        vcdp->declBit(c+10516,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_dmem_s2_xcpt_ma_ld", false,-1);
        vcdp->declBit(c+10517,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_dmem_s2_xcpt_ma_st", false,-1);
        vcdp->declBit(c+10518,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_dmem_s2_xcpt_pf_ld", false,-1);
        vcdp->declBit(c+10519,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_dmem_s2_xcpt_pf_st", false,-1);
        vcdp->declBit(c+10520,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_dmem_s2_xcpt_ae_ld", false,-1);
        vcdp->declBit(c+10521,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_dmem_s2_xcpt_ae_st", false,-1);
        vcdp->declBit(c+48430,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_dmem_ordered", false,-1);
        vcdp->declBit(c+10522,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_dmem_perf_release", false,-1);
        vcdp->declBit(c+10523,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_dmem_perf_grant", false,-1);
        vcdp->declBus(c+48448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_ptw_ptbr_mode", false,-1, 3,0);
        vcdp->declQuad(c+48585,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_ptw_ptbr_ppn", false,-1, 43,0);
        vcdp->declBit(c+10545,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_ptw_sfence_valid", false,-1);
        vcdp->declBit(c+48558,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_ptw_sfence_bits_rs1", false,-1);
        vcdp->declBit(c+48559,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_ptw_sfence_bits_rs2", false,-1);
        vcdp->declQuad(c+48560,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_ptw_sfence_bits_addr", false,-1, 38,0);
        vcdp->declBit(c+48449,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_ptw_status_debug", false,-1);
        vcdp->declBus(c+48573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_ptw_status_prv", false,-1, 1,0);
        vcdp->declBit(c+48450,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_ptw_status_mxr", false,-1);
        vcdp->declBit(c+48451,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_ptw_status_sum", false,-1);
        vcdp->declBit(c+48452,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_ptw_pmp_0_cfg_l", false,-1);
        vcdp->declBus(c+48453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_ptw_pmp_0_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_ptw_pmp_0_cfg_x", false,-1);
        vcdp->declBit(c+48455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_ptw_pmp_0_cfg_w", false,-1);
        vcdp->declBit(c+48456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_ptw_pmp_0_cfg_r", false,-1);
        vcdp->declBus(c+48457,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_ptw_pmp_0_addr", false,-1, 29,0);
        vcdp->declBus(c+10526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_ptw_pmp_0_mask", false,-1, 31,0);
        vcdp->declBit(c+48458,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_ptw_pmp_1_cfg_l", false,-1);
        vcdp->declBus(c+48459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_ptw_pmp_1_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48460,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_ptw_pmp_1_cfg_x", false,-1);
        vcdp->declBit(c+48461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_ptw_pmp_1_cfg_w", false,-1);
        vcdp->declBit(c+48462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_ptw_pmp_1_cfg_r", false,-1);
        vcdp->declBus(c+48463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_ptw_pmp_1_addr", false,-1, 29,0);
        vcdp->declBus(c+10527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_ptw_pmp_1_mask", false,-1, 31,0);
        vcdp->declBit(c+48464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_ptw_pmp_2_cfg_l", false,-1);
        vcdp->declBus(c+48465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_ptw_pmp_2_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_ptw_pmp_2_cfg_x", false,-1);
        vcdp->declBit(c+48467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_ptw_pmp_2_cfg_w", false,-1);
        vcdp->declBit(c+48468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_ptw_pmp_2_cfg_r", false,-1);
        vcdp->declBus(c+48469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_ptw_pmp_2_addr", false,-1, 29,0);
        vcdp->declBus(c+10528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_ptw_pmp_2_mask", false,-1, 31,0);
        vcdp->declBit(c+48470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_ptw_pmp_3_cfg_l", false,-1);
        vcdp->declBus(c+48471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_ptw_pmp_3_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_ptw_pmp_3_cfg_x", false,-1);
        vcdp->declBit(c+48473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_ptw_pmp_3_cfg_w", false,-1);
        vcdp->declBit(c+48474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_ptw_pmp_3_cfg_r", false,-1);
        vcdp->declBus(c+48475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_ptw_pmp_3_addr", false,-1, 29,0);
        vcdp->declBus(c+10529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_ptw_pmp_3_mask", false,-1, 31,0);
        vcdp->declBit(c+48476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_ptw_pmp_4_cfg_l", false,-1);
        vcdp->declBus(c+48477,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_ptw_pmp_4_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48478,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_ptw_pmp_4_cfg_x", false,-1);
        vcdp->declBit(c+48479,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_ptw_pmp_4_cfg_w", false,-1);
        vcdp->declBit(c+48480,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_ptw_pmp_4_cfg_r", false,-1);
        vcdp->declBus(c+48481,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_ptw_pmp_4_addr", false,-1, 29,0);
        vcdp->declBus(c+10530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_ptw_pmp_4_mask", false,-1, 31,0);
        vcdp->declBit(c+48482,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_ptw_pmp_5_cfg_l", false,-1);
        vcdp->declBus(c+48483,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_ptw_pmp_5_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48484,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_ptw_pmp_5_cfg_x", false,-1);
        vcdp->declBit(c+48485,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_ptw_pmp_5_cfg_w", false,-1);
        vcdp->declBit(c+48486,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_ptw_pmp_5_cfg_r", false,-1);
        vcdp->declBus(c+48487,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_ptw_pmp_5_addr", false,-1, 29,0);
        vcdp->declBus(c+10531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_ptw_pmp_5_mask", false,-1, 31,0);
        vcdp->declBit(c+48488,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_ptw_pmp_6_cfg_l", false,-1);
        vcdp->declBus(c+48489,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_ptw_pmp_6_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48490,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_ptw_pmp_6_cfg_x", false,-1);
        vcdp->declBit(c+48491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_ptw_pmp_6_cfg_w", false,-1);
        vcdp->declBit(c+48492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_ptw_pmp_6_cfg_r", false,-1);
        vcdp->declBus(c+48493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_ptw_pmp_6_addr", false,-1, 29,0);
        vcdp->declBus(c+10532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_ptw_pmp_6_mask", false,-1, 31,0);
        vcdp->declBit(c+48494,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_ptw_pmp_7_cfg_l", false,-1);
        vcdp->declBus(c+48495,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_ptw_pmp_7_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48496,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_ptw_pmp_7_cfg_x", false,-1);
        vcdp->declBit(c+48497,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_ptw_pmp_7_cfg_w", false,-1);
        vcdp->declBit(c+48498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_ptw_pmp_7_cfg_r", false,-1);
        vcdp->declBus(c+48499,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_ptw_pmp_7_addr", false,-1, 29,0);
        vcdp->declBus(c+10533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_ptw_pmp_7_mask", false,-1, 31,0);
        vcdp->declQuad(c+48574,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_ptw_customCSRs_csrs_0_value", false,-1, 63,0);
        vcdp->declBus(c+10569,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_fpu_inst", false,-1, 31,0);
        vcdp->declQuad(c+10570,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_fpu_fromint_data", false,-1, 63,0);
        vcdp->declBus(c+48576,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_fpu_fcsr_rm", false,-1, 2,0);
        vcdp->declBit(c+10572,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_fpu_fcsr_flags_valid", false,-1);
        vcdp->declBus(c+10573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_fpu_fcsr_flags_bits", false,-1, 4,0);
        vcdp->declQuad(c+10574,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_fpu_store_data", false,-1, 63,0);
        vcdp->declQuad(c+10576,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_fpu_toint_data", false,-1, 63,0);
        vcdp->declBit(c+10578,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_fpu_dmem_resp_val", false,-1);
        vcdp->declBus(c+48577,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_fpu_dmem_resp_type", false,-1, 2,0);
        vcdp->declBus(c+48578,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_fpu_dmem_resp_tag", false,-1, 4,0);
        vcdp->declQuad(c+10511,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_fpu_dmem_resp_data", false,-1, 63,0);
        vcdp->declBit(c+39041,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_fpu_valid", false,-1);
        vcdp->declBit(c+10579,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_fpu_fcsr_rdy", false,-1);
    }
}

void VTestHarness::traceInitThis__1269(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+10580,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_fpu_nack_mem", false,-1);
        vcdp->declBit(c+10581,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_fpu_illegal_rm", false,-1);
        vcdp->declBit(c+10582,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_fpu_killx", false,-1);
        vcdp->declBit(c+10583,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_fpu_killm", false,-1);
        vcdp->declBit(c+10584,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_fpu_dec_wen", false,-1);
        vcdp->declBit(c+10585,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_fpu_dec_ren1", false,-1);
        vcdp->declBit(c+10586,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_fpu_dec_ren2", false,-1);
        vcdp->declBit(c+10587,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_fpu_dec_ren3", false,-1);
        vcdp->declBit(c+48579,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_fpu_sboard_set", false,-1);
        vcdp->declBit(c+10588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_fpu_sboard_clr", false,-1);
        vcdp->declBus(c+10589,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_fpu_sboard_clra", false,-1, 4,0);
        vcdp->declBit(c+10614,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_rocc_cmd_ready", false,-1);
        vcdp->declBit(c+10615,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_rocc_cmd_valid", false,-1);
        vcdp->declBus(c+48590,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_rocc_cmd_bits_inst_funct", false,-1, 6,0);
        vcdp->declBus(c+48591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_rocc_cmd_bits_inst_rs2", false,-1, 4,0);
        vcdp->declBus(c+48592,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_rocc_cmd_bits_inst_rs1", false,-1, 4,0);
        vcdp->declBit(c+48593,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_rocc_cmd_bits_inst_xd", false,-1);
        vcdp->declBit(c+48594,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_rocc_cmd_bits_inst_xs1", false,-1);
        vcdp->declBit(c+48595,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_rocc_cmd_bits_inst_xs2", false,-1);
        vcdp->declBus(c+48596,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_rocc_cmd_bits_inst_rd", false,-1, 4,0);
        vcdp->declBus(c+48597,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_rocc_cmd_bits_inst_opcode", false,-1, 6,0);
        vcdp->declQuad(c+48598,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_rocc_cmd_bits_rs1", false,-1, 63,0);
        vcdp->declQuad(c+48600,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_rocc_cmd_bits_rs2", false,-1, 63,0);
        vcdp->declBit(c+48449,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_rocc_cmd_bits_status_debug", false,-1);
        vcdp->declBit(c+48602,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_rocc_cmd_bits_status_cease", false,-1);
        vcdp->declBit(c+69561,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_rocc_cmd_bits_status_wfi", false,-1);
        vcdp->declBus(c+48603,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_rocc_cmd_bits_status_isa", false,-1, 31,0);
        vcdp->declBus(c+10603,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_rocc_cmd_bits_status_dprv", false,-1, 1,0);
        vcdp->declBus(c+48573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_rocc_cmd_bits_status_prv", false,-1, 1,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_rocc_cmd_bits_status_sd", false,-1);
        vcdp->declBit(c+48604,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_rocc_cmd_bits_status_gva", false,-1);
        vcdp->declBit(c+48605,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_rocc_cmd_bits_status_tsr", false,-1);
        vcdp->declBit(c+48606,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_rocc_cmd_bits_status_tw", false,-1);
        vcdp->declBit(c+48607,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_rocc_cmd_bits_status_tvm", false,-1);
        vcdp->declBit(c+48450,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_rocc_cmd_bits_status_mxr", false,-1);
        vcdp->declBit(c+48451,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_rocc_cmd_bits_status_sum", false,-1);
        vcdp->declBit(c+48608,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_rocc_cmd_bits_status_mprv", false,-1);
        vcdp->declBus(c+48609,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_rocc_cmd_bits_status_fs", false,-1, 1,0);
        vcdp->declBus(c+48610,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_rocc_cmd_bits_status_mpp", false,-1, 1,0);
        vcdp->declBit(c+48611,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_rocc_cmd_bits_status_spp", false,-1);
        vcdp->declBit(c+48612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_rocc_cmd_bits_status_mpie", false,-1);
        vcdp->declBit(c+48613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_rocc_cmd_bits_status_spie", false,-1);
        vcdp->declBit(c+48614,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_rocc_cmd_bits_status_mie", false,-1);
        vcdp->declBit(c+48615,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_rocc_cmd_bits_status_sie", false,-1);
        vcdp->declBit(c+10612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_rocc_resp_ready", false,-1);
        vcdp->declBit(c+10613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_rocc_resp_valid", false,-1);
        vcdp->declBus(c+48587,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_rocc_resp_bits_rd", false,-1, 4,0);
        vcdp->declQuad(c+48588,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_rocc_resp_bits_data", false,-1, 63,0);
        vcdp->declBit(c+10617,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_rocc_busy", false,-1);
        vcdp->declBit(c+48552,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_rocc_interrupt", false,-1);
        vcdp->declBit(c+69561,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core io_wfi", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf_reset", false,-1);
        vcdp->declBit(c+38130,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf_io_imem_ready", false,-1);
        vcdp->declBit(c+10546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf_io_imem_valid", false,-1);
        vcdp->declBit(c+10547,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf_io_imem_bits_btb_taken", false,-1);
        vcdp->declBit(c+10548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf_io_imem_bits_btb_bridx", false,-1);
        vcdp->declBus(c+10549,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf_io_imem_bits_btb_entry", false,-1, 4,0);
        vcdp->declBus(c+10550,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf_io_imem_bits_btb_bht_history", false,-1, 7,0);
        vcdp->declQuad(c+10551,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf_io_imem_bits_pc", false,-1, 39,0);
        vcdp->declBus(c+10553,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf_io_imem_bits_data", false,-1, 31,0);
        vcdp->declBit(c+10554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf_io_imem_bits_xcpt_pf_inst", false,-1);
        vcdp->declBit(c+10555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf_io_imem_bits_xcpt_ae_inst", false,-1);
        vcdp->declBit(c+10556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf_io_imem_bits_replay", false,-1);
        vcdp->declBit(c+32240,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf_io_kill", false,-1);
        vcdp->declQuad(c+32241,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf_io_pc", false,-1, 39,0);
        vcdp->declBus(c+32243,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf_io_btb_resp_entry", false,-1, 4,0);
        vcdp->declBus(c+32244,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf_io_btb_resp_bht_history", false,-1, 7,0);
        vcdp->declBit(c+38136,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf_io_inst_0_ready", false,-1);
        vcdp->declBit(c+32245,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf_io_inst_0_valid", false,-1);
        vcdp->declBit(c+32246,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf_io_inst_0_bits_xcpt0_pf_inst", false,-1);
        vcdp->declBit(c+32247,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf_io_inst_0_bits_xcpt0_ae_inst", false,-1);
        vcdp->declBit(c+32248,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf_io_inst_0_bits_xcpt1_pf_inst", false,-1);
        vcdp->declBit(c+32249,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf_io_inst_0_bits_xcpt1_gf_inst", false,-1);
        vcdp->declBit(c+32250,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf_io_inst_0_bits_xcpt1_ae_inst", false,-1);
        vcdp->declBit(c+32251,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf_io_inst_0_bits_replay", false,-1);
        vcdp->declBit(c+32252,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf_io_inst_0_bits_rvc", false,-1);
        vcdp->declBus(c+10569,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf_io_inst_0_bits_inst_bits", false,-1, 31,0);
        vcdp->declBus(c+32253,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf_io_inst_0_bits_inst_rd", false,-1, 4,0);
        vcdp->declBus(c+32254,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf_io_inst_0_bits_inst_rs1", false,-1, 4,0);
        vcdp->declBus(c+32255,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf_io_inst_0_bits_inst_rs2", false,-1, 4,0);
        vcdp->declBus(c+32256,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf_io_inst_0_bits_inst_rs3", false,-1, 4,0);
        vcdp->declBus(c+32257,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf_io_inst_0_bits_raw", false,-1, 31,0);
        {int i; for (i=0; i<31; i++) {
                vcdp->declQuad(c+64886+i*2,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core rf", true,(i+0), 63,0);}}
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core rf_id_rs_MPORT_en", false,-1);
        vcdp->declBus(c+32258,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core rf_id_rs_MPORT_addr", false,-1, 4,0);
        vcdp->declQuad(c+32259,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core rf_id_rs_MPORT_data", false,-1, 63,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core rf_id_rs_MPORT_1_en", false,-1);
        vcdp->declBus(c+32261,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core rf_id_rs_MPORT_1_addr", false,-1, 4,0);
        vcdp->declQuad(c+32262,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core rf_id_rs_MPORT_1_data", false,-1, 63,0);
        vcdp->declQuad(c+34624,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core rf_MPORT_data", false,-1, 63,0);
        vcdp->declBus(c+32264,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core rf_MPORT_addr", false,-1, 4,0);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core rf_MPORT_mask", false,-1);
        vcdp->declBit(c+32265,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core rf_MPORT_en", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_ungated_clock", false,-1);
        vcdp->declBit(c+69560,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_interrupts_debug", false,-1);
        vcdp->declBit(c+68709,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_interrupts_mtip", false,-1);
        vcdp->declBit(c+68708,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_interrupts_msip", false,-1);
        vcdp->declBit(c+68707,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_interrupts_meip", false,-1);
    }
}

void VTestHarness::traceInitThis__1270(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+68706,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_interrupts_seip", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_hartid", false,-1);
        vcdp->declBus(c+64948,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_rw_addr", false,-1, 11,0);
        vcdp->declBus(c+32266,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_rw_cmd", false,-1, 2,0);
        vcdp->declQuad(c+36698,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_rw_rdata", false,-1, 63,0);
        vcdp->declQuad(c+48598,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_rw_wdata", false,-1, 63,0);
        vcdp->declBus(c+10569,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_decode_0_inst", false,-1, 31,0);
        vcdp->declBit(c+32267,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_decode_0_fp_illegal", false,-1);
        vcdp->declBit(c+32268,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_decode_0_fp_csr", false,-1);
        vcdp->declBit(c+64949,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_decode_0_rocc_illegal", false,-1);
        vcdp->declBit(c+32269,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_decode_0_read_illegal", false,-1);
        vcdp->declBit(c+32270,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_decode_0_write_illegal", false,-1);
        vcdp->declBit(c+32271,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_decode_0_write_flush", false,-1);
        vcdp->declBit(c+32272,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_decode_0_system_illegal", false,-1);
        vcdp->declBit(c+38137,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_csr_stall", false,-1);
        vcdp->declBit(c+32273,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_eret", false,-1);
        vcdp->declBit(c+32274,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_singleStep", false,-1);
        vcdp->declBit(c+48449,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_status_debug", false,-1);
        vcdp->declBit(c+48602,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_status_cease", false,-1);
        vcdp->declBit(c+69561,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_status_wfi", false,-1);
        vcdp->declBus(c+48603,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_status_isa", false,-1, 31,0);
        vcdp->declBus(c+10603,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_status_dprv", false,-1, 1,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_status_dv", false,-1);
        vcdp->declBus(c+48573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_status_prv", false,-1, 1,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_status_v", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_status_sd", false,-1);
        vcdp->declBus(c+70354,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_status_zero2", false,-1, 22,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_status_mpv", false,-1);
        vcdp->declBit(c+48604,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_status_gva", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_status_mbe", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_status_sbe", false,-1);
        vcdp->declBus(c+70348,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_status_sxl", false,-1, 1,0);
        vcdp->declBus(c+70348,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_status_uxl", false,-1, 1,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_status_sd_rv32", false,-1);
        vcdp->declBus(c+69922,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_status_zero1", false,-1, 7,0);
        vcdp->declBit(c+48605,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_status_tsr", false,-1);
        vcdp->declBit(c+48606,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_status_tw", false,-1);
        vcdp->declBit(c+48607,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_status_tvm", false,-1);
        vcdp->declBit(c+48450,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_status_mxr", false,-1);
        vcdp->declBit(c+48451,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_status_sum", false,-1);
        vcdp->declBit(c+48608,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_status_mprv", false,-1);
        vcdp->declBus(c+69919,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_status_xs", false,-1, 1,0);
        vcdp->declBus(c+48609,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_status_fs", false,-1, 1,0);
        vcdp->declBus(c+48610,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_status_mpp", false,-1, 1,0);
        vcdp->declBus(c+69736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_status_vs", false,-1, 1,0);
        vcdp->declBit(c+48611,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_status_spp", false,-1);
        vcdp->declBit(c+48612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_status_mpie", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_status_ube", false,-1);
        vcdp->declBit(c+48613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_status_spie", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_status_upie", false,-1);
        vcdp->declBit(c+48614,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_status_mie", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_status_hie", false,-1);
        vcdp->declBit(c+48615,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_status_sie", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_status_uie", false,-1);
        vcdp->declBus(c+48448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_ptbr_mode", false,-1, 3,0);
        vcdp->declQuad(c+48585,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_ptbr_ppn", false,-1, 43,0);
        vcdp->declQuad(c+32275,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_evec", false,-1, 39,0);
        vcdp->declBit(c+32277,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_exception", false,-1);
        vcdp->declBit(c+32278,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_retire", false,-1);
        vcdp->declQuad(c+32279,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_cause", false,-1, 63,0);
        vcdp->declQuad(c+64950,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_pc", false,-1, 39,0);
        vcdp->declQuad(c+32281,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_tval", false,-1, 39,0);
        vcdp->declBit(c+32283,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_gva", false,-1);
        vcdp->declQuad(c+64952,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_time", false,-1, 63,0);
        vcdp->declBus(c+48576,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_fcsr_rm", false,-1, 2,0);
        vcdp->declBit(c+10572,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_fcsr_flags_valid", false,-1);
        vcdp->declBus(c+10573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_fcsr_flags_bits", false,-1, 4,0);
        vcdp->declBit(c+48552,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_rocc_interrupt", false,-1);
        vcdp->declBit(c+39042,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_interrupt", false,-1);
        vcdp->declQuad(c+39016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_interrupt_cause", false,-1, 63,0);
        vcdp->declBit(c+64954,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_bp_0_control_action", false,-1);
        vcdp->declBus(c+64955,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_bp_0_control_tmatch", false,-1, 1,0);
        vcdp->declBit(c+64956,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_bp_0_control_m", false,-1);
        vcdp->declBit(c+64957,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_bp_0_control_s", false,-1);
        vcdp->declBit(c+64958,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_bp_0_control_u", false,-1);
        vcdp->declBit(c+64959,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_bp_0_control_x", false,-1);
        vcdp->declBit(c+64960,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_bp_0_control_w", false,-1);
        vcdp->declBit(c+64961,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_bp_0_control_r", false,-1);
        vcdp->declQuad(c+64962,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_bp_0_address", false,-1, 38,0);
        vcdp->declBit(c+48452,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_pmp_0_cfg_l", false,-1);
        vcdp->declBus(c+48453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_pmp_0_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_pmp_0_cfg_x", false,-1);
        vcdp->declBit(c+48455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_pmp_0_cfg_w", false,-1);
        vcdp->declBit(c+48456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_pmp_0_cfg_r", false,-1);
        vcdp->declBus(c+48457,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_pmp_0_addr", false,-1, 29,0);
        vcdp->declBus(c+10526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_pmp_0_mask", false,-1, 31,0);
        vcdp->declBit(c+48458,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_pmp_1_cfg_l", false,-1);
        vcdp->declBus(c+48459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_pmp_1_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48460,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_pmp_1_cfg_x", false,-1);
        vcdp->declBit(c+48461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_pmp_1_cfg_w", false,-1);
        vcdp->declBit(c+48462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_pmp_1_cfg_r", false,-1);
        vcdp->declBus(c+48463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_pmp_1_addr", false,-1, 29,0);
        vcdp->declBus(c+10527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_pmp_1_mask", false,-1, 31,0);
        vcdp->declBit(c+48464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_pmp_2_cfg_l", false,-1);
        vcdp->declBus(c+48465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_pmp_2_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_pmp_2_cfg_x", false,-1);
        vcdp->declBit(c+48467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_pmp_2_cfg_w", false,-1);
        vcdp->declBit(c+48468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_pmp_2_cfg_r", false,-1);
        vcdp->declBus(c+48469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_pmp_2_addr", false,-1, 29,0);
        vcdp->declBus(c+10528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_pmp_2_mask", false,-1, 31,0);
        vcdp->declBit(c+48470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_pmp_3_cfg_l", false,-1);
    }
}

void VTestHarness::traceInitThis__1271(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+48471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_pmp_3_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_pmp_3_cfg_x", false,-1);
        vcdp->declBit(c+48473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_pmp_3_cfg_w", false,-1);
        vcdp->declBit(c+48474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_pmp_3_cfg_r", false,-1);
        vcdp->declBus(c+48475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_pmp_3_addr", false,-1, 29,0);
        vcdp->declBus(c+10529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_pmp_3_mask", false,-1, 31,0);
        vcdp->declBit(c+48476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_pmp_4_cfg_l", false,-1);
        vcdp->declBus(c+48477,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_pmp_4_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48478,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_pmp_4_cfg_x", false,-1);
        vcdp->declBit(c+48479,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_pmp_4_cfg_w", false,-1);
        vcdp->declBit(c+48480,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_pmp_4_cfg_r", false,-1);
        vcdp->declBus(c+48481,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_pmp_4_addr", false,-1, 29,0);
        vcdp->declBus(c+10530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_pmp_4_mask", false,-1, 31,0);
        vcdp->declBit(c+48482,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_pmp_5_cfg_l", false,-1);
        vcdp->declBus(c+48483,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_pmp_5_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48484,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_pmp_5_cfg_x", false,-1);
        vcdp->declBit(c+48485,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_pmp_5_cfg_w", false,-1);
        vcdp->declBit(c+48486,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_pmp_5_cfg_r", false,-1);
        vcdp->declBus(c+48487,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_pmp_5_addr", false,-1, 29,0);
        vcdp->declBus(c+10531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_pmp_5_mask", false,-1, 31,0);
        vcdp->declBit(c+48488,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_pmp_6_cfg_l", false,-1);
        vcdp->declBus(c+48489,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_pmp_6_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48490,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_pmp_6_cfg_x", false,-1);
        vcdp->declBit(c+48491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_pmp_6_cfg_w", false,-1);
        vcdp->declBit(c+48492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_pmp_6_cfg_r", false,-1);
        vcdp->declBus(c+48493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_pmp_6_addr", false,-1, 29,0);
        vcdp->declBus(c+10532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_pmp_6_mask", false,-1, 31,0);
        vcdp->declBit(c+48494,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_pmp_7_cfg_l", false,-1);
        vcdp->declBus(c+48495,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_pmp_7_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48496,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_pmp_7_cfg_x", false,-1);
        vcdp->declBit(c+48497,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_pmp_7_cfg_w", false,-1);
        vcdp->declBit(c+48498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_pmp_7_cfg_r", false,-1);
        vcdp->declBus(c+48499,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_pmp_7_addr", false,-1, 29,0);
        vcdp->declBus(c+10533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_pmp_7_mask", false,-1, 31,0);
        vcdp->declBit(c+64964,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_inhibit_cycle", false,-1);
        vcdp->declBus(c+64965,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_inst_0", false,-1, 31,0);
        vcdp->declBit(c+32284,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_trace_0_valid", false,-1);
        vcdp->declQuad(c+64950,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_trace_0_iaddr", false,-1, 39,0);
        vcdp->declBus(c+64965,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_trace_0_insn", false,-1, 31,0);
        vcdp->declBit(c+32285,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_trace_0_exception", false,-1);
        vcdp->declQuad(c+48574,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr_io_customCSRs_0_value", false,-1, 63,0);
        vcdp->declBit(c+48449,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core bpu_io_status_debug", false,-1);
        vcdp->declBus(c+48573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core bpu_io_status_prv", false,-1, 1,0);
        vcdp->declBit(c+64954,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core bpu_io_bp_0_control_action", false,-1);
        vcdp->declBus(c+64955,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core bpu_io_bp_0_control_tmatch", false,-1, 1,0);
        vcdp->declBit(c+64956,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core bpu_io_bp_0_control_m", false,-1);
        vcdp->declBit(c+64957,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core bpu_io_bp_0_control_s", false,-1);
        vcdp->declBit(c+64958,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core bpu_io_bp_0_control_u", false,-1);
        vcdp->declBit(c+64959,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core bpu_io_bp_0_control_x", false,-1);
        vcdp->declBit(c+64960,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core bpu_io_bp_0_control_w", false,-1);
        vcdp->declBit(c+64961,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core bpu_io_bp_0_control_r", false,-1);
        vcdp->declQuad(c+64962,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core bpu_io_bp_0_address", false,-1, 38,0);
        vcdp->declQuad(c+32286,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core bpu_io_pc", false,-1, 38,0);
        vcdp->declQuad(c+64966,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core bpu_io_ea", false,-1, 38,0);
        vcdp->declBit(c+32288,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core bpu_io_xcpt_if", false,-1);
        vcdp->declBit(c+32289,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core bpu_io_xcpt_ld", false,-1);
        vcdp->declBit(c+32290,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core bpu_io_xcpt_st", false,-1);
        vcdp->declBit(c+32291,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core bpu_io_debug_if", false,-1);
        vcdp->declBit(c+32292,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core bpu_io_debug_ld", false,-1);
        vcdp->declBit(c+32293,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core bpu_io_debug_st", false,-1);
        vcdp->declBit(c+64968,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core alu_io_dw", false,-1);
        vcdp->declBus(c+64969,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core alu_io_fn", false,-1, 3,0);
        vcdp->declQuad(c+32294,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core alu_io_in2", false,-1, 63,0);
        vcdp->declQuad(c+32296,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core alu_io_in1", false,-1, 63,0);
        vcdp->declQuad(c+32298,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core alu_io_out", false,-1, 63,0);
        vcdp->declQuad(c+32300,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core alu_io_adder_out", false,-1, 63,0);
        vcdp->declBit(c+32302,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core alu_io_cmp_out", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div_reset", false,-1);
        vcdp->declBit(c+64970,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div_io_req_ready", false,-1);
        vcdp->declBit(c+32303,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div_io_req_valid", false,-1);
        vcdp->declBus(c+64969,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div_io_req_bits_fn", false,-1, 3,0);
        vcdp->declBit(c+64968,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div_io_req_bits_dw", false,-1);
        vcdp->declQuad(c+32304,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div_io_req_bits_in1", false,-1, 63,0);
        vcdp->declQuad(c+32306,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div_io_req_bits_in2", false,-1, 63,0);
        vcdp->declBus(c+64971,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div_io_req_bits_tag", false,-1, 4,0);
        vcdp->declBit(c+32308,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div_io_kill", false,-1);
        vcdp->declBit(c+32309,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div_io_resp_ready", false,-1);
        vcdp->declBit(c+32310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div_io_resp_valid", false,-1);
        vcdp->declQuad(c+32311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div_io_resp_bits_data", false,-1, 63,0);
        vcdp->declBus(c+64972,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div_io_resp_bits_tag", false,-1, 4,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core PlusArgTimeout_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core PlusArgTimeout_reset", false,-1);
        vcdp->declBus(c+64973,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core PlusArgTimeout_io_count", false,-1, 31,0);
        vcdp->declBit(c+64974,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core id_reg_pause", false,-1);
        vcdp->declBit(c+48557,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core imem_might_request_reg", false,-1);
        vcdp->declBit(c+64975,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ex_ctrl_fp", false,-1);
        vcdp->declBit(c+64976,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ex_ctrl_rocc", false,-1);
        vcdp->declBit(c+64977,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ex_ctrl_branch", false,-1);
        vcdp->declBit(c+64978,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ex_ctrl_jal", false,-1);
        vcdp->declBit(c+64979,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ex_ctrl_jalr", false,-1);
        vcdp->declBit(c+64980,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ex_ctrl_rxs2", false,-1);
        vcdp->declBit(c+64981,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ex_ctrl_rxs1", false,-1);
        vcdp->declBus(c+64982,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ex_ctrl_sel_alu2", false,-1, 1,0);
        vcdp->declBus(c+64983,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ex_ctrl_sel_alu1", false,-1, 1,0);
        vcdp->declBus(c+64984,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ex_ctrl_sel_imm", false,-1, 2,0);
        vcdp->declBit(c+64968,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ex_ctrl_alu_dw", false,-1);
        vcdp->declBus(c+64969,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ex_ctrl_alu_fn", false,-1, 3,0);
        vcdp->declBit(c+64985,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ex_ctrl_mem", false,-1);
        vcdp->declBus(c+48582,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ex_ctrl_mem_cmd", false,-1, 4,0);
        vcdp->declBit(c+64986,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ex_ctrl_rfs1", false,-1);
    }
}

void VTestHarness::traceInitThis__1272(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+64987,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ex_ctrl_rfs2", false,-1);
        vcdp->declBit(c+64988,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ex_ctrl_wfd", false,-1);
        vcdp->declBit(c+64989,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ex_ctrl_div", false,-1);
        vcdp->declBit(c+64990,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ex_ctrl_wxd", false,-1);
        vcdp->declBus(c+64991,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ex_ctrl_csr", false,-1, 2,0);
        vcdp->declBit(c+64992,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ex_ctrl_fence_i", false,-1);
        vcdp->declBit(c+64993,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core mem_ctrl_fp", false,-1);
        vcdp->declBit(c+64994,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core mem_ctrl_rocc", false,-1);
        vcdp->declBit(c+48566,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core mem_ctrl_branch", false,-1);
        vcdp->declBit(c+64995,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core mem_ctrl_jal", false,-1);
        vcdp->declBit(c+64996,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core mem_ctrl_jalr", false,-1);
        vcdp->declBit(c+64997,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core mem_ctrl_rxs2", false,-1);
        vcdp->declBit(c+64998,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core mem_ctrl_rxs1", false,-1);
        vcdp->declBit(c+64999,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core mem_ctrl_mem", false,-1);
        vcdp->declBit(c+65000,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core mem_ctrl_rfs1", false,-1);
        vcdp->declBit(c+65001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core mem_ctrl_rfs2", false,-1);
        vcdp->declBit(c+65002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core mem_ctrl_wfd", false,-1);
        vcdp->declBit(c+65003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core mem_ctrl_div", false,-1);
        vcdp->declBit(c+65004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core mem_ctrl_wxd", false,-1);
        vcdp->declBus(c+65005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core mem_ctrl_csr", false,-1, 2,0);
        vcdp->declBit(c+65006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core mem_ctrl_fence_i", false,-1);
        vcdp->declBit(c+65007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core wb_ctrl_rocc", false,-1);
        vcdp->declBit(c+65008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core wb_ctrl_rxs2", false,-1);
        vcdp->declBit(c+65009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core wb_ctrl_rxs1", false,-1);
        vcdp->declBit(c+65010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core wb_ctrl_mem", false,-1);
        vcdp->declBit(c+65011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core wb_ctrl_rfs1", false,-1);
        vcdp->declBit(c+65012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core wb_ctrl_rfs2", false,-1);
        vcdp->declBit(c+65013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core wb_ctrl_wfd", false,-1);
        vcdp->declBit(c+65014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core wb_ctrl_div", false,-1);
        vcdp->declBit(c+65015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core wb_ctrl_wxd", false,-1);
        vcdp->declBus(c+65016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core wb_ctrl_csr", false,-1, 2,0);
        vcdp->declBit(c+65017,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core wb_ctrl_fence_i", false,-1);
        vcdp->declBit(c+65018,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ex_reg_xcpt_interrupt", false,-1);
        vcdp->declBit(c+65019,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ex_reg_valid", false,-1);
        vcdp->declBit(c+65020,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ex_reg_rvc", false,-1);
        vcdp->declBus(c+65021,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ex_reg_btb_resp_entry", false,-1, 4,0);
        vcdp->declBus(c+65022,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ex_reg_btb_resp_bht_history", false,-1, 7,0);
        vcdp->declBit(c+65023,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ex_reg_xcpt", false,-1);
        vcdp->declBit(c+65024,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ex_reg_flush_pipe", false,-1);
        vcdp->declBit(c+65025,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ex_reg_load_use", false,-1);
        vcdp->declQuad(c+65026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ex_reg_cause", false,-1, 63,0);
        vcdp->declBit(c+65028,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ex_reg_replay", false,-1);
        vcdp->declQuad(c+65029,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ex_reg_pc", false,-1, 39,0);
        vcdp->declBus(c+48583,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ex_reg_mem_size", false,-1, 1,0);
        vcdp->declBus(c+65031,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ex_reg_inst", false,-1, 31,0);
        vcdp->declBus(c+65032,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ex_reg_raw_inst", false,-1, 31,0);
        vcdp->declBit(c+65033,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core mem_reg_xcpt_interrupt", false,-1);
        vcdp->declBit(c+65034,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core mem_reg_valid", false,-1);
        vcdp->declBit(c+65035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core mem_reg_rvc", false,-1);
        vcdp->declBus(c+48562,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core mem_reg_btb_resp_entry", false,-1, 4,0);
        vcdp->declBus(c+48565,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core mem_reg_btb_resp_bht_history", false,-1, 7,0);
        vcdp->declBit(c+65036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core mem_reg_xcpt", false,-1);
        vcdp->declBit(c+65037,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core mem_reg_replay", false,-1);
        vcdp->declBit(c+65038,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core mem_reg_flush_pipe", false,-1);
        vcdp->declQuad(c+65039,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core mem_reg_cause", false,-1, 63,0);
        vcdp->declBit(c+65041,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core mem_reg_slow_bypass", false,-1);
        vcdp->declBit(c+65042,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core mem_reg_load", false,-1);
        vcdp->declBit(c+65043,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core mem_reg_store", false,-1);
        vcdp->declBit(c+65044,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core mem_reg_sfence", false,-1);
        vcdp->declQuad(c+65045,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core mem_reg_pc", false,-1, 39,0);
        vcdp->declBus(c+65047,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core mem_reg_inst", false,-1, 31,0);
        vcdp->declBus(c+65048,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core mem_reg_mem_size", false,-1, 1,0);
        vcdp->declBit(c+65049,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core mem_reg_hls_or_dv", false,-1);
        vcdp->declBus(c+65050,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core mem_reg_raw_inst", false,-1, 31,0);
        vcdp->declQuad(c+65051,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core mem_reg_wdata", false,-1, 63,0);
        vcdp->declQuad(c+65053,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core mem_reg_rs2", false,-1, 63,0);
        vcdp->declBit(c+48567,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core mem_br_taken", false,-1);
        vcdp->declBit(c+65055,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core wb_reg_valid", false,-1);
        vcdp->declBit(c+65056,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core wb_reg_xcpt", false,-1);
        vcdp->declBit(c+65057,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core wb_reg_replay", false,-1);
        vcdp->declBit(c+65058,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core wb_reg_flush_pipe", false,-1);
        vcdp->declQuad(c+65059,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core wb_reg_cause", false,-1, 63,0);
        vcdp->declBit(c+65061,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core wb_reg_sfence", false,-1);
        vcdp->declQuad(c+64950,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core wb_reg_pc", false,-1, 39,0);
        vcdp->declBus(c+65062,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core wb_reg_mem_size", false,-1, 1,0);
        vcdp->declBit(c+65063,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core wb_reg_hls_or_dv", false,-1);
        vcdp->declBus(c+65064,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core wb_reg_inst", false,-1, 31,0);
        vcdp->declBus(c+65065,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core wb_reg_raw_inst", false,-1, 31,0);
        vcdp->declQuad(c+48598,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core wb_reg_wdata", false,-1, 63,0);
        vcdp->declQuad(c+48600,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core wb_reg_rs2", false,-1, 63,0);
        vcdp->declBit(c+32313,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core replay_wb_common", false,-1);
        vcdp->declBit(c+32314,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core replay_wb_rocc", false,-1);
        vcdp->declBit(c+32315,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core replay_wb", false,-1);
        vcdp->declBit(c+32316,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core wb_xcpt", false,-1);
        vcdp->declBit(c+32317,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core take_pc_wb", false,-1);
        vcdp->declBit(c+32318,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ex_pc_valid", false,-1);
        vcdp->declBus(c+65066,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core a", false,-1, 24,0);
        vcdp->declBit(c+65067,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core msb", false,-1);
        vcdp->declBit(c+65068,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core mem_br_target_sign", false,-1);
        vcdp->declBit(c+65068,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core mem_br_target_hi_hi_hi", false,-1);
        vcdp->declBus(c+65069,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core mem_br_target_hi_hi_lo", false,-1, 10,0);
        vcdp->declBus(c+65070,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core mem_br_target_hi_lo_hi", false,-1, 7,0);
        vcdp->declBit(c+65071,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core mem_br_target_hi_lo_lo", false,-1);
        vcdp->declBus(c+65072,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core mem_br_target_b10_5", false,-1, 5,0);
        vcdp->declBus(c+65073,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core mem_br_target_b4_1", false,-1, 3,0);
        vcdp->declBus(c+65074,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core mem_br_target_hi_lo_hi_1", false,-1, 7,0);
        vcdp->declBit(c+65075,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core mem_br_target_hi_lo_lo_1", false,-1);
        vcdp->declQuad(c+32319,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core mem_br_target", false,-1, 39,0);
        vcdp->declQuad(c+32321,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core mem_npc", false,-1, 39,0);
        vcdp->declBit(c+32323,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core mem_wrong_npc", false,-1);
        vcdp->declBit(c+32324,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core take_pc_mem", false,-1);
    }
}

void VTestHarness::traceInitThis__1273(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+32325,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core take_pc_mem_wb", false,-1);
        vcdp->declBit(c+32326,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core id_ctrl_decoder_0", false,-1);
        vcdp->declBit(c+32327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core id_ctrl_decoder_18", false,-1);
        vcdp->declBit(c+32328,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core id_ctrl_decoder_1", false,-1);
        vcdp->declBit(c+32329,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core id_ctrl_decoder_2", false,-1);
        vcdp->declBit(c+32330,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core id_ctrl_decoder_3", false,-1);
        vcdp->declBit(c+32331,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core id_ctrl_decoder_4", false,-1);
        vcdp->declBit(c+32332,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core id_ctrl_decoder_5", false,-1);
        vcdp->declBit(c+32333,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core id_ctrl_decoder_26", false,-1);
        vcdp->declBit(c+32334,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core id_ctrl_decoder_6", false,-1);
        vcdp->declBit(c+32335,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core id_ctrl_decoder_7", false,-1);
        vcdp->declBus(c+32336,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core id_ctrl_decoder_9", false,-1, 1,0);
        vcdp->declBus(c+32337,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core id_ctrl_decoder_10", false,-1, 1,0);
        vcdp->declBus(c+32338,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core id_ctrl_decoder_11", false,-1, 2,0);
        vcdp->declBit(c+32339,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core id_ctrl_decoder_12", false,-1);
        vcdp->declBus(c+32340,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core id_ctrl_decoder_13", false,-1, 3,0);
        vcdp->declBit(c+32341,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core id_ctrl_decoder_14", false,-1);
        vcdp->declBus(c+32342,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core id_ctrl_decoder_15", false,-1, 4,0);
        vcdp->declBit(c+32343,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core id_ctrl_decoder_16", false,-1);
        vcdp->declBit(c+32344,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core id_ctrl_decoder_17", false,-1);
        vcdp->declBit(c+32345,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core id_ctrl_decoder_19", false,-1);
        vcdp->declBit(c+32346,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core id_ctrl_decoder_21", false,-1);
        vcdp->declBit(c+32347,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core id_ctrl_decoder_22", false,-1);
        vcdp->declBus(c+32348,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core id_ctrl_decoder_23", false,-1, 2,0);
        vcdp->declBit(c+32349,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core id_ctrl_decoder_24", false,-1);
        vcdp->declBit(c+32350,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core id_ctrl_decoder_25", false,-1);
        vcdp->declBit(c+32351,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core id_ctrl_decoder_27", false,-1);
        vcdp->declBus(c+32256,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core id_raddr3", false,-1, 4,0);
        vcdp->declBus(c+32255,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core id_raddr2", false,-1, 4,0);
        vcdp->declBus(c+32254,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core id_raddr1", false,-1, 4,0);
        vcdp->declBus(c+32253,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core id_waddr", false,-1, 4,0);
        vcdp->declBit(c+65076,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core id_reg_fence", false,-1);
        vcdp->declBit(c+32352,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core id_csr_en", false,-1);
        vcdp->declBit(c+32353,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core id_system_insn", false,-1);
        vcdp->declBit(c+32354,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core id_csr_ren", false,-1);
        vcdp->declBit(c+32355,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core id_csr_flush", false,-1);
        vcdp->declBit(c+32356,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core id_illegal_insn", false,-1);
        vcdp->declBit(c+32357,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core id_amo_aq", false,-1);
        vcdp->declBit(c+32358,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core id_amo_rl", false,-1);
        vcdp->declBus(c+32359,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core id_fence_succ", false,-1, 3,0);
        vcdp->declBit(c+32360,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core id_fence_next", false,-1);
        vcdp->declBit(c+32361,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core id_mem_busy", false,-1);
        vcdp->declBit(c+32362,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core id_rocc_busy", false,-1);
        vcdp->declBit(c+32363,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core id_do_fence_x9", false,-1);
        vcdp->declBit(c+39043,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core id_xcpt", false,-1);
        vcdp->declBus(c+64971,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ex_waddr", false,-1, 4,0);
        vcdp->declBus(c+65077,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core mem_waddr", false,-1, 4,0);
        vcdp->declBus(c+48596,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core wb_waddr", false,-1, 4,0);
        vcdp->declBit(c+32364,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core id_bypass_src_0_0", false,-1);
        vcdp->declBit(c+32365,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core id_bypass_src_0_1", false,-1);
        vcdp->declBit(c+32366,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core id_bypass_src_0_2", false,-1);
        vcdp->declBit(c+32367,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core id_bypass_src_0_3", false,-1);
        vcdp->declBit(c+32368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core id_bypass_src_1_0", false,-1);
        vcdp->declBit(c+32369,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core id_bypass_src_1_1", false,-1);
        vcdp->declBit(c+32370,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core id_bypass_src_1_2", false,-1);
        vcdp->declBit(c+32371,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core id_bypass_src_1_3", false,-1);
        vcdp->declBit(c+65078,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ex_reg_rs_bypass_0", false,-1);
        vcdp->declBit(c+65079,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ex_reg_rs_bypass_1", false,-1);
        vcdp->declBus(c+65080,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ex_reg_rs_lsb_0", false,-1, 1,0);
        vcdp->declBus(c+65081,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ex_reg_rs_lsb_1", false,-1, 1,0);
        vcdp->declQuad(c+65082,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ex_reg_rs_msb_0", false,-1, 61,0);
        vcdp->declQuad(c+65084,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ex_reg_rs_msb_1", false,-1, 61,0);
        vcdp->declQuad(c+32372,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ex_rs_1", false,-1, 63,0);
        vcdp->declBit(c+32374,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ex_imm_sign", false,-1);
        vcdp->declBus(c+65086,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ex_imm_b10_5", false,-1, 5,0);
        vcdp->declBus(c+65087,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ex_imm_b4_1", false,-1, 3,0);
        vcdp->declBit(c+65088,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ex_imm_b0", false,-1);
        vcdp->declBit(c+32375,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ex_imm_hi_lo_lo", false,-1);
        vcdp->declBus(c+32376,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ex_imm_hi_lo_hi", false,-1, 7,0);
        vcdp->declBus(c+32377,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ex_imm_hi_hi_lo", false,-1, 10,0);
        vcdp->declBit(c+65089,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ex_imm_hi_hi_hi", false,-1);
        vcdp->declBus(c+32378,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ex_imm", false,-1, 31,0);
        vcdp->declBit(c+32379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core data_hazard_ex", false,-1);
        vcdp->declBit(c+65090,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ex_cannot_bypass", false,-1);
        vcdp->declBit(c+32380,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core fp_data_hazard_ex", false,-1);
        vcdp->declBit(c+32381,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core id_ex_hazard", false,-1);
        vcdp->declBit(c+32382,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core data_hazard_mem", false,-1);
        vcdp->declBit(c+65091,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core mem_cannot_bypass", false,-1);
        vcdp->declBit(c+32383,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core fp_data_hazard_mem", false,-1);
        vcdp->declBit(c+32384,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core id_mem_hazard", false,-1);
        vcdp->declBit(c+32385,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core data_hazard_wb", false,-1);
        vcdp->declBit(c+32386,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core wb_dcache_miss", false,-1);
        vcdp->declBit(c+32387,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core wb_set_sboard", false,-1);
        vcdp->declBit(c+32388,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core fp_data_hazard_wb", false,-1);
        vcdp->declBit(c+32389,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core id_wb_hazard", false,-1);
        vcdp->declBus(c+65092,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core r", false,-1, 31,0);
        vcdp->declBit(c+32390,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core dmem_resp_valid", false,-1);
        vcdp->declBit(c+32391,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core dmem_resp_replay", false,-1);
        vcdp->declBit(c+65093,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core dmem_resp_xpu", false,-1);
        vcdp->declBit(c+32392,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ll_wen_x2", false,-1);
        vcdp->declBit(c+32393,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ll_wen", false,-1);
        vcdp->declBus(c+48578,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core dmem_resp_waddr", false,-1, 4,0);
        vcdp->declBus(c+32394,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ll_waddr", false,-1, 4,0);
        vcdp->declBit(c+32395,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core id_sboard_hazard", false,-1);
        vcdp->declBus(c+65094,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core id_stall_fpu__r", false,-1, 31,0);
        vcdp->declBit(c+32396,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core id_stall_fpu", false,-1);
        vcdp->declBit(c+65095,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core blocked", false,-1);
        vcdp->declBit(c+32397,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core dcache_blocked", false,-1);
        vcdp->declBit(c+65096,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core rocc_blocked", false,-1);
        vcdp->declBit(c+32398,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core wb_wxd", false,-1);
        vcdp->declBit(c+38138,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ctrl_stalld", false,-1);
    }
}

void VTestHarness::traceInitThis__1274(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+39044,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ctrl_killd", false,-1);
        vcdp->declBit(c+32399,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core do_bypass", false,-1);
        vcdp->declBit(c+32400,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core wb_valid", false,-1);
        vcdp->declBit(c+32401,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core wb_wen", false,-1);
        vcdp->declBit(c+32402,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core rf_wen", false,-1);
        vcdp->declBus(c+32403,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core rf_waddr", false,-1, 4,0);
        vcdp->declQuad(c+32404,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ll_wdata", false,-1, 63,0);
        vcdp->declQuad(c+36700,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core rf_wdata", false,-1, 63,0);
        vcdp->declQuad(c+36702,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core id_rs_0", false,-1, 63,0);
        vcdp->declBit(c+32406,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core do_bypass_1", false,-1);
        vcdp->declQuad(c+36704,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core id_rs_1", false,-1, 63,0);
        vcdp->declBus(c+32407,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core inst", false,-1, 31,0);
        vcdp->declBit(c+32408,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core id_load_use", false,-1);
        vcdp->declBit(c+32409,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core replay_ex_structural", false,-1);
        vcdp->declBit(c+32410,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core replay_ex_load_use", false,-1);
        vcdp->declBit(c+32411,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core replay_ex", false,-1);
        vcdp->declBit(c+32412,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ctrl_killx", false,-1);
        vcdp->declBit(c+65097,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ex_slow_bypass", false,-1);
        vcdp->declBit(c+32413,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ex_sfence", false,-1);
        vcdp->declBit(c+65098,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ex_xcpt", false,-1);
        vcdp->declBit(c+32414,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core mem_pc_valid", false,-1);
        vcdp->declBit(c+32415,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core mem_npc_misaligned", false,-1);
        vcdp->declQuad(c+32416,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core mem_int_wdata", false,-1, 63,0);
        vcdp->declBit(c+48563,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core mem_cfi", false,-1);
        vcdp->declBit(c+65099,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core mem_cfi_taken", false,-1);
        vcdp->declBus(c+32418,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core size", false,-1, 1,0);
        vcdp->declBit(c+32419,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core mem_breakpoint", false,-1);
        vcdp->declBit(c+32420,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core mem_debug_breakpoint", false,-1);
        vcdp->declBit(c+32421,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core mem_ldst_xcpt", false,-1);
        vcdp->declBus(c+32422,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core mem_ldst_cause", false,-1, 3,0);
        vcdp->declBit(c+32423,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core mem_xcpt", false,-1);
        vcdp->declBit(c+32424,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core dcache_kill_mem", false,-1);
        vcdp->declBit(c+32425,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core fpu_kill_mem", false,-1);
        vcdp->declBit(c+32426,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core replay_mem", false,-1);
        vcdp->declBit(c+32427,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core killm_common", false,-1);
        vcdp->declBit(c+65100,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div_io_kill_REG", false,-1);
        vcdp->declBit(c+32428,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ctrl_killm", false,-1);
        vcdp->declBit(c+65101,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core tval_dmem_addr", false,-1);
        vcdp->declBit(c+65102,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core tval_any_addr", false,-1);
        vcdp->declBit(c+65103,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core tval_inst", false,-1);
        vcdp->declBit(c+32429,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core tval_valid", false,-1);
        vcdp->declBus(c+65104,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core a_1", false,-1, 24,0);
        vcdp->declBit(c+65105,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core msb_1", false,-1);
        vcdp->declBit(c+65106,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core htval_valid_imem", false,-1);
        vcdp->declBus(c+65107,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ex_dcache_tag", false,-1, 5,0);
        vcdp->declBus(c+32430,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core a_2", false,-1, 24,0);
        vcdp->declBit(c+32431,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core msb_2", false,-1);
        vcdp->declBit(c+32432,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core unpause", false,-1);
        vcdp->declBit(c+32433,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core coreMonitorBundle_valid", false,-1);
        vcdp->declQuad(c+65108,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core coreMonitorBundle_pc", false,-1, 63,0);
        vcdp->declBit(c+32434,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core coreMonitorBundle_wrenx", false,-1);
        vcdp->declQuad(c+65110,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core coreMonitorBundle_rd0val_x23", false,-1, 63,0);
        vcdp->declQuad(c+65112,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core coreMonitorBundle_rd0val_REG", false,-1, 63,0);
        vcdp->declQuad(c+65114,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core coreMonitorBundle_rd1val_x29", false,-1, 63,0);
        vcdp->declQuad(c+65116,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core coreMonitorBundle_rd1val_REG", false,-1, 63,0);
        vcdp->declBus(c+64965,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core coreMonitorBundle_inst", false,-1, 31,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf reset", false,-1);
        vcdp->declBit(c+38130,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf io_imem_ready", false,-1);
        vcdp->declBit(c+10546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf io_imem_valid", false,-1);
        vcdp->declBit(c+10547,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf io_imem_bits_btb_taken", false,-1);
        vcdp->declBit(c+10548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf io_imem_bits_btb_bridx", false,-1);
        vcdp->declBus(c+10549,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf io_imem_bits_btb_entry", false,-1, 4,0);
        vcdp->declBus(c+10550,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf io_imem_bits_btb_bht_history", false,-1, 7,0);
        vcdp->declQuad(c+10551,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf io_imem_bits_pc", false,-1, 39,0);
        vcdp->declBus(c+10553,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf io_imem_bits_data", false,-1, 31,0);
        vcdp->declBit(c+10554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf io_imem_bits_xcpt_pf_inst", false,-1);
        vcdp->declBit(c+10555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf io_imem_bits_xcpt_ae_inst", false,-1);
        vcdp->declBit(c+10556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf io_imem_bits_replay", false,-1);
        vcdp->declBit(c+32240,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf io_kill", false,-1);
        vcdp->declQuad(c+32241,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf io_pc", false,-1, 39,0);
        vcdp->declBus(c+32243,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf io_btb_resp_entry", false,-1, 4,0);
        vcdp->declBus(c+32244,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf io_btb_resp_bht_history", false,-1, 7,0);
        vcdp->declBit(c+38136,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf io_inst_0_ready", false,-1);
        vcdp->declBit(c+32245,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf io_inst_0_valid", false,-1);
        vcdp->declBit(c+32246,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf io_inst_0_bits_xcpt0_pf_inst", false,-1);
        vcdp->declBit(c+32247,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf io_inst_0_bits_xcpt0_ae_inst", false,-1);
        vcdp->declBit(c+32248,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf io_inst_0_bits_xcpt1_pf_inst", false,-1);
        vcdp->declBit(c+32249,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf io_inst_0_bits_xcpt1_gf_inst", false,-1);
        vcdp->declBit(c+32250,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf io_inst_0_bits_xcpt1_ae_inst", false,-1);
        vcdp->declBit(c+32251,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf io_inst_0_bits_replay", false,-1);
        vcdp->declBit(c+32252,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf io_inst_0_bits_rvc", false,-1);
        vcdp->declBus(c+10569,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf io_inst_0_bits_inst_bits", false,-1, 31,0);
        vcdp->declBus(c+32253,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf io_inst_0_bits_inst_rd", false,-1, 4,0);
        vcdp->declBus(c+32254,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf io_inst_0_bits_inst_rs1", false,-1, 4,0);
        vcdp->declBus(c+32255,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf io_inst_0_bits_inst_rs2", false,-1, 4,0);
        vcdp->declBus(c+32256,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf io_inst_0_bits_inst_rs3", false,-1, 4,0);
        vcdp->declBus(c+32257,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf io_inst_0_bits_raw", false,-1, 31,0);
        vcdp->declBus(c+32435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf exp_io_in", false,-1, 31,0);
        vcdp->declBus(c+10569,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf exp_io_out_bits", false,-1, 31,0);
        vcdp->declBus(c+32253,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf exp_io_out_rd", false,-1, 4,0);
        vcdp->declBus(c+32254,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf exp_io_out_rs1", false,-1, 4,0);
        vcdp->declBus(c+32255,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf exp_io_out_rs2", false,-1, 4,0);
        vcdp->declBus(c+32256,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf exp_io_out_rs3", false,-1, 4,0);
        vcdp->declBit(c+32252,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf exp_io_rvc", false,-1);
        vcdp->declBit(c+65118,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf nBufValid", false,-1);
        vcdp->declQuad(c+65119,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf buf__pc", false,-1, 39,0);
        vcdp->declBus(c+65121,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf buf__data", false,-1, 31,0);
        vcdp->declBit(c+65122,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf buf__xcpt_pf_inst", false,-1);
        vcdp->declBit(c+65123,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf buf__xcpt_ae_inst", false,-1);
        vcdp->declBit(c+65124,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf buf__replay", false,-1);
    }
}

void VTestHarness::traceInitThis__1275(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+65125,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf ibufBTBResp_entry", false,-1, 4,0);
        vcdp->declBus(c+65126,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf ibufBTBResp_bht_history", false,-1, 7,0);
        vcdp->declBit(c+32436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf pcWordBits", false,-1);
        vcdp->declBus(c+32437,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf nIC", false,-1, 1,0);
        vcdp->declBus(c+32438,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf nValid", false,-1, 1,0);
        vcdp->declBus(c+32439,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf valid", false,-1, 1,0);
        vcdp->declBus(c+65127,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf bufMask", false,-1, 1,0);
        vcdp->declBus(c+32440,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf buf_replay", false,-1, 1,0);
        vcdp->declBit(c+32441,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf full_insn", false,-1);
        vcdp->declBus(c+32442,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf nReady", false,-1, 1,0);
        vcdp->declBus(c+32443,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf nICReady", false,-1, 1,0);
        vcdp->declBus(c+32444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf shamt", false,-1, 1,0);
        vcdp->declQuad(c+32445,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf buf_data_data", false,-1, 63,0);
        vcdp->declBus(c+32447,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf icShiftAmt", false,-1, 1,0);
        vcdp->declArray(c+32448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf icData_data", false,-1, 127,0);
        vcdp->declBus(c+32452,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf icData", false,-1, 31,0);
        vcdp->declBus(c+65128,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf icMask", false,-1, 31,0);
        vcdp->declBit(c+32453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf xcpt_1_pf_inst", false,-1);
        vcdp->declBit(c+32454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf xcpt_1_ae_inst", false,-1);
        vcdp->declBus(c+32455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf ic_replay", false,-1, 1,0);
        vcdp->declBus(c+32435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf exp io_in", false,-1, 31,0);
        vcdp->declBus(c+10569,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf exp io_out_bits", false,-1, 31,0);
        vcdp->declBus(c+32253,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf exp io_out_rd", false,-1, 4,0);
        vcdp->declBus(c+32254,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf exp io_out_rs1", false,-1, 4,0);
        vcdp->declBus(c+32255,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf exp io_out_rs2", false,-1, 4,0);
        vcdp->declBus(c+32256,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf exp io_out_rs3", false,-1, 4,0);
        vcdp->declBit(c+32252,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf exp io_rvc", false,-1);
        vcdp->declBus(c+32456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf exp io_out_s_opc", false,-1, 6,0);
        vcdp->declBus(c+32457,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf exp io_out_s_0_rs3", false,-1, 4,0);
        vcdp->declBus(c+32458,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf exp io_out_s_8_bits", false,-1, 31,0);
        vcdp->declBus(c+32459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf exp io_out_s_opc_1", false,-1, 6,0);
        vcdp->declBus(c+32460,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf exp io_out_s_9_bits", false,-1, 31,0);
        vcdp->declBus(c+32461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf exp io_out_s_10_bits", false,-1, 31,0);
        vcdp->declBus(c+32462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf exp io_out_s_opc_2", false,-1, 6,0);
        vcdp->declBus(c+32463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf exp io_out_s_me_bits", false,-1, 31,0);
        vcdp->declBus(c+32464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf exp io_out_s_opc_3", false,-1, 6,0);
        vcdp->declBus(c+32465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf exp io_out_s_res_bits", false,-1, 31,0);
        vcdp->declBus(c+32466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf exp io_out_s_11_bits", false,-1, 31,0);
        vcdp->declBus(c+32467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf exp io_out_s_11_rd", false,-1, 4,0);
        vcdp->declBus(c+32468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf exp io_out_s_11_rs2", false,-1, 4,0);
        vcdp->declBus(c+32457,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf exp io_out_s_11_rs3", false,-1, 4,0);
        vcdp->declBus(c+32469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf exp io_out_s_funct", false,-1, 2,0);
        vcdp->declBus(c+32470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf exp io_out_s_sub", false,-1, 30,0);
        vcdp->declBus(c+32471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf exp io_out_s_opc_4", false,-1, 6,0);
        vcdp->declBus(c+32472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf exp io_out_s_12_bits", false,-1, 31,0);
        vcdp->declBus(c+32473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf exp io_out_s_13_bits", false,-1, 31,0);
        vcdp->declBus(c+32474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf exp io_out_s_14_bits", false,-1, 31,0);
        vcdp->declBus(c+32475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf exp io_out_s_15_bits", false,-1, 31,0);
        vcdp->declBus(c+32476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf exp io_out_s_load_opc", false,-1, 6,0);
        vcdp->declBus(c+32477,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf exp io_out_s_jr", false,-1, 24,0);
        vcdp->declBus(c+32478,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf exp io_out_s_reserved", false,-1, 24,0);
        vcdp->declBus(c+32479,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf exp io_out_s_mv_bits", false,-1, 31,0);
        vcdp->declBus(c+32480,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf exp io_out_s_jr_reserved_bits", false,-1, 31,0);
        vcdp->declBus(c+32481,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf exp io_out_s_jr_mv_bits", false,-1, 31,0);
        vcdp->declBus(c+32482,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf exp io_out_s_jr_mv_rd", false,-1, 4,0);
        vcdp->declBus(c+32483,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf exp io_out_s_jr_mv_rs1", false,-1, 4,0);
        vcdp->declBus(c+32484,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf exp io_out_s_jr_mv_rs2", false,-1, 4,0);
        vcdp->declBus(c+32457,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf exp io_out_s_jr_mv_rs3", false,-1, 4,0);
        vcdp->declBus(c+32485,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf exp io_out_s_jalr", false,-1, 24,0);
        vcdp->declBus(c+32486,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf exp io_out_s_ebreak", false,-1, 24,0);
        vcdp->declBus(c+32487,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf exp io_out_s_add_bits", false,-1, 31,0);
        vcdp->declBus(c+32488,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf exp io_out_s_jalr_ebreak_bits", false,-1, 31,0);
        vcdp->declBus(c+32489,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf exp io_out_s_jalr_add_bits", false,-1, 31,0);
        vcdp->declBus(c+32490,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf exp io_out_s_jalr_add_rd", false,-1, 4,0);
        vcdp->declBus(c+32491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf exp io_out_s_jalr_add_rs1", false,-1, 4,0);
        vcdp->declBus(c+32492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf exp io_out_s_20_bits", false,-1, 31,0);
        vcdp->declBus(c+32493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf exp io_out_s_20_rd", false,-1, 4,0);
        vcdp->declBus(c+32494,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf exp io_out_s_20_rs1", false,-1, 4,0);
        vcdp->declBus(c+32484,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf exp io_out_s_20_rs2", false,-1, 4,0);
        vcdp->declBus(c+32457,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf exp io_out_s_20_rs3", false,-1, 4,0);
        vcdp->declBus(c+32495,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf exp io_out_s_24_rs1", false,-1, 4,0);
        vcdp->declBus(c+32496,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf exp io_out_s_24_rs2", false,-1, 4,0);
        vcdp->declBus(c+32497,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf exp io_out_s_1_bits", false,-1, 31,0);
        vcdp->declBus(c+32498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf exp io_out_s_0_bits", false,-1, 31,0);
        vcdp->declBus(c+32499,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf exp io_out_s_2_bits", false,-1, 31,0);
        vcdp->declBus(c+32500,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf exp io_out_s_3_bits", false,-1, 31,0);
        vcdp->declBus(c+32501,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf exp io_out_s_4_bits", false,-1, 31,0);
        vcdp->declBus(c+32502,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf exp io_out_s_5_bits", false,-1, 31,0);
        vcdp->declBus(c+32503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf exp io_out_s_6_bits", false,-1, 31,0);
        vcdp->declBus(c+32504,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf exp io_out_s_7_bits", false,-1, 31,0);
        vcdp->declBus(c+32505,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf exp io_out_s_16_bits", false,-1, 31,0);
        vcdp->declBus(c+32506,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf exp io_out_s_17_bits", false,-1, 31,0);
        vcdp->declBus(c+32507,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf exp io_out_s_18_bits", false,-1, 31,0);
        vcdp->declBus(c+32508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf exp io_out_s_19_bits", false,-1, 31,0);
        vcdp->declBus(c+32509,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf exp io_out_s_21_bits", false,-1, 31,0);
        vcdp->declBus(c+32510,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf exp io_out_s_22_bits", false,-1, 31,0);
        vcdp->declBus(c+32511,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core ibuf exp io_out_s_23_bits", false,-1, 31,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_ungated_clock", false,-1);
        vcdp->declBit(c+69560,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_interrupts_debug", false,-1);
        vcdp->declBit(c+68709,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_interrupts_mtip", false,-1);
        vcdp->declBit(c+68708,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_interrupts_msip", false,-1);
        vcdp->declBit(c+68707,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_interrupts_meip", false,-1);
        vcdp->declBit(c+68706,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_interrupts_seip", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_hartid", false,-1);
        vcdp->declBus(c+64948,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_rw_addr", false,-1, 11,0);
        vcdp->declBus(c+32266,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_rw_cmd", false,-1, 2,0);
        vcdp->declQuad(c+36698,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_rw_rdata", false,-1, 63,0);
        vcdp->declQuad(c+48598,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_rw_wdata", false,-1, 63,0);
        vcdp->declBus(c+10569,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_decode_0_inst", false,-1, 31,0);
    }
}

void VTestHarness::traceInitThis__1276(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+32267,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_decode_0_fp_illegal", false,-1);
        vcdp->declBit(c+32268,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_decode_0_fp_csr", false,-1);
        vcdp->declBit(c+64949,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_decode_0_rocc_illegal", false,-1);
        vcdp->declBit(c+32269,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_decode_0_read_illegal", false,-1);
        vcdp->declBit(c+32270,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_decode_0_write_illegal", false,-1);
        vcdp->declBit(c+32271,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_decode_0_write_flush", false,-1);
        vcdp->declBit(c+32272,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_decode_0_system_illegal", false,-1);
        vcdp->declBit(c+38137,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_csr_stall", false,-1);
        vcdp->declBit(c+32273,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_eret", false,-1);
        vcdp->declBit(c+32274,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_singleStep", false,-1);
        vcdp->declBit(c+48449,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_status_debug", false,-1);
        vcdp->declBit(c+48602,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_status_cease", false,-1);
        vcdp->declBit(c+69561,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_status_wfi", false,-1);
        vcdp->declBus(c+48603,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_status_isa", false,-1, 31,0);
        vcdp->declBus(c+10603,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_status_dprv", false,-1, 1,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_status_dv", false,-1);
        vcdp->declBus(c+48573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_status_prv", false,-1, 1,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_status_v", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_status_sd", false,-1);
        vcdp->declBus(c+70354,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_status_zero2", false,-1, 22,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_status_mpv", false,-1);
        vcdp->declBit(c+48604,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_status_gva", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_status_mbe", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_status_sbe", false,-1);
        vcdp->declBus(c+70348,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_status_sxl", false,-1, 1,0);
        vcdp->declBus(c+70348,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_status_uxl", false,-1, 1,0);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_status_sd_rv32", false,-1);
        vcdp->declBus(c+69922,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_status_zero1", false,-1, 7,0);
        vcdp->declBit(c+48605,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_status_tsr", false,-1);
        vcdp->declBit(c+48606,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_status_tw", false,-1);
        vcdp->declBit(c+48607,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_status_tvm", false,-1);
        vcdp->declBit(c+48450,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_status_mxr", false,-1);
        vcdp->declBit(c+48451,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_status_sum", false,-1);
        vcdp->declBit(c+48608,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_status_mprv", false,-1);
        vcdp->declBus(c+69919,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_status_xs", false,-1, 1,0);
        vcdp->declBus(c+48609,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_status_fs", false,-1, 1,0);
        vcdp->declBus(c+48610,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_status_mpp", false,-1, 1,0);
        vcdp->declBus(c+69736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_status_vs", false,-1, 1,0);
        vcdp->declBit(c+48611,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_status_spp", false,-1);
        vcdp->declBit(c+48612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_status_mpie", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_status_ube", false,-1);
        vcdp->declBit(c+48613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_status_spie", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_status_upie", false,-1);
        vcdp->declBit(c+48614,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_status_mie", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_status_hie", false,-1);
        vcdp->declBit(c+48615,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_status_sie", false,-1);
        vcdp->declBit(c+69728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_status_uie", false,-1);
        vcdp->declBus(c+48448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_ptbr_mode", false,-1, 3,0);
        vcdp->declQuad(c+48585,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_ptbr_ppn", false,-1, 43,0);
        vcdp->declQuad(c+32275,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_evec", false,-1, 39,0);
        vcdp->declBit(c+32277,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_exception", false,-1);
        vcdp->declBit(c+32278,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_retire", false,-1);
        vcdp->declQuad(c+32279,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_cause", false,-1, 63,0);
        vcdp->declQuad(c+64950,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_pc", false,-1, 39,0);
        vcdp->declQuad(c+32281,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_tval", false,-1, 39,0);
        vcdp->declBit(c+32283,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_gva", false,-1);
        vcdp->declQuad(c+64952,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_time", false,-1, 63,0);
        vcdp->declBus(c+48576,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_fcsr_rm", false,-1, 2,0);
        vcdp->declBit(c+10572,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_fcsr_flags_valid", false,-1);
        vcdp->declBus(c+10573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_fcsr_flags_bits", false,-1, 4,0);
        vcdp->declBit(c+48552,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_rocc_interrupt", false,-1);
        vcdp->declBit(c+39042,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_interrupt", false,-1);
        vcdp->declQuad(c+39016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_interrupt_cause", false,-1, 63,0);
        vcdp->declBit(c+64954,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_bp_0_control_action", false,-1);
        vcdp->declBus(c+64955,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_bp_0_control_tmatch", false,-1, 1,0);
        vcdp->declBit(c+64956,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_bp_0_control_m", false,-1);
        vcdp->declBit(c+64957,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_bp_0_control_s", false,-1);
        vcdp->declBit(c+64958,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_bp_0_control_u", false,-1);
        vcdp->declBit(c+64959,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_bp_0_control_x", false,-1);
        vcdp->declBit(c+64960,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_bp_0_control_w", false,-1);
        vcdp->declBit(c+64961,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_bp_0_control_r", false,-1);
        vcdp->declQuad(c+64962,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_bp_0_address", false,-1, 38,0);
        vcdp->declBit(c+48452,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_pmp_0_cfg_l", false,-1);
        vcdp->declBus(c+48453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_pmp_0_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_pmp_0_cfg_x", false,-1);
        vcdp->declBit(c+48455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_pmp_0_cfg_w", false,-1);
        vcdp->declBit(c+48456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_pmp_0_cfg_r", false,-1);
        vcdp->declBus(c+48457,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_pmp_0_addr", false,-1, 29,0);
        vcdp->declBus(c+10526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_pmp_0_mask", false,-1, 31,0);
        vcdp->declBit(c+48458,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_pmp_1_cfg_l", false,-1);
        vcdp->declBus(c+48459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_pmp_1_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48460,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_pmp_1_cfg_x", false,-1);
        vcdp->declBit(c+48461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_pmp_1_cfg_w", false,-1);
        vcdp->declBit(c+48462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_pmp_1_cfg_r", false,-1);
        vcdp->declBus(c+48463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_pmp_1_addr", false,-1, 29,0);
        vcdp->declBus(c+10527,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_pmp_1_mask", false,-1, 31,0);
        vcdp->declBit(c+48464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_pmp_2_cfg_l", false,-1);
        vcdp->declBus(c+48465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_pmp_2_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_pmp_2_cfg_x", false,-1);
        vcdp->declBit(c+48467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_pmp_2_cfg_w", false,-1);
        vcdp->declBit(c+48468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_pmp_2_cfg_r", false,-1);
        vcdp->declBus(c+48469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_pmp_2_addr", false,-1, 29,0);
        vcdp->declBus(c+10528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_pmp_2_mask", false,-1, 31,0);
        vcdp->declBit(c+48470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_pmp_3_cfg_l", false,-1);
        vcdp->declBus(c+48471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_pmp_3_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_pmp_3_cfg_x", false,-1);
        vcdp->declBit(c+48473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_pmp_3_cfg_w", false,-1);
        vcdp->declBit(c+48474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_pmp_3_cfg_r", false,-1);
        vcdp->declBus(c+48475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_pmp_3_addr", false,-1, 29,0);
        vcdp->declBus(c+10529,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_pmp_3_mask", false,-1, 31,0);
        vcdp->declBit(c+48476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_pmp_4_cfg_l", false,-1);
    }
}

void VTestHarness::traceInitThis__1277(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+48477,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_pmp_4_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48478,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_pmp_4_cfg_x", false,-1);
        vcdp->declBit(c+48479,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_pmp_4_cfg_w", false,-1);
        vcdp->declBit(c+48480,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_pmp_4_cfg_r", false,-1);
        vcdp->declBus(c+48481,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_pmp_4_addr", false,-1, 29,0);
        vcdp->declBus(c+10530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_pmp_4_mask", false,-1, 31,0);
        vcdp->declBit(c+48482,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_pmp_5_cfg_l", false,-1);
        vcdp->declBus(c+48483,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_pmp_5_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48484,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_pmp_5_cfg_x", false,-1);
        vcdp->declBit(c+48485,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_pmp_5_cfg_w", false,-1);
        vcdp->declBit(c+48486,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_pmp_5_cfg_r", false,-1);
        vcdp->declBus(c+48487,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_pmp_5_addr", false,-1, 29,0);
        vcdp->declBus(c+10531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_pmp_5_mask", false,-1, 31,0);
        vcdp->declBit(c+48488,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_pmp_6_cfg_l", false,-1);
        vcdp->declBus(c+48489,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_pmp_6_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48490,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_pmp_6_cfg_x", false,-1);
        vcdp->declBit(c+48491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_pmp_6_cfg_w", false,-1);
        vcdp->declBit(c+48492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_pmp_6_cfg_r", false,-1);
        vcdp->declBus(c+48493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_pmp_6_addr", false,-1, 29,0);
        vcdp->declBus(c+10532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_pmp_6_mask", false,-1, 31,0);
        vcdp->declBit(c+48494,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_pmp_7_cfg_l", false,-1);
        vcdp->declBus(c+48495,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_pmp_7_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48496,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_pmp_7_cfg_x", false,-1);
        vcdp->declBit(c+48497,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_pmp_7_cfg_w", false,-1);
        vcdp->declBit(c+48498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_pmp_7_cfg_r", false,-1);
        vcdp->declBus(c+48499,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_pmp_7_addr", false,-1, 29,0);
        vcdp->declBus(c+10533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_pmp_7_mask", false,-1, 31,0);
        vcdp->declBit(c+64964,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_inhibit_cycle", false,-1);
        vcdp->declBus(c+64965,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_inst_0", false,-1, 31,0);
        vcdp->declBit(c+32284,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_trace_0_valid", false,-1);
        vcdp->declQuad(c+64950,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_trace_0_iaddr", false,-1, 39,0);
        vcdp->declBus(c+64965,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_trace_0_insn", false,-1, 31,0);
        vcdp->declBit(c+32285,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_trace_0_exception", false,-1);
        vcdp->declQuad(c+48574,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_customCSRs_0_value", false,-1, 63,0);
        vcdp->declBus(c+48573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_mstatus_prv", false,-1, 1,0);
        vcdp->declBit(c+48604,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_mstatus_gva", false,-1);
        vcdp->declBit(c+48605,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_mstatus_tsr", false,-1);
        vcdp->declBit(c+48606,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_mstatus_tw", false,-1);
        vcdp->declBit(c+48607,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_mstatus_tvm", false,-1);
        vcdp->declBit(c+48450,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_mstatus_mxr", false,-1);
        vcdp->declBit(c+48451,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_mstatus_sum", false,-1);
        vcdp->declBit(c+48608,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_mstatus_mprv", false,-1);
        vcdp->declBus(c+48609,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_mstatus_fs", false,-1, 1,0);
        vcdp->declBus(c+48610,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_mstatus_mpp", false,-1, 1,0);
        vcdp->declBit(c+48611,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_mstatus_spp", false,-1);
        vcdp->declBit(c+48612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_mstatus_mpie", false,-1);
        vcdp->declBit(c+48613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_mstatus_spie", false,-1);
        vcdp->declBit(c+48614,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_mstatus_mie", false,-1);
        vcdp->declBit(c+48615,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_mstatus_sie", false,-1);
        vcdp->declBit(c+32512,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr system_insn", false,-1);
        vcdp->declBit(c+32513,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr insn_ret", false,-1);
        vcdp->declBus(c+65129,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_dcsr_prv", false,-1, 1,0);
        vcdp->declBus(c+32514,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr ret_prv", false,-1, 1,0);
        vcdp->declBit(c+32515,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr insn_call", false,-1);
        vcdp->declBit(c+32516,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr insn_break", false,-1);
        vcdp->declBit(c+38139,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr exception", false,-1);
        vcdp->declBit(c+65130,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_singleStepped", false,-1);
        vcdp->declQuad(c+32517,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr cause", false,-1, 63,0);
        vcdp->declBus(c+32519,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr cause_lsbs", false,-1, 7,0);
        vcdp->declBit(c+32520,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr causeIsDebugInt", false,-1);
        vcdp->declBit(c+32521,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr causeIsDebugTrigger", false,-1);
        vcdp->declBit(c+65131,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_dcsr_ebreakm", false,-1);
        vcdp->declBit(c+65132,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_dcsr_ebreaks", false,-1);
        vcdp->declBit(c+65133,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_dcsr_ebreaku", false,-1);
        vcdp->declBit(c+32522,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr causeIsDebugBreak", false,-1);
        vcdp->declBit(c+48449,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_debug", false,-1);
        vcdp->declBit(c+32523,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr trapToDebug", false,-1);
        vcdp->declQuad(c+65134,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_mideleg", false,-1, 63,0);
        vcdp->declQuad(c+65136,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr read_mideleg", false,-1, 63,0);
        vcdp->declQuad(c+65138,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_medeleg", false,-1, 63,0);
        vcdp->declQuad(c+65140,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr read_medeleg", false,-1, 63,0);
        vcdp->declBit(c+32524,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr delegate", false,-1);
        vcdp->declBus(c+35631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr new_prv", false,-1, 1,0);
        vcdp->declBus(c+65142,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_dcsr_cause", false,-1, 2,0);
        vcdp->declBit(c+65143,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_dcsr_step", false,-1);
        vcdp->declQuad(c+65144,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_dpc", false,-1, 39,0);
        vcdp->declQuad(c+65146,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_dscratch", false,-1, 63,0);
        vcdp->declBit(c+65148,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_bp_0_control_dmode", false,-1);
        vcdp->declBit(c+64954,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_bp_0_control_action", false,-1);
        vcdp->declBus(c+64955,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_bp_0_control_tmatch", false,-1, 1,0);
        vcdp->declBit(c+64956,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_bp_0_control_m", false,-1);
        vcdp->declBit(c+64957,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_bp_0_control_s", false,-1);
        vcdp->declBit(c+64958,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_bp_0_control_u", false,-1);
        vcdp->declBit(c+64959,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_bp_0_control_x", false,-1);
        vcdp->declBit(c+64960,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_bp_0_control_w", false,-1);
        vcdp->declBit(c+64961,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_bp_0_control_r", false,-1);
        vcdp->declQuad(c+64962,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_bp_0_address", false,-1, 38,0);
        vcdp->declBit(c+48452,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_pmp_0_cfg_l", false,-1);
        vcdp->declBus(c+48453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_pmp_0_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_pmp_0_cfg_x", false,-1);
        vcdp->declBit(c+48455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_pmp_0_cfg_w", false,-1);
        vcdp->declBit(c+48456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_pmp_0_cfg_r", false,-1);
        vcdp->declBus(c+48457,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_pmp_0_addr", false,-1, 29,0);
        vcdp->declBit(c+48458,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_pmp_1_cfg_l", false,-1);
        vcdp->declBus(c+48459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_pmp_1_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48460,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_pmp_1_cfg_x", false,-1);
        vcdp->declBit(c+48461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_pmp_1_cfg_w", false,-1);
        vcdp->declBit(c+48462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_pmp_1_cfg_r", false,-1);
        vcdp->declBus(c+48463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_pmp_1_addr", false,-1, 29,0);
        vcdp->declBit(c+48464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_pmp_2_cfg_l", false,-1);
        vcdp->declBus(c+48465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_pmp_2_cfg_a", false,-1, 1,0);
    }
}

void VTestHarness::traceInitThis__1278(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+48466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_pmp_2_cfg_x", false,-1);
        vcdp->declBit(c+48467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_pmp_2_cfg_w", false,-1);
        vcdp->declBit(c+48468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_pmp_2_cfg_r", false,-1);
        vcdp->declBus(c+48469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_pmp_2_addr", false,-1, 29,0);
        vcdp->declBit(c+48470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_pmp_3_cfg_l", false,-1);
        vcdp->declBus(c+48471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_pmp_3_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_pmp_3_cfg_x", false,-1);
        vcdp->declBit(c+48473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_pmp_3_cfg_w", false,-1);
        vcdp->declBit(c+48474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_pmp_3_cfg_r", false,-1);
        vcdp->declBus(c+48475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_pmp_3_addr", false,-1, 29,0);
        vcdp->declBit(c+48476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_pmp_4_cfg_l", false,-1);
        vcdp->declBus(c+48477,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_pmp_4_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48478,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_pmp_4_cfg_x", false,-1);
        vcdp->declBit(c+48479,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_pmp_4_cfg_w", false,-1);
        vcdp->declBit(c+48480,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_pmp_4_cfg_r", false,-1);
        vcdp->declBus(c+48481,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_pmp_4_addr", false,-1, 29,0);
        vcdp->declBit(c+48482,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_pmp_5_cfg_l", false,-1);
        vcdp->declBus(c+48483,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_pmp_5_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48484,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_pmp_5_cfg_x", false,-1);
        vcdp->declBit(c+48485,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_pmp_5_cfg_w", false,-1);
        vcdp->declBit(c+48486,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_pmp_5_cfg_r", false,-1);
        vcdp->declBus(c+48487,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_pmp_5_addr", false,-1, 29,0);
        vcdp->declBit(c+48488,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_pmp_6_cfg_l", false,-1);
        vcdp->declBus(c+48489,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_pmp_6_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48490,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_pmp_6_cfg_x", false,-1);
        vcdp->declBit(c+48491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_pmp_6_cfg_w", false,-1);
        vcdp->declBit(c+48492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_pmp_6_cfg_r", false,-1);
        vcdp->declBus(c+48493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_pmp_6_addr", false,-1, 29,0);
        vcdp->declBit(c+48494,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_pmp_7_cfg_l", false,-1);
        vcdp->declBus(c+48495,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_pmp_7_cfg_a", false,-1, 1,0);
        vcdp->declBit(c+48496,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_pmp_7_cfg_x", false,-1);
        vcdp->declBit(c+48497,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_pmp_7_cfg_w", false,-1);
        vcdp->declBit(c+48498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_pmp_7_cfg_r", false,-1);
        vcdp->declBus(c+48499,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_pmp_7_addr", false,-1, 29,0);
        vcdp->declQuad(c+65149,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_mie", false,-1, 63,0);
        vcdp->declBit(c+65151,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_mip_seip", false,-1);
        vcdp->declBit(c+65152,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_mip_stip", false,-1);
        vcdp->declBit(c+65153,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_mip_ssip", false,-1);
        vcdp->declQuad(c+65154,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_mepc", false,-1, 39,0);
        vcdp->declQuad(c+65156,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_mcause", false,-1, 63,0);
        vcdp->declQuad(c+65158,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_mtval", false,-1, 39,0);
        vcdp->declQuad(c+65160,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_mscratch", false,-1, 63,0);
        vcdp->declBus(c+65162,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_mtvec", false,-1, 31,0);
        vcdp->declBus(c+65163,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_mcounteren", false,-1, 31,0);
        vcdp->declBus(c+65164,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr read_mcounteren", false,-1, 31,0);
        vcdp->declBus(c+65165,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_scounteren", false,-1, 31,0);
        vcdp->declBus(c+65166,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr read_scounteren", false,-1, 31,0);
        vcdp->declQuad(c+65167,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_sepc", false,-1, 39,0);
        vcdp->declQuad(c+65169,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_scause", false,-1, 63,0);
        vcdp->declQuad(c+65171,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_stval", false,-1, 39,0);
        vcdp->declQuad(c+65173,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_sscratch", false,-1, 63,0);
        vcdp->declQuad(c+65175,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_stvec", false,-1, 38,0);
        vcdp->declBus(c+48448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_satp_mode", false,-1, 3,0);
        vcdp->declQuad(c+48585,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_satp_ppn", false,-1, 43,0);
        vcdp->declBit(c+69561,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_wfi", false,-1);
        vcdp->declBus(c+65177,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_fflags", false,-1, 4,0);
        vcdp->declBus(c+48576,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_frm", false,-1, 2,0);
        vcdp->declBus(c+65178,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_mcountinhibit", false,-1, 2,0);
        vcdp->declBit(c+65179,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr x79", false,-1);
        vcdp->declBus(c+65180,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr small_", false,-1, 5,0);
        vcdp->declBus(c+32525,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr nextSmall", false,-1, 6,0);
        vcdp->declQuad(c+65181,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr large_", false,-1, 57,0);
        vcdp->declQuad(c+32526,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr value", false,-1, 63,0);
        vcdp->declBit(c+38140,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr x86", false,-1);
        vcdp->declBus(c+65183,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr small_1", false,-1, 5,0);
        vcdp->declBus(c+38141,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr nextSmall_1", false,-1, 6,0);
        vcdp->declQuad(c+65184,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr large_1", false,-1, 57,0);
        vcdp->declQuad(c+32528,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr value_1", false,-1, 63,0);
        vcdp->declBit(c+68591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr mip_seip", false,-1);
        vcdp->declBus(c+68592,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr read_mip_lo", false,-1, 7,0);
        vcdp->declBus(c+36706,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr read_mip", false,-1, 15,0);
        vcdp->declQuad(c+39045,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr pending_interrupts", false,-1, 63,0);
        vcdp->declBus(c+69562,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr d_interrupts", false,-1, 14,0);
        vcdp->declQuad(c+39047,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr m_interrupts", false,-1, 63,0);
        vcdp->declQuad(c+39049,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr s_interrupts", false,-1, 63,0);
        vcdp->declBit(c+39051,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr anyInterrupt", false,-1);
        vcdp->declBus(c+39018,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr whichInterrupt", false,-1, 3,0);
        vcdp->declBus(c+32530,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr pmp_mask_base", false,-1, 30,0);
        vcdp->declBus(c+32531,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr pmp_mask_base_1", false,-1, 30,0);
        vcdp->declBus(c+32532,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr pmp_mask_base_2", false,-1, 30,0);
        vcdp->declBus(c+32533,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr pmp_mask_base_3", false,-1, 30,0);
        vcdp->declBus(c+32534,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr pmp_mask_base_4", false,-1, 30,0);
        vcdp->declBus(c+32535,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr pmp_mask_base_5", false,-1, 30,0);
        vcdp->declBus(c+32536,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr pmp_mask_base_6", false,-1, 30,0);
        vcdp->declBus(c+32537,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr pmp_mask_base_7", false,-1, 30,0);
        vcdp->declQuad(c+65186,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_misa", false,-1, 63,0);
        vcdp->declBus(c+65188,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr read_mstatus_lo_lo", false,-1, 8,0);
        vcdp->declBus(c+65189,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr read_mstatus_lo", false,-1, 21,0);
        vcdp->declArray(c+35632,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr read_mstatus_hi_hi", false,-1, 64,0);
        vcdp->declArray(c+35635,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr read_mstatus_hi", false,-1, 82,0);
        vcdp->declQuad(c+65190,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr read_mstatus", false,-1, 63,0);
        vcdp->declQuad(c+32538,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr read_mtvec", false,-1, 63,0);
        vcdp->declQuad(c+32540,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr read_stvec", false,-1, 63,0);
        vcdp->declBus(c+65192,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr lo_4", false,-1, 6,0);
        vcdp->declBus(c+65193,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr lo_6", false,-1, 10,0);
        vcdp->declBus(c+65194,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr read_fcsr", false,-1, 7,0);
        vcdp->declQuad(c+65136,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr sie_mask", false,-1, 63,0);
        vcdp->declQuad(c+65195,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr read_sie", false,-1, 63,0);
        vcdp->declQuad(c+34626,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr read_sip", false,-1, 63,0);
        vcdp->declBus(c+65197,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr lo_lo_6", false,-1, 8,0);
        vcdp->declBus(c+65198,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr lo_7", false,-1, 21,0);
    }
}

void VTestHarness::traceInitThis__1279(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+65199,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr lo_lo_7", false,-1, 15,0);
        vcdp->declBus(c+65200,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr lo_16", false,-1, 31,0);
        vcdp->declBus(c+65201,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr hi_lo_7", false,-1, 15,0);
        vcdp->declQuad(c+48574,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr reg_custom_0", false,-1, 63,0);
        vcdp->declBus(c+65202,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr addr", false,-1, 12,0);
        vcdp->declBit(c+65203,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr decoded_1", false,-1);
        vcdp->declBit(c+65204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr decoded_2", false,-1);
        vcdp->declBit(c+65205,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr decoded_4", false,-1);
        vcdp->declBit(c+65206,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr decoded_5", false,-1);
        vcdp->declBit(c+65207,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr decoded_6", false,-1);
        vcdp->declBit(c+65208,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr decoded_7", false,-1);
        vcdp->declBit(c+65209,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr decoded_8", false,-1);
        vcdp->declBit(c+65210,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr decoded_9", false,-1);
        vcdp->declBit(c+65211,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr decoded_10", false,-1);
        vcdp->declBit(c+65212,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr decoded_11", false,-1);
        vcdp->declBit(c+65213,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr decoded_12", false,-1);
        vcdp->declBit(c+65214,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr decoded_13", false,-1);
        vcdp->declBit(c+65215,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr decoded_14", false,-1);
        vcdp->declBit(c+65216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr decoded_15", false,-1);
        vcdp->declBit(c+65217,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr decoded_16", false,-1);
        vcdp->declBit(c+65218,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr decoded_17", false,-1);
        vcdp->declBit(c+65219,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr decoded_18", false,-1);
        vcdp->declBit(c+65220,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr decoded_19", false,-1);
        vcdp->declBit(c+65221,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr decoded_20", false,-1);
        vcdp->declBit(c+65222,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr decoded_21", false,-1);
        vcdp->declBit(c+65223,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr decoded_22", false,-1);
        vcdp->declBit(c+65224,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr decoded_110", false,-1);
        vcdp->declBit(c+65225,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr decoded_111", false,-1);
        vcdp->declBit(c+65226,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr decoded_112", false,-1);
        vcdp->declBit(c+65227,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr decoded_113", false,-1);
        vcdp->declBit(c+65228,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr decoded_114", false,-1);
        vcdp->declBit(c+65229,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr decoded_115", false,-1);
        vcdp->declBit(c+65230,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr decoded_116", false,-1);
        vcdp->declBit(c+65231,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr decoded_117", false,-1);
        vcdp->declBit(c+65232,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr decoded_118", false,-1);
        vcdp->declBit(c+65233,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr decoded_119", false,-1);
        vcdp->declBit(c+65234,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr decoded_120", false,-1);
        vcdp->declBit(c+65235,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr decoded_121", false,-1);
        vcdp->declBit(c+65236,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr decoded_122", false,-1);
        vcdp->declBit(c+65237,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr decoded_123", false,-1);
        vcdp->declBit(c+65238,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr decoded_124", false,-1);
        vcdp->declBit(c+65239,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr decoded_125", false,-1);
        vcdp->declBit(c+65240,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr decoded_127", false,-1);
        vcdp->declBit(c+65241,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr decoded_128", false,-1);
        vcdp->declBit(c+65242,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr decoded_129", false,-1);
        vcdp->declBit(c+65243,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr decoded_130", false,-1);
        vcdp->declBit(c+65244,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr decoded_131", false,-1);
        vcdp->declBit(c+65245,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr decoded_132", false,-1);
        vcdp->declBit(c+65246,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr decoded_133", false,-1);
        vcdp->declBit(c+65247,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr decoded_134", false,-1);
        vcdp->declBit(c+65248,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr decoded_143", false,-1);
        vcdp->declBit(c+65249,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr decoded_144", false,-1);
        vcdp->declBit(c+65250,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr decoded_146", false,-1);
        vcdp->declQuad(c+36707,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr wdata", false,-1, 63,0);
        vcdp->declBit(c+32542,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr insn_cease", false,-1);
        vcdp->declBit(c+32543,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr insn_wfi", false,-1);
        vcdp->declBus(c+32544,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr addr_1", false,-1, 11,0);
        vcdp->declBit(c+32545,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr is_ret", false,-1);
        vcdp->declBit(c+32546,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr is_wfi", false,-1);
        vcdp->declBit(c+32547,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr is_sfence", false,-1);
        vcdp->declBit(c+32548,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr is_counter", false,-1);
        vcdp->declBit(c+65251,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr allow_wfi", false,-1);
        vcdp->declBit(c+32549,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr allow_sfence_vma", false,-1);
        vcdp->declBit(c+65252,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr allow_sret", false,-1);
        vcdp->declBus(c+32550,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr counter_addr", false,-1, 4,0);
        vcdp->declBit(c+32551,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr allow_counter", false,-1);
        vcdp->declBit(c+32552,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr csr_addr_legal", false,-1);
        vcdp->declBit(c+32553,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr csr_exists", false,-1);
        vcdp->declBus(c+32554,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_decode_0_write_flush_addr_m", false,-1, 11,0);
        vcdp->declBus(c+32555,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr debugTVec", false,-1, 11,0);
        vcdp->declQuad(c+32556,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr notDebugTVec_base", false,-1, 63,0);
        vcdp->declBus(c+32558,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr notDebugTVec_interruptOffset", false,-1, 7,0);
        vcdp->declQuad(c+32559,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr notDebugTVec_interruptVec", false,-1, 63,0);
        vcdp->declBit(c+32561,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr notDebugTVec_doVector", false,-1);
        vcdp->declQuad(c+32562,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr notDebugTVec", false,-1, 63,0);
        vcdp->declQuad(c+32564,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr tvec", false,-1, 63,0);
        vcdp->declQuad(c+65253,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr epc", false,-1, 39,0);
        vcdp->declBit(c+48602,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr io_status_cease_r", false,-1);
        vcdp->declBit(c+32566,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr csr_wen", false,-1);
        vcdp->declBit(c+36709,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr new_mstatus_sie", false,-1);
        vcdp->declBit(c+36710,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr new_mstatus_mie", false,-1);
        vcdp->declBit(c+36711,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr new_mstatus_spie", false,-1);
        vcdp->declBit(c+36712,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr new_mstatus_mpie", false,-1);
        vcdp->declBit(c+36713,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr new_mstatus_spp", false,-1);
        vcdp->declBus(c+36714,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr new_mstatus_mpp", false,-1, 1,0);
        vcdp->declBus(c+36715,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr new_mstatus_fs", false,-1, 1,0);
        vcdp->declBit(c+36716,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr new_mstatus_mprv", false,-1);
        vcdp->declBit(c+36717,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr new_mstatus_sum", false,-1);
        vcdp->declBit(c+36718,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr new_mstatus_mxr", false,-1);
        vcdp->declBit(c+36719,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr new_mstatus_tvm", false,-1);
        vcdp->declBit(c+36720,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr new_mstatus_tw", false,-1);
        vcdp->declBit(c+36721,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr new_mstatus_tsr", false,-1);
        vcdp->declBit(c+36722,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr f", false,-1);
        vcdp->declBit(c+32567,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr new_mip_ssip", false,-1);
        vcdp->declBit(c+32568,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr new_mip_stip", false,-1);
        vcdp->declBit(c+32569,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr new_mip_seip", false,-1);
        vcdp->declBus(c+36723,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr new_dcsr_prv", false,-1, 1,0);
        vcdp->declBit(c+36724,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr new_dcsr_step", false,-1);
        vcdp->declBit(c+36725,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr new_dcsr_ebreaku", false,-1);
        vcdp->declBit(c+36726,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr new_dcsr_ebreaks", false,-1);
        vcdp->declBit(c+36727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr new_dcsr_ebreakm", false,-1);
    }
}

void VTestHarness::traceInitThis__1280(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+34628,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr new_sip_ssip", false,-1);
        vcdp->declQuad(c+36728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr new_satp_ppn", false,-1, 43,0);
        vcdp->declBus(c+36730,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr new_satp_mode", false,-1, 3,0);
        vcdp->declBit(c+32570,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr newBPC_action", false,-1);
        vcdp->declBit(c+32571,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr newBPC_dmode", false,-1);
        vcdp->declBit(c+32572,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr dMode", false,-1);
        vcdp->declBit(c+36731,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr newCfg_r", false,-1);
        vcdp->declBit(c+36732,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr newCfg_w", false,-1);
        vcdp->declBit(c+36724,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr newCfg_x", false,-1);
        vcdp->declBus(c+36733,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr newCfg_a", false,-1, 1,0);
        vcdp->declBit(c+36734,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr newCfg_l", false,-1);
        vcdp->declBit(c+36735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr newCfg_1_r", false,-1);
        vcdp->declBit(c+36736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr newCfg_1_w", false,-1);
        vcdp->declBit(c+36737,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr newCfg_1_x", false,-1);
        vcdp->declBus(c+36738,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr newCfg_1_a", false,-1, 1,0);
        vcdp->declBit(c+36727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr newCfg_1_l", false,-1);
        vcdp->declBit(c+36739,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr newCfg_2_r", false,-1);
        vcdp->declBit(c+36740,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr newCfg_2_w", false,-1);
        vcdp->declBit(c+36741,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr newCfg_2_x", false,-1);
        vcdp->declBus(c+36742,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr newCfg_2_a", false,-1, 1,0);
        vcdp->declBit(c+36743,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr newCfg_2_l", false,-1);
        vcdp->declBit(c+36744,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr newCfg_3_r", false,-1);
        vcdp->declBit(c+36745,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr newCfg_3_w", false,-1);
        vcdp->declBit(c+36746,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr newCfg_3_x", false,-1);
        vcdp->declBus(c+36747,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr newCfg_3_a", false,-1, 1,0);
        vcdp->declBit(c+36748,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr newCfg_3_l", false,-1);
        vcdp->declBit(c+36749,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr newCfg_4_r", false,-1);
        vcdp->declBit(c+36750,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr newCfg_4_w", false,-1);
        vcdp->declBit(c+36751,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr newCfg_4_x", false,-1);
        vcdp->declBus(c+36752,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr newCfg_4_a", false,-1, 1,0);
        vcdp->declBit(c+36753,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr newCfg_4_l", false,-1);
        vcdp->declBit(c+36754,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr newCfg_5_r", false,-1);
        vcdp->declBit(c+36755,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr newCfg_5_w", false,-1);
        vcdp->declBit(c+36756,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr newCfg_5_x", false,-1);
        vcdp->declBus(c+36757,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr newCfg_5_a", false,-1, 1,0);
        vcdp->declBit(c+36758,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr newCfg_5_l", false,-1);
        vcdp->declBit(c+36759,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr newCfg_6_r", false,-1);
        vcdp->declBit(c+36760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr newCfg_6_w", false,-1);
        vcdp->declBit(c+36761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr newCfg_6_x", false,-1);
        vcdp->declBus(c+36762,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr newCfg_6_a", false,-1, 1,0);
        vcdp->declBit(c+36763,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr newCfg_6_l", false,-1);
        vcdp->declBit(c+36764,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr newCfg_7_r", false,-1);
        vcdp->declBit(c+36765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr newCfg_7_w", false,-1);
        vcdp->declBit(c+36766,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr newCfg_7_x", false,-1);
        vcdp->declBus(c+36767,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr newCfg_7_a", false,-1, 1,0);
        vcdp->declBit(c+36768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core csr newCfg_7_l", false,-1);
        vcdp->declBit(c+48449,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core bpu io_status_debug", false,-1);
        vcdp->declBus(c+48573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core bpu io_status_prv", false,-1, 1,0);
        vcdp->declBit(c+64954,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core bpu io_bp_0_control_action", false,-1);
        vcdp->declBus(c+64955,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core bpu io_bp_0_control_tmatch", false,-1, 1,0);
        vcdp->declBit(c+64956,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core bpu io_bp_0_control_m", false,-1);
        vcdp->declBit(c+64957,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core bpu io_bp_0_control_s", false,-1);
        vcdp->declBit(c+64958,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core bpu io_bp_0_control_u", false,-1);
        vcdp->declBit(c+64959,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core bpu io_bp_0_control_x", false,-1);
        vcdp->declBit(c+64960,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core bpu io_bp_0_control_w", false,-1);
        vcdp->declBit(c+64961,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core bpu io_bp_0_control_r", false,-1);
        vcdp->declQuad(c+64962,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core bpu io_bp_0_address", false,-1, 38,0);
        vcdp->declQuad(c+32286,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core bpu io_pc", false,-1, 38,0);
        vcdp->declQuad(c+64966,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core bpu io_ea", false,-1, 38,0);
        vcdp->declBit(c+32288,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core bpu io_xcpt_if", false,-1);
        vcdp->declBit(c+32289,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core bpu io_xcpt_ld", false,-1);
        vcdp->declBit(c+32290,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core bpu io_xcpt_st", false,-1);
        vcdp->declBit(c+32291,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core bpu io_debug_if", false,-1);
        vcdp->declBit(c+32292,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core bpu io_debug_ld", false,-1);
        vcdp->declBit(c+32293,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core bpu io_debug_st", false,-1);
        vcdp->declBit(c+32573,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core bpu en", false,-1);
        vcdp->declBit(c+32574,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core bpu r", false,-1);
        vcdp->declBit(c+32575,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core bpu w", false,-1);
        vcdp->declBit(c+32576,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core bpu x", false,-1);
        vcdp->declBit(c+64968,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core alu io_dw", false,-1);
        vcdp->declBus(c+64969,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core alu io_fn", false,-1, 3,0);
        vcdp->declQuad(c+32294,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core alu io_in2", false,-1, 63,0);
        vcdp->declQuad(c+32296,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core alu io_in1", false,-1, 63,0);
        vcdp->declQuad(c+32298,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core alu io_out", false,-1, 63,0);
        vcdp->declQuad(c+32300,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core alu io_adder_out", false,-1, 63,0);
        vcdp->declBit(c+32302,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core alu io_cmp_out", false,-1);
        vcdp->declQuad(c+32577,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core alu in2_inv", false,-1, 63,0);
        vcdp->declQuad(c+32579,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core alu in1_xor_in2", false,-1, 63,0);
        vcdp->declBit(c+32581,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core alu slt", false,-1);
        vcdp->declBus(c+32582,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core alu shamt", false,-1, 5,0);
        vcdp->declQuad(c+32583,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core alu shin_r", false,-1, 63,0);
        vcdp->declQuad(c+32585,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core alu shin", false,-1, 63,0);
        vcdp->declQuad(c+32587,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core alu shout_r", false,-1, 63,0);
        vcdp->declQuad(c+32589,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core alu shout_l", false,-1, 63,0);
        vcdp->declQuad(c+32591,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core alu shout", false,-1, 63,0);
        vcdp->declQuad(c+32593,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core alu logic_", false,-1, 63,0);
        vcdp->declQuad(c+32595,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core alu shift_logic", false,-1, 63,0);
        vcdp->declQuad(c+32597,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core alu out", false,-1, 63,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div reset", false,-1);
        vcdp->declBit(c+64970,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div io_req_ready", false,-1);
        vcdp->declBit(c+32303,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div io_req_valid", false,-1);
        vcdp->declBus(c+64969,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div io_req_bits_fn", false,-1, 3,0);
        vcdp->declBit(c+64968,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div io_req_bits_dw", false,-1);
        vcdp->declQuad(c+32304,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div io_req_bits_in1", false,-1, 63,0);
        vcdp->declQuad(c+32306,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div io_req_bits_in2", false,-1, 63,0);
        vcdp->declBus(c+64971,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div io_req_bits_tag", false,-1, 4,0);
        vcdp->declBit(c+32308,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div io_kill", false,-1);
        vcdp->declBit(c+32309,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div io_resp_ready", false,-1);
        vcdp->declBit(c+32310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div io_resp_valid", false,-1);
        vcdp->declQuad(c+32311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div io_resp_bits_data", false,-1, 63,0);
    }
}

void VTestHarness::traceInitThis__1281(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+64972,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div io_resp_bits_tag", false,-1, 4,0);
        vcdp->declBus(c+65255,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div state", false,-1, 2,0);
        vcdp->declBit(c+65256,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div req_dw", false,-1);
        vcdp->declBus(c+64972,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div req_tag", false,-1, 4,0);
        vcdp->declBus(c+65257,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div count", false,-1, 6,0);
        vcdp->declBit(c+65258,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div neg_out", false,-1);
        vcdp->declBit(c+65259,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div isHi", false,-1);
        vcdp->declBit(c+65260,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div resHi", false,-1);
        vcdp->declArray(c+65261,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div divisor", false,-1, 64,0);
        vcdp->declArray(c+65264,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div remainder", false,-1, 129,0);
        vcdp->declBit(c+65269,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div cmdMul", false,-1);
        vcdp->declBit(c+32599,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div cmdHi", false,-1);
        vcdp->declBit(c+65270,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div lhsSigned", false,-1);
        vcdp->declBit(c+65271,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div rhsSigned", false,-1);
        vcdp->declBit(c+32600,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div lhs_sign", false,-1);
        vcdp->declBus(c+32601,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div hi", false,-1, 31,0);
        vcdp->declQuad(c+32602,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div lhs_in", false,-1, 63,0);
        vcdp->declBit(c+32604,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div rhs_sign", false,-1);
        vcdp->declBus(c+32605,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div hi_1", false,-1, 31,0);
        vcdp->declArray(c+32606,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div subtractor", false,-1, 64,0);
        vcdp->declQuad(c+32609,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div result", false,-1, 63,0);
        vcdp->declQuad(c+32611,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div negated_remainder", false,-1, 63,0);
        vcdp->declArray(c+32613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div mulReg", false,-1, 128,0);
        vcdp->declBit(c+65272,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div mplierSign", false,-1);
        vcdp->declQuad(c+32618,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div mplier", false,-1, 63,0);
        vcdp->declArray(c+32620,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div accum", false,-1, 64,0);
        vcdp->declArray(c+32623,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div nextMulReg_hi", false,-1, 73,0);
        vcdp->declArray(c+32626,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div nextMulReg", false,-1, 129,0);
        vcdp->declBit(c+65273,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div nextMplierSign", false,-1);
        vcdp->declQuad(c+65274,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div eOutMask", false,-1, 63,0);
        vcdp->declBit(c+32631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div eOut", false,-1);
        vcdp->declArray(c+32632,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div eOutRes", false,-1, 128,0);
        vcdp->declArray(c+32637,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div nextMulReg1", false,-1, 128,0);
        vcdp->declBit(c+32642,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div unrolls_less", false,-1);
        vcdp->declArray(c+32643,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div unrolls_0", false,-1, 128,0);
        vcdp->declBit(c+32648,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div divby0", false,-1);
        vcdp->declBus(c+65276,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div divisorMSB_hi", false,-1, 31,0);
        vcdp->declBus(c+65277,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div divisorMSB_lo", false,-1, 31,0);
        vcdp->declBit(c+65278,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div divisorMSB_useHi", false,-1);
        vcdp->declBus(c+65279,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div divisorMSB_hi_1", false,-1, 15,0);
        vcdp->declBus(c+65280,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div divisorMSB_lo_1", false,-1, 15,0);
        vcdp->declBit(c+65281,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div divisorMSB_useHi_1", false,-1);
        vcdp->declBus(c+65282,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div divisorMSB_hi_2", false,-1, 7,0);
        vcdp->declBus(c+65283,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div divisorMSB_lo_2", false,-1, 7,0);
        vcdp->declBit(c+65284,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div divisorMSB_useHi_2", false,-1);
        vcdp->declBus(c+65285,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div divisorMSB_hi_3", false,-1, 3,0);
        vcdp->declBus(c+65286,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div divisorMSB_lo_3", false,-1, 3,0);
        vcdp->declBit(c+65287,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div divisorMSB_useHi_3", false,-1);
        vcdp->declBus(c+65288,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div divisorMSB_hi_4", false,-1, 3,0);
        vcdp->declBus(c+65289,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div divisorMSB_lo_4", false,-1, 3,0);
        vcdp->declBit(c+65290,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div divisorMSB_useHi_4", false,-1);
        vcdp->declBus(c+65291,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div divisorMSB_hi_5", false,-1, 7,0);
        vcdp->declBus(c+65292,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div divisorMSB_lo_5", false,-1, 7,0);
        vcdp->declBit(c+65293,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div divisorMSB_useHi_5", false,-1);
        vcdp->declBus(c+65294,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div divisorMSB_hi_6", false,-1, 3,0);
        vcdp->declBus(c+65295,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div divisorMSB_lo_6", false,-1, 3,0);
        vcdp->declBit(c+65296,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div divisorMSB_useHi_6", false,-1);
        vcdp->declBus(c+65297,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div divisorMSB_hi_7", false,-1, 3,0);
        vcdp->declBus(c+65298,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div divisorMSB_lo_7", false,-1, 3,0);
        vcdp->declBit(c+65299,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div divisorMSB_useHi_7", false,-1);
        vcdp->declBus(c+65300,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div divisorMSB_hi_8", false,-1, 15,0);
        vcdp->declBus(c+65301,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div divisorMSB_lo_8", false,-1, 15,0);
        vcdp->declBit(c+65302,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div divisorMSB_useHi_8", false,-1);
        vcdp->declBus(c+65303,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div divisorMSB_hi_9", false,-1, 7,0);
        vcdp->declBus(c+65304,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div divisorMSB_lo_9", false,-1, 7,0);
        vcdp->declBit(c+65305,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div divisorMSB_useHi_9", false,-1);
        vcdp->declBus(c+65306,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div divisorMSB_hi_10", false,-1, 3,0);
        vcdp->declBus(c+65307,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div divisorMSB_lo_10", false,-1, 3,0);
        vcdp->declBit(c+65308,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div divisorMSB_useHi_10", false,-1);
        vcdp->declBus(c+65309,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div divisorMSB_hi_11", false,-1, 3,0);
        vcdp->declBus(c+65310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div divisorMSB_lo_11", false,-1, 3,0);
        vcdp->declBit(c+65311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div divisorMSB_useHi_11", false,-1);
        vcdp->declBus(c+65312,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div divisorMSB_hi_12", false,-1, 7,0);
        vcdp->declBus(c+65313,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div divisorMSB_lo_12", false,-1, 7,0);
        vcdp->declBit(c+65314,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div divisorMSB_useHi_12", false,-1);
        vcdp->declBus(c+65315,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div divisorMSB_hi_13", false,-1, 3,0);
        vcdp->declBus(c+65316,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div divisorMSB_lo_13", false,-1, 3,0);
        vcdp->declBit(c+65317,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div divisorMSB_useHi_13", false,-1);
        vcdp->declBus(c+65318,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div divisorMSB_hi_14", false,-1, 3,0);
        vcdp->declBus(c+65319,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div divisorMSB_lo_14", false,-1, 3,0);
        vcdp->declBit(c+65320,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div divisorMSB_useHi_14", false,-1);
        vcdp->declBus(c+32649,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div divisorMSB", false,-1, 5,0);
        vcdp->declBus(c+65321,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div dividendMSB_hi", false,-1, 31,0);
        vcdp->declBus(c+65322,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div dividendMSB_lo", false,-1, 31,0);
        vcdp->declBit(c+65323,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div dividendMSB_useHi", false,-1);
        vcdp->declBus(c+65324,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div dividendMSB_hi_1", false,-1, 15,0);
        vcdp->declBus(c+65325,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div dividendMSB_lo_1", false,-1, 15,0);
        vcdp->declBit(c+65326,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div dividendMSB_useHi_1", false,-1);
        vcdp->declBus(c+65327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div dividendMSB_hi_2", false,-1, 7,0);
        vcdp->declBus(c+65328,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div dividendMSB_lo_2", false,-1, 7,0);
        vcdp->declBit(c+65329,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div dividendMSB_useHi_2", false,-1);
        vcdp->declBus(c+65330,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div dividendMSB_hi_3", false,-1, 3,0);
        vcdp->declBus(c+65331,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div dividendMSB_lo_3", false,-1, 3,0);
        vcdp->declBit(c+65332,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div dividendMSB_useHi_3", false,-1);
        vcdp->declBus(c+65333,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div dividendMSB_hi_4", false,-1, 3,0);
        vcdp->declBus(c+65334,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div dividendMSB_lo_4", false,-1, 3,0);
        vcdp->declBit(c+65335,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div dividendMSB_useHi_4", false,-1);
        vcdp->declBus(c+65336,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div dividendMSB_hi_5", false,-1, 7,0);
        vcdp->declBus(c+65337,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div dividendMSB_lo_5", false,-1, 7,0);
        vcdp->declBit(c+65338,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div dividendMSB_useHi_5", false,-1);
        vcdp->declBus(c+65339,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div dividendMSB_hi_6", false,-1, 3,0);
    }
}

void VTestHarness::traceInitThis__1282(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+65340,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div dividendMSB_lo_6", false,-1, 3,0);
        vcdp->declBit(c+65341,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div dividendMSB_useHi_6", false,-1);
        vcdp->declBus(c+65342,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div dividendMSB_hi_7", false,-1, 3,0);
        vcdp->declBus(c+65343,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div dividendMSB_lo_7", false,-1, 3,0);
        vcdp->declBit(c+65344,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div dividendMSB_useHi_7", false,-1);
        vcdp->declBus(c+65345,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div dividendMSB_hi_8", false,-1, 15,0);
        vcdp->declBus(c+65346,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div dividendMSB_lo_8", false,-1, 15,0);
        vcdp->declBit(c+65347,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div dividendMSB_useHi_8", false,-1);
        vcdp->declBus(c+65348,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div dividendMSB_hi_9", false,-1, 7,0);
        vcdp->declBus(c+65349,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div dividendMSB_lo_9", false,-1, 7,0);
        vcdp->declBit(c+65350,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div dividendMSB_useHi_9", false,-1);
        vcdp->declBus(c+65351,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div dividendMSB_hi_10", false,-1, 3,0);
        vcdp->declBus(c+65352,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div dividendMSB_lo_10", false,-1, 3,0);
        vcdp->declBit(c+65353,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div dividendMSB_useHi_10", false,-1);
        vcdp->declBus(c+65354,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div dividendMSB_hi_11", false,-1, 3,0);
        vcdp->declBus(c+65355,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div dividendMSB_lo_11", false,-1, 3,0);
        vcdp->declBit(c+65356,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div dividendMSB_useHi_11", false,-1);
        vcdp->declBus(c+65357,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div dividendMSB_hi_12", false,-1, 7,0);
        vcdp->declBus(c+65358,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div dividendMSB_lo_12", false,-1, 7,0);
        vcdp->declBit(c+65359,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div dividendMSB_useHi_12", false,-1);
        vcdp->declBus(c+65360,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div dividendMSB_hi_13", false,-1, 3,0);
        vcdp->declBus(c+65361,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div dividendMSB_lo_13", false,-1, 3,0);
        vcdp->declBit(c+65362,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div dividendMSB_useHi_13", false,-1);
        vcdp->declBus(c+65363,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div dividendMSB_hi_14", false,-1, 3,0);
        vcdp->declBus(c+65364,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div dividendMSB_lo_14", false,-1, 3,0);
        vcdp->declBit(c+65365,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div dividendMSB_useHi_14", false,-1);
        vcdp->declBus(c+32650,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div dividendMSB", false,-1, 5,0);
        vcdp->declBus(c+32651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div eOutPos", false,-1, 5,0);
        vcdp->declBit(c+32652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div eOut_1", false,-1);
        vcdp->declBit(c+65366,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div outMul", false,-1);
        vcdp->declBus(c+32653,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div loOut", false,-1, 31,0);
        vcdp->declBus(c+32654,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core div hiOut", false,-1, 31,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core PlusArgTimeout clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core PlusArgTimeout reset", false,-1);
        vcdp->declBus(c+64973,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core PlusArgTimeout io_count", false,-1, 31,0);
        vcdp->declBus(c+125,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core PlusArgTimeout plusarg_reader_out", false,-1, 31,0);
        vcdp->declArray(c+70355,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core PlusArgTimeout plusarg_reader FORMAT", false,-1, 143,0);
        vcdp->declBus(c+69734,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core PlusArgTimeout plusarg_reader WIDTH", false,-1, 31,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core PlusArgTimeout plusarg_reader DEFAULT", false,-1, 31,0);
        vcdp->declBus(c+125,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core PlusArgTimeout plusarg_reader out", false,-1, 31,0);
        vcdp->declBus(c+125,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile core PlusArgTimeout plusarg_reader myplus", false,-1, 31,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain clockNode auto_in_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain clockNode auto_in_reset", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain clockNode auto_out_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain clockNode auto_out_reset", false,-1);
        vcdp->declBit(c+10414,"TestHarness chiptop system tile_prci_domain buffer auto_in_1_a_ready", false,-1);
        vcdp->declBit(c+10415,"TestHarness chiptop system tile_prci_domain buffer auto_in_1_a_valid", false,-1);
        vcdp->declBus(c+10416,"TestHarness chiptop system tile_prci_domain buffer auto_in_1_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10417,"TestHarness chiptop system tile_prci_domain buffer auto_in_1_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+10418,"TestHarness chiptop system tile_prci_domain buffer auto_in_1_a_bits_size", false,-1, 3,0);
        vcdp->declBus(c+10419,"TestHarness chiptop system tile_prci_domain buffer auto_in_1_a_bits_source", false,-1, 1,0);
        vcdp->declBus(c+10420,"TestHarness chiptop system tile_prci_domain buffer auto_in_1_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+10421,"TestHarness chiptop system tile_prci_domain buffer auto_in_1_a_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+10422,"TestHarness chiptop system tile_prci_domain buffer auto_in_1_a_bits_data", false,-1, 127,0);
        vcdp->declBit(c+10426,"TestHarness chiptop system tile_prci_domain buffer auto_in_1_b_ready", false,-1);
        vcdp->declBit(c+10427,"TestHarness chiptop system tile_prci_domain buffer auto_in_1_b_valid", false,-1);
        vcdp->declBus(c+10428,"TestHarness chiptop system tile_prci_domain buffer auto_in_1_b_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10429,"TestHarness chiptop system tile_prci_domain buffer auto_in_1_b_bits_param", false,-1, 1,0);
        vcdp->declBus(c+10430,"TestHarness chiptop system tile_prci_domain buffer auto_in_1_b_bits_size", false,-1, 3,0);
        vcdp->declBus(c+10431,"TestHarness chiptop system tile_prci_domain buffer auto_in_1_b_bits_source", false,-1, 1,0);
        vcdp->declBus(c+10432,"TestHarness chiptop system tile_prci_domain buffer auto_in_1_b_bits_address", false,-1, 31,0);
        vcdp->declBus(c+48403,"TestHarness chiptop system tile_prci_domain buffer auto_in_1_b_bits_mask", false,-1, 15,0);
        vcdp->declBit(c+48404,"TestHarness chiptop system tile_prci_domain buffer auto_in_1_b_bits_corrupt", false,-1);
        vcdp->declBit(c+10433,"TestHarness chiptop system tile_prci_domain buffer auto_in_1_c_ready", false,-1);
        vcdp->declBit(c+10434,"TestHarness chiptop system tile_prci_domain buffer auto_in_1_c_valid", false,-1);
        vcdp->declBus(c+10435,"TestHarness chiptop system tile_prci_domain buffer auto_in_1_c_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10436,"TestHarness chiptop system tile_prci_domain buffer auto_in_1_c_bits_param", false,-1, 2,0);
        vcdp->declBus(c+10437,"TestHarness chiptop system tile_prci_domain buffer auto_in_1_c_bits_size", false,-1, 3,0);
        vcdp->declBus(c+48405,"TestHarness chiptop system tile_prci_domain buffer auto_in_1_c_bits_source", false,-1, 1,0);
        vcdp->declBus(c+48406,"TestHarness chiptop system tile_prci_domain buffer auto_in_1_c_bits_address", false,-1, 31,0);
        vcdp->declArray(c+10438,"TestHarness chiptop system tile_prci_domain buffer auto_in_1_c_bits_data", false,-1, 127,0);
        vcdp->declBit(c+10442,"TestHarness chiptop system tile_prci_domain buffer auto_in_1_d_ready", false,-1);
        vcdp->declBit(c+10443,"TestHarness chiptop system tile_prci_domain buffer auto_in_1_d_valid", false,-1);
        vcdp->declBus(c+10444,"TestHarness chiptop system tile_prci_domain buffer auto_in_1_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10445,"TestHarness chiptop system tile_prci_domain buffer auto_in_1_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+10446,"TestHarness chiptop system tile_prci_domain buffer auto_in_1_d_bits_size", false,-1, 3,0);
        vcdp->declBus(c+10447,"TestHarness chiptop system tile_prci_domain buffer auto_in_1_d_bits_source", false,-1, 1,0);
        vcdp->declBus(c+10448,"TestHarness chiptop system tile_prci_domain buffer auto_in_1_d_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+10449,"TestHarness chiptop system tile_prci_domain buffer auto_in_1_d_bits_denied", false,-1);
        vcdp->declArray(c+10450,"TestHarness chiptop system tile_prci_domain buffer auto_in_1_d_bits_data", false,-1, 127,0);
        vcdp->declBit(c+48407,"TestHarness chiptop system tile_prci_domain buffer auto_in_1_d_bits_corrupt", false,-1);
        vcdp->declBit(c+10454,"TestHarness chiptop system tile_prci_domain buffer auto_in_1_e_ready", false,-1);
        vcdp->declBit(c+10455,"TestHarness chiptop system tile_prci_domain buffer auto_in_1_e_valid", false,-1);
        vcdp->declBus(c+10448,"TestHarness chiptop system tile_prci_domain buffer auto_in_1_e_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+10456,"TestHarness chiptop system tile_prci_domain buffer auto_in_0_a_ready", false,-1);
        vcdp->declBit(c+10457,"TestHarness chiptop system tile_prci_domain buffer auto_in_0_a_valid", false,-1);
        vcdp->declBus(c+10458,"TestHarness chiptop system tile_prci_domain buffer auto_in_0_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10459,"TestHarness chiptop system tile_prci_domain buffer auto_in_0_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+10460,"TestHarness chiptop system tile_prci_domain buffer auto_in_0_a_bits_size", false,-1, 3,0);
        vcdp->declBus(c+10461,"TestHarness chiptop system tile_prci_domain buffer auto_in_0_a_bits_source", false,-1, 4,0);
        vcdp->declBus(c+10462,"TestHarness chiptop system tile_prci_domain buffer auto_in_0_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+10463,"TestHarness chiptop system tile_prci_domain buffer auto_in_0_a_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+48408,"TestHarness chiptop system tile_prci_domain buffer auto_in_0_a_bits_data", false,-1, 127,0);
        vcdp->declBit(c+48412,"TestHarness chiptop system tile_prci_domain buffer auto_in_0_a_bits_corrupt", false,-1);
        vcdp->declBit(c+10464,"TestHarness chiptop system tile_prci_domain buffer auto_in_0_d_ready", false,-1);
        vcdp->declBit(c+10465,"TestHarness chiptop system tile_prci_domain buffer auto_in_0_d_valid", false,-1);
        vcdp->declBus(c+10466,"TestHarness chiptop system tile_prci_domain buffer auto_in_0_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10467,"TestHarness chiptop system tile_prci_domain buffer auto_in_0_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+10468,"TestHarness chiptop system tile_prci_domain buffer auto_in_0_d_bits_size", false,-1, 3,0);
        vcdp->declBus(c+10469,"TestHarness chiptop system tile_prci_domain buffer auto_in_0_d_bits_source", false,-1, 4,0);
        vcdp->declBus(c+10470,"TestHarness chiptop system tile_prci_domain buffer auto_in_0_d_bits_sink", false,-1, 3,0);
    }
}

void VTestHarness::traceInitThis__1283(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+10471,"TestHarness chiptop system tile_prci_domain buffer auto_in_0_d_bits_denied", false,-1);
        vcdp->declArray(c+48413,"TestHarness chiptop system tile_prci_domain buffer auto_in_0_d_bits_data", false,-1, 127,0);
        vcdp->declBit(c+48417,"TestHarness chiptop system tile_prci_domain buffer auto_in_0_d_bits_corrupt", false,-1);
        vcdp->declBit(c+10414,"TestHarness chiptop system tile_prci_domain buffer auto_out_1_a_ready", false,-1);
        vcdp->declBit(c+10415,"TestHarness chiptop system tile_prci_domain buffer auto_out_1_a_valid", false,-1);
        vcdp->declBus(c+10416,"TestHarness chiptop system tile_prci_domain buffer auto_out_1_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10417,"TestHarness chiptop system tile_prci_domain buffer auto_out_1_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+10418,"TestHarness chiptop system tile_prci_domain buffer auto_out_1_a_bits_size", false,-1, 3,0);
        vcdp->declBus(c+10419,"TestHarness chiptop system tile_prci_domain buffer auto_out_1_a_bits_source", false,-1, 1,0);
        vcdp->declBus(c+10420,"TestHarness chiptop system tile_prci_domain buffer auto_out_1_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+10421,"TestHarness chiptop system tile_prci_domain buffer auto_out_1_a_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+10422,"TestHarness chiptop system tile_prci_domain buffer auto_out_1_a_bits_data", false,-1, 127,0);
        vcdp->declBit(c+10426,"TestHarness chiptop system tile_prci_domain buffer auto_out_1_b_ready", false,-1);
        vcdp->declBit(c+10427,"TestHarness chiptop system tile_prci_domain buffer auto_out_1_b_valid", false,-1);
        vcdp->declBus(c+10428,"TestHarness chiptop system tile_prci_domain buffer auto_out_1_b_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10429,"TestHarness chiptop system tile_prci_domain buffer auto_out_1_b_bits_param", false,-1, 1,0);
        vcdp->declBus(c+10430,"TestHarness chiptop system tile_prci_domain buffer auto_out_1_b_bits_size", false,-1, 3,0);
        vcdp->declBus(c+10431,"TestHarness chiptop system tile_prci_domain buffer auto_out_1_b_bits_source", false,-1, 1,0);
        vcdp->declBus(c+10432,"TestHarness chiptop system tile_prci_domain buffer auto_out_1_b_bits_address", false,-1, 31,0);
        vcdp->declBus(c+48403,"TestHarness chiptop system tile_prci_domain buffer auto_out_1_b_bits_mask", false,-1, 15,0);
        vcdp->declBit(c+48404,"TestHarness chiptop system tile_prci_domain buffer auto_out_1_b_bits_corrupt", false,-1);
        vcdp->declBit(c+10433,"TestHarness chiptop system tile_prci_domain buffer auto_out_1_c_ready", false,-1);
        vcdp->declBit(c+10434,"TestHarness chiptop system tile_prci_domain buffer auto_out_1_c_valid", false,-1);
        vcdp->declBus(c+10435,"TestHarness chiptop system tile_prci_domain buffer auto_out_1_c_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10436,"TestHarness chiptop system tile_prci_domain buffer auto_out_1_c_bits_param", false,-1, 2,0);
        vcdp->declBus(c+10437,"TestHarness chiptop system tile_prci_domain buffer auto_out_1_c_bits_size", false,-1, 3,0);
        vcdp->declBus(c+48405,"TestHarness chiptop system tile_prci_domain buffer auto_out_1_c_bits_source", false,-1, 1,0);
        vcdp->declBus(c+48406,"TestHarness chiptop system tile_prci_domain buffer auto_out_1_c_bits_address", false,-1, 31,0);
        vcdp->declArray(c+10438,"TestHarness chiptop system tile_prci_domain buffer auto_out_1_c_bits_data", false,-1, 127,0);
        vcdp->declBit(c+10442,"TestHarness chiptop system tile_prci_domain buffer auto_out_1_d_ready", false,-1);
        vcdp->declBit(c+10443,"TestHarness chiptop system tile_prci_domain buffer auto_out_1_d_valid", false,-1);
        vcdp->declBus(c+10444,"TestHarness chiptop system tile_prci_domain buffer auto_out_1_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10445,"TestHarness chiptop system tile_prci_domain buffer auto_out_1_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+10446,"TestHarness chiptop system tile_prci_domain buffer auto_out_1_d_bits_size", false,-1, 3,0);
        vcdp->declBus(c+10447,"TestHarness chiptop system tile_prci_domain buffer auto_out_1_d_bits_source", false,-1, 1,0);
        vcdp->declBus(c+10448,"TestHarness chiptop system tile_prci_domain buffer auto_out_1_d_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+10449,"TestHarness chiptop system tile_prci_domain buffer auto_out_1_d_bits_denied", false,-1);
        vcdp->declArray(c+10450,"TestHarness chiptop system tile_prci_domain buffer auto_out_1_d_bits_data", false,-1, 127,0);
        vcdp->declBit(c+48407,"TestHarness chiptop system tile_prci_domain buffer auto_out_1_d_bits_corrupt", false,-1);
        vcdp->declBit(c+10454,"TestHarness chiptop system tile_prci_domain buffer auto_out_1_e_ready", false,-1);
        vcdp->declBit(c+10455,"TestHarness chiptop system tile_prci_domain buffer auto_out_1_e_valid", false,-1);
        vcdp->declBus(c+10448,"TestHarness chiptop system tile_prci_domain buffer auto_out_1_e_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+10456,"TestHarness chiptop system tile_prci_domain buffer auto_out_0_a_ready", false,-1);
        vcdp->declBit(c+10457,"TestHarness chiptop system tile_prci_domain buffer auto_out_0_a_valid", false,-1);
        vcdp->declBus(c+10458,"TestHarness chiptop system tile_prci_domain buffer auto_out_0_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10459,"TestHarness chiptop system tile_prci_domain buffer auto_out_0_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+10460,"TestHarness chiptop system tile_prci_domain buffer auto_out_0_a_bits_size", false,-1, 3,0);
        vcdp->declBus(c+10461,"TestHarness chiptop system tile_prci_domain buffer auto_out_0_a_bits_source", false,-1, 4,0);
        vcdp->declBus(c+10462,"TestHarness chiptop system tile_prci_domain buffer auto_out_0_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+10463,"TestHarness chiptop system tile_prci_domain buffer auto_out_0_a_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+48408,"TestHarness chiptop system tile_prci_domain buffer auto_out_0_a_bits_data", false,-1, 127,0);
        vcdp->declBit(c+48412,"TestHarness chiptop system tile_prci_domain buffer auto_out_0_a_bits_corrupt", false,-1);
        vcdp->declBit(c+10464,"TestHarness chiptop system tile_prci_domain buffer auto_out_0_d_ready", false,-1);
        vcdp->declBit(c+10465,"TestHarness chiptop system tile_prci_domain buffer auto_out_0_d_valid", false,-1);
        vcdp->declBus(c+10466,"TestHarness chiptop system tile_prci_domain buffer auto_out_0_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10467,"TestHarness chiptop system tile_prci_domain buffer auto_out_0_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+10468,"TestHarness chiptop system tile_prci_domain buffer auto_out_0_d_bits_size", false,-1, 3,0);
        vcdp->declBus(c+10469,"TestHarness chiptop system tile_prci_domain buffer auto_out_0_d_bits_source", false,-1, 4,0);
        vcdp->declBus(c+10470,"TestHarness chiptop system tile_prci_domain buffer auto_out_0_d_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+10471,"TestHarness chiptop system tile_prci_domain buffer auto_out_0_d_bits_denied", false,-1);
        vcdp->declArray(c+48413,"TestHarness chiptop system tile_prci_domain buffer auto_out_0_d_bits_data", false,-1, 127,0);
        vcdp->declBit(c+48417,"TestHarness chiptop system tile_prci_domain buffer auto_out_0_d_bits_corrupt", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain buffer_1 clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain buffer_1 reset", false,-1);
        vcdp->declBit(c+10414,"TestHarness chiptop system tile_prci_domain buffer_1 auto_in_1_a_ready", false,-1);
        vcdp->declBit(c+10415,"TestHarness chiptop system tile_prci_domain buffer_1 auto_in_1_a_valid", false,-1);
        vcdp->declBus(c+10416,"TestHarness chiptop system tile_prci_domain buffer_1 auto_in_1_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10417,"TestHarness chiptop system tile_prci_domain buffer_1 auto_in_1_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+10418,"TestHarness chiptop system tile_prci_domain buffer_1 auto_in_1_a_bits_size", false,-1, 3,0);
        vcdp->declBus(c+10419,"TestHarness chiptop system tile_prci_domain buffer_1 auto_in_1_a_bits_source", false,-1, 1,0);
        vcdp->declBus(c+10420,"TestHarness chiptop system tile_prci_domain buffer_1 auto_in_1_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+10421,"TestHarness chiptop system tile_prci_domain buffer_1 auto_in_1_a_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+10422,"TestHarness chiptop system tile_prci_domain buffer_1 auto_in_1_a_bits_data", false,-1, 127,0);
        vcdp->declBit(c+10426,"TestHarness chiptop system tile_prci_domain buffer_1 auto_in_1_b_ready", false,-1);
        vcdp->declBit(c+10427,"TestHarness chiptop system tile_prci_domain buffer_1 auto_in_1_b_valid", false,-1);
        vcdp->declBus(c+10428,"TestHarness chiptop system tile_prci_domain buffer_1 auto_in_1_b_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10429,"TestHarness chiptop system tile_prci_domain buffer_1 auto_in_1_b_bits_param", false,-1, 1,0);
        vcdp->declBus(c+10430,"TestHarness chiptop system tile_prci_domain buffer_1 auto_in_1_b_bits_size", false,-1, 3,0);
        vcdp->declBus(c+10431,"TestHarness chiptop system tile_prci_domain buffer_1 auto_in_1_b_bits_source", false,-1, 1,0);
        vcdp->declBus(c+10432,"TestHarness chiptop system tile_prci_domain buffer_1 auto_in_1_b_bits_address", false,-1, 31,0);
        vcdp->declBus(c+48403,"TestHarness chiptop system tile_prci_domain buffer_1 auto_in_1_b_bits_mask", false,-1, 15,0);
        vcdp->declBit(c+48404,"TestHarness chiptop system tile_prci_domain buffer_1 auto_in_1_b_bits_corrupt", false,-1);
        vcdp->declBit(c+10433,"TestHarness chiptop system tile_prci_domain buffer_1 auto_in_1_c_ready", false,-1);
        vcdp->declBit(c+10434,"TestHarness chiptop system tile_prci_domain buffer_1 auto_in_1_c_valid", false,-1);
        vcdp->declBus(c+10435,"TestHarness chiptop system tile_prci_domain buffer_1 auto_in_1_c_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10436,"TestHarness chiptop system tile_prci_domain buffer_1 auto_in_1_c_bits_param", false,-1, 2,0);
        vcdp->declBus(c+10437,"TestHarness chiptop system tile_prci_domain buffer_1 auto_in_1_c_bits_size", false,-1, 3,0);
        vcdp->declBus(c+48405,"TestHarness chiptop system tile_prci_domain buffer_1 auto_in_1_c_bits_source", false,-1, 1,0);
        vcdp->declBus(c+48406,"TestHarness chiptop system tile_prci_domain buffer_1 auto_in_1_c_bits_address", false,-1, 31,0);
        vcdp->declArray(c+10438,"TestHarness chiptop system tile_prci_domain buffer_1 auto_in_1_c_bits_data", false,-1, 127,0);
        vcdp->declBit(c+10442,"TestHarness chiptop system tile_prci_domain buffer_1 auto_in_1_d_ready", false,-1);
        vcdp->declBit(c+10443,"TestHarness chiptop system tile_prci_domain buffer_1 auto_in_1_d_valid", false,-1);
        vcdp->declBus(c+10444,"TestHarness chiptop system tile_prci_domain buffer_1 auto_in_1_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10445,"TestHarness chiptop system tile_prci_domain buffer_1 auto_in_1_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+10446,"TestHarness chiptop system tile_prci_domain buffer_1 auto_in_1_d_bits_size", false,-1, 3,0);
        vcdp->declBus(c+10447,"TestHarness chiptop system tile_prci_domain buffer_1 auto_in_1_d_bits_source", false,-1, 1,0);
        vcdp->declBus(c+10448,"TestHarness chiptop system tile_prci_domain buffer_1 auto_in_1_d_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+10449,"TestHarness chiptop system tile_prci_domain buffer_1 auto_in_1_d_bits_denied", false,-1);
        vcdp->declArray(c+10450,"TestHarness chiptop system tile_prci_domain buffer_1 auto_in_1_d_bits_data", false,-1, 127,0);
        vcdp->declBit(c+48407,"TestHarness chiptop system tile_prci_domain buffer_1 auto_in_1_d_bits_corrupt", false,-1);
        vcdp->declBit(c+10454,"TestHarness chiptop system tile_prci_domain buffer_1 auto_in_1_e_ready", false,-1);
    }
}

void VTestHarness::traceInitThis__1284(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+10455,"TestHarness chiptop system tile_prci_domain buffer_1 auto_in_1_e_valid", false,-1);
        vcdp->declBus(c+10448,"TestHarness chiptop system tile_prci_domain buffer_1 auto_in_1_e_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+10456,"TestHarness chiptop system tile_prci_domain buffer_1 auto_in_0_a_ready", false,-1);
        vcdp->declBit(c+10457,"TestHarness chiptop system tile_prci_domain buffer_1 auto_in_0_a_valid", false,-1);
        vcdp->declBus(c+10458,"TestHarness chiptop system tile_prci_domain buffer_1 auto_in_0_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10459,"TestHarness chiptop system tile_prci_domain buffer_1 auto_in_0_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+10460,"TestHarness chiptop system tile_prci_domain buffer_1 auto_in_0_a_bits_size", false,-1, 3,0);
        vcdp->declBus(c+10461,"TestHarness chiptop system tile_prci_domain buffer_1 auto_in_0_a_bits_source", false,-1, 4,0);
        vcdp->declBus(c+10462,"TestHarness chiptop system tile_prci_domain buffer_1 auto_in_0_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+10463,"TestHarness chiptop system tile_prci_domain buffer_1 auto_in_0_a_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+48408,"TestHarness chiptop system tile_prci_domain buffer_1 auto_in_0_a_bits_data", false,-1, 127,0);
        vcdp->declBit(c+48412,"TestHarness chiptop system tile_prci_domain buffer_1 auto_in_0_a_bits_corrupt", false,-1);
        vcdp->declBit(c+10464,"TestHarness chiptop system tile_prci_domain buffer_1 auto_in_0_d_ready", false,-1);
        vcdp->declBit(c+10465,"TestHarness chiptop system tile_prci_domain buffer_1 auto_in_0_d_valid", false,-1);
        vcdp->declBus(c+10466,"TestHarness chiptop system tile_prci_domain buffer_1 auto_in_0_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10467,"TestHarness chiptop system tile_prci_domain buffer_1 auto_in_0_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+10468,"TestHarness chiptop system tile_prci_domain buffer_1 auto_in_0_d_bits_size", false,-1, 3,0);
        vcdp->declBus(c+10469,"TestHarness chiptop system tile_prci_domain buffer_1 auto_in_0_d_bits_source", false,-1, 4,0);
        vcdp->declBus(c+10470,"TestHarness chiptop system tile_prci_domain buffer_1 auto_in_0_d_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+10471,"TestHarness chiptop system tile_prci_domain buffer_1 auto_in_0_d_bits_denied", false,-1);
        vcdp->declArray(c+48413,"TestHarness chiptop system tile_prci_domain buffer_1 auto_in_0_d_bits_data", false,-1, 127,0);
        vcdp->declBit(c+48417,"TestHarness chiptop system tile_prci_domain buffer_1 auto_in_0_d_bits_corrupt", false,-1);
        vcdp->declBit(c+1409,"TestHarness chiptop system tile_prci_domain buffer_1 auto_out_1_a_ready", false,-1);
        vcdp->declBit(c+1410,"TestHarness chiptop system tile_prci_domain buffer_1 auto_out_1_a_valid", false,-1);
        vcdp->declBus(c+1411,"TestHarness chiptop system tile_prci_domain buffer_1 auto_out_1_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1412,"TestHarness chiptop system tile_prci_domain buffer_1 auto_out_1_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1413,"TestHarness chiptop system tile_prci_domain buffer_1 auto_out_1_a_bits_size", false,-1, 3,0);
        vcdp->declBus(c+1414,"TestHarness chiptop system tile_prci_domain buffer_1 auto_out_1_a_bits_source", false,-1, 1,0);
        vcdp->declBus(c+1415,"TestHarness chiptop system tile_prci_domain buffer_1 auto_out_1_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+1416,"TestHarness chiptop system tile_prci_domain buffer_1 auto_out_1_a_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+1417,"TestHarness chiptop system tile_prci_domain buffer_1 auto_out_1_a_bits_data", false,-1, 127,0);
        vcdp->declBit(c+1421,"TestHarness chiptop system tile_prci_domain buffer_1 auto_out_1_a_bits_corrupt", false,-1);
        vcdp->declBit(c+1422,"TestHarness chiptop system tile_prci_domain buffer_1 auto_out_1_b_ready", false,-1);
        vcdp->declBit(c+1423,"TestHarness chiptop system tile_prci_domain buffer_1 auto_out_1_b_valid", false,-1);
        vcdp->declBus(c+1424,"TestHarness chiptop system tile_prci_domain buffer_1 auto_out_1_b_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1425,"TestHarness chiptop system tile_prci_domain buffer_1 auto_out_1_b_bits_address", false,-1, 31,0);
        vcdp->declBit(c+1426,"TestHarness chiptop system tile_prci_domain buffer_1 auto_out_1_c_ready", false,-1);
        vcdp->declBit(c+1427,"TestHarness chiptop system tile_prci_domain buffer_1 auto_out_1_c_valid", false,-1);
        vcdp->declBus(c+1428,"TestHarness chiptop system tile_prci_domain buffer_1 auto_out_1_c_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1429,"TestHarness chiptop system tile_prci_domain buffer_1 auto_out_1_c_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1430,"TestHarness chiptop system tile_prci_domain buffer_1 auto_out_1_c_bits_size", false,-1, 3,0);
        vcdp->declBus(c+1431,"TestHarness chiptop system tile_prci_domain buffer_1 auto_out_1_c_bits_source", false,-1, 1,0);
        vcdp->declBus(c+1432,"TestHarness chiptop system tile_prci_domain buffer_1 auto_out_1_c_bits_address", false,-1, 31,0);
        vcdp->declArray(c+40478,"TestHarness chiptop system tile_prci_domain buffer_1 auto_out_1_c_bits_data", false,-1, 127,0);
        vcdp->declBit(c+40482,"TestHarness chiptop system tile_prci_domain buffer_1 auto_out_1_c_bits_corrupt", false,-1);
        vcdp->declBit(c+1433,"TestHarness chiptop system tile_prci_domain buffer_1 auto_out_1_d_ready", false,-1);
        vcdp->declBit(c+1434,"TestHarness chiptop system tile_prci_domain buffer_1 auto_out_1_d_valid", false,-1);
        vcdp->declBus(c+1435,"TestHarness chiptop system tile_prci_domain buffer_1 auto_out_1_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1436,"TestHarness chiptop system tile_prci_domain buffer_1 auto_out_1_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1437,"TestHarness chiptop system tile_prci_domain buffer_1 auto_out_1_d_bits_size", false,-1, 3,0);
        vcdp->declBus(c+1438,"TestHarness chiptop system tile_prci_domain buffer_1 auto_out_1_d_bits_source", false,-1, 1,0);
        vcdp->declBus(c+1439,"TestHarness chiptop system tile_prci_domain buffer_1 auto_out_1_d_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+1440,"TestHarness chiptop system tile_prci_domain buffer_1 auto_out_1_d_bits_denied", false,-1);
        vcdp->declArray(c+1441,"TestHarness chiptop system tile_prci_domain buffer_1 auto_out_1_d_bits_data", false,-1, 127,0);
        vcdp->declBit(c+1445,"TestHarness chiptop system tile_prci_domain buffer_1 auto_out_1_d_bits_corrupt", false,-1);
        vcdp->declBit(c+1446,"TestHarness chiptop system tile_prci_domain buffer_1 auto_out_1_e_valid", false,-1);
        vcdp->declBus(c+1447,"TestHarness chiptop system tile_prci_domain buffer_1 auto_out_1_e_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+1448,"TestHarness chiptop system tile_prci_domain buffer_1 auto_out_0_a_ready", false,-1);
        vcdp->declBit(c+1449,"TestHarness chiptop system tile_prci_domain buffer_1 auto_out_0_a_valid", false,-1);
        vcdp->declBus(c+1450,"TestHarness chiptop system tile_prci_domain buffer_1 auto_out_0_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1451,"TestHarness chiptop system tile_prci_domain buffer_1 auto_out_0_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1452,"TestHarness chiptop system tile_prci_domain buffer_1 auto_out_0_a_bits_size", false,-1, 3,0);
        vcdp->declBus(c+1453,"TestHarness chiptop system tile_prci_domain buffer_1 auto_out_0_a_bits_source", false,-1, 4,0);
        vcdp->declBus(c+1454,"TestHarness chiptop system tile_prci_domain buffer_1 auto_out_0_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+1455,"TestHarness chiptop system tile_prci_domain buffer_1 auto_out_0_a_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+1456,"TestHarness chiptop system tile_prci_domain buffer_1 auto_out_0_a_bits_data", false,-1, 127,0);
        vcdp->declBit(c+1460,"TestHarness chiptop system tile_prci_domain buffer_1 auto_out_0_a_bits_corrupt", false,-1);
        vcdp->declBit(c+1461,"TestHarness chiptop system tile_prci_domain buffer_1 auto_out_0_d_ready", false,-1);
        vcdp->declBit(c+1462,"TestHarness chiptop system tile_prci_domain buffer_1 auto_out_0_d_valid", false,-1);
        vcdp->declBus(c+1463,"TestHarness chiptop system tile_prci_domain buffer_1 auto_out_0_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1464,"TestHarness chiptop system tile_prci_domain buffer_1 auto_out_0_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1465,"TestHarness chiptop system tile_prci_domain buffer_1 auto_out_0_d_bits_size", false,-1, 3,0);
        vcdp->declBus(c+1466,"TestHarness chiptop system tile_prci_domain buffer_1 auto_out_0_d_bits_source", false,-1, 4,0);
        vcdp->declBus(c+1467,"TestHarness chiptop system tile_prci_domain buffer_1 auto_out_0_d_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+1468,"TestHarness chiptop system tile_prci_domain buffer_1 auto_out_0_d_bits_denied", false,-1);
        vcdp->declArray(c+1469,"TestHarness chiptop system tile_prci_domain buffer_1 auto_out_0_d_bits_data", false,-1, 127,0);
        vcdp->declBit(c+1473,"TestHarness chiptop system tile_prci_domain buffer_1 auto_out_0_d_bits_corrupt", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_reset", false,-1);
        vcdp->declBit(c+10456,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_io_in_a_ready", false,-1);
        vcdp->declBit(c+10457,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_io_in_a_valid", false,-1);
        vcdp->declBus(c+10458,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_io_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10459,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_io_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+10460,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_io_in_a_bits_size", false,-1, 3,0);
        vcdp->declBus(c+10461,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_io_in_a_bits_source", false,-1, 4,0);
        vcdp->declBus(c+10462,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_io_in_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+10463,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_io_in_a_bits_mask", false,-1, 15,0);
        vcdp->declBit(c+48412,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_io_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+10464,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_io_in_d_ready", false,-1);
        vcdp->declBit(c+10465,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_io_in_d_valid", false,-1);
        vcdp->declBus(c+10466,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_io_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10467,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_io_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+10468,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_io_in_d_bits_size", false,-1, 3,0);
        vcdp->declBus(c+10469,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_io_in_d_bits_source", false,-1, 4,0);
        vcdp->declBus(c+10470,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_io_in_d_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+10471,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_io_in_d_bits_denied", false,-1);
        vcdp->declBit(c+48417,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_io_in_d_bits_corrupt", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1_reset", false,-1);
        vcdp->declBit(c+10414,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1_io_in_a_ready", false,-1);
        vcdp->declBit(c+10415,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1_io_in_a_valid", false,-1);
    }
}

void VTestHarness::traceInitThis__1285(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+10416,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1_io_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10417,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1_io_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+10418,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1_io_in_a_bits_size", false,-1, 3,0);
        vcdp->declBus(c+10419,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1_io_in_a_bits_source", false,-1, 1,0);
        vcdp->declBus(c+10420,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1_io_in_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+10421,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1_io_in_a_bits_mask", false,-1, 15,0);
        vcdp->declBit(c+10426,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1_io_in_b_ready", false,-1);
        vcdp->declBit(c+10427,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1_io_in_b_valid", false,-1);
        vcdp->declBus(c+10428,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1_io_in_b_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10429,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1_io_in_b_bits_param", false,-1, 1,0);
        vcdp->declBus(c+10430,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1_io_in_b_bits_size", false,-1, 3,0);
        vcdp->declBus(c+10431,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1_io_in_b_bits_source", false,-1, 1,0);
        vcdp->declBus(c+10432,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1_io_in_b_bits_address", false,-1, 31,0);
        vcdp->declBus(c+48403,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1_io_in_b_bits_mask", false,-1, 15,0);
        vcdp->declBit(c+48404,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1_io_in_b_bits_corrupt", false,-1);
        vcdp->declBit(c+10433,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1_io_in_c_ready", false,-1);
        vcdp->declBit(c+10434,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1_io_in_c_valid", false,-1);
        vcdp->declBus(c+10435,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1_io_in_c_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10436,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1_io_in_c_bits_param", false,-1, 2,0);
        vcdp->declBus(c+10437,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1_io_in_c_bits_size", false,-1, 3,0);
        vcdp->declBus(c+48405,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1_io_in_c_bits_source", false,-1, 1,0);
        vcdp->declBus(c+48406,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1_io_in_c_bits_address", false,-1, 31,0);
        vcdp->declBit(c+10442,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1_io_in_d_ready", false,-1);
        vcdp->declBit(c+10443,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1_io_in_d_valid", false,-1);
        vcdp->declBus(c+10444,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1_io_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10445,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1_io_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+10446,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1_io_in_d_bits_size", false,-1, 3,0);
        vcdp->declBus(c+10447,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1_io_in_d_bits_source", false,-1, 1,0);
        vcdp->declBus(c+10448,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1_io_in_d_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+10449,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1_io_in_d_bits_denied", false,-1);
        vcdp->declBit(c+48407,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1_io_in_d_bits_corrupt", false,-1);
        vcdp->declBit(c+10454,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1_io_in_e_ready", false,-1);
        vcdp->declBit(c+10455,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1_io_in_e_valid", false,-1);
        vcdp->declBus(c+10448,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1_io_in_e_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q_reset", false,-1);
        vcdp->declBit(c+10456,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q_io_enq_ready", false,-1);
        vcdp->declBit(c+10457,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q_io_enq_valid", false,-1);
        vcdp->declBus(c+10458,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q_io_enq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10459,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q_io_enq_bits_param", false,-1, 2,0);
        vcdp->declBus(c+10460,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q_io_enq_bits_size", false,-1, 3,0);
        vcdp->declBus(c+10461,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q_io_enq_bits_source", false,-1, 4,0);
        vcdp->declBus(c+10462,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q_io_enq_bits_address", false,-1, 31,0);
        vcdp->declBus(c+10463,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q_io_enq_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+48408,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q_io_enq_bits_data", false,-1, 127,0);
        vcdp->declBit(c+48412,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q_io_enq_bits_corrupt", false,-1);
        vcdp->declBit(c+1448,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q_io_deq_ready", false,-1);
        vcdp->declBit(c+1449,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q_io_deq_valid", false,-1);
        vcdp->declBus(c+1450,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q_io_deq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1451,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q_io_deq_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1452,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q_io_deq_bits_size", false,-1, 3,0);
        vcdp->declBus(c+1453,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q_io_deq_bits_source", false,-1, 4,0);
        vcdp->declBus(c+1454,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q_io_deq_bits_address", false,-1, 31,0);
        vcdp->declBus(c+1455,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q_io_deq_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+1456,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q_io_deq_bits_data", false,-1, 127,0);
        vcdp->declBit(c+1460,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_0_a_q_io_deq_bits_corrupt", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q_reset", false,-1);
        vcdp->declBit(c+1461,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q_io_enq_ready", false,-1);
        vcdp->declBit(c+1462,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q_io_enq_valid", false,-1);
        vcdp->declBus(c+1463,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q_io_enq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1464,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q_io_enq_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1465,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q_io_enq_bits_size", false,-1, 3,0);
        vcdp->declBus(c+1466,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q_io_enq_bits_source", false,-1, 4,0);
        vcdp->declBus(c+1467,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q_io_enq_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+1468,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q_io_enq_bits_denied", false,-1);
        vcdp->declArray(c+1469,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q_io_enq_bits_data", false,-1, 127,0);
        vcdp->declBit(c+1473,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q_io_enq_bits_corrupt", false,-1);
        vcdp->declBit(c+10464,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q_io_deq_ready", false,-1);
        vcdp->declBit(c+10465,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q_io_deq_valid", false,-1);
        vcdp->declBus(c+10466,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q_io_deq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10467,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q_io_deq_bits_param", false,-1, 1,0);
        vcdp->declBus(c+10468,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q_io_deq_bits_size", false,-1, 3,0);
        vcdp->declBus(c+10469,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q_io_deq_bits_source", false,-1, 4,0);
        vcdp->declBus(c+10470,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q_io_deq_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+10471,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q_io_deq_bits_denied", false,-1);
        vcdp->declArray(c+48413,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q_io_deq_bits_data", false,-1, 127,0);
        vcdp->declBit(c+48417,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_0_d_q_io_deq_bits_corrupt", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q_reset", false,-1);
        vcdp->declBit(c+10414,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q_io_enq_ready", false,-1);
        vcdp->declBit(c+10415,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q_io_enq_valid", false,-1);
        vcdp->declBus(c+10416,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q_io_enq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10417,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q_io_enq_bits_param", false,-1, 2,0);
        vcdp->declBus(c+10418,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q_io_enq_bits_size", false,-1, 3,0);
        vcdp->declBus(c+10419,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q_io_enq_bits_source", false,-1, 1,0);
        vcdp->declBus(c+10420,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q_io_enq_bits_address", false,-1, 31,0);
        vcdp->declBus(c+10421,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q_io_enq_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+10422,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q_io_enq_bits_data", false,-1, 127,0);
        vcdp->declBit(c+1409,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q_io_deq_ready", false,-1);
        vcdp->declBit(c+1410,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q_io_deq_valid", false,-1);
        vcdp->declBus(c+1411,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q_io_deq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1412,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q_io_deq_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1413,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q_io_deq_bits_size", false,-1, 3,0);
        vcdp->declBus(c+1414,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q_io_deq_bits_source", false,-1, 1,0);
        vcdp->declBus(c+1415,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q_io_deq_bits_address", false,-1, 31,0);
        vcdp->declBus(c+1416,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q_io_deq_bits_mask", false,-1, 15,0);
        vcdp->declArray(c+1417,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q_io_deq_bits_data", false,-1, 127,0);
        vcdp->declBit(c+1421,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_a_q_io_deq_bits_corrupt", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q_reset", false,-1);
    }
}

void VTestHarness::traceInitThis__1286(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+1433,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q_io_enq_ready", false,-1);
        vcdp->declBit(c+1434,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q_io_enq_valid", false,-1);
        vcdp->declBus(c+1435,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q_io_enq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1436,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q_io_enq_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1437,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q_io_enq_bits_size", false,-1, 3,0);
        vcdp->declBus(c+1438,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q_io_enq_bits_source", false,-1, 1,0);
        vcdp->declBus(c+1439,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q_io_enq_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+1440,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q_io_enq_bits_denied", false,-1);
        vcdp->declArray(c+1441,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q_io_enq_bits_data", false,-1, 127,0);
        vcdp->declBit(c+1445,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q_io_enq_bits_corrupt", false,-1);
        vcdp->declBit(c+10442,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q_io_deq_ready", false,-1);
        vcdp->declBit(c+10443,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q_io_deq_valid", false,-1);
        vcdp->declBus(c+10444,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q_io_deq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10445,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q_io_deq_bits_param", false,-1, 1,0);
        vcdp->declBus(c+10446,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q_io_deq_bits_size", false,-1, 3,0);
        vcdp->declBus(c+10447,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q_io_deq_bits_source", false,-1, 1,0);
        vcdp->declBus(c+10448,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q_io_deq_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+10449,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q_io_deq_bits_denied", false,-1);
        vcdp->declArray(c+10450,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q_io_deq_bits_data", false,-1, 127,0);
        vcdp->declBit(c+48407,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_d_q_io_deq_bits_corrupt", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_b_q_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_b_q_reset", false,-1);
        vcdp->declBit(c+1422,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_b_q_io_enq_ready", false,-1);
        vcdp->declBit(c+1423,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_b_q_io_enq_valid", false,-1);
        vcdp->declBus(c+1424,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_b_q_io_enq_bits_param", false,-1, 1,0);
        vcdp->declBus(c+1425,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_b_q_io_enq_bits_address", false,-1, 31,0);
        vcdp->declBit(c+10426,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_b_q_io_deq_ready", false,-1);
        vcdp->declBit(c+10427,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_b_q_io_deq_valid", false,-1);
        vcdp->declBus(c+10428,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_b_q_io_deq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10429,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_b_q_io_deq_bits_param", false,-1, 1,0);
        vcdp->declBus(c+10430,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_b_q_io_deq_bits_size", false,-1, 3,0);
        vcdp->declBus(c+10431,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_b_q_io_deq_bits_source", false,-1, 1,0);
        vcdp->declBus(c+10432,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_b_q_io_deq_bits_address", false,-1, 31,0);
        vcdp->declBus(c+48403,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_b_q_io_deq_bits_mask", false,-1, 15,0);
        vcdp->declBit(c+48404,"TestHarness chiptop system tile_prci_domain buffer_1 bundleIn_1_b_q_io_deq_bits_corrupt", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q_reset", false,-1);
        vcdp->declBit(c+10433,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q_io_enq_ready", false,-1);
        vcdp->declBit(c+10434,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q_io_enq_valid", false,-1);
        vcdp->declBus(c+10435,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q_io_enq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10436,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q_io_enq_bits_param", false,-1, 2,0);
        vcdp->declBus(c+10437,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q_io_enq_bits_size", false,-1, 3,0);
        vcdp->declBus(c+48405,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q_io_enq_bits_source", false,-1, 1,0);
        vcdp->declBus(c+48406,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q_io_enq_bits_address", false,-1, 31,0);
        vcdp->declArray(c+10438,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q_io_enq_bits_data", false,-1, 127,0);
        vcdp->declBit(c+1426,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q_io_deq_ready", false,-1);
        vcdp->declBit(c+1427,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q_io_deq_valid", false,-1);
        vcdp->declBus(c+1428,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q_io_deq_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+1429,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q_io_deq_bits_param", false,-1, 2,0);
        vcdp->declBus(c+1430,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q_io_deq_bits_size", false,-1, 3,0);
        vcdp->declBus(c+1431,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q_io_deq_bits_source", false,-1, 1,0);
        vcdp->declBus(c+1432,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q_io_deq_bits_address", false,-1, 31,0);
        vcdp->declArray(c+40478,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q_io_deq_bits_data", false,-1, 127,0);
        vcdp->declBit(c+40482,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_c_q_io_deq_bits_corrupt", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_e_q_clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_e_q_reset", false,-1);
        vcdp->declBit(c+10454,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_e_q_io_enq_ready", false,-1);
        vcdp->declBit(c+10455,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_e_q_io_enq_valid", false,-1);
        vcdp->declBus(c+10448,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_e_q_io_enq_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+1446,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_e_q_io_deq_valid", false,-1);
        vcdp->declBus(c+1447,"TestHarness chiptop system tile_prci_domain buffer_1 bundleOut_1_e_q_io_deq_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain buffer_1 monitor clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain buffer_1 monitor reset", false,-1);
        vcdp->declBit(c+10456,"TestHarness chiptop system tile_prci_domain buffer_1 monitor io_in_a_ready", false,-1);
        vcdp->declBit(c+10457,"TestHarness chiptop system tile_prci_domain buffer_1 monitor io_in_a_valid", false,-1);
        vcdp->declBus(c+10458,"TestHarness chiptop system tile_prci_domain buffer_1 monitor io_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10459,"TestHarness chiptop system tile_prci_domain buffer_1 monitor io_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+10460,"TestHarness chiptop system tile_prci_domain buffer_1 monitor io_in_a_bits_size", false,-1, 3,0);
        vcdp->declBus(c+10461,"TestHarness chiptop system tile_prci_domain buffer_1 monitor io_in_a_bits_source", false,-1, 4,0);
        vcdp->declBus(c+10462,"TestHarness chiptop system tile_prci_domain buffer_1 monitor io_in_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+10463,"TestHarness chiptop system tile_prci_domain buffer_1 monitor io_in_a_bits_mask", false,-1, 15,0);
        vcdp->declBit(c+48412,"TestHarness chiptop system tile_prci_domain buffer_1 monitor io_in_a_bits_corrupt", false,-1);
        vcdp->declBit(c+10464,"TestHarness chiptop system tile_prci_domain buffer_1 monitor io_in_d_ready", false,-1);
        vcdp->declBit(c+10465,"TestHarness chiptop system tile_prci_domain buffer_1 monitor io_in_d_valid", false,-1);
        vcdp->declBus(c+10466,"TestHarness chiptop system tile_prci_domain buffer_1 monitor io_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10467,"TestHarness chiptop system tile_prci_domain buffer_1 monitor io_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+10468,"TestHarness chiptop system tile_prci_domain buffer_1 monitor io_in_d_bits_size", false,-1, 3,0);
        vcdp->declBus(c+10469,"TestHarness chiptop system tile_prci_domain buffer_1 monitor io_in_d_bits_source", false,-1, 4,0);
        vcdp->declBus(c+10470,"TestHarness chiptop system tile_prci_domain buffer_1 monitor io_in_d_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+10471,"TestHarness chiptop system tile_prci_domain buffer_1 monitor io_in_d_bits_denied", false,-1);
        vcdp->declBit(c+48417,"TestHarness chiptop system tile_prci_domain buffer_1 monitor io_in_d_bits_corrupt", false,-1);
        vcdp->declBus(c+126,"TestHarness chiptop system tile_prci_domain buffer_1 monitor plusarg_reader_out", false,-1, 31,0);
        vcdp->declBus(c+127,"TestHarness chiptop system tile_prci_domain buffer_1 monitor plusarg_reader_1_out", false,-1, 31,0);
        vcdp->declBit(c+32655,"TestHarness chiptop system tile_prci_domain buffer_1 monitor source_ok", false,-1);
        vcdp->declBus(c+32656,"TestHarness chiptop system tile_prci_domain buffer_1 monitor is_aligned_mask", false,-1, 11,0);
        vcdp->declBit(c+32657,"TestHarness chiptop system tile_prci_domain buffer_1 monitor is_aligned", false,-1);
        vcdp->declBus(c+32658,"TestHarness chiptop system tile_prci_domain buffer_1 monitor mask_sizeOH_shiftAmount", false,-1, 1,0);
        vcdp->declBus(c+32659,"TestHarness chiptop system tile_prci_domain buffer_1 monitor mask_sizeOH", false,-1, 3,0);
        vcdp->declBit(c+32660,"TestHarness chiptop system tile_prci_domain buffer_1 monitor mask_size", false,-1);
        vcdp->declBit(c+32661,"TestHarness chiptop system tile_prci_domain buffer_1 monitor mask_bit", false,-1);
        vcdp->declBit(c+32662,"TestHarness chiptop system tile_prci_domain buffer_1 monitor mask_nbit", false,-1);
        vcdp->declBit(c+32663,"TestHarness chiptop system tile_prci_domain buffer_1 monitor mask_acc", false,-1);
        vcdp->declBit(c+32664,"TestHarness chiptop system tile_prci_domain buffer_1 monitor mask_acc_1", false,-1);
        vcdp->declBit(c+32665,"TestHarness chiptop system tile_prci_domain buffer_1 monitor mask_size_1", false,-1);
        vcdp->declBit(c+32666,"TestHarness chiptop system tile_prci_domain buffer_1 monitor mask_bit_1", false,-1);
        vcdp->declBit(c+32667,"TestHarness chiptop system tile_prci_domain buffer_1 monitor mask_nbit_1", false,-1);
        vcdp->declBit(c+32668,"TestHarness chiptop system tile_prci_domain buffer_1 monitor mask_eq_2", false,-1);
        vcdp->declBit(c+32669,"TestHarness chiptop system tile_prci_domain buffer_1 monitor mask_acc_2", false,-1);
        vcdp->declBit(c+32670,"TestHarness chiptop system tile_prci_domain buffer_1 monitor mask_eq_3", false,-1);
        vcdp->declBit(c+32671,"TestHarness chiptop system tile_prci_domain buffer_1 monitor mask_acc_3", false,-1);
        vcdp->declBit(c+32672,"TestHarness chiptop system tile_prci_domain buffer_1 monitor mask_eq_4", false,-1);
    }
}

void VTestHarness::traceInitThis__1287(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+32673,"TestHarness chiptop system tile_prci_domain buffer_1 monitor mask_acc_4", false,-1);
        vcdp->declBit(c+32674,"TestHarness chiptop system tile_prci_domain buffer_1 monitor mask_eq_5", false,-1);
        vcdp->declBit(c+32675,"TestHarness chiptop system tile_prci_domain buffer_1 monitor mask_acc_5", false,-1);
        vcdp->declBit(c+32676,"TestHarness chiptop system tile_prci_domain buffer_1 monitor mask_size_2", false,-1);
        vcdp->declBit(c+32677,"TestHarness chiptop system tile_prci_domain buffer_1 monitor mask_bit_2", false,-1);
        vcdp->declBit(c+32678,"TestHarness chiptop system tile_prci_domain buffer_1 monitor mask_nbit_2", false,-1);
        vcdp->declBit(c+32679,"TestHarness chiptop system tile_prci_domain buffer_1 monitor mask_eq_6", false,-1);
        vcdp->declBit(c+32680,"TestHarness chiptop system tile_prci_domain buffer_1 monitor mask_acc_6", false,-1);
        vcdp->declBit(c+32681,"TestHarness chiptop system tile_prci_domain buffer_1 monitor mask_eq_7", false,-1);
        vcdp->declBit(c+32682,"TestHarness chiptop system tile_prci_domain buffer_1 monitor mask_acc_7", false,-1);
        vcdp->declBit(c+32683,"TestHarness chiptop system tile_prci_domain buffer_1 monitor mask_eq_8", false,-1);
        vcdp->declBit(c+32684,"TestHarness chiptop system tile_prci_domain buffer_1 monitor mask_acc_8", false,-1);
        vcdp->declBit(c+32685,"TestHarness chiptop system tile_prci_domain buffer_1 monitor mask_eq_9", false,-1);
        vcdp->declBit(c+32686,"TestHarness chiptop system tile_prci_domain buffer_1 monitor mask_acc_9", false,-1);
        vcdp->declBit(c+32687,"TestHarness chiptop system tile_prci_domain buffer_1 monitor mask_eq_10", false,-1);
        vcdp->declBit(c+32688,"TestHarness chiptop system tile_prci_domain buffer_1 monitor mask_acc_10", false,-1);
        vcdp->declBit(c+32689,"TestHarness chiptop system tile_prci_domain buffer_1 monitor mask_eq_11", false,-1);
        vcdp->declBit(c+32690,"TestHarness chiptop system tile_prci_domain buffer_1 monitor mask_acc_11", false,-1);
        vcdp->declBit(c+32691,"TestHarness chiptop system tile_prci_domain buffer_1 monitor mask_eq_12", false,-1);
        vcdp->declBit(c+32692,"TestHarness chiptop system tile_prci_domain buffer_1 monitor mask_acc_12", false,-1);
        vcdp->declBit(c+32693,"TestHarness chiptop system tile_prci_domain buffer_1 monitor mask_eq_13", false,-1);
        vcdp->declBit(c+32694,"TestHarness chiptop system tile_prci_domain buffer_1 monitor mask_acc_13", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain buffer_1 monitor mask_size_3", false,-1);
        vcdp->declBit(c+32695,"TestHarness chiptop system tile_prci_domain buffer_1 monitor mask_bit_3", false,-1);
        vcdp->declBit(c+32696,"TestHarness chiptop system tile_prci_domain buffer_1 monitor mask_nbit_3", false,-1);
        vcdp->declBit(c+32697,"TestHarness chiptop system tile_prci_domain buffer_1 monitor mask_eq_14", false,-1);
        vcdp->declBit(c+32698,"TestHarness chiptop system tile_prci_domain buffer_1 monitor mask_acc_14", false,-1);
        vcdp->declBit(c+32699,"TestHarness chiptop system tile_prci_domain buffer_1 monitor mask_eq_15", false,-1);
        vcdp->declBit(c+32700,"TestHarness chiptop system tile_prci_domain buffer_1 monitor mask_acc_15", false,-1);
        vcdp->declBit(c+32701,"TestHarness chiptop system tile_prci_domain buffer_1 monitor mask_eq_16", false,-1);
        vcdp->declBit(c+32702,"TestHarness chiptop system tile_prci_domain buffer_1 monitor mask_acc_16", false,-1);
        vcdp->declBit(c+32703,"TestHarness chiptop system tile_prci_domain buffer_1 monitor mask_eq_17", false,-1);
        vcdp->declBit(c+32704,"TestHarness chiptop system tile_prci_domain buffer_1 monitor mask_acc_17", false,-1);
        vcdp->declBit(c+32705,"TestHarness chiptop system tile_prci_domain buffer_1 monitor mask_eq_18", false,-1);
        vcdp->declBit(c+32706,"TestHarness chiptop system tile_prci_domain buffer_1 monitor mask_acc_18", false,-1);
        vcdp->declBit(c+32707,"TestHarness chiptop system tile_prci_domain buffer_1 monitor mask_eq_19", false,-1);
        vcdp->declBit(c+32708,"TestHarness chiptop system tile_prci_domain buffer_1 monitor mask_acc_19", false,-1);
        vcdp->declBit(c+32709,"TestHarness chiptop system tile_prci_domain buffer_1 monitor mask_eq_20", false,-1);
        vcdp->declBit(c+32710,"TestHarness chiptop system tile_prci_domain buffer_1 monitor mask_acc_20", false,-1);
        vcdp->declBit(c+32711,"TestHarness chiptop system tile_prci_domain buffer_1 monitor mask_eq_21", false,-1);
        vcdp->declBit(c+32712,"TestHarness chiptop system tile_prci_domain buffer_1 monitor mask_acc_21", false,-1);
        vcdp->declBit(c+32713,"TestHarness chiptop system tile_prci_domain buffer_1 monitor mask_eq_22", false,-1);
        vcdp->declBit(c+32714,"TestHarness chiptop system tile_prci_domain buffer_1 monitor mask_acc_22", false,-1);
        vcdp->declBit(c+32715,"TestHarness chiptop system tile_prci_domain buffer_1 monitor mask_eq_23", false,-1);
        vcdp->declBit(c+32716,"TestHarness chiptop system tile_prci_domain buffer_1 monitor mask_acc_23", false,-1);
        vcdp->declBit(c+32717,"TestHarness chiptop system tile_prci_domain buffer_1 monitor mask_eq_24", false,-1);
        vcdp->declBit(c+32718,"TestHarness chiptop system tile_prci_domain buffer_1 monitor mask_acc_24", false,-1);
        vcdp->declBit(c+32719,"TestHarness chiptop system tile_prci_domain buffer_1 monitor mask_eq_25", false,-1);
        vcdp->declBit(c+32720,"TestHarness chiptop system tile_prci_domain buffer_1 monitor mask_acc_25", false,-1);
        vcdp->declBit(c+32721,"TestHarness chiptop system tile_prci_domain buffer_1 monitor mask_eq_26", false,-1);
        vcdp->declBit(c+32722,"TestHarness chiptop system tile_prci_domain buffer_1 monitor mask_acc_26", false,-1);
        vcdp->declBit(c+32723,"TestHarness chiptop system tile_prci_domain buffer_1 monitor mask_eq_27", false,-1);
        vcdp->declBit(c+32724,"TestHarness chiptop system tile_prci_domain buffer_1 monitor mask_acc_27", false,-1);
        vcdp->declBit(c+32725,"TestHarness chiptop system tile_prci_domain buffer_1 monitor mask_eq_28", false,-1);
        vcdp->declBit(c+32726,"TestHarness chiptop system tile_prci_domain buffer_1 monitor mask_acc_28", false,-1);
        vcdp->declBit(c+32727,"TestHarness chiptop system tile_prci_domain buffer_1 monitor mask_eq_29", false,-1);
        vcdp->declBit(c+32728,"TestHarness chiptop system tile_prci_domain buffer_1 monitor mask_acc_29", false,-1);
        vcdp->declBus(c+32729,"TestHarness chiptop system tile_prci_domain buffer_1 monitor mask_lo", false,-1, 7,0);
        vcdp->declBus(c+32730,"TestHarness chiptop system tile_prci_domain buffer_1 monitor mask", false,-1, 15,0);
        vcdp->declBit(c+32731,"TestHarness chiptop system tile_prci_domain buffer_1 monitor source_ok_1", false,-1);
        vcdp->declBus(c+32732,"TestHarness chiptop system tile_prci_domain buffer_1 monitor a_first_beats1_decode", false,-1, 7,0);
        vcdp->declBit(c+32733,"TestHarness chiptop system tile_prci_domain buffer_1 monitor a_first_beats1_opdata", false,-1);
        vcdp->declBus(c+65367,"TestHarness chiptop system tile_prci_domain buffer_1 monitor a_first_counter", false,-1, 7,0);
        vcdp->declBus(c+65368,"TestHarness chiptop system tile_prci_domain buffer_1 monitor a_first_counter1", false,-1, 7,0);
        vcdp->declBit(c+65369,"TestHarness chiptop system tile_prci_domain buffer_1 monitor a_first", false,-1);
        vcdp->declBus(c+65370,"TestHarness chiptop system tile_prci_domain buffer_1 monitor opcode", false,-1, 2,0);
        vcdp->declBus(c+65371,"TestHarness chiptop system tile_prci_domain buffer_1 monitor param", false,-1, 2,0);
        vcdp->declBus(c+65372,"TestHarness chiptop system tile_prci_domain buffer_1 monitor size", false,-1, 3,0);
        vcdp->declBus(c+65373,"TestHarness chiptop system tile_prci_domain buffer_1 monitor source", false,-1, 4,0);
        vcdp->declBus(c+65374,"TestHarness chiptop system tile_prci_domain buffer_1 monitor address", false,-1, 31,0);
        vcdp->declBus(c+32734,"TestHarness chiptop system tile_prci_domain buffer_1 monitor d_first_beats1_decode", false,-1, 7,0);
        vcdp->declBit(c+32735,"TestHarness chiptop system tile_prci_domain buffer_1 monitor d_first_beats1_opdata", false,-1);
        vcdp->declBus(c+65375,"TestHarness chiptop system tile_prci_domain buffer_1 monitor d_first_counter", false,-1, 7,0);
        vcdp->declBus(c+65376,"TestHarness chiptop system tile_prci_domain buffer_1 monitor d_first_counter1", false,-1, 7,0);
        vcdp->declBit(c+65377,"TestHarness chiptop system tile_prci_domain buffer_1 monitor d_first", false,-1);
        vcdp->declBus(c+65378,"TestHarness chiptop system tile_prci_domain buffer_1 monitor opcode_1", false,-1, 2,0);
        vcdp->declBus(c+65379,"TestHarness chiptop system tile_prci_domain buffer_1 monitor param_1", false,-1, 1,0);
        vcdp->declBus(c+65380,"TestHarness chiptop system tile_prci_domain buffer_1 monitor size_1", false,-1, 3,0);
        vcdp->declBus(c+65381,"TestHarness chiptop system tile_prci_domain buffer_1 monitor source_1", false,-1, 4,0);
        vcdp->declBus(c+65382,"TestHarness chiptop system tile_prci_domain buffer_1 monitor sink", false,-1, 3,0);
        vcdp->declBit(c+65383,"TestHarness chiptop system tile_prci_domain buffer_1 monitor denied", false,-1);
        vcdp->declBus(c+65384,"TestHarness chiptop system tile_prci_domain buffer_1 monitor inflight", false,-1, 31,0);
        vcdp->declArray(c+65385,"TestHarness chiptop system tile_prci_domain buffer_1 monitor inflight_opcodes", false,-1, 127,0);
        vcdp->declArray(c+65389,"TestHarness chiptop system tile_prci_domain buffer_1 monitor inflight_sizes", false,-1, 255,0);
        vcdp->declBus(c+65397,"TestHarness chiptop system tile_prci_domain buffer_1 monitor a_first_counter_1", false,-1, 7,0);
        vcdp->declBus(c+65398,"TestHarness chiptop system tile_prci_domain buffer_1 monitor a_first_counter1_1", false,-1, 7,0);
        vcdp->declBit(c+65399,"TestHarness chiptop system tile_prci_domain buffer_1 monitor a_first_1", false,-1);
        vcdp->declBus(c+65400,"TestHarness chiptop system tile_prci_domain buffer_1 monitor d_first_counter_1", false,-1, 7,0);
        vcdp->declBus(c+65401,"TestHarness chiptop system tile_prci_domain buffer_1 monitor d_first_counter1_1", false,-1, 7,0);
        vcdp->declBit(c+65402,"TestHarness chiptop system tile_prci_domain buffer_1 monitor d_first_1", false,-1);
        vcdp->declBus(c+32736,"TestHarness chiptop system tile_prci_domain buffer_1 monitor a_set_wo_ready", false,-1, 31,0);
        vcdp->declBus(c+32737,"TestHarness chiptop system tile_prci_domain buffer_1 monitor a_opcodes_set_interm", false,-1, 3,0);
        vcdp->declBus(c+32738,"TestHarness chiptop system tile_prci_domain buffer_1 monitor a_sizes_set_interm", false,-1, 4,0);
        vcdp->declBus(c+32739,"TestHarness chiptop system tile_prci_domain buffer_1 monitor a_set", false,-1, 31,0);
        vcdp->declBus(c+32740,"TestHarness chiptop system tile_prci_domain buffer_1 monitor d_clr_wo_ready", false,-1, 31,0);
        vcdp->declBus(c+32741,"TestHarness chiptop system tile_prci_domain buffer_1 monitor d_clr", false,-1, 31,0);
        vcdp->declBit(c+32742,"TestHarness chiptop system tile_prci_domain buffer_1 monitor same_cycle_resp", false,-1);
        vcdp->declBus(c+32743,"TestHarness chiptop system tile_prci_domain buffer_1 monitor a_opcode_lookup", false,-1, 3,0);
        vcdp->declBus(c+32744,"TestHarness chiptop system tile_prci_domain buffer_1 monitor a_size_lookup", false,-1, 7,0);
        vcdp->declArray(c+32745,"TestHarness chiptop system tile_prci_domain buffer_1 monitor a_opcodes_set", false,-1, 127,0);
        vcdp->declArray(c+32749,"TestHarness chiptop system tile_prci_domain buffer_1 monitor d_opcodes_clr", false,-1, 127,0);
    }
}

void VTestHarness::traceInitThis__1288(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declArray(c+32753,"TestHarness chiptop system tile_prci_domain buffer_1 monitor a_sizes_set", false,-1, 255,0);
        vcdp->declArray(c+32761,"TestHarness chiptop system tile_prci_domain buffer_1 monitor d_sizes_clr", false,-1, 255,0);
        vcdp->declBus(c+65403,"TestHarness chiptop system tile_prci_domain buffer_1 monitor watchdog", false,-1, 31,0);
        vcdp->declBus(c+65404,"TestHarness chiptop system tile_prci_domain buffer_1 monitor inflight_1", false,-1, 31,0);
        vcdp->declArray(c+65405,"TestHarness chiptop system tile_prci_domain buffer_1 monitor inflight_sizes_1", false,-1, 255,0);
        vcdp->declBus(c+65413,"TestHarness chiptop system tile_prci_domain buffer_1 monitor d_first_counter_2", false,-1, 7,0);
        vcdp->declBus(c+65414,"TestHarness chiptop system tile_prci_domain buffer_1 monitor d_first_counter1_2", false,-1, 7,0);
        vcdp->declBit(c+65415,"TestHarness chiptop system tile_prci_domain buffer_1 monitor d_first_2", false,-1);
        vcdp->declBus(c+32769,"TestHarness chiptop system tile_prci_domain buffer_1 monitor d_clr_1", false,-1, 31,0);
        vcdp->declBus(c+32770,"TestHarness chiptop system tile_prci_domain buffer_1 monitor c_size_lookup", false,-1, 7,0);
        vcdp->declArray(c+32771,"TestHarness chiptop system tile_prci_domain buffer_1 monitor d_sizes_clr_1", false,-1, 255,0);
        vcdp->declBus(c+65416,"TestHarness chiptop system tile_prci_domain buffer_1 monitor watchdog_1", false,-1, 31,0);
        vcdp->declArray(c+69729,"TestHarness chiptop system tile_prci_domain buffer_1 monitor plusarg_reader FORMAT", false,-1, 151,0);
        vcdp->declBus(c+69734,"TestHarness chiptop system tile_prci_domain buffer_1 monitor plusarg_reader WIDTH", false,-1, 31,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system tile_prci_domain buffer_1 monitor plusarg_reader DEFAULT", false,-1, 31,0);
        vcdp->declBus(c+126,"TestHarness chiptop system tile_prci_domain buffer_1 monitor plusarg_reader out", false,-1, 31,0);
        vcdp->declBus(c+126,"TestHarness chiptop system tile_prci_domain buffer_1 monitor plusarg_reader myplus", false,-1, 31,0);
        vcdp->declArray(c+69729,"TestHarness chiptop system tile_prci_domain buffer_1 monitor plusarg_reader_1 FORMAT", false,-1, 151,0);
        vcdp->declBus(c+69734,"TestHarness chiptop system tile_prci_domain buffer_1 monitor plusarg_reader_1 WIDTH", false,-1, 31,0);
        vcdp->declBus(c+69735,"TestHarness chiptop system tile_prci_domain buffer_1 monitor plusarg_reader_1 DEFAULT", false,-1, 31,0);
        vcdp->declBus(c+127,"TestHarness chiptop system tile_prci_domain buffer_1 monitor plusarg_reader_1 out", false,-1, 31,0);
        vcdp->declBus(c+127,"TestHarness chiptop system tile_prci_domain buffer_1 monitor plusarg_reader_1 myplus", false,-1, 31,0);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 clock", false,-1);
        vcdp->declBit(c+39026,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 reset", false,-1);
        vcdp->declBit(c+10414,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 io_in_a_ready", false,-1);
        vcdp->declBit(c+10415,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 io_in_a_valid", false,-1);
        vcdp->declBus(c+10416,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 io_in_a_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10417,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 io_in_a_bits_param", false,-1, 2,0);
        vcdp->declBus(c+10418,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 io_in_a_bits_size", false,-1, 3,0);
        vcdp->declBus(c+10419,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 io_in_a_bits_source", false,-1, 1,0);
        vcdp->declBus(c+10420,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 io_in_a_bits_address", false,-1, 31,0);
        vcdp->declBus(c+10421,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 io_in_a_bits_mask", false,-1, 15,0);
        vcdp->declBit(c+10426,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 io_in_b_ready", false,-1);
        vcdp->declBit(c+10427,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 io_in_b_valid", false,-1);
        vcdp->declBus(c+10428,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 io_in_b_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10429,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 io_in_b_bits_param", false,-1, 1,0);
        vcdp->declBus(c+10430,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 io_in_b_bits_size", false,-1, 3,0);
        vcdp->declBus(c+10431,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 io_in_b_bits_source", false,-1, 1,0);
        vcdp->declBus(c+10432,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 io_in_b_bits_address", false,-1, 31,0);
        vcdp->declBus(c+48403,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 io_in_b_bits_mask", false,-1, 15,0);
        vcdp->declBit(c+48404,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 io_in_b_bits_corrupt", false,-1);
        vcdp->declBit(c+10433,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 io_in_c_ready", false,-1);
        vcdp->declBit(c+10434,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 io_in_c_valid", false,-1);
        vcdp->declBus(c+10435,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 io_in_c_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10436,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 io_in_c_bits_param", false,-1, 2,0);
        vcdp->declBus(c+10437,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 io_in_c_bits_size", false,-1, 3,0);
        vcdp->declBus(c+48405,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 io_in_c_bits_source", false,-1, 1,0);
        vcdp->declBus(c+48406,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 io_in_c_bits_address", false,-1, 31,0);
        vcdp->declBit(c+10442,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 io_in_d_ready", false,-1);
        vcdp->declBit(c+10443,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 io_in_d_valid", false,-1);
        vcdp->declBus(c+10444,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 io_in_d_bits_opcode", false,-1, 2,0);
        vcdp->declBus(c+10445,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 io_in_d_bits_param", false,-1, 1,0);
        vcdp->declBus(c+10446,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 io_in_d_bits_size", false,-1, 3,0);
        vcdp->declBus(c+10447,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 io_in_d_bits_source", false,-1, 1,0);
        vcdp->declBus(c+10448,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 io_in_d_bits_sink", false,-1, 3,0);
        vcdp->declBit(c+10449,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 io_in_d_bits_denied", false,-1);
        vcdp->declBit(c+48407,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 io_in_d_bits_corrupt", false,-1);
        vcdp->declBit(c+10454,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 io_in_e_ready", false,-1);
        vcdp->declBit(c+10455,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 io_in_e_valid", false,-1);
        vcdp->declBus(c+10448,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 io_in_e_bits_sink", false,-1, 3,0);
        vcdp->declBus(c+128,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 plusarg_reader_out", false,-1, 31,0);
        vcdp->declBus(c+129,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 plusarg_reader_1_out", false,-1, 31,0);
        vcdp->declBit(c+32779,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 source_ok", false,-1);
        vcdp->declBus(c+32780,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 is_aligned_mask", false,-1, 11,0);
        vcdp->declBit(c+32781,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 is_aligned", false,-1);
        vcdp->declBus(c+32782,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_sizeOH_shiftAmount", false,-1, 1,0);
        vcdp->declBus(c+32783,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_sizeOH", false,-1, 3,0);
        vcdp->declBit(c+32784,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_size", false,-1);
        vcdp->declBit(c+32785,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_bit", false,-1);
        vcdp->declBit(c+32786,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_nbit", false,-1);
        vcdp->declBit(c+32787,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_acc", false,-1);
        vcdp->declBit(c+32788,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_acc_1", false,-1);
        vcdp->declBit(c+32789,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_size_1", false,-1);
        vcdp->declBit(c+32790,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_bit_1", false,-1);
        vcdp->declBit(c+32791,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_nbit_1", false,-1);
        vcdp->declBit(c+32792,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_eq_2", false,-1);
        vcdp->declBit(c+32793,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_acc_2", false,-1);
        vcdp->declBit(c+32794,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_eq_3", false,-1);
        vcdp->declBit(c+32795,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_acc_3", false,-1);
        vcdp->declBit(c+32796,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_eq_4", false,-1);
        vcdp->declBit(c+32797,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_acc_4", false,-1);
        vcdp->declBit(c+32798,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_eq_5", false,-1);
        vcdp->declBit(c+32799,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_acc_5", false,-1);
        vcdp->declBit(c+32800,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_size_2", false,-1);
        vcdp->declBit(c+32801,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_bit_2", false,-1);
        vcdp->declBit(c+32802,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_nbit_2", false,-1);
        vcdp->declBit(c+32803,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_eq_6", false,-1);
        vcdp->declBit(c+32804,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_acc_6", false,-1);
        vcdp->declBit(c+32805,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_eq_7", false,-1);
        vcdp->declBit(c+32806,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_acc_7", false,-1);
        vcdp->declBit(c+32807,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_eq_8", false,-1);
        vcdp->declBit(c+32808,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_acc_8", false,-1);
        vcdp->declBit(c+32809,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_eq_9", false,-1);
        vcdp->declBit(c+32810,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_acc_9", false,-1);
        vcdp->declBit(c+32811,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_eq_10", false,-1);
        vcdp->declBit(c+32812,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_acc_10", false,-1);
        vcdp->declBit(c+32813,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_eq_11", false,-1);
        vcdp->declBit(c+32814,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_acc_11", false,-1);
        vcdp->declBit(c+32815,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_eq_12", false,-1);
        vcdp->declBit(c+32816,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_acc_12", false,-1);
        vcdp->declBit(c+32817,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_eq_13", false,-1);
    }
}

void VTestHarness::traceInitThis__1289(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+32818,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_acc_13", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_size_3", false,-1);
        vcdp->declBit(c+32819,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_bit_3", false,-1);
        vcdp->declBit(c+32820,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_nbit_3", false,-1);
        vcdp->declBit(c+32821,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_eq_14", false,-1);
        vcdp->declBit(c+32822,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_acc_14", false,-1);
        vcdp->declBit(c+32823,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_eq_15", false,-1);
        vcdp->declBit(c+32824,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_acc_15", false,-1);
        vcdp->declBit(c+32825,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_eq_16", false,-1);
        vcdp->declBit(c+32826,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_acc_16", false,-1);
        vcdp->declBit(c+32827,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_eq_17", false,-1);
        vcdp->declBit(c+32828,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_acc_17", false,-1);
        vcdp->declBit(c+32829,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_eq_18", false,-1);
        vcdp->declBit(c+32830,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_acc_18", false,-1);
        vcdp->declBit(c+32831,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_eq_19", false,-1);
        vcdp->declBit(c+32832,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_acc_19", false,-1);
        vcdp->declBit(c+32833,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_eq_20", false,-1);
        vcdp->declBit(c+32834,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_acc_20", false,-1);
        vcdp->declBit(c+32835,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_eq_21", false,-1);
        vcdp->declBit(c+32836,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_acc_21", false,-1);
        vcdp->declBit(c+32837,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_eq_22", false,-1);
        vcdp->declBit(c+32838,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_acc_22", false,-1);
        vcdp->declBit(c+32839,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_eq_23", false,-1);
        vcdp->declBit(c+32840,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_acc_23", false,-1);
        vcdp->declBit(c+32841,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_eq_24", false,-1);
        vcdp->declBit(c+32842,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_acc_24", false,-1);
        vcdp->declBit(c+32843,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_eq_25", false,-1);
        vcdp->declBit(c+32844,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_acc_25", false,-1);
        vcdp->declBit(c+32845,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_eq_26", false,-1);
        vcdp->declBit(c+32846,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_acc_26", false,-1);
        vcdp->declBit(c+32847,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_eq_27", false,-1);
        vcdp->declBit(c+32848,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_acc_27", false,-1);
        vcdp->declBit(c+32849,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_eq_28", false,-1);
        vcdp->declBit(c+32850,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_acc_28", false,-1);
        vcdp->declBit(c+32851,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_eq_29", false,-1);
        vcdp->declBit(c+32852,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_acc_29", false,-1);
        vcdp->declBus(c+32853,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_lo", false,-1, 7,0);
        vcdp->declBus(c+32854,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask", false,-1, 15,0);
        vcdp->declBit(c+32855,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 source_ok_1", false,-1);
        vcdp->declBit(c+32856,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 address_ok", false,-1);
        vcdp->declBus(c+10721,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 is_aligned_mask_1", false,-1, 11,0);
        vcdp->declBit(c+10722,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 is_aligned_1", false,-1);
        vcdp->declBus(c+10723,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_sizeOH_shiftAmount_1", false,-1, 1,0);
        vcdp->declBus(c+10724,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_sizeOH_1", false,-1, 3,0);
        vcdp->declBit(c+10725,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_size_4", false,-1);
        vcdp->declBit(c+10726,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_bit_4", false,-1);
        vcdp->declBit(c+10727,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_nbit_4", false,-1);
        vcdp->declBit(c+32857,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_acc_30", false,-1);
        vcdp->declBit(c+32858,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_acc_31", false,-1);
        vcdp->declBit(c+10730,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_size_5", false,-1);
        vcdp->declBit(c+10731,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_bit_5", false,-1);
        vcdp->declBit(c+10732,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_nbit_5", false,-1);
        vcdp->declBit(c+32859,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_eq_32", false,-1);
        vcdp->declBit(c+32860,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_acc_32", false,-1);
        vcdp->declBit(c+32861,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_eq_33", false,-1);
        vcdp->declBit(c+32862,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_acc_33", false,-1);
        vcdp->declBit(c+32863,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_eq_34", false,-1);
        vcdp->declBit(c+32864,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_acc_34", false,-1);
        vcdp->declBit(c+32865,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_eq_35", false,-1);
        vcdp->declBit(c+32866,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_acc_35", false,-1);
        vcdp->declBit(c+10741,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_size_6", false,-1);
        vcdp->declBit(c+10742,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_bit_6", false,-1);
        vcdp->declBit(c+10743,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_nbit_6", false,-1);
        vcdp->declBit(c+32867,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_eq_36", false,-1);
        vcdp->declBit(c+32868,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_acc_36", false,-1);
        vcdp->declBit(c+32869,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_eq_37", false,-1);
        vcdp->declBit(c+32870,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_acc_37", false,-1);
        vcdp->declBit(c+32871,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_eq_38", false,-1);
        vcdp->declBit(c+32872,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_acc_38", false,-1);
        vcdp->declBit(c+32873,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_eq_39", false,-1);
        vcdp->declBit(c+32874,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_acc_39", false,-1);
        vcdp->declBit(c+32875,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_eq_40", false,-1);
        vcdp->declBit(c+32876,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_acc_40", false,-1);
        vcdp->declBit(c+32877,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_eq_41", false,-1);
        vcdp->declBit(c+32878,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_acc_41", false,-1);
        vcdp->declBit(c+32879,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_eq_42", false,-1);
        vcdp->declBit(c+32880,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_acc_42", false,-1);
        vcdp->declBit(c+32881,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_eq_43", false,-1);
        vcdp->declBit(c+32882,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_acc_43", false,-1);
        vcdp->declBit(c+69727,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_size_7", false,-1);
        vcdp->declBit(c+10760,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_bit_7", false,-1);
        vcdp->declBit(c+10761,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_nbit_7", false,-1);
        vcdp->declBit(c+32883,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_eq_44", false,-1);
        vcdp->declBit(c+32884,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_acc_44", false,-1);
        vcdp->declBit(c+32885,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_eq_45", false,-1);
        vcdp->declBit(c+32886,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_acc_45", false,-1);
        vcdp->declBit(c+32887,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_eq_46", false,-1);
        vcdp->declBit(c+32888,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_acc_46", false,-1);
        vcdp->declBit(c+32889,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_eq_47", false,-1);
        vcdp->declBit(c+32890,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_acc_47", false,-1);
        vcdp->declBit(c+32891,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_eq_48", false,-1);
        vcdp->declBit(c+32892,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_acc_48", false,-1);
        vcdp->declBit(c+32893,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_eq_49", false,-1);
        vcdp->declBit(c+32894,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_acc_49", false,-1);
        vcdp->declBit(c+32895,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_eq_50", false,-1);
        vcdp->declBit(c+32896,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_acc_50", false,-1);
        vcdp->declBit(c+32897,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_eq_51", false,-1);
        vcdp->declBit(c+32898,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_acc_51", false,-1);
        vcdp->declBit(c+32899,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_eq_52", false,-1);
        vcdp->declBit(c+32900,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_acc_52", false,-1);
        vcdp->declBit(c+32901,"TestHarness chiptop system tile_prci_domain buffer_1 monitor_1 mask_eq_53", false,-1);
    }
}
