{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683172261348 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683172261348 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May  4 09:21:01 2023 " "Processing started: Thu May  4 09:21:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683172261348 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172261348 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISCee -c Datapath " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISCee -c Datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172261348 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683172261544 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683172261545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RF_C_Z.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RF_C_Z.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RFCZ-behave " "Found design unit 1: RFCZ-behave" {  } { { "RF_C_Z.vhd" "" { Text "/home/kartik/RISC_Pipelined/RF_C_Z.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683172268866 ""} { "Info" "ISGN_ENTITY_NAME" "1 RFCZ " "Found entity 1: RFCZ" {  } { { "RF_C_Z.vhd" "" { Text "/home/kartik/RISC_Pipelined/RF_C_Z.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683172268866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Stall_and_throw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Stall_and_throw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Stall_and_throw-behave " "Found design unit 1: Stall_and_throw-behave" {  } { { "Stall_and_throw.vhd" "" { Text "/home/kartik/RISC_Pipelined/Stall_and_throw.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683172268867 ""} { "Info" "ISGN_ENTITY_NAME" "1 Stall_and_throw " "Found entity 1: Stall_and_throw" {  } { { "Stall_and_throw.vhd" "" { Text "/home/kartik/RISC_Pipelined/Stall_and_throw.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683172268867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "load_hazards.vhd 2 1 " "Found 2 design units, including 1 entities, in source file load_hazards.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 load_hazards-arch_load_hazards " "Found design unit 1: load_hazards-arch_load_hazards" {  } { { "load_hazards.vhd" "" { Text "/home/kartik/RISC_Pipelined/load_hazards.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683172268867 ""} { "Info" "ISGN_ENTITY_NAME" "1 load_hazards " "Found entity 1: load_hazards" {  } { { "load_hazards.vhd" "" { Text "/home/kartik/RISC_Pipelined/load_hazards.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683172268867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Execution.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Execution.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Executor-Executor_arch " "Found design unit 1: Executor-Executor_arch" {  } { { "Execution.vhd" "" { Text "/home/kartik/RISC_Pipelined/Execution.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683172268868 ""} { "Info" "ISGN_ENTITY_NAME" "1 Executor " "Found entity 1: Executor" {  } { { "Execution.vhd" "" { Text "/home/kartik/RISC_Pipelined/Execution.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683172268868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FU_A.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FU_A.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FwdA-FwdA_arch " "Found design unit 1: FwdA-FwdA_arch" {  } { { "FU_A.vhd" "" { Text "/home/kartik/RISC_Pipelined/FU_A.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683172268869 ""} { "Info" "ISGN_ENTITY_NAME" "1 FwdA " "Found entity 1: FwdA" {  } { { "FU_A.vhd" "" { Text "/home/kartik/RISC_Pipelined/FU_A.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683172268869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FU_B.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FU_B.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FwdB-arch_FwdB " "Found design unit 1: FwdB-arch_FwdB" {  } { { "FU_B.vhd" "" { Text "/home/kartik/RISC_Pipelined/FU_B.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683172268869 ""} { "Info" "ISGN_ENTITY_NAME" "1 FwdB " "Found entity 1: FwdB" {  } { { "FU_B.vhd" "" { Text "/home/kartik/RISC_Pipelined/FU_B.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683172268869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC_MUX_Control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PC_MUX_Control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC_MUX_Control_unit-arch_PC_MUX_Control_unit " "Found design unit 1: PC_MUX_Control_unit-arch_PC_MUX_Control_unit" {  } { { "PC_MUX_Control_unit.vhd" "" { Text "/home/kartik/RISC_Pipelined/PC_MUX_Control_unit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683172268870 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC_MUX_Control_unit " "Found entity 1: PC_MUX_Control_unit" {  } { { "PC_MUX_Control_unit.vhd" "" { Text "/home/kartik/RISC_Pipelined/PC_MUX_Control_unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683172268870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signExtender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signExtender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtender-arch_SignExtender " "Found design unit 1: SignExtender-arch_SignExtender" {  } { { "signExtender.vhd" "" { Text "/home/kartik/RISC_Pipelined/signExtender.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683172268870 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExtender " "Found entity 1: SignExtender" {  } { { "signExtender.vhd" "" { Text "/home/kartik/RISC_Pipelined/signExtender.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683172268870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegisterFile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RegisterFile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterFile-RegisterFile_arch " "Found design unit 1: RegisterFile-RegisterFile_arch" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683172268871 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683172268871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_16bit-arch_register_16bit " "Found design unit 1: register_16bit-arch_register_16bit" {  } { { "register_16bit.vhd" "" { Text "/home/kartik/RISC_Pipelined/register_16bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683172268871 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_16bit " "Found entity 1: register_16bit" {  } { { "register_16bit.vhd" "" { Text "/home/kartik/RISC_Pipelined/register_16bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683172268871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_1bit-arch_register_1bit " "Found design unit 1: register_1bit-arch_register_1bit" {  } { { "register_1bit.vhd" "" { Text "/home/kartik/RISC_Pipelined/register_1bit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683172268872 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_1bit " "Found entity 1: register_1bit" {  } { { "register_1bit.vhd" "" { Text "/home/kartik/RISC_Pipelined/register_1bit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683172268872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PipelineRegister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PipelineRegister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PipelineRegister-arch_PipelineRegister " "Found design unit 1: PipelineRegister-arch_PipelineRegister" {  } { { "PipelineRegister.vhd" "" { Text "/home/kartik/RISC_Pipelined/PipelineRegister.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683172268872 ""} { "Info" "ISGN_ENTITY_NAME" "1 PipelineRegister " "Found entity 1: PipelineRegister" {  } { { "PipelineRegister.vhd" "" { Text "/home/kartik/RISC_Pipelined/PipelineRegister.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683172268872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux_4to1_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Mux_4to1_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux_4to1_16bit-arch_Mux_4to1_16bit " "Found design unit 1: Mux_4to1_16bit-arch_Mux_4to1_16bit" {  } { { "Mux_4to1_16bit.vhd" "" { Text "/home/kartik/RISC_Pipelined/Mux_4to1_16bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683172268873 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux_4to1_16bit " "Found entity 1: Mux_4to1_16bit" {  } { { "Mux_4to1_16bit.vhd" "" { Text "/home/kartik/RISC_Pipelined/Mux_4to1_16bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683172268873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstructionMemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file InstructionMemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstructionMemory-InstructionMemory_arch " "Found design unit 1: InstructionMemory-InstructionMemory_arch" {  } { { "InstructionMemory.vhd" "" { Text "/home/kartik/RISC_Pipelined/InstructionMemory.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683172268873 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "InstructionMemory.vhd" "" { Text "/home/kartik/RISC_Pipelined/InstructionMemory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683172268873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Datapath-arch_Datapath " "Found design unit 1: Datapath-arch_Datapath" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683172268874 ""} { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683172268874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DataMemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DataMemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataMemory-DataMemory_arch " "Found design unit 1: DataMemory-DataMemory_arch" {  } { { "DataMemory.vhd" "" { Text "/home/kartik/RISC_Pipelined/DataMemory.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683172268875 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.vhd" "" { Text "/home/kartik/RISC_Pipelined/DataMemory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683172268875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-ALU_arch " "Found design unit 1: ALU-ALU_arch" {  } { { "ALU.vhd" "" { Text "/home/kartik/RISC_Pipelined/ALU.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683172268876 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "/home/kartik/RISC_Pipelined/ALU.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683172268876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench_tb-test_arch " "Found design unit 1: testbench_tb-test_arch" {  } { { "testbench.vhd" "" { Text "/home/kartik/RISC_Pipelined/testbench.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683172268876 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench_tb " "Found entity 1: testbench_tb" {  } { { "testbench.vhd" "" { Text "/home/kartik/RISC_Pipelined/testbench.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683172268876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268876 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Datapath " "Elaborating entity \"Datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683172268926 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DataAdd Datapath.vhd(175) " "VHDL Signal Declaration warning at Datapath.vhd(175): used implicit default value for signal \"DataAdd\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 175 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683172268930 "|Datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DataIn Datapath.vhd(175) " "VHDL Signal Declaration warning at Datapath.vhd(175): used implicit default value for signal \"DataIn\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 175 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1683172268931 "|Datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DataOut Datapath.vhd(175) " "Verilog HDL or VHDL warning at Datapath.vhd(175): object \"DataOut\" assigned a value but never read" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 175 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1683172268931 "|Datapath"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu2out Datapath.vhd(258) " "VHDL Process Statement warning at Datapath.vhd(258): signal \"alu2out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 258 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683172268931 "|Datapath"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "IFID_in\[122..85\] Datapath.vhd(177) " "Using initial value X (don't care) for net \"IFID_in\[122..85\]\" at Datapath.vhd(177)" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 177 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268931 "|Datapath"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "IFID_in\[68..16\] Datapath.vhd(177) " "Using initial value X (don't care) for net \"IFID_in\[68..16\]\" at Datapath.vhd(177)" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 177 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268931 "|Datapath"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "IDRR_in\[122..85\] Datapath.vhd(177) " "Using initial value X (don't care) for net \"IDRR_in\[122..85\]\" at Datapath.vhd(177)" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 177 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268931 "|Datapath"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "IDRR_in\[68..16\] Datapath.vhd(177) " "Using initial value X (don't care) for net \"IDRR_in\[68..16\]\" at Datapath.vhd(177)" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 177 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268931 "|Datapath"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "RREX_in\[122..85\] Datapath.vhd(177) " "Using initial value X (don't care) for net \"RREX_in\[122..85\]\" at Datapath.vhd(177)" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 177 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268931 "|Datapath"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "RREX_in\[68..48\] Datapath.vhd(177) " "Using initial value X (don't care) for net \"RREX_in\[68..48\]\" at Datapath.vhd(177)" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 177 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268931 "|Datapath"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "EXMEM_in\[122..101\] Datapath.vhd(177) " "Using initial value X (don't care) for net \"EXMEM_in\[122..101\]\" at Datapath.vhd(177)" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 177 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268931 "|Datapath"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "EXMEM_in\[68..53\] Datapath.vhd(177) " "Using initial value X (don't care) for net \"EXMEM_in\[68..53\]\" at Datapath.vhd(177)" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 177 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268931 "|Datapath"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "EXMEM_in\[51..50\] Datapath.vhd(177) " "Using initial value X (don't care) for net \"EXMEM_in\[51..50\]\" at Datapath.vhd(177)" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 177 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268931 "|Datapath"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "EXMEM_in\[48\] Datapath.vhd(177) " "Using initial value X (don't care) for net \"EXMEM_in\[48\]\" at Datapath.vhd(177)" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 177 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268931 "|Datapath"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "MEMWB_in\[122..101\] Datapath.vhd(177) " "Using initial value X (don't care) for net \"MEMWB_in\[122..101\]\" at Datapath.vhd(177)" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 177 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268931 "|Datapath"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "MEMWB_in\[68..53\] Datapath.vhd(177) " "Using initial value X (don't care) for net \"MEMWB_in\[68..53\]\" at Datapath.vhd(177)" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 177 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268931 "|Datapath"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "MEMWB_in\[51..48\] Datapath.vhd(177) " "Using initial value X (don't care) for net \"MEMWB_in\[51..48\]\" at Datapath.vhd(177)" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 177 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268931 "|Datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipelineRegister PipelineRegister:IFID " "Elaborating entity \"PipelineRegister\" for hierarchy \"PipelineRegister:IFID\"" {  } { { "Datapath.vhd" "IFID" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683172268932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMemory InstructionMemory:IMem " "Elaborating entity \"InstructionMemory\" for hierarchy \"InstructionMemory:IMem\"" {  } { { "Datapath.vhd" "IMem" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683172268938 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Instructions InstructionMemory.vhd(20) " "VHDL Process Statement warning at InstructionMemory.vhd(20): signal \"Instructions\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "InstructionMemory.vhd" "" { Text "/home/kartik/RISC_Pipelined/InstructionMemory.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683172268939 "|Datapath|InstructionMemory:IMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory DataMemory:DMem " "Elaborating entity \"DataMemory\" for hierarchy \"DataMemory:DMem\"" {  } { { "Datapath.vhd" "DMem" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683172268940 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Memory_write_enable DataMemory.vhd(22) " "VHDL Process Statement warning at DataMemory.vhd(22): signal \"Memory_write_enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DataMemory.vhd" "" { Text "/home/kartik/RISC_Pipelined/DataMemory.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683172268940 "|Datapath|DataMemory:DMem"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in_memory DataMemory.vhd(23) " "VHDL Process Statement warning at DataMemory.vhd(23): signal \"data_in_memory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DataMemory.vhd" "" { Text "/home/kartik/RISC_Pipelined/DataMemory.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683172268941 "|Datapath|DataMemory:DMem"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Memory_data DataMemory.vhd(24) " "VHDL Process Statement warning at DataMemory.vhd(24): signal \"Memory_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DataMemory.vhd" "" { Text "/home/kartik/RISC_Pipelined/DataMemory.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683172268941 "|Datapath|DataMemory:DMem"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Memory_write_enable DataMemory.vhd(25) " "VHDL Process Statement warning at DataMemory.vhd(25): signal \"Memory_write_enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DataMemory.vhd" "" { Text "/home/kartik/RISC_Pipelined/DataMemory.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683172268941 "|Datapath|DataMemory:DMem"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Memory_data DataMemory.vhd(26) " "VHDL Process Statement warning at DataMemory.vhd(26): signal \"Memory_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DataMemory.vhd" "" { Text "/home/kartik/RISC_Pipelined/DataMemory.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683172268941 "|Datapath|DataMemory:DMem"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_out_memory DataMemory.vhd(20) " "VHDL Process Statement warning at DataMemory.vhd(20): inferring latch(es) for signal or variable \"data_out_memory\", which holds its previous value in one or more paths through the process" {  } { { "DataMemory.vhd" "" { Text "/home/kartik/RISC_Pipelined/DataMemory.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683172268941 "|Datapath|DataMemory:DMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:RF " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:RF\"" {  } { { "Datapath.vhd" "RF" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683172268941 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address3 RegisterFile.vhd(26) " "VHDL Process Statement warning at RegisterFile.vhd(26): signal \"address3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683172268943 "|Datapath|RegisterFile:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address3 RegisterFile.vhd(28) " "VHDL Process Statement warning at RegisterFile.vhd(28): signal \"address3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683172268943 "|Datapath|RegisterFile:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address3 RegisterFile.vhd(30) " "VHDL Process Statement warning at RegisterFile.vhd(30): signal \"address3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683172268943 "|Datapath|RegisterFile:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address3 RegisterFile.vhd(32) " "VHDL Process Statement warning at RegisterFile.vhd(32): signal \"address3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683172268943 "|Datapath|RegisterFile:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address3 RegisterFile.vhd(34) " "VHDL Process Statement warning at RegisterFile.vhd(34): signal \"address3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683172268943 "|Datapath|RegisterFile:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address3 RegisterFile.vhd(36) " "VHDL Process Statement warning at RegisterFile.vhd(36): signal \"address3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683172268943 "|Datapath|RegisterFile:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address3 RegisterFile.vhd(38) " "VHDL Process Statement warning at RegisterFile.vhd(38): signal \"address3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683172268943 "|Datapath|RegisterFile:RF"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "address3num RegisterFile.vhd(23) " "VHDL Process Statement warning at RegisterFile.vhd(23): inferring latch(es) for signal or variable \"address3num\", which holds its previous value in one or more paths through the process" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683172268943 "|Datapath|RegisterFile:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regzero RegisterFile.vhd(67) " "VHDL Process Statement warning at RegisterFile.vhd(67): signal \"regzero\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683172268943 "|Datapath|RegisterFile:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RF_data RegisterFile.vhd(69) " "VHDL Process Statement warning at RegisterFile.vhd(69): signal \"RF_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683172268943 "|Datapath|RegisterFile:RF"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_out1 RegisterFile.vhd(64) " "VHDL Process Statement warning at RegisterFile.vhd(64): inferring latch(es) for signal or variable \"data_out1\", which holds its previous value in one or more paths through the process" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 64 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683172268943 "|Datapath|RegisterFile:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "regzero RegisterFile.vhd(76) " "VHDL Process Statement warning at RegisterFile.vhd(76): signal \"regzero\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683172268943 "|Datapath|RegisterFile:RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RF_data RegisterFile.vhd(78) " "VHDL Process Statement warning at RegisterFile.vhd(78): signal \"RF_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683172268943 "|Datapath|RegisterFile:RF"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_out2 RegisterFile.vhd(73) " "VHDL Process Statement warning at RegisterFile.vhd(73): inferring latch(es) for signal or variable \"data_out2\", which holds its previous value in one or more paths through the process" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 73 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683172268943 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out2\[0\] RegisterFile.vhd(73) " "Inferred latch for \"data_out2\[0\]\" at RegisterFile.vhd(73)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268943 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out2\[1\] RegisterFile.vhd(73) " "Inferred latch for \"data_out2\[1\]\" at RegisterFile.vhd(73)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268943 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out2\[2\] RegisterFile.vhd(73) " "Inferred latch for \"data_out2\[2\]\" at RegisterFile.vhd(73)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268943 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out2\[3\] RegisterFile.vhd(73) " "Inferred latch for \"data_out2\[3\]\" at RegisterFile.vhd(73)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268943 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out2\[4\] RegisterFile.vhd(73) " "Inferred latch for \"data_out2\[4\]\" at RegisterFile.vhd(73)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268943 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out2\[5\] RegisterFile.vhd(73) " "Inferred latch for \"data_out2\[5\]\" at RegisterFile.vhd(73)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268943 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out2\[6\] RegisterFile.vhd(73) " "Inferred latch for \"data_out2\[6\]\" at RegisterFile.vhd(73)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268943 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out2\[7\] RegisterFile.vhd(73) " "Inferred latch for \"data_out2\[7\]\" at RegisterFile.vhd(73)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268943 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out2\[8\] RegisterFile.vhd(73) " "Inferred latch for \"data_out2\[8\]\" at RegisterFile.vhd(73)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268943 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out2\[9\] RegisterFile.vhd(73) " "Inferred latch for \"data_out2\[9\]\" at RegisterFile.vhd(73)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268943 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out2\[10\] RegisterFile.vhd(73) " "Inferred latch for \"data_out2\[10\]\" at RegisterFile.vhd(73)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268943 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out2\[11\] RegisterFile.vhd(73) " "Inferred latch for \"data_out2\[11\]\" at RegisterFile.vhd(73)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268943 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out2\[12\] RegisterFile.vhd(73) " "Inferred latch for \"data_out2\[12\]\" at RegisterFile.vhd(73)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268943 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out2\[13\] RegisterFile.vhd(73) " "Inferred latch for \"data_out2\[13\]\" at RegisterFile.vhd(73)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268943 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out2\[14\] RegisterFile.vhd(73) " "Inferred latch for \"data_out2\[14\]\" at RegisterFile.vhd(73)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268943 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out2\[15\] RegisterFile.vhd(73) " "Inferred latch for \"data_out2\[15\]\" at RegisterFile.vhd(73)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 73 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268943 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out1\[0\] RegisterFile.vhd(64) " "Inferred latch for \"data_out1\[0\]\" at RegisterFile.vhd(64)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268943 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out1\[1\] RegisterFile.vhd(64) " "Inferred latch for \"data_out1\[1\]\" at RegisterFile.vhd(64)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268943 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out1\[2\] RegisterFile.vhd(64) " "Inferred latch for \"data_out1\[2\]\" at RegisterFile.vhd(64)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268943 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out1\[3\] RegisterFile.vhd(64) " "Inferred latch for \"data_out1\[3\]\" at RegisterFile.vhd(64)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268943 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out1\[4\] RegisterFile.vhd(64) " "Inferred latch for \"data_out1\[4\]\" at RegisterFile.vhd(64)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268943 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out1\[5\] RegisterFile.vhd(64) " "Inferred latch for \"data_out1\[5\]\" at RegisterFile.vhd(64)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268943 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out1\[6\] RegisterFile.vhd(64) " "Inferred latch for \"data_out1\[6\]\" at RegisterFile.vhd(64)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268943 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out1\[7\] RegisterFile.vhd(64) " "Inferred latch for \"data_out1\[7\]\" at RegisterFile.vhd(64)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268943 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out1\[8\] RegisterFile.vhd(64) " "Inferred latch for \"data_out1\[8\]\" at RegisterFile.vhd(64)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268943 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out1\[9\] RegisterFile.vhd(64) " "Inferred latch for \"data_out1\[9\]\" at RegisterFile.vhd(64)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268943 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out1\[10\] RegisterFile.vhd(64) " "Inferred latch for \"data_out1\[10\]\" at RegisterFile.vhd(64)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268943 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out1\[11\] RegisterFile.vhd(64) " "Inferred latch for \"data_out1\[11\]\" at RegisterFile.vhd(64)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268943 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out1\[12\] RegisterFile.vhd(64) " "Inferred latch for \"data_out1\[12\]\" at RegisterFile.vhd(64)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268943 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out1\[13\] RegisterFile.vhd(64) " "Inferred latch for \"data_out1\[13\]\" at RegisterFile.vhd(64)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268944 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out1\[14\] RegisterFile.vhd(64) " "Inferred latch for \"data_out1\[14\]\" at RegisterFile.vhd(64)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268944 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out1\[15\] RegisterFile.vhd(64) " "Inferred latch for \"data_out1\[15\]\" at RegisterFile.vhd(64)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268944 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write:address3num\[0\] RegisterFile.vhd(26) " "Inferred latch for \"write:address3num\[0\]\" at RegisterFile.vhd(26)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268944 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write:address3num\[1\] RegisterFile.vhd(26) " "Inferred latch for \"write:address3num\[1\]\" at RegisterFile.vhd(26)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268944 "|Datapath|RegisterFile:RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write:address3num\[2\] RegisterFile.vhd(26) " "Inferred latch for \"write:address3num\[2\]\" at RegisterFile.vhd(26)" {  } { { "RegisterFile.vhd" "" { Text "/home/kartik/RISC_Pipelined/RegisterFile.vhd" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268944 "|Datapath|RegisterFile:RF"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_4to1_16bit Mux_4to1_16bit:muxAluA " "Elaborating entity \"Mux_4to1_16bit\" for hierarchy \"Mux_4to1_16bit:muxAluA\"" {  } { { "Datapath.vhd" "muxAluA" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683172268944 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output Mux_4to1_16bit.vhd(16) " "VHDL Process Statement warning at Mux_4to1_16bit.vhd(16): inferring latch(es) for signal or variable \"output\", which holds its previous value in one or more paths through the process" {  } { { "Mux_4to1_16bit.vhd" "" { Text "/home/kartik/RISC_Pipelined/Mux_4to1_16bit.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683172268945 "|Datapath|Mux_4to1_16bit:muxAluA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] Mux_4to1_16bit.vhd(16) " "Inferred latch for \"output\[0\]\" at Mux_4to1_16bit.vhd(16)" {  } { { "Mux_4to1_16bit.vhd" "" { Text "/home/kartik/RISC_Pipelined/Mux_4to1_16bit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268945 "|Datapath|Mux_4to1_16bit:muxAluA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] Mux_4to1_16bit.vhd(16) " "Inferred latch for \"output\[1\]\" at Mux_4to1_16bit.vhd(16)" {  } { { "Mux_4to1_16bit.vhd" "" { Text "/home/kartik/RISC_Pipelined/Mux_4to1_16bit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268945 "|Datapath|Mux_4to1_16bit:muxAluA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] Mux_4to1_16bit.vhd(16) " "Inferred latch for \"output\[2\]\" at Mux_4to1_16bit.vhd(16)" {  } { { "Mux_4to1_16bit.vhd" "" { Text "/home/kartik/RISC_Pipelined/Mux_4to1_16bit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268945 "|Datapath|Mux_4to1_16bit:muxAluA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] Mux_4to1_16bit.vhd(16) " "Inferred latch for \"output\[3\]\" at Mux_4to1_16bit.vhd(16)" {  } { { "Mux_4to1_16bit.vhd" "" { Text "/home/kartik/RISC_Pipelined/Mux_4to1_16bit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268945 "|Datapath|Mux_4to1_16bit:muxAluA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[4\] Mux_4to1_16bit.vhd(16) " "Inferred latch for \"output\[4\]\" at Mux_4to1_16bit.vhd(16)" {  } { { "Mux_4to1_16bit.vhd" "" { Text "/home/kartik/RISC_Pipelined/Mux_4to1_16bit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268945 "|Datapath|Mux_4to1_16bit:muxAluA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[5\] Mux_4to1_16bit.vhd(16) " "Inferred latch for \"output\[5\]\" at Mux_4to1_16bit.vhd(16)" {  } { { "Mux_4to1_16bit.vhd" "" { Text "/home/kartik/RISC_Pipelined/Mux_4to1_16bit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268945 "|Datapath|Mux_4to1_16bit:muxAluA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[6\] Mux_4to1_16bit.vhd(16) " "Inferred latch for \"output\[6\]\" at Mux_4to1_16bit.vhd(16)" {  } { { "Mux_4to1_16bit.vhd" "" { Text "/home/kartik/RISC_Pipelined/Mux_4to1_16bit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268945 "|Datapath|Mux_4to1_16bit:muxAluA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[7\] Mux_4to1_16bit.vhd(16) " "Inferred latch for \"output\[7\]\" at Mux_4to1_16bit.vhd(16)" {  } { { "Mux_4to1_16bit.vhd" "" { Text "/home/kartik/RISC_Pipelined/Mux_4to1_16bit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268945 "|Datapath|Mux_4to1_16bit:muxAluA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[8\] Mux_4to1_16bit.vhd(16) " "Inferred latch for \"output\[8\]\" at Mux_4to1_16bit.vhd(16)" {  } { { "Mux_4to1_16bit.vhd" "" { Text "/home/kartik/RISC_Pipelined/Mux_4to1_16bit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268945 "|Datapath|Mux_4to1_16bit:muxAluA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[9\] Mux_4to1_16bit.vhd(16) " "Inferred latch for \"output\[9\]\" at Mux_4to1_16bit.vhd(16)" {  } { { "Mux_4to1_16bit.vhd" "" { Text "/home/kartik/RISC_Pipelined/Mux_4to1_16bit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268945 "|Datapath|Mux_4to1_16bit:muxAluA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[10\] Mux_4to1_16bit.vhd(16) " "Inferred latch for \"output\[10\]\" at Mux_4to1_16bit.vhd(16)" {  } { { "Mux_4to1_16bit.vhd" "" { Text "/home/kartik/RISC_Pipelined/Mux_4to1_16bit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268945 "|Datapath|Mux_4to1_16bit:muxAluA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[11\] Mux_4to1_16bit.vhd(16) " "Inferred latch for \"output\[11\]\" at Mux_4to1_16bit.vhd(16)" {  } { { "Mux_4to1_16bit.vhd" "" { Text "/home/kartik/RISC_Pipelined/Mux_4to1_16bit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268945 "|Datapath|Mux_4to1_16bit:muxAluA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[12\] Mux_4to1_16bit.vhd(16) " "Inferred latch for \"output\[12\]\" at Mux_4to1_16bit.vhd(16)" {  } { { "Mux_4to1_16bit.vhd" "" { Text "/home/kartik/RISC_Pipelined/Mux_4to1_16bit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268945 "|Datapath|Mux_4to1_16bit:muxAluA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[13\] Mux_4to1_16bit.vhd(16) " "Inferred latch for \"output\[13\]\" at Mux_4to1_16bit.vhd(16)" {  } { { "Mux_4to1_16bit.vhd" "" { Text "/home/kartik/RISC_Pipelined/Mux_4to1_16bit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268945 "|Datapath|Mux_4to1_16bit:muxAluA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[14\] Mux_4to1_16bit.vhd(16) " "Inferred latch for \"output\[14\]\" at Mux_4to1_16bit.vhd(16)" {  } { { "Mux_4to1_16bit.vhd" "" { Text "/home/kartik/RISC_Pipelined/Mux_4to1_16bit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268945 "|Datapath|Mux_4to1_16bit:muxAluA"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[15\] Mux_4to1_16bit.vhd(16) " "Inferred latch for \"output\[15\]\" at Mux_4to1_16bit.vhd(16)" {  } { { "Mux_4to1_16bit.vhd" "" { Text "/home/kartik/RISC_Pipelined/Mux_4to1_16bit.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268945 "|Datapath|Mux_4to1_16bit:muxAluA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_1bit register_1bit:cflag " "Elaborating entity \"register_1bit\" for hierarchy \"register_1bit:cflag\"" {  } { { "Datapath.vhd" "cflag" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683172268946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_MUX_Control_unit PC_MUX_Control_unit:pcController " "Elaborating entity \"PC_MUX_Control_unit\" for hierarchy \"PC_MUX_Control_unit:pcController\"" {  } { { "Datapath.vhd" "pcController" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683172268947 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OpCode PC_MUX_Control_unit.vhd(25) " "VHDL Process Statement warning at PC_MUX_Control_unit.vhd(25): signal \"OpCode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PC_MUX_Control_unit.vhd" "" { Text "/home/kartik/RISC_Pipelined/PC_MUX_Control_unit.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683172268948 "|Datapath|PC_MUX_Control_unit:pcController"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OpCode PC_MUX_Control_unit.vhd(28) " "VHDL Process Statement warning at PC_MUX_Control_unit.vhd(28): signal \"OpCode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PC_MUX_Control_unit.vhd" "" { Text "/home/kartik/RISC_Pipelined/PC_MUX_Control_unit.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683172268948 "|Datapath|PC_MUX_Control_unit:pcController"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OpCode PC_MUX_Control_unit.vhd(31) " "VHDL Process Statement warning at PC_MUX_Control_unit.vhd(31): signal \"OpCode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PC_MUX_Control_unit.vhd" "" { Text "/home/kartik/RISC_Pipelined/PC_MUX_Control_unit.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683172268949 "|Datapath|PC_MUX_Control_unit:pcController"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OpCode PC_MUX_Control_unit.vhd(34) " "VHDL Process Statement warning at PC_MUX_Control_unit.vhd(34): signal \"OpCode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PC_MUX_Control_unit.vhd" "" { Text "/home/kartik/RISC_Pipelined/PC_MUX_Control_unit.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683172268949 "|Datapath|PC_MUX_Control_unit:pcController"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OpCode PC_MUX_Control_unit.vhd(37) " "VHDL Process Statement warning at PC_MUX_Control_unit.vhd(37): signal \"OpCode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PC_MUX_Control_unit.vhd" "" { Text "/home/kartik/RISC_Pipelined/PC_MUX_Control_unit.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683172268949 "|Datapath|PC_MUX_Control_unit:pcController"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OpCode PC_MUX_Control_unit.vhd(40) " "VHDL Process Statement warning at PC_MUX_Control_unit.vhd(40): signal \"OpCode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PC_MUX_Control_unit.vhd" "" { Text "/home/kartik/RISC_Pipelined/PC_MUX_Control_unit.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683172268949 "|Datapath|PC_MUX_Control_unit:pcController"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "throw PC_MUX_Control_unit.vhd(46) " "VHDL Process Statement warning at PC_MUX_Control_unit.vhd(46): signal \"throw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PC_MUX_Control_unit.vhd" "" { Text "/home/kartik/RISC_Pipelined/PC_MUX_Control_unit.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683172268949 "|Datapath|PC_MUX_Control_unit:pcController"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FwdA FwdA:fwderA " "Elaborating entity \"FwdA\" for hierarchy \"FwdA:fwderA\"" {  } { { "Datapath.vhd" "fwderA" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683172268953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FwdB FwdB:fwderB " "Elaborating entity \"FwdB\" for hierarchy \"FwdB:fwderB\"" {  } { { "Datapath.vhd" "fwderB" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683172268955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Executor Executor:exec " "Elaborating entity \"Executor\" for hierarchy \"Executor:exec\"" {  } { { "Datapath.vhd" "exec" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683172268956 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_MUXA_SEL Execution.vhd(16) " "VHDL Process Statement warning at Execution.vhd(16): inferring latch(es) for signal or variable \"ALU_MUXA_SEL\", which holds its previous value in one or more paths through the process" {  } { { "Execution.vhd" "" { Text "/home/kartik/RISC_Pipelined/Execution.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683172268956 "|Datapath|Executor:exec"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_MUXB_SEL Execution.vhd(16) " "VHDL Process Statement warning at Execution.vhd(16): inferring latch(es) for signal or variable \"ALU_MUXB_SEL\", which holds its previous value in one or more paths through the process" {  } { { "Execution.vhd" "" { Text "/home/kartik/RISC_Pipelined/Execution.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683172268956 "|Datapath|Executor:exec"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALU_SEL Execution.vhd(16) " "VHDL Process Statement warning at Execution.vhd(16): inferring latch(es) for signal or variable \"ALU_SEL\", which holds its previous value in one or more paths through the process" {  } { { "Execution.vhd" "" { Text "/home/kartik/RISC_Pipelined/Execution.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683172268956 "|Datapath|Executor:exec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_SEL\[0\] Execution.vhd(16) " "Inferred latch for \"ALU_SEL\[0\]\" at Execution.vhd(16)" {  } { { "Execution.vhd" "" { Text "/home/kartik/RISC_Pipelined/Execution.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268956 "|Datapath|Executor:exec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_SEL\[1\] Execution.vhd(16) " "Inferred latch for \"ALU_SEL\[1\]\" at Execution.vhd(16)" {  } { { "Execution.vhd" "" { Text "/home/kartik/RISC_Pipelined/Execution.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268957 "|Datapath|Executor:exec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_MUXB_SEL\[0\] Execution.vhd(16) " "Inferred latch for \"ALU_MUXB_SEL\[0\]\" at Execution.vhd(16)" {  } { { "Execution.vhd" "" { Text "/home/kartik/RISC_Pipelined/Execution.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268957 "|Datapath|Executor:exec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_MUXB_SEL\[1\] Execution.vhd(16) " "Inferred latch for \"ALU_MUXB_SEL\[1\]\" at Execution.vhd(16)" {  } { { "Execution.vhd" "" { Text "/home/kartik/RISC_Pipelined/Execution.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268957 "|Datapath|Executor:exec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_MUXA_SEL\[0\] Execution.vhd(16) " "Inferred latch for \"ALU_MUXA_SEL\[0\]\" at Execution.vhd(16)" {  } { { "Execution.vhd" "" { Text "/home/kartik/RISC_Pipelined/Execution.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268957 "|Datapath|Executor:exec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_MUXA_SEL\[1\] Execution.vhd(16) " "Inferred latch for \"ALU_MUXA_SEL\[1\]\" at Execution.vhd(16)" {  } { { "Execution.vhd" "" { Text "/home/kartik/RISC_Pipelined/Execution.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268957 "|Datapath|Executor:exec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Stall_and_throw Stall_and_throw:ST " "Elaborating entity \"Stall_and_throw\" for hierarchy \"Stall_and_throw:ST\"" {  } { { "Datapath.vhd" "ST" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683172268957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "load_hazards load_hazards:LH " "Elaborating entity \"load_hazards\" for hierarchy \"load_hazards:LH\"" {  } { { "Datapath.vhd" "LH" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683172268957 ""}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE load_hazards.vhd(38) " "VHDL warning at load_hazards.vhd(38): comparison between unequal length operands always returns FALSE" {  } { { "load_hazards.vhd" "" { Text "/home/kartik/RISC_Pipelined/load_hazards.vhd" 38 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268958 "|Datapath|load_hazards:LH"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RFCZ RFCZ:rfcz1 " "Elaborating entity \"RFCZ\" for hierarchy \"RFCZ:rfcz1\"" {  } { { "Datapath.vhd" "rfcz1" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683172268958 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode RF_C_Z.vhd(27) " "VHDL Process Statement warning at RF_C_Z.vhd(27): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF_C_Z.vhd" "" { Text "/home/kartik/RISC_Pipelined/RF_C_Z.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683172268959 "|Datapath|RFCZ:rfcz1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode RF_C_Z.vhd(62) " "VHDL Process Statement warning at RF_C_Z.vhd(62): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF_C_Z.vhd" "" { Text "/home/kartik/RISC_Pipelined/RF_C_Z.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683172268959 "|Datapath|RFCZ:rfcz1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode RF_C_Z.vhd(68) " "VHDL Process Statement warning at RF_C_Z.vhd(68): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF_C_Z.vhd" "" { Text "/home/kartik/RISC_Pipelined/RF_C_Z.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683172268959 "|Datapath|RFCZ:rfcz1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode RF_C_Z.vhd(74) " "VHDL Process Statement warning at RF_C_Z.vhd(74): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF_C_Z.vhd" "" { Text "/home/kartik/RISC_Pipelined/RF_C_Z.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683172268959 "|Datapath|RFCZ:rfcz1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode RF_C_Z.vhd(80) " "VHDL Process Statement warning at RF_C_Z.vhd(80): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF_C_Z.vhd" "" { Text "/home/kartik/RISC_Pipelined/RF_C_Z.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683172268959 "|Datapath|RFCZ:rfcz1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "opcode RF_C_Z.vhd(86) " "VHDL Process Statement warning at RF_C_Z.vhd(86): signal \"opcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RF_C_Z.vhd" "" { Text "/home/kartik/RISC_Pipelined/RF_C_Z.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683172268959 "|Datapath|RFCZ:rfcz1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtender SignExtender:se " "Elaborating entity \"SignExtender\" for hierarchy \"SignExtender:se\"" {  } { { "Datapath.vhd" "se" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683172268959 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output signExtender.vhd(19) " "VHDL Process Statement warning at signExtender.vhd(19): inferring latch(es) for signal or variable \"output\", which holds its previous value in one or more paths through the process" {  } { { "signExtender.vhd" "" { Text "/home/kartik/RISC_Pipelined/signExtender.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683172268960 "|Datapath|SignExtender:se"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] signExtender.vhd(19) " "Inferred latch for \"output\[0\]\" at signExtender.vhd(19)" {  } { { "signExtender.vhd" "" { Text "/home/kartik/RISC_Pipelined/signExtender.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268960 "|Datapath|SignExtender:se"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] signExtender.vhd(19) " "Inferred latch for \"output\[1\]\" at signExtender.vhd(19)" {  } { { "signExtender.vhd" "" { Text "/home/kartik/RISC_Pipelined/signExtender.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268960 "|Datapath|SignExtender:se"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] signExtender.vhd(19) " "Inferred latch for \"output\[2\]\" at signExtender.vhd(19)" {  } { { "signExtender.vhd" "" { Text "/home/kartik/RISC_Pipelined/signExtender.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268960 "|Datapath|SignExtender:se"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] signExtender.vhd(19) " "Inferred latch for \"output\[3\]\" at signExtender.vhd(19)" {  } { { "signExtender.vhd" "" { Text "/home/kartik/RISC_Pipelined/signExtender.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268960 "|Datapath|SignExtender:se"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[4\] signExtender.vhd(19) " "Inferred latch for \"output\[4\]\" at signExtender.vhd(19)" {  } { { "signExtender.vhd" "" { Text "/home/kartik/RISC_Pipelined/signExtender.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268960 "|Datapath|SignExtender:se"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[5\] signExtender.vhd(19) " "Inferred latch for \"output\[5\]\" at signExtender.vhd(19)" {  } { { "signExtender.vhd" "" { Text "/home/kartik/RISC_Pipelined/signExtender.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268960 "|Datapath|SignExtender:se"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[6\] signExtender.vhd(19) " "Inferred latch for \"output\[6\]\" at signExtender.vhd(19)" {  } { { "signExtender.vhd" "" { Text "/home/kartik/RISC_Pipelined/signExtender.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268960 "|Datapath|SignExtender:se"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[7\] signExtender.vhd(19) " "Inferred latch for \"output\[7\]\" at signExtender.vhd(19)" {  } { { "signExtender.vhd" "" { Text "/home/kartik/RISC_Pipelined/signExtender.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268960 "|Datapath|SignExtender:se"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[8\] signExtender.vhd(19) " "Inferred latch for \"output\[8\]\" at signExtender.vhd(19)" {  } { { "signExtender.vhd" "" { Text "/home/kartik/RISC_Pipelined/signExtender.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268960 "|Datapath|SignExtender:se"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[9\] signExtender.vhd(19) " "Inferred latch for \"output\[9\]\" at signExtender.vhd(19)" {  } { { "signExtender.vhd" "" { Text "/home/kartik/RISC_Pipelined/signExtender.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268960 "|Datapath|SignExtender:se"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[10\] signExtender.vhd(19) " "Inferred latch for \"output\[10\]\" at signExtender.vhd(19)" {  } { { "signExtender.vhd" "" { Text "/home/kartik/RISC_Pipelined/signExtender.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268960 "|Datapath|SignExtender:se"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[11\] signExtender.vhd(19) " "Inferred latch for \"output\[11\]\" at signExtender.vhd(19)" {  } { { "signExtender.vhd" "" { Text "/home/kartik/RISC_Pipelined/signExtender.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268960 "|Datapath|SignExtender:se"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[12\] signExtender.vhd(19) " "Inferred latch for \"output\[12\]\" at signExtender.vhd(19)" {  } { { "signExtender.vhd" "" { Text "/home/kartik/RISC_Pipelined/signExtender.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268960 "|Datapath|SignExtender:se"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[13\] signExtender.vhd(19) " "Inferred latch for \"output\[13\]\" at signExtender.vhd(19)" {  } { { "signExtender.vhd" "" { Text "/home/kartik/RISC_Pipelined/signExtender.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268960 "|Datapath|SignExtender:se"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[14\] signExtender.vhd(19) " "Inferred latch for \"output\[14\]\" at signExtender.vhd(19)" {  } { { "signExtender.vhd" "" { Text "/home/kartik/RISC_Pipelined/signExtender.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268960 "|Datapath|SignExtender:se"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[15\] signExtender.vhd(19) " "Inferred latch for \"output\[15\]\" at signExtender.vhd(19)" {  } { { "signExtender.vhd" "" { Text "/home/kartik/RISC_Pipelined/signExtender.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268960 "|Datapath|SignExtender:se"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu1 " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu1\"" {  } { { "Datapath.vhd" "alu1" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683172268960 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "OpCode ALU.vhd(36) " "VHDL Signal Declaration warning at ALU.vhd(36): used explicit default value for signal \"OpCode\" because signal was never assigned a value" {  } { { "ALU.vhd" "" { Text "/home/kartik/RISC_Pipelined/ALU.vhd" 36 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1683172268962 "|Datapath|ALU:alu1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "complement ALU.vhd(37) " "VHDL Signal Declaration warning at ALU.vhd(37): used explicit default value for signal \"complement\" because signal was never assigned a value" {  } { { "ALU.vhd" "" { Text "/home/kartik/RISC_Pipelined/ALU.vhd" 37 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1683172268962 "|Datapath|ALU:alu1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OpCode ALU.vhd(177) " "VHDL Process Statement warning at ALU.vhd(177): signal \"OpCode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/home/kartik/RISC_Pipelined/ALU.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683172268962 "|Datapath|ALU:alu1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "complement ALU.vhd(177) " "VHDL Process Statement warning at ALU.vhd(177): signal \"complement\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/home/kartik/RISC_Pipelined/ALU.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683172268962 "|Datapath|ALU:alu1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carry_in ALU.vhd(177) " "VHDL Process Statement warning at ALU.vhd(177): signal \"carry_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/home/kartik/RISC_Pipelined/ALU.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683172268962 "|Datapath|ALU:alu1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OpCode ALU.vhd(189) " "VHDL Process Statement warning at ALU.vhd(189): signal \"OpCode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/home/kartik/RISC_Pipelined/ALU.vhd" 189 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683172268962 "|Datapath|ALU:alu1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "complement ALU.vhd(189) " "VHDL Process Statement warning at ALU.vhd(189): signal \"complement\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/home/kartik/RISC_Pipelined/ALU.vhd" 189 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683172268962 "|Datapath|ALU:alu1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OpCode ALU.vhd(191) " "VHDL Process Statement warning at ALU.vhd(191): signal \"OpCode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/home/kartik/RISC_Pipelined/ALU.vhd" 191 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683172268962 "|Datapath|ALU:alu1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "complement ALU.vhd(191) " "VHDL Process Statement warning at ALU.vhd(191): signal \"complement\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "/home/kartik/RISC_Pipelined/ALU.vhd" 191 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683172268962 "|Datapath|ALU:alu1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "E ALU.vhd(173) " "VHDL Process Statement warning at ALU.vhd(173): inferring latch(es) for signal or variable \"E\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "/home/kartik/RISC_Pipelined/ALU.vhd" 173 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683172268962 "|Datapath|ALU:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "E ALU.vhd(173) " "Inferred latch for \"E\" at ALU.vhd(173)" {  } { { "ALU.vhd" "" { Text "/home/kartik/RISC_Pipelined/ALU.vhd" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172268962 "|Datapath|ALU:alu1"}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683172269606 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683172269606 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "Datapath.vhd" "" { Text "/home/kartik/RISC_Pipelined/Datapath.vhd" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683172269632 "|Datapath|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1683172269632 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1 " "Implemented 1 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683172269632 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683172269632 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683172269632 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 70 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 70 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "435 " "Peak virtual memory: 435 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683172269643 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May  4 09:21:09 2023 " "Processing ended: Thu May  4 09:21:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683172269643 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683172269643 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683172269643 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683172269643 ""}
