// ==============================================================
// Generated by Vitis HLS v2025.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="run_head_group_run_head_group,hls_ip_2025_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xck26-sfvc784-2LV-c,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.606000,HLS_SYN_LAT=4,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=651,HLS_SYN_LUT=619,HLS_VERSION=2025_1}" *)

module run_head_group (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        head_ctx_ref_address0,
        head_ctx_ref_ce0,
        head_ctx_ref_we0,
        head_ctx_ref_d0,
        head_ctx_ref_q0,
        res_i,
        res_o,
        res_o_ap_vld,
        layer_idx,
        group_idx,
        reset_resources,
        wl_ready,
        dma_done,
        compute_ready,
        compute_done,
        requant_ready,
        requant_done,
        wl_start,
        wl_start_ap_vld,
        wl_addr_sel,
        wl_layer,
        wl_head,
        wl_tile,
        compute_start,
        compute_start_ap_vld,
        compute_op,
        compute_op_ap_vld,
        requant_start,
        requant_start_ap_vld,
        requant_op,
        ap_return
);

parameter    ap_ST_fsm_state1 = 5'd1;
parameter    ap_ST_fsm_state2 = 5'd2;
parameter    ap_ST_fsm_state3 = 5'd4;
parameter    ap_ST_fsm_state4 = 5'd8;
parameter    ap_ST_fsm_state5 = 5'd16;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [2:0] head_ctx_ref_address0;
output   head_ctx_ref_ce0;
output   head_ctx_ref_we0;
output  [45:0] head_ctx_ref_d0;
input  [45:0] head_ctx_ref_q0;
input  [122:0] res_i;
output  [122:0] res_o;
output   res_o_ap_vld;
input  [31:0] layer_idx;
input  [31:0] group_idx;
input  [0:0] reset_resources;
input  [0:0] wl_ready;
input  [0:0] dma_done;
input  [0:0] compute_ready;
input  [0:0] compute_done;
input  [0:0] requant_ready;
input  [0:0] requant_done;
output  [0:0] wl_start;
output   wl_start_ap_vld;
input  [31:0] wl_addr_sel;
input  [31:0] wl_layer;
input  [31:0] wl_head;
input  [31:0] wl_tile;
output  [0:0] compute_start;
output   compute_start_ap_vld;
output  [31:0] compute_op;
output   compute_op_ap_vld;
output  [0:0] requant_start;
output   requant_start_ap_vld;
input  [31:0] requant_op;
output  [0:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[122:0] res_o;
reg res_o_ap_vld;
reg wl_start_ap_vld;
reg compute_start_ap_vld;
reg[31:0] compute_op;
reg compute_op_ap_vld;
reg requant_start_ap_vld;

(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] compute_done_read_read_fu_176_p2;
reg   [0:0] compute_done_read_reg_1392;
reg   [0:0] compute_ready_read_reg_1396;
reg   [31:0] group_idx_read_reg_1413;
reg   [31:0] layer_idx_read_reg_1426;
wire   [122:0] select_ln38_fu_754_p3;
reg   [122:0] select_ln38_reg_1432;
wire   [0:0] tmp_fu_762_p3;
reg   [0:0] tmp_reg_1440;
reg   [2:0] head_ctx_ref_addr_reg_1444;
wire   [0:0] tmp_3_fu_832_p3;
reg   [0:0] tmp_3_reg_1449;
wire    ap_CS_fsm_state2;
wire   [0:0] resources_idle_fu_840_p2;
reg   [0:0] resources_idle_reg_1460;
wire   [0:0] icmp_ln59_fu_855_p2;
reg   [0:0] icmp_ln59_reg_1465;
reg   [2:0] head_ctx_ref_addr_1_reg_1469;
wire    ap_CS_fsm_state3;
wire   [7:0] trunc_ln3_fu_879_p4;
reg   [7:0] trunc_ln3_reg_1477;
wire    ap_CS_fsm_state4;
wire   [45:0] or_ln2_fu_903_p4;
reg   [45:0] or_ln2_reg_1481;
wire   [0:0] grp_fu_692_p3;
reg   [0:0] tmp_17_reg_1486;
wire   [0:0] or_ln289_6_fu_950_p2;
reg   [0:0] or_ln289_6_reg_1490;
reg   [0:0] tmp_27_reg_1494;
reg   [0:0] tmp_15_reg_1498;
wire   [0:0] or_ln289_5_fu_960_p2;
reg   [0:0] or_ln289_5_reg_1502;
reg   [0:0] tmp_26_reg_1506;
reg   [0:0] tmp_14_reg_1510;
wire   [0:0] or_ln289_4_fu_970_p2;
reg   [0:0] or_ln289_4_reg_1514;
reg   [0:0] tmp_24_reg_1518;
reg   [0:0] tmp_13_reg_1522;
wire   [0:0] or_ln289_3_fu_980_p2;
reg   [0:0] or_ln289_3_reg_1526;
reg   [0:0] tmp_23_reg_1530;
reg   [0:0] tmp_11_reg_1534;
wire   [0:0] or_ln289_2_fu_990_p2;
reg   [0:0] or_ln289_2_reg_1538;
reg   [0:0] tmp_21_reg_1542;
reg   [0:0] tmp_9_reg_1546;
wire   [0:0] or_ln289_1_fu_1000_p2;
reg   [0:0] or_ln289_1_reg_1550;
reg   [0:0] tmp_20_reg_1554;
reg   [0:0] tmp_7_reg_1558;
wire   [0:0] or_ln289_fu_1010_p2;
reg   [0:0] or_ln289_reg_1562;
reg   [0:0] tmp_18_reg_1566;
reg   [0:0] res_flag_1_reg_277;
wire   [122:0] or_ln1_fu_820_p4;
reg   [122:0] res_new_1_reg_290;
reg   [122:0] ap_phi_mux_res_loc_1_phi_fu_308_p6;
reg   [122:0] res_loc_1_reg_305;
wire   [45:0] zext_ln98_fu_874_p1;
reg   [45:0] ap_phi_mux_empty_phi_fu_320_p4;
reg   [45:0] empty_reg_317;
wire   [0:0] icmp_ln63_fu_869_p2;
reg   [0:0] ap_phi_mux_compute_start_new_15_phi_fu_332_p58;
reg   [0:0] compute_start_new_15_reg_328;
wire    ap_CS_fsm_state5;
reg   [0:0] ap_phi_mux_res_flag_17_phi_fu_425_p58;
reg   [0:0] res_flag_17_reg_422;
reg   [122:0] ap_phi_mux_res_new_17_phi_fu_517_p58;
reg   [122:0] res_new_17_reg_514;
wire   [122:0] or_ln295_1_fu_1355_p6;
wire   [122:0] or_ln295_3_fu_1314_p6;
wire   [122:0] or_ln295_5_fu_1243_p6;
wire   [122:0] or_ln295_7_fu_1157_p6;
wire   [122:0] or_ln295_9_fu_1116_p6;
wire   [122:0] or_ln295_s_fu_1075_p6;
wire   [122:0] or_ln295_2_fu_1034_p6;
reg   [0:0] ap_phi_mux_empty_11_phi_fu_604_p58;
reg   [0:0] empty_11_reg_600;
wire   [63:0] zext_ln43_fu_780_p1;
wire   [63:0] zext_ln62_fu_861_p1;
reg    head_ctx_ref_ce0_local;
reg   [2:0] head_ctx_ref_address0_local;
reg    head_ctx_ref_we0_local;
reg   [45:0] head_ctx_ref_d0_local;
wire   [45:0] or_ln_fu_797_p4;
wire   [45:0] or_ln8_fu_1019_p4;
wire   [45:0] or_ln15_fu_1052_p8;
wire   [45:0] or_ln14_fu_1093_p8;
wire   [45:0] or_ln13_fu_1134_p8;
wire   [45:0] or_ln12_fu_1175_p8;
wire   [45:0] or_ln7_fu_1198_p4;
wire   [45:0] or_ln6_fu_1213_p4;
wire   [45:0] or_ln5_fu_1228_p4;
wire   [45:0] or_ln11_fu_1261_p8;
wire   [45:0] or_ln4_fu_1284_p4;
wire   [45:0] or_ln3_fu_1299_p4;
wire   [45:0] or_ln10_fu_1332_p8;
wire   [45:0] or_ln9_fu_1373_p8;
wire   [2:0] lshr_ln_fu_770_p4;
wire   [0:0] tmp_1_fu_785_p3;
wire   [43:0] trunc_ln44_fu_793_p1;
wire   [40:0] tmp_2_fu_808_p4;
wire   [40:0] trunc_ln45_fu_817_p1;
wire   [28:0] tmp_5_fu_846_p4;
wire   [31:0] trunc_ln63_fu_865_p1;
wire   [3:0] tmp_4_fu_889_p4;
wire   [40:0] trunc_ln137_fu_899_p1;
wire   [0:0] xor_ln289_6_fu_945_p2;
wire   [0:0] xor_ln289_5_fu_955_p2;
wire   [0:0] xor_ln289_4_fu_965_p2;
wire   [0:0] xor_ln289_3_fu_975_p2;
wire   [0:0] xor_ln289_2_fu_985_p2;
wire   [0:0] xor_ln289_1_fu_995_p2;
wire   [0:0] xor_ln289_fu_1005_p2;
wire   [5:0] grp_fu_708_p4;
wire   [31:0] trunc_ln245_fu_1015_p1;
wire   [40:0] grp_fu_718_p4;
wire   [40:0] trunc_ln295_6_fu_1030_p1;
wire   [0:0] grp_fu_728_p3;
wire   [1:0] grp_fu_736_p4;
wire   [0:0] grp_fu_746_p3;
wire   [31:0] trunc_ln238_fu_1048_p1;
wire   [40:0] trunc_ln295_5_fu_1071_p1;
wire   [31:0] trunc_ln225_fu_1089_p1;
wire   [40:0] trunc_ln295_4_fu_1112_p1;
wire   [31:0] trunc_ln212_fu_1130_p1;
wire   [40:0] trunc_ln295_3_fu_1153_p1;
wire   [31:0] trunc_ln199_fu_1171_p1;
wire   [31:0] trunc_ln189_fu_1194_p1;
wire   [31:0] trunc_ln185_fu_1209_p1;
wire   [31:0] trunc_ln181_fu_1224_p1;
wire   [40:0] trunc_ln295_2_fu_1239_p1;
wire   [31:0] trunc_ln174_fu_1257_p1;
wire   [31:0] trunc_ln164_fu_1280_p1;
wire   [31:0] trunc_ln160_fu_1295_p1;
wire   [40:0] trunc_ln295_1_fu_1310_p1;
wire   [31:0] trunc_ln153_fu_1328_p1;
wire   [40:0] trunc_ln295_fu_1351_p1;
wire   [31:0] trunc_ln140_fu_1369_p1;
reg   [4:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_condition_1049;
reg    ap_condition_1053;
reg    ap_condition_1057;
reg    ap_condition_1061;
reg    ap_condition_1065;
reg    ap_condition_1069;
reg    ap_condition_1073;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 5'd1;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if ((((trunc_ln3_reg_1477 == 8'd11) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (or_ln289_6_reg_1490 == 1'd0) & (tmp_17_reg_1486 == 1'd0)) | ((trunc_ln3_reg_1477 == 8'd10) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (or_ln289_5_reg_1502 == 1'd0) & (tmp_15_reg_1498 == 1'd0)) | ((trunc_ln3_reg_1477 == 8'd9) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (or_ln289_4_reg_1514 == 1'd0) & (tmp_14_reg_1510 == 1'd0)) | ((trunc_ln3_reg_1477 == 8'd8) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (or_ln289_3_reg_1526 == 1'd0) & (tmp_13_reg_1522 == 1'd0)) | ((trunc_ln3_reg_1477 == 8'd4) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (or_ln289_2_reg_1538 == 1'd0) & (tmp_11_reg_1534 == 1'd0)) | ((trunc_ln3_reg_1477 == 8'd1) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (or_ln289_1_reg_1550 == 1'd0) & (tmp_9_reg_1546 == 1'd0)) | ((trunc_ln3_reg_1477 == 8'd0) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (or_ln289_reg_1562 
    == 1'd0) & (tmp_7_reg_1558 == 1'd0)))) begin
        compute_start_new_15_reg_328 <= 1'd1;
    end else if ((((1'b1 == ap_CS_fsm_state4) & ((trunc_ln3_fu_879_p4 == 8'd13) | (icmp_ln59_reg_1465 == 1'd1))) | ((trunc_ln3_reg_1477 == 8'd11) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (tmp_17_reg_1486 == 1'd1)) | ((trunc_ln3_reg_1477 == 8'd10) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (tmp_15_reg_1498 == 1'd1)) | ((trunc_ln3_reg_1477 == 8'd9) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (tmp_14_reg_1510 == 1'd1)) | ((trunc_ln3_reg_1477 == 8'd8) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (tmp_13_reg_1522 == 1'd1)) | ((trunc_ln3_reg_1477 == 8'd4) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (tmp_11_reg_1534 == 1'd1)) | ((trunc_ln3_reg_1477 == 8'd1) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (tmp_9_reg_1546 == 1'd1)) | ((trunc_ln3_reg_1477 == 8'd0) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (tmp_7_reg_1558 == 1'd1)) | ((trunc_ln3_reg_1477 == 8'd2) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) 
    | ((trunc_ln3_reg_1477 == 8'd3) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((trunc_ln3_reg_1477 == 8'd5) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((trunc_ln3_reg_1477 == 8'd6) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((trunc_ln3_reg_1477 == 8'd7) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((trunc_ln3_reg_1477 == 8'd12) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | (~(trunc_ln3_fu_879_p4 == 8'd12) & ~(trunc_ln3_fu_879_p4 == 8'd11) & ~(trunc_ln3_fu_879_p4 == 8'd10) & ~(trunc_ln3_fu_879_p4 == 8'd9) & ~(trunc_ln3_fu_879_p4 == 8'd8) & ~(trunc_ln3_fu_879_p4 == 8'd7) & ~(trunc_ln3_fu_879_p4 == 8'd6) & ~(trunc_ln3_fu_879_p4 == 8'd5) & ~(trunc_ln3_fu_879_p4 == 8'd4) & ~(trunc_ln3_fu_879_p4 == 8'd3) & ~(trunc_ln3_fu_879_p4 == 8'd2) & ~(trunc_ln3_fu_879_p4 == 8'd1) & ~(trunc_ln3_fu_879_p4 == 8'd0) & ~(trunc_ln3_fu_879_p4 == 8'd13) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((trunc_ln3_fu_879_p4 == 8'd11) 
    & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (or_ln289_6_fu_950_p2 == 1'd1) & (grp_fu_692_p3 == 1'd0)) | ((trunc_ln3_fu_879_p4 == 8'd10) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (or_ln289_5_fu_960_p2 == 1'd1) & (grp_fu_692_p3 == 1'd0)) | ((trunc_ln3_fu_879_p4 == 8'd9) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (or_ln289_4_fu_970_p2 == 1'd1) & (grp_fu_692_p3 == 1'd0)) | ((trunc_ln3_fu_879_p4 == 8'd8) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (or_ln289_3_fu_980_p2 == 1'd1) & (grp_fu_692_p3 == 1'd0)) | ((trunc_ln3_fu_879_p4 == 8'd4) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (or_ln289_2_fu_990_p2 == 1'd1) & (grp_fu_692_p3 == 1'd0)) | ((trunc_ln3_fu_879_p4 == 8'd1) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (or_ln289_1_fu_1000_p2 == 1'd1) & (grp_fu_692_p3 == 1'd0)) | ((trunc_ln3_fu_879_p4 == 8'd0) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (or_ln289_fu_1010_p2 == 1'd1) & (grp_fu_692_p3 
    == 1'd0)))) begin
        compute_start_new_15_reg_328 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((trunc_ln3_fu_879_p4 == 8'd13) | (icmp_ln59_reg_1465 == 1'd1)))) begin
        empty_11_reg_600 <= resources_idle_reg_1460;
    end else if ((((trunc_ln3_reg_1477 == 8'd11) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (tmp_17_reg_1486 == 1'd1)) | ((trunc_ln3_reg_1477 == 8'd11) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (or_ln289_6_reg_1490 == 1'd0) & (tmp_17_reg_1486 == 1'd0)) | ((trunc_ln3_reg_1477 == 8'd10) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (tmp_15_reg_1498 == 1'd1)) | ((trunc_ln3_reg_1477 == 8'd10) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (or_ln289_5_reg_1502 == 1'd0) & (tmp_15_reg_1498 == 1'd0)) | ((trunc_ln3_reg_1477 == 8'd9) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (tmp_14_reg_1510 == 1'd1)) | ((trunc_ln3_reg_1477 == 8'd9) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (or_ln289_4_reg_1514 == 1'd0) & (tmp_14_reg_1510 == 1'd0)) | ((trunc_ln3_reg_1477 == 8'd8) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (tmp_13_reg_1522 == 1'd1)) | ((trunc_ln3_reg_1477 == 8'd8) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) 
    & (or_ln289_3_reg_1526 == 1'd0) & (tmp_13_reg_1522 == 1'd0)) | ((trunc_ln3_reg_1477 == 8'd4) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (tmp_11_reg_1534 == 1'd1)) | ((trunc_ln3_reg_1477 == 8'd4) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (or_ln289_2_reg_1538 == 1'd0) & (tmp_11_reg_1534 == 1'd0)) | ((trunc_ln3_reg_1477 == 8'd1) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (tmp_9_reg_1546 == 1'd1)) | ((trunc_ln3_reg_1477 == 8'd1) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (or_ln289_1_reg_1550 == 1'd0) & (tmp_9_reg_1546 == 1'd0)) | ((trunc_ln3_reg_1477 == 8'd0) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (tmp_7_reg_1558 == 1'd1)) | ((trunc_ln3_reg_1477 == 8'd0) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (or_ln289_reg_1562 == 1'd0) & (tmp_7_reg_1558 == 1'd0)) | ((trunc_ln3_reg_1477 == 8'd2) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((trunc_ln3_reg_1477 == 8'd3) & (icmp_ln59_reg_1465 == 
    1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((trunc_ln3_reg_1477 == 8'd5) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((trunc_ln3_reg_1477 == 8'd6) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((trunc_ln3_reg_1477 == 8'd7) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((trunc_ln3_reg_1477 == 8'd12) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | (~(trunc_ln3_fu_879_p4 == 8'd12) & ~(trunc_ln3_fu_879_p4 == 8'd11) & ~(trunc_ln3_fu_879_p4 == 8'd10) & ~(trunc_ln3_fu_879_p4 == 8'd9) & ~(trunc_ln3_fu_879_p4 == 8'd8) & ~(trunc_ln3_fu_879_p4 == 8'd7) & ~(trunc_ln3_fu_879_p4 == 8'd6) & ~(trunc_ln3_fu_879_p4 == 8'd5) & ~(trunc_ln3_fu_879_p4 == 8'd4) & ~(trunc_ln3_fu_879_p4 == 8'd3) & ~(trunc_ln3_fu_879_p4 == 8'd2) & ~(trunc_ln3_fu_879_p4 == 8'd1) & ~(trunc_ln3_fu_879_p4 == 8'd0) & ~(trunc_ln3_fu_879_p4 == 8'd13) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((trunc_ln3_fu_879_p4 == 8'd11) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state4) 
    & (or_ln289_6_fu_950_p2 == 1'd1) & (grp_fu_692_p3 == 1'd0)) | ((trunc_ln3_fu_879_p4 == 8'd10) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (or_ln289_5_fu_960_p2 == 1'd1) & (grp_fu_692_p3 == 1'd0)) | ((trunc_ln3_fu_879_p4 == 8'd9) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (or_ln289_4_fu_970_p2 == 1'd1) & (grp_fu_692_p3 == 1'd0)) | ((trunc_ln3_fu_879_p4 == 8'd8) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (or_ln289_3_fu_980_p2 == 1'd1) & (grp_fu_692_p3 == 1'd0)) | ((trunc_ln3_fu_879_p4 == 8'd4) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (or_ln289_2_fu_990_p2 == 1'd1) & (grp_fu_692_p3 == 1'd0)) | ((trunc_ln3_fu_879_p4 == 8'd1) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (or_ln289_1_fu_1000_p2 == 1'd1) & (grp_fu_692_p3 == 1'd0)) | ((trunc_ln3_fu_879_p4 == 8'd0) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (or_ln289_fu_1010_p2 == 1'd1) & (grp_fu_692_p3 == 1'd0)))) begin
        empty_11_reg_600 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        if ((icmp_ln63_fu_869_p2 == 1'd1)) begin
            empty_reg_317 <= head_ctx_ref_q0;
        end else if ((icmp_ln63_fu_869_p2 == 1'd0)) begin
            empty_reg_317 <= zext_ln98_fu_874_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((trunc_ln3_reg_1477 == 8'd11) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (or_ln289_6_reg_1490 == 1'd0) & (tmp_17_reg_1486 == 1'd0)) | ((trunc_ln3_reg_1477 == 8'd10) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (or_ln289_5_reg_1502 == 1'd0) & (tmp_15_reg_1498 == 1'd0)) | ((trunc_ln3_reg_1477 == 8'd9) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (or_ln289_4_reg_1514 == 1'd0) & (tmp_14_reg_1510 == 1'd0)) | ((trunc_ln3_reg_1477 == 8'd8) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (or_ln289_3_reg_1526 == 1'd0) & (tmp_13_reg_1522 == 1'd0)) | ((trunc_ln3_reg_1477 == 8'd4) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (or_ln289_2_reg_1538 == 1'd0) & (tmp_11_reg_1534 == 1'd0)) | ((trunc_ln3_reg_1477 == 8'd1) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (or_ln289_1_reg_1550 == 1'd0) & (tmp_9_reg_1546 == 1'd0)) | ((trunc_ln3_reg_1477 == 8'd0) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (or_ln289_reg_1562 
    == 1'd0) & (tmp_7_reg_1558 == 1'd0)))) begin
        res_flag_17_reg_422 <= 1'd1;
    end else if ((((1'b1 == ap_CS_fsm_state4) & ((trunc_ln3_fu_879_p4 == 8'd13) | (icmp_ln59_reg_1465 == 1'd1))) | ((trunc_ln3_reg_1477 == 8'd11) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (tmp_17_reg_1486 == 1'd1)) | ((trunc_ln3_reg_1477 == 8'd10) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (tmp_15_reg_1498 == 1'd1)) | ((trunc_ln3_reg_1477 == 8'd9) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (tmp_14_reg_1510 == 1'd1)) | ((trunc_ln3_reg_1477 == 8'd8) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (tmp_13_reg_1522 == 1'd1)) | ((trunc_ln3_reg_1477 == 8'd4) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (tmp_11_reg_1534 == 1'd1)) | ((trunc_ln3_reg_1477 == 8'd1) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (tmp_9_reg_1546 == 1'd1)) | ((trunc_ln3_reg_1477 == 8'd0) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (tmp_7_reg_1558 == 1'd1)) | ((trunc_ln3_reg_1477 == 8'd2) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) 
    | ((trunc_ln3_reg_1477 == 8'd3) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((trunc_ln3_reg_1477 == 8'd5) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((trunc_ln3_reg_1477 == 8'd6) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((trunc_ln3_reg_1477 == 8'd7) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((trunc_ln3_reg_1477 == 8'd12) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | (~(trunc_ln3_fu_879_p4 == 8'd12) & ~(trunc_ln3_fu_879_p4 == 8'd11) & ~(trunc_ln3_fu_879_p4 == 8'd10) & ~(trunc_ln3_fu_879_p4 == 8'd9) & ~(trunc_ln3_fu_879_p4 == 8'd8) & ~(trunc_ln3_fu_879_p4 == 8'd7) & ~(trunc_ln3_fu_879_p4 == 8'd6) & ~(trunc_ln3_fu_879_p4 == 8'd5) & ~(trunc_ln3_fu_879_p4 == 8'd4) & ~(trunc_ln3_fu_879_p4 == 8'd3) & ~(trunc_ln3_fu_879_p4 == 8'd2) & ~(trunc_ln3_fu_879_p4 == 8'd1) & ~(trunc_ln3_fu_879_p4 == 8'd0) & ~(trunc_ln3_fu_879_p4 == 8'd13) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((trunc_ln3_fu_879_p4 == 8'd11) 
    & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (or_ln289_6_fu_950_p2 == 1'd1) & (grp_fu_692_p3 == 1'd0)) | ((trunc_ln3_fu_879_p4 == 8'd10) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (or_ln289_5_fu_960_p2 == 1'd1) & (grp_fu_692_p3 == 1'd0)) | ((trunc_ln3_fu_879_p4 == 8'd9) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (or_ln289_4_fu_970_p2 == 1'd1) & (grp_fu_692_p3 == 1'd0)) | ((trunc_ln3_fu_879_p4 == 8'd8) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (or_ln289_3_fu_980_p2 == 1'd1) & (grp_fu_692_p3 == 1'd0)) | ((trunc_ln3_fu_879_p4 == 8'd4) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (or_ln289_2_fu_990_p2 == 1'd1) & (grp_fu_692_p3 == 1'd0)) | ((trunc_ln3_fu_879_p4 == 8'd1) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (or_ln289_1_fu_1000_p2 == 1'd1) & (grp_fu_692_p3 == 1'd0)) | ((trunc_ln3_fu_879_p4 == 8'd0) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (or_ln289_fu_1010_p2 == 1'd1) & (grp_fu_692_p3 
    == 1'd0)))) begin
        res_flag_17_reg_422 <= res_flag_1_reg_277;
    end
end

always @ (posedge ap_clk) begin
    if ((((compute_done_read_read_fu_176_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)) | ((tmp_fu_762_p3 == 1'd0) & (compute_done_read_read_fu_176_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        res_flag_1_reg_277 <= reset_resources;
    end else if (((tmp_reg_1440 == 1'd1) & (compute_done_read_reg_1392 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        res_flag_1_reg_277 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((((compute_done_read_read_fu_176_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)) | ((tmp_fu_762_p3 == 1'd0) & (compute_done_read_read_fu_176_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        res_loc_1_reg_305 <= select_ln38_fu_754_p3;
    end else if (((tmp_reg_1440 == 1'd1) & (compute_done_read_reg_1392 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        res_loc_1_reg_305 <= or_ln1_fu_820_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln3_reg_1477 == 8'd11) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (or_ln289_6_reg_1490 == 1'd0) & (tmp_17_reg_1486 == 1'd0))) begin
                res_new_17_reg_514[76 : 0] <= or_ln295_2_fu_1034_p6[76 : 0];
        res_new_17_reg_514[122 : 82] <= or_ln295_2_fu_1034_p6[122 : 82];
    end else if (((trunc_ln3_reg_1477 == 8'd10) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (or_ln289_5_reg_1502 == 1'd0) & (tmp_15_reg_1498 == 1'd0))) begin
                res_new_17_reg_514[76 : 0] <= or_ln295_s_fu_1075_p6[76 : 0];
        res_new_17_reg_514[122 : 82] <= or_ln295_s_fu_1075_p6[122 : 82];
    end else if (((trunc_ln3_reg_1477 == 8'd9) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (or_ln289_4_reg_1514 == 1'd0) & (tmp_14_reg_1510 == 1'd0))) begin
                res_new_17_reg_514[76 : 0] <= or_ln295_9_fu_1116_p6[76 : 0];
        res_new_17_reg_514[122 : 82] <= or_ln295_9_fu_1116_p6[122 : 82];
    end else if (((trunc_ln3_reg_1477 == 8'd8) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (or_ln289_3_reg_1526 == 1'd0) & (tmp_13_reg_1522 == 1'd0))) begin
                res_new_17_reg_514[76 : 0] <= or_ln295_7_fu_1157_p6[76 : 0];
        res_new_17_reg_514[122 : 82] <= or_ln295_7_fu_1157_p6[122 : 82];
    end else if (((trunc_ln3_reg_1477 == 8'd4) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (or_ln289_2_reg_1538 == 1'd0) & (tmp_11_reg_1534 == 1'd0))) begin
                res_new_17_reg_514[76 : 0] <= or_ln295_5_fu_1243_p6[76 : 0];
        res_new_17_reg_514[122 : 82] <= or_ln295_5_fu_1243_p6[122 : 82];
    end else if (((trunc_ln3_reg_1477 == 8'd1) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (or_ln289_1_reg_1550 == 1'd0) & (tmp_9_reg_1546 == 1'd0))) begin
                res_new_17_reg_514[76 : 0] <= or_ln295_3_fu_1314_p6[76 : 0];
        res_new_17_reg_514[122 : 82] <= or_ln295_3_fu_1314_p6[122 : 82];
    end else if (((trunc_ln3_reg_1477 == 8'd0) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (or_ln289_reg_1562 == 1'd0) & (tmp_7_reg_1558 == 1'd0))) begin
                res_new_17_reg_514[76 : 0] <= or_ln295_1_fu_1355_p6[76 : 0];
        res_new_17_reg_514[122 : 82] <= or_ln295_1_fu_1355_p6[122 : 82];
    end else if ((((1'b1 == ap_CS_fsm_state4) & ((trunc_ln3_fu_879_p4 == 8'd13) | (icmp_ln59_reg_1465 == 1'd1))) | ((trunc_ln3_reg_1477 == 8'd11) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (tmp_17_reg_1486 == 1'd1)) | ((trunc_ln3_reg_1477 == 8'd10) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (tmp_15_reg_1498 == 1'd1)) | ((trunc_ln3_reg_1477 == 8'd9) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (tmp_14_reg_1510 == 1'd1)) | ((trunc_ln3_reg_1477 == 8'd8) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (tmp_13_reg_1522 == 1'd1)) | ((trunc_ln3_reg_1477 == 8'd4) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (tmp_11_reg_1534 == 1'd1)) | ((trunc_ln3_reg_1477 == 8'd1) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (tmp_9_reg_1546 == 1'd1)) | ((trunc_ln3_reg_1477 == 8'd0) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (tmp_7_reg_1558 == 1'd1)) | ((trunc_ln3_reg_1477 == 8'd2) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) 
    | ((trunc_ln3_reg_1477 == 8'd3) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((trunc_ln3_reg_1477 == 8'd5) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((trunc_ln3_reg_1477 == 8'd6) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((trunc_ln3_reg_1477 == 8'd7) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((trunc_ln3_reg_1477 == 8'd12) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | (~(trunc_ln3_fu_879_p4 == 8'd12) & ~(trunc_ln3_fu_879_p4 == 8'd11) & ~(trunc_ln3_fu_879_p4 == 8'd10) & ~(trunc_ln3_fu_879_p4 == 8'd9) & ~(trunc_ln3_fu_879_p4 == 8'd8) & ~(trunc_ln3_fu_879_p4 == 8'd7) & ~(trunc_ln3_fu_879_p4 == 8'd6) & ~(trunc_ln3_fu_879_p4 == 8'd5) & ~(trunc_ln3_fu_879_p4 == 8'd4) & ~(trunc_ln3_fu_879_p4 == 8'd3) & ~(trunc_ln3_fu_879_p4 == 8'd2) & ~(trunc_ln3_fu_879_p4 == 8'd1) & ~(trunc_ln3_fu_879_p4 == 8'd0) & ~(trunc_ln3_fu_879_p4 == 8'd13) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((trunc_ln3_fu_879_p4 == 8'd11) 
    & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (or_ln289_6_fu_950_p2 == 1'd1) & (grp_fu_692_p3 == 1'd0)) | ((trunc_ln3_fu_879_p4 == 8'd10) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (or_ln289_5_fu_960_p2 == 1'd1) & (grp_fu_692_p3 == 1'd0)) | ((trunc_ln3_fu_879_p4 == 8'd9) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (or_ln289_4_fu_970_p2 == 1'd1) & (grp_fu_692_p3 == 1'd0)) | ((trunc_ln3_fu_879_p4 == 8'd8) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (or_ln289_3_fu_980_p2 == 1'd1) & (grp_fu_692_p3 == 1'd0)) | ((trunc_ln3_fu_879_p4 == 8'd4) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (or_ln289_2_fu_990_p2 == 1'd1) & (grp_fu_692_p3 == 1'd0)) | ((trunc_ln3_fu_879_p4 == 8'd1) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (or_ln289_1_fu_1000_p2 == 1'd1) & (grp_fu_692_p3 == 1'd0)) | ((trunc_ln3_fu_879_p4 == 8'd0) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (or_ln289_fu_1010_p2 == 1'd1) & (grp_fu_692_p3 
    == 1'd0)))) begin
                res_new_17_reg_514[76 : 0] <= res_new_1_reg_290[76 : 0];
        res_new_17_reg_514[122 : 82] <= res_new_1_reg_290[122 : 82];
    end
end

always @ (posedge ap_clk) begin
    if ((((compute_done_read_read_fu_176_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)) | ((tmp_fu_762_p3 == 1'd0) & (compute_done_read_read_fu_176_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
                res_new_1_reg_290[0] <= 1'b0;
        res_new_1_reg_290[1] <= 1'b1;
        res_new_1_reg_290[2] <= 1'b1;
        res_new_1_reg_290[3] <= 1'b1;
        res_new_1_reg_290[4] <= 1'b1;
        res_new_1_reg_290[5] <= 1'b1;
        res_new_1_reg_290[6] <= 1'b1;
        res_new_1_reg_290[7] <= 1'b1;
        res_new_1_reg_290[8] <= 1'b1;
        res_new_1_reg_290[9] <= 1'b1;
        res_new_1_reg_290[10] <= 1'b1;
        res_new_1_reg_290[11] <= 1'b1;
        res_new_1_reg_290[12] <= 1'b1;
        res_new_1_reg_290[13] <= 1'b1;
        res_new_1_reg_290[14] <= 1'b1;
        res_new_1_reg_290[15] <= 1'b1;
        res_new_1_reg_290[16] <= 1'b1;
        res_new_1_reg_290[17] <= 1'b1;
        res_new_1_reg_290[18] <= 1'b1;
        res_new_1_reg_290[19] <= 1'b1;
        res_new_1_reg_290[20] <= 1'b1;
        res_new_1_reg_290[21] <= 1'b1;
        res_new_1_reg_290[22] <= 1'b1;
        res_new_1_reg_290[23] <= 1'b1;
        res_new_1_reg_290[24] <= 1'b1;
        res_new_1_reg_290[25] <= 1'b1;
        res_new_1_reg_290[26] <= 1'b1;
        res_new_1_reg_290[27] <= 1'b1;
        res_new_1_reg_290[28] <= 1'b1;
        res_new_1_reg_290[29] <= 1'b1;
        res_new_1_reg_290[30] <= 1'b1;
        res_new_1_reg_290[31] <= 1'b1;
        res_new_1_reg_290[32] <= 1'b1;
        res_new_1_reg_290[33] <= 1'b0;
        res_new_1_reg_290[34] <= 1'b0;
        res_new_1_reg_290[35] <= 1'b0;
        res_new_1_reg_290[36] <= 1'b0;
        res_new_1_reg_290[37] <= 1'b0;
        res_new_1_reg_290[38] <= 1'b0;
        res_new_1_reg_290[39] <= 1'b0;
        res_new_1_reg_290[40] <= 1'b0;
        res_new_1_reg_290[82] <= 1'b0;
        res_new_1_reg_290[83] <= 1'b1;
        res_new_1_reg_290[84] <= 1'b1;
        res_new_1_reg_290[85] <= 1'b1;
        res_new_1_reg_290[86] <= 1'b1;
        res_new_1_reg_290[87] <= 1'b1;
        res_new_1_reg_290[88] <= 1'b1;
        res_new_1_reg_290[89] <= 1'b1;
        res_new_1_reg_290[90] <= 1'b1;
        res_new_1_reg_290[91] <= 1'b1;
        res_new_1_reg_290[92] <= 1'b1;
        res_new_1_reg_290[93] <= 1'b1;
        res_new_1_reg_290[94] <= 1'b1;
        res_new_1_reg_290[95] <= 1'b1;
        res_new_1_reg_290[96] <= 1'b1;
        res_new_1_reg_290[97] <= 1'b1;
        res_new_1_reg_290[98] <= 1'b1;
        res_new_1_reg_290[99] <= 1'b1;
        res_new_1_reg_290[100] <= 1'b1;
        res_new_1_reg_290[101] <= 1'b1;
        res_new_1_reg_290[102] <= 1'b1;
        res_new_1_reg_290[103] <= 1'b1;
        res_new_1_reg_290[104] <= 1'b1;
        res_new_1_reg_290[105] <= 1'b1;
        res_new_1_reg_290[106] <= 1'b1;
        res_new_1_reg_290[107] <= 1'b1;
        res_new_1_reg_290[108] <= 1'b1;
        res_new_1_reg_290[109] <= 1'b1;
        res_new_1_reg_290[110] <= 1'b1;
        res_new_1_reg_290[111] <= 1'b1;
        res_new_1_reg_290[112] <= 1'b1;
        res_new_1_reg_290[113] <= 1'b1;
        res_new_1_reg_290[114] <= 1'b1;
        res_new_1_reg_290[115] <= 1'b0;
        res_new_1_reg_290[116] <= 1'b0;
        res_new_1_reg_290[117] <= 1'b0;
        res_new_1_reg_290[118] <= 1'b0;
        res_new_1_reg_290[119] <= 1'b0;
        res_new_1_reg_290[120] <= 1'b0;
        res_new_1_reg_290[121] <= 1'b0;
        res_new_1_reg_290[122] <= 1'b0;
    end else if (((tmp_reg_1440 == 1'd1) & (compute_done_read_reg_1392 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                res_new_1_reg_290[40 : 0] <= or_ln1_fu_820_p4[40 : 0];
        res_new_1_reg_290[122 : 82] <= or_ln1_fu_820_p4[122 : 82];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        compute_done_read_reg_1392 <= compute_done;
        compute_ready_read_reg_1396 <= compute_ready;
        group_idx_read_reg_1413 <= group_idx;
        head_ctx_ref_addr_reg_1444 <= zext_ln43_fu_780_p1;
        layer_idx_read_reg_1426 <= layer_idx;
        select_ln38_reg_1432 <= select_ln38_fu_754_p3;
        tmp_reg_1440 <= select_ln38_fu_754_p3[32'd41];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        head_ctx_ref_addr_1_reg_1469 <= zext_ln62_fu_861_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        icmp_ln59_reg_1465 <= icmp_ln59_fu_855_p2;
        resources_idle_reg_1460 <= resources_idle_fu_840_p2;
        tmp_3_reg_1449 <= ap_phi_mux_res_loc_1_phi_fu_308_p6[32'd41];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        or_ln289_1_reg_1550 <= or_ln289_1_fu_1000_p2;
        or_ln289_2_reg_1538 <= or_ln289_2_fu_990_p2;
        or_ln289_3_reg_1526 <= or_ln289_3_fu_980_p2;
        or_ln289_4_reg_1514 <= or_ln289_4_fu_970_p2;
        or_ln289_5_reg_1502 <= or_ln289_5_fu_960_p2;
        or_ln289_6_reg_1490 <= or_ln289_6_fu_950_p2;
        or_ln289_reg_1562 <= or_ln289_fu_1010_p2;
        or_ln2_reg_1481[40 : 0] <= or_ln2_fu_903_p4[40 : 0];
or_ln2_reg_1481[45 : 42] <= or_ln2_fu_903_p4[45 : 42];
        tmp_11_reg_1534 <= ap_phi_mux_empty_phi_fu_320_p4[32'd41];
        tmp_13_reg_1522 <= ap_phi_mux_empty_phi_fu_320_p4[32'd41];
        tmp_14_reg_1510 <= ap_phi_mux_empty_phi_fu_320_p4[32'd41];
        tmp_15_reg_1498 <= ap_phi_mux_empty_phi_fu_320_p4[32'd41];
        tmp_17_reg_1486 <= ap_phi_mux_empty_phi_fu_320_p4[32'd41];
        tmp_18_reg_1566 <= ap_phi_mux_empty_phi_fu_320_p4[32'd44];
        tmp_20_reg_1554 <= ap_phi_mux_empty_phi_fu_320_p4[32'd44];
        tmp_21_reg_1542 <= ap_phi_mux_empty_phi_fu_320_p4[32'd44];
        tmp_23_reg_1530 <= ap_phi_mux_empty_phi_fu_320_p4[32'd44];
        tmp_24_reg_1518 <= ap_phi_mux_empty_phi_fu_320_p4[32'd44];
        tmp_26_reg_1506 <= ap_phi_mux_empty_phi_fu_320_p4[32'd44];
        tmp_27_reg_1494 <= ap_phi_mux_empty_phi_fu_320_p4[32'd44];
        tmp_7_reg_1558 <= ap_phi_mux_empty_phi_fu_320_p4[32'd41];
        tmp_9_reg_1546 <= ap_phi_mux_empty_phi_fu_320_p4[32'd41];
        trunc_ln3_reg_1477 <= {{ap_phi_mux_empty_phi_fu_320_p4[39:32]}};
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((((trunc_ln3_reg_1477 == 8'd11) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (or_ln289_6_reg_1490 == 1'd0) & (tmp_17_reg_1486 == 1'd0)) | ((trunc_ln3_reg_1477 == 8'd10) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (or_ln289_5_reg_1502 == 1'd0) & (tmp_15_reg_1498 == 1'd0)) | ((trunc_ln3_reg_1477 == 8'd9) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (or_ln289_4_reg_1514 == 1'd0) & (tmp_14_reg_1510 == 1'd0)) | ((trunc_ln3_reg_1477 == 8'd8) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (or_ln289_3_reg_1526 == 1'd0) & (tmp_13_reg_1522 == 1'd0)) | ((trunc_ln3_reg_1477 == 8'd4) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (or_ln289_2_reg_1538 == 1'd0) & (tmp_11_reg_1534 == 1'd0)) | ((trunc_ln3_reg_1477 == 8'd1) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (or_ln289_1_reg_1550 == 1'd0) & (tmp_9_reg_1546 == 1'd0)) | ((trunc_ln3_reg_1477 == 8'd0) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (or_ln289_reg_1562 
    == 1'd0) & (tmp_7_reg_1558 == 1'd0)))) begin
        ap_phi_mux_compute_start_new_15_phi_fu_332_p58 = 1'd1;
    end else if ((((trunc_ln3_reg_1477 == 8'd11) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (tmp_17_reg_1486 == 1'd1)) | ((trunc_ln3_reg_1477 == 8'd10) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (tmp_15_reg_1498 == 1'd1)) | ((trunc_ln3_reg_1477 == 8'd9) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (tmp_14_reg_1510 == 1'd1)) | ((trunc_ln3_reg_1477 == 8'd8) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (tmp_13_reg_1522 == 1'd1)) | ((trunc_ln3_reg_1477 == 8'd4) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (tmp_11_reg_1534 == 1'd1)) | ((trunc_ln3_reg_1477 == 8'd1) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (tmp_9_reg_1546 == 1'd1)) | ((trunc_ln3_reg_1477 == 8'd0) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (tmp_7_reg_1558 == 1'd1)) | ((trunc_ln3_reg_1477 == 8'd2) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((trunc_ln3_reg_1477 == 8'd3) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) 
    | ((trunc_ln3_reg_1477 == 8'd5) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((trunc_ln3_reg_1477 == 8'd6) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((trunc_ln3_reg_1477 == 8'd7) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((trunc_ln3_reg_1477 == 8'd12) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5)))) begin
        ap_phi_mux_compute_start_new_15_phi_fu_332_p58 = 1'd0;
    end else begin
        ap_phi_mux_compute_start_new_15_phi_fu_332_p58 = compute_start_new_15_reg_328;
    end
end

always @ (*) begin
    if ((((trunc_ln3_reg_1477 == 8'd11) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (tmp_17_reg_1486 == 1'd1)) | ((trunc_ln3_reg_1477 == 8'd11) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (or_ln289_6_reg_1490 == 1'd0) & (tmp_17_reg_1486 == 1'd0)) | ((trunc_ln3_reg_1477 == 8'd10) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (tmp_15_reg_1498 == 1'd1)) | ((trunc_ln3_reg_1477 == 8'd10) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (or_ln289_5_reg_1502 == 1'd0) & (tmp_15_reg_1498 == 1'd0)) | ((trunc_ln3_reg_1477 == 8'd9) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (tmp_14_reg_1510 == 1'd1)) | ((trunc_ln3_reg_1477 == 8'd9) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (or_ln289_4_reg_1514 == 1'd0) & (tmp_14_reg_1510 == 1'd0)) | ((trunc_ln3_reg_1477 == 8'd8) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (tmp_13_reg_1522 == 1'd1)) | ((trunc_ln3_reg_1477 == 8'd8) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) 
    & (or_ln289_3_reg_1526 == 1'd0) & (tmp_13_reg_1522 == 1'd0)) | ((trunc_ln3_reg_1477 == 8'd4) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (tmp_11_reg_1534 == 1'd1)) | ((trunc_ln3_reg_1477 == 8'd4) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (or_ln289_2_reg_1538 == 1'd0) & (tmp_11_reg_1534 == 1'd0)) | ((trunc_ln3_reg_1477 == 8'd1) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (tmp_9_reg_1546 == 1'd1)) | ((trunc_ln3_reg_1477 == 8'd1) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (or_ln289_1_reg_1550 == 1'd0) & (tmp_9_reg_1546 == 1'd0)) | ((trunc_ln3_reg_1477 == 8'd0) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (tmp_7_reg_1558 == 1'd1)) | ((trunc_ln3_reg_1477 == 8'd0) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (or_ln289_reg_1562 == 1'd0) & (tmp_7_reg_1558 == 1'd0)) | ((trunc_ln3_reg_1477 == 8'd2) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((trunc_ln3_reg_1477 == 8'd3) & (icmp_ln59_reg_1465 == 
    1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((trunc_ln3_reg_1477 == 8'd5) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((trunc_ln3_reg_1477 == 8'd6) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((trunc_ln3_reg_1477 == 8'd7) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((trunc_ln3_reg_1477 == 8'd12) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5)))) begin
        ap_phi_mux_empty_11_phi_fu_604_p58 = 1'd0;
    end else begin
        ap_phi_mux_empty_11_phi_fu_604_p58 = empty_11_reg_600;
    end
end

always @ (*) begin
    if (((icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        if ((icmp_ln63_fu_869_p2 == 1'd1)) begin
            ap_phi_mux_empty_phi_fu_320_p4 = head_ctx_ref_q0;
        end else if ((icmp_ln63_fu_869_p2 == 1'd0)) begin
            ap_phi_mux_empty_phi_fu_320_p4 = zext_ln98_fu_874_p1;
        end else begin
            ap_phi_mux_empty_phi_fu_320_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_empty_phi_fu_320_p4 = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln3_reg_1477 == 8'd11) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (or_ln289_6_reg_1490 == 1'd0) & (tmp_17_reg_1486 == 1'd0)) | ((trunc_ln3_reg_1477 == 8'd10) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (or_ln289_5_reg_1502 == 1'd0) & (tmp_15_reg_1498 == 1'd0)) | ((trunc_ln3_reg_1477 == 8'd9) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (or_ln289_4_reg_1514 == 1'd0) & (tmp_14_reg_1510 == 1'd0)) | ((trunc_ln3_reg_1477 == 8'd8) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (or_ln289_3_reg_1526 == 1'd0) & (tmp_13_reg_1522 == 1'd0)) | ((trunc_ln3_reg_1477 == 8'd4) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (or_ln289_2_reg_1538 == 1'd0) & (tmp_11_reg_1534 == 1'd0)) | ((trunc_ln3_reg_1477 == 8'd1) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (or_ln289_1_reg_1550 == 1'd0) & (tmp_9_reg_1546 == 1'd0)) | ((trunc_ln3_reg_1477 == 8'd0) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (or_ln289_reg_1562 
    == 1'd0) & (tmp_7_reg_1558 == 1'd0)))) begin
        ap_phi_mux_res_flag_17_phi_fu_425_p58 = 1'd1;
    end else if ((((trunc_ln3_reg_1477 == 8'd11) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (tmp_17_reg_1486 == 1'd1)) | ((trunc_ln3_reg_1477 == 8'd10) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (tmp_15_reg_1498 == 1'd1)) | ((trunc_ln3_reg_1477 == 8'd9) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (tmp_14_reg_1510 == 1'd1)) | ((trunc_ln3_reg_1477 == 8'd8) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (tmp_13_reg_1522 == 1'd1)) | ((trunc_ln3_reg_1477 == 8'd4) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (tmp_11_reg_1534 == 1'd1)) | ((trunc_ln3_reg_1477 == 8'd1) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (tmp_9_reg_1546 == 1'd1)) | ((trunc_ln3_reg_1477 == 8'd0) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (tmp_7_reg_1558 == 1'd1)) | ((trunc_ln3_reg_1477 == 8'd2) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((trunc_ln3_reg_1477 == 8'd3) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) 
    | ((trunc_ln3_reg_1477 == 8'd5) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((trunc_ln3_reg_1477 == 8'd6) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((trunc_ln3_reg_1477 == 8'd7) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((trunc_ln3_reg_1477 == 8'd12) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5)))) begin
        ap_phi_mux_res_flag_17_phi_fu_425_p58 = res_flag_1_reg_277;
    end else begin
        ap_phi_mux_res_flag_17_phi_fu_425_p58 = res_flag_17_reg_422;
    end
end

always @ (*) begin
    if (((tmp_reg_1440 == 1'd1) & (compute_done_read_reg_1392 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_phi_mux_res_loc_1_phi_fu_308_p6 = or_ln1_fu_820_p4;
    end else begin
        ap_phi_mux_res_loc_1_phi_fu_308_p6 = res_loc_1_reg_305;
    end
end

always @ (*) begin
    if (((trunc_ln3_reg_1477 == 8'd11) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (or_ln289_6_reg_1490 == 1'd0) & (tmp_17_reg_1486 == 1'd0))) begin
        ap_phi_mux_res_new_17_phi_fu_517_p58 = or_ln295_2_fu_1034_p6;
    end else if (((trunc_ln3_reg_1477 == 8'd10) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (or_ln289_5_reg_1502 == 1'd0) & (tmp_15_reg_1498 == 1'd0))) begin
        ap_phi_mux_res_new_17_phi_fu_517_p58 = or_ln295_s_fu_1075_p6;
    end else if (((trunc_ln3_reg_1477 == 8'd9) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (or_ln289_4_reg_1514 == 1'd0) & (tmp_14_reg_1510 == 1'd0))) begin
        ap_phi_mux_res_new_17_phi_fu_517_p58 = or_ln295_9_fu_1116_p6;
    end else if (((trunc_ln3_reg_1477 == 8'd8) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (or_ln289_3_reg_1526 == 1'd0) & (tmp_13_reg_1522 == 1'd0))) begin
        ap_phi_mux_res_new_17_phi_fu_517_p58 = or_ln295_7_fu_1157_p6;
    end else if (((trunc_ln3_reg_1477 == 8'd4) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (or_ln289_2_reg_1538 == 1'd0) & (tmp_11_reg_1534 == 1'd0))) begin
        ap_phi_mux_res_new_17_phi_fu_517_p58 = or_ln295_5_fu_1243_p6;
    end else if (((trunc_ln3_reg_1477 == 8'd1) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (or_ln289_1_reg_1550 == 1'd0) & (tmp_9_reg_1546 == 1'd0))) begin
        ap_phi_mux_res_new_17_phi_fu_517_p58 = or_ln295_3_fu_1314_p6;
    end else if (((trunc_ln3_reg_1477 == 8'd0) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (or_ln289_reg_1562 == 1'd0) & (tmp_7_reg_1558 == 1'd0))) begin
        ap_phi_mux_res_new_17_phi_fu_517_p58 = or_ln295_1_fu_1355_p6;
    end else if ((((trunc_ln3_reg_1477 == 8'd11) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (tmp_17_reg_1486 == 1'd1)) | ((trunc_ln3_reg_1477 == 8'd10) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (tmp_15_reg_1498 == 1'd1)) | ((trunc_ln3_reg_1477 == 8'd9) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (tmp_14_reg_1510 == 1'd1)) | ((trunc_ln3_reg_1477 == 8'd8) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (tmp_13_reg_1522 == 1'd1)) | ((trunc_ln3_reg_1477 == 8'd4) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (tmp_11_reg_1534 == 1'd1)) | ((trunc_ln3_reg_1477 == 8'd1) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (tmp_9_reg_1546 == 1'd1)) | ((trunc_ln3_reg_1477 == 8'd0) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (tmp_7_reg_1558 == 1'd1)) | ((trunc_ln3_reg_1477 == 8'd2) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((trunc_ln3_reg_1477 == 8'd3) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) 
    | ((trunc_ln3_reg_1477 == 8'd5) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((trunc_ln3_reg_1477 == 8'd6) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((trunc_ln3_reg_1477 == 8'd7) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((trunc_ln3_reg_1477 == 8'd12) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5)))) begin
        ap_phi_mux_res_new_17_phi_fu_517_p58 = res_new_1_reg_290;
    end else begin
        ap_phi_mux_res_new_17_phi_fu_517_p58 = res_new_17_reg_514;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        if ((1'b1 == ap_condition_1073)) begin
            compute_op = 32'd1;
        end else if ((1'b1 == ap_condition_1069)) begin
            compute_op = 32'd2;
        end else if ((1'b1 == ap_condition_1065)) begin
            compute_op = 32'd3;
        end else if ((1'b1 == ap_condition_1061)) begin
            compute_op = 32'd4;
        end else if ((1'b1 == ap_condition_1057)) begin
            compute_op = 32'd5;
        end else if ((1'b1 == ap_condition_1053)) begin
            compute_op = 32'd6;
        end else if ((1'b1 == ap_condition_1049)) begin
            compute_op = 32'd7;
        end else begin
            compute_op = 'bx;
        end
    end else begin
        compute_op = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln3_reg_1477 == 8'd11) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (or_ln289_6_reg_1490 == 1'd0) & (tmp_17_reg_1486 == 1'd0)) | ((trunc_ln3_reg_1477 == 8'd10) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (or_ln289_5_reg_1502 == 1'd0) & (tmp_15_reg_1498 == 1'd0)) | ((trunc_ln3_reg_1477 == 8'd9) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (or_ln289_4_reg_1514 == 1'd0) & (tmp_14_reg_1510 == 1'd0)) | ((trunc_ln3_reg_1477 == 8'd8) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (or_ln289_3_reg_1526 == 1'd0) & (tmp_13_reg_1522 == 1'd0)) | ((trunc_ln3_reg_1477 == 8'd4) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (or_ln289_2_reg_1538 == 1'd0) & (tmp_11_reg_1534 == 1'd0)) | ((trunc_ln3_reg_1477 == 8'd1) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (or_ln289_1_reg_1550 == 1'd0) & (tmp_9_reg_1546 == 1'd0)) | ((trunc_ln3_reg_1477 == 8'd0) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (or_ln289_reg_1562 
    == 1'd0) & (tmp_7_reg_1558 == 1'd0)))) begin
        compute_op_ap_vld = 1'b1;
    end else begin
        compute_op_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        compute_start_ap_vld = 1'b1;
    end else begin
        compute_start_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | ((trunc_ln3_reg_1477 == 8'd11) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (tmp_27_reg_1494 == 1'd1) & (tmp_17_reg_1486 == 1'd1)) | ((trunc_ln3_reg_1477 == 8'd11) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (or_ln289_6_reg_1490 == 1'd0) & (tmp_17_reg_1486 == 1'd0)) | ((trunc_ln3_reg_1477 == 8'd10) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (tmp_26_reg_1506 == 1'd1) & (tmp_15_reg_1498 == 1'd1)) | ((trunc_ln3_reg_1477 == 8'd10) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (or_ln289_5_reg_1502 == 1'd0) & (tmp_15_reg_1498 == 1'd0)) | ((trunc_ln3_reg_1477 == 8'd9) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (tmp_24_reg_1518 == 1'd1) & (tmp_14_reg_1510 == 1'd1)) | ((trunc_ln3_reg_1477 == 8'd9) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (or_ln289_4_reg_1514 == 1'd0) & (tmp_14_reg_1510 == 1'd0)) | ((trunc_ln3_reg_1477 == 8'd8) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) 
    & (tmp_23_reg_1530 == 1'd1) & (tmp_13_reg_1522 == 1'd1)) | ((trunc_ln3_reg_1477 == 8'd8) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (or_ln289_3_reg_1526 == 1'd0) & (tmp_13_reg_1522 == 1'd0)) | ((trunc_ln3_reg_1477 == 8'd4) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (tmp_21_reg_1542 == 1'd1) & (tmp_11_reg_1534 == 1'd1)) | ((trunc_ln3_reg_1477 == 8'd4) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (or_ln289_2_reg_1538 == 1'd0) & (tmp_11_reg_1534 == 1'd0)) | ((trunc_ln3_reg_1477 == 8'd1) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (tmp_20_reg_1554 == 1'd1) & (tmp_9_reg_1546 == 1'd1)) | ((trunc_ln3_reg_1477 == 8'd1) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (or_ln289_1_reg_1550 == 1'd0) & (tmp_9_reg_1546 == 1'd0)) | ((trunc_ln3_reg_1477 == 8'd0) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (tmp_18_reg_1566 == 1'd1) & (tmp_7_reg_1558 == 1'd1)) | ((trunc_ln3_reg_1477 == 8'd0) & (icmp_ln59_reg_1465 == 1'd0) & 
    (1'b1 == ap_CS_fsm_state5) & (or_ln289_reg_1562 == 1'd0) & (tmp_7_reg_1558 == 1'd0)) | ((trunc_ln3_reg_1477 == 8'd2) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((trunc_ln3_reg_1477 == 8'd3) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((trunc_ln3_reg_1477 == 8'd5) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((trunc_ln3_reg_1477 == 8'd6) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((trunc_ln3_reg_1477 == 8'd7) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((trunc_ln3_reg_1477 == 8'd12) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5)))) begin
        head_ctx_ref_address0_local = head_ctx_ref_addr_1_reg_1469;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        head_ctx_ref_address0_local = zext_ln62_fu_861_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        head_ctx_ref_address0_local = head_ctx_ref_addr_reg_1444;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        head_ctx_ref_address0_local = zext_ln43_fu_780_p1;
    end else begin
        head_ctx_ref_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | ((trunc_ln3_reg_1477 == 8'd11) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (tmp_27_reg_1494 == 1'd1) & (tmp_17_reg_1486 == 1'd1)) | ((trunc_ln3_reg_1477 == 8'd11) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (or_ln289_6_reg_1490 == 1'd0) & (tmp_17_reg_1486 == 1'd0)) | ((trunc_ln3_reg_1477 == 8'd10) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (tmp_26_reg_1506 == 1'd1) & (tmp_15_reg_1498 == 1'd1)) | ((trunc_ln3_reg_1477 == 8'd10) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (or_ln289_5_reg_1502 == 1'd0) & (tmp_15_reg_1498 == 1'd0)) | ((trunc_ln3_reg_1477 == 8'd9) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (tmp_24_reg_1518 == 1'd1) & (tmp_14_reg_1510 == 1'd1)) | ((trunc_ln3_reg_1477 == 8'd9) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (or_ln289_4_reg_1514 == 1'd0) & (tmp_14_reg_1510 == 1'd0)) | ((trunc_ln3_reg_1477 == 8'd8) 
    & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (tmp_23_reg_1530 == 1'd1) & (tmp_13_reg_1522 == 1'd1)) | ((trunc_ln3_reg_1477 == 8'd8) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (or_ln289_3_reg_1526 == 1'd0) & (tmp_13_reg_1522 == 1'd0)) | ((trunc_ln3_reg_1477 == 8'd4) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (tmp_21_reg_1542 == 1'd1) & (tmp_11_reg_1534 == 1'd1)) | ((trunc_ln3_reg_1477 == 8'd4) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (or_ln289_2_reg_1538 == 1'd0) & (tmp_11_reg_1534 == 1'd0)) | ((trunc_ln3_reg_1477 == 8'd1) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (tmp_20_reg_1554 == 1'd1) & (tmp_9_reg_1546 == 1'd1)) | ((trunc_ln3_reg_1477 == 8'd1) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (or_ln289_1_reg_1550 == 1'd0) & (tmp_9_reg_1546 == 1'd0)) | ((trunc_ln3_reg_1477 == 8'd0) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (tmp_18_reg_1566 == 1'd1) & (tmp_7_reg_1558 == 1'd1)) | ((trunc_ln3_reg_1477 
    == 8'd0) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (or_ln289_reg_1562 == 1'd0) & (tmp_7_reg_1558 == 1'd0)) | ((trunc_ln3_reg_1477 == 8'd2) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((trunc_ln3_reg_1477 == 8'd3) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((trunc_ln3_reg_1477 == 8'd5) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((trunc_ln3_reg_1477 == 8'd6) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((trunc_ln3_reg_1477 == 8'd7) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((trunc_ln3_reg_1477 == 8'd12) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)))) begin
        head_ctx_ref_ce0_local = 1'b1;
    end else begin
        head_ctx_ref_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((trunc_ln3_reg_1477 == 8'd0) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (tmp_18_reg_1566 == 1'd1) & (tmp_7_reg_1558 == 1'd1))) begin
        head_ctx_ref_d0_local = or_ln9_fu_1373_p8;
    end else if (((trunc_ln3_reg_1477 == 8'd1) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (tmp_20_reg_1554 == 1'd1) & (tmp_9_reg_1546 == 1'd1))) begin
        head_ctx_ref_d0_local = or_ln10_fu_1332_p8;
    end else if (((trunc_ln3_reg_1477 == 8'd2) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        head_ctx_ref_d0_local = or_ln3_fu_1299_p4;
    end else if (((trunc_ln3_reg_1477 == 8'd3) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        head_ctx_ref_d0_local = or_ln4_fu_1284_p4;
    end else if (((trunc_ln3_reg_1477 == 8'd4) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (tmp_21_reg_1542 == 1'd1) & (tmp_11_reg_1534 == 1'd1))) begin
        head_ctx_ref_d0_local = or_ln11_fu_1261_p8;
    end else if (((trunc_ln3_reg_1477 == 8'd5) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        head_ctx_ref_d0_local = or_ln5_fu_1228_p4;
    end else if (((trunc_ln3_reg_1477 == 8'd6) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        head_ctx_ref_d0_local = or_ln6_fu_1213_p4;
    end else if (((trunc_ln3_reg_1477 == 8'd7) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        head_ctx_ref_d0_local = or_ln7_fu_1198_p4;
    end else if (((trunc_ln3_reg_1477 == 8'd8) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (tmp_23_reg_1530 == 1'd1) & (tmp_13_reg_1522 == 1'd1))) begin
        head_ctx_ref_d0_local = or_ln12_fu_1175_p8;
    end else if (((trunc_ln3_reg_1477 == 8'd9) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (tmp_24_reg_1518 == 1'd1) & (tmp_14_reg_1510 == 1'd1))) begin
        head_ctx_ref_d0_local = or_ln13_fu_1134_p8;
    end else if (((trunc_ln3_reg_1477 == 8'd10) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (tmp_26_reg_1506 == 1'd1) & (tmp_15_reg_1498 == 1'd1))) begin
        head_ctx_ref_d0_local = or_ln14_fu_1093_p8;
    end else if (((trunc_ln3_reg_1477 == 8'd11) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (tmp_27_reg_1494 == 1'd1) & (tmp_17_reg_1486 == 1'd1))) begin
        head_ctx_ref_d0_local = or_ln15_fu_1052_p8;
    end else if ((((trunc_ln3_reg_1477 == 8'd11) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (or_ln289_6_reg_1490 == 1'd0) & (tmp_17_reg_1486 == 1'd0)) | ((trunc_ln3_reg_1477 == 8'd10) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (or_ln289_5_reg_1502 == 1'd0) & (tmp_15_reg_1498 == 1'd0)) | ((trunc_ln3_reg_1477 == 8'd9) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (or_ln289_4_reg_1514 == 1'd0) & (tmp_14_reg_1510 == 1'd0)) | ((trunc_ln3_reg_1477 == 8'd8) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (or_ln289_3_reg_1526 == 1'd0) & (tmp_13_reg_1522 == 1'd0)) | ((trunc_ln3_reg_1477 == 8'd4) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (or_ln289_2_reg_1538 == 1'd0) & (tmp_11_reg_1534 == 1'd0)) | ((trunc_ln3_reg_1477 == 8'd1) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (or_ln289_1_reg_1550 == 1'd0) & (tmp_9_reg_1546 == 1'd0)) | ((trunc_ln3_reg_1477 == 8'd0) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (or_ln289_reg_1562 
    == 1'd0) & (tmp_7_reg_1558 == 1'd0)))) begin
        head_ctx_ref_d0_local = or_ln2_reg_1481;
    end else if (((trunc_ln3_reg_1477 == 8'd12) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        head_ctx_ref_d0_local = or_ln8_fu_1019_p4;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        head_ctx_ref_d0_local = zext_ln98_fu_874_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        head_ctx_ref_d0_local = or_ln_fu_797_p4;
    end else begin
        head_ctx_ref_d0_local = 'bx;
    end
end

always @ (*) begin
    if ((((trunc_ln3_reg_1477 == 8'd11) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (tmp_27_reg_1494 == 1'd1) & (tmp_17_reg_1486 == 1'd1)) | ((trunc_ln3_reg_1477 == 8'd11) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (or_ln289_6_reg_1490 == 1'd0) & (tmp_17_reg_1486 == 1'd0)) | ((trunc_ln3_reg_1477 == 8'd10) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (tmp_26_reg_1506 == 1'd1) & (tmp_15_reg_1498 == 1'd1)) | ((trunc_ln3_reg_1477 == 8'd10) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (or_ln289_5_reg_1502 == 1'd0) & (tmp_15_reg_1498 == 1'd0)) | ((trunc_ln3_reg_1477 == 8'd9) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (tmp_24_reg_1518 == 1'd1) & (tmp_14_reg_1510 == 1'd1)) | ((trunc_ln3_reg_1477 == 8'd9) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (or_ln289_4_reg_1514 == 1'd0) & (tmp_14_reg_1510 == 1'd0)) | ((trunc_ln3_reg_1477 == 8'd8) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (tmp_23_reg_1530 == 1'd1) 
    & (tmp_13_reg_1522 == 1'd1)) | ((trunc_ln3_reg_1477 == 8'd8) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (or_ln289_3_reg_1526 == 1'd0) & (tmp_13_reg_1522 == 1'd0)) | ((trunc_ln3_reg_1477 == 8'd4) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (tmp_21_reg_1542 == 1'd1) & (tmp_11_reg_1534 == 1'd1)) | ((trunc_ln3_reg_1477 == 8'd4) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (or_ln289_2_reg_1538 == 1'd0) & (tmp_11_reg_1534 == 1'd0)) | ((trunc_ln3_reg_1477 == 8'd1) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (tmp_20_reg_1554 == 1'd1) & (tmp_9_reg_1546 == 1'd1)) | ((trunc_ln3_reg_1477 == 8'd1) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (or_ln289_1_reg_1550 == 1'd0) & (tmp_9_reg_1546 == 1'd0)) | ((trunc_ln3_reg_1477 == 8'd0) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & (tmp_18_reg_1566 == 1'd1) & (tmp_7_reg_1558 == 1'd1)) | ((trunc_ln3_reg_1477 == 8'd0) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5) & 
    (or_ln289_reg_1562 == 1'd0) & (tmp_7_reg_1558 == 1'd0)) | ((trunc_ln3_reg_1477 == 8'd2) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((trunc_ln3_reg_1477 == 8'd3) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((trunc_ln3_reg_1477 == 8'd5) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((trunc_ln3_reg_1477 == 8'd6) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((trunc_ln3_reg_1477 == 8'd7) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((trunc_ln3_reg_1477 == 8'd12) & (icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((icmp_ln59_reg_1465 == 1'd0) & (1'b1 == ap_CS_fsm_state4) & (icmp_ln63_fu_869_p2 == 1'd0)) | ((tmp_reg_1440 == 1'd1) & (compute_done_read_reg_1392 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        head_ctx_ref_we0_local = 1'b1;
    end else begin
        head_ctx_ref_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        requant_start_ap_vld = 1'b1;
    end else begin
        requant_start_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_phi_mux_res_flag_17_phi_fu_425_p58 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        res_o = ap_phi_mux_res_new_17_phi_fu_517_p58;
    end else begin
        res_o = res_i;
    end
end

always @ (*) begin
    if (((ap_phi_mux_res_flag_17_phi_fu_425_p58 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        res_o_ap_vld = 1'b1;
    end else begin
        res_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        wl_start_ap_vld = 1'b1;
    end else begin
        wl_start_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln59_fu_855_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

always @ (*) begin
    ap_condition_1049 = ((trunc_ln3_reg_1477 == 8'd11) & (or_ln289_6_reg_1490 == 1'd0) & (tmp_17_reg_1486 == 1'd0));
end

always @ (*) begin
    ap_condition_1053 = ((trunc_ln3_reg_1477 == 8'd10) & (or_ln289_5_reg_1502 == 1'd0) & (tmp_15_reg_1498 == 1'd0));
end

always @ (*) begin
    ap_condition_1057 = ((trunc_ln3_reg_1477 == 8'd9) & (or_ln289_4_reg_1514 == 1'd0) & (tmp_14_reg_1510 == 1'd0));
end

always @ (*) begin
    ap_condition_1061 = ((trunc_ln3_reg_1477 == 8'd8) & (or_ln289_3_reg_1526 == 1'd0) & (tmp_13_reg_1522 == 1'd0));
end

always @ (*) begin
    ap_condition_1065 = ((trunc_ln3_reg_1477 == 8'd4) & (or_ln289_2_reg_1538 == 1'd0) & (tmp_11_reg_1534 == 1'd0));
end

always @ (*) begin
    ap_condition_1069 = ((trunc_ln3_reg_1477 == 8'd1) & (or_ln289_1_reg_1550 == 1'd0) & (tmp_9_reg_1546 == 1'd0));
end

always @ (*) begin
    ap_condition_1073 = ((trunc_ln3_reg_1477 == 8'd0) & (or_ln289_reg_1562 == 1'd0) & (tmp_7_reg_1558 == 1'd0));
end

assign ap_return = ap_phi_mux_empty_11_phi_fu_604_p58;

assign compute_done_read_read_fu_176_p2 = compute_done;

assign compute_start = ap_phi_mux_compute_start_new_15_phi_fu_332_p58;

assign grp_fu_692_p3 = ap_phi_mux_empty_phi_fu_320_p4[32'd41];

assign grp_fu_708_p4 = {{empty_reg_317[45:40]}};

assign grp_fu_718_p4 = {{res_loc_1_reg_305[122:82]}};

assign grp_fu_728_p3 = empty_reg_317[32'd45];

assign grp_fu_736_p4 = {{empty_reg_317[43:42]}};

assign grp_fu_746_p3 = empty_reg_317[32'd40];

assign head_ctx_ref_address0 = head_ctx_ref_address0_local;

assign head_ctx_ref_ce0 = head_ctx_ref_ce0_local;

assign head_ctx_ref_d0 = head_ctx_ref_d0_local;

assign head_ctx_ref_we0 = head_ctx_ref_we0_local;

assign icmp_ln59_fu_855_p2 = (($signed(tmp_5_fu_846_p4) > $signed(29'd0)) ? 1'b1 : 1'b0);

assign icmp_ln63_fu_869_p2 = ((trunc_ln63_fu_865_p1 == layer_idx_read_reg_1426) ? 1'b1 : 1'b0);

assign lshr_ln_fu_770_p4 = {{select_ln38_fu_754_p3[44:42]}};

assign or_ln10_fu_1332_p8 = {{{{{{{grp_fu_728_p3}, {1'd0}}, {grp_fu_736_p4}}, {1'd0}}, {grp_fu_746_p3}}, {8'd2}}, {trunc_ln153_fu_1328_p1}};

assign or_ln11_fu_1261_p8 = {{{{{{{grp_fu_728_p3}, {1'd0}}, {grp_fu_736_p4}}, {1'd0}}, {grp_fu_746_p3}}, {8'd5}}, {trunc_ln174_fu_1257_p1}};

assign or_ln12_fu_1175_p8 = {{{{{{{grp_fu_728_p3}, {1'd0}}, {grp_fu_736_p4}}, {1'd0}}, {grp_fu_746_p3}}, {8'd9}}, {trunc_ln199_fu_1171_p1}};

assign or_ln13_fu_1134_p8 = {{{{{{{grp_fu_728_p3}, {1'd0}}, {grp_fu_736_p4}}, {1'd0}}, {grp_fu_746_p3}}, {8'd10}}, {trunc_ln212_fu_1130_p1}};

assign or_ln14_fu_1093_p8 = {{{{{{{grp_fu_728_p3}, {1'd0}}, {grp_fu_736_p4}}, {1'd0}}, {grp_fu_746_p3}}, {8'd11}}, {trunc_ln225_fu_1089_p1}};

assign or_ln15_fu_1052_p8 = {{{{{{{grp_fu_728_p3}, {1'd0}}, {grp_fu_736_p4}}, {1'd0}}, {grp_fu_746_p3}}, {8'd12}}, {trunc_ln238_fu_1048_p1}};

assign or_ln1_fu_820_p4 = {{{tmp_2_fu_808_p4}, {41'd8589934590}}, {trunc_ln45_fu_817_p1}};

assign or_ln289_1_fu_1000_p2 = (xor_ln289_1_fu_995_p2 | tmp_3_reg_1449);

assign or_ln289_2_fu_990_p2 = (xor_ln289_2_fu_985_p2 | tmp_3_reg_1449);

assign or_ln289_3_fu_980_p2 = (xor_ln289_3_fu_975_p2 | tmp_3_reg_1449);

assign or_ln289_4_fu_970_p2 = (xor_ln289_4_fu_965_p2 | tmp_3_reg_1449);

assign or_ln289_5_fu_960_p2 = (xor_ln289_5_fu_955_p2 | tmp_3_reg_1449);

assign or_ln289_6_fu_950_p2 = (xor_ln289_6_fu_945_p2 | tmp_3_reg_1449);

assign or_ln289_fu_1010_p2 = (xor_ln289_fu_1005_p2 | tmp_3_reg_1449);

assign or_ln295_1_fu_1355_p6 = {{{{{grp_fu_718_p4}, {8'd1}}, {group_idx_read_reg_1413}}, {1'd1}}, {trunc_ln295_fu_1351_p1}};

assign or_ln295_2_fu_1034_p6 = {{{{{grp_fu_718_p4}, {8'd7}}, {group_idx_read_reg_1413}}, {1'd1}}, {trunc_ln295_6_fu_1030_p1}};

assign or_ln295_3_fu_1314_p6 = {{{{{grp_fu_718_p4}, {8'd2}}, {group_idx_read_reg_1413}}, {1'd1}}, {trunc_ln295_1_fu_1310_p1}};

assign or_ln295_5_fu_1243_p6 = {{{{{grp_fu_718_p4}, {8'd3}}, {group_idx_read_reg_1413}}, {1'd1}}, {trunc_ln295_2_fu_1239_p1}};

assign or_ln295_7_fu_1157_p6 = {{{{{grp_fu_718_p4}, {8'd4}}, {group_idx_read_reg_1413}}, {1'd1}}, {trunc_ln295_3_fu_1153_p1}};

assign or_ln295_9_fu_1116_p6 = {{{{{grp_fu_718_p4}, {8'd5}}, {group_idx_read_reg_1413}}, {1'd1}}, {trunc_ln295_4_fu_1112_p1}};

assign or_ln295_s_fu_1075_p6 = {{{{{grp_fu_718_p4}, {8'd6}}, {group_idx_read_reg_1413}}, {1'd1}}, {trunc_ln295_5_fu_1071_p1}};

assign or_ln2_fu_903_p4 = {{{tmp_4_fu_889_p4}, {1'd1}}, {trunc_ln137_fu_899_p1}};

assign or_ln3_fu_1299_p4 = {{{grp_fu_708_p4}, {8'd3}}, {trunc_ln160_fu_1295_p1}};

assign or_ln4_fu_1284_p4 = {{{grp_fu_708_p4}, {8'd4}}, {trunc_ln164_fu_1280_p1}};

assign or_ln5_fu_1228_p4 = {{{grp_fu_708_p4}, {8'd6}}, {trunc_ln181_fu_1224_p1}};

assign or_ln6_fu_1213_p4 = {{{grp_fu_708_p4}, {8'd7}}, {trunc_ln185_fu_1209_p1}};

assign or_ln7_fu_1198_p4 = {{{grp_fu_708_p4}, {8'd8}}, {trunc_ln189_fu_1194_p1}};

assign or_ln8_fu_1019_p4 = {{{grp_fu_708_p4}, {8'd13}}, {trunc_ln245_fu_1015_p1}};

assign or_ln9_fu_1373_p8 = {{{{{{{grp_fu_728_p3}, {1'd0}}, {grp_fu_736_p4}}, {1'd0}}, {grp_fu_746_p3}}, {8'd1}}, {trunc_ln140_fu_1369_p1}};

assign or_ln_fu_797_p4 = {{{tmp_1_fu_785_p3}, {1'd1}}, {trunc_ln44_fu_793_p1}};

assign requant_start = 1'd0;

assign resources_idle_fu_840_p2 = (tmp_3_fu_832_p3 ^ 1'd1);

assign select_ln38_fu_754_p3 = ((reset_resources[0:0] == 1'b1) ? 123'd41538374858626103937254026360389630 : res_i);

assign tmp_1_fu_785_p3 = head_ctx_ref_q0[32'd45];

assign tmp_2_fu_808_p4 = {{select_ln38_reg_1432[122:82]}};

assign tmp_3_fu_832_p3 = ap_phi_mux_res_loc_1_phi_fu_308_p6[32'd41];

assign tmp_4_fu_889_p4 = {{ap_phi_mux_empty_phi_fu_320_p4[45:42]}};

assign tmp_5_fu_846_p4 = {{group_idx_read_reg_1413[31:3]}};

assign tmp_fu_762_p3 = select_ln38_fu_754_p3[32'd41];

assign trunc_ln137_fu_899_p1 = ap_phi_mux_empty_phi_fu_320_p4[40:0];

assign trunc_ln140_fu_1369_p1 = empty_reg_317[31:0];

assign trunc_ln153_fu_1328_p1 = empty_reg_317[31:0];

assign trunc_ln160_fu_1295_p1 = empty_reg_317[31:0];

assign trunc_ln164_fu_1280_p1 = empty_reg_317[31:0];

assign trunc_ln174_fu_1257_p1 = empty_reg_317[31:0];

assign trunc_ln181_fu_1224_p1 = empty_reg_317[31:0];

assign trunc_ln185_fu_1209_p1 = empty_reg_317[31:0];

assign trunc_ln189_fu_1194_p1 = empty_reg_317[31:0];

assign trunc_ln199_fu_1171_p1 = empty_reg_317[31:0];

assign trunc_ln212_fu_1130_p1 = empty_reg_317[31:0];

assign trunc_ln225_fu_1089_p1 = empty_reg_317[31:0];

assign trunc_ln238_fu_1048_p1 = empty_reg_317[31:0];

assign trunc_ln245_fu_1015_p1 = empty_reg_317[31:0];

assign trunc_ln295_1_fu_1310_p1 = res_loc_1_reg_305[40:0];

assign trunc_ln295_2_fu_1239_p1 = res_loc_1_reg_305[40:0];

assign trunc_ln295_3_fu_1153_p1 = res_loc_1_reg_305[40:0];

assign trunc_ln295_4_fu_1112_p1 = res_loc_1_reg_305[40:0];

assign trunc_ln295_5_fu_1071_p1 = res_loc_1_reg_305[40:0];

assign trunc_ln295_6_fu_1030_p1 = res_loc_1_reg_305[40:0];

assign trunc_ln295_fu_1351_p1 = res_loc_1_reg_305[40:0];

assign trunc_ln3_fu_879_p4 = {{ap_phi_mux_empty_phi_fu_320_p4[39:32]}};

assign trunc_ln44_fu_793_p1 = head_ctx_ref_q0[43:0];

assign trunc_ln45_fu_817_p1 = select_ln38_reg_1432[40:0];

assign trunc_ln63_fu_865_p1 = head_ctx_ref_q0[31:0];

assign wl_start = 1'd0;

assign xor_ln289_1_fu_995_p2 = (compute_ready_read_reg_1396 ^ 1'd1);

assign xor_ln289_2_fu_985_p2 = (compute_ready_read_reg_1396 ^ 1'd1);

assign xor_ln289_3_fu_975_p2 = (compute_ready_read_reg_1396 ^ 1'd1);

assign xor_ln289_4_fu_965_p2 = (compute_ready_read_reg_1396 ^ 1'd1);

assign xor_ln289_5_fu_955_p2 = (compute_ready_read_reg_1396 ^ 1'd1);

assign xor_ln289_6_fu_945_p2 = (compute_ready_read_reg_1396 ^ 1'd1);

assign xor_ln289_fu_1005_p2 = (compute_ready_read_reg_1396 ^ 1'd1);

assign zext_ln43_fu_780_p1 = lshr_ln_fu_770_p4;

assign zext_ln62_fu_861_p1 = group_idx_read_reg_1413;

assign zext_ln98_fu_874_p1 = layer_idx_read_reg_1426;

always @ (posedge ap_clk) begin
    or_ln2_reg_1481[41] <= 1'b1;
    res_new_1_reg_290[81:41] <= 41'b00000000111111111111111111111111111111110;
    res_new_17_reg_514[81:77] <= 5'b00000;
end

endmodule //run_head_group
