cload "osu018_stdcells.fl";
(update_vossrc "RECURSION-CALL-LIMIT" "100000") seq ();
load "DB_sp_fpu/code/_synth_46.fl";


let p = rename_stdcells (unfold_pexlif (wrap_pexlif (Q_synth_46 [("instance", "_synth_46")]
	[("i1[1:0]", ["_0_IOUT[31_0][30,24]"]),
	("o1[11:0]", ["_0_IOUT[31_0][29:25,23:17]"])
	])) 1);

p fseq ();
write_pexlif "/home/cseger/VossII/ckt_examples/m32632/rtl/DB_sp_fpu/pexlifs/_synth_46.pexlif" p;
print (get_mapped_cell_info p);
"===SuCcEsS===";
quit;
