
MCD_Controller.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000007d4  08000194  08000194  00010194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000968  08000970  00010970  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000968  08000968  00010970  2**0
                  CONTENTS
  4 .ARM          00000000  08000968  08000968  00010970  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000968  08000970  00010970  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000968  08000968  00010968  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800096c  0800096c  0001096c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010970  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00010970  2**0
                  CONTENTS
 10 .bss          00000024  20000000  20000000  00020000  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000024  20000024  00020000  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00010970  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000111c  00000000  00000000  000109a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000062f  00000000  00000000  00011abc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000000d0  00000000  00000000  000120f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000088  00000000  00000000  000121c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00013197  00000000  00000000  00012248  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000019cf  00000000  00000000  000253df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00065aca  00000000  00000000  00026dae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0008c878  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000001b8  00000000  00000000  0008c8c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	; (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	20000000 	.word	0x20000000
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08000950 	.word	0x08000950

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	; (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	; (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000004 	.word	0x20000004
 80001d0:	08000950 	.word	0x08000950

080001d4 <_ZN8HAL_GPIO4initEP12GPIO_TypeDefP19GPIOInitStructure_t>:
 *
 *
 *
 */
void HAL_GPIO::init(GPIO_TypeDef *GPIOx, GPIOInitStructure_t *GPIOx_cfg)
{
 80001d4:	b480      	push	{r7}
 80001d6:	b085      	sub	sp, #20
 80001d8:	af00      	add	r7, sp, #0
 80001da:	60f8      	str	r0, [r7, #12]
 80001dc:	60b9      	str	r1, [r7, #8]
 80001de:	607a      	str	r2, [r7, #4]

	/* Configure External Interruption only if was selected */
	if( (GPIOx_cfg->Mode == GPIO_IT_RISING_MODE) || (GPIOx_cfg->Mode == GPIO_IT_FALLING_MODE) )
 80001e0:	687b      	ldr	r3, [r7, #4]
 80001e2:	791b      	ldrb	r3, [r3, #4]
 80001e4:	2b06      	cmp	r3, #6
 80001e6:	d004      	beq.n	80001f2 <_ZN8HAL_GPIO4initEP12GPIO_TypeDefP19GPIOInitStructure_t+0x1e>
 80001e8:	687b      	ldr	r3, [r7, #4]
 80001ea:	791b      	ldrb	r3, [r3, #4]
 80001ec:	2b07      	cmp	r3, #7
 80001ee:	f040 8082 	bne.w	80002f6 <_ZN8HAL_GPIO4initEP12GPIO_TypeDefP19GPIOInitStructure_t+0x122>
	{
		if(GPIOx_cfg->Pin <= 3)
 80001f2:	687b      	ldr	r3, [r7, #4]
 80001f4:	681b      	ldr	r3, [r3, #0]
 80001f6:	2b03      	cmp	r3, #3
 80001f8:	d818      	bhi.n	800022c <_ZN8HAL_GPIO4initEP12GPIO_TypeDefP19GPIOInitStructure_t+0x58>
		{
			if(GPIOx == GPIOA) { SYSCFG->EXTICR[0] |= (EXTI_GPIOA << ( GPIOx_cfg->Pin * 4 )); }
 80001fa:	68bb      	ldr	r3, [r7, #8]
 80001fc:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000200:	d103      	bne.n	800020a <_ZN8HAL_GPIO4initEP12GPIO_TypeDefP19GPIOInitStructure_t+0x36>
 8000202:	4b9d      	ldr	r3, [pc, #628]	; (8000478 <_ZN8HAL_GPIO4initEP12GPIO_TypeDefP19GPIOInitStructure_t+0x2a4>)
 8000204:	4a9c      	ldr	r2, [pc, #624]	; (8000478 <_ZN8HAL_GPIO4initEP12GPIO_TypeDefP19GPIOInitStructure_t+0x2a4>)
 8000206:	689b      	ldr	r3, [r3, #8]
 8000208:	6093      	str	r3, [r2, #8]
			if(GPIOx == GPIOB) { SYSCFG->EXTICR[0] |= (EXTI_GPIOB << ( GPIOx_cfg->Pin * 4 )); }
 800020a:	68bb      	ldr	r3, [r7, #8]
 800020c:	4a9b      	ldr	r2, [pc, #620]	; (800047c <_ZN8HAL_GPIO4initEP12GPIO_TypeDefP19GPIOInitStructure_t+0x2a8>)
 800020e:	4293      	cmp	r3, r2
 8000210:	d171      	bne.n	80002f6 <_ZN8HAL_GPIO4initEP12GPIO_TypeDefP19GPIOInitStructure_t+0x122>
 8000212:	4b99      	ldr	r3, [pc, #612]	; (8000478 <_ZN8HAL_GPIO4initEP12GPIO_TypeDefP19GPIOInitStructure_t+0x2a4>)
 8000214:	689b      	ldr	r3, [r3, #8]
 8000216:	687a      	ldr	r2, [r7, #4]
 8000218:	6812      	ldr	r2, [r2, #0]
 800021a:	0092      	lsls	r2, r2, #2
 800021c:	2101      	movs	r1, #1
 800021e:	fa01 f202 	lsl.w	r2, r1, r2
 8000222:	4611      	mov	r1, r2
 8000224:	4a94      	ldr	r2, [pc, #592]	; (8000478 <_ZN8HAL_GPIO4initEP12GPIO_TypeDefP19GPIOInitStructure_t+0x2a4>)
 8000226:	430b      	orrs	r3, r1
 8000228:	6093      	str	r3, [r2, #8]
 800022a:	e064      	b.n	80002f6 <_ZN8HAL_GPIO4initEP12GPIO_TypeDefP19GPIOInitStructure_t+0x122>
		}
		else if( (GPIOx_cfg->Pin > 3) && (GPIOx_cfg->Pin <= 7 ) )
 800022c:	687b      	ldr	r3, [r7, #4]
 800022e:	681b      	ldr	r3, [r3, #0]
 8000230:	2b03      	cmp	r3, #3
 8000232:	d91d      	bls.n	8000270 <_ZN8HAL_GPIO4initEP12GPIO_TypeDefP19GPIOInitStructure_t+0x9c>
 8000234:	687b      	ldr	r3, [r7, #4]
 8000236:	681b      	ldr	r3, [r3, #0]
 8000238:	2b07      	cmp	r3, #7
 800023a:	d819      	bhi.n	8000270 <_ZN8HAL_GPIO4initEP12GPIO_TypeDefP19GPIOInitStructure_t+0x9c>
		{
			if(GPIOx == GPIOA) { SYSCFG->EXTICR[1] |= (EXTI_GPIOA << ( ( GPIOx_cfg->Pin - 4) * 4 )); }
 800023c:	68bb      	ldr	r3, [r7, #8]
 800023e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000242:	d103      	bne.n	800024c <_ZN8HAL_GPIO4initEP12GPIO_TypeDefP19GPIOInitStructure_t+0x78>
 8000244:	4b8c      	ldr	r3, [pc, #560]	; (8000478 <_ZN8HAL_GPIO4initEP12GPIO_TypeDefP19GPIOInitStructure_t+0x2a4>)
 8000246:	4a8c      	ldr	r2, [pc, #560]	; (8000478 <_ZN8HAL_GPIO4initEP12GPIO_TypeDefP19GPIOInitStructure_t+0x2a4>)
 8000248:	68db      	ldr	r3, [r3, #12]
 800024a:	60d3      	str	r3, [r2, #12]
			if(GPIOx == GPIOB) { SYSCFG->EXTICR[1] |= (EXTI_GPIOB << ( ( GPIOx_cfg->Pin - 4) * 4 )); }
 800024c:	68bb      	ldr	r3, [r7, #8]
 800024e:	4a8b      	ldr	r2, [pc, #556]	; (800047c <_ZN8HAL_GPIO4initEP12GPIO_TypeDefP19GPIOInitStructure_t+0x2a8>)
 8000250:	4293      	cmp	r3, r2
 8000252:	d150      	bne.n	80002f6 <_ZN8HAL_GPIO4initEP12GPIO_TypeDefP19GPIOInitStructure_t+0x122>
 8000254:	4b88      	ldr	r3, [pc, #544]	; (8000478 <_ZN8HAL_GPIO4initEP12GPIO_TypeDefP19GPIOInitStructure_t+0x2a4>)
 8000256:	68db      	ldr	r3, [r3, #12]
 8000258:	687a      	ldr	r2, [r7, #4]
 800025a:	6812      	ldr	r2, [r2, #0]
 800025c:	3a04      	subs	r2, #4
 800025e:	0092      	lsls	r2, r2, #2
 8000260:	2101      	movs	r1, #1
 8000262:	fa01 f202 	lsl.w	r2, r1, r2
 8000266:	4611      	mov	r1, r2
 8000268:	4a83      	ldr	r2, [pc, #524]	; (8000478 <_ZN8HAL_GPIO4initEP12GPIO_TypeDefP19GPIOInitStructure_t+0x2a4>)
 800026a:	430b      	orrs	r3, r1
 800026c:	60d3      	str	r3, [r2, #12]
 800026e:	e042      	b.n	80002f6 <_ZN8HAL_GPIO4initEP12GPIO_TypeDefP19GPIOInitStructure_t+0x122>
		}
		else if( (GPIOx_cfg->Pin > 7) && (GPIOx_cfg->Pin <= 11) )
 8000270:	687b      	ldr	r3, [r7, #4]
 8000272:	681b      	ldr	r3, [r3, #0]
 8000274:	2b07      	cmp	r3, #7
 8000276:	d91d      	bls.n	80002b4 <_ZN8HAL_GPIO4initEP12GPIO_TypeDefP19GPIOInitStructure_t+0xe0>
 8000278:	687b      	ldr	r3, [r7, #4]
 800027a:	681b      	ldr	r3, [r3, #0]
 800027c:	2b0b      	cmp	r3, #11
 800027e:	d819      	bhi.n	80002b4 <_ZN8HAL_GPIO4initEP12GPIO_TypeDefP19GPIOInitStructure_t+0xe0>
		{
			if(GPIOx == GPIOA) { SYSCFG->EXTICR[2] |= (EXTI_GPIOA << ( ( GPIOx_cfg->Pin - 8) * 4 )); }
 8000280:	68bb      	ldr	r3, [r7, #8]
 8000282:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8000286:	d103      	bne.n	8000290 <_ZN8HAL_GPIO4initEP12GPIO_TypeDefP19GPIOInitStructure_t+0xbc>
 8000288:	4b7b      	ldr	r3, [pc, #492]	; (8000478 <_ZN8HAL_GPIO4initEP12GPIO_TypeDefP19GPIOInitStructure_t+0x2a4>)
 800028a:	4a7b      	ldr	r2, [pc, #492]	; (8000478 <_ZN8HAL_GPIO4initEP12GPIO_TypeDefP19GPIOInitStructure_t+0x2a4>)
 800028c:	691b      	ldr	r3, [r3, #16]
 800028e:	6113      	str	r3, [r2, #16]
			if(GPIOx == GPIOB) { SYSCFG->EXTICR[2] |= (EXTI_GPIOB << ( ( GPIOx_cfg->Pin - 8) * 4 )); }
 8000290:	68bb      	ldr	r3, [r7, #8]
 8000292:	4a7a      	ldr	r2, [pc, #488]	; (800047c <_ZN8HAL_GPIO4initEP12GPIO_TypeDefP19GPIOInitStructure_t+0x2a8>)
 8000294:	4293      	cmp	r3, r2
 8000296:	d12e      	bne.n	80002f6 <_ZN8HAL_GPIO4initEP12GPIO_TypeDefP19GPIOInitStructure_t+0x122>
 8000298:	4b77      	ldr	r3, [pc, #476]	; (8000478 <_ZN8HAL_GPIO4initEP12GPIO_TypeDefP19GPIOInitStructure_t+0x2a4>)
 800029a:	691b      	ldr	r3, [r3, #16]
 800029c:	687a      	ldr	r2, [r7, #4]
 800029e:	6812      	ldr	r2, [r2, #0]
 80002a0:	3a08      	subs	r2, #8
 80002a2:	0092      	lsls	r2, r2, #2
 80002a4:	2101      	movs	r1, #1
 80002a6:	fa01 f202 	lsl.w	r2, r1, r2
 80002aa:	4611      	mov	r1, r2
 80002ac:	4a72      	ldr	r2, [pc, #456]	; (8000478 <_ZN8HAL_GPIO4initEP12GPIO_TypeDefP19GPIOInitStructure_t+0x2a4>)
 80002ae:	430b      	orrs	r3, r1
 80002b0:	6113      	str	r3, [r2, #16]
 80002b2:	e020      	b.n	80002f6 <_ZN8HAL_GPIO4initEP12GPIO_TypeDefP19GPIOInitStructure_t+0x122>
		}
		else if( (GPIOx_cfg->Pin > 11) && (GPIOx_cfg->Pin <= 15) )
 80002b4:	687b      	ldr	r3, [r7, #4]
 80002b6:	681b      	ldr	r3, [r3, #0]
 80002b8:	2b0b      	cmp	r3, #11
 80002ba:	d91c      	bls.n	80002f6 <_ZN8HAL_GPIO4initEP12GPIO_TypeDefP19GPIOInitStructure_t+0x122>
 80002bc:	687b      	ldr	r3, [r7, #4]
 80002be:	681b      	ldr	r3, [r3, #0]
 80002c0:	2b0f      	cmp	r3, #15
 80002c2:	d818      	bhi.n	80002f6 <_ZN8HAL_GPIO4initEP12GPIO_TypeDefP19GPIOInitStructure_t+0x122>
		{
			if(GPIOx == GPIOA) { SYSCFG->EXTICR[3] |= (EXTI_GPIOA << ( ( GPIOx_cfg->Pin - 12) * 4 )); }
 80002c4:	68bb      	ldr	r3, [r7, #8]
 80002c6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80002ca:	d103      	bne.n	80002d4 <_ZN8HAL_GPIO4initEP12GPIO_TypeDefP19GPIOInitStructure_t+0x100>
 80002cc:	4b6a      	ldr	r3, [pc, #424]	; (8000478 <_ZN8HAL_GPIO4initEP12GPIO_TypeDefP19GPIOInitStructure_t+0x2a4>)
 80002ce:	4a6a      	ldr	r2, [pc, #424]	; (8000478 <_ZN8HAL_GPIO4initEP12GPIO_TypeDefP19GPIOInitStructure_t+0x2a4>)
 80002d0:	695b      	ldr	r3, [r3, #20]
 80002d2:	6153      	str	r3, [r2, #20]
			if(GPIOx == GPIOB) { SYSCFG->EXTICR[3] |= (EXTI_GPIOB << ( ( GPIOx_cfg->Pin - 12) * 4 )); }
 80002d4:	68bb      	ldr	r3, [r7, #8]
 80002d6:	4a69      	ldr	r2, [pc, #420]	; (800047c <_ZN8HAL_GPIO4initEP12GPIO_TypeDefP19GPIOInitStructure_t+0x2a8>)
 80002d8:	4293      	cmp	r3, r2
 80002da:	d10c      	bne.n	80002f6 <_ZN8HAL_GPIO4initEP12GPIO_TypeDefP19GPIOInitStructure_t+0x122>
 80002dc:	4b66      	ldr	r3, [pc, #408]	; (8000478 <_ZN8HAL_GPIO4initEP12GPIO_TypeDefP19GPIOInitStructure_t+0x2a4>)
 80002de:	695b      	ldr	r3, [r3, #20]
 80002e0:	687a      	ldr	r2, [r7, #4]
 80002e2:	6812      	ldr	r2, [r2, #0]
 80002e4:	3a0c      	subs	r2, #12
 80002e6:	0092      	lsls	r2, r2, #2
 80002e8:	2101      	movs	r1, #1
 80002ea:	fa01 f202 	lsl.w	r2, r1, r2
 80002ee:	4611      	mov	r1, r2
 80002f0:	4a61      	ldr	r2, [pc, #388]	; (8000478 <_ZN8HAL_GPIO4initEP12GPIO_TypeDefP19GPIOInitStructure_t+0x2a4>)
 80002f2:	430b      	orrs	r3, r1
 80002f4:	6153      	str	r3, [r2, #20]
		}
	}

	/* Set GPIOx Mode */
	switch(GPIOx_cfg->Mode)
 80002f6:	687b      	ldr	r3, [r7, #4]
 80002f8:	791b      	ldrb	r3, [r3, #4]
 80002fa:	2b07      	cmp	r3, #7
 80002fc:	f200 8138 	bhi.w	8000570 <_ZN8HAL_GPIO4initEP12GPIO_TypeDefP19GPIOInitStructure_t+0x39c>
 8000300:	a201      	add	r2, pc, #4	; (adr r2, 8000308 <_ZN8HAL_GPIO4initEP12GPIO_TypeDefP19GPIOInitStructure_t+0x134>)
 8000302:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000306:	bf00      	nop
 8000308:	08000329 	.word	0x08000329
 800030c:	0800035d 	.word	0x0800035d
 8000310:	080003a5 	.word	0x080003a5
 8000314:	080003eb 	.word	0x080003eb
 8000318:	08000433 	.word	0x08000433
 800031c:	08000481 	.word	0x08000481
 8000320:	080004b1 	.word	0x080004b1
 8000324:	08000511 	.word	0x08000511
	{
	case GPIO_INPUT_MODE:
		GPIOx->MODER &= ~(1 << GPIOx_cfg->Pin * 2 );
 8000328:	68bb      	ldr	r3, [r7, #8]
 800032a:	681b      	ldr	r3, [r3, #0]
 800032c:	687a      	ldr	r2, [r7, #4]
 800032e:	6812      	ldr	r2, [r2, #0]
 8000330:	0052      	lsls	r2, r2, #1
 8000332:	2101      	movs	r1, #1
 8000334:	fa01 f202 	lsl.w	r2, r1, r2
 8000338:	43d2      	mvns	r2, r2
 800033a:	401a      	ands	r2, r3
 800033c:	68bb      	ldr	r3, [r7, #8]
 800033e:	601a      	str	r2, [r3, #0]
		GPIOx->MODER &= ~(1 << ( ( GPIOx_cfg->Pin * 2 ) + 1 ) );
 8000340:	68bb      	ldr	r3, [r7, #8]
 8000342:	681b      	ldr	r3, [r3, #0]
 8000344:	687a      	ldr	r2, [r7, #4]
 8000346:	6812      	ldr	r2, [r2, #0]
 8000348:	0052      	lsls	r2, r2, #1
 800034a:	3201      	adds	r2, #1
 800034c:	2101      	movs	r1, #1
 800034e:	fa01 f202 	lsl.w	r2, r1, r2
 8000352:	43d2      	mvns	r2, r2
 8000354:	401a      	ands	r2, r3
 8000356:	68bb      	ldr	r3, [r7, #8]
 8000358:	601a      	str	r2, [r3, #0]
		break;
 800035a:	e109      	b.n	8000570 <_ZN8HAL_GPIO4initEP12GPIO_TypeDefP19GPIOInitStructure_t+0x39c>

	case GPIO_OUTPUT_PP_MODE:
		GPIOx->MODER |= (1 << ( GPIOx_cfg->Pin * 2) );
 800035c:	68bb      	ldr	r3, [r7, #8]
 800035e:	681b      	ldr	r3, [r3, #0]
 8000360:	687a      	ldr	r2, [r7, #4]
 8000362:	6812      	ldr	r2, [r2, #0]
 8000364:	0052      	lsls	r2, r2, #1
 8000366:	2101      	movs	r1, #1
 8000368:	fa01 f202 	lsl.w	r2, r1, r2
 800036c:	431a      	orrs	r2, r3
 800036e:	68bb      	ldr	r3, [r7, #8]
 8000370:	601a      	str	r2, [r3, #0]
		GPIOx->MODER &= ~(1 << ( ( GPIOx_cfg->Pin * 2 ) + 1 ) );
 8000372:	68bb      	ldr	r3, [r7, #8]
 8000374:	681b      	ldr	r3, [r3, #0]
 8000376:	687a      	ldr	r2, [r7, #4]
 8000378:	6812      	ldr	r2, [r2, #0]
 800037a:	0052      	lsls	r2, r2, #1
 800037c:	3201      	adds	r2, #1
 800037e:	2101      	movs	r1, #1
 8000380:	fa01 f202 	lsl.w	r2, r1, r2
 8000384:	43d2      	mvns	r2, r2
 8000386:	401a      	ands	r2, r3
 8000388:	68bb      	ldr	r3, [r7, #8]
 800038a:	601a      	str	r2, [r3, #0]
		GPIOx->OTYPER &= ~(1 << GPIOx_cfg->Pin);
 800038c:	68bb      	ldr	r3, [r7, #8]
 800038e:	685b      	ldr	r3, [r3, #4]
 8000390:	687a      	ldr	r2, [r7, #4]
 8000392:	6812      	ldr	r2, [r2, #0]
 8000394:	2101      	movs	r1, #1
 8000396:	fa01 f202 	lsl.w	r2, r1, r2
 800039a:	43d2      	mvns	r2, r2
 800039c:	401a      	ands	r2, r3
 800039e:	68bb      	ldr	r3, [r7, #8]
 80003a0:	605a      	str	r2, [r3, #4]
		break;
 80003a2:	e0e5      	b.n	8000570 <_ZN8HAL_GPIO4initEP12GPIO_TypeDefP19GPIOInitStructure_t+0x39c>

	case GPIO_OUTPUT_OD_MODE:
		GPIOx->MODER |= (1 << GPIOx_cfg->Pin * 2);
 80003a4:	68bb      	ldr	r3, [r7, #8]
 80003a6:	681b      	ldr	r3, [r3, #0]
 80003a8:	687a      	ldr	r2, [r7, #4]
 80003aa:	6812      	ldr	r2, [r2, #0]
 80003ac:	0052      	lsls	r2, r2, #1
 80003ae:	2101      	movs	r1, #1
 80003b0:	fa01 f202 	lsl.w	r2, r1, r2
 80003b4:	431a      	orrs	r2, r3
 80003b6:	68bb      	ldr	r3, [r7, #8]
 80003b8:	601a      	str	r2, [r3, #0]
		GPIOx->MODER &= ~(1 << ( ( GPIOx_cfg->Pin * 2 ) + 1 ) );
 80003ba:	68bb      	ldr	r3, [r7, #8]
 80003bc:	681b      	ldr	r3, [r3, #0]
 80003be:	687a      	ldr	r2, [r7, #4]
 80003c0:	6812      	ldr	r2, [r2, #0]
 80003c2:	0052      	lsls	r2, r2, #1
 80003c4:	3201      	adds	r2, #1
 80003c6:	2101      	movs	r1, #1
 80003c8:	fa01 f202 	lsl.w	r2, r1, r2
 80003cc:	43d2      	mvns	r2, r2
 80003ce:	401a      	ands	r2, r3
 80003d0:	68bb      	ldr	r3, [r7, #8]
 80003d2:	601a      	str	r2, [r3, #0]
		GPIOx->OTYPER |= (1 << GPIOx_cfg->Pin);
 80003d4:	68bb      	ldr	r3, [r7, #8]
 80003d6:	685b      	ldr	r3, [r3, #4]
 80003d8:	687a      	ldr	r2, [r7, #4]
 80003da:	6812      	ldr	r2, [r2, #0]
 80003dc:	2101      	movs	r1, #1
 80003de:	fa01 f202 	lsl.w	r2, r1, r2
 80003e2:	431a      	orrs	r2, r3
 80003e4:	68bb      	ldr	r3, [r7, #8]
 80003e6:	605a      	str	r2, [r3, #4]
		break;
 80003e8:	e0c2      	b.n	8000570 <_ZN8HAL_GPIO4initEP12GPIO_TypeDefP19GPIOInitStructure_t+0x39c>

	case GPIO_ALTFCN_PP_MODE:
		GPIOx->MODER &= ~(1 << GPIOx_cfg->Pin * 2);
 80003ea:	68bb      	ldr	r3, [r7, #8]
 80003ec:	681b      	ldr	r3, [r3, #0]
 80003ee:	687a      	ldr	r2, [r7, #4]
 80003f0:	6812      	ldr	r2, [r2, #0]
 80003f2:	0052      	lsls	r2, r2, #1
 80003f4:	2101      	movs	r1, #1
 80003f6:	fa01 f202 	lsl.w	r2, r1, r2
 80003fa:	43d2      	mvns	r2, r2
 80003fc:	401a      	ands	r2, r3
 80003fe:	68bb      	ldr	r3, [r7, #8]
 8000400:	601a      	str	r2, [r3, #0]
		GPIOx->MODER |= (1 << ( ( GPIOx_cfg->Pin * 2 ) + 1 ) );
 8000402:	68bb      	ldr	r3, [r7, #8]
 8000404:	681b      	ldr	r3, [r3, #0]
 8000406:	687a      	ldr	r2, [r7, #4]
 8000408:	6812      	ldr	r2, [r2, #0]
 800040a:	0052      	lsls	r2, r2, #1
 800040c:	3201      	adds	r2, #1
 800040e:	2101      	movs	r1, #1
 8000410:	fa01 f202 	lsl.w	r2, r1, r2
 8000414:	431a      	orrs	r2, r3
 8000416:	68bb      	ldr	r3, [r7, #8]
 8000418:	601a      	str	r2, [r3, #0]
		GPIOx->OTYPER &= ~(1 << GPIOx_cfg->Pin);
 800041a:	68bb      	ldr	r3, [r7, #8]
 800041c:	685b      	ldr	r3, [r3, #4]
 800041e:	687a      	ldr	r2, [r7, #4]
 8000420:	6812      	ldr	r2, [r2, #0]
 8000422:	2101      	movs	r1, #1
 8000424:	fa01 f202 	lsl.w	r2, r1, r2
 8000428:	43d2      	mvns	r2, r2
 800042a:	401a      	ands	r2, r3
 800042c:	68bb      	ldr	r3, [r7, #8]
 800042e:	605a      	str	r2, [r3, #4]
		break;
 8000430:	e09e      	b.n	8000570 <_ZN8HAL_GPIO4initEP12GPIO_TypeDefP19GPIOInitStructure_t+0x39c>

	case GPIO_ALTFCN_OD_MODE:
		GPIOx->MODER &= ~(1 << GPIOx_cfg->Pin * 2);
 8000432:	68bb      	ldr	r3, [r7, #8]
 8000434:	681b      	ldr	r3, [r3, #0]
 8000436:	687a      	ldr	r2, [r7, #4]
 8000438:	6812      	ldr	r2, [r2, #0]
 800043a:	0052      	lsls	r2, r2, #1
 800043c:	2101      	movs	r1, #1
 800043e:	fa01 f202 	lsl.w	r2, r1, r2
 8000442:	43d2      	mvns	r2, r2
 8000444:	401a      	ands	r2, r3
 8000446:	68bb      	ldr	r3, [r7, #8]
 8000448:	601a      	str	r2, [r3, #0]
		GPIOx->MODER |= (1 << ( ( GPIOx_cfg->Pin * 2 ) + 1 ) );
 800044a:	68bb      	ldr	r3, [r7, #8]
 800044c:	681b      	ldr	r3, [r3, #0]
 800044e:	687a      	ldr	r2, [r7, #4]
 8000450:	6812      	ldr	r2, [r2, #0]
 8000452:	0052      	lsls	r2, r2, #1
 8000454:	3201      	adds	r2, #1
 8000456:	2101      	movs	r1, #1
 8000458:	fa01 f202 	lsl.w	r2, r1, r2
 800045c:	431a      	orrs	r2, r3
 800045e:	68bb      	ldr	r3, [r7, #8]
 8000460:	601a      	str	r2, [r3, #0]
		GPIOx->OTYPER |= (1 << GPIOx_cfg->Pin);
 8000462:	68bb      	ldr	r3, [r7, #8]
 8000464:	685b      	ldr	r3, [r3, #4]
 8000466:	687a      	ldr	r2, [r7, #4]
 8000468:	6812      	ldr	r2, [r2, #0]
 800046a:	2101      	movs	r1, #1
 800046c:	fa01 f202 	lsl.w	r2, r1, r2
 8000470:	431a      	orrs	r2, r3
 8000472:	68bb      	ldr	r3, [r7, #8]
 8000474:	605a      	str	r2, [r3, #4]
		break;
 8000476:	e07b      	b.n	8000570 <_ZN8HAL_GPIO4initEP12GPIO_TypeDefP19GPIOInitStructure_t+0x39c>
 8000478:	40010000 	.word	0x40010000
 800047c:	48000400 	.word	0x48000400

	case GPIO_ANALOG_MODE:
		GPIOx->MODER |= (1 << GPIOx_cfg->Pin * 2);
 8000480:	68bb      	ldr	r3, [r7, #8]
 8000482:	681b      	ldr	r3, [r3, #0]
 8000484:	687a      	ldr	r2, [r7, #4]
 8000486:	6812      	ldr	r2, [r2, #0]
 8000488:	0052      	lsls	r2, r2, #1
 800048a:	2101      	movs	r1, #1
 800048c:	fa01 f202 	lsl.w	r2, r1, r2
 8000490:	431a      	orrs	r2, r3
 8000492:	68bb      	ldr	r3, [r7, #8]
 8000494:	601a      	str	r2, [r3, #0]
		GPIOx->MODER |= (1 << ( ( GPIOx_cfg->Pin * 2 ) + 1 ) );
 8000496:	68bb      	ldr	r3, [r7, #8]
 8000498:	681b      	ldr	r3, [r3, #0]
 800049a:	687a      	ldr	r2, [r7, #4]
 800049c:	6812      	ldr	r2, [r2, #0]
 800049e:	0052      	lsls	r2, r2, #1
 80004a0:	3201      	adds	r2, #1
 80004a2:	2101      	movs	r1, #1
 80004a4:	fa01 f202 	lsl.w	r2, r1, r2
 80004a8:	431a      	orrs	r2, r3
 80004aa:	68bb      	ldr	r3, [r7, #8]
 80004ac:	601a      	str	r2, [r3, #0]
		break;
 80004ae:	e05f      	b.n	8000570 <_ZN8HAL_GPIO4initEP12GPIO_TypeDefP19GPIOInitStructure_t+0x39c>

	case GPIO_IT_RISING_MODE:
		/* Configure as Input */
		GPIOx->MODER &= ~(1 << GPIOx_cfg->Pin * 2 );
 80004b0:	68bb      	ldr	r3, [r7, #8]
 80004b2:	681b      	ldr	r3, [r3, #0]
 80004b4:	687a      	ldr	r2, [r7, #4]
 80004b6:	6812      	ldr	r2, [r2, #0]
 80004b8:	0052      	lsls	r2, r2, #1
 80004ba:	2101      	movs	r1, #1
 80004bc:	fa01 f202 	lsl.w	r2, r1, r2
 80004c0:	43d2      	mvns	r2, r2
 80004c2:	401a      	ands	r2, r3
 80004c4:	68bb      	ldr	r3, [r7, #8]
 80004c6:	601a      	str	r2, [r3, #0]
		GPIOx->MODER &= ~(1 << ( ( GPIOx_cfg->Pin * 2 ) + 1 ) );
 80004c8:	68bb      	ldr	r3, [r7, #8]
 80004ca:	681b      	ldr	r3, [r3, #0]
 80004cc:	687a      	ldr	r2, [r7, #4]
 80004ce:	6812      	ldr	r2, [r2, #0]
 80004d0:	0052      	lsls	r2, r2, #1
 80004d2:	3201      	adds	r2, #1
 80004d4:	2101      	movs	r1, #1
 80004d6:	fa01 f202 	lsl.w	r2, r1, r2
 80004da:	43d2      	mvns	r2, r2
 80004dc:	401a      	ands	r2, r3
 80004de:	68bb      	ldr	r3, [r7, #8]
 80004e0:	601a      	str	r2, [r3, #0]

		/* Configure EXTI Mask and Rising Interrupt */
		EXTI->IMR |= (1 << GPIOx_cfg->Pin);
 80004e2:	4b8e      	ldr	r3, [pc, #568]	; (800071c <_ZN8HAL_GPIO4initEP12GPIO_TypeDefP19GPIOInitStructure_t+0x548>)
 80004e4:	681b      	ldr	r3, [r3, #0]
 80004e6:	687a      	ldr	r2, [r7, #4]
 80004e8:	6812      	ldr	r2, [r2, #0]
 80004ea:	2101      	movs	r1, #1
 80004ec:	fa01 f202 	lsl.w	r2, r1, r2
 80004f0:	4611      	mov	r1, r2
 80004f2:	4a8a      	ldr	r2, [pc, #552]	; (800071c <_ZN8HAL_GPIO4initEP12GPIO_TypeDefP19GPIOInitStructure_t+0x548>)
 80004f4:	430b      	orrs	r3, r1
 80004f6:	6013      	str	r3, [r2, #0]
		EXTI->RTSR |= (1 << GPIOx_cfg->Pin);
 80004f8:	4b88      	ldr	r3, [pc, #544]	; (800071c <_ZN8HAL_GPIO4initEP12GPIO_TypeDefP19GPIOInitStructure_t+0x548>)
 80004fa:	689b      	ldr	r3, [r3, #8]
 80004fc:	687a      	ldr	r2, [r7, #4]
 80004fe:	6812      	ldr	r2, [r2, #0]
 8000500:	2101      	movs	r1, #1
 8000502:	fa01 f202 	lsl.w	r2, r1, r2
 8000506:	4611      	mov	r1, r2
 8000508:	4a84      	ldr	r2, [pc, #528]	; (800071c <_ZN8HAL_GPIO4initEP12GPIO_TypeDefP19GPIOInitStructure_t+0x548>)
 800050a:	430b      	orrs	r3, r1
 800050c:	6093      	str	r3, [r2, #8]
		break;
 800050e:	e02f      	b.n	8000570 <_ZN8HAL_GPIO4initEP12GPIO_TypeDefP19GPIOInitStructure_t+0x39c>

	case GPIO_IT_FALLING_MODE:
		/* Configure as Input */
		GPIOx->MODER &= ~(1 << GPIOx_cfg->Pin * 2 );
 8000510:	68bb      	ldr	r3, [r7, #8]
 8000512:	681b      	ldr	r3, [r3, #0]
 8000514:	687a      	ldr	r2, [r7, #4]
 8000516:	6812      	ldr	r2, [r2, #0]
 8000518:	0052      	lsls	r2, r2, #1
 800051a:	2101      	movs	r1, #1
 800051c:	fa01 f202 	lsl.w	r2, r1, r2
 8000520:	43d2      	mvns	r2, r2
 8000522:	401a      	ands	r2, r3
 8000524:	68bb      	ldr	r3, [r7, #8]
 8000526:	601a      	str	r2, [r3, #0]
		GPIOx->MODER &= ~(1 << ( ( GPIOx_cfg->Pin * 2 ) + 1 ) );
 8000528:	68bb      	ldr	r3, [r7, #8]
 800052a:	681b      	ldr	r3, [r3, #0]
 800052c:	687a      	ldr	r2, [r7, #4]
 800052e:	6812      	ldr	r2, [r2, #0]
 8000530:	0052      	lsls	r2, r2, #1
 8000532:	3201      	adds	r2, #1
 8000534:	2101      	movs	r1, #1
 8000536:	fa01 f202 	lsl.w	r2, r1, r2
 800053a:	43d2      	mvns	r2, r2
 800053c:	401a      	ands	r2, r3
 800053e:	68bb      	ldr	r3, [r7, #8]
 8000540:	601a      	str	r2, [r3, #0]

		/* Configure EXTI Mask and Falling Interrupt */
		EXTI->IMR |= (1 << GPIOx_cfg->Pin);
 8000542:	4b76      	ldr	r3, [pc, #472]	; (800071c <_ZN8HAL_GPIO4initEP12GPIO_TypeDefP19GPIOInitStructure_t+0x548>)
 8000544:	681b      	ldr	r3, [r3, #0]
 8000546:	687a      	ldr	r2, [r7, #4]
 8000548:	6812      	ldr	r2, [r2, #0]
 800054a:	2101      	movs	r1, #1
 800054c:	fa01 f202 	lsl.w	r2, r1, r2
 8000550:	4611      	mov	r1, r2
 8000552:	4a72      	ldr	r2, [pc, #456]	; (800071c <_ZN8HAL_GPIO4initEP12GPIO_TypeDefP19GPIOInitStructure_t+0x548>)
 8000554:	430b      	orrs	r3, r1
 8000556:	6013      	str	r3, [r2, #0]
		EXTI->FTSR |= (1 << GPIOx_cfg->Pin);
 8000558:	4b70      	ldr	r3, [pc, #448]	; (800071c <_ZN8HAL_GPIO4initEP12GPIO_TypeDefP19GPIOInitStructure_t+0x548>)
 800055a:	68db      	ldr	r3, [r3, #12]
 800055c:	687a      	ldr	r2, [r7, #4]
 800055e:	6812      	ldr	r2, [r2, #0]
 8000560:	2101      	movs	r1, #1
 8000562:	fa01 f202 	lsl.w	r2, r1, r2
 8000566:	4611      	mov	r1, r2
 8000568:	4a6c      	ldr	r2, [pc, #432]	; (800071c <_ZN8HAL_GPIO4initEP12GPIO_TypeDefP19GPIOInitStructure_t+0x548>)
 800056a:	430b      	orrs	r3, r1
 800056c:	60d3      	str	r3, [r2, #12]
		break;
 800056e:	bf00      	nop

	}

	/* Set GPIOx Pin PullUp/PullDown/NoPull  */
	switch(GPIOx_cfg->Pull)
 8000570:	687b      	ldr	r3, [r7, #4]
 8000572:	795b      	ldrb	r3, [r3, #5]
 8000574:	2b02      	cmp	r3, #2
 8000576:	d038      	beq.n	80005ea <_ZN8HAL_GPIO4initEP12GPIO_TypeDefP19GPIOInitStructure_t+0x416>
 8000578:	2b02      	cmp	r3, #2
 800057a:	dc50      	bgt.n	800061e <_ZN8HAL_GPIO4initEP12GPIO_TypeDefP19GPIOInitStructure_t+0x44a>
 800057c:	2b00      	cmp	r3, #0
 800057e:	d002      	beq.n	8000586 <_ZN8HAL_GPIO4initEP12GPIO_TypeDefP19GPIOInitStructure_t+0x3b2>
 8000580:	2b01      	cmp	r3, #1
 8000582:	d019      	beq.n	80005b8 <_ZN8HAL_GPIO4initEP12GPIO_TypeDefP19GPIOInitStructure_t+0x3e4>
 8000584:	e04b      	b.n	800061e <_ZN8HAL_GPIO4initEP12GPIO_TypeDefP19GPIOInitStructure_t+0x44a>
	{
	case GPIO_PULLUP:
		GPIOx->PUPDR |= (1 << ( GPIOx_cfg->Pin * 2) );
 8000586:	68bb      	ldr	r3, [r7, #8]
 8000588:	68db      	ldr	r3, [r3, #12]
 800058a:	687a      	ldr	r2, [r7, #4]
 800058c:	6812      	ldr	r2, [r2, #0]
 800058e:	0052      	lsls	r2, r2, #1
 8000590:	2101      	movs	r1, #1
 8000592:	fa01 f202 	lsl.w	r2, r1, r2
 8000596:	431a      	orrs	r2, r3
 8000598:	68bb      	ldr	r3, [r7, #8]
 800059a:	60da      	str	r2, [r3, #12]
		GPIOx->PUPDR &= ~(1 << ( ( GPIOx_cfg->Pin * 2 ) + 1 ) );
 800059c:	68bb      	ldr	r3, [r7, #8]
 800059e:	68db      	ldr	r3, [r3, #12]
 80005a0:	687a      	ldr	r2, [r7, #4]
 80005a2:	6812      	ldr	r2, [r2, #0]
 80005a4:	0052      	lsls	r2, r2, #1
 80005a6:	3201      	adds	r2, #1
 80005a8:	2101      	movs	r1, #1
 80005aa:	fa01 f202 	lsl.w	r2, r1, r2
 80005ae:	43d2      	mvns	r2, r2
 80005b0:	401a      	ands	r2, r3
 80005b2:	68bb      	ldr	r3, [r7, #8]
 80005b4:	60da      	str	r2, [r3, #12]
		break;
 80005b6:	e032      	b.n	800061e <_ZN8HAL_GPIO4initEP12GPIO_TypeDefP19GPIOInitStructure_t+0x44a>

	case GPIO_PULLDOWN:
		GPIOx->PUPDR &= ~(1 << ( GPIOx_cfg->Pin * 2) );
 80005b8:	68bb      	ldr	r3, [r7, #8]
 80005ba:	68db      	ldr	r3, [r3, #12]
 80005bc:	687a      	ldr	r2, [r7, #4]
 80005be:	6812      	ldr	r2, [r2, #0]
 80005c0:	0052      	lsls	r2, r2, #1
 80005c2:	2101      	movs	r1, #1
 80005c4:	fa01 f202 	lsl.w	r2, r1, r2
 80005c8:	43d2      	mvns	r2, r2
 80005ca:	401a      	ands	r2, r3
 80005cc:	68bb      	ldr	r3, [r7, #8]
 80005ce:	60da      	str	r2, [r3, #12]
		GPIOx->PUPDR |= (1 << ( ( GPIOx_cfg->Pin * 2 ) + 1 ) );
 80005d0:	68bb      	ldr	r3, [r7, #8]
 80005d2:	68db      	ldr	r3, [r3, #12]
 80005d4:	687a      	ldr	r2, [r7, #4]
 80005d6:	6812      	ldr	r2, [r2, #0]
 80005d8:	0052      	lsls	r2, r2, #1
 80005da:	3201      	adds	r2, #1
 80005dc:	2101      	movs	r1, #1
 80005de:	fa01 f202 	lsl.w	r2, r1, r2
 80005e2:	431a      	orrs	r2, r3
 80005e4:	68bb      	ldr	r3, [r7, #8]
 80005e6:	60da      	str	r2, [r3, #12]
		break;
 80005e8:	e019      	b.n	800061e <_ZN8HAL_GPIO4initEP12GPIO_TypeDefP19GPIOInitStructure_t+0x44a>

	case GPIO_NOPULL:
		GPIOx->PUPDR &= ~(1 << ( GPIOx_cfg->Pin * 2) );
 80005ea:	68bb      	ldr	r3, [r7, #8]
 80005ec:	68db      	ldr	r3, [r3, #12]
 80005ee:	687a      	ldr	r2, [r7, #4]
 80005f0:	6812      	ldr	r2, [r2, #0]
 80005f2:	0052      	lsls	r2, r2, #1
 80005f4:	2101      	movs	r1, #1
 80005f6:	fa01 f202 	lsl.w	r2, r1, r2
 80005fa:	43d2      	mvns	r2, r2
 80005fc:	401a      	ands	r2, r3
 80005fe:	68bb      	ldr	r3, [r7, #8]
 8000600:	60da      	str	r2, [r3, #12]
		GPIOx->PUPDR &= ~(1 << ( ( GPIOx_cfg->Pin * 2 ) + 1 ) );
 8000602:	68bb      	ldr	r3, [r7, #8]
 8000604:	68db      	ldr	r3, [r3, #12]
 8000606:	687a      	ldr	r2, [r7, #4]
 8000608:	6812      	ldr	r2, [r2, #0]
 800060a:	0052      	lsls	r2, r2, #1
 800060c:	3201      	adds	r2, #1
 800060e:	2101      	movs	r1, #1
 8000610:	fa01 f202 	lsl.w	r2, r1, r2
 8000614:	43d2      	mvns	r2, r2
 8000616:	401a      	ands	r2, r3
 8000618:	68bb      	ldr	r3, [r7, #8]
 800061a:	60da      	str	r2, [r3, #12]
		break;
 800061c:	bf00      	nop
	}

	/* Set GPIOx Pin Speed */
	switch(GPIOx_cfg->Speed)
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	799b      	ldrb	r3, [r3, #6]
 8000622:	2b02      	cmp	r3, #2
 8000624:	d039      	beq.n	800069a <_ZN8HAL_GPIO4initEP12GPIO_TypeDefP19GPIOInitStructure_t+0x4c6>
 8000626:	2b02      	cmp	r3, #2
 8000628:	dc4f      	bgt.n	80006ca <_ZN8HAL_GPIO4initEP12GPIO_TypeDefP19GPIOInitStructure_t+0x4f6>
 800062a:	2b00      	cmp	r3, #0
 800062c:	d002      	beq.n	8000634 <_ZN8HAL_GPIO4initEP12GPIO_TypeDefP19GPIOInitStructure_t+0x460>
 800062e:	2b01      	cmp	r3, #1
 8000630:	d01a      	beq.n	8000668 <_ZN8HAL_GPIO4initEP12GPIO_TypeDefP19GPIOInitStructure_t+0x494>
 8000632:	e04a      	b.n	80006ca <_ZN8HAL_GPIO4initEP12GPIO_TypeDefP19GPIOInitStructure_t+0x4f6>
	{
	case GPIO_LOW_SPEED:
		GPIOx->OSPEEDR &= ~(1 << ( GPIOx_cfg->Pin * 2) );
 8000634:	68bb      	ldr	r3, [r7, #8]
 8000636:	689b      	ldr	r3, [r3, #8]
 8000638:	687a      	ldr	r2, [r7, #4]
 800063a:	6812      	ldr	r2, [r2, #0]
 800063c:	0052      	lsls	r2, r2, #1
 800063e:	2101      	movs	r1, #1
 8000640:	fa01 f202 	lsl.w	r2, r1, r2
 8000644:	43d2      	mvns	r2, r2
 8000646:	401a      	ands	r2, r3
 8000648:	68bb      	ldr	r3, [r7, #8]
 800064a:	609a      	str	r2, [r3, #8]
		GPIOx->OSPEEDR &= ~(1 << ( ( GPIOx_cfg->Pin * 2) + 1) );
 800064c:	68bb      	ldr	r3, [r7, #8]
 800064e:	689b      	ldr	r3, [r3, #8]
 8000650:	687a      	ldr	r2, [r7, #4]
 8000652:	6812      	ldr	r2, [r2, #0]
 8000654:	0052      	lsls	r2, r2, #1
 8000656:	3201      	adds	r2, #1
 8000658:	2101      	movs	r1, #1
 800065a:	fa01 f202 	lsl.w	r2, r1, r2
 800065e:	43d2      	mvns	r2, r2
 8000660:	401a      	ands	r2, r3
 8000662:	68bb      	ldr	r3, [r7, #8]
 8000664:	609a      	str	r2, [r3, #8]
		break;
 8000666:	e030      	b.n	80006ca <_ZN8HAL_GPIO4initEP12GPIO_TypeDefP19GPIOInitStructure_t+0x4f6>

	case GPIO_MEDIUM_SPEED:
		GPIOx->OSPEEDR |= (1 << ( GPIOx_cfg->Pin * 2) );
 8000668:	68bb      	ldr	r3, [r7, #8]
 800066a:	689b      	ldr	r3, [r3, #8]
 800066c:	687a      	ldr	r2, [r7, #4]
 800066e:	6812      	ldr	r2, [r2, #0]
 8000670:	0052      	lsls	r2, r2, #1
 8000672:	2101      	movs	r1, #1
 8000674:	fa01 f202 	lsl.w	r2, r1, r2
 8000678:	431a      	orrs	r2, r3
 800067a:	68bb      	ldr	r3, [r7, #8]
 800067c:	609a      	str	r2, [r3, #8]
		GPIOx->OSPEEDR &= ~(1 << ( ( GPIOx_cfg->Pin * 2) + 1) );
 800067e:	68bb      	ldr	r3, [r7, #8]
 8000680:	689b      	ldr	r3, [r3, #8]
 8000682:	687a      	ldr	r2, [r7, #4]
 8000684:	6812      	ldr	r2, [r2, #0]
 8000686:	0052      	lsls	r2, r2, #1
 8000688:	3201      	adds	r2, #1
 800068a:	2101      	movs	r1, #1
 800068c:	fa01 f202 	lsl.w	r2, r1, r2
 8000690:	43d2      	mvns	r2, r2
 8000692:	401a      	ands	r2, r3
 8000694:	68bb      	ldr	r3, [r7, #8]
 8000696:	609a      	str	r2, [r3, #8]
		break;
 8000698:	e017      	b.n	80006ca <_ZN8HAL_GPIO4initEP12GPIO_TypeDefP19GPIOInitStructure_t+0x4f6>

	case GPIO_HIGH_SPEED:
		GPIOx->OSPEEDR |= (1 << ( GPIOx_cfg->Pin * 2) );
 800069a:	68bb      	ldr	r3, [r7, #8]
 800069c:	689b      	ldr	r3, [r3, #8]
 800069e:	687a      	ldr	r2, [r7, #4]
 80006a0:	6812      	ldr	r2, [r2, #0]
 80006a2:	0052      	lsls	r2, r2, #1
 80006a4:	2101      	movs	r1, #1
 80006a6:	fa01 f202 	lsl.w	r2, r1, r2
 80006aa:	431a      	orrs	r2, r3
 80006ac:	68bb      	ldr	r3, [r7, #8]
 80006ae:	609a      	str	r2, [r3, #8]
		GPIOx->OSPEEDR |= (1 << ( ( GPIOx_cfg->Pin * 2) + 1) );
 80006b0:	68bb      	ldr	r3, [r7, #8]
 80006b2:	689b      	ldr	r3, [r3, #8]
 80006b4:	687a      	ldr	r2, [r7, #4]
 80006b6:	6812      	ldr	r2, [r2, #0]
 80006b8:	0052      	lsls	r2, r2, #1
 80006ba:	3201      	adds	r2, #1
 80006bc:	2101      	movs	r1, #1
 80006be:	fa01 f202 	lsl.w	r2, r1, r2
 80006c2:	431a      	orrs	r2, r3
 80006c4:	68bb      	ldr	r3, [r7, #8]
 80006c6:	609a      	str	r2, [r3, #8]
		break;
 80006c8:	bf00      	nop
	}

	/* Set GPIOx Alternate Function */
	if(GPIOx_cfg->Pin <= 7)
 80006ca:	687b      	ldr	r3, [r7, #4]
 80006cc:	681b      	ldr	r3, [r3, #0]
 80006ce:	2b07      	cmp	r3, #7
 80006d0:	d80c      	bhi.n	80006ec <_ZN8HAL_GPIO4initEP12GPIO_TypeDefP19GPIOInitStructure_t+0x518>
	{
		GPIOx->AFR[0] |= ( GPIOx_cfg->Alternate << (GPIOx_cfg->Pin * 4) );
 80006d2:	68bb      	ldr	r3, [r7, #8]
 80006d4:	6a1a      	ldr	r2, [r3, #32]
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	6899      	ldr	r1, [r3, #8]
 80006da:	687b      	ldr	r3, [r7, #4]
 80006dc:	681b      	ldr	r3, [r3, #0]
 80006de:	009b      	lsls	r3, r3, #2
 80006e0:	fa01 f303 	lsl.w	r3, r1, r3
 80006e4:	431a      	orrs	r2, r3
 80006e6:	68bb      	ldr	r3, [r7, #8]
 80006e8:	621a      	str	r2, [r3, #32]
	}
	else if(GPIOx_cfg->Pin > 7)
	{
		GPIOx->AFR[1] |= ( GPIOx_cfg->Alternate << ( (GPIOx_cfg->Pin - 8) * 4) );
	}
}
 80006ea:	e010      	b.n	800070e <_ZN8HAL_GPIO4initEP12GPIO_TypeDefP19GPIOInitStructure_t+0x53a>
	else if(GPIOx_cfg->Pin > 7)
 80006ec:	687b      	ldr	r3, [r7, #4]
 80006ee:	681b      	ldr	r3, [r3, #0]
 80006f0:	2b07      	cmp	r3, #7
 80006f2:	d90c      	bls.n	800070e <_ZN8HAL_GPIO4initEP12GPIO_TypeDefP19GPIOInitStructure_t+0x53a>
		GPIOx->AFR[1] |= ( GPIOx_cfg->Alternate << ( (GPIOx_cfg->Pin - 8) * 4) );
 80006f4:	68bb      	ldr	r3, [r7, #8]
 80006f6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	6899      	ldr	r1, [r3, #8]
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	681b      	ldr	r3, [r3, #0]
 8000700:	3b08      	subs	r3, #8
 8000702:	009b      	lsls	r3, r3, #2
 8000704:	fa01 f303 	lsl.w	r3, r1, r3
 8000708:	431a      	orrs	r2, r3
 800070a:	68bb      	ldr	r3, [r7, #8]
 800070c:	625a      	str	r2, [r3, #36]	; 0x24
}
 800070e:	bf00      	nop
 8000710:	3714      	adds	r7, #20
 8000712:	46bd      	mov	sp, r7
 8000714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000718:	4770      	bx	lr
 800071a:	bf00      	nop
 800071c:	40010400 	.word	0x40010400

08000720 <_ZN8HAL_GPIO8writePinEP12GPIO_TypeDefm10GPIO_Set_t>:
 *
 *
 *
 */
void HAL_GPIO::writePin(GPIO_TypeDef *GPIOx, uint32_t pinNumber, GPIO_Set_t pinSet)
{
 8000720:	b480      	push	{r7}
 8000722:	b085      	sub	sp, #20
 8000724:	af00      	add	r7, sp, #0
 8000726:	60f8      	str	r0, [r7, #12]
 8000728:	60b9      	str	r1, [r7, #8]
 800072a:	607a      	str	r2, [r7, #4]
 800072c:	70fb      	strb	r3, [r7, #3]
	switch(pinSet)
 800072e:	78fb      	ldrb	r3, [r7, #3]
 8000730:	2b00      	cmp	r3, #0
 8000732:	d002      	beq.n	800073a <_ZN8HAL_GPIO8writePinEP12GPIO_TypeDefm10GPIO_Set_t+0x1a>
 8000734:	2b01      	cmp	r3, #1
 8000736:	d00a      	beq.n	800074e <_ZN8HAL_GPIO8writePinEP12GPIO_TypeDefm10GPIO_Set_t+0x2e>

	case GPIO_RESET:
		GPIOx->BRR 	|= (1 << pinNumber);
		break;
	}
}
 8000738:	e013      	b.n	8000762 <_ZN8HAL_GPIO8writePinEP12GPIO_TypeDefm10GPIO_Set_t+0x42>
		GPIOx->BSRR	|= (1 << pinNumber);
 800073a:	68bb      	ldr	r3, [r7, #8]
 800073c:	699b      	ldr	r3, [r3, #24]
 800073e:	2101      	movs	r1, #1
 8000740:	687a      	ldr	r2, [r7, #4]
 8000742:	fa01 f202 	lsl.w	r2, r1, r2
 8000746:	431a      	orrs	r2, r3
 8000748:	68bb      	ldr	r3, [r7, #8]
 800074a:	619a      	str	r2, [r3, #24]
		break;
 800074c:	e009      	b.n	8000762 <_ZN8HAL_GPIO8writePinEP12GPIO_TypeDefm10GPIO_Set_t+0x42>
		GPIOx->BRR 	|= (1 << pinNumber);
 800074e:	68bb      	ldr	r3, [r7, #8]
 8000750:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000752:	2101      	movs	r1, #1
 8000754:	687a      	ldr	r2, [r7, #4]
 8000756:	fa01 f202 	lsl.w	r2, r1, r2
 800075a:	431a      	orrs	r2, r3
 800075c:	68bb      	ldr	r3, [r7, #8]
 800075e:	629a      	str	r2, [r3, #40]	; 0x28
		break;
 8000760:	bf00      	nop
}
 8000762:	bf00      	nop
 8000764:	3714      	adds	r7, #20
 8000766:	46bd      	mov	sp, r7
 8000768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800076c:	4770      	bx	lr

0800076e <_ZN8HAL_GPIO7readPinEP12GPIO_TypeDefm>:
 *
 *
 *
 */
uint32_t HAL_GPIO::readPin(GPIO_TypeDef *GPIOx, uint32_t pinNumber)
{
 800076e:	b480      	push	{r7}
 8000770:	b085      	sub	sp, #20
 8000772:	af00      	add	r7, sp, #0
 8000774:	60f8      	str	r0, [r7, #12]
 8000776:	60b9      	str	r1, [r7, #8]
 8000778:	607a      	str	r2, [r7, #4]
	return ( GPIOx->IDR & (1 << pinNumber) );
 800077a:	68bb      	ldr	r3, [r7, #8]
 800077c:	691b      	ldr	r3, [r3, #16]
 800077e:	2101      	movs	r1, #1
 8000780:	687a      	ldr	r2, [r7, #4]
 8000782:	fa01 f202 	lsl.w	r2, r1, r2
 8000786:	4013      	ands	r3, r2
}
 8000788:	4618      	mov	r0, r3
 800078a:	3714      	adds	r7, #20
 800078c:	46bd      	mov	sp, r7
 800078e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000792:	4770      	bx	lr

08000794 <_ZN7HAL_RCC18AHB_SetPeriphClockEm20RCC_Periph_Clk_Set_t>:
/* Driver Include */
#include "Drivers/drv_rcc.hpp"

void HAL_RCC::AHB_SetPeriphClock(uint32_t periph, RCC_Periph_Clk_Set_t set)
{
 8000794:	b480      	push	{r7}
 8000796:	b085      	sub	sp, #20
 8000798:	af00      	add	r7, sp, #0
 800079a:	60f8      	str	r0, [r7, #12]
 800079c:	60b9      	str	r1, [r7, #8]
 800079e:	4613      	mov	r3, r2
 80007a0:	71fb      	strb	r3, [r7, #7]
	switch(set)
 80007a2:	79fb      	ldrb	r3, [r7, #7]
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	d002      	beq.n	80007ae <_ZN7HAL_RCC18AHB_SetPeriphClockEm20RCC_Periph_Clk_Set_t+0x1a>
 80007a8:	2b01      	cmp	r3, #1
 80007aa:	d00b      	beq.n	80007c4 <_ZN7HAL_RCC18AHB_SetPeriphClockEm20RCC_Periph_Clk_Set_t+0x30>

	case _RCC_PERIPH_CLK_DISABLE:
		RCC->AHBRSTR |= (1 << periph);
		break;
	}
}
 80007ac:	e015      	b.n	80007da <_ZN7HAL_RCC18AHB_SetPeriphClockEm20RCC_Periph_Clk_Set_t+0x46>
		RCC->AHBENR |= (1 << periph);
 80007ae:	4b0e      	ldr	r3, [pc, #56]	; (80007e8 <_ZN7HAL_RCC18AHB_SetPeriphClockEm20RCC_Periph_Clk_Set_t+0x54>)
 80007b0:	695b      	ldr	r3, [r3, #20]
 80007b2:	2101      	movs	r1, #1
 80007b4:	68ba      	ldr	r2, [r7, #8]
 80007b6:	fa01 f202 	lsl.w	r2, r1, r2
 80007ba:	4611      	mov	r1, r2
 80007bc:	4a0a      	ldr	r2, [pc, #40]	; (80007e8 <_ZN7HAL_RCC18AHB_SetPeriphClockEm20RCC_Periph_Clk_Set_t+0x54>)
 80007be:	430b      	orrs	r3, r1
 80007c0:	6153      	str	r3, [r2, #20]
		break;
 80007c2:	e00a      	b.n	80007da <_ZN7HAL_RCC18AHB_SetPeriphClockEm20RCC_Periph_Clk_Set_t+0x46>
		RCC->AHBRSTR |= (1 << periph);
 80007c4:	4b08      	ldr	r3, [pc, #32]	; (80007e8 <_ZN7HAL_RCC18AHB_SetPeriphClockEm20RCC_Periph_Clk_Set_t+0x54>)
 80007c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80007c8:	2101      	movs	r1, #1
 80007ca:	68ba      	ldr	r2, [r7, #8]
 80007cc:	fa01 f202 	lsl.w	r2, r1, r2
 80007d0:	4611      	mov	r1, r2
 80007d2:	4a05      	ldr	r2, [pc, #20]	; (80007e8 <_ZN7HAL_RCC18AHB_SetPeriphClockEm20RCC_Periph_Clk_Set_t+0x54>)
 80007d4:	430b      	orrs	r3, r1
 80007d6:	6293      	str	r3, [r2, #40]	; 0x28
		break;
 80007d8:	bf00      	nop
}
 80007da:	bf00      	nop
 80007dc:	3714      	adds	r7, #20
 80007de:	46bd      	mov	sp, r7
 80007e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e4:	4770      	bx	lr
 80007e6:	bf00      	nop
 80007e8:	40021000 	.word	0x40021000

080007ec <SystemInit>:
 *
 *
 *
 */
void SystemInit(void)
{
 80007ec:	b580      	push	{r7, lr}
 80007ee:	af00      	add	r7, sp, #0

	/* Peripheral Drivers Init */
	MX_GPIO_Init();
 80007f0:	f000 f802 	bl	80007f8 <_ZL12MX_GPIO_Initv>

}
 80007f4:	bf00      	nop
 80007f6:	bd80      	pop	{r7, pc}

080007f8 <_ZL12MX_GPIO_Initv>:
 *
 *
 *
 */
static void MX_GPIO_Init(void)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	b084      	sub	sp, #16
 80007fc:	af00      	add	r7, sp, #0

	/* Enable GPIOB Clock */
	_RCC.AHB_SetPeriphClock(_RCC_AHB_GPIOA_CLK, _RCC_PERIPH_CLK_ENABLE);
 80007fe:	2200      	movs	r2, #0
 8000800:	2111      	movs	r1, #17
 8000802:	4814      	ldr	r0, [pc, #80]	; (8000854 <_ZL12MX_GPIO_Initv+0x5c>)
 8000804:	f7ff ffc6 	bl	8000794 <_ZN7HAL_RCC18AHB_SetPeriphClockEm20RCC_Periph_Clk_Set_t>
	_RCC.AHB_SetPeriphClock(_RCC_AHB_GPIOB_CLK, _RCC_PERIPH_CLK_ENABLE);
 8000808:	2200      	movs	r2, #0
 800080a:	2112      	movs	r1, #18
 800080c:	4811      	ldr	r0, [pc, #68]	; (8000854 <_ZL12MX_GPIO_Initv+0x5c>)
 800080e:	f7ff ffc1 	bl	8000794 <_ZN7HAL_RCC18AHB_SetPeriphClockEm20RCC_Periph_Clk_Set_t>

	/* Configure PA3 as Output */
	GPIOInitStructure_t GPIO_cfg;

	GPIO_cfg.Pin 	= GPIO_PIN_3;
 8000812:	2303      	movs	r3, #3
 8000814:	607b      	str	r3, [r7, #4]
	GPIO_cfg.Mode	= GPIO_OUTPUT_PP_MODE;
 8000816:	2301      	movs	r3, #1
 8000818:	723b      	strb	r3, [r7, #8]
	GPIO_cfg.Pull	= GPIO_NOPULL;
 800081a:	2302      	movs	r3, #2
 800081c:	727b      	strb	r3, [r7, #9]
	GPIO_cfg.Speed	= GPIO_LOW_SPEED;
 800081e:	2300      	movs	r3, #0
 8000820:	72bb      	strb	r3, [r7, #10]

	hgpio.init( GPIOB, &GPIO_cfg );
 8000822:	1d3b      	adds	r3, r7, #4
 8000824:	461a      	mov	r2, r3
 8000826:	490c      	ldr	r1, [pc, #48]	; (8000858 <_ZL12MX_GPIO_Initv+0x60>)
 8000828:	480c      	ldr	r0, [pc, #48]	; (800085c <_ZL12MX_GPIO_Initv+0x64>)
 800082a:	f7ff fcd3 	bl	80001d4 <_ZN8HAL_GPIO4initEP12GPIO_TypeDefP19GPIOInitStructure_t>

	/* Configure PA11 as Input */
	GPIO_cfg.Pin	= GPIO_PIN_11;
 800082e:	230b      	movs	r3, #11
 8000830:	607b      	str	r3, [r7, #4]
	GPIO_cfg.Mode	= GPIO_INPUT_MODE;
 8000832:	2300      	movs	r3, #0
 8000834:	723b      	strb	r3, [r7, #8]
	GPIO_cfg.Pull	= GPIO_NOPULL;
 8000836:	2302      	movs	r3, #2
 8000838:	727b      	strb	r3, [r7, #9]
	GPIO_cfg.Speed	= GPIO_LOW_SPEED;
 800083a:	2300      	movs	r3, #0
 800083c:	72bb      	strb	r3, [r7, #10]

	hgpio.init( GPIOA, &GPIO_cfg );
 800083e:	1d3b      	adds	r3, r7, #4
 8000840:	461a      	mov	r2, r3
 8000842:	f04f 4190 	mov.w	r1, #1207959552	; 0x48000000
 8000846:	4805      	ldr	r0, [pc, #20]	; (800085c <_ZL12MX_GPIO_Initv+0x64>)
 8000848:	f7ff fcc4 	bl	80001d4 <_ZN8HAL_GPIO4initEP12GPIO_TypeDefP19GPIOInitStructure_t>

}
 800084c:	bf00      	nop
 800084e:	3710      	adds	r7, #16
 8000850:	46bd      	mov	sp, r7
 8000852:	bd80      	pop	{r7, pc}
 8000854:	20000020 	.word	0x20000020
 8000858:	48000400 	.word	0x48000400
 800085c:	2000001c 	.word	0x2000001c

08000860 <main>:

 /*
  * Main Function
  */
int main(void)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	af00      	add	r7, sp, #0

	/* Peripheral Inits */
	SystemInit();
 8000864:	f7ff ffc2 	bl	80007ec <SystemInit>

	/* Set PB3 State */
	hgpio.writePin( GPIOB, GPIO_PIN_3, GPIO_RESET );
 8000868:	2301      	movs	r3, #1
 800086a:	2203      	movs	r2, #3
 800086c:	490f      	ldr	r1, [pc, #60]	; (80008ac <main+0x4c>)
 800086e:	4810      	ldr	r0, [pc, #64]	; (80008b0 <main+0x50>)
 8000870:	f7ff ff56 	bl	8000720 <_ZN8HAL_GPIO8writePinEP12GPIO_TypeDefm10GPIO_Set_t>

	while(1)
	{

		if( hgpio.readPin(GPIOA, GPIO_PIN_11) == LOW )
 8000874:	220b      	movs	r2, #11
 8000876:	f04f 4190 	mov.w	r1, #1207959552	; 0x48000000
 800087a:	480d      	ldr	r0, [pc, #52]	; (80008b0 <main+0x50>)
 800087c:	f7ff ff77 	bl	800076e <_ZN8HAL_GPIO7readPinEP12GPIO_TypeDefm>
 8000880:	4603      	mov	r3, r0
 8000882:	2b00      	cmp	r3, #0
 8000884:	bf0c      	ite	eq
 8000886:	2301      	moveq	r3, #1
 8000888:	2300      	movne	r3, #0
 800088a:	b2db      	uxtb	r3, r3
 800088c:	2b00      	cmp	r3, #0
 800088e:	d006      	beq.n	800089e <main+0x3e>
		{
			hgpio.writePin( GPIOB, GPIO_PIN_3, GPIO_SET );
 8000890:	2300      	movs	r3, #0
 8000892:	2203      	movs	r2, #3
 8000894:	4905      	ldr	r1, [pc, #20]	; (80008ac <main+0x4c>)
 8000896:	4806      	ldr	r0, [pc, #24]	; (80008b0 <main+0x50>)
 8000898:	f7ff ff42 	bl	8000720 <_ZN8HAL_GPIO8writePinEP12GPIO_TypeDefm10GPIO_Set_t>
 800089c:	e7ea      	b.n	8000874 <main+0x14>
		}
		else
		{
			hgpio.writePin( GPIOB, GPIO_PIN_3, GPIO_RESET );
 800089e:	2301      	movs	r3, #1
 80008a0:	2203      	movs	r2, #3
 80008a2:	4902      	ldr	r1, [pc, #8]	; (80008ac <main+0x4c>)
 80008a4:	4802      	ldr	r0, [pc, #8]	; (80008b0 <main+0x50>)
 80008a6:	f7ff ff3b 	bl	8000720 <_ZN8HAL_GPIO8writePinEP12GPIO_TypeDefm10GPIO_Set_t>
		if( hgpio.readPin(GPIOA, GPIO_PIN_11) == LOW )
 80008aa:	e7e3      	b.n	8000874 <main+0x14>
 80008ac:	48000400 	.word	0x48000400
 80008b0:	2000001c 	.word	0x2000001c

080008b4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80008b4:	480d      	ldr	r0, [pc, #52]	; (80008ec <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80008b6:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80008b8:	f7ff ff98 	bl	80007ec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80008bc:	480c      	ldr	r0, [pc, #48]	; (80008f0 <LoopForever+0x6>)
  ldr r1, =_edata
 80008be:	490d      	ldr	r1, [pc, #52]	; (80008f4 <LoopForever+0xa>)
  ldr r2, =_sidata
 80008c0:	4a0d      	ldr	r2, [pc, #52]	; (80008f8 <LoopForever+0xe>)
  movs r3, #0
 80008c2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80008c4:	e002      	b.n	80008cc <LoopCopyDataInit>

080008c6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80008c6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80008c8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80008ca:	3304      	adds	r3, #4

080008cc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80008cc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80008ce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80008d0:	d3f9      	bcc.n	80008c6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80008d2:	4a0a      	ldr	r2, [pc, #40]	; (80008fc <LoopForever+0x12>)
  ldr r4, =_ebss
 80008d4:	4c0a      	ldr	r4, [pc, #40]	; (8000900 <LoopForever+0x16>)
  movs r3, #0
 80008d6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80008d8:	e001      	b.n	80008de <LoopFillZerobss>

080008da <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80008da:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80008dc:	3204      	adds	r2, #4

080008de <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80008de:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80008e0:	d3fb      	bcc.n	80008da <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80008e2:	f000 f811 	bl	8000908 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80008e6:	f7ff ffbb 	bl	8000860 <main>

080008ea <LoopForever>:

LoopForever:
    b LoopForever
 80008ea:	e7fe      	b.n	80008ea <LoopForever>
  ldr   r0, =_estack
 80008ec:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 80008f0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80008f4:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80008f8:	08000970 	.word	0x08000970
  ldr r2, =_sbss
 80008fc:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000900:	20000024 	.word	0x20000024

08000904 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000904:	e7fe      	b.n	8000904 <ADC1_2_IRQHandler>
	...

08000908 <__libc_init_array>:
 8000908:	b570      	push	{r4, r5, r6, lr}
 800090a:	4d0d      	ldr	r5, [pc, #52]	; (8000940 <__libc_init_array+0x38>)
 800090c:	4c0d      	ldr	r4, [pc, #52]	; (8000944 <__libc_init_array+0x3c>)
 800090e:	1b64      	subs	r4, r4, r5
 8000910:	10a4      	asrs	r4, r4, #2
 8000912:	2600      	movs	r6, #0
 8000914:	42a6      	cmp	r6, r4
 8000916:	d109      	bne.n	800092c <__libc_init_array+0x24>
 8000918:	4d0b      	ldr	r5, [pc, #44]	; (8000948 <__libc_init_array+0x40>)
 800091a:	4c0c      	ldr	r4, [pc, #48]	; (800094c <__libc_init_array+0x44>)
 800091c:	f000 f818 	bl	8000950 <_init>
 8000920:	1b64      	subs	r4, r4, r5
 8000922:	10a4      	asrs	r4, r4, #2
 8000924:	2600      	movs	r6, #0
 8000926:	42a6      	cmp	r6, r4
 8000928:	d105      	bne.n	8000936 <__libc_init_array+0x2e>
 800092a:	bd70      	pop	{r4, r5, r6, pc}
 800092c:	f855 3b04 	ldr.w	r3, [r5], #4
 8000930:	4798      	blx	r3
 8000932:	3601      	adds	r6, #1
 8000934:	e7ee      	b.n	8000914 <__libc_init_array+0xc>
 8000936:	f855 3b04 	ldr.w	r3, [r5], #4
 800093a:	4798      	blx	r3
 800093c:	3601      	adds	r6, #1
 800093e:	e7f2      	b.n	8000926 <__libc_init_array+0x1e>
 8000940:	08000968 	.word	0x08000968
 8000944:	08000968 	.word	0x08000968
 8000948:	08000968 	.word	0x08000968
 800094c:	0800096c 	.word	0x0800096c

08000950 <_init>:
 8000950:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000952:	bf00      	nop
 8000954:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000956:	bc08      	pop	{r3}
 8000958:	469e      	mov	lr, r3
 800095a:	4770      	bx	lr

0800095c <_fini>:
 800095c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800095e:	bf00      	nop
 8000960:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000962:	bc08      	pop	{r3}
 8000964:	469e      	mov	lr, r3
 8000966:	4770      	bx	lr
