{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1694942047484 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694942047484 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 17 17:14:07 2023 " "Processing started: Sun Sep 17 17:14:07 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694942047484 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1694942047484 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off image_HistEQ -c image_HistEQ --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off image_HistEQ -c image_HistEQ --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1694942047484 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1694942047750 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1694942047750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image/image_processing/histgram_eq/verilog/rtl/ram_dual_port.v 1 1 " "Found 1 design units, including 1 entities, in source file /image/image_processing/histgram_eq/verilog/rtl/ram_dual_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_dual_port " "Found entity 1: ram_dual_port" {  } { { "../rtl/ram_dual_port.v" "" { Text "E:/image/image_processing/Histgram_EQ/verilog/rtl/ram_dual_port.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694942056026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694942056026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image/image_processing/histgram_eq/verilog/rtl/image_histeq.v 1 1 " "Found 1 design units, including 1 entities, in source file /image/image_processing/histgram_eq/verilog/rtl/image_histeq.v" { { "Info" "ISGN_ENTITY_NAME" "1 image_HistEQ " "Found entity 1: image_HistEQ" {  } { { "../rtl/image_HistEQ.v" "" { Text "E:/image/image_processing/Histgram_EQ/verilog/rtl/image_HistEQ.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694942056026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694942056026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image/image_processing/histgram_eq/verilog/rtl/histeq_proc.v 1 1 " "Found 1 design units, including 1 entities, in source file /image/image_processing/histgram_eq/verilog/rtl/histeq_proc.v" { { "Info" "ISGN_ENTITY_NAME" "1 histEQ_proc " "Found entity 1: histEQ_proc" {  } { { "../rtl/histEQ_proc.v" "" { Text "E:/image/image_processing/Histgram_EQ/verilog/rtl/histEQ_proc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694942056042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694942056042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image/image_processing/histgram_eq/verilog/rtl/hist_stat.v 1 1 " "Found 1 design units, including 1 entities, in source file /image/image_processing/histgram_eq/verilog/rtl/hist_stat.v" { { "Info" "ISGN_ENTITY_NAME" "1 hist_stat " "Found entity 1: hist_stat" {  } { { "../rtl/hist_stat.v" "" { Text "E:/image/image_processing/Histgram_EQ/verilog/rtl/hist_stat.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694942056042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694942056042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/image/image_processing/histgram_eq/verilog/sim/test.sv 1 1 " "Found 1 design units, including 1 entities, in source file /image/image_processing/histgram_eq/verilog/sim/test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "../sim/test.sv" "" { Text "E:/image/image_processing/Histgram_EQ/verilog/sim/test.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694942056042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1694942056042 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "image_HistEQ " "Elaborating entity \"image_HistEQ\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1694942056073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hist_stat hist_stat:hist_stat_inst " "Elaborating entity \"hist_stat\" for hierarchy \"hist_stat:hist_stat_inst\"" {  } { { "../rtl/image_HistEQ.v" "hist_stat_inst" { Text "E:/image/image_processing/Histgram_EQ/verilog/rtl/image_HistEQ.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1694942056089 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 hist_stat.v(165) " "Verilog HDL assignment warning at hist_stat.v(165): truncated value with size 9 to match size of target (8)" {  } { { "../rtl/hist_stat.v" "" { Text "E:/image/image_processing/Histgram_EQ/verilog/rtl/hist_stat.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1694942056089 "|image_HistEQ|hist_stat:hist_stat_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_dual_port hist_stat:hist_stat_inst\|ram_dual_port:ram_dual_port_inst " "Elaborating entity \"ram_dual_port\" for hierarchy \"hist_stat:hist_stat_inst\|ram_dual_port:ram_dual_port_inst\"" {  } { { "../rtl/hist_stat.v" "ram_dual_port_inst" { Text "E:/image/image_processing/Histgram_EQ/verilog/rtl/hist_stat.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1694942056104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "histEQ_proc histEQ_proc:histEQ_proc_inst " "Elaborating entity \"histEQ_proc\" for hierarchy \"histEQ_proc:histEQ_proc_inst\"" {  } { { "../rtl/image_HistEQ.v" "histEQ_proc_inst" { Text "E:/image/image_processing/Histgram_EQ/verilog/rtl/image_HistEQ.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1694942056136 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 histEQ_proc.v(89) " "Verilog HDL assignment warning at histEQ_proc.v(89): truncated value with size 4 to match size of target (3)" {  } { { "../rtl/histEQ_proc.v" "" { Text "E:/image/image_processing/Histgram_EQ/verilog/rtl/histEQ_proc.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1694942056136 "|image_HistEQ|histEQ_proc:histEQ_proc_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 histEQ_proc.v(90) " "Verilog HDL assignment warning at histEQ_proc.v(90): truncated value with size 4 to match size of target (3)" {  } { { "../rtl/histEQ_proc.v" "" { Text "E:/image/image_processing/Histgram_EQ/verilog/rtl/histEQ_proc.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1694942056136 "|image_HistEQ|histEQ_proc:histEQ_proc_inst"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4709 " "Peak virtual memory: 4709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694942056183 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 17 17:14:16 2023 " "Processing ended: Sun Sep 17 17:14:16 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694942056183 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694942056183 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694942056183 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1694942056183 ""}
