
radiosonda_m20.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004aac  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000074  08004b6c  08004b6c  00014b6c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004be0  08004be0  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  08004be0  08004be0  00014be0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004be8  08004be8  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004be8  08004be8  00014be8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004bec  08004bec  00014bec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08004bf0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000026c  2000000c  08004bfc  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000278  08004bfc  00020278  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001049e  00000000  00000000  00020077  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002572  00000000  00000000  00030515  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000eb0  00000000  00000000  00032a88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000b7a  00000000  00000000  00033938  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00012bf1  00000000  00000000  000344b2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00010dd9  00000000  00000000  000470a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000755f8  00000000  00000000  00057e7c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003508  00000000  00000000  000cd474  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005e  00000000  00000000  000d097c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08004b54 	.word	0x08004b54

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08004b54 	.word	0x08004b54

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_uldivmod>:
 8000220:	2b00      	cmp	r3, #0
 8000222:	d111      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000224:	2a00      	cmp	r2, #0
 8000226:	d10f      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000228:	2900      	cmp	r1, #0
 800022a:	d100      	bne.n	800022e <__aeabi_uldivmod+0xe>
 800022c:	2800      	cmp	r0, #0
 800022e:	d002      	beq.n	8000236 <__aeabi_uldivmod+0x16>
 8000230:	2100      	movs	r1, #0
 8000232:	43c9      	mvns	r1, r1
 8000234:	0008      	movs	r0, r1
 8000236:	b407      	push	{r0, r1, r2}
 8000238:	4802      	ldr	r0, [pc, #8]	; (8000244 <__aeabi_uldivmod+0x24>)
 800023a:	a102      	add	r1, pc, #8	; (adr r1, 8000244 <__aeabi_uldivmod+0x24>)
 800023c:	1840      	adds	r0, r0, r1
 800023e:	9002      	str	r0, [sp, #8]
 8000240:	bd03      	pop	{r0, r1, pc}
 8000242:	46c0      	nop			; (mov r8, r8)
 8000244:	ffffffd9 	.word	0xffffffd9
 8000248:	b403      	push	{r0, r1}
 800024a:	4668      	mov	r0, sp
 800024c:	b501      	push	{r0, lr}
 800024e:	9802      	ldr	r0, [sp, #8]
 8000250:	f000 f834 	bl	80002bc <__udivmoddi4>
 8000254:	9b01      	ldr	r3, [sp, #4]
 8000256:	469e      	mov	lr, r3
 8000258:	b002      	add	sp, #8
 800025a:	bc0c      	pop	{r2, r3}
 800025c:	4770      	bx	lr
 800025e:	46c0      	nop			; (mov r8, r8)

08000260 <__aeabi_lmul>:
 8000260:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000262:	46ce      	mov	lr, r9
 8000264:	4699      	mov	r9, r3
 8000266:	0c03      	lsrs	r3, r0, #16
 8000268:	469c      	mov	ip, r3
 800026a:	0413      	lsls	r3, r2, #16
 800026c:	4647      	mov	r7, r8
 800026e:	0c1b      	lsrs	r3, r3, #16
 8000270:	001d      	movs	r5, r3
 8000272:	000e      	movs	r6, r1
 8000274:	4661      	mov	r1, ip
 8000276:	0404      	lsls	r4, r0, #16
 8000278:	0c24      	lsrs	r4, r4, #16
 800027a:	b580      	push	{r7, lr}
 800027c:	0007      	movs	r7, r0
 800027e:	0c10      	lsrs	r0, r2, #16
 8000280:	434b      	muls	r3, r1
 8000282:	4365      	muls	r5, r4
 8000284:	4341      	muls	r1, r0
 8000286:	4360      	muls	r0, r4
 8000288:	0c2c      	lsrs	r4, r5, #16
 800028a:	18c0      	adds	r0, r0, r3
 800028c:	1820      	adds	r0, r4, r0
 800028e:	468c      	mov	ip, r1
 8000290:	4283      	cmp	r3, r0
 8000292:	d903      	bls.n	800029c <__aeabi_lmul+0x3c>
 8000294:	2380      	movs	r3, #128	; 0x80
 8000296:	025b      	lsls	r3, r3, #9
 8000298:	4698      	mov	r8, r3
 800029a:	44c4      	add	ip, r8
 800029c:	4649      	mov	r1, r9
 800029e:	4379      	muls	r1, r7
 80002a0:	4356      	muls	r6, r2
 80002a2:	0c03      	lsrs	r3, r0, #16
 80002a4:	042d      	lsls	r5, r5, #16
 80002a6:	0c2d      	lsrs	r5, r5, #16
 80002a8:	1989      	adds	r1, r1, r6
 80002aa:	4463      	add	r3, ip
 80002ac:	0400      	lsls	r0, r0, #16
 80002ae:	1940      	adds	r0, r0, r5
 80002b0:	18c9      	adds	r1, r1, r3
 80002b2:	bcc0      	pop	{r6, r7}
 80002b4:	46b9      	mov	r9, r7
 80002b6:	46b0      	mov	r8, r6
 80002b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80002ba:	46c0      	nop			; (mov r8, r8)

080002bc <__udivmoddi4>:
 80002bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002be:	4657      	mov	r7, sl
 80002c0:	464e      	mov	r6, r9
 80002c2:	4645      	mov	r5, r8
 80002c4:	46de      	mov	lr, fp
 80002c6:	b5e0      	push	{r5, r6, r7, lr}
 80002c8:	0004      	movs	r4, r0
 80002ca:	000d      	movs	r5, r1
 80002cc:	4692      	mov	sl, r2
 80002ce:	4699      	mov	r9, r3
 80002d0:	b083      	sub	sp, #12
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d830      	bhi.n	8000338 <__udivmoddi4+0x7c>
 80002d6:	d02d      	beq.n	8000334 <__udivmoddi4+0x78>
 80002d8:	4649      	mov	r1, r9
 80002da:	4650      	mov	r0, sl
 80002dc:	f000 f8d8 	bl	8000490 <__clzdi2>
 80002e0:	0029      	movs	r1, r5
 80002e2:	0006      	movs	r6, r0
 80002e4:	0020      	movs	r0, r4
 80002e6:	f000 f8d3 	bl	8000490 <__clzdi2>
 80002ea:	1a33      	subs	r3, r6, r0
 80002ec:	4698      	mov	r8, r3
 80002ee:	3b20      	subs	r3, #32
 80002f0:	d434      	bmi.n	800035c <__udivmoddi4+0xa0>
 80002f2:	469b      	mov	fp, r3
 80002f4:	4653      	mov	r3, sl
 80002f6:	465a      	mov	r2, fp
 80002f8:	4093      	lsls	r3, r2
 80002fa:	4642      	mov	r2, r8
 80002fc:	001f      	movs	r7, r3
 80002fe:	4653      	mov	r3, sl
 8000300:	4093      	lsls	r3, r2
 8000302:	001e      	movs	r6, r3
 8000304:	42af      	cmp	r7, r5
 8000306:	d83b      	bhi.n	8000380 <__udivmoddi4+0xc4>
 8000308:	42af      	cmp	r7, r5
 800030a:	d100      	bne.n	800030e <__udivmoddi4+0x52>
 800030c:	e079      	b.n	8000402 <__udivmoddi4+0x146>
 800030e:	465b      	mov	r3, fp
 8000310:	1ba4      	subs	r4, r4, r6
 8000312:	41bd      	sbcs	r5, r7
 8000314:	2b00      	cmp	r3, #0
 8000316:	da00      	bge.n	800031a <__udivmoddi4+0x5e>
 8000318:	e076      	b.n	8000408 <__udivmoddi4+0x14c>
 800031a:	2200      	movs	r2, #0
 800031c:	2300      	movs	r3, #0
 800031e:	9200      	str	r2, [sp, #0]
 8000320:	9301      	str	r3, [sp, #4]
 8000322:	2301      	movs	r3, #1
 8000324:	465a      	mov	r2, fp
 8000326:	4093      	lsls	r3, r2
 8000328:	9301      	str	r3, [sp, #4]
 800032a:	2301      	movs	r3, #1
 800032c:	4642      	mov	r2, r8
 800032e:	4093      	lsls	r3, r2
 8000330:	9300      	str	r3, [sp, #0]
 8000332:	e029      	b.n	8000388 <__udivmoddi4+0xcc>
 8000334:	4282      	cmp	r2, r0
 8000336:	d9cf      	bls.n	80002d8 <__udivmoddi4+0x1c>
 8000338:	2200      	movs	r2, #0
 800033a:	2300      	movs	r3, #0
 800033c:	9200      	str	r2, [sp, #0]
 800033e:	9301      	str	r3, [sp, #4]
 8000340:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000342:	2b00      	cmp	r3, #0
 8000344:	d001      	beq.n	800034a <__udivmoddi4+0x8e>
 8000346:	601c      	str	r4, [r3, #0]
 8000348:	605d      	str	r5, [r3, #4]
 800034a:	9800      	ldr	r0, [sp, #0]
 800034c:	9901      	ldr	r1, [sp, #4]
 800034e:	b003      	add	sp, #12
 8000350:	bcf0      	pop	{r4, r5, r6, r7}
 8000352:	46bb      	mov	fp, r7
 8000354:	46b2      	mov	sl, r6
 8000356:	46a9      	mov	r9, r5
 8000358:	46a0      	mov	r8, r4
 800035a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800035c:	4642      	mov	r2, r8
 800035e:	469b      	mov	fp, r3
 8000360:	2320      	movs	r3, #32
 8000362:	1a9b      	subs	r3, r3, r2
 8000364:	4652      	mov	r2, sl
 8000366:	40da      	lsrs	r2, r3
 8000368:	4641      	mov	r1, r8
 800036a:	0013      	movs	r3, r2
 800036c:	464a      	mov	r2, r9
 800036e:	408a      	lsls	r2, r1
 8000370:	0017      	movs	r7, r2
 8000372:	4642      	mov	r2, r8
 8000374:	431f      	orrs	r7, r3
 8000376:	4653      	mov	r3, sl
 8000378:	4093      	lsls	r3, r2
 800037a:	001e      	movs	r6, r3
 800037c:	42af      	cmp	r7, r5
 800037e:	d9c3      	bls.n	8000308 <__udivmoddi4+0x4c>
 8000380:	2200      	movs	r2, #0
 8000382:	2300      	movs	r3, #0
 8000384:	9200      	str	r2, [sp, #0]
 8000386:	9301      	str	r3, [sp, #4]
 8000388:	4643      	mov	r3, r8
 800038a:	2b00      	cmp	r3, #0
 800038c:	d0d8      	beq.n	8000340 <__udivmoddi4+0x84>
 800038e:	07fb      	lsls	r3, r7, #31
 8000390:	0872      	lsrs	r2, r6, #1
 8000392:	431a      	orrs	r2, r3
 8000394:	4646      	mov	r6, r8
 8000396:	087b      	lsrs	r3, r7, #1
 8000398:	e00e      	b.n	80003b8 <__udivmoddi4+0xfc>
 800039a:	42ab      	cmp	r3, r5
 800039c:	d101      	bne.n	80003a2 <__udivmoddi4+0xe6>
 800039e:	42a2      	cmp	r2, r4
 80003a0:	d80c      	bhi.n	80003bc <__udivmoddi4+0x100>
 80003a2:	1aa4      	subs	r4, r4, r2
 80003a4:	419d      	sbcs	r5, r3
 80003a6:	2001      	movs	r0, #1
 80003a8:	1924      	adds	r4, r4, r4
 80003aa:	416d      	adcs	r5, r5
 80003ac:	2100      	movs	r1, #0
 80003ae:	3e01      	subs	r6, #1
 80003b0:	1824      	adds	r4, r4, r0
 80003b2:	414d      	adcs	r5, r1
 80003b4:	2e00      	cmp	r6, #0
 80003b6:	d006      	beq.n	80003c6 <__udivmoddi4+0x10a>
 80003b8:	42ab      	cmp	r3, r5
 80003ba:	d9ee      	bls.n	800039a <__udivmoddi4+0xde>
 80003bc:	3e01      	subs	r6, #1
 80003be:	1924      	adds	r4, r4, r4
 80003c0:	416d      	adcs	r5, r5
 80003c2:	2e00      	cmp	r6, #0
 80003c4:	d1f8      	bne.n	80003b8 <__udivmoddi4+0xfc>
 80003c6:	9800      	ldr	r0, [sp, #0]
 80003c8:	9901      	ldr	r1, [sp, #4]
 80003ca:	465b      	mov	r3, fp
 80003cc:	1900      	adds	r0, r0, r4
 80003ce:	4169      	adcs	r1, r5
 80003d0:	2b00      	cmp	r3, #0
 80003d2:	db24      	blt.n	800041e <__udivmoddi4+0x162>
 80003d4:	002b      	movs	r3, r5
 80003d6:	465a      	mov	r2, fp
 80003d8:	4644      	mov	r4, r8
 80003da:	40d3      	lsrs	r3, r2
 80003dc:	002a      	movs	r2, r5
 80003de:	40e2      	lsrs	r2, r4
 80003e0:	001c      	movs	r4, r3
 80003e2:	465b      	mov	r3, fp
 80003e4:	0015      	movs	r5, r2
 80003e6:	2b00      	cmp	r3, #0
 80003e8:	db2a      	blt.n	8000440 <__udivmoddi4+0x184>
 80003ea:	0026      	movs	r6, r4
 80003ec:	409e      	lsls	r6, r3
 80003ee:	0033      	movs	r3, r6
 80003f0:	0026      	movs	r6, r4
 80003f2:	4647      	mov	r7, r8
 80003f4:	40be      	lsls	r6, r7
 80003f6:	0032      	movs	r2, r6
 80003f8:	1a80      	subs	r0, r0, r2
 80003fa:	4199      	sbcs	r1, r3
 80003fc:	9000      	str	r0, [sp, #0]
 80003fe:	9101      	str	r1, [sp, #4]
 8000400:	e79e      	b.n	8000340 <__udivmoddi4+0x84>
 8000402:	42a3      	cmp	r3, r4
 8000404:	d8bc      	bhi.n	8000380 <__udivmoddi4+0xc4>
 8000406:	e782      	b.n	800030e <__udivmoddi4+0x52>
 8000408:	4642      	mov	r2, r8
 800040a:	2320      	movs	r3, #32
 800040c:	2100      	movs	r1, #0
 800040e:	1a9b      	subs	r3, r3, r2
 8000410:	2200      	movs	r2, #0
 8000412:	9100      	str	r1, [sp, #0]
 8000414:	9201      	str	r2, [sp, #4]
 8000416:	2201      	movs	r2, #1
 8000418:	40da      	lsrs	r2, r3
 800041a:	9201      	str	r2, [sp, #4]
 800041c:	e785      	b.n	800032a <__udivmoddi4+0x6e>
 800041e:	4642      	mov	r2, r8
 8000420:	2320      	movs	r3, #32
 8000422:	1a9b      	subs	r3, r3, r2
 8000424:	002a      	movs	r2, r5
 8000426:	4646      	mov	r6, r8
 8000428:	409a      	lsls	r2, r3
 800042a:	0023      	movs	r3, r4
 800042c:	40f3      	lsrs	r3, r6
 800042e:	4644      	mov	r4, r8
 8000430:	4313      	orrs	r3, r2
 8000432:	002a      	movs	r2, r5
 8000434:	40e2      	lsrs	r2, r4
 8000436:	001c      	movs	r4, r3
 8000438:	465b      	mov	r3, fp
 800043a:	0015      	movs	r5, r2
 800043c:	2b00      	cmp	r3, #0
 800043e:	dad4      	bge.n	80003ea <__udivmoddi4+0x12e>
 8000440:	4642      	mov	r2, r8
 8000442:	002f      	movs	r7, r5
 8000444:	2320      	movs	r3, #32
 8000446:	0026      	movs	r6, r4
 8000448:	4097      	lsls	r7, r2
 800044a:	1a9b      	subs	r3, r3, r2
 800044c:	40de      	lsrs	r6, r3
 800044e:	003b      	movs	r3, r7
 8000450:	4333      	orrs	r3, r6
 8000452:	e7cd      	b.n	80003f0 <__udivmoddi4+0x134>

08000454 <__clzsi2>:
 8000454:	211c      	movs	r1, #28
 8000456:	2301      	movs	r3, #1
 8000458:	041b      	lsls	r3, r3, #16
 800045a:	4298      	cmp	r0, r3
 800045c:	d301      	bcc.n	8000462 <__clzsi2+0xe>
 800045e:	0c00      	lsrs	r0, r0, #16
 8000460:	3910      	subs	r1, #16
 8000462:	0a1b      	lsrs	r3, r3, #8
 8000464:	4298      	cmp	r0, r3
 8000466:	d301      	bcc.n	800046c <__clzsi2+0x18>
 8000468:	0a00      	lsrs	r0, r0, #8
 800046a:	3908      	subs	r1, #8
 800046c:	091b      	lsrs	r3, r3, #4
 800046e:	4298      	cmp	r0, r3
 8000470:	d301      	bcc.n	8000476 <__clzsi2+0x22>
 8000472:	0900      	lsrs	r0, r0, #4
 8000474:	3904      	subs	r1, #4
 8000476:	a202      	add	r2, pc, #8	; (adr r2, 8000480 <__clzsi2+0x2c>)
 8000478:	5c10      	ldrb	r0, [r2, r0]
 800047a:	1840      	adds	r0, r0, r1
 800047c:	4770      	bx	lr
 800047e:	46c0      	nop			; (mov r8, r8)
 8000480:	02020304 	.word	0x02020304
 8000484:	01010101 	.word	0x01010101
	...

08000490 <__clzdi2>:
 8000490:	b510      	push	{r4, lr}
 8000492:	2900      	cmp	r1, #0
 8000494:	d103      	bne.n	800049e <__clzdi2+0xe>
 8000496:	f7ff ffdd 	bl	8000454 <__clzsi2>
 800049a:	3020      	adds	r0, #32
 800049c:	e002      	b.n	80004a4 <__clzdi2+0x14>
 800049e:	0008      	movs	r0, r1
 80004a0:	f7ff ffd8 	bl	8000454 <__clzsi2>
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			; (mov r8, r8)

080004a8 <myspi>:

	HAL_Delay(100);
}

void myspi(uint32_t data)
{
 80004a8:	b580      	push	{r7, lr}
 80004aa:	b084      	sub	sp, #16
 80004ac:	af00      	add	r7, sp, #0
 80004ae:	6078      	str	r0, [r7, #4]
	//uint32_t delay = 0;
	HAL_GPIO_WritePin(ADF_LE_GPIO_Port, ADF_LE_Pin, GPIO_PIN_RESET);
 80004b0:	2380      	movs	r3, #128	; 0x80
 80004b2:	009b      	lsls	r3, r3, #2
 80004b4:	482f      	ldr	r0, [pc, #188]	; (8000574 <myspi+0xcc>)
 80004b6:	2200      	movs	r2, #0
 80004b8:	0019      	movs	r1, r3
 80004ba:	f001 fc7b 	bl	8001db4 <HAL_GPIO_WritePin>

	HAL_GPIO_WritePin(ADF_Data_GPIO_Port, ADF_Data_Pin, GPIO_PIN_RESET);
 80004be:	2380      	movs	r3, #128	; 0x80
 80004c0:	005b      	lsls	r3, r3, #1
 80004c2:	482c      	ldr	r0, [pc, #176]	; (8000574 <myspi+0xcc>)
 80004c4:	2200      	movs	r2, #0
 80004c6:	0019      	movs	r1, r3
 80004c8:	f001 fc74 	bl	8001db4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(ADF_CLK_GPIO_Port, ADF_CLK_Pin, GPIO_PIN_RESET);
 80004cc:	4b29      	ldr	r3, [pc, #164]	; (8000574 <myspi+0xcc>)
 80004ce:	2200      	movs	r2, #0
 80004d0:	2180      	movs	r1, #128	; 0x80
 80004d2:	0018      	movs	r0, r3
 80004d4:	f001 fc6e 	bl	8001db4 <HAL_GPIO_WritePin>
	//HAL_Delay(delay);
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80004d8:	4b27      	ldr	r3, [pc, #156]	; (8000578 <myspi+0xd0>)
 80004da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80004dc:	4b26      	ldr	r3, [pc, #152]	; (8000578 <myspi+0xd0>)
 80004de:	2101      	movs	r1, #1
 80004e0:	430a      	orrs	r2, r1
 80004e2:	62da      	str	r2, [r3, #44]	; 0x2c
 80004e4:	4b24      	ldr	r3, [pc, #144]	; (8000578 <myspi+0xd0>)
 80004e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80004e8:	2201      	movs	r2, #1
 80004ea:	4013      	ands	r3, r2
 80004ec:	60bb      	str	r3, [r7, #8]
 80004ee:	68bb      	ldr	r3, [r7, #8]
	for (int i = 0; i < 32; i++) {
 80004f0:	2300      	movs	r3, #0
 80004f2:	60fb      	str	r3, [r7, #12]
 80004f4:	e023      	b.n	800053e <myspi+0x96>
		HAL_GPIO_WritePin(ADF_CLK_GPIO_Port, ADF_CLK_Pin, GPIO_PIN_RESET);
 80004f6:	4b1f      	ldr	r3, [pc, #124]	; (8000574 <myspi+0xcc>)
 80004f8:	2200      	movs	r2, #0
 80004fa:	2180      	movs	r1, #128	; 0x80
 80004fc:	0018      	movs	r0, r3
 80004fe:	f001 fc59 	bl	8001db4 <HAL_GPIO_WritePin>
		if (data & 0b10000000000000000000000000000000)
 8000502:	687b      	ldr	r3, [r7, #4]
 8000504:	2b00      	cmp	r3, #0
 8000506:	da07      	bge.n	8000518 <myspi+0x70>
		{
			HAL_GPIO_WritePin(ADF_Data_GPIO_Port, ADF_Data_Pin, GPIO_PIN_SET);
 8000508:	2380      	movs	r3, #128	; 0x80
 800050a:	005b      	lsls	r3, r3, #1
 800050c:	4819      	ldr	r0, [pc, #100]	; (8000574 <myspi+0xcc>)
 800050e:	2201      	movs	r2, #1
 8000510:	0019      	movs	r1, r3
 8000512:	f001 fc4f 	bl	8001db4 <HAL_GPIO_WritePin>
 8000516:	e006      	b.n	8000526 <myspi+0x7e>
		} else {
			HAL_GPIO_WritePin(ADF_Data_GPIO_Port, ADF_Data_Pin, GPIO_PIN_RESET);
 8000518:	2380      	movs	r3, #128	; 0x80
 800051a:	005b      	lsls	r3, r3, #1
 800051c:	4815      	ldr	r0, [pc, #84]	; (8000574 <myspi+0xcc>)
 800051e:	2200      	movs	r2, #0
 8000520:	0019      	movs	r1, r3
 8000522:	f001 fc47 	bl	8001db4 <HAL_GPIO_WritePin>
		}
		//HAL_Delay(delay);
		HAL_GPIO_WritePin(ADF_CLK_GPIO_Port, ADF_CLK_Pin, GPIO_PIN_SET);
 8000526:	4b13      	ldr	r3, [pc, #76]	; (8000574 <myspi+0xcc>)
 8000528:	2201      	movs	r2, #1
 800052a:	2180      	movs	r1, #128	; 0x80
 800052c:	0018      	movs	r0, r3
 800052e:	f001 fc41 	bl	8001db4 <HAL_GPIO_WritePin>
		data = data << 1;
 8000532:	687b      	ldr	r3, [r7, #4]
 8000534:	005b      	lsls	r3, r3, #1
 8000536:	607b      	str	r3, [r7, #4]
	for (int i = 0; i < 32; i++) {
 8000538:	68fb      	ldr	r3, [r7, #12]
 800053a:	3301      	adds	r3, #1
 800053c:	60fb      	str	r3, [r7, #12]
 800053e:	68fb      	ldr	r3, [r7, #12]
 8000540:	2b1f      	cmp	r3, #31
 8000542:	ddd8      	ble.n	80004f6 <myspi+0x4e>
	}
	HAL_GPIO_WritePin(ADF_LE_GPIO_Port, ADF_LE_Pin, GPIO_PIN_SET);
 8000544:	2380      	movs	r3, #128	; 0x80
 8000546:	009b      	lsls	r3, r3, #2
 8000548:	480a      	ldr	r0, [pc, #40]	; (8000574 <myspi+0xcc>)
 800054a:	2201      	movs	r2, #1
 800054c:	0019      	movs	r1, r3
 800054e:	f001 fc31 	bl	8001db4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(ADF_LE_GPIO_Port, ADF_LE_Pin, GPIO_PIN_RESET);
 8000552:	2380      	movs	r3, #128	; 0x80
 8000554:	009b      	lsls	r3, r3, #2
 8000556:	4807      	ldr	r0, [pc, #28]	; (8000574 <myspi+0xcc>)
 8000558:	2200      	movs	r2, #0
 800055a:	0019      	movs	r1, r3
 800055c:	f001 fc2a 	bl	8001db4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(ADF_CLK_GPIO_Port, ADF_CLK_Pin, GPIO_PIN_RESET);
 8000560:	4b04      	ldr	r3, [pc, #16]	; (8000574 <myspi+0xcc>)
 8000562:	2200      	movs	r2, #0
 8000564:	2180      	movs	r1, #128	; 0x80
 8000566:	0018      	movs	r0, r3
 8000568:	f001 fc24 	bl	8001db4 <HAL_GPIO_WritePin>

}
 800056c:	46c0      	nop			; (mov r8, r8)
 800056e:	46bd      	mov	sp, r7
 8000570:	b004      	add	sp, #16
 8000572:	bd80      	pop	{r7, pc}
 8000574:	50000800 	.word	0x50000800
 8000578:	40021000 	.word	0x40021000

0800057c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800057c:	b580      	push	{r7, lr}
 800057e:	b088      	sub	sp, #32
 8000580:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000582:	f000 fd67 	bl	8001054 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000586:	f000 f86f 	bl	8000668 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800058a:	f000 fa77 	bl	8000a7c <MX_GPIO_Init>
  MX_DMA_Init();
 800058e:	f000 fa57 	bl	8000a40 <MX_DMA_Init>
  MX_LPUART1_UART_Init();
 8000592:	f000 f969 	bl	8000868 <MX_LPUART1_UART_Init>
  MX_ADC_Init();
 8000596:	f000 f8e3 	bl	8000760 <MX_ADC_Init>
  MX_USART1_UART_Init();
 800059a:	f000 f993 	bl	80008c4 <MX_USART1_UART_Init>
  MX_SPI1_Init();
 800059e:	f000 f9c1 	bl	8000924 <MX_SPI1_Init>
  MX_TIM21_Init();
 80005a2:	f000 f9f7 	bl	8000994 <MX_TIM21_Init>
  /* USER CODE BEGIN 2 */

  HAL_Delay(200);
 80005a6:	20c8      	movs	r0, #200	; 0xc8
 80005a8:	f000 fdc4 	bl	8001134 <HAL_Delay>

  HAL_GPIO_WritePin(DC_boost_GPIO_Port, DC_boost_Pin, GPIO_PIN_SET);
 80005ac:	2380      	movs	r3, #128	; 0x80
 80005ae:	0159      	lsls	r1, r3, #5
 80005b0:	23a0      	movs	r3, #160	; 0xa0
 80005b2:	05db      	lsls	r3, r3, #23
 80005b4:	2201      	movs	r2, #1
 80005b6:	0018      	movs	r0, r3
 80005b8:	f001 fbfc 	bl	8001db4 <HAL_GPIO_WritePin>
 //HAL_GPIO_WritePin(Battery_on_GPIO_Port, Battery_on_Pin, GPIO_PIN_SET);
  HAL_GPIO_WritePin(RADIO_EN_GPIO_Port, RADIO_EN_Pin, GPIO_PIN_RESET);
 80005bc:	2380      	movs	r3, #128	; 0x80
 80005be:	021b      	lsls	r3, r3, #8
 80005c0:	4820      	ldr	r0, [pc, #128]	; (8000644 <main+0xc8>)
 80005c2:	2200      	movs	r2, #0
 80005c4:	0019      	movs	r1, r3
 80005c6:	f001 fbf5 	bl	8001db4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPS_ON_GPIO_Port, GPS_ON_Pin, GPIO_PIN_SET);
 80005ca:	2380      	movs	r3, #128	; 0x80
 80005cc:	01db      	lsls	r3, r3, #7
 80005ce:	481d      	ldr	r0, [pc, #116]	; (8000644 <main+0xc8>)
 80005d0:	2201      	movs	r2, #1
 80005d2:	0019      	movs	r1, r3
 80005d4:	f001 fbee 	bl	8001db4 <HAL_GPIO_WritePin>
  HAL_Delay(200);
 80005d8:	20c8      	movs	r0, #200	; 0xc8
 80005da:	f000 fdab 	bl	8001134 <HAL_Delay>

  	//activeMode++;

  myspi(0b00000000000000000010000000100010);
 80005de:	4b1a      	ldr	r3, [pc, #104]	; (8000648 <main+0xcc>)
 80005e0:	0018      	movs	r0, r3
 80005e2:	f7ff ff61 	bl	80004a8 <myspi>
  myspi(0b00000000011101000001100010101111);
 80005e6:	4b19      	ldr	r3, [pc, #100]	; (800064c <main+0xd0>)
 80005e8:	0018      	movs	r0, r3
 80005ea:	f7ff ff5d 	bl	80004a8 <myspi>
  myspi(0b00000011110001000010000001001100);
 80005ee:	4b18      	ldr	r3, [pc, #96]	; (8000650 <main+0xd4>)
 80005f0:	0018      	movs	r0, r3
 80005f2:	f7ff ff59 	bl	80004a8 <myspi>
  myspi(0b00000000000011011111000011001101);
 80005f6:	4b17      	ldr	r3, [pc, #92]	; (8000654 <main+0xd8>)
 80005f8:	0018      	movs	r0, r3
 80005fa:	f7ff ff55 	bl	80004a8 <myspi>

  HAL_UART_Transmit_IT(&huart1, "START\n", 6);
 80005fe:	4916      	ldr	r1, [pc, #88]	; (8000658 <main+0xdc>)
 8000600:	4b16      	ldr	r3, [pc, #88]	; (800065c <main+0xe0>)
 8000602:	2206      	movs	r2, #6
 8000604:	0018      	movs	r0, r3
 8000606:	f003 f95b 	bl	80038c0 <HAL_UART_Transmit_IT>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if(HAL_OK == HAL_UART_Receive(&hlpuart1,buffer,1,10)){
 800060a:	0039      	movs	r1, r7
 800060c:	4814      	ldr	r0, [pc, #80]	; (8000660 <main+0xe4>)
 800060e:	230a      	movs	r3, #10
 8000610:	2201      	movs	r2, #1
 8000612:	f003 f86f 	bl	80036f4 <HAL_UART_Receive>
 8000616:	1e03      	subs	r3, r0, #0
 8000618:	d1f7      	bne.n	800060a <main+0x8e>
		  HAL_GPIO_TogglePin (LED_GPIO_Port, LED_Pin);
 800061a:	2380      	movs	r3, #128	; 0x80
 800061c:	01db      	lsls	r3, r3, #7
 800061e:	4a11      	ldr	r2, [pc, #68]	; (8000664 <main+0xe8>)
 8000620:	0019      	movs	r1, r3
 8000622:	0010      	movs	r0, r2
 8000624:	f001 fbe3 	bl	8001dee <HAL_GPIO_TogglePin>
		  //sprintf("HEX byte: %x\n", buffer)
		  HAL_UART_Transmit(&huart1,buffer,1,10);
 8000628:	0039      	movs	r1, r7
 800062a:	480c      	ldr	r0, [pc, #48]	; (800065c <main+0xe0>)
 800062c:	230a      	movs	r3, #10
 800062e:	2201      	movs	r2, #1
 8000630:	f002 ffc0 	bl	80035b4 <HAL_UART_Transmit>
		  //HAL_UART_Transmit_IT(&huart1, data, size);
		  HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8000634:	2380      	movs	r3, #128	; 0x80
 8000636:	01db      	lsls	r3, r3, #7
 8000638:	4a0a      	ldr	r2, [pc, #40]	; (8000664 <main+0xe8>)
 800063a:	0019      	movs	r1, r3
 800063c:	0010      	movs	r0, r2
 800063e:	f001 fbd6 	bl	8001dee <HAL_GPIO_TogglePin>
	  if(HAL_OK == HAL_UART_Receive(&hlpuart1,buffer,1,10)){
 8000642:	e7e2      	b.n	800060a <main+0x8e>
 8000644:	50000400 	.word	0x50000400
 8000648:	00002022 	.word	0x00002022
 800064c:	007418af 	.word	0x007418af
 8000650:	03c4204c 	.word	0x03c4204c
 8000654:	000df0cd 	.word	0x000df0cd
 8000658:	08004b6c 	.word	0x08004b6c
 800065c:	2000010c 	.word	0x2000010c
 8000660:	20000084 	.word	0x20000084
 8000664:	50000800 	.word	0x50000800

08000668 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000668:	b590      	push	{r4, r7, lr}
 800066a:	b09b      	sub	sp, #108	; 0x6c
 800066c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800066e:	2434      	movs	r4, #52	; 0x34
 8000670:	193b      	adds	r3, r7, r4
 8000672:	0018      	movs	r0, r3
 8000674:	2334      	movs	r3, #52	; 0x34
 8000676:	001a      	movs	r2, r3
 8000678:	2100      	movs	r1, #0
 800067a:	f004 fa3e 	bl	8004afa <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800067e:	2320      	movs	r3, #32
 8000680:	18fb      	adds	r3, r7, r3
 8000682:	0018      	movs	r0, r3
 8000684:	2314      	movs	r3, #20
 8000686:	001a      	movs	r2, r3
 8000688:	2100      	movs	r1, #0
 800068a:	f004 fa36 	bl	8004afa <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800068e:	1d3b      	adds	r3, r7, #4
 8000690:	0018      	movs	r0, r3
 8000692:	231c      	movs	r3, #28
 8000694:	001a      	movs	r2, r3
 8000696:	2100      	movs	r1, #0
 8000698:	f004 fa2f 	bl	8004afa <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800069c:	4b2e      	ldr	r3, [pc, #184]	; (8000758 <SystemClock_Config+0xf0>)
 800069e:	681b      	ldr	r3, [r3, #0]
 80006a0:	4a2e      	ldr	r2, [pc, #184]	; (800075c <SystemClock_Config+0xf4>)
 80006a2:	401a      	ands	r2, r3
 80006a4:	4b2c      	ldr	r3, [pc, #176]	; (8000758 <SystemClock_Config+0xf0>)
 80006a6:	2180      	movs	r1, #128	; 0x80
 80006a8:	0109      	lsls	r1, r1, #4
 80006aa:	430a      	orrs	r2, r1
 80006ac:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80006ae:	0021      	movs	r1, r4
 80006b0:	187b      	adds	r3, r7, r1
 80006b2:	2201      	movs	r2, #1
 80006b4:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80006b6:	187b      	adds	r3, r7, r1
 80006b8:	2280      	movs	r2, #128	; 0x80
 80006ba:	0252      	lsls	r2, r2, #9
 80006bc:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006be:	187b      	adds	r3, r7, r1
 80006c0:	2202      	movs	r2, #2
 80006c2:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80006c4:	187b      	adds	r3, r7, r1
 80006c6:	2280      	movs	r2, #128	; 0x80
 80006c8:	0252      	lsls	r2, r2, #9
 80006ca:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLLMUL_3;
 80006cc:	187b      	adds	r3, r7, r1
 80006ce:	2200      	movs	r2, #0
 80006d0:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLLDIV_3;
 80006d2:	187b      	adds	r3, r7, r1
 80006d4:	2280      	movs	r2, #128	; 0x80
 80006d6:	0412      	lsls	r2, r2, #16
 80006d8:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006da:	187b      	adds	r3, r7, r1
 80006dc:	0018      	movs	r0, r3
 80006de:	f001 fba1 	bl	8001e24 <HAL_RCC_OscConfig>
 80006e2:	1e03      	subs	r3, r0, #0
 80006e4:	d001      	beq.n	80006ea <SystemClock_Config+0x82>
  {
    Error_Handler();
 80006e6:	f000 fabf 	bl	8000c68 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006ea:	2120      	movs	r1, #32
 80006ec:	187b      	adds	r3, r7, r1
 80006ee:	220f      	movs	r2, #15
 80006f0:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006f2:	187b      	adds	r3, r7, r1
 80006f4:	2203      	movs	r2, #3
 80006f6:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006f8:	187b      	adds	r3, r7, r1
 80006fa:	2200      	movs	r2, #0
 80006fc:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006fe:	187b      	adds	r3, r7, r1
 8000700:	2200      	movs	r2, #0
 8000702:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000704:	187b      	adds	r3, r7, r1
 8000706:	2200      	movs	r2, #0
 8000708:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800070a:	187b      	adds	r3, r7, r1
 800070c:	2100      	movs	r1, #0
 800070e:	0018      	movs	r0, r3
 8000710:	f001 fef2 	bl	80024f8 <HAL_RCC_ClockConfig>
 8000714:	1e03      	subs	r3, r0, #0
 8000716:	d001      	beq.n	800071c <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8000718:	f000 faa6 	bl	8000c68 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_LPUART1;
 800071c:	1d3b      	adds	r3, r7, #4
 800071e:	2205      	movs	r2, #5
 8000720:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8000722:	1d3b      	adds	r3, r7, #4
 8000724:	2200      	movs	r2, #0
 8000726:	609a      	str	r2, [r3, #8]
  PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8000728:	1d3b      	adds	r3, r7, #4
 800072a:	2200      	movs	r2, #0
 800072c:	611a      	str	r2, [r3, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800072e:	1d3b      	adds	r3, r7, #4
 8000730:	0018      	movs	r0, r3
 8000732:	f002 f9b3 	bl	8002a9c <HAL_RCCEx_PeriphCLKConfig>
 8000736:	1e03      	subs	r3, r0, #0
 8000738:	d001      	beq.n	800073e <SystemClock_Config+0xd6>
  {
    Error_Handler();
 800073a:	f000 fa95 	bl	8000c68 <Error_Handler>
  }
  HAL_RCC_MCOConfig(RCC_MCO1, RCC_MCO1SOURCE_SYSCLK, RCC_MCODIV_1);
 800073e:	2380      	movs	r3, #128	; 0x80
 8000740:	045b      	lsls	r3, r3, #17
 8000742:	2200      	movs	r2, #0
 8000744:	0019      	movs	r1, r3
 8000746:	2000      	movs	r0, #0
 8000748:	f002 f81e 	bl	8002788 <HAL_RCC_MCOConfig>

  /** Enables the Clock Security System
  */
  HAL_RCC_EnableCSS();
 800074c:	f002 f8a0 	bl	8002890 <HAL_RCC_EnableCSS>
}
 8000750:	46c0      	nop			; (mov r8, r8)
 8000752:	46bd      	mov	sp, r7
 8000754:	b01b      	add	sp, #108	; 0x6c
 8000756:	bd90      	pop	{r4, r7, pc}
 8000758:	40007000 	.word	0x40007000
 800075c:	ffffe7ff 	.word	0xffffe7ff

08000760 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 8000760:	b580      	push	{r7, lr}
 8000762:	b082      	sub	sp, #8
 8000764:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000766:	003b      	movs	r3, r7
 8000768:	0018      	movs	r0, r3
 800076a:	2308      	movs	r3, #8
 800076c:	001a      	movs	r2, r3
 800076e:	2100      	movs	r1, #0
 8000770:	f004 f9c3 	bl	8004afa <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8000774:	4b37      	ldr	r3, [pc, #220]	; (8000854 <MX_ADC_Init+0xf4>)
 8000776:	4a38      	ldr	r2, [pc, #224]	; (8000858 <MX_ADC_Init+0xf8>)
 8000778:	601a      	str	r2, [r3, #0]
  hadc.Init.OversamplingMode = DISABLE;
 800077a:	4b36      	ldr	r3, [pc, #216]	; (8000854 <MX_ADC_Init+0xf4>)
 800077c:	2200      	movs	r2, #0
 800077e:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 8000780:	4b34      	ldr	r3, [pc, #208]	; (8000854 <MX_ADC_Init+0xf4>)
 8000782:	22c0      	movs	r2, #192	; 0xc0
 8000784:	0612      	lsls	r2, r2, #24
 8000786:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8000788:	4b32      	ldr	r3, [pc, #200]	; (8000854 <MX_ADC_Init+0xf4>)
 800078a:	2200      	movs	r2, #0
 800078c:	609a      	str	r2, [r3, #8]
  hadc.Init.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800078e:	4b31      	ldr	r3, [pc, #196]	; (8000854 <MX_ADC_Init+0xf4>)
 8000790:	2200      	movs	r2, #0
 8000792:	639a      	str	r2, [r3, #56]	; 0x38
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 8000794:	4b2f      	ldr	r3, [pc, #188]	; (8000854 <MX_ADC_Init+0xf4>)
 8000796:	2201      	movs	r2, #1
 8000798:	611a      	str	r2, [r3, #16]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800079a:	4b2e      	ldr	r3, [pc, #184]	; (8000854 <MX_ADC_Init+0xf4>)
 800079c:	2200      	movs	r2, #0
 800079e:	60da      	str	r2, [r3, #12]
  hadc.Init.ContinuousConvMode = DISABLE;
 80007a0:	4b2c      	ldr	r3, [pc, #176]	; (8000854 <MX_ADC_Init+0xf4>)
 80007a2:	2220      	movs	r2, #32
 80007a4:	2100      	movs	r1, #0
 80007a6:	5499      	strb	r1, [r3, r2]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 80007a8:	4b2a      	ldr	r3, [pc, #168]	; (8000854 <MX_ADC_Init+0xf4>)
 80007aa:	2221      	movs	r2, #33	; 0x21
 80007ac:	2100      	movs	r1, #0
 80007ae:	5499      	strb	r1, [r3, r2]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80007b0:	4b28      	ldr	r3, [pc, #160]	; (8000854 <MX_ADC_Init+0xf4>)
 80007b2:	2200      	movs	r2, #0
 80007b4:	629a      	str	r2, [r3, #40]	; 0x28
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80007b6:	4b27      	ldr	r3, [pc, #156]	; (8000854 <MX_ADC_Init+0xf4>)
 80007b8:	22c2      	movs	r2, #194	; 0xc2
 80007ba:	32ff      	adds	r2, #255	; 0xff
 80007bc:	625a      	str	r2, [r3, #36]	; 0x24
  hadc.Init.DMAContinuousRequests = DISABLE;
 80007be:	4b25      	ldr	r3, [pc, #148]	; (8000854 <MX_ADC_Init+0xf4>)
 80007c0:	222c      	movs	r2, #44	; 0x2c
 80007c2:	2100      	movs	r1, #0
 80007c4:	5499      	strb	r1, [r3, r2]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80007c6:	4b23      	ldr	r3, [pc, #140]	; (8000854 <MX_ADC_Init+0xf4>)
 80007c8:	2204      	movs	r2, #4
 80007ca:	615a      	str	r2, [r3, #20]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80007cc:	4b21      	ldr	r3, [pc, #132]	; (8000854 <MX_ADC_Init+0xf4>)
 80007ce:	2200      	movs	r2, #0
 80007d0:	631a      	str	r2, [r3, #48]	; 0x30
  hadc.Init.LowPowerAutoWait = DISABLE;
 80007d2:	4b20      	ldr	r3, [pc, #128]	; (8000854 <MX_ADC_Init+0xf4>)
 80007d4:	2200      	movs	r2, #0
 80007d6:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerFrequencyMode = DISABLE;
 80007d8:	4b1e      	ldr	r3, [pc, #120]	; (8000854 <MX_ADC_Init+0xf4>)
 80007da:	2200      	movs	r2, #0
 80007dc:	635a      	str	r2, [r3, #52]	; 0x34
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 80007de:	4b1d      	ldr	r3, [pc, #116]	; (8000854 <MX_ADC_Init+0xf4>)
 80007e0:	2200      	movs	r2, #0
 80007e2:	61da      	str	r2, [r3, #28]
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 80007e4:	4b1b      	ldr	r3, [pc, #108]	; (8000854 <MX_ADC_Init+0xf4>)
 80007e6:	0018      	movs	r0, r3
 80007e8:	f000 fcc8 	bl	800117c <HAL_ADC_Init>
 80007ec:	1e03      	subs	r3, r0, #0
 80007ee:	d001      	beq.n	80007f4 <MX_ADC_Init+0x94>
  {
    Error_Handler();
 80007f0:	f000 fa3a 	bl	8000c68 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 80007f4:	003b      	movs	r3, r7
 80007f6:	4a19      	ldr	r2, [pc, #100]	; (800085c <MX_ADC_Init+0xfc>)
 80007f8:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 80007fa:	003b      	movs	r3, r7
 80007fc:	2280      	movs	r2, #128	; 0x80
 80007fe:	0152      	lsls	r2, r2, #5
 8000800:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000802:	003a      	movs	r2, r7
 8000804:	4b13      	ldr	r3, [pc, #76]	; (8000854 <MX_ADC_Init+0xf4>)
 8000806:	0011      	movs	r1, r2
 8000808:	0018      	movs	r0, r3
 800080a:	f000 fe2b 	bl	8001464 <HAL_ADC_ConfigChannel>
 800080e:	1e03      	subs	r3, r0, #0
 8000810:	d001      	beq.n	8000816 <MX_ADC_Init+0xb6>
  {
    Error_Handler();
 8000812:	f000 fa29 	bl	8000c68 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 8000816:	003b      	movs	r3, r7
 8000818:	4a11      	ldr	r2, [pc, #68]	; (8000860 <MX_ADC_Init+0x100>)
 800081a:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800081c:	003a      	movs	r2, r7
 800081e:	4b0d      	ldr	r3, [pc, #52]	; (8000854 <MX_ADC_Init+0xf4>)
 8000820:	0011      	movs	r1, r2
 8000822:	0018      	movs	r0, r3
 8000824:	f000 fe1e 	bl	8001464 <HAL_ADC_ConfigChannel>
 8000828:	1e03      	subs	r3, r0, #0
 800082a:	d001      	beq.n	8000830 <MX_ADC_Init+0xd0>
  {
    Error_Handler();
 800082c:	f000 fa1c 	bl	8000c68 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8000830:	003b      	movs	r3, r7
 8000832:	4a0c      	ldr	r2, [pc, #48]	; (8000864 <MX_ADC_Init+0x104>)
 8000834:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000836:	003a      	movs	r2, r7
 8000838:	4b06      	ldr	r3, [pc, #24]	; (8000854 <MX_ADC_Init+0xf4>)
 800083a:	0011      	movs	r1, r2
 800083c:	0018      	movs	r0, r3
 800083e:	f000 fe11 	bl	8001464 <HAL_ADC_ConfigChannel>
 8000842:	1e03      	subs	r3, r0, #0
 8000844:	d001      	beq.n	800084a <MX_ADC_Init+0xea>
  {
    Error_Handler();
 8000846:	f000 fa0f 	bl	8000c68 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 800084a:	46c0      	nop			; (mov r8, r8)
 800084c:	46bd      	mov	sp, r7
 800084e:	b002      	add	sp, #8
 8000850:	bd80      	pop	{r7, pc}
 8000852:	46c0      	nop			; (mov r8, r8)
 8000854:	20000028 	.word	0x20000028
 8000858:	40012400 	.word	0x40012400
 800085c:	24000200 	.word	0x24000200
 8000860:	34002000 	.word	0x34002000
 8000864:	38004000 	.word	0x38004000

08000868 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8000868:	b580      	push	{r7, lr}
 800086a:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 800086c:	4b13      	ldr	r3, [pc, #76]	; (80008bc <MX_LPUART1_UART_Init+0x54>)
 800086e:	4a14      	ldr	r2, [pc, #80]	; (80008c0 <MX_LPUART1_UART_Init+0x58>)
 8000870:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 38400;
 8000872:	4b12      	ldr	r3, [pc, #72]	; (80008bc <MX_LPUART1_UART_Init+0x54>)
 8000874:	2296      	movs	r2, #150	; 0x96
 8000876:	0212      	lsls	r2, r2, #8
 8000878:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 800087a:	4b10      	ldr	r3, [pc, #64]	; (80008bc <MX_LPUART1_UART_Init+0x54>)
 800087c:	2200      	movs	r2, #0
 800087e:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8000880:	4b0e      	ldr	r3, [pc, #56]	; (80008bc <MX_LPUART1_UART_Init+0x54>)
 8000882:	2200      	movs	r2, #0
 8000884:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8000886:	4b0d      	ldr	r3, [pc, #52]	; (80008bc <MX_LPUART1_UART_Init+0x54>)
 8000888:	2200      	movs	r2, #0
 800088a:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 800088c:	4b0b      	ldr	r3, [pc, #44]	; (80008bc <MX_LPUART1_UART_Init+0x54>)
 800088e:	220c      	movs	r2, #12
 8000890:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000892:	4b0a      	ldr	r3, [pc, #40]	; (80008bc <MX_LPUART1_UART_Init+0x54>)
 8000894:	2200      	movs	r2, #0
 8000896:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000898:	4b08      	ldr	r3, [pc, #32]	; (80008bc <MX_LPUART1_UART_Init+0x54>)
 800089a:	2200      	movs	r2, #0
 800089c:	621a      	str	r2, [r3, #32]
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800089e:	4b07      	ldr	r3, [pc, #28]	; (80008bc <MX_LPUART1_UART_Init+0x54>)
 80008a0:	2200      	movs	r2, #0
 80008a2:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80008a4:	4b05      	ldr	r3, [pc, #20]	; (80008bc <MX_LPUART1_UART_Init+0x54>)
 80008a6:	0018      	movs	r0, r3
 80008a8:	f002 fe30 	bl	800350c <HAL_UART_Init>
 80008ac:	1e03      	subs	r3, r0, #0
 80008ae:	d001      	beq.n	80008b4 <MX_LPUART1_UART_Init+0x4c>
  {
    Error_Handler();
 80008b0:	f000 f9da 	bl	8000c68 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 80008b4:	46c0      	nop			; (mov r8, r8)
 80008b6:	46bd      	mov	sp, r7
 80008b8:	bd80      	pop	{r7, pc}
 80008ba:	46c0      	nop			; (mov r8, r8)
 80008bc:	20000084 	.word	0x20000084
 80008c0:	40004800 	.word	0x40004800

080008c4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80008c4:	b580      	push	{r7, lr}
 80008c6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80008c8:	4b14      	ldr	r3, [pc, #80]	; (800091c <MX_USART1_UART_Init+0x58>)
 80008ca:	4a15      	ldr	r2, [pc, #84]	; (8000920 <MX_USART1_UART_Init+0x5c>)
 80008cc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80008ce:	4b13      	ldr	r3, [pc, #76]	; (800091c <MX_USART1_UART_Init+0x58>)
 80008d0:	22e1      	movs	r2, #225	; 0xe1
 80008d2:	0252      	lsls	r2, r2, #9
 80008d4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80008d6:	4b11      	ldr	r3, [pc, #68]	; (800091c <MX_USART1_UART_Init+0x58>)
 80008d8:	2200      	movs	r2, #0
 80008da:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80008dc:	4b0f      	ldr	r3, [pc, #60]	; (800091c <MX_USART1_UART_Init+0x58>)
 80008de:	2200      	movs	r2, #0
 80008e0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80008e2:	4b0e      	ldr	r3, [pc, #56]	; (800091c <MX_USART1_UART_Init+0x58>)
 80008e4:	2200      	movs	r2, #0
 80008e6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80008e8:	4b0c      	ldr	r3, [pc, #48]	; (800091c <MX_USART1_UART_Init+0x58>)
 80008ea:	220c      	movs	r2, #12
 80008ec:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008ee:	4b0b      	ldr	r3, [pc, #44]	; (800091c <MX_USART1_UART_Init+0x58>)
 80008f0:	2200      	movs	r2, #0
 80008f2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80008f4:	4b09      	ldr	r3, [pc, #36]	; (800091c <MX_USART1_UART_Init+0x58>)
 80008f6:	2200      	movs	r2, #0
 80008f8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80008fa:	4b08      	ldr	r3, [pc, #32]	; (800091c <MX_USART1_UART_Init+0x58>)
 80008fc:	2200      	movs	r2, #0
 80008fe:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000900:	4b06      	ldr	r3, [pc, #24]	; (800091c <MX_USART1_UART_Init+0x58>)
 8000902:	2200      	movs	r2, #0
 8000904:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000906:	4b05      	ldr	r3, [pc, #20]	; (800091c <MX_USART1_UART_Init+0x58>)
 8000908:	0018      	movs	r0, r3
 800090a:	f002 fdff 	bl	800350c <HAL_UART_Init>
 800090e:	1e03      	subs	r3, r0, #0
 8000910:	d001      	beq.n	8000916 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000912:	f000 f9a9 	bl	8000c68 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000916:	46c0      	nop			; (mov r8, r8)
 8000918:	46bd      	mov	sp, r7
 800091a:	bd80      	pop	{r7, pc}
 800091c:	2000010c 	.word	0x2000010c
 8000920:	40013800 	.word	0x40013800

08000924 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000924:	b580      	push	{r7, lr}
 8000926:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000928:	4b18      	ldr	r3, [pc, #96]	; (800098c <MX_SPI1_Init+0x68>)
 800092a:	4a19      	ldr	r2, [pc, #100]	; (8000990 <MX_SPI1_Init+0x6c>)
 800092c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800092e:	4b17      	ldr	r3, [pc, #92]	; (800098c <MX_SPI1_Init+0x68>)
 8000930:	2282      	movs	r2, #130	; 0x82
 8000932:	0052      	lsls	r2, r2, #1
 8000934:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000936:	4b15      	ldr	r3, [pc, #84]	; (800098c <MX_SPI1_Init+0x68>)
 8000938:	2200      	movs	r2, #0
 800093a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800093c:	4b13      	ldr	r3, [pc, #76]	; (800098c <MX_SPI1_Init+0x68>)
 800093e:	2200      	movs	r2, #0
 8000940:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000942:	4b12      	ldr	r3, [pc, #72]	; (800098c <MX_SPI1_Init+0x68>)
 8000944:	2200      	movs	r2, #0
 8000946:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000948:	4b10      	ldr	r3, [pc, #64]	; (800098c <MX_SPI1_Init+0x68>)
 800094a:	2200      	movs	r2, #0
 800094c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 800094e:	4b0f      	ldr	r3, [pc, #60]	; (800098c <MX_SPI1_Init+0x68>)
 8000950:	2280      	movs	r2, #128	; 0x80
 8000952:	02d2      	lsls	r2, r2, #11
 8000954:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000956:	4b0d      	ldr	r3, [pc, #52]	; (800098c <MX_SPI1_Init+0x68>)
 8000958:	2200      	movs	r2, #0
 800095a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800095c:	4b0b      	ldr	r3, [pc, #44]	; (800098c <MX_SPI1_Init+0x68>)
 800095e:	2200      	movs	r2, #0
 8000960:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000962:	4b0a      	ldr	r3, [pc, #40]	; (800098c <MX_SPI1_Init+0x68>)
 8000964:	2200      	movs	r2, #0
 8000966:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000968:	4b08      	ldr	r3, [pc, #32]	; (800098c <MX_SPI1_Init+0x68>)
 800096a:	2200      	movs	r2, #0
 800096c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 800096e:	4b07      	ldr	r3, [pc, #28]	; (800098c <MX_SPI1_Init+0x68>)
 8000970:	2207      	movs	r2, #7
 8000972:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000974:	4b05      	ldr	r3, [pc, #20]	; (800098c <MX_SPI1_Init+0x68>)
 8000976:	0018      	movs	r0, r3
 8000978:	f002 f9ca 	bl	8002d10 <HAL_SPI_Init>
 800097c:	1e03      	subs	r3, r0, #0
 800097e:	d001      	beq.n	8000984 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000980:	f000 f972 	bl	8000c68 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000984:	46c0      	nop			; (mov r8, r8)
 8000986:	46bd      	mov	sp, r7
 8000988:	bd80      	pop	{r7, pc}
 800098a:	46c0      	nop			; (mov r8, r8)
 800098c:	200001dc 	.word	0x200001dc
 8000990:	40013000 	.word	0x40013000

08000994 <MX_TIM21_Init>:
  * @brief TIM21 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM21_Init(void)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	b086      	sub	sp, #24
 8000998:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM21_Init 0 */

  /* USER CODE END TIM21_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800099a:	2308      	movs	r3, #8
 800099c:	18fb      	adds	r3, r7, r3
 800099e:	0018      	movs	r0, r3
 80009a0:	2310      	movs	r3, #16
 80009a2:	001a      	movs	r2, r3
 80009a4:	2100      	movs	r1, #0
 80009a6:	f004 f8a8 	bl	8004afa <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80009aa:	003b      	movs	r3, r7
 80009ac:	0018      	movs	r0, r3
 80009ae:	2308      	movs	r3, #8
 80009b0:	001a      	movs	r2, r3
 80009b2:	2100      	movs	r1, #0
 80009b4:	f004 f8a1 	bl	8004afa <memset>

  /* USER CODE BEGIN TIM21_Init 1 */

  /* USER CODE END TIM21_Init 1 */
  htim21.Instance = TIM21;
 80009b8:	4b1e      	ldr	r3, [pc, #120]	; (8000a34 <MX_TIM21_Init+0xa0>)
 80009ba:	4a1f      	ldr	r2, [pc, #124]	; (8000a38 <MX_TIM21_Init+0xa4>)
 80009bc:	601a      	str	r2, [r3, #0]
  htim21.Init.Prescaler = 0;
 80009be:	4b1d      	ldr	r3, [pc, #116]	; (8000a34 <MX_TIM21_Init+0xa0>)
 80009c0:	2200      	movs	r2, #0
 80009c2:	605a      	str	r2, [r3, #4]
  htim21.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009c4:	4b1b      	ldr	r3, [pc, #108]	; (8000a34 <MX_TIM21_Init+0xa0>)
 80009c6:	2200      	movs	r2, #0
 80009c8:	609a      	str	r2, [r3, #8]
  htim21.Init.Period = 65535;
 80009ca:	4b1a      	ldr	r3, [pc, #104]	; (8000a34 <MX_TIM21_Init+0xa0>)
 80009cc:	4a1b      	ldr	r2, [pc, #108]	; (8000a3c <MX_TIM21_Init+0xa8>)
 80009ce:	60da      	str	r2, [r3, #12]
  htim21.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80009d0:	4b18      	ldr	r3, [pc, #96]	; (8000a34 <MX_TIM21_Init+0xa0>)
 80009d2:	2200      	movs	r2, #0
 80009d4:	611a      	str	r2, [r3, #16]
  htim21.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80009d6:	4b17      	ldr	r3, [pc, #92]	; (8000a34 <MX_TIM21_Init+0xa0>)
 80009d8:	2200      	movs	r2, #0
 80009da:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim21) != HAL_OK)
 80009dc:	4b15      	ldr	r3, [pc, #84]	; (8000a34 <MX_TIM21_Init+0xa0>)
 80009de:	0018      	movs	r0, r3
 80009e0:	f002 fa2a 	bl	8002e38 <HAL_TIM_Base_Init>
 80009e4:	1e03      	subs	r3, r0, #0
 80009e6:	d001      	beq.n	80009ec <MX_TIM21_Init+0x58>
  {
    Error_Handler();
 80009e8:	f000 f93e 	bl	8000c68 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80009ec:	2108      	movs	r1, #8
 80009ee:	187b      	adds	r3, r7, r1
 80009f0:	2280      	movs	r2, #128	; 0x80
 80009f2:	0152      	lsls	r2, r2, #5
 80009f4:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim21, &sClockSourceConfig) != HAL_OK)
 80009f6:	187a      	adds	r2, r7, r1
 80009f8:	4b0e      	ldr	r3, [pc, #56]	; (8000a34 <MX_TIM21_Init+0xa0>)
 80009fa:	0011      	movs	r1, r2
 80009fc:	0018      	movs	r0, r3
 80009fe:	f002 fb43 	bl	8003088 <HAL_TIM_ConfigClockSource>
 8000a02:	1e03      	subs	r3, r0, #0
 8000a04:	d001      	beq.n	8000a0a <MX_TIM21_Init+0x76>
  {
    Error_Handler();
 8000a06:	f000 f92f 	bl	8000c68 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a0a:	003b      	movs	r3, r7
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a10:	003b      	movs	r3, r7
 8000a12:	2200      	movs	r2, #0
 8000a14:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim21, &sMasterConfig) != HAL_OK)
 8000a16:	003a      	movs	r2, r7
 8000a18:	4b06      	ldr	r3, [pc, #24]	; (8000a34 <MX_TIM21_Init+0xa0>)
 8000a1a:	0011      	movs	r1, r2
 8000a1c:	0018      	movs	r0, r3
 8000a1e:	f002 fd1d 	bl	800345c <HAL_TIMEx_MasterConfigSynchronization>
 8000a22:	1e03      	subs	r3, r0, #0
 8000a24:	d001      	beq.n	8000a2a <MX_TIM21_Init+0x96>
  {
    Error_Handler();
 8000a26:	f000 f91f 	bl	8000c68 <Error_Handler>
  }
  /* USER CODE BEGIN TIM21_Init 2 */

  /* USER CODE END TIM21_Init 2 */

}
 8000a2a:	46c0      	nop			; (mov r8, r8)
 8000a2c:	46bd      	mov	sp, r7
 8000a2e:	b006      	add	sp, #24
 8000a30:	bd80      	pop	{r7, pc}
 8000a32:	46c0      	nop			; (mov r8, r8)
 8000a34:	20000234 	.word	0x20000234
 8000a38:	40010800 	.word	0x40010800
 8000a3c:	0000ffff 	.word	0x0000ffff

08000a40 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b082      	sub	sp, #8
 8000a44:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000a46:	4b0c      	ldr	r3, [pc, #48]	; (8000a78 <MX_DMA_Init+0x38>)
 8000a48:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000a4a:	4b0b      	ldr	r3, [pc, #44]	; (8000a78 <MX_DMA_Init+0x38>)
 8000a4c:	2101      	movs	r1, #1
 8000a4e:	430a      	orrs	r2, r1
 8000a50:	631a      	str	r2, [r3, #48]	; 0x30
 8000a52:	4b09      	ldr	r3, [pc, #36]	; (8000a78 <MX_DMA_Init+0x38>)
 8000a54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a56:	2201      	movs	r2, #1
 8000a58:	4013      	ands	r3, r2
 8000a5a:	607b      	str	r3, [r7, #4]
 8000a5c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 8000a5e:	2200      	movs	r2, #0
 8000a60:	2100      	movs	r1, #0
 8000a62:	200a      	movs	r0, #10
 8000a64:	f000 fe50 	bl	8001708 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8000a68:	200a      	movs	r0, #10
 8000a6a:	f000 fe62 	bl	8001732 <HAL_NVIC_EnableIRQ>

}
 8000a6e:	46c0      	nop			; (mov r8, r8)
 8000a70:	46bd      	mov	sp, r7
 8000a72:	b002      	add	sp, #8
 8000a74:	bd80      	pop	{r7, pc}
 8000a76:	46c0      	nop			; (mov r8, r8)
 8000a78:	40021000 	.word	0x40021000

08000a7c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a7c:	b590      	push	{r4, r7, lr}
 8000a7e:	b08b      	sub	sp, #44	; 0x2c
 8000a80:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a82:	2414      	movs	r4, #20
 8000a84:	193b      	adds	r3, r7, r4
 8000a86:	0018      	movs	r0, r3
 8000a88:	2314      	movs	r3, #20
 8000a8a:	001a      	movs	r2, r3
 8000a8c:	2100      	movs	r1, #0
 8000a8e:	f004 f834 	bl	8004afa <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a92:	4b6e      	ldr	r3, [pc, #440]	; (8000c4c <MX_GPIO_Init+0x1d0>)
 8000a94:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000a96:	4b6d      	ldr	r3, [pc, #436]	; (8000c4c <MX_GPIO_Init+0x1d0>)
 8000a98:	2104      	movs	r1, #4
 8000a9a:	430a      	orrs	r2, r1
 8000a9c:	62da      	str	r2, [r3, #44]	; 0x2c
 8000a9e:	4b6b      	ldr	r3, [pc, #428]	; (8000c4c <MX_GPIO_Init+0x1d0>)
 8000aa0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000aa2:	2204      	movs	r2, #4
 8000aa4:	4013      	ands	r3, r2
 8000aa6:	613b      	str	r3, [r7, #16]
 8000aa8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000aaa:	4b68      	ldr	r3, [pc, #416]	; (8000c4c <MX_GPIO_Init+0x1d0>)
 8000aac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000aae:	4b67      	ldr	r3, [pc, #412]	; (8000c4c <MX_GPIO_Init+0x1d0>)
 8000ab0:	2180      	movs	r1, #128	; 0x80
 8000ab2:	430a      	orrs	r2, r1
 8000ab4:	62da      	str	r2, [r3, #44]	; 0x2c
 8000ab6:	4b65      	ldr	r3, [pc, #404]	; (8000c4c <MX_GPIO_Init+0x1d0>)
 8000ab8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000aba:	2280      	movs	r2, #128	; 0x80
 8000abc:	4013      	ands	r3, r2
 8000abe:	60fb      	str	r3, [r7, #12]
 8000ac0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ac2:	4b62      	ldr	r3, [pc, #392]	; (8000c4c <MX_GPIO_Init+0x1d0>)
 8000ac4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000ac6:	4b61      	ldr	r3, [pc, #388]	; (8000c4c <MX_GPIO_Init+0x1d0>)
 8000ac8:	2101      	movs	r1, #1
 8000aca:	430a      	orrs	r2, r1
 8000acc:	62da      	str	r2, [r3, #44]	; 0x2c
 8000ace:	4b5f      	ldr	r3, [pc, #380]	; (8000c4c <MX_GPIO_Init+0x1d0>)
 8000ad0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ad2:	2201      	movs	r2, #1
 8000ad4:	4013      	ands	r3, r2
 8000ad6:	60bb      	str	r3, [r7, #8]
 8000ad8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ada:	4b5c      	ldr	r3, [pc, #368]	; (8000c4c <MX_GPIO_Init+0x1d0>)
 8000adc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000ade:	4b5b      	ldr	r3, [pc, #364]	; (8000c4c <MX_GPIO_Init+0x1d0>)
 8000ae0:	2102      	movs	r1, #2
 8000ae2:	430a      	orrs	r2, r1
 8000ae4:	62da      	str	r2, [r3, #44]	; 0x2c
 8000ae6:	4b59      	ldr	r3, [pc, #356]	; (8000c4c <MX_GPIO_Init+0x1d0>)
 8000ae8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000aea:	2202      	movs	r2, #2
 8000aec:	4013      	ands	r3, r2
 8000aee:	607b      	str	r3, [r7, #4]
 8000af0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000af2:	4b56      	ldr	r3, [pc, #344]	; (8000c4c <MX_GPIO_Init+0x1d0>)
 8000af4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000af6:	4b55      	ldr	r3, [pc, #340]	; (8000c4c <MX_GPIO_Init+0x1d0>)
 8000af8:	2108      	movs	r1, #8
 8000afa:	430a      	orrs	r2, r1
 8000afc:	62da      	str	r2, [r3, #44]	; 0x2c
 8000afe:	4b53      	ldr	r3, [pc, #332]	; (8000c4c <MX_GPIO_Init+0x1d0>)
 8000b00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000b02:	2208      	movs	r2, #8
 8000b04:	4013      	ands	r3, r2
 8000b06:	603b      	str	r3, [r7, #0]
 8000b08:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_Pin|EXPANSION_1_Pin|EXPANSION_2_Pin|Temp_EN_Pin
 8000b0a:	4951      	ldr	r1, [pc, #324]	; (8000c50 <MX_GPIO_Init+0x1d4>)
 8000b0c:	4b51      	ldr	r3, [pc, #324]	; (8000c54 <MX_GPIO_Init+0x1d8>)
 8000b0e:	2200      	movs	r2, #0
 8000b10:	0018      	movs	r0, r3
 8000b12:	f001 f94f 	bl	8001db4 <HAL_GPIO_WritePin>
                          |ADF_CLK_Pin|ADF_Data_Pin|ADF_LE_Pin|Heater_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, EXPANSION_4_Pin|EXPANSION_PS_Pin|DC_boost_Pin, GPIO_PIN_RESET);
 8000b16:	4950      	ldr	r1, [pc, #320]	; (8000c58 <MX_GPIO_Init+0x1dc>)
 8000b18:	23a0      	movs	r3, #160	; 0xa0
 8000b1a:	05db      	lsls	r3, r3, #23
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	0018      	movs	r0, r3
 8000b20:	f001 f948 	bl	8001db4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RF_Boost_Pin|ADF_TX_Data_Pin|GPS_ON_Pin|RADIO_EN_Pin
 8000b24:	494d      	ldr	r1, [pc, #308]	; (8000c5c <MX_GPIO_Init+0x1e0>)
 8000b26:	4b4e      	ldr	r3, [pc, #312]	; (8000c60 <MX_GPIO_Init+0x1e4>)
 8000b28:	2200      	movs	r2, #0
 8000b2a:	0018      	movs	r0, r3
 8000b2c:	f001 f942 	bl	8001db4 <HAL_GPIO_WritePin>
                          |Trmp_R4_Pin|Temp_R2_Pin|Temp_R1_Pin|EXPANSION_3_Pin
                          |Temp_R5_Pin|Temp_R3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Battery_on_GPIO_Port, Battery_on_Pin, GPIO_PIN_RESET);
 8000b30:	4b4c      	ldr	r3, [pc, #304]	; (8000c64 <MX_GPIO_Init+0x1e8>)
 8000b32:	2200      	movs	r2, #0
 8000b34:	2104      	movs	r1, #4
 8000b36:	0018      	movs	r0, r3
 8000b38:	f001 f93c 	bl	8001db4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : BUTTON_Pin TL555_in_Pin */
  GPIO_InitStruct.Pin = BUTTON_Pin|TL555_in_Pin;
 8000b3c:	193b      	adds	r3, r7, r4
 8000b3e:	2281      	movs	r2, #129	; 0x81
 8000b40:	0192      	lsls	r2, r2, #6
 8000b42:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b44:	193b      	adds	r3, r7, r4
 8000b46:	2200      	movs	r2, #0
 8000b48:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b4a:	193b      	adds	r3, r7, r4
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b50:	193b      	adds	r3, r7, r4
 8000b52:	4a40      	ldr	r2, [pc, #256]	; (8000c54 <MX_GPIO_Init+0x1d8>)
 8000b54:	0019      	movs	r1, r3
 8000b56:	0010      	movs	r0, r2
 8000b58:	f000 ffb6 	bl	8001ac8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_Pin EXPANSION_1_Pin EXPANSION_2_Pin Temp_EN_Pin
                           ADF_CLK_Pin ADF_Data_Pin ADF_LE_Pin Heater_Pin */
  GPIO_InitStruct.Pin = LED_Pin|EXPANSION_1_Pin|EXPANSION_2_Pin|Temp_EN_Pin
 8000b5c:	193b      	adds	r3, r7, r4
 8000b5e:	4a3c      	ldr	r2, [pc, #240]	; (8000c50 <MX_GPIO_Init+0x1d4>)
 8000b60:	601a      	str	r2, [r3, #0]
                          |ADF_CLK_Pin|ADF_Data_Pin|ADF_LE_Pin|Heater_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b62:	193b      	adds	r3, r7, r4
 8000b64:	2201      	movs	r2, #1
 8000b66:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b68:	193b      	adds	r3, r7, r4
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b6e:	193b      	adds	r3, r7, r4
 8000b70:	2200      	movs	r2, #0
 8000b72:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b74:	193b      	adds	r3, r7, r4
 8000b76:	4a37      	ldr	r2, [pc, #220]	; (8000c54 <MX_GPIO_Init+0x1d8>)
 8000b78:	0019      	movs	r1, r3
 8000b7a:	0010      	movs	r0, r2
 8000b7c:	f000 ffa4 	bl	8001ac8 <HAL_GPIO_Init>

  /*Configure GPIO pin : IR_RX_Pin */
  GPIO_InitStruct.Pin = IR_RX_Pin;
 8000b80:	193b      	adds	r3, r7, r4
 8000b82:	2202      	movs	r2, #2
 8000b84:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b86:	193b      	adds	r3, r7, r4
 8000b88:	2200      	movs	r2, #0
 8000b8a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b8c:	193b      	adds	r3, r7, r4
 8000b8e:	2200      	movs	r2, #0
 8000b90:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(IR_RX_GPIO_Port, &GPIO_InitStruct);
 8000b92:	193a      	adds	r2, r7, r4
 8000b94:	23a0      	movs	r3, #160	; 0xa0
 8000b96:	05db      	lsls	r3, r3, #23
 8000b98:	0011      	movs	r1, r2
 8000b9a:	0018      	movs	r0, r3
 8000b9c:	f000 ff94 	bl	8001ac8 <HAL_GPIO_Init>

  /*Configure GPIO pins : EXPANSION_4_Pin EXPANSION_PS_Pin DC_boost_Pin */
  GPIO_InitStruct.Pin = EXPANSION_4_Pin|EXPANSION_PS_Pin|DC_boost_Pin;
 8000ba0:	193b      	adds	r3, r7, r4
 8000ba2:	4a2d      	ldr	r2, [pc, #180]	; (8000c58 <MX_GPIO_Init+0x1dc>)
 8000ba4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ba6:	193b      	adds	r3, r7, r4
 8000ba8:	2201      	movs	r2, #1
 8000baa:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bac:	193b      	adds	r3, r7, r4
 8000bae:	2200      	movs	r2, #0
 8000bb0:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bb2:	193b      	adds	r3, r7, r4
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bb8:	193a      	adds	r2, r7, r4
 8000bba:	23a0      	movs	r3, #160	; 0xa0
 8000bbc:	05db      	lsls	r3, r3, #23
 8000bbe:	0011      	movs	r1, r2
 8000bc0:	0018      	movs	r0, r3
 8000bc2:	f000 ff81 	bl	8001ac8 <HAL_GPIO_Init>

  /*Configure GPIO pins : RF_Boost_Pin ADF_TX_Data_Pin GPS_ON_Pin RADIO_EN_Pin
                           Trmp_R4_Pin Temp_R2_Pin Temp_R1_Pin EXPANSION_3_Pin
                           Temp_R5_Pin Temp_R3_Pin */
  GPIO_InitStruct.Pin = RF_Boost_Pin|ADF_TX_Data_Pin|GPS_ON_Pin|RADIO_EN_Pin
 8000bc6:	193b      	adds	r3, r7, r4
 8000bc8:	4a24      	ldr	r2, [pc, #144]	; (8000c5c <MX_GPIO_Init+0x1e0>)
 8000bca:	601a      	str	r2, [r3, #0]
                          |Trmp_R4_Pin|Temp_R2_Pin|Temp_R1_Pin|EXPANSION_3_Pin
                          |Temp_R5_Pin|Temp_R3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bcc:	193b      	adds	r3, r7, r4
 8000bce:	2201      	movs	r2, #1
 8000bd0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bd2:	193b      	adds	r3, r7, r4
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bd8:	193b      	adds	r3, r7, r4
 8000bda:	2200      	movs	r2, #0
 8000bdc:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000bde:	193b      	adds	r3, r7, r4
 8000be0:	4a1f      	ldr	r2, [pc, #124]	; (8000c60 <MX_GPIO_Init+0x1e4>)
 8000be2:	0019      	movs	r1, r3
 8000be4:	0010      	movs	r0, r2
 8000be6:	f000 ff6f 	bl	8001ac8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000bea:	0021      	movs	r1, r4
 8000bec:	187b      	adds	r3, r7, r1
 8000bee:	2280      	movs	r2, #128	; 0x80
 8000bf0:	0052      	lsls	r2, r2, #1
 8000bf2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bf4:	000c      	movs	r4, r1
 8000bf6:	193b      	adds	r3, r7, r4
 8000bf8:	2202      	movs	r2, #2
 8000bfa:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bfc:	193b      	adds	r3, r7, r4
 8000bfe:	2200      	movs	r2, #0
 8000c00:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c02:	193b      	adds	r3, r7, r4
 8000c04:	2200      	movs	r2, #0
 8000c06:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Alternate = GPIO_AF0_MCO;
 8000c08:	193b      	adds	r3, r7, r4
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	611a      	str	r2, [r3, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c0e:	193a      	adds	r2, r7, r4
 8000c10:	23a0      	movs	r3, #160	; 0xa0
 8000c12:	05db      	lsls	r3, r3, #23
 8000c14:	0011      	movs	r1, r2
 8000c16:	0018      	movs	r0, r3
 8000c18:	f000 ff56 	bl	8001ac8 <HAL_GPIO_Init>

  /*Configure GPIO pin : Battery_on_Pin */
  GPIO_InitStruct.Pin = Battery_on_Pin;
 8000c1c:	0021      	movs	r1, r4
 8000c1e:	187b      	adds	r3, r7, r1
 8000c20:	2204      	movs	r2, #4
 8000c22:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c24:	187b      	adds	r3, r7, r1
 8000c26:	2201      	movs	r2, #1
 8000c28:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c2a:	187b      	adds	r3, r7, r1
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c30:	187b      	adds	r3, r7, r1
 8000c32:	2200      	movs	r2, #0
 8000c34:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(Battery_on_GPIO_Port, &GPIO_InitStruct);
 8000c36:	187b      	adds	r3, r7, r1
 8000c38:	4a0a      	ldr	r2, [pc, #40]	; (8000c64 <MX_GPIO_Init+0x1e8>)
 8000c3a:	0019      	movs	r1, r3
 8000c3c:	0010      	movs	r0, r2
 8000c3e:	f000 ff43 	bl	8001ac8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000c42:	46c0      	nop			; (mov r8, r8)
 8000c44:	46bd      	mov	sp, r7
 8000c46:	b00b      	add	sp, #44	; 0x2c
 8000c48:	bd90      	pop	{r4, r7, pc}
 8000c4a:	46c0      	nop			; (mov r8, r8)
 8000c4c:	40021000 	.word	0x40021000
 8000c50:	000053a3 	.word	0x000053a3
 8000c54:	50000800 	.word	0x50000800
 8000c58:	0000100c 	.word	0x0000100c
 8000c5c:	0000f3f0 	.word	0x0000f3f0
 8000c60:	50000400 	.word	0x50000400
 8000c64:	50000c00 	.word	0x50000c00

08000c68 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c6c:	b672      	cpsid	i
}
 8000c6e:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c70:	e7fe      	b.n	8000c70 <Error_Handler+0x8>
	...

08000c74 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c74:	b580      	push	{r7, lr}
 8000c76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c78:	4b07      	ldr	r3, [pc, #28]	; (8000c98 <HAL_MspInit+0x24>)
 8000c7a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000c7c:	4b06      	ldr	r3, [pc, #24]	; (8000c98 <HAL_MspInit+0x24>)
 8000c7e:	2101      	movs	r1, #1
 8000c80:	430a      	orrs	r2, r1
 8000c82:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c84:	4b04      	ldr	r3, [pc, #16]	; (8000c98 <HAL_MspInit+0x24>)
 8000c86:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000c88:	4b03      	ldr	r3, [pc, #12]	; (8000c98 <HAL_MspInit+0x24>)
 8000c8a:	2180      	movs	r1, #128	; 0x80
 8000c8c:	0549      	lsls	r1, r1, #21
 8000c8e:	430a      	orrs	r2, r1
 8000c90:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c92:	46c0      	nop			; (mov r8, r8)
 8000c94:	46bd      	mov	sp, r7
 8000c96:	bd80      	pop	{r7, pc}
 8000c98:	40021000 	.word	0x40021000

08000c9c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000c9c:	b590      	push	{r4, r7, lr}
 8000c9e:	b08b      	sub	sp, #44	; 0x2c
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ca4:	2414      	movs	r4, #20
 8000ca6:	193b      	adds	r3, r7, r4
 8000ca8:	0018      	movs	r0, r3
 8000caa:	2314      	movs	r3, #20
 8000cac:	001a      	movs	r2, r3
 8000cae:	2100      	movs	r1, #0
 8000cb0:	f003 ff23 	bl	8004afa <memset>
  if(hadc->Instance==ADC1)
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	4a22      	ldr	r2, [pc, #136]	; (8000d44 <HAL_ADC_MspInit+0xa8>)
 8000cba:	4293      	cmp	r3, r2
 8000cbc:	d13d      	bne.n	8000d3a <HAL_ADC_MspInit+0x9e>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000cbe:	4b22      	ldr	r3, [pc, #136]	; (8000d48 <HAL_ADC_MspInit+0xac>)
 8000cc0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000cc2:	4b21      	ldr	r3, [pc, #132]	; (8000d48 <HAL_ADC_MspInit+0xac>)
 8000cc4:	2180      	movs	r1, #128	; 0x80
 8000cc6:	0089      	lsls	r1, r1, #2
 8000cc8:	430a      	orrs	r2, r1
 8000cca:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ccc:	4b1e      	ldr	r3, [pc, #120]	; (8000d48 <HAL_ADC_MspInit+0xac>)
 8000cce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000cd0:	4b1d      	ldr	r3, [pc, #116]	; (8000d48 <HAL_ADC_MspInit+0xac>)
 8000cd2:	2104      	movs	r1, #4
 8000cd4:	430a      	orrs	r2, r1
 8000cd6:	62da      	str	r2, [r3, #44]	; 0x2c
 8000cd8:	4b1b      	ldr	r3, [pc, #108]	; (8000d48 <HAL_ADC_MspInit+0xac>)
 8000cda:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000cdc:	2204      	movs	r2, #4
 8000cde:	4013      	ands	r3, r2
 8000ce0:	613b      	str	r3, [r7, #16]
 8000ce2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ce4:	4b18      	ldr	r3, [pc, #96]	; (8000d48 <HAL_ADC_MspInit+0xac>)
 8000ce6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000ce8:	4b17      	ldr	r3, [pc, #92]	; (8000d48 <HAL_ADC_MspInit+0xac>)
 8000cea:	2102      	movs	r1, #2
 8000cec:	430a      	orrs	r2, r1
 8000cee:	62da      	str	r2, [r3, #44]	; 0x2c
 8000cf0:	4b15      	ldr	r3, [pc, #84]	; (8000d48 <HAL_ADC_MspInit+0xac>)
 8000cf2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000cf4:	2202      	movs	r2, #2
 8000cf6:	4013      	ands	r3, r2
 8000cf8:	60fb      	str	r3, [r7, #12]
 8000cfa:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration
    PC3     ------> ADC_IN13
    PC4     ------> ADC_IN14
    PB1     ------> ADC_IN9
    */
    GPIO_InitStruct.Pin = Heater_ADC_2_Pin|Temp_ADC_Pin;
 8000cfc:	193b      	adds	r3, r7, r4
 8000cfe:	2218      	movs	r2, #24
 8000d00:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d02:	193b      	adds	r3, r7, r4
 8000d04:	2203      	movs	r2, #3
 8000d06:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d08:	193b      	adds	r3, r7, r4
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d0e:	193b      	adds	r3, r7, r4
 8000d10:	4a0e      	ldr	r2, [pc, #56]	; (8000d4c <HAL_ADC_MspInit+0xb0>)
 8000d12:	0019      	movs	r1, r3
 8000d14:	0010      	movs	r0, r2
 8000d16:	f000 fed7 	bl	8001ac8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = Heater_ADC_1_Pin;
 8000d1a:	0021      	movs	r1, r4
 8000d1c:	187b      	adds	r3, r7, r1
 8000d1e:	2202      	movs	r2, #2
 8000d20:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d22:	187b      	adds	r3, r7, r1
 8000d24:	2203      	movs	r2, #3
 8000d26:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d28:	187b      	adds	r3, r7, r1
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(Heater_ADC_1_GPIO_Port, &GPIO_InitStruct);
 8000d2e:	187b      	adds	r3, r7, r1
 8000d30:	4a07      	ldr	r2, [pc, #28]	; (8000d50 <HAL_ADC_MspInit+0xb4>)
 8000d32:	0019      	movs	r1, r3
 8000d34:	0010      	movs	r0, r2
 8000d36:	f000 fec7 	bl	8001ac8 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000d3a:	46c0      	nop			; (mov r8, r8)
 8000d3c:	46bd      	mov	sp, r7
 8000d3e:	b00b      	add	sp, #44	; 0x2c
 8000d40:	bd90      	pop	{r4, r7, pc}
 8000d42:	46c0      	nop			; (mov r8, r8)
 8000d44:	40012400 	.word	0x40012400
 8000d48:	40021000 	.word	0x40021000
 8000d4c:	50000800 	.word	0x50000800
 8000d50:	50000400 	.word	0x50000400

08000d54 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000d54:	b590      	push	{r4, r7, lr}
 8000d56:	b08b      	sub	sp, #44	; 0x2c
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d5c:	2414      	movs	r4, #20
 8000d5e:	193b      	adds	r3, r7, r4
 8000d60:	0018      	movs	r0, r3
 8000d62:	2314      	movs	r3, #20
 8000d64:	001a      	movs	r2, r3
 8000d66:	2100      	movs	r1, #0
 8000d68:	f003 fec7 	bl	8004afa <memset>
  if(huart->Instance==LPUART1)
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	4a49      	ldr	r2, [pc, #292]	; (8000e98 <HAL_UART_MspInit+0x144>)
 8000d72:	4293      	cmp	r3, r2
 8000d74:	d12a      	bne.n	8000dcc <HAL_UART_MspInit+0x78>
  {
  /* USER CODE BEGIN LPUART1_MspInit 0 */

  /* USER CODE END LPUART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8000d76:	4b49      	ldr	r3, [pc, #292]	; (8000e9c <HAL_UART_MspInit+0x148>)
 8000d78:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000d7a:	4b48      	ldr	r3, [pc, #288]	; (8000e9c <HAL_UART_MspInit+0x148>)
 8000d7c:	2180      	movs	r1, #128	; 0x80
 8000d7e:	02c9      	lsls	r1, r1, #11
 8000d80:	430a      	orrs	r2, r1
 8000d82:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d84:	4b45      	ldr	r3, [pc, #276]	; (8000e9c <HAL_UART_MspInit+0x148>)
 8000d86:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000d88:	4b44      	ldr	r3, [pc, #272]	; (8000e9c <HAL_UART_MspInit+0x148>)
 8000d8a:	2104      	movs	r1, #4
 8000d8c:	430a      	orrs	r2, r1
 8000d8e:	62da      	str	r2, [r3, #44]	; 0x2c
 8000d90:	4b42      	ldr	r3, [pc, #264]	; (8000e9c <HAL_UART_MspInit+0x148>)
 8000d92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d94:	2204      	movs	r2, #4
 8000d96:	4013      	ands	r3, r2
 8000d98:	613b      	str	r3, [r7, #16]
 8000d9a:	693b      	ldr	r3, [r7, #16]
    /**LPUART1 GPIO Configuration
    PC10     ------> LPUART1_TX
    PC11     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000d9c:	193b      	adds	r3, r7, r4
 8000d9e:	22c0      	movs	r2, #192	; 0xc0
 8000da0:	0112      	lsls	r2, r2, #4
 8000da2:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000da4:	0021      	movs	r1, r4
 8000da6:	187b      	adds	r3, r7, r1
 8000da8:	2202      	movs	r2, #2
 8000daa:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dac:	187b      	adds	r3, r7, r1
 8000dae:	2200      	movs	r2, #0
 8000db0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000db2:	187b      	adds	r3, r7, r1
 8000db4:	2203      	movs	r2, #3
 8000db6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_LPUART1;
 8000db8:	187b      	adds	r3, r7, r1
 8000dba:	2200      	movs	r2, #0
 8000dbc:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000dbe:	187b      	adds	r3, r7, r1
 8000dc0:	4a37      	ldr	r2, [pc, #220]	; (8000ea0 <HAL_UART_MspInit+0x14c>)
 8000dc2:	0019      	movs	r1, r3
 8000dc4:	0010      	movs	r0, r2
 8000dc6:	f000 fe7f 	bl	8001ac8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000dca:	e060      	b.n	8000e8e <HAL_UART_MspInit+0x13a>
  else if(huart->Instance==USART1)
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	4a34      	ldr	r2, [pc, #208]	; (8000ea4 <HAL_UART_MspInit+0x150>)
 8000dd2:	4293      	cmp	r3, r2
 8000dd4:	d15b      	bne.n	8000e8e <HAL_UART_MspInit+0x13a>
    __HAL_RCC_USART1_CLK_ENABLE();
 8000dd6:	4b31      	ldr	r3, [pc, #196]	; (8000e9c <HAL_UART_MspInit+0x148>)
 8000dd8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000dda:	4b30      	ldr	r3, [pc, #192]	; (8000e9c <HAL_UART_MspInit+0x148>)
 8000ddc:	2180      	movs	r1, #128	; 0x80
 8000dde:	01c9      	lsls	r1, r1, #7
 8000de0:	430a      	orrs	r2, r1
 8000de2:	635a      	str	r2, [r3, #52]	; 0x34
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000de4:	4b2d      	ldr	r3, [pc, #180]	; (8000e9c <HAL_UART_MspInit+0x148>)
 8000de6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000de8:	4b2c      	ldr	r3, [pc, #176]	; (8000e9c <HAL_UART_MspInit+0x148>)
 8000dea:	2101      	movs	r1, #1
 8000dec:	430a      	orrs	r2, r1
 8000dee:	62da      	str	r2, [r3, #44]	; 0x2c
 8000df0:	4b2a      	ldr	r3, [pc, #168]	; (8000e9c <HAL_UART_MspInit+0x148>)
 8000df2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000df4:	2201      	movs	r2, #1
 8000df6:	4013      	ands	r3, r2
 8000df8:	60fb      	str	r3, [r7, #12]
 8000dfa:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000dfc:	2114      	movs	r1, #20
 8000dfe:	187b      	adds	r3, r7, r1
 8000e00:	22c0      	movs	r2, #192	; 0xc0
 8000e02:	00d2      	lsls	r2, r2, #3
 8000e04:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e06:	187b      	adds	r3, r7, r1
 8000e08:	2202      	movs	r2, #2
 8000e0a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e0c:	187b      	adds	r3, r7, r1
 8000e0e:	2200      	movs	r2, #0
 8000e10:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e12:	187b      	adds	r3, r7, r1
 8000e14:	2203      	movs	r2, #3
 8000e16:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8000e18:	187b      	adds	r3, r7, r1
 8000e1a:	2204      	movs	r2, #4
 8000e1c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e1e:	187a      	adds	r2, r7, r1
 8000e20:	23a0      	movs	r3, #160	; 0xa0
 8000e22:	05db      	lsls	r3, r3, #23
 8000e24:	0011      	movs	r1, r2
 8000e26:	0018      	movs	r0, r3
 8000e28:	f000 fe4e 	bl	8001ac8 <HAL_GPIO_Init>
    hdma_usart1_rx.Instance = DMA1_Channel3;
 8000e2c:	4b1e      	ldr	r3, [pc, #120]	; (8000ea8 <HAL_UART_MspInit+0x154>)
 8000e2e:	4a1f      	ldr	r2, [pc, #124]	; (8000eac <HAL_UART_MspInit+0x158>)
 8000e30:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_3;
 8000e32:	4b1d      	ldr	r3, [pc, #116]	; (8000ea8 <HAL_UART_MspInit+0x154>)
 8000e34:	2203      	movs	r2, #3
 8000e36:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000e38:	4b1b      	ldr	r3, [pc, #108]	; (8000ea8 <HAL_UART_MspInit+0x154>)
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000e3e:	4b1a      	ldr	r3, [pc, #104]	; (8000ea8 <HAL_UART_MspInit+0x154>)
 8000e40:	2200      	movs	r2, #0
 8000e42:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000e44:	4b18      	ldr	r3, [pc, #96]	; (8000ea8 <HAL_UART_MspInit+0x154>)
 8000e46:	2280      	movs	r2, #128	; 0x80
 8000e48:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000e4a:	4b17      	ldr	r3, [pc, #92]	; (8000ea8 <HAL_UART_MspInit+0x154>)
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000e50:	4b15      	ldr	r3, [pc, #84]	; (8000ea8 <HAL_UART_MspInit+0x154>)
 8000e52:	2200      	movs	r2, #0
 8000e54:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8000e56:	4b14      	ldr	r3, [pc, #80]	; (8000ea8 <HAL_UART_MspInit+0x154>)
 8000e58:	2200      	movs	r2, #0
 8000e5a:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000e5c:	4b12      	ldr	r3, [pc, #72]	; (8000ea8 <HAL_UART_MspInit+0x154>)
 8000e5e:	2200      	movs	r2, #0
 8000e60:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8000e62:	4b11      	ldr	r3, [pc, #68]	; (8000ea8 <HAL_UART_MspInit+0x154>)
 8000e64:	0018      	movs	r0, r3
 8000e66:	f000 fc81 	bl	800176c <HAL_DMA_Init>
 8000e6a:	1e03      	subs	r3, r0, #0
 8000e6c:	d001      	beq.n	8000e72 <HAL_UART_MspInit+0x11e>
      Error_Handler();
 8000e6e:	f7ff fefb 	bl	8000c68 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	4a0c      	ldr	r2, [pc, #48]	; (8000ea8 <HAL_UART_MspInit+0x154>)
 8000e76:	675a      	str	r2, [r3, #116]	; 0x74
 8000e78:	4b0b      	ldr	r3, [pc, #44]	; (8000ea8 <HAL_UART_MspInit+0x154>)
 8000e7a:	687a      	ldr	r2, [r7, #4]
 8000e7c:	629a      	str	r2, [r3, #40]	; 0x28
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000e7e:	2200      	movs	r2, #0
 8000e80:	2100      	movs	r1, #0
 8000e82:	201b      	movs	r0, #27
 8000e84:	f000 fc40 	bl	8001708 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000e88:	201b      	movs	r0, #27
 8000e8a:	f000 fc52 	bl	8001732 <HAL_NVIC_EnableIRQ>
}
 8000e8e:	46c0      	nop			; (mov r8, r8)
 8000e90:	46bd      	mov	sp, r7
 8000e92:	b00b      	add	sp, #44	; 0x2c
 8000e94:	bd90      	pop	{r4, r7, pc}
 8000e96:	46c0      	nop			; (mov r8, r8)
 8000e98:	40004800 	.word	0x40004800
 8000e9c:	40021000 	.word	0x40021000
 8000ea0:	50000800 	.word	0x50000800
 8000ea4:	40013800 	.word	0x40013800
 8000ea8:	20000194 	.word	0x20000194
 8000eac:	40020030 	.word	0x40020030

08000eb0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000eb0:	b590      	push	{r4, r7, lr}
 8000eb2:	b089      	sub	sp, #36	; 0x24
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eb8:	240c      	movs	r4, #12
 8000eba:	193b      	adds	r3, r7, r4
 8000ebc:	0018      	movs	r0, r3
 8000ebe:	2314      	movs	r3, #20
 8000ec0:	001a      	movs	r2, r3
 8000ec2:	2100      	movs	r1, #0
 8000ec4:	f003 fe19 	bl	8004afa <memset>
  if(hspi->Instance==SPI1)
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	4a18      	ldr	r2, [pc, #96]	; (8000f30 <HAL_SPI_MspInit+0x80>)
 8000ece:	4293      	cmp	r3, r2
 8000ed0:	d129      	bne.n	8000f26 <HAL_SPI_MspInit+0x76>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000ed2:	4b18      	ldr	r3, [pc, #96]	; (8000f34 <HAL_SPI_MspInit+0x84>)
 8000ed4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000ed6:	4b17      	ldr	r3, [pc, #92]	; (8000f34 <HAL_SPI_MspInit+0x84>)
 8000ed8:	2180      	movs	r1, #128	; 0x80
 8000eda:	0149      	lsls	r1, r1, #5
 8000edc:	430a      	orrs	r2, r1
 8000ede:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ee0:	4b14      	ldr	r3, [pc, #80]	; (8000f34 <HAL_SPI_MspInit+0x84>)
 8000ee2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000ee4:	4b13      	ldr	r3, [pc, #76]	; (8000f34 <HAL_SPI_MspInit+0x84>)
 8000ee6:	2101      	movs	r1, #1
 8000ee8:	430a      	orrs	r2, r1
 8000eea:	62da      	str	r2, [r3, #44]	; 0x2c
 8000eec:	4b11      	ldr	r3, [pc, #68]	; (8000f34 <HAL_SPI_MspInit+0x84>)
 8000eee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ef0:	2201      	movs	r2, #1
 8000ef2:	4013      	ands	r3, r2
 8000ef4:	60bb      	str	r3, [r7, #8]
 8000ef6:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000ef8:	0021      	movs	r1, r4
 8000efa:	187b      	adds	r3, r7, r1
 8000efc:	22f0      	movs	r2, #240	; 0xf0
 8000efe:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f00:	187b      	adds	r3, r7, r1
 8000f02:	2202      	movs	r2, #2
 8000f04:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f06:	187b      	adds	r3, r7, r1
 8000f08:	2200      	movs	r2, #0
 8000f0a:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f0c:	187b      	adds	r3, r7, r1
 8000f0e:	2203      	movs	r2, #3
 8000f10:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8000f12:	187b      	adds	r3, r7, r1
 8000f14:	2200      	movs	r2, #0
 8000f16:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f18:	187a      	adds	r2, r7, r1
 8000f1a:	23a0      	movs	r3, #160	; 0xa0
 8000f1c:	05db      	lsls	r3, r3, #23
 8000f1e:	0011      	movs	r1, r2
 8000f20:	0018      	movs	r0, r3
 8000f22:	f000 fdd1 	bl	8001ac8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000f26:	46c0      	nop			; (mov r8, r8)
 8000f28:	46bd      	mov	sp, r7
 8000f2a:	b009      	add	sp, #36	; 0x24
 8000f2c:	bd90      	pop	{r4, r7, pc}
 8000f2e:	46c0      	nop			; (mov r8, r8)
 8000f30:	40013000 	.word	0x40013000
 8000f34:	40021000 	.word	0x40021000

08000f38 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b082      	sub	sp, #8
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM21)
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	4a0a      	ldr	r2, [pc, #40]	; (8000f70 <HAL_TIM_Base_MspInit+0x38>)
 8000f46:	4293      	cmp	r3, r2
 8000f48:	d10d      	bne.n	8000f66 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM21_MspInit 0 */

  /* USER CODE END TIM21_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM21_CLK_ENABLE();
 8000f4a:	4b0a      	ldr	r3, [pc, #40]	; (8000f74 <HAL_TIM_Base_MspInit+0x3c>)
 8000f4c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000f4e:	4b09      	ldr	r3, [pc, #36]	; (8000f74 <HAL_TIM_Base_MspInit+0x3c>)
 8000f50:	2104      	movs	r1, #4
 8000f52:	430a      	orrs	r2, r1
 8000f54:	635a      	str	r2, [r3, #52]	; 0x34
    /* TIM21 interrupt Init */
    HAL_NVIC_SetPriority(TIM21_IRQn, 0, 0);
 8000f56:	2200      	movs	r2, #0
 8000f58:	2100      	movs	r1, #0
 8000f5a:	2014      	movs	r0, #20
 8000f5c:	f000 fbd4 	bl	8001708 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM21_IRQn);
 8000f60:	2014      	movs	r0, #20
 8000f62:	f000 fbe6 	bl	8001732 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM21_MspInit 1 */

  /* USER CODE END TIM21_MspInit 1 */
  }

}
 8000f66:	46c0      	nop			; (mov r8, r8)
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	b002      	add	sp, #8
 8000f6c:	bd80      	pop	{r7, pc}
 8000f6e:	46c0      	nop			; (mov r8, r8)
 8000f70:	40010800 	.word	0x40010800
 8000f74:	40021000 	.word	0x40021000

08000f78 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  HAL_RCC_NMI_IRQHandler();
 8000f7c:	f001 fd72 	bl	8002a64 <HAL_RCC_NMI_IRQHandler>
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000f80:	e7fe      	b.n	8000f80 <NMI_Handler+0x8>

08000f82 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f82:	b580      	push	{r7, lr}
 8000f84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f86:	e7fe      	b.n	8000f86 <HardFault_Handler+0x4>

08000f88 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000f8c:	46c0      	nop			; (mov r8, r8)
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	bd80      	pop	{r7, pc}

08000f92 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f92:	b580      	push	{r7, lr}
 8000f94:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f96:	46c0      	nop			; (mov r8, r8)
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	bd80      	pop	{r7, pc}

08000f9c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000fa0:	f000 f8ac 	bl	80010fc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000fa4:	46c0      	nop			; (mov r8, r8)
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	bd80      	pop	{r7, pc}
	...

08000fac <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8000fb0:	4b03      	ldr	r3, [pc, #12]	; (8000fc0 <DMA1_Channel2_3_IRQHandler+0x14>)
 8000fb2:	0018      	movs	r0, r3
 8000fb4:	f000 fcd9 	bl	800196a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8000fb8:	46c0      	nop			; (mov r8, r8)
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bd80      	pop	{r7, pc}
 8000fbe:	46c0      	nop			; (mov r8, r8)
 8000fc0:	20000194 	.word	0x20000194

08000fc4 <TIM21_IRQHandler>:

/**
  * @brief This function handles TIM21 global interrupt.
  */
void TIM21_IRQHandler(void)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM21_IRQn 0 */

  /* USER CODE END TIM21_IRQn 0 */
  HAL_TIM_IRQHandler(&htim21);
 8000fc8:	4b03      	ldr	r3, [pc, #12]	; (8000fd8 <TIM21_IRQHandler+0x14>)
 8000fca:	0018      	movs	r0, r3
 8000fcc:	f001 ff74 	bl	8002eb8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM21_IRQn 1 */

  /* USER CODE END TIM21_IRQn 1 */
}
 8000fd0:	46c0      	nop			; (mov r8, r8)
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	bd80      	pop	{r7, pc}
 8000fd6:	46c0      	nop			; (mov r8, r8)
 8000fd8:	20000234 	.word	0x20000234

08000fdc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000fe0:	4b03      	ldr	r3, [pc, #12]	; (8000ff0 <USART1_IRQHandler+0x14>)
 8000fe2:	0018      	movs	r0, r3
 8000fe4:	f002 fcdc 	bl	80039a0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000fe8:	46c0      	nop			; (mov r8, r8)
 8000fea:	46bd      	mov	sp, r7
 8000fec:	bd80      	pop	{r7, pc}
 8000fee:	46c0      	nop			; (mov r8, r8)
 8000ff0:	2000010c 	.word	0x2000010c

08000ff4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ff8:	46c0      	nop			; (mov r8, r8)
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	bd80      	pop	{r7, pc}
	...

08001000 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8001000:	480d      	ldr	r0, [pc, #52]	; (8001038 <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8001002:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001004:	f7ff fff6 	bl	8000ff4 <SystemInit>
  
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001008:	480c      	ldr	r0, [pc, #48]	; (800103c <LoopForever+0x6>)
  ldr r1, =_edata
 800100a:	490d      	ldr	r1, [pc, #52]	; (8001040 <LoopForever+0xa>)
  ldr r2, =_sidata
 800100c:	4a0d      	ldr	r2, [pc, #52]	; (8001044 <LoopForever+0xe>)
  movs r3, #0
 800100e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001010:	e002      	b.n	8001018 <LoopCopyDataInit>

08001012 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001012:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001014:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001016:	3304      	adds	r3, #4

08001018 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001018:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800101a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800101c:	d3f9      	bcc.n	8001012 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800101e:	4a0a      	ldr	r2, [pc, #40]	; (8001048 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001020:	4c0a      	ldr	r4, [pc, #40]	; (800104c <LoopForever+0x16>)
  movs r3, #0
 8001022:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001024:	e001      	b.n	800102a <LoopFillZerobss>

08001026 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001026:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001028:	3204      	adds	r2, #4

0800102a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800102a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800102c:	d3fb      	bcc.n	8001026 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800102e:	f003 fd6d 	bl	8004b0c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001032:	f7ff faa3 	bl	800057c <main>

08001036 <LoopForever>:

LoopForever:
    b LoopForever
 8001036:	e7fe      	b.n	8001036 <LoopForever>
   ldr   r0, =_estack
 8001038:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 800103c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001040:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8001044:	08004bf0 	.word	0x08004bf0
  ldr r2, =_sbss
 8001048:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 800104c:	20000278 	.word	0x20000278

08001050 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001050:	e7fe      	b.n	8001050 <ADC1_COMP_IRQHandler>
	...

08001054 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	b082      	sub	sp, #8
 8001058:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800105a:	1dfb      	adds	r3, r7, #7
 800105c:	2200      	movs	r2, #0
 800105e:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8001060:	4b0b      	ldr	r3, [pc, #44]	; (8001090 <HAL_Init+0x3c>)
 8001062:	681a      	ldr	r2, [r3, #0]
 8001064:	4b0a      	ldr	r3, [pc, #40]	; (8001090 <HAL_Init+0x3c>)
 8001066:	2140      	movs	r1, #64	; 0x40
 8001068:	430a      	orrs	r2, r1
 800106a:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800106c:	2003      	movs	r0, #3
 800106e:	f000 f811 	bl	8001094 <HAL_InitTick>
 8001072:	1e03      	subs	r3, r0, #0
 8001074:	d003      	beq.n	800107e <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8001076:	1dfb      	adds	r3, r7, #7
 8001078:	2201      	movs	r2, #1
 800107a:	701a      	strb	r2, [r3, #0]
 800107c:	e001      	b.n	8001082 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800107e:	f7ff fdf9 	bl	8000c74 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001082:	1dfb      	adds	r3, r7, #7
 8001084:	781b      	ldrb	r3, [r3, #0]
}
 8001086:	0018      	movs	r0, r3
 8001088:	46bd      	mov	sp, r7
 800108a:	b002      	add	sp, #8
 800108c:	bd80      	pop	{r7, pc}
 800108e:	46c0      	nop			; (mov r8, r8)
 8001090:	40022000 	.word	0x40022000

08001094 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001094:	b590      	push	{r4, r7, lr}
 8001096:	b083      	sub	sp, #12
 8001098:	af00      	add	r7, sp, #0
 800109a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800109c:	4b14      	ldr	r3, [pc, #80]	; (80010f0 <HAL_InitTick+0x5c>)
 800109e:	681c      	ldr	r4, [r3, #0]
 80010a0:	4b14      	ldr	r3, [pc, #80]	; (80010f4 <HAL_InitTick+0x60>)
 80010a2:	781b      	ldrb	r3, [r3, #0]
 80010a4:	0019      	movs	r1, r3
 80010a6:	23fa      	movs	r3, #250	; 0xfa
 80010a8:	0098      	lsls	r0, r3, #2
 80010aa:	f7ff f82d 	bl	8000108 <__udivsi3>
 80010ae:	0003      	movs	r3, r0
 80010b0:	0019      	movs	r1, r3
 80010b2:	0020      	movs	r0, r4
 80010b4:	f7ff f828 	bl	8000108 <__udivsi3>
 80010b8:	0003      	movs	r3, r0
 80010ba:	0018      	movs	r0, r3
 80010bc:	f000 fb49 	bl	8001752 <HAL_SYSTICK_Config>
 80010c0:	1e03      	subs	r3, r0, #0
 80010c2:	d001      	beq.n	80010c8 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80010c4:	2301      	movs	r3, #1
 80010c6:	e00f      	b.n	80010e8 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	2b03      	cmp	r3, #3
 80010cc:	d80b      	bhi.n	80010e6 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80010ce:	6879      	ldr	r1, [r7, #4]
 80010d0:	2301      	movs	r3, #1
 80010d2:	425b      	negs	r3, r3
 80010d4:	2200      	movs	r2, #0
 80010d6:	0018      	movs	r0, r3
 80010d8:	f000 fb16 	bl	8001708 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80010dc:	4b06      	ldr	r3, [pc, #24]	; (80010f8 <HAL_InitTick+0x64>)
 80010de:	687a      	ldr	r2, [r7, #4]
 80010e0:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80010e2:	2300      	movs	r3, #0
 80010e4:	e000      	b.n	80010e8 <HAL_InitTick+0x54>
    return HAL_ERROR;
 80010e6:	2301      	movs	r3, #1
}
 80010e8:	0018      	movs	r0, r3
 80010ea:	46bd      	mov	sp, r7
 80010ec:	b003      	add	sp, #12
 80010ee:	bd90      	pop	{r4, r7, pc}
 80010f0:	20000000 	.word	0x20000000
 80010f4:	20000008 	.word	0x20000008
 80010f8:	20000004 	.word	0x20000004

080010fc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001100:	4b05      	ldr	r3, [pc, #20]	; (8001118 <HAL_IncTick+0x1c>)
 8001102:	781b      	ldrb	r3, [r3, #0]
 8001104:	001a      	movs	r2, r3
 8001106:	4b05      	ldr	r3, [pc, #20]	; (800111c <HAL_IncTick+0x20>)
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	18d2      	adds	r2, r2, r3
 800110c:	4b03      	ldr	r3, [pc, #12]	; (800111c <HAL_IncTick+0x20>)
 800110e:	601a      	str	r2, [r3, #0]
}
 8001110:	46c0      	nop			; (mov r8, r8)
 8001112:	46bd      	mov	sp, r7
 8001114:	bd80      	pop	{r7, pc}
 8001116:	46c0      	nop			; (mov r8, r8)
 8001118:	20000008 	.word	0x20000008
 800111c:	20000274 	.word	0x20000274

08001120 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	af00      	add	r7, sp, #0
  return uwTick;
 8001124:	4b02      	ldr	r3, [pc, #8]	; (8001130 <HAL_GetTick+0x10>)
 8001126:	681b      	ldr	r3, [r3, #0]
}
 8001128:	0018      	movs	r0, r3
 800112a:	46bd      	mov	sp, r7
 800112c:	bd80      	pop	{r7, pc}
 800112e:	46c0      	nop			; (mov r8, r8)
 8001130:	20000274 	.word	0x20000274

08001134 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b084      	sub	sp, #16
 8001138:	af00      	add	r7, sp, #0
 800113a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800113c:	f7ff fff0 	bl	8001120 <HAL_GetTick>
 8001140:	0003      	movs	r3, r0
 8001142:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001148:	68fb      	ldr	r3, [r7, #12]
 800114a:	3301      	adds	r3, #1
 800114c:	d005      	beq.n	800115a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800114e:	4b0a      	ldr	r3, [pc, #40]	; (8001178 <HAL_Delay+0x44>)
 8001150:	781b      	ldrb	r3, [r3, #0]
 8001152:	001a      	movs	r2, r3
 8001154:	68fb      	ldr	r3, [r7, #12]
 8001156:	189b      	adds	r3, r3, r2
 8001158:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800115a:	46c0      	nop			; (mov r8, r8)
 800115c:	f7ff ffe0 	bl	8001120 <HAL_GetTick>
 8001160:	0002      	movs	r2, r0
 8001162:	68bb      	ldr	r3, [r7, #8]
 8001164:	1ad3      	subs	r3, r2, r3
 8001166:	68fa      	ldr	r2, [r7, #12]
 8001168:	429a      	cmp	r2, r3
 800116a:	d8f7      	bhi.n	800115c <HAL_Delay+0x28>
  {
  }
}
 800116c:	46c0      	nop			; (mov r8, r8)
 800116e:	46c0      	nop			; (mov r8, r8)
 8001170:	46bd      	mov	sp, r7
 8001172:	b004      	add	sp, #16
 8001174:	bd80      	pop	{r7, pc}
 8001176:	46c0      	nop			; (mov r8, r8)
 8001178:	20000008 	.word	0x20000008

0800117c <HAL_ADC_Init>:
  *         function "HAL_ADCEx_EnableVREFINTTempSensor()" must be called similarilly.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	b082      	sub	sp, #8
 8001180:	af00      	add	r7, sp, #0
 8001182:	6078      	str	r0, [r7, #4]

  /* Check ADC handle */
  if (hadc == NULL)
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	2b00      	cmp	r3, #0
 8001188:	d101      	bne.n	800118e <HAL_ADC_Init+0x12>
  {
    return HAL_ERROR;
 800118a:	2301      	movs	r3, #1
 800118c:	e159      	b.n	8001442 <HAL_ADC_Init+0x2c6>
  /* Refer to header of this file for more details on clock enabling procedure*/

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001192:	2b00      	cmp	r3, #0
 8001194:	d10a      	bne.n	80011ac <HAL_ADC_Init+0x30>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	2200      	movs	r2, #0
 800119a:	659a      	str	r2, [r3, #88]	; 0x58

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	2250      	movs	r2, #80	; 0x50
 80011a0:	2100      	movs	r1, #0
 80011a2:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	0018      	movs	r0, r3
 80011a8:	f7ff fd78 	bl	8000c9c <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80011b0:	2210      	movs	r2, #16
 80011b2:	4013      	ands	r3, r2
 80011b4:	2b10      	cmp	r3, #16
 80011b6:	d005      	beq.n	80011c4 <HAL_ADC_Init+0x48>
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET))
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	689b      	ldr	r3, [r3, #8]
 80011be:	2204      	movs	r2, #4
 80011c0:	4013      	ands	r3, r2
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 80011c2:	d00b      	beq.n	80011dc <HAL_ADC_Init+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80011c8:	2210      	movs	r2, #16
 80011ca:	431a      	orrs	r2, r3
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	2250      	movs	r2, #80	; 0x50
 80011d4:	2100      	movs	r1, #0
 80011d6:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 80011d8:	2301      	movs	r3, #1
 80011da:	e132      	b.n	8001442 <HAL_ADC_Init+0x2c6>
  }

  /* Set ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80011e0:	4a9a      	ldr	r2, [pc, #616]	; (800144c <HAL_ADC_Init+0x2d0>)
 80011e2:	4013      	ands	r3, r2
 80011e4:	2202      	movs	r2, #2
 80011e6:	431a      	orrs	r2, r3
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	655a      	str	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                            */
  /* Parameters that can be updated only when ADC is disabled:              */
  /*  - ADC clock mode                                                      */
  /*  - ADC clock prescaler                                                 */
  /*  - ADC Resolution                                                      */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	689b      	ldr	r3, [r3, #8]
 80011f2:	2203      	movs	r2, #3
 80011f4:	4013      	ands	r3, r2
 80011f6:	2b01      	cmp	r3, #1
 80011f8:	d108      	bne.n	800120c <HAL_ADC_Init+0x90>
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	2201      	movs	r2, #1
 8001202:	4013      	ands	r3, r2
 8001204:	2b01      	cmp	r3, #1
 8001206:	d101      	bne.n	800120c <HAL_ADC_Init+0x90>
 8001208:	2301      	movs	r3, #1
 800120a:	e000      	b.n	800120e <HAL_ADC_Init+0x92>
 800120c:	2300      	movs	r3, #0
 800120e:	2b00      	cmp	r3, #0
 8001210:	d149      	bne.n	80012a6 <HAL_ADC_Init+0x12a>
    /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
    /*     (set into HAL_ADC_ConfigChannel() )                              */

    /* Configuration of ADC clock: clock source PCLK or asynchronous with
    selectable prescaler */
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	685a      	ldr	r2, [r3, #4]
 8001216:	23c0      	movs	r3, #192	; 0xc0
 8001218:	061b      	lsls	r3, r3, #24
 800121a:	429a      	cmp	r2, r3
 800121c:	d00b      	beq.n	8001236 <HAL_ADC_Init+0xba>
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	685a      	ldr	r2, [r3, #4]
 8001222:	2380      	movs	r3, #128	; 0x80
 8001224:	05db      	lsls	r3, r3, #23
 8001226:	429a      	cmp	r2, r3
 8001228:	d005      	beq.n	8001236 <HAL_ADC_Init+0xba>
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	685a      	ldr	r2, [r3, #4]
 800122e:	2380      	movs	r3, #128	; 0x80
 8001230:	061b      	lsls	r3, r3, #24
 8001232:	429a      	cmp	r2, r3
 8001234:	d111      	bne.n	800125a <HAL_ADC_Init+0xde>
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	691a      	ldr	r2, [r3, #16]
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	0092      	lsls	r2, r2, #2
 8001242:	0892      	lsrs	r2, r2, #2
 8001244:	611a      	str	r2, [r3, #16]
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	6919      	ldr	r1, [r3, #16]
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	685a      	ldr	r2, [r3, #4]
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	430a      	orrs	r2, r1
 8001256:	611a      	str	r2, [r3, #16]
 8001258:	e014      	b.n	8001284 <HAL_ADC_Init+0x108>
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	691a      	ldr	r2, [r3, #16]
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	0092      	lsls	r2, r2, #2
 8001266:	0892      	lsrs	r2, r2, #2
 8001268:	611a      	str	r2, [r3, #16]
 800126a:	4b79      	ldr	r3, [pc, #484]	; (8001450 <HAL_ADC_Init+0x2d4>)
 800126c:	681a      	ldr	r2, [r3, #0]
 800126e:	4b78      	ldr	r3, [pc, #480]	; (8001450 <HAL_ADC_Init+0x2d4>)
 8001270:	4978      	ldr	r1, [pc, #480]	; (8001454 <HAL_ADC_Init+0x2d8>)
 8001272:	400a      	ands	r2, r1
 8001274:	601a      	str	r2, [r3, #0]
 8001276:	4b76      	ldr	r3, [pc, #472]	; (8001450 <HAL_ADC_Init+0x2d4>)
 8001278:	6819      	ldr	r1, [r3, #0]
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	685a      	ldr	r2, [r3, #4]
 800127e:	4b74      	ldr	r3, [pc, #464]	; (8001450 <HAL_ADC_Init+0x2d4>)
 8001280:	430a      	orrs	r2, r1
 8001282:	601a      	str	r2, [r3, #0]

    /* Configuration of ADC:                                                */
    /*  - Resolution                                                        */
    hadc->Instance->CFGR1 &= ~(ADC_CFGR1_RES);
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	68da      	ldr	r2, [r3, #12]
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	2118      	movs	r1, #24
 8001290:	438a      	bics	r2, r1
 8001292:	60da      	str	r2, [r3, #12]
    hadc->Instance->CFGR1 |= hadc->Init.Resolution;
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	68d9      	ldr	r1, [r3, #12]
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	689a      	ldr	r2, [r3, #8]
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	430a      	orrs	r2, r1
 80012a4:	60da      	str	r2, [r3, #12]
  }

  /* Set the Low Frequency mode */
  ADC->CCR &= (uint32_t)~ADC_CCR_LFMEN;
 80012a6:	4b6a      	ldr	r3, [pc, #424]	; (8001450 <HAL_ADC_Init+0x2d4>)
 80012a8:	681a      	ldr	r2, [r3, #0]
 80012aa:	4b69      	ldr	r3, [pc, #420]	; (8001450 <HAL_ADC_Init+0x2d4>)
 80012ac:	496a      	ldr	r1, [pc, #424]	; (8001458 <HAL_ADC_Init+0x2dc>)
 80012ae:	400a      	ands	r2, r1
 80012b0:	601a      	str	r2, [r3, #0]
  ADC->CCR |= __HAL_ADC_CCR_LOWFREQUENCY(hadc->Init.LowPowerFrequencyMode);
 80012b2:	4b67      	ldr	r3, [pc, #412]	; (8001450 <HAL_ADC_Init+0x2d4>)
 80012b4:	6819      	ldr	r1, [r3, #0]
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80012ba:	065a      	lsls	r2, r3, #25
 80012bc:	4b64      	ldr	r3, [pc, #400]	; (8001450 <HAL_ADC_Init+0x2d4>)
 80012be:	430a      	orrs	r2, r1
 80012c0:	601a      	str	r2, [r3, #0]

  /* Enable voltage regulator (if disabled at this step) */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	689a      	ldr	r2, [r3, #8]
 80012c8:	2380      	movs	r3, #128	; 0x80
 80012ca:	055b      	lsls	r3, r3, #21
 80012cc:	4013      	ands	r3, r2
 80012ce:	d108      	bne.n	80012e2 <HAL_ADC_Init+0x166>
  {
    /* Set ADVREGEN bit */
    hadc->Instance->CR |= ADC_CR_ADVREGEN;
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	689a      	ldr	r2, [r3, #8]
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	2180      	movs	r1, #128	; 0x80
 80012dc:	0549      	lsls	r1, r1, #21
 80012de:	430a      	orrs	r2, r1
 80012e0:	609a      	str	r2, [r3, #8]
  /*  - Continuous conversion mode                                            */
  /*  - DMA continuous request                                                */
  /*  - Overrun                                                               */
  /*  - AutoDelay feature                                                     */
  /*  - Discontinuous mode                                                    */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	68da      	ldr	r2, [r3, #12]
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	495b      	ldr	r1, [pc, #364]	; (800145c <HAL_ADC_Init+0x2e0>)
 80012ee:	400a      	ands	r2, r1
 80012f0:	60da      	str	r2, [r3, #12]
                             ADC_CFGR1_OVRMOD  |
                             ADC_CFGR1_AUTDLY  |
                             ADC_CFGR1_AUTOFF  |
                             ADC_CFGR1_DISCEN);

  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	68d9      	ldr	r1, [r3, #12]
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	68da      	ldr	r2, [r3, #12]
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	691b      	ldr	r3, [r3, #16]
 8001300:	2b02      	cmp	r3, #2
 8001302:	d101      	bne.n	8001308 <HAL_ADC_Init+0x18c>
 8001304:	2304      	movs	r3, #4
 8001306:	e000      	b.n	800130a <HAL_ADC_Init+0x18e>
 8001308:	2300      	movs	r3, #0
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 800130a:	431a      	orrs	r2, r3
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	2020      	movs	r0, #32
 8001310:	5c1b      	ldrb	r3, [r3, r0]
 8001312:	035b      	lsls	r3, r3, #13
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8001314:	431a      	orrs	r2, r3
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	202c      	movs	r0, #44	; 0x2c
 800131a:	5c1b      	ldrb	r3, [r3, r0]
 800131c:	005b      	lsls	r3, r3, #1
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 800131e:	431a      	orrs	r2, r3
                            hadc->Init.Overrun                               |
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8001324:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	699b      	ldr	r3, [r3, #24]
 800132a:	039b      	lsls	r3, r3, #14
                            hadc->Init.Overrun                               |
 800132c:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AUTOFF(hadc->Init.LowPowerAutoPowerOff));
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	69db      	ldr	r3, [r3, #28]
 8001332:	03db      	lsls	r3, r3, #15
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8001334:	431a      	orrs	r2, r3
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	681b      	ldr	r3, [r3, #0]
 800133a:	430a      	orrs	r2, r1
 800133c:	60da      	str	r2, [r3, #12]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001342:	23c2      	movs	r3, #194	; 0xc2
 8001344:	33ff      	adds	r3, #255	; 0xff
 8001346:	429a      	cmp	r2, r3
 8001348:	d00b      	beq.n	8001362 <HAL_ADC_Init+0x1e6>
  {
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	68d9      	ldr	r1, [r3, #12]
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                             hadc->Init.ExternalTrigConvEdge;
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8001358:	431a      	orrs	r2, r3
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	430a      	orrs	r2, r1
 8001360:	60da      	str	r2, [r3, #12]
  }

  /* Enable discontinuous mode only if continuous mode is disabled */
  if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	2221      	movs	r2, #33	; 0x21
 8001366:	5c9b      	ldrb	r3, [r3, r2]
 8001368:	2b01      	cmp	r3, #1
 800136a:	d11a      	bne.n	80013a2 <HAL_ADC_Init+0x226>
  {
    if (hadc->Init.ContinuousConvMode == DISABLE)
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	2220      	movs	r2, #32
 8001370:	5c9b      	ldrb	r3, [r3, r2]
 8001372:	2b00      	cmp	r3, #0
 8001374:	d109      	bne.n	800138a <HAL_ADC_Init+0x20e>
    {
      /* Enable the selected ADC group regular discontinuous mode */
      hadc->Instance->CFGR1 |= (ADC_CFGR1_DISCEN);
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	68da      	ldr	r2, [r3, #12]
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	2180      	movs	r1, #128	; 0x80
 8001382:	0249      	lsls	r1, r1, #9
 8001384:	430a      	orrs	r2, r1
 8001386:	60da      	str	r2, [r3, #12]
 8001388:	e00b      	b.n	80013a2 <HAL_ADC_Init+0x226>
      /* ADC regular group discontinuous was intended to be enabled,        */
      /* but ADC regular group modes continuous and sequencer discontinuous */
      /* cannot be enabled simultaneously.                                  */

      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800138e:	2220      	movs	r2, #32
 8001390:	431a      	orrs	r2, r3
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800139a:	2201      	movs	r2, #1
 800139c:	431a      	orrs	r2, r3
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	659a      	str	r2, [r3, #88]	; 0x58
    }
  }

  if (hadc->Init.OversamplingMode == ENABLE)
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80013a6:	2b01      	cmp	r3, #1
 80013a8:	d11f      	bne.n	80013ea <HAL_ADC_Init+0x26e>
    /* Configuration of Oversampler:                                          */
    /*  - Oversampling Ratio                                                  */
    /*  - Right bit shift                                                     */
    /*  - Triggered mode                                                      */

    hadc->Instance->CFGR2 &= ~(ADC_CFGR2_OVSR |
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	691a      	ldr	r2, [r3, #16]
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	492a      	ldr	r1, [pc, #168]	; (8001460 <HAL_ADC_Init+0x2e4>)
 80013b6:	400a      	ands	r2, r1
 80013b8:	611a      	str	r2, [r3, #16]
                               ADC_CFGR2_OVSS |
                               ADC_CFGR2_TOVS);

    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	6919      	ldr	r1, [r3, #16]
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                              hadc->Init.Oversample.RightBitShift             |
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 80013c8:	431a      	orrs	r2, r3
                              hadc->Init.Oversample.TriggeredMode);
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                              hadc->Init.Oversample.RightBitShift             |
 80013ce:	431a      	orrs	r2, r3
    hadc->Instance->CFGR2 |= (hadc->Init.Oversample.Ratio         |
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	430a      	orrs	r2, r1
 80013d6:	611a      	str	r2, [r3, #16]

    /* Enable OverSampling mode */
    hadc->Instance->CFGR2 |= ADC_CFGR2_OVSE;
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	691a      	ldr	r2, [r3, #16]
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	2101      	movs	r1, #1
 80013e4:	430a      	orrs	r2, r1
 80013e6:	611a      	str	r2, [r3, #16]
 80013e8:	e00e      	b.n	8001408 <HAL_ADC_Init+0x28c>
  }
  else
  {
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR2, ADC_CFGR2_OVSE))
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	691b      	ldr	r3, [r3, #16]
 80013f0:	2201      	movs	r2, #1
 80013f2:	4013      	ands	r3, r2
 80013f4:	2b01      	cmp	r3, #1
 80013f6:	d107      	bne.n	8001408 <HAL_ADC_Init+0x28c>
    {
      /* Disable OverSampling mode if needed */
      hadc->Instance->CFGR2 &= ~ADC_CFGR2_OVSE;
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	691a      	ldr	r2, [r3, #16]
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	2101      	movs	r1, #1
 8001404:	438a      	bics	r2, r1
 8001406:	611a      	str	r2, [r3, #16]
    }
  }

  /* Clear the old sampling time */
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	695a      	ldr	r2, [r3, #20]
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	2107      	movs	r1, #7
 8001414:	438a      	bics	r2, r1
 8001416:	615a      	str	r2, [r3, #20]

  /* Set the new sample time */
  hadc->Instance->SMPR |= hadc->Init.SamplingTime;
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	6959      	ldr	r1, [r3, #20]
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	430a      	orrs	r2, r1
 8001428:	615a      	str	r2, [r3, #20]

  /* Clear ADC error code */
  ADC_CLEAR_ERRORCODE(hadc);
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	2200      	movs	r2, #0
 800142e:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set the ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001434:	2203      	movs	r2, #3
 8001436:	4393      	bics	r3, r2
 8001438:	2201      	movs	r2, #1
 800143a:	431a      	orrs	r2, r3
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	655a      	str	r2, [r3, #84]	; 0x54
                    HAL_ADC_STATE_BUSY_INTERNAL,
                    HAL_ADC_STATE_READY);


  /* Return function status */
  return HAL_OK;
 8001440:	2300      	movs	r3, #0
}
 8001442:	0018      	movs	r0, r3
 8001444:	46bd      	mov	sp, r7
 8001446:	b002      	add	sp, #8
 8001448:	bd80      	pop	{r7, pc}
 800144a:	46c0      	nop			; (mov r8, r8)
 800144c:	fffffefd 	.word	0xfffffefd
 8001450:	40012708 	.word	0x40012708
 8001454:	ffc3ffff 	.word	0xffc3ffff
 8001458:	fdffffff 	.word	0xfdffffff
 800145c:	fffe0219 	.word	0xfffe0219
 8001460:	fffffc03 	.word	0xfffffc03

08001464 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	b082      	sub	sp, #8
 8001468:	af00      	add	r7, sp, #0
 800146a:	6078      	str	r0, [r7, #4]
 800146c:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));

  /* Process locked */
  __HAL_LOCK(hadc);
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	2250      	movs	r2, #80	; 0x50
 8001472:	5c9b      	ldrb	r3, [r3, r2]
 8001474:	2b01      	cmp	r3, #1
 8001476:	d101      	bne.n	800147c <HAL_ADC_ConfigChannel+0x18>
 8001478:	2302      	movs	r3, #2
 800147a:	e06c      	b.n	8001556 <HAL_ADC_ConfigChannel+0xf2>
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	2250      	movs	r2, #80	; 0x50
 8001480:	2101      	movs	r1, #1
 8001482:	5499      	strb	r1, [r3, r2]
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Management of internal measurement channels: Vbat/VrefInt/TempSensor  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	689b      	ldr	r3, [r3, #8]
 800148a:	2204      	movs	r2, #4
 800148c:	4013      	ands	r3, r2
 800148e:	d00b      	beq.n	80014a8 <HAL_ADC_ConfigChannel+0x44>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001494:	2220      	movs	r2, #32
 8001496:	431a      	orrs	r2, r3
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	655a      	str	r2, [r3, #84]	; 0x54
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	2250      	movs	r2, #80	; 0x50
 80014a0:	2100      	movs	r1, #0
 80014a2:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 80014a4:	2301      	movs	r3, #1
 80014a6:	e056      	b.n	8001556 <HAL_ADC_ConfigChannel+0xf2>
  }

  if (sConfig->Rank != ADC_RANK_NONE)
 80014a8:	683b      	ldr	r3, [r7, #0]
 80014aa:	685b      	ldr	r3, [r3, #4]
 80014ac:	4a2c      	ldr	r2, [pc, #176]	; (8001560 <HAL_ADC_ConfigChannel+0xfc>)
 80014ae:	4293      	cmp	r3, r2
 80014b0:	d028      	beq.n	8001504 <HAL_ADC_ConfigChannel+0xa0>
  {
    /* Enable selected channels */
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	6a99      	ldr	r1, [r3, #40]	; 0x28
 80014b8:	683b      	ldr	r3, [r7, #0]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	035b      	lsls	r3, r3, #13
 80014be:	0b5a      	lsrs	r2, r3, #13
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	430a      	orrs	r2, r1
 80014c6:	629a      	str	r2, [r3, #40]	; 0x28
    /* dedicated internal buffers and path.                                     */

#if defined(ADC_CCR_TSEN)
    /* If Temperature sensor channel is selected, then enable the internal      */
    /* buffers and path  */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 80014c8:	683b      	ldr	r3, [r7, #0]
 80014ca:	681a      	ldr	r2, [r3, #0]
 80014cc:	2380      	movs	r3, #128	; 0x80
 80014ce:	02db      	lsls	r3, r3, #11
 80014d0:	4013      	ands	r3, r2
 80014d2:	d009      	beq.n	80014e8 <HAL_ADC_ConfigChannel+0x84>
    {
      ADC->CCR |= ADC_CCR_TSEN;
 80014d4:	4b23      	ldr	r3, [pc, #140]	; (8001564 <HAL_ADC_ConfigChannel+0x100>)
 80014d6:	681a      	ldr	r2, [r3, #0]
 80014d8:	4b22      	ldr	r3, [pc, #136]	; (8001564 <HAL_ADC_ConfigChannel+0x100>)
 80014da:	2180      	movs	r1, #128	; 0x80
 80014dc:	0409      	lsls	r1, r1, #16
 80014de:	430a      	orrs	r2, r1
 80014e0:	601a      	str	r2, [r3, #0]

      /* Delay for temperature sensor stabilization time */
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
 80014e2:	200a      	movs	r0, #10
 80014e4:	f000 f844 	bl	8001570 <ADC_DelayMicroSecond>
    }
#endif

    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 80014e8:	683b      	ldr	r3, [r7, #0]
 80014ea:	681a      	ldr	r2, [r3, #0]
 80014ec:	2380      	movs	r3, #128	; 0x80
 80014ee:	029b      	lsls	r3, r3, #10
 80014f0:	4013      	ands	r3, r2
 80014f2:	d02b      	beq.n	800154c <HAL_ADC_ConfigChannel+0xe8>
    {
      ADC->CCR |= ADC_CCR_VREFEN;
 80014f4:	4b1b      	ldr	r3, [pc, #108]	; (8001564 <HAL_ADC_ConfigChannel+0x100>)
 80014f6:	681a      	ldr	r2, [r3, #0]
 80014f8:	4b1a      	ldr	r3, [pc, #104]	; (8001564 <HAL_ADC_ConfigChannel+0x100>)
 80014fa:	2180      	movs	r1, #128	; 0x80
 80014fc:	03c9      	lsls	r1, r1, #15
 80014fe:	430a      	orrs	r2, r1
 8001500:	601a      	str	r2, [r3, #0]
 8001502:	e023      	b.n	800154c <HAL_ADC_ConfigChannel+0xe8>
  }
  else
  {
    /* Regular sequence configuration */
    /* Reset the channel selection register from the selected channel */
    hadc->Instance->CHSELR &= ~((uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK));
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800150a:	683b      	ldr	r3, [r7, #0]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	035b      	lsls	r3, r3, #13
 8001510:	0b5b      	lsrs	r3, r3, #13
 8001512:	43d9      	mvns	r1, r3
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	400a      	ands	r2, r1
 800151a:	629a      	str	r2, [r3, #40]	; 0x28

    /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
    /* internal measurement paths disable: If internal channel selected,    */
    /* disable dedicated internal buffers and path.                         */
#if defined(ADC_CCR_TSEN)
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_TEMPSENSOR) == (ADC_CHANNEL_TEMPSENSOR & ADC_CHANNEL_MASK))
 800151c:	683b      	ldr	r3, [r7, #0]
 800151e:	681a      	ldr	r2, [r3, #0]
 8001520:	2380      	movs	r3, #128	; 0x80
 8001522:	02db      	lsls	r3, r3, #11
 8001524:	4013      	ands	r3, r2
 8001526:	d005      	beq.n	8001534 <HAL_ADC_ConfigChannel+0xd0>
    {
      ADC->CCR &= ~ADC_CCR_TSEN;
 8001528:	4b0e      	ldr	r3, [pc, #56]	; (8001564 <HAL_ADC_ConfigChannel+0x100>)
 800152a:	681a      	ldr	r2, [r3, #0]
 800152c:	4b0d      	ldr	r3, [pc, #52]	; (8001564 <HAL_ADC_ConfigChannel+0x100>)
 800152e:	490e      	ldr	r1, [pc, #56]	; (8001568 <HAL_ADC_ConfigChannel+0x104>)
 8001530:	400a      	ands	r2, r1
 8001532:	601a      	str	r2, [r3, #0]
    }
#endif

    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 8001534:	683b      	ldr	r3, [r7, #0]
 8001536:	681a      	ldr	r2, [r3, #0]
 8001538:	2380      	movs	r3, #128	; 0x80
 800153a:	029b      	lsls	r3, r3, #10
 800153c:	4013      	ands	r3, r2
 800153e:	d005      	beq.n	800154c <HAL_ADC_ConfigChannel+0xe8>
    {
      ADC->CCR &= ~ADC_CCR_VREFEN;
 8001540:	4b08      	ldr	r3, [pc, #32]	; (8001564 <HAL_ADC_ConfigChannel+0x100>)
 8001542:	681a      	ldr	r2, [r3, #0]
 8001544:	4b07      	ldr	r3, [pc, #28]	; (8001564 <HAL_ADC_ConfigChannel+0x100>)
 8001546:	4909      	ldr	r1, [pc, #36]	; (800156c <HAL_ADC_ConfigChannel+0x108>)
 8001548:	400a      	ands	r2, r1
 800154a:	601a      	str	r2, [r3, #0]
    }
#endif
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	2250      	movs	r2, #80	; 0x50
 8001550:	2100      	movs	r1, #0
 8001552:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8001554:	2300      	movs	r3, #0
}
 8001556:	0018      	movs	r0, r3
 8001558:	46bd      	mov	sp, r7
 800155a:	b002      	add	sp, #8
 800155c:	bd80      	pop	{r7, pc}
 800155e:	46c0      	nop			; (mov r8, r8)
 8001560:	00001001 	.word	0x00001001
 8001564:	40012708 	.word	0x40012708
 8001568:	ff7fffff 	.word	0xff7fffff
 800156c:	ffbfffff 	.word	0xffbfffff

08001570 <ADC_DelayMicroSecond>:
  * @brief  Delay micro seconds
  * @param  microSecond  delay
  * @retval None
  */
static void ADC_DelayMicroSecond(uint32_t microSecond)
{
 8001570:	b580      	push	{r7, lr}
 8001572:	b084      	sub	sp, #16
 8001574:	af00      	add	r7, sp, #0
 8001576:	6078      	str	r0, [r7, #4]
  /* Compute number of CPU cycles to wait for */
  __IO uint32_t waitLoopIndex = (microSecond * (SystemCoreClock / 1000000U));
 8001578:	4b0b      	ldr	r3, [pc, #44]	; (80015a8 <ADC_DelayMicroSecond+0x38>)
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	490b      	ldr	r1, [pc, #44]	; (80015ac <ADC_DelayMicroSecond+0x3c>)
 800157e:	0018      	movs	r0, r3
 8001580:	f7fe fdc2 	bl	8000108 <__udivsi3>
 8001584:	0003      	movs	r3, r0
 8001586:	001a      	movs	r2, r3
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	4353      	muls	r3, r2
 800158c:	60fb      	str	r3, [r7, #12]

  while (waitLoopIndex != 0U)
 800158e:	e002      	b.n	8001596 <ADC_DelayMicroSecond+0x26>
  {
    waitLoopIndex--;
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	3b01      	subs	r3, #1
 8001594:	60fb      	str	r3, [r7, #12]
  while (waitLoopIndex != 0U)
 8001596:	68fb      	ldr	r3, [r7, #12]
 8001598:	2b00      	cmp	r3, #0
 800159a:	d1f9      	bne.n	8001590 <ADC_DelayMicroSecond+0x20>
  }
}
 800159c:	46c0      	nop			; (mov r8, r8)
 800159e:	46c0      	nop			; (mov r8, r8)
 80015a0:	46bd      	mov	sp, r7
 80015a2:	b004      	add	sp, #16
 80015a4:	bd80      	pop	{r7, pc}
 80015a6:	46c0      	nop			; (mov r8, r8)
 80015a8:	20000000 	.word	0x20000000
 80015ac:	000f4240 	.word	0x000f4240

080015b0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b082      	sub	sp, #8
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	0002      	movs	r2, r0
 80015b8:	1dfb      	adds	r3, r7, #7
 80015ba:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80015bc:	1dfb      	adds	r3, r7, #7
 80015be:	781b      	ldrb	r3, [r3, #0]
 80015c0:	2b7f      	cmp	r3, #127	; 0x7f
 80015c2:	d809      	bhi.n	80015d8 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80015c4:	1dfb      	adds	r3, r7, #7
 80015c6:	781b      	ldrb	r3, [r3, #0]
 80015c8:	001a      	movs	r2, r3
 80015ca:	231f      	movs	r3, #31
 80015cc:	401a      	ands	r2, r3
 80015ce:	4b04      	ldr	r3, [pc, #16]	; (80015e0 <__NVIC_EnableIRQ+0x30>)
 80015d0:	2101      	movs	r1, #1
 80015d2:	4091      	lsls	r1, r2
 80015d4:	000a      	movs	r2, r1
 80015d6:	601a      	str	r2, [r3, #0]
  }
}
 80015d8:	46c0      	nop			; (mov r8, r8)
 80015da:	46bd      	mov	sp, r7
 80015dc:	b002      	add	sp, #8
 80015de:	bd80      	pop	{r7, pc}
 80015e0:	e000e100 	.word	0xe000e100

080015e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80015e4:	b590      	push	{r4, r7, lr}
 80015e6:	b083      	sub	sp, #12
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	0002      	movs	r2, r0
 80015ec:	6039      	str	r1, [r7, #0]
 80015ee:	1dfb      	adds	r3, r7, #7
 80015f0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80015f2:	1dfb      	adds	r3, r7, #7
 80015f4:	781b      	ldrb	r3, [r3, #0]
 80015f6:	2b7f      	cmp	r3, #127	; 0x7f
 80015f8:	d828      	bhi.n	800164c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80015fa:	4a2f      	ldr	r2, [pc, #188]	; (80016b8 <__NVIC_SetPriority+0xd4>)
 80015fc:	1dfb      	adds	r3, r7, #7
 80015fe:	781b      	ldrb	r3, [r3, #0]
 8001600:	b25b      	sxtb	r3, r3
 8001602:	089b      	lsrs	r3, r3, #2
 8001604:	33c0      	adds	r3, #192	; 0xc0
 8001606:	009b      	lsls	r3, r3, #2
 8001608:	589b      	ldr	r3, [r3, r2]
 800160a:	1dfa      	adds	r2, r7, #7
 800160c:	7812      	ldrb	r2, [r2, #0]
 800160e:	0011      	movs	r1, r2
 8001610:	2203      	movs	r2, #3
 8001612:	400a      	ands	r2, r1
 8001614:	00d2      	lsls	r2, r2, #3
 8001616:	21ff      	movs	r1, #255	; 0xff
 8001618:	4091      	lsls	r1, r2
 800161a:	000a      	movs	r2, r1
 800161c:	43d2      	mvns	r2, r2
 800161e:	401a      	ands	r2, r3
 8001620:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001622:	683b      	ldr	r3, [r7, #0]
 8001624:	019b      	lsls	r3, r3, #6
 8001626:	22ff      	movs	r2, #255	; 0xff
 8001628:	401a      	ands	r2, r3
 800162a:	1dfb      	adds	r3, r7, #7
 800162c:	781b      	ldrb	r3, [r3, #0]
 800162e:	0018      	movs	r0, r3
 8001630:	2303      	movs	r3, #3
 8001632:	4003      	ands	r3, r0
 8001634:	00db      	lsls	r3, r3, #3
 8001636:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001638:	481f      	ldr	r0, [pc, #124]	; (80016b8 <__NVIC_SetPriority+0xd4>)
 800163a:	1dfb      	adds	r3, r7, #7
 800163c:	781b      	ldrb	r3, [r3, #0]
 800163e:	b25b      	sxtb	r3, r3
 8001640:	089b      	lsrs	r3, r3, #2
 8001642:	430a      	orrs	r2, r1
 8001644:	33c0      	adds	r3, #192	; 0xc0
 8001646:	009b      	lsls	r3, r3, #2
 8001648:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800164a:	e031      	b.n	80016b0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800164c:	4a1b      	ldr	r2, [pc, #108]	; (80016bc <__NVIC_SetPriority+0xd8>)
 800164e:	1dfb      	adds	r3, r7, #7
 8001650:	781b      	ldrb	r3, [r3, #0]
 8001652:	0019      	movs	r1, r3
 8001654:	230f      	movs	r3, #15
 8001656:	400b      	ands	r3, r1
 8001658:	3b08      	subs	r3, #8
 800165a:	089b      	lsrs	r3, r3, #2
 800165c:	3306      	adds	r3, #6
 800165e:	009b      	lsls	r3, r3, #2
 8001660:	18d3      	adds	r3, r2, r3
 8001662:	3304      	adds	r3, #4
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	1dfa      	adds	r2, r7, #7
 8001668:	7812      	ldrb	r2, [r2, #0]
 800166a:	0011      	movs	r1, r2
 800166c:	2203      	movs	r2, #3
 800166e:	400a      	ands	r2, r1
 8001670:	00d2      	lsls	r2, r2, #3
 8001672:	21ff      	movs	r1, #255	; 0xff
 8001674:	4091      	lsls	r1, r2
 8001676:	000a      	movs	r2, r1
 8001678:	43d2      	mvns	r2, r2
 800167a:	401a      	ands	r2, r3
 800167c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800167e:	683b      	ldr	r3, [r7, #0]
 8001680:	019b      	lsls	r3, r3, #6
 8001682:	22ff      	movs	r2, #255	; 0xff
 8001684:	401a      	ands	r2, r3
 8001686:	1dfb      	adds	r3, r7, #7
 8001688:	781b      	ldrb	r3, [r3, #0]
 800168a:	0018      	movs	r0, r3
 800168c:	2303      	movs	r3, #3
 800168e:	4003      	ands	r3, r0
 8001690:	00db      	lsls	r3, r3, #3
 8001692:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001694:	4809      	ldr	r0, [pc, #36]	; (80016bc <__NVIC_SetPriority+0xd8>)
 8001696:	1dfb      	adds	r3, r7, #7
 8001698:	781b      	ldrb	r3, [r3, #0]
 800169a:	001c      	movs	r4, r3
 800169c:	230f      	movs	r3, #15
 800169e:	4023      	ands	r3, r4
 80016a0:	3b08      	subs	r3, #8
 80016a2:	089b      	lsrs	r3, r3, #2
 80016a4:	430a      	orrs	r2, r1
 80016a6:	3306      	adds	r3, #6
 80016a8:	009b      	lsls	r3, r3, #2
 80016aa:	18c3      	adds	r3, r0, r3
 80016ac:	3304      	adds	r3, #4
 80016ae:	601a      	str	r2, [r3, #0]
}
 80016b0:	46c0      	nop			; (mov r8, r8)
 80016b2:	46bd      	mov	sp, r7
 80016b4:	b003      	add	sp, #12
 80016b6:	bd90      	pop	{r4, r7, pc}
 80016b8:	e000e100 	.word	0xe000e100
 80016bc:	e000ed00 	.word	0xe000ed00

080016c0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b082      	sub	sp, #8
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	1e5a      	subs	r2, r3, #1
 80016cc:	2380      	movs	r3, #128	; 0x80
 80016ce:	045b      	lsls	r3, r3, #17
 80016d0:	429a      	cmp	r2, r3
 80016d2:	d301      	bcc.n	80016d8 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80016d4:	2301      	movs	r3, #1
 80016d6:	e010      	b.n	80016fa <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80016d8:	4b0a      	ldr	r3, [pc, #40]	; (8001704 <SysTick_Config+0x44>)
 80016da:	687a      	ldr	r2, [r7, #4]
 80016dc:	3a01      	subs	r2, #1
 80016de:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80016e0:	2301      	movs	r3, #1
 80016e2:	425b      	negs	r3, r3
 80016e4:	2103      	movs	r1, #3
 80016e6:	0018      	movs	r0, r3
 80016e8:	f7ff ff7c 	bl	80015e4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80016ec:	4b05      	ldr	r3, [pc, #20]	; (8001704 <SysTick_Config+0x44>)
 80016ee:	2200      	movs	r2, #0
 80016f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80016f2:	4b04      	ldr	r3, [pc, #16]	; (8001704 <SysTick_Config+0x44>)
 80016f4:	2207      	movs	r2, #7
 80016f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80016f8:	2300      	movs	r3, #0
}
 80016fa:	0018      	movs	r0, r3
 80016fc:	46bd      	mov	sp, r7
 80016fe:	b002      	add	sp, #8
 8001700:	bd80      	pop	{r7, pc}
 8001702:	46c0      	nop			; (mov r8, r8)
 8001704:	e000e010 	.word	0xe000e010

08001708 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001708:	b580      	push	{r7, lr}
 800170a:	b084      	sub	sp, #16
 800170c:	af00      	add	r7, sp, #0
 800170e:	60b9      	str	r1, [r7, #8]
 8001710:	607a      	str	r2, [r7, #4]
 8001712:	210f      	movs	r1, #15
 8001714:	187b      	adds	r3, r7, r1
 8001716:	1c02      	adds	r2, r0, #0
 8001718:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800171a:	68ba      	ldr	r2, [r7, #8]
 800171c:	187b      	adds	r3, r7, r1
 800171e:	781b      	ldrb	r3, [r3, #0]
 8001720:	b25b      	sxtb	r3, r3
 8001722:	0011      	movs	r1, r2
 8001724:	0018      	movs	r0, r3
 8001726:	f7ff ff5d 	bl	80015e4 <__NVIC_SetPriority>
}
 800172a:	46c0      	nop			; (mov r8, r8)
 800172c:	46bd      	mov	sp, r7
 800172e:	b004      	add	sp, #16
 8001730:	bd80      	pop	{r7, pc}

08001732 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001732:	b580      	push	{r7, lr}
 8001734:	b082      	sub	sp, #8
 8001736:	af00      	add	r7, sp, #0
 8001738:	0002      	movs	r2, r0
 800173a:	1dfb      	adds	r3, r7, #7
 800173c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800173e:	1dfb      	adds	r3, r7, #7
 8001740:	781b      	ldrb	r3, [r3, #0]
 8001742:	b25b      	sxtb	r3, r3
 8001744:	0018      	movs	r0, r3
 8001746:	f7ff ff33 	bl	80015b0 <__NVIC_EnableIRQ>
}
 800174a:	46c0      	nop			; (mov r8, r8)
 800174c:	46bd      	mov	sp, r7
 800174e:	b002      	add	sp, #8
 8001750:	bd80      	pop	{r7, pc}

08001752 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001752:	b580      	push	{r7, lr}
 8001754:	b082      	sub	sp, #8
 8001756:	af00      	add	r7, sp, #0
 8001758:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	0018      	movs	r0, r3
 800175e:	f7ff ffaf 	bl	80016c0 <SysTick_Config>
 8001762:	0003      	movs	r3, r0
}
 8001764:	0018      	movs	r0, r3
 8001766:	46bd      	mov	sp, r7
 8001768:	b002      	add	sp, #8
 800176a:	bd80      	pop	{r7, pc}

0800176c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	b084      	sub	sp, #16
 8001770:	af00      	add	r7, sp, #0
 8001772:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	2b00      	cmp	r3, #0
 8001778:	d101      	bne.n	800177e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800177a:	2301      	movs	r3, #1
 800177c:	e061      	b.n	8001842 <HAL_DMA_Init+0xd6>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Compute the channel index */
  /* Only one DMA: DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	4a32      	ldr	r2, [pc, #200]	; (800184c <HAL_DMA_Init+0xe0>)
 8001784:	4694      	mov	ip, r2
 8001786:	4463      	add	r3, ip
 8001788:	2114      	movs	r1, #20
 800178a:	0018      	movs	r0, r3
 800178c:	f7fe fcbc 	bl	8000108 <__udivsi3>
 8001790:	0003      	movs	r3, r0
 8001792:	009a      	lsls	r2, r3, #2
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->DmaBaseAddress = DMA1;
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	4a2d      	ldr	r2, [pc, #180]	; (8001850 <HAL_DMA_Init+0xe4>)
 800179c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	2225      	movs	r2, #37	; 0x25
 80017a2:	2102      	movs	r1, #2
 80017a4:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80017ae:	68fb      	ldr	r3, [r7, #12]
 80017b0:	4a28      	ldr	r2, [pc, #160]	; (8001854 <HAL_DMA_Init+0xe8>)
 80017b2:	4013      	ands	r3, r2
 80017b4:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80017be:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	691b      	ldr	r3, [r3, #16]
 80017c4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80017ca:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	699b      	ldr	r3, [r3, #24]
 80017d0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80017d6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	6a1b      	ldr	r3, [r3, #32]
 80017dc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80017de:	68fa      	ldr	r2, [r7, #12]
 80017e0:	4313      	orrs	r3, r2
 80017e2:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	68fa      	ldr	r2, [r7, #12]
 80017ea:	601a      	str	r2, [r3, #0]

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	689a      	ldr	r2, [r3, #8]
 80017f0:	2380      	movs	r3, #128	; 0x80
 80017f2:	01db      	lsls	r3, r3, #7
 80017f4:	429a      	cmp	r2, r3
 80017f6:	d018      	beq.n	800182a <HAL_DMA_Init+0xbe>
  {
    /* Write to DMA channel selection register */
    /* Reset request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80017f8:	4b17      	ldr	r3, [pc, #92]	; (8001858 <HAL_DMA_Init+0xec>)
 80017fa:	681a      	ldr	r2, [r3, #0]
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001800:	211c      	movs	r1, #28
 8001802:	400b      	ands	r3, r1
 8001804:	210f      	movs	r1, #15
 8001806:	4099      	lsls	r1, r3
 8001808:	000b      	movs	r3, r1
 800180a:	43d9      	mvns	r1, r3
 800180c:	4b12      	ldr	r3, [pc, #72]	; (8001858 <HAL_DMA_Init+0xec>)
 800180e:	400a      	ands	r2, r1
 8001810:	601a      	str	r2, [r3, #0]

    /* Configure request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8001812:	4b11      	ldr	r3, [pc, #68]	; (8001858 <HAL_DMA_Init+0xec>)
 8001814:	6819      	ldr	r1, [r3, #0]
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	685a      	ldr	r2, [r3, #4]
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800181e:	201c      	movs	r0, #28
 8001820:	4003      	ands	r3, r0
 8001822:	409a      	lsls	r2, r3
 8001824:	4b0c      	ldr	r3, [pc, #48]	; (8001858 <HAL_DMA_Init+0xec>)
 8001826:	430a      	orrs	r2, r1
 8001828:	601a      	str	r2, [r3, #0]
  }

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	2200      	movs	r2, #0
 800182e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	2225      	movs	r2, #37	; 0x25
 8001834:	2101      	movs	r1, #1
 8001836:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	2224      	movs	r2, #36	; 0x24
 800183c:	2100      	movs	r1, #0
 800183e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001840:	2300      	movs	r3, #0
}
 8001842:	0018      	movs	r0, r3
 8001844:	46bd      	mov	sp, r7
 8001846:	b004      	add	sp, #16
 8001848:	bd80      	pop	{r7, pc}
 800184a:	46c0      	nop			; (mov r8, r8)
 800184c:	bffdfff8 	.word	0xbffdfff8
 8001850:	40020000 	.word	0x40020000
 8001854:	ffff800f 	.word	0xffff800f
 8001858:	400200a8 	.word	0x400200a8

0800185c <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	b084      	sub	sp, #16
 8001860:	af00      	add	r7, sp, #0
 8001862:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001864:	230f      	movs	r3, #15
 8001866:	18fb      	adds	r3, r7, r3
 8001868:	2200      	movs	r2, #0
 800186a:	701a      	strb	r2, [r3, #0]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	2225      	movs	r2, #37	; 0x25
 8001870:	5c9b      	ldrb	r3, [r3, r2]
 8001872:	b2db      	uxtb	r3, r3
 8001874:	2b02      	cmp	r3, #2
 8001876:	d008      	beq.n	800188a <HAL_DMA_Abort+0x2e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	2204      	movs	r2, #4
 800187c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	2224      	movs	r2, #36	; 0x24
 8001882:	2100      	movs	r1, #0
 8001884:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8001886:	2301      	movs	r3, #1
 8001888:	e024      	b.n	80018d4 <HAL_DMA_Abort+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	681a      	ldr	r2, [r3, #0]
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	210e      	movs	r1, #14
 8001896:	438a      	bics	r2, r1
 8001898:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	681a      	ldr	r2, [r3, #0]
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	2101      	movs	r1, #1
 80018a6:	438a      	bics	r2, r1
 80018a8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018ae:	221c      	movs	r2, #28
 80018b0:	401a      	ands	r2, r3
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018b6:	2101      	movs	r1, #1
 80018b8:	4091      	lsls	r1, r2
 80018ba:	000a      	movs	r2, r1
 80018bc:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	2225      	movs	r2, #37	; 0x25
 80018c2:	2101      	movs	r1, #1
 80018c4:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	2224      	movs	r2, #36	; 0x24
 80018ca:	2100      	movs	r1, #0
 80018cc:	5499      	strb	r1, [r3, r2]

    return status;
 80018ce:	230f      	movs	r3, #15
 80018d0:	18fb      	adds	r3, r7, r3
 80018d2:	781b      	ldrb	r3, [r3, #0]
  }
}
 80018d4:	0018      	movs	r0, r3
 80018d6:	46bd      	mov	sp, r7
 80018d8:	b004      	add	sp, #16
 80018da:	bd80      	pop	{r7, pc}

080018dc <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b084      	sub	sp, #16
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80018e4:	210f      	movs	r1, #15
 80018e6:	187b      	adds	r3, r7, r1
 80018e8:	2200      	movs	r2, #0
 80018ea:	701a      	strb	r2, [r3, #0]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	2225      	movs	r2, #37	; 0x25
 80018f0:	5c9b      	ldrb	r3, [r3, r2]
 80018f2:	b2db      	uxtb	r3, r3
 80018f4:	2b02      	cmp	r3, #2
 80018f6:	d006      	beq.n	8001906 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	2204      	movs	r2, #4
 80018fc:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80018fe:	187b      	adds	r3, r7, r1
 8001900:	2201      	movs	r2, #1
 8001902:	701a      	strb	r2, [r3, #0]
 8001904:	e02a      	b.n	800195c <HAL_DMA_Abort_IT+0x80>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	681a      	ldr	r2, [r3, #0]
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	210e      	movs	r1, #14
 8001912:	438a      	bics	r2, r1
 8001914:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	681a      	ldr	r2, [r3, #0]
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	2101      	movs	r1, #1
 8001922:	438a      	bics	r2, r1
 8001924:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800192a:	221c      	movs	r2, #28
 800192c:	401a      	ands	r2, r3
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001932:	2101      	movs	r1, #1
 8001934:	4091      	lsls	r1, r2
 8001936:	000a      	movs	r2, r1
 8001938:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	2225      	movs	r2, #37	; 0x25
 800193e:	2101      	movs	r1, #1
 8001940:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	2224      	movs	r2, #36	; 0x24
 8001946:	2100      	movs	r1, #0
 8001948:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800194e:	2b00      	cmp	r3, #0
 8001950:	d004      	beq.n	800195c <HAL_DMA_Abort_IT+0x80>
    {
      hdma->XferAbortCallback(hdma);
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001956:	687a      	ldr	r2, [r7, #4]
 8001958:	0010      	movs	r0, r2
 800195a:	4798      	blx	r3
    }
  }
  return status;
 800195c:	230f      	movs	r3, #15
 800195e:	18fb      	adds	r3, r7, r3
 8001960:	781b      	ldrb	r3, [r3, #0]
}
 8001962:	0018      	movs	r0, r3
 8001964:	46bd      	mov	sp, r7
 8001966:	b004      	add	sp, #16
 8001968:	bd80      	pop	{r7, pc}

0800196a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800196a:	b580      	push	{r7, lr}
 800196c:	b084      	sub	sp, #16
 800196e:	af00      	add	r7, sp, #0
 8001970:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001986:	221c      	movs	r2, #28
 8001988:	4013      	ands	r3, r2
 800198a:	2204      	movs	r2, #4
 800198c:	409a      	lsls	r2, r3
 800198e:	0013      	movs	r3, r2
 8001990:	68fa      	ldr	r2, [r7, #12]
 8001992:	4013      	ands	r3, r2
 8001994:	d026      	beq.n	80019e4 <HAL_DMA_IRQHandler+0x7a>
 8001996:	68bb      	ldr	r3, [r7, #8]
 8001998:	2204      	movs	r2, #4
 800199a:	4013      	ands	r3, r2
 800199c:	d022      	beq.n	80019e4 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	2220      	movs	r2, #32
 80019a6:	4013      	ands	r3, r2
 80019a8:	d107      	bne.n	80019ba <HAL_DMA_IRQHandler+0x50>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	681a      	ldr	r2, [r3, #0]
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	2104      	movs	r1, #4
 80019b6:	438a      	bics	r2, r1
 80019b8:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1cU);
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019be:	221c      	movs	r2, #28
 80019c0:	401a      	ands	r2, r3
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019c6:	2104      	movs	r1, #4
 80019c8:	4091      	lsls	r1, r2
 80019ca:	000a      	movs	r2, r1
 80019cc:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

     if(hdma->XferHalfCpltCallback != NULL)
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d100      	bne.n	80019d8 <HAL_DMA_IRQHandler+0x6e>
 80019d6:	e071      	b.n	8001abc <HAL_DMA_IRQHandler+0x152>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019dc:	687a      	ldr	r2, [r7, #4]
 80019de:	0010      	movs	r0, r2
 80019e0:	4798      	blx	r3
     if(hdma->XferHalfCpltCallback != NULL)
 80019e2:	e06b      	b.n	8001abc <HAL_DMA_IRQHandler+0x152>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019e8:	221c      	movs	r2, #28
 80019ea:	4013      	ands	r3, r2
 80019ec:	2202      	movs	r2, #2
 80019ee:	409a      	lsls	r2, r3
 80019f0:	0013      	movs	r3, r2
 80019f2:	68fa      	ldr	r2, [r7, #12]
 80019f4:	4013      	ands	r3, r2
 80019f6:	d02d      	beq.n	8001a54 <HAL_DMA_IRQHandler+0xea>
 80019f8:	68bb      	ldr	r3, [r7, #8]
 80019fa:	2202      	movs	r2, #2
 80019fc:	4013      	ands	r3, r2
 80019fe:	d029      	beq.n	8001a54 <HAL_DMA_IRQHandler+0xea>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	2220      	movs	r2, #32
 8001a08:	4013      	ands	r3, r2
 8001a0a:	d10b      	bne.n	8001a24 <HAL_DMA_IRQHandler+0xba>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	681a      	ldr	r2, [r3, #0]
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	210a      	movs	r1, #10
 8001a18:	438a      	bics	r2, r1
 8001a1a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	2225      	movs	r2, #37	; 0x25
 8001a20:	2101      	movs	r1, #1
 8001a22:	5499      	strb	r1, [r3, r2]
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a28:	221c      	movs	r2, #28
 8001a2a:	401a      	ands	r2, r3
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a30:	2102      	movs	r1, #2
 8001a32:	4091      	lsls	r1, r2
 8001a34:	000a      	movs	r2, r1
 8001a36:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	2224      	movs	r2, #36	; 0x24
 8001a3c:	2100      	movs	r1, #0
 8001a3e:	5499      	strb	r1, [r3, r2]

    if(hdma->XferCpltCallback != NULL)
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d039      	beq.n	8001abc <HAL_DMA_IRQHandler+0x152>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a4c:	687a      	ldr	r2, [r7, #4]
 8001a4e:	0010      	movs	r0, r2
 8001a50:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001a52:	e033      	b.n	8001abc <HAL_DMA_IRQHandler+0x152>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TE)))
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a58:	221c      	movs	r2, #28
 8001a5a:	4013      	ands	r3, r2
 8001a5c:	2208      	movs	r2, #8
 8001a5e:	409a      	lsls	r2, r3
 8001a60:	0013      	movs	r3, r2
 8001a62:	68fa      	ldr	r2, [r7, #12]
 8001a64:	4013      	ands	r3, r2
 8001a66:	d02a      	beq.n	8001abe <HAL_DMA_IRQHandler+0x154>
 8001a68:	68bb      	ldr	r3, [r7, #8]
 8001a6a:	2208      	movs	r2, #8
 8001a6c:	4013      	ands	r3, r2
 8001a6e:	d026      	beq.n	8001abe <HAL_DMA_IRQHandler+0x154>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	681a      	ldr	r2, [r3, #0]
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	210e      	movs	r1, #14
 8001a7c:	438a      	bics	r2, r1
 8001a7e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a84:	221c      	movs	r2, #28
 8001a86:	401a      	ands	r2, r3
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a8c:	2101      	movs	r1, #1
 8001a8e:	4091      	lsls	r1, r2
 8001a90:	000a      	movs	r2, r1
 8001a92:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	2201      	movs	r2, #1
 8001a98:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	2225      	movs	r2, #37	; 0x25
 8001a9e:	2101      	movs	r1, #1
 8001aa0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	2224      	movs	r2, #36	; 0x24
 8001aa6:	2100      	movs	r1, #0
 8001aa8:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001aae:	2b00      	cmp	r3, #0
 8001ab0:	d005      	beq.n	8001abe <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ab6:	687a      	ldr	r2, [r7, #4]
 8001ab8:	0010      	movs	r0, r2
 8001aba:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8001abc:	46c0      	nop			; (mov r8, r8)
 8001abe:	46c0      	nop			; (mov r8, r8)
}
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	b004      	add	sp, #16
 8001ac4:	bd80      	pop	{r7, pc}
	...

08001ac8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	b086      	sub	sp, #24
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	6078      	str	r0, [r7, #4]
 8001ad0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8001ada:	2300      	movs	r3, #0
 8001adc:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8001ade:	e14f      	b.n	8001d80 <HAL_GPIO_Init+0x2b8>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001ae0:	683b      	ldr	r3, [r7, #0]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	2101      	movs	r1, #1
 8001ae6:	697a      	ldr	r2, [r7, #20]
 8001ae8:	4091      	lsls	r1, r2
 8001aea:	000a      	movs	r2, r1
 8001aec:	4013      	ands	r3, r2
 8001aee:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d100      	bne.n	8001af8 <HAL_GPIO_Init+0x30>
 8001af6:	e140      	b.n	8001d7a <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001af8:	683b      	ldr	r3, [r7, #0]
 8001afa:	685b      	ldr	r3, [r3, #4]
 8001afc:	2203      	movs	r2, #3
 8001afe:	4013      	ands	r3, r2
 8001b00:	2b01      	cmp	r3, #1
 8001b02:	d005      	beq.n	8001b10 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001b04:	683b      	ldr	r3, [r7, #0]
 8001b06:	685b      	ldr	r3, [r3, #4]
 8001b08:	2203      	movs	r2, #3
 8001b0a:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001b0c:	2b02      	cmp	r3, #2
 8001b0e:	d130      	bne.n	8001b72 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	689b      	ldr	r3, [r3, #8]
 8001b14:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8001b16:	697b      	ldr	r3, [r7, #20]
 8001b18:	005b      	lsls	r3, r3, #1
 8001b1a:	2203      	movs	r2, #3
 8001b1c:	409a      	lsls	r2, r3
 8001b1e:	0013      	movs	r3, r2
 8001b20:	43da      	mvns	r2, r3
 8001b22:	693b      	ldr	r3, [r7, #16]
 8001b24:	4013      	ands	r3, r2
 8001b26:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001b28:	683b      	ldr	r3, [r7, #0]
 8001b2a:	68da      	ldr	r2, [r3, #12]
 8001b2c:	697b      	ldr	r3, [r7, #20]
 8001b2e:	005b      	lsls	r3, r3, #1
 8001b30:	409a      	lsls	r2, r3
 8001b32:	0013      	movs	r3, r2
 8001b34:	693a      	ldr	r2, [r7, #16]
 8001b36:	4313      	orrs	r3, r2
 8001b38:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	693a      	ldr	r2, [r7, #16]
 8001b3e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	685b      	ldr	r3, [r3, #4]
 8001b44:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001b46:	2201      	movs	r2, #1
 8001b48:	697b      	ldr	r3, [r7, #20]
 8001b4a:	409a      	lsls	r2, r3
 8001b4c:	0013      	movs	r3, r2
 8001b4e:	43da      	mvns	r2, r3
 8001b50:	693b      	ldr	r3, [r7, #16]
 8001b52:	4013      	ands	r3, r2
 8001b54:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001b56:	683b      	ldr	r3, [r7, #0]
 8001b58:	685b      	ldr	r3, [r3, #4]
 8001b5a:	091b      	lsrs	r3, r3, #4
 8001b5c:	2201      	movs	r2, #1
 8001b5e:	401a      	ands	r2, r3
 8001b60:	697b      	ldr	r3, [r7, #20]
 8001b62:	409a      	lsls	r2, r3
 8001b64:	0013      	movs	r3, r2
 8001b66:	693a      	ldr	r2, [r7, #16]
 8001b68:	4313      	orrs	r3, r2
 8001b6a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	693a      	ldr	r2, [r7, #16]
 8001b70:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001b72:	683b      	ldr	r3, [r7, #0]
 8001b74:	685b      	ldr	r3, [r3, #4]
 8001b76:	2203      	movs	r2, #3
 8001b78:	4013      	ands	r3, r2
 8001b7a:	2b03      	cmp	r3, #3
 8001b7c:	d017      	beq.n	8001bae <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	68db      	ldr	r3, [r3, #12]
 8001b82:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001b84:	697b      	ldr	r3, [r7, #20]
 8001b86:	005b      	lsls	r3, r3, #1
 8001b88:	2203      	movs	r2, #3
 8001b8a:	409a      	lsls	r2, r3
 8001b8c:	0013      	movs	r3, r2
 8001b8e:	43da      	mvns	r2, r3
 8001b90:	693b      	ldr	r3, [r7, #16]
 8001b92:	4013      	ands	r3, r2
 8001b94:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001b96:	683b      	ldr	r3, [r7, #0]
 8001b98:	689a      	ldr	r2, [r3, #8]
 8001b9a:	697b      	ldr	r3, [r7, #20]
 8001b9c:	005b      	lsls	r3, r3, #1
 8001b9e:	409a      	lsls	r2, r3
 8001ba0:	0013      	movs	r3, r2
 8001ba2:	693a      	ldr	r2, [r7, #16]
 8001ba4:	4313      	orrs	r3, r2
 8001ba6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	693a      	ldr	r2, [r7, #16]
 8001bac:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001bae:	683b      	ldr	r3, [r7, #0]
 8001bb0:	685b      	ldr	r3, [r3, #4]
 8001bb2:	2203      	movs	r2, #3
 8001bb4:	4013      	ands	r3, r2
 8001bb6:	2b02      	cmp	r3, #2
 8001bb8:	d123      	bne.n	8001c02 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001bba:	697b      	ldr	r3, [r7, #20]
 8001bbc:	08da      	lsrs	r2, r3, #3
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	3208      	adds	r2, #8
 8001bc2:	0092      	lsls	r2, r2, #2
 8001bc4:	58d3      	ldr	r3, [r2, r3]
 8001bc6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8001bc8:	697b      	ldr	r3, [r7, #20]
 8001bca:	2207      	movs	r2, #7
 8001bcc:	4013      	ands	r3, r2
 8001bce:	009b      	lsls	r3, r3, #2
 8001bd0:	220f      	movs	r2, #15
 8001bd2:	409a      	lsls	r2, r3
 8001bd4:	0013      	movs	r3, r2
 8001bd6:	43da      	mvns	r2, r3
 8001bd8:	693b      	ldr	r3, [r7, #16]
 8001bda:	4013      	ands	r3, r2
 8001bdc:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8001bde:	683b      	ldr	r3, [r7, #0]
 8001be0:	691a      	ldr	r2, [r3, #16]
 8001be2:	697b      	ldr	r3, [r7, #20]
 8001be4:	2107      	movs	r1, #7
 8001be6:	400b      	ands	r3, r1
 8001be8:	009b      	lsls	r3, r3, #2
 8001bea:	409a      	lsls	r2, r3
 8001bec:	0013      	movs	r3, r2
 8001bee:	693a      	ldr	r2, [r7, #16]
 8001bf0:	4313      	orrs	r3, r2
 8001bf2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001bf4:	697b      	ldr	r3, [r7, #20]
 8001bf6:	08da      	lsrs	r2, r3, #3
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	3208      	adds	r2, #8
 8001bfc:	0092      	lsls	r2, r2, #2
 8001bfe:	6939      	ldr	r1, [r7, #16]
 8001c00:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	681b      	ldr	r3, [r3, #0]
 8001c06:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001c08:	697b      	ldr	r3, [r7, #20]
 8001c0a:	005b      	lsls	r3, r3, #1
 8001c0c:	2203      	movs	r2, #3
 8001c0e:	409a      	lsls	r2, r3
 8001c10:	0013      	movs	r3, r2
 8001c12:	43da      	mvns	r2, r3
 8001c14:	693b      	ldr	r3, [r7, #16]
 8001c16:	4013      	ands	r3, r2
 8001c18:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001c1a:	683b      	ldr	r3, [r7, #0]
 8001c1c:	685b      	ldr	r3, [r3, #4]
 8001c1e:	2203      	movs	r2, #3
 8001c20:	401a      	ands	r2, r3
 8001c22:	697b      	ldr	r3, [r7, #20]
 8001c24:	005b      	lsls	r3, r3, #1
 8001c26:	409a      	lsls	r2, r3
 8001c28:	0013      	movs	r3, r2
 8001c2a:	693a      	ldr	r2, [r7, #16]
 8001c2c:	4313      	orrs	r3, r2
 8001c2e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	693a      	ldr	r2, [r7, #16]
 8001c34:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001c36:	683b      	ldr	r3, [r7, #0]
 8001c38:	685a      	ldr	r2, [r3, #4]
 8001c3a:	23c0      	movs	r3, #192	; 0xc0
 8001c3c:	029b      	lsls	r3, r3, #10
 8001c3e:	4013      	ands	r3, r2
 8001c40:	d100      	bne.n	8001c44 <HAL_GPIO_Init+0x17c>
 8001c42:	e09a      	b.n	8001d7a <HAL_GPIO_Init+0x2b2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c44:	4b54      	ldr	r3, [pc, #336]	; (8001d98 <HAL_GPIO_Init+0x2d0>)
 8001c46:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001c48:	4b53      	ldr	r3, [pc, #332]	; (8001d98 <HAL_GPIO_Init+0x2d0>)
 8001c4a:	2101      	movs	r1, #1
 8001c4c:	430a      	orrs	r2, r1
 8001c4e:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 8001c50:	4a52      	ldr	r2, [pc, #328]	; (8001d9c <HAL_GPIO_Init+0x2d4>)
 8001c52:	697b      	ldr	r3, [r7, #20]
 8001c54:	089b      	lsrs	r3, r3, #2
 8001c56:	3302      	adds	r3, #2
 8001c58:	009b      	lsls	r3, r3, #2
 8001c5a:	589b      	ldr	r3, [r3, r2]
 8001c5c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8001c5e:	697b      	ldr	r3, [r7, #20]
 8001c60:	2203      	movs	r2, #3
 8001c62:	4013      	ands	r3, r2
 8001c64:	009b      	lsls	r3, r3, #2
 8001c66:	220f      	movs	r2, #15
 8001c68:	409a      	lsls	r2, r3
 8001c6a:	0013      	movs	r3, r2
 8001c6c:	43da      	mvns	r2, r3
 8001c6e:	693b      	ldr	r3, [r7, #16]
 8001c70:	4013      	ands	r3, r2
 8001c72:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8001c74:	687a      	ldr	r2, [r7, #4]
 8001c76:	23a0      	movs	r3, #160	; 0xa0
 8001c78:	05db      	lsls	r3, r3, #23
 8001c7a:	429a      	cmp	r2, r3
 8001c7c:	d019      	beq.n	8001cb2 <HAL_GPIO_Init+0x1ea>
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	4a47      	ldr	r2, [pc, #284]	; (8001da0 <HAL_GPIO_Init+0x2d8>)
 8001c82:	4293      	cmp	r3, r2
 8001c84:	d013      	beq.n	8001cae <HAL_GPIO_Init+0x1e6>
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	4a46      	ldr	r2, [pc, #280]	; (8001da4 <HAL_GPIO_Init+0x2dc>)
 8001c8a:	4293      	cmp	r3, r2
 8001c8c:	d00d      	beq.n	8001caa <HAL_GPIO_Init+0x1e2>
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	4a45      	ldr	r2, [pc, #276]	; (8001da8 <HAL_GPIO_Init+0x2e0>)
 8001c92:	4293      	cmp	r3, r2
 8001c94:	d007      	beq.n	8001ca6 <HAL_GPIO_Init+0x1de>
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	4a44      	ldr	r2, [pc, #272]	; (8001dac <HAL_GPIO_Init+0x2e4>)
 8001c9a:	4293      	cmp	r3, r2
 8001c9c:	d101      	bne.n	8001ca2 <HAL_GPIO_Init+0x1da>
 8001c9e:	2305      	movs	r3, #5
 8001ca0:	e008      	b.n	8001cb4 <HAL_GPIO_Init+0x1ec>
 8001ca2:	2306      	movs	r3, #6
 8001ca4:	e006      	b.n	8001cb4 <HAL_GPIO_Init+0x1ec>
 8001ca6:	2303      	movs	r3, #3
 8001ca8:	e004      	b.n	8001cb4 <HAL_GPIO_Init+0x1ec>
 8001caa:	2302      	movs	r3, #2
 8001cac:	e002      	b.n	8001cb4 <HAL_GPIO_Init+0x1ec>
 8001cae:	2301      	movs	r3, #1
 8001cb0:	e000      	b.n	8001cb4 <HAL_GPIO_Init+0x1ec>
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	697a      	ldr	r2, [r7, #20]
 8001cb6:	2103      	movs	r1, #3
 8001cb8:	400a      	ands	r2, r1
 8001cba:	0092      	lsls	r2, r2, #2
 8001cbc:	4093      	lsls	r3, r2
 8001cbe:	693a      	ldr	r2, [r7, #16]
 8001cc0:	4313      	orrs	r3, r2
 8001cc2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001cc4:	4935      	ldr	r1, [pc, #212]	; (8001d9c <HAL_GPIO_Init+0x2d4>)
 8001cc6:	697b      	ldr	r3, [r7, #20]
 8001cc8:	089b      	lsrs	r3, r3, #2
 8001cca:	3302      	adds	r3, #2
 8001ccc:	009b      	lsls	r3, r3, #2
 8001cce:	693a      	ldr	r2, [r7, #16]
 8001cd0:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001cd2:	4b37      	ldr	r3, [pc, #220]	; (8001db0 <HAL_GPIO_Init+0x2e8>)
 8001cd4:	689b      	ldr	r3, [r3, #8]
 8001cd6:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	43da      	mvns	r2, r3
 8001cdc:	693b      	ldr	r3, [r7, #16]
 8001cde:	4013      	ands	r3, r2
 8001ce0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001ce2:	683b      	ldr	r3, [r7, #0]
 8001ce4:	685a      	ldr	r2, [r3, #4]
 8001ce6:	2380      	movs	r3, #128	; 0x80
 8001ce8:	035b      	lsls	r3, r3, #13
 8001cea:	4013      	ands	r3, r2
 8001cec:	d003      	beq.n	8001cf6 <HAL_GPIO_Init+0x22e>
        {
          temp |= iocurrent;
 8001cee:	693a      	ldr	r2, [r7, #16]
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	4313      	orrs	r3, r2
 8001cf4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001cf6:	4b2e      	ldr	r3, [pc, #184]	; (8001db0 <HAL_GPIO_Init+0x2e8>)
 8001cf8:	693a      	ldr	r2, [r7, #16]
 8001cfa:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001cfc:	4b2c      	ldr	r3, [pc, #176]	; (8001db0 <HAL_GPIO_Init+0x2e8>)
 8001cfe:	68db      	ldr	r3, [r3, #12]
 8001d00:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	43da      	mvns	r2, r3
 8001d06:	693b      	ldr	r3, [r7, #16]
 8001d08:	4013      	ands	r3, r2
 8001d0a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001d0c:	683b      	ldr	r3, [r7, #0]
 8001d0e:	685a      	ldr	r2, [r3, #4]
 8001d10:	2380      	movs	r3, #128	; 0x80
 8001d12:	039b      	lsls	r3, r3, #14
 8001d14:	4013      	ands	r3, r2
 8001d16:	d003      	beq.n	8001d20 <HAL_GPIO_Init+0x258>
        {
          temp |= iocurrent;
 8001d18:	693a      	ldr	r2, [r7, #16]
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	4313      	orrs	r3, r2
 8001d1e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001d20:	4b23      	ldr	r3, [pc, #140]	; (8001db0 <HAL_GPIO_Init+0x2e8>)
 8001d22:	693a      	ldr	r2, [r7, #16]
 8001d24:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 8001d26:	4b22      	ldr	r3, [pc, #136]	; (8001db0 <HAL_GPIO_Init+0x2e8>)
 8001d28:	685b      	ldr	r3, [r3, #4]
 8001d2a:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	43da      	mvns	r2, r3
 8001d30:	693b      	ldr	r3, [r7, #16]
 8001d32:	4013      	ands	r3, r2
 8001d34:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001d36:	683b      	ldr	r3, [r7, #0]
 8001d38:	685a      	ldr	r2, [r3, #4]
 8001d3a:	2380      	movs	r3, #128	; 0x80
 8001d3c:	029b      	lsls	r3, r3, #10
 8001d3e:	4013      	ands	r3, r2
 8001d40:	d003      	beq.n	8001d4a <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001d42:	693a      	ldr	r2, [r7, #16]
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	4313      	orrs	r3, r2
 8001d48:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001d4a:	4b19      	ldr	r3, [pc, #100]	; (8001db0 <HAL_GPIO_Init+0x2e8>)
 8001d4c:	693a      	ldr	r2, [r7, #16]
 8001d4e:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001d50:	4b17      	ldr	r3, [pc, #92]	; (8001db0 <HAL_GPIO_Init+0x2e8>)
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	43da      	mvns	r2, r3
 8001d5a:	693b      	ldr	r3, [r7, #16]
 8001d5c:	4013      	ands	r3, r2
 8001d5e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001d60:	683b      	ldr	r3, [r7, #0]
 8001d62:	685a      	ldr	r2, [r3, #4]
 8001d64:	2380      	movs	r3, #128	; 0x80
 8001d66:	025b      	lsls	r3, r3, #9
 8001d68:	4013      	ands	r3, r2
 8001d6a:	d003      	beq.n	8001d74 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001d6c:	693a      	ldr	r2, [r7, #16]
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	4313      	orrs	r3, r2
 8001d72:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001d74:	4b0e      	ldr	r3, [pc, #56]	; (8001db0 <HAL_GPIO_Init+0x2e8>)
 8001d76:	693a      	ldr	r2, [r7, #16]
 8001d78:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 8001d7a:	697b      	ldr	r3, [r7, #20]
 8001d7c:	3301      	adds	r3, #1
 8001d7e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8001d80:	683b      	ldr	r3, [r7, #0]
 8001d82:	681a      	ldr	r2, [r3, #0]
 8001d84:	697b      	ldr	r3, [r7, #20]
 8001d86:	40da      	lsrs	r2, r3
 8001d88:	1e13      	subs	r3, r2, #0
 8001d8a:	d000      	beq.n	8001d8e <HAL_GPIO_Init+0x2c6>
 8001d8c:	e6a8      	b.n	8001ae0 <HAL_GPIO_Init+0x18>
  }
}
 8001d8e:	46c0      	nop			; (mov r8, r8)
 8001d90:	46c0      	nop			; (mov r8, r8)
 8001d92:	46bd      	mov	sp, r7
 8001d94:	b006      	add	sp, #24
 8001d96:	bd80      	pop	{r7, pc}
 8001d98:	40021000 	.word	0x40021000
 8001d9c:	40010000 	.word	0x40010000
 8001da0:	50000400 	.word	0x50000400
 8001da4:	50000800 	.word	0x50000800
 8001da8:	50000c00 	.word	0x50000c00
 8001dac:	50001c00 	.word	0x50001c00
 8001db0:	40010400 	.word	0x40010400

08001db4 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b082      	sub	sp, #8
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	6078      	str	r0, [r7, #4]
 8001dbc:	0008      	movs	r0, r1
 8001dbe:	0011      	movs	r1, r2
 8001dc0:	1cbb      	adds	r3, r7, #2
 8001dc2:	1c02      	adds	r2, r0, #0
 8001dc4:	801a      	strh	r2, [r3, #0]
 8001dc6:	1c7b      	adds	r3, r7, #1
 8001dc8:	1c0a      	adds	r2, r1, #0
 8001dca:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001dcc:	1c7b      	adds	r3, r7, #1
 8001dce:	781b      	ldrb	r3, [r3, #0]
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d004      	beq.n	8001dde <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001dd4:	1cbb      	adds	r3, r7, #2
 8001dd6:	881a      	ldrh	r2, [r3, #0]
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 8001ddc:	e003      	b.n	8001de6 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 8001dde:	1cbb      	adds	r3, r7, #2
 8001de0:	881a      	ldrh	r2, [r3, #0]
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001de6:	46c0      	nop			; (mov r8, r8)
 8001de8:	46bd      	mov	sp, r7
 8001dea:	b002      	add	sp, #8
 8001dec:	bd80      	pop	{r7, pc}

08001dee <HAL_GPIO_TogglePin>:
  *                All port bits are not necessarily available on all GPIOs.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001dee:	b580      	push	{r7, lr}
 8001df0:	b084      	sub	sp, #16
 8001df2:	af00      	add	r7, sp, #0
 8001df4:	6078      	str	r0, [r7, #4]
 8001df6:	000a      	movs	r2, r1
 8001df8:	1cbb      	adds	r3, r7, #2
 8001dfa:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	695b      	ldr	r3, [r3, #20]
 8001e00:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001e02:	1cbb      	adds	r3, r7, #2
 8001e04:	881b      	ldrh	r3, [r3, #0]
 8001e06:	68fa      	ldr	r2, [r7, #12]
 8001e08:	4013      	ands	r3, r2
 8001e0a:	041a      	lsls	r2, r3, #16
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	43db      	mvns	r3, r3
 8001e10:	1cb9      	adds	r1, r7, #2
 8001e12:	8809      	ldrh	r1, [r1, #0]
 8001e14:	400b      	ands	r3, r1
 8001e16:	431a      	orrs	r2, r3
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	619a      	str	r2, [r3, #24]
}
 8001e1c:	46c0      	nop			; (mov r8, r8)
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	b004      	add	sp, #16
 8001e22:	bd80      	pop	{r7, pc}

08001e24 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001e24:	b5b0      	push	{r4, r5, r7, lr}
 8001e26:	b08a      	sub	sp, #40	; 0x28
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d102      	bne.n	8001e38 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8001e32:	2301      	movs	r3, #1
 8001e34:	f000 fb5a 	bl	80024ec <HAL_RCC_OscConfig+0x6c8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001e38:	4bce      	ldr	r3, [pc, #824]	; (8002174 <HAL_RCC_OscConfig+0x350>)
 8001e3a:	68db      	ldr	r3, [r3, #12]
 8001e3c:	220c      	movs	r2, #12
 8001e3e:	4013      	ands	r3, r2
 8001e40:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001e42:	4bcc      	ldr	r3, [pc, #816]	; (8002174 <HAL_RCC_OscConfig+0x350>)
 8001e44:	68da      	ldr	r2, [r3, #12]
 8001e46:	2380      	movs	r3, #128	; 0x80
 8001e48:	025b      	lsls	r3, r3, #9
 8001e4a:	4013      	ands	r3, r2
 8001e4c:	61fb      	str	r3, [r7, #28]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	2201      	movs	r2, #1
 8001e54:	4013      	ands	r3, r2
 8001e56:	d100      	bne.n	8001e5a <HAL_RCC_OscConfig+0x36>
 8001e58:	e07c      	b.n	8001f54 <HAL_RCC_OscConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001e5a:	6a3b      	ldr	r3, [r7, #32]
 8001e5c:	2b08      	cmp	r3, #8
 8001e5e:	d007      	beq.n	8001e70 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8001e60:	6a3b      	ldr	r3, [r7, #32]
 8001e62:	2b0c      	cmp	r3, #12
 8001e64:	d111      	bne.n	8001e8a <HAL_RCC_OscConfig+0x66>
 8001e66:	69fa      	ldr	r2, [r7, #28]
 8001e68:	2380      	movs	r3, #128	; 0x80
 8001e6a:	025b      	lsls	r3, r3, #9
 8001e6c:	429a      	cmp	r2, r3
 8001e6e:	d10c      	bne.n	8001e8a <HAL_RCC_OscConfig+0x66>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e70:	4bc0      	ldr	r3, [pc, #768]	; (8002174 <HAL_RCC_OscConfig+0x350>)
 8001e72:	681a      	ldr	r2, [r3, #0]
 8001e74:	2380      	movs	r3, #128	; 0x80
 8001e76:	029b      	lsls	r3, r3, #10
 8001e78:	4013      	ands	r3, r2
 8001e7a:	d100      	bne.n	8001e7e <HAL_RCC_OscConfig+0x5a>
 8001e7c:	e069      	b.n	8001f52 <HAL_RCC_OscConfig+0x12e>
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	685b      	ldr	r3, [r3, #4]
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d165      	bne.n	8001f52 <HAL_RCC_OscConfig+0x12e>
      {
        return HAL_ERROR;
 8001e86:	2301      	movs	r3, #1
 8001e88:	e330      	b.n	80024ec <HAL_RCC_OscConfig+0x6c8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	685a      	ldr	r2, [r3, #4]
 8001e8e:	2380      	movs	r3, #128	; 0x80
 8001e90:	025b      	lsls	r3, r3, #9
 8001e92:	429a      	cmp	r2, r3
 8001e94:	d107      	bne.n	8001ea6 <HAL_RCC_OscConfig+0x82>
 8001e96:	4bb7      	ldr	r3, [pc, #732]	; (8002174 <HAL_RCC_OscConfig+0x350>)
 8001e98:	681a      	ldr	r2, [r3, #0]
 8001e9a:	4bb6      	ldr	r3, [pc, #728]	; (8002174 <HAL_RCC_OscConfig+0x350>)
 8001e9c:	2180      	movs	r1, #128	; 0x80
 8001e9e:	0249      	lsls	r1, r1, #9
 8001ea0:	430a      	orrs	r2, r1
 8001ea2:	601a      	str	r2, [r3, #0]
 8001ea4:	e027      	b.n	8001ef6 <HAL_RCC_OscConfig+0xd2>
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	685a      	ldr	r2, [r3, #4]
 8001eaa:	23a0      	movs	r3, #160	; 0xa0
 8001eac:	02db      	lsls	r3, r3, #11
 8001eae:	429a      	cmp	r2, r3
 8001eb0:	d10e      	bne.n	8001ed0 <HAL_RCC_OscConfig+0xac>
 8001eb2:	4bb0      	ldr	r3, [pc, #704]	; (8002174 <HAL_RCC_OscConfig+0x350>)
 8001eb4:	681a      	ldr	r2, [r3, #0]
 8001eb6:	4baf      	ldr	r3, [pc, #700]	; (8002174 <HAL_RCC_OscConfig+0x350>)
 8001eb8:	2180      	movs	r1, #128	; 0x80
 8001eba:	02c9      	lsls	r1, r1, #11
 8001ebc:	430a      	orrs	r2, r1
 8001ebe:	601a      	str	r2, [r3, #0]
 8001ec0:	4bac      	ldr	r3, [pc, #688]	; (8002174 <HAL_RCC_OscConfig+0x350>)
 8001ec2:	681a      	ldr	r2, [r3, #0]
 8001ec4:	4bab      	ldr	r3, [pc, #684]	; (8002174 <HAL_RCC_OscConfig+0x350>)
 8001ec6:	2180      	movs	r1, #128	; 0x80
 8001ec8:	0249      	lsls	r1, r1, #9
 8001eca:	430a      	orrs	r2, r1
 8001ecc:	601a      	str	r2, [r3, #0]
 8001ece:	e012      	b.n	8001ef6 <HAL_RCC_OscConfig+0xd2>
 8001ed0:	4ba8      	ldr	r3, [pc, #672]	; (8002174 <HAL_RCC_OscConfig+0x350>)
 8001ed2:	681a      	ldr	r2, [r3, #0]
 8001ed4:	4ba7      	ldr	r3, [pc, #668]	; (8002174 <HAL_RCC_OscConfig+0x350>)
 8001ed6:	49a8      	ldr	r1, [pc, #672]	; (8002178 <HAL_RCC_OscConfig+0x354>)
 8001ed8:	400a      	ands	r2, r1
 8001eda:	601a      	str	r2, [r3, #0]
 8001edc:	4ba5      	ldr	r3, [pc, #660]	; (8002174 <HAL_RCC_OscConfig+0x350>)
 8001ede:	681a      	ldr	r2, [r3, #0]
 8001ee0:	2380      	movs	r3, #128	; 0x80
 8001ee2:	025b      	lsls	r3, r3, #9
 8001ee4:	4013      	ands	r3, r2
 8001ee6:	60fb      	str	r3, [r7, #12]
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	4ba2      	ldr	r3, [pc, #648]	; (8002174 <HAL_RCC_OscConfig+0x350>)
 8001eec:	681a      	ldr	r2, [r3, #0]
 8001eee:	4ba1      	ldr	r3, [pc, #644]	; (8002174 <HAL_RCC_OscConfig+0x350>)
 8001ef0:	49a2      	ldr	r1, [pc, #648]	; (800217c <HAL_RCC_OscConfig+0x358>)
 8001ef2:	400a      	ands	r2, r1
 8001ef4:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	685b      	ldr	r3, [r3, #4]
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d014      	beq.n	8001f28 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001efe:	f7ff f90f 	bl	8001120 <HAL_GetTick>
 8001f02:	0003      	movs	r3, r0
 8001f04:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001f06:	e008      	b.n	8001f1a <HAL_RCC_OscConfig+0xf6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001f08:	f7ff f90a 	bl	8001120 <HAL_GetTick>
 8001f0c:	0002      	movs	r2, r0
 8001f0e:	69bb      	ldr	r3, [r7, #24]
 8001f10:	1ad3      	subs	r3, r2, r3
 8001f12:	2b64      	cmp	r3, #100	; 0x64
 8001f14:	d901      	bls.n	8001f1a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001f16:	2303      	movs	r3, #3
 8001f18:	e2e8      	b.n	80024ec <HAL_RCC_OscConfig+0x6c8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001f1a:	4b96      	ldr	r3, [pc, #600]	; (8002174 <HAL_RCC_OscConfig+0x350>)
 8001f1c:	681a      	ldr	r2, [r3, #0]
 8001f1e:	2380      	movs	r3, #128	; 0x80
 8001f20:	029b      	lsls	r3, r3, #10
 8001f22:	4013      	ands	r3, r2
 8001f24:	d0f0      	beq.n	8001f08 <HAL_RCC_OscConfig+0xe4>
 8001f26:	e015      	b.n	8001f54 <HAL_RCC_OscConfig+0x130>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f28:	f7ff f8fa 	bl	8001120 <HAL_GetTick>
 8001f2c:	0003      	movs	r3, r0
 8001f2e:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001f30:	e008      	b.n	8001f44 <HAL_RCC_OscConfig+0x120>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001f32:	f7ff f8f5 	bl	8001120 <HAL_GetTick>
 8001f36:	0002      	movs	r2, r0
 8001f38:	69bb      	ldr	r3, [r7, #24]
 8001f3a:	1ad3      	subs	r3, r2, r3
 8001f3c:	2b64      	cmp	r3, #100	; 0x64
 8001f3e:	d901      	bls.n	8001f44 <HAL_RCC_OscConfig+0x120>
          {
            return HAL_TIMEOUT;
 8001f40:	2303      	movs	r3, #3
 8001f42:	e2d3      	b.n	80024ec <HAL_RCC_OscConfig+0x6c8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8001f44:	4b8b      	ldr	r3, [pc, #556]	; (8002174 <HAL_RCC_OscConfig+0x350>)
 8001f46:	681a      	ldr	r2, [r3, #0]
 8001f48:	2380      	movs	r3, #128	; 0x80
 8001f4a:	029b      	lsls	r3, r3, #10
 8001f4c:	4013      	ands	r3, r2
 8001f4e:	d1f0      	bne.n	8001f32 <HAL_RCC_OscConfig+0x10e>
 8001f50:	e000      	b.n	8001f54 <HAL_RCC_OscConfig+0x130>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f52:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	2202      	movs	r2, #2
 8001f5a:	4013      	ands	r3, r2
 8001f5c:	d100      	bne.n	8001f60 <HAL_RCC_OscConfig+0x13c>
 8001f5e:	e08b      	b.n	8002078 <HAL_RCC_OscConfig+0x254>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	68db      	ldr	r3, [r3, #12]
 8001f64:	617b      	str	r3, [r7, #20]
      hsi_state &= ~RCC_CR_HSIOUTEN;
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001f66:	6a3b      	ldr	r3, [r7, #32]
 8001f68:	2b04      	cmp	r3, #4
 8001f6a:	d005      	beq.n	8001f78 <HAL_RCC_OscConfig+0x154>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001f6c:	6a3b      	ldr	r3, [r7, #32]
 8001f6e:	2b0c      	cmp	r3, #12
 8001f70:	d13e      	bne.n	8001ff0 <HAL_RCC_OscConfig+0x1cc>
 8001f72:	69fb      	ldr	r3, [r7, #28]
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d13b      	bne.n	8001ff0 <HAL_RCC_OscConfig+0x1cc>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8001f78:	4b7e      	ldr	r3, [pc, #504]	; (8002174 <HAL_RCC_OscConfig+0x350>)
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	2204      	movs	r2, #4
 8001f7e:	4013      	ands	r3, r2
 8001f80:	d004      	beq.n	8001f8c <HAL_RCC_OscConfig+0x168>
 8001f82:	697b      	ldr	r3, [r7, #20]
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d101      	bne.n	8001f8c <HAL_RCC_OscConfig+0x168>
      {
        return HAL_ERROR;
 8001f88:	2301      	movs	r3, #1
 8001f8a:	e2af      	b.n	80024ec <HAL_RCC_OscConfig+0x6c8>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f8c:	4b79      	ldr	r3, [pc, #484]	; (8002174 <HAL_RCC_OscConfig+0x350>)
 8001f8e:	685b      	ldr	r3, [r3, #4]
 8001f90:	4a7b      	ldr	r2, [pc, #492]	; (8002180 <HAL_RCC_OscConfig+0x35c>)
 8001f92:	4013      	ands	r3, r2
 8001f94:	0019      	movs	r1, r3
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	691b      	ldr	r3, [r3, #16]
 8001f9a:	021a      	lsls	r2, r3, #8
 8001f9c:	4b75      	ldr	r3, [pc, #468]	; (8002174 <HAL_RCC_OscConfig+0x350>)
 8001f9e:	430a      	orrs	r2, r1
 8001fa0:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001fa2:	4b74      	ldr	r3, [pc, #464]	; (8002174 <HAL_RCC_OscConfig+0x350>)
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	2209      	movs	r2, #9
 8001fa8:	4393      	bics	r3, r2
 8001faa:	0019      	movs	r1, r3
 8001fac:	4b71      	ldr	r3, [pc, #452]	; (8002174 <HAL_RCC_OscConfig+0x350>)
 8001fae:	697a      	ldr	r2, [r7, #20]
 8001fb0:	430a      	orrs	r2, r1
 8001fb2:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001fb4:	f000 fc7a 	bl	80028ac <HAL_RCC_GetSysClockFreq>
 8001fb8:	0001      	movs	r1, r0
 8001fba:	4b6e      	ldr	r3, [pc, #440]	; (8002174 <HAL_RCC_OscConfig+0x350>)
 8001fbc:	68db      	ldr	r3, [r3, #12]
 8001fbe:	091b      	lsrs	r3, r3, #4
 8001fc0:	220f      	movs	r2, #15
 8001fc2:	4013      	ands	r3, r2
 8001fc4:	4a6f      	ldr	r2, [pc, #444]	; (8002184 <HAL_RCC_OscConfig+0x360>)
 8001fc6:	5cd3      	ldrb	r3, [r2, r3]
 8001fc8:	000a      	movs	r2, r1
 8001fca:	40da      	lsrs	r2, r3
 8001fcc:	4b6e      	ldr	r3, [pc, #440]	; (8002188 <HAL_RCC_OscConfig+0x364>)
 8001fce:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8001fd0:	4b6e      	ldr	r3, [pc, #440]	; (800218c <HAL_RCC_OscConfig+0x368>)
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	2513      	movs	r5, #19
 8001fd6:	197c      	adds	r4, r7, r5
 8001fd8:	0018      	movs	r0, r3
 8001fda:	f7ff f85b 	bl	8001094 <HAL_InitTick>
 8001fde:	0003      	movs	r3, r0
 8001fe0:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8001fe2:	197b      	adds	r3, r7, r5
 8001fe4:	781b      	ldrb	r3, [r3, #0]
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d046      	beq.n	8002078 <HAL_RCC_OscConfig+0x254>
      {
        return status;
 8001fea:	197b      	adds	r3, r7, r5
 8001fec:	781b      	ldrb	r3, [r3, #0]
 8001fee:	e27d      	b.n	80024ec <HAL_RCC_OscConfig+0x6c8>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8001ff0:	697b      	ldr	r3, [r7, #20]
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d027      	beq.n	8002046 <HAL_RCC_OscConfig+0x222>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001ff6:	4b5f      	ldr	r3, [pc, #380]	; (8002174 <HAL_RCC_OscConfig+0x350>)
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	2209      	movs	r2, #9
 8001ffc:	4393      	bics	r3, r2
 8001ffe:	0019      	movs	r1, r3
 8002000:	4b5c      	ldr	r3, [pc, #368]	; (8002174 <HAL_RCC_OscConfig+0x350>)
 8002002:	697a      	ldr	r2, [r7, #20]
 8002004:	430a      	orrs	r2, r1
 8002006:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002008:	f7ff f88a 	bl	8001120 <HAL_GetTick>
 800200c:	0003      	movs	r3, r0
 800200e:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002010:	e008      	b.n	8002024 <HAL_RCC_OscConfig+0x200>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002012:	f7ff f885 	bl	8001120 <HAL_GetTick>
 8002016:	0002      	movs	r2, r0
 8002018:	69bb      	ldr	r3, [r7, #24]
 800201a:	1ad3      	subs	r3, r2, r3
 800201c:	2b02      	cmp	r3, #2
 800201e:	d901      	bls.n	8002024 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8002020:	2303      	movs	r3, #3
 8002022:	e263      	b.n	80024ec <HAL_RCC_OscConfig+0x6c8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002024:	4b53      	ldr	r3, [pc, #332]	; (8002174 <HAL_RCC_OscConfig+0x350>)
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	2204      	movs	r2, #4
 800202a:	4013      	ands	r3, r2
 800202c:	d0f1      	beq.n	8002012 <HAL_RCC_OscConfig+0x1ee>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800202e:	4b51      	ldr	r3, [pc, #324]	; (8002174 <HAL_RCC_OscConfig+0x350>)
 8002030:	685b      	ldr	r3, [r3, #4]
 8002032:	4a53      	ldr	r2, [pc, #332]	; (8002180 <HAL_RCC_OscConfig+0x35c>)
 8002034:	4013      	ands	r3, r2
 8002036:	0019      	movs	r1, r3
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	691b      	ldr	r3, [r3, #16]
 800203c:	021a      	lsls	r2, r3, #8
 800203e:	4b4d      	ldr	r3, [pc, #308]	; (8002174 <HAL_RCC_OscConfig+0x350>)
 8002040:	430a      	orrs	r2, r1
 8002042:	605a      	str	r2, [r3, #4]
 8002044:	e018      	b.n	8002078 <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002046:	4b4b      	ldr	r3, [pc, #300]	; (8002174 <HAL_RCC_OscConfig+0x350>)
 8002048:	681a      	ldr	r2, [r3, #0]
 800204a:	4b4a      	ldr	r3, [pc, #296]	; (8002174 <HAL_RCC_OscConfig+0x350>)
 800204c:	2101      	movs	r1, #1
 800204e:	438a      	bics	r2, r1
 8002050:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002052:	f7ff f865 	bl	8001120 <HAL_GetTick>
 8002056:	0003      	movs	r3, r0
 8002058:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800205a:	e008      	b.n	800206e <HAL_RCC_OscConfig+0x24a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800205c:	f7ff f860 	bl	8001120 <HAL_GetTick>
 8002060:	0002      	movs	r2, r0
 8002062:	69bb      	ldr	r3, [r7, #24]
 8002064:	1ad3      	subs	r3, r2, r3
 8002066:	2b02      	cmp	r3, #2
 8002068:	d901      	bls.n	800206e <HAL_RCC_OscConfig+0x24a>
          {
            return HAL_TIMEOUT;
 800206a:	2303      	movs	r3, #3
 800206c:	e23e      	b.n	80024ec <HAL_RCC_OscConfig+0x6c8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800206e:	4b41      	ldr	r3, [pc, #260]	; (8002174 <HAL_RCC_OscConfig+0x350>)
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	2204      	movs	r2, #4
 8002074:	4013      	ands	r3, r2
 8002076:	d1f1      	bne.n	800205c <HAL_RCC_OscConfig+0x238>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	2210      	movs	r2, #16
 800207e:	4013      	ands	r3, r2
 8002080:	d100      	bne.n	8002084 <HAL_RCC_OscConfig+0x260>
 8002082:	e0a1      	b.n	80021c8 <HAL_RCC_OscConfig+0x3a4>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002084:	6a3b      	ldr	r3, [r7, #32]
 8002086:	2b00      	cmp	r3, #0
 8002088:	d140      	bne.n	800210c <HAL_RCC_OscConfig+0x2e8>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800208a:	4b3a      	ldr	r3, [pc, #232]	; (8002174 <HAL_RCC_OscConfig+0x350>)
 800208c:	681a      	ldr	r2, [r3, #0]
 800208e:	2380      	movs	r3, #128	; 0x80
 8002090:	009b      	lsls	r3, r3, #2
 8002092:	4013      	ands	r3, r2
 8002094:	d005      	beq.n	80020a2 <HAL_RCC_OscConfig+0x27e>
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	699b      	ldr	r3, [r3, #24]
 800209a:	2b00      	cmp	r3, #0
 800209c:	d101      	bne.n	80020a2 <HAL_RCC_OscConfig+0x27e>
      {
        return HAL_ERROR;
 800209e:	2301      	movs	r3, #1
 80020a0:	e224      	b.n	80024ec <HAL_RCC_OscConfig+0x6c8>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80020a2:	4b34      	ldr	r3, [pc, #208]	; (8002174 <HAL_RCC_OscConfig+0x350>)
 80020a4:	685b      	ldr	r3, [r3, #4]
 80020a6:	4a3a      	ldr	r2, [pc, #232]	; (8002190 <HAL_RCC_OscConfig+0x36c>)
 80020a8:	4013      	ands	r3, r2
 80020aa:	0019      	movs	r1, r3
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	6a1a      	ldr	r2, [r3, #32]
 80020b0:	4b30      	ldr	r3, [pc, #192]	; (8002174 <HAL_RCC_OscConfig+0x350>)
 80020b2:	430a      	orrs	r2, r1
 80020b4:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80020b6:	4b2f      	ldr	r3, [pc, #188]	; (8002174 <HAL_RCC_OscConfig+0x350>)
 80020b8:	685b      	ldr	r3, [r3, #4]
 80020ba:	021b      	lsls	r3, r3, #8
 80020bc:	0a19      	lsrs	r1, r3, #8
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	69db      	ldr	r3, [r3, #28]
 80020c2:	061a      	lsls	r2, r3, #24
 80020c4:	4b2b      	ldr	r3, [pc, #172]	; (8002174 <HAL_RCC_OscConfig+0x350>)
 80020c6:	430a      	orrs	r2, r1
 80020c8:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	6a1b      	ldr	r3, [r3, #32]
 80020ce:	0b5b      	lsrs	r3, r3, #13
 80020d0:	3301      	adds	r3, #1
 80020d2:	2280      	movs	r2, #128	; 0x80
 80020d4:	0212      	lsls	r2, r2, #8
 80020d6:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 80020d8:	4b26      	ldr	r3, [pc, #152]	; (8002174 <HAL_RCC_OscConfig+0x350>)
 80020da:	68db      	ldr	r3, [r3, #12]
 80020dc:	091b      	lsrs	r3, r3, #4
 80020de:	210f      	movs	r1, #15
 80020e0:	400b      	ands	r3, r1
 80020e2:	4928      	ldr	r1, [pc, #160]	; (8002184 <HAL_RCC_OscConfig+0x360>)
 80020e4:	5ccb      	ldrb	r3, [r1, r3]
 80020e6:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80020e8:	4b27      	ldr	r3, [pc, #156]	; (8002188 <HAL_RCC_OscConfig+0x364>)
 80020ea:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 80020ec:	4b27      	ldr	r3, [pc, #156]	; (800218c <HAL_RCC_OscConfig+0x368>)
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	2513      	movs	r5, #19
 80020f2:	197c      	adds	r4, r7, r5
 80020f4:	0018      	movs	r0, r3
 80020f6:	f7fe ffcd 	bl	8001094 <HAL_InitTick>
 80020fa:	0003      	movs	r3, r0
 80020fc:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 80020fe:	197b      	adds	r3, r7, r5
 8002100:	781b      	ldrb	r3, [r3, #0]
 8002102:	2b00      	cmp	r3, #0
 8002104:	d060      	beq.n	80021c8 <HAL_RCC_OscConfig+0x3a4>
        {
          return status;
 8002106:	197b      	adds	r3, r7, r5
 8002108:	781b      	ldrb	r3, [r3, #0]
 800210a:	e1ef      	b.n	80024ec <HAL_RCC_OscConfig+0x6c8>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	699b      	ldr	r3, [r3, #24]
 8002110:	2b00      	cmp	r3, #0
 8002112:	d03f      	beq.n	8002194 <HAL_RCC_OscConfig+0x370>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002114:	4b17      	ldr	r3, [pc, #92]	; (8002174 <HAL_RCC_OscConfig+0x350>)
 8002116:	681a      	ldr	r2, [r3, #0]
 8002118:	4b16      	ldr	r3, [pc, #88]	; (8002174 <HAL_RCC_OscConfig+0x350>)
 800211a:	2180      	movs	r1, #128	; 0x80
 800211c:	0049      	lsls	r1, r1, #1
 800211e:	430a      	orrs	r2, r1
 8002120:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002122:	f7fe fffd 	bl	8001120 <HAL_GetTick>
 8002126:	0003      	movs	r3, r0
 8002128:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800212a:	e008      	b.n	800213e <HAL_RCC_OscConfig+0x31a>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800212c:	f7fe fff8 	bl	8001120 <HAL_GetTick>
 8002130:	0002      	movs	r2, r0
 8002132:	69bb      	ldr	r3, [r7, #24]
 8002134:	1ad3      	subs	r3, r2, r3
 8002136:	2b02      	cmp	r3, #2
 8002138:	d901      	bls.n	800213e <HAL_RCC_OscConfig+0x31a>
          {
            return HAL_TIMEOUT;
 800213a:	2303      	movs	r3, #3
 800213c:	e1d6      	b.n	80024ec <HAL_RCC_OscConfig+0x6c8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800213e:	4b0d      	ldr	r3, [pc, #52]	; (8002174 <HAL_RCC_OscConfig+0x350>)
 8002140:	681a      	ldr	r2, [r3, #0]
 8002142:	2380      	movs	r3, #128	; 0x80
 8002144:	009b      	lsls	r3, r3, #2
 8002146:	4013      	ands	r3, r2
 8002148:	d0f0      	beq.n	800212c <HAL_RCC_OscConfig+0x308>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800214a:	4b0a      	ldr	r3, [pc, #40]	; (8002174 <HAL_RCC_OscConfig+0x350>)
 800214c:	685b      	ldr	r3, [r3, #4]
 800214e:	4a10      	ldr	r2, [pc, #64]	; (8002190 <HAL_RCC_OscConfig+0x36c>)
 8002150:	4013      	ands	r3, r2
 8002152:	0019      	movs	r1, r3
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	6a1a      	ldr	r2, [r3, #32]
 8002158:	4b06      	ldr	r3, [pc, #24]	; (8002174 <HAL_RCC_OscConfig+0x350>)
 800215a:	430a      	orrs	r2, r1
 800215c:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800215e:	4b05      	ldr	r3, [pc, #20]	; (8002174 <HAL_RCC_OscConfig+0x350>)
 8002160:	685b      	ldr	r3, [r3, #4]
 8002162:	021b      	lsls	r3, r3, #8
 8002164:	0a19      	lsrs	r1, r3, #8
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	69db      	ldr	r3, [r3, #28]
 800216a:	061a      	lsls	r2, r3, #24
 800216c:	4b01      	ldr	r3, [pc, #4]	; (8002174 <HAL_RCC_OscConfig+0x350>)
 800216e:	430a      	orrs	r2, r1
 8002170:	605a      	str	r2, [r3, #4]
 8002172:	e029      	b.n	80021c8 <HAL_RCC_OscConfig+0x3a4>
 8002174:	40021000 	.word	0x40021000
 8002178:	fffeffff 	.word	0xfffeffff
 800217c:	fffbffff 	.word	0xfffbffff
 8002180:	ffffe0ff 	.word	0xffffe0ff
 8002184:	08004b74 	.word	0x08004b74
 8002188:	20000000 	.word	0x20000000
 800218c:	20000004 	.word	0x20000004
 8002190:	ffff1fff 	.word	0xffff1fff
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002194:	4bbe      	ldr	r3, [pc, #760]	; (8002490 <HAL_RCC_OscConfig+0x66c>)
 8002196:	681a      	ldr	r2, [r3, #0]
 8002198:	4bbd      	ldr	r3, [pc, #756]	; (8002490 <HAL_RCC_OscConfig+0x66c>)
 800219a:	49be      	ldr	r1, [pc, #760]	; (8002494 <HAL_RCC_OscConfig+0x670>)
 800219c:	400a      	ands	r2, r1
 800219e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021a0:	f7fe ffbe 	bl	8001120 <HAL_GetTick>
 80021a4:	0003      	movs	r3, r0
 80021a6:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80021a8:	e008      	b.n	80021bc <HAL_RCC_OscConfig+0x398>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80021aa:	f7fe ffb9 	bl	8001120 <HAL_GetTick>
 80021ae:	0002      	movs	r2, r0
 80021b0:	69bb      	ldr	r3, [r7, #24]
 80021b2:	1ad3      	subs	r3, r2, r3
 80021b4:	2b02      	cmp	r3, #2
 80021b6:	d901      	bls.n	80021bc <HAL_RCC_OscConfig+0x398>
          {
            return HAL_TIMEOUT;
 80021b8:	2303      	movs	r3, #3
 80021ba:	e197      	b.n	80024ec <HAL_RCC_OscConfig+0x6c8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80021bc:	4bb4      	ldr	r3, [pc, #720]	; (8002490 <HAL_RCC_OscConfig+0x66c>)
 80021be:	681a      	ldr	r2, [r3, #0]
 80021c0:	2380      	movs	r3, #128	; 0x80
 80021c2:	009b      	lsls	r3, r3, #2
 80021c4:	4013      	ands	r3, r2
 80021c6:	d1f0      	bne.n	80021aa <HAL_RCC_OscConfig+0x386>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	2208      	movs	r2, #8
 80021ce:	4013      	ands	r3, r2
 80021d0:	d036      	beq.n	8002240 <HAL_RCC_OscConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	695b      	ldr	r3, [r3, #20]
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d019      	beq.n	800220e <HAL_RCC_OscConfig+0x3ea>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80021da:	4bad      	ldr	r3, [pc, #692]	; (8002490 <HAL_RCC_OscConfig+0x66c>)
 80021dc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80021de:	4bac      	ldr	r3, [pc, #688]	; (8002490 <HAL_RCC_OscConfig+0x66c>)
 80021e0:	2101      	movs	r1, #1
 80021e2:	430a      	orrs	r2, r1
 80021e4:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021e6:	f7fe ff9b 	bl	8001120 <HAL_GetTick>
 80021ea:	0003      	movs	r3, r0
 80021ec:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80021ee:	e008      	b.n	8002202 <HAL_RCC_OscConfig+0x3de>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80021f0:	f7fe ff96 	bl	8001120 <HAL_GetTick>
 80021f4:	0002      	movs	r2, r0
 80021f6:	69bb      	ldr	r3, [r7, #24]
 80021f8:	1ad3      	subs	r3, r2, r3
 80021fa:	2b02      	cmp	r3, #2
 80021fc:	d901      	bls.n	8002202 <HAL_RCC_OscConfig+0x3de>
        {
          return HAL_TIMEOUT;
 80021fe:	2303      	movs	r3, #3
 8002200:	e174      	b.n	80024ec <HAL_RCC_OscConfig+0x6c8>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002202:	4ba3      	ldr	r3, [pc, #652]	; (8002490 <HAL_RCC_OscConfig+0x66c>)
 8002204:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002206:	2202      	movs	r2, #2
 8002208:	4013      	ands	r3, r2
 800220a:	d0f1      	beq.n	80021f0 <HAL_RCC_OscConfig+0x3cc>
 800220c:	e018      	b.n	8002240 <HAL_RCC_OscConfig+0x41c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800220e:	4ba0      	ldr	r3, [pc, #640]	; (8002490 <HAL_RCC_OscConfig+0x66c>)
 8002210:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002212:	4b9f      	ldr	r3, [pc, #636]	; (8002490 <HAL_RCC_OscConfig+0x66c>)
 8002214:	2101      	movs	r1, #1
 8002216:	438a      	bics	r2, r1
 8002218:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800221a:	f7fe ff81 	bl	8001120 <HAL_GetTick>
 800221e:	0003      	movs	r3, r0
 8002220:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002222:	e008      	b.n	8002236 <HAL_RCC_OscConfig+0x412>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002224:	f7fe ff7c 	bl	8001120 <HAL_GetTick>
 8002228:	0002      	movs	r2, r0
 800222a:	69bb      	ldr	r3, [r7, #24]
 800222c:	1ad3      	subs	r3, r2, r3
 800222e:	2b02      	cmp	r3, #2
 8002230:	d901      	bls.n	8002236 <HAL_RCC_OscConfig+0x412>
        {
          return HAL_TIMEOUT;
 8002232:	2303      	movs	r3, #3
 8002234:	e15a      	b.n	80024ec <HAL_RCC_OscConfig+0x6c8>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002236:	4b96      	ldr	r3, [pc, #600]	; (8002490 <HAL_RCC_OscConfig+0x66c>)
 8002238:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800223a:	2202      	movs	r2, #2
 800223c:	4013      	ands	r3, r2
 800223e:	d1f1      	bne.n	8002224 <HAL_RCC_OscConfig+0x400>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	2204      	movs	r2, #4
 8002246:	4013      	ands	r3, r2
 8002248:	d100      	bne.n	800224c <HAL_RCC_OscConfig+0x428>
 800224a:	e0ae      	b.n	80023aa <HAL_RCC_OscConfig+0x586>
  {
    FlagStatus       pwrclkchanged = RESET;
 800224c:	2027      	movs	r0, #39	; 0x27
 800224e:	183b      	adds	r3, r7, r0
 8002250:	2200      	movs	r2, #0
 8002252:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002254:	4b8e      	ldr	r3, [pc, #568]	; (8002490 <HAL_RCC_OscConfig+0x66c>)
 8002256:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002258:	2380      	movs	r3, #128	; 0x80
 800225a:	055b      	lsls	r3, r3, #21
 800225c:	4013      	ands	r3, r2
 800225e:	d109      	bne.n	8002274 <HAL_RCC_OscConfig+0x450>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002260:	4b8b      	ldr	r3, [pc, #556]	; (8002490 <HAL_RCC_OscConfig+0x66c>)
 8002262:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002264:	4b8a      	ldr	r3, [pc, #552]	; (8002490 <HAL_RCC_OscConfig+0x66c>)
 8002266:	2180      	movs	r1, #128	; 0x80
 8002268:	0549      	lsls	r1, r1, #21
 800226a:	430a      	orrs	r2, r1
 800226c:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 800226e:	183b      	adds	r3, r7, r0
 8002270:	2201      	movs	r2, #1
 8002272:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002274:	4b88      	ldr	r3, [pc, #544]	; (8002498 <HAL_RCC_OscConfig+0x674>)
 8002276:	681a      	ldr	r2, [r3, #0]
 8002278:	2380      	movs	r3, #128	; 0x80
 800227a:	005b      	lsls	r3, r3, #1
 800227c:	4013      	ands	r3, r2
 800227e:	d11a      	bne.n	80022b6 <HAL_RCC_OscConfig+0x492>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002280:	4b85      	ldr	r3, [pc, #532]	; (8002498 <HAL_RCC_OscConfig+0x674>)
 8002282:	681a      	ldr	r2, [r3, #0]
 8002284:	4b84      	ldr	r3, [pc, #528]	; (8002498 <HAL_RCC_OscConfig+0x674>)
 8002286:	2180      	movs	r1, #128	; 0x80
 8002288:	0049      	lsls	r1, r1, #1
 800228a:	430a      	orrs	r2, r1
 800228c:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800228e:	f7fe ff47 	bl	8001120 <HAL_GetTick>
 8002292:	0003      	movs	r3, r0
 8002294:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002296:	e008      	b.n	80022aa <HAL_RCC_OscConfig+0x486>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002298:	f7fe ff42 	bl	8001120 <HAL_GetTick>
 800229c:	0002      	movs	r2, r0
 800229e:	69bb      	ldr	r3, [r7, #24]
 80022a0:	1ad3      	subs	r3, r2, r3
 80022a2:	2b64      	cmp	r3, #100	; 0x64
 80022a4:	d901      	bls.n	80022aa <HAL_RCC_OscConfig+0x486>
        {
          return HAL_TIMEOUT;
 80022a6:	2303      	movs	r3, #3
 80022a8:	e120      	b.n	80024ec <HAL_RCC_OscConfig+0x6c8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022aa:	4b7b      	ldr	r3, [pc, #492]	; (8002498 <HAL_RCC_OscConfig+0x674>)
 80022ac:	681a      	ldr	r2, [r3, #0]
 80022ae:	2380      	movs	r3, #128	; 0x80
 80022b0:	005b      	lsls	r3, r3, #1
 80022b2:	4013      	ands	r3, r2
 80022b4:	d0f0      	beq.n	8002298 <HAL_RCC_OscConfig+0x474>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	689a      	ldr	r2, [r3, #8]
 80022ba:	2380      	movs	r3, #128	; 0x80
 80022bc:	005b      	lsls	r3, r3, #1
 80022be:	429a      	cmp	r2, r3
 80022c0:	d107      	bne.n	80022d2 <HAL_RCC_OscConfig+0x4ae>
 80022c2:	4b73      	ldr	r3, [pc, #460]	; (8002490 <HAL_RCC_OscConfig+0x66c>)
 80022c4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80022c6:	4b72      	ldr	r3, [pc, #456]	; (8002490 <HAL_RCC_OscConfig+0x66c>)
 80022c8:	2180      	movs	r1, #128	; 0x80
 80022ca:	0049      	lsls	r1, r1, #1
 80022cc:	430a      	orrs	r2, r1
 80022ce:	651a      	str	r2, [r3, #80]	; 0x50
 80022d0:	e031      	b.n	8002336 <HAL_RCC_OscConfig+0x512>
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	689b      	ldr	r3, [r3, #8]
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d10c      	bne.n	80022f4 <HAL_RCC_OscConfig+0x4d0>
 80022da:	4b6d      	ldr	r3, [pc, #436]	; (8002490 <HAL_RCC_OscConfig+0x66c>)
 80022dc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80022de:	4b6c      	ldr	r3, [pc, #432]	; (8002490 <HAL_RCC_OscConfig+0x66c>)
 80022e0:	496c      	ldr	r1, [pc, #432]	; (8002494 <HAL_RCC_OscConfig+0x670>)
 80022e2:	400a      	ands	r2, r1
 80022e4:	651a      	str	r2, [r3, #80]	; 0x50
 80022e6:	4b6a      	ldr	r3, [pc, #424]	; (8002490 <HAL_RCC_OscConfig+0x66c>)
 80022e8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80022ea:	4b69      	ldr	r3, [pc, #420]	; (8002490 <HAL_RCC_OscConfig+0x66c>)
 80022ec:	496b      	ldr	r1, [pc, #428]	; (800249c <HAL_RCC_OscConfig+0x678>)
 80022ee:	400a      	ands	r2, r1
 80022f0:	651a      	str	r2, [r3, #80]	; 0x50
 80022f2:	e020      	b.n	8002336 <HAL_RCC_OscConfig+0x512>
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	689a      	ldr	r2, [r3, #8]
 80022f8:	23a0      	movs	r3, #160	; 0xa0
 80022fa:	00db      	lsls	r3, r3, #3
 80022fc:	429a      	cmp	r2, r3
 80022fe:	d10e      	bne.n	800231e <HAL_RCC_OscConfig+0x4fa>
 8002300:	4b63      	ldr	r3, [pc, #396]	; (8002490 <HAL_RCC_OscConfig+0x66c>)
 8002302:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002304:	4b62      	ldr	r3, [pc, #392]	; (8002490 <HAL_RCC_OscConfig+0x66c>)
 8002306:	2180      	movs	r1, #128	; 0x80
 8002308:	00c9      	lsls	r1, r1, #3
 800230a:	430a      	orrs	r2, r1
 800230c:	651a      	str	r2, [r3, #80]	; 0x50
 800230e:	4b60      	ldr	r3, [pc, #384]	; (8002490 <HAL_RCC_OscConfig+0x66c>)
 8002310:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002312:	4b5f      	ldr	r3, [pc, #380]	; (8002490 <HAL_RCC_OscConfig+0x66c>)
 8002314:	2180      	movs	r1, #128	; 0x80
 8002316:	0049      	lsls	r1, r1, #1
 8002318:	430a      	orrs	r2, r1
 800231a:	651a      	str	r2, [r3, #80]	; 0x50
 800231c:	e00b      	b.n	8002336 <HAL_RCC_OscConfig+0x512>
 800231e:	4b5c      	ldr	r3, [pc, #368]	; (8002490 <HAL_RCC_OscConfig+0x66c>)
 8002320:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002322:	4b5b      	ldr	r3, [pc, #364]	; (8002490 <HAL_RCC_OscConfig+0x66c>)
 8002324:	495b      	ldr	r1, [pc, #364]	; (8002494 <HAL_RCC_OscConfig+0x670>)
 8002326:	400a      	ands	r2, r1
 8002328:	651a      	str	r2, [r3, #80]	; 0x50
 800232a:	4b59      	ldr	r3, [pc, #356]	; (8002490 <HAL_RCC_OscConfig+0x66c>)
 800232c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800232e:	4b58      	ldr	r3, [pc, #352]	; (8002490 <HAL_RCC_OscConfig+0x66c>)
 8002330:	495a      	ldr	r1, [pc, #360]	; (800249c <HAL_RCC_OscConfig+0x678>)
 8002332:	400a      	ands	r2, r1
 8002334:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	689b      	ldr	r3, [r3, #8]
 800233a:	2b00      	cmp	r3, #0
 800233c:	d015      	beq.n	800236a <HAL_RCC_OscConfig+0x546>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800233e:	f7fe feef 	bl	8001120 <HAL_GetTick>
 8002342:	0003      	movs	r3, r0
 8002344:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002346:	e009      	b.n	800235c <HAL_RCC_OscConfig+0x538>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002348:	f7fe feea 	bl	8001120 <HAL_GetTick>
 800234c:	0002      	movs	r2, r0
 800234e:	69bb      	ldr	r3, [r7, #24]
 8002350:	1ad3      	subs	r3, r2, r3
 8002352:	4a53      	ldr	r2, [pc, #332]	; (80024a0 <HAL_RCC_OscConfig+0x67c>)
 8002354:	4293      	cmp	r3, r2
 8002356:	d901      	bls.n	800235c <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 8002358:	2303      	movs	r3, #3
 800235a:	e0c7      	b.n	80024ec <HAL_RCC_OscConfig+0x6c8>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800235c:	4b4c      	ldr	r3, [pc, #304]	; (8002490 <HAL_RCC_OscConfig+0x66c>)
 800235e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002360:	2380      	movs	r3, #128	; 0x80
 8002362:	009b      	lsls	r3, r3, #2
 8002364:	4013      	ands	r3, r2
 8002366:	d0ef      	beq.n	8002348 <HAL_RCC_OscConfig+0x524>
 8002368:	e014      	b.n	8002394 <HAL_RCC_OscConfig+0x570>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800236a:	f7fe fed9 	bl	8001120 <HAL_GetTick>
 800236e:	0003      	movs	r3, r0
 8002370:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002372:	e009      	b.n	8002388 <HAL_RCC_OscConfig+0x564>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002374:	f7fe fed4 	bl	8001120 <HAL_GetTick>
 8002378:	0002      	movs	r2, r0
 800237a:	69bb      	ldr	r3, [r7, #24]
 800237c:	1ad3      	subs	r3, r2, r3
 800237e:	4a48      	ldr	r2, [pc, #288]	; (80024a0 <HAL_RCC_OscConfig+0x67c>)
 8002380:	4293      	cmp	r3, r2
 8002382:	d901      	bls.n	8002388 <HAL_RCC_OscConfig+0x564>
        {
          return HAL_TIMEOUT;
 8002384:	2303      	movs	r3, #3
 8002386:	e0b1      	b.n	80024ec <HAL_RCC_OscConfig+0x6c8>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002388:	4b41      	ldr	r3, [pc, #260]	; (8002490 <HAL_RCC_OscConfig+0x66c>)
 800238a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800238c:	2380      	movs	r3, #128	; 0x80
 800238e:	009b      	lsls	r3, r3, #2
 8002390:	4013      	ands	r3, r2
 8002392:	d1ef      	bne.n	8002374 <HAL_RCC_OscConfig+0x550>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002394:	2327      	movs	r3, #39	; 0x27
 8002396:	18fb      	adds	r3, r7, r3
 8002398:	781b      	ldrb	r3, [r3, #0]
 800239a:	2b01      	cmp	r3, #1
 800239c:	d105      	bne.n	80023aa <HAL_RCC_OscConfig+0x586>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800239e:	4b3c      	ldr	r3, [pc, #240]	; (8002490 <HAL_RCC_OscConfig+0x66c>)
 80023a0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80023a2:	4b3b      	ldr	r3, [pc, #236]	; (8002490 <HAL_RCC_OscConfig+0x66c>)
 80023a4:	493f      	ldr	r1, [pc, #252]	; (80024a4 <HAL_RCC_OscConfig+0x680>)
 80023a6:	400a      	ands	r2, r1
 80023a8:	639a      	str	r2, [r3, #56]	; 0x38
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d100      	bne.n	80023b4 <HAL_RCC_OscConfig+0x590>
 80023b2:	e09a      	b.n	80024ea <HAL_RCC_OscConfig+0x6c6>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80023b4:	6a3b      	ldr	r3, [r7, #32]
 80023b6:	2b0c      	cmp	r3, #12
 80023b8:	d064      	beq.n	8002484 <HAL_RCC_OscConfig+0x660>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023be:	2b02      	cmp	r3, #2
 80023c0:	d145      	bne.n	800244e <HAL_RCC_OscConfig+0x62a>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80023c2:	4b33      	ldr	r3, [pc, #204]	; (8002490 <HAL_RCC_OscConfig+0x66c>)
 80023c4:	681a      	ldr	r2, [r3, #0]
 80023c6:	4b32      	ldr	r3, [pc, #200]	; (8002490 <HAL_RCC_OscConfig+0x66c>)
 80023c8:	4937      	ldr	r1, [pc, #220]	; (80024a8 <HAL_RCC_OscConfig+0x684>)
 80023ca:	400a      	ands	r2, r1
 80023cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023ce:	f7fe fea7 	bl	8001120 <HAL_GetTick>
 80023d2:	0003      	movs	r3, r0
 80023d4:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80023d6:	e008      	b.n	80023ea <HAL_RCC_OscConfig+0x5c6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80023d8:	f7fe fea2 	bl	8001120 <HAL_GetTick>
 80023dc:	0002      	movs	r2, r0
 80023de:	69bb      	ldr	r3, [r7, #24]
 80023e0:	1ad3      	subs	r3, r2, r3
 80023e2:	2b02      	cmp	r3, #2
 80023e4:	d901      	bls.n	80023ea <HAL_RCC_OscConfig+0x5c6>
          {
            return HAL_TIMEOUT;
 80023e6:	2303      	movs	r3, #3
 80023e8:	e080      	b.n	80024ec <HAL_RCC_OscConfig+0x6c8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80023ea:	4b29      	ldr	r3, [pc, #164]	; (8002490 <HAL_RCC_OscConfig+0x66c>)
 80023ec:	681a      	ldr	r2, [r3, #0]
 80023ee:	2380      	movs	r3, #128	; 0x80
 80023f0:	049b      	lsls	r3, r3, #18
 80023f2:	4013      	ands	r3, r2
 80023f4:	d1f0      	bne.n	80023d8 <HAL_RCC_OscConfig+0x5b4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80023f6:	4b26      	ldr	r3, [pc, #152]	; (8002490 <HAL_RCC_OscConfig+0x66c>)
 80023f8:	68db      	ldr	r3, [r3, #12]
 80023fa:	4a2c      	ldr	r2, [pc, #176]	; (80024ac <HAL_RCC_OscConfig+0x688>)
 80023fc:	4013      	ands	r3, r2
 80023fe:	0019      	movs	r1, r3
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002408:	431a      	orrs	r2, r3
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800240e:	431a      	orrs	r2, r3
 8002410:	4b1f      	ldr	r3, [pc, #124]	; (8002490 <HAL_RCC_OscConfig+0x66c>)
 8002412:	430a      	orrs	r2, r1
 8002414:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002416:	4b1e      	ldr	r3, [pc, #120]	; (8002490 <HAL_RCC_OscConfig+0x66c>)
 8002418:	681a      	ldr	r2, [r3, #0]
 800241a:	4b1d      	ldr	r3, [pc, #116]	; (8002490 <HAL_RCC_OscConfig+0x66c>)
 800241c:	2180      	movs	r1, #128	; 0x80
 800241e:	0449      	lsls	r1, r1, #17
 8002420:	430a      	orrs	r2, r1
 8002422:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002424:	f7fe fe7c 	bl	8001120 <HAL_GetTick>
 8002428:	0003      	movs	r3, r0
 800242a:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 800242c:	e008      	b.n	8002440 <HAL_RCC_OscConfig+0x61c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800242e:	f7fe fe77 	bl	8001120 <HAL_GetTick>
 8002432:	0002      	movs	r2, r0
 8002434:	69bb      	ldr	r3, [r7, #24]
 8002436:	1ad3      	subs	r3, r2, r3
 8002438:	2b02      	cmp	r3, #2
 800243a:	d901      	bls.n	8002440 <HAL_RCC_OscConfig+0x61c>
          {
            return HAL_TIMEOUT;
 800243c:	2303      	movs	r3, #3
 800243e:	e055      	b.n	80024ec <HAL_RCC_OscConfig+0x6c8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8002440:	4b13      	ldr	r3, [pc, #76]	; (8002490 <HAL_RCC_OscConfig+0x66c>)
 8002442:	681a      	ldr	r2, [r3, #0]
 8002444:	2380      	movs	r3, #128	; 0x80
 8002446:	049b      	lsls	r3, r3, #18
 8002448:	4013      	ands	r3, r2
 800244a:	d0f0      	beq.n	800242e <HAL_RCC_OscConfig+0x60a>
 800244c:	e04d      	b.n	80024ea <HAL_RCC_OscConfig+0x6c6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800244e:	4b10      	ldr	r3, [pc, #64]	; (8002490 <HAL_RCC_OscConfig+0x66c>)
 8002450:	681a      	ldr	r2, [r3, #0]
 8002452:	4b0f      	ldr	r3, [pc, #60]	; (8002490 <HAL_RCC_OscConfig+0x66c>)
 8002454:	4914      	ldr	r1, [pc, #80]	; (80024a8 <HAL_RCC_OscConfig+0x684>)
 8002456:	400a      	ands	r2, r1
 8002458:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800245a:	f7fe fe61 	bl	8001120 <HAL_GetTick>
 800245e:	0003      	movs	r3, r0
 8002460:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002462:	e008      	b.n	8002476 <HAL_RCC_OscConfig+0x652>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002464:	f7fe fe5c 	bl	8001120 <HAL_GetTick>
 8002468:	0002      	movs	r2, r0
 800246a:	69bb      	ldr	r3, [r7, #24]
 800246c:	1ad3      	subs	r3, r2, r3
 800246e:	2b02      	cmp	r3, #2
 8002470:	d901      	bls.n	8002476 <HAL_RCC_OscConfig+0x652>
          {
            return HAL_TIMEOUT;
 8002472:	2303      	movs	r3, #3
 8002474:	e03a      	b.n	80024ec <HAL_RCC_OscConfig+0x6c8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002476:	4b06      	ldr	r3, [pc, #24]	; (8002490 <HAL_RCC_OscConfig+0x66c>)
 8002478:	681a      	ldr	r2, [r3, #0]
 800247a:	2380      	movs	r3, #128	; 0x80
 800247c:	049b      	lsls	r3, r3, #18
 800247e:	4013      	ands	r3, r2
 8002480:	d1f0      	bne.n	8002464 <HAL_RCC_OscConfig+0x640>
 8002482:	e032      	b.n	80024ea <HAL_RCC_OscConfig+0x6c6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002488:	2b01      	cmp	r3, #1
 800248a:	d111      	bne.n	80024b0 <HAL_RCC_OscConfig+0x68c>
      {
        return HAL_ERROR;
 800248c:	2301      	movs	r3, #1
 800248e:	e02d      	b.n	80024ec <HAL_RCC_OscConfig+0x6c8>
 8002490:	40021000 	.word	0x40021000
 8002494:	fffffeff 	.word	0xfffffeff
 8002498:	40007000 	.word	0x40007000
 800249c:	fffffbff 	.word	0xfffffbff
 80024a0:	00001388 	.word	0x00001388
 80024a4:	efffffff 	.word	0xefffffff
 80024a8:	feffffff 	.word	0xfeffffff
 80024ac:	ff02ffff 	.word	0xff02ffff
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80024b0:	4b10      	ldr	r3, [pc, #64]	; (80024f4 <HAL_RCC_OscConfig+0x6d0>)
 80024b2:	68db      	ldr	r3, [r3, #12]
 80024b4:	61fb      	str	r3, [r7, #28]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80024b6:	69fa      	ldr	r2, [r7, #28]
 80024b8:	2380      	movs	r3, #128	; 0x80
 80024ba:	025b      	lsls	r3, r3, #9
 80024bc:	401a      	ands	r2, r3
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024c2:	429a      	cmp	r2, r3
 80024c4:	d10f      	bne.n	80024e6 <HAL_RCC_OscConfig+0x6c2>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80024c6:	69fa      	ldr	r2, [r7, #28]
 80024c8:	23f0      	movs	r3, #240	; 0xf0
 80024ca:	039b      	lsls	r3, r3, #14
 80024cc:	401a      	ands	r2, r3
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80024d2:	429a      	cmp	r2, r3
 80024d4:	d107      	bne.n	80024e6 <HAL_RCC_OscConfig+0x6c2>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 80024d6:	69fa      	ldr	r2, [r7, #28]
 80024d8:	23c0      	movs	r3, #192	; 0xc0
 80024da:	041b      	lsls	r3, r3, #16
 80024dc:	401a      	ands	r2, r3
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80024e2:	429a      	cmp	r2, r3
 80024e4:	d001      	beq.n	80024ea <HAL_RCC_OscConfig+0x6c6>
        {
          return HAL_ERROR;
 80024e6:	2301      	movs	r3, #1
 80024e8:	e000      	b.n	80024ec <HAL_RCC_OscConfig+0x6c8>
        }
      }
    }
  }
  return HAL_OK;
 80024ea:	2300      	movs	r3, #0
}
 80024ec:	0018      	movs	r0, r3
 80024ee:	46bd      	mov	sp, r7
 80024f0:	b00a      	add	sp, #40	; 0x28
 80024f2:	bdb0      	pop	{r4, r5, r7, pc}
 80024f4:	40021000 	.word	0x40021000

080024f8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80024f8:	b5b0      	push	{r4, r5, r7, lr}
 80024fa:	b084      	sub	sp, #16
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]
 8002500:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	2b00      	cmp	r3, #0
 8002506:	d101      	bne.n	800250c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002508:	2301      	movs	r3, #1
 800250a:	e128      	b.n	800275e <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800250c:	4b96      	ldr	r3, [pc, #600]	; (8002768 <HAL_RCC_ClockConfig+0x270>)
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	2201      	movs	r2, #1
 8002512:	4013      	ands	r3, r2
 8002514:	683a      	ldr	r2, [r7, #0]
 8002516:	429a      	cmp	r2, r3
 8002518:	d91e      	bls.n	8002558 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800251a:	4b93      	ldr	r3, [pc, #588]	; (8002768 <HAL_RCC_ClockConfig+0x270>)
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	2201      	movs	r2, #1
 8002520:	4393      	bics	r3, r2
 8002522:	0019      	movs	r1, r3
 8002524:	4b90      	ldr	r3, [pc, #576]	; (8002768 <HAL_RCC_ClockConfig+0x270>)
 8002526:	683a      	ldr	r2, [r7, #0]
 8002528:	430a      	orrs	r2, r1
 800252a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800252c:	f7fe fdf8 	bl	8001120 <HAL_GetTick>
 8002530:	0003      	movs	r3, r0
 8002532:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002534:	e009      	b.n	800254a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002536:	f7fe fdf3 	bl	8001120 <HAL_GetTick>
 800253a:	0002      	movs	r2, r0
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	1ad3      	subs	r3, r2, r3
 8002540:	4a8a      	ldr	r2, [pc, #552]	; (800276c <HAL_RCC_ClockConfig+0x274>)
 8002542:	4293      	cmp	r3, r2
 8002544:	d901      	bls.n	800254a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8002546:	2303      	movs	r3, #3
 8002548:	e109      	b.n	800275e <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800254a:	4b87      	ldr	r3, [pc, #540]	; (8002768 <HAL_RCC_ClockConfig+0x270>)
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	2201      	movs	r2, #1
 8002550:	4013      	ands	r3, r2
 8002552:	683a      	ldr	r2, [r7, #0]
 8002554:	429a      	cmp	r2, r3
 8002556:	d1ee      	bne.n	8002536 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	2202      	movs	r2, #2
 800255e:	4013      	ands	r3, r2
 8002560:	d009      	beq.n	8002576 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002562:	4b83      	ldr	r3, [pc, #524]	; (8002770 <HAL_RCC_ClockConfig+0x278>)
 8002564:	68db      	ldr	r3, [r3, #12]
 8002566:	22f0      	movs	r2, #240	; 0xf0
 8002568:	4393      	bics	r3, r2
 800256a:	0019      	movs	r1, r3
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	689a      	ldr	r2, [r3, #8]
 8002570:	4b7f      	ldr	r3, [pc, #508]	; (8002770 <HAL_RCC_ClockConfig+0x278>)
 8002572:	430a      	orrs	r2, r1
 8002574:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	2201      	movs	r2, #1
 800257c:	4013      	ands	r3, r2
 800257e:	d100      	bne.n	8002582 <HAL_RCC_ClockConfig+0x8a>
 8002580:	e089      	b.n	8002696 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	685b      	ldr	r3, [r3, #4]
 8002586:	2b02      	cmp	r3, #2
 8002588:	d107      	bne.n	800259a <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800258a:	4b79      	ldr	r3, [pc, #484]	; (8002770 <HAL_RCC_ClockConfig+0x278>)
 800258c:	681a      	ldr	r2, [r3, #0]
 800258e:	2380      	movs	r3, #128	; 0x80
 8002590:	029b      	lsls	r3, r3, #10
 8002592:	4013      	ands	r3, r2
 8002594:	d120      	bne.n	80025d8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002596:	2301      	movs	r3, #1
 8002598:	e0e1      	b.n	800275e <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	685b      	ldr	r3, [r3, #4]
 800259e:	2b03      	cmp	r3, #3
 80025a0:	d107      	bne.n	80025b2 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80025a2:	4b73      	ldr	r3, [pc, #460]	; (8002770 <HAL_RCC_ClockConfig+0x278>)
 80025a4:	681a      	ldr	r2, [r3, #0]
 80025a6:	2380      	movs	r3, #128	; 0x80
 80025a8:	049b      	lsls	r3, r3, #18
 80025aa:	4013      	ands	r3, r2
 80025ac:	d114      	bne.n	80025d8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80025ae:	2301      	movs	r3, #1
 80025b0:	e0d5      	b.n	800275e <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	685b      	ldr	r3, [r3, #4]
 80025b6:	2b01      	cmp	r3, #1
 80025b8:	d106      	bne.n	80025c8 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80025ba:	4b6d      	ldr	r3, [pc, #436]	; (8002770 <HAL_RCC_ClockConfig+0x278>)
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	2204      	movs	r2, #4
 80025c0:	4013      	ands	r3, r2
 80025c2:	d109      	bne.n	80025d8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80025c4:	2301      	movs	r3, #1
 80025c6:	e0ca      	b.n	800275e <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80025c8:	4b69      	ldr	r3, [pc, #420]	; (8002770 <HAL_RCC_ClockConfig+0x278>)
 80025ca:	681a      	ldr	r2, [r3, #0]
 80025cc:	2380      	movs	r3, #128	; 0x80
 80025ce:	009b      	lsls	r3, r3, #2
 80025d0:	4013      	ands	r3, r2
 80025d2:	d101      	bne.n	80025d8 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80025d4:	2301      	movs	r3, #1
 80025d6:	e0c2      	b.n	800275e <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80025d8:	4b65      	ldr	r3, [pc, #404]	; (8002770 <HAL_RCC_ClockConfig+0x278>)
 80025da:	68db      	ldr	r3, [r3, #12]
 80025dc:	2203      	movs	r2, #3
 80025de:	4393      	bics	r3, r2
 80025e0:	0019      	movs	r1, r3
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	685a      	ldr	r2, [r3, #4]
 80025e6:	4b62      	ldr	r3, [pc, #392]	; (8002770 <HAL_RCC_ClockConfig+0x278>)
 80025e8:	430a      	orrs	r2, r1
 80025ea:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80025ec:	f7fe fd98 	bl	8001120 <HAL_GetTick>
 80025f0:	0003      	movs	r3, r0
 80025f2:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	685b      	ldr	r3, [r3, #4]
 80025f8:	2b02      	cmp	r3, #2
 80025fa:	d111      	bne.n	8002620 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80025fc:	e009      	b.n	8002612 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80025fe:	f7fe fd8f 	bl	8001120 <HAL_GetTick>
 8002602:	0002      	movs	r2, r0
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	1ad3      	subs	r3, r2, r3
 8002608:	4a58      	ldr	r2, [pc, #352]	; (800276c <HAL_RCC_ClockConfig+0x274>)
 800260a:	4293      	cmp	r3, r2
 800260c:	d901      	bls.n	8002612 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 800260e:	2303      	movs	r3, #3
 8002610:	e0a5      	b.n	800275e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002612:	4b57      	ldr	r3, [pc, #348]	; (8002770 <HAL_RCC_ClockConfig+0x278>)
 8002614:	68db      	ldr	r3, [r3, #12]
 8002616:	220c      	movs	r2, #12
 8002618:	4013      	ands	r3, r2
 800261a:	2b08      	cmp	r3, #8
 800261c:	d1ef      	bne.n	80025fe <HAL_RCC_ClockConfig+0x106>
 800261e:	e03a      	b.n	8002696 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	685b      	ldr	r3, [r3, #4]
 8002624:	2b03      	cmp	r3, #3
 8002626:	d111      	bne.n	800264c <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002628:	e009      	b.n	800263e <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800262a:	f7fe fd79 	bl	8001120 <HAL_GetTick>
 800262e:	0002      	movs	r2, r0
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	1ad3      	subs	r3, r2, r3
 8002634:	4a4d      	ldr	r2, [pc, #308]	; (800276c <HAL_RCC_ClockConfig+0x274>)
 8002636:	4293      	cmp	r3, r2
 8002638:	d901      	bls.n	800263e <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 800263a:	2303      	movs	r3, #3
 800263c:	e08f      	b.n	800275e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800263e:	4b4c      	ldr	r3, [pc, #304]	; (8002770 <HAL_RCC_ClockConfig+0x278>)
 8002640:	68db      	ldr	r3, [r3, #12]
 8002642:	220c      	movs	r2, #12
 8002644:	4013      	ands	r3, r2
 8002646:	2b0c      	cmp	r3, #12
 8002648:	d1ef      	bne.n	800262a <HAL_RCC_ClockConfig+0x132>
 800264a:	e024      	b.n	8002696 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	685b      	ldr	r3, [r3, #4]
 8002650:	2b01      	cmp	r3, #1
 8002652:	d11b      	bne.n	800268c <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002654:	e009      	b.n	800266a <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002656:	f7fe fd63 	bl	8001120 <HAL_GetTick>
 800265a:	0002      	movs	r2, r0
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	1ad3      	subs	r3, r2, r3
 8002660:	4a42      	ldr	r2, [pc, #264]	; (800276c <HAL_RCC_ClockConfig+0x274>)
 8002662:	4293      	cmp	r3, r2
 8002664:	d901      	bls.n	800266a <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8002666:	2303      	movs	r3, #3
 8002668:	e079      	b.n	800275e <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800266a:	4b41      	ldr	r3, [pc, #260]	; (8002770 <HAL_RCC_ClockConfig+0x278>)
 800266c:	68db      	ldr	r3, [r3, #12]
 800266e:	220c      	movs	r2, #12
 8002670:	4013      	ands	r3, r2
 8002672:	2b04      	cmp	r3, #4
 8002674:	d1ef      	bne.n	8002656 <HAL_RCC_ClockConfig+0x15e>
 8002676:	e00e      	b.n	8002696 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002678:	f7fe fd52 	bl	8001120 <HAL_GetTick>
 800267c:	0002      	movs	r2, r0
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	1ad3      	subs	r3, r2, r3
 8002682:	4a3a      	ldr	r2, [pc, #232]	; (800276c <HAL_RCC_ClockConfig+0x274>)
 8002684:	4293      	cmp	r3, r2
 8002686:	d901      	bls.n	800268c <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8002688:	2303      	movs	r3, #3
 800268a:	e068      	b.n	800275e <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 800268c:	4b38      	ldr	r3, [pc, #224]	; (8002770 <HAL_RCC_ClockConfig+0x278>)
 800268e:	68db      	ldr	r3, [r3, #12]
 8002690:	220c      	movs	r2, #12
 8002692:	4013      	ands	r3, r2
 8002694:	d1f0      	bne.n	8002678 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002696:	4b34      	ldr	r3, [pc, #208]	; (8002768 <HAL_RCC_ClockConfig+0x270>)
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	2201      	movs	r2, #1
 800269c:	4013      	ands	r3, r2
 800269e:	683a      	ldr	r2, [r7, #0]
 80026a0:	429a      	cmp	r2, r3
 80026a2:	d21e      	bcs.n	80026e2 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026a4:	4b30      	ldr	r3, [pc, #192]	; (8002768 <HAL_RCC_ClockConfig+0x270>)
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	2201      	movs	r2, #1
 80026aa:	4393      	bics	r3, r2
 80026ac:	0019      	movs	r1, r3
 80026ae:	4b2e      	ldr	r3, [pc, #184]	; (8002768 <HAL_RCC_ClockConfig+0x270>)
 80026b0:	683a      	ldr	r2, [r7, #0]
 80026b2:	430a      	orrs	r2, r1
 80026b4:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80026b6:	f7fe fd33 	bl	8001120 <HAL_GetTick>
 80026ba:	0003      	movs	r3, r0
 80026bc:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80026be:	e009      	b.n	80026d4 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80026c0:	f7fe fd2e 	bl	8001120 <HAL_GetTick>
 80026c4:	0002      	movs	r2, r0
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	1ad3      	subs	r3, r2, r3
 80026ca:	4a28      	ldr	r2, [pc, #160]	; (800276c <HAL_RCC_ClockConfig+0x274>)
 80026cc:	4293      	cmp	r3, r2
 80026ce:	d901      	bls.n	80026d4 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 80026d0:	2303      	movs	r3, #3
 80026d2:	e044      	b.n	800275e <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80026d4:	4b24      	ldr	r3, [pc, #144]	; (8002768 <HAL_RCC_ClockConfig+0x270>)
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	2201      	movs	r2, #1
 80026da:	4013      	ands	r3, r2
 80026dc:	683a      	ldr	r2, [r7, #0]
 80026de:	429a      	cmp	r2, r3
 80026e0:	d1ee      	bne.n	80026c0 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	2204      	movs	r2, #4
 80026e8:	4013      	ands	r3, r2
 80026ea:	d009      	beq.n	8002700 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80026ec:	4b20      	ldr	r3, [pc, #128]	; (8002770 <HAL_RCC_ClockConfig+0x278>)
 80026ee:	68db      	ldr	r3, [r3, #12]
 80026f0:	4a20      	ldr	r2, [pc, #128]	; (8002774 <HAL_RCC_ClockConfig+0x27c>)
 80026f2:	4013      	ands	r3, r2
 80026f4:	0019      	movs	r1, r3
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	68da      	ldr	r2, [r3, #12]
 80026fa:	4b1d      	ldr	r3, [pc, #116]	; (8002770 <HAL_RCC_ClockConfig+0x278>)
 80026fc:	430a      	orrs	r2, r1
 80026fe:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	2208      	movs	r2, #8
 8002706:	4013      	ands	r3, r2
 8002708:	d00a      	beq.n	8002720 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800270a:	4b19      	ldr	r3, [pc, #100]	; (8002770 <HAL_RCC_ClockConfig+0x278>)
 800270c:	68db      	ldr	r3, [r3, #12]
 800270e:	4a1a      	ldr	r2, [pc, #104]	; (8002778 <HAL_RCC_ClockConfig+0x280>)
 8002710:	4013      	ands	r3, r2
 8002712:	0019      	movs	r1, r3
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	691b      	ldr	r3, [r3, #16]
 8002718:	00da      	lsls	r2, r3, #3
 800271a:	4b15      	ldr	r3, [pc, #84]	; (8002770 <HAL_RCC_ClockConfig+0x278>)
 800271c:	430a      	orrs	r2, r1
 800271e:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002720:	f000 f8c4 	bl	80028ac <HAL_RCC_GetSysClockFreq>
 8002724:	0001      	movs	r1, r0
 8002726:	4b12      	ldr	r3, [pc, #72]	; (8002770 <HAL_RCC_ClockConfig+0x278>)
 8002728:	68db      	ldr	r3, [r3, #12]
 800272a:	091b      	lsrs	r3, r3, #4
 800272c:	220f      	movs	r2, #15
 800272e:	4013      	ands	r3, r2
 8002730:	4a12      	ldr	r2, [pc, #72]	; (800277c <HAL_RCC_ClockConfig+0x284>)
 8002732:	5cd3      	ldrb	r3, [r2, r3]
 8002734:	000a      	movs	r2, r1
 8002736:	40da      	lsrs	r2, r3
 8002738:	4b11      	ldr	r3, [pc, #68]	; (8002780 <HAL_RCC_ClockConfig+0x288>)
 800273a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800273c:	4b11      	ldr	r3, [pc, #68]	; (8002784 <HAL_RCC_ClockConfig+0x28c>)
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	250b      	movs	r5, #11
 8002742:	197c      	adds	r4, r7, r5
 8002744:	0018      	movs	r0, r3
 8002746:	f7fe fca5 	bl	8001094 <HAL_InitTick>
 800274a:	0003      	movs	r3, r0
 800274c:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 800274e:	197b      	adds	r3, r7, r5
 8002750:	781b      	ldrb	r3, [r3, #0]
 8002752:	2b00      	cmp	r3, #0
 8002754:	d002      	beq.n	800275c <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8002756:	197b      	adds	r3, r7, r5
 8002758:	781b      	ldrb	r3, [r3, #0]
 800275a:	e000      	b.n	800275e <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 800275c:	2300      	movs	r3, #0
}
 800275e:	0018      	movs	r0, r3
 8002760:	46bd      	mov	sp, r7
 8002762:	b004      	add	sp, #16
 8002764:	bdb0      	pop	{r4, r5, r7, pc}
 8002766:	46c0      	nop			; (mov r8, r8)
 8002768:	40022000 	.word	0x40022000
 800276c:	00001388 	.word	0x00001388
 8002770:	40021000 	.word	0x40021000
 8002774:	fffff8ff 	.word	0xfffff8ff
 8002778:	ffffc7ff 	.word	0xffffc7ff
 800277c:	08004b74 	.word	0x08004b74
 8002780:	20000000 	.word	0x20000000
 8002784:	20000004 	.word	0x20000004

08002788 <HAL_RCC_MCOConfig>:
  *            @arg @ref RCC_MCODIV_8  division by 8 applied to MCO clock
  *            @arg @ref RCC_MCODIV_16 division by 16 applied to MCO clock
  * @retval None
  */
void HAL_RCC_MCOConfig(uint32_t RCC_MCOx, uint32_t RCC_MCOSource, uint32_t RCC_MCODiv)
{
 8002788:	b590      	push	{r4, r7, lr}
 800278a:	b08d      	sub	sp, #52	; 0x34
 800278c:	af00      	add	r7, sp, #0
 800278e:	60f8      	str	r0, [r7, #12]
 8002790:	60b9      	str	r1, [r7, #8]
 8002792:	607a      	str	r2, [r7, #4]
  GPIO_InitTypeDef gpio = {0};
 8002794:	241c      	movs	r4, #28
 8002796:	193b      	adds	r3, r7, r4
 8002798:	0018      	movs	r0, r3
 800279a:	2314      	movs	r3, #20
 800279c:	001a      	movs	r2, r3
 800279e:	2100      	movs	r1, #0
 80027a0:	f002 f9ab 	bl	8004afa <memset>
  assert_param(IS_RCC_MCO(RCC_MCOx));
  assert_param(IS_RCC_MCODIV(RCC_MCODiv));
  assert_param(IS_RCC_MCO1SOURCE(RCC_MCOSource));

  /* Configure the MCO1 pin in alternate function mode */
  gpio.Mode      = GPIO_MODE_AF_PP;
 80027a4:	0020      	movs	r0, r4
 80027a6:	183b      	adds	r3, r7, r0
 80027a8:	2202      	movs	r2, #2
 80027aa:	605a      	str	r2, [r3, #4]
  gpio.Speed     = GPIO_SPEED_FREQ_HIGH;
 80027ac:	183b      	adds	r3, r7, r0
 80027ae:	2202      	movs	r2, #2
 80027b0:	60da      	str	r2, [r3, #12]
  gpio.Pull      = GPIO_NOPULL;
 80027b2:	183b      	adds	r3, r7, r0
 80027b4:	2200      	movs	r2, #0
 80027b6:	609a      	str	r2, [r3, #8]
  if(RCC_MCOx == RCC_MCO1)
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d11a      	bne.n	80027f4 <HAL_RCC_MCOConfig+0x6c>
  {
    gpio.Pin       = MCO1_PIN;
 80027be:	183b      	adds	r3, r7, r0
 80027c0:	2280      	movs	r2, #128	; 0x80
 80027c2:	0052      	lsls	r2, r2, #1
 80027c4:	601a      	str	r2, [r3, #0]
    gpio.Alternate = GPIO_AF0_MCO;
 80027c6:	183b      	adds	r3, r7, r0
 80027c8:	2200      	movs	r2, #0
 80027ca:	611a      	str	r2, [r3, #16]

    /* MCO1 Clock Enable */
    MCO1_CLK_ENABLE();
 80027cc:	4b2d      	ldr	r3, [pc, #180]	; (8002884 <HAL_RCC_MCOConfig+0xfc>)
 80027ce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80027d0:	4b2c      	ldr	r3, [pc, #176]	; (8002884 <HAL_RCC_MCOConfig+0xfc>)
 80027d2:	2101      	movs	r1, #1
 80027d4:	430a      	orrs	r2, r1
 80027d6:	62da      	str	r2, [r3, #44]	; 0x2c
 80027d8:	4b2a      	ldr	r3, [pc, #168]	; (8002884 <HAL_RCC_MCOConfig+0xfc>)
 80027da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027dc:	2201      	movs	r2, #1
 80027de:	4013      	ands	r3, r2
 80027e0:	61bb      	str	r3, [r7, #24]
 80027e2:	69bb      	ldr	r3, [r7, #24]
    HAL_GPIO_Init(MCO1_GPIO_PORT, &gpio);
 80027e4:	183a      	adds	r2, r7, r0
 80027e6:	23a0      	movs	r3, #160	; 0xa0
 80027e8:	05db      	lsls	r3, r3, #23
 80027ea:	0011      	movs	r1, r2
 80027ec:	0018      	movs	r0, r3
 80027ee:	f7ff f96b 	bl	8001ac8 <HAL_GPIO_Init>
 80027f2:	e038      	b.n	8002866 <HAL_RCC_MCOConfig+0xde>
  }
#if defined(RCC_MCO3_SUPPORT)
  else if (RCC_MCOx == RCC_MCO3)
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	2b02      	cmp	r3, #2
 80027f8:	d11a      	bne.n	8002830 <HAL_RCC_MCOConfig+0xa8>
  {
    gpio.Pin       = MCO3_PIN;
 80027fa:	201c      	movs	r0, #28
 80027fc:	183b      	adds	r3, r7, r0
 80027fe:	2280      	movs	r2, #128	; 0x80
 8002800:	0192      	lsls	r2, r2, #6
 8002802:	601a      	str	r2, [r3, #0]
    gpio.Alternate = MCO3_GPIO_AF;
 8002804:	183b      	adds	r3, r7, r0
 8002806:	2200      	movs	r2, #0
 8002808:	611a      	str	r2, [r3, #16]

    /* MCO3 Clock Enable */
    MCO3_CLK_ENABLE();
 800280a:	4b1e      	ldr	r3, [pc, #120]	; (8002884 <HAL_RCC_MCOConfig+0xfc>)
 800280c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800280e:	4b1d      	ldr	r3, [pc, #116]	; (8002884 <HAL_RCC_MCOConfig+0xfc>)
 8002810:	2102      	movs	r1, #2
 8002812:	430a      	orrs	r2, r1
 8002814:	62da      	str	r2, [r3, #44]	; 0x2c
 8002816:	4b1b      	ldr	r3, [pc, #108]	; (8002884 <HAL_RCC_MCOConfig+0xfc>)
 8002818:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800281a:	2202      	movs	r2, #2
 800281c:	4013      	ands	r3, r2
 800281e:	617b      	str	r3, [r7, #20]
 8002820:	697b      	ldr	r3, [r7, #20]
    HAL_GPIO_Init(MCO3_GPIO_PORT, &gpio);
 8002822:	183b      	adds	r3, r7, r0
 8002824:	4a18      	ldr	r2, [pc, #96]	; (8002888 <HAL_RCC_MCOConfig+0x100>)
 8002826:	0019      	movs	r1, r3
 8002828:	0010      	movs	r0, r2
 800282a:	f7ff f94d 	bl	8001ac8 <HAL_GPIO_Init>
 800282e:	e01a      	b.n	8002866 <HAL_RCC_MCOConfig+0xde>
  }
#endif /* RCC_MCO3_SUPPORT */
  else
  {
    gpio.Pin       = MCO2_PIN;
 8002830:	201c      	movs	r0, #28
 8002832:	183b      	adds	r3, r7, r0
 8002834:	2280      	movs	r2, #128	; 0x80
 8002836:	0092      	lsls	r2, r2, #2
 8002838:	601a      	str	r2, [r3, #0]
    gpio.Alternate = GPIO_AF0_MCO;
 800283a:	183b      	adds	r3, r7, r0
 800283c:	2200      	movs	r2, #0
 800283e:	611a      	str	r2, [r3, #16]

    /* MCO2 Clock Enable */
    MCO2_CLK_ENABLE();
 8002840:	4b10      	ldr	r3, [pc, #64]	; (8002884 <HAL_RCC_MCOConfig+0xfc>)
 8002842:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002844:	4b0f      	ldr	r3, [pc, #60]	; (8002884 <HAL_RCC_MCOConfig+0xfc>)
 8002846:	2101      	movs	r1, #1
 8002848:	430a      	orrs	r2, r1
 800284a:	62da      	str	r2, [r3, #44]	; 0x2c
 800284c:	4b0d      	ldr	r3, [pc, #52]	; (8002884 <HAL_RCC_MCOConfig+0xfc>)
 800284e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002850:	2201      	movs	r2, #1
 8002852:	4013      	ands	r3, r2
 8002854:	613b      	str	r3, [r7, #16]
 8002856:	693b      	ldr	r3, [r7, #16]
    HAL_GPIO_Init(MCO2_GPIO_PORT, &gpio);
 8002858:	183a      	adds	r2, r7, r0
 800285a:	23a0      	movs	r3, #160	; 0xa0
 800285c:	05db      	lsls	r3, r3, #23
 800285e:	0011      	movs	r1, r2
 8002860:	0018      	movs	r0, r3
 8002862:	f7ff f931 	bl	8001ac8 <HAL_GPIO_Init>
  }

  /* Configure the MCO clock source */
  __HAL_RCC_MCO1_CONFIG(RCC_MCOSource, RCC_MCODiv);
 8002866:	4b07      	ldr	r3, [pc, #28]	; (8002884 <HAL_RCC_MCOConfig+0xfc>)
 8002868:	68db      	ldr	r3, [r3, #12]
 800286a:	4a08      	ldr	r2, [pc, #32]	; (800288c <HAL_RCC_MCOConfig+0x104>)
 800286c:	4013      	ands	r3, r2
 800286e:	0019      	movs	r1, r3
 8002870:	68ba      	ldr	r2, [r7, #8]
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	431a      	orrs	r2, r3
 8002876:	4b03      	ldr	r3, [pc, #12]	; (8002884 <HAL_RCC_MCOConfig+0xfc>)
 8002878:	430a      	orrs	r2, r1
 800287a:	60da      	str	r2, [r3, #12]
}
 800287c:	46c0      	nop			; (mov r8, r8)
 800287e:	46bd      	mov	sp, r7
 8002880:	b00d      	add	sp, #52	; 0x34
 8002882:	bd90      	pop	{r4, r7, pc}
 8002884:	40021000 	.word	0x40021000
 8002888:	50000400 	.word	0x50000400
 800288c:	80ffffff 	.word	0x80ffffff

08002890 <HAL_RCC_EnableCSS>:
  *         allowing the MCU to perform rescue operations. The CSSI is linked to
  *         the Cortex-M0+ NMI (Non-Maskable Interrupt) exception vector.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 8002890:	b580      	push	{r7, lr}
 8002892:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_CSSON) ;
 8002894:	4b04      	ldr	r3, [pc, #16]	; (80028a8 <HAL_RCC_EnableCSS+0x18>)
 8002896:	681a      	ldr	r2, [r3, #0]
 8002898:	4b03      	ldr	r3, [pc, #12]	; (80028a8 <HAL_RCC_EnableCSS+0x18>)
 800289a:	2180      	movs	r1, #128	; 0x80
 800289c:	0309      	lsls	r1, r1, #12
 800289e:	430a      	orrs	r2, r1
 80028a0:	601a      	str	r2, [r3, #0]
}
 80028a2:	46c0      	nop			; (mov r8, r8)
 80028a4:	46bd      	mov	sp, r7
 80028a6:	bd80      	pop	{r7, pc}
 80028a8:	40021000 	.word	0x40021000

080028ac <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80028ac:	b5b0      	push	{r4, r5, r7, lr}
 80028ae:	b08e      	sub	sp, #56	; 0x38
 80028b0:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 80028b2:	4b4c      	ldr	r3, [pc, #304]	; (80029e4 <HAL_RCC_GetSysClockFreq+0x138>)
 80028b4:	68db      	ldr	r3, [r3, #12]
 80028b6:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80028b8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80028ba:	230c      	movs	r3, #12
 80028bc:	4013      	ands	r3, r2
 80028be:	2b0c      	cmp	r3, #12
 80028c0:	d014      	beq.n	80028ec <HAL_RCC_GetSysClockFreq+0x40>
 80028c2:	d900      	bls.n	80028c6 <HAL_RCC_GetSysClockFreq+0x1a>
 80028c4:	e07b      	b.n	80029be <HAL_RCC_GetSysClockFreq+0x112>
 80028c6:	2b04      	cmp	r3, #4
 80028c8:	d002      	beq.n	80028d0 <HAL_RCC_GetSysClockFreq+0x24>
 80028ca:	2b08      	cmp	r3, #8
 80028cc:	d00b      	beq.n	80028e6 <HAL_RCC_GetSysClockFreq+0x3a>
 80028ce:	e076      	b.n	80029be <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80028d0:	4b44      	ldr	r3, [pc, #272]	; (80029e4 <HAL_RCC_GetSysClockFreq+0x138>)
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	2210      	movs	r2, #16
 80028d6:	4013      	ands	r3, r2
 80028d8:	d002      	beq.n	80028e0 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 80028da:	4b43      	ldr	r3, [pc, #268]	; (80029e8 <HAL_RCC_GetSysClockFreq+0x13c>)
 80028dc:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 80028de:	e07c      	b.n	80029da <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 80028e0:	4b42      	ldr	r3, [pc, #264]	; (80029ec <HAL_RCC_GetSysClockFreq+0x140>)
 80028e2:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80028e4:	e079      	b.n	80029da <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80028e6:	4b42      	ldr	r3, [pc, #264]	; (80029f0 <HAL_RCC_GetSysClockFreq+0x144>)
 80028e8:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80028ea:	e076      	b.n	80029da <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80028ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80028ee:	0c9a      	lsrs	r2, r3, #18
 80028f0:	230f      	movs	r3, #15
 80028f2:	401a      	ands	r2, r3
 80028f4:	4b3f      	ldr	r3, [pc, #252]	; (80029f4 <HAL_RCC_GetSysClockFreq+0x148>)
 80028f6:	5c9b      	ldrb	r3, [r3, r2]
 80028f8:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80028fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80028fc:	0d9a      	lsrs	r2, r3, #22
 80028fe:	2303      	movs	r3, #3
 8002900:	4013      	ands	r3, r2
 8002902:	3301      	adds	r3, #1
 8002904:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002906:	4b37      	ldr	r3, [pc, #220]	; (80029e4 <HAL_RCC_GetSysClockFreq+0x138>)
 8002908:	68da      	ldr	r2, [r3, #12]
 800290a:	2380      	movs	r3, #128	; 0x80
 800290c:	025b      	lsls	r3, r3, #9
 800290e:	4013      	ands	r3, r2
 8002910:	d01a      	beq.n	8002948 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8002912:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002914:	61bb      	str	r3, [r7, #24]
 8002916:	2300      	movs	r3, #0
 8002918:	61fb      	str	r3, [r7, #28]
 800291a:	4a35      	ldr	r2, [pc, #212]	; (80029f0 <HAL_RCC_GetSysClockFreq+0x144>)
 800291c:	2300      	movs	r3, #0
 800291e:	69b8      	ldr	r0, [r7, #24]
 8002920:	69f9      	ldr	r1, [r7, #28]
 8002922:	f7fd fc9d 	bl	8000260 <__aeabi_lmul>
 8002926:	0002      	movs	r2, r0
 8002928:	000b      	movs	r3, r1
 800292a:	0010      	movs	r0, r2
 800292c:	0019      	movs	r1, r3
 800292e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002930:	613b      	str	r3, [r7, #16]
 8002932:	2300      	movs	r3, #0
 8002934:	617b      	str	r3, [r7, #20]
 8002936:	693a      	ldr	r2, [r7, #16]
 8002938:	697b      	ldr	r3, [r7, #20]
 800293a:	f7fd fc71 	bl	8000220 <__aeabi_uldivmod>
 800293e:	0002      	movs	r2, r0
 8002940:	000b      	movs	r3, r1
 8002942:	0013      	movs	r3, r2
 8002944:	637b      	str	r3, [r7, #52]	; 0x34
 8002946:	e037      	b.n	80029b8 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8002948:	4b26      	ldr	r3, [pc, #152]	; (80029e4 <HAL_RCC_GetSysClockFreq+0x138>)
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	2210      	movs	r2, #16
 800294e:	4013      	ands	r3, r2
 8002950:	d01a      	beq.n	8002988 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 8002952:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002954:	60bb      	str	r3, [r7, #8]
 8002956:	2300      	movs	r3, #0
 8002958:	60fb      	str	r3, [r7, #12]
 800295a:	4a23      	ldr	r2, [pc, #140]	; (80029e8 <HAL_RCC_GetSysClockFreq+0x13c>)
 800295c:	2300      	movs	r3, #0
 800295e:	68b8      	ldr	r0, [r7, #8]
 8002960:	68f9      	ldr	r1, [r7, #12]
 8002962:	f7fd fc7d 	bl	8000260 <__aeabi_lmul>
 8002966:	0002      	movs	r2, r0
 8002968:	000b      	movs	r3, r1
 800296a:	0010      	movs	r0, r2
 800296c:	0019      	movs	r1, r3
 800296e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002970:	603b      	str	r3, [r7, #0]
 8002972:	2300      	movs	r3, #0
 8002974:	607b      	str	r3, [r7, #4]
 8002976:	683a      	ldr	r2, [r7, #0]
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	f7fd fc51 	bl	8000220 <__aeabi_uldivmod>
 800297e:	0002      	movs	r2, r0
 8002980:	000b      	movs	r3, r1
 8002982:	0013      	movs	r3, r2
 8002984:	637b      	str	r3, [r7, #52]	; 0x34
 8002986:	e017      	b.n	80029b8 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8002988:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800298a:	0018      	movs	r0, r3
 800298c:	2300      	movs	r3, #0
 800298e:	0019      	movs	r1, r3
 8002990:	4a16      	ldr	r2, [pc, #88]	; (80029ec <HAL_RCC_GetSysClockFreq+0x140>)
 8002992:	2300      	movs	r3, #0
 8002994:	f7fd fc64 	bl	8000260 <__aeabi_lmul>
 8002998:	0002      	movs	r2, r0
 800299a:	000b      	movs	r3, r1
 800299c:	0010      	movs	r0, r2
 800299e:	0019      	movs	r1, r3
 80029a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80029a2:	001c      	movs	r4, r3
 80029a4:	2300      	movs	r3, #0
 80029a6:	001d      	movs	r5, r3
 80029a8:	0022      	movs	r2, r4
 80029aa:	002b      	movs	r3, r5
 80029ac:	f7fd fc38 	bl	8000220 <__aeabi_uldivmod>
 80029b0:	0002      	movs	r2, r0
 80029b2:	000b      	movs	r3, r1
 80029b4:	0013      	movs	r3, r2
 80029b6:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 80029b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80029ba:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80029bc:	e00d      	b.n	80029da <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 80029be:	4b09      	ldr	r3, [pc, #36]	; (80029e4 <HAL_RCC_GetSysClockFreq+0x138>)
 80029c0:	685b      	ldr	r3, [r3, #4]
 80029c2:	0b5b      	lsrs	r3, r3, #13
 80029c4:	2207      	movs	r2, #7
 80029c6:	4013      	ands	r3, r2
 80029c8:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 80029ca:	6a3b      	ldr	r3, [r7, #32]
 80029cc:	3301      	adds	r3, #1
 80029ce:	2280      	movs	r2, #128	; 0x80
 80029d0:	0212      	lsls	r2, r2, #8
 80029d2:	409a      	lsls	r2, r3
 80029d4:	0013      	movs	r3, r2
 80029d6:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80029d8:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 80029da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 80029dc:	0018      	movs	r0, r3
 80029de:	46bd      	mov	sp, r7
 80029e0:	b00e      	add	sp, #56	; 0x38
 80029e2:	bdb0      	pop	{r4, r5, r7, pc}
 80029e4:	40021000 	.word	0x40021000
 80029e8:	003d0900 	.word	0x003d0900
 80029ec:	00f42400 	.word	0x00f42400
 80029f0:	007a1200 	.word	0x007a1200
 80029f4:	08004b8c 	.word	0x08004b8c

080029f8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80029f8:	b580      	push	{r7, lr}
 80029fa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80029fc:	4b02      	ldr	r3, [pc, #8]	; (8002a08 <HAL_RCC_GetHCLKFreq+0x10>)
 80029fe:	681b      	ldr	r3, [r3, #0]
}
 8002a00:	0018      	movs	r0, r3
 8002a02:	46bd      	mov	sp, r7
 8002a04:	bd80      	pop	{r7, pc}
 8002a06:	46c0      	nop			; (mov r8, r8)
 8002a08:	20000000 	.word	0x20000000

08002a0c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002a10:	f7ff fff2 	bl	80029f8 <HAL_RCC_GetHCLKFreq>
 8002a14:	0001      	movs	r1, r0
 8002a16:	4b06      	ldr	r3, [pc, #24]	; (8002a30 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002a18:	68db      	ldr	r3, [r3, #12]
 8002a1a:	0a1b      	lsrs	r3, r3, #8
 8002a1c:	2207      	movs	r2, #7
 8002a1e:	4013      	ands	r3, r2
 8002a20:	4a04      	ldr	r2, [pc, #16]	; (8002a34 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002a22:	5cd3      	ldrb	r3, [r2, r3]
 8002a24:	40d9      	lsrs	r1, r3
 8002a26:	000b      	movs	r3, r1
}
 8002a28:	0018      	movs	r0, r3
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	bd80      	pop	{r7, pc}
 8002a2e:	46c0      	nop			; (mov r8, r8)
 8002a30:	40021000 	.word	0x40021000
 8002a34:	08004b84 	.word	0x08004b84

08002a38 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002a3c:	f7ff ffdc 	bl	80029f8 <HAL_RCC_GetHCLKFreq>
 8002a40:	0001      	movs	r1, r0
 8002a42:	4b06      	ldr	r3, [pc, #24]	; (8002a5c <HAL_RCC_GetPCLK2Freq+0x24>)
 8002a44:	68db      	ldr	r3, [r3, #12]
 8002a46:	0adb      	lsrs	r3, r3, #11
 8002a48:	2207      	movs	r2, #7
 8002a4a:	4013      	ands	r3, r2
 8002a4c:	4a04      	ldr	r2, [pc, #16]	; (8002a60 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002a4e:	5cd3      	ldrb	r3, [r2, r3]
 8002a50:	40d9      	lsrs	r1, r3
 8002a52:	000b      	movs	r3, r1
}
 8002a54:	0018      	movs	r0, r3
 8002a56:	46bd      	mov	sp, r7
 8002a58:	bd80      	pop	{r7, pc}
 8002a5a:	46c0      	nop			; (mov r8, r8)
 8002a5c:	40021000 	.word	0x40021000
 8002a60:	08004b84 	.word	0x08004b84

08002a64 <HAL_RCC_NMI_IRQHandler>:
  * @brief This function handles the RCC CSS interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	af00      	add	r7, sp, #0
  /* Check RCC CSSF flag  */
  if(__HAL_RCC_GET_IT(RCC_IT_CSS))
 8002a68:	4b08      	ldr	r3, [pc, #32]	; (8002a8c <HAL_RCC_NMI_IRQHandler+0x28>)
 8002a6a:	695a      	ldr	r2, [r3, #20]
 8002a6c:	2380      	movs	r3, #128	; 0x80
 8002a6e:	005b      	lsls	r3, r3, #1
 8002a70:	401a      	ands	r2, r3
 8002a72:	2380      	movs	r3, #128	; 0x80
 8002a74:	005b      	lsls	r3, r3, #1
 8002a76:	429a      	cmp	r2, r3
 8002a78:	d105      	bne.n	8002a86 <HAL_RCC_NMI_IRQHandler+0x22>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 8002a7a:	f000 f809 	bl	8002a90 <HAL_RCC_CSSCallback>

    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 8002a7e:	4b03      	ldr	r3, [pc, #12]	; (8002a8c <HAL_RCC_NMI_IRQHandler+0x28>)
 8002a80:	2280      	movs	r2, #128	; 0x80
 8002a82:	0052      	lsls	r2, r2, #1
 8002a84:	619a      	str	r2, [r3, #24]
  }
}
 8002a86:	46c0      	nop			; (mov r8, r8)
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	bd80      	pop	{r7, pc}
 8002a8c:	40021000 	.word	0x40021000

08002a90 <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback
  * @retval none
  */
__weak void HAL_RCC_CSSCallback(void)
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
    the HAL_RCC_CSSCallback could be implemented in the user file
    */
}
 8002a94:	46c0      	nop			; (mov r8, r8)
 8002a96:	46bd      	mov	sp, r7
 8002a98:	bd80      	pop	{r7, pc}
	...

08002a9c <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	b086      	sub	sp, #24
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8002aa4:	2017      	movs	r0, #23
 8002aa6:	183b      	adds	r3, r7, r0
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	2220      	movs	r2, #32
 8002ab2:	4013      	ands	r3, r2
 8002ab4:	d100      	bne.n	8002ab8 <HAL_RCCEx_PeriphCLKConfig+0x1c>
 8002ab6:	e0c7      	b.n	8002c48 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002ab8:	4b8b      	ldr	r3, [pc, #556]	; (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8002aba:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002abc:	2380      	movs	r3, #128	; 0x80
 8002abe:	055b      	lsls	r3, r3, #21
 8002ac0:	4013      	ands	r3, r2
 8002ac2:	d109      	bne.n	8002ad8 <HAL_RCCEx_PeriphCLKConfig+0x3c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ac4:	4b88      	ldr	r3, [pc, #544]	; (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8002ac6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002ac8:	4b87      	ldr	r3, [pc, #540]	; (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8002aca:	2180      	movs	r1, #128	; 0x80
 8002acc:	0549      	lsls	r1, r1, #21
 8002ace:	430a      	orrs	r2, r1
 8002ad0:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8002ad2:	183b      	adds	r3, r7, r0
 8002ad4:	2201      	movs	r2, #1
 8002ad6:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ad8:	4b84      	ldr	r3, [pc, #528]	; (8002cec <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8002ada:	681a      	ldr	r2, [r3, #0]
 8002adc:	2380      	movs	r3, #128	; 0x80
 8002ade:	005b      	lsls	r3, r3, #1
 8002ae0:	4013      	ands	r3, r2
 8002ae2:	d11a      	bne.n	8002b1a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002ae4:	4b81      	ldr	r3, [pc, #516]	; (8002cec <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8002ae6:	681a      	ldr	r2, [r3, #0]
 8002ae8:	4b80      	ldr	r3, [pc, #512]	; (8002cec <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8002aea:	2180      	movs	r1, #128	; 0x80
 8002aec:	0049      	lsls	r1, r1, #1
 8002aee:	430a      	orrs	r2, r1
 8002af0:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002af2:	f7fe fb15 	bl	8001120 <HAL_GetTick>
 8002af6:	0003      	movs	r3, r0
 8002af8:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002afa:	e008      	b.n	8002b0e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002afc:	f7fe fb10 	bl	8001120 <HAL_GetTick>
 8002b00:	0002      	movs	r2, r0
 8002b02:	693b      	ldr	r3, [r7, #16]
 8002b04:	1ad3      	subs	r3, r2, r3
 8002b06:	2b64      	cmp	r3, #100	; 0x64
 8002b08:	d901      	bls.n	8002b0e <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          return HAL_TIMEOUT;
 8002b0a:	2303      	movs	r3, #3
 8002b0c:	e0e8      	b.n	8002ce0 <HAL_RCCEx_PeriphCLKConfig+0x244>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b0e:	4b77      	ldr	r3, [pc, #476]	; (8002cec <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8002b10:	681a      	ldr	r2, [r3, #0]
 8002b12:	2380      	movs	r3, #128	; 0x80
 8002b14:	005b      	lsls	r3, r3, #1
 8002b16:	4013      	ands	r3, r2
 8002b18:	d0f0      	beq.n	8002afc <HAL_RCCEx_PeriphCLKConfig+0x60>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8002b1a:	4b73      	ldr	r3, [pc, #460]	; (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8002b1c:	681a      	ldr	r2, [r3, #0]
 8002b1e:	23c0      	movs	r3, #192	; 0xc0
 8002b20:	039b      	lsls	r3, r3, #14
 8002b22:	4013      	ands	r3, r2
 8002b24:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	685a      	ldr	r2, [r3, #4]
 8002b2a:	23c0      	movs	r3, #192	; 0xc0
 8002b2c:	039b      	lsls	r3, r3, #14
 8002b2e:	4013      	ands	r3, r2
 8002b30:	68fa      	ldr	r2, [r7, #12]
 8002b32:	429a      	cmp	r2, r3
 8002b34:	d013      	beq.n	8002b5e <HAL_RCCEx_PeriphCLKConfig+0xc2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	685a      	ldr	r2, [r3, #4]
 8002b3a:	23c0      	movs	r3, #192	; 0xc0
 8002b3c:	029b      	lsls	r3, r3, #10
 8002b3e:	401a      	ands	r2, r3
 8002b40:	23c0      	movs	r3, #192	; 0xc0
 8002b42:	029b      	lsls	r3, r3, #10
 8002b44:	429a      	cmp	r2, r3
 8002b46:	d10a      	bne.n	8002b5e <HAL_RCCEx_PeriphCLKConfig+0xc2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8002b48:	4b67      	ldr	r3, [pc, #412]	; (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8002b4a:	681a      	ldr	r2, [r3, #0]
 8002b4c:	2380      	movs	r3, #128	; 0x80
 8002b4e:	029b      	lsls	r3, r3, #10
 8002b50:	401a      	ands	r2, r3
 8002b52:	2380      	movs	r3, #128	; 0x80
 8002b54:	029b      	lsls	r3, r3, #10
 8002b56:	429a      	cmp	r2, r3
 8002b58:	d101      	bne.n	8002b5e <HAL_RCCEx_PeriphCLKConfig+0xc2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 8002b5a:	2301      	movs	r3, #1
 8002b5c:	e0c0      	b.n	8002ce0 <HAL_RCCEx_PeriphCLKConfig+0x244>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8002b5e:	4b62      	ldr	r3, [pc, #392]	; (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8002b60:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002b62:	23c0      	movs	r3, #192	; 0xc0
 8002b64:	029b      	lsls	r3, r3, #10
 8002b66:	4013      	ands	r3, r2
 8002b68:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d03b      	beq.n	8002be8 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	685a      	ldr	r2, [r3, #4]
 8002b74:	23c0      	movs	r3, #192	; 0xc0
 8002b76:	029b      	lsls	r3, r3, #10
 8002b78:	4013      	ands	r3, r2
 8002b7a:	68fa      	ldr	r2, [r7, #12]
 8002b7c:	429a      	cmp	r2, r3
 8002b7e:	d033      	beq.n	8002be8 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	2220      	movs	r2, #32
 8002b86:	4013      	ands	r3, r2
 8002b88:	d02e      	beq.n	8002be8 <HAL_RCCEx_PeriphCLKConfig+0x14c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8002b8a:	4b57      	ldr	r3, [pc, #348]	; (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8002b8c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002b8e:	4a58      	ldr	r2, [pc, #352]	; (8002cf0 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8002b90:	4013      	ands	r3, r2
 8002b92:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002b94:	4b54      	ldr	r3, [pc, #336]	; (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8002b96:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002b98:	4b53      	ldr	r3, [pc, #332]	; (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8002b9a:	2180      	movs	r1, #128	; 0x80
 8002b9c:	0309      	lsls	r1, r1, #12
 8002b9e:	430a      	orrs	r2, r1
 8002ba0:	651a      	str	r2, [r3, #80]	; 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002ba2:	4b51      	ldr	r3, [pc, #324]	; (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8002ba4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002ba6:	4b50      	ldr	r3, [pc, #320]	; (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8002ba8:	4952      	ldr	r1, [pc, #328]	; (8002cf4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8002baa:	400a      	ands	r2, r1
 8002bac:	651a      	str	r2, [r3, #80]	; 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8002bae:	4b4e      	ldr	r3, [pc, #312]	; (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8002bb0:	68fa      	ldr	r2, [r7, #12]
 8002bb2:	651a      	str	r2, [r3, #80]	; 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 8002bb4:	68fa      	ldr	r2, [r7, #12]
 8002bb6:	2380      	movs	r3, #128	; 0x80
 8002bb8:	005b      	lsls	r3, r3, #1
 8002bba:	4013      	ands	r3, r2
 8002bbc:	d014      	beq.n	8002be8 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bbe:	f7fe faaf 	bl	8001120 <HAL_GetTick>
 8002bc2:	0003      	movs	r3, r0
 8002bc4:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002bc6:	e009      	b.n	8002bdc <HAL_RCCEx_PeriphCLKConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002bc8:	f7fe faaa 	bl	8001120 <HAL_GetTick>
 8002bcc:	0002      	movs	r2, r0
 8002bce:	693b      	ldr	r3, [r7, #16]
 8002bd0:	1ad3      	subs	r3, r2, r3
 8002bd2:	4a49      	ldr	r2, [pc, #292]	; (8002cf8 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8002bd4:	4293      	cmp	r3, r2
 8002bd6:	d901      	bls.n	8002bdc <HAL_RCCEx_PeriphCLKConfig+0x140>
          {
            return HAL_TIMEOUT;
 8002bd8:	2303      	movs	r3, #3
 8002bda:	e081      	b.n	8002ce0 <HAL_RCCEx_PeriphCLKConfig+0x244>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002bdc:	4b42      	ldr	r3, [pc, #264]	; (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8002bde:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002be0:	2380      	movs	r3, #128	; 0x80
 8002be2:	009b      	lsls	r3, r3, #2
 8002be4:	4013      	ands	r3, r2
 8002be6:	d0ef      	beq.n	8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	2220      	movs	r2, #32
 8002bee:	4013      	ands	r3, r2
 8002bf0:	d01f      	beq.n	8002c32 <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	685a      	ldr	r2, [r3, #4]
 8002bf6:	23c0      	movs	r3, #192	; 0xc0
 8002bf8:	029b      	lsls	r3, r3, #10
 8002bfa:	401a      	ands	r2, r3
 8002bfc:	23c0      	movs	r3, #192	; 0xc0
 8002bfe:	029b      	lsls	r3, r3, #10
 8002c00:	429a      	cmp	r2, r3
 8002c02:	d10c      	bne.n	8002c1e <HAL_RCCEx_PeriphCLKConfig+0x182>
 8002c04:	4b38      	ldr	r3, [pc, #224]	; (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	4a3c      	ldr	r2, [pc, #240]	; (8002cfc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002c0a:	4013      	ands	r3, r2
 8002c0c:	0019      	movs	r1, r3
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	685a      	ldr	r2, [r3, #4]
 8002c12:	23c0      	movs	r3, #192	; 0xc0
 8002c14:	039b      	lsls	r3, r3, #14
 8002c16:	401a      	ands	r2, r3
 8002c18:	4b33      	ldr	r3, [pc, #204]	; (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8002c1a:	430a      	orrs	r2, r1
 8002c1c:	601a      	str	r2, [r3, #0]
 8002c1e:	4b32      	ldr	r3, [pc, #200]	; (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8002c20:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	685a      	ldr	r2, [r3, #4]
 8002c26:	23c0      	movs	r3, #192	; 0xc0
 8002c28:	029b      	lsls	r3, r3, #10
 8002c2a:	401a      	ands	r2, r3
 8002c2c:	4b2e      	ldr	r3, [pc, #184]	; (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8002c2e:	430a      	orrs	r2, r1
 8002c30:	651a      	str	r2, [r3, #80]	; 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002c32:	2317      	movs	r3, #23
 8002c34:	18fb      	adds	r3, r7, r3
 8002c36:	781b      	ldrb	r3, [r3, #0]
 8002c38:	2b01      	cmp	r3, #1
 8002c3a:	d105      	bne.n	8002c48 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002c3c:	4b2a      	ldr	r3, [pc, #168]	; (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8002c3e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002c40:	4b29      	ldr	r3, [pc, #164]	; (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8002c42:	492f      	ldr	r1, [pc, #188]	; (8002d00 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8002c44:	400a      	ands	r2, r1
 8002c46:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	2201      	movs	r2, #1
 8002c4e:	4013      	ands	r3, r2
 8002c50:	d009      	beq.n	8002c66 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002c52:	4b25      	ldr	r3, [pc, #148]	; (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8002c54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c56:	2203      	movs	r2, #3
 8002c58:	4393      	bics	r3, r2
 8002c5a:	0019      	movs	r1, r3
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	689a      	ldr	r2, [r3, #8]
 8002c60:	4b21      	ldr	r3, [pc, #132]	; (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8002c62:	430a      	orrs	r2, r1
 8002c64:	64da      	str	r2, [r3, #76]	; 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	2202      	movs	r2, #2
 8002c6c:	4013      	ands	r3, r2
 8002c6e:	d009      	beq.n	8002c84 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002c70:	4b1d      	ldr	r3, [pc, #116]	; (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8002c72:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c74:	220c      	movs	r2, #12
 8002c76:	4393      	bics	r3, r2
 8002c78:	0019      	movs	r1, r3
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	68da      	ldr	r2, [r3, #12]
 8002c7e:	4b1a      	ldr	r3, [pc, #104]	; (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8002c80:	430a      	orrs	r2, r1
 8002c82:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	2204      	movs	r2, #4
 8002c8a:	4013      	ands	r3, r2
 8002c8c:	d009      	beq.n	8002ca2 <HAL_RCCEx_PeriphCLKConfig+0x206>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002c8e:	4b16      	ldr	r3, [pc, #88]	; (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8002c90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c92:	4a1c      	ldr	r2, [pc, #112]	; (8002d04 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002c94:	4013      	ands	r3, r2
 8002c96:	0019      	movs	r1, r3
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	691a      	ldr	r2, [r3, #16]
 8002c9c:	4b12      	ldr	r3, [pc, #72]	; (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8002c9e:	430a      	orrs	r2, r1
 8002ca0:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	2208      	movs	r2, #8
 8002ca8:	4013      	ands	r3, r2
 8002caa:	d009      	beq.n	8002cc0 <HAL_RCCEx_PeriphCLKConfig+0x224>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002cac:	4b0e      	ldr	r3, [pc, #56]	; (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8002cae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002cb0:	4a15      	ldr	r2, [pc, #84]	; (8002d08 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8002cb2:	4013      	ands	r3, r2
 8002cb4:	0019      	movs	r1, r3
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	695a      	ldr	r2, [r3, #20]
 8002cba:	4b0b      	ldr	r3, [pc, #44]	; (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8002cbc:	430a      	orrs	r2, r1
 8002cbe:	64da      	str	r2, [r3, #76]	; 0x4c
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	2280      	movs	r2, #128	; 0x80
 8002cc6:	4013      	ands	r3, r2
 8002cc8:	d009      	beq.n	8002cde <HAL_RCCEx_PeriphCLKConfig+0x242>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8002cca:	4b07      	ldr	r3, [pc, #28]	; (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8002ccc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002cce:	4a0f      	ldr	r2, [pc, #60]	; (8002d0c <HAL_RCCEx_PeriphCLKConfig+0x270>)
 8002cd0:	4013      	ands	r3, r2
 8002cd2:	0019      	movs	r1, r3
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	699a      	ldr	r2, [r3, #24]
 8002cd8:	4b03      	ldr	r3, [pc, #12]	; (8002ce8 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 8002cda:	430a      	orrs	r2, r1
 8002cdc:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8002cde:	2300      	movs	r3, #0
}
 8002ce0:	0018      	movs	r0, r3
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	b006      	add	sp, #24
 8002ce6:	bd80      	pop	{r7, pc}
 8002ce8:	40021000 	.word	0x40021000
 8002cec:	40007000 	.word	0x40007000
 8002cf0:	fffcffff 	.word	0xfffcffff
 8002cf4:	fff7ffff 	.word	0xfff7ffff
 8002cf8:	00001388 	.word	0x00001388
 8002cfc:	ffcfffff 	.word	0xffcfffff
 8002d00:	efffffff 	.word	0xefffffff
 8002d04:	fffff3ff 	.word	0xfffff3ff
 8002d08:	ffffcfff 	.word	0xffffcfff
 8002d0c:	fff3ffff 	.word	0xfff3ffff

08002d10 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002d10:	b580      	push	{r7, lr}
 8002d12:	b082      	sub	sp, #8
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d101      	bne.n	8002d22 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002d1e:	2301      	movs	r3, #1
 8002d20:	e083      	b.n	8002e2a <HAL_SPI_Init+0x11a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d109      	bne.n	8002d3e <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	685a      	ldr	r2, [r3, #4]
 8002d2e:	2382      	movs	r3, #130	; 0x82
 8002d30:	005b      	lsls	r3, r3, #1
 8002d32:	429a      	cmp	r2, r3
 8002d34:	d009      	beq.n	8002d4a <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	2200      	movs	r2, #0
 8002d3a:	61da      	str	r2, [r3, #28]
 8002d3c:	e005      	b.n	8002d4a <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	2200      	movs	r2, #0
 8002d42:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	2200      	movs	r2, #0
 8002d48:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	2251      	movs	r2, #81	; 0x51
 8002d54:	5c9b      	ldrb	r3, [r3, r2]
 8002d56:	b2db      	uxtb	r3, r3
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d107      	bne.n	8002d6c <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	2250      	movs	r2, #80	; 0x50
 8002d60:	2100      	movs	r1, #0
 8002d62:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	0018      	movs	r0, r3
 8002d68:	f7fe f8a2 	bl	8000eb0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	2251      	movs	r2, #81	; 0x51
 8002d70:	2102      	movs	r1, #2
 8002d72:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	681a      	ldr	r2, [r3, #0]
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	2140      	movs	r1, #64	; 0x40
 8002d80:	438a      	bics	r2, r1
 8002d82:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	685a      	ldr	r2, [r3, #4]
 8002d88:	2382      	movs	r3, #130	; 0x82
 8002d8a:	005b      	lsls	r3, r3, #1
 8002d8c:	401a      	ands	r2, r3
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	6899      	ldr	r1, [r3, #8]
 8002d92:	2384      	movs	r3, #132	; 0x84
 8002d94:	021b      	lsls	r3, r3, #8
 8002d96:	400b      	ands	r3, r1
 8002d98:	431a      	orrs	r2, r3
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	68d9      	ldr	r1, [r3, #12]
 8002d9e:	2380      	movs	r3, #128	; 0x80
 8002da0:	011b      	lsls	r3, r3, #4
 8002da2:	400b      	ands	r3, r1
 8002da4:	431a      	orrs	r2, r3
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	691b      	ldr	r3, [r3, #16]
 8002daa:	2102      	movs	r1, #2
 8002dac:	400b      	ands	r3, r1
 8002dae:	431a      	orrs	r2, r3
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	695b      	ldr	r3, [r3, #20]
 8002db4:	2101      	movs	r1, #1
 8002db6:	400b      	ands	r3, r1
 8002db8:	431a      	orrs	r2, r3
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	6999      	ldr	r1, [r3, #24]
 8002dbe:	2380      	movs	r3, #128	; 0x80
 8002dc0:	009b      	lsls	r3, r3, #2
 8002dc2:	400b      	ands	r3, r1
 8002dc4:	431a      	orrs	r2, r3
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	69db      	ldr	r3, [r3, #28]
 8002dca:	2138      	movs	r1, #56	; 0x38
 8002dcc:	400b      	ands	r3, r1
 8002dce:	431a      	orrs	r2, r3
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	6a1b      	ldr	r3, [r3, #32]
 8002dd4:	2180      	movs	r1, #128	; 0x80
 8002dd6:	400b      	ands	r3, r1
 8002dd8:	431a      	orrs	r2, r3
 8002dda:	0011      	movs	r1, r2
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002de0:	2380      	movs	r3, #128	; 0x80
 8002de2:	019b      	lsls	r3, r3, #6
 8002de4:	401a      	ands	r2, r3
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	430a      	orrs	r2, r1
 8002dec:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	699b      	ldr	r3, [r3, #24]
 8002df2:	0c1b      	lsrs	r3, r3, #16
 8002df4:	2204      	movs	r2, #4
 8002df6:	4013      	ands	r3, r2
 8002df8:	0019      	movs	r1, r3
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dfe:	2210      	movs	r2, #16
 8002e00:	401a      	ands	r2, r3
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	430a      	orrs	r2, r1
 8002e08:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	69da      	ldr	r2, [r3, #28]
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	4907      	ldr	r1, [pc, #28]	; (8002e34 <HAL_SPI_Init+0x124>)
 8002e16:	400a      	ands	r2, r1
 8002e18:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	2251      	movs	r2, #81	; 0x51
 8002e24:	2101      	movs	r1, #1
 8002e26:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002e28:	2300      	movs	r3, #0
}
 8002e2a:	0018      	movs	r0, r3
 8002e2c:	46bd      	mov	sp, r7
 8002e2e:	b002      	add	sp, #8
 8002e30:	bd80      	pop	{r7, pc}
 8002e32:	46c0      	nop			; (mov r8, r8)
 8002e34:	fffff7ff 	.word	0xfffff7ff

08002e38 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	b082      	sub	sp, #8
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d101      	bne.n	8002e4a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002e46:	2301      	movs	r3, #1
 8002e48:	e032      	b.n	8002eb0 <HAL_TIM_Base_Init+0x78>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_PRESCALER(htim->Init.Prescaler));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	2239      	movs	r2, #57	; 0x39
 8002e4e:	5c9b      	ldrb	r3, [r3, r2]
 8002e50:	b2db      	uxtb	r3, r3
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d107      	bne.n	8002e66 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	2238      	movs	r2, #56	; 0x38
 8002e5a:	2100      	movs	r1, #0
 8002e5c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	0018      	movs	r0, r3
 8002e62:	f7fe f869 	bl	8000f38 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	2239      	movs	r2, #57	; 0x39
 8002e6a:	2102      	movs	r1, #2
 8002e6c:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681a      	ldr	r2, [r3, #0]
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	3304      	adds	r3, #4
 8002e76:	0019      	movs	r1, r3
 8002e78:	0010      	movs	r0, r2
 8002e7a:	f000 fa01 	bl	8003280 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	223e      	movs	r2, #62	; 0x3e
 8002e82:	2101      	movs	r1, #1
 8002e84:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	223a      	movs	r2, #58	; 0x3a
 8002e8a:	2101      	movs	r1, #1
 8002e8c:	5499      	strb	r1, [r3, r2]
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	223b      	movs	r2, #59	; 0x3b
 8002e92:	2101      	movs	r1, #1
 8002e94:	5499      	strb	r1, [r3, r2]
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	223c      	movs	r2, #60	; 0x3c
 8002e9a:	2101      	movs	r1, #1
 8002e9c:	5499      	strb	r1, [r3, r2]
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	223d      	movs	r2, #61	; 0x3d
 8002ea2:	2101      	movs	r1, #1
 8002ea4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	2239      	movs	r2, #57	; 0x39
 8002eaa:	2101      	movs	r1, #1
 8002eac:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002eae:	2300      	movs	r3, #0
}
 8002eb0:	0018      	movs	r0, r3
 8002eb2:	46bd      	mov	sp, r7
 8002eb4:	b002      	add	sp, #8
 8002eb6:	bd80      	pop	{r7, pc}

08002eb8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002eb8:	b580      	push	{r7, lr}
 8002eba:	b082      	sub	sp, #8
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	691b      	ldr	r3, [r3, #16]
 8002ec6:	2202      	movs	r2, #2
 8002ec8:	4013      	ands	r3, r2
 8002eca:	2b02      	cmp	r3, #2
 8002ecc:	d124      	bne.n	8002f18 <HAL_TIM_IRQHandler+0x60>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	68db      	ldr	r3, [r3, #12]
 8002ed4:	2202      	movs	r2, #2
 8002ed6:	4013      	ands	r3, r2
 8002ed8:	2b02      	cmp	r3, #2
 8002eda:	d11d      	bne.n	8002f18 <HAL_TIM_IRQHandler+0x60>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	2203      	movs	r2, #3
 8002ee2:	4252      	negs	r2, r2
 8002ee4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	2201      	movs	r2, #1
 8002eea:	761a      	strb	r2, [r3, #24]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	699b      	ldr	r3, [r3, #24]
 8002ef2:	2203      	movs	r2, #3
 8002ef4:	4013      	ands	r3, r2
 8002ef6:	d004      	beq.n	8002f02 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	0018      	movs	r0, r3
 8002efc:	f000 f9a8 	bl	8003250 <HAL_TIM_IC_CaptureCallback>
 8002f00:	e007      	b.n	8002f12 <HAL_TIM_IRQHandler+0x5a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	0018      	movs	r0, r3
 8002f06:	f000 f99b 	bl	8003240 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	0018      	movs	r0, r3
 8002f0e:	f000 f9a7 	bl	8003260 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	2200      	movs	r2, #0
 8002f16:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	691b      	ldr	r3, [r3, #16]
 8002f1e:	2204      	movs	r2, #4
 8002f20:	4013      	ands	r3, r2
 8002f22:	2b04      	cmp	r3, #4
 8002f24:	d125      	bne.n	8002f72 <HAL_TIM_IRQHandler+0xba>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	68db      	ldr	r3, [r3, #12]
 8002f2c:	2204      	movs	r2, #4
 8002f2e:	4013      	ands	r3, r2
 8002f30:	2b04      	cmp	r3, #4
 8002f32:	d11e      	bne.n	8002f72 <HAL_TIM_IRQHandler+0xba>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	2205      	movs	r2, #5
 8002f3a:	4252      	negs	r2, r2
 8002f3c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	2202      	movs	r2, #2
 8002f42:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	699a      	ldr	r2, [r3, #24]
 8002f4a:	23c0      	movs	r3, #192	; 0xc0
 8002f4c:	009b      	lsls	r3, r3, #2
 8002f4e:	4013      	ands	r3, r2
 8002f50:	d004      	beq.n	8002f5c <HAL_TIM_IRQHandler+0xa4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	0018      	movs	r0, r3
 8002f56:	f000 f97b 	bl	8003250 <HAL_TIM_IC_CaptureCallback>
 8002f5a:	e007      	b.n	8002f6c <HAL_TIM_IRQHandler+0xb4>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	0018      	movs	r0, r3
 8002f60:	f000 f96e 	bl	8003240 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	0018      	movs	r0, r3
 8002f68:	f000 f97a 	bl	8003260 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	2200      	movs	r2, #0
 8002f70:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	691b      	ldr	r3, [r3, #16]
 8002f78:	2208      	movs	r2, #8
 8002f7a:	4013      	ands	r3, r2
 8002f7c:	2b08      	cmp	r3, #8
 8002f7e:	d124      	bne.n	8002fca <HAL_TIM_IRQHandler+0x112>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	68db      	ldr	r3, [r3, #12]
 8002f86:	2208      	movs	r2, #8
 8002f88:	4013      	ands	r3, r2
 8002f8a:	2b08      	cmp	r3, #8
 8002f8c:	d11d      	bne.n	8002fca <HAL_TIM_IRQHandler+0x112>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	2209      	movs	r2, #9
 8002f94:	4252      	negs	r2, r2
 8002f96:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	2204      	movs	r2, #4
 8002f9c:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	69db      	ldr	r3, [r3, #28]
 8002fa4:	2203      	movs	r2, #3
 8002fa6:	4013      	ands	r3, r2
 8002fa8:	d004      	beq.n	8002fb4 <HAL_TIM_IRQHandler+0xfc>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	0018      	movs	r0, r3
 8002fae:	f000 f94f 	bl	8003250 <HAL_TIM_IC_CaptureCallback>
 8002fb2:	e007      	b.n	8002fc4 <HAL_TIM_IRQHandler+0x10c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	0018      	movs	r0, r3
 8002fb8:	f000 f942 	bl	8003240 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	0018      	movs	r0, r3
 8002fc0:	f000 f94e 	bl	8003260 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	691b      	ldr	r3, [r3, #16]
 8002fd0:	2210      	movs	r2, #16
 8002fd2:	4013      	ands	r3, r2
 8002fd4:	2b10      	cmp	r3, #16
 8002fd6:	d125      	bne.n	8003024 <HAL_TIM_IRQHandler+0x16c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	68db      	ldr	r3, [r3, #12]
 8002fde:	2210      	movs	r2, #16
 8002fe0:	4013      	ands	r3, r2
 8002fe2:	2b10      	cmp	r3, #16
 8002fe4:	d11e      	bne.n	8003024 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	2211      	movs	r2, #17
 8002fec:	4252      	negs	r2, r2
 8002fee:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	2208      	movs	r2, #8
 8002ff4:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	69da      	ldr	r2, [r3, #28]
 8002ffc:	23c0      	movs	r3, #192	; 0xc0
 8002ffe:	009b      	lsls	r3, r3, #2
 8003000:	4013      	ands	r3, r2
 8003002:	d004      	beq.n	800300e <HAL_TIM_IRQHandler+0x156>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	0018      	movs	r0, r3
 8003008:	f000 f922 	bl	8003250 <HAL_TIM_IC_CaptureCallback>
 800300c:	e007      	b.n	800301e <HAL_TIM_IRQHandler+0x166>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	0018      	movs	r0, r3
 8003012:	f000 f915 	bl	8003240 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	0018      	movs	r0, r3
 800301a:	f000 f921 	bl	8003260 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	2200      	movs	r2, #0
 8003022:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	691b      	ldr	r3, [r3, #16]
 800302a:	2201      	movs	r2, #1
 800302c:	4013      	ands	r3, r2
 800302e:	2b01      	cmp	r3, #1
 8003030:	d10f      	bne.n	8003052 <HAL_TIM_IRQHandler+0x19a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	68db      	ldr	r3, [r3, #12]
 8003038:	2201      	movs	r2, #1
 800303a:	4013      	ands	r3, r2
 800303c:	2b01      	cmp	r3, #1
 800303e:	d108      	bne.n	8003052 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	2202      	movs	r2, #2
 8003046:	4252      	negs	r2, r2
 8003048:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	0018      	movs	r0, r3
 800304e:	f000 f8ef 	bl	8003230 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	691b      	ldr	r3, [r3, #16]
 8003058:	2240      	movs	r2, #64	; 0x40
 800305a:	4013      	ands	r3, r2
 800305c:	2b40      	cmp	r3, #64	; 0x40
 800305e:	d10f      	bne.n	8003080 <HAL_TIM_IRQHandler+0x1c8>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	68db      	ldr	r3, [r3, #12]
 8003066:	2240      	movs	r2, #64	; 0x40
 8003068:	4013      	ands	r3, r2
 800306a:	2b40      	cmp	r3, #64	; 0x40
 800306c:	d108      	bne.n	8003080 <HAL_TIM_IRQHandler+0x1c8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	2241      	movs	r2, #65	; 0x41
 8003074:	4252      	negs	r2, r2
 8003076:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	0018      	movs	r0, r3
 800307c:	f000 f8f8 	bl	8003270 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003080:	46c0      	nop			; (mov r8, r8)
 8003082:	46bd      	mov	sp, r7
 8003084:	b002      	add	sp, #8
 8003086:	bd80      	pop	{r7, pc}

08003088 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003088:	b580      	push	{r7, lr}
 800308a:	b084      	sub	sp, #16
 800308c:	af00      	add	r7, sp, #0
 800308e:	6078      	str	r0, [r7, #4]
 8003090:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003092:	230f      	movs	r3, #15
 8003094:	18fb      	adds	r3, r7, r3
 8003096:	2200      	movs	r2, #0
 8003098:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	2238      	movs	r2, #56	; 0x38
 800309e:	5c9b      	ldrb	r3, [r3, r2]
 80030a0:	2b01      	cmp	r3, #1
 80030a2:	d101      	bne.n	80030a8 <HAL_TIM_ConfigClockSource+0x20>
 80030a4:	2302      	movs	r3, #2
 80030a6:	e0bc      	b.n	8003222 <HAL_TIM_ConfigClockSource+0x19a>
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	2238      	movs	r2, #56	; 0x38
 80030ac:	2101      	movs	r1, #1
 80030ae:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	2239      	movs	r2, #57	; 0x39
 80030b4:	2102      	movs	r1, #2
 80030b6:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	689b      	ldr	r3, [r3, #8]
 80030be:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80030c0:	68bb      	ldr	r3, [r7, #8]
 80030c2:	2277      	movs	r2, #119	; 0x77
 80030c4:	4393      	bics	r3, r2
 80030c6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80030c8:	68bb      	ldr	r3, [r7, #8]
 80030ca:	4a58      	ldr	r2, [pc, #352]	; (800322c <HAL_TIM_ConfigClockSource+0x1a4>)
 80030cc:	4013      	ands	r3, r2
 80030ce:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	68ba      	ldr	r2, [r7, #8]
 80030d6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80030d8:	683b      	ldr	r3, [r7, #0]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	2280      	movs	r2, #128	; 0x80
 80030de:	0192      	lsls	r2, r2, #6
 80030e0:	4293      	cmp	r3, r2
 80030e2:	d040      	beq.n	8003166 <HAL_TIM_ConfigClockSource+0xde>
 80030e4:	2280      	movs	r2, #128	; 0x80
 80030e6:	0192      	lsls	r2, r2, #6
 80030e8:	4293      	cmp	r3, r2
 80030ea:	d900      	bls.n	80030ee <HAL_TIM_ConfigClockSource+0x66>
 80030ec:	e088      	b.n	8003200 <HAL_TIM_ConfigClockSource+0x178>
 80030ee:	2280      	movs	r2, #128	; 0x80
 80030f0:	0152      	lsls	r2, r2, #5
 80030f2:	4293      	cmp	r3, r2
 80030f4:	d100      	bne.n	80030f8 <HAL_TIM_ConfigClockSource+0x70>
 80030f6:	e088      	b.n	800320a <HAL_TIM_ConfigClockSource+0x182>
 80030f8:	2280      	movs	r2, #128	; 0x80
 80030fa:	0152      	lsls	r2, r2, #5
 80030fc:	4293      	cmp	r3, r2
 80030fe:	d900      	bls.n	8003102 <HAL_TIM_ConfigClockSource+0x7a>
 8003100:	e07e      	b.n	8003200 <HAL_TIM_ConfigClockSource+0x178>
 8003102:	2b70      	cmp	r3, #112	; 0x70
 8003104:	d018      	beq.n	8003138 <HAL_TIM_ConfigClockSource+0xb0>
 8003106:	d900      	bls.n	800310a <HAL_TIM_ConfigClockSource+0x82>
 8003108:	e07a      	b.n	8003200 <HAL_TIM_ConfigClockSource+0x178>
 800310a:	2b60      	cmp	r3, #96	; 0x60
 800310c:	d04f      	beq.n	80031ae <HAL_TIM_ConfigClockSource+0x126>
 800310e:	d900      	bls.n	8003112 <HAL_TIM_ConfigClockSource+0x8a>
 8003110:	e076      	b.n	8003200 <HAL_TIM_ConfigClockSource+0x178>
 8003112:	2b50      	cmp	r3, #80	; 0x50
 8003114:	d03b      	beq.n	800318e <HAL_TIM_ConfigClockSource+0x106>
 8003116:	d900      	bls.n	800311a <HAL_TIM_ConfigClockSource+0x92>
 8003118:	e072      	b.n	8003200 <HAL_TIM_ConfigClockSource+0x178>
 800311a:	2b40      	cmp	r3, #64	; 0x40
 800311c:	d057      	beq.n	80031ce <HAL_TIM_ConfigClockSource+0x146>
 800311e:	d900      	bls.n	8003122 <HAL_TIM_ConfigClockSource+0x9a>
 8003120:	e06e      	b.n	8003200 <HAL_TIM_ConfigClockSource+0x178>
 8003122:	2b30      	cmp	r3, #48	; 0x30
 8003124:	d063      	beq.n	80031ee <HAL_TIM_ConfigClockSource+0x166>
 8003126:	d86b      	bhi.n	8003200 <HAL_TIM_ConfigClockSource+0x178>
 8003128:	2b20      	cmp	r3, #32
 800312a:	d060      	beq.n	80031ee <HAL_TIM_ConfigClockSource+0x166>
 800312c:	d868      	bhi.n	8003200 <HAL_TIM_ConfigClockSource+0x178>
 800312e:	2b00      	cmp	r3, #0
 8003130:	d05d      	beq.n	80031ee <HAL_TIM_ConfigClockSource+0x166>
 8003132:	2b10      	cmp	r3, #16
 8003134:	d05b      	beq.n	80031ee <HAL_TIM_ConfigClockSource+0x166>
 8003136:	e063      	b.n	8003200 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800313c:	683b      	ldr	r3, [r7, #0]
 800313e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003140:	683b      	ldr	r3, [r7, #0]
 8003142:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003144:	683b      	ldr	r3, [r7, #0]
 8003146:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003148:	f000 f968 	bl	800341c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	689b      	ldr	r3, [r3, #8]
 8003152:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003154:	68bb      	ldr	r3, [r7, #8]
 8003156:	2277      	movs	r2, #119	; 0x77
 8003158:	4313      	orrs	r3, r2
 800315a:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	68ba      	ldr	r2, [r7, #8]
 8003162:	609a      	str	r2, [r3, #8]
      break;
 8003164:	e052      	b.n	800320c <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800316a:	683b      	ldr	r3, [r7, #0]
 800316c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800316e:	683b      	ldr	r3, [r7, #0]
 8003170:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003172:	683b      	ldr	r3, [r7, #0]
 8003174:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003176:	f000 f951 	bl	800341c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	689a      	ldr	r2, [r3, #8]
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	2180      	movs	r1, #128	; 0x80
 8003186:	01c9      	lsls	r1, r1, #7
 8003188:	430a      	orrs	r2, r1
 800318a:	609a      	str	r2, [r3, #8]
      break;
 800318c:	e03e      	b.n	800320c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003192:	683b      	ldr	r3, [r7, #0]
 8003194:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003196:	683b      	ldr	r3, [r7, #0]
 8003198:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800319a:	001a      	movs	r2, r3
 800319c:	f000 f8c4 	bl	8003328 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	2150      	movs	r1, #80	; 0x50
 80031a6:	0018      	movs	r0, r3
 80031a8:	f000 f91e 	bl	80033e8 <TIM_ITRx_SetConfig>
      break;
 80031ac:	e02e      	b.n	800320c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80031b2:	683b      	ldr	r3, [r7, #0]
 80031b4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80031b6:	683b      	ldr	r3, [r7, #0]
 80031b8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80031ba:	001a      	movs	r2, r3
 80031bc:	f000 f8e2 	bl	8003384 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	2160      	movs	r1, #96	; 0x60
 80031c6:	0018      	movs	r0, r3
 80031c8:	f000 f90e 	bl	80033e8 <TIM_ITRx_SetConfig>
      break;
 80031cc:	e01e      	b.n	800320c <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80031d2:	683b      	ldr	r3, [r7, #0]
 80031d4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80031d6:	683b      	ldr	r3, [r7, #0]
 80031d8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80031da:	001a      	movs	r2, r3
 80031dc:	f000 f8a4 	bl	8003328 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	2140      	movs	r1, #64	; 0x40
 80031e6:	0018      	movs	r0, r3
 80031e8:	f000 f8fe 	bl	80033e8 <TIM_ITRx_SetConfig>
      break;
 80031ec:	e00e      	b.n	800320c <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681a      	ldr	r2, [r3, #0]
 80031f2:	683b      	ldr	r3, [r7, #0]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	0019      	movs	r1, r3
 80031f8:	0010      	movs	r0, r2
 80031fa:	f000 f8f5 	bl	80033e8 <TIM_ITRx_SetConfig>
      break;
 80031fe:	e005      	b.n	800320c <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8003200:	230f      	movs	r3, #15
 8003202:	18fb      	adds	r3, r7, r3
 8003204:	2201      	movs	r2, #1
 8003206:	701a      	strb	r2, [r3, #0]
      break;
 8003208:	e000      	b.n	800320c <HAL_TIM_ConfigClockSource+0x184>
      break;
 800320a:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	2239      	movs	r2, #57	; 0x39
 8003210:	2101      	movs	r1, #1
 8003212:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	2238      	movs	r2, #56	; 0x38
 8003218:	2100      	movs	r1, #0
 800321a:	5499      	strb	r1, [r3, r2]

  return status;
 800321c:	230f      	movs	r3, #15
 800321e:	18fb      	adds	r3, r7, r3
 8003220:	781b      	ldrb	r3, [r3, #0]
}
 8003222:	0018      	movs	r0, r3
 8003224:	46bd      	mov	sp, r7
 8003226:	b004      	add	sp, #16
 8003228:	bd80      	pop	{r7, pc}
 800322a:	46c0      	nop			; (mov r8, r8)
 800322c:	ffff00ff 	.word	0xffff00ff

08003230 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003230:	b580      	push	{r7, lr}
 8003232:	b082      	sub	sp, #8
 8003234:	af00      	add	r7, sp, #0
 8003236:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8003238:	46c0      	nop			; (mov r8, r8)
 800323a:	46bd      	mov	sp, r7
 800323c:	b002      	add	sp, #8
 800323e:	bd80      	pop	{r7, pc}

08003240 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003240:	b580      	push	{r7, lr}
 8003242:	b082      	sub	sp, #8
 8003244:	af00      	add	r7, sp, #0
 8003246:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003248:	46c0      	nop			; (mov r8, r8)
 800324a:	46bd      	mov	sp, r7
 800324c:	b002      	add	sp, #8
 800324e:	bd80      	pop	{r7, pc}

08003250 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003250:	b580      	push	{r7, lr}
 8003252:	b082      	sub	sp, #8
 8003254:	af00      	add	r7, sp, #0
 8003256:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003258:	46c0      	nop			; (mov r8, r8)
 800325a:	46bd      	mov	sp, r7
 800325c:	b002      	add	sp, #8
 800325e:	bd80      	pop	{r7, pc}

08003260 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003260:	b580      	push	{r7, lr}
 8003262:	b082      	sub	sp, #8
 8003264:	af00      	add	r7, sp, #0
 8003266:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003268:	46c0      	nop			; (mov r8, r8)
 800326a:	46bd      	mov	sp, r7
 800326c:	b002      	add	sp, #8
 800326e:	bd80      	pop	{r7, pc}

08003270 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003270:	b580      	push	{r7, lr}
 8003272:	b082      	sub	sp, #8
 8003274:	af00      	add	r7, sp, #0
 8003276:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003278:	46c0      	nop			; (mov r8, r8)
 800327a:	46bd      	mov	sp, r7
 800327c:	b002      	add	sp, #8
 800327e:	bd80      	pop	{r7, pc}

08003280 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003280:	b580      	push	{r7, lr}
 8003282:	b084      	sub	sp, #16
 8003284:	af00      	add	r7, sp, #0
 8003286:	6078      	str	r0, [r7, #4]
 8003288:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003290:	687a      	ldr	r2, [r7, #4]
 8003292:	2380      	movs	r3, #128	; 0x80
 8003294:	05db      	lsls	r3, r3, #23
 8003296:	429a      	cmp	r2, r3
 8003298:	d007      	beq.n	80032aa <TIM_Base_SetConfig+0x2a>
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	4a1f      	ldr	r2, [pc, #124]	; (800331c <TIM_Base_SetConfig+0x9c>)
 800329e:	4293      	cmp	r3, r2
 80032a0:	d003      	beq.n	80032aa <TIM_Base_SetConfig+0x2a>
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	4a1e      	ldr	r2, [pc, #120]	; (8003320 <TIM_Base_SetConfig+0xa0>)
 80032a6:	4293      	cmp	r3, r2
 80032a8:	d108      	bne.n	80032bc <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	2270      	movs	r2, #112	; 0x70
 80032ae:	4393      	bics	r3, r2
 80032b0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80032b2:	683b      	ldr	r3, [r7, #0]
 80032b4:	685b      	ldr	r3, [r3, #4]
 80032b6:	68fa      	ldr	r2, [r7, #12]
 80032b8:	4313      	orrs	r3, r2
 80032ba:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80032bc:	687a      	ldr	r2, [r7, #4]
 80032be:	2380      	movs	r3, #128	; 0x80
 80032c0:	05db      	lsls	r3, r3, #23
 80032c2:	429a      	cmp	r2, r3
 80032c4:	d007      	beq.n	80032d6 <TIM_Base_SetConfig+0x56>
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	4a14      	ldr	r2, [pc, #80]	; (800331c <TIM_Base_SetConfig+0x9c>)
 80032ca:	4293      	cmp	r3, r2
 80032cc:	d003      	beq.n	80032d6 <TIM_Base_SetConfig+0x56>
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	4a13      	ldr	r2, [pc, #76]	; (8003320 <TIM_Base_SetConfig+0xa0>)
 80032d2:	4293      	cmp	r3, r2
 80032d4:	d108      	bne.n	80032e8 <TIM_Base_SetConfig+0x68>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	4a12      	ldr	r2, [pc, #72]	; (8003324 <TIM_Base_SetConfig+0xa4>)
 80032da:	4013      	ands	r3, r2
 80032dc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80032de:	683b      	ldr	r3, [r7, #0]
 80032e0:	68db      	ldr	r3, [r3, #12]
 80032e2:	68fa      	ldr	r2, [r7, #12]
 80032e4:	4313      	orrs	r3, r2
 80032e6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	2280      	movs	r2, #128	; 0x80
 80032ec:	4393      	bics	r3, r2
 80032ee:	001a      	movs	r2, r3
 80032f0:	683b      	ldr	r3, [r7, #0]
 80032f2:	691b      	ldr	r3, [r3, #16]
 80032f4:	4313      	orrs	r3, r2
 80032f6:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	68fa      	ldr	r2, [r7, #12]
 80032fc:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80032fe:	683b      	ldr	r3, [r7, #0]
 8003300:	689a      	ldr	r2, [r3, #8]
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003306:	683b      	ldr	r3, [r7, #0]
 8003308:	681a      	ldr	r2, [r3, #0]
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	2201      	movs	r2, #1
 8003312:	615a      	str	r2, [r3, #20]
}
 8003314:	46c0      	nop			; (mov r8, r8)
 8003316:	46bd      	mov	sp, r7
 8003318:	b004      	add	sp, #16
 800331a:	bd80      	pop	{r7, pc}
 800331c:	40010800 	.word	0x40010800
 8003320:	40011400 	.word	0x40011400
 8003324:	fffffcff 	.word	0xfffffcff

08003328 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003328:	b580      	push	{r7, lr}
 800332a:	b086      	sub	sp, #24
 800332c:	af00      	add	r7, sp, #0
 800332e:	60f8      	str	r0, [r7, #12]
 8003330:	60b9      	str	r1, [r7, #8]
 8003332:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	6a1b      	ldr	r3, [r3, #32]
 8003338:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	6a1b      	ldr	r3, [r3, #32]
 800333e:	2201      	movs	r2, #1
 8003340:	4393      	bics	r3, r2
 8003342:	001a      	movs	r2, r3
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	699b      	ldr	r3, [r3, #24]
 800334c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800334e:	693b      	ldr	r3, [r7, #16]
 8003350:	22f0      	movs	r2, #240	; 0xf0
 8003352:	4393      	bics	r3, r2
 8003354:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	011b      	lsls	r3, r3, #4
 800335a:	693a      	ldr	r2, [r7, #16]
 800335c:	4313      	orrs	r3, r2
 800335e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003360:	697b      	ldr	r3, [r7, #20]
 8003362:	220a      	movs	r2, #10
 8003364:	4393      	bics	r3, r2
 8003366:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003368:	697a      	ldr	r2, [r7, #20]
 800336a:	68bb      	ldr	r3, [r7, #8]
 800336c:	4313      	orrs	r3, r2
 800336e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	693a      	ldr	r2, [r7, #16]
 8003374:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	697a      	ldr	r2, [r7, #20]
 800337a:	621a      	str	r2, [r3, #32]
}
 800337c:	46c0      	nop			; (mov r8, r8)
 800337e:	46bd      	mov	sp, r7
 8003380:	b006      	add	sp, #24
 8003382:	bd80      	pop	{r7, pc}

08003384 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003384:	b580      	push	{r7, lr}
 8003386:	b086      	sub	sp, #24
 8003388:	af00      	add	r7, sp, #0
 800338a:	60f8      	str	r0, [r7, #12]
 800338c:	60b9      	str	r1, [r7, #8]
 800338e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	6a1b      	ldr	r3, [r3, #32]
 8003394:	2210      	movs	r2, #16
 8003396:	4393      	bics	r3, r2
 8003398:	001a      	movs	r2, r3
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	699b      	ldr	r3, [r3, #24]
 80033a2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	6a1b      	ldr	r3, [r3, #32]
 80033a8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80033aa:	697b      	ldr	r3, [r7, #20]
 80033ac:	4a0d      	ldr	r2, [pc, #52]	; (80033e4 <TIM_TI2_ConfigInputStage+0x60>)
 80033ae:	4013      	ands	r3, r2
 80033b0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	031b      	lsls	r3, r3, #12
 80033b6:	697a      	ldr	r2, [r7, #20]
 80033b8:	4313      	orrs	r3, r2
 80033ba:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80033bc:	693b      	ldr	r3, [r7, #16]
 80033be:	22a0      	movs	r2, #160	; 0xa0
 80033c0:	4393      	bics	r3, r2
 80033c2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80033c4:	68bb      	ldr	r3, [r7, #8]
 80033c6:	011b      	lsls	r3, r3, #4
 80033c8:	693a      	ldr	r2, [r7, #16]
 80033ca:	4313      	orrs	r3, r2
 80033cc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	697a      	ldr	r2, [r7, #20]
 80033d2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	693a      	ldr	r2, [r7, #16]
 80033d8:	621a      	str	r2, [r3, #32]
}
 80033da:	46c0      	nop			; (mov r8, r8)
 80033dc:	46bd      	mov	sp, r7
 80033de:	b006      	add	sp, #24
 80033e0:	bd80      	pop	{r7, pc}
 80033e2:	46c0      	nop			; (mov r8, r8)
 80033e4:	ffff0fff 	.word	0xffff0fff

080033e8 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80033e8:	b580      	push	{r7, lr}
 80033ea:	b084      	sub	sp, #16
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	6078      	str	r0, [r7, #4]
 80033f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	689b      	ldr	r3, [r3, #8]
 80033f6:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	2270      	movs	r2, #112	; 0x70
 80033fc:	4393      	bics	r3, r2
 80033fe:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003400:	683a      	ldr	r2, [r7, #0]
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	4313      	orrs	r3, r2
 8003406:	2207      	movs	r2, #7
 8003408:	4313      	orrs	r3, r2
 800340a:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	68fa      	ldr	r2, [r7, #12]
 8003410:	609a      	str	r2, [r3, #8]
}
 8003412:	46c0      	nop			; (mov r8, r8)
 8003414:	46bd      	mov	sp, r7
 8003416:	b004      	add	sp, #16
 8003418:	bd80      	pop	{r7, pc}
	...

0800341c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800341c:	b580      	push	{r7, lr}
 800341e:	b086      	sub	sp, #24
 8003420:	af00      	add	r7, sp, #0
 8003422:	60f8      	str	r0, [r7, #12]
 8003424:	60b9      	str	r1, [r7, #8]
 8003426:	607a      	str	r2, [r7, #4]
 8003428:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	689b      	ldr	r3, [r3, #8]
 800342e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003430:	697b      	ldr	r3, [r7, #20]
 8003432:	4a09      	ldr	r2, [pc, #36]	; (8003458 <TIM_ETR_SetConfig+0x3c>)
 8003434:	4013      	ands	r3, r2
 8003436:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003438:	683b      	ldr	r3, [r7, #0]
 800343a:	021a      	lsls	r2, r3, #8
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	431a      	orrs	r2, r3
 8003440:	68bb      	ldr	r3, [r7, #8]
 8003442:	4313      	orrs	r3, r2
 8003444:	697a      	ldr	r2, [r7, #20]
 8003446:	4313      	orrs	r3, r2
 8003448:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	697a      	ldr	r2, [r7, #20]
 800344e:	609a      	str	r2, [r3, #8]
}
 8003450:	46c0      	nop			; (mov r8, r8)
 8003452:	46bd      	mov	sp, r7
 8003454:	b006      	add	sp, #24
 8003456:	bd80      	pop	{r7, pc}
 8003458:	ffff00ff 	.word	0xffff00ff

0800345c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800345c:	b580      	push	{r7, lr}
 800345e:	b084      	sub	sp, #16
 8003460:	af00      	add	r7, sp, #0
 8003462:	6078      	str	r0, [r7, #4]
 8003464:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	2238      	movs	r2, #56	; 0x38
 800346a:	5c9b      	ldrb	r3, [r3, r2]
 800346c:	2b01      	cmp	r3, #1
 800346e:	d101      	bne.n	8003474 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003470:	2302      	movs	r3, #2
 8003472:	e042      	b.n	80034fa <HAL_TIMEx_MasterConfigSynchronization+0x9e>
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	2238      	movs	r2, #56	; 0x38
 8003478:	2101      	movs	r1, #1
 800347a:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	2239      	movs	r2, #57	; 0x39
 8003480:	2102      	movs	r1, #2
 8003482:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	685b      	ldr	r3, [r3, #4]
 800348a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	689b      	ldr	r3, [r3, #8]
 8003492:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	2270      	movs	r2, #112	; 0x70
 8003498:	4393      	bics	r3, r2
 800349a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800349c:	683b      	ldr	r3, [r7, #0]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	68fa      	ldr	r2, [r7, #12]
 80034a2:	4313      	orrs	r3, r2
 80034a4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	68fa      	ldr	r2, [r7, #12]
 80034ac:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681a      	ldr	r2, [r3, #0]
 80034b2:	2380      	movs	r3, #128	; 0x80
 80034b4:	05db      	lsls	r3, r3, #23
 80034b6:	429a      	cmp	r2, r3
 80034b8:	d009      	beq.n	80034ce <HAL_TIMEx_MasterConfigSynchronization+0x72>
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	4a11      	ldr	r2, [pc, #68]	; (8003504 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 80034c0:	4293      	cmp	r3, r2
 80034c2:	d004      	beq.n	80034ce <HAL_TIMEx_MasterConfigSynchronization+0x72>
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	4a0f      	ldr	r2, [pc, #60]	; (8003508 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 80034ca:	4293      	cmp	r3, r2
 80034cc:	d10c      	bne.n	80034e8 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80034ce:	68bb      	ldr	r3, [r7, #8]
 80034d0:	2280      	movs	r2, #128	; 0x80
 80034d2:	4393      	bics	r3, r2
 80034d4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80034d6:	683b      	ldr	r3, [r7, #0]
 80034d8:	685b      	ldr	r3, [r3, #4]
 80034da:	68ba      	ldr	r2, [r7, #8]
 80034dc:	4313      	orrs	r3, r2
 80034de:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	68ba      	ldr	r2, [r7, #8]
 80034e6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	2239      	movs	r2, #57	; 0x39
 80034ec:	2101      	movs	r1, #1
 80034ee:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	2238      	movs	r2, #56	; 0x38
 80034f4:	2100      	movs	r1, #0
 80034f6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80034f8:	2300      	movs	r3, #0
}
 80034fa:	0018      	movs	r0, r3
 80034fc:	46bd      	mov	sp, r7
 80034fe:	b004      	add	sp, #16
 8003500:	bd80      	pop	{r7, pc}
 8003502:	46c0      	nop			; (mov r8, r8)
 8003504:	40010800 	.word	0x40010800
 8003508:	40011400 	.word	0x40011400

0800350c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800350c:	b580      	push	{r7, lr}
 800350e:	b082      	sub	sp, #8
 8003510:	af00      	add	r7, sp, #0
 8003512:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	2b00      	cmp	r3, #0
 8003518:	d101      	bne.n	800351e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800351a:	2301      	movs	r3, #1
 800351c:	e044      	b.n	80035a8 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003522:	2b00      	cmp	r3, #0
 8003524:	d107      	bne.n	8003536 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	2278      	movs	r2, #120	; 0x78
 800352a:	2100      	movs	r1, #0
 800352c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	0018      	movs	r0, r3
 8003532:	f7fd fc0f 	bl	8000d54 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	2224      	movs	r2, #36	; 0x24
 800353a:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	681a      	ldr	r2, [r3, #0]
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	2101      	movs	r1, #1
 8003548:	438a      	bics	r2, r1
 800354a:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	0018      	movs	r0, r3
 8003550:	f000 fd24 	bl	8003f9c <UART_SetConfig>
 8003554:	0003      	movs	r3, r0
 8003556:	2b01      	cmp	r3, #1
 8003558:	d101      	bne.n	800355e <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800355a:	2301      	movs	r3, #1
 800355c:	e024      	b.n	80035a8 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003562:	2b00      	cmp	r3, #0
 8003564:	d003      	beq.n	800356e <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	0018      	movs	r0, r3
 800356a:	f000 ff9b 	bl	80044a4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	685a      	ldr	r2, [r3, #4]
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	490d      	ldr	r1, [pc, #52]	; (80035b0 <HAL_UART_Init+0xa4>)
 800357a:	400a      	ands	r2, r1
 800357c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	689a      	ldr	r2, [r3, #8]
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	212a      	movs	r1, #42	; 0x2a
 800358a:	438a      	bics	r2, r1
 800358c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	681a      	ldr	r2, [r3, #0]
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	2101      	movs	r1, #1
 800359a:	430a      	orrs	r2, r1
 800359c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	0018      	movs	r0, r3
 80035a2:	f001 f833 	bl	800460c <UART_CheckIdleState>
 80035a6:	0003      	movs	r3, r0
}
 80035a8:	0018      	movs	r0, r3
 80035aa:	46bd      	mov	sp, r7
 80035ac:	b002      	add	sp, #8
 80035ae:	bd80      	pop	{r7, pc}
 80035b0:	ffffb7ff 	.word	0xffffb7ff

080035b4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80035b4:	b580      	push	{r7, lr}
 80035b6:	b08a      	sub	sp, #40	; 0x28
 80035b8:	af02      	add	r7, sp, #8
 80035ba:	60f8      	str	r0, [r7, #12]
 80035bc:	60b9      	str	r1, [r7, #8]
 80035be:	603b      	str	r3, [r7, #0]
 80035c0:	1dbb      	adds	r3, r7, #6
 80035c2:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80035c8:	2b20      	cmp	r3, #32
 80035ca:	d000      	beq.n	80035ce <HAL_UART_Transmit+0x1a>
 80035cc:	e08c      	b.n	80036e8 <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 80035ce:	68bb      	ldr	r3, [r7, #8]
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d003      	beq.n	80035dc <HAL_UART_Transmit+0x28>
 80035d4:	1dbb      	adds	r3, r7, #6
 80035d6:	881b      	ldrh	r3, [r3, #0]
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d101      	bne.n	80035e0 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 80035dc:	2301      	movs	r3, #1
 80035de:	e084      	b.n	80036ea <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	689a      	ldr	r2, [r3, #8]
 80035e4:	2380      	movs	r3, #128	; 0x80
 80035e6:	015b      	lsls	r3, r3, #5
 80035e8:	429a      	cmp	r2, r3
 80035ea:	d109      	bne.n	8003600 <HAL_UART_Transmit+0x4c>
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	691b      	ldr	r3, [r3, #16]
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d105      	bne.n	8003600 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80035f4:	68bb      	ldr	r3, [r7, #8]
 80035f6:	2201      	movs	r2, #1
 80035f8:	4013      	ands	r3, r2
 80035fa:	d001      	beq.n	8003600 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 80035fc:	2301      	movs	r3, #1
 80035fe:	e074      	b.n	80036ea <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	2284      	movs	r2, #132	; 0x84
 8003604:	2100      	movs	r1, #0
 8003606:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	2221      	movs	r2, #33	; 0x21
 800360c:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800360e:	f7fd fd87 	bl	8001120 <HAL_GetTick>
 8003612:	0003      	movs	r3, r0
 8003614:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	1dba      	adds	r2, r7, #6
 800361a:	2150      	movs	r1, #80	; 0x50
 800361c:	8812      	ldrh	r2, [r2, #0]
 800361e:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	1dba      	adds	r2, r7, #6
 8003624:	2152      	movs	r1, #82	; 0x52
 8003626:	8812      	ldrh	r2, [r2, #0]
 8003628:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	689a      	ldr	r2, [r3, #8]
 800362e:	2380      	movs	r3, #128	; 0x80
 8003630:	015b      	lsls	r3, r3, #5
 8003632:	429a      	cmp	r2, r3
 8003634:	d108      	bne.n	8003648 <HAL_UART_Transmit+0x94>
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	691b      	ldr	r3, [r3, #16]
 800363a:	2b00      	cmp	r3, #0
 800363c:	d104      	bne.n	8003648 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 800363e:	2300      	movs	r3, #0
 8003640:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003642:	68bb      	ldr	r3, [r7, #8]
 8003644:	61bb      	str	r3, [r7, #24]
 8003646:	e003      	b.n	8003650 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 8003648:	68bb      	ldr	r3, [r7, #8]
 800364a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800364c:	2300      	movs	r3, #0
 800364e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003650:	e02f      	b.n	80036b2 <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003652:	697a      	ldr	r2, [r7, #20]
 8003654:	68f8      	ldr	r0, [r7, #12]
 8003656:	683b      	ldr	r3, [r7, #0]
 8003658:	9300      	str	r3, [sp, #0]
 800365a:	0013      	movs	r3, r2
 800365c:	2200      	movs	r2, #0
 800365e:	2180      	movs	r1, #128	; 0x80
 8003660:	f001 f87c 	bl	800475c <UART_WaitOnFlagUntilTimeout>
 8003664:	1e03      	subs	r3, r0, #0
 8003666:	d004      	beq.n	8003672 <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	2220      	movs	r2, #32
 800366c:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 800366e:	2303      	movs	r3, #3
 8003670:	e03b      	b.n	80036ea <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 8003672:	69fb      	ldr	r3, [r7, #28]
 8003674:	2b00      	cmp	r3, #0
 8003676:	d10b      	bne.n	8003690 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003678:	69bb      	ldr	r3, [r7, #24]
 800367a:	881b      	ldrh	r3, [r3, #0]
 800367c:	001a      	movs	r2, r3
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	05d2      	lsls	r2, r2, #23
 8003684:	0dd2      	lsrs	r2, r2, #23
 8003686:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003688:	69bb      	ldr	r3, [r7, #24]
 800368a:	3302      	adds	r3, #2
 800368c:	61bb      	str	r3, [r7, #24]
 800368e:	e007      	b.n	80036a0 <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003690:	69fb      	ldr	r3, [r7, #28]
 8003692:	781a      	ldrb	r2, [r3, #0]
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800369a:	69fb      	ldr	r3, [r7, #28]
 800369c:	3301      	adds	r3, #1
 800369e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	2252      	movs	r2, #82	; 0x52
 80036a4:	5a9b      	ldrh	r3, [r3, r2]
 80036a6:	b29b      	uxth	r3, r3
 80036a8:	3b01      	subs	r3, #1
 80036aa:	b299      	uxth	r1, r3
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	2252      	movs	r2, #82	; 0x52
 80036b0:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	2252      	movs	r2, #82	; 0x52
 80036b6:	5a9b      	ldrh	r3, [r3, r2]
 80036b8:	b29b      	uxth	r3, r3
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d1c9      	bne.n	8003652 <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80036be:	697a      	ldr	r2, [r7, #20]
 80036c0:	68f8      	ldr	r0, [r7, #12]
 80036c2:	683b      	ldr	r3, [r7, #0]
 80036c4:	9300      	str	r3, [sp, #0]
 80036c6:	0013      	movs	r3, r2
 80036c8:	2200      	movs	r2, #0
 80036ca:	2140      	movs	r1, #64	; 0x40
 80036cc:	f001 f846 	bl	800475c <UART_WaitOnFlagUntilTimeout>
 80036d0:	1e03      	subs	r3, r0, #0
 80036d2:	d004      	beq.n	80036de <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	2220      	movs	r2, #32
 80036d8:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 80036da:	2303      	movs	r3, #3
 80036dc:	e005      	b.n	80036ea <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	2220      	movs	r2, #32
 80036e2:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 80036e4:	2300      	movs	r3, #0
 80036e6:	e000      	b.n	80036ea <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 80036e8:	2302      	movs	r3, #2
  }
}
 80036ea:	0018      	movs	r0, r3
 80036ec:	46bd      	mov	sp, r7
 80036ee:	b008      	add	sp, #32
 80036f0:	bd80      	pop	{r7, pc}
	...

080036f4 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80036f4:	b580      	push	{r7, lr}
 80036f6:	b08a      	sub	sp, #40	; 0x28
 80036f8:	af02      	add	r7, sp, #8
 80036fa:	60f8      	str	r0, [r7, #12]
 80036fc:	60b9      	str	r1, [r7, #8]
 80036fe:	603b      	str	r3, [r7, #0]
 8003700:	1dbb      	adds	r3, r7, #6
 8003702:	801a      	strh	r2, [r3, #0]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	2280      	movs	r2, #128	; 0x80
 8003708:	589b      	ldr	r3, [r3, r2]
 800370a:	2b20      	cmp	r3, #32
 800370c:	d000      	beq.n	8003710 <HAL_UART_Receive+0x1c>
 800370e:	e0d0      	b.n	80038b2 <HAL_UART_Receive+0x1be>
  {
    if ((pData == NULL) || (Size == 0U))
 8003710:	68bb      	ldr	r3, [r7, #8]
 8003712:	2b00      	cmp	r3, #0
 8003714:	d003      	beq.n	800371e <HAL_UART_Receive+0x2a>
 8003716:	1dbb      	adds	r3, r7, #6
 8003718:	881b      	ldrh	r3, [r3, #0]
 800371a:	2b00      	cmp	r3, #0
 800371c:	d101      	bne.n	8003722 <HAL_UART_Receive+0x2e>
    {
      return  HAL_ERROR;
 800371e:	2301      	movs	r3, #1
 8003720:	e0c8      	b.n	80038b4 <HAL_UART_Receive+0x1c0>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	689a      	ldr	r2, [r3, #8]
 8003726:	2380      	movs	r3, #128	; 0x80
 8003728:	015b      	lsls	r3, r3, #5
 800372a:	429a      	cmp	r2, r3
 800372c:	d109      	bne.n	8003742 <HAL_UART_Receive+0x4e>
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	691b      	ldr	r3, [r3, #16]
 8003732:	2b00      	cmp	r3, #0
 8003734:	d105      	bne.n	8003742 <HAL_UART_Receive+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8003736:	68bb      	ldr	r3, [r7, #8]
 8003738:	2201      	movs	r2, #1
 800373a:	4013      	ands	r3, r2
 800373c:	d001      	beq.n	8003742 <HAL_UART_Receive+0x4e>
      {
        return  HAL_ERROR;
 800373e:	2301      	movs	r3, #1
 8003740:	e0b8      	b.n	80038b4 <HAL_UART_Receive+0x1c0>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	2284      	movs	r2, #132	; 0x84
 8003746:	2100      	movs	r1, #0
 8003748:	5099      	str	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	2280      	movs	r2, #128	; 0x80
 800374e:	2122      	movs	r1, #34	; 0x22
 8003750:	5099      	str	r1, [r3, r2]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	2200      	movs	r2, #0
 8003756:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003758:	f7fd fce2 	bl	8001120 <HAL_GetTick>
 800375c:	0003      	movs	r3, r0
 800375e:	617b      	str	r3, [r7, #20]

    huart->RxXferSize  = Size;
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	1dba      	adds	r2, r7, #6
 8003764:	2158      	movs	r1, #88	; 0x58
 8003766:	8812      	ldrh	r2, [r2, #0]
 8003768:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	1dba      	adds	r2, r7, #6
 800376e:	215a      	movs	r1, #90	; 0x5a
 8003770:	8812      	ldrh	r2, [r2, #0]
 8003772:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	689a      	ldr	r2, [r3, #8]
 8003778:	2380      	movs	r3, #128	; 0x80
 800377a:	015b      	lsls	r3, r3, #5
 800377c:	429a      	cmp	r2, r3
 800377e:	d10d      	bne.n	800379c <HAL_UART_Receive+0xa8>
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	691b      	ldr	r3, [r3, #16]
 8003784:	2b00      	cmp	r3, #0
 8003786:	d104      	bne.n	8003792 <HAL_UART_Receive+0x9e>
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	225c      	movs	r2, #92	; 0x5c
 800378c:	494b      	ldr	r1, [pc, #300]	; (80038bc <HAL_UART_Receive+0x1c8>)
 800378e:	5299      	strh	r1, [r3, r2]
 8003790:	e02e      	b.n	80037f0 <HAL_UART_Receive+0xfc>
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	225c      	movs	r2, #92	; 0x5c
 8003796:	21ff      	movs	r1, #255	; 0xff
 8003798:	5299      	strh	r1, [r3, r2]
 800379a:	e029      	b.n	80037f0 <HAL_UART_Receive+0xfc>
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	689b      	ldr	r3, [r3, #8]
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d10d      	bne.n	80037c0 <HAL_UART_Receive+0xcc>
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	691b      	ldr	r3, [r3, #16]
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d104      	bne.n	80037b6 <HAL_UART_Receive+0xc2>
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	225c      	movs	r2, #92	; 0x5c
 80037b0:	21ff      	movs	r1, #255	; 0xff
 80037b2:	5299      	strh	r1, [r3, r2]
 80037b4:	e01c      	b.n	80037f0 <HAL_UART_Receive+0xfc>
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	225c      	movs	r2, #92	; 0x5c
 80037ba:	217f      	movs	r1, #127	; 0x7f
 80037bc:	5299      	strh	r1, [r3, r2]
 80037be:	e017      	b.n	80037f0 <HAL_UART_Receive+0xfc>
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	689a      	ldr	r2, [r3, #8]
 80037c4:	2380      	movs	r3, #128	; 0x80
 80037c6:	055b      	lsls	r3, r3, #21
 80037c8:	429a      	cmp	r2, r3
 80037ca:	d10d      	bne.n	80037e8 <HAL_UART_Receive+0xf4>
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	691b      	ldr	r3, [r3, #16]
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d104      	bne.n	80037de <HAL_UART_Receive+0xea>
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	225c      	movs	r2, #92	; 0x5c
 80037d8:	217f      	movs	r1, #127	; 0x7f
 80037da:	5299      	strh	r1, [r3, r2]
 80037dc:	e008      	b.n	80037f0 <HAL_UART_Receive+0xfc>
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	225c      	movs	r2, #92	; 0x5c
 80037e2:	213f      	movs	r1, #63	; 0x3f
 80037e4:	5299      	strh	r1, [r3, r2]
 80037e6:	e003      	b.n	80037f0 <HAL_UART_Receive+0xfc>
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	225c      	movs	r2, #92	; 0x5c
 80037ec:	2100      	movs	r1, #0
 80037ee:	5299      	strh	r1, [r3, r2]
    uhMask = huart->Mask;
 80037f0:	2312      	movs	r3, #18
 80037f2:	18fb      	adds	r3, r7, r3
 80037f4:	68fa      	ldr	r2, [r7, #12]
 80037f6:	215c      	movs	r1, #92	; 0x5c
 80037f8:	5a52      	ldrh	r2, [r2, r1]
 80037fa:	801a      	strh	r2, [r3, #0]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	689a      	ldr	r2, [r3, #8]
 8003800:	2380      	movs	r3, #128	; 0x80
 8003802:	015b      	lsls	r3, r3, #5
 8003804:	429a      	cmp	r2, r3
 8003806:	d108      	bne.n	800381a <HAL_UART_Receive+0x126>
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	691b      	ldr	r3, [r3, #16]
 800380c:	2b00      	cmp	r3, #0
 800380e:	d104      	bne.n	800381a <HAL_UART_Receive+0x126>
    {
      pdata8bits  = NULL;
 8003810:	2300      	movs	r3, #0
 8003812:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003814:	68bb      	ldr	r3, [r7, #8]
 8003816:	61bb      	str	r3, [r7, #24]
 8003818:	e003      	b.n	8003822 <HAL_UART_Receive+0x12e>
    }
    else
    {
      pdata8bits  = pData;
 800381a:	68bb      	ldr	r3, [r7, #8]
 800381c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800381e:	2300      	movs	r3, #0
 8003820:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8003822:	e03a      	b.n	800389a <HAL_UART_Receive+0x1a6>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8003824:	697a      	ldr	r2, [r7, #20]
 8003826:	68f8      	ldr	r0, [r7, #12]
 8003828:	683b      	ldr	r3, [r7, #0]
 800382a:	9300      	str	r3, [sp, #0]
 800382c:	0013      	movs	r3, r2
 800382e:	2200      	movs	r2, #0
 8003830:	2120      	movs	r1, #32
 8003832:	f000 ff93 	bl	800475c <UART_WaitOnFlagUntilTimeout>
 8003836:	1e03      	subs	r3, r0, #0
 8003838:	d005      	beq.n	8003846 <HAL_UART_Receive+0x152>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	2280      	movs	r2, #128	; 0x80
 800383e:	2120      	movs	r1, #32
 8003840:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003842:	2303      	movs	r3, #3
 8003844:	e036      	b.n	80038b4 <HAL_UART_Receive+0x1c0>
      }
      if (pdata8bits == NULL)
 8003846:	69fb      	ldr	r3, [r7, #28]
 8003848:	2b00      	cmp	r3, #0
 800384a:	d10e      	bne.n	800386a <HAL_UART_Receive+0x176>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003852:	b29b      	uxth	r3, r3
 8003854:	2212      	movs	r2, #18
 8003856:	18ba      	adds	r2, r7, r2
 8003858:	8812      	ldrh	r2, [r2, #0]
 800385a:	4013      	ands	r3, r2
 800385c:	b29a      	uxth	r2, r3
 800385e:	69bb      	ldr	r3, [r7, #24]
 8003860:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8003862:	69bb      	ldr	r3, [r7, #24]
 8003864:	3302      	adds	r3, #2
 8003866:	61bb      	str	r3, [r7, #24]
 8003868:	e00e      	b.n	8003888 <HAL_UART_Receive+0x194>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003870:	b2db      	uxtb	r3, r3
 8003872:	2212      	movs	r2, #18
 8003874:	18ba      	adds	r2, r7, r2
 8003876:	8812      	ldrh	r2, [r2, #0]
 8003878:	b2d2      	uxtb	r2, r2
 800387a:	4013      	ands	r3, r2
 800387c:	b2da      	uxtb	r2, r3
 800387e:	69fb      	ldr	r3, [r7, #28]
 8003880:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8003882:	69fb      	ldr	r3, [r7, #28]
 8003884:	3301      	adds	r3, #1
 8003886:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	225a      	movs	r2, #90	; 0x5a
 800388c:	5a9b      	ldrh	r3, [r3, r2]
 800388e:	b29b      	uxth	r3, r3
 8003890:	3b01      	subs	r3, #1
 8003892:	b299      	uxth	r1, r3
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	225a      	movs	r2, #90	; 0x5a
 8003898:	5299      	strh	r1, [r3, r2]
    while (huart->RxXferCount > 0U)
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	225a      	movs	r2, #90	; 0x5a
 800389e:	5a9b      	ldrh	r3, [r3, r2]
 80038a0:	b29b      	uxth	r3, r3
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d1be      	bne.n	8003824 <HAL_UART_Receive+0x130>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	2280      	movs	r2, #128	; 0x80
 80038aa:	2120      	movs	r1, #32
 80038ac:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 80038ae:	2300      	movs	r3, #0
 80038b0:	e000      	b.n	80038b4 <HAL_UART_Receive+0x1c0>
  }
  else
  {
    return HAL_BUSY;
 80038b2:	2302      	movs	r3, #2
  }
}
 80038b4:	0018      	movs	r0, r3
 80038b6:	46bd      	mov	sp, r7
 80038b8:	b008      	add	sp, #32
 80038ba:	bd80      	pop	{r7, pc}
 80038bc:	000001ff 	.word	0x000001ff

080038c0 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80038c0:	b580      	push	{r7, lr}
 80038c2:	b088      	sub	sp, #32
 80038c4:	af00      	add	r7, sp, #0
 80038c6:	60f8      	str	r0, [r7, #12]
 80038c8:	60b9      	str	r1, [r7, #8]
 80038ca:	1dbb      	adds	r3, r7, #6
 80038cc:	801a      	strh	r2, [r3, #0]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80038d2:	2b20      	cmp	r3, #32
 80038d4:	d15b      	bne.n	800398e <HAL_UART_Transmit_IT+0xce>
  {
    if ((pData == NULL) || (Size == 0U))
 80038d6:	68bb      	ldr	r3, [r7, #8]
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d003      	beq.n	80038e4 <HAL_UART_Transmit_IT+0x24>
 80038dc:	1dbb      	adds	r3, r7, #6
 80038de:	881b      	ldrh	r3, [r3, #0]
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d101      	bne.n	80038e8 <HAL_UART_Transmit_IT+0x28>
    {
      return HAL_ERROR;
 80038e4:	2301      	movs	r3, #1
 80038e6:	e053      	b.n	8003990 <HAL_UART_Transmit_IT+0xd0>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	689a      	ldr	r2, [r3, #8]
 80038ec:	2380      	movs	r3, #128	; 0x80
 80038ee:	015b      	lsls	r3, r3, #5
 80038f0:	429a      	cmp	r2, r3
 80038f2:	d109      	bne.n	8003908 <HAL_UART_Transmit_IT+0x48>
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	691b      	ldr	r3, [r3, #16]
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d105      	bne.n	8003908 <HAL_UART_Transmit_IT+0x48>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80038fc:	68bb      	ldr	r3, [r7, #8]
 80038fe:	2201      	movs	r2, #1
 8003900:	4013      	ands	r3, r2
 8003902:	d001      	beq.n	8003908 <HAL_UART_Transmit_IT+0x48>
      {
        return  HAL_ERROR;
 8003904:	2301      	movs	r3, #1
 8003906:	e043      	b.n	8003990 <HAL_UART_Transmit_IT+0xd0>
      }
    }

    huart->pTxBuffPtr  = pData;
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	68ba      	ldr	r2, [r7, #8]
 800390c:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	1dba      	adds	r2, r7, #6
 8003912:	2150      	movs	r1, #80	; 0x50
 8003914:	8812      	ldrh	r2, [r2, #0]
 8003916:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	1dba      	adds	r2, r7, #6
 800391c:	2152      	movs	r1, #82	; 0x52
 800391e:	8812      	ldrh	r2, [r2, #0]
 8003920:	525a      	strh	r2, [r3, r1]
    huart->TxISR       = NULL;
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	2200      	movs	r2, #0
 8003926:	66da      	str	r2, [r3, #108]	; 0x6c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	2284      	movs	r2, #132	; 0x84
 800392c:	2100      	movs	r1, #0
 800392e:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	2221      	movs	r2, #33	; 0x21
 8003934:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	689a      	ldr	r2, [r3, #8]
 800393a:	2380      	movs	r3, #128	; 0x80
 800393c:	015b      	lsls	r3, r3, #5
 800393e:	429a      	cmp	r2, r3
 8003940:	d107      	bne.n	8003952 <HAL_UART_Transmit_IT+0x92>
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	691b      	ldr	r3, [r3, #16]
 8003946:	2b00      	cmp	r3, #0
 8003948:	d103      	bne.n	8003952 <HAL_UART_Transmit_IT+0x92>
    {
      huart->TxISR = UART_TxISR_16BIT;
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	4a12      	ldr	r2, [pc, #72]	; (8003998 <HAL_UART_Transmit_IT+0xd8>)
 800394e:	66da      	str	r2, [r3, #108]	; 0x6c
 8003950:	e002      	b.n	8003958 <HAL_UART_Transmit_IT+0x98>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	4a11      	ldr	r2, [pc, #68]	; (800399c <HAL_UART_Transmit_IT+0xdc>)
 8003956:	66da      	str	r2, [r3, #108]	; 0x6c
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003958:	f3ef 8310 	mrs	r3, PRIMASK
 800395c:	613b      	str	r3, [r7, #16]
  return(result);
 800395e:	693b      	ldr	r3, [r7, #16]
    }

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8003960:	61fb      	str	r3, [r7, #28]
 8003962:	2301      	movs	r3, #1
 8003964:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003966:	697b      	ldr	r3, [r7, #20]
 8003968:	f383 8810 	msr	PRIMASK, r3
}
 800396c:	46c0      	nop			; (mov r8, r8)
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	681a      	ldr	r2, [r3, #0]
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	2180      	movs	r1, #128	; 0x80
 800397a:	430a      	orrs	r2, r1
 800397c:	601a      	str	r2, [r3, #0]
 800397e:	69fb      	ldr	r3, [r7, #28]
 8003980:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003982:	69bb      	ldr	r3, [r7, #24]
 8003984:	f383 8810 	msr	PRIMASK, r3
}
 8003988:	46c0      	nop			; (mov r8, r8)

    return HAL_OK;
 800398a:	2300      	movs	r3, #0
 800398c:	e000      	b.n	8003990 <HAL_UART_Transmit_IT+0xd0>
  }
  else
  {
    return HAL_BUSY;
 800398e:	2302      	movs	r3, #2
  }
}
 8003990:	0018      	movs	r0, r3
 8003992:	46bd      	mov	sp, r7
 8003994:	b008      	add	sp, #32
 8003996:	bd80      	pop	{r7, pc}
 8003998:	080049d9 	.word	0x080049d9
 800399c:	08004927 	.word	0x08004927

080039a0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80039a0:	b590      	push	{r4, r7, lr}
 80039a2:	b0ab      	sub	sp, #172	; 0xac
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	69db      	ldr	r3, [r3, #28]
 80039ae:	22a4      	movs	r2, #164	; 0xa4
 80039b0:	18b9      	adds	r1, r7, r2
 80039b2:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	20a0      	movs	r0, #160	; 0xa0
 80039bc:	1839      	adds	r1, r7, r0
 80039be:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	689b      	ldr	r3, [r3, #8]
 80039c6:	219c      	movs	r1, #156	; 0x9c
 80039c8:	1879      	adds	r1, r7, r1
 80039ca:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80039cc:	0011      	movs	r1, r2
 80039ce:	18bb      	adds	r3, r7, r2
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	4a99      	ldr	r2, [pc, #612]	; (8003c38 <HAL_UART_IRQHandler+0x298>)
 80039d4:	4013      	ands	r3, r2
 80039d6:	2298      	movs	r2, #152	; 0x98
 80039d8:	18bc      	adds	r4, r7, r2
 80039da:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 80039dc:	18bb      	adds	r3, r7, r2
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d114      	bne.n	8003a0e <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80039e4:	187b      	adds	r3, r7, r1
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	2220      	movs	r2, #32
 80039ea:	4013      	ands	r3, r2
 80039ec:	d00f      	beq.n	8003a0e <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80039ee:	183b      	adds	r3, r7, r0
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	2220      	movs	r2, #32
 80039f4:	4013      	ands	r3, r2
 80039f6:	d00a      	beq.n	8003a0e <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d100      	bne.n	8003a02 <HAL_UART_IRQHandler+0x62>
 8003a00:	e2a0      	b.n	8003f44 <HAL_UART_IRQHandler+0x5a4>
      {
        huart->RxISR(huart);
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003a06:	687a      	ldr	r2, [r7, #4]
 8003a08:	0010      	movs	r0, r2
 8003a0a:	4798      	blx	r3
      }
      return;
 8003a0c:	e29a      	b.n	8003f44 <HAL_UART_IRQHandler+0x5a4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8003a0e:	2398      	movs	r3, #152	; 0x98
 8003a10:	18fb      	adds	r3, r7, r3
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d100      	bne.n	8003a1a <HAL_UART_IRQHandler+0x7a>
 8003a18:	e114      	b.n	8003c44 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8003a1a:	239c      	movs	r3, #156	; 0x9c
 8003a1c:	18fb      	adds	r3, r7, r3
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	2201      	movs	r2, #1
 8003a22:	4013      	ands	r3, r2
 8003a24:	d106      	bne.n	8003a34 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8003a26:	23a0      	movs	r3, #160	; 0xa0
 8003a28:	18fb      	adds	r3, r7, r3
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	4a83      	ldr	r2, [pc, #524]	; (8003c3c <HAL_UART_IRQHandler+0x29c>)
 8003a2e:	4013      	ands	r3, r2
 8003a30:	d100      	bne.n	8003a34 <HAL_UART_IRQHandler+0x94>
 8003a32:	e107      	b.n	8003c44 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003a34:	23a4      	movs	r3, #164	; 0xa4
 8003a36:	18fb      	adds	r3, r7, r3
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	2201      	movs	r2, #1
 8003a3c:	4013      	ands	r3, r2
 8003a3e:	d012      	beq.n	8003a66 <HAL_UART_IRQHandler+0xc6>
 8003a40:	23a0      	movs	r3, #160	; 0xa0
 8003a42:	18fb      	adds	r3, r7, r3
 8003a44:	681a      	ldr	r2, [r3, #0]
 8003a46:	2380      	movs	r3, #128	; 0x80
 8003a48:	005b      	lsls	r3, r3, #1
 8003a4a:	4013      	ands	r3, r2
 8003a4c:	d00b      	beq.n	8003a66 <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	2201      	movs	r2, #1
 8003a54:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	2284      	movs	r2, #132	; 0x84
 8003a5a:	589b      	ldr	r3, [r3, r2]
 8003a5c:	2201      	movs	r2, #1
 8003a5e:	431a      	orrs	r2, r3
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	2184      	movs	r1, #132	; 0x84
 8003a64:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003a66:	23a4      	movs	r3, #164	; 0xa4
 8003a68:	18fb      	adds	r3, r7, r3
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	2202      	movs	r2, #2
 8003a6e:	4013      	ands	r3, r2
 8003a70:	d011      	beq.n	8003a96 <HAL_UART_IRQHandler+0xf6>
 8003a72:	239c      	movs	r3, #156	; 0x9c
 8003a74:	18fb      	adds	r3, r7, r3
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	2201      	movs	r2, #1
 8003a7a:	4013      	ands	r3, r2
 8003a7c:	d00b      	beq.n	8003a96 <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	2202      	movs	r2, #2
 8003a84:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	2284      	movs	r2, #132	; 0x84
 8003a8a:	589b      	ldr	r3, [r3, r2]
 8003a8c:	2204      	movs	r2, #4
 8003a8e:	431a      	orrs	r2, r3
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	2184      	movs	r1, #132	; 0x84
 8003a94:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003a96:	23a4      	movs	r3, #164	; 0xa4
 8003a98:	18fb      	adds	r3, r7, r3
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	2204      	movs	r2, #4
 8003a9e:	4013      	ands	r3, r2
 8003aa0:	d011      	beq.n	8003ac6 <HAL_UART_IRQHandler+0x126>
 8003aa2:	239c      	movs	r3, #156	; 0x9c
 8003aa4:	18fb      	adds	r3, r7, r3
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	2201      	movs	r2, #1
 8003aaa:	4013      	ands	r3, r2
 8003aac:	d00b      	beq.n	8003ac6 <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	2204      	movs	r2, #4
 8003ab4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	2284      	movs	r2, #132	; 0x84
 8003aba:	589b      	ldr	r3, [r3, r2]
 8003abc:	2202      	movs	r2, #2
 8003abe:	431a      	orrs	r2, r3
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	2184      	movs	r1, #132	; 0x84
 8003ac4:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8003ac6:	23a4      	movs	r3, #164	; 0xa4
 8003ac8:	18fb      	adds	r3, r7, r3
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	2208      	movs	r2, #8
 8003ace:	4013      	ands	r3, r2
 8003ad0:	d017      	beq.n	8003b02 <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003ad2:	23a0      	movs	r3, #160	; 0xa0
 8003ad4:	18fb      	adds	r3, r7, r3
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	2220      	movs	r2, #32
 8003ada:	4013      	ands	r3, r2
 8003adc:	d105      	bne.n	8003aea <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8003ade:	239c      	movs	r3, #156	; 0x9c
 8003ae0:	18fb      	adds	r3, r7, r3
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	2201      	movs	r2, #1
 8003ae6:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8003ae8:	d00b      	beq.n	8003b02 <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	2208      	movs	r2, #8
 8003af0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	2284      	movs	r2, #132	; 0x84
 8003af6:	589b      	ldr	r3, [r3, r2]
 8003af8:	2208      	movs	r2, #8
 8003afa:	431a      	orrs	r2, r3
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	2184      	movs	r1, #132	; 0x84
 8003b00:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8003b02:	23a4      	movs	r3, #164	; 0xa4
 8003b04:	18fb      	adds	r3, r7, r3
 8003b06:	681a      	ldr	r2, [r3, #0]
 8003b08:	2380      	movs	r3, #128	; 0x80
 8003b0a:	011b      	lsls	r3, r3, #4
 8003b0c:	4013      	ands	r3, r2
 8003b0e:	d013      	beq.n	8003b38 <HAL_UART_IRQHandler+0x198>
 8003b10:	23a0      	movs	r3, #160	; 0xa0
 8003b12:	18fb      	adds	r3, r7, r3
 8003b14:	681a      	ldr	r2, [r3, #0]
 8003b16:	2380      	movs	r3, #128	; 0x80
 8003b18:	04db      	lsls	r3, r3, #19
 8003b1a:	4013      	ands	r3, r2
 8003b1c:	d00c      	beq.n	8003b38 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	2280      	movs	r2, #128	; 0x80
 8003b24:	0112      	lsls	r2, r2, #4
 8003b26:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	2284      	movs	r2, #132	; 0x84
 8003b2c:	589b      	ldr	r3, [r3, r2]
 8003b2e:	2220      	movs	r2, #32
 8003b30:	431a      	orrs	r2, r3
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	2184      	movs	r1, #132	; 0x84
 8003b36:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	2284      	movs	r2, #132	; 0x84
 8003b3c:	589b      	ldr	r3, [r3, r2]
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d100      	bne.n	8003b44 <HAL_UART_IRQHandler+0x1a4>
 8003b42:	e201      	b.n	8003f48 <HAL_UART_IRQHandler+0x5a8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8003b44:	23a4      	movs	r3, #164	; 0xa4
 8003b46:	18fb      	adds	r3, r7, r3
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	2220      	movs	r2, #32
 8003b4c:	4013      	ands	r3, r2
 8003b4e:	d00e      	beq.n	8003b6e <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003b50:	23a0      	movs	r3, #160	; 0xa0
 8003b52:	18fb      	adds	r3, r7, r3
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	2220      	movs	r2, #32
 8003b58:	4013      	ands	r3, r2
 8003b5a:	d008      	beq.n	8003b6e <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d004      	beq.n	8003b6e <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003b68:	687a      	ldr	r2, [r7, #4]
 8003b6a:	0010      	movs	r0, r2
 8003b6c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	2284      	movs	r2, #132	; 0x84
 8003b72:	589b      	ldr	r3, [r3, r2]
 8003b74:	2194      	movs	r1, #148	; 0x94
 8003b76:	187a      	adds	r2, r7, r1
 8003b78:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	689b      	ldr	r3, [r3, #8]
 8003b80:	2240      	movs	r2, #64	; 0x40
 8003b82:	4013      	ands	r3, r2
 8003b84:	2b40      	cmp	r3, #64	; 0x40
 8003b86:	d004      	beq.n	8003b92 <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8003b88:	187b      	adds	r3, r7, r1
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	2228      	movs	r2, #40	; 0x28
 8003b8e:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003b90:	d047      	beq.n	8003c22 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	0018      	movs	r0, r3
 8003b96:	f000 fe4b 	bl	8004830 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	689b      	ldr	r3, [r3, #8]
 8003ba0:	2240      	movs	r2, #64	; 0x40
 8003ba2:	4013      	ands	r3, r2
 8003ba4:	2b40      	cmp	r3, #64	; 0x40
 8003ba6:	d137      	bne.n	8003c18 <HAL_UART_IRQHandler+0x278>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003ba8:	f3ef 8310 	mrs	r3, PRIMASK
 8003bac:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 8003bae:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003bb0:	2090      	movs	r0, #144	; 0x90
 8003bb2:	183a      	adds	r2, r7, r0
 8003bb4:	6013      	str	r3, [r2, #0]
 8003bb6:	2301      	movs	r3, #1
 8003bb8:	667b      	str	r3, [r7, #100]	; 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003bba:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003bbc:	f383 8810 	msr	PRIMASK, r3
}
 8003bc0:	46c0      	nop			; (mov r8, r8)
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	689a      	ldr	r2, [r3, #8]
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	2140      	movs	r1, #64	; 0x40
 8003bce:	438a      	bics	r2, r1
 8003bd0:	609a      	str	r2, [r3, #8]
 8003bd2:	183b      	adds	r3, r7, r0
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003bd8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003bda:	f383 8810 	msr	PRIMASK, r3
}
 8003bde:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d012      	beq.n	8003c0e <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003bec:	4a14      	ldr	r2, [pc, #80]	; (8003c40 <HAL_UART_IRQHandler+0x2a0>)
 8003bee:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003bf4:	0018      	movs	r0, r3
 8003bf6:	f7fd fe71 	bl	80018dc <HAL_DMA_Abort_IT>
 8003bfa:	1e03      	subs	r3, r0, #0
 8003bfc:	d01a      	beq.n	8003c34 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003c02:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003c08:	0018      	movs	r0, r3
 8003c0a:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c0c:	e012      	b.n	8003c34 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	0018      	movs	r0, r3
 8003c12:	f000 f9af 	bl	8003f74 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c16:	e00d      	b.n	8003c34 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	0018      	movs	r0, r3
 8003c1c:	f000 f9aa 	bl	8003f74 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c20:	e008      	b.n	8003c34 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	0018      	movs	r0, r3
 8003c26:	f000 f9a5 	bl	8003f74 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	2284      	movs	r2, #132	; 0x84
 8003c2e:	2100      	movs	r1, #0
 8003c30:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8003c32:	e189      	b.n	8003f48 <HAL_UART_IRQHandler+0x5a8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c34:	46c0      	nop			; (mov r8, r8)
    return;
 8003c36:	e187      	b.n	8003f48 <HAL_UART_IRQHandler+0x5a8>
 8003c38:	0000080f 	.word	0x0000080f
 8003c3c:	04000120 	.word	0x04000120
 8003c40:	080048f9 	.word	0x080048f9

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003c48:	2b01      	cmp	r3, #1
 8003c4a:	d000      	beq.n	8003c4e <HAL_UART_IRQHandler+0x2ae>
 8003c4c:	e13b      	b.n	8003ec6 <HAL_UART_IRQHandler+0x526>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8003c4e:	23a4      	movs	r3, #164	; 0xa4
 8003c50:	18fb      	adds	r3, r7, r3
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	2210      	movs	r2, #16
 8003c56:	4013      	ands	r3, r2
 8003c58:	d100      	bne.n	8003c5c <HAL_UART_IRQHandler+0x2bc>
 8003c5a:	e134      	b.n	8003ec6 <HAL_UART_IRQHandler+0x526>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8003c5c:	23a0      	movs	r3, #160	; 0xa0
 8003c5e:	18fb      	adds	r3, r7, r3
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	2210      	movs	r2, #16
 8003c64:	4013      	ands	r3, r2
 8003c66:	d100      	bne.n	8003c6a <HAL_UART_IRQHandler+0x2ca>
 8003c68:	e12d      	b.n	8003ec6 <HAL_UART_IRQHandler+0x526>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	2210      	movs	r2, #16
 8003c70:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	689b      	ldr	r3, [r3, #8]
 8003c78:	2240      	movs	r2, #64	; 0x40
 8003c7a:	4013      	ands	r3, r2
 8003c7c:	2b40      	cmp	r3, #64	; 0x40
 8003c7e:	d000      	beq.n	8003c82 <HAL_UART_IRQHandler+0x2e2>
 8003c80:	e0a1      	b.n	8003dc6 <HAL_UART_IRQHandler+0x426>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	685a      	ldr	r2, [r3, #4]
 8003c8a:	217e      	movs	r1, #126	; 0x7e
 8003c8c:	187b      	adds	r3, r7, r1
 8003c8e:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8003c90:	187b      	adds	r3, r7, r1
 8003c92:	881b      	ldrh	r3, [r3, #0]
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d100      	bne.n	8003c9a <HAL_UART_IRQHandler+0x2fa>
 8003c98:	e158      	b.n	8003f4c <HAL_UART_IRQHandler+0x5ac>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	2258      	movs	r2, #88	; 0x58
 8003c9e:	5a9b      	ldrh	r3, [r3, r2]
 8003ca0:	187a      	adds	r2, r7, r1
 8003ca2:	8812      	ldrh	r2, [r2, #0]
 8003ca4:	429a      	cmp	r2, r3
 8003ca6:	d300      	bcc.n	8003caa <HAL_UART_IRQHandler+0x30a>
 8003ca8:	e150      	b.n	8003f4c <HAL_UART_IRQHandler+0x5ac>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	187a      	adds	r2, r7, r1
 8003cae:	215a      	movs	r1, #90	; 0x5a
 8003cb0:	8812      	ldrh	r2, [r2, #0]
 8003cb2:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	2220      	movs	r2, #32
 8003cbe:	4013      	ands	r3, r2
 8003cc0:	d16f      	bne.n	8003da2 <HAL_UART_IRQHandler+0x402>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003cc2:	f3ef 8310 	mrs	r3, PRIMASK
 8003cc6:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8003cc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003cca:	67bb      	str	r3, [r7, #120]	; 0x78
 8003ccc:	2301      	movs	r3, #1
 8003cce:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003cd0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003cd2:	f383 8810 	msr	PRIMASK, r3
}
 8003cd6:	46c0      	nop			; (mov r8, r8)
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	681a      	ldr	r2, [r3, #0]
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	499e      	ldr	r1, [pc, #632]	; (8003f5c <HAL_UART_IRQHandler+0x5bc>)
 8003ce4:	400a      	ands	r2, r1
 8003ce6:	601a      	str	r2, [r3, #0]
 8003ce8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003cea:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003cec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003cee:	f383 8810 	msr	PRIMASK, r3
}
 8003cf2:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003cf4:	f3ef 8310 	mrs	r3, PRIMASK
 8003cf8:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 8003cfa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003cfc:	677b      	str	r3, [r7, #116]	; 0x74
 8003cfe:	2301      	movs	r3, #1
 8003d00:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d02:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003d04:	f383 8810 	msr	PRIMASK, r3
}
 8003d08:	46c0      	nop			; (mov r8, r8)
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	689a      	ldr	r2, [r3, #8]
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	2101      	movs	r1, #1
 8003d16:	438a      	bics	r2, r1
 8003d18:	609a      	str	r2, [r3, #8]
 8003d1a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003d1c:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d1e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003d20:	f383 8810 	msr	PRIMASK, r3
}
 8003d24:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003d26:	f3ef 8310 	mrs	r3, PRIMASK
 8003d2a:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 8003d2c:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003d2e:	673b      	str	r3, [r7, #112]	; 0x70
 8003d30:	2301      	movs	r3, #1
 8003d32:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d34:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003d36:	f383 8810 	msr	PRIMASK, r3
}
 8003d3a:	46c0      	nop			; (mov r8, r8)
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	689a      	ldr	r2, [r3, #8]
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	2140      	movs	r1, #64	; 0x40
 8003d48:	438a      	bics	r2, r1
 8003d4a:	609a      	str	r2, [r3, #8]
 8003d4c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003d4e:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d50:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003d52:	f383 8810 	msr	PRIMASK, r3
}
 8003d56:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	2280      	movs	r2, #128	; 0x80
 8003d5c:	2120      	movs	r1, #32
 8003d5e:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	2200      	movs	r2, #0
 8003d64:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003d66:	f3ef 8310 	mrs	r3, PRIMASK
 8003d6a:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 8003d6c:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003d6e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8003d70:	2301      	movs	r3, #1
 8003d72:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d74:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003d76:	f383 8810 	msr	PRIMASK, r3
}
 8003d7a:	46c0      	nop			; (mov r8, r8)
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	681a      	ldr	r2, [r3, #0]
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	2110      	movs	r1, #16
 8003d88:	438a      	bics	r2, r1
 8003d8a:	601a      	str	r2, [r3, #0]
 8003d8c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003d8e:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d90:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003d92:	f383 8810 	msr	PRIMASK, r3
}
 8003d96:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003d9c:	0018      	movs	r0, r3
 8003d9e:	f7fd fd5d 	bl	800185c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	2202      	movs	r2, #2
 8003da6:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	2258      	movs	r2, #88	; 0x58
 8003dac:	5a9a      	ldrh	r2, [r3, r2]
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	215a      	movs	r1, #90	; 0x5a
 8003db2:	5a5b      	ldrh	r3, [r3, r1]
 8003db4:	b29b      	uxth	r3, r3
 8003db6:	1ad3      	subs	r3, r2, r3
 8003db8:	b29a      	uxth	r2, r3
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	0011      	movs	r1, r2
 8003dbe:	0018      	movs	r0, r3
 8003dc0:	f000 f8e0 	bl	8003f84 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003dc4:	e0c2      	b.n	8003f4c <HAL_UART_IRQHandler+0x5ac>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	2258      	movs	r2, #88	; 0x58
 8003dca:	5a99      	ldrh	r1, [r3, r2]
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	225a      	movs	r2, #90	; 0x5a
 8003dd0:	5a9b      	ldrh	r3, [r3, r2]
 8003dd2:	b29a      	uxth	r2, r3
 8003dd4:	208e      	movs	r0, #142	; 0x8e
 8003dd6:	183b      	adds	r3, r7, r0
 8003dd8:	1a8a      	subs	r2, r1, r2
 8003dda:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	225a      	movs	r2, #90	; 0x5a
 8003de0:	5a9b      	ldrh	r3, [r3, r2]
 8003de2:	b29b      	uxth	r3, r3
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d100      	bne.n	8003dea <HAL_UART_IRQHandler+0x44a>
 8003de8:	e0b2      	b.n	8003f50 <HAL_UART_IRQHandler+0x5b0>
          && (nb_rx_data > 0U))
 8003dea:	183b      	adds	r3, r7, r0
 8003dec:	881b      	ldrh	r3, [r3, #0]
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d100      	bne.n	8003df4 <HAL_UART_IRQHandler+0x454>
 8003df2:	e0ad      	b.n	8003f50 <HAL_UART_IRQHandler+0x5b0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003df4:	f3ef 8310 	mrs	r3, PRIMASK
 8003df8:	60fb      	str	r3, [r7, #12]
  return(result);
 8003dfa:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003dfc:	2488      	movs	r4, #136	; 0x88
 8003dfe:	193a      	adds	r2, r7, r4
 8003e00:	6013      	str	r3, [r2, #0]
 8003e02:	2301      	movs	r3, #1
 8003e04:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e06:	693b      	ldr	r3, [r7, #16]
 8003e08:	f383 8810 	msr	PRIMASK, r3
}
 8003e0c:	46c0      	nop			; (mov r8, r8)
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	681a      	ldr	r2, [r3, #0]
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	4951      	ldr	r1, [pc, #324]	; (8003f60 <HAL_UART_IRQHandler+0x5c0>)
 8003e1a:	400a      	ands	r2, r1
 8003e1c:	601a      	str	r2, [r3, #0]
 8003e1e:	193b      	adds	r3, r7, r4
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e24:	697b      	ldr	r3, [r7, #20]
 8003e26:	f383 8810 	msr	PRIMASK, r3
}
 8003e2a:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003e2c:	f3ef 8310 	mrs	r3, PRIMASK
 8003e30:	61bb      	str	r3, [r7, #24]
  return(result);
 8003e32:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e34:	2484      	movs	r4, #132	; 0x84
 8003e36:	193a      	adds	r2, r7, r4
 8003e38:	6013      	str	r3, [r2, #0]
 8003e3a:	2301      	movs	r3, #1
 8003e3c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e3e:	69fb      	ldr	r3, [r7, #28]
 8003e40:	f383 8810 	msr	PRIMASK, r3
}
 8003e44:	46c0      	nop			; (mov r8, r8)
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	689a      	ldr	r2, [r3, #8]
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	2101      	movs	r1, #1
 8003e52:	438a      	bics	r2, r1
 8003e54:	609a      	str	r2, [r3, #8]
 8003e56:	193b      	adds	r3, r7, r4
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e5c:	6a3b      	ldr	r3, [r7, #32]
 8003e5e:	f383 8810 	msr	PRIMASK, r3
}
 8003e62:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	2280      	movs	r2, #128	; 0x80
 8003e68:	2120      	movs	r1, #32
 8003e6a:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	2200      	movs	r2, #0
 8003e70:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	2200      	movs	r2, #0
 8003e76:	669a      	str	r2, [r3, #104]	; 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003e78:	f3ef 8310 	mrs	r3, PRIMASK
 8003e7c:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8003e7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003e80:	2480      	movs	r4, #128	; 0x80
 8003e82:	193a      	adds	r2, r7, r4
 8003e84:	6013      	str	r3, [r2, #0]
 8003e86:	2301      	movs	r3, #1
 8003e88:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e8c:	f383 8810 	msr	PRIMASK, r3
}
 8003e90:	46c0      	nop			; (mov r8, r8)
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	681a      	ldr	r2, [r3, #0]
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	2110      	movs	r1, #16
 8003e9e:	438a      	bics	r2, r1
 8003ea0:	601a      	str	r2, [r3, #0]
 8003ea2:	193b      	adds	r3, r7, r4
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ea8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003eaa:	f383 8810 	msr	PRIMASK, r3
}
 8003eae:	46c0      	nop			; (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	2202      	movs	r2, #2
 8003eb4:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003eb6:	183b      	adds	r3, r7, r0
 8003eb8:	881a      	ldrh	r2, [r3, #0]
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	0011      	movs	r1, r2
 8003ebe:	0018      	movs	r0, r3
 8003ec0:	f000 f860 	bl	8003f84 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8003ec4:	e044      	b.n	8003f50 <HAL_UART_IRQHandler+0x5b0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8003ec6:	23a4      	movs	r3, #164	; 0xa4
 8003ec8:	18fb      	adds	r3, r7, r3
 8003eca:	681a      	ldr	r2, [r3, #0]
 8003ecc:	2380      	movs	r3, #128	; 0x80
 8003ece:	035b      	lsls	r3, r3, #13
 8003ed0:	4013      	ands	r3, r2
 8003ed2:	d010      	beq.n	8003ef6 <HAL_UART_IRQHandler+0x556>
 8003ed4:	239c      	movs	r3, #156	; 0x9c
 8003ed6:	18fb      	adds	r3, r7, r3
 8003ed8:	681a      	ldr	r2, [r3, #0]
 8003eda:	2380      	movs	r3, #128	; 0x80
 8003edc:	03db      	lsls	r3, r3, #15
 8003ede:	4013      	ands	r3, r2
 8003ee0:	d009      	beq.n	8003ef6 <HAL_UART_IRQHandler+0x556>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	2280      	movs	r2, #128	; 0x80
 8003ee8:	0352      	lsls	r2, r2, #13
 8003eea:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	0018      	movs	r0, r3
 8003ef0:	f000 fdfb 	bl	8004aea <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8003ef4:	e02f      	b.n	8003f56 <HAL_UART_IRQHandler+0x5b6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8003ef6:	23a4      	movs	r3, #164	; 0xa4
 8003ef8:	18fb      	adds	r3, r7, r3
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	2280      	movs	r2, #128	; 0x80
 8003efe:	4013      	ands	r3, r2
 8003f00:	d00f      	beq.n	8003f22 <HAL_UART_IRQHandler+0x582>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8003f02:	23a0      	movs	r3, #160	; 0xa0
 8003f04:	18fb      	adds	r3, r7, r3
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	2280      	movs	r2, #128	; 0x80
 8003f0a:	4013      	ands	r3, r2
 8003f0c:	d009      	beq.n	8003f22 <HAL_UART_IRQHandler+0x582>
  {
    if (huart->TxISR != NULL)
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d01e      	beq.n	8003f54 <HAL_UART_IRQHandler+0x5b4>
    {
      huart->TxISR(huart);
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003f1a:	687a      	ldr	r2, [r7, #4]
 8003f1c:	0010      	movs	r0, r2
 8003f1e:	4798      	blx	r3
    }
    return;
 8003f20:	e018      	b.n	8003f54 <HAL_UART_IRQHandler+0x5b4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8003f22:	23a4      	movs	r3, #164	; 0xa4
 8003f24:	18fb      	adds	r3, r7, r3
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	2240      	movs	r2, #64	; 0x40
 8003f2a:	4013      	ands	r3, r2
 8003f2c:	d013      	beq.n	8003f56 <HAL_UART_IRQHandler+0x5b6>
 8003f2e:	23a0      	movs	r3, #160	; 0xa0
 8003f30:	18fb      	adds	r3, r7, r3
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	2240      	movs	r2, #64	; 0x40
 8003f36:	4013      	ands	r3, r2
 8003f38:	d00d      	beq.n	8003f56 <HAL_UART_IRQHandler+0x5b6>
  {
    UART_EndTransmit_IT(huart);
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	0018      	movs	r0, r3
 8003f3e:	f000 fda9 	bl	8004a94 <UART_EndTransmit_IT>
    return;
 8003f42:	e008      	b.n	8003f56 <HAL_UART_IRQHandler+0x5b6>
      return;
 8003f44:	46c0      	nop			; (mov r8, r8)
 8003f46:	e006      	b.n	8003f56 <HAL_UART_IRQHandler+0x5b6>
    return;
 8003f48:	46c0      	nop			; (mov r8, r8)
 8003f4a:	e004      	b.n	8003f56 <HAL_UART_IRQHandler+0x5b6>
      return;
 8003f4c:	46c0      	nop			; (mov r8, r8)
 8003f4e:	e002      	b.n	8003f56 <HAL_UART_IRQHandler+0x5b6>
      return;
 8003f50:	46c0      	nop			; (mov r8, r8)
 8003f52:	e000      	b.n	8003f56 <HAL_UART_IRQHandler+0x5b6>
    return;
 8003f54:	46c0      	nop			; (mov r8, r8)
  }

}
 8003f56:	46bd      	mov	sp, r7
 8003f58:	b02b      	add	sp, #172	; 0xac
 8003f5a:	bd90      	pop	{r4, r7, pc}
 8003f5c:	fffffeff 	.word	0xfffffeff
 8003f60:	fffffedf 	.word	0xfffffedf

08003f64 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003f64:	b580      	push	{r7, lr}
 8003f66:	b082      	sub	sp, #8
 8003f68:	af00      	add	r7, sp, #0
 8003f6a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8003f6c:	46c0      	nop			; (mov r8, r8)
 8003f6e:	46bd      	mov	sp, r7
 8003f70:	b002      	add	sp, #8
 8003f72:	bd80      	pop	{r7, pc}

08003f74 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003f74:	b580      	push	{r7, lr}
 8003f76:	b082      	sub	sp, #8
 8003f78:	af00      	add	r7, sp, #0
 8003f7a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8003f7c:	46c0      	nop			; (mov r8, r8)
 8003f7e:	46bd      	mov	sp, r7
 8003f80:	b002      	add	sp, #8
 8003f82:	bd80      	pop	{r7, pc}

08003f84 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003f84:	b580      	push	{r7, lr}
 8003f86:	b082      	sub	sp, #8
 8003f88:	af00      	add	r7, sp, #0
 8003f8a:	6078      	str	r0, [r7, #4]
 8003f8c:	000a      	movs	r2, r1
 8003f8e:	1cbb      	adds	r3, r7, #2
 8003f90:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003f92:	46c0      	nop			; (mov r8, r8)
 8003f94:	46bd      	mov	sp, r7
 8003f96:	b002      	add	sp, #8
 8003f98:	bd80      	pop	{r7, pc}
	...

08003f9c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003f9c:	b5b0      	push	{r4, r5, r7, lr}
 8003f9e:	b08e      	sub	sp, #56	; 0x38
 8003fa0:	af00      	add	r7, sp, #0
 8003fa2:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003fa4:	231a      	movs	r3, #26
 8003fa6:	2218      	movs	r2, #24
 8003fa8:	189b      	adds	r3, r3, r2
 8003faa:	19db      	adds	r3, r3, r7
 8003fac:	2200      	movs	r2, #0
 8003fae:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003fb0:	69fb      	ldr	r3, [r7, #28]
 8003fb2:	689a      	ldr	r2, [r3, #8]
 8003fb4:	69fb      	ldr	r3, [r7, #28]
 8003fb6:	691b      	ldr	r3, [r3, #16]
 8003fb8:	431a      	orrs	r2, r3
 8003fba:	69fb      	ldr	r3, [r7, #28]
 8003fbc:	695b      	ldr	r3, [r3, #20]
 8003fbe:	431a      	orrs	r2, r3
 8003fc0:	69fb      	ldr	r3, [r7, #28]
 8003fc2:	69db      	ldr	r3, [r3, #28]
 8003fc4:	4313      	orrs	r3, r2
 8003fc6:	637b      	str	r3, [r7, #52]	; 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003fc8:	69fb      	ldr	r3, [r7, #28]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	4ac6      	ldr	r2, [pc, #792]	; (80042e8 <UART_SetConfig+0x34c>)
 8003fd0:	4013      	ands	r3, r2
 8003fd2:	0019      	movs	r1, r3
 8003fd4:	69fb      	ldr	r3, [r7, #28]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003fda:	430a      	orrs	r2, r1
 8003fdc:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003fde:	69fb      	ldr	r3, [r7, #28]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	685b      	ldr	r3, [r3, #4]
 8003fe4:	4ac1      	ldr	r2, [pc, #772]	; (80042ec <UART_SetConfig+0x350>)
 8003fe6:	4013      	ands	r3, r2
 8003fe8:	0019      	movs	r1, r3
 8003fea:	69fb      	ldr	r3, [r7, #28]
 8003fec:	68da      	ldr	r2, [r3, #12]
 8003fee:	69fb      	ldr	r3, [r7, #28]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	430a      	orrs	r2, r1
 8003ff4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003ff6:	69fb      	ldr	r3, [r7, #28]
 8003ff8:	699b      	ldr	r3, [r3, #24]
 8003ffa:	637b      	str	r3, [r7, #52]	; 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003ffc:	69fb      	ldr	r3, [r7, #28]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	4abb      	ldr	r2, [pc, #748]	; (80042f0 <UART_SetConfig+0x354>)
 8004002:	4293      	cmp	r3, r2
 8004004:	d004      	beq.n	8004010 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004006:	69fb      	ldr	r3, [r7, #28]
 8004008:	6a1b      	ldr	r3, [r3, #32]
 800400a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800400c:	4313      	orrs	r3, r2
 800400e:	637b      	str	r3, [r7, #52]	; 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004010:	69fb      	ldr	r3, [r7, #28]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	689b      	ldr	r3, [r3, #8]
 8004016:	4ab7      	ldr	r2, [pc, #732]	; (80042f4 <UART_SetConfig+0x358>)
 8004018:	4013      	ands	r3, r2
 800401a:	0019      	movs	r1, r3
 800401c:	69fb      	ldr	r3, [r7, #28]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004022:	430a      	orrs	r2, r1
 8004024:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004026:	69fb      	ldr	r3, [r7, #28]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	4ab3      	ldr	r2, [pc, #716]	; (80042f8 <UART_SetConfig+0x35c>)
 800402c:	4293      	cmp	r3, r2
 800402e:	d131      	bne.n	8004094 <UART_SetConfig+0xf8>
 8004030:	4bb2      	ldr	r3, [pc, #712]	; (80042fc <UART_SetConfig+0x360>)
 8004032:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004034:	2203      	movs	r2, #3
 8004036:	4013      	ands	r3, r2
 8004038:	2b03      	cmp	r3, #3
 800403a:	d01d      	beq.n	8004078 <UART_SetConfig+0xdc>
 800403c:	d823      	bhi.n	8004086 <UART_SetConfig+0xea>
 800403e:	2b02      	cmp	r3, #2
 8004040:	d00c      	beq.n	800405c <UART_SetConfig+0xc0>
 8004042:	d820      	bhi.n	8004086 <UART_SetConfig+0xea>
 8004044:	2b00      	cmp	r3, #0
 8004046:	d002      	beq.n	800404e <UART_SetConfig+0xb2>
 8004048:	2b01      	cmp	r3, #1
 800404a:	d00e      	beq.n	800406a <UART_SetConfig+0xce>
 800404c:	e01b      	b.n	8004086 <UART_SetConfig+0xea>
 800404e:	231b      	movs	r3, #27
 8004050:	2218      	movs	r2, #24
 8004052:	189b      	adds	r3, r3, r2
 8004054:	19db      	adds	r3, r3, r7
 8004056:	2201      	movs	r2, #1
 8004058:	701a      	strb	r2, [r3, #0]
 800405a:	e09c      	b.n	8004196 <UART_SetConfig+0x1fa>
 800405c:	231b      	movs	r3, #27
 800405e:	2218      	movs	r2, #24
 8004060:	189b      	adds	r3, r3, r2
 8004062:	19db      	adds	r3, r3, r7
 8004064:	2202      	movs	r2, #2
 8004066:	701a      	strb	r2, [r3, #0]
 8004068:	e095      	b.n	8004196 <UART_SetConfig+0x1fa>
 800406a:	231b      	movs	r3, #27
 800406c:	2218      	movs	r2, #24
 800406e:	189b      	adds	r3, r3, r2
 8004070:	19db      	adds	r3, r3, r7
 8004072:	2204      	movs	r2, #4
 8004074:	701a      	strb	r2, [r3, #0]
 8004076:	e08e      	b.n	8004196 <UART_SetConfig+0x1fa>
 8004078:	231b      	movs	r3, #27
 800407a:	2218      	movs	r2, #24
 800407c:	189b      	adds	r3, r3, r2
 800407e:	19db      	adds	r3, r3, r7
 8004080:	2208      	movs	r2, #8
 8004082:	701a      	strb	r2, [r3, #0]
 8004084:	e087      	b.n	8004196 <UART_SetConfig+0x1fa>
 8004086:	231b      	movs	r3, #27
 8004088:	2218      	movs	r2, #24
 800408a:	189b      	adds	r3, r3, r2
 800408c:	19db      	adds	r3, r3, r7
 800408e:	2210      	movs	r2, #16
 8004090:	701a      	strb	r2, [r3, #0]
 8004092:	e080      	b.n	8004196 <UART_SetConfig+0x1fa>
 8004094:	69fb      	ldr	r3, [r7, #28]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	4a99      	ldr	r2, [pc, #612]	; (8004300 <UART_SetConfig+0x364>)
 800409a:	4293      	cmp	r3, r2
 800409c:	d131      	bne.n	8004102 <UART_SetConfig+0x166>
 800409e:	4b97      	ldr	r3, [pc, #604]	; (80042fc <UART_SetConfig+0x360>)
 80040a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80040a2:	220c      	movs	r2, #12
 80040a4:	4013      	ands	r3, r2
 80040a6:	2b0c      	cmp	r3, #12
 80040a8:	d01d      	beq.n	80040e6 <UART_SetConfig+0x14a>
 80040aa:	d823      	bhi.n	80040f4 <UART_SetConfig+0x158>
 80040ac:	2b08      	cmp	r3, #8
 80040ae:	d00c      	beq.n	80040ca <UART_SetConfig+0x12e>
 80040b0:	d820      	bhi.n	80040f4 <UART_SetConfig+0x158>
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d002      	beq.n	80040bc <UART_SetConfig+0x120>
 80040b6:	2b04      	cmp	r3, #4
 80040b8:	d00e      	beq.n	80040d8 <UART_SetConfig+0x13c>
 80040ba:	e01b      	b.n	80040f4 <UART_SetConfig+0x158>
 80040bc:	231b      	movs	r3, #27
 80040be:	2218      	movs	r2, #24
 80040c0:	189b      	adds	r3, r3, r2
 80040c2:	19db      	adds	r3, r3, r7
 80040c4:	2200      	movs	r2, #0
 80040c6:	701a      	strb	r2, [r3, #0]
 80040c8:	e065      	b.n	8004196 <UART_SetConfig+0x1fa>
 80040ca:	231b      	movs	r3, #27
 80040cc:	2218      	movs	r2, #24
 80040ce:	189b      	adds	r3, r3, r2
 80040d0:	19db      	adds	r3, r3, r7
 80040d2:	2202      	movs	r2, #2
 80040d4:	701a      	strb	r2, [r3, #0]
 80040d6:	e05e      	b.n	8004196 <UART_SetConfig+0x1fa>
 80040d8:	231b      	movs	r3, #27
 80040da:	2218      	movs	r2, #24
 80040dc:	189b      	adds	r3, r3, r2
 80040de:	19db      	adds	r3, r3, r7
 80040e0:	2204      	movs	r2, #4
 80040e2:	701a      	strb	r2, [r3, #0]
 80040e4:	e057      	b.n	8004196 <UART_SetConfig+0x1fa>
 80040e6:	231b      	movs	r3, #27
 80040e8:	2218      	movs	r2, #24
 80040ea:	189b      	adds	r3, r3, r2
 80040ec:	19db      	adds	r3, r3, r7
 80040ee:	2208      	movs	r2, #8
 80040f0:	701a      	strb	r2, [r3, #0]
 80040f2:	e050      	b.n	8004196 <UART_SetConfig+0x1fa>
 80040f4:	231b      	movs	r3, #27
 80040f6:	2218      	movs	r2, #24
 80040f8:	189b      	adds	r3, r3, r2
 80040fa:	19db      	adds	r3, r3, r7
 80040fc:	2210      	movs	r2, #16
 80040fe:	701a      	strb	r2, [r3, #0]
 8004100:	e049      	b.n	8004196 <UART_SetConfig+0x1fa>
 8004102:	69fb      	ldr	r3, [r7, #28]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	4a7a      	ldr	r2, [pc, #488]	; (80042f0 <UART_SetConfig+0x354>)
 8004108:	4293      	cmp	r3, r2
 800410a:	d13e      	bne.n	800418a <UART_SetConfig+0x1ee>
 800410c:	4b7b      	ldr	r3, [pc, #492]	; (80042fc <UART_SetConfig+0x360>)
 800410e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004110:	23c0      	movs	r3, #192	; 0xc0
 8004112:	011b      	lsls	r3, r3, #4
 8004114:	4013      	ands	r3, r2
 8004116:	22c0      	movs	r2, #192	; 0xc0
 8004118:	0112      	lsls	r2, r2, #4
 800411a:	4293      	cmp	r3, r2
 800411c:	d027      	beq.n	800416e <UART_SetConfig+0x1d2>
 800411e:	22c0      	movs	r2, #192	; 0xc0
 8004120:	0112      	lsls	r2, r2, #4
 8004122:	4293      	cmp	r3, r2
 8004124:	d82a      	bhi.n	800417c <UART_SetConfig+0x1e0>
 8004126:	2280      	movs	r2, #128	; 0x80
 8004128:	0112      	lsls	r2, r2, #4
 800412a:	4293      	cmp	r3, r2
 800412c:	d011      	beq.n	8004152 <UART_SetConfig+0x1b6>
 800412e:	2280      	movs	r2, #128	; 0x80
 8004130:	0112      	lsls	r2, r2, #4
 8004132:	4293      	cmp	r3, r2
 8004134:	d822      	bhi.n	800417c <UART_SetConfig+0x1e0>
 8004136:	2b00      	cmp	r3, #0
 8004138:	d004      	beq.n	8004144 <UART_SetConfig+0x1a8>
 800413a:	2280      	movs	r2, #128	; 0x80
 800413c:	00d2      	lsls	r2, r2, #3
 800413e:	4293      	cmp	r3, r2
 8004140:	d00e      	beq.n	8004160 <UART_SetConfig+0x1c4>
 8004142:	e01b      	b.n	800417c <UART_SetConfig+0x1e0>
 8004144:	231b      	movs	r3, #27
 8004146:	2218      	movs	r2, #24
 8004148:	189b      	adds	r3, r3, r2
 800414a:	19db      	adds	r3, r3, r7
 800414c:	2200      	movs	r2, #0
 800414e:	701a      	strb	r2, [r3, #0]
 8004150:	e021      	b.n	8004196 <UART_SetConfig+0x1fa>
 8004152:	231b      	movs	r3, #27
 8004154:	2218      	movs	r2, #24
 8004156:	189b      	adds	r3, r3, r2
 8004158:	19db      	adds	r3, r3, r7
 800415a:	2202      	movs	r2, #2
 800415c:	701a      	strb	r2, [r3, #0]
 800415e:	e01a      	b.n	8004196 <UART_SetConfig+0x1fa>
 8004160:	231b      	movs	r3, #27
 8004162:	2218      	movs	r2, #24
 8004164:	189b      	adds	r3, r3, r2
 8004166:	19db      	adds	r3, r3, r7
 8004168:	2204      	movs	r2, #4
 800416a:	701a      	strb	r2, [r3, #0]
 800416c:	e013      	b.n	8004196 <UART_SetConfig+0x1fa>
 800416e:	231b      	movs	r3, #27
 8004170:	2218      	movs	r2, #24
 8004172:	189b      	adds	r3, r3, r2
 8004174:	19db      	adds	r3, r3, r7
 8004176:	2208      	movs	r2, #8
 8004178:	701a      	strb	r2, [r3, #0]
 800417a:	e00c      	b.n	8004196 <UART_SetConfig+0x1fa>
 800417c:	231b      	movs	r3, #27
 800417e:	2218      	movs	r2, #24
 8004180:	189b      	adds	r3, r3, r2
 8004182:	19db      	adds	r3, r3, r7
 8004184:	2210      	movs	r2, #16
 8004186:	701a      	strb	r2, [r3, #0]
 8004188:	e005      	b.n	8004196 <UART_SetConfig+0x1fa>
 800418a:	231b      	movs	r3, #27
 800418c:	2218      	movs	r2, #24
 800418e:	189b      	adds	r3, r3, r2
 8004190:	19db      	adds	r3, r3, r7
 8004192:	2210      	movs	r2, #16
 8004194:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004196:	69fb      	ldr	r3, [r7, #28]
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	4a55      	ldr	r2, [pc, #340]	; (80042f0 <UART_SetConfig+0x354>)
 800419c:	4293      	cmp	r3, r2
 800419e:	d000      	beq.n	80041a2 <UART_SetConfig+0x206>
 80041a0:	e084      	b.n	80042ac <UART_SetConfig+0x310>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80041a2:	231b      	movs	r3, #27
 80041a4:	2218      	movs	r2, #24
 80041a6:	189b      	adds	r3, r3, r2
 80041a8:	19db      	adds	r3, r3, r7
 80041aa:	781b      	ldrb	r3, [r3, #0]
 80041ac:	2b08      	cmp	r3, #8
 80041ae:	d01d      	beq.n	80041ec <UART_SetConfig+0x250>
 80041b0:	dc20      	bgt.n	80041f4 <UART_SetConfig+0x258>
 80041b2:	2b04      	cmp	r3, #4
 80041b4:	d015      	beq.n	80041e2 <UART_SetConfig+0x246>
 80041b6:	dc1d      	bgt.n	80041f4 <UART_SetConfig+0x258>
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d002      	beq.n	80041c2 <UART_SetConfig+0x226>
 80041bc:	2b02      	cmp	r3, #2
 80041be:	d005      	beq.n	80041cc <UART_SetConfig+0x230>
 80041c0:	e018      	b.n	80041f4 <UART_SetConfig+0x258>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80041c2:	f7fe fc23 	bl	8002a0c <HAL_RCC_GetPCLK1Freq>
 80041c6:	0003      	movs	r3, r0
 80041c8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80041ca:	e01c      	b.n	8004206 <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80041cc:	4b4b      	ldr	r3, [pc, #300]	; (80042fc <UART_SetConfig+0x360>)
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	2210      	movs	r2, #16
 80041d2:	4013      	ands	r3, r2
 80041d4:	d002      	beq.n	80041dc <UART_SetConfig+0x240>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80041d6:	4b4b      	ldr	r3, [pc, #300]	; (8004304 <UART_SetConfig+0x368>)
 80041d8:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80041da:	e014      	b.n	8004206 <UART_SetConfig+0x26a>
          pclk = (uint32_t) HSI_VALUE;
 80041dc:	4b4a      	ldr	r3, [pc, #296]	; (8004308 <UART_SetConfig+0x36c>)
 80041de:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80041e0:	e011      	b.n	8004206 <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80041e2:	f7fe fb63 	bl	80028ac <HAL_RCC_GetSysClockFreq>
 80041e6:	0003      	movs	r3, r0
 80041e8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80041ea:	e00c      	b.n	8004206 <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80041ec:	2380      	movs	r3, #128	; 0x80
 80041ee:	021b      	lsls	r3, r3, #8
 80041f0:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80041f2:	e008      	b.n	8004206 <UART_SetConfig+0x26a>
      default:
        pclk = 0U;
 80041f4:	2300      	movs	r3, #0
 80041f6:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 80041f8:	231a      	movs	r3, #26
 80041fa:	2218      	movs	r2, #24
 80041fc:	189b      	adds	r3, r3, r2
 80041fe:	19db      	adds	r3, r3, r7
 8004200:	2201      	movs	r2, #1
 8004202:	701a      	strb	r2, [r3, #0]
        break;
 8004204:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004206:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004208:	2b00      	cmp	r3, #0
 800420a:	d100      	bne.n	800420e <UART_SetConfig+0x272>
 800420c:	e132      	b.n	8004474 <UART_SetConfig+0x4d8>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800420e:	69fb      	ldr	r3, [r7, #28]
 8004210:	685a      	ldr	r2, [r3, #4]
 8004212:	0013      	movs	r3, r2
 8004214:	005b      	lsls	r3, r3, #1
 8004216:	189b      	adds	r3, r3, r2
 8004218:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800421a:	429a      	cmp	r2, r3
 800421c:	d305      	bcc.n	800422a <UART_SetConfig+0x28e>
          (pclk > (4096U * huart->Init.BaudRate)))
 800421e:	69fb      	ldr	r3, [r7, #28]
 8004220:	685b      	ldr	r3, [r3, #4]
 8004222:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004224:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004226:	429a      	cmp	r2, r3
 8004228:	d906      	bls.n	8004238 <UART_SetConfig+0x29c>
      {
        ret = HAL_ERROR;
 800422a:	231a      	movs	r3, #26
 800422c:	2218      	movs	r2, #24
 800422e:	189b      	adds	r3, r3, r2
 8004230:	19db      	adds	r3, r3, r7
 8004232:	2201      	movs	r2, #1
 8004234:	701a      	strb	r2, [r3, #0]
 8004236:	e11d      	b.n	8004474 <UART_SetConfig+0x4d8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004238:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800423a:	613b      	str	r3, [r7, #16]
 800423c:	2300      	movs	r3, #0
 800423e:	617b      	str	r3, [r7, #20]
 8004240:	6939      	ldr	r1, [r7, #16]
 8004242:	697a      	ldr	r2, [r7, #20]
 8004244:	000b      	movs	r3, r1
 8004246:	0e1b      	lsrs	r3, r3, #24
 8004248:	0010      	movs	r0, r2
 800424a:	0205      	lsls	r5, r0, #8
 800424c:	431d      	orrs	r5, r3
 800424e:	000b      	movs	r3, r1
 8004250:	021c      	lsls	r4, r3, #8
 8004252:	69fb      	ldr	r3, [r7, #28]
 8004254:	685b      	ldr	r3, [r3, #4]
 8004256:	085b      	lsrs	r3, r3, #1
 8004258:	60bb      	str	r3, [r7, #8]
 800425a:	2300      	movs	r3, #0
 800425c:	60fb      	str	r3, [r7, #12]
 800425e:	68b8      	ldr	r0, [r7, #8]
 8004260:	68f9      	ldr	r1, [r7, #12]
 8004262:	1900      	adds	r0, r0, r4
 8004264:	4169      	adcs	r1, r5
 8004266:	69fb      	ldr	r3, [r7, #28]
 8004268:	685b      	ldr	r3, [r3, #4]
 800426a:	603b      	str	r3, [r7, #0]
 800426c:	2300      	movs	r3, #0
 800426e:	607b      	str	r3, [r7, #4]
 8004270:	683a      	ldr	r2, [r7, #0]
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	f7fb ffd4 	bl	8000220 <__aeabi_uldivmod>
 8004278:	0002      	movs	r2, r0
 800427a:	000b      	movs	r3, r1
 800427c:	0013      	movs	r3, r2
 800427e:	62bb      	str	r3, [r7, #40]	; 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004280:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004282:	23c0      	movs	r3, #192	; 0xc0
 8004284:	009b      	lsls	r3, r3, #2
 8004286:	429a      	cmp	r2, r3
 8004288:	d309      	bcc.n	800429e <UART_SetConfig+0x302>
 800428a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800428c:	2380      	movs	r3, #128	; 0x80
 800428e:	035b      	lsls	r3, r3, #13
 8004290:	429a      	cmp	r2, r3
 8004292:	d204      	bcs.n	800429e <UART_SetConfig+0x302>
        {
          huart->Instance->BRR = usartdiv;
 8004294:	69fb      	ldr	r3, [r7, #28]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800429a:	60da      	str	r2, [r3, #12]
 800429c:	e0ea      	b.n	8004474 <UART_SetConfig+0x4d8>
        }
        else
        {
          ret = HAL_ERROR;
 800429e:	231a      	movs	r3, #26
 80042a0:	2218      	movs	r2, #24
 80042a2:	189b      	adds	r3, r3, r2
 80042a4:	19db      	adds	r3, r3, r7
 80042a6:	2201      	movs	r2, #1
 80042a8:	701a      	strb	r2, [r3, #0]
 80042aa:	e0e3      	b.n	8004474 <UART_SetConfig+0x4d8>
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80042ac:	69fb      	ldr	r3, [r7, #28]
 80042ae:	69da      	ldr	r2, [r3, #28]
 80042b0:	2380      	movs	r3, #128	; 0x80
 80042b2:	021b      	lsls	r3, r3, #8
 80042b4:	429a      	cmp	r2, r3
 80042b6:	d000      	beq.n	80042ba <UART_SetConfig+0x31e>
 80042b8:	e085      	b.n	80043c6 <UART_SetConfig+0x42a>
  {
    switch (clocksource)
 80042ba:	231b      	movs	r3, #27
 80042bc:	2218      	movs	r2, #24
 80042be:	189b      	adds	r3, r3, r2
 80042c0:	19db      	adds	r3, r3, r7
 80042c2:	781b      	ldrb	r3, [r3, #0]
 80042c4:	2b08      	cmp	r3, #8
 80042c6:	d837      	bhi.n	8004338 <UART_SetConfig+0x39c>
 80042c8:	009a      	lsls	r2, r3, #2
 80042ca:	4b10      	ldr	r3, [pc, #64]	; (800430c <UART_SetConfig+0x370>)
 80042cc:	18d3      	adds	r3, r2, r3
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80042d2:	f7fe fb9b 	bl	8002a0c <HAL_RCC_GetPCLK1Freq>
 80042d6:	0003      	movs	r3, r0
 80042d8:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80042da:	e036      	b.n	800434a <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80042dc:	f7fe fbac 	bl	8002a38 <HAL_RCC_GetPCLK2Freq>
 80042e0:	0003      	movs	r3, r0
 80042e2:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80042e4:	e031      	b.n	800434a <UART_SetConfig+0x3ae>
 80042e6:	46c0      	nop			; (mov r8, r8)
 80042e8:	efff69f3 	.word	0xefff69f3
 80042ec:	ffffcfff 	.word	0xffffcfff
 80042f0:	40004800 	.word	0x40004800
 80042f4:	fffff4ff 	.word	0xfffff4ff
 80042f8:	40013800 	.word	0x40013800
 80042fc:	40021000 	.word	0x40021000
 8004300:	40004400 	.word	0x40004400
 8004304:	003d0900 	.word	0x003d0900
 8004308:	00f42400 	.word	0x00f42400
 800430c:	08004b98 	.word	0x08004b98
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004310:	4b60      	ldr	r3, [pc, #384]	; (8004494 <UART_SetConfig+0x4f8>)
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	2210      	movs	r2, #16
 8004316:	4013      	ands	r3, r2
 8004318:	d002      	beq.n	8004320 <UART_SetConfig+0x384>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 800431a:	4b5f      	ldr	r3, [pc, #380]	; (8004498 <UART_SetConfig+0x4fc>)
 800431c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800431e:	e014      	b.n	800434a <UART_SetConfig+0x3ae>
          pclk = (uint32_t) HSI_VALUE;
 8004320:	4b5e      	ldr	r3, [pc, #376]	; (800449c <UART_SetConfig+0x500>)
 8004322:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004324:	e011      	b.n	800434a <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004326:	f7fe fac1 	bl	80028ac <HAL_RCC_GetSysClockFreq>
 800432a:	0003      	movs	r3, r0
 800432c:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 800432e:	e00c      	b.n	800434a <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004330:	2380      	movs	r3, #128	; 0x80
 8004332:	021b      	lsls	r3, r3, #8
 8004334:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004336:	e008      	b.n	800434a <UART_SetConfig+0x3ae>
      default:
        pclk = 0U;
 8004338:	2300      	movs	r3, #0
 800433a:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800433c:	231a      	movs	r3, #26
 800433e:	2218      	movs	r2, #24
 8004340:	189b      	adds	r3, r3, r2
 8004342:	19db      	adds	r3, r3, r7
 8004344:	2201      	movs	r2, #1
 8004346:	701a      	strb	r2, [r3, #0]
        break;
 8004348:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800434a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800434c:	2b00      	cmp	r3, #0
 800434e:	d100      	bne.n	8004352 <UART_SetConfig+0x3b6>
 8004350:	e090      	b.n	8004474 <UART_SetConfig+0x4d8>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004352:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004354:	005a      	lsls	r2, r3, #1
 8004356:	69fb      	ldr	r3, [r7, #28]
 8004358:	685b      	ldr	r3, [r3, #4]
 800435a:	085b      	lsrs	r3, r3, #1
 800435c:	18d2      	adds	r2, r2, r3
 800435e:	69fb      	ldr	r3, [r7, #28]
 8004360:	685b      	ldr	r3, [r3, #4]
 8004362:	0019      	movs	r1, r3
 8004364:	0010      	movs	r0, r2
 8004366:	f7fb fecf 	bl	8000108 <__udivsi3>
 800436a:	0003      	movs	r3, r0
 800436c:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800436e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004370:	2b0f      	cmp	r3, #15
 8004372:	d921      	bls.n	80043b8 <UART_SetConfig+0x41c>
 8004374:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004376:	2380      	movs	r3, #128	; 0x80
 8004378:	025b      	lsls	r3, r3, #9
 800437a:	429a      	cmp	r2, r3
 800437c:	d21c      	bcs.n	80043b8 <UART_SetConfig+0x41c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800437e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004380:	b29a      	uxth	r2, r3
 8004382:	200e      	movs	r0, #14
 8004384:	2418      	movs	r4, #24
 8004386:	1903      	adds	r3, r0, r4
 8004388:	19db      	adds	r3, r3, r7
 800438a:	210f      	movs	r1, #15
 800438c:	438a      	bics	r2, r1
 800438e:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004390:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004392:	085b      	lsrs	r3, r3, #1
 8004394:	b29b      	uxth	r3, r3
 8004396:	2207      	movs	r2, #7
 8004398:	4013      	ands	r3, r2
 800439a:	b299      	uxth	r1, r3
 800439c:	1903      	adds	r3, r0, r4
 800439e:	19db      	adds	r3, r3, r7
 80043a0:	1902      	adds	r2, r0, r4
 80043a2:	19d2      	adds	r2, r2, r7
 80043a4:	8812      	ldrh	r2, [r2, #0]
 80043a6:	430a      	orrs	r2, r1
 80043a8:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 80043aa:	69fb      	ldr	r3, [r7, #28]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	1902      	adds	r2, r0, r4
 80043b0:	19d2      	adds	r2, r2, r7
 80043b2:	8812      	ldrh	r2, [r2, #0]
 80043b4:	60da      	str	r2, [r3, #12]
 80043b6:	e05d      	b.n	8004474 <UART_SetConfig+0x4d8>
      }
      else
      {
        ret = HAL_ERROR;
 80043b8:	231a      	movs	r3, #26
 80043ba:	2218      	movs	r2, #24
 80043bc:	189b      	adds	r3, r3, r2
 80043be:	19db      	adds	r3, r3, r7
 80043c0:	2201      	movs	r2, #1
 80043c2:	701a      	strb	r2, [r3, #0]
 80043c4:	e056      	b.n	8004474 <UART_SetConfig+0x4d8>
      }
    }
  }
  else
  {
    switch (clocksource)
 80043c6:	231b      	movs	r3, #27
 80043c8:	2218      	movs	r2, #24
 80043ca:	189b      	adds	r3, r3, r2
 80043cc:	19db      	adds	r3, r3, r7
 80043ce:	781b      	ldrb	r3, [r3, #0]
 80043d0:	2b08      	cmp	r3, #8
 80043d2:	d822      	bhi.n	800441a <UART_SetConfig+0x47e>
 80043d4:	009a      	lsls	r2, r3, #2
 80043d6:	4b32      	ldr	r3, [pc, #200]	; (80044a0 <UART_SetConfig+0x504>)
 80043d8:	18d3      	adds	r3, r2, r3
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80043de:	f7fe fb15 	bl	8002a0c <HAL_RCC_GetPCLK1Freq>
 80043e2:	0003      	movs	r3, r0
 80043e4:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80043e6:	e021      	b.n	800442c <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80043e8:	f7fe fb26 	bl	8002a38 <HAL_RCC_GetPCLK2Freq>
 80043ec:	0003      	movs	r3, r0
 80043ee:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 80043f0:	e01c      	b.n	800442c <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80043f2:	4b28      	ldr	r3, [pc, #160]	; (8004494 <UART_SetConfig+0x4f8>)
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	2210      	movs	r2, #16
 80043f8:	4013      	ands	r3, r2
 80043fa:	d002      	beq.n	8004402 <UART_SetConfig+0x466>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 80043fc:	4b26      	ldr	r3, [pc, #152]	; (8004498 <UART_SetConfig+0x4fc>)
 80043fe:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8004400:	e014      	b.n	800442c <UART_SetConfig+0x490>
          pclk = (uint32_t) HSI_VALUE;
 8004402:	4b26      	ldr	r3, [pc, #152]	; (800449c <UART_SetConfig+0x500>)
 8004404:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004406:	e011      	b.n	800442c <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004408:	f7fe fa50 	bl	80028ac <HAL_RCC_GetSysClockFreq>
 800440c:	0003      	movs	r3, r0
 800440e:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004410:	e00c      	b.n	800442c <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004412:	2380      	movs	r3, #128	; 0x80
 8004414:	021b      	lsls	r3, r3, #8
 8004416:	62fb      	str	r3, [r7, #44]	; 0x2c
        break;
 8004418:	e008      	b.n	800442c <UART_SetConfig+0x490>
      default:
        pclk = 0U;
 800441a:	2300      	movs	r3, #0
 800441c:	62fb      	str	r3, [r7, #44]	; 0x2c
        ret = HAL_ERROR;
 800441e:	231a      	movs	r3, #26
 8004420:	2218      	movs	r2, #24
 8004422:	189b      	adds	r3, r3, r2
 8004424:	19db      	adds	r3, r3, r7
 8004426:	2201      	movs	r2, #1
 8004428:	701a      	strb	r2, [r3, #0]
        break;
 800442a:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 800442c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800442e:	2b00      	cmp	r3, #0
 8004430:	d020      	beq.n	8004474 <UART_SetConfig+0x4d8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004432:	69fb      	ldr	r3, [r7, #28]
 8004434:	685b      	ldr	r3, [r3, #4]
 8004436:	085a      	lsrs	r2, r3, #1
 8004438:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800443a:	18d2      	adds	r2, r2, r3
 800443c:	69fb      	ldr	r3, [r7, #28]
 800443e:	685b      	ldr	r3, [r3, #4]
 8004440:	0019      	movs	r1, r3
 8004442:	0010      	movs	r0, r2
 8004444:	f7fb fe60 	bl	8000108 <__udivsi3>
 8004448:	0003      	movs	r3, r0
 800444a:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800444c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800444e:	2b0f      	cmp	r3, #15
 8004450:	d90a      	bls.n	8004468 <UART_SetConfig+0x4cc>
 8004452:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004454:	2380      	movs	r3, #128	; 0x80
 8004456:	025b      	lsls	r3, r3, #9
 8004458:	429a      	cmp	r2, r3
 800445a:	d205      	bcs.n	8004468 <UART_SetConfig+0x4cc>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800445c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800445e:	b29a      	uxth	r2, r3
 8004460:	69fb      	ldr	r3, [r7, #28]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	60da      	str	r2, [r3, #12]
 8004466:	e005      	b.n	8004474 <UART_SetConfig+0x4d8>
      }
      else
      {
        ret = HAL_ERROR;
 8004468:	231a      	movs	r3, #26
 800446a:	2218      	movs	r2, #24
 800446c:	189b      	adds	r3, r3, r2
 800446e:	19db      	adds	r3, r3, r7
 8004470:	2201      	movs	r2, #1
 8004472:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004474:	69fb      	ldr	r3, [r7, #28]
 8004476:	2200      	movs	r2, #0
 8004478:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 800447a:	69fb      	ldr	r3, [r7, #28]
 800447c:	2200      	movs	r2, #0
 800447e:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8004480:	231a      	movs	r3, #26
 8004482:	2218      	movs	r2, #24
 8004484:	189b      	adds	r3, r3, r2
 8004486:	19db      	adds	r3, r3, r7
 8004488:	781b      	ldrb	r3, [r3, #0]
}
 800448a:	0018      	movs	r0, r3
 800448c:	46bd      	mov	sp, r7
 800448e:	b00e      	add	sp, #56	; 0x38
 8004490:	bdb0      	pop	{r4, r5, r7, pc}
 8004492:	46c0      	nop			; (mov r8, r8)
 8004494:	40021000 	.word	0x40021000
 8004498:	003d0900 	.word	0x003d0900
 800449c:	00f42400 	.word	0x00f42400
 80044a0:	08004bbc 	.word	0x08004bbc

080044a4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80044a4:	b580      	push	{r7, lr}
 80044a6:	b082      	sub	sp, #8
 80044a8:	af00      	add	r7, sp, #0
 80044aa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044b0:	2201      	movs	r2, #1
 80044b2:	4013      	ands	r3, r2
 80044b4:	d00b      	beq.n	80044ce <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	685b      	ldr	r3, [r3, #4]
 80044bc:	4a4a      	ldr	r2, [pc, #296]	; (80045e8 <UART_AdvFeatureConfig+0x144>)
 80044be:	4013      	ands	r3, r2
 80044c0:	0019      	movs	r1, r3
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	430a      	orrs	r2, r1
 80044cc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044d2:	2202      	movs	r2, #2
 80044d4:	4013      	ands	r3, r2
 80044d6:	d00b      	beq.n	80044f0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	685b      	ldr	r3, [r3, #4]
 80044de:	4a43      	ldr	r2, [pc, #268]	; (80045ec <UART_AdvFeatureConfig+0x148>)
 80044e0:	4013      	ands	r3, r2
 80044e2:	0019      	movs	r1, r3
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	430a      	orrs	r2, r1
 80044ee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044f4:	2204      	movs	r2, #4
 80044f6:	4013      	ands	r3, r2
 80044f8:	d00b      	beq.n	8004512 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	685b      	ldr	r3, [r3, #4]
 8004500:	4a3b      	ldr	r2, [pc, #236]	; (80045f0 <UART_AdvFeatureConfig+0x14c>)
 8004502:	4013      	ands	r3, r2
 8004504:	0019      	movs	r1, r3
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	430a      	orrs	r2, r1
 8004510:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004516:	2208      	movs	r2, #8
 8004518:	4013      	ands	r3, r2
 800451a:	d00b      	beq.n	8004534 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	685b      	ldr	r3, [r3, #4]
 8004522:	4a34      	ldr	r2, [pc, #208]	; (80045f4 <UART_AdvFeatureConfig+0x150>)
 8004524:	4013      	ands	r3, r2
 8004526:	0019      	movs	r1, r3
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	430a      	orrs	r2, r1
 8004532:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004538:	2210      	movs	r2, #16
 800453a:	4013      	ands	r3, r2
 800453c:	d00b      	beq.n	8004556 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	689b      	ldr	r3, [r3, #8]
 8004544:	4a2c      	ldr	r2, [pc, #176]	; (80045f8 <UART_AdvFeatureConfig+0x154>)
 8004546:	4013      	ands	r3, r2
 8004548:	0019      	movs	r1, r3
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	430a      	orrs	r2, r1
 8004554:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800455a:	2220      	movs	r2, #32
 800455c:	4013      	ands	r3, r2
 800455e:	d00b      	beq.n	8004578 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	689b      	ldr	r3, [r3, #8]
 8004566:	4a25      	ldr	r2, [pc, #148]	; (80045fc <UART_AdvFeatureConfig+0x158>)
 8004568:	4013      	ands	r3, r2
 800456a:	0019      	movs	r1, r3
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	430a      	orrs	r2, r1
 8004576:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800457c:	2240      	movs	r2, #64	; 0x40
 800457e:	4013      	ands	r3, r2
 8004580:	d01d      	beq.n	80045be <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	685b      	ldr	r3, [r3, #4]
 8004588:	4a1d      	ldr	r2, [pc, #116]	; (8004600 <UART_AdvFeatureConfig+0x15c>)
 800458a:	4013      	ands	r3, r2
 800458c:	0019      	movs	r1, r3
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	430a      	orrs	r2, r1
 8004598:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800459e:	2380      	movs	r3, #128	; 0x80
 80045a0:	035b      	lsls	r3, r3, #13
 80045a2:	429a      	cmp	r2, r3
 80045a4:	d10b      	bne.n	80045be <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	685b      	ldr	r3, [r3, #4]
 80045ac:	4a15      	ldr	r2, [pc, #84]	; (8004604 <UART_AdvFeatureConfig+0x160>)
 80045ae:	4013      	ands	r3, r2
 80045b0:	0019      	movs	r1, r3
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	430a      	orrs	r2, r1
 80045bc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045c2:	2280      	movs	r2, #128	; 0x80
 80045c4:	4013      	ands	r3, r2
 80045c6:	d00b      	beq.n	80045e0 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	685b      	ldr	r3, [r3, #4]
 80045ce:	4a0e      	ldr	r2, [pc, #56]	; (8004608 <UART_AdvFeatureConfig+0x164>)
 80045d0:	4013      	ands	r3, r2
 80045d2:	0019      	movs	r1, r3
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	430a      	orrs	r2, r1
 80045de:	605a      	str	r2, [r3, #4]
  }
}
 80045e0:	46c0      	nop			; (mov r8, r8)
 80045e2:	46bd      	mov	sp, r7
 80045e4:	b002      	add	sp, #8
 80045e6:	bd80      	pop	{r7, pc}
 80045e8:	fffdffff 	.word	0xfffdffff
 80045ec:	fffeffff 	.word	0xfffeffff
 80045f0:	fffbffff 	.word	0xfffbffff
 80045f4:	ffff7fff 	.word	0xffff7fff
 80045f8:	ffffefff 	.word	0xffffefff
 80045fc:	ffffdfff 	.word	0xffffdfff
 8004600:	ffefffff 	.word	0xffefffff
 8004604:	ff9fffff 	.word	0xff9fffff
 8004608:	fff7ffff 	.word	0xfff7ffff

0800460c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800460c:	b580      	push	{r7, lr}
 800460e:	b092      	sub	sp, #72	; 0x48
 8004610:	af02      	add	r7, sp, #8
 8004612:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	2284      	movs	r2, #132	; 0x84
 8004618:	2100      	movs	r1, #0
 800461a:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800461c:	f7fc fd80 	bl	8001120 <HAL_GetTick>
 8004620:	0003      	movs	r3, r0
 8004622:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	2208      	movs	r2, #8
 800462c:	4013      	ands	r3, r2
 800462e:	2b08      	cmp	r3, #8
 8004630:	d12c      	bne.n	800468c <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004632:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004634:	2280      	movs	r2, #128	; 0x80
 8004636:	0391      	lsls	r1, r2, #14
 8004638:	6878      	ldr	r0, [r7, #4]
 800463a:	4a46      	ldr	r2, [pc, #280]	; (8004754 <UART_CheckIdleState+0x148>)
 800463c:	9200      	str	r2, [sp, #0]
 800463e:	2200      	movs	r2, #0
 8004640:	f000 f88c 	bl	800475c <UART_WaitOnFlagUntilTimeout>
 8004644:	1e03      	subs	r3, r0, #0
 8004646:	d021      	beq.n	800468c <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004648:	f3ef 8310 	mrs	r3, PRIMASK
 800464c:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 800464e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004650:	63bb      	str	r3, [r7, #56]	; 0x38
 8004652:	2301      	movs	r3, #1
 8004654:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004656:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004658:	f383 8810 	msr	PRIMASK, r3
}
 800465c:	46c0      	nop			; (mov r8, r8)
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	681a      	ldr	r2, [r3, #0]
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	2180      	movs	r1, #128	; 0x80
 800466a:	438a      	bics	r2, r1
 800466c:	601a      	str	r2, [r3, #0]
 800466e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004670:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004672:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004674:	f383 8810 	msr	PRIMASK, r3
}
 8004678:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	2220      	movs	r2, #32
 800467e:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	2278      	movs	r2, #120	; 0x78
 8004684:	2100      	movs	r1, #0
 8004686:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004688:	2303      	movs	r3, #3
 800468a:	e05f      	b.n	800474c <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	2204      	movs	r2, #4
 8004694:	4013      	ands	r3, r2
 8004696:	2b04      	cmp	r3, #4
 8004698:	d146      	bne.n	8004728 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800469a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800469c:	2280      	movs	r2, #128	; 0x80
 800469e:	03d1      	lsls	r1, r2, #15
 80046a0:	6878      	ldr	r0, [r7, #4]
 80046a2:	4a2c      	ldr	r2, [pc, #176]	; (8004754 <UART_CheckIdleState+0x148>)
 80046a4:	9200      	str	r2, [sp, #0]
 80046a6:	2200      	movs	r2, #0
 80046a8:	f000 f858 	bl	800475c <UART_WaitOnFlagUntilTimeout>
 80046ac:	1e03      	subs	r3, r0, #0
 80046ae:	d03b      	beq.n	8004728 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80046b0:	f3ef 8310 	mrs	r3, PRIMASK
 80046b4:	60fb      	str	r3, [r7, #12]
  return(result);
 80046b6:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80046b8:	637b      	str	r3, [r7, #52]	; 0x34
 80046ba:	2301      	movs	r3, #1
 80046bc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80046be:	693b      	ldr	r3, [r7, #16]
 80046c0:	f383 8810 	msr	PRIMASK, r3
}
 80046c4:	46c0      	nop			; (mov r8, r8)
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	681a      	ldr	r2, [r3, #0]
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	4921      	ldr	r1, [pc, #132]	; (8004758 <UART_CheckIdleState+0x14c>)
 80046d2:	400a      	ands	r2, r1
 80046d4:	601a      	str	r2, [r3, #0]
 80046d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80046d8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80046da:	697b      	ldr	r3, [r7, #20]
 80046dc:	f383 8810 	msr	PRIMASK, r3
}
 80046e0:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80046e2:	f3ef 8310 	mrs	r3, PRIMASK
 80046e6:	61bb      	str	r3, [r7, #24]
  return(result);
 80046e8:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80046ea:	633b      	str	r3, [r7, #48]	; 0x30
 80046ec:	2301      	movs	r3, #1
 80046ee:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80046f0:	69fb      	ldr	r3, [r7, #28]
 80046f2:	f383 8810 	msr	PRIMASK, r3
}
 80046f6:	46c0      	nop			; (mov r8, r8)
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	689a      	ldr	r2, [r3, #8]
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	2101      	movs	r1, #1
 8004704:	438a      	bics	r2, r1
 8004706:	609a      	str	r2, [r3, #8]
 8004708:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800470a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800470c:	6a3b      	ldr	r3, [r7, #32]
 800470e:	f383 8810 	msr	PRIMASK, r3
}
 8004712:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	2280      	movs	r2, #128	; 0x80
 8004718:	2120      	movs	r1, #32
 800471a:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	2278      	movs	r2, #120	; 0x78
 8004720:	2100      	movs	r1, #0
 8004722:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004724:	2303      	movs	r3, #3
 8004726:	e011      	b.n	800474c <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	2220      	movs	r2, #32
 800472c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	2280      	movs	r2, #128	; 0x80
 8004732:	2120      	movs	r1, #32
 8004734:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	2200      	movs	r2, #0
 800473a:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	2200      	movs	r2, #0
 8004740:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	2278      	movs	r2, #120	; 0x78
 8004746:	2100      	movs	r1, #0
 8004748:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800474a:	2300      	movs	r3, #0
}
 800474c:	0018      	movs	r0, r3
 800474e:	46bd      	mov	sp, r7
 8004750:	b010      	add	sp, #64	; 0x40
 8004752:	bd80      	pop	{r7, pc}
 8004754:	01ffffff 	.word	0x01ffffff
 8004758:	fffffedf 	.word	0xfffffedf

0800475c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800475c:	b580      	push	{r7, lr}
 800475e:	b084      	sub	sp, #16
 8004760:	af00      	add	r7, sp, #0
 8004762:	60f8      	str	r0, [r7, #12]
 8004764:	60b9      	str	r1, [r7, #8]
 8004766:	603b      	str	r3, [r7, #0]
 8004768:	1dfb      	adds	r3, r7, #7
 800476a:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800476c:	e04b      	b.n	8004806 <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800476e:	69bb      	ldr	r3, [r7, #24]
 8004770:	3301      	adds	r3, #1
 8004772:	d048      	beq.n	8004806 <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004774:	f7fc fcd4 	bl	8001120 <HAL_GetTick>
 8004778:	0002      	movs	r2, r0
 800477a:	683b      	ldr	r3, [r7, #0]
 800477c:	1ad3      	subs	r3, r2, r3
 800477e:	69ba      	ldr	r2, [r7, #24]
 8004780:	429a      	cmp	r2, r3
 8004782:	d302      	bcc.n	800478a <UART_WaitOnFlagUntilTimeout+0x2e>
 8004784:	69bb      	ldr	r3, [r7, #24]
 8004786:	2b00      	cmp	r3, #0
 8004788:	d101      	bne.n	800478e <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 800478a:	2303      	movs	r3, #3
 800478c:	e04b      	b.n	8004826 <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	2204      	movs	r2, #4
 8004796:	4013      	ands	r3, r2
 8004798:	d035      	beq.n	8004806 <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	69db      	ldr	r3, [r3, #28]
 80047a0:	2208      	movs	r2, #8
 80047a2:	4013      	ands	r3, r2
 80047a4:	2b08      	cmp	r3, #8
 80047a6:	d111      	bne.n	80047cc <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	2208      	movs	r2, #8
 80047ae:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	0018      	movs	r0, r3
 80047b4:	f000 f83c 	bl	8004830 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	2284      	movs	r2, #132	; 0x84
 80047bc:	2108      	movs	r1, #8
 80047be:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	2278      	movs	r2, #120	; 0x78
 80047c4:	2100      	movs	r1, #0
 80047c6:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 80047c8:	2301      	movs	r3, #1
 80047ca:	e02c      	b.n	8004826 <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	69da      	ldr	r2, [r3, #28]
 80047d2:	2380      	movs	r3, #128	; 0x80
 80047d4:	011b      	lsls	r3, r3, #4
 80047d6:	401a      	ands	r2, r3
 80047d8:	2380      	movs	r3, #128	; 0x80
 80047da:	011b      	lsls	r3, r3, #4
 80047dc:	429a      	cmp	r2, r3
 80047de:	d112      	bne.n	8004806 <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	2280      	movs	r2, #128	; 0x80
 80047e6:	0112      	lsls	r2, r2, #4
 80047e8:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	0018      	movs	r0, r3
 80047ee:	f000 f81f 	bl	8004830 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	2284      	movs	r2, #132	; 0x84
 80047f6:	2120      	movs	r1, #32
 80047f8:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	2278      	movs	r2, #120	; 0x78
 80047fe:	2100      	movs	r1, #0
 8004800:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8004802:	2303      	movs	r3, #3
 8004804:	e00f      	b.n	8004826 <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	69db      	ldr	r3, [r3, #28]
 800480c:	68ba      	ldr	r2, [r7, #8]
 800480e:	4013      	ands	r3, r2
 8004810:	68ba      	ldr	r2, [r7, #8]
 8004812:	1ad3      	subs	r3, r2, r3
 8004814:	425a      	negs	r2, r3
 8004816:	4153      	adcs	r3, r2
 8004818:	b2db      	uxtb	r3, r3
 800481a:	001a      	movs	r2, r3
 800481c:	1dfb      	adds	r3, r7, #7
 800481e:	781b      	ldrb	r3, [r3, #0]
 8004820:	429a      	cmp	r2, r3
 8004822:	d0a4      	beq.n	800476e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004824:	2300      	movs	r3, #0
}
 8004826:	0018      	movs	r0, r3
 8004828:	46bd      	mov	sp, r7
 800482a:	b004      	add	sp, #16
 800482c:	bd80      	pop	{r7, pc}
	...

08004830 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004830:	b580      	push	{r7, lr}
 8004832:	b08e      	sub	sp, #56	; 0x38
 8004834:	af00      	add	r7, sp, #0
 8004836:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004838:	f3ef 8310 	mrs	r3, PRIMASK
 800483c:	617b      	str	r3, [r7, #20]
  return(result);
 800483e:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004840:	637b      	str	r3, [r7, #52]	; 0x34
 8004842:	2301      	movs	r3, #1
 8004844:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004846:	69bb      	ldr	r3, [r7, #24]
 8004848:	f383 8810 	msr	PRIMASK, r3
}
 800484c:	46c0      	nop			; (mov r8, r8)
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	681a      	ldr	r2, [r3, #0]
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	4926      	ldr	r1, [pc, #152]	; (80048f4 <UART_EndRxTransfer+0xc4>)
 800485a:	400a      	ands	r2, r1
 800485c:	601a      	str	r2, [r3, #0]
 800485e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004860:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004862:	69fb      	ldr	r3, [r7, #28]
 8004864:	f383 8810 	msr	PRIMASK, r3
}
 8004868:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800486a:	f3ef 8310 	mrs	r3, PRIMASK
 800486e:	623b      	str	r3, [r7, #32]
  return(result);
 8004870:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004872:	633b      	str	r3, [r7, #48]	; 0x30
 8004874:	2301      	movs	r3, #1
 8004876:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004878:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800487a:	f383 8810 	msr	PRIMASK, r3
}
 800487e:	46c0      	nop			; (mov r8, r8)
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	689a      	ldr	r2, [r3, #8]
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	2101      	movs	r1, #1
 800488c:	438a      	bics	r2, r1
 800488e:	609a      	str	r2, [r3, #8]
 8004890:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004892:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004894:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004896:	f383 8810 	msr	PRIMASK, r3
}
 800489a:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80048a0:	2b01      	cmp	r3, #1
 80048a2:	d118      	bne.n	80048d6 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80048a4:	f3ef 8310 	mrs	r3, PRIMASK
 80048a8:	60bb      	str	r3, [r7, #8]
  return(result);
 80048aa:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80048ac:	62fb      	str	r3, [r7, #44]	; 0x2c
 80048ae:	2301      	movs	r3, #1
 80048b0:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	f383 8810 	msr	PRIMASK, r3
}
 80048b8:	46c0      	nop			; (mov r8, r8)
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	681a      	ldr	r2, [r3, #0]
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	2110      	movs	r1, #16
 80048c6:	438a      	bics	r2, r1
 80048c8:	601a      	str	r2, [r3, #0]
 80048ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048cc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80048ce:	693b      	ldr	r3, [r7, #16]
 80048d0:	f383 8810 	msr	PRIMASK, r3
}
 80048d4:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	2280      	movs	r2, #128	; 0x80
 80048da:	2120      	movs	r1, #32
 80048dc:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	2200      	movs	r2, #0
 80048e2:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	2200      	movs	r2, #0
 80048e8:	669a      	str	r2, [r3, #104]	; 0x68
}
 80048ea:	46c0      	nop			; (mov r8, r8)
 80048ec:	46bd      	mov	sp, r7
 80048ee:	b00e      	add	sp, #56	; 0x38
 80048f0:	bd80      	pop	{r7, pc}
 80048f2:	46c0      	nop			; (mov r8, r8)
 80048f4:	fffffedf 	.word	0xfffffedf

080048f8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80048f8:	b580      	push	{r7, lr}
 80048fa:	b084      	sub	sp, #16
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004904:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	225a      	movs	r2, #90	; 0x5a
 800490a:	2100      	movs	r1, #0
 800490c:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	2252      	movs	r2, #82	; 0x52
 8004912:	2100      	movs	r1, #0
 8004914:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	0018      	movs	r0, r3
 800491a:	f7ff fb2b 	bl	8003f74 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800491e:	46c0      	nop			; (mov r8, r8)
 8004920:	46bd      	mov	sp, r7
 8004922:	b004      	add	sp, #16
 8004924:	bd80      	pop	{r7, pc}

08004926 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8004926:	b580      	push	{r7, lr}
 8004928:	b08a      	sub	sp, #40	; 0x28
 800492a:	af00      	add	r7, sp, #0
 800492c:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004932:	2b21      	cmp	r3, #33	; 0x21
 8004934:	d14c      	bne.n	80049d0 <UART_TxISR_8BIT+0xaa>
  {
    if (huart->TxXferCount == 0U)
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	2252      	movs	r2, #82	; 0x52
 800493a:	5a9b      	ldrh	r3, [r3, r2]
 800493c:	b29b      	uxth	r3, r3
 800493e:	2b00      	cmp	r3, #0
 8004940:	d132      	bne.n	80049a8 <UART_TxISR_8BIT+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004942:	f3ef 8310 	mrs	r3, PRIMASK
 8004946:	60bb      	str	r3, [r7, #8]
  return(result);
 8004948:	68bb      	ldr	r3, [r7, #8]
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800494a:	627b      	str	r3, [r7, #36]	; 0x24
 800494c:	2301      	movs	r3, #1
 800494e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	f383 8810 	msr	PRIMASK, r3
}
 8004956:	46c0      	nop			; (mov r8, r8)
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	681a      	ldr	r2, [r3, #0]
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	2180      	movs	r1, #128	; 0x80
 8004964:	438a      	bics	r2, r1
 8004966:	601a      	str	r2, [r3, #0]
 8004968:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800496a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800496c:	693b      	ldr	r3, [r7, #16]
 800496e:	f383 8810 	msr	PRIMASK, r3
}
 8004972:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004974:	f3ef 8310 	mrs	r3, PRIMASK
 8004978:	617b      	str	r3, [r7, #20]
  return(result);
 800497a:	697b      	ldr	r3, [r7, #20]

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800497c:	623b      	str	r3, [r7, #32]
 800497e:	2301      	movs	r3, #1
 8004980:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004982:	69bb      	ldr	r3, [r7, #24]
 8004984:	f383 8810 	msr	PRIMASK, r3
}
 8004988:	46c0      	nop			; (mov r8, r8)
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	681a      	ldr	r2, [r3, #0]
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	2140      	movs	r1, #64	; 0x40
 8004996:	430a      	orrs	r2, r1
 8004998:	601a      	str	r2, [r3, #0]
 800499a:	6a3b      	ldr	r3, [r7, #32]
 800499c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800499e:	69fb      	ldr	r3, [r7, #28]
 80049a0:	f383 8810 	msr	PRIMASK, r3
}
 80049a4:	46c0      	nop			; (mov r8, r8)
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 80049a6:	e013      	b.n	80049d0 <UART_TxISR_8BIT+0xaa>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80049ac:	781a      	ldrb	r2, [r3, #0]
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80049b8:	1c5a      	adds	r2, r3, #1
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	2252      	movs	r2, #82	; 0x52
 80049c2:	5a9b      	ldrh	r3, [r3, r2]
 80049c4:	b29b      	uxth	r3, r3
 80049c6:	3b01      	subs	r3, #1
 80049c8:	b299      	uxth	r1, r3
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	2252      	movs	r2, #82	; 0x52
 80049ce:	5299      	strh	r1, [r3, r2]
}
 80049d0:	46c0      	nop			; (mov r8, r8)
 80049d2:	46bd      	mov	sp, r7
 80049d4:	b00a      	add	sp, #40	; 0x28
 80049d6:	bd80      	pop	{r7, pc}

080049d8 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 80049d8:	b580      	push	{r7, lr}
 80049da:	b08c      	sub	sp, #48	; 0x30
 80049dc:	af00      	add	r7, sp, #0
 80049de:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80049e4:	2b21      	cmp	r3, #33	; 0x21
 80049e6:	d151      	bne.n	8004a8c <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	2252      	movs	r2, #82	; 0x52
 80049ec:	5a9b      	ldrh	r3, [r3, r2]
 80049ee:	b29b      	uxth	r3, r3
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d132      	bne.n	8004a5a <UART_TxISR_16BIT+0x82>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80049f4:	f3ef 8310 	mrs	r3, PRIMASK
 80049f8:	60fb      	str	r3, [r7, #12]
  return(result);
 80049fa:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80049fc:	62bb      	str	r3, [r7, #40]	; 0x28
 80049fe:	2301      	movs	r3, #1
 8004a00:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a02:	693b      	ldr	r3, [r7, #16]
 8004a04:	f383 8810 	msr	PRIMASK, r3
}
 8004a08:	46c0      	nop			; (mov r8, r8)
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	681a      	ldr	r2, [r3, #0]
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	2180      	movs	r1, #128	; 0x80
 8004a16:	438a      	bics	r2, r1
 8004a18:	601a      	str	r2, [r3, #0]
 8004a1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a1c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a1e:	697b      	ldr	r3, [r7, #20]
 8004a20:	f383 8810 	msr	PRIMASK, r3
}
 8004a24:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004a26:	f3ef 8310 	mrs	r3, PRIMASK
 8004a2a:	61bb      	str	r3, [r7, #24]
  return(result);
 8004a2c:	69bb      	ldr	r3, [r7, #24]

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004a2e:	627b      	str	r3, [r7, #36]	; 0x24
 8004a30:	2301      	movs	r3, #1
 8004a32:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a34:	69fb      	ldr	r3, [r7, #28]
 8004a36:	f383 8810 	msr	PRIMASK, r3
}
 8004a3a:	46c0      	nop			; (mov r8, r8)
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	681a      	ldr	r2, [r3, #0]
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	2140      	movs	r1, #64	; 0x40
 8004a48:	430a      	orrs	r2, r1
 8004a4a:	601a      	str	r2, [r3, #0]
 8004a4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a4e:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a50:	6a3b      	ldr	r3, [r7, #32]
 8004a52:	f383 8810 	msr	PRIMASK, r3
}
 8004a56:	46c0      	nop			; (mov r8, r8)
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 8004a58:	e018      	b.n	8004a8c <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a5e:	62fb      	str	r3, [r7, #44]	; 0x2c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8004a60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a62:	881b      	ldrh	r3, [r3, #0]
 8004a64:	001a      	movs	r2, r3
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	05d2      	lsls	r2, r2, #23
 8004a6c:	0dd2      	lsrs	r2, r2, #23
 8004a6e:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004a74:	1c9a      	adds	r2, r3, #2
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	2252      	movs	r2, #82	; 0x52
 8004a7e:	5a9b      	ldrh	r3, [r3, r2]
 8004a80:	b29b      	uxth	r3, r3
 8004a82:	3b01      	subs	r3, #1
 8004a84:	b299      	uxth	r1, r3
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	2252      	movs	r2, #82	; 0x52
 8004a8a:	5299      	strh	r1, [r3, r2]
}
 8004a8c:	46c0      	nop			; (mov r8, r8)
 8004a8e:	46bd      	mov	sp, r7
 8004a90:	b00c      	add	sp, #48	; 0x30
 8004a92:	bd80      	pop	{r7, pc}

08004a94 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004a94:	b580      	push	{r7, lr}
 8004a96:	b086      	sub	sp, #24
 8004a98:	af00      	add	r7, sp, #0
 8004a9a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004a9c:	f3ef 8310 	mrs	r3, PRIMASK
 8004aa0:	60bb      	str	r3, [r7, #8]
  return(result);
 8004aa2:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004aa4:	617b      	str	r3, [r7, #20]
 8004aa6:	2301      	movs	r3, #1
 8004aa8:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	f383 8810 	msr	PRIMASK, r3
}
 8004ab0:	46c0      	nop			; (mov r8, r8)
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	681a      	ldr	r2, [r3, #0]
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	2140      	movs	r1, #64	; 0x40
 8004abe:	438a      	bics	r2, r1
 8004ac0:	601a      	str	r2, [r3, #0]
 8004ac2:	697b      	ldr	r3, [r7, #20]
 8004ac4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ac6:	693b      	ldr	r3, [r7, #16]
 8004ac8:	f383 8810 	msr	PRIMASK, r3
}
 8004acc:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	2220      	movs	r2, #32
 8004ad2:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	2200      	movs	r2, #0
 8004ad8:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	0018      	movs	r0, r3
 8004ade:	f7ff fa41 	bl	8003f64 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004ae2:	46c0      	nop			; (mov r8, r8)
 8004ae4:	46bd      	mov	sp, r7
 8004ae6:	b006      	add	sp, #24
 8004ae8:	bd80      	pop	{r7, pc}

08004aea <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8004aea:	b580      	push	{r7, lr}
 8004aec:	b082      	sub	sp, #8
 8004aee:	af00      	add	r7, sp, #0
 8004af0:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8004af2:	46c0      	nop			; (mov r8, r8)
 8004af4:	46bd      	mov	sp, r7
 8004af6:	b002      	add	sp, #8
 8004af8:	bd80      	pop	{r7, pc}

08004afa <memset>:
 8004afa:	0003      	movs	r3, r0
 8004afc:	1882      	adds	r2, r0, r2
 8004afe:	4293      	cmp	r3, r2
 8004b00:	d100      	bne.n	8004b04 <memset+0xa>
 8004b02:	4770      	bx	lr
 8004b04:	7019      	strb	r1, [r3, #0]
 8004b06:	3301      	adds	r3, #1
 8004b08:	e7f9      	b.n	8004afe <memset+0x4>
	...

08004b0c <__libc_init_array>:
 8004b0c:	b570      	push	{r4, r5, r6, lr}
 8004b0e:	2600      	movs	r6, #0
 8004b10:	4c0c      	ldr	r4, [pc, #48]	; (8004b44 <__libc_init_array+0x38>)
 8004b12:	4d0d      	ldr	r5, [pc, #52]	; (8004b48 <__libc_init_array+0x3c>)
 8004b14:	1b64      	subs	r4, r4, r5
 8004b16:	10a4      	asrs	r4, r4, #2
 8004b18:	42a6      	cmp	r6, r4
 8004b1a:	d109      	bne.n	8004b30 <__libc_init_array+0x24>
 8004b1c:	2600      	movs	r6, #0
 8004b1e:	f000 f819 	bl	8004b54 <_init>
 8004b22:	4c0a      	ldr	r4, [pc, #40]	; (8004b4c <__libc_init_array+0x40>)
 8004b24:	4d0a      	ldr	r5, [pc, #40]	; (8004b50 <__libc_init_array+0x44>)
 8004b26:	1b64      	subs	r4, r4, r5
 8004b28:	10a4      	asrs	r4, r4, #2
 8004b2a:	42a6      	cmp	r6, r4
 8004b2c:	d105      	bne.n	8004b3a <__libc_init_array+0x2e>
 8004b2e:	bd70      	pop	{r4, r5, r6, pc}
 8004b30:	00b3      	lsls	r3, r6, #2
 8004b32:	58eb      	ldr	r3, [r5, r3]
 8004b34:	4798      	blx	r3
 8004b36:	3601      	adds	r6, #1
 8004b38:	e7ee      	b.n	8004b18 <__libc_init_array+0xc>
 8004b3a:	00b3      	lsls	r3, r6, #2
 8004b3c:	58eb      	ldr	r3, [r5, r3]
 8004b3e:	4798      	blx	r3
 8004b40:	3601      	adds	r6, #1
 8004b42:	e7f2      	b.n	8004b2a <__libc_init_array+0x1e>
 8004b44:	08004be8 	.word	0x08004be8
 8004b48:	08004be8 	.word	0x08004be8
 8004b4c:	08004bec 	.word	0x08004bec
 8004b50:	08004be8 	.word	0x08004be8

08004b54 <_init>:
 8004b54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b56:	46c0      	nop			; (mov r8, r8)
 8004b58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004b5a:	bc08      	pop	{r3}
 8004b5c:	469e      	mov	lr, r3
 8004b5e:	4770      	bx	lr

08004b60 <_fini>:
 8004b60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b62:	46c0      	nop			; (mov r8, r8)
 8004b64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004b66:	bc08      	pop	{r3}
 8004b68:	469e      	mov	lr, r3
 8004b6a:	4770      	bx	lr
