[N
32
28
8 iInstExt
18
8 onescomp
12
10 ADDR_WIDTH
6
10 mux_32t1_n
20
8 alu_full
14
8 mux2t1_n
5
5 reg_n
4
1 N
21
5 mixed
2
18 ripple_carry_adder
13
8 mux4t1_n
10
3 rtl
7
8 dataflow
22
12 shiftleft2_n
27
9 structure
26
14 mips_processor
15
8 mux8t1_n
32
12 OUTPUT_TRACE
30
2 tb
11
10 DATA_WIDTH
24
5 out_N
19
7 add_sub
3
10 structural
9
3 mem
25
6 pc_reg
31
9 gCLK_HPER
23
4 in_N
29
9 iInstAddr
8
7 reg29_n
17
4 i_D6
16
4 i_D7
1
64 /home/dhiman/CPRE381/381_project/containers/sim_container_0/work
]
[G
1
15
7
1
4
1
0
32
0
0 0
0
0
]
[G
1
26
27
1
4
1
0
32
0
0 0
0
0
]
[G
1
9
10
1
11
1
0
32
0
0 0
0
0
]
[G
1
18
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
14
3
1
4
1
0
16
0
0 0
0
0
]
[G
1
14
3
2
4
1
0
5
0
0 0
0
0
]
[G
1
14
3
3
4
1
0
32
0
0 0
0
0
]
[G
1
5
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
5
3
2
4
1
0
2
0
0 0
0
0
]
[G
1
5
3
3
4
1
0
4
0
0 0
0
0
]
[G
1
5
3
4
4
1
0
5
0
0 0
0
0
]
[G
1
2
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
22
7
1
24
1
0
32
0
0 0
0
0
]
[G
1
22
7
2
24
1
0
28
0
0 0
0
0
]
[G
1
20
21
1
4
1
0
32
0
0 0
0
0
]
[G
1
22
7
1
23
1
0
32
0
0 0
0
0
]
[G
1
22
7
2
23
1
0
26
0
0 0
0
0
]
[G
1
30
21
1
32
0
0
0
0
8 8
109
115
46
116
114
97
99
101
1
1
1 8 1 1
]
[G
1
9
10
1
12
1
0
10
0
0 0
0
0
]
[G
1
6
7
1
4
1
0
32
0
0 0
0
0
]
[G
1
19
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
25
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
13
7
1
4
1
0
8
0
0 0
0
0
]
[G
1
13
7
2
4
1
0
32
0
0 0
0
0
]
[G
1
8
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
30
21
1
31
0
0
0
0
8 8
-128
-106
-104
0
0
0
0
0
0
0
]
[G
1
30
21
1
4
1
0
32
0
0 0
0
0
]
[P
1
15
7
16
17
1
0
0
]
[P
1
26
27
28
29
1
0
0
]
