#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5631097743a0 .scope module, "parallel_perceptron_tb" "parallel_perceptron_tb" 2 4;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 64 "din"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 50 "acc_out"
    .port_info 5 /OUTPUT 1 "acc_valid"
P_0x56310970d3a0 .param/l "ACC_POINT" 0 2 16, +C4<00000000000000000000000000011110>;
P_0x56310970d3e0 .param/l "ACC_WIDTH" 0 2 15, +C4<00000000000000000000000000110000>;
P_0x56310970d420 .param/l "BIAS_POINT" 0 2 12, +C4<00000000000000000000000000001111>;
P_0x56310970d460 .param/l "BIAS_WIDTH" 0 2 11, +C4<00000000000000000000000000010000>;
P_0x56310970d4a0 .param/l "DIN_POINT" 0 2 7, +C4<00000000000000000000000000001111>;
P_0x56310970d4e0 .param/l "DIN_WIDTH" 0 2 6, +C4<00000000000000000000000000010000>;
P_0x56310970d520 .param/l "PARALLEL" 0 2 5, +C4<00000000000000000000000000000100>;
P_0x56310970d560 .param/str "WEIGHT_HEAD" 0 2 19, "w1";
P_0x56310970d5a0 .param/l "WEIGTH_NUMB" 0 2 10, +C4<00000000000000000000000001000000>;
P_0x56310970d5e0 .param/l "WEIGTH_POINT" 0 2 9, +C4<00000000000000000000000000001111>;
P_0x56310970d620 .param/l "WEIGTH_WIDTH" 0 2 8, +C4<00000000000000000000000000010000>;
v0x5631097ac340_0 .net/s "acc_out", 49 0, L_0x5631097adc00;  1 drivers
v0x5631097ac4b0_0 .net "acc_valid", 0 0, L_0x5631097adf40;  1 drivers
o0x7ff7e2694018 .functor BUFZ 1, C4<z>; HiZ drive
v0x5631097ac570_0 .net "clk", 0 0, o0x7ff7e2694018;  0 drivers
o0x7ff7e2696688 .functor BUFZ 64, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5631097ac610_0 .net/s "din", 63 0, o0x7ff7e2696688;  0 drivers
o0x7ff7e2694e58 .functor BUFZ 1, C4<z>; HiZ drive
v0x5631097ac6b0_0 .net "din_valid", 0 0, o0x7ff7e2694e58;  0 drivers
o0x7ff7e2694eb8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5631097ac750_0 .net "rst", 0 0, o0x7ff7e2694eb8;  0 drivers
S_0x56310977dfd0 .scope module, "parallel_perceptron_inst" "parallel_perceptron" 2 43, 3 4 0, S_0x5631097743a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 64 "din"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 50 "acc_out"
    .port_info 5 /OUTPUT 1 "acc_valid"
P_0x5631097243c0 .param/l "ACC_POINT" 0 3 16, +C4<00000000000000000000000000011110>;
P_0x563109724400 .param/l "ACC_WIDTH" 0 3 15, +C4<00000000000000000000000000110000>;
P_0x563109724440 .param/l "BIAS_POINT" 0 3 12, +C4<00000000000000000000000000001111>;
P_0x563109724480 .param/l "BIAS_WIDTH" 0 3 11, +C4<00000000000000000000000000010000>;
P_0x5631097244c0 .param/l "DIN_POINT" 0 3 7, +C4<00000000000000000000000000001111>;
P_0x563109724500 .param/l "DIN_WIDTH" 0 3 6, +C4<00000000000000000000000000010000>;
P_0x563109724540 .param/l "PARALLEL" 0 3 5, +C4<00000000000000000000000000000100>;
P_0x563109724580 .param/str "WEIGHT_HEAD" 0 3 19, "w1";
P_0x5631097245c0 .param/str "WEIGHT_TAIL" 0 3 30, ".hex";
P_0x563109724600 .param/l "WEIGTH_NUMB" 0 3 10, +C4<00000000000000000000000001000000>;
P_0x563109724640 .param/l "WEIGTH_POINT" 0 3 9, +C4<00000000000000000000000000001111>;
P_0x563109724680 .param/l "WEIGTH_WIDTH" 0 3 8, +C4<00000000000000000000000000010000>;
v0x5631097abd10_0 .net/s "acc_out", 49 0, L_0x5631097adc00;  alias, 1 drivers
v0x5631097abdf0_0 .net "acc_valid", 0 0, L_0x5631097adf40;  alias, 1 drivers
v0x5631097abeb0_0 .net "clk", 0 0, o0x7ff7e2694018;  alias, 0 drivers
v0x5631097abf50_0 .net/s "din", 63 0, o0x7ff7e2696688;  alias, 0 drivers
v0x5631097abff0_0 .net "din_valid", 0 0, o0x7ff7e2694e58;  alias, 0 drivers
v0x5631097ac170_0 .net "rst", 0 0, o0x7ff7e2694eb8;  alias, 0 drivers
L_0x5631097ae530 .part o0x7ff7e2696688, 0, 16;
L_0x5631097aea60 .part o0x7ff7e2696688, 16, 16;
L_0x5631097aefa0 .part o0x7ff7e2696688, 32, 16;
L_0x5631097af460 .part o0x7ff7e2696688, 48, 16;
S_0x563109777660 .scope generate, "genblk2" "genblk2" 3 33, 3 33 0, S_0x56310977dfd0;
 .timescale -9 -12;
v0x5631097abb00_0 .net "acc_out_pre", 191 0, L_0x5631097af530;  1 drivers
v0x5631097abc30_0 .net "acc_valid_pre", 3 0, L_0x5631097af600;  1 drivers
L_0x5631097ae010 .part L_0x5631097af600, 0, 1;
L_0x5631097af530 .concat8 [ 48 48 48 48], v0x56310979f420_0, v0x5631097a2a20_0, v0x5631097a60e0_0, v0x5631097a98a0_0;
L_0x5631097af600 .concat8 [ 1 1 1 1], v0x56310979fb00_0, v0x5631097a3100_0, v0x5631097a67c0_0, v0x5631097a9f80_0;
S_0x563109770ce0 .scope module, "adder_tree_inst" "adder_tree" 3 88, 4 9 0, S_0x563109777660;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 192 "din"
    .port_info 2 /INPUT 1 "in_valid"
    .port_info 3 /OUTPUT 50 "dout"
    .port_info 4 /OUTPUT 1 "out_valid"
P_0x563109780940 .param/l "DATA_WIDTH" 0 4 10, +C4<00000000000000000000000000110000>;
P_0x563109780980 .param/l "PARALLEL" 0 4 11, +C4<00000000000000000000000000000100>;
v0x56310979db40_0 .net "clk", 0 0, o0x7ff7e2694018;  alias, 0 drivers
v0x56310979dc00_0 .var "delay_valid", 1 0;
v0x56310979dce0_0 .net "din", 191 0, L_0x5631097af530;  alias, 1 drivers
v0x56310979dd80_0 .net "dout", 49 0, L_0x5631097adc00;  alias, 1 drivers
v0x56310979de70_0 .net "in_valid", 0 0, L_0x5631097ae010;  1 drivers
v0x56310979df80_0 .net "out_valid", 0 0, L_0x5631097adf40;  alias, 1 drivers
L_0x5631097adf40 .part v0x56310979dc00_0, 1, 1;
S_0x5631097799e0 .scope generate, "genblk2" "genblk2" 4 20, 4 20 0, S_0x563109770ce0;
 .timescale -9 -12;
P_0x563109770440 .param/l "NEXT_ITER" 1 4 29, +C4<000000000000000000000000000000010>;
v0x56310979da10_0 .net "result", 97 0, L_0x5631097adb60;  1 drivers
S_0x563109772be0 .scope module, "add_pairs_inst" "add_pairs" 4 34, 4 76 0, S_0x5631097799e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 192 "din"
    .port_info 2 /OUTPUT 98 "dout"
P_0x563109760840 .param/l "DATA_WIDTH" 0 4 77, +C4<00000000000000000000000000110000>;
P_0x563109760880 .param/l "OUT_WIDTH" 1 4 84, +C4<000000000000000000000000000000010>;
P_0x5631097608c0 .param/l "STAGE_N" 0 4 78, +C4<00000000000000000000000000000100>;
v0x56310979c4f0_0 .net "clk", 0 0, o0x7ff7e2694018;  alias, 0 drivers
v0x56310979c600_0 .net "din", 191 0, L_0x5631097af530;  alias, 1 drivers
v0x56310979c6e0_0 .net "dout", 97 0, L_0x5631097adb60;  alias, 1 drivers
L_0x5631097ad690 .part L_0x5631097af530, 0, 48;
L_0x5631097ad760 .part L_0x5631097af530, 48, 48;
L_0x5631097ad990 .part L_0x5631097af530, 96, 48;
L_0x5631097ada60 .part L_0x5631097af530, 144, 48;
L_0x5631097adb60 .concat8 [ 49 49 0 0], v0x56310977fee0_0, v0x56310979c340_0;
S_0x56310976c4c0 .scope generate, "genblk1[0]" "genblk1[0]" 4 87, 4 87 0, S_0x563109772be0;
 .timescale -9 -12;
P_0x563109761560 .param/l "i" 0 4 87, +C4<00>;
S_0x5631097796b0 .scope module, "add_inst" "signed_adder" 4 88, 4 60 0, S_0x56310976c4c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 48 "din1"
    .port_info 2 /INPUT 48 "din2"
    .port_info 3 /OUTPUT 49 "dout"
P_0x56310970e460 .param/l "DATA_WIDTH" 0 4 61, +C4<00000000000000000000000000110000>;
v0x5631097613d0_0 .net "clk", 0 0, o0x7ff7e2694018;  alias, 0 drivers
v0x56310977fbc0_0 .net/s "din1", 47 0, L_0x5631097ad690;  1 drivers
v0x56310977fc60_0 .net/s "din2", 47 0, L_0x5631097ad760;  1 drivers
v0x56310977fe40_0 .net/s "dout", 48 0, v0x56310977fee0_0;  1 drivers
v0x56310977fee0_0 .var "dout_r", 48 0;
E_0x563109727e00 .event posedge, v0x5631097613d0_0;
S_0x56310979ba20 .scope generate, "genblk1[1]" "genblk1[1]" 4 87, 4 87 0, S_0x563109772be0;
 .timescale -9 -12;
P_0x56310979bc30 .param/l "i" 0 4 87, +C4<01>;
S_0x56310979bcf0 .scope module, "add_inst" "signed_adder" 4 88, 4 60 0, S_0x56310979ba20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 48 "din1"
    .port_info 2 /INPUT 48 "din2"
    .port_info 3 /OUTPUT 49 "dout"
P_0x56310979bec0 .param/l "DATA_WIDTH" 0 4 61, +C4<00000000000000000000000000110000>;
v0x56310979bfc0_0 .net "clk", 0 0, o0x7ff7e2694018;  alias, 0 drivers
v0x56310979c0b0_0 .net/s "din1", 47 0, L_0x5631097ad990;  1 drivers
v0x56310979c170_0 .net/s "din2", 47 0, L_0x5631097ada60;  1 drivers
v0x56310979c260_0 .net/s "dout", 48 0, v0x56310979c340_0;  1 drivers
v0x56310979c340_0 .var "dout_r", 48 0;
S_0x56310979c820 .scope module, "adder_tree_inst" "adder_tree" 4 40, 4 9 0, S_0x5631097799e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 98 "din"
    .port_info 2 /INPUT 1 "in_valid"
    .port_info 3 /OUTPUT 50 "dout"
    .port_info 4 /OUTPUT 1 "out_valid"
P_0x56310977ad80 .param/l "DATA_WIDTH" 0 4 10, +C4<000000000000000000000000000110001>;
P_0x56310977adc0 .param/l "PARALLEL" 0 4 11, +C4<000000000000000000000000000000010>;
L_0x5631097ade70 .functor BUFZ 1, v0x56310979d590_0, C4<0>, C4<0>, C4<0>;
v0x56310979d4d0_0 .net "clk", 0 0, o0x7ff7e2694018;  alias, 0 drivers
v0x56310979d590_0 .var "delay_valid", 0 0;
v0x56310979d670_0 .net "din", 97 0, L_0x5631097adb60;  alias, 1 drivers
v0x56310979d740_0 .net "dout", 49 0, L_0x5631097adc00;  alias, 1 drivers
o0x7ff7e26945e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x56310979d810_0 .net "in_valid", 0 0, o0x7ff7e26945e8;  0 drivers
v0x56310979d8b0_0 .net "out_valid", 0 0, L_0x5631097ade70;  1 drivers
L_0x5631097adc70 .part L_0x5631097adb60, 0, 49;
L_0x5631097adda0 .part L_0x5631097adb60, 49, 49;
S_0x56310979caf0 .scope generate, "genblk1" "genblk1" 4 20, 4 20 0, S_0x56310979c820;
 .timescale -9 -12;
S_0x56310979ccc0 .scope module, "sign_adder_inst" "signed_adder" 4 21, 4 60 0, S_0x56310979caf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 49 "din1"
    .port_info 2 /INPUT 49 "din2"
    .port_info 3 /OUTPUT 50 "dout"
P_0x56310979ceb0 .param/l "DATA_WIDTH" 0 4 61, +C4<000000000000000000000000000110001>;
L_0x5631097adc00 .functor BUFZ 50, v0x56310979d320_0, C4<00000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000>;
v0x56310979cfb0_0 .net "clk", 0 0, o0x7ff7e2694018;  alias, 0 drivers
v0x56310979d070_0 .net/s "din1", 48 0, L_0x5631097adc70;  1 drivers
v0x56310979d150_0 .net/s "din2", 48 0, L_0x5631097adda0;  1 drivers
v0x56310979d240_0 .net/s "dout", 49 0, L_0x5631097adc00;  alias, 1 drivers
v0x56310979d320_0 .var "dout_r", 49 0;
S_0x56310979e0e0 .scope generate, "percept_inst[0]" "percept_inst[0]" 3 61, 3 61 0, S_0x563109777660;
 .timescale -9 -12;
P_0x56310979e2f0 .param/l "i" 0 3 61, +C4<00>;
P_0x56310979e330 .param/l "temp" 1 3 62, +C4<00000000000000000000000000110000>;
P_0x56310979e370 .param/l "text" 1 3 63, C4<01110111001100010000000000000000000000000011000000101110011010000110010101111000>;
S_0x56310979e4d0 .scope module, "perceptron_inst" "perceptron" 3 75, 5 3 0, S_0x56310979e0e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "din"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 48 "acc_out"
    .port_info 5 /OUTPUT 1 "acc_valid"
P_0x56310979e6a0 .param/l "ACC_POINT" 0 5 14, +C4<00000000000000000000000000011110>;
P_0x56310979e6e0 .param/l "ACC_WIDTH" 0 5 13, +C4<00000000000000000000000000110000>;
P_0x56310979e720 .param/l "BIAS_POINT" 0 5 10, +C4<00000000000000000000000000001111>;
P_0x56310979e760 .param/l "BIAS_WIDTH" 0 5 9, +C4<00000000000000000000000000010000>;
P_0x56310979e7a0 .param/l "DIN_POINT" 0 5 5, +C4<00000000000000000000000000001111>;
P_0x56310979e7e0 .param/l "DIN_WIDTH" 0 5 4, +C4<00000000000000000000000000010000>;
P_0x56310979e820 .param/l "WEIGTH_FILE" 0 5 17, C4<01110111001100010000000000000000000000000011000000101110011010000110010101111000>;
P_0x56310979e860 .param/l "WEIGTH_NUMB" 0 5 8, +C4<00000000000000000000000001000000>;
P_0x56310979e8a0 .param/l "WEIGTH_POINT" 0 5 7, +C4<00000000000000000000000000001111>;
P_0x56310979e8e0 .param/l "WEIGTH_WIDTH" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x5631097ae370 .functor NOT 1, o0x7ff7e2694eb8, C4<0>, C4<0>, C4<0>;
L_0x5631097ae410 .functor AND 1, v0x5631097a1150_0, L_0x5631097ae370, C4<1>, C4<1>;
v0x5631097a0ab0_0 .net *"_s4", 0 0, L_0x5631097ae370;  1 drivers
v0x5631097a0bb0_0 .net/s "acc_out", 47 0, v0x56310979f420_0;  1 drivers
v0x5631097a0c70_0 .net "acc_valid", 0 0, v0x56310979fb00_0;  1 drivers
v0x5631097a0d70_0 .net "clk", 0 0, o0x7ff7e2694018;  alias, 0 drivers
v0x5631097a0f20_0 .net/s "din", 15 0, L_0x5631097ae530;  1 drivers
v0x5631097a1010_0 .var "din_r", 15 0;
v0x5631097a10b0_0 .net "din_valid", 0 0, o0x7ff7e2694e58;  alias, 0 drivers
v0x5631097a1150_0 .var "din_valid_r", 0 0;
v0x5631097a1210_0 .var "new_acc", 0 0;
v0x5631097a12e0_0 .net "rst", 0 0, o0x7ff7e2694eb8;  alias, 0 drivers
v0x5631097a1380_0 .var "w_addr_r", 0 0;
v0x5631097a1440_0 .net/s "weight", 15 0, v0x5631097a0910_0;  1 drivers
v0x5631097a1500_0 .var "weigth_addr", 6 0;
L_0x5631097ae140 .part v0x5631097a1500_0, 0, 6;
S_0x56310979ee70 .scope module, "macc_inst" "dsp48_macc" 5 70, 6 8 0, S_0x56310979e4d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "new_acc"
    .port_info 2 /INPUT 16 "din1"
    .port_info 3 /INPUT 16 "din2"
    .port_info 4 /INPUT 1 "din_valid"
    .port_info 5 /OUTPUT 48 "dout"
    .port_info 6 /OUTPUT 1 "dout_valid"
P_0x56310979f060 .param/l "DIN1_WIDTH" 0 6 9, +C4<00000000000000000000000000010000>;
P_0x56310979f0a0 .param/l "DIN2_WIDTH" 0 6 10, +C4<00000000000000000000000000010000>;
P_0x56310979f0e0 .param/l "DOUT_WIDTH" 0 6 11, +C4<00000000000000000000000000110000>;
P_0x56310979f120 .param/l "MULT_WIDTH" 0 6 35, +C4<000000000000000000000000000100000>;
v0x56310979f420_0 .var/s "acc", 47 0;
v0x56310979f520_0 .net "clk", 0 0, o0x7ff7e2694018;  alias, 0 drivers
v0x56310979f5e0_0 .net/s "din1", 15 0, v0x5631097a1010_0;  1 drivers
v0x56310979f6b0_0 .net/s "din2", 15 0, v0x5631097a0910_0;  alias, 1 drivers
v0x56310979f790_0 .net "din_valid", 0 0, L_0x5631097ae410;  1 drivers
v0x56310979f8a0_0 .var "din_valid_r", 0 0;
v0x56310979f960_0 .net/s "dout", 47 0, v0x56310979f420_0;  alias, 1 drivers
v0x56310979fa40_0 .net "dout_valid", 0 0, v0x56310979fb00_0;  alias, 1 drivers
v0x56310979fb00_0 .var "dout_valid_r", 0 0;
v0x56310979fbc0_0 .var/s "mult", 31 0;
v0x56310979fca0_0 .var "mult_valid", 0 0;
v0x56310979fd60_0 .net "new_acc", 0 0, v0x5631097a1210_0;  1 drivers
v0x56310979fe20_0 .var "new_acc_r", 0 0;
v0x56310979fee0_0 .var "new_acc_rr", 0 0;
v0x56310979ffa0_0 .var/s "pre_mult1", 15 0;
v0x5631097a0080_0 .var/s "pre_mult2", 15 0;
S_0x5631097a0240 .scope module, "rom_weigth" "rom" 5 46, 7 6 0, S_0x56310979e4d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "ren"
    .port_info 2 /INPUT 6 "radd"
    .port_info 3 /OUTPUT 16 "wout"
P_0x5631097a03e0 .param/l "DATA_WIDTH" 0 7 8, +C4<00000000000000000000000000010000>;
P_0x5631097a0420 .param/l "INIT_VALS" 0 7 9, C4<01110111001100010000000000000000000000000011000000101110011010000110010101111000>;
P_0x5631097a0460 .param/l "N_ADDR" 0 7 7, +C4<00000000000000000000000001000000>;
v0x5631097a0600_0 .net "clk", 0 0, o0x7ff7e2694018;  alias, 0 drivers
v0x5631097a06a0 .array "mem", 0 63, 15 0;
v0x5631097a0760_0 .net "radd", 5 0, L_0x5631097ae140;  1 drivers
L_0x7ff7e264b018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5631097a0850_0 .net "ren", 0 0, L_0x7ff7e264b018;  1 drivers
v0x5631097a0910_0 .var "wout", 15 0;
S_0x5631097a16a0 .scope generate, "percept_inst[1]" "percept_inst[1]" 3 61, 3 61 0, S_0x563109777660;
 .timescale -9 -12;
P_0x5631097a1890 .param/l "i" 0 3 61, +C4<01>;
P_0x5631097a18d0 .param/l "temp" 1 3 62, +C4<00000000000000000000000000110001>;
P_0x5631097a1910 .param/l "text" 1 3 63, C4<01110111001100010000000000000000000000000011000100101110011010000110010101111000>;
S_0x5631097a1aa0 .scope module, "perceptron_inst" "perceptron" 3 75, 5 3 0, S_0x5631097a16a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "din"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 48 "acc_out"
    .port_info 5 /OUTPUT 1 "acc_valid"
P_0x5631097a1c70 .param/l "ACC_POINT" 0 5 14, +C4<00000000000000000000000000011110>;
P_0x5631097a1cb0 .param/l "ACC_WIDTH" 0 5 13, +C4<00000000000000000000000000110000>;
P_0x5631097a1cf0 .param/l "BIAS_POINT" 0 5 10, +C4<00000000000000000000000000001111>;
P_0x5631097a1d30 .param/l "BIAS_WIDTH" 0 5 9, +C4<00000000000000000000000000010000>;
P_0x5631097a1d70 .param/l "DIN_POINT" 0 5 5, +C4<00000000000000000000000000001111>;
P_0x5631097a1db0 .param/l "DIN_WIDTH" 0 5 4, +C4<00000000000000000000000000010000>;
P_0x5631097a1df0 .param/l "WEIGTH_FILE" 0 5 17, C4<01110111001100010000000000000000000000000011000100101110011010000110010101111000>;
P_0x5631097a1e30 .param/l "WEIGTH_NUMB" 0 5 8, +C4<00000000000000000000000001000000>;
P_0x5631097a1e70 .param/l "WEIGTH_POINT" 0 5 7, +C4<00000000000000000000000000001111>;
P_0x5631097a1eb0 .param/l "WEIGTH_WIDTH" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x5631097ae8a0 .functor NOT 1, o0x7ff7e2694eb8, C4<0>, C4<0>, C4<0>;
L_0x5631097ae940 .functor AND 1, v0x5631097a4740_0, L_0x5631097ae8a0, C4<1>, C4<1>;
v0x5631097a4180_0 .net *"_s4", 0 0, L_0x5631097ae8a0;  1 drivers
v0x5631097a4280_0 .net/s "acc_out", 47 0, v0x5631097a2a20_0;  1 drivers
v0x5631097a4340_0 .net "acc_valid", 0 0, v0x5631097a3100_0;  1 drivers
v0x5631097a4440_0 .net "clk", 0 0, o0x7ff7e2694018;  alias, 0 drivers
v0x5631097a44e0_0 .net/s "din", 15 0, L_0x5631097aea60;  1 drivers
v0x5631097a45d0_0 .var "din_r", 15 0;
v0x5631097a4670_0 .net "din_valid", 0 0, o0x7ff7e2694e58;  alias, 0 drivers
v0x5631097a4740_0 .var "din_valid_r", 0 0;
v0x5631097a47e0_0 .var "new_acc", 0 0;
v0x5631097a48b0_0 .net "rst", 0 0, o0x7ff7e2694eb8;  alias, 0 drivers
v0x5631097a4980_0 .var "w_addr_r", 0 0;
v0x5631097a4a20_0 .net/s "weight", 15 0, v0x5631097a3fe0_0;  1 drivers
v0x5631097a4ac0_0 .var "weigth_addr", 6 0;
L_0x5631097ae620 .part v0x5631097a4ac0_0, 0, 6;
S_0x5631097a2470 .scope module, "macc_inst" "dsp48_macc" 5 70, 6 8 0, S_0x5631097a1aa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "new_acc"
    .port_info 2 /INPUT 16 "din1"
    .port_info 3 /INPUT 16 "din2"
    .port_info 4 /INPUT 1 "din_valid"
    .port_info 5 /OUTPUT 48 "dout"
    .port_info 6 /OUTPUT 1 "dout_valid"
P_0x5631097a2660 .param/l "DIN1_WIDTH" 0 6 9, +C4<00000000000000000000000000010000>;
P_0x5631097a26a0 .param/l "DIN2_WIDTH" 0 6 10, +C4<00000000000000000000000000010000>;
P_0x5631097a26e0 .param/l "DOUT_WIDTH" 0 6 11, +C4<00000000000000000000000000110000>;
P_0x5631097a2720 .param/l "MULT_WIDTH" 0 6 35, +C4<000000000000000000000000000100000>;
v0x5631097a2a20_0 .var/s "acc", 47 0;
v0x5631097a2b20_0 .net "clk", 0 0, o0x7ff7e2694018;  alias, 0 drivers
v0x5631097a2be0_0 .net/s "din1", 15 0, v0x5631097a45d0_0;  1 drivers
v0x5631097a2cb0_0 .net/s "din2", 15 0, v0x5631097a3fe0_0;  alias, 1 drivers
v0x5631097a2d90_0 .net "din_valid", 0 0, L_0x5631097ae940;  1 drivers
v0x5631097a2ea0_0 .var "din_valid_r", 0 0;
v0x5631097a2f60_0 .net/s "dout", 47 0, v0x5631097a2a20_0;  alias, 1 drivers
v0x5631097a3040_0 .net "dout_valid", 0 0, v0x5631097a3100_0;  alias, 1 drivers
v0x5631097a3100_0 .var "dout_valid_r", 0 0;
v0x5631097a31c0_0 .var/s "mult", 31 0;
v0x5631097a32a0_0 .var "mult_valid", 0 0;
v0x5631097a3360_0 .net "new_acc", 0 0, v0x5631097a47e0_0;  1 drivers
v0x5631097a3420_0 .var "new_acc_r", 0 0;
v0x5631097a34e0_0 .var "new_acc_rr", 0 0;
v0x5631097a35a0_0 .var/s "pre_mult1", 15 0;
v0x5631097a3680_0 .var/s "pre_mult2", 15 0;
S_0x5631097a3880 .scope module, "rom_weigth" "rom" 5 46, 7 6 0, S_0x5631097a1aa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "ren"
    .port_info 2 /INPUT 6 "radd"
    .port_info 3 /OUTPUT 16 "wout"
P_0x5631097a3a20 .param/l "DATA_WIDTH" 0 7 8, +C4<00000000000000000000000000010000>;
P_0x5631097a3a60 .param/l "INIT_VALS" 0 7 9, C4<01110111001100010000000000000000000000000011000100101110011010000110010101111000>;
P_0x5631097a3aa0 .param/l "N_ADDR" 0 7 7, +C4<00000000000000000000000001000000>;
v0x5631097a3cd0_0 .net "clk", 0 0, o0x7ff7e2694018;  alias, 0 drivers
v0x5631097a3d70 .array "mem", 0 63, 15 0;
v0x5631097a3e30_0 .net "radd", 5 0, L_0x5631097ae620;  1 drivers
L_0x7ff7e264b060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5631097a3f20_0 .net "ren", 0 0, L_0x7ff7e264b060;  1 drivers
v0x5631097a3fe0_0 .var "wout", 15 0;
S_0x5631097a4c40 .scope generate, "percept_inst[2]" "percept_inst[2]" 3 61, 3 61 0, S_0x563109777660;
 .timescale -9 -12;
P_0x5631097a4e30 .param/l "i" 0 3 61, +C4<010>;
P_0x5631097a4e70 .param/l "temp" 1 3 62, +C4<00000000000000000000000000110010>;
P_0x5631097a4eb0 .param/l "text" 1 3 63, C4<01110111001100010000000000000000000000000011001000101110011010000110010101111000>;
S_0x5631097a50c0 .scope module, "perceptron_inst" "perceptron" 3 75, 5 3 0, S_0x5631097a4c40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "din"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 48 "acc_out"
    .port_info 5 /OUTPUT 1 "acc_valid"
P_0x5631097a5290 .param/l "ACC_POINT" 0 5 14, +C4<00000000000000000000000000011110>;
P_0x5631097a52d0 .param/l "ACC_WIDTH" 0 5 13, +C4<00000000000000000000000000110000>;
P_0x5631097a5310 .param/l "BIAS_POINT" 0 5 10, +C4<00000000000000000000000000001111>;
P_0x5631097a5350 .param/l "BIAS_WIDTH" 0 5 9, +C4<00000000000000000000000000010000>;
P_0x5631097a5390 .param/l "DIN_POINT" 0 5 5, +C4<00000000000000000000000000001111>;
P_0x5631097a53d0 .param/l "DIN_WIDTH" 0 5 4, +C4<00000000000000000000000000010000>;
P_0x5631097a5410 .param/l "WEIGTH_FILE" 0 5 17, C4<01110111001100010000000000000000000000000011001000101110011010000110010101111000>;
P_0x5631097a5450 .param/l "WEIGTH_NUMB" 0 5 8, +C4<00000000000000000000000001000000>;
P_0x5631097a5490 .param/l "WEIGTH_POINT" 0 5 7, +C4<00000000000000000000000000001111>;
P_0x5631097a54d0 .param/l "WEIGTH_WIDTH" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x5631097aede0 .functor NOT 1, o0x7ff7e2694eb8, C4<0>, C4<0>, C4<0>;
L_0x5631097aee80 .functor AND 1, v0x5631097a7e80_0, L_0x5631097aede0, C4<1>, C4<1>;
v0x5631097a78a0_0 .net *"_s4", 0 0, L_0x5631097aede0;  1 drivers
v0x5631097a79a0_0 .net/s "acc_out", 47 0, v0x5631097a60e0_0;  1 drivers
v0x5631097a7a60_0 .net "acc_valid", 0 0, v0x5631097a67c0_0;  1 drivers
v0x5631097a7b60_0 .net "clk", 0 0, o0x7ff7e2694018;  alias, 0 drivers
v0x5631097a7c00_0 .net/s "din", 15 0, L_0x5631097aefa0;  1 drivers
v0x5631097a7cf0_0 .var "din_r", 15 0;
v0x5631097a7d90_0 .net "din_valid", 0 0, o0x7ff7e2694e58;  alias, 0 drivers
v0x5631097a7e80_0 .var "din_valid_r", 0 0;
v0x5631097a7f20_0 .var "new_acc", 0 0;
v0x5631097a7fc0_0 .net "rst", 0 0, o0x7ff7e2694eb8;  alias, 0 drivers
v0x5631097a8060_0 .var "w_addr_r", 0 0;
v0x5631097a8100_0 .net/s "weight", 15 0, v0x5631097a7700_0;  1 drivers
v0x5631097a8210_0 .var "weigth_addr", 6 0;
L_0x5631097aeb60 .part v0x5631097a8210_0, 0, 6;
S_0x5631097a5af0 .scope module, "macc_inst" "dsp48_macc" 5 70, 6 8 0, S_0x5631097a50c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "new_acc"
    .port_info 2 /INPUT 16 "din1"
    .port_info 3 /INPUT 16 "din2"
    .port_info 4 /INPUT 1 "din_valid"
    .port_info 5 /OUTPUT 48 "dout"
    .port_info 6 /OUTPUT 1 "dout_valid"
P_0x5631097a5ce0 .param/l "DIN1_WIDTH" 0 6 9, +C4<00000000000000000000000000010000>;
P_0x5631097a5d20 .param/l "DIN2_WIDTH" 0 6 10, +C4<00000000000000000000000000010000>;
P_0x5631097a5d60 .param/l "DOUT_WIDTH" 0 6 11, +C4<00000000000000000000000000110000>;
P_0x5631097a5da0 .param/l "MULT_WIDTH" 0 6 35, +C4<000000000000000000000000000100000>;
v0x5631097a60e0_0 .var/s "acc", 47 0;
v0x5631097a61e0_0 .net "clk", 0 0, o0x7ff7e2694018;  alias, 0 drivers
v0x5631097a62a0_0 .net/s "din1", 15 0, v0x5631097a7cf0_0;  1 drivers
v0x5631097a6370_0 .net/s "din2", 15 0, v0x5631097a7700_0;  alias, 1 drivers
v0x5631097a6450_0 .net "din_valid", 0 0, L_0x5631097aee80;  1 drivers
v0x5631097a6560_0 .var "din_valid_r", 0 0;
v0x5631097a6620_0 .net/s "dout", 47 0, v0x5631097a60e0_0;  alias, 1 drivers
v0x5631097a6700_0 .net "dout_valid", 0 0, v0x5631097a67c0_0;  alias, 1 drivers
v0x5631097a67c0_0 .var "dout_valid_r", 0 0;
v0x5631097a6880_0 .var/s "mult", 31 0;
v0x5631097a6960_0 .var "mult_valid", 0 0;
v0x5631097a6a20_0 .net "new_acc", 0 0, v0x5631097a7f20_0;  1 drivers
v0x5631097a6ae0_0 .var "new_acc_r", 0 0;
v0x5631097a6ba0_0 .var "new_acc_rr", 0 0;
v0x5631097a6c60_0 .var/s "pre_mult1", 15 0;
v0x5631097a6d40_0 .var/s "pre_mult2", 15 0;
S_0x5631097a6f40 .scope module, "rom_weigth" "rom" 5 46, 7 6 0, S_0x5631097a50c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "ren"
    .port_info 2 /INPUT 6 "radd"
    .port_info 3 /OUTPUT 16 "wout"
P_0x5631097a70e0 .param/l "DATA_WIDTH" 0 7 8, +C4<00000000000000000000000000010000>;
P_0x5631097a7120 .param/l "INIT_VALS" 0 7 9, C4<01110111001100010000000000000000000000000011001000101110011010000110010101111000>;
P_0x5631097a7160 .param/l "N_ADDR" 0 7 7, +C4<00000000000000000000000001000000>;
v0x5631097a73f0_0 .net "clk", 0 0, o0x7ff7e2694018;  alias, 0 drivers
v0x5631097a7490 .array "mem", 0 63, 15 0;
v0x5631097a7550_0 .net "radd", 5 0, L_0x5631097aeb60;  1 drivers
L_0x7ff7e264b0a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5631097a7640_0 .net "ren", 0 0, L_0x7ff7e264b0a8;  1 drivers
v0x5631097a7700_0 .var "wout", 15 0;
S_0x5631097a83b0 .scope generate, "percept_inst[3]" "percept_inst[3]" 3 61, 3 61 0, S_0x563109777660;
 .timescale -9 -12;
P_0x5631097a85f0 .param/l "i" 0 3 61, +C4<011>;
P_0x5631097a8630 .param/l "temp" 1 3 62, +C4<00000000000000000000000000110011>;
P_0x5631097a8670 .param/l "text" 1 3 63, C4<01110111001100010000000000000000000000000011001100101110011010000110010101111000>;
S_0x5631097a88e0 .scope module, "perceptron_inst" "perceptron" 3 75, 5 3 0, S_0x5631097a83b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 16 "din"
    .port_info 3 /INPUT 1 "din_valid"
    .port_info 4 /OUTPUT 48 "acc_out"
    .port_info 5 /OUTPUT 1 "acc_valid"
P_0x5631097a8ab0 .param/l "ACC_POINT" 0 5 14, +C4<00000000000000000000000000011110>;
P_0x5631097a8af0 .param/l "ACC_WIDTH" 0 5 13, +C4<00000000000000000000000000110000>;
P_0x5631097a8b30 .param/l "BIAS_POINT" 0 5 10, +C4<00000000000000000000000000001111>;
P_0x5631097a8b70 .param/l "BIAS_WIDTH" 0 5 9, +C4<00000000000000000000000000010000>;
P_0x5631097a8bb0 .param/l "DIN_POINT" 0 5 5, +C4<00000000000000000000000000001111>;
P_0x5631097a8bf0 .param/l "DIN_WIDTH" 0 5 4, +C4<00000000000000000000000000010000>;
P_0x5631097a8c30 .param/l "WEIGTH_FILE" 0 5 17, C4<01110111001100010000000000000000000000000011001100101110011010000110010101111000>;
P_0x5631097a8c70 .param/l "WEIGTH_NUMB" 0 5 8, +C4<00000000000000000000000001000000>;
P_0x5631097a8cb0 .param/l "WEIGTH_POINT" 0 5 7, +C4<00000000000000000000000000001111>;
P_0x5631097a8cf0 .param/l "WEIGTH_WIDTH" 0 5 6, +C4<00000000000000000000000000010000>;
L_0x5631097af2a0 .functor NOT 1, o0x7ff7e2694eb8, C4<0>, C4<0>, C4<0>;
L_0x5631097af340 .functor AND 1, v0x5631097ab5f0_0, L_0x5631097af2a0, C4<1>, C4<1>;
v0x5631097ab060_0 .net *"_s4", 0 0, L_0x5631097af2a0;  1 drivers
v0x5631097ab160_0 .net/s "acc_out", 47 0, v0x5631097a98a0_0;  1 drivers
v0x5631097ab220_0 .net "acc_valid", 0 0, v0x5631097a9f80_0;  1 drivers
v0x5631097ab320_0 .net "clk", 0 0, o0x7ff7e2694018;  alias, 0 drivers
v0x5631097ab3c0_0 .net/s "din", 15 0, L_0x5631097af460;  1 drivers
v0x5631097ab4b0_0 .var "din_r", 15 0;
v0x5631097ab550_0 .net "din_valid", 0 0, o0x7ff7e2694e58;  alias, 0 drivers
v0x5631097ab5f0_0 .var "din_valid_r", 0 0;
v0x5631097ab690_0 .var "new_acc", 0 0;
v0x5631097ab760_0 .net "rst", 0 0, o0x7ff7e2694eb8;  alias, 0 drivers
v0x5631097ab800_0 .var "w_addr_r", 0 0;
v0x5631097ab8a0_0 .net/s "weight", 15 0, v0x5631097aaec0_0;  1 drivers
v0x5631097ab960_0 .var "weigth_addr", 6 0;
L_0x5631097af070 .part v0x5631097ab960_0, 0, 6;
S_0x5631097a92b0 .scope module, "macc_inst" "dsp48_macc" 5 70, 6 8 0, S_0x5631097a88e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "new_acc"
    .port_info 2 /INPUT 16 "din1"
    .port_info 3 /INPUT 16 "din2"
    .port_info 4 /INPUT 1 "din_valid"
    .port_info 5 /OUTPUT 48 "dout"
    .port_info 6 /OUTPUT 1 "dout_valid"
P_0x5631097a94a0 .param/l "DIN1_WIDTH" 0 6 9, +C4<00000000000000000000000000010000>;
P_0x5631097a94e0 .param/l "DIN2_WIDTH" 0 6 10, +C4<00000000000000000000000000010000>;
P_0x5631097a9520 .param/l "DOUT_WIDTH" 0 6 11, +C4<00000000000000000000000000110000>;
P_0x5631097a9560 .param/l "MULT_WIDTH" 0 6 35, +C4<000000000000000000000000000100000>;
v0x5631097a98a0_0 .var/s "acc", 47 0;
v0x5631097a99a0_0 .net "clk", 0 0, o0x7ff7e2694018;  alias, 0 drivers
v0x5631097a9a60_0 .net/s "din1", 15 0, v0x5631097ab4b0_0;  1 drivers
v0x5631097a9b30_0 .net/s "din2", 15 0, v0x5631097aaec0_0;  alias, 1 drivers
v0x5631097a9c10_0 .net "din_valid", 0 0, L_0x5631097af340;  1 drivers
v0x5631097a9d20_0 .var "din_valid_r", 0 0;
v0x5631097a9de0_0 .net/s "dout", 47 0, v0x5631097a98a0_0;  alias, 1 drivers
v0x5631097a9ec0_0 .net "dout_valid", 0 0, v0x5631097a9f80_0;  alias, 1 drivers
v0x5631097a9f80_0 .var "dout_valid_r", 0 0;
v0x5631097aa040_0 .var/s "mult", 31 0;
v0x5631097aa120_0 .var "mult_valid", 0 0;
v0x5631097aa1e0_0 .net "new_acc", 0 0, v0x5631097ab690_0;  1 drivers
v0x5631097aa2a0_0 .var "new_acc_r", 0 0;
v0x5631097aa360_0 .var "new_acc_rr", 0 0;
v0x5631097aa420_0 .var/s "pre_mult1", 15 0;
v0x5631097aa500_0 .var/s "pre_mult2", 15 0;
S_0x5631097aa700 .scope module, "rom_weigth" "rom" 5 46, 7 6 0, S_0x5631097a88e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "ren"
    .port_info 2 /INPUT 6 "radd"
    .port_info 3 /OUTPUT 16 "wout"
P_0x5631097aa8a0 .param/l "DATA_WIDTH" 0 7 8, +C4<00000000000000000000000000010000>;
P_0x5631097aa8e0 .param/l "INIT_VALS" 0 7 9, C4<01110111001100010000000000000000000000000011001100101110011010000110010101111000>;
P_0x5631097aa920 .param/l "N_ADDR" 0 7 7, +C4<00000000000000000000000001000000>;
v0x5631097aabb0_0 .net "clk", 0 0, o0x7ff7e2694018;  alias, 0 drivers
v0x5631097aac50 .array "mem", 0 63, 15 0;
v0x5631097aad10_0 .net "radd", 5 0, L_0x5631097af070;  1 drivers
L_0x7ff7e264b0f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5631097aae00_0 .net "ren", 0 0, L_0x7ff7e264b0f0;  1 drivers
v0x5631097aaec0_0 .var "wout", 15 0;
S_0x5631097748a0 .scope module, "signed_cast" "signed_cast" 8 20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "din"
    .port_info 2 /INPUT 1 "din_valid"
    .port_info 3 /OUTPUT 16 "dout"
    .port_info 4 /OUTPUT 1 "dout_valid"
P_0x563109781b00 .param/l "DIN_INT" 1 8 32, +C4<000000000000000000000000000000100>;
P_0x563109781b40 .param/l "DIN_POINT" 0 8 22, +C4<00000000000000000000000000000100>;
P_0x563109781b80 .param/l "DIN_WIDTH" 0 8 21, +C4<00000000000000000000000000001000>;
P_0x563109781bc0 .param/l "DOUT_INT" 1 8 33, +C4<000000000000000000000000000000101>;
P_0x563109781c00 .param/l "DOUT_POINT" 0 8 24, +C4<00000000000000000000000000001011>;
P_0x563109781c40 .param/l "DOUT_WIDTH" 0 8 23, +C4<00000000000000000000000000010000>;
L_0x5631097af820 .functor BUFZ 1, v0x5631097ad470_0, C4<0>, C4<0>, C4<0>;
o0x7ff7e26968f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5631097acd70_0 .net "clk", 0 0, o0x7ff7e26968f8;  0 drivers
v0x5631097ace30_0 .var "debug", 2 0;
o0x7ff7e2696958 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5631097acf10_0 .net "din", 7 0, o0x7ff7e2696958;  0 drivers
o0x7ff7e2696988 .functor BUFZ 1, C4<z>; HiZ drive
v0x5631097ad000_0 .net "din_valid", 0 0, o0x7ff7e2696988;  0 drivers
v0x5631097ad0c0_0 .net "dout", 15 0, L_0x5631097af720;  1 drivers
v0x5631097ad1f0_0 .var "dout_frac", 10 0;
v0x5631097ad2d0_0 .var "dout_int", 4 0;
v0x5631097ad3b0_0 .net "dout_valid", 0 0, L_0x5631097af820;  1 drivers
v0x5631097ad470_0 .var "valid_out", 0 0;
L_0x5631097af720 .concat [ 11 5 0 0], v0x5631097ad1f0_0, v0x5631097ad2d0_0;
S_0x5631097ac870 .scope generate, "genblk4" "genblk4" 8 49, 8 49 0, S_0x5631097748a0;
 .timescale -9 -12;
E_0x563109727160 .event posedge, v0x5631097acd70_0;
S_0x5631097aca50 .scope generate, "genblk6" "genblk6" 8 82, 8 82 0, S_0x5631097748a0;
 .timescale -9 -12;
P_0x5631097acc40 .param/l "FRAC_FILL" 1 8 90, +C4<000000000000000000000000000000111>;
    .scope S_0x5631097796b0;
T_0 ;
    %pushi/vec4 0, 0, 49;
    %store/vec4 v0x56310977fee0_0, 0, 49;
    %end;
    .thread T_0;
    .scope S_0x5631097796b0;
T_1 ;
    %wait E_0x563109727e00;
    %load/vec4 v0x56310977fbc0_0;
    %pad/s 49;
    %load/vec4 v0x56310977fc60_0;
    %pad/s 49;
    %add;
    %assign/vec4 v0x56310977fee0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x56310979bcf0;
T_2 ;
    %pushi/vec4 0, 0, 49;
    %store/vec4 v0x56310979c340_0, 0, 49;
    %end;
    .thread T_2;
    .scope S_0x56310979bcf0;
T_3 ;
    %wait E_0x563109727e00;
    %load/vec4 v0x56310979c0b0_0;
    %pad/s 49;
    %load/vec4 v0x56310979c170_0;
    %pad/s 49;
    %add;
    %assign/vec4 v0x56310979c340_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x56310979ccc0;
T_4 ;
    %pushi/vec4 0, 0, 50;
    %store/vec4 v0x56310979d320_0, 0, 50;
    %end;
    .thread T_4;
    .scope S_0x56310979ccc0;
T_5 ;
    %wait E_0x563109727e00;
    %load/vec4 v0x56310979d070_0;
    %pad/s 50;
    %load/vec4 v0x56310979d150_0;
    %pad/s 50;
    %add;
    %assign/vec4 v0x56310979d320_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x56310979c820;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56310979d590_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_0x56310979c820;
T_7 ;
    %wait E_0x563109727e00;
    %load/vec4 v0x56310979d590_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x56310979d810_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 1;
    %assign/vec4 v0x56310979d590_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x563109770ce0;
T_8 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56310979dc00_0, 0, 2;
    %end;
    .thread T_8;
    .scope S_0x563109770ce0;
T_9 ;
    %wait E_0x563109727e00;
    %load/vec4 v0x56310979dc00_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0x56310979de70_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 2;
    %assign/vec4 v0x56310979dc00_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5631097a0240;
T_10 ;
    %vpi_call 7 18 "$readmemh", P_0x5631097a0420, v0x5631097a06a0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x5631097a0240;
T_11 ;
    %wait E_0x563109727e00;
    %load/vec4 v0x5631097a0850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x5631097a0760_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x5631097a06a0, 4;
    %assign/vec4 v0x5631097a0910_0, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x56310979ee70;
T_12 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x56310979ffa0_0, 0, 16;
    %end;
    .thread T_12;
    .scope S_0x56310979ee70;
T_13 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5631097a0080_0, 0, 16;
    %end;
    .thread T_13;
    .scope S_0x56310979ee70;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56310979f8a0_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0x56310979ee70;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56310979fe20_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_0x56310979ee70;
T_16 ;
    %wait E_0x563109727e00;
    %load/vec4 v0x56310979f790_0;
    %assign/vec4 v0x56310979f8a0_0, 0;
    %load/vec4 v0x56310979f5e0_0;
    %assign/vec4 v0x56310979ffa0_0, 0;
    %load/vec4 v0x56310979f6b0_0;
    %assign/vec4 v0x5631097a0080_0, 0;
    %load/vec4 v0x56310979fd60_0;
    %assign/vec4 v0x56310979fe20_0, 0;
    %jmp T_16;
    .thread T_16;
    .scope S_0x56310979ee70;
T_17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56310979fbc0_0, 0, 32;
    %end;
    .thread T_17;
    .scope S_0x56310979ee70;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56310979fca0_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0x56310979ee70;
T_19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56310979fee0_0, 0, 1;
    %end;
    .thread T_19;
    .scope S_0x56310979ee70;
T_20 ;
    %wait E_0x563109727e00;
    %load/vec4 v0x56310979ffa0_0;
    %pad/s 32;
    %load/vec4 v0x5631097a0080_0;
    %pad/s 32;
    %mul;
    %assign/vec4 v0x56310979fbc0_0, 0;
    %load/vec4 v0x56310979f8a0_0;
    %assign/vec4 v0x56310979fca0_0, 0;
    %load/vec4 v0x56310979fe20_0;
    %assign/vec4 v0x56310979fee0_0, 0;
    %jmp T_20;
    .thread T_20;
    .scope S_0x56310979ee70;
T_21 ;
    %pushi/vec4 0, 0, 48;
    %store/vec4 v0x56310979f420_0, 0, 48;
    %end;
    .thread T_21;
    .scope S_0x56310979ee70;
T_22 ;
    %wait E_0x563109727e00;
    %load/vec4 v0x56310979fca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x56310979fee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x56310979fbc0_0;
    %pad/s 48;
    %assign/vec4 v0x56310979f420_0, 0;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v0x56310979f420_0;
    %load/vec4 v0x56310979fbc0_0;
    %pad/s 48;
    %add;
    %assign/vec4 v0x56310979f420_0, 0;
T_22.3 ;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x56310979ee70;
T_23 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56310979fb00_0, 0, 1;
    %end;
    .thread T_23;
    .scope S_0x56310979ee70;
T_24 ;
    %wait E_0x563109727e00;
    %load/vec4 v0x56310979fe20_0;
    %load/vec4 v0x56310979f8a0_0;
    %and;
    %assign/vec4 v0x56310979fb00_0, 0;
    %jmp T_24;
    .thread T_24;
    .scope S_0x56310979e4d0;
T_25 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x5631097a1500_0, 0, 7;
    %end;
    .thread T_25;
    .scope S_0x56310979e4d0;
T_26 ;
    %wait E_0x563109727e00;
    %load/vec4 v0x5631097a12e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5631097a1500_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x5631097a10b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x5631097a1500_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x5631097a1500_0, 0;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x56310979e4d0;
T_27 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5631097a1010_0, 0, 16;
    %end;
    .thread T_27;
    .scope S_0x56310979e4d0;
T_28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5631097a1150_0, 0, 1;
    %end;
    .thread T_28;
    .scope S_0x56310979e4d0;
T_29 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5631097a1210_0, 0, 1;
    %end;
    .thread T_29;
    .scope S_0x56310979e4d0;
T_30 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5631097a1380_0, 0, 1;
    %end;
    .thread T_30;
    .scope S_0x56310979e4d0;
T_31 ;
    %wait E_0x563109727e00;
    %load/vec4 v0x5631097a0f20_0;
    %assign/vec4 v0x5631097a1010_0, 0;
    %load/vec4 v0x5631097a10b0_0;
    %assign/vec4 v0x5631097a1150_0, 0;
    %load/vec4 v0x5631097a1500_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v0x5631097a1380_0, 0;
    %load/vec4 v0x5631097a1380_0;
    %load/vec4 v0x5631097a1500_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v0x5631097a12e0_0;
    %or;
    %assign/vec4 v0x5631097a1210_0, 0;
    %jmp T_31;
    .thread T_31;
    .scope S_0x5631097a3880;
T_32 ;
    %vpi_call 7 18 "$readmemh", P_0x5631097a3a60, v0x5631097a3d70 {0 0 0};
    %end;
    .thread T_32;
    .scope S_0x5631097a3880;
T_33 ;
    %wait E_0x563109727e00;
    %load/vec4 v0x5631097a3f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/vec4 v0x5631097a3e30_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x5631097a3d70, 4;
    %assign/vec4 v0x5631097a3fe0_0, 0;
T_33.0 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x5631097a2470;
T_34 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5631097a35a0_0, 0, 16;
    %end;
    .thread T_34;
    .scope S_0x5631097a2470;
T_35 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5631097a3680_0, 0, 16;
    %end;
    .thread T_35;
    .scope S_0x5631097a2470;
T_36 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5631097a2ea0_0, 0, 1;
    %end;
    .thread T_36;
    .scope S_0x5631097a2470;
T_37 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5631097a3420_0, 0, 1;
    %end;
    .thread T_37;
    .scope S_0x5631097a2470;
T_38 ;
    %wait E_0x563109727e00;
    %load/vec4 v0x5631097a2d90_0;
    %assign/vec4 v0x5631097a2ea0_0, 0;
    %load/vec4 v0x5631097a2be0_0;
    %assign/vec4 v0x5631097a35a0_0, 0;
    %load/vec4 v0x5631097a2cb0_0;
    %assign/vec4 v0x5631097a3680_0, 0;
    %load/vec4 v0x5631097a3360_0;
    %assign/vec4 v0x5631097a3420_0, 0;
    %jmp T_38;
    .thread T_38;
    .scope S_0x5631097a2470;
T_39 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5631097a31c0_0, 0, 32;
    %end;
    .thread T_39;
    .scope S_0x5631097a2470;
T_40 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5631097a32a0_0, 0, 1;
    %end;
    .thread T_40;
    .scope S_0x5631097a2470;
T_41 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5631097a34e0_0, 0, 1;
    %end;
    .thread T_41;
    .scope S_0x5631097a2470;
T_42 ;
    %wait E_0x563109727e00;
    %load/vec4 v0x5631097a35a0_0;
    %pad/s 32;
    %load/vec4 v0x5631097a3680_0;
    %pad/s 32;
    %mul;
    %assign/vec4 v0x5631097a31c0_0, 0;
    %load/vec4 v0x5631097a2ea0_0;
    %assign/vec4 v0x5631097a32a0_0, 0;
    %load/vec4 v0x5631097a3420_0;
    %assign/vec4 v0x5631097a34e0_0, 0;
    %jmp T_42;
    .thread T_42;
    .scope S_0x5631097a2470;
T_43 ;
    %pushi/vec4 0, 0, 48;
    %store/vec4 v0x5631097a2a20_0, 0, 48;
    %end;
    .thread T_43;
    .scope S_0x5631097a2470;
T_44 ;
    %wait E_0x563109727e00;
    %load/vec4 v0x5631097a32a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %load/vec4 v0x5631097a34e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.2, 8;
    %load/vec4 v0x5631097a31c0_0;
    %pad/s 48;
    %assign/vec4 v0x5631097a2a20_0, 0;
    %jmp T_44.3;
T_44.2 ;
    %load/vec4 v0x5631097a2a20_0;
    %load/vec4 v0x5631097a31c0_0;
    %pad/s 48;
    %add;
    %assign/vec4 v0x5631097a2a20_0, 0;
T_44.3 ;
T_44.0 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x5631097a2470;
T_45 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5631097a3100_0, 0, 1;
    %end;
    .thread T_45;
    .scope S_0x5631097a2470;
T_46 ;
    %wait E_0x563109727e00;
    %load/vec4 v0x5631097a3420_0;
    %load/vec4 v0x5631097a2ea0_0;
    %and;
    %assign/vec4 v0x5631097a3100_0, 0;
    %jmp T_46;
    .thread T_46;
    .scope S_0x5631097a1aa0;
T_47 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x5631097a4ac0_0, 0, 7;
    %end;
    .thread T_47;
    .scope S_0x5631097a1aa0;
T_48 ;
    %wait E_0x563109727e00;
    %load/vec4 v0x5631097a48b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5631097a4ac0_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x5631097a4670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.2, 8;
    %load/vec4 v0x5631097a4ac0_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x5631097a4ac0_0, 0;
T_48.2 ;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x5631097a1aa0;
T_49 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5631097a45d0_0, 0, 16;
    %end;
    .thread T_49;
    .scope S_0x5631097a1aa0;
T_50 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5631097a4740_0, 0, 1;
    %end;
    .thread T_50;
    .scope S_0x5631097a1aa0;
T_51 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5631097a47e0_0, 0, 1;
    %end;
    .thread T_51;
    .scope S_0x5631097a1aa0;
T_52 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5631097a4980_0, 0, 1;
    %end;
    .thread T_52;
    .scope S_0x5631097a1aa0;
T_53 ;
    %wait E_0x563109727e00;
    %load/vec4 v0x5631097a44e0_0;
    %assign/vec4 v0x5631097a45d0_0, 0;
    %load/vec4 v0x5631097a4670_0;
    %assign/vec4 v0x5631097a4740_0, 0;
    %load/vec4 v0x5631097a4ac0_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v0x5631097a4980_0, 0;
    %load/vec4 v0x5631097a4980_0;
    %load/vec4 v0x5631097a4ac0_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v0x5631097a48b0_0;
    %or;
    %assign/vec4 v0x5631097a47e0_0, 0;
    %jmp T_53;
    .thread T_53;
    .scope S_0x5631097a6f40;
T_54 ;
    %vpi_call 7 18 "$readmemh", P_0x5631097a7120, v0x5631097a7490 {0 0 0};
    %end;
    .thread T_54;
    .scope S_0x5631097a6f40;
T_55 ;
    %wait E_0x563109727e00;
    %load/vec4 v0x5631097a7640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %load/vec4 v0x5631097a7550_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x5631097a7490, 4;
    %assign/vec4 v0x5631097a7700_0, 0;
T_55.0 ;
    %jmp T_55;
    .thread T_55;
    .scope S_0x5631097a5af0;
T_56 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5631097a6c60_0, 0, 16;
    %end;
    .thread T_56;
    .scope S_0x5631097a5af0;
T_57 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5631097a6d40_0, 0, 16;
    %end;
    .thread T_57;
    .scope S_0x5631097a5af0;
T_58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5631097a6560_0, 0, 1;
    %end;
    .thread T_58;
    .scope S_0x5631097a5af0;
T_59 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5631097a6ae0_0, 0, 1;
    %end;
    .thread T_59;
    .scope S_0x5631097a5af0;
T_60 ;
    %wait E_0x563109727e00;
    %load/vec4 v0x5631097a6450_0;
    %assign/vec4 v0x5631097a6560_0, 0;
    %load/vec4 v0x5631097a62a0_0;
    %assign/vec4 v0x5631097a6c60_0, 0;
    %load/vec4 v0x5631097a6370_0;
    %assign/vec4 v0x5631097a6d40_0, 0;
    %load/vec4 v0x5631097a6a20_0;
    %assign/vec4 v0x5631097a6ae0_0, 0;
    %jmp T_60;
    .thread T_60;
    .scope S_0x5631097a5af0;
T_61 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5631097a6880_0, 0, 32;
    %end;
    .thread T_61;
    .scope S_0x5631097a5af0;
T_62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5631097a6960_0, 0, 1;
    %end;
    .thread T_62;
    .scope S_0x5631097a5af0;
T_63 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5631097a6ba0_0, 0, 1;
    %end;
    .thread T_63;
    .scope S_0x5631097a5af0;
T_64 ;
    %wait E_0x563109727e00;
    %load/vec4 v0x5631097a6c60_0;
    %pad/s 32;
    %load/vec4 v0x5631097a6d40_0;
    %pad/s 32;
    %mul;
    %assign/vec4 v0x5631097a6880_0, 0;
    %load/vec4 v0x5631097a6560_0;
    %assign/vec4 v0x5631097a6960_0, 0;
    %load/vec4 v0x5631097a6ae0_0;
    %assign/vec4 v0x5631097a6ba0_0, 0;
    %jmp T_64;
    .thread T_64;
    .scope S_0x5631097a5af0;
T_65 ;
    %pushi/vec4 0, 0, 48;
    %store/vec4 v0x5631097a60e0_0, 0, 48;
    %end;
    .thread T_65;
    .scope S_0x5631097a5af0;
T_66 ;
    %wait E_0x563109727e00;
    %load/vec4 v0x5631097a6960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %load/vec4 v0x5631097a6ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.2, 8;
    %load/vec4 v0x5631097a6880_0;
    %pad/s 48;
    %assign/vec4 v0x5631097a60e0_0, 0;
    %jmp T_66.3;
T_66.2 ;
    %load/vec4 v0x5631097a60e0_0;
    %load/vec4 v0x5631097a6880_0;
    %pad/s 48;
    %add;
    %assign/vec4 v0x5631097a60e0_0, 0;
T_66.3 ;
T_66.0 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x5631097a5af0;
T_67 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5631097a67c0_0, 0, 1;
    %end;
    .thread T_67;
    .scope S_0x5631097a5af0;
T_68 ;
    %wait E_0x563109727e00;
    %load/vec4 v0x5631097a6ae0_0;
    %load/vec4 v0x5631097a6560_0;
    %and;
    %assign/vec4 v0x5631097a67c0_0, 0;
    %jmp T_68;
    .thread T_68;
    .scope S_0x5631097a50c0;
T_69 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x5631097a8210_0, 0, 7;
    %end;
    .thread T_69;
    .scope S_0x5631097a50c0;
T_70 ;
    %wait E_0x563109727e00;
    %load/vec4 v0x5631097a7fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5631097a8210_0, 0;
    %jmp T_70.1;
T_70.0 ;
    %load/vec4 v0x5631097a7d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v0x5631097a8210_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x5631097a8210_0, 0;
T_70.2 ;
T_70.1 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x5631097a50c0;
T_71 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5631097a7cf0_0, 0, 16;
    %end;
    .thread T_71;
    .scope S_0x5631097a50c0;
T_72 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5631097a7e80_0, 0, 1;
    %end;
    .thread T_72;
    .scope S_0x5631097a50c0;
T_73 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5631097a7f20_0, 0, 1;
    %end;
    .thread T_73;
    .scope S_0x5631097a50c0;
T_74 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5631097a8060_0, 0, 1;
    %end;
    .thread T_74;
    .scope S_0x5631097a50c0;
T_75 ;
    %wait E_0x563109727e00;
    %load/vec4 v0x5631097a7c00_0;
    %assign/vec4 v0x5631097a7cf0_0, 0;
    %load/vec4 v0x5631097a7d90_0;
    %assign/vec4 v0x5631097a7e80_0, 0;
    %load/vec4 v0x5631097a8210_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v0x5631097a8060_0, 0;
    %load/vec4 v0x5631097a8060_0;
    %load/vec4 v0x5631097a8210_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v0x5631097a7fc0_0;
    %or;
    %assign/vec4 v0x5631097a7f20_0, 0;
    %jmp T_75;
    .thread T_75;
    .scope S_0x5631097aa700;
T_76 ;
    %vpi_call 7 18 "$readmemh", P_0x5631097aa8e0, v0x5631097aac50 {0 0 0};
    %end;
    .thread T_76;
    .scope S_0x5631097aa700;
T_77 ;
    %wait E_0x563109727e00;
    %load/vec4 v0x5631097aae00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %load/vec4 v0x5631097aad10_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x5631097aac50, 4;
    %assign/vec4 v0x5631097aaec0_0, 0;
T_77.0 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x5631097a92b0;
T_78 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5631097aa420_0, 0, 16;
    %end;
    .thread T_78;
    .scope S_0x5631097a92b0;
T_79 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5631097aa500_0, 0, 16;
    %end;
    .thread T_79;
    .scope S_0x5631097a92b0;
T_80 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5631097a9d20_0, 0, 1;
    %end;
    .thread T_80;
    .scope S_0x5631097a92b0;
T_81 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5631097aa2a0_0, 0, 1;
    %end;
    .thread T_81;
    .scope S_0x5631097a92b0;
T_82 ;
    %wait E_0x563109727e00;
    %load/vec4 v0x5631097a9c10_0;
    %assign/vec4 v0x5631097a9d20_0, 0;
    %load/vec4 v0x5631097a9a60_0;
    %assign/vec4 v0x5631097aa420_0, 0;
    %load/vec4 v0x5631097a9b30_0;
    %assign/vec4 v0x5631097aa500_0, 0;
    %load/vec4 v0x5631097aa1e0_0;
    %assign/vec4 v0x5631097aa2a0_0, 0;
    %jmp T_82;
    .thread T_82;
    .scope S_0x5631097a92b0;
T_83 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5631097aa040_0, 0, 32;
    %end;
    .thread T_83;
    .scope S_0x5631097a92b0;
T_84 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5631097aa120_0, 0, 1;
    %end;
    .thread T_84;
    .scope S_0x5631097a92b0;
T_85 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5631097aa360_0, 0, 1;
    %end;
    .thread T_85;
    .scope S_0x5631097a92b0;
T_86 ;
    %wait E_0x563109727e00;
    %load/vec4 v0x5631097aa420_0;
    %pad/s 32;
    %load/vec4 v0x5631097aa500_0;
    %pad/s 32;
    %mul;
    %assign/vec4 v0x5631097aa040_0, 0;
    %load/vec4 v0x5631097a9d20_0;
    %assign/vec4 v0x5631097aa120_0, 0;
    %load/vec4 v0x5631097aa2a0_0;
    %assign/vec4 v0x5631097aa360_0, 0;
    %jmp T_86;
    .thread T_86;
    .scope S_0x5631097a92b0;
T_87 ;
    %pushi/vec4 0, 0, 48;
    %store/vec4 v0x5631097a98a0_0, 0, 48;
    %end;
    .thread T_87;
    .scope S_0x5631097a92b0;
T_88 ;
    %wait E_0x563109727e00;
    %load/vec4 v0x5631097aa120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.0, 8;
    %load/vec4 v0x5631097aa360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_88.2, 8;
    %load/vec4 v0x5631097aa040_0;
    %pad/s 48;
    %assign/vec4 v0x5631097a98a0_0, 0;
    %jmp T_88.3;
T_88.2 ;
    %load/vec4 v0x5631097a98a0_0;
    %load/vec4 v0x5631097aa040_0;
    %pad/s 48;
    %add;
    %assign/vec4 v0x5631097a98a0_0, 0;
T_88.3 ;
T_88.0 ;
    %jmp T_88;
    .thread T_88;
    .scope S_0x5631097a92b0;
T_89 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5631097a9f80_0, 0, 1;
    %end;
    .thread T_89;
    .scope S_0x5631097a92b0;
T_90 ;
    %wait E_0x563109727e00;
    %load/vec4 v0x5631097aa2a0_0;
    %load/vec4 v0x5631097a9d20_0;
    %and;
    %assign/vec4 v0x5631097a9f80_0, 0;
    %jmp T_90;
    .thread T_90;
    .scope S_0x5631097a88e0;
T_91 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x5631097ab960_0, 0, 7;
    %end;
    .thread T_91;
    .scope S_0x5631097a88e0;
T_92 ;
    %wait E_0x563109727e00;
    %load/vec4 v0x5631097ab760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x5631097ab960_0, 0;
    %jmp T_92.1;
T_92.0 ;
    %load/vec4 v0x5631097ab550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.2, 8;
    %load/vec4 v0x5631097ab960_0;
    %addi 1, 0, 7;
    %assign/vec4 v0x5631097ab960_0, 0;
T_92.2 ;
T_92.1 ;
    %jmp T_92;
    .thread T_92;
    .scope S_0x5631097a88e0;
T_93 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5631097ab4b0_0, 0, 16;
    %end;
    .thread T_93;
    .scope S_0x5631097a88e0;
T_94 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5631097ab5f0_0, 0, 1;
    %end;
    .thread T_94;
    .scope S_0x5631097a88e0;
T_95 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5631097ab690_0, 0, 1;
    %end;
    .thread T_95;
    .scope S_0x5631097a88e0;
T_96 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5631097ab800_0, 0, 1;
    %end;
    .thread T_96;
    .scope S_0x5631097a88e0;
T_97 ;
    %wait E_0x563109727e00;
    %load/vec4 v0x5631097ab3c0_0;
    %assign/vec4 v0x5631097ab4b0_0, 0;
    %load/vec4 v0x5631097ab550_0;
    %assign/vec4 v0x5631097ab5f0_0, 0;
    %load/vec4 v0x5631097ab960_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v0x5631097ab800_0, 0;
    %load/vec4 v0x5631097ab800_0;
    %load/vec4 v0x5631097ab960_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v0x5631097ab760_0;
    %or;
    %assign/vec4 v0x5631097ab690_0, 0;
    %jmp T_97;
    .thread T_97;
    .scope S_0x5631097743a0;
T_98 ;
    %vpi_call 2 54 "$dumpfile", "traces.vcd" {0 0 0};
    %vpi_call 2 55 "$dumpvars" {0 0 0};
    %end;
    .thread T_98;
    .scope S_0x5631097ac870;
T_99 ;
    %wait E_0x563109727160;
    %load/vec4 v0x5631097acf10_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x5631097acf10_0;
    %parti/s 4, 4, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5631097ad2d0_0, 0;
    %jmp T_99;
    .thread T_99;
    .scope S_0x5631097aca50;
T_100 ;
    %wait E_0x563109727160;
    %load/vec4 v0x5631097acf10_0;
    %parti/s 4, 0, 2;
    %concati/vec4 0, 0, 7;
    %assign/vec4 v0x5631097ad1f0_0, 0;
    %jmp T_100;
    .thread T_100;
    .scope S_0x5631097748a0;
T_101 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5631097ad2d0_0, 0, 5;
    %end;
    .thread T_101;
    .scope S_0x5631097748a0;
T_102 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5631097ace30_0, 0, 3;
    %end;
    .thread T_102;
    .scope S_0x5631097748a0;
T_103 ;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x5631097ad1f0_0, 0, 11;
    %end;
    .thread T_103;
    .scope S_0x5631097748a0;
T_104 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5631097ad470_0, 0, 1;
    %end;
    .thread T_104;
    .scope S_0x5631097748a0;
T_105 ;
    %wait E_0x563109727160;
    %load/vec4 v0x5631097ad000_0;
    %assign/vec4 v0x5631097ad470_0, 0;
    %jmp T_105;
    .thread T_105;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "parallel_perceptron_tb.v";
    "./parallel_perceptron.v";
    "./hdls/adder_tree.v";
    "./hdls/perceptron.v";
    "./hdls/dsp48_macc.v";
    "./hdls/rom.v";
    "./hdls/signed_cast.v";
