# RISC-V-Out-of-Order-Processor
A 9 instruction 2-issue RISC-V Out of Order Processor designed as the Honors Final Project for UCLA's M116C Computer Systems Architecture course. 
