module stest:
input A;
input B;
input C;
input D;
input E;
input F;
output X;
output Y;
output Z;
output W;
output X1;
output X2;
output X3;
output X4;
output X5;
output X6;
output X7;
output X8;
output WW;

  loop
    [
      [
        abort
          loop
            pause
          end loop
        when A;
        pause;
        pause;
        pause;
        emit X1
      ||
        abort
          loop
            pause
          end loop
        when B;
        pause;
        pause;
        pause;
        emit X1;
        pause;
        emit X2
      ||
        [
          abort
            loop
              pause
            end loop
          when C;
          pause;
          pause;
          pause;
          emit X3;
          emit X4
        ||
          abort
            loop
              pause
            end loop
          when [E and F];
          pause;
          pause;
          pause;
          emit X2
        ];
        emit X5
      ];
      emit X
    ||
      [
        abort
          loop
            pause
          end loop
        when D;
        pause;
        pause;
        pause;
        emit X3;
        pause;
        emit X4
      ||
        [
          abort
            loop
              pause
            end loop
          when E;
          abort
            loop
              pause
            end loop
          when F;
          pause;
          pause;
          pause;
          emit X5
        ||
          abort
            loop
              pause
            end loop
          when [C or D];
          pause;
          pause;
          pause;
          emit X1
        ||
          abort
            loop
              pause
            end loop
          when [A and B];
          pause;
          pause;
          pause;
          emit X3
        ];
        emit X2
      ||
        abort
          loop
            pause
          end loop
        when F;
        emit X7;
        pause;
        emit X8;
        pause;
        emit X7;
        pause;
        emit X6
      ];
      emit Y
    ];
    emit W
  end loop
||
  loop
    if (W and X1 and X2 and X6) {
      emit WW
    };
    pause;
    if (not W and X3 and X4 and X5) {
      emit WW
    };
    pause
  end loop

end module
