// Seed: 3851701355
module module_0 #(
    parameter id_1 = 32'd61
) ();
  logic _id_1;
  wire  id_2  [1 : id_1];
  assign module_1.id_11 = 0;
  wire id_3;
endmodule
module module_1 (
    input wor id_0,
    output uwire id_1,
    input uwire id_2,
    input wor id_3,
    output tri id_4,
    input tri id_5,
    input supply0 id_6,
    input uwire id_7,
    input uwire id_8,
    input tri id_9,
    output supply1 id_10,
    input tri id_11
);
  assign id_1 = 1;
  logic id_13 = -1;
  xor primCall (id_1, id_11, id_13, id_2, id_3, id_5, id_6, id_7, id_8, id_9);
  module_0 modCall_1 ();
  wire id_14;
endmodule
