// Seed: 1070521928
module module_0 (
    input  wand id_0,
    output wire id_1
);
  id_3(
      .id_0(1),
      .id_1(1),
      .id_2(1),
      .id_3(1),
      .id_4(1'b0),
      .id_5(id_0),
      .id_6(id_0),
      .id_7(1),
      .id_8(1),
      .id_9(1)
  );
endmodule
module module_1 (
    output logic id_0,
    input wire id_1,
    input wire id_2,
    output supply1 id_3,
    input wand id_4
);
  always @(id_2 == {id_1{~id_4}} or 1) if (id_1 - 1) id_0 <= 1'h0;
  module_0(
      id_4, id_3
  );
endmodule
