{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1512761804558 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512761804569 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 08 17:36:44 2017 " "Processing started: Fri Dec 08 17:36:44 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512761804569 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512761804569 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto_final -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off projeto_final -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512761804569 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1512761805173 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1512761805173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_8b_pipo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_8b_pipo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_8b_pipo-functional " "Found design unit 1: reg_8b_pipo-functional" {  } { { "reg_8b_pipo.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/reg_8b_pipo.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512761822943 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_8b_pipo " "Found entity 1: reg_8b_pipo" {  } { { "reg_8b_pipo.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/reg_8b_pipo.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512761822943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512761822943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_printer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_printer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_printer-behavior " "Found design unit 1: lcd_printer-behavior" {  } { { "lcd_printer.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/lcd_printer.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512761822946 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_printer " "Found entity 1: lcd_printer" {  } { { "lcd_printer.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/lcd_printer.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512761822946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512761822946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_controller-controller " "Found design unit 1: lcd_controller-controller" {  } { { "lcd_controller.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/lcd_controller.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512761822949 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_controller " "Found entity 1: lcd_controller" {  } { { "lcd_controller.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/lcd_controller.vhd" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512761822949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512761822949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main-funcional " "Found design unit 1: main-funcional" {  } { { "main.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/main.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512761822952 ""} { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/main.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512761822952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512761822952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-funcional " "Found design unit 1: datapath-funcional" {  } { { "datapath.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/datapath.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512761822953 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/datapath.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512761822953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512761822953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-funcional " "Found design unit 1: controller-funcional" {  } { { "controller.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/controller.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512761822955 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/controller.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512761822955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512761822955 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1512761822999 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDG main.vhd(19) " "VHDL Signal Declaration warning at main.vhd(19): used implicit default value for signal \"LEDG\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/main.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1512761823000 "|main"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR main.vhd(20) " "VHDL Signal Declaration warning at main.vhd(20): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "main.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/main.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1512761823000 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "welcome main.vhd(34) " "Verilog HDL or VHDL warning at main.vhd(34): object \"welcome\" assigned a value but never read" {  } { { "main.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/main.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512761823001 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:CT " "Elaborating entity \"controller\" for hierarchy \"controller:CT\"" {  } { { "main.vhd" "CT" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/main.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512761823014 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "COMPARE controller.vhd(72) " "VHDL Process Statement warning at controller.vhd(72): signal \"COMPARE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/controller.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512761823016 "|main|controller:CT"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "COMPARE controller.vhd(82) " "VHDL Process Statement warning at controller.vhd(82): signal \"COMPARE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/controller.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512761823016 "|main|controller:CT"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "COMPARE controller.vhd(92) " "VHDL Process Statement warning at controller.vhd(92): signal \"COMPARE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/controller.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512761823016 "|main|controller:CT"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "COMPARE controller.vhd(102) " "VHDL Process Statement warning at controller.vhd(102): signal \"COMPARE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/controller.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512761823017 "|main|controller:CT"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "COMPARE controller.vhd(112) " "VHDL Process Statement warning at controller.vhd(112): signal \"COMPARE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/controller.vhd" 112 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512761823017 "|main|controller:CT"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ADC_INIT controller.vhd(54) " "VHDL Process Statement warning at controller.vhd(54): inferring latch(es) for signal or variable \"ADC_INIT\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/controller.vhd" 54 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512761823017 "|main|controller:CT"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "PRINT controller.vhd(54) " "VHDL Process Statement warning at controller.vhd(54): inferring latch(es) for signal or variable \"PRINT\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/controller.vhd" 54 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512761823017 "|main|controller:CT"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "WELCOME controller.vhd(54) " "VHDL Process Statement warning at controller.vhd(54): inferring latch(es) for signal or variable \"WELCOME\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/controller.vhd" 54 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512761823017 "|main|controller:CT"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LIGHT_BLUE controller.vhd(54) " "VHDL Process Statement warning at controller.vhd(54): inferring latch(es) for signal or variable \"LIGHT_BLUE\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/controller.vhd" 54 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512761823017 "|main|controller:CT"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "READ_BLUE controller.vhd(54) " "VHDL Process Statement warning at controller.vhd(54): inferring latch(es) for signal or variable \"READ_BLUE\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/controller.vhd" 54 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512761823017 "|main|controller:CT"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LIGHT_GREEN controller.vhd(54) " "VHDL Process Statement warning at controller.vhd(54): inferring latch(es) for signal or variable \"LIGHT_GREEN\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/controller.vhd" 54 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512761823017 "|main|controller:CT"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "READ_GREEN controller.vhd(54) " "VHDL Process Statement warning at controller.vhd(54): inferring latch(es) for signal or variable \"READ_GREEN\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/controller.vhd" 54 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512761823017 "|main|controller:CT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "READ_GREEN controller.vhd(54) " "Inferred latch for \"READ_GREEN\" at controller.vhd(54)" {  } { { "controller.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/controller.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512761823017 "|main|controller:CT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LIGHT_GREEN controller.vhd(54) " "Inferred latch for \"LIGHT_GREEN\" at controller.vhd(54)" {  } { { "controller.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/controller.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512761823018 "|main|controller:CT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "READ_BLUE controller.vhd(54) " "Inferred latch for \"READ_BLUE\" at controller.vhd(54)" {  } { { "controller.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/controller.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512761823018 "|main|controller:CT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LIGHT_BLUE controller.vhd(54) " "Inferred latch for \"LIGHT_BLUE\" at controller.vhd(54)" {  } { { "controller.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/controller.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512761823018 "|main|controller:CT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WELCOME controller.vhd(54) " "Inferred latch for \"WELCOME\" at controller.vhd(54)" {  } { { "controller.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/controller.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512761823018 "|main|controller:CT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PRINT controller.vhd(54) " "Inferred latch for \"PRINT\" at controller.vhd(54)" {  } { { "controller.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/controller.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512761823018 "|main|controller:CT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_INIT controller.vhd(54) " "Inferred latch for \"ADC_INIT\" at controller.vhd(54)" {  } { { "controller.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/controller.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512761823018 "|main|controller:CT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:DP " "Elaborating entity \"datapath\" for hierarchy \"datapath:DP\"" {  } { { "main.vhd" "DP" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/main.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512761823021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_8b_pipo datapath:DP\|reg_8b_pipo:RB " "Elaborating entity \"reg_8b_pipo\" for hierarchy \"datapath:DP\|reg_8b_pipo:RB\"" {  } { { "datapath.vhd" "RB" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/datapath.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512761823032 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EN reg_8b_pipo.vhd(17) " "VHDL Process Statement warning at reg_8b_pipo.vhd(17): signal \"EN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_8b_pipo.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/reg_8b_pipo.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512761823033 "|main|reg_8b_pipo:RB"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_printer lcd_printer:LP " "Elaborating entity \"lcd_printer\" for hierarchy \"lcd_printer:LP\"" {  } { { "main.vhd" "LP" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/main.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512761823035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_controller lcd_printer:LP\|lcd_controller:dut " "Elaborating entity \"lcd_controller\" for hierarchy \"lcd_printer:LP\|lcd_controller:dut\"" {  } { { "lcd_printer.vhd" "dut" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/lcd_printer.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512761823038 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n lcd_controller.vhd(85) " "VHDL Process Statement warning at lcd_controller.vhd(85): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd_controller.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/lcd_controller.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512761823040 "|main|lcd_printer:LP|lcd_controller:dut"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n lcd_controller.vhd(97) " "VHDL Process Statement warning at lcd_controller.vhd(97): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd_controller.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/lcd_controller.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512761823040 "|main|lcd_printer:LP|lcd_controller:dut"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controller:CT\|LIGHT_BLUE " "LATCH primitive \"controller:CT\|LIGHT_BLUE\" is permanently enabled" {  } { { "controller.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/controller.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512761823806 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controller:CT\|LIGHT_GREEN " "LATCH primitive \"controller:CT\|LIGHT_GREEN\" is permanently enabled" {  } { { "controller.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/controller.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512761823806 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controller:CT\|READ_BLUE " "LATCH primitive \"controller:CT\|READ_BLUE\" is permanently enabled" {  } { { "controller.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/controller.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512761823806 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controller:CT\|READ_GREEN " "LATCH primitive \"controller:CT\|READ_GREEN\" is permanently enabled" {  } { { "controller.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/controller.vhd" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512761823806 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controller:CT\|LIGHT_BLUE " "LATCH primitive \"controller:CT\|LIGHT_BLUE\" is permanently enabled" {  } { { "controller.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/controller.vhd" 20 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512761823822 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controller:CT\|LIGHT_GREEN " "LATCH primitive \"controller:CT\|LIGHT_GREEN\" is permanently enabled" {  } { { "controller.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/controller.vhd" 21 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512761823822 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controller:CT\|READ_BLUE " "LATCH primitive \"controller:CT\|READ_BLUE\" is permanently enabled" {  } { { "controller.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/controller.vhd" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512761823822 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controller:CT\|READ_GREEN " "LATCH primitive \"controller:CT\|READ_GREEN\" is permanently enabled" {  } { { "controller.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/controller.vhd" 23 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512761823822 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[10\] " "Inserted always-enabled tri-state buffer between \"GPIO\[10\]\" and its non-tri-state driver." {  } { { "main.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/main.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1512761824267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO\[11\] " "Inserted always-enabled tri-state buffer between \"GPIO\[11\]\" and its non-tri-state driver." {  } { { "main.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/main.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1512761824267 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1512761824267 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[0\] " "bidirectional pin \"GPIO\[0\]\" has no driver" {  } { { "main.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/main.vhd" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1512761824267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[1\] " "bidirectional pin \"GPIO\[1\]\" has no driver" {  } { { "main.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/main.vhd" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1512761824267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[2\] " "bidirectional pin \"GPIO\[2\]\" has no driver" {  } { { "main.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/main.vhd" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1512761824267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[3\] " "bidirectional pin \"GPIO\[3\]\" has no driver" {  } { { "main.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/main.vhd" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1512761824267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[4\] " "bidirectional pin \"GPIO\[4\]\" has no driver" {  } { { "main.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/main.vhd" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1512761824267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[5\] " "bidirectional pin \"GPIO\[5\]\" has no driver" {  } { { "main.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/main.vhd" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1512761824267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[6\] " "bidirectional pin \"GPIO\[6\]\" has no driver" {  } { { "main.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/main.vhd" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1512761824267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[7\] " "bidirectional pin \"GPIO\[7\]\" has no driver" {  } { { "main.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/main.vhd" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1512761824267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[8\] " "bidirectional pin \"GPIO\[8\]\" has no driver" {  } { { "main.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/main.vhd" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1512761824267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[9\] " "bidirectional pin \"GPIO\[9\]\" has no driver" {  } { { "main.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/main.vhd" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1512761824267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[13\] " "bidirectional pin \"GPIO\[13\]\" has no driver" {  } { { "main.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/main.vhd" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1512761824267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[14\] " "bidirectional pin \"GPIO\[14\]\" has no driver" {  } { { "main.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/main.vhd" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1512761824267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[15\] " "bidirectional pin \"GPIO\[15\]\" has no driver" {  } { { "main.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/main.vhd" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1512761824267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[16\] " "bidirectional pin \"GPIO\[16\]\" has no driver" {  } { { "main.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/main.vhd" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1512761824267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[17\] " "bidirectional pin \"GPIO\[17\]\" has no driver" {  } { { "main.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/main.vhd" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1512761824267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[18\] " "bidirectional pin \"GPIO\[18\]\" has no driver" {  } { { "main.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/main.vhd" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1512761824267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[19\] " "bidirectional pin \"GPIO\[19\]\" has no driver" {  } { { "main.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/main.vhd" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1512761824267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[20\] " "bidirectional pin \"GPIO\[20\]\" has no driver" {  } { { "main.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/main.vhd" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1512761824267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[21\] " "bidirectional pin \"GPIO\[21\]\" has no driver" {  } { { "main.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/main.vhd" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1512761824267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[22\] " "bidirectional pin \"GPIO\[22\]\" has no driver" {  } { { "main.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/main.vhd" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1512761824267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[23\] " "bidirectional pin \"GPIO\[23\]\" has no driver" {  } { { "main.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/main.vhd" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1512761824267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[24\] " "bidirectional pin \"GPIO\[24\]\" has no driver" {  } { { "main.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/main.vhd" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1512761824267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[25\] " "bidirectional pin \"GPIO\[25\]\" has no driver" {  } { { "main.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/main.vhd" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1512761824267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[26\] " "bidirectional pin \"GPIO\[26\]\" has no driver" {  } { { "main.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/main.vhd" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1512761824267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[27\] " "bidirectional pin \"GPIO\[27\]\" has no driver" {  } { { "main.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/main.vhd" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1512761824267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[28\] " "bidirectional pin \"GPIO\[28\]\" has no driver" {  } { { "main.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/main.vhd" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1512761824267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[29\] " "bidirectional pin \"GPIO\[29\]\" has no driver" {  } { { "main.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/main.vhd" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1512761824267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[30\] " "bidirectional pin \"GPIO\[30\]\" has no driver" {  } { { "main.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/main.vhd" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1512761824267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[31\] " "bidirectional pin \"GPIO\[31\]\" has no driver" {  } { { "main.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/main.vhd" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1512761824267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[32\] " "bidirectional pin \"GPIO\[32\]\" has no driver" {  } { { "main.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/main.vhd" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1512761824267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[33\] " "bidirectional pin \"GPIO\[33\]\" has no driver" {  } { { "main.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/main.vhd" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1512761824267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[34\] " "bidirectional pin \"GPIO\[34\]\" has no driver" {  } { { "main.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/main.vhd" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1512761824267 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO\[35\] " "bidirectional pin \"GPIO\[35\]\" has no driver" {  } { { "main.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/main.vhd" 25 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1512761824267 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1512761824267 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "controller:CT\|PRINT " "Latch controller:CT\|PRINT has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA controller:CT\|current_state.state_wait " "Ports D and ENA on the latch are fed by the same signal controller:CT\|current_state.state_wait" {  } { { "controller.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/controller.vhd" 33 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512761824271 ""}  } { { "controller.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/controller.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512761824271 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[10\]~synth " "Node \"GPIO\[10\]~synth\"" {  } { { "main.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/main.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512761824573 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO\[11\]~synth " "Node \"GPIO\[11\]~synth\"" {  } { { "main.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/main.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1512761824573 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1512761824573 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/main.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512761824574 "|main|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/main.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512761824574 "|main|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/main.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512761824574 "|main|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/main.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512761824574 "|main|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/main.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512761824574 "|main|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/main.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512761824574 "|main|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/main.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512761824574 "|main|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/main.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512761824574 "|main|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/main.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512761824574 "|main|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/main.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512761824574 "|main|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/main.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512761824574 "|main|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/main.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512761824574 "|main|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/main.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512761824574 "|main|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/main.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512761824574 "|main|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/main.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512761824574 "|main|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/main.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512761824574 "|main|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/main.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512761824574 "|main|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/main.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512761824574 "|main|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/main.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512761824574 "|main|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/main.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512761824574 "|main|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/main.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512761824574 "|main|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/main.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512761824574 "|main|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/main.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512761824574 "|main|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/main.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512761824574 "|main|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/main.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512761824574 "|main|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/main.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512761824574 "|main|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/main.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512761824574 "|main|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/main.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512761824574 "|main|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_DATA\[7\] GND " "Pin \"LCD_DATA\[7\]\" is stuck at GND" {  } { { "main.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/main.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512761824574 "|main|LCD_DATA[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1512761824574 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1512761824716 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1512761825628 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1512761825901 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512761825901 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "21 " "Design contains 21 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "main.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/main.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512761825989 "|main|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "main.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/main.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512761825989 "|main|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "main.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/main.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512761825989 "|main|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "main.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/main.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512761825989 "|main|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "main.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/main.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512761825989 "|main|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "main.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/main.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512761825989 "|main|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "main.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/main.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512761825989 "|main|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "main.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/main.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512761825989 "|main|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "main.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/main.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512761825989 "|main|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "main.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/main.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512761825989 "|main|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "main.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/main.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512761825989 "|main|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "main.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/main.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512761825989 "|main|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "main.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/main.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512761825989 "|main|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "main.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/main.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512761825989 "|main|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "main.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/main.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512761825989 "|main|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "main.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/main.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512761825989 "|main|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "main.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/main.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512761825989 "|main|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "main.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/main.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512761825989 "|main|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "main.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/main.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512761825989 "|main|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "main.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/main.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512761825989 "|main|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "main.vhd" "" { Text "C:/Users/leofl_000/Documents/01 - Disciplinas específicas/02 - Digital/04 - Práticas e projetos - VHDL/Project_Color_Identifier/main.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1512761825989 "|main|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1512761825989 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "417 " "Implemented 417 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1512761825990 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1512761825990 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "36 " "Implemented 36 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1512761825990 ""} { "Info" "ICUT_CUT_TM_LCELLS" "320 " "Implemented 320 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1512761825990 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1512761825990 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 121 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 121 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "649 " "Peak virtual memory: 649 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512761826023 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 08 17:37:06 2017 " "Processing ended: Fri Dec 08 17:37:06 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512761826023 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512761826023 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512761826023 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1512761826023 ""}
