
---------- Begin Simulation Statistics ----------
final_tick                               2541936163500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 213263                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740740                       # Number of bytes of host memory used
host_op_rate                                   213261                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    19.68                       # Real time elapsed on the host
host_tick_rate                              606137559                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4196110                       # Number of instructions simulated
sim_ops                                       4196110                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011926                       # Number of seconds simulated
sim_ticks                                 11926318500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             45.818461                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  399986                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               872980                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2345                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             85818                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            810685                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              53289                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          278708                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           225419                       # Number of indirect misses.
system.cpu.branchPred.lookups                  986486                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65333                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26902                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4196110                       # Number of instructions committed
system.cpu.committedOps                       4196110                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.681257                       # CPI: cycles per instruction
system.cpu.discardedOps                        196443                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   608698                       # DTB accesses
system.cpu.dtb.data_acv                           130                       # DTB access violations
system.cpu.dtb.data_hits                      1454831                       # DTB hits
system.cpu.dtb.data_misses                       7441                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   407167                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       852104                       # DTB read hits
system.cpu.dtb.read_misses                       6615                       # DTB read misses
system.cpu.dtb.write_accesses                  201531                       # DTB write accesses
system.cpu.dtb.write_acv                           87                       # DTB write access violations
system.cpu.dtb.write_hits                      602727                       # DTB write hits
system.cpu.dtb.write_misses                       826                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18034                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3410127                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1042523                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           664324                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16783098                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.176017                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  992445                       # ITB accesses
system.cpu.itb.fetch_acv                          853                       # ITB acv
system.cpu.itb.fetch_hits                      985227                       # ITB hits
system.cpu.itb.fetch_misses                      7218                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.43%      9.43% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.84% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4222     69.38%     79.23% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     80.02% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.08% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.13% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.72%     94.86% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.86%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6085                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14428                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2436     47.44%     47.44% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.54% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.77% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2682     52.23%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5135                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2423     49.83%     49.83% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.17% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2423     49.83%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4863                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11008809500     92.27%     92.27% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 8801500      0.07%     92.35% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17826500      0.15%     92.50% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               895251500      7.50%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11930689000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994663                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.903430                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.947030                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 869                      
system.cpu.kern.mode_good::user                   869                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 869                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591156                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743053                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8038472500     67.38%     67.38% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3892216500     32.62%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23839180                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85418      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2541527     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3673      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839349     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592629     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104859      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4196110                       # Class of committed instruction
system.cpu.quiesceCycles                        13457                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7056082                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          435                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       156087                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        313773                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541936163500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541936163500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22834454                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22834454                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22834454                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22834454                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117099.764103                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117099.764103                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117099.764103                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117099.764103                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13071488                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13071488                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13071488                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13071488                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67033.271795                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67033.271795                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67033.271795                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67033.271795                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22484957                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22484957                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117109.151042                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117109.151042                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12871991                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12871991                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67041.619792                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67041.619792                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541936163500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.260878                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539504444000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.260878                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.203805                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.203805                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541936163500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128682                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34854                       # Transaction distribution
system.membus.trans_dist::WritebackClean        87054                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34155                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28927                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28927                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87644                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40931                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       262284                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       262284                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208554                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       208970                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 471628                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11176960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11176960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6690048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6690481                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17878705                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               61                       # Total snoops (count)
system.membus.snoopTraffic                       3904                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157917                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002767                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052532                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  157480     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     437      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157917                       # Request fanout histogram
system.membus.reqLayer0.occupancy              354000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           823955037                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375769250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541936163500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          464769500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541936163500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541936163500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541936163500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541936163500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541936163500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541936163500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541936163500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541936163500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541936163500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541936163500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541936163500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541936163500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541936163500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541936163500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541936163500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541936163500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541936163500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541936163500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541936163500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541936163500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541936163500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541936163500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541936163500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541936163500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541936163500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541936163500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541936163500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541936163500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5605504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4470656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10076160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5605504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5605504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2230656                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2230656                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87586                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69854                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              157440                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34854                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34854                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470011261                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         374856331                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             844867593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470011261                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470011261                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      187036427                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            187036427                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      187036427                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470011261                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        374856331                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1031904020                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    119544.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77776.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69321.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000200560750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7358                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7358                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              408074                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             112241                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      157440                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121694                       # Number of write requests accepted
system.mem_ctrls.readBursts                    157440                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121694                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10343                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2150                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6617                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10000                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8541                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10085                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8734                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11996                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8848                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5538                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6870                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4453                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8666                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7705                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7439                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6931                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10603                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8412                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7908                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8044                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5455                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9965                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5748                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.72                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2025029500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  735485000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4783098250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13766.63                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32516.63                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   104116                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80445                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.78                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.29                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                157440                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121694                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134523                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12263                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     311                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7516                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        82034                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    207.966063                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   139.906147                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.810067                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34816     42.44%     42.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24424     29.77%     72.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10021     12.22%     84.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4677      5.70%     90.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2369      2.89%     93.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1413      1.72%     94.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          865      1.05%     95.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          608      0.74%     96.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2841      3.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        82034                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7358                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.989399                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.374302                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.594852                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1342     18.24%     18.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5545     75.36%     93.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           279      3.79%     97.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            88      1.20%     98.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            40      0.54%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            21      0.29%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           17      0.23%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            5      0.07%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           14      0.19%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            4      0.05%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            2      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7358                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7358                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.242457                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.226290                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.760184                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6585     89.49%     89.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               97      1.32%     90.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              424      5.76%     96.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              179      2.43%     99.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               68      0.92%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7358                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9414208                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  661952                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7648768                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10076160                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7788416                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       789.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       641.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    844.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    653.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.18                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11926313500                       # Total gap between requests
system.mem_ctrls.avgGap                      42726.12                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4977664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4436544                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7648768                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417368025.178935170174                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 371996102.569288253784                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 641335211.700073242188                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87586                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69854                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121694                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2541842500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2241255750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 293245917500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29021.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32084.86                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2409699.06                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            314809740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            167294985                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           560804160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          309697380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     941013840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5198488920                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        202031520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7694140545                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        645.139617                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    473381750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    398060000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11054876750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            271012980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            144024045                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           489468420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          314155260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     941013840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5159242140                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        235081440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7553998125                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.388931                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    558935250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    398060000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10969323250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541936163500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1006454                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              139500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              139500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11919118500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541936163500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1687682                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1687682                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1687682                       # number of overall hits
system.cpu.icache.overall_hits::total         1687682                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87645                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87645                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87645                       # number of overall misses
system.cpu.icache.overall_misses::total         87645                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5408983000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5408983000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5408983000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5408983000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1775327                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1775327                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1775327                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1775327                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049368                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049368                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049368                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049368                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61714.678533                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61714.678533                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61714.678533                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61714.678533                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        87054                       # number of writebacks
system.cpu.icache.writebacks::total             87054                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87645                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87645                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87645                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87645                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5321339000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5321339000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5321339000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5321339000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049368                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049368                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049368                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049368                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60714.689942                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60714.689942                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60714.689942                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60714.689942                       # average overall mshr miss latency
system.cpu.icache.replacements                  87054                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1687682                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1687682                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87645                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87645                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5408983000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5408983000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1775327                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1775327                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049368                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049368                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61714.678533                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61714.678533                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87645                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87645                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5321339000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5321339000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049368                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049368                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60714.689942                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60714.689942                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541936163500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.824780                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1712545                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             87132                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.654605                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.824780                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995752                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995752                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          379                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3638298                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3638298                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541936163500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1315470                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1315470                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1315470                       # number of overall hits
system.cpu.dcache.overall_hits::total         1315470                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105658                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105658                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105658                       # number of overall misses
system.cpu.dcache.overall_misses::total        105658                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6769019000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6769019000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6769019000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6769019000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1421128                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1421128                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1421128                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1421128                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074348                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074348                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074348                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074348                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64065.371292                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64065.371292                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64065.371292                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64065.371292                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34678                       # number of writebacks
system.cpu.dcache.writebacks::total             34678                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36695                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36695                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36695                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36695                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        68963                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68963                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        68963                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68963                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4388000000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4388000000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4388000000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4388000000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21610500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21610500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048527                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048527                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048527                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048527                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63628.322434                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63628.322434                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63628.322434                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63628.322434                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104398.550725                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104398.550725                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68830                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       784473                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          784473                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49256                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49256                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3295259000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3295259000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       833729                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       833729                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059079                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059079                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66900.661848                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66900.661848                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9234                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9234                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40022                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40022                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2670112000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2670112000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21610500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21610500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048004                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048004                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66716.106142                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66716.106142                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200097.222222                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200097.222222                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530997                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530997                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56402                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56402                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3473760000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3473760000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587399                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587399                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096020                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096020                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61589.305344                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61589.305344                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27461                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27461                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28941                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28941                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1717888000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1717888000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049270                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049270                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59358.280640                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59358.280640                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10277                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10277                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          908                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          908                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     64020500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     64020500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11185                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11185                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.081180                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.081180                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70507.158590                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70507.158590                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          908                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          908                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     63112500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     63112500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.081180                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.081180                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69507.158590                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69507.158590                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11118                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11118                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11118                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11118                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541936163500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.587531                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1377063                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68830                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.006727                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.587531                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.979089                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.979089                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          742                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2956716                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2956716                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2548594206500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 970240                       # Simulator instruction rate (inst/s)
host_mem_usage                                 743812                       # Number of bytes of host memory used
host_op_rate                                   970222                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     6.40                       # Real time elapsed on the host
host_tick_rate                              684212178                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     6213464                       # Number of instructions simulated
sim_ops                                       6213464                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.004382                       # Number of seconds simulated
sim_ticks                                  4381821000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             34.797249                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  105198                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               302317                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                879                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             28290                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            272671                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              19341                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          132899                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           113558                       # Number of indirect misses.
system.cpu.branchPred.lookups                  342348                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   27564                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        11020                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1275973                       # Number of instructions committed
system.cpu.committedOps                       1275973                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.807573                       # CPI: cycles per instruction
system.cpu.discardedOps                         65152                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                    57002                       # DTB accesses
system.cpu.dtb.data_acv                            31                       # DTB access violations
system.cpu.dtb.data_hits                       416186                       # DTB hits
system.cpu.dtb.data_misses                       1463                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                    36569                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                       250239                       # DTB read hits
system.cpu.dtb.read_misses                       1205                       # DTB read misses
system.cpu.dtb.write_accesses                   20433                       # DTB write accesses
system.cpu.dtb.write_acv                           18                       # DTB write access violations
system.cpu.dtb.write_hits                      165947                       # DTB write hits
system.cpu.dtb.write_misses                       258                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                 646                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1037101                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            299134                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           183408                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         6522028                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.146895                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  162336                       # ITB accesses
system.cpu.itb.fetch_acv                          109                       # ITB acv
system.cpu.itb.fetch_hits                      160911                       # ITB hits
system.cpu.itb.fetch_misses                      1425                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   163      4.35%      4.35% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.21%      4.57% # number of callpals executed
system.cpu.kern.callpal::swpipl                  2980     79.59%     84.16% # number of callpals executed
system.cpu.kern.callpal::rdps                     103      2.75%     86.91% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.03%     86.94% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.03%     86.97% # number of callpals executed
system.cpu.kern.callpal::rti                      231      6.17%     93.14% # number of callpals executed
system.cpu.kern.callpal::callsys                   45      1.20%     94.34% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.11%     94.44% # number of callpals executed
system.cpu.kern.callpal::rdunique                 207      5.53%     99.97% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.03%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   3744                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       5446                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       51                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1322     40.83%     40.83% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      23      0.71%     41.54% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       4      0.12%     41.66% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    1889     58.34%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 3238                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1321     49.49%     49.49% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       23      0.86%     50.36% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        4      0.15%     50.51% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1321     49.49%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  2669                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               2897166500     66.07%     66.07% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                40972500      0.93%     67.01% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                 4398000      0.10%     67.11% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              1442255000     32.89%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           4384792000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999244                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.699312                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.824274                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 206                      
system.cpu.kern.mode_good::user                   206                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               394                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 206                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.522843                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.686667                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         3861949000     88.08%     88.08% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user            522843000     11.92%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      163                       # number of times the context was actually changed
system.cpu.numCycles                          8686279                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        51                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               21449      1.68%      1.68% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  803025     62.93%     64.62% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2340      0.18%     64.80% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.80% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                   501      0.04%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    11      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    2      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     9      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     64.84% # Class of committed instruction
system.cpu.op_class_0::MemRead                 250960     19.67%     84.51% # Class of committed instruction
system.cpu.op_class_0::MemWrite                165410     12.96%     97.47% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               857      0.07%     97.54% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              862      0.07%     97.61% # Class of committed instruction
system.cpu.op_class_0::IprAccess                30547      2.39%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1275973                       # Class of committed instruction
system.cpu.quiesceCycles                        77363                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         2164251                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1191936                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 143                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        148                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          118                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        75444                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        150746                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED   6658043000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   6658043000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        18665                       # number of demand (read+write) misses
system.iocache.demand_misses::total             18665                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        18665                       # number of overall misses
system.iocache.overall_misses::total            18665                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2212085681                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2212085681                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2212085681                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2212085681                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        18665                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           18665                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        18665                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          18665                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118515.171765                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118515.171765                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118515.171765                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118515.171765                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           315                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    4                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    78.750000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          18624                       # number of writebacks
system.iocache.writebacks::total                18624                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        18665                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        18665                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        18665                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        18665                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1277781583                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1277781583                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1277781583                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1277781583                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68458.697187                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68458.697187                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68458.697187                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68458.697187                       # average overall mshr miss latency
system.iocache.replacements                     18665                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           41                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               41                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4728482                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4728482                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           41                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             41                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115328.829268                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115328.829268                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           41                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2678482                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2678482                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65328.829268                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65328.829268                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        18624                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        18624                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2207357199                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2207357199                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        18624                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        18624                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118522.186372                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118522.186372                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        18624                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        18624                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1275103101                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1275103101                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68465.587468                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68465.587468                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   6658043000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  18665                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                18665                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               167985                       # Number of tag accesses
system.iocache.tags.data_accesses              167985                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   6658043000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 469                       # Transaction distribution
system.membus.trans_dist::ReadResp              50710                       # Transaction distribution
system.membus.trans_dist::WriteReq                420                       # Transaction distribution
system.membus.trans_dist::WriteResp               420                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        27353                       # Transaction distribution
system.membus.trans_dist::WritebackClean        41832                       # Transaction distribution
system.membus.trans_dist::CleanEvict             6115                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                7                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6436                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6436                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          41833                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          8408                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         18624                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        37330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        37330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       125498                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       125498                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         1778                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        44414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        46192                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 209020                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1191936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1191936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      5354560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      5354560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         1479                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      1505920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      1507399                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8053895                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               43                       # Total snoops (count)
system.membus.snoopTraffic                       2752                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             76197                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001496                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.038651                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   76083     99.85%     99.85% # Request fanout histogram
system.membus.snoop_fanout::1                     114      0.15%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               76197                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1517000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           434378165                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               9.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy             222982                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy           81358750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.9                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   6658043000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          222266500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.1                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED   6658043000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED   6658043000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED   6658043000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED   6658043000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED   6658043000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED   6658043000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED   6658043000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED   6658043000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED   6658043000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED   6658043000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED   6658043000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED   6658043000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED   6658043000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED   6658043000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED   6658043000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED   6658043000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED   6658043000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED   6658043000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED   6658043000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED   6658043000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED   6658043000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED   6658043000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED   6658043000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED   6658043000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED   6658043000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED   6658043000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED   6658043000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   6658043000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        2677312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         947264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            3624576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      2677312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2677312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1750592                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1750592                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           41833                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           14801                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               56634                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        27353                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              27353                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         611004420                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         216180442                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             827184862                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    611004420                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        611004420                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      399512440                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            399512440                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      399512440                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        611004420                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        216180442                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1226697302                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     68440.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     39041.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     14751.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000089184500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4195                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4194                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              154715                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              64619                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       56634                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      69146                       # Number of write requests accepted
system.mem_ctrls.readBursts                     56634                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    69146                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2842                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   706                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               945                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              3478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3576                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4185                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              4157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2462                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             4530                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4593                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             4996                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             4636                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2449                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2655                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3813                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1943                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4813                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4347                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5295                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3789                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3983                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3509                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4453                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5581                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5473                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3188                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3339                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.29                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    846867500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  268960000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1855467500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15743.37                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34493.37                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       138                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    38269                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   48489                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.14                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.85                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 56634                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                69146                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   48762                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4905                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3084                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3912                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4300                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    458                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        35466                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    220.535273                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   145.899212                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   241.260388                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        14331     40.41%     40.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10829     30.53%     70.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4437     12.51%     83.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1911      5.39%     88.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1083      3.05%     91.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          587      1.66%     93.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          341      0.96%     94.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          262      0.74%     95.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1685      4.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        35466                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4194                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      12.823557                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean      7.812881                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.355468                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3            1176     28.04%     28.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7              29      0.69%     28.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11             96      2.29%     31.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15           415      9.90%     40.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19          2042     48.69%     89.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23           274      6.53%     96.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27            76      1.81%     97.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            35      0.83%     98.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            17      0.41%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            15      0.36%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43             2      0.05%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             7      0.17%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             1      0.02%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55             4      0.10%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             2      0.05%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63             1      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-67             1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-107            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4194                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4195                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.316091                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.294108                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.905773                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3537     84.31%     84.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              273      6.51%     90.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              237      5.65%     96.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               91      2.17%     98.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               30      0.72%     99.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.10%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                9      0.21%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                6      0.14%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                5      0.12%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.02%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4195                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                3442688                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  181888                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4380288                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 3624576                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4425344                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       785.68                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       999.65                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    827.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1009.93                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.95                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.81                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    4381821000                       # Total gap between requests
system.mem_ctrls.avgGap                      34837.18                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      2498624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       944064                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4380288                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 570225027.448633790016                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 215450151.888906449080                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 999650145.453225970268                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        41833                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        14801                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        69146                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   1332786500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    522681000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 111158415000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31859.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35313.90                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1607589.95                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.98                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            145120500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             77103015                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           217627200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          187460640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     345427680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1906425420                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         77255520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         2956419975                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        674.701220                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    183787250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    146120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   4052035750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            108192420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             57490455                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           166461960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          169827480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     345427680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1888661370                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         92167680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         2828229045                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        645.446047                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    223428500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    146120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4012419250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   6658043000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  510                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 510                       # Transaction distribution
system.iobus.trans_dist::WriteReq               19044                       # Transaction distribution
system.iobus.trans_dist::WriteResp              19044                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          122                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          816                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1778                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        37330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        37330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   39108                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          488                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          459                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         1479                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1192264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1192264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1193743                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               112000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                17500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            18706000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.4                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1358000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            97225681                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               2.2                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              796500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              543500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               47500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 102                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            51                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    285657.137142                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           51    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              51                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      6617243000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     40800000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   6658043000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       479004                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           479004                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       479004                       # number of overall hits
system.cpu.icache.overall_hits::total          479004                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        41833                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          41833                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        41833                       # number of overall misses
system.cpu.icache.overall_misses::total         41833                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   2732323500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2732323500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   2732323500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2732323500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       520837                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       520837                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       520837                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       520837                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.080319                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.080319                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.080319                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.080319                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65315.026415                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65315.026415                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65315.026415                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65315.026415                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        41832                       # number of writebacks
system.cpu.icache.writebacks::total             41832                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        41833                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        41833                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        41833                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        41833                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   2690490500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2690490500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   2690490500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2690490500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.080319                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.080319                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.080319                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.080319                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 64315.026415                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64315.026415                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 64315.026415                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64315.026415                       # average overall mshr miss latency
system.cpu.icache.replacements                  41832                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       479004                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          479004                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        41833                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         41833                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   2732323500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2732323500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       520837                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       520837                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.080319                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.080319                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65315.026415                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65315.026415                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        41833                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        41833                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   2690490500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2690490500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.080319                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.080319                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 64315.026415                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64315.026415                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   6658043000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.997486                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              551357                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             41832                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             13.180269                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.997486                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999995                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999995                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          115                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          269                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          128                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1083507                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1083507                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   6658043000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       380858                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           380858                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       380858                       # number of overall hits
system.cpu.dcache.overall_hits::total          380858                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        21756                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          21756                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        21756                       # number of overall misses
system.cpu.dcache.overall_misses::total         21756                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1440905000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1440905000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1440905000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1440905000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       402614                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       402614                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       402614                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       402614                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.054037                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.054037                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.054037                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.054037                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 66230.235337                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66230.235337                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 66230.235337                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66230.235337                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         8729                       # number of writebacks
system.cpu.dcache.writebacks::total              8729                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         7251                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         7251                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         7251                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         7251                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        14505                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        14505                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        14505                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        14505                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          889                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          889                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    971256500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    971256500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    971256500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    971256500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     91346500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     91346500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.036027                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.036027                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.036027                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.036027                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66960.117201                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66960.117201                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66960.117201                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66960.117201                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 102751.968504                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 102751.968504                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  14803                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       233611                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          233611                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         9464                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          9464                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    679261000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    679261000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       243075                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       243075                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.038934                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.038934                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 71773.140321                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 71773.140321                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1401                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1401                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         8063                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8063                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          469                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          469                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    582955500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    582955500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     91346500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     91346500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.033171                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.033171                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72300.074414                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72300.074414                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 194768.656716                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 194768.656716                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       147247                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         147247                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        12292                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        12292                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    761644000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    761644000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       159539                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       159539                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.077047                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.077047                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61962.577286                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61962.577286                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         5850                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         5850                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         6442                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         6442                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          420                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          420                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    388301000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    388301000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.040379                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.040379                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60276.466936                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60276.466936                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         5007                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         5007                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          305                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          305                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     23516000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     23516000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         5312                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         5312                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.057417                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.057417                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 77101.639344                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 77101.639344                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          305                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          305                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     23211000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     23211000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.057417                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.057417                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 76101.639344                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76101.639344                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         5193                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         5193                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         5193                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         5193                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   6658043000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              365547                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             14803                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             24.694116                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          274                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          635                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           90                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            841041                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           841041                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2868309313500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 273946                       # Simulator instruction rate (inst/s)
host_mem_usage                                 743812                       # Number of bytes of host memory used
host_op_rate                                   273946                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1768.27                       # Real time elapsed on the host
host_tick_rate                              180806299                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   484411399                       # Number of instructions simulated
sim_ops                                     484411399                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.319715                       # Number of seconds simulated
sim_ticks                                319715107000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             19.533497                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                28363115                       # Number of BTB hits
system.cpu.branchPred.BTBLookups            145202444                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2102                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           2025805                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted         150153106                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits           10805167                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        84525934                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         73720767                       # Number of indirect misses.
system.cpu.branchPred.lookups               162482241                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 5454499                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        65234                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   478197935                       # Number of instructions committed
system.cpu.committedOps                     478197935                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.336714                       # CPI: cycles per instruction
system.cpu.discardedOps                      22419144                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                167344463                       # DTB accesses
system.cpu.dtb.data_acv                             7                       # DTB access violations
system.cpu.dtb.data_hits                    170111504                       # DTB hits
system.cpu.dtb.data_misses                       2098                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                111028352                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                    112546259                       # DTB read hits
system.cpu.dtb.read_misses                        695                       # DTB read misses
system.cpu.dtb.write_accesses                56316111                       # DTB write accesses
system.cpu.dtb.write_acv                            7                       # DTB write access violations
system.cpu.dtb.write_hits                    57565245                       # DTB write hits
system.cpu.dtb.write_misses                      1403                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                1502                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          276524616                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         124908498                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         63454959                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        74430999                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.748103                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               142120333                       # ITB accesses
system.cpu.itb.fetch_acv                          147                       # ITB acv
system.cpu.itb.fetch_hits                   142120043                       # ITB hits
system.cpu.itb.fetch_misses                       290                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                    27      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::tbi                        1      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpipl                 13615      0.26%      0.26% # number of callpals executed
system.cpu.kern.callpal::rdps                     895      0.02%      0.27% # number of callpals executed
system.cpu.kern.callpal::rti                     2123      0.04%      0.31% # number of callpals executed
system.cpu.kern.callpal::callsys                 1083      0.02%      0.33% # number of callpals executed
system.cpu.kern.callpal::rdunique             5307003     99.67%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                5324747                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    5327004                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      144                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     5804     36.02%     36.02% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      48      0.30%     36.32% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     328      2.04%     38.35% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    9934     61.65%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                16114                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      5803     48.43%     48.43% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       48      0.40%     48.83% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      328      2.74%     51.57% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     5803     48.43%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 11982                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             312236004500     97.67%     97.67% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                92656500      0.03%     97.70% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               346127500      0.11%     97.81% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              7009874000      2.19%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         319684662500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999828                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.584155                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.743577                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                2054                      
system.cpu.kern.mode_good::user                  2052                      
system.cpu.kern.mode_good::idle                     2                      
system.cpu.kern.mode_switch::kernel              2145                       # number of protection mode switches
system.cpu.kern.mode_switch::user                2052                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   5                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.957576                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.400000                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.977630                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        29909846000      9.36%      9.36% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         289685702500     90.62%     99.97% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle             89114000      0.03%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                       27                       # number of times the context was actually changed
system.cpu.numCycles                        639214041                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       144                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            21973271      4.60%      4.60% # Class of committed instruction
system.cpu.op_class_0::IntAlu               266482717     55.73%     60.32% # Class of committed instruction
system.cpu.op_class_0::IntMult                  13330      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  1304      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     6      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     2      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     60.32% # Class of committed instruction
system.cpu.op_class_0::MemRead              126747331     26.51%     86.83% # Class of committed instruction
system.cpu.op_class_0::MemWrite              57566276     12.04%     98.87% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               600      0.00%     98.87% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              582      0.00%     98.87% # Class of committed instruction
system.cpu.op_class_0::IprAccess              5412516      1.13%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                478197935                       # Class of committed instruction
system.cpu.quiesceCycles                       216173                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       564783042                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  4657152                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 567                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        570                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          140                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       687855                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1375476                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 319715107000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 319715107000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        72919                       # number of demand (read+write) misses
system.iocache.demand_misses::total             72919                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        72919                       # number of overall misses
system.iocache.overall_misses::total            72919                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   8601939312                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   8601939312                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   8601939312                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   8601939312                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        72919                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           72919                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        72919                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          72919                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117965.678520                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117965.678520                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117965.678520                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117965.678520                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           592                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   16                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs           37                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          72768                       # number of writebacks
system.iocache.writebacks::total                72768                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        72919                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        72919                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        72919                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        72919                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   4951887139                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   4951887139                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   4951887139                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   4951887139                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67909.421948                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67909.421948                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67909.421948                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67909.421948                       # average overall mshr miss latency
system.iocache.replacements                     72919                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          151                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              151                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     18992952                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     18992952                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          151                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            151                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 125781.139073                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 125781.139073                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          151                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          151                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     11442952                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     11442952                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 75781.139073                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 75781.139073                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        72768                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        72768                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   8582946360                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   8582946360                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        72768                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        72768                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117949.460752                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117949.460752                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        72768                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        72768                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   4940444187                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   4940444187                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67893.087442                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67893.087442                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 319715107000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  72935                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                72935                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               656271                       # Number of tag accesses
system.iocache.tags.data_accesses              656271                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 319715107000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 490                       # Transaction distribution
system.membus.trans_dist::ReadResp             499799                       # Transaction distribution
system.membus.trans_dist::WriteReq               1154                       # Transaction distribution
system.membus.trans_dist::WriteResp              1154                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       335695                       # Transaction distribution
system.membus.trans_dist::WritebackClean       224057                       # Transaction distribution
system.membus.trans_dist::CleanEvict           127869                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                8                       # Transaction distribution
system.membus.trans_dist::ReadExReq            115544                       # Transaction distribution
system.membus.trans_dist::ReadExResp           115544                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         224057                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        275252                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         72768                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       145850                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       145850                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       672171                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       672171                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3288                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1171943                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1175231                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1993252                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      4657920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      4657920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     28679296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     28679296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         5232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     41828608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     41833840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                75171056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              139                       # Total snoops (count)
system.membus.snoopTraffic                       8896                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            689273                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000203                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.014250                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  689133     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                     140      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              689273                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3339000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          3692880875                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy             808452                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         2103216500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.7                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 319715107000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         1195094000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.4                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 319715107000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 319715107000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 319715107000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 319715107000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 319715107000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 319715107000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 319715107000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 319715107000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 319715107000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 319715107000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 319715107000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 319715107000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 319715107000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 319715107000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 319715107000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 319715107000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 319715107000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 319715107000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 319715107000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 319715107000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 319715107000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 319715107000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 319715107000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 319715107000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 319715107000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 319715107000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 319715107000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 319715107000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       14339648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       25001280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           39341696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     14339648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      14339648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     21484480                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        21484480                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          224057                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          390645                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide           12                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              614714                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       335695                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             335695                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          44851331                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          78198619                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           2402                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             123052352                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     44851331                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         44851331                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       67198826                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             67198826                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       67198826                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         44851331                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         78198619                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          2402                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            190251179                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    558553.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    211980.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    380224.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples        12.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000631154750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        33715                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        33715                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1711585                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             526777                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      614714                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     559752                       # Number of write requests accepted
system.mem_ctrls.readBursts                    614714                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   559752                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  22498                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1199                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             32983                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             29771                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             33080                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             43005                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             25259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             36814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             19456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             34490                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             38082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             36138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            43040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            61137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            41926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            49624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            33452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            33959                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             30993                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             28404                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             33092                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             48759                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             22229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             36497                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             19035                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             35775                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             39172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             36215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            38766                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            49861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            36784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            44690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            29951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            28329                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.64                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   9155868000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2961080000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             20259918000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15460.35                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34210.35                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       226                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   351474                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  385726                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 59.35                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                69.06                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                614714                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               559752                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  536932                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   53531                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1753                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  25367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  29423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  30150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  30049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  30180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  30591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  30851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  31539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  32515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  33960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  33345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  33338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  33729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  33648                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  34209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  34330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3086                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    740                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       413576                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    178.082751                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   120.073641                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   212.353995                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       210487     50.89%     50.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       119950     29.00%     79.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        37396      9.04%     88.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        15039      3.64%     92.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         7589      1.83%     94.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4103      0.99%     95.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2572      0.62%     96.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2033      0.49%     96.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        14407      3.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       413576                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        33715                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.565268                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.681099                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            4357     12.92%     12.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15           3537     10.49%     23.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         20178     59.85%     83.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          3765     11.17%     94.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39          1366      4.05%     98.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           383      1.14%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            88      0.26%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            23      0.07%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             8      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             3      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         33715                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        33715                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.566869                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.494525                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.353509                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         33153     98.33%     98.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           437      1.30%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            45      0.13%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            11      0.03%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35            11      0.03%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39             6      0.02%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43             5      0.01%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             2      0.01%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51            10      0.03%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             6      0.02%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             7      0.02%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             2      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67             4      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71             2      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             2      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             5      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91             2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-115            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-179            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         33715                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               37901824                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1439872                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                35747328                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                39341696                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             35824128                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       118.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       111.81                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    123.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    112.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.80                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.93                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.87                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  319714479000                       # Total gap between requests
system.mem_ctrls.avgGap                     272221.14                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     13566720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     24334336                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          768                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     35747328                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 42433778.395088471472                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 76112562.300661012530                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 2402.138601476845                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 111809943.344341248274                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       224057                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       390645                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide           12                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       559752                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   7378553000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  12879956500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide      1408500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 7561507790250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32931.59                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32971.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    117375.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13508674.90                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    64.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1793189580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            953125635                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2408736120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1585668960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     25238347680.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     100260140310                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      38341008960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       170580217245                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        533.538183                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  98742714000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  10676120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 210296273000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1159685940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            616395285                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1819686120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1329972480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     25238347680.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      61706368590                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      70807343040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       162677799135                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        508.821121                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 183455576750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  10676120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 125583410250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 319715107000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  641                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 641                       # Transaction distribution
system.iobus.trans_dist::WriteReq               73922                       # Transaction distribution
system.iobus.trans_dist::WriteResp              73922                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          944                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           40                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         2304                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3288                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       145838                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       145838                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  149126                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3776                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          160                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         1296                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         5232                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      4658360                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      4658360                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  4663592                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1068500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                35000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            73070000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2134000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           380037312                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             2235500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 288                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           144                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    283829.950075                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          144    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             144                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    319599907000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    115200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 319715107000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    145224605                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        145224605                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    145224605                       # number of overall hits
system.cpu.icache.overall_hits::total       145224605                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       224056                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         224056                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       224056                       # number of overall misses
system.cpu.icache.overall_misses::total        224056                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  14879760500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  14879760500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  14879760500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  14879760500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    145448661                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    145448661                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    145448661                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    145448661                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001540                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001540                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001540                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001540                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 66410.899507                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 66410.899507                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 66410.899507                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 66410.899507                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       224057                       # number of writebacks
system.cpu.icache.writebacks::total            224057                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       224056                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       224056                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       224056                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       224056                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  14655703500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  14655703500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  14655703500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  14655703500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001540                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001540                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001540                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001540                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 65410.895044                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 65410.895044                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 65410.895044                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 65410.895044                       # average overall mshr miss latency
system.cpu.icache.replacements                 224057                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    145224605                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       145224605                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       224056                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        224056                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  14879760500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  14879760500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    145448661                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    145448661                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001540                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001540                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 66410.899507                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 66410.899507                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       224056                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       224056                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  14655703500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  14655703500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001540                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001540                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 65410.895044                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 65410.895044                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 319715107000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           145456840                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            224569                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            647.715580                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           97                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          105                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          295                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         291121379                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        291121379                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 319715107000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    153176335                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        153176335                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    153176335                       # number of overall hits
system.cpu.dcache.overall_hits::total       153176335                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       485298                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         485298                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       485298                       # number of overall misses
system.cpu.dcache.overall_misses::total        485298                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  31301590000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  31301590000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  31301590000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  31301590000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    153661633                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    153661633                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    153661633                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    153661633                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003158                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003158                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003158                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003158                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64499.730063                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64499.730063                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64499.730063                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64499.730063                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       262927                       # number of writebacks
system.cpu.dcache.writebacks::total            262927                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        97334                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        97334                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        97334                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        97334                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       387964                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       387964                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       387964                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       387964                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1644                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1644                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  24956183000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  24956183000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  24956183000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  24956183000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     76384000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     76384000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002525                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002525                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002525                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002525                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64326.027673                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64326.027673                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64326.027673                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64326.027673                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 46462.287105                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 46462.287105                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 390645                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    106465014                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       106465014                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       272904                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        272904                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  18515373500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  18515373500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    106737918                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    106737918                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002557                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002557                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67845.738795                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67845.738795                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          492                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          492                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       272412                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       272412                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          490                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          490                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  18210213000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  18210213000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     76384000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     76384000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002552                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002552                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66848.057354                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66848.057354                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 155885.714286                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 155885.714286                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     46711321                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       46711321                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       212394                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       212394                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  12786216500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  12786216500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     46923715                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     46923715                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004526                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004526                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60200.459994                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60200.459994                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        96842                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        96842                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       115552                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       115552                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1154                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1154                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   6745970000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6745970000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002463                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002463                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58380.382858                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58380.382858                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     10633242                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     10633242                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         2696                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         2696                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    214161500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    214161500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     10635938                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     10635938                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000253                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000253                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 79436.758160                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 79436.758160                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            7                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            7                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         2689                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         2689                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    210914500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    210914500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000253                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000253                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 78436.035701                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 78436.035701                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     10635916                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     10635916                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     10635916                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     10635916                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 319715107000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           174908784                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            391669                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            446.572958                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          133                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          521                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          346                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         350257619                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        350257619                       # Number of data accesses

---------- End Simulation Statistics   ----------
