Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Mar  6 18:37:47 2020
| Host         : LAPTOP-RVVOIP55 running 64-bit major release  (build 9200)
| Command      : report_utilization -file zusys_wrapper_utilization_placed.rpt -pb zusys_wrapper_utilization_placed.pb
| Design       : zusys_wrapper
| Device       : xczu2cgsfvc784-1
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs                   | 5954 |     0 |     47232 | 12.61 |
|   LUT as Logic             | 5419 |     0 |     47232 | 11.47 |
|   LUT as Memory            |  535 |     0 |     28800 |  1.86 |
|     LUT as Distributed RAM |  240 |     0 |           |       |
|     LUT as Shift Register  |  295 |     0 |           |       |
| CLB Registers              | 6839 |     0 |     94464 |  7.24 |
|   Register as Flip Flop    | 6839 |     0 |     94464 |  7.24 |
|   Register as Latch        |    0 |     0 |     94464 |  0.00 |
| CARRY8                     |   27 |     0 |      8820 |  0.31 |
| F7 Muxes                   |  138 |     0 |     35280 |  0.39 |
| F8 Muxes                   |    0 |     0 |     17640 |  0.00 |
| F9 Muxes                   |    0 |     0 |      8820 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 112   |          Yes |           - |          Set |
| 408   |          Yes |           - |        Reset |
| 153   |          Yes |         Set |            - |
| 6166  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| CLB                                        | 1278 |     0 |      8820 | 14.49 |
|   CLBL                                     |  799 |     0 |           |       |
|   CLBM                                     |  479 |     0 |           |       |
| LUT as Logic                               | 5419 |     0 |     47232 | 11.47 |
|   using O5 output only                     |  185 |       |           |       |
|   using O6 output only                     | 3813 |       |           |       |
|   using O5 and O6                          | 1421 |       |           |       |
| LUT as Memory                              |  535 |     0 |     28800 |  1.86 |
|   LUT as Distributed RAM                   |  240 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |    0 |       |           |       |
|     using O5 and O6                        |  240 |       |           |       |
|   LUT as Shift Register                    |  295 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |  294 |       |           |       |
|     using O5 and O6                        |    1 |       |           |       |
| CLB Registers                              | 6839 |     0 |     94464 |  7.24 |
|   Register driven from within the CLB      | 3460 |       |           |       |
|   Register driven from outside the CLB     | 3379 |       |           |       |
|     LUT in front of the register is unused | 2390 |       |           |       |
|     LUT in front of the register is used   |  989 |       |           |       |
| Unique Control Sets                        |  381 |       |     17640 |  2.16 |
+--------------------------------------------+------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |   32 |     0 |       150 | 21.33 |
|   RAMB36/FIFO*    |   32 |     0 |       150 | 21.33 |
|     RAMB36E2 only |   32 |       |           |       |
|   RAMB18          |    0 |     0 |       300 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |    5 |     0 |       240 |  2.08 |
|   DSP48E2 only |    5 |       |           |       |
+----------------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |   46 |    46 |       252 | 18.25 |
| HPIOB_M          |   23 |    23 |        72 | 31.94 |
|   INPUT          |    3 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |   20 |       |           |       |
| HPIOB_S          |   23 |    23 |        72 | 31.94 |
|   INPUT          |    2 |       |           |       |
|   OUTPUT         |    1 |       |           |       |
|   BIDIR          |   20 |       |           |       |
| HDIOB_M          |    0 |     0 |        48 |  0.00 |
| HDIOB_S          |    0 |     0 |        48 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |        12 |  0.00 |
| HPIOBDIFFINBUF   |    1 |     1 |        72 |  1.39 |
|   DIFFINBUF      |    1 |     1 |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |        72 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        24 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       156 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        24 |  0.00 |
| RIU_OR           |    0 |     0 |        12 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    4 |     0 |       196 |  2.04 |
|   BUFGCE             |    3 |     0 |        88 |  3.41 |
|   BUFGCE_DIV         |    0 |     0 |        12 |  0.00 |
|   BUFG_PS            |    1 |     0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |        24 |  0.00 |
| PLL                  |    0 |     0 |         6 |  0.00 |
| MMCM                 |    0 |     0 |         3 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------+------+-------+-----------+--------+
| Site Type | Used | Fixed | Available |  Util% |
+-----------+------+-------+-----------+--------+
| PS8       |    1 |     0 |         1 | 100.00 |
| SYSMONE4  |    0 |     0 |         1 |   0.00 |
+-----------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    2 |     0 |         4 | 50.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+-----------+------+---------------------+
|  Ref Name | Used | Functional Category |
+-----------+------+---------------------+
| FDRE      | 6166 |            Register |
| LUT6      | 1812 |                 CLB |
| LUT5      | 1389 |                 CLB |
| LUT4      | 1322 |                 CLB |
| LUT3      | 1307 |                 CLB |
| LUT2      |  858 |                 CLB |
| RAMD32    |  444 |                 CLB |
| FDCE      |  408 |            Register |
| SRLC32E   |  205 |                 CLB |
| FDSE      |  153 |            Register |
| LUT1      |  152 |                 CLB |
| MUXF7     |  138 |                 CLB |
| FDPE      |  112 |            Register |
| SRL16E    |   91 |                 CLB |
| IBUFCTRL  |   44 |              Others |
| INBUF     |   43 |                 I/O |
| OBUFT     |   40 |                 I/O |
| RAMS32    |   36 |                 CLB |
| RAMB36E2  |   32 |           Block Ram |
| CARRY8    |   27 |                 CLB |
| DSP48E2   |    5 |          Arithmetic |
| BUFGCE    |    3 |               Clock |
| BSCANE2   |    2 |       Configuration |
| PS8       |    1 |            Advanced |
| OBUF      |    1 |                 I/O |
| DIFFINBUF |    1 |                 I/O |
| BUFG_PS   |    1 |               Clock |
+-----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-------------------------------+------+
|            Ref Name           | Used |
+-------------------------------+------+
| zusys_zynq_ultra_ps_e_0_0     |    1 |
| zusys_xbar_0                  |    1 |
| zusys_vio_0_0                 |    1 |
| zusys_util_ds_buf_0_0         |    1 |
| zusys_s02_mmu_0               |    1 |
| zusys_s01_mmu_0               |    1 |
| zusys_rst_ps8_0_99M_1         |    1 |
| zusys_microblaze_0_axi_intc_0 |    1 |
| zusys_microblaze_0_0          |    1 |
| zusys_mdm_1_0                 |    1 |
| zusys_lmb_bram_0              |    1 |
| zusys_labtools_fmeter_0_0     |    1 |
| zusys_ilmb_v10_0              |    1 |
| zusys_ilmb_bram_if_cntlr_0    |    1 |
| zusys_dlmb_v10_0              |    1 |
| zusys_dlmb_bram_if_cntlr_0    |    1 |
| zusys_axi_gpio_0_0            |    1 |
| zusys_auto_us_2               |    1 |
| zusys_auto_us_1               |    1 |
| zusys_auto_us_0               |    1 |
| zusys_auto_pc_3               |    1 |
| zusys_auto_pc_2               |    1 |
| zusys_auto_pc_1               |    1 |
| zusys_auto_pc_0               |    1 |
| zusys_auto_ds_1               |    1 |
| zusys_auto_ds_0               |    1 |
| dbg_hub                       |    1 |
+-------------------------------+------+


