'\" t
.nh
.TH "X86-CLI" "7" "December 2023" "Intel" "Intel x86-64 ISA Manual"
.SH NAME
CLI - CLEAR INTERRUPT FLAG
.TS
allbox;
l l l l l l 
l l l l l l .
\fBOpcode\fP	\fBInstruction\fP	\fBOp/En\fP	\fB64-bit Mode\fP	\fBCompat/Leg Mode\fP	\fBDescription\fP
FA	CLI	ZO	Valid	Valid	T{
Clear interrupt flag; interrupts disabled when interrupt flag cleared.
T}
.TE

.SH INSTRUCTION OPERAND ENCODING
.TS
allbox;
l l l l l 
l l l l l .
\fBOp/En\fP	\fBOperand 1\fP	\fBOperand 2\fP	\fBOperand 3\fP	\fBOperand 4\fP
ZO	N/A	N/A	N/A	N/A
.TE

.SH DESCRIPTION
In most cases, CLI clears the IF flag in the EFLAGS register and no
other flags are affected. Clearing the IF flag causes the processor to
ignore maskable external interrupts. The IF flag and the CLI and STI
instruction have no effect on the generation of exceptions and NMI
interrupts.

.PP
Operation is different in two modes defined as follows:
.IP \(bu 2
\fBPVI mode\fP (protected-mode virtual interrupts): CR0.PE = 1,
EFLAGS.VM = 0, CPL = 3, and CR4.PVI = 1;
.IP \(bu 2
\fBVME mode\fP (virtual-8086 mode extensions): CR0.PE = 1, EFLAGS.VM =
1, and CR4.VME = 1.

.PP
If IOPL &lt; 3 and either VME mode or PVI mode is active, CLI clears the
VIF flag in the EFLAGS register, leaving IF unaffected.

.PP
Table 3-7
\[la]cli.html#tbl\-3\-7\[ra] indicates the action of the CLI
instruction depending on the processor operating mode, IOPL, and CPL.

.PP
.RS

.PP
1\&. X = This setting has no effect on instruction operation.

.PP
2\&. For this table, “protected mode” applies whenever CR0.PE = 1 and
EFLAGS.VM = 0; it includes compatibility mode and 64-bit mode.

.PP
3\&. PVI mode and virtual-8086 mode each imply CPL = 3.

.RE

.SH OPERATION
.EX
IF CR0.PE = 0
    THEN IF := 0; (* Reset Interrupt Flag *)
    ELSE
        IF IOPL ≥ CPL (* CPL = 3 if EFLAGS.VM = 1 *)
            THEN IF := 0; (* Reset Interrupt Flag *)
            ELSE
                IF VME mode OR PVI mode
                    THEN VIF := 0; (* Reset Virtual Interrupt Flag *)
                    ELSE #GP(0);
                FI;
        FI;
FI;
.EE

.SH FLAGS AFFECTED
Either the IF flag or the VIF flag is cleared to 0. Other flags are
unaffected.

.SH PROTECTED MODE EXCEPTIONS
.TS
allbox;
l l 
l l .
\fB\fP	\fB\fP
#GP(0)	T{
If CPL is greater than IOPL and PVI mode is not active.
T}
	T{
If CPL is greater than IOPL and less than 3.
T}
#UD	If the LOCK prefix is used.
.TE

.SH REAL-ADDRESS MODE EXCEPTIONS
.TS
allbox;
l l 
l l .
\fB\fP	\fB\fP
#UD	If the LOCK prefix is used.
.TE

.SH VIRTUAL-8086 MODE EXCEPTIONS
.TS
allbox;
l l 
l l .
\fB\fP	\fB\fP
#GP(0)	T{
If IOPL is less than 3 and VME mode is not active.
T}
#UD	If the LOCK prefix is used.
.TE

.SH COMPATIBILITY MODE EXCEPTIONS
Same exceptions as in protected mode.

.SH 64-BIT MODE EXCEPTIONS
Same exceptions as in protected mode.

.SH COLOPHON
This UNOFFICIAL, mechanically-separated, non-verified reference is
provided for convenience, but it may be
incomplete or
broken in various obvious or non-obvious ways.
Refer to Intel® 64 and IA-32 Architectures Software Developer’s
Manual
\[la]https://software.intel.com/en\-us/download/intel\-64\-and\-ia\-32\-architectures\-sdm\-combined\-volumes\-1\-2a\-2b\-2c\-2d\-3a\-3b\-3c\-3d\-and\-4\[ra]
for anything serious.

.br
This page is generated by scripts; therefore may contain visual or semantical bugs. Please report them (or better, fix them) on https://github.com/MrQubo/x86-manpages.
