// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2.1 (64-bit)
// Version: 2021.2.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ldpcDec_colUpdate_ch_Pipeline_VITIS_LOOP_531_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        sub_ln232,
        l_address0,
        l_ce0,
        l_q0,
        sub_ln534,
        a_address0,
        a_ce0,
        a_we0,
        a_d0,
        a_address1,
        a_ce1,
        a_q1
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [14:0] sub_ln232;
output  [15:0] l_address0;
output   l_ce0;
input  [5:0] l_q0;
input  [14:0] sub_ln534;
output  [16:0] a_address0;
output   a_ce0;
output   a_we0;
output  [5:0] a_d0;
output  [16:0] a_address1;
output   a_ce1;
input  [5:0] a_q1;

reg ap_idle;
reg l_ce0;
reg a_ce0;
reg a_we0;
reg a_ce1;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln531_fu_112_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
reg   [16:0] a_addr_reg_241;
wire  signed [63:0] sext_ln232_26_fu_134_p1;
wire    ap_block_pp0_stage0;
wire  signed [63:0] sext_ln534_fu_145_p1;
reg   [7:0] i_fu_50;
wire   [7:0] add_ln531_fu_118_p2;
wire    ap_loop_init;
reg   [7:0] ap_sig_allocacmp_i_8;
wire  signed [15:0] sub_ln232_cast_fu_100_p1;
wire   [15:0] zext_ln232_fu_124_p1;
wire   [15:0] add_ln232_fu_128_p2;
wire  signed [15:0] sub_ln534_cast_fu_96_p1;
wire   [15:0] add_ln534_fu_139_p2;
wire  signed [5:0] sext_ln232_23_fu_159_p0;
wire  signed [6:0] sext_ln232_fu_155_p1;
wire  signed [6:0] sext_ln232_23_fu_159_p1;
wire   [6:0] ret_fu_163_p2;
wire  signed [5:0] sext_ln232_25_fu_173_p0;
wire  signed [7:0] sext_ln232_24_fu_169_p1;
wire  signed [7:0] sext_ln232_25_fu_173_p1;
wire   [7:0] ret_3_fu_177_p2;
wire   [2:0] tmp_fu_183_p4;
wire   [0:0] icmp_ln1080_fu_193_p2;
wire   [7:0] s_V_1_fu_199_p3;
wire   [0:0] icmp_ln1072_fu_207_p2;
wire   [5:0] trunc_ln70_fu_213_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_done_reg = 1'b0;
end

ldpcDec_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln531_fu_112_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_fu_50 <= add_ln531_fu_118_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_50 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln531_fu_112_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        a_addr_reg_241 <= sext_ln534_fu_145_p1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        a_ce0 = 1'b1;
    end else begin
        a_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        a_ce1 = 1'b1;
    end else begin
        a_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        a_we0 = 1'b1;
    end else begin
        a_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln531_fu_112_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_8 = 8'd0;
    end else begin
        ap_sig_allocacmp_i_8 = i_fu_50;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        l_ce0 = 1'b1;
    end else begin
        l_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_address0 = a_addr_reg_241;

assign a_address1 = sext_ln534_fu_145_p1;

assign a_d0 = ((icmp_ln1072_fu_207_p2[0:0] == 1'b1) ? 6'd32 : trunc_ln70_fu_213_p1);

assign add_ln232_fu_128_p2 = ($signed(sub_ln232_cast_fu_100_p1) + $signed(zext_ln232_fu_124_p1));

assign add_ln531_fu_118_p2 = (ap_sig_allocacmp_i_8 + 8'd1);

assign add_ln534_fu_139_p2 = ($signed(sub_ln534_cast_fu_96_p1) + $signed(zext_ln232_fu_124_p1));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign icmp_ln1072_fu_207_p2 = (($signed(s_V_1_fu_199_p3) < $signed(8'd224)) ? 1'b1 : 1'b0);

assign icmp_ln1080_fu_193_p2 = (($signed(tmp_fu_183_p4) > $signed(3'd0)) ? 1'b1 : 1'b0);

assign icmp_ln531_fu_112_p2 = ((ap_sig_allocacmp_i_8 == 8'd160) ? 1'b1 : 1'b0);

assign l_address0 = sext_ln232_26_fu_134_p1;

assign ret_3_fu_177_p2 = ($signed(sext_ln232_24_fu_169_p1) - $signed(sext_ln232_25_fu_173_p1));

assign ret_fu_163_p2 = ($signed(sext_ln232_fu_155_p1) + $signed(sext_ln232_23_fu_159_p1));

assign s_V_1_fu_199_p3 = ((icmp_ln1080_fu_193_p2[0:0] == 1'b1) ? 8'd31 : ret_3_fu_177_p2);

assign sext_ln232_23_fu_159_p0 = a_q1;

assign sext_ln232_23_fu_159_p1 = sext_ln232_23_fu_159_p0;

assign sext_ln232_24_fu_169_p1 = $signed(ret_fu_163_p2);

assign sext_ln232_25_fu_173_p0 = a_q1;

assign sext_ln232_25_fu_173_p1 = sext_ln232_25_fu_173_p0;

assign sext_ln232_26_fu_134_p1 = $signed(add_ln232_fu_128_p2);

assign sext_ln232_fu_155_p1 = $signed(l_q0);

assign sext_ln534_fu_145_p1 = $signed(add_ln534_fu_139_p2);

assign sub_ln232_cast_fu_100_p1 = $signed(sub_ln232);

assign sub_ln534_cast_fu_96_p1 = $signed(sub_ln534);

assign tmp_fu_183_p4 = {{ret_3_fu_177_p2[7:5]}};

assign trunc_ln70_fu_213_p1 = s_V_1_fu_199_p3[5:0];

assign zext_ln232_fu_124_p1 = ap_sig_allocacmp_i_8;

endmodule //ldpcDec_colUpdate_ch_Pipeline_VITIS_LOOP_531_1
