/*
 * stm32f466xx.h
 *
 *  Created on: Sep 14, 2021
 *      Author: alpha_arslan
 */

#ifndef INC_STM32F466XX_H_
#define INC_STM32F466XX_H_

/*
 * Flash and SRAM base addresses
 */

#define		FLASH_BASEADDR		0x08000000UL
#define		SRAM1_BASEADDR		0x20000000UL
#define 	SRAM				SRAM1_BASEADDR
#define 	SRAM2_BASEADDR		0x2001C000UL
#define 	ROM					0x1FFF0000UL



#endif /* INC_STM32F466XX_H_ */
