<<<<<<< HEAD
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1505730161897 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1505730161902 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 18 11:22:41 2017 " "Processing started: Mon Sep 18 11:22:41 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1505730161902 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1505730161902 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off film_scanner -c film_scanner " "Command: quartus_map --read_settings_files=on --write_settings_files=off film_scanner -c film_scanner" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1505730161902 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1505730162221 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../stepper.sv " "Can't analyze file -- file ../stepper.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1505730171870 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../control.sv " "Can't analyze file -- file ../control.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1505730171873 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../ccd_timings_new.sv " "Can't analyze file -- file ../ccd_timings_new.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1505730171876 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "usb_ft232h.sv(81) " "Verilog HDL warning at usb_ft232h.sv(81): extended using \"x\" or \"z\"" {  } { { "../usb_ft232h.sv" "" { Text "D:/FilmScannerFPGA/usb_ft232h.sv" 81 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1505730171877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/filmscannerfpga/usb_ft232h.sv 1 1 " "Found 1 design units, including 1 entities, in source file /filmscannerfpga/usb_ft232h.sv" { { "Info" "ISGN_ENTITY_NAME" "1 usb_ft232h " "Found entity 1: usb_ft232h" {  } { { "../usb_ft232h.sv" "" { Text "D:/FilmScannerFPGA/usb_ft232h.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1505730171879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1505730171879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/filmscannerfpga/dac.sv 1 1 " "Found 1 design units, including 1 entities, in source file /filmscannerfpga/dac.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dac " "Found entity 1: dac" {  } { { "../dac.sv" "" { Text "D:/FilmScannerFPGA/dac.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1505730171881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1505730171881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/filmscannerfpga/ccd_timing.sv 1 1 " "Found 1 design units, including 1 entities, in source file /filmscannerfpga/ccd_timing.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ccd_timing " "Found entity 1: ccd_timing" {  } { { "../ccd_timing.sv" "" { Text "D:/FilmScannerFPGA/ccd_timing.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1505730171882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1505730171882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/filmscannerfpga/film_scanner.sv 1 1 " "Found 1 design units, including 1 entities, in source file /filmscannerfpga/film_scanner.sv" { { "Info" "ISGN_ENTITY_NAME" "1 film_scanner " "Found entity 1: film_scanner" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1505730171884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1505730171884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_80.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_80.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_80 " "Found entity 1: pll_80" {  } { { "pll_80.v" "" { Text "D:/FilmScannerFPGA/quartus/pll_80.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1505730171886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1505730171886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pix_data_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file pix_data_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 pix_data_fifo " "Found entity 1: pix_data_fifo" {  } { { "pix_data_fifo.v" "" { Text "D:/FilmScannerFPGA/quartus/pix_data_fifo.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1505730171887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1505730171887 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "film_scanner " "Elaborating entity \"film_scanner\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1505730171959 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pix_clk film_scanner.sv(70) " "Verilog HDL or VHDL warning at film_scanner.sv(70): object \"pix_clk\" assigned a value but never read" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1505730171960 "|film_scanner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "en 0 film_scanner.sv(60) " "Net \"en\" at film_scanner.sv(60) has no driver or initial value, using a default initial value '0'" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 60 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1505730171960 "|film_scanner"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "mtr_m film_scanner.sv(35) " "Output port \"mtr_m\" at film_scanner.sv(35) has no driver" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1505730171960 "|film_scanner"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led film_scanner.sv(57) " "Output port \"led\" at film_scanner.sv(57) has no driver" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 57 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1505730171960 "|film_scanner"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led_pwm film_scanner.sv(7) " "Output port \"led_pwm\" at film_scanner.sv(7) has no driver" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1505730171960 "|film_scanner"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "mtr_nen film_scanner.sv(28) " "Output port \"mtr_nen\" at film_scanner.sv(28) has no driver" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1505730171961 "|film_scanner"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "mtr_step film_scanner.sv(29) " "Output port \"mtr_step\" at film_scanner.sv(29) has no driver" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1505730171961 "|film_scanner"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "mtr_nrst film_scanner.sv(30) " "Output port \"mtr_nrst\" at film_scanner.sv(30) has no driver" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1505730171961 "|film_scanner"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "mtr_slp film_scanner.sv(31) " "Output port \"mtr_slp\" at film_scanner.sv(31) has no driver" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1505730171961 "|film_scanner"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "mtr_decay film_scanner.sv(32) " "Output port \"mtr_decay\" at film_scanner.sv(32) has no driver" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1505730171961 "|film_scanner"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "mtr_dir film_scanner.sv(33) " "Output port \"mtr_dir\" at film_scanner.sv(33) has no driver" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1505730171961 "|film_scanner"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_80 pll_80:pll_80_inst " "Elaborating entity \"pll_80\" for hierarchy \"pll_80:pll_80_inst\"" {  } { { "../film_scanner.sv" "pll_80_inst" { Text "D:/FilmScannerFPGA/film_scanner.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730171967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_80:pll_80_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_80:pll_80_inst\|altpll:altpll_component\"" {  } { { "pll_80.v" "altpll_component" { Text "D:/FilmScannerFPGA/quartus/pll_80.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730171997 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_80:pll_80_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_80:pll_80_inst\|altpll:altpll_component\"" {  } { { "pll_80.v" "" { Text "D:/FilmScannerFPGA/quartus/pll_80.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505730172001 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_80:pll_80_inst\|altpll:altpll_component " "Instantiated megafunction \"pll_80:pll_80_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 8 " "Parameter \"clk0_multiply_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 10000 " "Parameter \"inclk0_input_frequency\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_80 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_80\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172006 ""}  } { { "pll_80.v" "" { Text "D:/FilmScannerFPGA/quartus/pll_80.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1505730172006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_80_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_80_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_80_altpll " "Found entity 1: pll_80_altpll" {  } { { "db/pll_80_altpll.v" "" { Text "D:/FilmScannerFPGA/quartus/db/pll_80_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1505730172057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1505730172057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_80_altpll pll_80:pll_80_inst\|altpll:altpll_component\|pll_80_altpll:auto_generated " "Elaborating entity \"pll_80_altpll\" for hierarchy \"pll_80:pll_80_inst\|altpll:altpll_component\|pll_80_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ccd_timing ccd_timing:ccd0 " "Elaborating entity \"ccd_timing\" for hierarchy \"ccd_timing:ccd0\"" {  } { { "../film_scanner.sv" "ccd0" { Text "D:/FilmScannerFPGA/film_scanner.sv" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172060 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start_cntr ccd_timing.sv(139) " "Verilog HDL or VHDL warning at ccd_timing.sv(139): object \"start_cntr\" assigned a value but never read" {  } { { "../ccd_timing.sv" "" { Text "D:/FilmScannerFPGA/ccd_timing.sv" 139 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1505730172062 "|film_scanner|ccd_timing:ccd0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ccd_timing.sv(66) " "Verilog HDL assignment warning at ccd_timing.sv(66): truncated value with size 32 to match size of target (1)" {  } { { "../ccd_timing.sv" "" { Text "D:/FilmScannerFPGA/ccd_timing.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1505730172062 "|film_scanner|ccd_timing:ccd0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ccd_timing.sv(171) " "Verilog HDL assignment warning at ccd_timing.sv(171): truncated value with size 32 to match size of target (1)" {  } { { "../ccd_timing.sv" "" { Text "D:/FilmScannerFPGA/ccd_timing.sv" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1505730172062 "|film_scanner|ccd_timing:ccd0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ccd_timing.sv(172) " "Verilog HDL assignment warning at ccd_timing.sv(172): truncated value with size 32 to match size of target (1)" {  } { { "../ccd_timing.sv" "" { Text "D:/FilmScannerFPGA/ccd_timing.sv" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1505730172062 "|film_scanner|ccd_timing:ccd0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ccd_timing.sv(186) " "Verilog HDL assignment warning at ccd_timing.sv(186): truncated value with size 32 to match size of target (1)" {  } { { "../ccd_timing.sv" "" { Text "D:/FilmScannerFPGA/ccd_timing.sv" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1505730172062 "|film_scanner|ccd_timing:ccd0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 ccd_timing.sv(202) " "Verilog HDL assignment warning at ccd_timing.sv(202): truncated value with size 32 to match size of target (14)" {  } { { "../ccd_timing.sv" "" { Text "D:/FilmScannerFPGA/ccd_timing.sv" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1505730172062 "|film_scanner|ccd_timing:ccd0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ccd_timing.sv(205) " "Verilog HDL assignment warning at ccd_timing.sv(205): truncated value with size 32 to match size of target (8)" {  } { { "../ccd_timing.sv" "" { Text "D:/FilmScannerFPGA/ccd_timing.sv" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1505730172062 "|film_scanner|ccd_timing:ccd0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dac dac:dac0 " "Elaborating entity \"dac\" for hierarchy \"dac:dac0\"" {  } { { "../film_scanner.sv" "dac0" { Text "D:/FilmScannerFPGA/film_scanner.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172062 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 dac.sv(50) " "Verilog HDL assignment warning at dac.sv(50): truncated value with size 32 to match size of target (5)" {  } { { "../dac.sv" "" { Text "D:/FilmScannerFPGA/dac.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1505730172064 "|film_scanner|dac:dac0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dac.sv(89) " "Verilog HDL assignment warning at dac.sv(89): truncated value with size 32 to match size of target (8)" {  } { { "../dac.sv" "" { Text "D:/FilmScannerFPGA/dac.sv" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1505730172065 "|film_scanner|dac:dac0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 dac.sv(107) " "Verilog HDL assignment warning at dac.sv(107): truncated value with size 48 to match size of target (24)" {  } { { "../dac.sv" "" { Text "D:/FilmScannerFPGA/dac.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1505730172065 "|film_scanner|dac:dac0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 dac.sv(108) " "Verilog HDL assignment warning at dac.sv(108): truncated value with size 48 to match size of target (24)" {  } { { "../dac.sv" "" { Text "D:/FilmScannerFPGA/dac.sv" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1505730172065 "|film_scanner|dac:dac0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dac.sv(120) " "Verilog HDL assignment warning at dac.sv(120): truncated value with size 32 to match size of target (8)" {  } { { "../dac.sv" "" { Text "D:/FilmScannerFPGA/dac.sv" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1505730172065 "|film_scanner|dac:dac0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 dac.sv(133) " "Verilog HDL assignment warning at dac.sv(133): truncated value with size 32 to match size of target (5)" {  } { { "../dac.sv" "" { Text "D:/FilmScannerFPGA/dac.sv" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1505730172065 "|film_scanner|dac:dac0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dac.sv(177) " "Verilog HDL assignment warning at dac.sv(177): truncated value with size 32 to match size of target (8)" {  } { { "../dac.sv" "" { Text "D:/FilmScannerFPGA/dac.sv" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1505730172065 "|film_scanner|dac:dac0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dac.sv(188) " "Verilog HDL assignment warning at dac.sv(188): truncated value with size 32 to match size of target (8)" {  } { { "../dac.sv" "" { Text "D:/FilmScannerFPGA/dac.sv" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1505730172065 "|film_scanner|dac:dac0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dac.sv(198) " "Verilog HDL assignment warning at dac.sv(198): truncated value with size 32 to match size of target (8)" {  } { { "../dac.sv" "" { Text "D:/FilmScannerFPGA/dac.sv" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1505730172065 "|film_scanner|dac:dac0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 dac.sv(211) " "Verilog HDL assignment warning at dac.sv(211): truncated value with size 32 to match size of target (5)" {  } { { "../dac.sv" "" { Text "D:/FilmScannerFPGA/dac.sv" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1505730172065 "|film_scanner|dac:dac0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dac.sv(255) " "Verilog HDL assignment warning at dac.sv(255): truncated value with size 32 to match size of target (8)" {  } { { "../dac.sv" "" { Text "D:/FilmScannerFPGA/dac.sv" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1505730172065 "|film_scanner|dac:dac0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_ft232h usb_ft232h:usb0 " "Elaborating entity \"usb_ft232h\" for hierarchy \"usb_ft232h:usb0\"" {  } { { "../film_scanner.sv" "usb0" { Text "D:/FilmScannerFPGA/film_scanner.sv" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo usb_ft232h:usb0\|dcfifo:txfifo " "Elaborating entity \"dcfifo\" for hierarchy \"usb_ft232h:usb0\|dcfifo:txfifo\"" {  } { { "../usb_ft232h.sv" "txfifo" { Text "D:/FilmScannerFPGA/usb_ft232h.sv" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172125 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "usb_ft232h:usb0\|dcfifo:txfifo " "Elaborated megafunction instantiation \"usb_ft232h:usb0\|dcfifo:txfifo\"" {  } { { "../usb_ft232h.sv" "" { Text "D:/FilmScannerFPGA/usb_ft232h.sv" 106 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505730172126 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "usb_ft232h:usb0\|dcfifo:txfifo " "Instantiated megafunction \"usb_ft232h:usb0\|dcfifo:txfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 11 " "Parameter \"rdsync_delaypipe\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch ON " "Parameter \"read_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 11 " "Parameter \"wrsync_delaypipe\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172127 ""}  } { { "../usb_ft232h.sv" "" { Text "D:/FilmScannerFPGA/usb_ft232h.sv" 106 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1505730172127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_brk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_brk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_brk1 " "Found entity 1: dcfifo_brk1" {  } { { "db/dcfifo_brk1.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/dcfifo_brk1.tdf" 45 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1505730172175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1505730172175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_brk1 usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated " "Elaborating entity \"dcfifo_brk1\" for hierarchy \"usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_6ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_6ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_6ib " "Found entity 1: a_gray2bin_6ib" {  } { { "db/a_gray2bin_6ib.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/a_gray2bin_6ib.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1505730172185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1505730172185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_6ib usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\|a_gray2bin_6ib:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_6ib\" for hierarchy \"usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\|a_gray2bin_6ib:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_brk1.tdf" "wrptr_g_gray2bin" { Text "D:/FilmScannerFPGA/quartus/db/dcfifo_brk1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_577.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_577.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_577 " "Found entity 1: a_graycounter_577" {  } { { "db/a_graycounter_577.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/a_graycounter_577.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1505730172232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1505730172232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_577 usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\|a_graycounter_577:rdptr_g1p " "Elaborating entity \"a_graycounter_577\" for hierarchy \"usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\|a_graycounter_577:rdptr_g1p\"" {  } { { "db/dcfifo_brk1.tdf" "rdptr_g1p" { Text "D:/FilmScannerFPGA/quartus/db/dcfifo_brk1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_1lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_1lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_1lc " "Found entity 1: a_graycounter_1lc" {  } { { "db/a_graycounter_1lc.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/a_graycounter_1lc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1505730172278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1505730172278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_1lc usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\|a_graycounter_1lc:wrptr_g1p " "Elaborating entity \"a_graycounter_1lc\" for hierarchy \"usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\|a_graycounter_1lc:wrptr_g1p\"" {  } { { "db/dcfifo_brk1.tdf" "wrptr_g1p" { Text "D:/FilmScannerFPGA/quartus/db/dcfifo_brk1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0h31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0h31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0h31 " "Found entity 1: altsyncram_0h31" {  } { { "db/altsyncram_0h31.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/altsyncram_0h31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1505730172326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1505730172326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0h31 usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\|altsyncram_0h31:fifo_ram " "Elaborating entity \"altsyncram_0h31\" for hierarchy \"usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\|altsyncram_0h31:fifo_ram\"" {  } { { "db/dcfifo_brk1.tdf" "fifo_ram" { Text "D:/FilmScannerFPGA/quartus/db/dcfifo_brk1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3dc " "Found entity 1: dffpipe_3dc" {  } { { "db/dffpipe_3dc.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/dffpipe_3dc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1505730172336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1505730172336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3dc usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\|dffpipe_3dc:rdaclr " "Elaborating entity \"dffpipe_3dc\" for hierarchy \"usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\|dffpipe_3dc:rdaclr\"" {  } { { "db/dcfifo_brk1.tdf" "rdaclr" { Text "D:/FilmScannerFPGA/quartus/db/dcfifo_brk1.tdf" 82 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_0md.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0md.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_0md " "Found entity 1: alt_synch_pipe_0md" {  } { { "db/alt_synch_pipe_0md.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/alt_synch_pipe_0md.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1505730172346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1505730172346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0md usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\|alt_synch_pipe_0md:rs_dgwp " "Elaborating entity \"alt_synch_pipe_0md\" for hierarchy \"usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\|alt_synch_pipe_0md:rs_dgwp\"" {  } { { "db/dcfifo_brk1.tdf" "rs_dgwp" { Text "D:/FilmScannerFPGA/quartus/db/dcfifo_brk1.tdf" 83 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ve9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ve9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ve9 " "Found entity 1: dffpipe_ve9" {  } { { "db/dffpipe_ve9.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/dffpipe_ve9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1505730172356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1505730172356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ve9 usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\|alt_synch_pipe_0md:rs_dgwp\|dffpipe_ve9:dffpipe14 " "Elaborating entity \"dffpipe_ve9\" for hierarchy \"usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\|alt_synch_pipe_0md:rs_dgwp\|dffpipe_ve9:dffpipe14\"" {  } { { "db/alt_synch_pipe_0md.tdf" "dffpipe14" { Text "D:/FilmScannerFPGA/quartus/db/alt_synch_pipe_0md.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_oe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_oe9 " "Found entity 1: dffpipe_oe9" {  } { { "db/dffpipe_oe9.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/dffpipe_oe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1505730172367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1505730172367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_oe9 usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\|dffpipe_oe9:ws_brp " "Elaborating entity \"dffpipe_oe9\" for hierarchy \"usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\|dffpipe_oe9:ws_brp\"" {  } { { "db/dcfifo_brk1.tdf" "ws_brp" { Text "D:/FilmScannerFPGA/quartus/db/dcfifo_brk1.tdf" 85 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_1md.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1md.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_1md " "Found entity 1: alt_synch_pipe_1md" {  } { { "db/alt_synch_pipe_1md.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/alt_synch_pipe_1md.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1505730172377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1505730172377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_1md usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\|alt_synch_pipe_1md:ws_dgrp " "Elaborating entity \"alt_synch_pipe_1md\" for hierarchy \"usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\|alt_synch_pipe_1md:ws_dgrp\"" {  } { { "db/dcfifo_brk1.tdf" "ws_dgrp" { Text "D:/FilmScannerFPGA/quartus/db/dcfifo_brk1.tdf" 87 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0f9 " "Found entity 1: dffpipe_0f9" {  } { { "db/dffpipe_0f9.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/dffpipe_0f9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1505730172387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1505730172387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0f9 usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\|alt_synch_pipe_1md:ws_dgrp\|dffpipe_0f9:dffpipe24 " "Elaborating entity \"dffpipe_0f9\" for hierarchy \"usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\|alt_synch_pipe_1md:ws_dgrp\|dffpipe_0f9:dffpipe24\"" {  } { { "db/alt_synch_pipe_1md.tdf" "dffpipe24" { Text "D:/FilmScannerFPGA/quartus/db/alt_synch_pipe_1md.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b66 " "Found entity 1: cmpr_b66" {  } { { "db/cmpr_b66.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/cmpr_b66.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1505730172434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1505730172434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b66 usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\|cmpr_b66:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_b66\" for hierarchy \"usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\|cmpr_b66:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_brk1.tdf" "rdempty_eq_comp1_lsb" { Text "D:/FilmScannerFPGA/quartus/db/dcfifo_brk1.tdf" 91 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/mux_j28.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1505730172483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1505730172483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_j28\" for hierarchy \"usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_brk1.tdf" "rdemp_eq_comp_lsb_mux" { Text "D:/FilmScannerFPGA/quartus/db/dcfifo_brk1.tdf" 99 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo usb_ft232h:usb0\|dcfifo:rxfifo " "Elaborating entity \"dcfifo\" for hierarchy \"usb_ft232h:usb0\|dcfifo:rxfifo\"" {  } { { "../usb_ft232h.sv" "rxfifo" { Text "D:/FilmScannerFPGA/usb_ft232h.sv" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172523 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "usb_ft232h:usb0\|dcfifo:rxfifo " "Elaborated megafunction instantiation \"usb_ft232h:usb0\|dcfifo:rxfifo\"" {  } { { "../usb_ft232h.sv" "" { Text "D:/FilmScannerFPGA/usb_ft232h.sv" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505730172524 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "usb_ft232h:usb0\|dcfifo:rxfifo " "Instantiated megafunction \"usb_ft232h:usb0\|dcfifo:rxfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 11 " "Parameter \"rdsync_delaypipe\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch ON " "Parameter \"read_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch ON " "Parameter \"write_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 11 " "Parameter \"wrsync_delaypipe\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172526 ""}  } { { "../usb_ft232h.sv" "" { Text "D:/FilmScannerFPGA/usb_ft232h.sv" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1505730172526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_1gl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_1gl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_1gl1 " "Found entity 1: dcfifo_1gl1" {  } { { "db/dcfifo_1gl1.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/dcfifo_1gl1.tdf" 47 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1505730172573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1505730172573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_1gl1 usb_ft232h:usb0\|dcfifo:rxfifo\|dcfifo_1gl1:auto_generated " "Elaborating entity \"dcfifo_1gl1\" for hierarchy \"usb_ft232h:usb0\|dcfifo:rxfifo\|dcfifo_1gl1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_2md.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_2md.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_2md " "Found entity 1: alt_synch_pipe_2md" {  } { { "db/alt_synch_pipe_2md.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/alt_synch_pipe_2md.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1505730172586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1505730172586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_2md usb_ft232h:usb0\|dcfifo:rxfifo\|dcfifo_1gl1:auto_generated\|alt_synch_pipe_2md:rs_dgwp " "Elaborating entity \"alt_synch_pipe_2md\" for hierarchy \"usb_ft232h:usb0\|dcfifo:rxfifo\|dcfifo_1gl1:auto_generated\|alt_synch_pipe_2md:rs_dgwp\"" {  } { { "db/dcfifo_1gl1.tdf" "rs_dgwp" { Text "D:/FilmScannerFPGA/quartus/db/dcfifo_1gl1.tdf" 88 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1f9 " "Found entity 1: dffpipe_1f9" {  } { { "db/dffpipe_1f9.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/dffpipe_1f9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1505730172596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1505730172596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1f9 usb_ft232h:usb0\|dcfifo:rxfifo\|dcfifo_1gl1:auto_generated\|alt_synch_pipe_2md:rs_dgwp\|dffpipe_1f9:dffpipe5 " "Elaborating entity \"dffpipe_1f9\" for hierarchy \"usb_ft232h:usb0\|dcfifo:rxfifo\|dcfifo_1gl1:auto_generated\|alt_synch_pipe_2md:rs_dgwp\|dffpipe_1f9:dffpipe5\"" {  } { { "db/alt_synch_pipe_2md.tdf" "dffpipe5" { Text "D:/FilmScannerFPGA/quartus/db/alt_synch_pipe_2md.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_3md.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_3md.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_3md " "Found entity 1: alt_synch_pipe_3md" {  } { { "db/alt_synch_pipe_3md.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/alt_synch_pipe_3md.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1505730172607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1505730172607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_3md usb_ft232h:usb0\|dcfifo:rxfifo\|dcfifo_1gl1:auto_generated\|alt_synch_pipe_3md:ws_dgrp " "Elaborating entity \"alt_synch_pipe_3md\" for hierarchy \"usb_ft232h:usb0\|dcfifo:rxfifo\|dcfifo_1gl1:auto_generated\|alt_synch_pipe_3md:ws_dgrp\"" {  } { { "db/dcfifo_1gl1.tdf" "ws_dgrp" { Text "D:/FilmScannerFPGA/quartus/db/dcfifo_1gl1.tdf" 90 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_2f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2f9 " "Found entity 1: dffpipe_2f9" {  } { { "db/dffpipe_2f9.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/dffpipe_2f9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1505730172617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1505730172617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2f9 usb_ft232h:usb0\|dcfifo:rxfifo\|dcfifo_1gl1:auto_generated\|alt_synch_pipe_3md:ws_dgrp\|dffpipe_2f9:dffpipe14 " "Elaborating entity \"dffpipe_2f9\" for hierarchy \"usb_ft232h:usb0\|dcfifo:rxfifo\|dcfifo_1gl1:auto_generated\|alt_synch_pipe_3md:ws_dgrp\|dffpipe_2f9:dffpipe14\"" {  } { { "db/alt_synch_pipe_3md.tdf" "dffpipe14" { Text "D:/FilmScannerFPGA/quartus/db/alt_synch_pipe_3md.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_n76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_n76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_n76 " "Found entity 1: cmpr_n76" {  } { { "db/cmpr_n76.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/cmpr_n76.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1505730172666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1505730172666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_n76 usb_ft232h:usb0\|dcfifo:rxfifo\|dcfifo_1gl1:auto_generated\|cmpr_n76:rdfull_eq_comp " "Elaborating entity \"cmpr_n76\" for hierarchy \"usb_ft232h:usb0\|dcfifo:rxfifo\|dcfifo_1gl1:auto_generated\|cmpr_n76:rdfull_eq_comp\"" {  } { { "db/dcfifo_1gl1.tdf" "rdfull_eq_comp" { Text "D:/FilmScannerFPGA/quartus/db/dcfifo_1gl1.tdf" 98 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1505730172667 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "usb_ft232h:usb0\|dcfifo:rxfifo\|dcfifo_1gl1:auto_generated\|altsyncram_0h31:fifo_ram\|q_b\[0\] " "Synthesized away node \"usb_ft232h:usb0\|dcfifo:rxfifo\|dcfifo_1gl1:auto_generated\|altsyncram_0h31:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_0h31.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/altsyncram_0h31.tdf" 42 2 0 } } { "db/dcfifo_1gl1.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/dcfifo_1gl1.tdf" 66 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "../usb_ft232h.sv" "" { Text "D:/FilmScannerFPGA/usb_ft232h.sv" 139 0 0 } } { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 176 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505730172867 "|film_scanner|usb_ft232h:usb0|dcfifo:rxfifo|dcfifo_1gl1:auto_generated|altsyncram_0h31:fifo_ram|ram_block11a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "usb_ft232h:usb0\|dcfifo:rxfifo\|dcfifo_1gl1:auto_generated\|altsyncram_0h31:fifo_ram\|q_b\[1\] " "Synthesized away node \"usb_ft232h:usb0\|dcfifo:rxfifo\|dcfifo_1gl1:auto_generated\|altsyncram_0h31:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_0h31.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/altsyncram_0h31.tdf" 74 2 0 } } { "db/dcfifo_1gl1.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/dcfifo_1gl1.tdf" 66 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "../usb_ft232h.sv" "" { Text "D:/FilmScannerFPGA/usb_ft232h.sv" 139 0 0 } } { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 176 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505730172867 "|film_scanner|usb_ft232h:usb0|dcfifo:rxfifo|dcfifo_1gl1:auto_generated|altsyncram_0h31:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "usb_ft232h:usb0\|dcfifo:rxfifo\|dcfifo_1gl1:auto_generated\|altsyncram_0h31:fifo_ram\|q_b\[2\] " "Synthesized away node \"usb_ft232h:usb0\|dcfifo:rxfifo\|dcfifo_1gl1:auto_generated\|altsyncram_0h31:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_0h31.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/altsyncram_0h31.tdf" 106 2 0 } } { "db/dcfifo_1gl1.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/dcfifo_1gl1.tdf" 66 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "../usb_ft232h.sv" "" { Text "D:/FilmScannerFPGA/usb_ft232h.sv" 139 0 0 } } { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 176 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505730172867 "|film_scanner|usb_ft232h:usb0|dcfifo:rxfifo|dcfifo_1gl1:auto_generated|altsyncram_0h31:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "usb_ft232h:usb0\|dcfifo:rxfifo\|dcfifo_1gl1:auto_generated\|altsyncram_0h31:fifo_ram\|q_b\[3\] " "Synthesized away node \"usb_ft232h:usb0\|dcfifo:rxfifo\|dcfifo_1gl1:auto_generated\|altsyncram_0h31:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_0h31.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/altsyncram_0h31.tdf" 138 2 0 } } { "db/dcfifo_1gl1.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/dcfifo_1gl1.tdf" 66 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "../usb_ft232h.sv" "" { Text "D:/FilmScannerFPGA/usb_ft232h.sv" 139 0 0 } } { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 176 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505730172867 "|film_scanner|usb_ft232h:usb0|dcfifo:rxfifo|dcfifo_1gl1:auto_generated|altsyncram_0h31:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "usb_ft232h:usb0\|dcfifo:rxfifo\|dcfifo_1gl1:auto_generated\|altsyncram_0h31:fifo_ram\|q_b\[4\] " "Synthesized away node \"usb_ft232h:usb0\|dcfifo:rxfifo\|dcfifo_1gl1:auto_generated\|altsyncram_0h31:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_0h31.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/altsyncram_0h31.tdf" 170 2 0 } } { "db/dcfifo_1gl1.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/dcfifo_1gl1.tdf" 66 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "../usb_ft232h.sv" "" { Text "D:/FilmScannerFPGA/usb_ft232h.sv" 139 0 0 } } { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 176 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505730172867 "|film_scanner|usb_ft232h:usb0|dcfifo:rxfifo|dcfifo_1gl1:auto_generated|altsyncram_0h31:fifo_ram|ram_block11a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "usb_ft232h:usb0\|dcfifo:rxfifo\|dcfifo_1gl1:auto_generated\|altsyncram_0h31:fifo_ram\|q_b\[5\] " "Synthesized away node \"usb_ft232h:usb0\|dcfifo:rxfifo\|dcfifo_1gl1:auto_generated\|altsyncram_0h31:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_0h31.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/altsyncram_0h31.tdf" 202 2 0 } } { "db/dcfifo_1gl1.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/dcfifo_1gl1.tdf" 66 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "../usb_ft232h.sv" "" { Text "D:/FilmScannerFPGA/usb_ft232h.sv" 139 0 0 } } { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 176 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505730172867 "|film_scanner|usb_ft232h:usb0|dcfifo:rxfifo|dcfifo_1gl1:auto_generated|altsyncram_0h31:fifo_ram|ram_block11a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "usb_ft232h:usb0\|dcfifo:rxfifo\|dcfifo_1gl1:auto_generated\|altsyncram_0h31:fifo_ram\|q_b\[6\] " "Synthesized away node \"usb_ft232h:usb0\|dcfifo:rxfifo\|dcfifo_1gl1:auto_generated\|altsyncram_0h31:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_0h31.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/altsyncram_0h31.tdf" 234 2 0 } } { "db/dcfifo_1gl1.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/dcfifo_1gl1.tdf" 66 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "../usb_ft232h.sv" "" { Text "D:/FilmScannerFPGA/usb_ft232h.sv" 139 0 0 } } { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 176 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505730172867 "|film_scanner|usb_ft232h:usb0|dcfifo:rxfifo|dcfifo_1gl1:auto_generated|altsyncram_0h31:fifo_ram|ram_block11a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "usb_ft232h:usb0\|dcfifo:rxfifo\|dcfifo_1gl1:auto_generated\|altsyncram_0h31:fifo_ram\|q_b\[7\] " "Synthesized away node \"usb_ft232h:usb0\|dcfifo:rxfifo\|dcfifo_1gl1:auto_generated\|altsyncram_0h31:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_0h31.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/altsyncram_0h31.tdf" 266 2 0 } } { "db/dcfifo_1gl1.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/dcfifo_1gl1.tdf" 66 2 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 3 0 } } { "../usb_ft232h.sv" "" { Text "D:/FilmScannerFPGA/usb_ft232h.sv" 139 0 0 } } { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 176 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505730172867 "|film_scanner|usb_ft232h:usb0|dcfifo:rxfifo|dcfifo_1gl1:auto_generated|altsyncram_0h31:fifo_ram|ram_block11a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1505730172867 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1505730172867 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pll_80:pll_80_inst\|altpll:altpll_component\|pll_80_altpll:auto_generated\|wire_pll1_clk\[0\] " "Synthesized away node \"pll_80:pll_80_inst\|altpll:altpll_component\|pll_80_altpll:auto_generated\|wire_pll1_clk\[0\]\"" {  } { { "db/pll_80_altpll.v" "" { Text "D:/FilmScannerFPGA/quartus/db/pll_80_altpll.v" 81 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } } { "pll_80.v" "" { Text "D:/FilmScannerFPGA/quartus/pll_80.v" 95 0 0 } } { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 80 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505730173063 "|film_scanner|pll_80:pll_80_inst|altpll:altpll_component|pll_80_altpll:auto_generated|pll1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1505730173063 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1505730173063 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1505730173380 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led_pwm GND " "Pin \"led_pwm\" is stuck at GND" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1505730173479 "|film_scanner|led_pwm"} { "Warning" "WMLS_MLS_STUCK_PIN" "adc_cs GND " "Pin \"adc_cs\" is stuck at GND" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1505730173479 "|film_scanner|adc_cs"} { "Warning" "WMLS_MLS_STUCK_PIN" "adc_sclk GND " "Pin \"adc_sclk\" is stuck at GND" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1505730173479 "|film_scanner|adc_sclk"} { "Warning" "WMLS_MLS_STUCK_PIN" "ccd_p1 GND " "Pin \"ccd_p1\" is stuck at GND" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1505730173479 "|film_scanner|ccd_p1"} { "Warning" "WMLS_MLS_STUCK_PIN" "ccd_p2 VCC " "Pin \"ccd_p2\" is stuck at VCC" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1505730173479 "|film_scanner|ccd_p2"} { "Warning" "WMLS_MLS_STUCK_PIN" "ccd_sh GND " "Pin \"ccd_sh\" is stuck at GND" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1505730173479 "|film_scanner|ccd_sh"} { "Warning" "WMLS_MLS_STUCK_PIN" "ccd_rs GND " "Pin \"ccd_rs\" is stuck at GND" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1505730173479 "|film_scanner|ccd_rs"} { "Warning" "WMLS_MLS_STUCK_PIN" "ccd_cp GND " "Pin \"ccd_cp\" is stuck at GND" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1505730173479 "|film_scanner|ccd_cp"} { "Warning" "WMLS_MLS_STUCK_PIN" "mtr_nen GND " "Pin \"mtr_nen\" is stuck at GND" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1505730173479 "|film_scanner|mtr_nen"} { "Warning" "WMLS_MLS_STUCK_PIN" "mtr_step GND " "Pin \"mtr_step\" is stuck at GND" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1505730173479 "|film_scanner|mtr_step"} { "Warning" "WMLS_MLS_STUCK_PIN" "mtr_nrst GND " "Pin \"mtr_nrst\" is stuck at GND" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1505730173479 "|film_scanner|mtr_nrst"} { "Warning" "WMLS_MLS_STUCK_PIN" "mtr_slp GND " "Pin \"mtr_slp\" is stuck at GND" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1505730173479 "|film_scanner|mtr_slp"} { "Warning" "WMLS_MLS_STUCK_PIN" "mtr_decay GND " "Pin \"mtr_decay\" is stuck at GND" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1505730173479 "|film_scanner|mtr_decay"} { "Warning" "WMLS_MLS_STUCK_PIN" "mtr_dir GND " "Pin \"mtr_dir\" is stuck at GND" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1505730173479 "|film_scanner|mtr_dir"} { "Warning" "WMLS_MLS_STUCK_PIN" "mtr_m\[0\] GND " "Pin \"mtr_m\[0\]\" is stuck at GND" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1505730173479 "|film_scanner|mtr_m[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mtr_m\[1\] GND " "Pin \"mtr_m\[1\]\" is stuck at GND" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1505730173479 "|film_scanner|mtr_m[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mtr_m\[2\] GND " "Pin \"mtr_m\[2\]\" is stuck at GND" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1505730173479 "|film_scanner|mtr_m[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ft_siwu VCC " "Pin \"ft_siwu\" is stuck at VCC" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1505730173479 "|film_scanner|ft_siwu"} { "Warning" "WMLS_MLS_STUCK_PIN" "ft_pwrsav VCC " "Pin \"ft_pwrsav\" is stuck at VCC" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1505730173479 "|film_scanner|ft_pwrsav"} { "Warning" "WMLS_MLS_STUCK_PIN" "ft_nrst VCC " "Pin \"ft_nrst\" is stuck at VCC" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1505730173479 "|film_scanner|ft_nrst"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[0\] GND " "Pin \"led\[0\]\" is stuck at GND" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1505730173479 "|film_scanner|led[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[1\] GND " "Pin \"led\[1\]\" is stuck at GND" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1505730173479 "|film_scanner|led[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[2\] GND " "Pin \"led\[2\]\" is stuck at GND" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1505730173479 "|film_scanner|led[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[3\] GND " "Pin \"led\[3\]\" is stuck at GND" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1505730173479 "|film_scanner|led[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1505730173479 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1505730173558 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "199 " "199 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1505730174083 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FilmScannerFPGA/quartus/output_files/film_scanner.map.smsg " "Generated suppressed messages file D:/FilmScannerFPGA/quartus/output_files/film_scanner.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1505730174165 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1505730174297 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505730174297 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\|altsyncram_0h31:fifo_ram\|ram_block11a0 clk0 GND " "WYSIWYG primitive \"usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\|altsyncram_0h31:fifo_ram\|ram_block11a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_0h31.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/altsyncram_0h31.tdf" 38 2 0 } } { "db/dcfifo_brk1.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/dcfifo_brk1.tdf" 63 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "../usb_ft232h.sv" "" { Text "D:/FilmScannerFPGA/usb_ft232h.sv" 106 0 0 } } { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 176 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1505730174347 "|film_scanner|usb_ft232h:usb0|dcfifo:txfifo|dcfifo_brk1:auto_generated|altsyncram_0h31:fifo_ram|ram_block11a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\|altsyncram_0h31:fifo_ram\|ram_block11a1 clk0 GND " "WYSIWYG primitive \"usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\|altsyncram_0h31:fifo_ram\|ram_block11a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_0h31.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/altsyncram_0h31.tdf" 38 2 0 } } { "db/dcfifo_brk1.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/dcfifo_brk1.tdf" 63 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "../usb_ft232h.sv" "" { Text "D:/FilmScannerFPGA/usb_ft232h.sv" 106 0 0 } } { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 176 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1505730174347 "|film_scanner|usb_ft232h:usb0|dcfifo:txfifo|dcfifo_brk1:auto_generated|altsyncram_0h31:fifo_ram|ram_block11a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\|altsyncram_0h31:fifo_ram\|ram_block11a2 clk0 GND " "WYSIWYG primitive \"usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\|altsyncram_0h31:fifo_ram\|ram_block11a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_0h31.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/altsyncram_0h31.tdf" 38 2 0 } } { "db/dcfifo_brk1.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/dcfifo_brk1.tdf" 63 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "../usb_ft232h.sv" "" { Text "D:/FilmScannerFPGA/usb_ft232h.sv" 106 0 0 } } { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 176 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1505730174347 "|film_scanner|usb_ft232h:usb0|dcfifo:txfifo|dcfifo_brk1:auto_generated|altsyncram_0h31:fifo_ram|ram_block11a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\|altsyncram_0h31:fifo_ram\|ram_block11a3 clk0 GND " "WYSIWYG primitive \"usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\|altsyncram_0h31:fifo_ram\|ram_block11a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_0h31.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/altsyncram_0h31.tdf" 38 2 0 } } { "db/dcfifo_brk1.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/dcfifo_brk1.tdf" 63 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "../usb_ft232h.sv" "" { Text "D:/FilmScannerFPGA/usb_ft232h.sv" 106 0 0 } } { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 176 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1505730174347 "|film_scanner|usb_ft232h:usb0|dcfifo:txfifo|dcfifo_brk1:auto_generated|altsyncram_0h31:fifo_ram|ram_block11a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\|altsyncram_0h31:fifo_ram\|ram_block11a4 clk0 GND " "WYSIWYG primitive \"usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\|altsyncram_0h31:fifo_ram\|ram_block11a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_0h31.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/altsyncram_0h31.tdf" 38 2 0 } } { "db/dcfifo_brk1.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/dcfifo_brk1.tdf" 63 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "../usb_ft232h.sv" "" { Text "D:/FilmScannerFPGA/usb_ft232h.sv" 106 0 0 } } { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 176 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1505730174348 "|film_scanner|usb_ft232h:usb0|dcfifo:txfifo|dcfifo_brk1:auto_generated|altsyncram_0h31:fifo_ram|ram_block11a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\|altsyncram_0h31:fifo_ram\|ram_block11a5 clk0 GND " "WYSIWYG primitive \"usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\|altsyncram_0h31:fifo_ram\|ram_block11a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_0h31.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/altsyncram_0h31.tdf" 38 2 0 } } { "db/dcfifo_brk1.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/dcfifo_brk1.tdf" 63 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "../usb_ft232h.sv" "" { Text "D:/FilmScannerFPGA/usb_ft232h.sv" 106 0 0 } } { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 176 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1505730174348 "|film_scanner|usb_ft232h:usb0|dcfifo:txfifo|dcfifo_brk1:auto_generated|altsyncram_0h31:fifo_ram|ram_block11a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\|altsyncram_0h31:fifo_ram\|ram_block11a6 clk0 GND " "WYSIWYG primitive \"usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\|altsyncram_0h31:fifo_ram\|ram_block11a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_0h31.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/altsyncram_0h31.tdf" 38 2 0 } } { "db/dcfifo_brk1.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/dcfifo_brk1.tdf" 63 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "../usb_ft232h.sv" "" { Text "D:/FilmScannerFPGA/usb_ft232h.sv" 106 0 0 } } { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 176 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1505730174348 "|film_scanner|usb_ft232h:usb0|dcfifo:txfifo|dcfifo_brk1:auto_generated|altsyncram_0h31:fifo_ram|ram_block11a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\|altsyncram_0h31:fifo_ram\|ram_block11a7 clk0 GND " "WYSIWYG primitive \"usb_ft232h:usb0\|dcfifo:txfifo\|dcfifo_brk1:auto_generated\|altsyncram_0h31:fifo_ram\|ram_block11a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_0h31.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/altsyncram_0h31.tdf" 38 2 0 } } { "db/dcfifo_brk1.tdf" "" { Text "D:/FilmScannerFPGA/quartus/db/dcfifo_brk1.tdf" 63 0 0 } } { "dcfifo.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/dcfifo.tdf" 189 0 0 } } { "../usb_ft232h.sv" "" { Text "D:/FilmScannerFPGA/usb_ft232h.sv" 106 0 0 } } { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 176 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1505730174348 "|film_scanner|usb_ft232h:usb0|dcfifo:txfifo|dcfifo_brk1:auto_generated|altsyncram_0h31:fifo_ram|ram_block11a7"}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc_sdo " "No output dependent on input pin \"adc_sdo\"" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505730174385 "|film_scanner|adc_sdo"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mtr_nhome " "No output dependent on input pin \"mtr_nhome\"" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505730174385 "|film_scanner|mtr_nhome"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mtr_nflt " "No output dependent on input pin \"mtr_nflt\"" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505730174385 "|film_scanner|mtr_nflt"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ft_ac8 " "No output dependent on input pin \"ft_ac8\"" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505730174385 "|film_scanner|ft_ac8"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ft_ac9 " "No output dependent on input pin \"ft_ac9\"" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1505730174385 "|film_scanner|ft_ac9"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1505730174385 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "206 " "Implemented 206 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1505730174386 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1505730174386 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1505730174386 ""} { "Info" "ICUT_CUT_TM_LCELLS" "151 " "Implemented 151 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1505730174386 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1505730174386 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1505730174386 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 86 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 86 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "677 " "Peak virtual memory: 677 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1505730174445 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 18 11:22:54 2017 " "Processing ended: Mon Sep 18 11:22:54 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1505730174445 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1505730174445 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1505730174445 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1505730174445 ""}
=======
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1504818282303 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1504818282308 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 07 22:04:42 2017 " "Processing started: Thu Sep 07 22:04:42 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1504818282308 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1504818282308 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off film_scanner -c film_scanner " "Command: quartus_map --read_settings_files=on --write_settings_files=off film_scanner -c film_scanner" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1504818282308 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1504818282624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/filmscannerfpga/stepper.sv 1 1 " "Found 1 design units, including 1 entities, in source file /filmscannerfpga/stepper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stepper " "Found entity 1: stepper" {  } { { "../stepper.sv" "" { Text "D:/FilmScannerFPGA/stepper.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504818292335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504818292335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/filmscannerfpga/control.sv 1 1 " "Found 1 design units, including 1 entities, in source file /filmscannerfpga/control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../control.sv" "" { Text "D:/FilmScannerFPGA/control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504818292336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504818292336 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../ccd_timings_new.sv " "Can't analyze file -- file ../ccd_timings_new.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1504818292339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/filmscannerfpga/usb_ft232h.sv 1 1 " "Found 1 design units, including 1 entities, in source file /filmscannerfpga/usb_ft232h.sv" { { "Info" "ISGN_ENTITY_NAME" "1 usb_ft232h " "Found entity 1: usb_ft232h" {  } { { "../usb_ft232h.sv" "" { Text "D:/FilmScannerFPGA/usb_ft232h.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504818292341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504818292341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/filmscannerfpga/dac.sv 1 1 " "Found 1 design units, including 1 entities, in source file /filmscannerfpga/dac.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dac " "Found entity 1: dac" {  } { { "../dac.sv" "" { Text "D:/FilmScannerFPGA/dac.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504818292342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504818292342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/filmscannerfpga/ccd_timing.sv 1 1 " "Found 1 design units, including 1 entities, in source file /filmscannerfpga/ccd_timing.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ccd_timing " "Found entity 1: ccd_timing" {  } { { "../ccd_timing.sv" "" { Text "D:/FilmScannerFPGA/ccd_timing.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504818292343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504818292343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/filmscannerfpga/film_scanner.sv 1 1 " "Found 1 design units, including 1 entities, in source file /filmscannerfpga/film_scanner.sv" { { "Info" "ISGN_ENTITY_NAME" "1 film_scanner " "Found entity 1: film_scanner" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504818292345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504818292345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_80.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_80.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_80 " "Found entity 1: pll_80" {  } { { "pll_80.v" "" { Text "D:/FilmScannerFPGA/quartus/pll_80.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504818292347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504818292347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pix_data_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file pix_data_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 pix_data_fifo " "Found entity 1: pix_data_fifo" {  } { { "pix_data_fifo.v" "" { Text "D:/FilmScannerFPGA/quartus/pix_data_fifo.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504818292348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504818292348 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "film_scanner " "Elaborating entity \"film_scanner\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1504818292422 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pix_clk film_scanner.sv(69) " "Verilog HDL or VHDL warning at film_scanner.sv(69): object \"pix_clk\" assigned a value but never read" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1504818292423 "|film_scanner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "en 0 film_scanner.sv(59) " "Net \"en\" at film_scanner.sv(59) has no driver or initial value, using a default initial value '0'" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1504818292423 "|film_scanner"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led film_scanner.sv(56) " "Output port \"led\" at film_scanner.sv(56) has no driver" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 56 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1504818292423 "|film_scanner"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led_pwm film_scanner.sv(7) " "Output port \"led_pwm\" at film_scanner.sv(7) has no driver" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1504818292423 "|film_scanner"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ft_wr film_scanner.sv(48) " "Output port \"ft_wr\" at film_scanner.sv(48) has no driver" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1504818292423 "|film_scanner"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ft_rd film_scanner.sv(49) " "Output port \"ft_rd\" at film_scanner.sv(49) has no driver" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1504818292423 "|film_scanner"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_80 pll_80:pll_80_inst " "Elaborating entity \"pll_80\" for hierarchy \"pll_80:pll_80_inst\"" {  } { { "../film_scanner.sv" "pll_80_inst" { Text "D:/FilmScannerFPGA/film_scanner.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504818292429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_80:pll_80_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_80:pll_80_inst\|altpll:altpll_component\"" {  } { { "pll_80.v" "altpll_component" { Text "D:/FilmScannerFPGA/quartus/pll_80.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504818292461 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_80:pll_80_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_80:pll_80_inst\|altpll:altpll_component\"" {  } { { "pll_80.v" "" { Text "D:/FilmScannerFPGA/quartus/pll_80.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504818292466 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_80:pll_80_inst\|altpll:altpll_component " "Instantiated megafunction \"pll_80:pll_80_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504818292470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504818292470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504818292470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 8 " "Parameter \"clk0_multiply_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504818292470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504818292470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504818292470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 10000 " "Parameter \"inclk0_input_frequency\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504818292470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504818292470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_80 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_80\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504818292470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504818292470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504818292470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504818292470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504818292470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504818292470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504818292470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504818292470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504818292470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504818292470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504818292470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504818292470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504818292470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504818292470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504818292470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504818292470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504818292470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504818292470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504818292470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504818292470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504818292470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504818292470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504818292470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504818292470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504818292470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504818292470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504818292470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504818292470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504818292470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504818292470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504818292470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504818292470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504818292470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504818292470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504818292470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504818292470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504818292470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504818292470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504818292470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504818292470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504818292470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504818292470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504818292470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504818292470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504818292470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504818292470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504818292470 ""}  } { { "pll_80.v" "" { Text "D:/FilmScannerFPGA/quartus/pll_80.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1504818292470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_80_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_80_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_80_altpll " "Found entity 1: pll_80_altpll" {  } { { "db/pll_80_altpll.v" "" { Text "D:/FilmScannerFPGA/quartus/db/pll_80_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504818292521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504818292521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_80_altpll pll_80:pll_80_inst\|altpll:altpll_component\|pll_80_altpll:auto_generated " "Elaborating entity \"pll_80_altpll\" for hierarchy \"pll_80:pll_80_inst\|altpll:altpll_component\|pll_80_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504818292521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ccd_timing ccd_timing:ccd0 " "Elaborating entity \"ccd_timing\" for hierarchy \"ccd_timing:ccd0\"" {  } { { "../film_scanner.sv" "ccd0" { Text "D:/FilmScannerFPGA/film_scanner.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504818292524 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start_cntr ccd_timing.sv(139) " "Verilog HDL or VHDL warning at ccd_timing.sv(139): object \"start_cntr\" assigned a value but never read" {  } { { "../ccd_timing.sv" "" { Text "D:/FilmScannerFPGA/ccd_timing.sv" 139 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1504818292525 "|film_scanner|ccd_timing:ccd0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ccd_timing.sv(66) " "Verilog HDL assignment warning at ccd_timing.sv(66): truncated value with size 32 to match size of target (1)" {  } { { "../ccd_timing.sv" "" { Text "D:/FilmScannerFPGA/ccd_timing.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1504818292525 "|film_scanner|ccd_timing:ccd0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ccd_timing.sv(171) " "Verilog HDL assignment warning at ccd_timing.sv(171): truncated value with size 32 to match size of target (1)" {  } { { "../ccd_timing.sv" "" { Text "D:/FilmScannerFPGA/ccd_timing.sv" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1504818292525 "|film_scanner|ccd_timing:ccd0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ccd_timing.sv(172) " "Verilog HDL assignment warning at ccd_timing.sv(172): truncated value with size 32 to match size of target (1)" {  } { { "../ccd_timing.sv" "" { Text "D:/FilmScannerFPGA/ccd_timing.sv" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1504818292525 "|film_scanner|ccd_timing:ccd0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ccd_timing.sv(186) " "Verilog HDL assignment warning at ccd_timing.sv(186): truncated value with size 32 to match size of target (1)" {  } { { "../ccd_timing.sv" "" { Text "D:/FilmScannerFPGA/ccd_timing.sv" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1504818292525 "|film_scanner|ccd_timing:ccd0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 ccd_timing.sv(202) " "Verilog HDL assignment warning at ccd_timing.sv(202): truncated value with size 32 to match size of target (14)" {  } { { "../ccd_timing.sv" "" { Text "D:/FilmScannerFPGA/ccd_timing.sv" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1504818292526 "|film_scanner|ccd_timing:ccd0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ccd_timing.sv(205) " "Verilog HDL assignment warning at ccd_timing.sv(205): truncated value with size 32 to match size of target (8)" {  } { { "../ccd_timing.sv" "" { Text "D:/FilmScannerFPGA/ccd_timing.sv" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1504818292526 "|film_scanner|ccd_timing:ccd0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dac dac:dac0 " "Elaborating entity \"dac\" for hierarchy \"dac:dac0\"" {  } { { "../film_scanner.sv" "dac0" { Text "D:/FilmScannerFPGA/film_scanner.sv" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504818292526 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 dac.sv(50) " "Verilog HDL assignment warning at dac.sv(50): truncated value with size 32 to match size of target (5)" {  } { { "../dac.sv" "" { Text "D:/FilmScannerFPGA/dac.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1504818292528 "|film_scanner|dac:dac0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dac.sv(89) " "Verilog HDL assignment warning at dac.sv(89): truncated value with size 32 to match size of target (8)" {  } { { "../dac.sv" "" { Text "D:/FilmScannerFPGA/dac.sv" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1504818292528 "|film_scanner|dac:dac0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 dac.sv(107) " "Verilog HDL assignment warning at dac.sv(107): truncated value with size 48 to match size of target (24)" {  } { { "../dac.sv" "" { Text "D:/FilmScannerFPGA/dac.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1504818292528 "|film_scanner|dac:dac0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 24 dac.sv(108) " "Verilog HDL assignment warning at dac.sv(108): truncated value with size 48 to match size of target (24)" {  } { { "../dac.sv" "" { Text "D:/FilmScannerFPGA/dac.sv" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1504818292528 "|film_scanner|dac:dac0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dac.sv(120) " "Verilog HDL assignment warning at dac.sv(120): truncated value with size 32 to match size of target (8)" {  } { { "../dac.sv" "" { Text "D:/FilmScannerFPGA/dac.sv" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1504818292528 "|film_scanner|dac:dac0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 dac.sv(133) " "Verilog HDL assignment warning at dac.sv(133): truncated value with size 32 to match size of target (5)" {  } { { "../dac.sv" "" { Text "D:/FilmScannerFPGA/dac.sv" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1504818292528 "|film_scanner|dac:dac0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dac.sv(177) " "Verilog HDL assignment warning at dac.sv(177): truncated value with size 32 to match size of target (8)" {  } { { "../dac.sv" "" { Text "D:/FilmScannerFPGA/dac.sv" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1504818292529 "|film_scanner|dac:dac0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dac.sv(188) " "Verilog HDL assignment warning at dac.sv(188): truncated value with size 32 to match size of target (8)" {  } { { "../dac.sv" "" { Text "D:/FilmScannerFPGA/dac.sv" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1504818292529 "|film_scanner|dac:dac0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dac.sv(198) " "Verilog HDL assignment warning at dac.sv(198): truncated value with size 32 to match size of target (8)" {  } { { "../dac.sv" "" { Text "D:/FilmScannerFPGA/dac.sv" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1504818292529 "|film_scanner|dac:dac0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 dac.sv(211) " "Verilog HDL assignment warning at dac.sv(211): truncated value with size 32 to match size of target (5)" {  } { { "../dac.sv" "" { Text "D:/FilmScannerFPGA/dac.sv" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1504818292529 "|film_scanner|dac:dac0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 dac.sv(255) " "Verilog HDL assignment warning at dac.sv(255): truncated value with size 32 to match size of target (8)" {  } { { "../dac.sv" "" { Text "D:/FilmScannerFPGA/dac.sv" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1504818292529 "|film_scanner|dac:dac0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stepper stepper:step0 " "Elaborating entity \"stepper\" for hierarchy \"stepper:step0\"" {  } { { "../film_scanner.sv" "step0" { Text "D:/FilmScannerFPGA/film_scanner.sv" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504818292529 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 stepper.sv(72) " "Verilog HDL assignment warning at stepper.sv(72): truncated value with size 32 to match size of target (19)" {  } { { "../stepper.sv" "" { Text "D:/FilmScannerFPGA/stepper.sv" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1504818292530 "|film_scanner|stepper:step0"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pll_80:pll_80_inst\|altpll:altpll_component\|pll_80_altpll:auto_generated\|wire_pll1_clk\[0\] " "Synthesized away node \"pll_80:pll_80_inst\|altpll:altpll_component\|pll_80_altpll:auto_generated\|wire_pll1_clk\[0\]\"" {  } { { "db/pll_80_altpll.v" "" { Text "D:/FilmScannerFPGA/quartus/db/pll_80_altpll.v" 81 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } } { "pll_80.v" "" { Text "D:/FilmScannerFPGA/quartus/pll_80.v" 95 0 0 } } { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 79 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504818292810 "|film_scanner|pll_80:pll_80_inst|altpll:altpll_component|pll_80_altpll:auto_generated|pll1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1504818292810 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1504818292810 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1504818293048 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ft_bus\[0\] " "bidirectional pin \"ft_bus\[0\]\" has no driver" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1504818293062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ft_bus\[1\] " "bidirectional pin \"ft_bus\[1\]\" has no driver" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1504818293062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ft_bus\[2\] " "bidirectional pin \"ft_bus\[2\]\" has no driver" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1504818293062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ft_bus\[3\] " "bidirectional pin \"ft_bus\[3\]\" has no driver" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1504818293062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ft_bus\[4\] " "bidirectional pin \"ft_bus\[4\]\" has no driver" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1504818293062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ft_bus\[5\] " "bidirectional pin \"ft_bus\[5\]\" has no driver" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1504818293062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ft_bus\[6\] " "bidirectional pin \"ft_bus\[6\]\" has no driver" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1504818293062 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ft_bus\[7\] " "bidirectional pin \"ft_bus\[7\]\" has no driver" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1504818293062 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Quartus II" 0 -1 1504818293062 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led_pwm GND " "Pin \"led_pwm\" is stuck at GND" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1504818293129 "|film_scanner|led_pwm"} { "Warning" "WMLS_MLS_STUCK_PIN" "adc_cs GND " "Pin \"adc_cs\" is stuck at GND" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1504818293129 "|film_scanner|adc_cs"} { "Warning" "WMLS_MLS_STUCK_PIN" "adc_sclk GND " "Pin \"adc_sclk\" is stuck at GND" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1504818293129 "|film_scanner|adc_sclk"} { "Warning" "WMLS_MLS_STUCK_PIN" "ccd_p1 GND " "Pin \"ccd_p1\" is stuck at GND" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1504818293129 "|film_scanner|ccd_p1"} { "Warning" "WMLS_MLS_STUCK_PIN" "ccd_p2 VCC " "Pin \"ccd_p2\" is stuck at VCC" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1504818293129 "|film_scanner|ccd_p2"} { "Warning" "WMLS_MLS_STUCK_PIN" "ccd_sh GND " "Pin \"ccd_sh\" is stuck at GND" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1504818293129 "|film_scanner|ccd_sh"} { "Warning" "WMLS_MLS_STUCK_PIN" "ccd_rs GND " "Pin \"ccd_rs\" is stuck at GND" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1504818293129 "|film_scanner|ccd_rs"} { "Warning" "WMLS_MLS_STUCK_PIN" "ccd_cp GND " "Pin \"ccd_cp\" is stuck at GND" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1504818293129 "|film_scanner|ccd_cp"} { "Warning" "WMLS_MLS_STUCK_PIN" "mtr_nen GND " "Pin \"mtr_nen\" is stuck at GND" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1504818293129 "|film_scanner|mtr_nen"} { "Warning" "WMLS_MLS_STUCK_PIN" "mtr_nrst VCC " "Pin \"mtr_nrst\" is stuck at VCC" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1504818293129 "|film_scanner|mtr_nrst"} { "Warning" "WMLS_MLS_STUCK_PIN" "mtr_slp VCC " "Pin \"mtr_slp\" is stuck at VCC" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1504818293129 "|film_scanner|mtr_slp"} { "Warning" "WMLS_MLS_STUCK_PIN" "mtr_decay VCC " "Pin \"mtr_decay\" is stuck at VCC" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1504818293129 "|film_scanner|mtr_decay"} { "Warning" "WMLS_MLS_STUCK_PIN" "mtr_dir GND " "Pin \"mtr_dir\" is stuck at GND" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1504818293129 "|film_scanner|mtr_dir"} { "Warning" "WMLS_MLS_STUCK_PIN" "mtr_m\[0\] VCC " "Pin \"mtr_m\[0\]\" is stuck at VCC" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1504818293129 "|film_scanner|mtr_m[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mtr_m\[1\] VCC " "Pin \"mtr_m\[1\]\" is stuck at VCC" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1504818293129 "|film_scanner|mtr_m[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "mtr_m\[2\] VCC " "Pin \"mtr_m\[2\]\" is stuck at VCC" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1504818293129 "|film_scanner|mtr_m[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ft_wr GND " "Pin \"ft_wr\" is stuck at GND" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 48 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1504818293129 "|film_scanner|ft_wr"} { "Warning" "WMLS_MLS_STUCK_PIN" "ft_rd GND " "Pin \"ft_rd\" is stuck at GND" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1504818293129 "|film_scanner|ft_rd"} { "Warning" "WMLS_MLS_STUCK_PIN" "ft_siwu VCC " "Pin \"ft_siwu\" is stuck at VCC" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1504818293129 "|film_scanner|ft_siwu"} { "Warning" "WMLS_MLS_STUCK_PIN" "ft_pwrsav VCC " "Pin \"ft_pwrsav\" is stuck at VCC" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1504818293129 "|film_scanner|ft_pwrsav"} { "Warning" "WMLS_MLS_STUCK_PIN" "ft_nrst VCC " "Pin \"ft_nrst\" is stuck at VCC" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1504818293129 "|film_scanner|ft_nrst"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[0\] GND " "Pin \"led\[0\]\" is stuck at GND" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1504818293129 "|film_scanner|led[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[1\] GND " "Pin \"led\[1\]\" is stuck at GND" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1504818293129 "|film_scanner|led[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[2\] GND " "Pin \"led\[2\]\" is stuck at GND" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1504818293129 "|film_scanner|led[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[3\] GND " "Pin \"led\[3\]\" is stuck at GND" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1504818293129 "|film_scanner|led[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1504818293129 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1504818293210 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1504818293700 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1504818293854 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504818293854 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "adc_sdo " "No output dependent on input pin \"adc_sdo\"" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504818293921 "|film_scanner|adc_sdo"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mtr_nhome " "No output dependent on input pin \"mtr_nhome\"" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504818293921 "|film_scanner|mtr_nhome"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mtr_nflt " "No output dependent on input pin \"mtr_nflt\"" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504818293921 "|film_scanner|mtr_nflt"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ft_clk " "No output dependent on input pin \"ft_clk\"" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504818293921 "|film_scanner|ft_clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ft_txe " "No output dependent on input pin \"ft_txe\"" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504818293921 "|film_scanner|ft_txe"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ft_rxf " "No output dependent on input pin \"ft_rxf\"" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504818293921 "|film_scanner|ft_rxf"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ft_ac8 " "No output dependent on input pin \"ft_ac8\"" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 45 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504818293921 "|film_scanner|ft_ac8"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ft_ac9 " "No output dependent on input pin \"ft_ac9\"" {  } { { "../film_scanner.sv" "" { Text "D:/FilmScannerFPGA/film_scanner.sv" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504818293921 "|film_scanner|ft_ac9"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1504818293921 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "137 " "Implemented 137 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1504818293923 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1504818293923 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1504818293923 ""} { "Info" "ICUT_CUT_TM_LCELLS" "91 " "Implemented 91 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1504818293923 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1504818293923 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 75 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 75 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "666 " "Peak virtual memory: 666 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1504818293970 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 07 22:04:53 2017 " "Processing ended: Thu Sep 07 22:04:53 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1504818293970 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1504818293970 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1504818293970 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1504818293970 ""}
>>>>>>> control
