/***************************************************************************
 *     Copyright (c) 1999-2009, Broadcom Corporation
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Mar 20 12:58:30 2009
 *                 MD5 Checksum         4f0509cfa0b8fc4589050694b4a3e234
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7340/rdb/a0/bchp_bmisc.h $
 * 
 * Hydra_Software_Devel/1   3/22/09 7:50p yuxiaz
 * PR53430: Initial version of header files.
 *
 ***************************************************************************/

#ifndef BCHP_BMISC_H__
#define BCHP_BMISC_H__

/***************************************************************************
 *BMISC - BVN Back Control Registers
 ***************************************************************************/
#define BCHP_BMISC_SOFT_RESET                    0x00146400 /* BVN Back Soft Reset */
#define BCHP_BMISC_TEST_PORT_SEL                 0x00146404 /* BVN Back Test Port Select */
#define BCHP_BMISC_TEST_PORT_DATA                0x00146408 /* BVN Back Test Port Status */
#define BCHP_BMISC_BVNB_MBIST_TM_CTRL            0x0014640c /* BVN Back PEP MBIST TM Control */
#define BCHP_BMISC_BVNB_GFD0_MBIST_TM_CTRL       0x00146410 /* BVN Back GFD0 0-2 MBIST TM Control */
#define BCHP_BMISC_BVNB_GFD1_MBIST_TM_CTRL       0x00146414 /* BVN Back GFD1 0-2 MBIST TM Control */
#define BCHP_BMISC_BVNB_CLOCK_CTRL               0x00146418 /* BVN Back clock control register */
#define BCHP_BMISC_SCRATCH_0                     0x0014641c /* Scratch Register */

/***************************************************************************
 *SOFT_RESET - BVN Back Soft Reset
 ***************************************************************************/
/* BMISC :: SOFT_RESET :: reserved0 [31:18] */
#define BCHP_BMISC_SOFT_RESET_reserved0_MASK                       0xfffc0000
#define BCHP_BMISC_SOFT_RESET_reserved0_SHIFT                      18

/* BMISC :: SOFT_RESET :: GFD_1 [17:17] */
#define BCHP_BMISC_SOFT_RESET_GFD_1_MASK                           0x00020000
#define BCHP_BMISC_SOFT_RESET_GFD_1_SHIFT                          17

/* BMISC :: SOFT_RESET :: GFD_0 [16:16] */
#define BCHP_BMISC_SOFT_RESET_GFD_0_MASK                           0x00010000
#define BCHP_BMISC_SOFT_RESET_GFD_0_SHIFT                          16

/* BMISC :: SOFT_RESET :: reserved1 [15:10] */
#define BCHP_BMISC_SOFT_RESET_reserved1_MASK                       0x0000fc00
#define BCHP_BMISC_SOFT_RESET_reserved1_SHIFT                      10

/* BMISC :: SOFT_RESET :: CMP_1 [09:09] */
#define BCHP_BMISC_SOFT_RESET_CMP_1_MASK                           0x00000200
#define BCHP_BMISC_SOFT_RESET_CMP_1_SHIFT                          9

/* BMISC :: SOFT_RESET :: CMP_0 [08:08] */
#define BCHP_BMISC_SOFT_RESET_CMP_0_MASK                           0x00000100
#define BCHP_BMISC_SOFT_RESET_CMP_0_SHIFT                          8

/* BMISC :: SOFT_RESET :: reserved2 [07:05] */
#define BCHP_BMISC_SOFT_RESET_reserved2_MASK                       0x000000e0
#define BCHP_BMISC_SOFT_RESET_reserved2_SHIFT                      5

/* BMISC :: SOFT_RESET :: CAP_SCB0_BUF [04:04] */
#define BCHP_BMISC_SOFT_RESET_CAP_SCB0_BUF_MASK                    0x00000010
#define BCHP_BMISC_SOFT_RESET_CAP_SCB0_BUF_SHIFT                   4

/* BMISC :: SOFT_RESET :: reserved3 [03:02] */
#define BCHP_BMISC_SOFT_RESET_reserved3_MASK                       0x0000000c
#define BCHP_BMISC_SOFT_RESET_reserved3_SHIFT                      2

/* BMISC :: SOFT_RESET :: CAP_1 [01:01] */
#define BCHP_BMISC_SOFT_RESET_CAP_1_MASK                           0x00000002
#define BCHP_BMISC_SOFT_RESET_CAP_1_SHIFT                          1

/* BMISC :: SOFT_RESET :: CAP_0 [00:00] */
#define BCHP_BMISC_SOFT_RESET_CAP_0_MASK                           0x00000001
#define BCHP_BMISC_SOFT_RESET_CAP_0_SHIFT                          0

/***************************************************************************
 *TEST_PORT_SEL - BVN Back Test Port Select
 ***************************************************************************/
/* BMISC :: TEST_PORT_SEL :: reserved0 [31:03] */
#define BCHP_BMISC_TEST_PORT_SEL_reserved0_MASK                    0xfffffff8
#define BCHP_BMISC_TEST_PORT_SEL_reserved0_SHIFT                   3

/* BMISC :: TEST_PORT_SEL :: BVNE_TP_OUT_SEL [02:02] */
#define BCHP_BMISC_TEST_PORT_SEL_BVNE_TP_OUT_SEL_MASK              0x00000004
#define BCHP_BMISC_TEST_PORT_SEL_BVNE_TP_OUT_SEL_SHIFT             2

/* BMISC :: TEST_PORT_SEL :: TEST_PORT_SEL [01:00] */
#define BCHP_BMISC_TEST_PORT_SEL_TEST_PORT_SEL_MASK                0x00000003
#define BCHP_BMISC_TEST_PORT_SEL_TEST_PORT_SEL_SHIFT               0
#define BCHP_BMISC_TEST_PORT_SEL_TEST_PORT_SEL_TP_OUT_3            3
#define BCHP_BMISC_TEST_PORT_SEL_TEST_PORT_SEL_TP_OUT_2            2
#define BCHP_BMISC_TEST_PORT_SEL_TEST_PORT_SEL_TP_OUT_1            1
#define BCHP_BMISC_TEST_PORT_SEL_TEST_PORT_SEL_TP_OUT_0            0

/***************************************************************************
 *TEST_PORT_DATA - BVN Back Test Port Status
 ***************************************************************************/
/* BMISC :: TEST_PORT_DATA :: TEST_PORT_DATA [31:00] */
#define BCHP_BMISC_TEST_PORT_DATA_TEST_PORT_DATA_MASK              0xffffffff
#define BCHP_BMISC_TEST_PORT_DATA_TEST_PORT_DATA_SHIFT             0

/***************************************************************************
 *BVNB_MBIST_TM_CTRL - BVN Back PEP MBIST TM Control
 ***************************************************************************/
/* BMISC :: BVNB_MBIST_TM_CTRL :: reserved0 [31:24] */
#define BCHP_BMISC_BVNB_MBIST_TM_CTRL_reserved0_MASK               0xff000000
#define BCHP_BMISC_BVNB_MBIST_TM_CTRL_reserved0_SHIFT              24

/* BMISC :: BVNB_MBIST_TM_CTRL :: CAB_TM1 [23:16] */
#define BCHP_BMISC_BVNB_MBIST_TM_CTRL_CAB_TM1_MASK                 0x00ff0000
#define BCHP_BMISC_BVNB_MBIST_TM_CTRL_CAB_TM1_SHIFT                16

/* BMISC :: BVNB_MBIST_TM_CTRL :: CAB_TM0 [15:08] */
#define BCHP_BMISC_BVNB_MBIST_TM_CTRL_CAB_TM0_MASK                 0x0000ff00
#define BCHP_BMISC_BVNB_MBIST_TM_CTRL_CAB_TM0_SHIFT                8

/* BMISC :: BVNB_MBIST_TM_CTRL :: LAB_TM [07:00] */
#define BCHP_BMISC_BVNB_MBIST_TM_CTRL_LAB_TM_MASK                  0x000000ff
#define BCHP_BMISC_BVNB_MBIST_TM_CTRL_LAB_TM_SHIFT                 0

/***************************************************************************
 *BVNB_GFD0_MBIST_TM_CTRL - BVN Back GFD0 0-2 MBIST TM Control
 ***************************************************************************/
/* BMISC :: BVNB_GFD0_MBIST_TM_CTRL :: reserved0 [31:06] */
#define BCHP_BMISC_BVNB_GFD0_MBIST_TM_CTRL_reserved0_MASK          0xffffffc0
#define BCHP_BMISC_BVNB_GFD0_MBIST_TM_CTRL_reserved0_SHIFT         6

/* BMISC :: BVNB_GFD0_MBIST_TM_CTRL :: GFD_FIFO_TM_2 [05:04] */
#define BCHP_BMISC_BVNB_GFD0_MBIST_TM_CTRL_GFD_FIFO_TM_2_MASK      0x00000030
#define BCHP_BMISC_BVNB_GFD0_MBIST_TM_CTRL_GFD_FIFO_TM_2_SHIFT     4

/* BMISC :: BVNB_GFD0_MBIST_TM_CTRL :: GFD_FIFO_TM_1 [03:02] */
#define BCHP_BMISC_BVNB_GFD0_MBIST_TM_CTRL_GFD_FIFO_TM_1_MASK      0x0000000c
#define BCHP_BMISC_BVNB_GFD0_MBIST_TM_CTRL_GFD_FIFO_TM_1_SHIFT     2

/* BMISC :: BVNB_GFD0_MBIST_TM_CTRL :: GFD_FIFO_TM_0 [01:00] */
#define BCHP_BMISC_BVNB_GFD0_MBIST_TM_CTRL_GFD_FIFO_TM_0_MASK      0x00000003
#define BCHP_BMISC_BVNB_GFD0_MBIST_TM_CTRL_GFD_FIFO_TM_0_SHIFT     0

/***************************************************************************
 *BVNB_GFD1_MBIST_TM_CTRL - BVN Back GFD1 0-2 MBIST TM Control
 ***************************************************************************/
/* BMISC :: BVNB_GFD1_MBIST_TM_CTRL :: reserved0 [31:06] */
#define BCHP_BMISC_BVNB_GFD1_MBIST_TM_CTRL_reserved0_MASK          0xffffffc0
#define BCHP_BMISC_BVNB_GFD1_MBIST_TM_CTRL_reserved0_SHIFT         6

/* BMISC :: BVNB_GFD1_MBIST_TM_CTRL :: GFD_FIFO_TM_2 [05:04] */
#define BCHP_BMISC_BVNB_GFD1_MBIST_TM_CTRL_GFD_FIFO_TM_2_MASK      0x00000030
#define BCHP_BMISC_BVNB_GFD1_MBIST_TM_CTRL_GFD_FIFO_TM_2_SHIFT     4

/* BMISC :: BVNB_GFD1_MBIST_TM_CTRL :: GFD_FIFO_TM_1 [03:02] */
#define BCHP_BMISC_BVNB_GFD1_MBIST_TM_CTRL_GFD_FIFO_TM_1_MASK      0x0000000c
#define BCHP_BMISC_BVNB_GFD1_MBIST_TM_CTRL_GFD_FIFO_TM_1_SHIFT     2

/* BMISC :: BVNB_GFD1_MBIST_TM_CTRL :: GFD_FIFO_TM_0 [01:00] */
#define BCHP_BMISC_BVNB_GFD1_MBIST_TM_CTRL_GFD_FIFO_TM_0_MASK      0x00000003
#define BCHP_BMISC_BVNB_GFD1_MBIST_TM_CTRL_GFD_FIFO_TM_0_SHIFT     0

/***************************************************************************
 *BVNB_CLOCK_CTRL - BVN Back clock control register
 ***************************************************************************/
/* BMISC :: BVNB_CLOCK_CTRL :: reserved0 [31:01] */
#define BCHP_BMISC_BVNB_CLOCK_CTRL_reserved0_MASK                  0xfffffffe
#define BCHP_BMISC_BVNB_CLOCK_CTRL_reserved0_SHIFT                 1

/* BMISC :: BVNB_CLOCK_CTRL :: CLK_FREE_RUN_MODE [00:00] */
#define BCHP_BMISC_BVNB_CLOCK_CTRL_CLK_FREE_RUN_MODE_MASK          0x00000001
#define BCHP_BMISC_BVNB_CLOCK_CTRL_CLK_FREE_RUN_MODE_SHIFT         0

/***************************************************************************
 *SCRATCH_0 - Scratch Register
 ***************************************************************************/
/* BMISC :: SCRATCH_0 :: VALUE [31:00] */
#define BCHP_BMISC_SCRATCH_0_VALUE_MASK                            0xffffffff
#define BCHP_BMISC_SCRATCH_0_VALUE_SHIFT                           0

#endif /* #ifndef BCHP_BMISC_H__ */

/* End of File */
