{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1636466975451 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636466975455 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 09 11:09:35 2021 " "Processing started: Tue Nov 09 11:09:35 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636466975455 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1636466975455 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off testbench_MIC_AMUX_ALU -c testbench_MIC_AMUX_ALU --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off testbench_MIC_AMUX_ALU -c testbench_MIC_AMUX_ALU --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1636466975455 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1636466977114 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1636466977114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_mic_amux_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench_mic_amux_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench_MIC_AMUX_ALU-tb_MIC " "Found design unit 1: testbench_MIC_AMUX_ALU-tb_MIC" {  } { { "testbench_MIC_AMUX_ALU.vhd" "" { Text "C:/Users/jose1/Downloads/ProjetoProva2-ArqComputadores-main/testbench_MIC_AMUX_ALU.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636467014609 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench_MIC_AMUX_ALU " "Found entity 1: testbench_MIC_AMUX_ALU" {  } { { "testbench_MIC_AMUX_ALU.vhd" "" { Text "C:/Users/jose1/Downloads/ProjetoProva2-ArqComputadores-main/testbench_MIC_AMUX_ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636467014609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1636467014609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mic_ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mic_ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIC_ULA-behavioral " "Found design unit 1: MIC_ULA-behavioral" {  } { { "MIC_ULA.vhd" "" { Text "C:/Users/jose1/Downloads/ProjetoProva2-ArqComputadores-main/MIC_ULA.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636467014613 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIC_ULA " "Found entity 1: MIC_ULA" {  } { { "MIC_ULA.vhd" "" { Text "C:/Users/jose1/Downloads/ProjetoProva2-ArqComputadores-main/MIC_ULA.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636467014613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1636467014613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mic_bankregisters.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mic_bankregisters.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIC_BankRegisters-behavior " "Found design unit 1: MIC_BankRegisters-behavior" {  } { { "MIC_BankRegisters.vhd" "" { Text "C:/Users/jose1/Downloads/ProjetoProva2-ArqComputadores-main/MIC_BankRegisters.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636467014622 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIC_BankRegisters " "Found entity 1: MIC_BankRegisters" {  } { { "MIC_BankRegisters.vhd" "" { Text "C:/Users/jose1/Downloads/ProjetoProva2-ArqComputadores-main/MIC_BankRegisters.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636467014622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1636467014622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_mic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file projeto_mic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PROJETO_MIC-behavior " "Found design unit 1: PROJETO_MIC-behavior" {  } { { "PROJETO_MIC.vhd" "" { Text "C:/Users/jose1/Downloads/ProjetoProva2-ArqComputadores-main/PROJETO_MIC.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636467014627 ""} { "Info" "ISGN_ENTITY_NAME" "1 PROJETO_MIC " "Found entity 1: PROJETO_MIC" {  } { { "PROJETO_MIC.vhd" "" { Text "C:/Users/jose1/Downloads/ProjetoProva2-ArqComputadores-main/PROJETO_MIC.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1636467014627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1636467014627 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PROJETO_MIC " "Elaborating entity \"PROJETO_MIC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1636467014707 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REG_MAR PROJETO_MIC.vhd(124) " "VHDL Process Statement warning at PROJETO_MIC.vhd(124): signal \"REG_MAR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROJETO_MIC.vhd" "" { Text "C:/Users/jose1/Downloads/ProjetoProva2-ArqComputadores-main/PROJETO_MIC.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636467014710 "|PROJETO_MIC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REG_MBR_OUT PROJETO_MIC.vhd(135) " "VHDL Process Statement warning at PROJETO_MIC.vhd(135): signal \"REG_MBR_OUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROJETO_MIC.vhd" "" { Text "C:/Users/jose1/Downloads/ProjetoProva2-ArqComputadores-main/PROJETO_MIC.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636467014710 "|PROJETO_MIC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REG_MBR_IN PROJETO_MIC.vhd(147) " "VHDL Process Statement warning at PROJETO_MIC.vhd(147): signal \"REG_MBR_IN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROJETO_MIC.vhd" "" { Text "C:/Users/jose1/Downloads/ProjetoProva2-ArqComputadores-main/PROJETO_MIC.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636467014710 "|PROJETO_MIC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RD_OUT PROJETO_MIC.vhd(159) " "VHDL Process Statement warning at PROJETO_MIC.vhd(159): signal \"RD_OUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROJETO_MIC.vhd" "" { Text "C:/Users/jose1/Downloads/ProjetoProva2-ArqComputadores-main/PROJETO_MIC.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636467014710 "|PROJETO_MIC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WR_OUT PROJETO_MIC.vhd(170) " "VHDL Process Statement warning at PROJETO_MIC.vhd(170): signal \"WR_OUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "PROJETO_MIC.vhd" "" { Text "C:/Users/jose1/Downloads/ProjetoProva2-ArqComputadores-main/PROJETO_MIC.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1636467014710 "|PROJETO_MIC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIC_BankRegisters MIC_BankRegisters:Registers " "Elaborating entity \"MIC_BankRegisters\" for hierarchy \"MIC_BankRegisters:Registers\"" {  } { { "PROJETO_MIC.vhd" "Registers" { Text "C:/Users/jose1/Downloads/ProjetoProva2-ArqComputadores-main/PROJETO_MIC.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1636467014711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIC_ULA MIC_ULA:MUX_ALU_DESLOCADOR " "Elaborating entity \"MIC_ULA\" for hierarchy \"MIC_ULA:MUX_ALU_DESLOCADOR\"" {  } { { "PROJETO_MIC.vhd" "MUX_ALU_DESLOCADOR" { Text "C:/Users/jose1/Downloads/ProjetoProva2-ArqComputadores-main/PROJETO_MIC.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1636467014728 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SLT\[0\] MIC_ULA.vhd(65) " "Inferred latch for \"SLT\[0\]\" at MIC_ULA.vhd(65)" {  } { { "MIC_ULA.vhd" "" { Text "C:/Users/jose1/Downloads/ProjetoProva2-ArqComputadores-main/MIC_ULA.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636467014731 "|PROJETO_MIC|MIC_ULA:MUX_ALU_DESLOCADOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SLT\[1\] MIC_ULA.vhd(65) " "Inferred latch for \"SLT\[1\]\" at MIC_ULA.vhd(65)" {  } { { "MIC_ULA.vhd" "" { Text "C:/Users/jose1/Downloads/ProjetoProva2-ArqComputadores-main/MIC_ULA.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636467014731 "|PROJETO_MIC|MIC_ULA:MUX_ALU_DESLOCADOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SLT\[2\] MIC_ULA.vhd(65) " "Inferred latch for \"SLT\[2\]\" at MIC_ULA.vhd(65)" {  } { { "MIC_ULA.vhd" "" { Text "C:/Users/jose1/Downloads/ProjetoProva2-ArqComputadores-main/MIC_ULA.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636467014731 "|PROJETO_MIC|MIC_ULA:MUX_ALU_DESLOCADOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SLT\[3\] MIC_ULA.vhd(65) " "Inferred latch for \"SLT\[3\]\" at MIC_ULA.vhd(65)" {  } { { "MIC_ULA.vhd" "" { Text "C:/Users/jose1/Downloads/ProjetoProva2-ArqComputadores-main/MIC_ULA.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636467014731 "|PROJETO_MIC|MIC_ULA:MUX_ALU_DESLOCADOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SLT\[4\] MIC_ULA.vhd(65) " "Inferred latch for \"SLT\[4\]\" at MIC_ULA.vhd(65)" {  } { { "MIC_ULA.vhd" "" { Text "C:/Users/jose1/Downloads/ProjetoProva2-ArqComputadores-main/MIC_ULA.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636467014731 "|PROJETO_MIC|MIC_ULA:MUX_ALU_DESLOCADOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SLT\[5\] MIC_ULA.vhd(65) " "Inferred latch for \"SLT\[5\]\" at MIC_ULA.vhd(65)" {  } { { "MIC_ULA.vhd" "" { Text "C:/Users/jose1/Downloads/ProjetoProva2-ArqComputadores-main/MIC_ULA.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636467014731 "|PROJETO_MIC|MIC_ULA:MUX_ALU_DESLOCADOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SLT\[6\] MIC_ULA.vhd(65) " "Inferred latch for \"SLT\[6\]\" at MIC_ULA.vhd(65)" {  } { { "MIC_ULA.vhd" "" { Text "C:/Users/jose1/Downloads/ProjetoProva2-ArqComputadores-main/MIC_ULA.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636467014731 "|PROJETO_MIC|MIC_ULA:MUX_ALU_DESLOCADOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SLT\[7\] MIC_ULA.vhd(65) " "Inferred latch for \"SLT\[7\]\" at MIC_ULA.vhd(65)" {  } { { "MIC_ULA.vhd" "" { Text "C:/Users/jose1/Downloads/ProjetoProva2-ArqComputadores-main/MIC_ULA.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636467014732 "|PROJETO_MIC|MIC_ULA:MUX_ALU_DESLOCADOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SLT\[8\] MIC_ULA.vhd(65) " "Inferred latch for \"SLT\[8\]\" at MIC_ULA.vhd(65)" {  } { { "MIC_ULA.vhd" "" { Text "C:/Users/jose1/Downloads/ProjetoProva2-ArqComputadores-main/MIC_ULA.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636467014732 "|PROJETO_MIC|MIC_ULA:MUX_ALU_DESLOCADOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SLT\[9\] MIC_ULA.vhd(65) " "Inferred latch for \"SLT\[9\]\" at MIC_ULA.vhd(65)" {  } { { "MIC_ULA.vhd" "" { Text "C:/Users/jose1/Downloads/ProjetoProva2-ArqComputadores-main/MIC_ULA.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636467014732 "|PROJETO_MIC|MIC_ULA:MUX_ALU_DESLOCADOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SLT\[10\] MIC_ULA.vhd(65) " "Inferred latch for \"SLT\[10\]\" at MIC_ULA.vhd(65)" {  } { { "MIC_ULA.vhd" "" { Text "C:/Users/jose1/Downloads/ProjetoProva2-ArqComputadores-main/MIC_ULA.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636467014732 "|PROJETO_MIC|MIC_ULA:MUX_ALU_DESLOCADOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SLT\[11\] MIC_ULA.vhd(65) " "Inferred latch for \"SLT\[11\]\" at MIC_ULA.vhd(65)" {  } { { "MIC_ULA.vhd" "" { Text "C:/Users/jose1/Downloads/ProjetoProva2-ArqComputadores-main/MIC_ULA.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636467014732 "|PROJETO_MIC|MIC_ULA:MUX_ALU_DESLOCADOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SLT\[12\] MIC_ULA.vhd(65) " "Inferred latch for \"SLT\[12\]\" at MIC_ULA.vhd(65)" {  } { { "MIC_ULA.vhd" "" { Text "C:/Users/jose1/Downloads/ProjetoProva2-ArqComputadores-main/MIC_ULA.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636467014732 "|PROJETO_MIC|MIC_ULA:MUX_ALU_DESLOCADOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SLT\[13\] MIC_ULA.vhd(65) " "Inferred latch for \"SLT\[13\]\" at MIC_ULA.vhd(65)" {  } { { "MIC_ULA.vhd" "" { Text "C:/Users/jose1/Downloads/ProjetoProva2-ArqComputadores-main/MIC_ULA.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636467014732 "|PROJETO_MIC|MIC_ULA:MUX_ALU_DESLOCADOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SLT\[14\] MIC_ULA.vhd(65) " "Inferred latch for \"SLT\[14\]\" at MIC_ULA.vhd(65)" {  } { { "MIC_ULA.vhd" "" { Text "C:/Users/jose1/Downloads/ProjetoProva2-ArqComputadores-main/MIC_ULA.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636467014732 "|PROJETO_MIC|MIC_ULA:MUX_ALU_DESLOCADOR"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SLT\[15\] MIC_ULA.vhd(65) " "Inferred latch for \"SLT\[15\]\" at MIC_ULA.vhd(65)" {  } { { "MIC_ULA.vhd" "" { Text "C:/Users/jose1/Downloads/ProjetoProva2-ArqComputadores-main/MIC_ULA.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1636467014732 "|PROJETO_MIC|MIC_ULA:MUX_ALU_DESLOCADOR"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636467015114 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 09 11:10:15 2021 " "Processing ended: Tue Nov 09 11:10:15 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636467015114 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636467015114 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:02 " "Total CPU time (on all processors): 00:01:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636467015114 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1636467015114 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 6 s " "Quartus Prime Flow was successful. 0 errors, 6 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1636467015805 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1636467017103 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1636467017103 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 09 11:10:16 2021 " "Processing started: Tue Nov 09 11:10:16 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1636467017103 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1636467017103 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim testbench_MIC_AMUX_ALU testbench_MIC_AMUX_ALU " "Command: quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim testbench_MIC_AMUX_ALU testbench_MIC_AMUX_ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1636467017103 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim testbench_MIC_AMUX_ALU testbench_MIC_AMUX_ALU " "Quartus(args): --rtl_sim testbench_MIC_AMUX_ALU testbench_MIC_AMUX_ALU" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1636467017103 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1636467017505 ""}
{ "Info" "0" "" "Info: NativeLink has detected VHDL design -- VHDL simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected VHDL design -- VHDL simulation models will be used" 0 0 "Shell" 0 0 1636467017711 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1636467017713 ""}
{ "Warning" "0" "" "Warning: File testbench_MIC_AMUX_ALU_run_msim_rtl_vhdl.do already exists - backing up current file as testbench_MIC_AMUX_ALU_run_msim_rtl_vhdl.do.bak11" {  } {  } 0 0 "Warning: File testbench_MIC_AMUX_ALU_run_msim_rtl_vhdl.do already exists - backing up current file as testbench_MIC_AMUX_ALU_run_msim_rtl_vhdl.do.bak11" 0 0 "Shell" 0 0 1636467017907 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/jose1/Downloads/ProjetoProva2-ArqComputadores-main/simulation/modelsim/testbench_MIC_AMUX_ALU_run_msim_rtl_vhdl.do" {  } { { "C:/Users/jose1/Downloads/ProjetoProva2-ArqComputadores-main/simulation/modelsim/testbench_MIC_AMUX_ALU_run_msim_rtl_vhdl.do" "0" { Text "C:/Users/jose1/Downloads/ProjetoProva2-ArqComputadores-main/simulation/modelsim/testbench_MIC_AMUX_ALU_run_msim_rtl_vhdl.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/jose1/Downloads/ProjetoProva2-ArqComputadores-main/simulation/modelsim/testbench_MIC_AMUX_ALU_run_msim_rtl_vhdl.do" 0 0 "Shell" 0 0 1636467017949 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1636467017951 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1636467017962 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1636467017963 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/jose1/Downloads/ProjetoProva2-ArqComputadores-main/testbench_MIC_AMUX_ALU_nativelink_simulation.rpt" {  } { { "C:/Users/jose1/Downloads/ProjetoProva2-ArqComputadores-main/testbench_MIC_AMUX_ALU_nativelink_simulation.rpt" "0" { Text "C:/Users/jose1/Downloads/ProjetoProva2-ArqComputadores-main/testbench_MIC_AMUX_ALU_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/jose1/Downloads/ProjetoProva2-ArqComputadores-main/testbench_MIC_AMUX_ALU_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1636467017963 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1636467017964 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4758 " "Peak virtual memory: 4758 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1636467017966 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 09 11:10:17 2021 " "Processing ended: Tue Nov 09 11:10:17 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1636467017966 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1636467017966 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1636467017966 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1636467017966 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 7 s " "Quartus Prime Flow was successful. 0 errors, 7 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1636467085042 ""}
