module top_module (
	input [2:0] SW,      // R
	input [1:0] KEY,     // L and clk
	output [2:0] LEDR);  // Q

    reg[2:0] Q;
    always@(posedge KEY[0]) begin
        if(KEY[1])begin
           Q <= SW; 
        end
        
        else begin
            Q <= {Q[1]^Q[2], Q[0], Q[2]} ;
        end
        
    end
    
    assign LEDR = Q;
    

endmodule