* ******************************************************************************

* iCEcube Router

* Version:            2016.02.27810

* Build Date:         Jan 28 2016 17:43:50

* File Generated:     Jun 5 2016 21:32:15

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : my_uart.rx_countdown_3_s1_2
T_11_26_wire_logic_cluster/lc_2/out
T_11_26_lc_trk_g3_2
T_11_26_wire_logic_cluster/lc_7/in_0

T_11_26_wire_logic_cluster/lc_2/out
T_11_24_sp12_v_t_23
T_11_25_lc_trk_g3_7
T_11_25_wire_logic_cluster/lc_4/in_0

T_11_26_wire_logic_cluster/lc_2/out
T_6_26_sp12_h_l_0
T_7_26_lc_trk_g0_4
T_7_26_wire_logic_cluster/lc_0/in_0

T_11_26_wire_logic_cluster/lc_2/out
T_12_26_lc_trk_g0_2
T_12_26_wire_logic_cluster/lc_1/in_3

T_11_26_wire_logic_cluster/lc_2/out
T_11_27_lc_trk_g1_2
T_11_27_wire_logic_cluster/lc_6/in_1

T_11_26_wire_logic_cluster/lc_2/out
T_12_27_lc_trk_g2_2
T_12_27_wire_logic_cluster/lc_5/in_3

T_11_26_wire_logic_cluster/lc_2/out
T_10_26_lc_trk_g3_2
T_10_26_wire_logic_cluster/lc_2/in_3

End 

Net : my_uart.g0_0_0_a3_3_0
T_11_26_wire_logic_cluster/lc_7/out
T_11_26_sp4_h_l_3
T_7_26_sp4_h_l_6
T_7_26_lc_trk_g1_3
T_7_26_wire_logic_cluster/lc_5/in_3

End 

Net : my_uart.rx_countdownZ0Z_3
T_11_26_wire_logic_cluster/lc_6/out
T_11_26_lc_trk_g2_6
T_11_26_input_2_0
T_11_26_wire_logic_cluster/lc_0/in_2

T_11_26_wire_logic_cluster/lc_6/out
T_10_26_lc_trk_g2_6
T_10_26_wire_logic_cluster/lc_7/in_3

T_11_26_wire_logic_cluster/lc_6/out
T_11_26_lc_trk_g2_6
T_11_26_wire_logic_cluster/lc_7/in_1

T_11_26_wire_logic_cluster/lc_6/out
T_11_25_lc_trk_g1_6
T_11_25_wire_logic_cluster/lc_4/in_1

T_11_26_wire_logic_cluster/lc_6/out
T_2_26_sp12_h_l_0
T_7_26_lc_trk_g1_4
T_7_26_wire_logic_cluster/lc_0/in_1

T_11_26_wire_logic_cluster/lc_6/out
T_10_25_lc_trk_g2_6
T_10_25_wire_logic_cluster/lc_7/in_3

T_11_26_wire_logic_cluster/lc_6/out
T_11_25_sp4_v_t_44
T_8_25_sp4_h_l_3
T_7_25_lc_trk_g1_3
T_7_25_wire_logic_cluster/lc_5/in_3

T_11_26_wire_logic_cluster/lc_6/out
T_10_25_lc_trk_g2_6
T_10_25_wire_logic_cluster/lc_5/in_3

T_11_26_wire_logic_cluster/lc_6/out
T_12_27_lc_trk_g2_6
T_12_27_wire_logic_cluster/lc_0/in_0

T_11_26_wire_logic_cluster/lc_6/out
T_12_27_lc_trk_g2_6
T_12_27_wire_logic_cluster/lc_3/in_3

T_11_26_wire_logic_cluster/lc_6/out
T_11_27_lc_trk_g0_6
T_11_27_wire_logic_cluster/lc_3/in_3

T_11_26_wire_logic_cluster/lc_6/out
T_11_27_lc_trk_g0_6
T_11_27_wire_logic_cluster/lc_7/in_3

T_11_26_wire_logic_cluster/lc_6/out
T_11_26_lc_trk_g2_6
T_11_26_wire_logic_cluster/lc_6/in_0

T_11_26_wire_logic_cluster/lc_6/out
T_12_26_lc_trk_g1_6
T_12_26_wire_logic_cluster/lc_0/in_3

End 

Net : my_uart.rx_countdown_3_cry_1_s1
T_11_26_wire_logic_cluster/lc_1/cout
T_11_26_wire_logic_cluster/lc_2/in_3

Net : my_uart.g0_0_0_a3_4
T_7_26_wire_logic_cluster/lc_5/out
T_7_25_lc_trk_g0_5
T_7_25_wire_logic_cluster/lc_0/in_3

End 

Net : my_uart.recv_state_0_sqmuxa_1_cascade_
T_7_25_wire_logic_cluster/lc_0/ltout
T_7_25_wire_logic_cluster/lc_1/in_2

End 

Net : my_uart.rx_countdown_3_s1_3
T_11_26_wire_logic_cluster/lc_3/out
T_11_26_lc_trk_g3_3
T_11_26_wire_logic_cluster/lc_7/in_3

T_11_26_wire_logic_cluster/lc_3/out
T_11_25_lc_trk_g0_3
T_11_25_wire_logic_cluster/lc_4/in_3

T_11_26_wire_logic_cluster/lc_3/out
T_5_26_sp12_h_l_1
T_7_26_lc_trk_g1_6
T_7_26_wire_logic_cluster/lc_0/in_3

T_11_26_wire_logic_cluster/lc_3/out
T_10_27_lc_trk_g1_3
T_10_27_wire_logic_cluster/lc_7/in_3

T_11_26_wire_logic_cluster/lc_3/out
T_11_27_lc_trk_g0_3
T_11_27_wire_logic_cluster/lc_6/in_3

T_11_26_wire_logic_cluster/lc_3/out
T_12_26_lc_trk_g0_3
T_12_26_wire_logic_cluster/lc_2/in_3

T_11_26_wire_logic_cluster/lc_3/out
T_12_27_lc_trk_g2_3
T_12_27_wire_logic_cluster/lc_0/in_3

End 

Net : my_uart.rx_countdown_3_cry_2_s1
T_11_26_wire_logic_cluster/lc_2/cout
T_11_26_wire_logic_cluster/lc_3/in_3

Net : my_uart.g0_4_a3_4
T_11_25_wire_logic_cluster/lc_5/out
T_11_25_lc_trk_g2_5
T_11_25_wire_logic_cluster/lc_0/in_3

End 

Net : my_uart.g0_4_a3_3_cascade_
T_11_25_wire_logic_cluster/lc_4/ltout
T_11_25_wire_logic_cluster/lc_5/in_2

End 

Net : my_uart.un1_rx_data_0_sqmuxa_i_i
T_11_25_wire_logic_cluster/lc_1/out
T_12_23_sp4_v_t_46
T_12_25_lc_trk_g3_3
T_12_25_wire_logic_cluster/lc_0/cen

T_11_25_wire_logic_cluster/lc_1/out
T_12_23_sp4_v_t_46
T_12_25_lc_trk_g3_3
T_12_25_wire_logic_cluster/lc_0/cen

T_11_25_wire_logic_cluster/lc_1/out
T_12_23_sp4_v_t_46
T_12_25_lc_trk_g3_3
T_12_25_wire_logic_cluster/lc_0/cen

End 

Net : my_uart.rx_countdown20_cascade_
T_11_25_wire_logic_cluster/lc_0/ltout
T_11_25_wire_logic_cluster/lc_1/in_2

End 

Net : my_uart.N_13
T_10_27_wire_logic_cluster/lc_6/out
T_10_26_lc_trk_g0_6
T_10_26_wire_logic_cluster/lc_3/in_3

End 

Net : my_uart.un1_rx_clk_divider_a
T_10_26_wire_logic_cluster/lc_5/out
T_10_25_lc_trk_g1_5
T_10_25_wire_logic_cluster/lc_5/in_1

T_10_26_wire_logic_cluster/lc_5/out
T_8_26_sp4_h_l_7
T_7_26_lc_trk_g1_7
T_7_26_wire_logic_cluster/lc_1/in_3

T_10_26_wire_logic_cluster/lc_5/out
T_10_27_lc_trk_g0_5
T_10_27_wire_logic_cluster/lc_7/in_0

T_10_26_wire_logic_cluster/lc_5/out
T_11_25_lc_trk_g3_5
T_11_25_wire_logic_cluster/lc_0/in_0

T_10_26_wire_logic_cluster/lc_5/out
T_10_27_lc_trk_g0_5
T_10_27_wire_logic_cluster/lc_1/in_0

T_10_26_wire_logic_cluster/lc_5/out
T_11_26_sp4_h_l_10
T_12_26_lc_trk_g2_2
T_12_26_wire_logic_cluster/lc_5/in_3

T_10_26_wire_logic_cluster/lc_5/out
T_11_26_sp4_h_l_10
T_12_26_lc_trk_g2_2
T_12_26_wire_logic_cluster/lc_3/in_3

T_10_26_wire_logic_cluster/lc_5/out
T_10_27_lc_trk_g0_5
T_10_27_input_2_5
T_10_27_wire_logic_cluster/lc_5/in_2

T_10_26_wire_logic_cluster/lc_5/out
T_8_26_sp4_h_l_7
T_7_22_sp4_v_t_42
T_7_25_lc_trk_g1_2
T_7_25_wire_logic_cluster/lc_0/in_1

T_10_26_wire_logic_cluster/lc_5/out
T_11_25_sp4_v_t_43
T_11_28_lc_trk_g0_3
T_11_28_wire_logic_cluster/lc_0/in_1

T_10_26_wire_logic_cluster/lc_5/out
T_10_26_lc_trk_g2_5
T_10_26_wire_logic_cluster/lc_2/in_1

T_10_26_wire_logic_cluster/lc_5/out
T_11_27_lc_trk_g2_5
T_11_27_wire_logic_cluster/lc_0/in_1

T_10_26_wire_logic_cluster/lc_5/out
T_10_25_lc_trk_g1_5
T_10_25_wire_logic_cluster/lc_1/in_3

T_10_26_wire_logic_cluster/lc_5/out
T_9_27_lc_trk_g1_5
T_9_27_wire_logic_cluster/lc_2/in_0

T_10_26_wire_logic_cluster/lc_5/out
T_9_27_lc_trk_g1_5
T_9_27_wire_logic_cluster/lc_4/in_0

T_10_26_wire_logic_cluster/lc_5/out
T_10_26_lc_trk_g2_5
T_10_26_input_2_1
T_10_26_wire_logic_cluster/lc_1/in_2

T_10_26_wire_logic_cluster/lc_5/out
T_9_26_lc_trk_g3_5
T_9_26_wire_logic_cluster/lc_5/in_3

T_10_26_wire_logic_cluster/lc_5/out
T_11_26_lc_trk_g0_5
T_11_26_wire_logic_cluster/lc_6/in_3

T_10_26_wire_logic_cluster/lc_5/out
T_9_27_lc_trk_g1_5
T_9_27_wire_logic_cluster/lc_1/in_3

End 

Net : my_uart.rx_clk_dividerZ0Z_2
T_9_26_wire_logic_cluster/lc_7/out
T_9_26_lc_trk_g2_7
T_9_26_wire_logic_cluster/lc_3/in_0

T_9_26_wire_logic_cluster/lc_7/out
T_9_25_lc_trk_g0_7
T_9_25_wire_logic_cluster/lc_2/in_1

T_9_26_wire_logic_cluster/lc_7/out
T_9_26_lc_trk_g2_7
T_9_26_wire_logic_cluster/lc_7/in_0

End 

Net : my_uart.un1_rx_clk_divider_a_7
T_9_26_wire_logic_cluster/lc_3/out
T_9_26_sp4_h_l_11
T_10_26_lc_trk_g3_3
T_10_26_wire_logic_cluster/lc_5/in_3

End 

Net : my_uart.rx_countdown_RNO_4Z0Z_2
T_10_25_wire_logic_cluster/lc_5/out
T_10_24_sp4_v_t_42
T_10_27_lc_trk_g1_2
T_10_27_wire_logic_cluster/lc_6/in_3

End 

Net : my_uart.rx_countdown_3_s1_5
T_11_26_wire_logic_cluster/lc_5/out
T_11_25_lc_trk_g1_5
T_11_25_wire_logic_cluster/lc_5/in_3

T_11_26_wire_logic_cluster/lc_5/out
T_10_25_lc_trk_g2_5
T_10_25_wire_logic_cluster/lc_4/in_1

T_11_26_wire_logic_cluster/lc_5/out
T_12_27_lc_trk_g3_5
T_12_27_wire_logic_cluster/lc_7/in_3

T_11_26_wire_logic_cluster/lc_5/out
T_3_26_sp12_h_l_1
T_7_26_lc_trk_g1_2
T_7_26_wire_logic_cluster/lc_1/in_0

T_11_26_wire_logic_cluster/lc_5/out
T_3_26_sp12_h_l_1
T_7_26_lc_trk_g1_2
T_7_26_wire_logic_cluster/lc_5/in_0

T_11_26_wire_logic_cluster/lc_5/out
T_12_27_lc_trk_g2_5
T_12_27_wire_logic_cluster/lc_3/in_0

T_11_26_wire_logic_cluster/lc_5/out
T_12_26_lc_trk_g0_5
T_12_26_wire_logic_cluster/lc_2/in_1

T_11_26_wire_logic_cluster/lc_5/out
T_10_25_lc_trk_g2_5
T_10_25_wire_logic_cluster/lc_1/in_0

End 

Net : my_uart.rx_countdown_3_cry_4_s1
T_11_26_wire_logic_cluster/lc_4/cout
T_11_26_wire_logic_cluster/lc_5/in_3

End 

Net : my_uart.rx_countdown_RNO_6Z0Z_2_cascade_
T_10_25_wire_logic_cluster/lc_4/ltout
T_10_25_wire_logic_cluster/lc_5/in_2

End 

Net : my_uart.un1_rx_clk_divider_a_cascade_
T_10_26_wire_logic_cluster/lc_5/ltout
T_10_26_wire_logic_cluster/lc_6/in_2

End 

Net : my_uart.N_5
T_10_26_wire_logic_cluster/lc_6/out
T_8_26_sp4_h_l_9
T_7_26_lc_trk_g1_1
T_7_26_wire_logic_cluster/lc_2/in_0

End 

Net : my_uart.rx_data_0_sqmuxa
T_7_26_wire_logic_cluster/lc_2/out
T_7_26_sp4_h_l_9
T_11_26_sp4_h_l_5
T_10_26_lc_trk_g1_5
T_10_26_wire_logic_cluster/lc_3/in_1

T_7_26_wire_logic_cluster/lc_2/out
T_7_27_lc_trk_g0_2
T_7_27_wire_logic_cluster/lc_4/cen

T_7_26_wire_logic_cluster/lc_2/out
T_7_27_lc_trk_g0_2
T_7_27_wire_logic_cluster/lc_4/cen

T_7_26_wire_logic_cluster/lc_2/out
T_7_27_lc_trk_g0_2
T_7_27_wire_logic_cluster/lc_4/cen

T_7_26_wire_logic_cluster/lc_2/out
T_7_27_lc_trk_g0_2
T_7_27_wire_logic_cluster/lc_4/cen

T_7_26_wire_logic_cluster/lc_2/out
T_7_27_lc_trk_g0_2
T_7_27_wire_logic_cluster/lc_4/cen

T_7_26_wire_logic_cluster/lc_2/out
T_7_27_lc_trk_g0_2
T_7_27_wire_logic_cluster/lc_4/cen

T_7_26_wire_logic_cluster/lc_2/out
T_7_27_lc_trk_g0_2
T_7_27_wire_logic_cluster/lc_4/cen

T_7_26_wire_logic_cluster/lc_2/out
T_7_27_lc_trk_g0_2
T_7_27_wire_logic_cluster/lc_4/cen

T_7_26_wire_logic_cluster/lc_2/out
T_7_25_lc_trk_g0_2
T_7_25_wire_logic_cluster/lc_1/in_3

End 

Net : my_uart.rx_clk_dividerZ0Z_1
T_9_25_wire_logic_cluster/lc_0/out
T_9_26_lc_trk_g0_0
T_9_26_wire_logic_cluster/lc_3/in_1

T_9_25_wire_logic_cluster/lc_0/out
T_9_25_lc_trk_g3_0
T_9_25_wire_logic_cluster/lc_0/in_1

End 

Net : my_uart.rx_countdownZ1Z_1
T_10_26_wire_logic_cluster/lc_1/out
T_11_26_lc_trk_g0_1
T_11_26_input_2_1
T_11_26_wire_logic_cluster/lc_1/in_2

T_10_26_wire_logic_cluster/lc_1/out
T_10_25_lc_trk_g0_1
T_10_25_wire_logic_cluster/lc_0/in_1

T_10_26_wire_logic_cluster/lc_1/out
T_11_25_lc_trk_g3_1
T_11_25_wire_logic_cluster/lc_7/in_3

T_10_26_wire_logic_cluster/lc_1/out
T_10_26_lc_trk_g2_1
T_10_26_wire_logic_cluster/lc_6/in_3

T_10_26_wire_logic_cluster/lc_1/out
T_11_27_lc_trk_g2_1
T_11_27_wire_logic_cluster/lc_4/in_3

T_10_26_wire_logic_cluster/lc_1/out
T_10_27_lc_trk_g1_1
T_10_27_wire_logic_cluster/lc_3/in_3

T_10_26_wire_logic_cluster/lc_1/out
T_9_26_sp4_h_l_10
T_8_22_sp4_v_t_38
T_7_25_lc_trk_g2_6
T_7_25_wire_logic_cluster/lc_6/in_0

T_10_26_wire_logic_cluster/lc_1/out
T_11_27_lc_trk_g2_1
T_11_27_wire_logic_cluster/lc_3/in_0

T_10_26_wire_logic_cluster/lc_1/out
T_10_26_lc_trk_g2_1
T_10_26_wire_logic_cluster/lc_1/in_0

End 

Net : my_uart.rx_clk_dividerZ0Z_10
T_9_26_wire_logic_cluster/lc_2/out
T_9_26_lc_trk_g3_2
T_9_26_input_2_3
T_9_26_wire_logic_cluster/lc_3/in_2

T_9_26_wire_logic_cluster/lc_2/out
T_9_26_lc_trk_g2_2
T_9_26_wire_logic_cluster/lc_2/in_0

End 

Net : my_uart.rx_countdown_3_s1_4
T_11_26_wire_logic_cluster/lc_4/out
T_11_25_lc_trk_g0_4
T_11_25_wire_logic_cluster/lc_5/in_1

T_11_26_wire_logic_cluster/lc_4/out
T_12_27_lc_trk_g2_4
T_12_27_wire_logic_cluster/lc_7/in_1

T_11_26_wire_logic_cluster/lc_4/out
T_4_26_sp12_h_l_0
T_7_26_lc_trk_g0_0
T_7_26_wire_logic_cluster/lc_1/in_1

T_11_26_wire_logic_cluster/lc_4/out
T_4_26_sp12_h_l_0
T_7_26_lc_trk_g0_0
T_7_26_wire_logic_cluster/lc_5/in_1

T_11_26_wire_logic_cluster/lc_4/out
T_11_27_lc_trk_g0_4
T_11_27_wire_logic_cluster/lc_6/in_0

T_11_26_wire_logic_cluster/lc_4/out
T_12_26_lc_trk_g0_4
T_12_26_wire_logic_cluster/lc_2/in_0

T_11_26_wire_logic_cluster/lc_4/out
T_10_27_lc_trk_g0_4
T_10_27_wire_logic_cluster/lc_5/in_3

End 

Net : my_uart.rx_countdown_3_cry_3_s1
T_11_26_wire_logic_cluster/lc_3/cout
T_11_26_wire_logic_cluster/lc_4/in_3

Net : my_uart.rx_countdown_3_cry_0_s1
T_11_26_wire_logic_cluster/lc_0/cout
T_11_26_wire_logic_cluster/lc_1/in_3

Net : my_uart.rx_countdown_3_s1_1
T_11_26_wire_logic_cluster/lc_1/out
T_11_26_lc_trk_g2_1
T_11_26_input_2_7
T_11_26_wire_logic_cluster/lc_7/in_2

T_11_26_wire_logic_cluster/lc_1/out
T_11_25_lc_trk_g1_1
T_11_25_input_2_4
T_11_25_wire_logic_cluster/lc_4/in_2

T_11_26_wire_logic_cluster/lc_1/out
T_7_26_sp12_h_l_1
T_7_26_lc_trk_g0_2
T_7_26_input_2_0
T_7_26_wire_logic_cluster/lc_0/in_2

T_11_26_wire_logic_cluster/lc_1/out
T_10_25_lc_trk_g2_1
T_10_25_wire_logic_cluster/lc_4/in_3

T_11_26_wire_logic_cluster/lc_1/out
T_12_26_lc_trk_g1_1
T_12_26_wire_logic_cluster/lc_1/in_1

T_11_26_wire_logic_cluster/lc_1/out
T_12_27_lc_trk_g3_1
T_12_27_wire_logic_cluster/lc_3/in_1

T_11_26_wire_logic_cluster/lc_1/out
T_12_27_lc_trk_g3_1
T_12_27_wire_logic_cluster/lc_5/in_1

T_11_26_wire_logic_cluster/lc_1/out
T_10_26_lc_trk_g3_1
T_10_26_wire_logic_cluster/lc_1/in_3

End 

Net : my_uart.rx_clk_dividerZ1Z_1
T_9_26_wire_logic_cluster/lc_4/out
T_9_26_lc_trk_g0_4
T_9_26_wire_logic_cluster/lc_3/in_3

T_9_26_wire_logic_cluster/lc_4/out
T_9_25_lc_trk_g0_4
T_9_25_wire_logic_cluster/lc_1/in_1

T_9_26_wire_logic_cluster/lc_4/out
T_9_26_lc_trk_g0_4
T_9_26_wire_logic_cluster/lc_4/in_0

End 

Net : my_uart.N_4_cascade_
T_7_26_wire_logic_cluster/lc_1/ltout
T_7_26_wire_logic_cluster/lc_2/in_2

End 

Net : my_uart.rx_countdownZ1Z_2
T_10_26_wire_logic_cluster/lc_3/out
T_11_26_lc_trk_g1_3
T_11_26_input_2_2
T_11_26_wire_logic_cluster/lc_2/in_2

T_10_26_wire_logic_cluster/lc_3/out
T_10_26_lc_trk_g1_3
T_10_26_wire_logic_cluster/lc_7/in_1

T_10_26_wire_logic_cluster/lc_3/out
T_10_25_lc_trk_g1_3
T_10_25_wire_logic_cluster/lc_7/in_1

T_10_26_wire_logic_cluster/lc_3/out
T_10_27_lc_trk_g0_3
T_10_27_wire_logic_cluster/lc_3/in_0

T_10_26_wire_logic_cluster/lc_3/out
T_10_25_sp4_v_t_38
T_7_25_sp4_h_l_9
T_7_25_lc_trk_g0_4
T_7_25_wire_logic_cluster/lc_5/in_1

T_10_26_wire_logic_cluster/lc_3/out
T_11_27_lc_trk_g2_3
T_11_27_wire_logic_cluster/lc_2/in_3

T_10_26_wire_logic_cluster/lc_3/out
T_11_27_lc_trk_g2_3
T_11_27_wire_logic_cluster/lc_5/in_0

T_10_26_wire_logic_cluster/lc_3/out
T_10_26_lc_trk_g1_3
T_10_26_wire_logic_cluster/lc_2/in_0

End 

Net : my_uart.rx_countdown_3_3
T_10_27_wire_logic_cluster/lc_7/out
T_10_27_lc_trk_g2_7
T_10_27_wire_logic_cluster/lc_6/in_1

T_10_27_wire_logic_cluster/lc_7/out
T_10_27_lc_trk_g2_7
T_10_27_wire_logic_cluster/lc_4/in_3

End 

Net : my_uart.rx_clk_dividerZ0Z_7
T_10_25_wire_logic_cluster/lc_6/out
T_10_25_lc_trk_g0_6
T_10_25_wire_logic_cluster/lc_3/in_3

T_10_25_wire_logic_cluster/lc_6/out
T_9_25_lc_trk_g2_6
T_9_25_wire_logic_cluster/lc_7/in_1

T_10_25_wire_logic_cluster/lc_6/out
T_10_25_lc_trk_g0_6
T_10_25_wire_logic_cluster/lc_6/in_0

End 

Net : my_uart.un1_rx_clk_divider_a_0
T_10_25_wire_logic_cluster/lc_3/out
T_10_26_lc_trk_g0_3
T_10_26_wire_logic_cluster/lc_5/in_0

End 

Net : my_uart.rx_clk_dividerZ0Z_8
T_9_26_wire_logic_cluster/lc_5/out
T_10_25_lc_trk_g3_5
T_10_25_wire_logic_cluster/lc_3/in_1

T_9_26_wire_logic_cluster/lc_5/out
T_9_26_lc_trk_g0_5
T_9_26_wire_logic_cluster/lc_0/in_1

T_9_26_wire_logic_cluster/lc_5/out
T_9_26_lc_trk_g0_5
T_9_26_wire_logic_cluster/lc_5/in_0

End 

Net : my_uart.un1_rx_clk_divider_a_6
T_9_27_wire_logic_cluster/lc_6/out
T_10_26_lc_trk_g3_6
T_10_26_input_2_5
T_10_26_wire_logic_cluster/lc_5/in_2

End 

Net : my_uart.rx_clk_dividerZ0Z_5
T_9_27_wire_logic_cluster/lc_4/out
T_9_27_lc_trk_g0_4
T_9_27_wire_logic_cluster/lc_6/in_0

T_9_27_wire_logic_cluster/lc_4/out
T_9_23_sp4_v_t_45
T_9_25_lc_trk_g2_0
T_9_25_wire_logic_cluster/lc_5/in_1

T_9_27_wire_logic_cluster/lc_4/out
T_9_27_lc_trk_g0_4
T_9_27_input_2_4
T_9_27_wire_logic_cluster/lc_4/in_2

End 

Net : my_uart.g0_6_a5_0_3
T_12_27_wire_logic_cluster/lc_7/out
T_12_27_lc_trk_g2_7
T_12_27_wire_logic_cluster/lc_0/in_1

End 

Net : my_uart.un1_rx_clk_divider28_i_cascade_
T_11_28_wire_logic_cluster/lc_0/ltout
T_11_28_wire_logic_cluster/lc_1/in_2

End 

Net : my_uart.g0_6_a5_0_5
T_12_27_wire_logic_cluster/lc_0/out
T_11_28_lc_trk_g1_0
T_11_28_wire_logic_cluster/lc_0/in_3

End 

Net : my_uart.g0_0_0_a3_3_cascade_
T_7_26_wire_logic_cluster/lc_0/ltout
T_7_26_wire_logic_cluster/lc_1/in_2

End 

Net : my_uart.rx_clk_dividerZ0Z_4
T_9_27_wire_logic_cluster/lc_2/out
T_9_27_lc_trk_g3_2
T_9_27_wire_logic_cluster/lc_6/in_1

T_9_27_wire_logic_cluster/lc_2/out
T_9_24_sp4_v_t_44
T_9_25_lc_trk_g3_4
T_9_25_wire_logic_cluster/lc_4/in_1

T_9_27_wire_logic_cluster/lc_2/out
T_9_27_lc_trk_g2_2
T_9_27_input_2_2
T_9_27_wire_logic_cluster/lc_2/in_2

End 

Net : my_uart.rx_countdownZ1Z_3
T_10_27_wire_logic_cluster/lc_4/out
T_11_26_lc_trk_g2_4
T_11_26_wire_logic_cluster/lc_3/in_1

T_10_27_wire_logic_cluster/lc_4/out
T_10_26_lc_trk_g1_4
T_10_26_wire_logic_cluster/lc_7/in_0

T_10_27_wire_logic_cluster/lc_4/out
T_10_23_sp4_v_t_45
T_10_25_lc_trk_g3_0
T_10_25_wire_logic_cluster/lc_7/in_0

T_10_27_wire_logic_cluster/lc_4/out
T_10_25_sp4_v_t_37
T_7_25_sp4_h_l_6
T_7_25_lc_trk_g0_3
T_7_25_wire_logic_cluster/lc_5/in_0

T_10_27_wire_logic_cluster/lc_4/out
T_10_27_lc_trk_g2_4
T_10_27_wire_logic_cluster/lc_3/in_1

T_10_27_wire_logic_cluster/lc_4/out
T_11_27_lc_trk_g1_4
T_11_27_wire_logic_cluster/lc_2/in_1

T_10_27_wire_logic_cluster/lc_4/out
T_9_27_sp4_h_l_0
T_11_27_lc_trk_g3_5
T_11_27_wire_logic_cluster/lc_5/in_1

T_10_27_wire_logic_cluster/lc_4/out
T_10_27_lc_trk_g2_4
T_10_27_wire_logic_cluster/lc_7/in_1

End 

Net : my_uart.rx_clk_dividerZ0Z_6
T_9_27_wire_logic_cluster/lc_3/out
T_9_27_lc_trk_g1_3
T_9_27_input_2_6
T_9_27_wire_logic_cluster/lc_6/in_2

T_9_27_wire_logic_cluster/lc_3/out
T_9_24_sp4_v_t_46
T_9_25_lc_trk_g3_6
T_9_25_wire_logic_cluster/lc_6/in_1

T_9_27_wire_logic_cluster/lc_3/out
T_9_27_lc_trk_g1_3
T_9_27_wire_logic_cluster/lc_3/in_3

End 

Net : my_uart.rx_clk_dividerZ0Z_3
T_9_27_wire_logic_cluster/lc_1/out
T_9_27_lc_trk_g2_1
T_9_27_wire_logic_cluster/lc_6/in_3

T_9_27_wire_logic_cluster/lc_1/out
T_9_24_sp4_v_t_42
T_9_25_lc_trk_g2_2
T_9_25_wire_logic_cluster/lc_3/in_1

T_9_27_wire_logic_cluster/lc_1/out
T_9_27_lc_trk_g2_1
T_9_27_wire_logic_cluster/lc_1/in_0

End 

Net : my_uart.rx_countdownZ0Z_4
T_10_27_wire_logic_cluster/lc_2/out
T_11_26_lc_trk_g2_2
T_11_26_input_2_4
T_11_26_wire_logic_cluster/lc_4/in_2

T_10_27_wire_logic_cluster/lc_2/out
T_10_26_lc_trk_g1_2
T_10_26_input_2_7
T_10_26_wire_logic_cluster/lc_7/in_2

T_10_27_wire_logic_cluster/lc_2/out
T_10_24_sp4_v_t_44
T_10_25_lc_trk_g3_4
T_10_25_input_2_7
T_10_25_wire_logic_cluster/lc_7/in_2

T_10_27_wire_logic_cluster/lc_2/out
T_11_27_lc_trk_g0_2
T_11_27_wire_logic_cluster/lc_4/in_0

T_10_27_wire_logic_cluster/lc_2/out
T_8_27_sp4_h_l_1
T_7_23_sp4_v_t_36
T_7_25_lc_trk_g2_1
T_7_25_input_2_5
T_7_25_wire_logic_cluster/lc_5/in_2

T_10_27_wire_logic_cluster/lc_2/out
T_10_27_lc_trk_g3_2
T_10_27_input_2_3
T_10_27_wire_logic_cluster/lc_3/in_2

T_10_27_wire_logic_cluster/lc_2/out
T_11_27_lc_trk_g0_2
T_11_27_wire_logic_cluster/lc_2/in_0

T_10_27_wire_logic_cluster/lc_2/out
T_10_27_lc_trk_g3_2
T_10_27_wire_logic_cluster/lc_5/in_0

End 

Net : my_uart.rx_countdownZ0Z_5
T_10_25_wire_logic_cluster/lc_2/out
T_11_24_sp4_v_t_37
T_11_26_lc_trk_g2_0
T_11_26_wire_logic_cluster/lc_5/in_1

T_10_25_wire_logic_cluster/lc_2/out
T_10_25_lc_trk_g3_2
T_10_25_wire_logic_cluster/lc_0/in_3

T_10_25_wire_logic_cluster/lc_2/out
T_10_26_lc_trk_g0_2
T_10_26_wire_logic_cluster/lc_6/in_0

T_10_25_wire_logic_cluster/lc_2/out
T_11_25_lc_trk_g0_2
T_11_25_wire_logic_cluster/lc_7/in_1

T_10_25_wire_logic_cluster/lc_2/out
T_11_24_sp4_v_t_37
T_11_27_lc_trk_g1_5
T_11_27_wire_logic_cluster/lc_5/in_3

T_10_25_wire_logic_cluster/lc_2/out
T_11_24_sp4_v_t_37
T_10_27_lc_trk_g2_5
T_10_27_wire_logic_cluster/lc_0/in_3

T_10_25_wire_logic_cluster/lc_2/out
T_8_25_sp4_h_l_1
T_7_25_lc_trk_g0_1
T_7_25_wire_logic_cluster/lc_6/in_1

T_10_25_wire_logic_cluster/lc_2/out
T_11_24_sp4_v_t_37
T_11_27_lc_trk_g1_5
T_11_27_wire_logic_cluster/lc_3/in_1

T_10_25_wire_logic_cluster/lc_2/out
T_10_25_lc_trk_g3_2
T_10_25_input_2_1
T_10_25_wire_logic_cluster/lc_1/in_2

End 

Net : my_uart.g0_0_0_a3_0_3
T_10_26_wire_logic_cluster/lc_7/out
T_10_26_lc_trk_g2_7
T_10_26_wire_logic_cluster/lc_6/in_1

End 

Net : my_uart.g0_6_0_1
T_10_27_wire_logic_cluster/lc_1/out
T_11_28_lc_trk_g3_1
T_11_28_wire_logic_cluster/lc_0/in_0

End 

Net : N_18_i
T_11_27_wire_logic_cluster/lc_1/out
T_11_25_sp4_v_t_47
T_8_25_sp4_h_l_4
T_7_25_sp4_v_t_47
T_7_26_lc_trk_g2_7
T_7_26_wire_logic_cluster/lc_4/in_3

T_11_27_wire_logic_cluster/lc_1/out
T_11_24_sp4_v_t_42
T_11_25_lc_trk_g2_2
T_11_25_input_2_6
T_11_25_wire_logic_cluster/lc_6/in_2

T_11_27_wire_logic_cluster/lc_1/out
T_11_24_sp4_v_t_42
T_11_25_lc_trk_g2_2
T_11_25_input_2_2
T_11_25_wire_logic_cluster/lc_2/in_2

T_11_27_wire_logic_cluster/lc_1/out
T_10_28_lc_trk_g0_1
T_10_28_wire_logic_cluster/lc_6/in_1

T_11_27_wire_logic_cluster/lc_1/out
T_11_25_sp4_v_t_47
T_8_25_sp4_h_l_4
T_7_25_lc_trk_g1_4
T_7_25_wire_logic_cluster/lc_4/in_3

T_11_27_wire_logic_cluster/lc_1/out
T_11_24_sp4_v_t_42
T_11_25_lc_trk_g2_2
T_11_25_wire_logic_cluster/lc_3/in_1

T_11_27_wire_logic_cluster/lc_1/out
T_12_26_lc_trk_g2_1
T_12_26_wire_logic_cluster/lc_6/in_1

T_11_27_wire_logic_cluster/lc_1/out
T_12_26_lc_trk_g2_1
T_12_26_wire_logic_cluster/lc_4/in_1

T_11_27_wire_logic_cluster/lc_1/out
T_10_28_lc_trk_g0_1
T_10_28_wire_logic_cluster/lc_2/in_1

T_11_27_wire_logic_cluster/lc_1/out
T_11_28_lc_trk_g1_1
T_11_28_wire_logic_cluster/lc_3/in_1

T_11_27_wire_logic_cluster/lc_1/out
T_10_27_lc_trk_g3_1
T_10_27_wire_logic_cluster/lc_0/in_0

T_11_27_wire_logic_cluster/lc_1/out
T_12_26_lc_trk_g3_1
T_12_26_wire_logic_cluster/lc_7/in_3

T_11_27_wire_logic_cluster/lc_1/out
T_12_27_lc_trk_g0_1
T_12_27_wire_logic_cluster/lc_5/in_0

T_11_27_wire_logic_cluster/lc_1/out
T_11_28_lc_trk_g1_1
T_11_28_wire_logic_cluster/lc_5/in_1

T_11_27_wire_logic_cluster/lc_1/out
T_11_27_lc_trk_g3_1
T_11_27_wire_logic_cluster/lc_1/in_3

End 

Net : my_uart.g0_0
T_7_26_wire_logic_cluster/lc_4/out
T_6_26_sp4_h_l_0
T_7_26_lc_trk_g3_0
T_7_26_wire_logic_cluster/lc_2/in_3

End 

Net : my_uart.N_27_mux
T_12_26_wire_logic_cluster/lc_5/out
T_12_26_lc_trk_g1_5
T_12_26_wire_logic_cluster/lc_0/in_0

End 

Net : my_uart_recv_state_0
T_11_28_wire_logic_cluster/lc_1/out
T_11_25_sp4_v_t_42
T_8_25_sp4_h_l_7
T_7_25_sp4_v_t_36
T_7_26_lc_trk_g3_4
T_7_26_wire_logic_cluster/lc_4/in_1

T_11_28_wire_logic_cluster/lc_1/out
T_11_24_sp4_v_t_39
T_11_25_lc_trk_g2_7
T_11_25_wire_logic_cluster/lc_2/in_3

T_11_28_wire_logic_cluster/lc_1/out
T_11_24_sp4_v_t_39
T_11_25_lc_trk_g2_7
T_11_25_wire_logic_cluster/lc_6/in_3

T_11_28_wire_logic_cluster/lc_1/out
T_12_25_sp4_v_t_43
T_12_26_lc_trk_g3_3
T_12_26_wire_logic_cluster/lc_6/in_0

T_11_28_wire_logic_cluster/lc_1/out
T_12_25_sp4_v_t_43
T_12_26_lc_trk_g3_3
T_12_26_wire_logic_cluster/lc_4/in_0

T_11_28_wire_logic_cluster/lc_1/out
T_10_28_lc_trk_g3_1
T_10_28_wire_logic_cluster/lc_6/in_0

T_11_28_wire_logic_cluster/lc_1/out
T_11_25_sp4_v_t_42
T_8_25_sp4_h_l_7
T_7_25_lc_trk_g0_7
T_7_25_wire_logic_cluster/lc_4/in_1

T_11_28_wire_logic_cluster/lc_1/out
T_11_24_sp4_v_t_39
T_11_25_lc_trk_g2_7
T_11_25_wire_logic_cluster/lc_3/in_0

T_11_28_wire_logic_cluster/lc_1/out
T_11_26_sp4_v_t_47
T_10_27_lc_trk_g3_7
T_10_27_input_2_0
T_10_27_wire_logic_cluster/lc_0/in_2

T_11_28_wire_logic_cluster/lc_1/out
T_10_28_lc_trk_g3_1
T_10_28_wire_logic_cluster/lc_2/in_0

T_11_28_wire_logic_cluster/lc_1/out
T_11_28_lc_trk_g0_1
T_11_28_wire_logic_cluster/lc_3/in_0

T_11_28_wire_logic_cluster/lc_1/out
T_12_25_sp4_v_t_43
T_12_26_lc_trk_g3_3
T_12_26_wire_logic_cluster/lc_7/in_1

T_11_28_wire_logic_cluster/lc_1/out
T_11_25_sp4_v_t_42
T_8_25_sp4_h_l_7
T_7_25_lc_trk_g0_7
T_7_25_wire_logic_cluster/lc_7/in_0

T_11_28_wire_logic_cluster/lc_1/out
T_12_27_lc_trk_g2_1
T_12_27_input_2_5
T_12_27_wire_logic_cluster/lc_5/in_2

T_11_28_wire_logic_cluster/lc_1/out
T_11_28_lc_trk_g0_1
T_11_28_wire_logic_cluster/lc_5/in_0

T_11_28_wire_logic_cluster/lc_1/out
T_12_27_lc_trk_g2_1
T_12_27_wire_logic_cluster/lc_4/in_1

T_11_28_wire_logic_cluster/lc_1/out
T_12_24_sp4_v_t_38
T_12_25_lc_trk_g2_6
T_12_25_wire_logic_cluster/lc_3/in_3

T_11_28_wire_logic_cluster/lc_1/out
T_12_24_sp4_v_t_38
T_12_25_lc_trk_g2_6
T_12_25_wire_logic_cluster/lc_1/in_3

T_11_28_wire_logic_cluster/lc_1/out
T_12_24_sp4_v_t_38
T_12_25_lc_trk_g2_6
T_12_25_wire_logic_cluster/lc_5/in_3

T_11_28_wire_logic_cluster/lc_1/out
T_11_28_lc_trk_g0_1
T_11_28_wire_logic_cluster/lc_1/in_0

T_11_28_wire_logic_cluster/lc_1/out
T_11_27_lc_trk_g1_1
T_11_27_wire_logic_cluster/lc_1/in_1

End 

Net : my_uart.N_28_mux
T_12_26_wire_logic_cluster/lc_3/out
T_12_26_lc_trk_g2_3
T_12_26_wire_logic_cluster/lc_0/in_1

End 

Net : my_uart.rx_countdown_3_4_cascade_
T_10_27_wire_logic_cluster/lc_5/ltout
T_10_27_wire_logic_cluster/lc_6/in_2

End 

Net : my_uart.rx_clk_dividerZ0Z_9
T_9_26_wire_logic_cluster/lc_6/out
T_10_25_sp4_v_t_45
T_10_26_lc_trk_g3_5
T_10_26_wire_logic_cluster/lc_5/in_1

T_9_26_wire_logic_cluster/lc_6/out
T_9_26_lc_trk_g1_6
T_9_26_input_2_1
T_9_26_wire_logic_cluster/lc_1/in_2

T_9_26_wire_logic_cluster/lc_6/out
T_9_26_lc_trk_g2_6
T_9_26_wire_logic_cluster/lc_6/in_0

End 

Net : my_uart.N_8_0_cascade_
T_11_27_wire_logic_cluster/lc_0/ltout
T_11_27_wire_logic_cluster/lc_1/in_2

End 

Net : my_uart.N_23_mux_cascade_
T_11_27_wire_logic_cluster/lc_6/ltout
T_11_27_wire_logic_cluster/lc_7/in_2

End 

Net : my_uart.m7_0_0
T_11_27_wire_logic_cluster/lc_7/out
T_11_27_lc_trk_g2_7
T_11_27_wire_logic_cluster/lc_0/in_3

End 

Net : my_uart.rx_countdown_3_4
T_10_27_wire_logic_cluster/lc_5/out
T_10_27_lc_trk_g1_5
T_10_27_wire_logic_cluster/lc_2/in_0

End 

Net : my_uart.N_19_mux
T_12_27_wire_logic_cluster/lc_3/out
T_11_27_lc_trk_g3_3
T_11_27_wire_logic_cluster/lc_0/in_0

End 

Net : my_uart.m15_e_3_cascade_
T_12_26_wire_logic_cluster/lc_2/ltout
T_12_26_wire_logic_cluster/lc_3/in_2

End 

Net : my_uart.m15_e_0_cascade_
T_12_26_wire_logic_cluster/lc_1/ltout
T_12_26_wire_logic_cluster/lc_2/in_2

End 

Net : my_uart.rx_bits_remainingZ0Z_3
T_7_25_wire_logic_cluster/lc_1/out
T_7_25_sp4_h_l_7
T_11_25_sp4_h_l_10
T_12_25_lc_trk_g2_2
T_12_25_input_2_0
T_12_25_wire_logic_cluster/lc_0/in_2

T_7_25_wire_logic_cluster/lc_1/out
T_6_25_sp4_h_l_10
T_7_25_lc_trk_g3_2
T_7_25_input_2_7
T_7_25_wire_logic_cluster/lc_7/in_2

T_7_25_wire_logic_cluster/lc_1/out
T_6_25_sp4_h_l_10
T_7_25_lc_trk_g3_2
T_7_25_wire_logic_cluster/lc_1/in_0

End 

Net : my_uart.N_217
T_12_27_wire_logic_cluster/lc_4/out
T_11_28_lc_trk_g0_4
T_11_28_wire_logic_cluster/lc_1/in_3

End 

Net : my_uart.m6_0_18_a4_1_2
T_12_25_wire_logic_cluster/lc_0/out
T_12_23_sp4_v_t_45
T_13_27_sp4_h_l_2
T_12_27_lc_trk_g0_2
T_12_27_wire_logic_cluster/lc_4/in_0

End 

Net : my_uart.rx_countdown_RNO_5Z0Z_2
T_10_25_wire_logic_cluster/lc_0/out
T_10_25_lc_trk_g1_0
T_10_25_wire_logic_cluster/lc_5/in_0

End 

Net : my_uart.g0_4_a3_0_3
T_10_25_wire_logic_cluster/lc_7/out
T_11_25_lc_trk_g1_7
T_11_25_input_2_0
T_11_25_wire_logic_cluster/lc_0/in_2

End 

Net : my_uart_recv_state_2
T_12_26_wire_logic_cluster/lc_0/out
T_12_24_sp4_v_t_45
T_9_28_sp4_h_l_8
T_10_28_lc_trk_g3_0
T_10_28_wire_logic_cluster/lc_6/in_3

T_12_26_wire_logic_cluster/lc_0/out
T_11_26_lc_trk_g3_0
T_11_26_wire_logic_cluster/lc_0/in_3

T_12_26_wire_logic_cluster/lc_0/out
T_12_24_sp4_v_t_45
T_9_28_sp4_h_l_8
T_8_24_sp4_v_t_36
T_7_25_lc_trk_g2_4
T_7_25_wire_logic_cluster/lc_4/in_0

T_12_26_wire_logic_cluster/lc_0/out
T_12_24_sp4_v_t_45
T_9_28_sp4_h_l_8
T_10_28_lc_trk_g3_0
T_10_28_wire_logic_cluster/lc_2/in_3

T_12_26_wire_logic_cluster/lc_0/out
T_11_25_lc_trk_g2_0
T_11_25_wire_logic_cluster/lc_6/in_0

T_12_26_wire_logic_cluster/lc_0/out
T_11_25_lc_trk_g2_0
T_11_25_wire_logic_cluster/lc_2/in_0

T_12_26_wire_logic_cluster/lc_0/out
T_12_24_sp4_v_t_45
T_9_28_sp4_h_l_8
T_8_24_sp4_v_t_36
T_7_26_lc_trk_g0_1
T_7_26_wire_logic_cluster/lc_2/in_1

T_12_26_wire_logic_cluster/lc_0/out
T_12_26_lc_trk_g1_0
T_12_26_wire_logic_cluster/lc_6/in_3

T_12_26_wire_logic_cluster/lc_0/out
T_12_24_sp4_v_t_45
T_11_28_lc_trk_g2_0
T_11_28_wire_logic_cluster/lc_3/in_3

T_12_26_wire_logic_cluster/lc_0/out
T_12_26_lc_trk_g1_0
T_12_26_wire_logic_cluster/lc_4/in_3

T_12_26_wire_logic_cluster/lc_0/out
T_11_25_lc_trk_g2_0
T_11_25_wire_logic_cluster/lc_3/in_3

T_12_26_wire_logic_cluster/lc_0/out
T_12_26_lc_trk_g1_0
T_12_26_wire_logic_cluster/lc_7/in_0

T_12_26_wire_logic_cluster/lc_0/out
T_12_27_lc_trk_g1_0
T_12_27_input_2_3
T_12_27_wire_logic_cluster/lc_3/in_2

T_12_26_wire_logic_cluster/lc_0/out
T_12_24_sp4_v_t_45
T_11_28_lc_trk_g2_0
T_11_28_wire_logic_cluster/lc_5/in_3

T_12_26_wire_logic_cluster/lc_0/out
T_11_27_lc_trk_g1_0
T_11_27_input_2_3
T_11_27_wire_logic_cluster/lc_3/in_2

T_12_26_wire_logic_cluster/lc_0/out
T_12_27_lc_trk_g0_0
T_12_27_input_2_0
T_12_27_wire_logic_cluster/lc_0/in_2

T_12_26_wire_logic_cluster/lc_0/out
T_12_27_lc_trk_g1_0
T_12_27_wire_logic_cluster/lc_4/in_3

T_12_26_wire_logic_cluster/lc_0/out
T_11_27_lc_trk_g1_0
T_11_27_wire_logic_cluster/lc_1/in_0

End 

Net : my_uart.g0_6_0_0
T_10_28_wire_logic_cluster/lc_6/out
T_10_27_lc_trk_g0_6
T_10_27_wire_logic_cluster/lc_1/in_3

End 

Net : my_uart.g0_6_a5_1_0
T_11_26_wire_logic_cluster/lc_0/out
T_10_27_lc_trk_g1_0
T_10_27_wire_logic_cluster/lc_0/in_1

End 

Net : my_uart.g0_6_a5_1_5_cascade_
T_10_27_wire_logic_cluster/lc_0/ltout
T_10_27_wire_logic_cluster/lc_1/in_2

End 

Net : my_uart.g0_6_a5_0_4
T_12_27_wire_logic_cluster/lc_5/out
T_11_28_lc_trk_g1_5
T_11_28_input_2_0
T_11_28_wire_logic_cluster/lc_0/in_2

End 

Net : my_uart.g0_4_a3_0_2
T_11_25_wire_logic_cluster/lc_7/out
T_11_25_lc_trk_g0_7
T_11_25_wire_logic_cluster/lc_0/in_1

End 

Net : my_uart.un1_recv_state_6
T_11_25_wire_logic_cluster/lc_2/out
T_11_25_lc_trk_g3_2
T_11_25_wire_logic_cluster/lc_1/in_0

End 

Net : my_uart.g0_2
T_7_25_wire_logic_cluster/lc_4/out
T_7_24_sp4_v_t_40
T_7_25_lc_trk_g2_0
T_7_25_input_2_0
T_7_25_wire_logic_cluster/lc_0/in_2

End 

Net : my_uart.recv_state_0_sqmuxa_1_0
T_11_25_wire_logic_cluster/lc_6/out
T_11_25_lc_trk_g2_6
T_11_25_wire_logic_cluster/lc_1/in_3

End 

Net : my_uart.rx_bits_remainingZ0Z_2
T_12_25_wire_logic_cluster/lc_5/out
T_12_25_lc_trk_g1_5
T_12_25_wire_logic_cluster/lc_0/in_0

T_12_25_wire_logic_cluster/lc_5/out
T_4_25_sp12_h_l_1
T_7_25_lc_trk_g1_1
T_7_25_wire_logic_cluster/lc_7/in_1

T_12_25_wire_logic_cluster/lc_5/out
T_12_25_lc_trk_g1_5
T_12_25_wire_logic_cluster/lc_5/in_1

End 

Net : my_uart.N_6_cascade_
T_10_26_wire_logic_cluster/lc_2/ltout
T_10_26_wire_logic_cluster/lc_3/in_2

End 

Net : my_uart.rx_bits_remainingZ0Z_1
T_12_25_wire_logic_cluster/lc_1/out
T_12_25_lc_trk_g2_1
T_12_25_wire_logic_cluster/lc_0/in_1

T_12_25_wire_logic_cluster/lc_1/out
T_12_25_lc_trk_g2_1
T_12_25_wire_logic_cluster/lc_4/in_1

T_12_25_wire_logic_cluster/lc_1/out
T_12_25_lc_trk_g2_1
T_12_25_input_2_1
T_12_25_wire_logic_cluster/lc_1/in_2

End 

Net : my_uart.rx_countdown_8_5_cascade_
T_10_25_wire_logic_cluster/lc_1/ltout
T_10_25_wire_logic_cluster/lc_2/in_2

End 

Net : my_uart.rx_clk_divider_1_cry_7_THRU_CO
T_9_26_wire_logic_cluster/lc_0/out
T_9_26_lc_trk_g2_0
T_9_26_wire_logic_cluster/lc_5/in_1

End 

Net : my_uart.rx_clk_divider_1_cry_8_THRU_CO
T_9_26_wire_logic_cluster/lc_1/out
T_9_26_lc_trk_g2_1
T_9_26_wire_logic_cluster/lc_6/in_3

End 

Net : my_uart.rx_clk_divider_1_cry_8
T_9_26_wire_logic_cluster/lc_0/cout
T_9_26_wire_logic_cluster/lc_1/in_3

Net : bfn_9_26_0_
T_9_26_wire_logic_cluster/carry_in_mux/cout
T_9_26_wire_logic_cluster/lc_0/in_3

Net : N_20_mux
T_12_26_wire_logic_cluster/lc_6/out
T_12_26_lc_trk_g3_6
T_12_26_wire_logic_cluster/lc_5/in_0

T_12_26_wire_logic_cluster/lc_6/out
T_12_26_lc_trk_g3_6
T_12_26_wire_logic_cluster/lc_3/in_0

End 

Net : my_uart.G_14_0_a3_0_1
T_10_28_wire_logic_cluster/lc_2/out
T_10_27_lc_trk_g0_2
T_10_27_wire_logic_cluster/lc_6/in_0

End 

Net : my_uart.rx_bits_remainingZ0Z_0
T_12_25_wire_logic_cluster/lc_3/out
T_12_25_lc_trk_g0_3
T_12_25_wire_logic_cluster/lc_0/in_3

T_12_25_wire_logic_cluster/lc_3/out
T_12_25_lc_trk_g0_3
T_12_25_wire_logic_cluster/lc_4/in_3

T_12_25_wire_logic_cluster/lc_3/out
T_12_25_lc_trk_g0_3
T_12_25_wire_logic_cluster/lc_3/in_0

T_12_25_wire_logic_cluster/lc_3/out
T_12_25_lc_trk_g0_3
T_12_25_wire_logic_cluster/lc_1/in_0

End 

Net : my_uart.rx_bits_remaining_6_0_3
T_7_25_wire_logic_cluster/lc_7/out
T_7_25_lc_trk_g3_7
T_7_25_wire_logic_cluster/lc_1/in_1

End 

Net : my_uart.CO1_i
T_12_25_wire_logic_cluster/lc_4/out
T_5_25_sp12_h_l_0
T_7_25_lc_trk_g1_7
T_7_25_wire_logic_cluster/lc_7/in_3

End 

Net : my_uart.m10_e_1_cascade_
T_11_27_wire_logic_cluster/lc_4/ltout
T_11_27_wire_logic_cluster/lc_5/in_2

End 

Net : my_uart.m10_e_3
T_11_27_wire_logic_cluster/lc_5/out
T_12_26_lc_trk_g3_5
T_12_26_wire_logic_cluster/lc_5/in_1

End 

Net : my_uart.rx_clk_divider_1_cry_5
T_9_25_wire_logic_cluster/lc_5/cout
T_9_25_wire_logic_cluster/lc_6/in_3

Net : my_uart.rx_clk_divider_1_cry_5_THRU_CO
T_9_25_wire_logic_cluster/lc_6/out
T_10_24_sp4_v_t_45
T_9_27_lc_trk_g3_5
T_9_27_wire_logic_cluster/lc_3/in_1

End 

Net : my_uart.N_19_mux_0
T_12_26_wire_logic_cluster/lc_4/out
T_12_26_lc_trk_g2_4
T_12_26_wire_logic_cluster/lc_3/in_1

End 

Net : my_uart.g0_6_a5_1_4
T_10_27_wire_logic_cluster/lc_3/out
T_10_27_lc_trk_g3_3
T_10_27_wire_logic_cluster/lc_1/in_1

End 

Net : my_uart.g0_0_0_a3_0_0_cascade_
T_7_25_wire_logic_cluster/lc_5/ltout
T_7_25_wire_logic_cluster/lc_6/in_2

End 

Net : my_uart.g0_0_0_a3_0_4
T_7_25_wire_logic_cluster/lc_6/out
T_7_25_lc_trk_g0_6
T_7_25_wire_logic_cluster/lc_0/in_0

End 

Net : my_uart.N_22_mux
T_11_27_wire_logic_cluster/lc_2/out
T_11_27_lc_trk_g2_2
T_11_27_wire_logic_cluster/lc_7/in_1

End 

Net : my_uart.un1_recv_state_8
T_11_25_wire_logic_cluster/lc_3/out
T_11_25_sp4_h_l_11
T_10_25_sp4_v_t_40
T_10_27_lc_trk_g3_5
T_10_27_wire_logic_cluster/lc_4/in_0

T_11_25_wire_logic_cluster/lc_3/out
T_11_25_sp4_h_l_11
T_10_25_sp4_v_t_40
T_10_26_lc_trk_g2_0
T_10_26_wire_logic_cluster/lc_1/in_1

T_11_25_wire_logic_cluster/lc_3/out
T_11_25_sp4_h_l_11
T_10_25_sp4_v_t_40
T_10_27_lc_trk_g3_5
T_10_27_input_2_2
T_10_27_wire_logic_cluster/lc_2/in_2

T_11_25_wire_logic_cluster/lc_3/out
T_10_25_lc_trk_g3_3
T_10_25_wire_logic_cluster/lc_1/in_1

T_11_25_wire_logic_cluster/lc_3/out
T_11_26_lc_trk_g0_3
T_11_26_wire_logic_cluster/lc_6/in_1

End 

Net : my_uart.rx_clk_divider_1_cry_4_THRU_CO
T_9_25_wire_logic_cluster/lc_5/out
T_9_23_sp4_v_t_39
T_9_27_lc_trk_g1_2
T_9_27_wire_logic_cluster/lc_4/in_3

End 

Net : my_uart.rx_clk_divider_1_cry_4
T_9_25_wire_logic_cluster/lc_4/cout
T_9_25_wire_logic_cluster/lc_5/in_3

Net : my_uart.rx_clk_divider_1_cry_3_THRU_CO
T_9_25_wire_logic_cluster/lc_4/out
T_9_24_sp4_v_t_40
T_9_27_lc_trk_g1_0
T_9_27_wire_logic_cluster/lc_2/in_1

End 

Net : my_uart.rx_clk_divider_1_cry_3
T_9_25_wire_logic_cluster/lc_3/cout
T_9_25_wire_logic_cluster/lc_4/in_3

Net : my_uart.rx_clk_divider_1_cry_6_THRU_CO
T_9_25_wire_logic_cluster/lc_7/out
T_10_25_lc_trk_g0_7
T_10_25_wire_logic_cluster/lc_6/in_3

End 

Net : my_uart.rx_clk_divider_1_cry_6
T_9_25_wire_logic_cluster/lc_6/cout
T_9_25_wire_logic_cluster/lc_7/in_3

Net : my_uart.rx_clk_divider_1_cry_2
T_9_25_wire_logic_cluster/lc_2/cout
T_9_25_wire_logic_cluster/lc_3/in_3

Net : my_uart.rx_clk_divider_1_cry_2_THRU_CO
T_9_25_wire_logic_cluster/lc_3/out
T_9_24_sp4_v_t_38
T_9_27_lc_trk_g0_6
T_9_27_wire_logic_cluster/lc_1/in_1

End 

Net : my_uart.rx_clk_divider_0_sqmuxa
T_11_28_wire_logic_cluster/lc_3/out
T_12_25_sp4_v_t_47
T_9_25_sp4_h_l_10
T_10_25_lc_trk_g2_2
T_10_25_wire_logic_cluster/lc_2/in_0

T_11_28_wire_logic_cluster/lc_3/out
T_12_25_sp4_v_t_47
T_9_25_sp4_h_l_10
T_9_25_lc_trk_g1_7
T_9_25_wire_logic_cluster/lc_0/in_0

T_11_28_wire_logic_cluster/lc_3/out
T_11_27_sp4_v_t_38
T_8_27_sp4_h_l_3
T_9_27_lc_trk_g2_3
T_9_27_wire_logic_cluster/lc_3/in_0

T_11_28_wire_logic_cluster/lc_3/out
T_11_28_sp4_h_l_11
T_10_24_sp4_v_t_41
T_10_26_lc_trk_g2_4
T_10_26_wire_logic_cluster/lc_5/s_r

T_11_28_wire_logic_cluster/lc_3/out
T_11_28_sp4_h_l_11
T_10_24_sp4_v_t_41
T_10_26_lc_trk_g2_4
T_10_26_wire_logic_cluster/lc_5/s_r

T_11_28_wire_logic_cluster/lc_3/out
T_11_28_sp4_h_l_11
T_10_24_sp4_v_t_41
T_9_26_lc_trk_g1_4
T_9_26_wire_logic_cluster/lc_2/in_1

T_11_28_wire_logic_cluster/lc_3/out
T_11_28_sp4_h_l_11
T_10_24_sp4_v_t_41
T_9_26_lc_trk_g1_4
T_9_26_wire_logic_cluster/lc_6/in_1

T_11_28_wire_logic_cluster/lc_3/out
T_11_28_sp4_h_l_11
T_10_24_sp4_v_t_41
T_9_26_lc_trk_g1_4
T_9_26_input_2_7
T_9_26_wire_logic_cluster/lc_7/in_2

T_11_28_wire_logic_cluster/lc_3/out
T_11_28_sp4_h_l_11
T_10_24_sp4_v_t_41
T_9_26_lc_trk_g1_4
T_9_26_input_2_5
T_9_26_wire_logic_cluster/lc_5/in_2

T_11_28_wire_logic_cluster/lc_3/out
T_11_27_sp4_v_t_38
T_8_27_sp4_h_l_3
T_9_27_lc_trk_g2_3
T_9_27_wire_logic_cluster/lc_4/in_1

T_11_28_wire_logic_cluster/lc_3/out
T_11_27_sp4_v_t_38
T_8_27_sp4_h_l_3
T_9_27_lc_trk_g2_3
T_9_27_input_2_1
T_9_27_wire_logic_cluster/lc_1/in_2

T_11_28_wire_logic_cluster/lc_3/out
T_12_25_sp4_v_t_47
T_9_25_sp4_h_l_10
T_10_25_lc_trk_g2_2
T_10_25_input_2_6
T_10_25_wire_logic_cluster/lc_6/in_2

T_11_28_wire_logic_cluster/lc_3/out
T_11_28_sp4_h_l_11
T_10_24_sp4_v_t_41
T_9_26_lc_trk_g1_4
T_9_26_wire_logic_cluster/lc_4/in_3

T_11_28_wire_logic_cluster/lc_3/out
T_11_27_sp4_v_t_38
T_8_27_sp4_h_l_3
T_9_27_lc_trk_g2_3
T_9_27_wire_logic_cluster/lc_2/in_3

T_11_28_wire_logic_cluster/lc_3/out
T_12_25_sp4_v_t_47
T_11_26_lc_trk_g3_7
T_11_26_input_2_6
T_11_26_wire_logic_cluster/lc_6/in_2

T_11_28_wire_logic_cluster/lc_3/out
T_10_27_lc_trk_g2_3
T_10_27_wire_logic_cluster/lc_4/in_1

T_11_28_wire_logic_cluster/lc_3/out
T_10_27_lc_trk_g2_3
T_10_27_wire_logic_cluster/lc_2/in_3

End 

Net : my_uart.N_19_mux_0_cascade_
T_12_26_wire_logic_cluster/lc_4/ltout
T_12_26_wire_logic_cluster/lc_5/in_2

End 

Net : my_uart.N_11
T_12_26_wire_logic_cluster/lc_7/out
T_11_26_sp4_h_l_6
T_10_26_lc_trk_g1_6
T_10_26_wire_logic_cluster/lc_3/in_0

End 

Net : my_uart.rx_clk_divider_1_cry_9
T_9_26_wire_logic_cluster/lc_1/cout
T_9_26_wire_logic_cluster/lc_2/in_3

End 

Net : my_uart.N_18_mux
T_11_27_wire_logic_cluster/lc_3/out
T_11_27_lc_trk_g1_3
T_11_27_input_2_0
T_11_27_wire_logic_cluster/lc_0/in_2

End 

Net : my_uart.rx_clk_divider_1_cry_1
T_9_25_wire_logic_cluster/lc_1/cout
T_9_25_wire_logic_cluster/lc_2/in_3

Net : my_uart.rx_clk_divider_1_cry_1_THRU_CO
T_9_25_wire_logic_cluster/lc_2/out
T_9_26_lc_trk_g0_2
T_9_26_wire_logic_cluster/lc_7/in_3

End 

Net : my_uart.rx_clk_divider_1_cry_0
T_9_25_wire_logic_cluster/lc_0/cout
T_9_25_wire_logic_cluster/lc_1/in_3

Net : my_uart.rx_clk_divider_1_cry_0_THRU_CO
T_9_25_wire_logic_cluster/lc_1/out
T_9_26_lc_trk_g0_1
T_9_26_wire_logic_cluster/lc_4/in_1

End 

Net : my_uart.m6_0_18_0
T_11_28_wire_logic_cluster/lc_5/out
T_11_28_lc_trk_g3_5
T_11_28_wire_logic_cluster/lc_1/in_1

End 

Net : my_uart.CO1_i_cascade_
T_12_25_wire_logic_cluster/lc_4/ltout
T_12_25_wire_logic_cluster/lc_5/in_2

End 

Net : LED_o_c_2
T_7_27_wire_logic_cluster/lc_3/out
T_7_27_lc_trk_g0_3
T_7_27_wire_logic_cluster/lc_6/in_3

T_7_27_wire_logic_cluster/lc_3/out
T_7_26_sp4_v_t_38
T_7_30_sp4_v_t_43
T_3_33_span4_horz_r_3
T_5_33_lc_trk_g0_3
T_5_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : LED_o_c_1
T_7_27_wire_logic_cluster/lc_6/out
T_7_27_lc_trk_g3_6
T_7_27_wire_logic_cluster/lc_0/in_3

T_7_27_wire_logic_cluster/lc_6/out
T_7_27_sp4_h_l_1
T_6_27_sp4_v_t_36
T_6_31_sp4_v_t_36
T_6_33_lc_trk_g0_1
T_6_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : LED_o_c_7
T_7_27_wire_logic_cluster/lc_1/out
T_7_27_lc_trk_g2_1
T_7_27_wire_logic_cluster/lc_4/in_3

T_7_27_wire_logic_cluster/lc_1/out
T_6_27_sp4_h_l_10
T_5_27_sp4_v_t_47
T_5_31_sp4_v_t_36
T_1_33_span4_horz_r_0
T_1_33_lc_trk_g0_0
T_1_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : LED_o_c_6
T_7_27_wire_logic_cluster/lc_4/out
T_7_27_lc_trk_g1_4
T_7_27_wire_logic_cluster/lc_2/in_3

T_7_27_wire_logic_cluster/lc_4/out
T_7_26_sp4_v_t_40
T_4_30_sp4_h_l_10
T_3_30_sp4_v_t_47
T_3_33_lc_trk_g1_7
T_3_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : LED_o_c_5
T_7_27_wire_logic_cluster/lc_2/out
T_7_27_lc_trk_g2_2
T_7_27_wire_logic_cluster/lc_7/in_3

T_7_27_wire_logic_cluster/lc_2/out
T_7_26_sp4_v_t_36
T_4_30_sp4_h_l_6
T_3_30_sp4_v_t_43
T_3_33_lc_trk_g0_3
T_3_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : LED_o_c_4
T_7_27_wire_logic_cluster/lc_7/out
T_7_27_lc_trk_g1_7
T_7_27_wire_logic_cluster/lc_5/in_3

T_7_27_wire_logic_cluster/lc_7/out
T_5_27_sp12_h_l_1
T_4_27_sp12_v_t_22
T_4_33_lc_trk_g1_5
T_4_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : LED_o_c_3
T_7_27_wire_logic_cluster/lc_5/out
T_7_27_lc_trk_g1_5
T_7_27_wire_logic_cluster/lc_3/in_3

T_7_27_wire_logic_cluster/lc_5/out
T_8_26_sp4_v_t_43
T_8_30_sp4_v_t_43
T_4_33_span4_horz_r_3
T_4_33_lc_trk_g0_3
T_4_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : RS232_RX_i_c
T_24_33_wire_io_cluster/io_0/D_IN_0
T_24_29_sp12_v_t_23
T_13_29_sp12_h_l_0
T_12_29_sp4_h_l_1
T_11_25_sp4_v_t_36
T_11_28_lc_trk_g1_4
T_11_28_input_2_3
T_11_28_wire_logic_cluster/lc_3/in_2

T_24_33_wire_io_cluster/io_0/D_IN_0
T_24_29_sp12_v_t_23
T_13_29_sp12_h_l_0
T_12_29_sp4_h_l_1
T_11_25_sp4_v_t_36
T_11_28_lc_trk_g1_4
T_11_28_input_2_5
T_11_28_wire_logic_cluster/lc_5/in_2

T_24_33_wire_io_cluster/io_0/D_IN_0
T_24_29_sp12_v_t_23
T_13_29_sp12_h_l_0
T_12_17_sp12_v_t_23
T_12_26_lc_trk_g3_7
T_12_26_input_2_6
T_12_26_wire_logic_cluster/lc_6/in_2

T_24_33_wire_io_cluster/io_0/D_IN_0
T_24_29_sp12_v_t_23
T_13_29_sp12_h_l_0
T_12_29_sp4_h_l_1
T_11_29_sp4_v_t_36
T_11_25_sp4_v_t_41
T_11_27_lc_trk_g3_4
T_11_27_wire_logic_cluster/lc_7/in_0

T_24_33_wire_io_cluster/io_0/D_IN_0
T_24_29_sp12_v_t_23
T_13_29_sp12_h_l_0
T_12_29_sp4_h_l_1
T_11_25_sp4_v_t_36
T_10_28_lc_trk_g2_4
T_10_28_input_2_6
T_10_28_wire_logic_cluster/lc_6/in_2

T_24_33_wire_io_cluster/io_0/D_IN_0
T_24_29_sp12_v_t_23
T_13_29_sp12_h_l_0
T_12_29_sp4_h_l_1
T_11_25_sp4_v_t_36
T_10_28_lc_trk_g2_4
T_10_28_input_2_2
T_10_28_wire_logic_cluster/lc_2/in_2

T_24_33_wire_io_cluster/io_0/D_IN_0
T_24_25_sp12_v_t_23
T_13_25_sp12_h_l_0
T_12_25_sp4_h_l_1
T_11_25_lc_trk_g0_1
T_11_25_wire_logic_cluster/lc_6/in_1

T_24_33_wire_io_cluster/io_0/D_IN_0
T_24_29_sp12_v_t_23
T_13_29_sp12_h_l_0
T_12_29_sp4_h_l_1
T_8_29_sp4_h_l_4
T_7_25_sp4_v_t_41
T_7_27_lc_trk_g3_4
T_7_27_wire_logic_cluster/lc_1/in_0

T_24_33_wire_io_cluster/io_0/D_IN_0
T_24_29_sp12_v_t_23
T_13_29_sp12_h_l_0
T_12_29_sp4_h_l_1
T_8_29_sp4_h_l_4
T_7_25_sp4_v_t_41
T_7_21_sp4_v_t_37
T_7_25_lc_trk_g0_0
T_7_25_input_2_4
T_7_25_wire_logic_cluster/lc_4/in_2

End 

Net : CLK_i_c_g
T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_25_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_27_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_27_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_27_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_27_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_27_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_27_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_27_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_7_27_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_25_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_10_25_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_10_25_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_26_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_26_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_26_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_26_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_26_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_10_26_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_10_26_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_27_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_27_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_27_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_9_27_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_10_27_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_10_27_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_26_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_25_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_25_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_25_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_27_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_12_26_wire_logic_cluster/lc_3/clk

T_0_16_wire_io_cluster/io_1/gbout
T_0_0_padin_1
T_0_0_glb_netwk_1
T_11_28_wire_logic_cluster/lc_3/clk

End 

Net : LED_o_c_0
T_7_27_wire_logic_cluster/lc_0/out
T_7_23_sp12_v_t_23
T_7_33_lc_trk_g1_4
T_7_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : CONSTANT_ONE_NET
T_10_24_wire_logic_cluster/lc_6/out
T_9_25_lc_trk_g1_6
T_9_25_input_2_1
T_9_25_wire_logic_cluster/lc_1/in_2

T_10_24_wire_logic_cluster/lc_6/out
T_9_25_lc_trk_g0_6
T_9_25_input_2_2
T_9_25_wire_logic_cluster/lc_2/in_2

T_10_24_wire_logic_cluster/lc_6/out
T_9_25_lc_trk_g1_6
T_9_25_input_2_3
T_9_25_wire_logic_cluster/lc_3/in_2

T_10_24_wire_logic_cluster/lc_6/out
T_9_25_lc_trk_g0_6
T_9_25_input_2_4
T_9_25_wire_logic_cluster/lc_4/in_2

T_10_24_wire_logic_cluster/lc_6/out
T_9_25_lc_trk_g1_6
T_9_25_input_2_5
T_9_25_wire_logic_cluster/lc_5/in_2

T_10_24_wire_logic_cluster/lc_6/out
T_9_25_lc_trk_g0_6
T_9_25_input_2_6
T_9_25_wire_logic_cluster/lc_6/in_2

T_10_24_wire_logic_cluster/lc_6/out
T_9_25_lc_trk_g1_6
T_9_25_input_2_7
T_9_25_wire_logic_cluster/lc_7/in_2

T_10_24_wire_logic_cluster/lc_6/out
T_10_24_sp4_h_l_1
T_9_24_sp4_v_t_36
T_9_26_lc_trk_g3_1
T_9_26_input_2_0
T_9_26_wire_logic_cluster/lc_0/in_2

T_10_24_wire_logic_cluster/lc_6/out
T_10_24_sp4_h_l_1
T_9_24_sp4_v_t_36
T_9_26_lc_trk_g3_1
T_9_26_wire_logic_cluster/lc_1/in_1

T_10_24_wire_logic_cluster/lc_6/out
T_11_23_sp4_v_t_45
T_11_26_lc_trk_g1_5
T_11_26_wire_logic_cluster/lc_1/in_1

T_10_24_wire_logic_cluster/lc_6/out
T_9_24_sp4_h_l_4
T_12_24_sp4_v_t_41
T_11_26_lc_trk_g1_4
T_11_26_wire_logic_cluster/lc_2/in_1

T_10_24_wire_logic_cluster/lc_6/out
T_9_24_sp4_h_l_4
T_12_24_sp4_v_t_41
T_11_26_lc_trk_g1_4
T_11_26_input_2_3
T_11_26_wire_logic_cluster/lc_3/in_2

T_10_24_wire_logic_cluster/lc_6/out
T_9_24_sp4_h_l_4
T_12_24_sp4_v_t_41
T_11_26_lc_trk_g1_4
T_11_26_wire_logic_cluster/lc_4/in_1

End 

