Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Aug 11 16:36:39 2024
| Host         : DESKTOP-S44V6ID running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file FIFO_TOP_timing_summary_routed.rpt -pb FIFO_TOP_timing_summary_routed.pb -rpx FIFO_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : FIFO_TOP
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  48          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (48)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (142)
5. checking no_input_delay (12)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (48)
-------------------------
 There are 18 register/latch pins with no clock driven by root clock pin: rclk (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: wclk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (142)
--------------------------------------------------
 There are 142 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  152          inf        0.000                      0                  152           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           152 Endpoints
Min Delay           152 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rptr_empty/bin_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rdata[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.005ns  (logic 3.415ns (48.750%)  route 3.590ns (51.250%))
  Logic Levels:           3  (FDCE=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDCE                         0.000     0.000 r  rptr_empty/bin_reg[3]/C
    SLICE_X3Y10          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  rptr_empty/bin_reg[3]/Q
                         net (fo=13, routed)          1.729     2.185    fifo_mem/mem_reg_0_15_0_5/ADDRC3
    SLICE_X2Y11          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153     2.338 r  fifo_mem/mem_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           1.861     4.199    rdata_OBUF[4]
    T17                  OBUF (Prop_obuf_I_O)         2.806     7.005 r  rdata_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.005    rdata[4]
    T17                                                               r  rdata[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rptr_empty/bin_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rdata[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.908ns  (logic 3.611ns (52.273%)  route 3.297ns (47.727%))
  Logic Levels:           3  (FDCE=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDCE                         0.000     0.000 r  rptr_empty/bin_reg[1]/C
    SLICE_X2Y9           FDCE (Prop_fdce_C_Q)         0.478     0.478 r  rptr_empty/bin_reg[1]/Q
                         net (fo=16, routed)          1.420     1.898    fifo_mem/mem_reg_0_15_6_7__0/DPRA1
    SLICE_X2Y12          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.324     2.222 r  fifo_mem/mem_reg_0_15_6_7__0/DP/O
                         net (fo=1, routed)           1.876     4.099    rdata_OBUF[7]
    V19                  OBUF (Prop_obuf_I_O)         2.809     6.908 r  rdata_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.908    rdata[7]
    V19                                                               r  rdata[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rptr_empty/bin_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rdata[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.797ns  (logic 3.179ns (46.773%)  route 3.618ns (53.227%))
  Logic Levels:           3  (FDCE=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDCE                         0.000     0.000 r  rptr_empty/bin_reg[3]/C
    SLICE_X3Y10          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  rptr_empty/bin_reg[3]/Q
                         net (fo=13, routed)          1.729     2.185    fifo_mem/mem_reg_0_15_0_5/ADDRC3
    SLICE_X2Y11          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.124     2.309 r  fifo_mem/mem_reg_0_15_0_5/RAMC_D1/O
                         net (fo=1, routed)           1.889     4.198    rdata_OBUF[5]
    W19                  OBUF (Prop_obuf_I_O)         2.599     6.797 r  rdata_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.797    rdata[5]
    W19                                                               r  rdata[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rptr_empty/bin_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rdata[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.684ns  (logic 3.375ns (50.487%)  route 3.310ns (49.513%))
  Logic Levels:           3  (FDCE=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDCE                         0.000     0.000 r  rptr_empty/bin_reg[1]/C
    SLICE_X2Y9           FDCE (Prop_fdce_C_Q)         0.478     0.478 r  rptr_empty/bin_reg[1]/Q
                         net (fo=16, routed)          1.420     1.898    fifo_mem/mem_reg_0_15_6_7/DPRA1
    SLICE_X2Y12          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.295     2.193 r  fifo_mem/mem_reg_0_15_6_7/DP/O
                         net (fo=1, routed)           1.889     4.083    rdata_OBUF[6]
    W18                  OBUF (Prop_obuf_I_O)         2.602     6.684 r  rdata_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.684    rdata[6]
    W18                                                               r  rdata[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rptr_empty/bin_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rdata[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.534ns  (logic 3.430ns (52.502%)  route 3.103ns (47.498%))
  Logic Levels:           3  (FDCE=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDCE                         0.000     0.000 r  rptr_empty/bin_reg[3]/C
    SLICE_X3Y10          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  rptr_empty/bin_reg[3]/Q
                         net (fo=13, routed)          1.239     1.695    fifo_mem/mem_reg_0_15_0_5/ADDRB3
    SLICE_X2Y11          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150     1.845 r  fifo_mem/mem_reg_0_15_0_5/RAMB/O
                         net (fo=1, routed)           1.864     3.709    rdata_OBUF[2]
    U17                  OBUF (Prop_obuf_I_O)         2.824     6.534 r  rdata_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.534    rdata[2]
    U17                                                               r  rdata[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rptr_empty/bin_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.467ns  (logic 3.419ns (52.870%)  route 3.048ns (47.130%))
  Logic Levels:           3  (FDCE=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDCE                         0.000     0.000 r  rptr_empty/bin_reg[3]/C
    SLICE_X3Y10          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  rptr_empty/bin_reg[3]/Q
                         net (fo=13, routed)          1.242     1.698    fifo_mem/mem_reg_0_15_0_5/ADDRA3
    SLICE_X2Y11          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150     1.848 r  fifo_mem/mem_reg_0_15_0_5/RAMA/O
                         net (fo=1, routed)           1.806     3.654    rdata_OBUF[0]
    V16                  OBUF (Prop_obuf_I_O)         2.813     6.467 r  rdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.467    rdata[0]
    V16                                                               r  rdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rptr_empty/bin_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rdata[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.290ns  (logic 3.182ns (50.584%)  route 3.108ns (49.416%))
  Logic Levels:           3  (FDCE=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDCE                         0.000     0.000 r  rptr_empty/bin_reg[3]/C
    SLICE_X3Y10          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  rptr_empty/bin_reg[3]/Q
                         net (fo=13, routed)          1.239     1.695    fifo_mem/mem_reg_0_15_0_5/ADDRB3
    SLICE_X2Y11          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.124     1.819 r  fifo_mem/mem_reg_0_15_0_5/RAMB_D1/O
                         net (fo=1, routed)           1.869     3.688    rdata_OBUF[3]
    T18                  OBUF (Prop_obuf_I_O)         2.602     6.290 r  rdata_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.290    rdata[3]
    T18                                                               r  rdata[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rptr_empty/bin_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rdata[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.248ns  (logic 3.169ns (50.720%)  route 3.079ns (49.280%))
  Logic Levels:           3  (FDCE=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDCE                         0.000     0.000 r  rptr_empty/bin_reg[3]/C
    SLICE_X3Y10          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  rptr_empty/bin_reg[3]/Q
                         net (fo=13, routed)          1.242     1.698    fifo_mem/mem_reg_0_15_0_5/ADDRA3
    SLICE_X2Y11          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.124     1.822 r  fifo_mem/mem_reg_0_15_0_5/RAMA_D1/O
                         net (fo=1, routed)           1.837     3.659    rdata_OBUF[1]
    U18                  OBUF (Prop_obuf_I_O)         2.589     6.248 r  rdata_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.248    rdata[1]
    U18                                                               r  rdata[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wptr_full/wfull_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            wfull
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.124ns  (logic 3.049ns (59.515%)  route 2.074ns (40.485%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE                         0.000     0.000 r  wptr_full/wfull_reg/C
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  wptr_full/wfull_reg/Q
                         net (fo=10, routed)          2.074     2.530    wfull_OBUF
    R18                  OBUF (Prop_obuf_I_O)         2.593     5.124 r  wfull_OBUF_inst/O
                         net (fo=0)                   0.000     5.124    wfull
    R18                                                               r  wfull (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rptr_empty/rempty_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            rempty
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.083ns  (logic 3.112ns (61.218%)  route 1.971ns (38.782%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDCE                         0.000     0.000 r  rptr_empty/rempty_reg/C
    SLICE_X2Y9           FDCE (Prop_fdce_C_Q)         0.518     0.518 r  rptr_empty/rempty_reg/Q
                         net (fo=10, routed)          1.971     2.489    rempty_OBUF
    U19                  OBUF (Prop_obuf_I_O)         2.594     5.083 r  rempty_OBUF_inst/O
                         net (fo=0)                   0.000     5.083    rempty
    U19                                                               r  rempty (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 r2w_sync/meta_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            r2w_sync/sync_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.237ns  (logic 0.128ns (54.026%)  route 0.109ns (45.974%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDCE                         0.000     0.000 r  r2w_sync/meta_reg[2]/C
    SLICE_X3Y11          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  r2w_sync/meta_reg[2]/Q
                         net (fo=1, routed)           0.109     0.237    r2w_sync/meta[2]
    SLICE_X3Y11          FDCE                                         r  r2w_sync/sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rptr_empty/rptr_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            r2w_sync/meta_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE                         0.000     0.000 r  rptr_empty/rptr_reg[2]/C
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rptr_empty/rptr_reg[2]/Q
                         net (fo=1, routed)           0.102     0.243    r2w_sync/Q[2]
    SLICE_X3Y11          FDCE                                         r  r2w_sync/meta_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wptr_full/wptr_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            w2r_sync/meta_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.205%)  route 0.114ns (44.795%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDCE                         0.000     0.000 r  wptr_full/wptr_reg[3]/C
    SLICE_X3Y11          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  wptr_full/wptr_reg[3]/Q
                         net (fo=1, routed)           0.114     0.255    w2r_sync/Q[3]
    SLICE_X2Y9           FDCE                                         r  w2r_sync/meta_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rptr_empty/rptr_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            r2w_sync/meta_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDCE                         0.000     0.000 r  rptr_empty/rptr_reg[3]/C
    SLICE_X3Y10          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rptr_empty/rptr_reg[3]/Q
                         net (fo=1, routed)           0.116     0.257    r2w_sync/Q[3]
    SLICE_X3Y12          FDCE                                         r  r2w_sync/meta_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 w2r_sync/meta_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            w2r_sync/sync_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.228%)  route 0.119ns (45.773%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDCE                         0.000     0.000 r  w2r_sync/meta_reg[0]/C
    SLICE_X4Y11          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  w2r_sync/meta_reg[0]/Q
                         net (fo=1, routed)           0.119     0.260    w2r_sync/meta_reg_n_0_[0]
    SLICE_X3Y10          FDCE                                         r  w2r_sync/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 w2r_sync/meta_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            w2r_sync/sync_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.148ns (55.273%)  route 0.120ns (44.727%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y9           FDCE                         0.000     0.000 r  w2r_sync/meta_reg[2]/C
    SLICE_X2Y9           FDCE (Prop_fdce_C_Q)         0.148     0.148 r  w2r_sync/meta_reg[2]/Q
                         net (fo=1, routed)           0.120     0.268    w2r_sync/meta_reg_n_0_[2]
    SLICE_X2Y9           FDCE                                         r  w2r_sync/sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wptr_full/wptr_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            w2r_sync/meta_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDCE                         0.000     0.000 r  wptr_full/wptr_reg[2]/C
    SLICE_X2Y10          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  wptr_full/wptr_reg[2]/Q
                         net (fo=1, routed)           0.110     0.274    w2r_sync/Q[2]
    SLICE_X2Y9           FDCE                                         r  w2r_sync/meta_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rptr_empty/rptr_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            r2w_sync/meta_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.128ns (44.063%)  route 0.162ns (55.937%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE                         0.000     0.000 r  rptr_empty/rptr_reg[0]/C
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  rptr_empty/rptr_reg[0]/Q
                         net (fo=1, routed)           0.162     0.290    r2w_sync/Q[0]
    SLICE_X3Y11          FDCE                                         r  r2w_sync/meta_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wptr_full/wptr_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            w2r_sync/meta_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.148ns (48.588%)  route 0.157ns (51.412%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDCE                         0.000     0.000 r  wptr_full/wptr_reg[1]/C
    SLICE_X2Y10          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  wptr_full/wptr_reg[1]/Q
                         net (fo=1, routed)           0.157     0.305    w2r_sync/Q[1]
    SLICE_X1Y10          FDCE                                         r  w2r_sync/meta_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r2w_sync/meta_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            r2w_sync/sync_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.141ns (45.670%)  route 0.168ns (54.330%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDCE                         0.000     0.000 r  r2w_sync/meta_reg[0]/C
    SLICE_X3Y11          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  r2w_sync/meta_reg[0]/Q
                         net (fo=1, routed)           0.168     0.309    r2w_sync/meta[0]
    SLICE_X3Y12          FDCE                                         r  r2w_sync/sync_reg[0]/D
  -------------------------------------------------------------------    -------------------





