// Seed: 655085579
macromodule module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30
);
  input wire id_30;
  inout wire id_29;
  input wire id_28;
  input wire id_27;
  input wire id_26;
  output wire id_25;
  input wire id_24;
  input wire id_23;
  input wire id_22;
  output wire id_21;
  output wire id_20;
  input wire id_19;
  input wire id_18;
  inout wire id_17;
  output wire id_16;
  input wire id_15;
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  assign module_1.id_3 = 0;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  always $signed(12);
  ;
  wire id_31;
endmodule
module module_1 #(
    parameter id_2 = 32'd59,
    parameter id_4 = 32'd17
) (
    input wire id_0,
    output uwire id_1,
    input wand _id_2,
    output supply1 id_3,
    output tri1 _id_4
);
  logic [id_4  +  -1 : id_2] id_6;
  nand primCall (id_1, id_6, id_0, id_9, id_8);
  wire id_7, id_8;
  logic id_9;
  ;
  module_0 modCall_1 (
      id_6,
      id_8,
      id_9,
      id_6,
      id_8,
      id_6,
      id_8,
      id_7,
      id_8,
      id_8,
      id_6,
      id_7,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_6,
      id_6,
      id_9,
      id_6,
      id_6,
      id_9,
      id_7,
      id_7,
      id_6,
      id_8,
      id_7,
      id_7,
      id_7
  );
endmodule
