
GccBoardProject2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002950  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000004  20000000  00002950  00020000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000780  20000004  00002954  00020004  2**2
                  ALLOC
  3 .stack        00000404  20000784  000030d4  00020004  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  0002002c  2**0
                  CONTENTS, READONLY
  6 .debug_info   0003f098  00000000  00000000  00020085  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00004c71  00000000  00000000  0005f11d  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    000071af  00000000  00000000  00063d8e  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000738  00000000  00000000  0006af3d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000760  00000000  00000000  0006b675  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  000169c4  00000000  00000000  0006bdd5  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000f6cf  00000000  00000000  00082799  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0006d993  00000000  00000000  00091e68  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  000011b0  00000000  00000000  000ff7fc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	88 0b 00 20 a9 24 00 00 a5 24 00 00 a5 24 00 00     ... .$...$...$..
	...
      2c:	a5 24 00 00 00 00 00 00 00 00 00 00 a5 24 00 00     .$...........$..
      3c:	a5 24 00 00 a5 24 00 00 a5 24 00 00 a5 24 00 00     .$...$...$...$..
      4c:	a5 24 00 00 39 01 00 00 a5 24 00 00 a5 24 00 00     .$..9....$...$..
      5c:	00 00 00 00 a5 24 00 00 29 15 00 00 39 15 00 00     .....$..)...9...
      6c:	00 00 00 00 99 10 00 00 c1 13 00 00 d1 13 00 00     ................
      7c:	a5 24 00 00 a5 24 00 00 a5 24 00 00 a5 24 00 00     .$...$...$...$..

0000008c <__do_global_dtors_aux>:
      8c:	b510      	push	{r4, lr}
      8e:	4c06      	ldr	r4, [pc, #24]	; (a8 <__do_global_dtors_aux+0x1c>)
      90:	7823      	ldrb	r3, [r4, #0]
      92:	2b00      	cmp	r3, #0
      94:	d107      	bne.n	a6 <__do_global_dtors_aux+0x1a>
      96:	4b05      	ldr	r3, [pc, #20]	; (ac <__do_global_dtors_aux+0x20>)
      98:	2b00      	cmp	r3, #0
      9a:	d002      	beq.n	a2 <__do_global_dtors_aux+0x16>
      9c:	4804      	ldr	r0, [pc, #16]	; (b0 <__do_global_dtors_aux+0x24>)
      9e:	e000      	b.n	a2 <__do_global_dtors_aux+0x16>
      a0:	bf00      	nop
      a2:	2301      	movs	r3, #1
      a4:	7023      	strb	r3, [r4, #0]
      a6:	bd10      	pop	{r4, pc}
      a8:	20000004 	.word	0x20000004
      ac:	00000000 	.word	0x00000000
      b0:	00002950 	.word	0x00002950

000000b4 <frame_dummy>:
      b4:	4b08      	ldr	r3, [pc, #32]	; (d8 <frame_dummy+0x24>)
      b6:	b510      	push	{r4, lr}
      b8:	2b00      	cmp	r3, #0
      ba:	d003      	beq.n	c4 <frame_dummy+0x10>
      bc:	4907      	ldr	r1, [pc, #28]	; (dc <frame_dummy+0x28>)
      be:	4808      	ldr	r0, [pc, #32]	; (e0 <frame_dummy+0x2c>)
      c0:	e000      	b.n	c4 <frame_dummy+0x10>
      c2:	bf00      	nop
      c4:	4807      	ldr	r0, [pc, #28]	; (e4 <frame_dummy+0x30>)
      c6:	6803      	ldr	r3, [r0, #0]
      c8:	2b00      	cmp	r3, #0
      ca:	d100      	bne.n	ce <frame_dummy+0x1a>
      cc:	bd10      	pop	{r4, pc}
      ce:	4b06      	ldr	r3, [pc, #24]	; (e8 <frame_dummy+0x34>)
      d0:	2b00      	cmp	r3, #0
      d2:	d0fb      	beq.n	cc <frame_dummy+0x18>
      d4:	4798      	blx	r3
      d6:	e7f9      	b.n	cc <frame_dummy+0x18>
      d8:	00000000 	.word	0x00000000
      dc:	20000008 	.word	0x20000008
      e0:	00002950 	.word	0x00002950
      e4:	00002950 	.word	0x00002950
      e8:	00000000 	.word	0x00000000

000000ec <extint_register_callback>:
	/* Sanity check arguments */
	Assert(callback);

	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
      ec:	2317      	movs	r3, #23
	if (type != EXTINT_CALLBACK_TYPE_DETECT) {
      ee:	2a00      	cmp	r2, #0
      f0:	d001      	beq.n	f6 <extint_register_callback+0xa>
	} else if (_extint_dev.callbacks[channel] == callback) {
		return STATUS_OK;
	}

	return STATUS_ERR_ALREADY_INITIALIZED;
}
      f2:	0018      	movs	r0, r3
      f4:	4770      	bx	lr
	if (_extint_dev.callbacks[channel] == NULL) {
      f6:	008b      	lsls	r3, r1, #2
      f8:	4a06      	ldr	r2, [pc, #24]	; (114 <extint_register_callback+0x28>)
      fa:	589b      	ldr	r3, [r3, r2]
      fc:	2b00      	cmp	r3, #0
      fe:	d003      	beq.n	108 <extint_register_callback+0x1c>
	} else if (_extint_dev.callbacks[channel] == callback) {
     100:	4283      	cmp	r3, r0
     102:	d005      	beq.n	110 <extint_register_callback+0x24>
	return STATUS_ERR_ALREADY_INITIALIZED;
     104:	231d      	movs	r3, #29
     106:	e7f4      	b.n	f2 <extint_register_callback+0x6>
		_extint_dev.callbacks[channel] = callback;
     108:	0089      	lsls	r1, r1, #2
     10a:	5088      	str	r0, [r1, r2]
		return STATUS_OK;
     10c:	2300      	movs	r3, #0
     10e:	e7f0      	b.n	f2 <extint_register_callback+0x6>
		return STATUS_OK;
     110:	2300      	movs	r3, #0
     112:	e7ee      	b.n	f2 <extint_register_callback+0x6>
     114:	20000614 	.word	0x20000614

00000118 <extint_chan_enable_callback>:

		eic->INTENSET.reg = (1UL << channel);
	}
	else {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
     118:	2317      	movs	r3, #23
	if (type == EXTINT_CALLBACK_TYPE_DETECT) {
     11a:	2900      	cmp	r1, #0
     11c:	d001      	beq.n	122 <extint_chan_enable_callback+0xa>
	}

	return STATUS_OK;
}
     11e:	0018      	movs	r0, r3
     120:	4770      	bx	lr
		Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

		return eics[eic_index];
	} else {
		Assert(false);
		return NULL;
     122:	2200      	movs	r2, #0
	if (eic_index < EIC_INST_NUM) {
     124:	281f      	cmp	r0, #31
     126:	d800      	bhi.n	12a <extint_chan_enable_callback+0x12>
		return eics[eic_index];
     128:	4a02      	ldr	r2, [pc, #8]	; (134 <extint_chan_enable_callback+0x1c>)
		eic->INTENSET.reg = (1UL << channel);
     12a:	2301      	movs	r3, #1
     12c:	4083      	lsls	r3, r0
     12e:	60d3      	str	r3, [r2, #12]
	return STATUS_OK;
     130:	2300      	movs	r3, #0
     132:	e7f4      	b.n	11e <extint_chan_enable_callback+0x6>
     134:	40001800 	.word	0x40001800

00000138 <EIC_Handler>:
	return _current_channel;
}

/** Handler for the EXTINT hardware module interrupt. */
void EIC_Handler(void)
{
     138:	b570      	push	{r4, r5, r6, lr}
	/* Find any triggered channels, run associated callback handlers */
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     13a:	2200      	movs	r2, #0
     13c:	4b10      	ldr	r3, [pc, #64]	; (180 <EIC_Handler+0x48>)
     13e:	701a      	strb	r2, [r3, #0]
     140:	2300      	movs	r3, #0
     142:	4910      	ldr	r1, [pc, #64]	; (184 <EIC_Handler+0x4c>)
 */
static inline bool extint_chan_is_detected(
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));
     144:	251f      	movs	r5, #31
		if (extint_chan_is_detected(_current_channel)) {
			/* Clear flag */
			extint_chan_clear_detected(_current_channel);
			/* Find any associated callback entries in the callback table */
			if (_extint_dev.callbacks[_current_channel] != NULL) {
     146:	4e10      	ldr	r6, [pc, #64]	; (188 <EIC_Handler+0x50>)
	for (_current_channel = 0; _current_channel < EIC_NUMBER_OF_INTERRUPTS ; _current_channel++) {
     148:	4c0d      	ldr	r4, [pc, #52]	; (180 <EIC_Handler+0x48>)
     14a:	e00a      	b.n	162 <EIC_Handler+0x2a>
		return eics[eic_index];
     14c:	490d      	ldr	r1, [pc, #52]	; (184 <EIC_Handler+0x4c>)
     14e:	e008      	b.n	162 <EIC_Handler+0x2a>
     150:	7823      	ldrb	r3, [r4, #0]
     152:	3301      	adds	r3, #1
     154:	b2db      	uxtb	r3, r3
     156:	7023      	strb	r3, [r4, #0]
     158:	2b0f      	cmp	r3, #15
     15a:	d810      	bhi.n	17e <EIC_Handler+0x46>
		return NULL;
     15c:	2100      	movs	r1, #0
	if (eic_index < EIC_INST_NUM) {
     15e:	2b1f      	cmp	r3, #31
     160:	d9f4      	bls.n	14c <EIC_Handler+0x14>
	uint32_t eic_mask   = (1UL << (channel % 32));
     162:	0028      	movs	r0, r5
     164:	4018      	ands	r0, r3
     166:	2201      	movs	r2, #1
     168:	4082      	lsls	r2, r0

	return (eic_module->INTFLAG.reg & eic_mask);
     16a:	6908      	ldr	r0, [r1, #16]
		if (extint_chan_is_detected(_current_channel)) {
     16c:	4210      	tst	r0, r2
     16e:	d0ef      	beq.n	150 <EIC_Handler+0x18>
		const uint8_t channel)
{
	Eic *const eic_module = _extint_get_eic_from_channel(channel);
	uint32_t eic_mask   = (1UL << (channel % 32));

	eic_module->INTFLAG.reg = eic_mask;
     170:	610a      	str	r2, [r1, #16]
			if (_extint_dev.callbacks[_current_channel] != NULL) {
     172:	009b      	lsls	r3, r3, #2
     174:	599b      	ldr	r3, [r3, r6]
     176:	2b00      	cmp	r3, #0
     178:	d0ea      	beq.n	150 <EIC_Handler+0x18>
				/* Run the registered callback */
				_extint_dev.callbacks[_current_channel]();
     17a:	4798      	blx	r3
     17c:	e7e8      	b.n	150 <EIC_Handler+0x18>
			}
		}
	}
}
     17e:	bd70      	pop	{r4, r5, r6, pc}
     180:	20000610 	.word	0x20000610
     184:	40001800 	.word	0x40001800
     188:	20000614 	.word	0x20000614

0000018c <_extint_enable>:
{
	Eic *const eics[EIC_INST_NUM] = EIC_INSTS;

	/* Enable all EIC hardware modules. */
	for (uint32_t i = 0; i < EIC_INST_NUM; i++) {
		eics[i]->CTRL.reg |= EIC_CTRL_ENABLE;
     18c:	4a04      	ldr	r2, [pc, #16]	; (1a0 <_extint_enable+0x14>)
     18e:	7813      	ldrb	r3, [r2, #0]
     190:	2102      	movs	r1, #2
     192:	430b      	orrs	r3, r1
     194:	7013      	strb	r3, [r2, #0]
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
     196:	7853      	ldrb	r3, [r2, #1]
     198:	b25b      	sxtb	r3, r3
     19a:	2b00      	cmp	r3, #0
     19c:	dbfb      	blt.n	196 <_extint_enable+0xa>
	}

	while (extint_is_syncing()) {
		/* Wait for all hardware modules to complete synchronization */
	}
}
     19e:	4770      	bx	lr
     1a0:	40001800 	.word	0x40001800

000001a4 <_system_extint_init>:
{
     1a4:	b500      	push	{lr}
     1a6:	b083      	sub	sp, #12
		const enum system_clock_apb_bus bus,
		const uint32_t mask)
{
	switch (bus) {
		case SYSTEM_CLOCK_APB_APBA:
			PM->APBAMASK.reg |= mask;
     1a8:	4a12      	ldr	r2, [pc, #72]	; (1f4 <_system_extint_init+0x50>)
     1aa:	6993      	ldr	r3, [r2, #24]
     1ac:	2140      	movs	r1, #64	; 0x40
     1ae:	430b      	orrs	r3, r1
     1b0:	6193      	str	r3, [r2, #24]
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->source_generator = GCLK_GENERATOR_0;
     1b2:	a901      	add	r1, sp, #4
     1b4:	2300      	movs	r3, #0
     1b6:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(EIC_GCLK_ID, &gclk_chan_conf);
     1b8:	2005      	movs	r0, #5
     1ba:	4b0f      	ldr	r3, [pc, #60]	; (1f8 <_system_extint_init+0x54>)
     1bc:	4798      	blx	r3
	system_gclk_chan_enable(EIC_GCLK_ID);
     1be:	2005      	movs	r0, #5
     1c0:	4b0e      	ldr	r3, [pc, #56]	; (1fc <_system_extint_init+0x58>)
     1c2:	4798      	blx	r3
		eics[i]->CTRL.reg |= EIC_CTRL_SWRST;
     1c4:	4a0e      	ldr	r2, [pc, #56]	; (200 <_system_extint_init+0x5c>)
     1c6:	7813      	ldrb	r3, [r2, #0]
     1c8:	2101      	movs	r1, #1
     1ca:	430b      	orrs	r3, r1
     1cc:	7013      	strb	r3, [r2, #0]
		if (eics[i]->STATUS.reg & EIC_STATUS_SYNCBUSY) {
     1ce:	7853      	ldrb	r3, [r2, #1]
     1d0:	b25b      	sxtb	r3, r3
     1d2:	2b00      	cmp	r3, #0
     1d4:	dbfb      	blt.n	1ce <_system_extint_init+0x2a>
     1d6:	4b0b      	ldr	r3, [pc, #44]	; (204 <_system_extint_init+0x60>)
     1d8:	0019      	movs	r1, r3
     1da:	3140      	adds	r1, #64	; 0x40
		_extint_dev.callbacks[j] = NULL;
     1dc:	2200      	movs	r2, #0
     1de:	c304      	stmia	r3!, {r2}
	for (uint8_t j = 0; j < EIC_NUMBER_OF_INTERRUPTS; j++) {
     1e0:	4299      	cmp	r1, r3
     1e2:	d1fc      	bne.n	1de <_system_extint_init+0x3a>
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     1e4:	2210      	movs	r2, #16
     1e6:	4b08      	ldr	r3, [pc, #32]	; (208 <_system_extint_init+0x64>)
     1e8:	601a      	str	r2, [r3, #0]
	_extint_enable();
     1ea:	4b08      	ldr	r3, [pc, #32]	; (20c <_system_extint_init+0x68>)
     1ec:	4798      	blx	r3
}
     1ee:	b003      	add	sp, #12
     1f0:	bd00      	pop	{pc}
     1f2:	46c0      	nop			; (mov r8, r8)
     1f4:	40000400 	.word	0x40000400
     1f8:	0000234d 	.word	0x0000234d
     1fc:	000022c1 	.word	0x000022c1
     200:	40001800 	.word	0x40001800
     204:	20000614 	.word	0x20000614
     208:	e000e100 	.word	0xe000e100
     20c:	0000018d 	.word	0x0000018d

00000210 <extint_chan_get_config_defaults>:
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->gpio_pin            = 0;
     210:	2300      	movs	r3, #0
     212:	6003      	str	r3, [r0, #0]
	config->gpio_pin_mux        = 0;
     214:	6043      	str	r3, [r0, #4]
	config->gpio_pin_pull       = EXTINT_PULL_UP;
     216:	2201      	movs	r2, #1
     218:	7202      	strb	r2, [r0, #8]
	config->wake_if_sleeping    = true;
     21a:	7242      	strb	r2, [r0, #9]
	config->filter_input_signal = false;
     21c:	7283      	strb	r3, [r0, #10]
	config->detection_criteria  = EXTINT_DETECT_FALLING;
     21e:	3302      	adds	r3, #2
     220:	72c3      	strb	r3, [r0, #11]
}
     222:	4770      	bx	lr

00000224 <extint_chan_set_config>:

 */
void extint_chan_set_config(
		const uint8_t channel,
		const struct extint_chan_conf *const config)
{
     224:	b5f0      	push	{r4, r5, r6, r7, lr}
     226:	b083      	sub	sp, #12
     228:	0005      	movs	r5, r0
     22a:	000c      	movs	r4, r1
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     22c:	a901      	add	r1, sp, #4
     22e:	2300      	movs	r3, #0
     230:	704b      	strb	r3, [r1, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
	config->powersave    = false;
     232:	70cb      	strb	r3, [r1, #3]
			config->detection_criteria)));

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = config->gpio_pin_mux;
     234:	7923      	ldrb	r3, [r4, #4]
     236:	700b      	strb	r3, [r1, #0]
	pinmux_config.direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->gpio_pin_pull;
     238:	7a23      	ldrb	r3, [r4, #8]
     23a:	708b      	strb	r3, [r1, #2]
	system_pinmux_pin_set_config(config->gpio_pin, &pinmux_config);
     23c:	7820      	ldrb	r0, [r4, #0]
     23e:	4b15      	ldr	r3, [pc, #84]	; (294 <extint_chan_set_config+0x70>)
     240:	4798      	blx	r3
		return NULL;
     242:	2000      	movs	r0, #0
	if (eic_index < EIC_INST_NUM) {
     244:	2d1f      	cmp	r5, #31
     246:	d800      	bhi.n	24a <extint_chan_set_config+0x26>
		return eics[eic_index];
     248:	4813      	ldr	r0, [pc, #76]	; (298 <extint_chan_set_config+0x74>)

	/* Get a pointer to the module hardware instance */
	Eic *const EIC_module = _extint_get_eic_from_channel(channel);

	uint32_t config_pos = (4 * (channel % 8));
     24a:	2207      	movs	r2, #7
     24c:	402a      	ands	r2, r5
     24e:	0092      	lsls	r2, r2, #2
	uint32_t new_config;

	/* Determine the channel's new edge detection configuration */
	new_config = (config->detection_criteria << EIC_CONFIG_SENSE0_Pos);
     250:	7ae7      	ldrb	r7, [r4, #11]

	/* Enable the hardware signal filter if requested in the config */
	if (config->filter_input_signal) {
     252:	7aa3      	ldrb	r3, [r4, #10]
     254:	2b00      	cmp	r3, #0
     256:	d001      	beq.n	25c <extint_chan_set_config+0x38>
     258:	2308      	movs	r3, #8
     25a:	431f      	orrs	r7, r3
     25c:	08eb      	lsrs	r3, r5, #3
     25e:	009b      	lsls	r3, r3, #2
     260:	18c3      	adds	r3, r0, r3
		new_config |= EIC_CONFIG_FILTEN0;
	}

	/* Clear the existing and set the new channel configuration */
	EIC_module->CONFIG[channel / 8].reg
		= (EIC_module->CONFIG[channel / 8].reg &
     262:	6999      	ldr	r1, [r3, #24]
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
     264:	260f      	movs	r6, #15
     266:	4096      	lsls	r6, r2
		= (EIC_module->CONFIG[channel / 8].reg &
     268:	43b1      	bics	r1, r6
			(new_config << config_pos);
     26a:	4097      	lsls	r7, r2
     26c:	003a      	movs	r2, r7
			~((EIC_CONFIG_SENSE0_Msk | EIC_CONFIG_FILTEN0) << config_pos)) |
     26e:	430a      	orrs	r2, r1
		= (EIC_module->CONFIG[channel / 8].reg &
     270:	619a      	str	r2, [r3, #24]

	/* Set the channel's new wake up mode setting */
	if (config->wake_if_sleeping) {
     272:	7a63      	ldrb	r3, [r4, #9]
     274:	2b00      	cmp	r3, #0
     276:	d106      	bne.n	286 <extint_chan_set_config+0x62>
		EIC_module->WAKEUP.reg |=  (1UL << channel);
	} else {
		EIC_module->WAKEUP.reg &= ~(1UL << channel);
     278:	6943      	ldr	r3, [r0, #20]
     27a:	2201      	movs	r2, #1
     27c:	40aa      	lsls	r2, r5
     27e:	4393      	bics	r3, r2
     280:	6143      	str	r3, [r0, #20]
	}
}
     282:	b003      	add	sp, #12
     284:	bdf0      	pop	{r4, r5, r6, r7, pc}
		EIC_module->WAKEUP.reg |=  (1UL << channel);
     286:	6942      	ldr	r2, [r0, #20]
     288:	2301      	movs	r3, #1
     28a:	40ab      	lsls	r3, r5
     28c:	4313      	orrs	r3, r2
     28e:	6143      	str	r3, [r0, #20]
     290:	e7f7      	b.n	282 <extint_chan_set_config+0x5e>
     292:	46c0      	nop			; (mov r8, r8)
     294:	00002445 	.word	0x00002445
     298:	40001800 	.word	0x40001800

0000029c <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
     29c:	b500      	push	{lr}
     29e:	b083      	sub	sp, #12
	config->mux_position = SYSTEM_PINMUX_GPIO;
     2a0:	ab01      	add	r3, sp, #4
     2a2:	2280      	movs	r2, #128	; 0x80
     2a4:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
     2a6:	780a      	ldrb	r2, [r1, #0]
     2a8:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
     2aa:	784a      	ldrb	r2, [r1, #1]
     2ac:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
     2ae:	788a      	ldrb	r2, [r1, #2]
     2b0:	70da      	strb	r2, [r3, #3]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
     2b2:	0019      	movs	r1, r3
     2b4:	4b01      	ldr	r3, [pc, #4]	; (2bc <port_pin_set_config+0x20>)
     2b6:	4798      	blx	r3
}
     2b8:	b003      	add	sp, #12
     2ba:	bd00      	pop	{pc}
     2bc:	00002445 	.word	0x00002445

000002c0 <_i2c_master_wait_for_sync>:
{
	/* Sanity check */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_hw = &(module->hw->I2CM);
     2c0:	6801      	ldr	r1, [r0, #0]

#if defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_1)
	return (i2c_hw->STATUS.reg & SERCOM_I2CM_STATUS_SYNCBUSY);
#elif defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_2)
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
     2c2:	2207      	movs	r2, #7
     2c4:	69cb      	ldr	r3, [r1, #28]
		const struct i2c_master_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (i2c_master_is_syncing(module)) {
     2c6:	421a      	tst	r2, r3
     2c8:	d1fc      	bne.n	2c4 <_i2c_master_wait_for_sync+0x4>
		/* Wait for I2C module to sync. */
	}
}
     2ca:	4770      	bx	lr

000002cc <i2c_master_init>:
 */
enum status_code i2c_master_init(
		struct i2c_master_module *const module,
		Sercom *const hw,
		const struct i2c_master_config *const config)
{
     2cc:	b5f0      	push	{r4, r5, r6, r7, lr}
     2ce:	46ce      	mov	lr, r9
     2d0:	4647      	mov	r7, r8
     2d2:	b580      	push	{r7, lr}
     2d4:	b083      	sub	sp, #12
     2d6:	0007      	movs	r7, r0
     2d8:	000d      	movs	r5, r1
     2da:	0016      	movs	r6, r2
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize software module */
	module->hw = hw;
     2dc:	6039      	str	r1, [r7, #0]

	SercomI2cm *const i2c_module = &(module->hw->I2CM);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     2de:	0008      	movs	r0, r1
     2e0:	4b7b      	ldr	r3, [pc, #492]	; (4d0 <STACK_SIZE+0xd0>)
     2e2:	4798      	blx	r3
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     2e4:	4a7b      	ldr	r2, [pc, #492]	; (4d4 <STACK_SIZE+0xd4>)
     2e6:	6a11      	ldr	r1, [r2, #32]
		gclk_index   = SERCOM5_GCLK_ID_CORE;
	} else {
		gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
	}
#else
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
     2e8:	1c84      	adds	r4, r0, #2
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
     2ea:	2301      	movs	r3, #1
     2ec:	40a3      	lsls	r3, r4
     2ee:	430b      	orrs	r3, r1
     2f0:	6213      	str	r3, [r2, #32]
#endif

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
     2f2:	a901      	add	r1, sp, #4
     2f4:	7b33      	ldrb	r3, [r6, #12]
     2f6:	700b      	strb	r3, [r1, #0]
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     2f8:	300e      	adds	r0, #14
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     2fa:	b2c4      	uxtb	r4, r0
     2fc:	0020      	movs	r0, r4
     2fe:	4b76      	ldr	r3, [pc, #472]	; (4d8 <STACK_SIZE+0xd8>)
     300:	4798      	blx	r3
	system_gclk_chan_enable(gclk_index);
     302:	0020      	movs	r0, r4
     304:	4b75      	ldr	r3, [pc, #468]	; (4dc <STACK_SIZE+0xdc>)
     306:	4798      	blx	r3
	sercom_set_gclk_generator(config->generator_source, false);
     308:	7b30      	ldrb	r0, [r6, #12]
     30a:	2100      	movs	r1, #0
     30c:	4b74      	ldr	r3, [pc, #464]	; (4e0 <STACK_SIZE+0xe0>)
     30e:	4798      	blx	r3

	/* Check if module is enabled. */
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_ENABLE) {
     310:	682b      	ldr	r3, [r5, #0]
		return STATUS_ERR_DENIED;
     312:	201c      	movs	r0, #28
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_ENABLE) {
     314:	079b      	lsls	r3, r3, #30
     316:	d504      	bpl.n	322 <i2c_master_init+0x56>
	/* Set sercom module to operate in I2C master mode. */
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_MODE(0x5);

	/* Set config and return status. */
	return _i2c_master_set_config(module, config);
}
     318:	b003      	add	sp, #12
     31a:	bc0c      	pop	{r2, r3}
     31c:	4690      	mov	r8, r2
     31e:	4699      	mov	r9, r3
     320:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_SWRST) {
     322:	682b      	ldr	r3, [r5, #0]
		return STATUS_BUSY;
     324:	3817      	subs	r0, #23
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_SWRST) {
     326:	07db      	lsls	r3, r3, #31
     328:	d4f6      	bmi.n	318 <i2c_master_init+0x4c>
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
     32a:	6838      	ldr	r0, [r7, #0]
     32c:	4b68      	ldr	r3, [pc, #416]	; (4d0 <STACK_SIZE+0xd0>)
     32e:	4698      	mov	r8, r3
     330:	4798      	blx	r3
     332:	0004      	movs	r4, r0
	_sercom_set_handler(instance_index, _i2c_master_interrupt_handler);
     334:	496b      	ldr	r1, [pc, #428]	; (4e4 <STACK_SIZE+0xe4>)
     336:	4b6c      	ldr	r3, [pc, #432]	; (4e8 <STACK_SIZE+0xe8>)
     338:	4798      	blx	r3
	_sercom_instances[instance_index] = module;
     33a:	00a4      	lsls	r4, r4, #2
     33c:	4b6b      	ldr	r3, [pc, #428]	; (4ec <STACK_SIZE+0xec>)
     33e:	50e7      	str	r7, [r4, r3]
	module->registered_callback = 0;
     340:	2300      	movs	r3, #0
     342:	763b      	strb	r3, [r7, #24]
	module->enabled_callback = 0;
     344:	767b      	strb	r3, [r7, #25]
	module->buffer_length = 0;
     346:	2200      	movs	r2, #0
     348:	4691      	mov	r9, r2
     34a:	837b      	strh	r3, [r7, #26]
	module->buffer_remaining = 0;
     34c:	83bb      	strh	r3, [r7, #28]
	module->status = STATUS_OK;
     34e:	2225      	movs	r2, #37	; 0x25
     350:	4649      	mov	r1, r9
     352:	54b9      	strb	r1, [r7, r2]
	module->buffer = NULL;
     354:	623b      	str	r3, [r7, #32]
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_MODE(0x5);
     356:	3314      	adds	r3, #20
     358:	602b      	str	r3, [r5, #0]
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     35a:	683c      	ldr	r4, [r7, #0]
	uint8_t sercom_index = _sercom_get_sercom_inst_index(sercom_hw);
     35c:	0020      	movs	r0, r4
     35e:	47c0      	blx	r8
     360:	4680      	mov	r8, r0
     362:	2380      	movs	r3, #128	; 0x80
     364:	466a      	mov	r2, sp
     366:	7013      	strb	r3, [r2, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     368:	466b      	mov	r3, sp
     36a:	464a      	mov	r2, r9
     36c:	705a      	strb	r2, [r3, #1]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     36e:	2301      	movs	r3, #1
     370:	466a      	mov	r2, sp
     372:	7093      	strb	r3, [r2, #2]
	config->powersave    = false;
     374:	466b      	mov	r3, sp
     376:	464a      	mov	r2, r9
     378:	70da      	strb	r2, [r3, #3]
	uint32_t pad0 = config->pinmux_pad0;
     37a:	69f0      	ldr	r0, [r6, #28]
	uint32_t pad1 = config->pinmux_pad1;
     37c:	6a35      	ldr	r5, [r6, #32]
	if (pad0 == PINMUX_DEFAULT) {
     37e:	2800      	cmp	r0, #0
     380:	d077      	beq.n	472 <STACK_SIZE+0x72>
	pin_conf.mux_position = pad0 & 0xFFFF;
     382:	466b      	mov	r3, sp
     384:	7018      	strb	r0, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
     386:	2302      	movs	r3, #2
     388:	466a      	mov	r2, sp
     38a:	7053      	strb	r3, [r2, #1]
	system_pinmux_pin_set_config(pad0 >> 16, &pin_conf);
     38c:	0c00      	lsrs	r0, r0, #16
     38e:	b2c0      	uxtb	r0, r0
     390:	4669      	mov	r1, sp
     392:	4b57      	ldr	r3, [pc, #348]	; (4f0 <STACK_SIZE+0xf0>)
     394:	4798      	blx	r3
	if (pad1 == PINMUX_DEFAULT) {
     396:	2d00      	cmp	r5, #0
     398:	d070      	beq.n	47c <STACK_SIZE+0x7c>
	pin_conf.mux_position = pad1 & 0xFFFF;
     39a:	466b      	mov	r3, sp
     39c:	701d      	strb	r5, [r3, #0]
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
     39e:	2302      	movs	r3, #2
     3a0:	466a      	mov	r2, sp
     3a2:	7053      	strb	r3, [r2, #1]
	system_pinmux_pin_set_config(pad1 >> 16, &pin_conf);
     3a4:	0c28      	lsrs	r0, r5, #16
     3a6:	b2c0      	uxtb	r0, r0
     3a8:	4669      	mov	r1, sp
     3aa:	4b51      	ldr	r3, [pc, #324]	; (4f0 <STACK_SIZE+0xf0>)
     3ac:	4798      	blx	r3
	module->unknown_bus_state_timeout = config->unknown_bus_state_timeout;
     3ae:	8ab3      	ldrh	r3, [r6, #20]
     3b0:	80fb      	strh	r3, [r7, #6]
	module->buffer_timeout = config->buffer_timeout;
     3b2:	8af3      	ldrh	r3, [r6, #22]
     3b4:	813b      	strh	r3, [r7, #8]
	if (config->run_in_standby || system_is_debugger_present()) {
     3b6:	7e33      	ldrb	r3, [r6, #24]
		tmp_ctrla = SERCOM_I2CM_CTRLA_RUNSTDBY;
     3b8:	2280      	movs	r2, #128	; 0x80
	if (config->run_in_standby || system_is_debugger_present()) {
     3ba:	2b00      	cmp	r3, #0
     3bc:	d104      	bne.n	3c8 <i2c_master_init+0xfc>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
     3be:	4b4d      	ldr	r3, [pc, #308]	; (4f4 <STACK_SIZE+0xf4>)
     3c0:	789b      	ldrb	r3, [r3, #2]
     3c2:	079b      	lsls	r3, r3, #30
		tmp_ctrla = SERCOM_I2CM_CTRLA_RUNSTDBY;
     3c4:	0fdb      	lsrs	r3, r3, #31
     3c6:	01da      	lsls	r2, r3, #7
	tmp_ctrla |= config->transfer_speed;
     3c8:	68b1      	ldr	r1, [r6, #8]
     3ca:	6933      	ldr	r3, [r6, #16]
     3cc:	430b      	orrs	r3, r1
     3ce:	4313      	orrs	r3, r2
	if (config->scl_low_timeout) {
     3d0:	2224      	movs	r2, #36	; 0x24
     3d2:	5cb2      	ldrb	r2, [r6, r2]
     3d4:	2a00      	cmp	r2, #0
     3d6:	d002      	beq.n	3de <i2c_master_init+0x112>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_LOWTOUTEN;
     3d8:	2280      	movs	r2, #128	; 0x80
     3da:	05d2      	lsls	r2, r2, #23
     3dc:	4313      	orrs	r3, r2
		tmp_ctrla |= config->inactive_timeout;
     3de:	6ab2      	ldr	r2, [r6, #40]	; 0x28
     3e0:	4313      	orrs	r3, r2
	if (config->scl_stretch_only_after_ack_bit || (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED)) {
     3e2:	222c      	movs	r2, #44	; 0x2c
     3e4:	5cb2      	ldrb	r2, [r6, r2]
     3e6:	2a00      	cmp	r2, #0
     3e8:	d103      	bne.n	3f2 <i2c_master_init+0x126>
     3ea:	2280      	movs	r2, #128	; 0x80
     3ec:	0492      	lsls	r2, r2, #18
     3ee:	4291      	cmp	r1, r2
     3f0:	d102      	bne.n	3f8 <i2c_master_init+0x12c>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SCLSM;
     3f2:	2280      	movs	r2, #128	; 0x80
     3f4:	0512      	lsls	r2, r2, #20
     3f6:	4313      	orrs	r3, r2
	if (config->slave_scl_low_extend_timeout) {
     3f8:	222d      	movs	r2, #45	; 0x2d
     3fa:	5cb2      	ldrb	r2, [r6, r2]
     3fc:	2a00      	cmp	r2, #0
     3fe:	d002      	beq.n	406 <STACK_SIZE+0x6>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SEXTTOEN;
     400:	2280      	movs	r2, #128	; 0x80
     402:	0412      	lsls	r2, r2, #16
     404:	4313      	orrs	r3, r2
	if (config->master_scl_low_extend_timeout) {
     406:	222e      	movs	r2, #46	; 0x2e
     408:	5cb2      	ldrb	r2, [r6, r2]
     40a:	2a00      	cmp	r2, #0
     40c:	d002      	beq.n	414 <STACK_SIZE+0x14>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_MEXTTOEN;
     40e:	2280      	movs	r2, #128	; 0x80
     410:	03d2      	lsls	r2, r2, #15
     412:	4313      	orrs	r3, r2
	i2c_module->CTRLA.reg |= tmp_ctrla;
     414:	6822      	ldr	r2, [r4, #0]
     416:	4313      	orrs	r3, r2
     418:	6023      	str	r3, [r4, #0]
	i2c_module->CTRLB.reg = SERCOM_I2CM_CTRLB_SMEN;
     41a:	2380      	movs	r3, #128	; 0x80
     41c:	005b      	lsls	r3, r3, #1
     41e:	6063      	str	r3, [r4, #4]
	uint32_t fgclk       = system_gclk_chan_get_hz(SERCOM0_GCLK_ID_CORE + sercom_index);
     420:	4645      	mov	r5, r8
     422:	350e      	adds	r5, #14
     424:	b2e8      	uxtb	r0, r5
     426:	4b34      	ldr	r3, [pc, #208]	; (4f8 <STACK_SIZE+0xf8>)
     428:	4798      	blx	r3
     42a:	0007      	movs	r7, r0
	uint32_t fscl_hs     = 1000 * config->baud_rate_high_speed;
     42c:	6873      	ldr	r3, [r6, #4]
     42e:	4698      	mov	r8, r3
	tmp_baud = (int32_t)(div_ceil(fgclk -  4680000, 2 * fscl));
     430:	21fa      	movs	r1, #250	; 0xfa
     432:	00c9      	lsls	r1, r1, #3
     434:	6833      	ldr	r3, [r6, #0]
     436:	4359      	muls	r1, r3
     438:	4b30      	ldr	r3, [pc, #192]	; (4fc <STACK_SIZE+0xfc>)
     43a:	18c8      	adds	r0, r1, r3
     43c:	19c0      	adds	r0, r0, r7
     43e:	4b30      	ldr	r3, [pc, #192]	; (500 <STACK_SIZE+0x100>)
     440:	4798      	blx	r3
     442:	0005      	movs	r5, r0
	if (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED) {
     444:	2380      	movs	r3, #128	; 0x80
     446:	049b      	lsls	r3, r3, #18
     448:	68b2      	ldr	r2, [r6, #8]
     44a:	429a      	cmp	r2, r3
     44c:	d01c      	beq.n	488 <STACK_SIZE+0x88>
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
     44e:	2040      	movs	r0, #64	; 0x40
     450:	2dff      	cmp	r5, #255	; 0xff
     452:	d900      	bls.n	456 <STACK_SIZE+0x56>
     454:	e760      	b.n	318 <i2c_master_init+0x4c>
	int32_t tmp_baudlow_hs = 0;
     456:	2600      	movs	r6, #0
	int32_t tmp_baud_hs = 0;
     458:	2000      	movs	r0, #0
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
     45a:	23ff      	movs	r3, #255	; 0xff
     45c:	402b      	ands	r3, r5
			SERCOM_I2CM_BAUD_HSBAUD(tmp_baud_hs) | SERCOM_I2CM_BAUD_HSBAUDLOW(tmp_baudlow_hs);
     45e:	0636      	lsls	r6, r6, #24
     460:	4333      	orrs	r3, r6
     462:	0400      	lsls	r0, r0, #16
     464:	22ff      	movs	r2, #255	; 0xff
     466:	0412      	lsls	r2, r2, #16
     468:	4010      	ands	r0, r2
     46a:	4303      	orrs	r3, r0
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
     46c:	60e3      	str	r3, [r4, #12]
	enum status_code tmp_status_code = STATUS_OK;
     46e:	2000      	movs	r0, #0
     470:	e752      	b.n	318 <i2c_master_init+0x4c>
		pad0 = _sercom_get_default_pad(sercom_hw, 0);
     472:	2100      	movs	r1, #0
     474:	0020      	movs	r0, r4
     476:	4b23      	ldr	r3, [pc, #140]	; (504 <STACK_SIZE+0x104>)
     478:	4798      	blx	r3
     47a:	e782      	b.n	382 <i2c_master_init+0xb6>
		pad1 = _sercom_get_default_pad(sercom_hw, 1);
     47c:	2101      	movs	r1, #1
     47e:	0020      	movs	r0, r4
     480:	4b20      	ldr	r3, [pc, #128]	; (504 <STACK_SIZE+0x104>)
     482:	4798      	blx	r3
     484:	0005      	movs	r5, r0
     486:	e788      	b.n	39a <i2c_master_init+0xce>
	uint32_t fscl_hs     = 1000 * config->baud_rate_high_speed;
     488:	21fa      	movs	r1, #250	; 0xfa
     48a:	0089      	lsls	r1, r1, #2
     48c:	4643      	mov	r3, r8
     48e:	434b      	muls	r3, r1
     490:	4698      	mov	r8, r3
		tmp_baudlow_hs = (int32_t)((fgclk * 2) / (3 * fscl_hs) - 1);
     492:	0078      	lsls	r0, r7, #1
     494:	0059      	lsls	r1, r3, #1
     496:	4441      	add	r1, r8
     498:	4b19      	ldr	r3, [pc, #100]	; (500 <STACK_SIZE+0x100>)
     49a:	4798      	blx	r3
     49c:	1e46      	subs	r6, r0, #1
		if (tmp_baudlow_hs) {
     49e:	2e00      	cmp	r6, #0
     4a0:	d00b      	beq.n	4ba <STACK_SIZE+0xba>
			tmp_baud_hs = (int32_t)(fgclk / fscl_hs) - 2 - tmp_baudlow_hs;
     4a2:	4641      	mov	r1, r8
     4a4:	0038      	movs	r0, r7
     4a6:	4b16      	ldr	r3, [pc, #88]	; (500 <STACK_SIZE+0x100>)
     4a8:	4798      	blx	r3
     4aa:	3802      	subs	r0, #2
     4ac:	1b80      	subs	r0, r0, r6
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
     4ae:	2dff      	cmp	r5, #255	; 0xff
     4b0:	d80b      	bhi.n	4ca <STACK_SIZE+0xca>
     4b2:	28ff      	cmp	r0, #255	; 0xff
     4b4:	d9d1      	bls.n	45a <STACK_SIZE+0x5a>
     4b6:	2040      	movs	r0, #64	; 0x40
     4b8:	e72e      	b.n	318 <i2c_master_init+0x4c>
			tmp_baud_hs = (int32_t)(div_ceil(fgclk, 2 * fscl_hs)) - 1;
     4ba:	4643      	mov	r3, r8
     4bc:	0059      	lsls	r1, r3, #1
     4be:	1e48      	subs	r0, r1, #1
     4c0:	19c0      	adds	r0, r0, r7
     4c2:	4b0f      	ldr	r3, [pc, #60]	; (500 <STACK_SIZE+0x100>)
     4c4:	4798      	blx	r3
     4c6:	3801      	subs	r0, #1
     4c8:	e7f1      	b.n	4ae <STACK_SIZE+0xae>
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
     4ca:	2040      	movs	r0, #64	; 0x40
     4cc:	e724      	b.n	318 <i2c_master_init+0x4c>
     4ce:	46c0      	nop			; (mov r8, r8)
     4d0:	000014ad 	.word	0x000014ad
     4d4:	40000400 	.word	0x40000400
     4d8:	0000234d 	.word	0x0000234d
     4dc:	000022c1 	.word	0x000022c1
     4e0:	000013e1 	.word	0x000013e1
     4e4:	00000931 	.word	0x00000931
     4e8:	000014d5 	.word	0x000014d5
     4ec:	20000660 	.word	0x20000660
     4f0:	00002445 	.word	0x00002445
     4f4:	41002000 	.word	0x41002000
     4f8:	00002369 	.word	0x00002369
     4fc:	ffb896bf 	.word	0xffb896bf
     500:	00002579 	.word	0x00002579
     504:	0000142d 	.word	0x0000142d

00000508 <_i2c_master_address_response>:
{
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     508:	6803      	ldr	r3, [r0, #0]

	/* Check for error and ignore bus-error; workaround for BUSSTATE stuck in
	 * BUSY */
	if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB) {
     50a:	7e1a      	ldrb	r2, [r3, #24]
     50c:	0792      	lsls	r2, r2, #30
     50e:	d507      	bpl.n	520 <_i2c_master_address_response+0x18>

		/* Clear write interrupt flag */
		i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
     510:	2202      	movs	r2, #2
     512:	761a      	strb	r2, [r3, #24]

		/* Check arbitration. */
		if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_ARBLOST) {
     514:	8b5b      	ldrh	r3, [r3, #26]
     516:	079b      	lsls	r3, r3, #30
			/* Return packet collision. */
			return STATUS_ERR_PACKET_COLLISION;
     518:	2041      	movs	r0, #65	; 0x41

		/* Return bad address value. */
		return STATUS_ERR_BAD_ADDRESS;
	}

	return STATUS_OK;
     51a:	17db      	asrs	r3, r3, #31
     51c:	4018      	ands	r0, r3
}
     51e:	4770      	bx	lr
	} else if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
     520:	8b5a      	ldrh	r2, [r3, #26]
     522:	0752      	lsls	r2, r2, #29
     524:	d506      	bpl.n	534 <_i2c_master_address_response+0x2c>
		i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
     526:	6859      	ldr	r1, [r3, #4]
     528:	22c0      	movs	r2, #192	; 0xc0
     52a:	0292      	lsls	r2, r2, #10
     52c:	430a      	orrs	r2, r1
     52e:	605a      	str	r2, [r3, #4]
		return STATUS_ERR_BAD_ADDRESS;
     530:	2018      	movs	r0, #24
     532:	e7f4      	b.n	51e <_i2c_master_address_response+0x16>
	return STATUS_OK;
     534:	2000      	movs	r0, #0
     536:	e7f2      	b.n	51e <_i2c_master_address_response+0x16>

00000538 <_i2c_master_wait_for_bus>:
 * \retval STATUS_ERR_TIMEOUT  If no response was given within specified timeout
 *                             period
 */
enum status_code _i2c_master_wait_for_bus(
		struct i2c_master_module *const module)
{
     538:	b530      	push	{r4, r5, lr}
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     53a:	6802      	ldr	r2, [r0, #0]

	/* Wait for reply. */
	uint16_t timeout_counter = 0;
     53c:	2300      	movs	r3, #0
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
     53e:	2401      	movs	r4, #1
     540:	2502      	movs	r5, #2
     542:	7e11      	ldrb	r1, [r2, #24]
     544:	4221      	tst	r1, r4
     546:	d10b      	bne.n	560 <_i2c_master_wait_for_bus+0x28>
			!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB)) {
     548:	7e11      	ldrb	r1, [r2, #24]
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
     54a:	4229      	tst	r1, r5
     54c:	d106      	bne.n	55c <_i2c_master_wait_for_bus+0x24>

		/* Check timeout condition. */
		if (++timeout_counter >= module->buffer_timeout) {
     54e:	3301      	adds	r3, #1
     550:	b29b      	uxth	r3, r3
     552:	8901      	ldrh	r1, [r0, #8]
     554:	4299      	cmp	r1, r3
     556:	d8f4      	bhi.n	542 <_i2c_master_wait_for_bus+0xa>
			return STATUS_ERR_TIMEOUT;
     558:	2012      	movs	r0, #18
     55a:	e002      	b.n	562 <_i2c_master_wait_for_bus+0x2a>
		}
	}
	return STATUS_OK;
     55c:	2000      	movs	r0, #0
     55e:	e000      	b.n	562 <_i2c_master_wait_for_bus+0x2a>
     560:	2000      	movs	r0, #0
}
     562:	bd30      	pop	{r4, r5, pc}

00000564 <_i2c_master_send_hs_master_code>:
 * \retval STATUS_OK           No error happen
 */
enum status_code _i2c_master_send_hs_master_code(
		struct i2c_master_module *const module,
		uint8_t hs_master_code)
{
     564:	b510      	push	{r4, lr}
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     566:	6804      	ldr	r4, [r0, #0]
	/* Return value. */
	enum status_code tmp_status;

	/* Set NACK for high speed code */
	i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
     568:	6862      	ldr	r2, [r4, #4]
     56a:	2380      	movs	r3, #128	; 0x80
     56c:	02db      	lsls	r3, r3, #11
     56e:	4313      	orrs	r3, r2
     570:	6063      	str	r3, [r4, #4]
	/* Send high speed code */
	i2c_module->ADDR.reg = hs_master_code;
     572:	6261      	str	r1, [r4, #36]	; 0x24
	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
     574:	4b02      	ldr	r3, [pc, #8]	; (580 <_i2c_master_send_hs_master_code+0x1c>)
     576:	4798      	blx	r3
	/* Clear write interrupt flag */
	i2c_module->INTFLAG.reg = SERCOM_I2CM_INTENCLR_MB;
     578:	2301      	movs	r3, #1
     57a:	7623      	strb	r3, [r4, #24]

	return tmp_status;
}
     57c:	bd10      	pop	{r4, pc}
     57e:	46c0      	nop			; (mov r8, r8)
     580:	00000539 	.word	0x00000539

00000584 <_i2c_master_read_packet>:
 *
 */
static enum status_code _i2c_master_read_packet(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
     584:	b5f0      	push	{r4, r5, r6, r7, lr}
     586:	46de      	mov	lr, fp
     588:	4657      	mov	r7, sl
     58a:	464e      	mov	r6, r9
     58c:	4645      	mov	r5, r8
     58e:	b5e0      	push	{r5, r6, r7, lr}
     590:	b083      	sub	sp, #12
     592:	0006      	movs	r6, r0
     594:	4689      	mov	r9, r1
	/* Sanity check arguments */
	Assert(module);
	Assert(module->hw);
	Assert(packet);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     596:	6805      	ldr	r5, [r0, #0]

	/* Return value. */
	enum status_code tmp_status;
	uint16_t tmp_data_length = packet->data_length;
     598:	884c      	ldrh	r4, [r1, #2]

	/* Written buffer counter. */
	uint16_t counter = 0;

	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
     59a:	682b      	ldr	r3, [r5, #0]
     59c:	011b      	lsls	r3, r3, #4
     59e:	0fdb      	lsrs	r3, r3, #31
     5a0:	469a      	mov	sl, r3

	/* Switch to high speed mode */
	if (packet->high_speed) {
     5a2:	7a4b      	ldrb	r3, [r1, #9]
     5a4:	2b00      	cmp	r3, #0
     5a6:	d12b      	bne.n	600 <_i2c_master_read_packet+0x7c>
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
	}

	/* Set action to ACK. */
	i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
     5a8:	686b      	ldr	r3, [r5, #4]
     5aa:	4a58      	ldr	r2, [pc, #352]	; (70c <_i2c_master_read_packet+0x188>)
     5ac:	4013      	ands	r3, r2
     5ae:	606b      	str	r3, [r5, #4]

	/* Set address and direction bit. Will send start command on bus. */
	if (packet->ten_bit_address) {
     5b0:	464b      	mov	r3, r9
     5b2:	7a1b      	ldrb	r3, [r3, #8]
     5b4:	2b00      	cmp	r3, #0
     5b6:	d127      	bne.n	608 <_i2c_master_read_packet+0x84>
				I2C_TRANSFER_READ;
		} else {
			return tmp_status;
		}
	} else {
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_READ |
     5b8:	464b      	mov	r3, r9
     5ba:	881b      	ldrh	r3, [r3, #0]
     5bc:	005b      	lsls	r3, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
     5be:	464a      	mov	r2, r9
     5c0:	7a52      	ldrb	r2, [r2, #9]
     5c2:	0392      	lsls	r2, r2, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_READ |
     5c4:	4313      	orrs	r3, r2
     5c6:	2201      	movs	r2, #1
     5c8:	4313      	orrs	r3, r2
     5ca:	626b      	str	r3, [r5, #36]	; 0x24
	}

	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
     5cc:	0030      	movs	r0, r6
     5ce:	4b50      	ldr	r3, [pc, #320]	; (710 <_i2c_master_read_packet+0x18c>)
     5d0:	4798      	blx	r3
     5d2:	9001      	str	r0, [sp, #4]

	/* Set action to ack or nack. */
	if ((sclsm_flag) && (packet->data_length == 1)) {
     5d4:	4653      	mov	r3, sl
     5d6:	2b00      	cmp	r3, #0
     5d8:	d003      	beq.n	5e2 <_i2c_master_read_packet+0x5e>
     5da:	464b      	mov	r3, r9
     5dc:	885b      	ldrh	r3, [r3, #2]
     5de:	2b01      	cmp	r3, #1
     5e0:	d03b      	beq.n	65a <_i2c_master_read_packet+0xd6>
		i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
	} else {
		i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;	
     5e2:	686b      	ldr	r3, [r5, #4]
     5e4:	4a49      	ldr	r2, [pc, #292]	; (70c <_i2c_master_read_packet+0x188>)
     5e6:	4013      	ands	r3, r2
     5e8:	606b      	str	r3, [r5, #4]
	}

	/* Check for address response error unless previous error is
	 * detected. */
	if (tmp_status == STATUS_OK) {
     5ea:	9b01      	ldr	r3, [sp, #4]
     5ec:	2b00      	cmp	r3, #0
     5ee:	d03a      	beq.n	666 <_i2c_master_read_packet+0xe2>
		_i2c_master_wait_for_sync(module);
		packet->data[counter] = i2c_module->DATA.reg;
	}

	return tmp_status;
}
     5f0:	9801      	ldr	r0, [sp, #4]
     5f2:	b003      	add	sp, #12
     5f4:	bc3c      	pop	{r2, r3, r4, r5}
     5f6:	4690      	mov	r8, r2
     5f8:	4699      	mov	r9, r3
     5fa:	46a2      	mov	sl, r4
     5fc:	46ab      	mov	fp, r5
     5fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
     600:	7a89      	ldrb	r1, [r1, #10]
     602:	4b44      	ldr	r3, [pc, #272]	; (714 <_i2c_master_read_packet+0x190>)
     604:	4798      	blx	r3
     606:	e7cf      	b.n	5a8 <_i2c_master_read_packet+0x24>
		i2c_module->ADDR.reg = (packet->address << 1) |
     608:	464b      	mov	r3, r9
     60a:	881b      	ldrh	r3, [r3, #0]
     60c:	005b      	lsls	r3, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
     60e:	464a      	mov	r2, r9
     610:	7a52      	ldrb	r2, [r2, #9]
     612:	0392      	lsls	r2, r2, #14
		i2c_module->ADDR.reg = (packet->address << 1) |
     614:	4313      	orrs	r3, r2
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
     616:	2280      	movs	r2, #128	; 0x80
     618:	0212      	lsls	r2, r2, #8
     61a:	4313      	orrs	r3, r2
		i2c_module->ADDR.reg = (packet->address << 1) |
     61c:	626b      	str	r3, [r5, #36]	; 0x24
		tmp_status = _i2c_master_wait_for_bus(module);
     61e:	0030      	movs	r0, r6
     620:	4b3b      	ldr	r3, [pc, #236]	; (710 <_i2c_master_read_packet+0x18c>)
     622:	4798      	blx	r3
     624:	9001      	str	r0, [sp, #4]
		i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
     626:	686b      	ldr	r3, [r5, #4]
     628:	4a38      	ldr	r2, [pc, #224]	; (70c <_i2c_master_read_packet+0x188>)
     62a:	4013      	ands	r3, r2
     62c:	606b      	str	r3, [r5, #4]
		if (tmp_status == STATUS_OK) {
     62e:	2800      	cmp	r0, #0
     630:	d1de      	bne.n	5f0 <_i2c_master_read_packet+0x6c>
			tmp_status = _i2c_master_address_response(module);
     632:	0030      	movs	r0, r6
     634:	4b38      	ldr	r3, [pc, #224]	; (718 <_i2c_master_read_packet+0x194>)
     636:	4798      	blx	r3
     638:	9001      	str	r0, [sp, #4]
		if (tmp_status == STATUS_OK) {
     63a:	2800      	cmp	r0, #0
     63c:	d1d8      	bne.n	5f0 <_i2c_master_read_packet+0x6c>
			i2c_module->ADDR.reg = (((packet->address >> 8) | 0x78) << 1) |
     63e:	464b      	mov	r3, r9
     640:	881b      	ldrh	r3, [r3, #0]
     642:	0a1b      	lsrs	r3, r3, #8
     644:	2278      	movs	r2, #120	; 0x78
     646:	4313      	orrs	r3, r2
     648:	005b      	lsls	r3, r3, #1
				(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
     64a:	464a      	mov	r2, r9
     64c:	7a52      	ldrb	r2, [r2, #9]
     64e:	0392      	lsls	r2, r2, #14
     650:	2101      	movs	r1, #1
     652:	430a      	orrs	r2, r1
     654:	4313      	orrs	r3, r2
			i2c_module->ADDR.reg = (((packet->address >> 8) | 0x78) << 1) |
     656:	626b      	str	r3, [r5, #36]	; 0x24
     658:	e7b8      	b.n	5cc <_i2c_master_read_packet+0x48>
		i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
     65a:	686a      	ldr	r2, [r5, #4]
     65c:	2380      	movs	r3, #128	; 0x80
     65e:	02db      	lsls	r3, r3, #11
     660:	4313      	orrs	r3, r2
     662:	606b      	str	r3, [r5, #4]
     664:	e7c1      	b.n	5ea <_i2c_master_read_packet+0x66>
		tmp_status = _i2c_master_address_response(module);
     666:	0030      	movs	r0, r6
     668:	4b2b      	ldr	r3, [pc, #172]	; (718 <_i2c_master_read_packet+0x194>)
     66a:	4798      	blx	r3
     66c:	9001      	str	r0, [sp, #4]
	if (tmp_status == STATUS_OK) {
     66e:	2800      	cmp	r0, #0
     670:	d1be      	bne.n	5f0 <_i2c_master_read_packet+0x6c>
     672:	3c01      	subs	r4, #1
     674:	b2a4      	uxth	r4, r4
     676:	4680      	mov	r8, r0
		while (tmp_data_length--) {
     678:	4b28      	ldr	r3, [pc, #160]	; (71c <_i2c_master_read_packet+0x198>)
     67a:	469b      	mov	fp, r3
     67c:	e015      	b.n	6aa <_i2c_master_read_packet+0x126>
					((sclsm_flag) && (tmp_data_length == 1)))) {
     67e:	2c01      	cmp	r4, #1
     680:	d020      	beq.n	6c4 <_i2c_master_read_packet+0x140>
				_i2c_master_wait_for_sync(module);
     682:	0030      	movs	r0, r6
     684:	4b26      	ldr	r3, [pc, #152]	; (720 <_i2c_master_read_packet+0x19c>)
     686:	4798      	blx	r3
				packet->data[counter++] = i2c_module->DATA.reg;
     688:	4643      	mov	r3, r8
     68a:	1c5f      	adds	r7, r3, #1
     68c:	b2bf      	uxth	r7, r7
     68e:	2328      	movs	r3, #40	; 0x28
     690:	5ceb      	ldrb	r3, [r5, r3]
     692:	464a      	mov	r2, r9
     694:	6852      	ldr	r2, [r2, #4]
     696:	4641      	mov	r1, r8
     698:	5453      	strb	r3, [r2, r1]
				tmp_status = _i2c_master_wait_for_bus(module);
     69a:	0030      	movs	r0, r6
     69c:	4b1c      	ldr	r3, [pc, #112]	; (710 <_i2c_master_read_packet+0x18c>)
     69e:	4798      	blx	r3
     6a0:	3c01      	subs	r4, #1
     6a2:	b2a4      	uxth	r4, r4
			if (tmp_status != STATUS_OK) {
     6a4:	2800      	cmp	r0, #0
     6a6:	d115      	bne.n	6d4 <_i2c_master_read_packet+0x150>
				packet->data[counter++] = i2c_module->DATA.reg;
     6a8:	46b8      	mov	r8, r7
		while (tmp_data_length--) {
     6aa:	455c      	cmp	r4, fp
     6ac:	d014      	beq.n	6d8 <_i2c_master_read_packet+0x154>
			if (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) {
     6ae:	8b6b      	ldrh	r3, [r5, #26]
     6b0:	069b      	lsls	r3, r3, #26
     6b2:	d527      	bpl.n	704 <_i2c_master_read_packet+0x180>
			if (module->send_nack && (((!sclsm_flag) && (tmp_data_length == 0)) ||
     6b4:	7af3      	ldrb	r3, [r6, #11]
     6b6:	2b00      	cmp	r3, #0
     6b8:	d0e3      	beq.n	682 <_i2c_master_read_packet+0xfe>
     6ba:	4653      	mov	r3, sl
     6bc:	2b00      	cmp	r3, #0
     6be:	d1de      	bne.n	67e <_i2c_master_read_packet+0xfa>
     6c0:	2c00      	cmp	r4, #0
     6c2:	d1de      	bne.n	682 <_i2c_master_read_packet+0xfe>
				i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
     6c4:	686a      	ldr	r2, [r5, #4]
     6c6:	2380      	movs	r3, #128	; 0x80
     6c8:	02db      	lsls	r3, r3, #11
     6ca:	4313      	orrs	r3, r2
     6cc:	606b      	str	r3, [r5, #4]
     6ce:	3c01      	subs	r4, #1
     6d0:	b2a4      	uxth	r4, r4
     6d2:	e7ea      	b.n	6aa <_i2c_master_read_packet+0x126>
				packet->data[counter++] = i2c_module->DATA.reg;
     6d4:	46b8      	mov	r8, r7
				tmp_status = _i2c_master_wait_for_bus(module);
     6d6:	9001      	str	r0, [sp, #4]
		if (module->send_stop) {
     6d8:	7ab3      	ldrb	r3, [r6, #10]
     6da:	2b00      	cmp	r3, #0
     6dc:	d109      	bne.n	6f2 <_i2c_master_read_packet+0x16e>
		_i2c_master_wait_for_sync(module);
     6de:	0030      	movs	r0, r6
     6e0:	4b0f      	ldr	r3, [pc, #60]	; (720 <_i2c_master_read_packet+0x19c>)
     6e2:	4798      	blx	r3
		packet->data[counter] = i2c_module->DATA.reg;
     6e4:	2328      	movs	r3, #40	; 0x28
     6e6:	5cea      	ldrb	r2, [r5, r3]
     6e8:	464b      	mov	r3, r9
     6ea:	685b      	ldr	r3, [r3, #4]
     6ec:	4641      	mov	r1, r8
     6ee:	545a      	strb	r2, [r3, r1]
     6f0:	e77e      	b.n	5f0 <_i2c_master_read_packet+0x6c>
			_i2c_master_wait_for_sync(module);
     6f2:	0030      	movs	r0, r6
     6f4:	4b0a      	ldr	r3, [pc, #40]	; (720 <_i2c_master_read_packet+0x19c>)
     6f6:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
     6f8:	686a      	ldr	r2, [r5, #4]
     6fa:	23c0      	movs	r3, #192	; 0xc0
     6fc:	029b      	lsls	r3, r3, #10
     6fe:	4313      	orrs	r3, r2
     700:	606b      	str	r3, [r5, #4]
     702:	e7ec      	b.n	6de <_i2c_master_read_packet+0x15a>
				return STATUS_ERR_PACKET_COLLISION;
     704:	2341      	movs	r3, #65	; 0x41
     706:	9301      	str	r3, [sp, #4]
     708:	e772      	b.n	5f0 <_i2c_master_read_packet+0x6c>
     70a:	46c0      	nop			; (mov r8, r8)
     70c:	fffbffff 	.word	0xfffbffff
     710:	00000539 	.word	0x00000539
     714:	00000565 	.word	0x00000565
     718:	00000509 	.word	0x00000509
     71c:	0000ffff 	.word	0x0000ffff
     720:	000002c1 	.word	0x000002c1

00000724 <_i2c_master_write_packet>:
 *                                      acknowledged the address
 */
static enum status_code _i2c_master_write_packet(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
     724:	b5f0      	push	{r4, r5, r6, r7, lr}
     726:	46de      	mov	lr, fp
     728:	4657      	mov	r7, sl
     72a:	464e      	mov	r6, r9
     72c:	4645      	mov	r5, r8
     72e:	b5e0      	push	{r5, r6, r7, lr}
     730:	b083      	sub	sp, #12
     732:	0006      	movs	r6, r0
     734:	000f      	movs	r7, r1
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     736:	6805      	ldr	r5, [r0, #0]

	/* Return value. */
	enum status_code tmp_status;
	uint16_t tmp_data_length = packet->data_length;
     738:	884c      	ldrh	r4, [r1, #2]

	_i2c_master_wait_for_sync(module);
     73a:	4b32      	ldr	r3, [pc, #200]	; (804 <_i2c_master_write_packet+0xe0>)
     73c:	4798      	blx	r3

	/* Switch to high speed mode */
	if (packet->high_speed) {
     73e:	7a7b      	ldrb	r3, [r7, #9]
     740:	2b00      	cmp	r3, #0
     742:	d11d      	bne.n	780 <_i2c_master_write_packet+0x5c>
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
	}

	/* Set action to ACK. */
	i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
     744:	686b      	ldr	r3, [r5, #4]
     746:	4a30      	ldr	r2, [pc, #192]	; (808 <_i2c_master_write_packet+0xe4>)
     748:	4013      	ands	r3, r2
     74a:	606b      	str	r3, [r5, #4]

	/* Set address and direction bit. Will send start command on bus. */
	if (packet->ten_bit_address) {
     74c:	7a3b      	ldrb	r3, [r7, #8]
     74e:	2b00      	cmp	r3, #0
     750:	d01b      	beq.n	78a <_i2c_master_write_packet+0x66>
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     752:	883b      	ldrh	r3, [r7, #0]
     754:	005b      	lsls	r3, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
     756:	7a7a      	ldrb	r2, [r7, #9]
     758:	0392      	lsls	r2, r2, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     75a:	4313      	orrs	r3, r2
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
     75c:	2280      	movs	r2, #128	; 0x80
     75e:	0212      	lsls	r2, r2, #8
     760:	4313      	orrs	r3, r2
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     762:	626b      	str	r3, [r5, #36]	; 0x24
	} else {
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
	}
	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
     764:	0030      	movs	r0, r6
     766:	4b29      	ldr	r3, [pc, #164]	; (80c <_i2c_master_write_packet+0xe8>)
     768:	4798      	blx	r3
     76a:	9001      	str	r0, [sp, #4]

	/* Check for address response error unless previous error is
	 * detected. */
	if (tmp_status == STATUS_OK) {
     76c:	2800      	cmp	r0, #0
     76e:	d013      	beq.n	798 <_i2c_master_write_packet+0x74>
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
		}
	}

	return tmp_status;
}
     770:	9801      	ldr	r0, [sp, #4]
     772:	b003      	add	sp, #12
     774:	bc3c      	pop	{r2, r3, r4, r5}
     776:	4690      	mov	r8, r2
     778:	4699      	mov	r9, r3
     77a:	46a2      	mov	sl, r4
     77c:	46ab      	mov	fp, r5
     77e:	bdf0      	pop	{r4, r5, r6, r7, pc}
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
     780:	7ab9      	ldrb	r1, [r7, #10]
     782:	0030      	movs	r0, r6
     784:	4b22      	ldr	r3, [pc, #136]	; (810 <_i2c_master_write_packet+0xec>)
     786:	4798      	blx	r3
     788:	e7dc      	b.n	744 <_i2c_master_write_packet+0x20>
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     78a:	883b      	ldrh	r3, [r7, #0]
     78c:	005b      	lsls	r3, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
     78e:	7a7a      	ldrb	r2, [r7, #9]
     790:	0392      	lsls	r2, r2, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     792:	4313      	orrs	r3, r2
     794:	626b      	str	r3, [r5, #36]	; 0x24
     796:	e7e5      	b.n	764 <_i2c_master_write_packet+0x40>
		tmp_status = _i2c_master_address_response(module);
     798:	0030      	movs	r0, r6
     79a:	4b1e      	ldr	r3, [pc, #120]	; (814 <_i2c_master_write_packet+0xf0>)
     79c:	4798      	blx	r3
     79e:	1e03      	subs	r3, r0, #0
     7a0:	9001      	str	r0, [sp, #4]
	if (tmp_status == STATUS_OK) {
     7a2:	d1e5      	bne.n	770 <_i2c_master_write_packet+0x4c>
     7a4:	46a0      	mov	r8, r4
     7a6:	2400      	movs	r4, #0
			if (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) {
     7a8:	3320      	adds	r3, #32
     7aa:	4699      	mov	r9, r3
			_i2c_master_wait_for_sync(module);
     7ac:	4b15      	ldr	r3, [pc, #84]	; (804 <_i2c_master_write_packet+0xe0>)
     7ae:	469b      	mov	fp, r3
			tmp_status = _i2c_master_wait_for_bus(module);
     7b0:	4b16      	ldr	r3, [pc, #88]	; (80c <_i2c_master_write_packet+0xe8>)
     7b2:	469a      	mov	sl, r3
		while (tmp_data_length--) {
     7b4:	4544      	cmp	r4, r8
     7b6:	d015      	beq.n	7e4 <_i2c_master_write_packet+0xc0>
			if (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) {
     7b8:	8b6b      	ldrh	r3, [r5, #26]
     7ba:	464a      	mov	r2, r9
     7bc:	4213      	tst	r3, r2
     7be:	d01d      	beq.n	7fc <_i2c_master_write_packet+0xd8>
			_i2c_master_wait_for_sync(module);
     7c0:	0030      	movs	r0, r6
     7c2:	47d8      	blx	fp
			i2c_module->DATA.reg = packet->data[buffer_counter++];
     7c4:	687b      	ldr	r3, [r7, #4]
     7c6:	5d1a      	ldrb	r2, [r3, r4]
     7c8:	2328      	movs	r3, #40	; 0x28
     7ca:	54ea      	strb	r2, [r5, r3]
			tmp_status = _i2c_master_wait_for_bus(module);
     7cc:	0030      	movs	r0, r6
     7ce:	47d0      	blx	sl
			if (tmp_status != STATUS_OK) {
     7d0:	2800      	cmp	r0, #0
     7d2:	d106      	bne.n	7e2 <_i2c_master_write_packet+0xbe>
			if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
     7d4:	8b6b      	ldrh	r3, [r5, #26]
     7d6:	3401      	adds	r4, #1
     7d8:	075b      	lsls	r3, r3, #29
     7da:	d5eb      	bpl.n	7b4 <_i2c_master_write_packet+0x90>
				tmp_status = STATUS_ERR_OVERFLOW;
     7dc:	231e      	movs	r3, #30
     7de:	9301      	str	r3, [sp, #4]
     7e0:	e000      	b.n	7e4 <_i2c_master_write_packet+0xc0>
			tmp_status = _i2c_master_wait_for_bus(module);
     7e2:	9001      	str	r0, [sp, #4]
		if (module->send_stop) {
     7e4:	7ab3      	ldrb	r3, [r6, #10]
     7e6:	2b00      	cmp	r3, #0
     7e8:	d0c2      	beq.n	770 <_i2c_master_write_packet+0x4c>
			_i2c_master_wait_for_sync(module);
     7ea:	0030      	movs	r0, r6
     7ec:	4b05      	ldr	r3, [pc, #20]	; (804 <_i2c_master_write_packet+0xe0>)
     7ee:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
     7f0:	686a      	ldr	r2, [r5, #4]
     7f2:	23c0      	movs	r3, #192	; 0xc0
     7f4:	029b      	lsls	r3, r3, #10
     7f6:	4313      	orrs	r3, r2
     7f8:	606b      	str	r3, [r5, #4]
     7fa:	e7b9      	b.n	770 <_i2c_master_write_packet+0x4c>
				return STATUS_ERR_PACKET_COLLISION;
     7fc:	2341      	movs	r3, #65	; 0x41
     7fe:	9301      	str	r3, [sp, #4]
     800:	e7b6      	b.n	770 <_i2c_master_write_packet+0x4c>
     802:	46c0      	nop			; (mov r8, r8)
     804:	000002c1 	.word	0x000002c1
     808:	fffbffff 	.word	0xfffbffff
     80c:	00000539 	.word	0x00000539
     810:	00000565 	.word	0x00000565
     814:	00000509 	.word	0x00000509

00000818 <i2c_master_read_packet_wait>:
{
     818:	b510      	push	{r4, lr}
	if (module->buffer_remaining > 0) {
     81a:	8b83      	ldrh	r3, [r0, #28]
     81c:	b29b      	uxth	r3, r3
		return STATUS_BUSY;
     81e:	2205      	movs	r2, #5
	if (module->buffer_remaining > 0) {
     820:	2b00      	cmp	r3, #0
     822:	d001      	beq.n	828 <i2c_master_read_packet_wait+0x10>
}
     824:	0010      	movs	r0, r2
     826:	bd10      	pop	{r4, pc}
	module->send_stop = true;
     828:	3301      	adds	r3, #1
     82a:	7283      	strb	r3, [r0, #10]
	module->send_nack = true;
     82c:	72c3      	strb	r3, [r0, #11]
	return _i2c_master_read_packet(module, packet);
     82e:	4b02      	ldr	r3, [pc, #8]	; (838 <i2c_master_read_packet_wait+0x20>)
     830:	4798      	blx	r3
     832:	0002      	movs	r2, r0
     834:	e7f6      	b.n	824 <i2c_master_read_packet_wait+0xc>
     836:	46c0      	nop			; (mov r8, r8)
     838:	00000585 	.word	0x00000585

0000083c <i2c_master_write_packet_wait>:
 *                                      last data sent
 */
enum status_code i2c_master_write_packet_wait(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
     83c:	b510      	push	{r4, lr}
	Assert(module->hw);
	Assert(packet);

#if I2C_MASTER_CALLBACK_MODE == true
	/* Check if the I2C module is busy with a job */
	if (module->buffer_remaining > 0) {
     83e:	8b83      	ldrh	r3, [r0, #28]
     840:	b29b      	uxth	r3, r3
		return STATUS_BUSY;
     842:	2205      	movs	r2, #5
	if (module->buffer_remaining > 0) {
     844:	2b00      	cmp	r3, #0
     846:	d001      	beq.n	84c <i2c_master_write_packet_wait+0x10>

	module->send_stop = true;
	module->send_nack = true;

	return _i2c_master_write_packet(module, packet);
}
     848:	0010      	movs	r0, r2
     84a:	bd10      	pop	{r4, pc}
	module->send_stop = true;
     84c:	3301      	adds	r3, #1
     84e:	7283      	strb	r3, [r0, #10]
	module->send_nack = true;
     850:	72c3      	strb	r3, [r0, #11]
	return _i2c_master_write_packet(module, packet);
     852:	4b02      	ldr	r3, [pc, #8]	; (85c <i2c_master_write_packet_wait+0x20>)
     854:	4798      	blx	r3
     856:	0002      	movs	r2, r0
     858:	e7f6      	b.n	848 <i2c_master_write_packet_wait+0xc>
     85a:	46c0      	nop			; (mov r8, r8)
     85c:	00000725 	.word	0x00000725

00000860 <_i2c_master_wait_for_sync>:
	SercomI2cm *const i2c_hw = &(module->hw->I2CM);
     860:	6801      	ldr	r1, [r0, #0]
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
     862:	2207      	movs	r2, #7
     864:	69cb      	ldr	r3, [r1, #28]
	while (i2c_master_is_syncing(module)) {
     866:	421a      	tst	r2, r3
     868:	d1fc      	bne.n	864 <_i2c_master_wait_for_sync+0x4>
}
     86a:	4770      	bx	lr

0000086c <_i2c_master_read>:
 *
 * \param[in,out] module  Pointer to software module structure
 */
static void _i2c_master_read(
		struct i2c_master_module *const module)
{
     86c:	b570      	push	{r4, r5, r6, lr}
     86e:	0004      	movs	r4, r0
	/* Sanity check arguments. */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     870:	6806      	ldr	r6, [r0, #0]
	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
     872:	6832      	ldr	r2, [r6, #0]

	/* Find index to save next value in buffer */
	uint16_t buffer_index = module->buffer_length;
     874:	8b45      	ldrh	r5, [r0, #26]
	buffer_index -= module->buffer_remaining;
     876:	8b83      	ldrh	r3, [r0, #28]
     878:	1aed      	subs	r5, r5, r3
     87a:	b2ad      	uxth	r5, r5

	module->buffer_remaining--;
     87c:	8b83      	ldrh	r3, [r0, #28]
     87e:	3b01      	subs	r3, #1
     880:	b29b      	uxth	r3, r3
     882:	8383      	strh	r3, [r0, #28]

	if (sclsm_flag) {
     884:	0113      	lsls	r3, r2, #4
     886:	d51d      	bpl.n	8c4 <_i2c_master_read+0x58>
		if (module->send_nack && module->buffer_remaining == 1) {
     888:	7ac3      	ldrb	r3, [r0, #11]
     88a:	2b00      	cmp	r3, #0
     88c:	d003      	beq.n	896 <_i2c_master_read+0x2a>
     88e:	8b83      	ldrh	r3, [r0, #28]
     890:	b29b      	uxth	r3, r3
     892:	2b01      	cmp	r3, #1
     894:	d010      	beq.n	8b8 <_i2c_master_read+0x4c>
			/* Set action to NACK. */
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
		}
	}

	if (module->buffer_remaining == 0) {
     896:	8ba3      	ldrh	r3, [r4, #28]
     898:	b29b      	uxth	r3, r3
     89a:	2b00      	cmp	r3, #0
     89c:	d102      	bne.n	8a4 <_i2c_master_read+0x38>
		if (module->send_stop) {
     89e:	7aa3      	ldrb	r3, [r4, #10]
     8a0:	2b00      	cmp	r3, #0
     8a2:	d11c      	bne.n	8de <_i2c_master_read+0x72>
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
		}
	}
	
	/* Read byte from slave and put in buffer */
	_i2c_master_wait_for_sync(module);
     8a4:	0020      	movs	r0, r4
     8a6:	4b12      	ldr	r3, [pc, #72]	; (8f0 <_i2c_master_read+0x84>)
     8a8:	4798      	blx	r3
	module->buffer[buffer_index] = i2c_module->DATA.reg;
     8aa:	6a23      	ldr	r3, [r4, #32]
     8ac:	195d      	adds	r5, r3, r5
     8ae:	2328      	movs	r3, #40	; 0x28
     8b0:	5cf3      	ldrb	r3, [r6, r3]
     8b2:	b2db      	uxtb	r3, r3
     8b4:	702b      	strb	r3, [r5, #0]
}
     8b6:	bd70      	pop	{r4, r5, r6, pc}
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
     8b8:	6872      	ldr	r2, [r6, #4]
     8ba:	2380      	movs	r3, #128	; 0x80
     8bc:	02db      	lsls	r3, r3, #11
     8be:	4313      	orrs	r3, r2
     8c0:	6073      	str	r3, [r6, #4]
     8c2:	e7e8      	b.n	896 <_i2c_master_read+0x2a>
		if (module->send_nack && module->buffer_remaining == 0) {
     8c4:	7ac3      	ldrb	r3, [r0, #11]
     8c6:	2b00      	cmp	r3, #0
     8c8:	d0e5      	beq.n	896 <_i2c_master_read+0x2a>
     8ca:	8b83      	ldrh	r3, [r0, #28]
     8cc:	b29b      	uxth	r3, r3
     8ce:	2b00      	cmp	r3, #0
     8d0:	d1e1      	bne.n	896 <_i2c_master_read+0x2a>
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
     8d2:	6872      	ldr	r2, [r6, #4]
     8d4:	2380      	movs	r3, #128	; 0x80
     8d6:	02db      	lsls	r3, r3, #11
     8d8:	4313      	orrs	r3, r2
     8da:	6073      	str	r3, [r6, #4]
     8dc:	e7db      	b.n	896 <_i2c_master_read+0x2a>
			_i2c_master_wait_for_sync(module);
     8de:	0020      	movs	r0, r4
     8e0:	4b03      	ldr	r3, [pc, #12]	; (8f0 <_i2c_master_read+0x84>)
     8e2:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
     8e4:	6872      	ldr	r2, [r6, #4]
     8e6:	23c0      	movs	r3, #192	; 0xc0
     8e8:	029b      	lsls	r3, r3, #10
     8ea:	4313      	orrs	r3, r2
     8ec:	6073      	str	r3, [r6, #4]
     8ee:	e7d9      	b.n	8a4 <_i2c_master_read+0x38>
     8f0:	00000861 	.word	0x00000861

000008f4 <_i2c_master_write>:
 * Write next data. Used by interrupt handler to send next data byte to slave.
 *
 * \param[in,out] module  Pointer to software module structure
 */
static void _i2c_master_write(struct i2c_master_module *const module)
{
     8f4:	b570      	push	{r4, r5, r6, lr}
     8f6:	0004      	movs	r4, r0
	/* Sanity check arguments. */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     8f8:	6805      	ldr	r5, [r0, #0]

	/* Check for ack from slave */
	if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK)
     8fa:	8b6b      	ldrh	r3, [r5, #26]
     8fc:	075b      	lsls	r3, r3, #29
     8fe:	d503      	bpl.n	908 <_i2c_master_write+0x14>
	{
		/* Set status */
		module->status = STATUS_ERR_OVERFLOW;
     900:	221e      	movs	r2, #30
     902:	2325      	movs	r3, #37	; 0x25
     904:	54c2      	strb	r2, [r0, r3]
	module->buffer_remaining--;

	/* Write byte from buffer to slave */
	_i2c_master_wait_for_sync(module);
	i2c_module->DATA.reg = module->buffer[buffer_index];
}
     906:	bd70      	pop	{r4, r5, r6, pc}
	uint16_t buffer_index = module->buffer_length;
     908:	8b46      	ldrh	r6, [r0, #26]
	buffer_index -= module->buffer_remaining;
     90a:	8b83      	ldrh	r3, [r0, #28]
     90c:	1af6      	subs	r6, r6, r3
     90e:	b2b6      	uxth	r6, r6
	module->buffer_remaining--;
     910:	8b83      	ldrh	r3, [r0, #28]
     912:	3b01      	subs	r3, #1
     914:	b29b      	uxth	r3, r3
     916:	8383      	strh	r3, [r0, #28]
	_i2c_master_wait_for_sync(module);
     918:	4b04      	ldr	r3, [pc, #16]	; (92c <_i2c_master_write+0x38>)
     91a:	4798      	blx	r3
	i2c_module->DATA.reg = module->buffer[buffer_index];
     91c:	6a23      	ldr	r3, [r4, #32]
     91e:	199e      	adds	r6, r3, r6
     920:	7833      	ldrb	r3, [r6, #0]
     922:	b2db      	uxtb	r3, r3
     924:	2228      	movs	r2, #40	; 0x28
     926:	54ab      	strb	r3, [r5, r2]
     928:	e7ed      	b.n	906 <_i2c_master_write+0x12>
     92a:	46c0      	nop			; (mov r8, r8)
     92c:	00000861 	.word	0x00000861

00000930 <_i2c_master_interrupt_handler>:
 *
 * \param[in] instance  SERCOM instance that triggered the interrupt
 */
void _i2c_master_interrupt_handler(
		uint8_t instance)
{
     930:	b570      	push	{r4, r5, r6, lr}
	/* Get software module for callback handling */
	struct i2c_master_module *module =
     932:	0080      	lsls	r0, r0, #2
     934:	4b75      	ldr	r3, [pc, #468]	; (b0c <_i2c_master_interrupt_handler+0x1dc>)
     936:	58c4      	ldr	r4, [r0, r3]
			(struct i2c_master_module*)_sercom_instances[instance];

	Assert(module);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     938:	6825      	ldr	r5, [r4, #0]
	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
     93a:	682b      	ldr	r3, [r5, #0]
     93c:	011b      	lsls	r3, r3, #4
     93e:	0fda      	lsrs	r2, r3, #31

	/* Combine callback registered and enabled masks */
	uint8_t callback_mask = module->enabled_callback;
     940:	7e63      	ldrb	r3, [r4, #25]
	callback_mask &= module->registered_callback;
     942:	7e26      	ldrb	r6, [r4, #24]
     944:	401e      	ands	r6, r3

	/* Check if the module should respond to address ack */
	if ((module->buffer_length <= 0) && (module->buffer_remaining > 0)) {
     946:	8b63      	ldrh	r3, [r4, #26]
     948:	b29b      	uxth	r3, r3
     94a:	2b00      	cmp	r3, #0
     94c:	d103      	bne.n	956 <_i2c_master_interrupt_handler+0x26>
     94e:	8ba3      	ldrh	r3, [r4, #28]
     950:	b29b      	uxth	r3, r3
     952:	2b00      	cmp	r3, #0
     954:	d123      	bne.n	99e <_i2c_master_interrupt_handler+0x6e>
		/* Call function for address response */
		_i2c_master_async_address_response(module);

	/* Check if buffer write is done */
	} else if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
     956:	8b63      	ldrh	r3, [r4, #26]
     958:	b29b      	uxth	r3, r3
     95a:	2b00      	cmp	r3, #0
     95c:	d008      	beq.n	970 <_i2c_master_interrupt_handler+0x40>
     95e:	8ba3      	ldrh	r3, [r4, #28]
     960:	b29b      	uxth	r3, r3
     962:	2b00      	cmp	r3, #0
     964:	d104      	bne.n	970 <_i2c_master_interrupt_handler+0x40>
			(module->status == STATUS_BUSY) &&
     966:	3325      	adds	r3, #37	; 0x25
     968:	5ce3      	ldrb	r3, [r4, r3]
	} else if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
     96a:	2b05      	cmp	r3, #5
     96c:	d100      	bne.n	970 <_i2c_master_interrupt_handler+0x40>
     96e:	e06d      	b.n	a4c <_i2c_master_interrupt_handler+0x11c>
		if (callback_mask & (1 << I2C_MASTER_CALLBACK_WRITE_COMPLETE)) {
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
		}

	/* Continue buffer write/read */
	} else if ((module->buffer_length > 0) && (module->buffer_remaining > 0)){
     970:	8b63      	ldrh	r3, [r4, #26]
     972:	b29b      	uxth	r3, r3
     974:	2b00      	cmp	r3, #0
     976:	d024      	beq.n	9c2 <_i2c_master_interrupt_handler+0x92>
     978:	8ba3      	ldrh	r3, [r4, #28]
     97a:	b29b      	uxth	r3, r3
     97c:	2b00      	cmp	r3, #0
     97e:	d020      	beq.n	9c2 <_i2c_master_interrupt_handler+0x92>
		/* Check that bus ownership is not lost */
		if ((!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) &&
     980:	8b6b      	ldrh	r3, [r5, #26]
     982:	069b      	lsls	r3, r3, #26
     984:	d500      	bpl.n	988 <_i2c_master_interrupt_handler+0x58>
     986:	e081      	b.n	a8c <_i2c_master_interrupt_handler+0x15c>
     988:	2a00      	cmp	r2, #0
     98a:	d004      	beq.n	996 <_i2c_master_interrupt_handler+0x66>
				(!(sclsm_flag && (module->buffer_remaining == 1))))	{
     98c:	8ba3      	ldrh	r3, [r4, #28]
     98e:	b29b      	uxth	r3, r3
     990:	2b01      	cmp	r3, #1
     992:	d100      	bne.n	996 <_i2c_master_interrupt_handler+0x66>
     994:	e07a      	b.n	a8c <_i2c_master_interrupt_handler+0x15c>
			module->status = STATUS_ERR_PACKET_COLLISION;
     996:	2241      	movs	r2, #65	; 0x41
     998:	2325      	movs	r3, #37	; 0x25
     99a:	54e2      	strb	r2, [r4, r3]
     99c:	e011      	b.n	9c2 <_i2c_master_interrupt_handler+0x92>
	if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB)
     99e:	7e2b      	ldrb	r3, [r5, #24]
     9a0:	07db      	lsls	r3, r3, #31
     9a2:	d507      	bpl.n	9b4 <_i2c_master_interrupt_handler+0x84>
		i2c_module->INTFLAG.reg = SERCOM_I2CM_INTENCLR_MB;
     9a4:	2301      	movs	r3, #1
     9a6:	762b      	strb	r3, [r5, #24]
		if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_ARBLOST) {
     9a8:	8b6b      	ldrh	r3, [r5, #26]
     9aa:	079b      	lsls	r3, r3, #30
     9ac:	d52e      	bpl.n	a0c <_i2c_master_interrupt_handler+0xdc>
			module->status = STATUS_ERR_PACKET_COLLISION;
     9ae:	2241      	movs	r2, #65	; 0x41
     9b0:	2325      	movs	r3, #37	; 0x25
     9b2:	54e2      	strb	r2, [r4, r3]
	module->buffer_length = module->buffer_remaining;
     9b4:	8ba3      	ldrh	r3, [r4, #28]
     9b6:	b29b      	uxth	r3, r3
     9b8:	8363      	strh	r3, [r4, #26]
	if (module->status == STATUS_BUSY) {
     9ba:	2325      	movs	r3, #37	; 0x25
     9bc:	5ce3      	ldrb	r3, [r4, r3]
     9be:	2b05      	cmp	r3, #5
     9c0:	d038      	beq.n	a34 <_i2c_master_interrupt_handler+0x104>
			_i2c_master_read(module);
		}
	}

	/* Check if read buffer transfer is complete */
	if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
     9c2:	8b63      	ldrh	r3, [r4, #26]
     9c4:	b29b      	uxth	r3, r3
     9c6:	2b00      	cmp	r3, #0
     9c8:	d007      	beq.n	9da <_i2c_master_interrupt_handler+0xaa>
     9ca:	8ba3      	ldrh	r3, [r4, #28]
     9cc:	b29b      	uxth	r3, r3
     9ce:	2b00      	cmp	r3, #0
     9d0:	d103      	bne.n	9da <_i2c_master_interrupt_handler+0xaa>
			(module->status == STATUS_BUSY) &&
     9d2:	3325      	adds	r3, #37	; 0x25
     9d4:	5ce3      	ldrb	r3, [r4, r3]
	if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
     9d6:	2b05      	cmp	r3, #5
     9d8:	d064      	beq.n	aa4 <_i2c_master_interrupt_handler+0x174>
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
		}
	}

	/* Check for error */
	if ((module->status != STATUS_BUSY) && (module->status != STATUS_OK)) {
     9da:	2325      	movs	r3, #37	; 0x25
     9dc:	5ce3      	ldrb	r3, [r4, r3]
     9de:	2b05      	cmp	r3, #5
     9e0:	d013      	beq.n	a0a <_i2c_master_interrupt_handler+0xda>
     9e2:	2325      	movs	r3, #37	; 0x25
     9e4:	5ce3      	ldrb	r3, [r4, r3]
     9e6:	2b00      	cmp	r3, #0
     9e8:	d00f      	beq.n	a0a <_i2c_master_interrupt_handler+0xda>
		/* Stop packet operation */
		i2c_module->INTENCLR.reg = SERCOM_I2CM_INTENCLR_MB |
     9ea:	2303      	movs	r3, #3
     9ec:	752b      	strb	r3, [r5, #20]
				SERCOM_I2CM_INTENCLR_SB;

		module->buffer_length = 0;
     9ee:	2300      	movs	r3, #0
     9f0:	8363      	strh	r3, [r4, #26]
		module->buffer_remaining = 0;
     9f2:	83a3      	strh	r3, [r4, #28]

		/* Send nack and stop command unless arbitration is lost */
		if ((module->status != STATUS_ERR_PACKET_COLLISION) &&
     9f4:	3325      	adds	r3, #37	; 0x25
     9f6:	5ce3      	ldrb	r3, [r4, r3]
     9f8:	2b41      	cmp	r3, #65	; 0x41
     9fa:	d003      	beq.n	a04 <_i2c_master_interrupt_handler+0xd4>
     9fc:	7aa3      	ldrb	r3, [r4, #10]
     9fe:	2b00      	cmp	r3, #0
     a00:	d000      	beq.n	a04 <_i2c_master_interrupt_handler+0xd4>
     a02:	e075      	b.n	af0 <_i2c_master_interrupt_handler+0x1c0>
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT |
					SERCOM_I2CM_CTRLB_CMD(3);
		}

		/* Call error callback if enabled and registered */
		if (callback_mask & (1 << I2C_MASTER_CALLBACK_ERROR)) {
     a04:	0773      	lsls	r3, r6, #29
     a06:	d500      	bpl.n	a0a <_i2c_master_interrupt_handler+0xda>
     a08:	e07b      	b.n	b02 <_i2c_master_interrupt_handler+0x1d2>
			module->callbacks[I2C_MASTER_CALLBACK_ERROR](module);
		}
	}
}
     a0a:	bd70      	pop	{r4, r5, r6, pc}
		else if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
     a0c:	8b6b      	ldrh	r3, [r5, #26]
     a0e:	075b      	lsls	r3, r3, #29
     a10:	d5d0      	bpl.n	9b4 <_i2c_master_interrupt_handler+0x84>
			module->status           = STATUS_ERR_BAD_ADDRESS;
     a12:	2218      	movs	r2, #24
     a14:	2325      	movs	r3, #37	; 0x25
     a16:	54e2      	strb	r2, [r4, r3]
			module->buffer_remaining = 0;
     a18:	2300      	movs	r3, #0
     a1a:	83a3      	strh	r3, [r4, #28]
			if (module->send_stop) {
     a1c:	7aa3      	ldrb	r3, [r4, #10]
     a1e:	2b00      	cmp	r3, #0
     a20:	d0c8      	beq.n	9b4 <_i2c_master_interrupt_handler+0x84>
				_i2c_master_wait_for_sync(module);
     a22:	0020      	movs	r0, r4
     a24:	4b3a      	ldr	r3, [pc, #232]	; (b10 <_i2c_master_interrupt_handler+0x1e0>)
     a26:	4798      	blx	r3
				i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
     a28:	686a      	ldr	r2, [r5, #4]
     a2a:	23c0      	movs	r3, #192	; 0xc0
     a2c:	029b      	lsls	r3, r3, #10
     a2e:	4313      	orrs	r3, r2
     a30:	606b      	str	r3, [r5, #4]
     a32:	e7bf      	b.n	9b4 <_i2c_master_interrupt_handler+0x84>
		if (module->transfer_direction == I2C_TRANSFER_WRITE) {
     a34:	331f      	adds	r3, #31
     a36:	5ce3      	ldrb	r3, [r4, r3]
     a38:	2b00      	cmp	r3, #0
     a3a:	d003      	beq.n	a44 <_i2c_master_interrupt_handler+0x114>
			_i2c_master_read(module);
     a3c:	0020      	movs	r0, r4
     a3e:	4b35      	ldr	r3, [pc, #212]	; (b14 <_i2c_master_interrupt_handler+0x1e4>)
     a40:	4798      	blx	r3
     a42:	e7be      	b.n	9c2 <_i2c_master_interrupt_handler+0x92>
			_i2c_master_write(module);
     a44:	0020      	movs	r0, r4
     a46:	4b34      	ldr	r3, [pc, #208]	; (b18 <_i2c_master_interrupt_handler+0x1e8>)
     a48:	4798      	blx	r3
     a4a:	e7ba      	b.n	9c2 <_i2c_master_interrupt_handler+0x92>
			(module->transfer_direction == I2C_TRANSFER_WRITE)) {
     a4c:	331f      	adds	r3, #31
     a4e:	5ce3      	ldrb	r3, [r4, r3]
			(module->status == STATUS_BUSY) &&
     a50:	2b00      	cmp	r3, #0
     a52:	d000      	beq.n	a56 <_i2c_master_interrupt_handler+0x126>
     a54:	e78c      	b.n	970 <_i2c_master_interrupt_handler+0x40>
		i2c_module->INTENCLR.reg =
     a56:	3303      	adds	r3, #3
     a58:	752b      	strb	r3, [r5, #20]
		module->buffer_length = 0;
     a5a:	2300      	movs	r3, #0
     a5c:	8363      	strh	r3, [r4, #26]
		module->status        = STATUS_OK;
     a5e:	3325      	adds	r3, #37	; 0x25
     a60:	2200      	movs	r2, #0
     a62:	54e2      	strb	r2, [r4, r3]
		if (module->send_stop) {
     a64:	7aa3      	ldrb	r3, [r4, #10]
     a66:	2b00      	cmp	r3, #0
     a68:	d107      	bne.n	a7a <_i2c_master_interrupt_handler+0x14a>
			i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_MB;
     a6a:	2301      	movs	r3, #1
     a6c:	762b      	strb	r3, [r5, #24]
		if (callback_mask & (1 << I2C_MASTER_CALLBACK_WRITE_COMPLETE)) {
     a6e:	07f3      	lsls	r3, r6, #31
     a70:	d5a7      	bpl.n	9c2 <_i2c_master_interrupt_handler+0x92>
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
     a72:	68e3      	ldr	r3, [r4, #12]
     a74:	0020      	movs	r0, r4
     a76:	4798      	blx	r3
     a78:	e7a3      	b.n	9c2 <_i2c_master_interrupt_handler+0x92>
			_i2c_master_wait_for_sync(module);
     a7a:	0020      	movs	r0, r4
     a7c:	4b24      	ldr	r3, [pc, #144]	; (b10 <_i2c_master_interrupt_handler+0x1e0>)
     a7e:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
     a80:	686a      	ldr	r2, [r5, #4]
     a82:	23c0      	movs	r3, #192	; 0xc0
     a84:	029b      	lsls	r3, r3, #10
     a86:	4313      	orrs	r3, r2
     a88:	606b      	str	r3, [r5, #4]
     a8a:	e7f0      	b.n	a6e <_i2c_master_interrupt_handler+0x13e>
		} else if (module->transfer_direction == I2C_TRANSFER_WRITE) {
     a8c:	2324      	movs	r3, #36	; 0x24
     a8e:	5ce3      	ldrb	r3, [r4, r3]
     a90:	2b00      	cmp	r3, #0
     a92:	d103      	bne.n	a9c <_i2c_master_interrupt_handler+0x16c>
			_i2c_master_write(module);
     a94:	0020      	movs	r0, r4
     a96:	4b20      	ldr	r3, [pc, #128]	; (b18 <_i2c_master_interrupt_handler+0x1e8>)
     a98:	4798      	blx	r3
     a9a:	e792      	b.n	9c2 <_i2c_master_interrupt_handler+0x92>
			_i2c_master_read(module);
     a9c:	0020      	movs	r0, r4
     a9e:	4b1d      	ldr	r3, [pc, #116]	; (b14 <_i2c_master_interrupt_handler+0x1e4>)
     aa0:	4798      	blx	r3
     aa2:	e78e      	b.n	9c2 <_i2c_master_interrupt_handler+0x92>
			(module->transfer_direction == I2C_TRANSFER_READ)) {
     aa4:	331f      	adds	r3, #31
     aa6:	5ce3      	ldrb	r3, [r4, r3]
			(module->status == STATUS_BUSY) &&
     aa8:	2b01      	cmp	r3, #1
     aaa:	d196      	bne.n	9da <_i2c_master_interrupt_handler+0xaa>
		if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB) {
     aac:	7e2b      	ldrb	r3, [r5, #24]
     aae:	079b      	lsls	r3, r3, #30
     ab0:	d501      	bpl.n	ab6 <_i2c_master_interrupt_handler+0x186>
			i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
     ab2:	2302      	movs	r3, #2
     ab4:	762b      	strb	r3, [r5, #24]
		i2c_module->INTENCLR.reg =
     ab6:	2303      	movs	r3, #3
     ab8:	752b      	strb	r3, [r5, #20]
		module->buffer_length = 0;
     aba:	2300      	movs	r3, #0
     abc:	8363      	strh	r3, [r4, #26]
		module->status        = STATUS_OK;
     abe:	3325      	adds	r3, #37	; 0x25
     ac0:	2200      	movs	r2, #0
     ac2:	54e2      	strb	r2, [r4, r3]
		if ((callback_mask & (1 << I2C_MASTER_CALLBACK_READ_COMPLETE))
     ac4:	07b3      	lsls	r3, r6, #30
     ac6:	d503      	bpl.n	ad0 <_i2c_master_interrupt_handler+0x1a0>
				&& (module->transfer_direction == I2C_TRANSFER_READ)) {
     ac8:	2324      	movs	r3, #36	; 0x24
     aca:	5ce3      	ldrb	r3, [r4, r3]
     acc:	2b01      	cmp	r3, #1
     ace:	d00b      	beq.n	ae8 <_i2c_master_interrupt_handler+0x1b8>
		} else if ((callback_mask & (1 << I2C_MASTER_CALLBACK_WRITE_COMPLETE))
     ad0:	07f3      	lsls	r3, r6, #31
     ad2:	d400      	bmi.n	ad6 <_i2c_master_interrupt_handler+0x1a6>
     ad4:	e781      	b.n	9da <_i2c_master_interrupt_handler+0xaa>
				&& (module->transfer_direction == I2C_TRANSFER_WRITE)) {
     ad6:	2324      	movs	r3, #36	; 0x24
     ad8:	5ce3      	ldrb	r3, [r4, r3]
     ada:	2b00      	cmp	r3, #0
     adc:	d000      	beq.n	ae0 <_i2c_master_interrupt_handler+0x1b0>
     ade:	e77c      	b.n	9da <_i2c_master_interrupt_handler+0xaa>
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
     ae0:	68e3      	ldr	r3, [r4, #12]
     ae2:	0020      	movs	r0, r4
     ae4:	4798      	blx	r3
     ae6:	e778      	b.n	9da <_i2c_master_interrupt_handler+0xaa>
			module->callbacks[I2C_MASTER_CALLBACK_READ_COMPLETE](module);
     ae8:	6923      	ldr	r3, [r4, #16]
     aea:	0020      	movs	r0, r4
     aec:	4798      	blx	r3
     aee:	e774      	b.n	9da <_i2c_master_interrupt_handler+0xaa>
			_i2c_master_wait_for_sync(module);
     af0:	0020      	movs	r0, r4
     af2:	4b07      	ldr	r3, [pc, #28]	; (b10 <_i2c_master_interrupt_handler+0x1e0>)
     af4:	4798      	blx	r3
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT |
     af6:	686a      	ldr	r2, [r5, #4]
     af8:	23e0      	movs	r3, #224	; 0xe0
     afa:	02db      	lsls	r3, r3, #11
     afc:	4313      	orrs	r3, r2
     afe:	606b      	str	r3, [r5, #4]
     b00:	e780      	b.n	a04 <_i2c_master_interrupt_handler+0xd4>
			module->callbacks[I2C_MASTER_CALLBACK_ERROR](module);
     b02:	6963      	ldr	r3, [r4, #20]
     b04:	0020      	movs	r0, r4
     b06:	4798      	blx	r3
}
     b08:	e77f      	b.n	a0a <_i2c_master_interrupt_handler+0xda>
     b0a:	46c0      	nop			; (mov r8, r8)
     b0c:	20000660 	.word	0x20000660
     b10:	00000861 	.word	0x00000861
     b14:	0000086d 	.word	0x0000086d
     b18:	000008f5 	.word	0x000008f5

00000b1c <_tcc_get_inst_index>:
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
}
     b1c:	2000      	movs	r0, #0
     b1e:	4770      	bx	lr

00000b20 <_tcc_set_compare_value>:
static enum status_code _tcc_set_compare_value(
		const struct tcc_module *const module_inst,
		const enum tcc_match_capture_channel channel_index,
		const uint32_t compare,
		const bool double_buffering_enabled)
{
     b20:	b530      	push	{r4, r5, lr}
     b22:	0004      	movs	r4, r0
	/* Get a index of the module */
	uint8_t module_index = _tcc_get_inst_index(tcc_module);

	/* Check index */
	if (channel_index >= _tcc_cc_nums[module_index]) {
		return STATUS_ERR_INVALID_ARG;
     b24:	2017      	movs	r0, #23
	if (channel_index >= _tcc_cc_nums[module_index]) {
     b26:	2903      	cmp	r1, #3
     b28:	d900      	bls.n	b2c <_tcc_set_compare_value+0xc>
			/* Sync wait */
		}
		tcc_module->CC[channel_index].reg = compare;
	}
	return STATUS_OK;
}
     b2a:	bd30      	pop	{r4, r5, pc}
	if (compare > max_count) {
     b2c:	4d11      	ldr	r5, [pc, #68]	; (b74 <_tcc_set_compare_value+0x54>)
     b2e:	42aa      	cmp	r2, r5
     b30:	d8fb      	bhi.n	b2a <_tcc_set_compare_value+0xa>
	Tcc *const tcc_module = module_inst->hw;
     b32:	6820      	ldr	r0, [r4, #0]
	if (double_buffering_enabled) {
     b34:	2b00      	cmp	r3, #0
     b36:	d010      	beq.n	b5a <_tcc_set_compare_value+0x3a>
				(TCC_STATUS_CCBV0 << channel_index)) {
     b38:	2480      	movs	r4, #128	; 0x80
     b3a:	0264      	lsls	r4, r4, #9
     b3c:	408c      	lsls	r4, r1
		while(tcc_module->STATUS.reg  &
     b3e:	6b03      	ldr	r3, [r0, #48]	; 0x30
     b40:	421c      	tst	r4, r3
     b42:	d1fc      	bne.n	b3e <_tcc_set_compare_value+0x1e>
				(TCC_SYNCBUSY_CCB0 << channel_index)) {
     b44:	2480      	movs	r4, #128	; 0x80
     b46:	0324      	lsls	r4, r4, #12
     b48:	408c      	lsls	r4, r1
		while(tcc_module->SYNCBUSY.reg  &
     b4a:	6883      	ldr	r3, [r0, #8]
     b4c:	421c      	tst	r4, r3
     b4e:	d1fc      	bne.n	b4a <_tcc_set_compare_value+0x2a>
		tcc_module->CCB[channel_index].reg = compare;
     b50:	311c      	adds	r1, #28
     b52:	0089      	lsls	r1, r1, #2
     b54:	500a      	str	r2, [r1, r0]
	return STATUS_OK;
     b56:	2000      	movs	r0, #0
     b58:	e7e7      	b.n	b2a <_tcc_set_compare_value+0xa>
		while(tcc_module->SYNCBUSY.reg  & (TCC_SYNCBUSY_CC0 << channel_index)) {
     b5a:	2480      	movs	r4, #128	; 0x80
     b5c:	0064      	lsls	r4, r4, #1
     b5e:	408c      	lsls	r4, r1
     b60:	6883      	ldr	r3, [r0, #8]
     b62:	421c      	tst	r4, r3
     b64:	d1fc      	bne.n	b60 <_tcc_set_compare_value+0x40>
		tcc_module->CC[channel_index].reg = compare;
     b66:	3110      	adds	r1, #16
     b68:	0089      	lsls	r1, r1, #2
     b6a:	1841      	adds	r1, r0, r1
     b6c:	604a      	str	r2, [r1, #4]
	return STATUS_OK;
     b6e:	2000      	movs	r0, #0
     b70:	e7db      	b.n	b2a <_tcc_set_compare_value+0xa>
     b72:	46c0      	nop			; (mov r8, r8)
     b74:	00ffffff 	.word	0x00ffffff

00000b78 <tcc_get_config_defaults>:
	config->counter.count                  = 0;
     b78:	2300      	movs	r3, #0
     b7a:	6003      	str	r3, [r0, #0]
	config->counter.period                 = _tcc_maxs[module_index];
     b7c:	4a4c      	ldr	r2, [pc, #304]	; (cb0 <tcc_get_config_defaults+0x138>)
     b7e:	6042      	str	r2, [r0, #4]
	config->counter.clock_source           = GCLK_GENERATOR_0;
     b80:	7283      	strb	r3, [r0, #10]
	config->counter.clock_prescaler        = TCC_CLOCK_PRESCALER_DIV1;
     b82:	72c3      	strb	r3, [r0, #11]
	config->counter.reload_action          = TCC_RELOAD_ACTION_GCLK;
     b84:	7303      	strb	r3, [r0, #12]
	config->counter.direction              = TCC_COUNT_DIRECTION_UP;
     b86:	7243      	strb	r3, [r0, #9]
	config->counter.oneshot                = false;
     b88:	7203      	strb	r3, [r0, #8]
	MREPEAT(TCC_NUM_CHANNELS,
     b8a:	61c3      	str	r3, [r0, #28]
     b8c:	6203      	str	r3, [r0, #32]
     b8e:	6243      	str	r3, [r0, #36]	; 0x24
     b90:	6283      	str	r3, [r0, #40]	; 0x28
	MREPEAT(TCC_NUM_CHANNELS,
     b92:	7503      	strb	r3, [r0, #20]
     b94:	7543      	strb	r3, [r0, #21]
     b96:	7583      	strb	r3, [r0, #22]
     b98:	75c3      	strb	r3, [r0, #23]
	config->compare.wave_generation = TCC_WAVE_GENERATION_NORMAL_FREQ;
     b9a:	7603      	strb	r3, [r0, #24]
	config->compare.wave_ramp       = TCC_RAMP_RAMP1;
     b9c:	7643      	strb	r3, [r0, #25]
	MREPEAT(TCC_NUM_CHANNELS,
     b9e:	7403      	strb	r3, [r0, #16]
     ba0:	7443      	strb	r3, [r0, #17]
     ba2:	7483      	strb	r3, [r0, #18]
     ba4:	74c3      	strb	r3, [r0, #19]
	MREPEAT(TCC_NUM_FAULTS, _TCC_FAULT_FUNCTION_INIT, 0)
     ba6:	222c      	movs	r2, #44	; 0x2c
     ba8:	5483      	strb	r3, [r0, r2]
     baa:	3201      	adds	r2, #1
     bac:	5483      	strb	r3, [r0, r2]
     bae:	3201      	adds	r2, #1
     bb0:	5483      	strb	r3, [r0, r2]
     bb2:	3201      	adds	r2, #1
     bb4:	5483      	strb	r3, [r0, r2]
     bb6:	3201      	adds	r2, #1
     bb8:	5483      	strb	r3, [r0, r2]
     bba:	3201      	adds	r2, #1
     bbc:	5483      	strb	r3, [r0, r2]
     bbe:	3201      	adds	r2, #1
     bc0:	5483      	strb	r3, [r0, r2]
     bc2:	3201      	adds	r2, #1
     bc4:	5483      	strb	r3, [r0, r2]
     bc6:	3201      	adds	r2, #1
     bc8:	5483      	strb	r3, [r0, r2]
     bca:	3201      	adds	r2, #1
     bcc:	5483      	strb	r3, [r0, r2]
     bce:	3201      	adds	r2, #1
     bd0:	5483      	strb	r3, [r0, r2]
     bd2:	3201      	adds	r2, #1
     bd4:	5483      	strb	r3, [r0, r2]
     bd6:	3201      	adds	r2, #1
     bd8:	5483      	strb	r3, [r0, r2]
     bda:	3201      	adds	r2, #1
     bdc:	5483      	strb	r3, [r0, r2]
     bde:	3201      	adds	r2, #1
     be0:	5483      	strb	r3, [r0, r2]
     be2:	3201      	adds	r2, #1
     be4:	5483      	strb	r3, [r0, r2]
     be6:	3201      	adds	r2, #1
     be8:	5483      	strb	r3, [r0, r2]
     bea:	3201      	adds	r2, #1
     bec:	5483      	strb	r3, [r0, r2]
     bee:	3201      	adds	r2, #1
     bf0:	5483      	strb	r3, [r0, r2]
     bf2:	3201      	adds	r2, #1
     bf4:	5483      	strb	r3, [r0, r2]
	MREPEAT(TCC_NUM_WAVE_OUTPUTS, _TCC_NRF_FUNCTION_INIT, 0)
     bf6:	3201      	adds	r2, #1
     bf8:	5483      	strb	r3, [r0, r2]
     bfa:	3201      	adds	r2, #1
     bfc:	5483      	strb	r3, [r0, r2]
     bfe:	3201      	adds	r2, #1
     c00:	5483      	strb	r3, [r0, r2]
     c02:	3201      	adds	r2, #1
     c04:	5483      	strb	r3, [r0, r2]
     c06:	3201      	adds	r2, #1
     c08:	5483      	strb	r3, [r0, r2]
     c0a:	3201      	adds	r2, #1
     c0c:	5483      	strb	r3, [r0, r2]
     c0e:	3201      	adds	r2, #1
     c10:	5483      	strb	r3, [r0, r2]
     c12:	3201      	adds	r2, #1
     c14:	5483      	strb	r3, [r0, r2]
     c16:	3201      	adds	r2, #1
     c18:	5483      	strb	r3, [r0, r2]
     c1a:	3201      	adds	r2, #1
     c1c:	5483      	strb	r3, [r0, r2]
     c1e:	3201      	adds	r2, #1
     c20:	5483      	strb	r3, [r0, r2]
     c22:	3201      	adds	r2, #1
     c24:	5483      	strb	r3, [r0, r2]
     c26:	3201      	adds	r2, #1
     c28:	5483      	strb	r3, [r0, r2]
     c2a:	3201      	adds	r2, #1
     c2c:	5483      	strb	r3, [r0, r2]
     c2e:	3201      	adds	r2, #1
     c30:	5483      	strb	r3, [r0, r2]
     c32:	3201      	adds	r2, #1
     c34:	5483      	strb	r3, [r0, r2]
	MREPEAT(TCC_NUM_WAVE_OUTPUTS, _TCC_OUT_INVERT_INIT, false)
     c36:	3201      	adds	r2, #1
     c38:	5483      	strb	r3, [r0, r2]
     c3a:	3201      	adds	r2, #1
     c3c:	5483      	strb	r3, [r0, r2]
     c3e:	3201      	adds	r2, #1
     c40:	5483      	strb	r3, [r0, r2]
     c42:	3201      	adds	r2, #1
     c44:	5483      	strb	r3, [r0, r2]
     c46:	3201      	adds	r2, #1
     c48:	5483      	strb	r3, [r0, r2]
     c4a:	3201      	adds	r2, #1
     c4c:	5483      	strb	r3, [r0, r2]
     c4e:	3201      	adds	r2, #1
     c50:	5483      	strb	r3, [r0, r2]
     c52:	3201      	adds	r2, #1
     c54:	5483      	strb	r3, [r0, r2]
	MREPEAT(TCC_NUM_WAVE_OUTPUTS, _TCC_CHANNEL_OUT_PIN_INIT, 0)
     c56:	3241      	adds	r2, #65	; 0x41
     c58:	5483      	strb	r3, [r0, r2]
     c5a:	6583      	str	r3, [r0, #88]	; 0x58
     c5c:	6783      	str	r3, [r0, #120]	; 0x78
     c5e:	3201      	adds	r2, #1
     c60:	5483      	strb	r3, [r0, r2]
     c62:	65c3      	str	r3, [r0, #92]	; 0x5c
     c64:	67c3      	str	r3, [r0, #124]	; 0x7c
     c66:	3201      	adds	r2, #1
     c68:	5483      	strb	r3, [r0, r2]
     c6a:	6603      	str	r3, [r0, #96]	; 0x60
     c6c:	3a1a      	subs	r2, #26
     c6e:	5083      	str	r3, [r0, r2]
     c70:	321b      	adds	r2, #27
     c72:	5483      	strb	r3, [r0, r2]
     c74:	6643      	str	r3, [r0, #100]	; 0x64
     c76:	3a17      	subs	r2, #23
     c78:	5083      	str	r3, [r0, r2]
     c7a:	3218      	adds	r2, #24
     c7c:	5483      	strb	r3, [r0, r2]
     c7e:	6683      	str	r3, [r0, #104]	; 0x68
     c80:	3a14      	subs	r2, #20
     c82:	5083      	str	r3, [r0, r2]
     c84:	3215      	adds	r2, #21
     c86:	5483      	strb	r3, [r0, r2]
     c88:	66c3      	str	r3, [r0, #108]	; 0x6c
     c8a:	3a11      	subs	r2, #17
     c8c:	5083      	str	r3, [r0, r2]
     c8e:	3212      	adds	r2, #18
     c90:	5483      	strb	r3, [r0, r2]
     c92:	6703      	str	r3, [r0, #112]	; 0x70
     c94:	3a0e      	subs	r2, #14
     c96:	5083      	str	r3, [r0, r2]
     c98:	320f      	adds	r2, #15
     c9a:	5483      	strb	r3, [r0, r2]
     c9c:	6743      	str	r3, [r0, #116]	; 0x74
     c9e:	3a0b      	subs	r2, #11
     ca0:	5083      	str	r3, [r0, r2]
	config->double_buffering_enabled  = true;
     ca2:	2101      	movs	r1, #1
     ca4:	320c      	adds	r2, #12
     ca6:	5481      	strb	r1, [r0, r2]
	config->run_in_standby            = false;
     ca8:	3201      	adds	r2, #1
     caa:	5483      	strb	r3, [r0, r2]
}
     cac:	4770      	bx	lr
     cae:	46c0      	nop			; (mov r8, r8)
     cb0:	00ffffff 	.word	0x00ffffff

00000cb4 <tcc_init>:
{
     cb4:	b5f0      	push	{r4, r5, r6, r7, lr}
     cb6:	46de      	mov	lr, fp
     cb8:	4657      	mov	r7, sl
     cba:	464e      	mov	r6, r9
     cbc:	4645      	mov	r5, r8
     cbe:	b5e0      	push	{r5, r6, r7, lr}
     cc0:	b08d      	sub	sp, #52	; 0x34
     cc2:	0006      	movs	r6, r0
     cc4:	000c      	movs	r4, r1
     cc6:	0015      	movs	r5, r2
	uint8_t module_index = _tcc_get_inst_index(hw);
     cc8:	0008      	movs	r0, r1
     cca:	4bcd      	ldr	r3, [pc, #820]	; (1000 <tcc_init+0x34c>)
     ccc:	4798      	blx	r3
     cce:	0003      	movs	r3, r0
     cd0:	49cc      	ldr	r1, [pc, #816]	; (1004 <tcc_init+0x350>)
     cd2:	6a0a      	ldr	r2, [r1, #32]
     cd4:	2020      	movs	r0, #32
     cd6:	4302      	orrs	r2, r0
     cd8:	620a      	str	r2, [r1, #32]
	if (hw->CTRLA.reg & TCC_CTRLA_ENABLE) {
     cda:	6822      	ldr	r2, [r4, #0]
		return STATUS_ERR_DENIED;
     cdc:	3804      	subs	r0, #4
	if (hw->CTRLA.reg & TCC_CTRLA_ENABLE) {
     cde:	0792      	lsls	r2, r2, #30
     ce0:	d506      	bpl.n	cf0 <tcc_init+0x3c>
}
     ce2:	b00d      	add	sp, #52	; 0x34
     ce4:	bc3c      	pop	{r2, r3, r4, r5}
     ce6:	4690      	mov	r8, r2
     ce8:	4699      	mov	r9, r3
     cea:	46a2      	mov	sl, r4
     cec:	46ab      	mov	fp, r5
     cee:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (hw->CTRLA.reg & TCC_CTRLA_SWRST) {
     cf0:	6822      	ldr	r2, [r4, #0]
     cf2:	2701      	movs	r7, #1
     cf4:	4017      	ands	r7, r2
     cf6:	d1f4      	bne.n	ce2 <tcc_init+0x2e>
	if ((config->counter.count > count_max)
     cf8:	4ac3      	ldr	r2, [pc, #780]	; (1008 <tcc_init+0x354>)
		return STATUS_ERR_INVALID_ARG;
     cfa:	3805      	subs	r0, #5
	if ((config->counter.count > count_max)
     cfc:	6829      	ldr	r1, [r5, #0]
     cfe:	4291      	cmp	r1, r2
     d00:	d8ef      	bhi.n	ce2 <tcc_init+0x2e>
		|| (config->counter.period > count_max)
     d02:	6869      	ldr	r1, [r5, #4]
     d04:	4291      	cmp	r1, r2
     d06:	d8ec      	bhi.n	ce2 <tcc_init+0x2e>
		if ((config->compare.match[i] > count_max)
     d08:	69e9      	ldr	r1, [r5, #28]
     d0a:	4291      	cmp	r1, r2
     d0c:	d900      	bls.n	d10 <tcc_init+0x5c>
     d0e:	e18b      	b.n	1028 <tcc_init+0x374>
     d10:	6a29      	ldr	r1, [r5, #32]
     d12:	4291      	cmp	r1, r2
     d14:	d900      	bls.n	d18 <tcc_init+0x64>
     d16:	e189      	b.n	102c <tcc_init+0x378>
     d18:	6a69      	ldr	r1, [r5, #36]	; 0x24
     d1a:	4291      	cmp	r1, r2
     d1c:	d900      	bls.n	d20 <tcc_init+0x6c>
     d1e:	e187      	b.n	1030 <tcc_init+0x37c>
     d20:	6aa9      	ldr	r1, [r5, #40]	; 0x28
     d22:	4291      	cmp	r1, r2
     d24:	d900      	bls.n	d28 <tcc_init+0x74>
     d26:	e185      	b.n	1034 <tcc_init+0x380>
		if (config->capture.channel_function[i] ==
     d28:	7c2a      	ldrb	r2, [r5, #16]
     d2a:	3a01      	subs	r2, #1
     d2c:	4250      	negs	r0, r2
     d2e:	4150      	adcs	r0, r2
     d30:	0602      	lsls	r2, r0, #24
     d32:	9201      	str	r2, [sp, #4]
     d34:	7c6a      	ldrb	r2, [r5, #17]
     d36:	2a01      	cmp	r2, #1
     d38:	d031      	beq.n	d9e <tcc_init+0xea>
     d3a:	7caa      	ldrb	r2, [r5, #18]
     d3c:	2a01      	cmp	r2, #1
     d3e:	d034      	beq.n	daa <tcc_init+0xf6>
     d40:	7cea      	ldrb	r2, [r5, #19]
     d42:	2a01      	cmp	r2, #1
     d44:	d037      	beq.n	db6 <tcc_init+0x102>
	if (config->run_in_standby) {
     d46:	22a1      	movs	r2, #161	; 0xa1
     d48:	5caa      	ldrb	r2, [r5, r2]
     d4a:	2a00      	cmp	r2, #0
     d4c:	d004      	beq.n	d58 <tcc_init+0xa4>
		ctrla |= TCC_CTRLA_RUNSTDBY;
     d4e:	2280      	movs	r2, #128	; 0x80
     d50:	0112      	lsls	r2, r2, #4
     d52:	9901      	ldr	r1, [sp, #4]
     d54:	4311      	orrs	r1, r2
     d56:	9101      	str	r1, [sp, #4]
	if (config->counter.oneshot) {
     d58:	7a2a      	ldrb	r2, [r5, #8]
		ctrlb |= TCC_CTRLBSET_ONESHOT;
     d5a:	1e51      	subs	r1, r2, #1
     d5c:	418a      	sbcs	r2, r1
     d5e:	0092      	lsls	r2, r2, #2
     d60:	9203      	str	r2, [sp, #12]
	if (config->counter.direction == TCC_COUNT_DIRECTION_DOWN) {
     d62:	7a6a      	ldrb	r2, [r5, #9]
     d64:	2a01      	cmp	r2, #1
     d66:	d02c      	beq.n	dc2 <tcc_init+0x10e>
		if (cfg->capture_channel >= cc_num) {
     d68:	2235      	movs	r2, #53	; 0x35
     d6a:	5caa      	ldrb	r2, [r5, r2]
     d6c:	2a03      	cmp	r2, #3
     d6e:	d900      	bls.n	d72 <tcc_init+0xbe>
     d70:	e162      	b.n	1038 <tcc_init+0x384>
		if (cfg->filter_value > 0xF) {
     d72:	212c      	movs	r1, #44	; 0x2c
     d74:	5c69      	ldrb	r1, [r5, r1]
     d76:	290f      	cmp	r1, #15
     d78:	d900      	bls.n	d7c <tcc_init+0xc8>
     d7a:	e15d      	b.n	1038 <tcc_init+0x384>
	ctrla |= config->counter.reload_action << TCC_CTRLA_PRESCSYNC_Pos;
     d7c:	7b28      	ldrb	r0, [r5, #12]
     d7e:	9004      	str	r0, [sp, #16]
	ctrla |= config->counter.clock_prescaler << TCC_CTRLA_PRESCALER_Pos;
     d80:	7ae8      	ldrb	r0, [r5, #11]
     d82:	9005      	str	r0, [sp, #20]
     d84:	202d      	movs	r0, #45	; 0x2d
     d86:	4682      	mov	sl, r0
     d88:	44aa      	add	sl, r5
     d8a:	2000      	movs	r0, #0
				| (cfg->restart ? TCC_FCTRLA_RESTART : 0)
     d8c:	9702      	str	r7, [sp, #8]
     d8e:	4684      	mov	ip, r0
     d90:	9606      	str	r6, [sp, #24]
     d92:	000e      	movs	r6, r1
     d94:	46a0      	mov	r8, r4
     d96:	4654      	mov	r4, sl
     d98:	46a9      	mov	r9, r5
     d9a:	9307      	str	r3, [sp, #28]
     d9c:	e047      	b.n	e2e <tcc_init+0x17a>
			ctrla |= (TCC_CTRLA_CPTEN0 << i);
     d9e:	2280      	movs	r2, #128	; 0x80
     da0:	0492      	lsls	r2, r2, #18
     da2:	9901      	ldr	r1, [sp, #4]
     da4:	4311      	orrs	r1, r2
     da6:	9101      	str	r1, [sp, #4]
     da8:	e7c7      	b.n	d3a <tcc_init+0x86>
     daa:	2280      	movs	r2, #128	; 0x80
     dac:	04d2      	lsls	r2, r2, #19
     dae:	9901      	ldr	r1, [sp, #4]
     db0:	4311      	orrs	r1, r2
     db2:	9101      	str	r1, [sp, #4]
     db4:	e7c4      	b.n	d40 <tcc_init+0x8c>
     db6:	2280      	movs	r2, #128	; 0x80
     db8:	0512      	lsls	r2, r2, #20
     dba:	9901      	ldr	r1, [sp, #4]
     dbc:	4311      	orrs	r1, r2
     dbe:	9101      	str	r1, [sp, #4]
     dc0:	e7c1      	b.n	d46 <tcc_init+0x92>
		ctrlb |= TCC_CTRLBSET_DIR;
     dc2:	9903      	ldr	r1, [sp, #12]
     dc4:	4311      	orrs	r1, r2
     dc6:	9103      	str	r1, [sp, #12]
     dc8:	e7ce      	b.n	d68 <tcc_init+0xb4>
				| TCC_FCTRLA_CHSEL(cfg->capture_channel);
     dca:	0292      	lsls	r2, r2, #10
     dcc:	25c0      	movs	r5, #192	; 0xc0
     dce:	012d      	lsls	r5, r5, #4
     dd0:	402a      	ands	r2, r5
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
     dd2:	4332      	orrs	r2, r6
				| TCC_FCTRLA_SRC(cfg->source)
     dd4:	790d      	ldrb	r5, [r1, #4]
     dd6:	2603      	movs	r6, #3
     dd8:	402e      	ands	r6, r5
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
     dda:	4332      	orrs	r2, r6
     ddc:	4655      	mov	r5, sl
     dde:	432a      	orrs	r2, r5
				| TCC_FCTRLA_BLANK(cfg->blanking)
     de0:	794e      	ldrb	r6, [r1, #5]
     de2:	0176      	lsls	r6, r6, #5
     de4:	2560      	movs	r5, #96	; 0x60
     de6:	4035      	ands	r5, r6
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
     de8:	432a      	orrs	r2, r5
				| TCC_FCTRLA_HALT(cfg->halt_action)
     dea:	798d      	ldrb	r5, [r1, #6]
     dec:	022d      	lsls	r5, r5, #8
     dee:	26c0      	movs	r6, #192	; 0xc0
     df0:	00b6      	lsls	r6, r6, #2
     df2:	4035      	ands	r5, r6
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
     df4:	432a      	orrs	r2, r5
				| TCC_FCTRLA_CAPTURE(cfg->capture_action)
     df6:	79cd      	ldrb	r5, [r1, #7]
     df8:	032d      	lsls	r5, r5, #12
     dfa:	26e0      	movs	r6, #224	; 0xe0
     dfc:	01f6      	lsls	r6, r6, #7
     dfe:	4035      	ands	r5, r6
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
     e00:	432a      	orrs	r2, r5
     e02:	4310      	orrs	r0, r2
     e04:	4303      	orrs	r3, r0
     e06:	431f      	orrs	r7, r3
		value_buffer[i] = fault;
     e08:	ab08      	add	r3, sp, #32
     e0a:	4662      	mov	r2, ip
     e0c:	2008      	movs	r0, #8
     e0e:	181b      	adds	r3, r3, r0
     e10:	509f      	str	r7, [r3, r2]
	for (i = 0; i < TCC_NUM_FAULTS; i ++) {
     e12:	2a04      	cmp	r2, #4
     e14:	d028      	beq.n	e68 <tcc_init+0x1b4>
		if (cfg->capture_channel >= cc_num) {
     e16:	7c8a      	ldrb	r2, [r1, #18]
     e18:	2a03      	cmp	r2, #3
     e1a:	d900      	bls.n	e1e <tcc_init+0x16a>
     e1c:	e10c      	b.n	1038 <tcc_init+0x384>
		if (cfg->filter_value > 0xF) {
     e1e:	7a4e      	ldrb	r6, [r1, #9]
     e20:	340a      	adds	r4, #10
     e22:	2304      	movs	r3, #4
     e24:	469a      	mov	sl, r3
     e26:	44d4      	add	ip, sl
     e28:	2e0f      	cmp	r6, #15
     e2a:	d900      	bls.n	e2e <tcc_init+0x17a>
     e2c:	e104      	b.n	1038 <tcc_init+0x384>
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
     e2e:	0636      	lsls	r6, r6, #24
     e30:	23f0      	movs	r3, #240	; 0xf0
     e32:	051b      	lsls	r3, r3, #20
     e34:	401e      	ands	r6, r3
     e36:	0021      	movs	r1, r4
				| TCC_FCTRLA_BLANKVAL(cfg->blanking_cycles)
     e38:	7825      	ldrb	r5, [r4, #0]
     e3a:	042d      	lsls	r5, r5, #16
     e3c:	23ff      	movs	r3, #255	; 0xff
     e3e:	041b      	lsls	r3, r3, #16
     e40:	401d      	ands	r5, r3
     e42:	46aa      	mov	sl, r5
				| (cfg->restart ? TCC_FCTRLA_RESTART : 0)
     e44:	7863      	ldrb	r3, [r4, #1]
     e46:	2080      	movs	r0, #128	; 0x80
     e48:	2b00      	cmp	r3, #0
     e4a:	d100      	bne.n	e4e <tcc_init+0x19a>
     e4c:	9802      	ldr	r0, [sp, #8]
				| (cfg->keep ? TCC_FCTRLA_KEEP : 0)
     e4e:	788f      	ldrb	r7, [r1, #2]
     e50:	2308      	movs	r3, #8
     e52:	2f00      	cmp	r7, #0
     e54:	d100      	bne.n	e58 <tcc_init+0x1a4>
     e56:	9b02      	ldr	r3, [sp, #8]
				| (cfg->qualification ? TCC_FCTRLA_QUAL : 0)
     e58:	78cf      	ldrb	r7, [r1, #3]
     e5a:	46bb      	mov	fp, r7
     e5c:	2710      	movs	r7, #16
     e5e:	465d      	mov	r5, fp
     e60:	2d00      	cmp	r5, #0
     e62:	d1b2      	bne.n	dca <tcc_init+0x116>
     e64:	9f02      	ldr	r7, [sp, #8]
     e66:	e7b0      	b.n	dca <tcc_init+0x116>
     e68:	9e06      	ldr	r6, [sp, #24]
     e6a:	4644      	mov	r4, r8
     e6c:	464d      	mov	r5, r9
     e6e:	9b07      	ldr	r3, [sp, #28]
     e70:	4648      	mov	r0, r9
     e72:	3050      	adds	r0, #80	; 0x50
     e74:	4649      	mov	r1, r9
     e76:	3141      	adds	r1, #65	; 0x41
	for (i = 0; i < TCC_NUM_FAULTS; i ++) {
     e78:	2200      	movs	r2, #0
			drvctrl |= (TCC_DRVCTRL_INVEN0 << i);
     e7a:	2780      	movs	r7, #128	; 0x80
     e7c:	027f      	lsls	r7, r7, #9
     e7e:	46bc      	mov	ip, r7
				drvctrl |= (TCC_DRVCTRL_NRE0) << i;
     e80:	2701      	movs	r7, #1
     e82:	46b9      	mov	r9, r7
				drvctrl |= (TCC_DRVCTRL_NRE0 | TCC_DRVCTRL_NRV0) << i;
     e84:	2702      	movs	r7, #2
     e86:	37ff      	adds	r7, #255	; 0xff
     e88:	46ba      	mov	sl, r7
     e8a:	001f      	movs	r7, r3
     e8c:	0013      	movs	r3, r2
     e8e:	46a0      	mov	r8, r4
     e90:	003c      	movs	r4, r7
     e92:	e007      	b.n	ea4 <tcc_init+0x1f0>
     e94:	4657      	mov	r7, sl
     e96:	4097      	lsls	r7, r2
     e98:	433b      	orrs	r3, r7
	for (i = 0; i < TCC_NUM_WAVE_OUTPUTS; i ++) {
     e9a:	3201      	adds	r2, #1
     e9c:	3001      	adds	r0, #1
     e9e:	3102      	adds	r1, #2
     ea0:	2a08      	cmp	r2, #8
     ea2:	d00e      	beq.n	ec2 <tcc_init+0x20e>
		if (config->wave_ext.invert[i]) {
     ea4:	7807      	ldrb	r7, [r0, #0]
     ea6:	2f00      	cmp	r7, #0
     ea8:	d002      	beq.n	eb0 <tcc_init+0x1fc>
			drvctrl |= (TCC_DRVCTRL_INVEN0 << i);
     eaa:	4667      	mov	r7, ip
     eac:	4097      	lsls	r7, r2
     eae:	433b      	orrs	r3, r7
		if (config->wave_ext.non_recoverable_fault[i].output !=
     eb0:	780f      	ldrb	r7, [r1, #0]
     eb2:	2f00      	cmp	r7, #0
     eb4:	d0f1      	beq.n	e9a <tcc_init+0x1e6>
			if (config->wave_ext.non_recoverable_fault[i].output ==
     eb6:	2f02      	cmp	r7, #2
     eb8:	d0ec      	beq.n	e94 <tcc_init+0x1e0>
				drvctrl |= (TCC_DRVCTRL_NRE0) << i;
     eba:	464f      	mov	r7, r9
     ebc:	4097      	lsls	r7, r2
     ebe:	433b      	orrs	r3, r7
     ec0:	e7eb      	b.n	e9a <tcc_init+0x1e6>
     ec2:	0022      	movs	r2, r4
     ec4:	4644      	mov	r4, r8
     ec6:	4698      	mov	r8, r3
     ec8:	0013      	movs	r3, r2
	wave = TCC_WAVE_RAMP(wav_cfg->wave_ramp) |
     eca:	7e6a      	ldrb	r2, [r5, #25]
     ecc:	0112      	lsls	r2, r2, #4
     ece:	2130      	movs	r1, #48	; 0x30
     ed0:	4011      	ands	r1, r2
			TCC_WAVE_WAVEGEN(wav_cfg->wave_generation);
     ed2:	7e28      	ldrb	r0, [r5, #24]
     ed4:	2207      	movs	r2, #7
     ed6:	4002      	ands	r2, r0
	wave = TCC_WAVE_RAMP(wav_cfg->wave_ramp) |
     ed8:	4311      	orrs	r1, r2
	for (n = 0; n < TCC_NUM_CHANNELS; n++) {
     eda:	2200      	movs	r2, #0
			wave |= (TCC_WAVE_POL0 << n);
     edc:	2080      	movs	r0, #128	; 0x80
     ede:	0240      	lsls	r0, r0, #9
     ee0:	000f      	movs	r7, r1
     ee2:	e002      	b.n	eea <tcc_init+0x236>
	for (n = 0; n < TCC_NUM_CHANNELS; n++) {
     ee4:	3201      	adds	r2, #1
     ee6:	2a04      	cmp	r2, #4
     ee8:	d007      	beq.n	efa <tcc_init+0x246>
		if (wav_cfg->wave_polarity[n]) {
     eea:	18a9      	adds	r1, r5, r2
     eec:	7d09      	ldrb	r1, [r1, #20]
     eee:	2900      	cmp	r1, #0
     ef0:	d0f8      	beq.n	ee4 <tcc_init+0x230>
			wave |= (TCC_WAVE_POL0 << n);
     ef2:	0001      	movs	r1, r0
     ef4:	4091      	lsls	r1, r2
     ef6:	430f      	orrs	r7, r1
     ef8:	e7f4      	b.n	ee4 <tcc_init+0x230>
     efa:	46b9      	mov	r9, r7
     efc:	1d32      	adds	r2, r6, #4
     efe:	0030      	movs	r0, r6
     f00:	3034      	adds	r0, #52	; 0x34
		module_inst->callback[i] = NULL;
     f02:	2100      	movs	r1, #0
     f04:	c202      	stmia	r2!, {r1}
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
     f06:	4290      	cmp	r0, r2
     f08:	d1fc      	bne.n	f04 <tcc_init+0x250>
	module_inst->register_callback_mask = 0;
     f0a:	2200      	movs	r2, #0
     f0c:	6372      	str	r2, [r6, #52]	; 0x34
	module_inst->enable_callback_mask = 0;
     f0e:	63b2      	str	r2, [r6, #56]	; 0x38
	_tcc_instances[module_index] = module_inst;
     f10:	009b      	lsls	r3, r3, #2
     f12:	4a3e      	ldr	r2, [pc, #248]	; (100c <tcc_init+0x358>)
     f14:	509e      	str	r6, [r3, r2]
	module_inst->hw = hw;
     f16:	6034      	str	r4, [r6, #0]
	module_inst->double_buffering_enabled = config->double_buffering_enabled;
     f18:	23a0      	movs	r3, #160	; 0xa0
     f1a:	5cea      	ldrb	r2, [r5, r3]
     f1c:	3b64      	subs	r3, #100	; 0x64
     f1e:	54f2      	strb	r2, [r6, r3]
	gclk_chan_config.source_generator = config->counter.clock_source;
     f20:	a909      	add	r1, sp, #36	; 0x24
     f22:	7aab      	ldrb	r3, [r5, #10]
     f24:	700b      	strb	r3, [r1, #0]
	system_gclk_chan_set_config(_tcc_gclk_ids[module_index], &gclk_chan_config);
     f26:	2011      	movs	r0, #17
     f28:	4b39      	ldr	r3, [pc, #228]	; (1010 <tcc_init+0x35c>)
     f2a:	4798      	blx	r3
	system_gclk_chan_enable(_tcc_gclk_ids[module_index]);
     f2c:	2011      	movs	r0, #17
     f2e:	4b39      	ldr	r3, [pc, #228]	; (1014 <tcc_init+0x360>)
     f30:	4798      	blx	r3
     f32:	002f      	movs	r7, r5
     f34:	3798      	adds	r7, #152	; 0x98
     f36:	002e      	movs	r6, r5
     f38:	3658      	adds	r6, #88	; 0x58
     f3a:	2378      	movs	r3, #120	; 0x78
     f3c:	469a      	mov	sl, r3
     f3e:	44aa      	add	sl, r5
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     f40:	3b77      	subs	r3, #119	; 0x77
     f42:	469b      	mov	fp, r3
		system_pinmux_pin_set_config(
     f44:	0023      	movs	r3, r4
     f46:	4654      	mov	r4, sl
     f48:	469a      	mov	sl, r3
     f4a:	e003      	b.n	f54 <tcc_init+0x2a0>
     f4c:	3701      	adds	r7, #1
     f4e:	3604      	adds	r6, #4
	for (i = 0; i <  _tcc_ow_nums[module_index]; i ++) {
     f50:	42b4      	cmp	r4, r6
     f52:	d014      	beq.n	f7e <tcc_init+0x2ca>
		if (!config->pins.enable_wave_out_pin[i]) {
     f54:	783b      	ldrb	r3, [r7, #0]
     f56:	2b00      	cmp	r3, #0
     f58:	d0f8      	beq.n	f4c <tcc_init+0x298>
     f5a:	ab08      	add	r3, sp, #32
     f5c:	465a      	mov	r2, fp
     f5e:	709a      	strb	r2, [r3, #2]
	config->powersave    = false;
     f60:	2300      	movs	r3, #0
     f62:	aa08      	add	r2, sp, #32
     f64:	70d3      	strb	r3, [r2, #3]
		pin_config.mux_position = config->pins.wave_out_pin_mux[i];
     f66:	0013      	movs	r3, r2
     f68:	2220      	movs	r2, #32
     f6a:	18b2      	adds	r2, r6, r2
     f6c:	7812      	ldrb	r2, [r2, #0]
     f6e:	701a      	strb	r2, [r3, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
     f70:	465a      	mov	r2, fp
     f72:	705a      	strb	r2, [r3, #1]
		system_pinmux_pin_set_config(
     f74:	7830      	ldrb	r0, [r6, #0]
     f76:	0019      	movs	r1, r3
     f78:	4b27      	ldr	r3, [pc, #156]	; (1018 <tcc_init+0x364>)
     f7a:	4798      	blx	r3
     f7c:	e7e6      	b.n	f4c <tcc_init+0x298>
     f7e:	4654      	mov	r4, sl
	ctrla |= config->counter.reload_action << TCC_CTRLA_PRESCSYNC_Pos;
     f80:	9b04      	ldr	r3, [sp, #16]
     f82:	031b      	lsls	r3, r3, #12
	ctrla |= config->counter.clock_prescaler << TCC_CTRLA_PRESCALER_Pos;
     f84:	9a05      	ldr	r2, [sp, #20]
     f86:	0212      	lsls	r2, r2, #8
     f88:	4313      	orrs	r3, r2
     f8a:	9a01      	ldr	r2, [sp, #4]
     f8c:	4313      	orrs	r3, r2
	hw->CTRLA.reg = ctrla;
     f8e:	6023      	str	r3, [r4, #0]
	while (hw->SYNCBUSY.reg & TCC_SYNCBUSY_CTRLB) {
     f90:	2204      	movs	r2, #4
     f92:	68a3      	ldr	r3, [r4, #8]
     f94:	421a      	tst	r2, r3
     f96:	d1fc      	bne.n	f92 <tcc_init+0x2de>
	hw->CTRLBCLR.reg = 0xFF;
     f98:	23ff      	movs	r3, #255	; 0xff
     f9a:	7123      	strb	r3, [r4, #4]
	while (hw->SYNCBUSY.reg & TCC_SYNCBUSY_CTRLB) {
     f9c:	2204      	movs	r2, #4
     f9e:	68a3      	ldr	r3, [r4, #8]
     fa0:	421a      	tst	r2, r3
     fa2:	d1fc      	bne.n	f9e <tcc_init+0x2ea>
	hw->CTRLBSET.reg = ctrlb;
     fa4:	466b      	mov	r3, sp
     fa6:	7b1b      	ldrb	r3, [r3, #12]
     fa8:	7163      	strb	r3, [r4, #5]
	hw->FCTRLA.reg = faults[0];
     faa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
     fac:	60e3      	str	r3, [r4, #12]
	hw->FCTRLB.reg = faults[1];
     fae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
     fb0:	6123      	str	r3, [r4, #16]
	hw->DRVCTRL.reg = drvctrl;
     fb2:	4643      	mov	r3, r8
     fb4:	61a3      	str	r3, [r4, #24]
	while (hw->SYNCBUSY.reg & (TCC_SYNCBUSY_WAVE | TCC_SYNCBUSY_WAVEB)) {
     fb6:	4a19      	ldr	r2, [pc, #100]	; (101c <tcc_init+0x368>)
     fb8:	68a3      	ldr	r3, [r4, #8]
     fba:	4213      	tst	r3, r2
     fbc:	d1fc      	bne.n	fb8 <tcc_init+0x304>
	hw->WAVE.reg = waves[0];
     fbe:	464b      	mov	r3, r9
     fc0:	63e3      	str	r3, [r4, #60]	; 0x3c
	while (hw->SYNCBUSY.reg & TCC_SYNCBUSY_COUNT) {
     fc2:	2210      	movs	r2, #16
     fc4:	68a3      	ldr	r3, [r4, #8]
     fc6:	421a      	tst	r2, r3
     fc8:	d1fc      	bne.n	fc4 <tcc_init+0x310>
	hw->COUNT.reg = config->counter.count;
     fca:	682b      	ldr	r3, [r5, #0]
     fcc:	6363      	str	r3, [r4, #52]	; 0x34
	while (hw->SYNCBUSY.reg & (TCC_SYNCBUSY_PER | TCC_SYNCBUSY_PERB)) {
     fce:	4a14      	ldr	r2, [pc, #80]	; (1020 <tcc_init+0x36c>)
     fd0:	68a3      	ldr	r3, [r4, #8]
     fd2:	4213      	tst	r3, r2
     fd4:	d1fc      	bne.n	fd0 <tcc_init+0x31c>
	hw->PER.reg = (config->counter.period);
     fd6:	686b      	ldr	r3, [r5, #4]
     fd8:	6423      	str	r3, [r4, #64]	; 0x40
     fda:	351c      	adds	r5, #28
	for (i = 0; i <  _tcc_cc_nums[module_index]; i ++) {
     fdc:	2100      	movs	r1, #0
			(TCC_SYNCBUSY_CC0 | TCC_SYNCBUSY_CCB0) << i)) {
     fde:	4811      	ldr	r0, [pc, #68]	; (1024 <tcc_init+0x370>)
     fe0:	0002      	movs	r2, r0
     fe2:	408a      	lsls	r2, r1
		while (hw->SYNCBUSY.reg & (
     fe4:	68a3      	ldr	r3, [r4, #8]
     fe6:	421a      	tst	r2, r3
     fe8:	d1fc      	bne.n	fe4 <tcc_init+0x330>
		hw->CC[i].reg = (config->compare.match[i]);
     fea:	cd04      	ldmia	r5!, {r2}
     fec:	000b      	movs	r3, r1
     fee:	3310      	adds	r3, #16
     ff0:	009b      	lsls	r3, r3, #2
     ff2:	18e3      	adds	r3, r4, r3
     ff4:	605a      	str	r2, [r3, #4]
	for (i = 0; i <  _tcc_cc_nums[module_index]; i ++) {
     ff6:	3101      	adds	r1, #1
     ff8:	2904      	cmp	r1, #4
     ffa:	d1f1      	bne.n	fe0 <tcc_init+0x32c>
	return STATUS_OK;
     ffc:	2000      	movs	r0, #0
     ffe:	e670      	b.n	ce2 <tcc_init+0x2e>
    1000:	00000b1d 	.word	0x00000b1d
    1004:	40000400 	.word	0x40000400
    1008:	00ffffff 	.word	0x00ffffff
    100c:	20000654 	.word	0x20000654
    1010:	0000234d 	.word	0x0000234d
    1014:	000022c1 	.word	0x000022c1
    1018:	00002445 	.word	0x00002445
    101c:	00020040 	.word	0x00020040
    1020:	00040080 	.word	0x00040080
    1024:	00080100 	.word	0x00080100
			return STATUS_ERR_INVALID_ARG;
    1028:	2017      	movs	r0, #23
    102a:	e65a      	b.n	ce2 <tcc_init+0x2e>
    102c:	2017      	movs	r0, #23
    102e:	e658      	b.n	ce2 <tcc_init+0x2e>
    1030:	2017      	movs	r0, #23
    1032:	e656      	b.n	ce2 <tcc_init+0x2e>
    1034:	2017      	movs	r0, #23
    1036:	e654      	b.n	ce2 <tcc_init+0x2e>
    1038:	2017      	movs	r0, #23
    103a:	e652      	b.n	ce2 <tcc_init+0x2e>

0000103c <tcc_set_compare_value>:
 */
enum status_code tcc_set_compare_value(
		const struct tcc_module *const module_inst,
		const enum tcc_match_capture_channel channel_index,
		const uint32_t compare)
{
    103c:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module_inst);

	return _tcc_set_compare_value(module_inst, channel_index, compare,
    103e:	233c      	movs	r3, #60	; 0x3c
    1040:	5cc3      	ldrb	r3, [r0, r3]
    1042:	4c01      	ldr	r4, [pc, #4]	; (1048 <tcc_set_compare_value+0xc>)
    1044:	47a0      	blx	r4
			module_inst->double_buffering_enabled);
}
    1046:	bd10      	pop	{r4, pc}
    1048:	00000b21 	.word	0x00000b21

0000104c <_tcc_interrupt_handler>:
 * \param[in]  module_index  ID of the TCC instance calling the interrupt
 *                           handler
 */
void _tcc_interrupt_handler(
		uint8_t module_index)
{
    104c:	b5f0      	push	{r4, r5, r6, r7, lr}
    104e:	46c6      	mov	lr, r8
    1050:	b500      	push	{lr}
	int i;

	uint32_t interrupt_and_callback_status_mask;

	struct tcc_module *module =
    1052:	0080      	lsls	r0, r0, #2
    1054:	4b0e      	ldr	r3, [pc, #56]	; (1090 <_tcc_interrupt_handler+0x44>)
    1056:	58c7      	ldr	r7, [r0, r3]
			(struct tcc_module *)_tcc_instances[module_index];

	interrupt_and_callback_status_mask = (module->hw->INTFLAG.reg &
    1058:	683b      	ldr	r3, [r7, #0]
    105a:	6ade      	ldr	r6, [r3, #44]	; 0x2c
    105c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    105e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
    1060:	4013      	ands	r3, r2
    1062:	401e      	ands	r6, r3
    1064:	2400      	movs	r4, #0
			module->register_callback_mask &
			module->enable_callback_mask);

	/* Check if callback interrupt has occured */
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
		if (interrupt_and_callback_status_mask & _tcc_intflag[i]) {
    1066:	4b0b      	ldr	r3, [pc, #44]	; (1094 <_tcc_interrupt_handler+0x48>)
    1068:	4698      	mov	r8, r3
    106a:	e002      	b.n	1072 <_tcc_interrupt_handler+0x26>
    106c:	3404      	adds	r4, #4
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
    106e:	2c30      	cmp	r4, #48	; 0x30
    1070:	d00a      	beq.n	1088 <_tcc_interrupt_handler+0x3c>
		if (interrupt_and_callback_status_mask & _tcc_intflag[i]) {
    1072:	4643      	mov	r3, r8
    1074:	58e5      	ldr	r5, [r4, r3]
    1076:	4235      	tst	r5, r6
    1078:	d0f8      	beq.n	106c <_tcc_interrupt_handler+0x20>
			/* Invoke the registered and enabled callback function */
			(module->callback[i])(module);
    107a:	193b      	adds	r3, r7, r4
    107c:	685b      	ldr	r3, [r3, #4]
    107e:	0038      	movs	r0, r7
    1080:	4798      	blx	r3
			/* Clear interrupt flag */
			module->hw->INTFLAG.reg = _tcc_intflag[i];
    1082:	683b      	ldr	r3, [r7, #0]
    1084:	62dd      	str	r5, [r3, #44]	; 0x2c
    1086:	e7f1      	b.n	106c <_tcc_interrupt_handler+0x20>
		}
	}
}
    1088:	bc04      	pop	{r2}
    108a:	4690      	mov	r8, r2
    108c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    108e:	46c0      	nop			; (mov r8, r8)
    1090:	20000654 	.word	0x20000654
    1094:	000028ac 	.word	0x000028ac

00001098 <TCC0_Handler>:
MREPEAT(TCC_INST_NUM, _TCC_INTERRUPT_HANDLER, 0)
    1098:	b510      	push	{r4, lr}
    109a:	2000      	movs	r0, #0
    109c:	4b01      	ldr	r3, [pc, #4]	; (10a4 <TCC0_Handler+0xc>)
    109e:	4798      	blx	r3
    10a0:	bd10      	pop	{r4, pc}
    10a2:	46c0      	nop			; (mov r8, r8)
    10a4:	0000104d 	.word	0x0000104d

000010a8 <_tc_get_inst_index>:
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
    10a8:	4b06      	ldr	r3, [pc, #24]	; (10c4 <_tc_get_inst_index+0x1c>)
    10aa:	4298      	cmp	r0, r3
    10ac:	d008      	beq.n	10c0 <_tc_get_inst_index+0x18>
    10ae:	4a06      	ldr	r2, [pc, #24]	; (10c8 <_tc_get_inst_index+0x20>)
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    10b0:	2300      	movs	r3, #0
		if (hw == tc_modules[i]) {
    10b2:	4290      	cmp	r0, r2
    10b4:	d001      	beq.n	10ba <_tc_get_inst_index+0x12>
}
    10b6:	0018      	movs	r0, r3
    10b8:	4770      	bx	lr
    10ba:	3301      	adds	r3, #1
			return i;
    10bc:	b2db      	uxtb	r3, r3
    10be:	e7fa      	b.n	10b6 <_tc_get_inst_index+0xe>
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    10c0:	2300      	movs	r3, #0
    10c2:	e7fb      	b.n	10bc <_tc_get_inst_index+0x14>
    10c4:	42001800 	.word	0x42001800
    10c8:	42001c00 	.word	0x42001c00

000010cc <tc_init>:
 */
enum status_code tc_init(
		struct tc_module *const module_inst,
		Tc *const hw,
		const struct tc_config *const config)
{
    10cc:	b5f0      	push	{r4, r5, r6, r7, lr}
    10ce:	b085      	sub	sp, #20
    10d0:	0004      	movs	r4, r0
    10d2:	000d      	movs	r5, r1
    10d4:	0016      	movs	r6, r2
	uint8_t ctrlbset_tmp = 0;
	/* Temporary variable to hold all updates to the CTRLC
	 * register before they are written to it */
	uint8_t ctrlc_tmp = 0;
	/* Temporary variable to hold TC instance number */
	uint8_t instance = _tc_get_inst_index(hw);
    10d6:	0008      	movs	r0, r1
    10d8:	4b82      	ldr	r3, [pc, #520]	; (12e4 <tc_init+0x218>)
    10da:	4798      	blx	r3
    10dc:	0007      	movs	r7, r0

	/* Array of GLCK ID for different TC instances */
	uint8_t inst_gclk_id[] = TC_INST_GCLK_ID;
    10de:	ab03      	add	r3, sp, #12
    10e0:	2212      	movs	r2, #18
    10e2:	701a      	strb	r2, [r3, #0]
    10e4:	705a      	strb	r2, [r3, #1]
	/* Array of PM APBC mask bit position for different TC instances */
	uint16_t inst_pm_apbmask[] = TC_INST_PM_APBCMASK;
    10e6:	ab02      	add	r3, sp, #8
    10e8:	322e      	adds	r2, #46	; 0x2e
    10ea:	801a      	strh	r2, [r3, #0]
    10ec:	3240      	adds	r2, #64	; 0x40
    10ee:	805a      	strh	r2, [r3, #2]
	struct system_gclk_chan_config gclk_chan_config;

#if TC_ASYNC == true
	/* Initialize parameters */
	for (uint8_t i = 0; i < TC_CALLBACK_N; i++) {
		module_inst->callback[i]        = NULL;
    10f0:	2300      	movs	r3, #0
    10f2:	60a3      	str	r3, [r4, #8]
    10f4:	60e3      	str	r3, [r4, #12]
    10f6:	6123      	str	r3, [r4, #16]
    10f8:	6163      	str	r3, [r4, #20]
	}
	module_inst->register_callback_mask     = 0x00;
    10fa:	7623      	strb	r3, [r4, #24]
	module_inst->enable_callback_mask       = 0x00;
    10fc:	7663      	strb	r3, [r4, #25]

	/* Register this instance for callbacks*/
	_tc_instances[instance] = module_inst;
    10fe:	0082      	lsls	r2, r0, #2
    1100:	4b79      	ldr	r3, [pc, #484]	; (12e8 <tc_init+0x21c>)
    1102:	50d4      	str	r4, [r2, r3]
#endif

	/* Associate the given device instance with the hardware module */
	module_inst->hw = hw;
    1104:	6025      	str	r5, [r4, #0]
#if SAMD09 || SAMD10 || SAMD11 || SAMHA1
	/* Check if even numbered TC modules are being configured in 32-bit
	 * counter size. Only odd numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    1106:	78b3      	ldrb	r3, [r6, #2]
    1108:	2b08      	cmp	r3, #8
    110a:	d006      	beq.n	111a <tc_init+0x4e>
#endif

	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;
    110c:	7123      	strb	r3, [r4, #4]

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    110e:	882b      	ldrh	r3, [r5, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
    1110:	2005      	movs	r0, #5
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    1112:	07db      	lsls	r3, r3, #31
    1114:	d505      	bpl.n	1122 <tc_init+0x56>
			return STATUS_OK;
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
}
    1116:	b005      	add	sp, #20
    1118:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return STATUS_ERR_INVALID_ARG;
    111a:	2017      	movs	r0, #23
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    111c:	07fa      	lsls	r2, r7, #31
    111e:	d4fa      	bmi.n	1116 <tc_init+0x4a>
    1120:	e7f4      	b.n	110c <tc_init+0x40>
	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    1122:	7beb      	ldrb	r3, [r5, #15]
		return STATUS_ERR_DENIED;
    1124:	3017      	adds	r0, #23
	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    1126:	06db      	lsls	r3, r3, #27
    1128:	d4f5      	bmi.n	1116 <tc_init+0x4a>
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_ENABLE) {
    112a:	882b      	ldrh	r3, [r5, #0]
    112c:	079b      	lsls	r3, r3, #30
    112e:	d4f2      	bmi.n	1116 <tc_init+0x4a>
	if (config->pwm_channel[0].enabled) {
    1130:	7c33      	ldrb	r3, [r6, #16]
    1132:	2b00      	cmp	r3, #0
    1134:	d000      	beq.n	1138 <tc_init+0x6c>
    1136:	e07a      	b.n	122e <tc_init+0x162>
	if (config->pwm_channel[1].enabled) {
    1138:	7f33      	ldrb	r3, [r6, #28]
    113a:	2b00      	cmp	r3, #0
    113c:	d000      	beq.n	1140 <tc_init+0x74>
    113e:	e082      	b.n	1246 <tc_init+0x17a>
    1140:	496a      	ldr	r1, [pc, #424]	; (12ec <tc_init+0x220>)
    1142:	6a08      	ldr	r0, [r1, #32]
			inst_pm_apbmask[instance]);
    1144:	007a      	lsls	r2, r7, #1
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    1146:	ab02      	add	r3, sp, #8
    1148:	5ad3      	ldrh	r3, [r2, r3]
    114a:	4303      	orrs	r3, r0
    114c:	620b      	str	r3, [r1, #32]
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT))
    114e:	78b3      	ldrb	r3, [r6, #2]
    1150:	2b08      	cmp	r3, #8
    1152:	d100      	bne.n	1156 <tc_init+0x8a>
    1154:	e087      	b.n	1266 <tc_init+0x19a>
	gclk_chan_config.source_generator = config->clock_source;
    1156:	7833      	ldrb	r3, [r6, #0]
    1158:	466a      	mov	r2, sp
    115a:	7013      	strb	r3, [r2, #0]
	system_gclk_chan_set_config(inst_gclk_id[instance], &gclk_chan_config);
    115c:	ab03      	add	r3, sp, #12
    115e:	5ddf      	ldrb	r7, [r3, r7]
    1160:	4669      	mov	r1, sp
    1162:	0038      	movs	r0, r7
    1164:	4b62      	ldr	r3, [pc, #392]	; (12f0 <tc_init+0x224>)
    1166:	4798      	blx	r3
	system_gclk_chan_enable(inst_gclk_id[instance]);
    1168:	0038      	movs	r0, r7
    116a:	4b62      	ldr	r3, [pc, #392]	; (12f4 <tc_init+0x228>)
    116c:	4798      	blx	r3
	ctrla_tmp =
    116e:	8931      	ldrh	r1, [r6, #8]
    1170:	88b3      	ldrh	r3, [r6, #4]
    1172:	430b      	orrs	r3, r1
			(uint32_t)config->wave_generation |
    1174:	78b1      	ldrb	r1, [r6, #2]
    1176:	79b2      	ldrb	r2, [r6, #6]
    1178:	4311      	orrs	r1, r2
	ctrla_tmp =
    117a:	4319      	orrs	r1, r3
	if (config->run_in_standby) {
    117c:	7873      	ldrb	r3, [r6, #1]
    117e:	2b00      	cmp	r3, #0
    1180:	d002      	beq.n	1188 <tc_init+0xbc>
		ctrla_tmp |= TC_CTRLA_RUNSTDBY;
    1182:	2380      	movs	r3, #128	; 0x80
    1184:	011b      	lsls	r3, r3, #4
    1186:	4319      	orrs	r1, r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1188:	6822      	ldr	r2, [r4, #0]

#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	return (tc_module->SYNCBUSY.reg);
#else
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    118a:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    118c:	b25b      	sxtb	r3, r3
    118e:	2b00      	cmp	r3, #0
    1190:	dbfb      	blt.n	118a <tc_init+0xbe>
	hw->COUNT8.CTRLA.reg = ctrla_tmp;
    1192:	8029      	strh	r1, [r5, #0]
	if (config->oneshot) {
    1194:	7b71      	ldrb	r1, [r6, #13]
		ctrlbset_tmp = TC_CTRLBSET_ONESHOT;
    1196:	1e4b      	subs	r3, r1, #1
    1198:	4199      	sbcs	r1, r3
    119a:	0089      	lsls	r1, r1, #2
	if (config->count_direction) {
    119c:	7bb3      	ldrb	r3, [r6, #14]
    119e:	2b00      	cmp	r3, #0
    11a0:	d001      	beq.n	11a6 <tc_init+0xda>
		ctrlbset_tmp |= TC_CTRLBSET_DIR;
    11a2:	2301      	movs	r3, #1
    11a4:	4319      	orrs	r1, r3
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    11a6:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    11a8:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    11aa:	b25b      	sxtb	r3, r3
    11ac:	2b00      	cmp	r3, #0
    11ae:	dbfb      	blt.n	11a8 <tc_init+0xdc>
	hw->COUNT8.CTRLBCLR.reg = 0xFF;
    11b0:	23ff      	movs	r3, #255	; 0xff
    11b2:	712b      	strb	r3, [r5, #4]
	if (ctrlbset_tmp) {
    11b4:	2900      	cmp	r1, #0
    11b6:	d005      	beq.n	11c4 <tc_init+0xf8>
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    11b8:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    11ba:	7bd3      	ldrb	r3, [r2, #15]
		while (tc_is_syncing(module_inst)) {
    11bc:	b25b      	sxtb	r3, r3
    11be:	2b00      	cmp	r3, #0
    11c0:	dbfb      	blt.n	11ba <tc_init+0xee>
		hw->COUNT8.CTRLBSET.reg = ctrlbset_tmp;
    11c2:	7169      	strb	r1, [r5, #5]
	ctrlc_tmp = config->waveform_invert_output;
    11c4:	7ab1      	ldrb	r1, [r6, #10]
		if (config->enable_capture_on_channel[i] == true) {
    11c6:	7af3      	ldrb	r3, [r6, #11]
    11c8:	2b00      	cmp	r3, #0
    11ca:	d001      	beq.n	11d0 <tc_init+0x104>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    11cc:	2310      	movs	r3, #16
    11ce:	4319      	orrs	r1, r3
		if (config->enable_capture_on_channel[i] == true) {
    11d0:	7b33      	ldrb	r3, [r6, #12]
    11d2:	2b00      	cmp	r3, #0
    11d4:	d001      	beq.n	11da <tc_init+0x10e>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    11d6:	2320      	movs	r3, #32
    11d8:	4319      	orrs	r1, r3
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    11da:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    11dc:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    11de:	b25b      	sxtb	r3, r3
    11e0:	2b00      	cmp	r3, #0
    11e2:	dbfb      	blt.n	11dc <tc_init+0x110>
	hw->COUNT8.CTRLC.reg = ctrlc_tmp;
    11e4:	71a9      	strb	r1, [r5, #6]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    11e6:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    11e8:	7bd3      	ldrb	r3, [r2, #15]
	while (tc_is_syncing(module_inst)) {
    11ea:	b25b      	sxtb	r3, r3
    11ec:	2b00      	cmp	r3, #0
    11ee:	dbfb      	blt.n	11e8 <tc_init+0x11c>
	switch (module_inst->counter_size) {
    11f0:	7923      	ldrb	r3, [r4, #4]
    11f2:	2b04      	cmp	r3, #4
    11f4:	d03f      	beq.n	1276 <tc_init+0x1aa>
    11f6:	2b08      	cmp	r3, #8
    11f8:	d05e      	beq.n	12b8 <tc_init+0x1ec>
	return STATUS_ERR_INVALID_ARG;
    11fa:	2017      	movs	r0, #23
	switch (module_inst->counter_size) {
    11fc:	2b00      	cmp	r3, #0
    11fe:	d000      	beq.n	1202 <tc_init+0x136>
    1200:	e789      	b.n	1116 <tc_init+0x4a>
    1202:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    1204:	b25b      	sxtb	r3, r3
    1206:	2b00      	cmp	r3, #0
    1208:	dbfb      	blt.n	1202 <tc_init+0x136>
				= config->counter_16_bit.value;
    120a:	8d33      	ldrh	r3, [r6, #40]	; 0x28
    120c:	822b      	strh	r3, [r5, #16]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    120e:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1210:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    1212:	b25b      	sxtb	r3, r3
    1214:	2b00      	cmp	r3, #0
    1216:	dbfb      	blt.n	1210 <tc_init+0x144>
					config->counter_16_bit.compare_capture_channel[0];
    1218:	8d73      	ldrh	r3, [r6, #42]	; 0x2a
			hw->COUNT16.CC[0].reg =
    121a:	832b      	strh	r3, [r5, #24]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    121c:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    121e:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    1220:	b25b      	sxtb	r3, r3
    1222:	2b00      	cmp	r3, #0
    1224:	dbfb      	blt.n	121e <tc_init+0x152>
					config->counter_16_bit.compare_capture_channel[1];
    1226:	8db3      	ldrh	r3, [r6, #44]	; 0x2c
			hw->COUNT16.CC[1].reg =
    1228:	836b      	strh	r3, [r5, #26]
			return STATUS_OK;
    122a:	2000      	movs	r0, #0
    122c:	e773      	b.n	1116 <tc_init+0x4a>
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    122e:	a901      	add	r1, sp, #4
    1230:	2301      	movs	r3, #1
    1232:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    1234:	2200      	movs	r2, #0
    1236:	70ca      	strb	r2, [r1, #3]
		pin_config.mux_position = config->pwm_channel[0].pin_mux;
    1238:	7e32      	ldrb	r2, [r6, #24]
    123a:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    123c:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    123e:	7d30      	ldrb	r0, [r6, #20]
    1240:	4b2d      	ldr	r3, [pc, #180]	; (12f8 <tc_init+0x22c>)
    1242:	4798      	blx	r3
    1244:	e778      	b.n	1138 <tc_init+0x6c>
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    1246:	a901      	add	r1, sp, #4
    1248:	2301      	movs	r3, #1
    124a:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    124c:	2200      	movs	r2, #0
    124e:	70ca      	strb	r2, [r1, #3]
		pin_config.mux_position = config->pwm_channel[1].pin_mux;
    1250:	3224      	adds	r2, #36	; 0x24
    1252:	18b2      	adds	r2, r6, r2
    1254:	7812      	ldrb	r2, [r2, #0]
    1256:	700a      	strb	r2, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    1258:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    125a:	331f      	adds	r3, #31
    125c:	18f3      	adds	r3, r6, r3
    125e:	7818      	ldrb	r0, [r3, #0]
    1260:	4b25      	ldr	r3, [pc, #148]	; (12f8 <tc_init+0x22c>)
    1262:	4798      	blx	r3
    1264:	e76c      	b.n	1140 <tc_init+0x74>
    1266:	6a08      	ldr	r0, [r1, #32]
				inst_pm_apbmask[instance + 1]);
    1268:	1c7a      	adds	r2, r7, #1
    126a:	0052      	lsls	r2, r2, #1
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    126c:	ab02      	add	r3, sp, #8
    126e:	5ad3      	ldrh	r3, [r2, r3]
    1270:	4303      	orrs	r3, r0
    1272:	620b      	str	r3, [r1, #32]
    1274:	e76f      	b.n	1156 <tc_init+0x8a>
    1276:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    1278:	b25b      	sxtb	r3, r3
    127a:	2b00      	cmp	r3, #0
    127c:	dbfb      	blt.n	1276 <tc_init+0x1aa>
					config->counter_8_bit.value;
    127e:	2328      	movs	r3, #40	; 0x28
    1280:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.COUNT.reg =
    1282:	742b      	strb	r3, [r5, #16]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1284:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1286:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    1288:	b25b      	sxtb	r3, r3
    128a:	2b00      	cmp	r3, #0
    128c:	dbfb      	blt.n	1286 <tc_init+0x1ba>
					config->counter_8_bit.period;
    128e:	2329      	movs	r3, #41	; 0x29
    1290:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.PER.reg =
    1292:	752b      	strb	r3, [r5, #20]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1294:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1296:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    1298:	b25b      	sxtb	r3, r3
    129a:	2b00      	cmp	r3, #0
    129c:	dbfb      	blt.n	1296 <tc_init+0x1ca>
					config->counter_8_bit.compare_capture_channel[0];
    129e:	232a      	movs	r3, #42	; 0x2a
    12a0:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.CC[0].reg =
    12a2:	762b      	strb	r3, [r5, #24]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    12a4:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    12a6:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    12a8:	b25b      	sxtb	r3, r3
    12aa:	2b00      	cmp	r3, #0
    12ac:	dbfb      	blt.n	12a6 <tc_init+0x1da>
					config->counter_8_bit.compare_capture_channel[1];
    12ae:	232b      	movs	r3, #43	; 0x2b
    12b0:	5cf3      	ldrb	r3, [r6, r3]
			hw->COUNT8.CC[1].reg =
    12b2:	766b      	strb	r3, [r5, #25]
			return STATUS_OK;
    12b4:	2000      	movs	r0, #0
    12b6:	e72e      	b.n	1116 <tc_init+0x4a>
    12b8:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    12ba:	b25b      	sxtb	r3, r3
    12bc:	2b00      	cmp	r3, #0
    12be:	dbfb      	blt.n	12b8 <tc_init+0x1ec>
				= config->counter_32_bit.value;
    12c0:	6ab3      	ldr	r3, [r6, #40]	; 0x28
    12c2:	612b      	str	r3, [r5, #16]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    12c4:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    12c6:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    12c8:	b25b      	sxtb	r3, r3
    12ca:	2b00      	cmp	r3, #0
    12cc:	dbfb      	blt.n	12c6 <tc_init+0x1fa>
			hw->COUNT32.CC[0].reg =
    12ce:	6af3      	ldr	r3, [r6, #44]	; 0x2c
    12d0:	61ab      	str	r3, [r5, #24]
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    12d2:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    12d4:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    12d6:	b25b      	sxtb	r3, r3
    12d8:	2b00      	cmp	r3, #0
    12da:	dbfb      	blt.n	12d4 <tc_init+0x208>
					config->counter_32_bit.compare_capture_channel[1];
    12dc:	6b33      	ldr	r3, [r6, #48]	; 0x30
			hw->COUNT32.CC[1].reg =
    12de:	61eb      	str	r3, [r5, #28]
			return STATUS_OK;
    12e0:	2000      	movs	r0, #0
    12e2:	e718      	b.n	1116 <tc_init+0x4a>
    12e4:	000010a9 	.word	0x000010a9
    12e8:	20000658 	.word	0x20000658
    12ec:	40000400 	.word	0x40000400
    12f0:	0000234d 	.word	0x0000234d
    12f4:	000022c1 	.word	0x000022c1
    12f8:	00002445 	.word	0x00002445

000012fc <tc_set_count_value>:
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance*/
	Tc *const tc_module = module_inst->hw;
    12fc:	6802      	ldr	r2, [r0, #0]
    12fe:	7bd3      	ldrb	r3, [r2, #15]

	while (tc_is_syncing(module_inst)) {
    1300:	b25b      	sxtb	r3, r3
    1302:	2b00      	cmp	r3, #0
    1304:	dbfb      	blt.n	12fe <tc_set_count_value+0x2>
		/* Wait for sync */
	}

	/* Write to based on the TC counter_size */
	switch (module_inst->counter_size) {
    1306:	7903      	ldrb	r3, [r0, #4]
    1308:	2b04      	cmp	r3, #4
    130a:	d005      	beq.n	1318 <tc_set_count_value+0x1c>
    130c:	2b08      	cmp	r3, #8
    130e:	d00b      	beq.n	1328 <tc_set_count_value+0x2c>
		case TC_COUNTER_SIZE_32BIT:
			tc_module->COUNT32.COUNT.reg = (uint32_t)count;
			return STATUS_OK;

		default:
			return STATUS_ERR_INVALID_ARG;
    1310:	2017      	movs	r0, #23
	switch (module_inst->counter_size) {
    1312:	2b00      	cmp	r3, #0
    1314:	d004      	beq.n	1320 <tc_set_count_value+0x24>
	}
}
    1316:	4770      	bx	lr
			tc_module->COUNT8.COUNT.reg  = (uint8_t)count;
    1318:	b2c9      	uxtb	r1, r1
    131a:	7411      	strb	r1, [r2, #16]
			return STATUS_OK;
    131c:	2000      	movs	r0, #0
    131e:	e7fa      	b.n	1316 <tc_set_count_value+0x1a>
			tc_module->COUNT16.COUNT.reg = (uint16_t)count;
    1320:	b289      	uxth	r1, r1
    1322:	8211      	strh	r1, [r2, #16]
			return STATUS_OK;
    1324:	2000      	movs	r0, #0
    1326:	e7f6      	b.n	1316 <tc_set_count_value+0x1a>
			tc_module->COUNT32.COUNT.reg = (uint32_t)count;
    1328:	6111      	str	r1, [r2, #16]
			return STATUS_OK;
    132a:	2000      	movs	r0, #0
    132c:	e7f3      	b.n	1316 <tc_set_count_value+0x1a>

0000132e <tc_get_count_value>:
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	Tc *const tc_module = module_inst->hw;
    132e:	6802      	ldr	r2, [r0, #0]
    1330:	7bd3      	ldrb	r3, [r2, #15]

	while (tc_is_syncing(module_inst)) {
    1332:	b25b      	sxtb	r3, r3
    1334:	2b00      	cmp	r3, #0
    1336:	dbfb      	blt.n	1330 <tc_get_count_value+0x2>
		/* Wait for sync */
	}

	/* Read from based on the TC counter size */
	switch (module_inst->counter_size) {
    1338:	7903      	ldrb	r3, [r0, #4]
    133a:	2b04      	cmp	r3, #4
    133c:	d005      	beq.n	134a <tc_get_count_value+0x1c>
    133e:	2b08      	cmp	r3, #8
    1340:	d009      	beq.n	1356 <tc_get_count_value+0x28>
		case TC_COUNTER_SIZE_32BIT:
			return tc_module->COUNT32.COUNT.reg;
	}

	Assert(false);
	return 0;
    1342:	2000      	movs	r0, #0
	switch (module_inst->counter_size) {
    1344:	2b00      	cmp	r3, #0
    1346:	d003      	beq.n	1350 <tc_get_count_value+0x22>
}
    1348:	4770      	bx	lr
			return (uint32_t)tc_module->COUNT8.COUNT.reg;
    134a:	7c10      	ldrb	r0, [r2, #16]
    134c:	b2c0      	uxtb	r0, r0
    134e:	e7fb      	b.n	1348 <tc_get_count_value+0x1a>
			return (uint32_t)tc_module->COUNT16.COUNT.reg;
    1350:	8a10      	ldrh	r0, [r2, #16]
    1352:	b280      	uxth	r0, r0
    1354:	e7f8      	b.n	1348 <tc_get_count_value+0x1a>
			return tc_module->COUNT32.COUNT.reg;
    1356:	6910      	ldr	r0, [r2, #16]
    1358:	e7f6      	b.n	1348 <tc_get_count_value+0x1a>
	...

0000135c <_tc_interrupt_handler>:
 * \param[in]  instance  ID of the TC instance calling the interrupt
 *                       handler
 */
void _tc_interrupt_handler(
		uint8_t instance)
{
    135c:	b570      	push	{r4, r5, r6, lr}
	/* Temporary variable */
	uint8_t interrupt_and_callback_status_mask;

	/* Get device instance from the look-up table */
	struct tc_module *module
    135e:	0080      	lsls	r0, r0, #2
    1360:	4b16      	ldr	r3, [pc, #88]	; (13bc <_tc_interrupt_handler+0x60>)
    1362:	58c4      	ldr	r4, [r0, r3]
			= (struct tc_module *)_tc_instances[instance];

	/* Read and mask interrupt flag register */
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
    1364:	6823      	ldr	r3, [r4, #0]
    1366:	7b9d      	ldrb	r5, [r3, #14]
    1368:	7e22      	ldrb	r2, [r4, #24]
    136a:	7e63      	ldrb	r3, [r4, #25]
    136c:	4013      	ands	r3, r2
    136e:	401d      	ands	r5, r3
			module->register_callback_mask &
			module->enable_callback_mask;

	/* Check if an Overflow interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_OVF) {
    1370:	07eb      	lsls	r3, r5, #31
    1372:	d406      	bmi.n	1382 <_tc_interrupt_handler+0x26>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
	}

	/* Check if an Error interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_ERR) {
    1374:	07ab      	lsls	r3, r5, #30
    1376:	d40b      	bmi.n	1390 <_tc_interrupt_handler+0x34>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
	}

	/* Check if an Match/Capture Channel 0 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(1)) {
    1378:	06eb      	lsls	r3, r5, #27
    137a:	d410      	bmi.n	139e <_tc_interrupt_handler+0x42>
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
	}

	/* Check if an Match/Capture Channel 1 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(2)) {
    137c:	06ab      	lsls	r3, r5, #26
    137e:	d415      	bmi.n	13ac <_tc_interrupt_handler+0x50>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
	}
}
    1380:	bd70      	pop	{r4, r5, r6, pc}
		(module->callback[TC_CALLBACK_OVERFLOW])(module);
    1382:	0020      	movs	r0, r4
    1384:	68a3      	ldr	r3, [r4, #8]
    1386:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
    1388:	2301      	movs	r3, #1
    138a:	6822      	ldr	r2, [r4, #0]
    138c:	7393      	strb	r3, [r2, #14]
    138e:	e7f1      	b.n	1374 <_tc_interrupt_handler+0x18>
		(module->callback[TC_CALLBACK_ERROR])(module);
    1390:	0020      	movs	r0, r4
    1392:	68e3      	ldr	r3, [r4, #12]
    1394:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
    1396:	2302      	movs	r3, #2
    1398:	6822      	ldr	r2, [r4, #0]
    139a:	7393      	strb	r3, [r2, #14]
    139c:	e7ec      	b.n	1378 <_tc_interrupt_handler+0x1c>
		(module->callback[TC_CALLBACK_CC_CHANNEL0])(module);
    139e:	0020      	movs	r0, r4
    13a0:	6923      	ldr	r3, [r4, #16]
    13a2:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
    13a4:	2310      	movs	r3, #16
    13a6:	6822      	ldr	r2, [r4, #0]
    13a8:	7393      	strb	r3, [r2, #14]
    13aa:	e7e7      	b.n	137c <_tc_interrupt_handler+0x20>
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
    13ac:	0020      	movs	r0, r4
    13ae:	6963      	ldr	r3, [r4, #20]
    13b0:	4798      	blx	r3
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
    13b2:	6823      	ldr	r3, [r4, #0]
    13b4:	2220      	movs	r2, #32
    13b6:	739a      	strb	r2, [r3, #14]
}
    13b8:	e7e2      	b.n	1380 <_tc_interrupt_handler+0x24>
    13ba:	46c0      	nop			; (mov r8, r8)
    13bc:	20000658 	.word	0x20000658

000013c0 <TC1_Handler>:
	MRECURSION(TC_INST_NUM, _TC_INTERRUPT_HANDLER, TC_INST_MAX_ID)
    13c0:	b510      	push	{r4, lr}
    13c2:	2000      	movs	r0, #0
    13c4:	4b01      	ldr	r3, [pc, #4]	; (13cc <TC1_Handler+0xc>)
    13c6:	4798      	blx	r3
    13c8:	bd10      	pop	{r4, pc}
    13ca:	46c0      	nop			; (mov r8, r8)
    13cc:	0000135d 	.word	0x0000135d

000013d0 <TC2_Handler>:
    13d0:	b510      	push	{r4, lr}
    13d2:	2001      	movs	r0, #1
    13d4:	4b01      	ldr	r3, [pc, #4]	; (13dc <TC2_Handler+0xc>)
    13d6:	4798      	blx	r3
    13d8:	bd10      	pop	{r4, pc}
    13da:	46c0      	nop			; (mov r8, r8)
    13dc:	0000135d 	.word	0x0000135d

000013e0 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
    13e0:	b510      	push	{r4, lr}
    13e2:	b082      	sub	sp, #8
    13e4:	0004      	movs	r4, r0
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
    13e6:	4b0e      	ldr	r3, [pc, #56]	; (1420 <sercom_set_gclk_generator+0x40>)
    13e8:	781b      	ldrb	r3, [r3, #0]
    13ea:	2b00      	cmp	r3, #0
    13ec:	d007      	beq.n	13fe <sercom_set_gclk_generator+0x1e>
    13ee:	2900      	cmp	r1, #0
    13f0:	d105      	bne.n	13fe <sercom_set_gclk_generator+0x1e>
		/* Save config */
		_sercom_config.generator_source = generator_source;
		_sercom_config.generator_is_set = true;

		return STATUS_OK;
	} else if (generator_source == _sercom_config.generator_source) {
    13f2:	4b0b      	ldr	r3, [pc, #44]	; (1420 <sercom_set_gclk_generator+0x40>)
    13f4:	785b      	ldrb	r3, [r3, #1]
    13f6:	4283      	cmp	r3, r0
    13f8:	d010      	beq.n	141c <sercom_set_gclk_generator+0x3c>
		/* Return status OK if same config */
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
    13fa:	201d      	movs	r0, #29
    13fc:	e00c      	b.n	1418 <sercom_set_gclk_generator+0x38>
		gclk_chan_conf.source_generator = generator_source;
    13fe:	a901      	add	r1, sp, #4
    1400:	700c      	strb	r4, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
    1402:	200d      	movs	r0, #13
    1404:	4b07      	ldr	r3, [pc, #28]	; (1424 <sercom_set_gclk_generator+0x44>)
    1406:	4798      	blx	r3
		system_gclk_chan_enable(SERCOM_GCLK_ID);
    1408:	200d      	movs	r0, #13
    140a:	4b07      	ldr	r3, [pc, #28]	; (1428 <sercom_set_gclk_generator+0x48>)
    140c:	4798      	blx	r3
		_sercom_config.generator_source = generator_source;
    140e:	4b04      	ldr	r3, [pc, #16]	; (1420 <sercom_set_gclk_generator+0x40>)
    1410:	705c      	strb	r4, [r3, #1]
		_sercom_config.generator_is_set = true;
    1412:	2201      	movs	r2, #1
    1414:	701a      	strb	r2, [r3, #0]
		return STATUS_OK;
    1416:	2000      	movs	r0, #0
}
    1418:	b002      	add	sp, #8
    141a:	bd10      	pop	{r4, pc}
		return STATUS_OK;
    141c:	2000      	movs	r0, #0
    141e:	e7fb      	b.n	1418 <sercom_set_gclk_generator+0x38>
    1420:	20000020 	.word	0x20000020
    1424:	0000234d 	.word	0x0000234d
    1428:	000022c1 	.word	0x000022c1

0000142c <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
    142c:	4b15      	ldr	r3, [pc, #84]	; (1484 <_sercom_get_default_pad+0x58>)
    142e:	4298      	cmp	r0, r3
    1430:	d004      	beq.n	143c <_sercom_get_default_pad+0x10>
    1432:	4b15      	ldr	r3, [pc, #84]	; (1488 <_sercom_get_default_pad+0x5c>)
    1434:	4298      	cmp	r0, r3
    1436:	d011      	beq.n	145c <_sercom_get_default_pad+0x30>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
	}

	Assert(false);
	return 0;
    1438:	2000      	movs	r0, #0
}
    143a:	4770      	bx	lr
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    143c:	2901      	cmp	r1, #1
    143e:	d007      	beq.n	1450 <_sercom_get_default_pad+0x24>
    1440:	2900      	cmp	r1, #0
    1442:	d01b      	beq.n	147c <_sercom_get_default_pad+0x50>
    1444:	2902      	cmp	r1, #2
    1446:	d005      	beq.n	1454 <_sercom_get_default_pad+0x28>
    1448:	2903      	cmp	r1, #3
    144a:	d005      	beq.n	1458 <_sercom_get_default_pad+0x2c>
	return 0;
    144c:	2000      	movs	r0, #0
    144e:	e7f4      	b.n	143a <_sercom_get_default_pad+0xe>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1450:	480e      	ldr	r0, [pc, #56]	; (148c <_sercom_get_default_pad+0x60>)
    1452:	e7f2      	b.n	143a <_sercom_get_default_pad+0xe>
    1454:	480e      	ldr	r0, [pc, #56]	; (1490 <_sercom_get_default_pad+0x64>)
    1456:	e7f0      	b.n	143a <_sercom_get_default_pad+0xe>
    1458:	480e      	ldr	r0, [pc, #56]	; (1494 <_sercom_get_default_pad+0x68>)
    145a:	e7ee      	b.n	143a <_sercom_get_default_pad+0xe>
    145c:	2901      	cmp	r1, #1
    145e:	d007      	beq.n	1470 <_sercom_get_default_pad+0x44>
    1460:	2900      	cmp	r1, #0
    1462:	d00d      	beq.n	1480 <_sercom_get_default_pad+0x54>
    1464:	2902      	cmp	r1, #2
    1466:	d005      	beq.n	1474 <_sercom_get_default_pad+0x48>
    1468:	2903      	cmp	r1, #3
    146a:	d005      	beq.n	1478 <_sercom_get_default_pad+0x4c>
	return 0;
    146c:	2000      	movs	r0, #0
    146e:	e7e4      	b.n	143a <_sercom_get_default_pad+0xe>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1470:	4809      	ldr	r0, [pc, #36]	; (1498 <_sercom_get_default_pad+0x6c>)
    1472:	e7e2      	b.n	143a <_sercom_get_default_pad+0xe>
    1474:	4809      	ldr	r0, [pc, #36]	; (149c <_sercom_get_default_pad+0x70>)
    1476:	e7e0      	b.n	143a <_sercom_get_default_pad+0xe>
    1478:	4809      	ldr	r0, [pc, #36]	; (14a0 <_sercom_get_default_pad+0x74>)
    147a:	e7de      	b.n	143a <_sercom_get_default_pad+0xe>
    147c:	4809      	ldr	r0, [pc, #36]	; (14a4 <_sercom_get_default_pad+0x78>)
    147e:	e7dc      	b.n	143a <_sercom_get_default_pad+0xe>
    1480:	4809      	ldr	r0, [pc, #36]	; (14a8 <_sercom_get_default_pad+0x7c>)
    1482:	e7da      	b.n	143a <_sercom_get_default_pad+0xe>
    1484:	42000800 	.word	0x42000800
    1488:	42000c00 	.word	0x42000c00
    148c:	000f0002 	.word	0x000f0002
    1490:	00080003 	.word	0x00080003
    1494:	00090003 	.word	0x00090003
    1498:	001f0002 	.word	0x001f0002
    149c:	00180002 	.word	0x00180002
    14a0:	00190002 	.word	0x00190002
    14a4:	000e0002 	.word	0x000e0002
    14a8:	001e0002 	.word	0x001e0002

000014ac <_sercom_get_sercom_inst_index>:
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    14ac:	4b06      	ldr	r3, [pc, #24]	; (14c8 <_sercom_get_sercom_inst_index+0x1c>)
    14ae:	4298      	cmp	r0, r3
    14b0:	d008      	beq.n	14c4 <_sercom_get_sercom_inst_index+0x18>
    14b2:	4a06      	ldr	r2, [pc, #24]	; (14cc <_sercom_get_sercom_inst_index+0x20>)
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    14b4:	2300      	movs	r3, #0
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    14b6:	4290      	cmp	r0, r2
    14b8:	d001      	beq.n	14be <_sercom_get_sercom_inst_index+0x12>
}
    14ba:	0018      	movs	r0, r3
    14bc:	4770      	bx	lr
    14be:	3301      	adds	r3, #1
			return i;
    14c0:	b2db      	uxtb	r3, r3
    14c2:	e7fa      	b.n	14ba <_sercom_get_sercom_inst_index+0xe>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    14c4:	2300      	movs	r3, #0
    14c6:	e7fb      	b.n	14c0 <_sercom_get_sercom_inst_index+0x14>
    14c8:	42000800 	.word	0x42000800
    14cc:	42000c00 	.word	0x42000c00

000014d0 <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
    14d0:	4770      	bx	lr
	...

000014d4 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    14d4:	b530      	push	{r4, r5, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    14d6:	4b09      	ldr	r3, [pc, #36]	; (14fc <_sercom_set_handler+0x28>)
    14d8:	781b      	ldrb	r3, [r3, #0]
    14da:	2b00      	cmp	r3, #0
    14dc:	d10a      	bne.n	14f4 <_sercom_set_handler+0x20>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    14de:	4c08      	ldr	r4, [pc, #32]	; (1500 <_sercom_set_handler+0x2c>)
    14e0:	4d08      	ldr	r5, [pc, #32]	; (1504 <_sercom_set_handler+0x30>)
    14e2:	6025      	str	r5, [r4, #0]
			_sercom_instances[i] = NULL;
    14e4:	4b08      	ldr	r3, [pc, #32]	; (1508 <_sercom_set_handler+0x34>)
    14e6:	2200      	movs	r2, #0
    14e8:	601a      	str	r2, [r3, #0]
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    14ea:	6065      	str	r5, [r4, #4]
			_sercom_instances[i] = NULL;
    14ec:	605a      	str	r2, [r3, #4]
		}

		_handler_table_initialized = true;
    14ee:	3201      	adds	r2, #1
    14f0:	4b02      	ldr	r3, [pc, #8]	; (14fc <_sercom_set_handler+0x28>)
    14f2:	701a      	strb	r2, [r3, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    14f4:	0080      	lsls	r0, r0, #2
    14f6:	4b02      	ldr	r3, [pc, #8]	; (1500 <_sercom_set_handler+0x2c>)
    14f8:	50c1      	str	r1, [r0, r3]
}
    14fa:	bd30      	pop	{r4, r5, pc}
    14fc:	20000022 	.word	0x20000022
    1500:	20000024 	.word	0x20000024
    1504:	000014d1 	.word	0x000014d1
    1508:	20000660 	.word	0x20000660

0000150c <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM6
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
    150c:	b510      	push	{r4, lr}
    150e:	b082      	sub	sp, #8
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    1510:	ac01      	add	r4, sp, #4
    1512:	2309      	movs	r3, #9
    1514:	7023      	strb	r3, [r4, #0]
    1516:	3301      	adds	r3, #1
    1518:	7063      	strb	r3, [r4, #1]
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    151a:	4b02      	ldr	r3, [pc, #8]	; (1524 <_sercom_get_interrupt_vector+0x18>)
    151c:	4798      	blx	r3

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    151e:	5620      	ldrsb	r0, [r4, r0]
}
    1520:	b002      	add	sp, #8
    1522:	bd10      	pop	{r4, pc}
    1524:	000014ad 	.word	0x000014ad

00001528 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    1528:	b510      	push	{r4, lr}
    152a:	4b02      	ldr	r3, [pc, #8]	; (1534 <SERCOM0_Handler+0xc>)
    152c:	681b      	ldr	r3, [r3, #0]
    152e:	2000      	movs	r0, #0
    1530:	4798      	blx	r3
    1532:	bd10      	pop	{r4, pc}
    1534:	20000024 	.word	0x20000024

00001538 <SERCOM1_Handler>:
    1538:	b510      	push	{r4, lr}
    153a:	4b02      	ldr	r3, [pc, #8]	; (1544 <SERCOM1_Handler+0xc>)
    153c:	685b      	ldr	r3, [r3, #4]
    153e:	2001      	movs	r0, #1
    1540:	4798      	blx	r3
    1542:	bd10      	pop	{r4, pc}
    1544:	20000024 	.word	0x20000024

00001548 <pwm_detection_callback>:
	config_extint_chan.detection_criteria = EXTINT_DETECT_FALLING;
	extint_chan_set_config(PWM_EIC_LINE, &config_extint_chan);
}

void pwm_detection_callback()
{
    1548:	b570      	push	{r4, r5, r6, lr}
	static bool interrupt_edge = true;
	static int count_i = 0;
	Eic *const EIC_module = _extint_get_eic_from_channel(PWM_EIC_LINE);
	//volatile static uint16_t verify_pwm[250];
	//volatile static uint16_t verify_count=0;
	if(interrupt_edge == true )
    154a:	4b1c      	ldr	r3, [pc, #112]	; (15bc <pwm_detection_callback+0x74>)
    154c:	781b      	ldrb	r3, [r3, #0]
    154e:	2b00      	cmp	r3, #0
    1550:	d11b      	bne.n	158a <pwm_detection_callback+0x42>
		EIC_module->CONFIG[0].reg |= 0x20000000;
		interrupt_edge = false;
	}
	else
	{
		pwm_rawvalue[count_i]		=		tc_get_count_value(&tc_instance2);
    1552:	4d1b      	ldr	r5, [pc, #108]	; (15c0 <pwm_detection_callback+0x78>)
    1554:	682c      	ldr	r4, [r5, #0]
    1556:	481b      	ldr	r0, [pc, #108]	; (15c4 <pwm_detection_callback+0x7c>)
    1558:	4b1b      	ldr	r3, [pc, #108]	; (15c8 <pwm_detection_callback+0x80>)
    155a:	4798      	blx	r3
    155c:	00a4      	lsls	r4, r4, #2
    155e:	4b1b      	ldr	r3, [pc, #108]	; (15cc <pwm_detection_callback+0x84>)
    1560:	50e0      	str	r0, [r4, r3]
		//verify_pwm[verify_count]	=		pwm_rawvalue[count_i];
		
		interrupt_edge = true;
    1562:	2201      	movs	r2, #1
    1564:	4b15      	ldr	r3, [pc, #84]	; (15bc <pwm_detection_callback+0x74>)
    1566:	701a      	strb	r2, [r3, #0]
		
		//pwm_value = (CONSTANT_TIMER/pwm_rawvalue[count_i]); //gives the hertz
		EIC_module->CONFIG[0].reg &= 0x8FFFFFFF;
    1568:	4b19      	ldr	r3, [pc, #100]	; (15d0 <pwm_detection_callback+0x88>)
    156a:	699a      	ldr	r2, [r3, #24]
    156c:	4919      	ldr	r1, [pc, #100]	; (15d4 <pwm_detection_callback+0x8c>)
    156e:	400a      	ands	r2, r1
    1570:	619a      	str	r2, [r3, #24]
		EIC_module->CONFIG[0].reg |= 0x10000000;
    1572:	6999      	ldr	r1, [r3, #24]
    1574:	2280      	movs	r2, #128	; 0x80
    1576:	0552      	lsls	r2, r2, #21
    1578:	430a      	orrs	r2, r1
    157a:	619a      	str	r2, [r3, #24]
		
		count_i ++;
    157c:	682b      	ldr	r3, [r5, #0]
    157e:	3301      	adds	r3, #1
		
		//if(verify_count == 250)
		//{
		//	verify_count = 0;
		//}
		if(count_i ==  10)
    1580:	2b0a      	cmp	r3, #10
    1582:	d014      	beq.n	15ae <pwm_detection_callback+0x66>
		count_i ++;
    1584:	4a0e      	ldr	r2, [pc, #56]	; (15c0 <pwm_detection_callback+0x78>)
    1586:	6013      	str	r3, [r2, #0]
    1588:	e010      	b.n	15ac <pwm_detection_callback+0x64>
		tc_set_count_value(&tc_instance2, 0);
    158a:	2100      	movs	r1, #0
    158c:	480d      	ldr	r0, [pc, #52]	; (15c4 <pwm_detection_callback+0x7c>)
    158e:	4b12      	ldr	r3, [pc, #72]	; (15d8 <pwm_detection_callback+0x90>)
    1590:	4798      	blx	r3
		EIC_module->CONFIG[0].reg &= 0x8FFFFFFF;
    1592:	4b0f      	ldr	r3, [pc, #60]	; (15d0 <pwm_detection_callback+0x88>)
    1594:	699a      	ldr	r2, [r3, #24]
    1596:	490f      	ldr	r1, [pc, #60]	; (15d4 <pwm_detection_callback+0x8c>)
    1598:	400a      	ands	r2, r1
    159a:	619a      	str	r2, [r3, #24]
		EIC_module->CONFIG[0].reg |= 0x20000000;
    159c:	6999      	ldr	r1, [r3, #24]
    159e:	2280      	movs	r2, #128	; 0x80
    15a0:	0592      	lsls	r2, r2, #22
    15a2:	430a      	orrs	r2, r1
    15a4:	619a      	str	r2, [r3, #24]
		interrupt_edge = false;
    15a6:	2200      	movs	r2, #0
    15a8:	4b04      	ldr	r3, [pc, #16]	; (15bc <pwm_detection_callback+0x74>)
    15aa:	701a      	strb	r2, [r3, #0]
		}
		
	}
	//Convert raw value
	
}
    15ac:	bd70      	pop	{r4, r5, r6, pc}
			count_i = 0;
    15ae:	2200      	movs	r2, #0
    15b0:	4b03      	ldr	r3, [pc, #12]	; (15c0 <pwm_detection_callback+0x78>)
    15b2:	601a      	str	r2, [r3, #0]
			pwm_available = true;
    15b4:	3201      	adds	r2, #1
    15b6:	4b09      	ldr	r3, [pc, #36]	; (15dc <pwm_detection_callback+0x94>)
    15b8:	701a      	strb	r2, [r3, #0]
}
    15ba:	e7f7      	b.n	15ac <pwm_detection_callback+0x64>
    15bc:	20000000 	.word	0x20000000
    15c0:	2000002c 	.word	0x2000002c
    15c4:	20000668 	.word	0x20000668
    15c8:	0000132f 	.word	0x0000132f
    15cc:	20000190 	.word	0x20000190
    15d0:	40001800 	.word	0x40001800
    15d4:	8fffffff 	.word	0x8fffffff
    15d8:	000012fd 	.word	0x000012fd
    15dc:	2000018c 	.word	0x2000018c

000015e0 <config_tc2>:
{
    15e0:	b510      	push	{r4, lr}
    15e2:	b08e      	sub	sp, #56	; 0x38
{
	/* Sanity check arguments */
	Assert(config);

	/* Write default config to config struct */
	config->clock_source               = GCLK_GENERATOR_0;
    15e4:	aa01      	add	r2, sp, #4
    15e6:	2300      	movs	r3, #0
    15e8:	2100      	movs	r1, #0
    15ea:	7013      	strb	r3, [r2, #0]
	config->counter_size               = TC_COUNTER_SIZE_16BIT;
    15ec:	7093      	strb	r3, [r2, #2]
	config->clock_prescaler            = TC_CLOCK_PRESCALER_DIV1;
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
    15ee:	7193      	strb	r3, [r2, #6]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
    15f0:	8113      	strh	r3, [r2, #8]
	config->run_in_standby             = false;
    15f2:	2000      	movs	r0, #0
    15f4:	7050      	strb	r0, [r2, #1]
#if (SAML21) || (SAML22) || (SAMC20) || (SAMC21) || (SAMR30)
	config->on_demand                  = false;
#endif
	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
    15f6:	7291      	strb	r1, [r2, #10]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
    15f8:	72d1      	strb	r1, [r2, #11]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
    15fa:	7311      	strb	r1, [r2, #12]
#ifdef 	FEATURE_TC_IO_CAPTURE
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
	config->enable_capture_on_IO[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
#endif

	config->count_direction            = TC_COUNT_DIRECTION_UP;
    15fc:	7391      	strb	r1, [r2, #14]
	config->oneshot                    = false;
    15fe:	7351      	strb	r1, [r2, #13]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = false;
    1600:	7411      	strb	r1, [r2, #16]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
    1602:	6153      	str	r3, [r2, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
    1604:	6193      	str	r3, [r2, #24]

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
    1606:	7711      	strb	r1, [r2, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
    1608:	6213      	str	r3, [r2, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
    160a:	6253      	str	r3, [r2, #36]	; 0x24

	config->counter_16_bit.value                   = 0x0000;
    160c:	8513      	strh	r3, [r2, #40]	; 0x28
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_0]                        = 0x0000;
    160e:	8553      	strh	r3, [r2, #42]	; 0x2a
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
    1610:	8593      	strh	r3, [r2, #44]	; 0x2c
	config_tc.clock_prescaler = TC_CLOCK_PRESCALER_DIV64; //256
    1612:	23a0      	movs	r3, #160	; 0xa0
    1614:	00db      	lsls	r3, r3, #3
    1616:	8093      	strh	r3, [r2, #4]
	tc_init(&tc_instance2, TC2, &config_tc);
    1618:	4c07      	ldr	r4, [pc, #28]	; (1638 <config_tc2+0x58>)
    161a:	4908      	ldr	r1, [pc, #32]	; (163c <config_tc2+0x5c>)
    161c:	0020      	movs	r0, r4
    161e:	4b08      	ldr	r3, [pc, #32]	; (1640 <config_tc2+0x60>)
    1620:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);
    1622:	6822      	ldr	r2, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1624:	7bd3      	ldrb	r3, [r2, #15]

	while (tc_is_syncing(module_inst)) {
    1626:	b25b      	sxtb	r3, r3
    1628:	2b00      	cmp	r3, #0
    162a:	dbfb      	blt.n	1624 <config_tc2+0x44>
		/* Wait for sync */
	}

	/* Enable TC module */
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
    162c:	8813      	ldrh	r3, [r2, #0]
    162e:	2102      	movs	r1, #2
    1630:	430b      	orrs	r3, r1
    1632:	8013      	strh	r3, [r2, #0]
}
    1634:	b00e      	add	sp, #56	; 0x38
    1636:	bd10      	pop	{r4, pc}
    1638:	20000668 	.word	0x20000668
    163c:	42001c00 	.word	0x42001c00
    1640:	000010cd 	.word	0x000010cd

00001644 <configure_pwm_rising_extint>:
{
    1644:	b510      	push	{r4, lr}
    1646:	b084      	sub	sp, #16
	extint_chan_get_config_defaults(&config_extint_chan);
    1648:	ac01      	add	r4, sp, #4
    164a:	0020      	movs	r0, r4
    164c:	4b08      	ldr	r3, [pc, #32]	; (1670 <configure_pwm_rising_extint+0x2c>)
    164e:	4798      	blx	r3
	config_extint_chan.gpio_pin           = PWM_PIN_EIC;
    1650:	2309      	movs	r3, #9
    1652:	9301      	str	r3, [sp, #4]
	config_extint_chan.gpio_pin_mux       = PWM_PIN_MUX;
    1654:	2390      	movs	r3, #144	; 0x90
    1656:	031b      	lsls	r3, r3, #12
    1658:	6063      	str	r3, [r4, #4]
	config_extint_chan.gpio_pin_pull      = EXTINT_PULL_DOWN;
    165a:	2302      	movs	r3, #2
    165c:	7223      	strb	r3, [r4, #8]
	config_extint_chan.detection_criteria = EXTINT_DETECT_RISING;
    165e:	3b01      	subs	r3, #1
    1660:	72e3      	strb	r3, [r4, #11]
	extint_chan_set_config(PWM_EIC_LINE, &config_extint_chan);
    1662:	0021      	movs	r1, r4
    1664:	2007      	movs	r0, #7
    1666:	4b03      	ldr	r3, [pc, #12]	; (1674 <configure_pwm_rising_extint+0x30>)
    1668:	4798      	blx	r3
}
    166a:	b004      	add	sp, #16
    166c:	bd10      	pop	{r4, pc}
    166e:	46c0      	nop			; (mov r8, r8)
    1670:	00000211 	.word	0x00000211
    1674:	00000225 	.word	0x00000225

00001678 <configure_ext_callback>:


void configure_ext_callback()
{
    1678:	b510      	push	{r4, lr}
	extint_register_callback(pwm_detection_callback,PWM_EIC_LINE,EXTINT_CALLBACK_TYPE_DETECT);
    167a:	2200      	movs	r2, #0
    167c:	2107      	movs	r1, #7
    167e:	4804      	ldr	r0, [pc, #16]	; (1690 <configure_ext_callback+0x18>)
    1680:	4b04      	ldr	r3, [pc, #16]	; (1694 <configure_ext_callback+0x1c>)
    1682:	4798      	blx	r3
	extint_chan_enable_callback(PWM_EIC_LINE,EXTINT_CALLBACK_TYPE_DETECT);
    1684:	2100      	movs	r1, #0
    1686:	2007      	movs	r0, #7
    1688:	4b03      	ldr	r3, [pc, #12]	; (1698 <configure_ext_callback+0x20>)
    168a:	4798      	blx	r3
}
    168c:	bd10      	pop	{r4, pc}
    168e:	46c0      	nop			; (mov r8, r8)
    1690:	00001549 	.word	0x00001549
    1694:	000000ed 	.word	0x000000ed
    1698:	00000119 	.word	0x00000119

0000169c <initialize_find_pwm>:


//Initialize timer and external interrupt
void initialize_find_pwm()
{
    169c:	b510      	push	{r4, lr}

	config_tc2();
    169e:	4b03      	ldr	r3, [pc, #12]	; (16ac <initialize_find_pwm+0x10>)
    16a0:	4798      	blx	r3
	configure_pwm_rising_extint();
    16a2:	4b03      	ldr	r3, [pc, #12]	; (16b0 <initialize_find_pwm+0x14>)
    16a4:	4798      	blx	r3
	configure_ext_callback();
    16a6:	4b03      	ldr	r3, [pc, #12]	; (16b4 <initialize_find_pwm+0x18>)
    16a8:	4798      	blx	r3
	
}  
    16aa:	bd10      	pop	{r4, pc}
    16ac:	000015e1 	.word	0x000015e1
    16b0:	00001645 	.word	0x00001645
    16b4:	00001679 	.word	0x00001679

000016b8 <write_data_encoders>:
 */ 


// Helper function to just execute a simple write
void write_data_encoders(uint8_t *bufferSend, uint8_t length, struct i2c_master_module *const module)
{
    16b8:	b570      	push	{r4, r5, r6, lr}
    16ba:	b084      	sub	sp, #16
    16bc:	0016      	movs	r6, r2
	struct i2c_master_packet packet = {
    16be:	ab01      	add	r3, sp, #4
    16c0:	225e      	movs	r2, #94	; 0x5e
    16c2:	801a      	strh	r2, [r3, #0]
    16c4:	8059      	strh	r1, [r3, #2]
    16c6:	9002      	str	r0, [sp, #8]
    16c8:	2200      	movs	r2, #0
    16ca:	721a      	strb	r2, [r3, #8]
    16cc:	725a      	strb	r2, [r3, #9]
    16ce:	729a      	strb	r2, [r3, #10]
		.ten_bit_address = false,
		.high_speed = false,
		.hs_master_code  = 0x0,
	};
	do {
		error_code = i2c_master_write_packet_wait(module, &packet);
    16d0:	4d04      	ldr	r5, [pc, #16]	; (16e4 <write_data_encoders+0x2c>)
    16d2:	4c05      	ldr	r4, [pc, #20]	; (16e8 <write_data_encoders+0x30>)
    16d4:	a901      	add	r1, sp, #4
    16d6:	0030      	movs	r0, r6
    16d8:	47a8      	blx	r5
    16da:	7020      	strb	r0, [r4, #0]
		
	}
	while (error_code != STATUS_OK);
    16dc:	2800      	cmp	r0, #0
    16de:	d1f9      	bne.n	16d4 <write_data_encoders+0x1c>
	
}
    16e0:	b004      	add	sp, #16
    16e2:	bd70      	pop	{r4, r5, r6, pc}
    16e4:	0000083d 	.word	0x0000083d
    16e8:	20000708 	.word	0x20000708

000016ec <config_I2C_SERCOM2>:

void config_I2C_SERCOM2()
{
    16ec:	b570      	push	{r4, r5, r6, lr}
    16ee:	b08e      	sub	sp, #56	; 0x38
{
	/*Sanity check argument */
	Assert(config);
	config->baud_rate        = I2C_MASTER_BAUD_RATE_100KHZ;
#ifdef FEATURE_I2C_FAST_MODE_PLUS_AND_HIGH_SPEED
	config->baud_rate_high_speed = I2C_MASTER_BAUD_RATE_3400KHZ;
    16f0:	ab01      	add	r3, sp, #4
    16f2:	4a24      	ldr	r2, [pc, #144]	; (1784 <config_I2C_SERCOM2+0x98>)
    16f4:	9202      	str	r2, [sp, #8]
	config->transfer_speed       = I2C_MASTER_SPEED_STANDARD_AND_FAST;
    16f6:	2200      	movs	r2, #0
    16f8:	9203      	str	r2, [sp, #12]
#endif
	config->generator_source = GCLK_GENERATOR_0;
    16fa:	731a      	strb	r2, [r3, #12]
	config->run_in_standby   = false;
    16fc:	761a      	strb	r2, [r3, #24]
	config->start_hold_time  = I2C_MASTER_START_HOLD_TIME_300NS_600NS;
	config->buffer_timeout   = 65535;
	config->unknown_bus_state_timeout = 65535;
    16fe:	2101      	movs	r1, #1
    1700:	4249      	negs	r1, r1
    1702:	8299      	strh	r1, [r3, #20]
	config->pinmux_pad0      = PINMUX_DEFAULT;
    1704:	9208      	str	r2, [sp, #32]
	config->pinmux_pad1      = PINMUX_DEFAULT;
    1706:	9209      	str	r2, [sp, #36]	; 0x24
	config->scl_low_timeout  = false;
    1708:	3125      	adds	r1, #37	; 0x25
    170a:	545a      	strb	r2, [r3, r1]
	config->inactive_timeout = I2C_MASTER_INACTIVE_TIMEOUT_DISABLED;
    170c:	920b      	str	r2, [sp, #44]	; 0x2c
#ifdef FEATURE_I2C_SCL_STRETCH_MODE
	config->scl_stretch_only_after_ack_bit = false;
    170e:	3108      	adds	r1, #8
    1710:	545a      	strb	r2, [r3, r1]
#endif
#ifdef FEATURE_I2C_SCL_EXTEND_TIMEOUT
	config->slave_scl_low_extend_timeout   = false;
    1712:	3101      	adds	r1, #1
    1714:	545a      	strb	r2, [r3, r1]
	config->master_scl_low_extend_timeout  = false;
    1716:	3101      	adds	r1, #1
    1718:	545a      	strb	r2, [r3, r1]
#endif
	/* The typical value is 215ns */
	config->sda_scl_rise_time_ns = 215;
    171a:	32d7      	adds	r2, #215	; 0xd7
    171c:	861a      	strh	r2, [r3, #48]	; 0x30
	struct i2c_master_config config_i2c_master;
	i2c_master_get_config_defaults(&config_i2c_master);
	config_i2c_master.buffer_timeout = 40000;
    171e:	4a1a      	ldr	r2, [pc, #104]	; (1788 <config_I2C_SERCOM2+0x9c>)
    1720:	82da      	strh	r2, [r3, #22]
	// Fast mode Baud rate
	config_i2c_master.baud_rate        = I2C_MASTER_BAUD_RATE_400KHZ;
    1722:	22c8      	movs	r2, #200	; 0xc8
    1724:	0052      	lsls	r2, r2, #1
    1726:	9201      	str	r2, [sp, #4]
	config_i2c_master.start_hold_time  = I2C_MASTER_START_HOLD_TIME_400NS_800NS;
    1728:	22c0      	movs	r2, #192	; 0xc0
    172a:	0392      	lsls	r2, r2, #14
    172c:	9205      	str	r2, [sp, #20]
	/* Initialize and enable device with config. */
	do
	{
		error_code = i2c_master_init(&i2c_master_encoder, ENCODER_SERCOMM_2 , &config_i2c_master);
    172e:	4e17      	ldr	r6, [pc, #92]	; (178c <config_I2C_SERCOM2+0xa0>)
    1730:	4d17      	ldr	r5, [pc, #92]	; (1790 <config_I2C_SERCOM2+0xa4>)
    1732:	4c18      	ldr	r4, [pc, #96]	; (1794 <config_I2C_SERCOM2+0xa8>)
    1734:	aa01      	add	r2, sp, #4
    1736:	4918      	ldr	r1, [pc, #96]	; (1798 <config_I2C_SERCOM2+0xac>)
    1738:	0030      	movs	r0, r6
    173a:	47a8      	blx	r5
    173c:	7020      	strb	r0, [r4, #0]
	}
	while(error_code != STATUS_OK);
    173e:	2800      	cmp	r0, #0
    1740:	d1f8      	bne.n	1734 <config_I2C_SERCOM2+0x48>
{
	/* Sanity check of arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    1742:	4b12      	ldr	r3, [pc, #72]	; (178c <config_I2C_SERCOM2+0xa0>)
    1744:	681c      	ldr	r4, [r3, #0]
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
    1746:	2207      	movs	r2, #7
    1748:	69e3      	ldr	r3, [r4, #28]
	while (i2c_master_is_syncing(module)) {
    174a:	421a      	tst	r2, r3
    174c:	d1fc      	bne.n	1748 <config_I2C_SERCOM2+0x5c>

	/* Wait for module to sync */
	_i2c_master_wait_for_sync(module);

	/* Enable module */
	i2c_module->CTRLA.reg |= SERCOM_I2CM_CTRLA_ENABLE;
    174e:	6823      	ldr	r3, [r4, #0]
    1750:	2202      	movs	r2, #2
    1752:	4313      	orrs	r3, r2
    1754:	6023      	str	r3, [r4, #0]

#if I2C_MASTER_CALLBACK_MODE == true
	/* Enable module interrupts */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    1756:	4d0d      	ldr	r5, [pc, #52]	; (178c <config_I2C_SERCOM2+0xa0>)
    1758:	6828      	ldr	r0, [r5, #0]
    175a:	4b10      	ldr	r3, [pc, #64]	; (179c <config_I2C_SERCOM2+0xb0>)
    175c:	4798      	blx	r3
    175e:	231f      	movs	r3, #31
    1760:	4018      	ands	r0, r3
    1762:	3b1e      	subs	r3, #30
    1764:	4083      	lsls	r3, r0
    1766:	4a0e      	ldr	r2, [pc, #56]	; (17a0 <config_I2C_SERCOM2+0xb4>)
    1768:	6013      	str	r3, [r2, #0]
#endif
	/* Start timeout if bus state is unknown */
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
		timeout_counter++;
		if(timeout_counter >= (module->unknown_bus_state_timeout)) {
    176a:	88e8      	ldrh	r0, [r5, #6]
	uint32_t timeout_counter = 0;
    176c:	2300      	movs	r3, #0
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
    176e:	2110      	movs	r1, #16
    1770:	8b62      	ldrh	r2, [r4, #26]
    1772:	420a      	tst	r2, r1
    1774:	d104      	bne.n	1780 <config_I2C_SERCOM2+0x94>
		timeout_counter++;
    1776:	3301      	adds	r3, #1
		if(timeout_counter >= (module->unknown_bus_state_timeout)) {
    1778:	4283      	cmp	r3, r0
    177a:	d3f9      	bcc.n	1770 <config_I2C_SERCOM2+0x84>
			/* Timeout, force bus state to idle */
			i2c_module->STATUS.reg = SERCOM_I2CM_STATUS_BUSSTATE(1);
    177c:	2310      	movs	r3, #16
    177e:	8363      	strh	r3, [r4, #26]
	i2c_master_enable(&i2c_master_encoder);
}
    1780:	b00e      	add	sp, #56	; 0x38
    1782:	bd70      	pop	{r4, r5, r6, pc}
    1784:	00000d48 	.word	0x00000d48
    1788:	ffff9c40 	.word	0xffff9c40
    178c:	200006e0 	.word	0x200006e0
    1790:	000002cd 	.word	0x000002cd
    1794:	20000708 	.word	0x20000708
    1798:	42000800 	.word	0x42000800
    179c:	0000150d 	.word	0x0000150d
    17a0:	e000e100 	.word	0xe000e100

000017a4 <initialize_encoder>:


void initialize_encoder()
{
    17a4:	b500      	push	{lr}
    17a6:	b083      	sub	sp, #12
	
	unsigned char bufferSend[4];
	// Disable the temperature sensor, Parity test disabled, enable the interrupt, FAST mode
	bufferSend[0] = 0b00000000;
    17a8:	a801      	add	r0, sp, #4
    17aa:	2300      	movs	r3, #0
    17ac:	7003      	strb	r3, [r0, #0]
	bufferSend[1] = 0b00000010;
    17ae:	2202      	movs	r2, #2
    17b0:	7042      	strb	r2, [r0, #1]
	bufferSend[2] = 0b00000000;
    17b2:	7083      	strb	r3, [r0, #2]
	bufferSend[3] = 0b10000000;
    17b4:	3380      	adds	r3, #128	; 0x80
    17b6:	70c3      	strb	r3, [r0, #3]
	//
	write_data_encoders(bufferSend, 4 , &i2c_master_encoder);
    17b8:	4a02      	ldr	r2, [pc, #8]	; (17c4 <initialize_encoder+0x20>)
    17ba:	2104      	movs	r1, #4
    17bc:	4b02      	ldr	r3, [pc, #8]	; (17c8 <initialize_encoder+0x24>)
    17be:	4798      	blx	r3
		
}
    17c0:	b003      	add	sp, #12
    17c2:	bd00      	pop	{pc}
    17c4:	200006e0 	.word	0x200006e0
    17c8:	000016b9 	.word	0x000016b9

000017cc <config_encoder>:

void config_encoder()
{
    17cc:	b510      	push	{r4, lr}
	config_I2C_SERCOM2(); 
    17ce:	4b02      	ldr	r3, [pc, #8]	; (17d8 <config_encoder+0xc>)
    17d0:	4798      	blx	r3
	initialize_encoder();
    17d2:	4b02      	ldr	r3, [pc, #8]	; (17dc <config_encoder+0x10>)
    17d4:	4798      	blx	r3
}
    17d6:	bd10      	pop	{r4, pc}
    17d8:	000016ed 	.word	0x000016ed
    17dc:	000017a5 	.word	0x000017a5

000017e0 <configure_encoder>:
void config_encoder_modules()
{
	config_encoder();
}
void configure_encoder()
{
    17e0:	b510      	push	{r4, lr}
	config_encoder();
    17e2:	4b01      	ldr	r3, [pc, #4]	; (17e8 <configure_encoder+0x8>)
    17e4:	4798      	blx	r3
	config_encoder_modules();
}
    17e6:	bd10      	pop	{r4, pc}
    17e8:	000017cd 	.word	0x000017cd

000017ec <configure_enable_pins>:
	config_tc1();
	config_callbacks_tc1();
}

void configure_enable_pins()
{
    17ec:	b530      	push	{r4, r5, lr}
    17ee:	b083      	sub	sp, #12
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->direction  = PORT_PIN_DIR_INPUT;
	config->input_pull = PORT_PIN_PULL_UP;
    17f0:	ac01      	add	r4, sp, #4
    17f2:	2301      	movs	r3, #1
    17f4:	7063      	strb	r3, [r4, #1]
	config->powersave  = false;
    17f6:	2200      	movs	r2, #0
    17f8:	70a2      	strb	r2, [r4, #2]
	
	struct port_config config_port_pin;
	port_get_config_defaults(&config_port_pin);
	config_port_pin.direction  = PORT_PIN_DIR_OUTPUT;
    17fa:	7023      	strb	r3, [r4, #0]
		
	port_pin_set_config(ENABLE_MOTOR_1, &config_port_pin);
    17fc:	0021      	movs	r1, r4
    17fe:	2019      	movs	r0, #25
    1800:	4d09      	ldr	r5, [pc, #36]	; (1828 <configure_enable_pins+0x3c>)
    1802:	47a8      	blx	r5
	port_pin_set_config(ENABLE_MOTOR_2, &config_port_pin);
    1804:	0021      	movs	r1, r4
    1806:	2018      	movs	r0, #24
    1808:	47a8      	blx	r5
	port_pin_set_config(SLEEP_PIN, &config_port_pin);
    180a:	0021      	movs	r1, r4
    180c:	2008      	movs	r0, #8
    180e:	47a8      	blx	r5
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
    1810:	4b06      	ldr	r3, [pc, #24]	; (182c <configure_enable_pins+0x40>)
    1812:	2280      	movs	r2, #128	; 0x80
    1814:	0492      	lsls	r2, r2, #18
    1816:	619a      	str	r2, [r3, #24]
    1818:	2280      	movs	r2, #128	; 0x80
    181a:	0452      	lsls	r2, r2, #17
    181c:	619a      	str	r2, [r3, #24]
    181e:	2280      	movs	r2, #128	; 0x80
    1820:	0052      	lsls	r2, r2, #1
    1822:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(ENABLE_MOTOR_1,true);
	port_pin_set_output_level(ENABLE_MOTOR_2,true);
	port_pin_set_output_level(SLEEP_PIN,DONT_SLEEP);
	
	
}
    1824:	b003      	add	sp, #12
    1826:	bd30      	pop	{r4, r5, pc}
    1828:	0000029d 	.word	0x0000029d
    182c:	41004400 	.word	0x41004400

00001830 <config_motors>:


void config_motors(void)
{
    1830:	b570      	push	{r4, r5, r6, lr}
    1832:	b0aa      	sub	sp, #168	; 0xa8
	
	struct tcc_config config_tcc;
	tcc_get_config_defaults(&config_tcc, TCC0);
    1834:	4d16      	ldr	r5, [pc, #88]	; (1890 <config_motors+0x60>)
    1836:	ac01      	add	r4, sp, #4
    1838:	0029      	movs	r1, r5
    183a:	0020      	movs	r0, r4
    183c:	4b15      	ldr	r3, [pc, #84]	; (1894 <config_motors+0x64>)
    183e:	4798      	blx	r3
	config_tcc.counter.clock_prescaler = TCC_CLOCK_PRESCALER_DIV2;
    1840:	2201      	movs	r2, #1
    1842:	72e2      	strb	r2, [r4, #11]
	config_tcc.counter.period = 0x00FF;
    1844:	23ff      	movs	r3, #255	; 0xff
    1846:	6063      	str	r3, [r4, #4]
	config_tcc.compare.wave_generation = TCC_WAVE_GENERATION_SINGLE_SLOPE_PWM;
    1848:	3bfd      	subs	r3, #253	; 0xfd
    184a:	7623      	strb	r3, [r4, #24]
	
	
	//
	//
	config_tcc.compare.wave_polarity[MOTOR_CH_1]  = TCC_WAVE_POLARITY_0;
    184c:	2300      	movs	r3, #0
    184e:	7523      	strb	r3, [r4, #20]
	config_tcc.compare.wave_polarity[MOTOR_CH_2]  = TCC_WAVE_POLARITY_0;
    1850:	7563      	strb	r3, [r4, #21]
	
	//
	//
	config_tcc.compare.match[MOTOR_CH_1]			 = 0;
    1852:	61e3      	str	r3, [r4, #28]
	config_tcc.pins.enable_wave_out_pin[MOTOR_WO_1] = true;
    1854:	2198      	movs	r1, #152	; 0x98
    1856:	5462      	strb	r2, [r4, r1]
	
	///
	config_tcc.pins.wave_out_pin[MOTOR_WO_1]        = PIN_PA04F_TCC0_WO0; 
    1858:	3994      	subs	r1, #148	; 0x94
    185a:	65a1      	str	r1, [r4, #88]	; 0x58
	config_tcc.pins.wave_out_pin_mux[MOTOR_WO_1]    = PINMUX_PA04F_TCC0_WO0;
    185c:	490e      	ldr	r1, [pc, #56]	; (1898 <config_motors+0x68>)
    185e:	67a1      	str	r1, [r4, #120]	; 0x78
	
	///
	config_tcc.compare.match[MOTOR_CH_2] = 0;
    1860:	6223      	str	r3, [r4, #32]
	config_tcc.pins.enable_wave_out_pin[MOTOR_WO_2] = true;
    1862:	3399      	adds	r3, #153	; 0x99
    1864:	54e2      	strb	r2, [r4, r3]
	config_tcc.pins.wave_out_pin[MOTOR_WO_2]        = PIN_PA05F_TCC0_WO1; 
    1866:	3b94      	subs	r3, #148	; 0x94
    1868:	65e3      	str	r3, [r4, #92]	; 0x5c
	config_tcc.pins.wave_out_pin_mux[MOTOR_WO_2]    = PINMUX_PA05F_TCC0_WO1; 
    186a:	4b0c      	ldr	r3, [pc, #48]	; (189c <config_motors+0x6c>)
    186c:	67e3      	str	r3, [r4, #124]	; 0x7c
	

	tcc_init(&tcc_instance0, TCC0, &config_tcc);
    186e:	4e0c      	ldr	r6, [pc, #48]	; (18a0 <config_motors+0x70>)
    1870:	0022      	movs	r2, r4
    1872:	0029      	movs	r1, r5
    1874:	0030      	movs	r0, r6
    1876:	4b0b      	ldr	r3, [pc, #44]	; (18a4 <config_motors+0x74>)
    1878:	4798      	blx	r3
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	Tcc *const tcc_module = module_inst->hw;
    187a:	6832      	ldr	r2, [r6, #0]

	while (tcc_module->SYNCBUSY.reg & TCC_SYNCBUSY_ENABLE) {
    187c:	2102      	movs	r1, #2
    187e:	6893      	ldr	r3, [r2, #8]
    1880:	4219      	tst	r1, r3
    1882:	d1fc      	bne.n	187e <config_motors+0x4e>
		/* Wait for sync */
	}

	/* Enable the TCC module */
	tcc_module->CTRLA.reg |= TCC_CTRLA_ENABLE;
    1884:	6813      	ldr	r3, [r2, #0]
    1886:	2102      	movs	r1, #2
    1888:	430b      	orrs	r3, r1
    188a:	6013      	str	r3, [r2, #0]
	tcc_enable(&tcc_instance0);
}
    188c:	b02a      	add	sp, #168	; 0xa8
    188e:	bd70      	pop	{r4, r5, r6, pc}
    1890:	42001400 	.word	0x42001400
    1894:	00000b79 	.word	0x00000b79
    1898:	00040005 	.word	0x00040005
    189c:	00050005 	.word	0x00050005
    18a0:	20000684 	.word	0x20000684
    18a4:	00000cb5 	.word	0x00000cb5

000018a8 <enable_motor>:
{
	configure_enable_pins();
}

void enable_motor()
{
    18a8:	b510      	push	{r4, lr}
	configure_enable_pins();
    18aa:	4b02      	ldr	r3, [pc, #8]	; (18b4 <enable_motor+0xc>)
    18ac:	4798      	blx	r3
	configure_pins();
	config_motors();
    18ae:	4b02      	ldr	r3, [pc, #8]	; (18b8 <enable_motor+0x10>)
    18b0:	4798      	blx	r3
}
    18b2:	bd10      	pop	{r4, pc}
    18b4:	000017ed 	.word	0x000017ed
    18b8:	00001831 	.word	0x00001831

000018bc <set_motor>:

// PWM is on AIN1/AIN2 - PA12 and PA20
void set_motor(uint8_t dir, uint8_t speed)
{
    18bc:	b570      	push	{r4, r5, r6, lr}
    18be:	000c      	movs	r4, r1
	if(dir == 0)
    18c0:	2800      	cmp	r0, #0
    18c2:	d00a      	beq.n	18da <set_motor+0x1e>
		tcc_set_compare_value(&tcc_instance0, MOTOR_CH_1, speed);
		tcc_set_compare_value(&tcc_instance0, MOTOR_CH_2, 0);
	}
	else
	{
		tcc_set_compare_value(&tcc_instance0, MOTOR_CH_1, 0);
    18c4:	4e0a      	ldr	r6, [pc, #40]	; (18f0 <set_motor+0x34>)
    18c6:	2200      	movs	r2, #0
    18c8:	2100      	movs	r1, #0
    18ca:	0030      	movs	r0, r6
    18cc:	4d09      	ldr	r5, [pc, #36]	; (18f4 <set_motor+0x38>)
    18ce:	47a8      	blx	r5
		tcc_set_compare_value(&tcc_instance0, MOTOR_CH_2, speed);	 
    18d0:	0022      	movs	r2, r4
    18d2:	2101      	movs	r1, #1
    18d4:	0030      	movs	r0, r6
    18d6:	47a8      	blx	r5
	}
	
}
    18d8:	bd70      	pop	{r4, r5, r6, pc}
		tcc_set_compare_value(&tcc_instance0, MOTOR_CH_1, speed);
    18da:	4d05      	ldr	r5, [pc, #20]	; (18f0 <set_motor+0x34>)
    18dc:	000a      	movs	r2, r1
    18de:	2100      	movs	r1, #0
    18e0:	0028      	movs	r0, r5
    18e2:	4c04      	ldr	r4, [pc, #16]	; (18f4 <set_motor+0x38>)
    18e4:	47a0      	blx	r4
		tcc_set_compare_value(&tcc_instance0, MOTOR_CH_2, 0);
    18e6:	2200      	movs	r2, #0
    18e8:	2101      	movs	r1, #1
    18ea:	0028      	movs	r0, r5
    18ec:	47a0      	blx	r4
    18ee:	e7f3      	b.n	18d8 <set_motor+0x1c>
    18f0:	20000684 	.word	0x20000684
    18f4:	0000103d 	.word	0x0000103d

000018f8 <find_mode>:
}

*/

int find_mode(uint32_t* input)
{
    18f8:	b5f0      	push	{r4, r5, r6, r7, lr}
    18fa:	46d6      	mov	lr, sl
    18fc:	464f      	mov	r7, r9
    18fe:	4646      	mov	r6, r8
    1900:	b5c0      	push	{r6, r7, lr}
    1902:	b0ae      	sub	sp, #184	; 0xb8
    1904:	4681      	mov	r9, r0
	int temp_max = 0;
	
	volatile static int j=0;
	volatile uint32_t temp_bin[20];
	volatile uint32_t count_bin[20];
	volatile uint32_t test_samples=0;
    1906:	2300      	movs	r3, #0
    1908:	9305      	str	r3, [sp, #20]
	volatile uint32_t max_index=0;
    190a:	9304      	str	r3, [sp, #16]
	volatile uint32_t output= 0;
    190c:	9303      	str	r3, [sp, #12]
	bool create_bin = true;
	
	for(j=0;j<NO_OF_SAMPLES;j++)
    190e:	4a3b      	ldr	r2, [pc, #236]	; (19fc <find_mode+0x104>)
    1910:	6013      	str	r3, [r2, #0]
    1912:	6813      	ldr	r3, [r2, #0]
    1914:	2b04      	cmp	r3, #4
    1916:	dc0f      	bgt.n	1938 <find_mode+0x40>
	{
		temp_bin[j]  = 0;
    1918:	0013      	movs	r3, r2
    191a:	a81a      	add	r0, sp, #104	; 0x68
    191c:	2400      	movs	r4, #0
		count_bin[j] = 0;
    191e:	a906      	add	r1, sp, #24
		temp_bin[j]  = 0;
    1920:	681a      	ldr	r2, [r3, #0]
    1922:	0092      	lsls	r2, r2, #2
    1924:	5014      	str	r4, [r2, r0]
		count_bin[j] = 0;
    1926:	681a      	ldr	r2, [r3, #0]
    1928:	0092      	lsls	r2, r2, #2
    192a:	5054      	str	r4, [r2, r1]
	for(j=0;j<NO_OF_SAMPLES;j++)
    192c:	681a      	ldr	r2, [r3, #0]
    192e:	3201      	adds	r2, #1
    1930:	601a      	str	r2, [r3, #0]
    1932:	681a      	ldr	r2, [r3, #0]
    1934:	2a04      	cmp	r2, #4
    1936:	ddf3      	ble.n	1920 <find_mode+0x28>
{
    1938:	2300      	movs	r3, #0
    193a:	469c      	mov	ip, r3
	}
	
	for(i=0;i<NO_OF_SAMPLES;i++)
	{
		for(j=0;j<test_samples;j++)
    193c:	4b2f      	ldr	r3, [pc, #188]	; (19fc <find_mode+0x104>)
    193e:	4698      	mov	r8, r3
		{
			if(input[i] == temp_bin[j])
    1940:	001c      	movs	r4, r3
			{
				create_bin = false;
				count_bin[j] = count_bin[j] + 1;
    1942:	0018      	movs	r0, r3
    1944:	ad06      	add	r5, sp, #24
		for(j=0;j<test_samples;j++)
    1946:	001a      	movs	r2, r3
    1948:	e01e      	b.n	1988 <find_mode+0x90>
    194a:	6813      	ldr	r3, [r2, #0]
    194c:	3301      	adds	r3, #1
    194e:	6013      	str	r3, [r2, #0]
    1950:	6816      	ldr	r6, [r2, #0]
    1952:	9b05      	ldr	r3, [sp, #20]
    1954:	429e      	cmp	r6, r3
    1956:	d20e      	bcs.n	1976 <find_mode+0x7e>
			if(input[i] == temp_bin[j])
    1958:	6823      	ldr	r3, [r4, #0]
    195a:	009b      	lsls	r3, r3, #2
    195c:	585b      	ldr	r3, [r3, r1]
    195e:	429f      	cmp	r7, r3
    1960:	d1f3      	bne.n	194a <find_mode+0x52>
				count_bin[j] = count_bin[j] + 1;
    1962:	6803      	ldr	r3, [r0, #0]
    1964:	6806      	ldr	r6, [r0, #0]
    1966:	00b6      	lsls	r6, r6, #2
    1968:	5976      	ldr	r6, [r6, r5]
    196a:	3601      	adds	r6, #1
    196c:	009b      	lsls	r3, r3, #2
    196e:	515e      	str	r6, [r3, r5]
				create_bin = false;
    1970:	2300      	movs	r3, #0
    1972:	9301      	str	r3, [sp, #4]
    1974:	e7e9      	b.n	194a <find_mode+0x52>
			}
		}
		if(create_bin == true)
    1976:	9b01      	ldr	r3, [sp, #4]
    1978:	2b00      	cmp	r3, #0
    197a:	d114      	bne.n	19a6 <find_mode+0xae>
	for(i=0;i<NO_OF_SAMPLES;i++)
    197c:	2301      	movs	r3, #1
    197e:	469a      	mov	sl, r3
    1980:	44d4      	add	ip, sl
    1982:	4663      	mov	r3, ip
    1984:	2b05      	cmp	r3, #5
    1986:	d01a      	beq.n	19be <find_mode+0xc6>
		for(j=0;j<test_samples;j++)
    1988:	4643      	mov	r3, r8
    198a:	2100      	movs	r1, #0
    198c:	6019      	str	r1, [r3, #0]
    198e:	6819      	ldr	r1, [r3, #0]
    1990:	9b05      	ldr	r3, [sp, #20]
    1992:	4299      	cmp	r1, r3
    1994:	d207      	bcs.n	19a6 <find_mode+0xae>
			if(input[i] == temp_bin[j])
    1996:	4663      	mov	r3, ip
    1998:	009b      	lsls	r3, r3, #2
    199a:	4649      	mov	r1, r9
    199c:	58cf      	ldr	r7, [r1, r3]
    199e:	2301      	movs	r3, #1
    19a0:	9301      	str	r3, [sp, #4]
    19a2:	a91a      	add	r1, sp, #104	; 0x68
    19a4:	e7d8      	b.n	1958 <find_mode+0x60>
		{
			temp_bin[i] = input[test_samples] ;
    19a6:	9b05      	ldr	r3, [sp, #20]
    19a8:	009b      	lsls	r3, r3, #2
    19aa:	4649      	mov	r1, r9
    19ac:	585e      	ldr	r6, [r3, r1]
    19ae:	4663      	mov	r3, ip
    19b0:	009b      	lsls	r3, r3, #2
    19b2:	a91a      	add	r1, sp, #104	; 0x68
    19b4:	505e      	str	r6, [r3, r1]
			test_samples++;
    19b6:	9b05      	ldr	r3, [sp, #20]
    19b8:	3301      	adds	r3, #1
    19ba:	9305      	str	r3, [sp, #20]
    19bc:	e7de      	b.n	197c <find_mode+0x84>
		}
		create_bin = true;
	}
	
	for(k=0;k<test_samples;k++)
    19be:	9b05      	ldr	r3, [sp, #20]
    19c0:	2b00      	cmp	r3, #0
    19c2:	d00f      	beq.n	19e4 <find_mode+0xec>
    19c4:	2000      	movs	r0, #0
    19c6:	2300      	movs	r3, #0
	{
		if( count_bin[k] >= temp_max)
    19c8:	a906      	add	r1, sp, #24
    19ca:	e003      	b.n	19d4 <find_mode+0xdc>
	for(k=0;k<test_samples;k++)
    19cc:	3301      	adds	r3, #1
    19ce:	9a05      	ldr	r2, [sp, #20]
    19d0:	4293      	cmp	r3, r2
    19d2:	d207      	bcs.n	19e4 <find_mode+0xec>
		if( count_bin[k] >= temp_max)
    19d4:	009a      	lsls	r2, r3, #2
    19d6:	5852      	ldr	r2, [r2, r1]
    19d8:	4282      	cmp	r2, r0
    19da:	d3f7      	bcc.n	19cc <find_mode+0xd4>
		{
			max_index = k;
    19dc:	9304      	str	r3, [sp, #16]
			temp_max  =  count_bin[k];
    19de:	009a      	lsls	r2, r3, #2
    19e0:	5850      	ldr	r0, [r2, r1]
    19e2:	e7f3      	b.n	19cc <find_mode+0xd4>
		}
	}
	output = temp_bin[max_index];
    19e4:	9b04      	ldr	r3, [sp, #16]
    19e6:	009b      	lsls	r3, r3, #2
    19e8:	aa1a      	add	r2, sp, #104	; 0x68
    19ea:	589b      	ldr	r3, [r3, r2]
    19ec:	9303      	str	r3, [sp, #12]
	return output;
    19ee:	9803      	ldr	r0, [sp, #12]
}
    19f0:	b02e      	add	sp, #184	; 0xb8
    19f2:	bc1c      	pop	{r2, r3, r4}
    19f4:	4690      	mov	r8, r2
    19f6:	4699      	mov	r9, r3
    19f8:	46a2      	mov	sl, r4
    19fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
    19fc:	20000154 	.word	0x20000154

00001a00 <set_motion>:
#define MIN_SPEED  35
#define MAX_PARTION 560
#define HALF_PARTION 280

void set_motion(uint32_t position,uint32_t pwm_value)
{
    1a00:	b510      	push	{r4, lr}
	
	//volatile static uint16_t verify_motion[500];
	//volatile static uint16_t verify_count=0;
	
	
	if(position > pwm_value)
    1a02:	4288      	cmp	r0, r1
    1a04:	d920      	bls.n	1a48 <set_motion+0x48>
	{
		if(abs(position - pwm_value)> HALF_PARTION)
    1a06:	1a40      	subs	r0, r0, r1
    1a08:	17c3      	asrs	r3, r0, #31
    1a0a:	18c0      	adds	r0, r0, r3
    1a0c:	4058      	eors	r0, r3
    1a0e:	238c      	movs	r3, #140	; 0x8c
    1a10:	005b      	lsls	r3, r3, #1
			direction_motion = CLOCKWISE;
		}
		else
		{
			min_diff =  abs(position - pwm_value);
			direction_motion = ANTI_CLOCKWISE;
    1a12:	2401      	movs	r4, #1
		if(abs(position - pwm_value)> HALF_PARTION)
    1a14:	4298      	cmp	r0, r3
    1a16:	dd03      	ble.n	1a20 <set_motion+0x20>
			min_diff =  MAX_PARTION - abs(position - pwm_value) ;
    1a18:	218c      	movs	r1, #140	; 0x8c
    1a1a:	0089      	lsls	r1, r1, #2
    1a1c:	1a08      	subs	r0, r1, r0
			direction_motion = CLOCKWISE;
    1a1e:	2400      	movs	r4, #0
		
	}
	
	
	
	if(min_diff > 50)
    1a20:	2832      	cmp	r0, #50	; 0x32
    1a22:	d81f      	bhi.n	1a64 <set_motion+0x64>
	{
		set_motor(direction_motion,MAX_SPEED);
	}
	else
	{	
		speed = (min_diff * MAX_SPEED)/ HALF_PARTION ; 
    1a24:	0081      	lsls	r1, r0, #2
    1a26:	1808      	adds	r0, r1, r0
    1a28:	0100      	lsls	r0, r0, #4
    1a2a:	218c      	movs	r1, #140	; 0x8c
    1a2c:	0049      	lsls	r1, r1, #1
    1a2e:	4b10      	ldr	r3, [pc, #64]	; (1a70 <set_motion+0x70>)
    1a30:	4798      	blx	r3
    1a32:	2823      	cmp	r0, #35	; 0x23
    1a34:	d200      	bcs.n	1a38 <set_motion+0x38>
    1a36:	2023      	movs	r0, #35	; 0x23
		}
		else if(speed < MIN_SPEED)
		{
			speed = MIN_SPEED;
		}
		set_motor(direction_motion,speed);
    1a38:	2850      	cmp	r0, #80	; 0x50
    1a3a:	d900      	bls.n	1a3e <set_motion+0x3e>
    1a3c:	2050      	movs	r0, #80	; 0x50
    1a3e:	b2c1      	uxtb	r1, r0
    1a40:	0020      	movs	r0, r4
    1a42:	4b0c      	ldr	r3, [pc, #48]	; (1a74 <set_motion+0x74>)
    1a44:	4798      	blx	r3
	//if(verify_count == 499 )
	//{
	//	verify_count = 0;
	//}
	
}
    1a46:	bd10      	pop	{r4, pc}
		if(abs(position - pwm_value)> HALF_PARTION)
    1a48:	1a40      	subs	r0, r0, r1
    1a4a:	17c3      	asrs	r3, r0, #31
    1a4c:	18c0      	adds	r0, r0, r3
    1a4e:	4058      	eors	r0, r3
    1a50:	238c      	movs	r3, #140	; 0x8c
    1a52:	005b      	lsls	r3, r3, #1
			direction_motion = CLOCKWISE;
    1a54:	2400      	movs	r4, #0
		if(abs(position - pwm_value)> HALF_PARTION)
    1a56:	4298      	cmp	r0, r3
    1a58:	dde2      	ble.n	1a20 <set_motion+0x20>
			min_diff =  MAX_PARTION - abs(position - pwm_value) ;
    1a5a:	218c      	movs	r1, #140	; 0x8c
    1a5c:	0089      	lsls	r1, r1, #2
    1a5e:	1a08      	subs	r0, r1, r0
			direction_motion = ANTI_CLOCKWISE;
    1a60:	2401      	movs	r4, #1
    1a62:	e7dd      	b.n	1a20 <set_motion+0x20>
		set_motor(direction_motion,MAX_SPEED);
    1a64:	2150      	movs	r1, #80	; 0x50
    1a66:	0020      	movs	r0, r4
    1a68:	4b02      	ldr	r3, [pc, #8]	; (1a74 <set_motion+0x74>)
    1a6a:	4798      	blx	r3
    1a6c:	e7eb      	b.n	1a46 <set_motion+0x46>
    1a6e:	46c0      	nop			; (mov r8, r8)
    1a70:	00002579 	.word	0x00002579
    1a74:	000018bd 	.word	0x000018bd

00001a78 <convert2degree>:



int  convert2degree(volatile int x , volatile int y)
{
    1a78:	b082      	sub	sp, #8
    1a7a:	9001      	str	r0, [sp, #4]
    1a7c:	9100      	str	r1, [sp, #0]
	volatile static int pos_x[10];
	static int count = 0;
	//count++;
	if(x >= 0  && y < 0 )
    1a7e:	9b01      	ldr	r3, [sp, #4]
    1a80:	2b00      	cmp	r3, #0
    1a82:	db02      	blt.n	1a8a <convert2degree+0x12>
    1a84:	9b00      	ldr	r3, [sp, #0]
    1a86:	2b00      	cmp	r3, #0
    1a88:	db0f      	blt.n	1aaa <convert2degree+0x32>
	{
	//1st Quad
		pos_x[count] =  x ;	
	}
	
	else if(x >= 0  && y >= 0 )
    1a8a:	9b01      	ldr	r3, [sp, #4]
    1a8c:	2b00      	cmp	r3, #0
    1a8e:	db10      	blt.n	1ab2 <convert2degree+0x3a>
    1a90:	9b00      	ldr	r3, [sp, #0]
    1a92:	2b00      	cmp	r3, #0
    1a94:	db0d      	blt.n	1ab2 <convert2degree+0x3a>
	{
	//2nd Quad
		pos_x[count] = 2*X_POS_LIMIT - x;
    1a96:	9a01      	ldr	r2, [sp, #4]
    1a98:	238f      	movs	r3, #143	; 0x8f
    1a9a:	005b      	lsls	r3, r3, #1
    1a9c:	1a9b      	subs	r3, r3, r2
    1a9e:	4a11      	ldr	r2, [pc, #68]	; (1ae4 <convert2degree+0x6c>)
    1aa0:	6013      	str	r3, [r2, #0]
	//if(count == 5)
	//{
	//	count = 0;
		//set_motor(0,200) ;
	//}
	return pos_x[count];
    1aa2:	4b10      	ldr	r3, [pc, #64]	; (1ae4 <convert2degree+0x6c>)
    1aa4:	6818      	ldr	r0, [r3, #0]
	
}
    1aa6:	b002      	add	sp, #8
    1aa8:	4770      	bx	lr
		pos_x[count] =  x ;	
    1aaa:	9a01      	ldr	r2, [sp, #4]
    1aac:	4b0d      	ldr	r3, [pc, #52]	; (1ae4 <convert2degree+0x6c>)
    1aae:	601a      	str	r2, [r3, #0]
    1ab0:	e7f7      	b.n	1aa2 <convert2degree+0x2a>
	else if(x< 0 && y>=0)
    1ab2:	9b01      	ldr	r3, [sp, #4]
    1ab4:	2b00      	cmp	r3, #0
    1ab6:	db09      	blt.n	1acc <convert2degree+0x54>
		pos_x[count] = 4*X_POS_LIMIT - abs(x);
    1ab8:	9a01      	ldr	r2, [sp, #4]
    1aba:	17d3      	asrs	r3, r2, #31
    1abc:	18d2      	adds	r2, r2, r3
    1abe:	405a      	eors	r2, r3
    1ac0:	238f      	movs	r3, #143	; 0x8f
    1ac2:	009b      	lsls	r3, r3, #2
    1ac4:	1a9b      	subs	r3, r3, r2
    1ac6:	4a07      	ldr	r2, [pc, #28]	; (1ae4 <convert2degree+0x6c>)
    1ac8:	6013      	str	r3, [r2, #0]
    1aca:	e7ea      	b.n	1aa2 <convert2degree+0x2a>
	else if(x< 0 && y>=0)
    1acc:	9b00      	ldr	r3, [sp, #0]
    1ace:	2b00      	cmp	r3, #0
    1ad0:	dbf2      	blt.n	1ab8 <convert2degree+0x40>
		pos_x[count] = 2*X_POS_LIMIT + abs(x);
    1ad2:	9b01      	ldr	r3, [sp, #4]
    1ad4:	17da      	asrs	r2, r3, #31
    1ad6:	189b      	adds	r3, r3, r2
    1ad8:	4053      	eors	r3, r2
    1ada:	331f      	adds	r3, #31
    1adc:	33ff      	adds	r3, #255	; 0xff
    1ade:	4a01      	ldr	r2, [pc, #4]	; (1ae4 <convert2degree+0x6c>)
    1ae0:	6013      	str	r3, [r2, #0]
    1ae2:	e7de      	b.n	1aa2 <convert2degree+0x2a>
    1ae4:	20000158 	.word	0x20000158

00001ae8 <check>:


//Check
void check(uint32_t pwm_value)
{
    1ae8:	b5f0      	push	{r4, r5, r6, r7, lr}
    1aea:	b083      	sub	sp, #12
    1aec:	9001      	str	r0, [sp, #4]
	volatile static int position=0;
	static bool initialization = false;
	
	bool direction_motion = true;
	
	temp_x =  x_left_a[0];
    1aee:	4b66      	ldr	r3, [pc, #408]	; (1c88 <check+0x1a0>)
    1af0:	2700      	movs	r7, #0
    1af2:	5fdf      	ldrsh	r7, [r3, r7]
	temp_y =  y_left_a[0];
    1af4:	4b65      	ldr	r3, [pc, #404]	; (1c8c <check+0x1a4>)
    1af6:	2600      	movs	r6, #0
    1af8:	5f9e      	ldrsh	r6, [r3, r6]
    1afa:	2308      	movs	r3, #8
	//if(filter_enable == true)
	//{
		//filter_enable = false;
		for(i=NO_OF_SAMPLES-1;i>=1;i--)
		{
			storage_array_x[i] = storage_array_x[i-1];	
    1afc:	4864      	ldr	r0, [pc, #400]	; (1c90 <check+0x1a8>)
			storage_array_y[i] = storage_array_y[i-1];	
    1afe:	4965      	ldr	r1, [pc, #404]	; (1c94 <check+0x1ac>)
			storage_array_x[i] = storage_array_x[i-1];	
    1b00:	1e9a      	subs	r2, r3, #2
    1b02:	5e85      	ldrsh	r5, [r0, r2]
    1b04:	521d      	strh	r5, [r3, r0]
			storage_array_y[i] = storage_array_y[i-1];	
    1b06:	5e8d      	ldrsh	r5, [r1, r2]
    1b08:	525d      	strh	r5, [r3, r1]
    1b0a:	1e13      	subs	r3, r2, #0
		for(i=NO_OF_SAMPLES-1;i>=1;i--)
    1b0c:	d1f8      	bne.n	1b00 <check+0x18>
		}
		if(initialization == true)
    1b0e:	4b62      	ldr	r3, [pc, #392]	; (1c98 <check+0x1b0>)
    1b10:	781b      	ldrb	r3, [r3, #0]
    1b12:	2b00      	cmp	r3, #0
    1b14:	d01e      	beq.n	1b54 <check+0x6c>
		{
			if(abs(abs(temp_x) - abs(storage_array_x[0])) < MARGIN)
    1b16:	17fa      	asrs	r2, r7, #31
    1b18:	18bb      	adds	r3, r7, r2
    1b1a:	4053      	eors	r3, r2
    1b1c:	4a5c      	ldr	r2, [pc, #368]	; (1c90 <check+0x1a8>)
    1b1e:	2100      	movs	r1, #0
    1b20:	5e52      	ldrsh	r2, [r2, r1]
    1b22:	17d1      	asrs	r1, r2, #31
    1b24:	1852      	adds	r2, r2, r1
    1b26:	404a      	eors	r2, r1
    1b28:	1a9b      	subs	r3, r3, r2
    1b2a:	3309      	adds	r3, #9
    1b2c:	2b12      	cmp	r3, #18
    1b2e:	d801      	bhi.n	1b34 <check+0x4c>
			{
					storage_array_x[0] = temp_x ; 
    1b30:	4b57      	ldr	r3, [pc, #348]	; (1c90 <check+0x1a8>)
    1b32:	801f      	strh	r7, [r3, #0]
			}
			if(abs(abs(temp_y) - abs(storage_array_y[0])) < MARGIN)
    1b34:	17f2      	asrs	r2, r6, #31
    1b36:	18b3      	adds	r3, r6, r2
    1b38:	4053      	eors	r3, r2
    1b3a:	4a56      	ldr	r2, [pc, #344]	; (1c94 <check+0x1ac>)
    1b3c:	2100      	movs	r1, #0
    1b3e:	5e52      	ldrsh	r2, [r2, r1]
    1b40:	17d1      	asrs	r1, r2, #31
    1b42:	1852      	adds	r2, r2, r1
    1b44:	404a      	eors	r2, r1
    1b46:	1a9b      	subs	r3, r3, r2
    1b48:	3309      	adds	r3, #9
    1b4a:	2b12      	cmp	r3, #18
    1b4c:	d806      	bhi.n	1b5c <check+0x74>
			{
				storage_array_y[0] = temp_y ;
    1b4e:	4b51      	ldr	r3, [pc, #324]	; (1c94 <check+0x1ac>)
    1b50:	801e      	strh	r6, [r3, #0]
    1b52:	e003      	b.n	1b5c <check+0x74>
			}
		}
		else
		{
			storage_array_x[0] = temp_x ; 
    1b54:	4b4e      	ldr	r3, [pc, #312]	; (1c90 <check+0x1a8>)
    1b56:	801f      	strh	r7, [r3, #0]
			storage_array_y[0] = temp_y ; 
    1b58:	4b4e      	ldr	r3, [pc, #312]	; (1c94 <check+0x1ac>)
    1b5a:	801e      	strh	r6, [r3, #0]
		}
		
		avg_x[count_i] = (storage_array_x[4]*10 + storage_array_x[3]*15 + storage_array_x[2]*20 + storage_array_x[1]*25 + storage_array_x[0]*30)/100;
    1b5c:	4b4f      	ldr	r3, [pc, #316]	; (1c9c <check+0x1b4>)
    1b5e:	681d      	ldr	r5, [r3, #0]
    1b60:	4a4b      	ldr	r2, [pc, #300]	; (1c90 <check+0x1a8>)
    1b62:	2108      	movs	r1, #8
    1b64:	5e53      	ldrsh	r3, [r2, r1]
    1b66:	0098      	lsls	r0, r3, #2
    1b68:	18c0      	adds	r0, r0, r3
    1b6a:	0040      	lsls	r0, r0, #1
    1b6c:	2306      	movs	r3, #6
    1b6e:	5ed1      	ldrsh	r1, [r2, r3]
    1b70:	010b      	lsls	r3, r1, #4
    1b72:	1a5b      	subs	r3, r3, r1
    1b74:	18c0      	adds	r0, r0, r3
    1b76:	2304      	movs	r3, #4
    1b78:	5ed1      	ldrsh	r1, [r2, r3]
    1b7a:	008b      	lsls	r3, r1, #2
    1b7c:	185b      	adds	r3, r3, r1
    1b7e:	009b      	lsls	r3, r3, #2
    1b80:	18c0      	adds	r0, r0, r3
    1b82:	2302      	movs	r3, #2
    1b84:	5ed1      	ldrsh	r1, [r2, r3]
    1b86:	008b      	lsls	r3, r1, #2
    1b88:	185b      	adds	r3, r3, r1
    1b8a:	0099      	lsls	r1, r3, #2
    1b8c:	185b      	adds	r3, r3, r1
    1b8e:	18c0      	adds	r0, r0, r3
    1b90:	2300      	movs	r3, #0
    1b92:	5ed2      	ldrsh	r2, [r2, r3]
    1b94:	0113      	lsls	r3, r2, #4
    1b96:	1a9b      	subs	r3, r3, r2
    1b98:	005b      	lsls	r3, r3, #1
    1b9a:	18c0      	adds	r0, r0, r3
    1b9c:	4f40      	ldr	r7, [pc, #256]	; (1ca0 <check+0x1b8>)
    1b9e:	2164      	movs	r1, #100	; 0x64
    1ba0:	47b8      	blx	r7
    1ba2:	00ae      	lsls	r6, r5, #2
    1ba4:	4b3f      	ldr	r3, [pc, #252]	; (1ca4 <check+0x1bc>)
    1ba6:	50f0      	str	r0, [r6, r3]
		//count_i++;
		avg_y[count_i] = (storage_array_y[4]*10 + storage_array_y[3]*15 + storage_array_y[2]*20 + storage_array_y[1]*25 + storage_array_y[0]*30)/100;
    1ba8:	4a3a      	ldr	r2, [pc, #232]	; (1c94 <check+0x1ac>)
    1baa:	2108      	movs	r1, #8
    1bac:	5e53      	ldrsh	r3, [r2, r1]
    1bae:	0098      	lsls	r0, r3, #2
    1bb0:	18c0      	adds	r0, r0, r3
    1bb2:	0040      	lsls	r0, r0, #1
    1bb4:	2306      	movs	r3, #6
    1bb6:	5ed1      	ldrsh	r1, [r2, r3]
    1bb8:	010b      	lsls	r3, r1, #4
    1bba:	1a5b      	subs	r3, r3, r1
    1bbc:	18c0      	adds	r0, r0, r3
    1bbe:	2304      	movs	r3, #4
    1bc0:	5ed1      	ldrsh	r1, [r2, r3]
    1bc2:	008b      	lsls	r3, r1, #2
    1bc4:	185b      	adds	r3, r3, r1
    1bc6:	009b      	lsls	r3, r3, #2
    1bc8:	18c0      	adds	r0, r0, r3
    1bca:	2302      	movs	r3, #2
    1bcc:	5ed1      	ldrsh	r1, [r2, r3]
    1bce:	008b      	lsls	r3, r1, #2
    1bd0:	185b      	adds	r3, r3, r1
    1bd2:	0099      	lsls	r1, r3, #2
    1bd4:	185b      	adds	r3, r3, r1
    1bd6:	18c0      	adds	r0, r0, r3
    1bd8:	2300      	movs	r3, #0
    1bda:	5ed2      	ldrsh	r2, [r2, r3]
    1bdc:	0113      	lsls	r3, r2, #4
    1bde:	1a9b      	subs	r3, r3, r2
    1be0:	005b      	lsls	r3, r3, #1
    1be2:	18c0      	adds	r0, r0, r3
    1be4:	2164      	movs	r1, #100	; 0x64
    1be6:	47b8      	blx	r7
    1be8:	4b2f      	ldr	r3, [pc, #188]	; (1ca8 <check+0x1c0>)
    1bea:	50f0      	str	r0, [r6, r3]
		
		
		
		if(initialization == true)
    1bec:	4b2a      	ldr	r3, [pc, #168]	; (1c98 <check+0x1b0>)
    1bee:	781b      	ldrb	r3, [r3, #0]
    1bf0:	2b00      	cmp	r3, #0
    1bf2:	d030      	beq.n	1c56 <check+0x16e>
		{
			 position = convert2degree(avg_x[count_i],avg_y[count_i]);
    1bf4:	4b2b      	ldr	r3, [pc, #172]	; (1ca4 <check+0x1bc>)
    1bf6:	58f0      	ldr	r0, [r6, r3]
    1bf8:	4b2b      	ldr	r3, [pc, #172]	; (1ca8 <check+0x1c0>)
    1bfa:	58f1      	ldr	r1, [r6, r3]
    1bfc:	4b2b      	ldr	r3, [pc, #172]	; (1cac <check+0x1c4>)
    1bfe:	4798      	blx	r3
    1c00:	4b2b      	ldr	r3, [pc, #172]	; (1cb0 <check+0x1c8>)
    1c02:	6018      	str	r0, [r3, #0]
			 //count_i++;
			 if(abs(position-pwm_value) < 2)
    1c04:	681b      	ldr	r3, [r3, #0]
    1c06:	9a01      	ldr	r2, [sp, #4]
    1c08:	1a9b      	subs	r3, r3, r2
    1c0a:	17da      	asrs	r2, r3, #31
    1c0c:	189b      	adds	r3, r3, r2
    1c0e:	4053      	eors	r3, r2
    1c10:	2b01      	cmp	r3, #1
    1c12:	dd18      	ble.n	1c46 <check+0x15e>
				 //initialization = false;
				 set_motor(0,0);			
			 }
			 else
			 {
				set_motion(position,pwm_value);
    1c14:	4b26      	ldr	r3, [pc, #152]	; (1cb0 <check+0x1c8>)
    1c16:	6818      	ldr	r0, [r3, #0]
    1c18:	9901      	ldr	r1, [sp, #4]
    1c1a:	4b26      	ldr	r3, [pc, #152]	; (1cb4 <check+0x1cc>)
    1c1c:	4798      	blx	r3
				//}
			}
			
			
		}
		verify_motion[verify_count] = position;
    1c1e:	4a26      	ldr	r2, [pc, #152]	; (1cb8 <check+0x1d0>)
    1c20:	8813      	ldrh	r3, [r2, #0]
    1c22:	4923      	ldr	r1, [pc, #140]	; (1cb0 <check+0x1c8>)
    1c24:	6809      	ldr	r1, [r1, #0]
    1c26:	b289      	uxth	r1, r1
    1c28:	005b      	lsls	r3, r3, #1
    1c2a:	4824      	ldr	r0, [pc, #144]	; (1cbc <check+0x1d4>)
    1c2c:	5219      	strh	r1, [r3, r0]
		verify_count++;
    1c2e:	8813      	ldrh	r3, [r2, #0]
    1c30:	3301      	adds	r3, #1
    1c32:	b29b      	uxth	r3, r3
    1c34:	8013      	strh	r3, [r2, #0]
		
		if(verify_count == 499 )
    1c36:	8813      	ldrh	r3, [r2, #0]
    1c38:	b29b      	uxth	r3, r3
    1c3a:	22f4      	movs	r2, #244	; 0xf4
    1c3c:	32ff      	adds	r2, #255	; 0xff
    1c3e:	4293      	cmp	r3, r2
    1c40:	d01e      	beq.n	1c80 <check+0x198>
			verify_count = 0;
		}
		
		
	//}
}
    1c42:	b003      	add	sp, #12
    1c44:	bdf0      	pop	{r4, r5, r6, r7, pc}
				 stop_flag = true;
    1c46:	2201      	movs	r2, #1
    1c48:	4b1d      	ldr	r3, [pc, #116]	; (1cc0 <check+0x1d8>)
    1c4a:	601a      	str	r2, [r3, #0]
				 set_motor(0,0);			
    1c4c:	2100      	movs	r1, #0
    1c4e:	2000      	movs	r0, #0
    1c50:	4b1c      	ldr	r3, [pc, #112]	; (1cc4 <check+0x1dc>)
    1c52:	4798      	blx	r3
    1c54:	e7e3      	b.n	1c1e <check+0x136>
			position = convert2degree(avg_x[count_i],avg_y[count_i]);
    1c56:	00ab      	lsls	r3, r5, #2
    1c58:	4a12      	ldr	r2, [pc, #72]	; (1ca4 <check+0x1bc>)
    1c5a:	5898      	ldr	r0, [r3, r2]
    1c5c:	4a12      	ldr	r2, [pc, #72]	; (1ca8 <check+0x1c0>)
    1c5e:	5899      	ldr	r1, [r3, r2]
    1c60:	4b12      	ldr	r3, [pc, #72]	; (1cac <check+0x1c4>)
    1c62:	4798      	blx	r3
    1c64:	4b12      	ldr	r3, [pc, #72]	; (1cb0 <check+0x1c8>)
    1c66:	6018      	str	r0, [r3, #0]
			count_i++;
    1c68:	3501      	adds	r5, #1
    1c6a:	4b0c      	ldr	r3, [pc, #48]	; (1c9c <check+0x1b4>)
    1c6c:	601d      	str	r5, [r3, #0]
			if(count_i == 6 )
    1c6e:	2d06      	cmp	r5, #6
    1c70:	d1d5      	bne.n	1c1e <check+0x136>
				initialization = true;
    1c72:	2201      	movs	r2, #1
    1c74:	4b08      	ldr	r3, [pc, #32]	; (1c98 <check+0x1b0>)
    1c76:	701a      	strb	r2, [r3, #0]
				count_i = 0;
    1c78:	2200      	movs	r2, #0
    1c7a:	4b08      	ldr	r3, [pc, #32]	; (1c9c <check+0x1b4>)
    1c7c:	601a      	str	r2, [r3, #0]
    1c7e:	e7ce      	b.n	1c1e <check+0x136>
			verify_count = 0;
    1c80:	2200      	movs	r2, #0
    1c82:	4b0d      	ldr	r3, [pc, #52]	; (1cb8 <check+0x1d0>)
    1c84:	801a      	strh	r2, [r3, #0]
}
    1c86:	e7dc      	b.n	1c42 <check+0x15a>
    1c88:	20000734 	.word	0x20000734
    1c8c:	2000075c 	.word	0x2000075c
    1c90:	200001d0 	.word	0x200001d0
    1c94:	200001e4 	.word	0x200001e4
    1c98:	20000150 	.word	0x20000150
    1c9c:	20000148 	.word	0x20000148
    1ca0:	0000268d 	.word	0x0000268d
    1ca4:	20000030 	.word	0x20000030
    1ca8:	200000bc 	.word	0x200000bc
    1cac:	00001a79 	.word	0x00001a79
    1cb0:	20000180 	.word	0x20000180
    1cb4:	00001a01 	.word	0x00001a01
    1cb8:	200001fc 	.word	0x200001fc
    1cbc:	20000200 	.word	0x20000200
    1cc0:	200001cc 	.word	0x200001cc
    1cc4:	000018bd 	.word	0x000018bd

00001cc8 <check_pwm>:

uint32_t check_pwm()
{
    1cc8:	b510      	push	{r4, lr}
	static uint32_t present_mode= 0;
	//static uint32_t previous_mode= 0;
	if(pwm_available == true)
    1cca:	4b08      	ldr	r3, [pc, #32]	; (1cec <check_pwm+0x24>)
    1ccc:	781b      	ldrb	r3, [r3, #0]
    1cce:	2b00      	cmp	r3, #0
    1cd0:	d102      	bne.n	1cd8 <check_pwm+0x10>
		pwm_available = false;
		present_mode = find_mode(pwm_rawvalue);
		//previous_mode = present_mode;
	}
	
	return present_mode;
    1cd2:	4b07      	ldr	r3, [pc, #28]	; (1cf0 <check_pwm+0x28>)
    1cd4:	6818      	ldr	r0, [r3, #0]
}
    1cd6:	bd10      	pop	{r4, pc}
		pwm_available = false;
    1cd8:	2200      	movs	r2, #0
    1cda:	4b04      	ldr	r3, [pc, #16]	; (1cec <check_pwm+0x24>)
    1cdc:	701a      	strb	r2, [r3, #0]
		present_mode = find_mode(pwm_rawvalue);
    1cde:	4805      	ldr	r0, [pc, #20]	; (1cf4 <check_pwm+0x2c>)
    1ce0:	4b05      	ldr	r3, [pc, #20]	; (1cf8 <check_pwm+0x30>)
    1ce2:	4798      	blx	r3
    1ce4:	4b02      	ldr	r3, [pc, #8]	; (1cf0 <check_pwm+0x28>)
    1ce6:	6018      	str	r0, [r3, #0]
    1ce8:	e7f3      	b.n	1cd2 <check_pwm+0xa>
    1cea:	46c0      	nop			; (mov r8, r8)
    1cec:	2000018c 	.word	0x2000018c
    1cf0:	20000184 	.word	0x20000184
    1cf4:	20000190 	.word	0x20000190
    1cf8:	000018f9 	.word	0x000018f9

00001cfc <check_motor>:

void check_motor(uint32_t present_pwm_value)
{
    1cfc:	b510      	push	{r4, lr}
    1cfe:	0004      	movs	r4, r0
	static uint32_t prev_pwm_value = 0;
	static uint32_t temp = 0;
	
	//extint_chan_disable_callback(PWM_EIC_LINE,EXTINT_CALLBACK_TYPE_DETECT);
	read_encoders();
    1d00:	4b0f      	ldr	r3, [pc, #60]	; (1d40 <check_motor+0x44>)
    1d02:	4798      	blx	r3
	//extint_chan_enable_callback(PWM_EIC_LINE,EXTINT_CALLBACK_TYPE_DETECT);
	
	if(present_pwm_value > 0)
    1d04:	2c00      	cmp	r4, #0
    1d06:	d015      	beq.n	1d34 <check_motor+0x38>
	{
		if(abs(present_pwm_value - prev_pwm_value) > 2 )
    1d08:	4b0e      	ldr	r3, [pc, #56]	; (1d44 <check_motor+0x48>)
    1d0a:	681b      	ldr	r3, [r3, #0]
    1d0c:	1ae3      	subs	r3, r4, r3
    1d0e:	17da      	asrs	r2, r3, #31
    1d10:	189b      	adds	r3, r3, r2
    1d12:	4053      	eors	r3, r2
    1d14:	2b02      	cmp	r3, #2
    1d16:	dd03      	ble.n	1d20 <check_motor+0x24>
		{
			prev_pwm_value = present_pwm_value ;
    1d18:	4b0a      	ldr	r3, [pc, #40]	; (1d44 <check_motor+0x48>)
    1d1a:	601c      	str	r4, [r3, #0]
			temp = present_pwm_value;
    1d1c:	4b0a      	ldr	r3, [pc, #40]	; (1d48 <check_motor+0x4c>)
    1d1e:	601c      	str	r4, [r3, #0]
		}
		if(position_error == 0)
    1d20:	4b0a      	ldr	r3, [pc, #40]	; (1d4c <check_motor+0x50>)
    1d22:	781b      	ldrb	r3, [r3, #0]
    1d24:	2b00      	cmp	r3, #0
    1d26:	d000      	beq.n	1d2a <check_motor+0x2e>
			//extint_chan_enable_callback(PWM_EIC_LINE,EXTINT_CALLBACK_TYPE_DETECT);

	//}
	
	
}
    1d28:	bd10      	pop	{r4, pc}
			check(temp);
    1d2a:	4b07      	ldr	r3, [pc, #28]	; (1d48 <check_motor+0x4c>)
    1d2c:	6818      	ldr	r0, [r3, #0]
    1d2e:	4b08      	ldr	r3, [pc, #32]	; (1d50 <check_motor+0x54>)
    1d30:	4798      	blx	r3
    1d32:	e7f9      	b.n	1d28 <check_motor+0x2c>
		set_motor(0,0);
    1d34:	2100      	movs	r1, #0
    1d36:	2000      	movs	r0, #0
    1d38:	4b06      	ldr	r3, [pc, #24]	; (1d54 <check_motor+0x58>)
    1d3a:	4798      	blx	r3
}
    1d3c:	e7f4      	b.n	1d28 <check_motor+0x2c>
    1d3e:	46c0      	nop			; (mov r8, r8)
    1d40:	00001dd1 	.word	0x00001dd1
    1d44:	20000188 	.word	0x20000188
    1d48:	200001f8 	.word	0x200001f8
    1d4c:	20000001 	.word	0x20000001
    1d50:	00001ae9 	.word	0x00001ae9
    1d54:	000018bd 	.word	0x000018bd

00001d58 <main>:
int main (void)
{	
    1d58:	b570      	push	{r4, r5, r6, lr}
	//
	uint32_t present_pwm_value = 0;
	
	system_init();
    1d5a:	4b09      	ldr	r3, [pc, #36]	; (1d80 <main+0x28>)
    1d5c:	4798      	blx	r3
	enable_motor();
    1d5e:	4b09      	ldr	r3, [pc, #36]	; (1d84 <main+0x2c>)
    1d60:	4798      	blx	r3
	configure_encoder();
    1d62:	4b09      	ldr	r3, [pc, #36]	; (1d88 <main+0x30>)
    1d64:	4798      	blx	r3
	//set_motor(0,80) ;
	/* Insert application code here, after the board has been initialized. */
	//
	//
	
	initialize_find_pwm();
    1d66:	4b09      	ldr	r3, [pc, #36]	; (1d8c <main+0x34>)
    1d68:	4798      	blx	r3
	
	irq_initialize_vectors();
	cpu_irq_enable();
    1d6a:	2201      	movs	r2, #1
    1d6c:	4b08      	ldr	r3, [pc, #32]	; (1d90 <main+0x38>)
    1d6e:	701a      	strb	r2, [r3, #0]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
    1d70:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
    1d74:	b662      	cpsie	i
	
	while(1)
	{
		int i=0 ;
		present_pwm_value = check_pwm();
    1d76:	4d07      	ldr	r5, [pc, #28]	; (1d94 <main+0x3c>)
		check_motor(present_pwm_value);
    1d78:	4c07      	ldr	r4, [pc, #28]	; (1d98 <main+0x40>)
		present_pwm_value = check_pwm();
    1d7a:	47a8      	blx	r5
		check_motor(present_pwm_value);
    1d7c:	47a0      	blx	r4
    1d7e:	e7fc      	b.n	1d7a <main+0x22>
    1d80:	00002479 	.word	0x00002479
    1d84:	000018a9 	.word	0x000018a9
    1d88:	000017e1 	.word	0x000017e1
    1d8c:	0000169d 	.word	0x0000169d
    1d90:	20000002 	.word	0x20000002
    1d94:	00001cc9 	.word	0x00001cc9
    1d98:	00001cfd 	.word	0x00001cfd

00001d9c <get_data_encoders>:


	

void get_data_encoders(struct i2c_master_module instance)
{
    1d9c:	b084      	sub	sp, #16
    1d9e:	b510      	push	{r4, lr}
    1da0:	b084      	sub	sp, #16
    1da2:	9006      	str	r0, [sp, #24]
    1da4:	9107      	str	r1, [sp, #28]
    1da6:	9208      	str	r2, [sp, #32]
    1da8:	9309      	str	r3, [sp, #36]	; 0x24
	struct i2c_master_packet packet = {
    1daa:	aa01      	add	r2, sp, #4
    1dac:	4b06      	ldr	r3, [pc, #24]	; (1dc8 <get_data_encoders+0x2c>)
    1dae:	cb13      	ldmia	r3!, {r0, r1, r4}
    1db0:	c213      	stmia	r2!, {r0, r1, r4}
		.high_speed = false,
		.hs_master_code  = 0x0,
	};
	
	// Read all the registers of the encoder
	while(i2c_master_read_packet_wait(&instance, &packet) != STATUS_OK)
    1db2:	4c06      	ldr	r4, [pc, #24]	; (1dcc <get_data_encoders+0x30>)
    1db4:	a901      	add	r1, sp, #4
    1db6:	a806      	add	r0, sp, #24
    1db8:	47a0      	blx	r4
    1dba:	2800      	cmp	r0, #0
    1dbc:	d1fa      	bne.n	1db4 <get_data_encoders+0x18>
	{
		
	};
	
}
    1dbe:	b004      	add	sp, #16
    1dc0:	bc10      	pop	{r4}
    1dc2:	bc08      	pop	{r3}
    1dc4:	b004      	add	sp, #16
    1dc6:	4718      	bx	r3
    1dc8:	000028dc 	.word	0x000028dc
    1dcc:	00000819 	.word	0x00000819

00001dd0 <read_encoders>:




uint16_t read_encoders()
{
    1dd0:	b530      	push	{r4, r5, lr}
    1dd2:	b087      	sub	sp, #28
	 uint16_t y_pos;
	
	x_left = 0;
	y_left = 0;
	z_left = 0;
	get_data_encoders(i2c_master_encoder);
    1dd4:	4c26      	ldr	r4, [pc, #152]	; (1e70 <read_encoders+0xa0>)
    1dd6:	0023      	movs	r3, r4
    1dd8:	3310      	adds	r3, #16
    1dda:	466a      	mov	r2, sp
    1ddc:	cb23      	ldmia	r3!, {r0, r1, r5}
    1dde:	c223      	stmia	r2!, {r0, r1, r5}
    1de0:	cb23      	ldmia	r3!, {r0, r1, r5}
    1de2:	c223      	stmia	r2!, {r0, r1, r5}
    1de4:	6820      	ldr	r0, [r4, #0]
    1de6:	6861      	ldr	r1, [r4, #4]
    1de8:	68a2      	ldr	r2, [r4, #8]
    1dea:	68e3      	ldr	r3, [r4, #12]
    1dec:	4c21      	ldr	r4, [pc, #132]	; (1e74 <read_encoders+0xa4>)
    1dee:	47a0      	blx	r4
	
	temp = bufferReceive_encoder[5] & 0x0010;
    1df0:	4b21      	ldr	r3, [pc, #132]	; (1e78 <read_encoders+0xa8>)
    1df2:	795c      	ldrb	r4, [r3, #5]
	conversion_complete = temp<<5;
	filter_enable = 0;
    1df4:	2200      	movs	r2, #0
    1df6:	4b21      	ldr	r3, [pc, #132]	; (1e7c <read_encoders+0xac>)
    1df8:	601a      	str	r2, [r3, #0]
	position_error = 1;
    1dfa:	3201      	adds	r2, #1
    1dfc:	4b20      	ldr	r3, [pc, #128]	; (1e80 <read_encoders+0xb0>)
    1dfe:	701a      	strb	r2, [r3, #0]
	if(conversion_complete == 0 )
    1e00:	06e3      	lsls	r3, r4, #27
    1e02:	d432      	bmi.n	1e6a <read_encoders+0x9a>
	{
		x_left = bufferReceive_encoder[0];
		x_left = x_left << 4 ;
		temp = bufferReceive_encoder[4] & 0x00F0;
    1e04:	4b1c      	ldr	r3, [pc, #112]	; (1e78 <read_encoders+0xa8>)
    1e06:	791d      	ldrb	r5, [r3, #4]
		x_left = x_left << 4 ;
    1e08:	7819      	ldrb	r1, [r3, #0]
    1e0a:	0109      	lsls	r1, r1, #4
		temp = temp >> 4;
    1e0c:	092b      	lsrs	r3, r5, #4
		x_left = x_left + temp ;
    1e0e:	18c9      	adds	r1, r1, r3
		temp  = x_left & 0x0800;
		x_left = x_left & 0x07FF;
    1e10:	0548      	lsls	r0, r1, #21
    1e12:	0d40      	lsrs	r0, r0, #21
		if(temp > 0 )
    1e14:	050b      	lsls	r3, r1, #20
    1e16:	d502      	bpl.n	1e1e <read_encoders+0x4e>
		{
			x_left = x_left- 2048;
    1e18:	4b1a      	ldr	r3, [pc, #104]	; (1e84 <read_encoders+0xb4>)
    1e1a:	469c      	mov	ip, r3
    1e1c:	4460      	add	r0, ip
		}
		x_left_a[i_count] = x_left;
    1e1e:	4b1a      	ldr	r3, [pc, #104]	; (1e88 <read_encoders+0xb8>)
    1e20:	8018      	strh	r0, [r3, #0]
		y_left = bufferReceive_encoder[1];
    1e22:	4b15      	ldr	r3, [pc, #84]	; (1e78 <read_encoders+0xa8>)
		y_left = y_left << 4 ;
    1e24:	785b      	ldrb	r3, [r3, #1]
    1e26:	011b      	lsls	r3, r3, #4
		temp   = bufferReceive_encoder[4] & 0x000F;
		y_left = y_left + temp ;
    1e28:	220f      	movs	r2, #15
    1e2a:	402a      	ands	r2, r5
    1e2c:	18d2      	adds	r2, r2, r3
		temp   = y_left & 0x0800;
		y_left = y_left & 0x07FF;
    1e2e:	0551      	lsls	r1, r2, #21
    1e30:	0d49      	lsrs	r1, r1, #21
		if(temp > 0 )
    1e32:	0513      	lsls	r3, r2, #20
    1e34:	d502      	bpl.n	1e3c <read_encoders+0x6c>
		{
			y_left = y_left- 2048;
    1e36:	4b13      	ldr	r3, [pc, #76]	; (1e84 <read_encoders+0xb4>)
    1e38:	469c      	mov	ip, r3
    1e3a:	4461      	add	r1, ip
		}
		y_left_a[i_count] = y_left;
    1e3c:	4b13      	ldr	r3, [pc, #76]	; (1e8c <read_encoders+0xbc>)
    1e3e:	8019      	strh	r1, [r3, #0]
		
		z_left = bufferReceive_encoder[2];
    1e40:	4b0d      	ldr	r3, [pc, #52]	; (1e78 <read_encoders+0xa8>)
		z_left = z_left << 4 ;
    1e42:	789a      	ldrb	r2, [r3, #2]
    1e44:	0112      	lsls	r2, r2, #4
		temp = bufferReceive_encoder[5] & 0x000F;
		z_left = z_left + temp ;
    1e46:	230f      	movs	r3, #15
    1e48:	4023      	ands	r3, r4
    1e4a:	189b      	adds	r3, r3, r2
		
		temp  = z_left & 0x0800;
		z_left = z_left & 0x07FF;
    1e4c:	055a      	lsls	r2, r3, #21
    1e4e:	0d52      	lsrs	r2, r2, #21
		if(temp > 0 )
    1e50:	051b      	lsls	r3, r3, #20
    1e52:	d502      	bpl.n	1e5a <read_encoders+0x8a>
		{
			z_left = z_left- 2048;
    1e54:	4b0b      	ldr	r3, [pc, #44]	; (1e84 <read_encoders+0xb4>)
    1e56:	469c      	mov	ip, r3
    1e58:	4462      	add	r2, ip
		}
		z_left_a[i_count] = z_left;
    1e5a:	4b0d      	ldr	r3, [pc, #52]	; (1e90 <read_encoders+0xc0>)
    1e5c:	801a      	strh	r2, [r3, #0]
		
		//i_count = i_count + 1;
		
		filter_enable = 1;
    1e5e:	2201      	movs	r2, #1
    1e60:	4b06      	ldr	r3, [pc, #24]	; (1e7c <read_encoders+0xac>)
    1e62:	601a      	str	r2, [r3, #0]
		position_error =0;
    1e64:	2200      	movs	r2, #0
    1e66:	4b06      	ldr	r3, [pc, #24]	; (1e80 <read_encoders+0xb0>)
    1e68:	701a      	strb	r2, [r3, #0]
		//}
		
	}
	//y_pos = 360 - y_pos;
	return y_pos;
}
    1e6a:	2000      	movs	r0, #0
    1e6c:	b007      	add	sp, #28
    1e6e:	bd30      	pop	{r4, r5, pc}
    1e70:	200006e0 	.word	0x200006e0
    1e74:	00001d9d 	.word	0x00001d9d
    1e78:	200005e8 	.word	0x200005e8
    1e7c:	2000014c 	.word	0x2000014c
    1e80:	20000001 	.word	0x20000001
    1e84:	fffff800 	.word	0xfffff800
    1e88:	20000734 	.word	0x20000734
    1e8c:	2000075c 	.word	0x2000075c
    1e90:	2000070c 	.word	0x2000070c

00001e94 <system_board_init>:
{
	/* This function is meant to contain board-specific initialization code
	 * for, e.g., the I/O pins. The initialization can rely on application-
	 * specific board configuration, found in conf_board.h.
	 */
    1e94:	4770      	bx	lr
	...

00001e98 <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
    1e98:	4b0c      	ldr	r3, [pc, #48]	; (1ecc <cpu_irq_enter_critical+0x34>)
    1e9a:	681b      	ldr	r3, [r3, #0]
    1e9c:	2b00      	cmp	r3, #0
    1e9e:	d106      	bne.n	1eae <cpu_irq_enter_critical+0x16>
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    1ea0:	f3ef 8310 	mrs	r3, PRIMASK
		if (cpu_irq_is_enabled()) {
    1ea4:	2b00      	cmp	r3, #0
    1ea6:	d007      	beq.n	1eb8 <cpu_irq_enter_critical+0x20>
			cpu_irq_disable();
			cpu_irq_prev_interrupt_state = true;
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
    1ea8:	2200      	movs	r2, #0
    1eaa:	4b09      	ldr	r3, [pc, #36]	; (1ed0 <cpu_irq_enter_critical+0x38>)
    1eac:	701a      	strb	r2, [r3, #0]
		}

	}

	cpu_irq_critical_section_counter++;
    1eae:	4a07      	ldr	r2, [pc, #28]	; (1ecc <cpu_irq_enter_critical+0x34>)
    1eb0:	6813      	ldr	r3, [r2, #0]
    1eb2:	3301      	adds	r3, #1
    1eb4:	6013      	str	r3, [r2, #0]
}
    1eb6:	4770      	bx	lr
  __ASM volatile ("cpsid i" : : : "memory");
    1eb8:	b672      	cpsid	i
    1eba:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
    1ebe:	2200      	movs	r2, #0
    1ec0:	4b04      	ldr	r3, [pc, #16]	; (1ed4 <cpu_irq_enter_critical+0x3c>)
    1ec2:	701a      	strb	r2, [r3, #0]
			cpu_irq_prev_interrupt_state = true;
    1ec4:	3201      	adds	r2, #1
    1ec6:	4b02      	ldr	r3, [pc, #8]	; (1ed0 <cpu_irq_enter_critical+0x38>)
    1ec8:	701a      	strb	r2, [r3, #0]
    1eca:	e7f0      	b.n	1eae <cpu_irq_enter_critical+0x16>
    1ecc:	200005f0 	.word	0x200005f0
    1ed0:	200005f4 	.word	0x200005f4
    1ed4:	20000002 	.word	0x20000002

00001ed8 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
    1ed8:	4b08      	ldr	r3, [pc, #32]	; (1efc <cpu_irq_leave_critical+0x24>)
    1eda:	681a      	ldr	r2, [r3, #0]
    1edc:	3a01      	subs	r2, #1
    1ede:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
    1ee0:	681b      	ldr	r3, [r3, #0]
    1ee2:	2b00      	cmp	r3, #0
    1ee4:	d109      	bne.n	1efa <cpu_irq_leave_critical+0x22>
    1ee6:	4b06      	ldr	r3, [pc, #24]	; (1f00 <cpu_irq_leave_critical+0x28>)
    1ee8:	781b      	ldrb	r3, [r3, #0]
    1eea:	2b00      	cmp	r3, #0
    1eec:	d005      	beq.n	1efa <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
    1eee:	2201      	movs	r2, #1
    1ef0:	4b04      	ldr	r3, [pc, #16]	; (1f04 <cpu_irq_leave_critical+0x2c>)
    1ef2:	701a      	strb	r2, [r3, #0]
    1ef4:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
    1ef8:	b662      	cpsie	i
	}
}
    1efa:	4770      	bx	lr
    1efc:	200005f0 	.word	0x200005f0
    1f00:	200005f4 	.word	0x200005f4
    1f04:	20000002 	.word	0x20000002

00001f08 <system_clock_source_get_hz>:
 *
 * \returns Frequency of the given clock source, in Hz.
 */
uint32_t system_clock_source_get_hz(
		const enum system_clock_source clock_source)
{
    1f08:	b510      	push	{r4, lr}
	switch (clock_source) {
    1f0a:	2808      	cmp	r0, #8
    1f0c:	d803      	bhi.n	1f16 <system_clock_source_get_hz+0xe>
    1f0e:	0080      	lsls	r0, r0, #2
    1f10:	4b1b      	ldr	r3, [pc, #108]	; (1f80 <system_clock_source_get_hz+0x78>)
    1f12:	581b      	ldr	r3, [r3, r0]
    1f14:	469f      	mov	pc, r3

		return _system_clock_inst.dpll.frequency;
#endif

	default:
		return 0;
    1f16:	2000      	movs	r0, #0
    1f18:	e030      	b.n	1f7c <system_clock_source_get_hz+0x74>
		return _system_clock_inst.xosc.frequency;
    1f1a:	4b1a      	ldr	r3, [pc, #104]	; (1f84 <system_clock_source_get_hz+0x7c>)
    1f1c:	6918      	ldr	r0, [r3, #16]
    1f1e:	e02d      	b.n	1f7c <system_clock_source_get_hz+0x74>
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    1f20:	4b19      	ldr	r3, [pc, #100]	; (1f88 <system_clock_source_get_hz+0x80>)
    1f22:	6a1b      	ldr	r3, [r3, #32]
    1f24:	059b      	lsls	r3, r3, #22
    1f26:	0f9b      	lsrs	r3, r3, #30
    1f28:	4818      	ldr	r0, [pc, #96]	; (1f8c <system_clock_source_get_hz+0x84>)
    1f2a:	40d8      	lsrs	r0, r3
    1f2c:	e026      	b.n	1f7c <system_clock_source_get_hz+0x74>
		return _system_clock_inst.xosc32k.frequency;
    1f2e:	4b15      	ldr	r3, [pc, #84]	; (1f84 <system_clock_source_get_hz+0x7c>)
    1f30:	6958      	ldr	r0, [r3, #20]
    1f32:	e023      	b.n	1f7c <system_clock_source_get_hz+0x74>
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    1f34:	4b13      	ldr	r3, [pc, #76]	; (1f84 <system_clock_source_get_hz+0x7c>)
    1f36:	681b      	ldr	r3, [r3, #0]
			return 0;
    1f38:	2000      	movs	r0, #0
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    1f3a:	079b      	lsls	r3, r3, #30
    1f3c:	d51e      	bpl.n	1f7c <system_clock_source_get_hz+0x74>
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    1f3e:	4912      	ldr	r1, [pc, #72]	; (1f88 <system_clock_source_get_hz+0x80>)
    1f40:	2210      	movs	r2, #16
    1f42:	68cb      	ldr	r3, [r1, #12]
    1f44:	421a      	tst	r2, r3
    1f46:	d0fc      	beq.n	1f42 <system_clock_source_get_hz+0x3a>
		if (_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_MODE) {
    1f48:	4b0e      	ldr	r3, [pc, #56]	; (1f84 <system_clock_source_get_hz+0x7c>)
    1f4a:	681b      	ldr	r3, [r3, #0]
    1f4c:	075b      	lsls	r3, r3, #29
    1f4e:	d401      	bmi.n	1f54 <system_clock_source_get_hz+0x4c>
		return 48000000UL;
    1f50:	480f      	ldr	r0, [pc, #60]	; (1f90 <system_clock_source_get_hz+0x88>)
    1f52:	e013      	b.n	1f7c <system_clock_source_get_hz+0x74>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    1f54:	2000      	movs	r0, #0
    1f56:	4b0f      	ldr	r3, [pc, #60]	; (1f94 <system_clock_source_get_hz+0x8c>)
    1f58:	4798      	blx	r3
					(_system_clock_inst.dfll.mul & 0xffff);
    1f5a:	4b0a      	ldr	r3, [pc, #40]	; (1f84 <system_clock_source_get_hz+0x7c>)
    1f5c:	689b      	ldr	r3, [r3, #8]
    1f5e:	041b      	lsls	r3, r3, #16
    1f60:	0c1b      	lsrs	r3, r3, #16
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    1f62:	4358      	muls	r0, r3
    1f64:	e00a      	b.n	1f7c <system_clock_source_get_hz+0x74>
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    1f66:	2350      	movs	r3, #80	; 0x50
    1f68:	4a07      	ldr	r2, [pc, #28]	; (1f88 <system_clock_source_get_hz+0x80>)
    1f6a:	5cd3      	ldrb	r3, [r2, r3]
			return 0;
    1f6c:	2000      	movs	r0, #0
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    1f6e:	075b      	lsls	r3, r3, #29
    1f70:	d504      	bpl.n	1f7c <system_clock_source_get_hz+0x74>
		return _system_clock_inst.dpll.frequency;
    1f72:	4b04      	ldr	r3, [pc, #16]	; (1f84 <system_clock_source_get_hz+0x7c>)
    1f74:	68d8      	ldr	r0, [r3, #12]
    1f76:	e001      	b.n	1f7c <system_clock_source_get_hz+0x74>
		return 32768UL;
    1f78:	2080      	movs	r0, #128	; 0x80
    1f7a:	0200      	lsls	r0, r0, #8
	}
}
    1f7c:	bd10      	pop	{r4, pc}
    1f7e:	46c0      	nop			; (mov r8, r8)
    1f80:	000028e8 	.word	0x000028e8
    1f84:	200005f8 	.word	0x200005f8
    1f88:	40000800 	.word	0x40000800
    1f8c:	007a1200 	.word	0x007a1200
    1f90:	02dc6c00 	.word	0x02dc6c00
    1f94:	00002369 	.word	0x00002369

00001f98 <system_clock_source_osc8m_set_config>:
 *
 * \param[in] config  OSC8M configuration structure containing the new config
 */
void system_clock_source_osc8m_set_config(
		struct system_clock_source_osc8m_config *const config)
{
    1f98:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    1f9a:	490c      	ldr	r1, [pc, #48]	; (1fcc <system_clock_source_osc8m_set_config+0x34>)
    1f9c:	6a0b      	ldr	r3, [r1, #32]

	/* Use temporary struct to reduce register access */
	temp.bit.PRESC    = config->prescaler;
    1f9e:	7804      	ldrb	r4, [r0, #0]
	temp.bit.ONDEMAND = config->on_demand;
    1fa0:	7885      	ldrb	r5, [r0, #2]
	temp.bit.RUNSTDBY = config->run_in_standby;

	SYSCTRL->OSC8M = temp;
    1fa2:	7840      	ldrb	r0, [r0, #1]
    1fa4:	2201      	movs	r2, #1
    1fa6:	4010      	ands	r0, r2
    1fa8:	0180      	lsls	r0, r0, #6
    1faa:	2640      	movs	r6, #64	; 0x40
    1fac:	43b3      	bics	r3, r6
    1fae:	4303      	orrs	r3, r0
    1fb0:	402a      	ands	r2, r5
    1fb2:	01d2      	lsls	r2, r2, #7
    1fb4:	2080      	movs	r0, #128	; 0x80
    1fb6:	4383      	bics	r3, r0
    1fb8:	4313      	orrs	r3, r2
    1fba:	2203      	movs	r2, #3
    1fbc:	4022      	ands	r2, r4
    1fbe:	0212      	lsls	r2, r2, #8
    1fc0:	4803      	ldr	r0, [pc, #12]	; (1fd0 <system_clock_source_osc8m_set_config+0x38>)
    1fc2:	4003      	ands	r3, r0
    1fc4:	4313      	orrs	r3, r2
    1fc6:	620b      	str	r3, [r1, #32]
}
    1fc8:	bd70      	pop	{r4, r5, r6, pc}
    1fca:	46c0      	nop			; (mov r8, r8)
    1fcc:	40000800 	.word	0x40000800
    1fd0:	fffffcff 	.word	0xfffffcff

00001fd4 <system_clock_source_enable>:
 *                                 device
 */
enum status_code system_clock_source_enable(
		const enum system_clock_source clock_source)
{
	switch (clock_source) {
    1fd4:	2808      	cmp	r0, #8
    1fd6:	d803      	bhi.n	1fe0 <system_clock_source_enable+0xc>
    1fd8:	0080      	lsls	r0, r0, #2
    1fda:	4b25      	ldr	r3, [pc, #148]	; (2070 <system_clock_source_enable+0x9c>)
    1fdc:	581b      	ldr	r3, [r3, r0]
    1fde:	469f      	mov	pc, r3
		/* Always enabled */
		return STATUS_OK;

	default:
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    1fe0:	2017      	movs	r0, #23
    1fe2:	e044      	b.n	206e <system_clock_source_enable+0x9a>
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    1fe4:	4a23      	ldr	r2, [pc, #140]	; (2074 <system_clock_source_enable+0xa0>)
    1fe6:	6a13      	ldr	r3, [r2, #32]
    1fe8:	2102      	movs	r1, #2
    1fea:	430b      	orrs	r3, r1
    1fec:	6213      	str	r3, [r2, #32]
		return STATUS_OK;
    1fee:	2000      	movs	r0, #0
    1ff0:	e03d      	b.n	206e <system_clock_source_enable+0x9a>
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    1ff2:	4a20      	ldr	r2, [pc, #128]	; (2074 <system_clock_source_enable+0xa0>)
    1ff4:	6993      	ldr	r3, [r2, #24]
    1ff6:	2102      	movs	r1, #2
    1ff8:	430b      	orrs	r3, r1
    1ffa:	6193      	str	r3, [r2, #24]
	}

	return STATUS_OK;
    1ffc:	2000      	movs	r0, #0
		break;
    1ffe:	e036      	b.n	206e <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    2000:	4a1c      	ldr	r2, [pc, #112]	; (2074 <system_clock_source_enable+0xa0>)
    2002:	8a13      	ldrh	r3, [r2, #16]
    2004:	2102      	movs	r1, #2
    2006:	430b      	orrs	r3, r1
    2008:	8213      	strh	r3, [r2, #16]
	return STATUS_OK;
    200a:	2000      	movs	r0, #0
		break;
    200c:	e02f      	b.n	206e <system_clock_source_enable+0x9a>
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    200e:	4a19      	ldr	r2, [pc, #100]	; (2074 <system_clock_source_enable+0xa0>)
    2010:	8a93      	ldrh	r3, [r2, #20]
    2012:	2102      	movs	r1, #2
    2014:	430b      	orrs	r3, r1
    2016:	8293      	strh	r3, [r2, #20]
	return STATUS_OK;
    2018:	2000      	movs	r0, #0
		break;
    201a:	e028      	b.n	206e <system_clock_source_enable+0x9a>
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    201c:	4916      	ldr	r1, [pc, #88]	; (2078 <system_clock_source_enable+0xa4>)
    201e:	680b      	ldr	r3, [r1, #0]
    2020:	2202      	movs	r2, #2
    2022:	4313      	orrs	r3, r2
    2024:	600b      	str	r3, [r1, #0]
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    2026:	4b13      	ldr	r3, [pc, #76]	; (2074 <system_clock_source_enable+0xa0>)
    2028:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    202a:	0019      	movs	r1, r3
    202c:	320e      	adds	r2, #14
    202e:	68cb      	ldr	r3, [r1, #12]
    2030:	421a      	tst	r2, r3
    2032:	d0fc      	beq.n	202e <system_clock_source_enable+0x5a>
	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    2034:	4a10      	ldr	r2, [pc, #64]	; (2078 <system_clock_source_enable+0xa4>)
    2036:	6891      	ldr	r1, [r2, #8]
    2038:	4b0e      	ldr	r3, [pc, #56]	; (2074 <system_clock_source_enable+0xa0>)
    203a:	62d9      	str	r1, [r3, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    203c:	6852      	ldr	r2, [r2, #4]
    203e:	629a      	str	r2, [r3, #40]	; 0x28
	SYSCTRL->DFLLCTRL.reg = 0;
    2040:	2200      	movs	r2, #0
    2042:	849a      	strh	r2, [r3, #36]	; 0x24
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    2044:	0019      	movs	r1, r3
    2046:	3210      	adds	r2, #16
    2048:	68cb      	ldr	r3, [r1, #12]
    204a:	421a      	tst	r2, r3
    204c:	d0fc      	beq.n	2048 <system_clock_source_enable+0x74>
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    204e:	4b0a      	ldr	r3, [pc, #40]	; (2078 <system_clock_source_enable+0xa4>)
    2050:	681b      	ldr	r3, [r3, #0]
    2052:	b29b      	uxth	r3, r3
    2054:	4a07      	ldr	r2, [pc, #28]	; (2074 <system_clock_source_enable+0xa0>)
    2056:	8493      	strh	r3, [r2, #36]	; 0x24
	return STATUS_OK;
    2058:	2000      	movs	r0, #0
    205a:	e008      	b.n	206e <system_clock_source_enable+0x9a>
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    205c:	4905      	ldr	r1, [pc, #20]	; (2074 <system_clock_source_enable+0xa0>)
    205e:	2244      	movs	r2, #68	; 0x44
    2060:	5c8b      	ldrb	r3, [r1, r2]
    2062:	2002      	movs	r0, #2
    2064:	4303      	orrs	r3, r0
    2066:	548b      	strb	r3, [r1, r2]
	return STATUS_OK;
    2068:	2000      	movs	r0, #0
		break;
    206a:	e000      	b.n	206e <system_clock_source_enable+0x9a>
		return STATUS_OK;
    206c:	2000      	movs	r0, #0
}
    206e:	4770      	bx	lr
    2070:	0000290c 	.word	0x0000290c
    2074:	40000800 	.word	0x40000800
    2078:	200005f8 	.word	0x200005f8

0000207c <system_clock_init>:
 * \note OSC8M is always enabled and if user selects other clocks for GCLK generators,
 * the OSC8M default enable can be disabled after system_clock_init. Make sure the
 * clock switch successfully before disabling OSC8M.
 */
void system_clock_init(void)
{
    207c:	b530      	push	{r4, r5, lr}
    207e:	b085      	sub	sp, #20
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    2080:	22c2      	movs	r2, #194	; 0xc2
    2082:	00d2      	lsls	r2, r2, #3
    2084:	4b1a      	ldr	r3, [pc, #104]	; (20f0 <system_clock_init+0x74>)
    2086:	609a      	str	r2, [r3, #8]
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    2088:	4a1a      	ldr	r2, [pc, #104]	; (20f4 <system_clock_init+0x78>)
    208a:	6853      	ldr	r3, [r2, #4]
    208c:	211e      	movs	r1, #30
    208e:	438b      	bics	r3, r1
    2090:	6053      	str	r3, [r2, #4]
	gclk_conf.source_generator = GCLK_GENERATOR_1;
    2092:	2301      	movs	r3, #1
    2094:	466a      	mov	r2, sp
    2096:	7013      	strb	r3, [r2, #0]
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    2098:	2400      	movs	r4, #0
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    209a:	4d17      	ldr	r5, [pc, #92]	; (20f8 <system_clock_init+0x7c>)
    209c:	b2e0      	uxtb	r0, r4
    209e:	4669      	mov	r1, sp
    20a0:	47a8      	blx	r5
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    20a2:	3401      	adds	r4, #1
    20a4:	2c18      	cmp	r4, #24
    20a6:	d1f9      	bne.n	209c <system_clock_init+0x20>
	config->run_in_standby  = false;
    20a8:	a803      	add	r0, sp, #12
    20aa:	2400      	movs	r4, #0
    20ac:	7044      	strb	r4, [r0, #1]
	config->on_demand       = true;
    20ae:	2501      	movs	r5, #1
    20b0:	7085      	strb	r5, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    20b2:	7004      	strb	r4, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    20b4:	4b11      	ldr	r3, [pc, #68]	; (20fc <system_clock_init+0x80>)
    20b6:	4798      	blx	r3
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    20b8:	2006      	movs	r0, #6
    20ba:	4b11      	ldr	r3, [pc, #68]	; (2100 <system_clock_init+0x84>)
    20bc:	4798      	blx	r3


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    20be:	4b11      	ldr	r3, [pc, #68]	; (2104 <system_clock_init+0x88>)
    20c0:	4798      	blx	r3
	PM->CPUSEL.reg = (uint32_t)divider;
    20c2:	4b11      	ldr	r3, [pc, #68]	; (2108 <system_clock_init+0x8c>)
    20c4:	721c      	strb	r4, [r3, #8]
			PM->APBASEL.reg = (uint32_t)divider;
    20c6:	725c      	strb	r4, [r3, #9]
			PM->APBBSEL.reg = (uint32_t)divider;
    20c8:	729c      	strb	r4, [r3, #10]
			PM->APBCSEL.reg = (uint32_t)divider;
    20ca:	72dc      	strb	r4, [r3, #11]
	config->division_factor    = 1;
    20cc:	9501      	str	r5, [sp, #4]
	config->high_when_disabled = false;
    20ce:	466b      	mov	r3, sp
    20d0:	705c      	strb	r4, [r3, #1]
	config->source_clock       = GCLK_SOURCE_OSC8M;
    20d2:	2306      	movs	r3, #6
    20d4:	466a      	mov	r2, sp
    20d6:	7013      	strb	r3, [r2, #0]
	config->run_in_standby     = false;
    20d8:	7214      	strb	r4, [r2, #8]
	config->output_enable      = false;
    20da:	7254      	strb	r4, [r2, #9]
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    20dc:	4669      	mov	r1, sp
    20de:	2000      	movs	r0, #0
    20e0:	4b0a      	ldr	r3, [pc, #40]	; (210c <system_clock_init+0x90>)
    20e2:	4798      	blx	r3
    20e4:	2000      	movs	r0, #0
    20e6:	4b0a      	ldr	r3, [pc, #40]	; (2110 <system_clock_init+0x94>)
    20e8:	4798      	blx	r3
#endif
}
    20ea:	b005      	add	sp, #20
    20ec:	bd30      	pop	{r4, r5, pc}
    20ee:	46c0      	nop			; (mov r8, r8)
    20f0:	40000800 	.word	0x40000800
    20f4:	41004000 	.word	0x41004000
    20f8:	0000234d 	.word	0x0000234d
    20fc:	00001f99 	.word	0x00001f99
    2100:	00001fd5 	.word	0x00001fd5
    2104:	00002115 	.word	0x00002115
    2108:	40000400 	.word	0x40000400
    210c:	00002139 	.word	0x00002139
    2110:	000021f1 	.word	0x000021f1

00002114 <system_gclk_init>:
			PM->APBAMASK.reg |= mask;
    2114:	4a06      	ldr	r2, [pc, #24]	; (2130 <system_gclk_init+0x1c>)
    2116:	6993      	ldr	r3, [r2, #24]
    2118:	2108      	movs	r1, #8
    211a:	430b      	orrs	r3, r1
    211c:	6193      	str	r3, [r2, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    211e:	2201      	movs	r2, #1
    2120:	4b04      	ldr	r3, [pc, #16]	; (2134 <system_gclk_init+0x20>)
    2122:	701a      	strb	r2, [r3, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    2124:	0019      	movs	r1, r3
    2126:	780b      	ldrb	r3, [r1, #0]
    2128:	4213      	tst	r3, r2
    212a:	d1fc      	bne.n	2126 <system_gclk_init+0x12>
		/* Wait for reset to complete */
	}
}
    212c:	4770      	bx	lr
    212e:	46c0      	nop			; (mov r8, r8)
    2130:	40000400 	.word	0x40000400
    2134:	40000c00 	.word	0x40000c00

00002138 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    2138:	b570      	push	{r4, r5, r6, lr}
    213a:	0006      	movs	r6, r0
	/* Sanity check arguments */
	Assert(config);

	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    213c:	0004      	movs	r4, r0
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    213e:	780d      	ldrb	r5, [r1, #0]
    2140:	022d      	lsls	r5, r5, #8
    2142:	4305      	orrs	r5, r0

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    2144:	784b      	ldrb	r3, [r1, #1]
    2146:	2b00      	cmp	r3, #0
    2148:	d002      	beq.n	2150 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    214a:	2380      	movs	r3, #128	; 0x80
    214c:	02db      	lsls	r3, r3, #11
    214e:	431d      	orrs	r5, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    2150:	7a4b      	ldrb	r3, [r1, #9]
    2152:	2b00      	cmp	r3, #0
    2154:	d002      	beq.n	215c <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    2156:	2380      	movs	r3, #128	; 0x80
    2158:	031b      	lsls	r3, r3, #12
    215a:	431d      	orrs	r5, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    215c:	6848      	ldr	r0, [r1, #4]
    215e:	2801      	cmp	r0, #1
    2160:	d910      	bls.n	2184 <system_gclk_gen_set_config+0x4c>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    2162:	1e43      	subs	r3, r0, #1
    2164:	4218      	tst	r0, r3
    2166:	d134      	bne.n	21d2 <system_gclk_gen_set_config+0x9a>
			 * register */

			uint32_t div2_count = 0;

			uint32_t mask;
			for (mask = (1UL << 1); mask < config->division_factor;
    2168:	2802      	cmp	r0, #2
    216a:	d930      	bls.n	21ce <system_gclk_gen_set_config+0x96>
    216c:	2302      	movs	r3, #2
    216e:	2200      	movs	r2, #0
						mask <<= 1) {
				div2_count++;
    2170:	3201      	adds	r2, #1
						mask <<= 1) {
    2172:	005b      	lsls	r3, r3, #1
			for (mask = (1UL << 1); mask < config->division_factor;
    2174:	4298      	cmp	r0, r3
    2176:	d8fb      	bhi.n	2170 <system_gclk_gen_set_config+0x38>
			}

			/* Set binary divider power of 2 division factor */
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    2178:	0212      	lsls	r2, r2, #8
    217a:	4332      	orrs	r2, r6
    217c:	0014      	movs	r4, r2
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    217e:	2380      	movs	r3, #128	; 0x80
    2180:	035b      	lsls	r3, r3, #13
    2182:	431d      	orrs	r5, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    2184:	7a0b      	ldrb	r3, [r1, #8]
    2186:	2b00      	cmp	r3, #0
    2188:	d002      	beq.n	2190 <system_gclk_gen_set_config+0x58>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    218a:	2380      	movs	r3, #128	; 0x80
    218c:	039b      	lsls	r3, r3, #14
    218e:	431d      	orrs	r5, r3
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2190:	4a13      	ldr	r2, [pc, #76]	; (21e0 <system_gclk_gen_set_config+0xa8>)
    2192:	7853      	ldrb	r3, [r2, #1]
	}

	while (system_gclk_is_syncing()) {
    2194:	b25b      	sxtb	r3, r3
    2196:	2b00      	cmp	r3, #0
    2198:	dbfb      	blt.n	2192 <system_gclk_gen_set_config+0x5a>
	cpu_irq_enter_critical();
    219a:	4b12      	ldr	r3, [pc, #72]	; (21e4 <system_gclk_gen_set_config+0xac>)
    219c:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    219e:	4b12      	ldr	r3, [pc, #72]	; (21e8 <system_gclk_gen_set_config+0xb0>)
    21a0:	701e      	strb	r6, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    21a2:	4a0f      	ldr	r2, [pc, #60]	; (21e0 <system_gclk_gen_set_config+0xa8>)
    21a4:	7853      	ldrb	r3, [r2, #1]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    21a6:	b25b      	sxtb	r3, r3
    21a8:	2b00      	cmp	r3, #0
    21aa:	dbfb      	blt.n	21a4 <system_gclk_gen_set_config+0x6c>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    21ac:	4b0c      	ldr	r3, [pc, #48]	; (21e0 <system_gclk_gen_set_config+0xa8>)
    21ae:	609c      	str	r4, [r3, #8]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    21b0:	001a      	movs	r2, r3
    21b2:	7853      	ldrb	r3, [r2, #1]

	while (system_gclk_is_syncing()) {
    21b4:	b25b      	sxtb	r3, r3
    21b6:	2b00      	cmp	r3, #0
    21b8:	dbfb      	blt.n	21b2 <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    21ba:	4a09      	ldr	r2, [pc, #36]	; (21e0 <system_gclk_gen_set_config+0xa8>)
    21bc:	6853      	ldr	r3, [r2, #4]
    21be:	2180      	movs	r1, #128	; 0x80
    21c0:	0249      	lsls	r1, r1, #9
    21c2:	400b      	ands	r3, r1
    21c4:	431d      	orrs	r5, r3
    21c6:	6055      	str	r5, [r2, #4]
	cpu_irq_leave_critical();
    21c8:	4b08      	ldr	r3, [pc, #32]	; (21ec <system_gclk_gen_set_config+0xb4>)
    21ca:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    21cc:	bd70      	pop	{r4, r5, r6, pc}
			for (mask = (1UL << 1); mask < config->division_factor;
    21ce:	2200      	movs	r2, #0
    21d0:	e7d2      	b.n	2178 <system_gclk_gen_set_config+0x40>
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    21d2:	0204      	lsls	r4, r0, #8
			new_gendiv_config  |=
    21d4:	4334      	orrs	r4, r6
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    21d6:	2380      	movs	r3, #128	; 0x80
    21d8:	029b      	lsls	r3, r3, #10
    21da:	431d      	orrs	r5, r3
    21dc:	e7d2      	b.n	2184 <system_gclk_gen_set_config+0x4c>
    21de:	46c0      	nop			; (mov r8, r8)
    21e0:	40000c00 	.word	0x40000c00
    21e4:	00001e99 	.word	0x00001e99
    21e8:	40000c08 	.word	0x40000c08
    21ec:	00001ed9 	.word	0x00001ed9

000021f0 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    21f0:	b510      	push	{r4, lr}
    21f2:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    21f4:	4a0b      	ldr	r2, [pc, #44]	; (2224 <system_gclk_gen_enable+0x34>)
    21f6:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    21f8:	b25b      	sxtb	r3, r3
    21fa:	2b00      	cmp	r3, #0
    21fc:	dbfb      	blt.n	21f6 <system_gclk_gen_enable+0x6>
	cpu_irq_enter_critical();
    21fe:	4b0a      	ldr	r3, [pc, #40]	; (2228 <system_gclk_gen_enable+0x38>)
    2200:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    2202:	4b0a      	ldr	r3, [pc, #40]	; (222c <system_gclk_gen_enable+0x3c>)
    2204:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2206:	4a07      	ldr	r2, [pc, #28]	; (2224 <system_gclk_gen_enable+0x34>)
    2208:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    220a:	b25b      	sxtb	r3, r3
    220c:	2b00      	cmp	r3, #0
    220e:	dbfb      	blt.n	2208 <system_gclk_gen_enable+0x18>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    2210:	4a04      	ldr	r2, [pc, #16]	; (2224 <system_gclk_gen_enable+0x34>)
    2212:	6851      	ldr	r1, [r2, #4]
    2214:	2380      	movs	r3, #128	; 0x80
    2216:	025b      	lsls	r3, r3, #9
    2218:	430b      	orrs	r3, r1
    221a:	6053      	str	r3, [r2, #4]
	cpu_irq_leave_critical();
    221c:	4b04      	ldr	r3, [pc, #16]	; (2230 <system_gclk_gen_enable+0x40>)
    221e:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2220:	bd10      	pop	{r4, pc}
    2222:	46c0      	nop			; (mov r8, r8)
    2224:	40000c00 	.word	0x40000c00
    2228:	00001e99 	.word	0x00001e99
    222c:	40000c04 	.word	0x40000c04
    2230:	00001ed9 	.word	0x00001ed9

00002234 <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    2234:	b570      	push	{r4, r5, r6, lr}
    2236:	0004      	movs	r4, r0
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2238:	4a1a      	ldr	r2, [pc, #104]	; (22a4 <system_gclk_gen_get_hz+0x70>)
    223a:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    223c:	b25b      	sxtb	r3, r3
    223e:	2b00      	cmp	r3, #0
    2240:	dbfb      	blt.n	223a <system_gclk_gen_get_hz+0x6>
	cpu_irq_enter_critical();
    2242:	4b19      	ldr	r3, [pc, #100]	; (22a8 <system_gclk_gen_get_hz+0x74>)
    2244:	4798      	blx	r3
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    2246:	4b19      	ldr	r3, [pc, #100]	; (22ac <system_gclk_gen_get_hz+0x78>)
    2248:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    224a:	4a16      	ldr	r2, [pc, #88]	; (22a4 <system_gclk_gen_get_hz+0x70>)
    224c:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    224e:	b25b      	sxtb	r3, r3
    2250:	2b00      	cmp	r3, #0
    2252:	dbfb      	blt.n	224c <system_gclk_gen_get_hz+0x18>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    2254:	4e13      	ldr	r6, [pc, #76]	; (22a4 <system_gclk_gen_get_hz+0x70>)
    2256:	6870      	ldr	r0, [r6, #4]
    2258:	04c0      	lsls	r0, r0, #19
    225a:	0ec0      	lsrs	r0, r0, #27
	uint32_t gen_input_hz = system_clock_source_get_hz(
    225c:	4b14      	ldr	r3, [pc, #80]	; (22b0 <system_gclk_gen_get_hz+0x7c>)
    225e:	4798      	blx	r3
    2260:	0005      	movs	r5, r0

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    2262:	4b12      	ldr	r3, [pc, #72]	; (22ac <system_gclk_gen_get_hz+0x78>)
    2264:	701c      	strb	r4, [r3, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    2266:	6876      	ldr	r6, [r6, #4]
    2268:	02f6      	lsls	r6, r6, #11
    226a:	0ff6      	lsrs	r6, r6, #31

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    226c:	4b11      	ldr	r3, [pc, #68]	; (22b4 <system_gclk_gen_get_hz+0x80>)
    226e:	701c      	strb	r4, [r3, #0]
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    2270:	4a0c      	ldr	r2, [pc, #48]	; (22a4 <system_gclk_gen_get_hz+0x70>)
    2272:	7853      	ldrb	r3, [r2, #1]
	while (system_gclk_is_syncing()) {
    2274:	b25b      	sxtb	r3, r3
    2276:	2b00      	cmp	r3, #0
    2278:	dbfb      	blt.n	2272 <system_gclk_gen_get_hz+0x3e>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    227a:	4b0a      	ldr	r3, [pc, #40]	; (22a4 <system_gclk_gen_get_hz+0x70>)
    227c:	689c      	ldr	r4, [r3, #8]
    227e:	0224      	lsls	r4, r4, #8
    2280:	0c24      	lsrs	r4, r4, #16
	cpu_irq_leave_critical();
    2282:	4b0d      	ldr	r3, [pc, #52]	; (22b8 <system_gclk_gen_get_hz+0x84>)
    2284:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    2286:	2e00      	cmp	r6, #0
    2288:	d107      	bne.n	229a <system_gclk_gen_get_hz+0x66>
    228a:	2c01      	cmp	r4, #1
    228c:	d907      	bls.n	229e <system_gclk_gen_get_hz+0x6a>
		gen_input_hz /= divider;
    228e:	0021      	movs	r1, r4
    2290:	0028      	movs	r0, r5
    2292:	4b0a      	ldr	r3, [pc, #40]	; (22bc <system_gclk_gen_get_hz+0x88>)
    2294:	4798      	blx	r3
    2296:	0005      	movs	r5, r0
    2298:	e001      	b.n	229e <system_gclk_gen_get_hz+0x6a>
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
    229a:	3401      	adds	r4, #1
    229c:	40e5      	lsrs	r5, r4
	}

	return gen_input_hz;
}
    229e:	0028      	movs	r0, r5
    22a0:	bd70      	pop	{r4, r5, r6, pc}
    22a2:	46c0      	nop			; (mov r8, r8)
    22a4:	40000c00 	.word	0x40000c00
    22a8:	00001e99 	.word	0x00001e99
    22ac:	40000c04 	.word	0x40000c04
    22b0:	00001f09 	.word	0x00001f09
    22b4:	40000c08 	.word	0x40000c08
    22b8:	00001ed9 	.word	0x00001ed9
    22bc:	00002579 	.word	0x00002579

000022c0 <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    22c0:	b510      	push	{r4, lr}
    22c2:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    22c4:	4b06      	ldr	r3, [pc, #24]	; (22e0 <system_gclk_chan_enable+0x20>)
    22c6:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    22c8:	4b06      	ldr	r3, [pc, #24]	; (22e4 <system_gclk_chan_enable+0x24>)
    22ca:	701c      	strb	r4, [r3, #0]

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    22cc:	4a06      	ldr	r2, [pc, #24]	; (22e8 <system_gclk_chan_enable+0x28>)
    22ce:	8853      	ldrh	r3, [r2, #2]
    22d0:	2180      	movs	r1, #128	; 0x80
    22d2:	01c9      	lsls	r1, r1, #7
    22d4:	430b      	orrs	r3, r1
    22d6:	8053      	strh	r3, [r2, #2]
	cpu_irq_leave_critical();
    22d8:	4b04      	ldr	r3, [pc, #16]	; (22ec <system_gclk_chan_enable+0x2c>)
    22da:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    22dc:	bd10      	pop	{r4, pc}
    22de:	46c0      	nop			; (mov r8, r8)
    22e0:	00001e99 	.word	0x00001e99
    22e4:	40000c02 	.word	0x40000c02
    22e8:	40000c00 	.word	0x40000c00
    22ec:	00001ed9 	.word	0x00001ed9

000022f0 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    22f0:	b510      	push	{r4, lr}
    22f2:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    22f4:	4b0f      	ldr	r3, [pc, #60]	; (2334 <system_gclk_chan_disable+0x44>)
    22f6:	4798      	blx	r3
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    22f8:	4b0f      	ldr	r3, [pc, #60]	; (2338 <system_gclk_chan_disable+0x48>)
    22fa:	701c      	strb	r4, [r3, #0]

	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    22fc:	4a0f      	ldr	r2, [pc, #60]	; (233c <system_gclk_chan_disable+0x4c>)
    22fe:	8853      	ldrh	r3, [r2, #2]
    2300:	051b      	lsls	r3, r3, #20
    2302:	0f18      	lsrs	r0, r3, #28
	GCLK->CLKCTRL.bit.GEN = 0;
    2304:	8853      	ldrh	r3, [r2, #2]
    2306:	490e      	ldr	r1, [pc, #56]	; (2340 <system_gclk_chan_disable+0x50>)
    2308:	400b      	ands	r3, r1
    230a:	8053      	strh	r3, [r2, #2]

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    230c:	8853      	ldrh	r3, [r2, #2]
    230e:	490d      	ldr	r1, [pc, #52]	; (2344 <system_gclk_chan_disable+0x54>)
    2310:	400b      	ands	r3, r1
    2312:	8053      	strh	r3, [r2, #2]
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    2314:	0011      	movs	r1, r2
    2316:	2280      	movs	r2, #128	; 0x80
    2318:	01d2      	lsls	r2, r2, #7
    231a:	884b      	ldrh	r3, [r1, #2]
    231c:	4213      	tst	r3, r2
    231e:	d1fc      	bne.n	231a <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    2320:	4906      	ldr	r1, [pc, #24]	; (233c <system_gclk_chan_disable+0x4c>)
    2322:	884a      	ldrh	r2, [r1, #2]
    2324:	0203      	lsls	r3, r0, #8
    2326:	4806      	ldr	r0, [pc, #24]	; (2340 <system_gclk_chan_disable+0x50>)
    2328:	4002      	ands	r2, r0
    232a:	4313      	orrs	r3, r2
    232c:	804b      	strh	r3, [r1, #2]
	cpu_irq_leave_critical();
    232e:	4b06      	ldr	r3, [pc, #24]	; (2348 <system_gclk_chan_disable+0x58>)
    2330:	4798      	blx	r3

	system_interrupt_leave_critical_section();
}
    2332:	bd10      	pop	{r4, pc}
    2334:	00001e99 	.word	0x00001e99
    2338:	40000c02 	.word	0x40000c02
    233c:	40000c00 	.word	0x40000c00
    2340:	fffff0ff 	.word	0xfffff0ff
    2344:	ffffbfff 	.word	0xffffbfff
    2348:	00001ed9 	.word	0x00001ed9

0000234c <system_gclk_chan_set_config>:
{
    234c:	b510      	push	{r4, lr}
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    234e:	780c      	ldrb	r4, [r1, #0]
    2350:	0224      	lsls	r4, r4, #8
    2352:	4304      	orrs	r4, r0
	system_gclk_chan_disable(channel);
    2354:	4b02      	ldr	r3, [pc, #8]	; (2360 <system_gclk_chan_set_config+0x14>)
    2356:	4798      	blx	r3
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    2358:	b2a4      	uxth	r4, r4
    235a:	4b02      	ldr	r3, [pc, #8]	; (2364 <system_gclk_chan_set_config+0x18>)
    235c:	805c      	strh	r4, [r3, #2]
}
    235e:	bd10      	pop	{r4, pc}
    2360:	000022f1 	.word	0x000022f1
    2364:	40000c00 	.word	0x40000c00

00002368 <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    2368:	b510      	push	{r4, lr}
    236a:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    236c:	4b06      	ldr	r3, [pc, #24]	; (2388 <system_gclk_chan_get_hz+0x20>)
    236e:	4798      	blx	r3
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    2370:	4b06      	ldr	r3, [pc, #24]	; (238c <system_gclk_chan_get_hz+0x24>)
    2372:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    2374:	4b06      	ldr	r3, [pc, #24]	; (2390 <system_gclk_chan_get_hz+0x28>)
    2376:	885c      	ldrh	r4, [r3, #2]
    2378:	0524      	lsls	r4, r4, #20
    237a:	0f24      	lsrs	r4, r4, #28
	cpu_irq_leave_critical();
    237c:	4b05      	ldr	r3, [pc, #20]	; (2394 <system_gclk_chan_get_hz+0x2c>)
    237e:	4798      	blx	r3

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    2380:	0020      	movs	r0, r4
    2382:	4b05      	ldr	r3, [pc, #20]	; (2398 <system_gclk_chan_get_hz+0x30>)
    2384:	4798      	blx	r3
}
    2386:	bd10      	pop	{r4, pc}
    2388:	00001e99 	.word	0x00001e99
    238c:	40000c02 	.word	0x40000c02
    2390:	40000c00 	.word	0x40000c00
    2394:	00001ed9 	.word	0x00001ed9
    2398:	00002235 	.word	0x00002235

0000239c <_system_pinmux_config>:
 */
static void _system_pinmux_config(
		PortGroup *const port,
		const uint32_t pin_mask,
		const struct system_pinmux_config *const config)
{
    239c:	b530      	push	{r4, r5, lr}

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    239e:	78d3      	ldrb	r3, [r2, #3]
    23a0:	2b00      	cmp	r3, #0
    23a2:	d135      	bne.n	2410 <_system_pinmux_config+0x74>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    23a4:	7813      	ldrb	r3, [r2, #0]
    23a6:	2b80      	cmp	r3, #128	; 0x80
    23a8:	d029      	beq.n	23fe <_system_pinmux_config+0x62>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    23aa:	061b      	lsls	r3, r3, #24
    23ac:	2480      	movs	r4, #128	; 0x80
    23ae:	0264      	lsls	r4, r4, #9
    23b0:	4323      	orrs	r3, r4
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    23b2:	7854      	ldrb	r4, [r2, #1]
    23b4:	2502      	movs	r5, #2
    23b6:	43ac      	bics	r4, r5
    23b8:	d106      	bne.n	23c8 <_system_pinmux_config+0x2c>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    23ba:	7894      	ldrb	r4, [r2, #2]
    23bc:	2c00      	cmp	r4, #0
    23be:	d120      	bne.n	2402 <_system_pinmux_config+0x66>
			pin_cfg |= PORT_WRCONFIG_INEN;
    23c0:	2480      	movs	r4, #128	; 0x80
    23c2:	02a4      	lsls	r4, r4, #10
    23c4:	4323      	orrs	r3, r4
				pin_cfg |= PORT_WRCONFIG_PULLEN;
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    23c6:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    23c8:	7854      	ldrb	r4, [r2, #1]
    23ca:	3c01      	subs	r4, #1
    23cc:	2c01      	cmp	r4, #1
    23ce:	d91c      	bls.n	240a <_system_pinmux_config+0x6e>
		port->DIRCLR.reg = pin_mask;
	}

	/* The Write Configuration register (WRCONFIG) requires the
	 * pins to to grouped into two 16-bit half-words - split them out here */
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    23d0:	040d      	lsls	r5, r1, #16
    23d2:	0c2d      	lsrs	r5, r5, #16

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    23d4:	24a0      	movs	r4, #160	; 0xa0
    23d6:	05e4      	lsls	r4, r4, #23
    23d8:	432c      	orrs	r4, r5
    23da:	431c      	orrs	r4, r3
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    23dc:	6284      	str	r4, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    23de:	0c0d      	lsrs	r5, r1, #16

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    23e0:	24d0      	movs	r4, #208	; 0xd0
    23e2:	0624      	lsls	r4, r4, #24
    23e4:	432c      	orrs	r4, r5
    23e6:	431c      	orrs	r4, r3
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    23e8:	6284      	str	r4, [r0, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    23ea:	78d4      	ldrb	r4, [r2, #3]
    23ec:	2c00      	cmp	r4, #0
    23ee:	d122      	bne.n	2436 <_system_pinmux_config+0x9a>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    23f0:	035b      	lsls	r3, r3, #13
    23f2:	d51c      	bpl.n	242e <_system_pinmux_config+0x92>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    23f4:	7893      	ldrb	r3, [r2, #2]
    23f6:	2b01      	cmp	r3, #1
    23f8:	d01e      	beq.n	2438 <_system_pinmux_config+0x9c>
				port->OUTSET.reg = pin_mask;
			} else {
				port->OUTCLR.reg = pin_mask;
    23fa:	6141      	str	r1, [r0, #20]
    23fc:	e017      	b.n	242e <_system_pinmux_config+0x92>
	uint32_t pin_cfg = 0;
    23fe:	2300      	movs	r3, #0
    2400:	e7d7      	b.n	23b2 <_system_pinmux_config+0x16>
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    2402:	24c0      	movs	r4, #192	; 0xc0
    2404:	02e4      	lsls	r4, r4, #11
    2406:	4323      	orrs	r3, r4
    2408:	e7dd      	b.n	23c6 <_system_pinmux_config+0x2a>
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    240a:	4c0d      	ldr	r4, [pc, #52]	; (2440 <_system_pinmux_config+0xa4>)
    240c:	4023      	ands	r3, r4
    240e:	e7df      	b.n	23d0 <_system_pinmux_config+0x34>
		port->DIRCLR.reg = pin_mask;
    2410:	6041      	str	r1, [r0, #4]
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    2412:	040c      	lsls	r4, r1, #16
    2414:	0c24      	lsrs	r4, r4, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    2416:	23a0      	movs	r3, #160	; 0xa0
    2418:	05db      	lsls	r3, r3, #23
    241a:	4323      	orrs	r3, r4
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    241c:	6283      	str	r3, [r0, #40]	; 0x28
	uint32_t upper_pin_mask = (pin_mask >> 16);
    241e:	0c0c      	lsrs	r4, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    2420:	23d0      	movs	r3, #208	; 0xd0
    2422:	061b      	lsls	r3, r3, #24
    2424:	4323      	orrs	r3, r4
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    2426:	6283      	str	r3, [r0, #40]	; 0x28
	if(!config->powersave) {
    2428:	78d3      	ldrb	r3, [r2, #3]
    242a:	2b00      	cmp	r3, #0
    242c:	d103      	bne.n	2436 <_system_pinmux_config+0x9a>
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    242e:	7853      	ldrb	r3, [r2, #1]
    2430:	3b01      	subs	r3, #1
    2432:	2b01      	cmp	r3, #1
    2434:	d902      	bls.n	243c <_system_pinmux_config+0xa0>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
		}
	}
}
    2436:	bd30      	pop	{r4, r5, pc}
				port->OUTSET.reg = pin_mask;
    2438:	6181      	str	r1, [r0, #24]
    243a:	e7f8      	b.n	242e <_system_pinmux_config+0x92>
			port->DIRSET.reg = pin_mask;
    243c:	6081      	str	r1, [r0, #8]
}
    243e:	e7fa      	b.n	2436 <_system_pinmux_config+0x9a>
    2440:	fffbffff 	.word	0xfffbffff

00002444 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    2444:	b510      	push	{r4, lr}
    2446:	000a      	movs	r2, r1
	uint8_t group_index = (gpio_pin / 32);

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    2448:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    244a:	2300      	movs	r3, #0
	if (port_index < PORT_INST_NUM) {
    244c:	2900      	cmp	r1, #0
    244e:	d104      	bne.n	245a <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    2450:	0943      	lsrs	r3, r0, #5
    2452:	01db      	lsls	r3, r3, #7
    2454:	4905      	ldr	r1, [pc, #20]	; (246c <system_pinmux_pin_set_config+0x28>)
    2456:	468c      	mov	ip, r1
    2458:	4463      	add	r3, ip
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    245a:	241f      	movs	r4, #31
    245c:	4020      	ands	r0, r4
    245e:	2101      	movs	r1, #1
    2460:	4081      	lsls	r1, r0

	_system_pinmux_config(port, pin_mask, config);
    2462:	0018      	movs	r0, r3
    2464:	4b02      	ldr	r3, [pc, #8]	; (2470 <system_pinmux_pin_set_config+0x2c>)
    2466:	4798      	blx	r3
}
    2468:	bd10      	pop	{r4, pc}
    246a:	46c0      	nop			; (mov r8, r8)
    246c:	41004400 	.word	0x41004400
    2470:	0000239d 	.word	0x0000239d

00002474 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    2474:	4770      	bx	lr
	...

00002478 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    2478:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    247a:	4b05      	ldr	r3, [pc, #20]	; (2490 <system_init+0x18>)
    247c:	4798      	blx	r3

	/* Initialize board hardware */
	system_board_init();
    247e:	4b05      	ldr	r3, [pc, #20]	; (2494 <system_init+0x1c>)
    2480:	4798      	blx	r3

	/* Initialize EVSYS hardware */
	_system_events_init();
    2482:	4b05      	ldr	r3, [pc, #20]	; (2498 <system_init+0x20>)
    2484:	4798      	blx	r3

	/* Initialize External hardware */
	_system_extint_init();
    2486:	4b05      	ldr	r3, [pc, #20]	; (249c <system_init+0x24>)
    2488:	4798      	blx	r3
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    248a:	4b05      	ldr	r3, [pc, #20]	; (24a0 <system_init+0x28>)
    248c:	4798      	blx	r3
}
    248e:	bd10      	pop	{r4, pc}
    2490:	0000207d 	.word	0x0000207d
    2494:	00001e95 	.word	0x00001e95
    2498:	00002475 	.word	0x00002475
    249c:	000001a5 	.word	0x000001a5
    24a0:	00002475 	.word	0x00002475

000024a4 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    24a4:	e7fe      	b.n	24a4 <Dummy_Handler>
	...

000024a8 <Reset_Handler>:
{
    24a8:	b510      	push	{r4, lr}
        if (pSrc != pDest) {
    24aa:	4a26      	ldr	r2, [pc, #152]	; (2544 <Reset_Handler+0x9c>)
    24ac:	4b26      	ldr	r3, [pc, #152]	; (2548 <Reset_Handler+0xa0>)
    24ae:	429a      	cmp	r2, r3
    24b0:	d011      	beq.n	24d6 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
    24b2:	001a      	movs	r2, r3
    24b4:	4b25      	ldr	r3, [pc, #148]	; (254c <Reset_Handler+0xa4>)
    24b6:	429a      	cmp	r2, r3
    24b8:	d20d      	bcs.n	24d6 <Reset_Handler+0x2e>
    24ba:	4a25      	ldr	r2, [pc, #148]	; (2550 <Reset_Handler+0xa8>)
    24bc:	3303      	adds	r3, #3
    24be:	1a9b      	subs	r3, r3, r2
    24c0:	089b      	lsrs	r3, r3, #2
    24c2:	3301      	adds	r3, #1
    24c4:	009b      	lsls	r3, r3, #2
    24c6:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
    24c8:	481f      	ldr	r0, [pc, #124]	; (2548 <Reset_Handler+0xa0>)
    24ca:	491e      	ldr	r1, [pc, #120]	; (2544 <Reset_Handler+0x9c>)
    24cc:	588c      	ldr	r4, [r1, r2]
    24ce:	5084      	str	r4, [r0, r2]
    24d0:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
    24d2:	429a      	cmp	r2, r3
    24d4:	d1fa      	bne.n	24cc <Reset_Handler+0x24>
        for (pDest = &_szero; pDest < &_ezero;) {
    24d6:	4a1f      	ldr	r2, [pc, #124]	; (2554 <Reset_Handler+0xac>)
    24d8:	4b1f      	ldr	r3, [pc, #124]	; (2558 <Reset_Handler+0xb0>)
    24da:	429a      	cmp	r2, r3
    24dc:	d20a      	bcs.n	24f4 <Reset_Handler+0x4c>
    24de:	43d3      	mvns	r3, r2
    24e0:	491d      	ldr	r1, [pc, #116]	; (2558 <Reset_Handler+0xb0>)
    24e2:	185b      	adds	r3, r3, r1
    24e4:	2103      	movs	r1, #3
    24e6:	438b      	bics	r3, r1
    24e8:	3304      	adds	r3, #4
    24ea:	189b      	adds	r3, r3, r2
                *pDest++ = 0;
    24ec:	2100      	movs	r1, #0
    24ee:	c202      	stmia	r2!, {r1}
        for (pDest = &_szero; pDest < &_ezero;) {
    24f0:	4293      	cmp	r3, r2
    24f2:	d1fc      	bne.n	24ee <Reset_Handler+0x46>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    24f4:	4a19      	ldr	r2, [pc, #100]	; (255c <Reset_Handler+0xb4>)
    24f6:	21ff      	movs	r1, #255	; 0xff
    24f8:	4b19      	ldr	r3, [pc, #100]	; (2560 <Reset_Handler+0xb8>)
    24fa:	438b      	bics	r3, r1
    24fc:	6093      	str	r3, [r2, #8]
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    24fe:	39fd      	subs	r1, #253	; 0xfd
    2500:	2390      	movs	r3, #144	; 0x90
    2502:	005b      	lsls	r3, r3, #1
    2504:	4a17      	ldr	r2, [pc, #92]	; (2564 <Reset_Handler+0xbc>)
    2506:	50d1      	str	r1, [r2, r3]
        DMAC->QOSCTRL.bit.DQOS = 2;
    2508:	4b17      	ldr	r3, [pc, #92]	; (2568 <Reset_Handler+0xc0>)
    250a:	7b9a      	ldrb	r2, [r3, #14]
    250c:	312e      	adds	r1, #46	; 0x2e
    250e:	438a      	bics	r2, r1
    2510:	2120      	movs	r1, #32
    2512:	430a      	orrs	r2, r1
    2514:	739a      	strb	r2, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    2516:	7b9a      	ldrb	r2, [r3, #14]
    2518:	210c      	movs	r1, #12
    251a:	438a      	bics	r2, r1
    251c:	2108      	movs	r1, #8
    251e:	430a      	orrs	r2, r1
    2520:	739a      	strb	r2, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    2522:	7b9a      	ldrb	r2, [r3, #14]
    2524:	2103      	movs	r1, #3
    2526:	438a      	bics	r2, r1
    2528:	2102      	movs	r1, #2
    252a:	430a      	orrs	r2, r1
    252c:	739a      	strb	r2, [r3, #14]
        NVMCTRL->CTRLB.bit.MANW = 1;
    252e:	4a0f      	ldr	r2, [pc, #60]	; (256c <Reset_Handler+0xc4>)
    2530:	6853      	ldr	r3, [r2, #4]
    2532:	2180      	movs	r1, #128	; 0x80
    2534:	430b      	orrs	r3, r1
    2536:	6053      	str	r3, [r2, #4]
        __libc_init_array();
    2538:	4b0d      	ldr	r3, [pc, #52]	; (2570 <Reset_Handler+0xc8>)
    253a:	4798      	blx	r3
        main();
    253c:	4b0d      	ldr	r3, [pc, #52]	; (2574 <Reset_Handler+0xcc>)
    253e:	4798      	blx	r3
    2540:	e7fe      	b.n	2540 <Reset_Handler+0x98>
    2542:	46c0      	nop			; (mov r8, r8)
    2544:	00002950 	.word	0x00002950
    2548:	20000000 	.word	0x20000000
    254c:	20000004 	.word	0x20000004
    2550:	20000004 	.word	0x20000004
    2554:	20000004 	.word	0x20000004
    2558:	20000784 	.word	0x20000784
    255c:	e000ed00 	.word	0xe000ed00
    2560:	00000000 	.word	0x00000000
    2564:	41007000 	.word	0x41007000
    2568:	41004800 	.word	0x41004800
    256c:	41004000 	.word	0x41004000
    2570:	00002865 	.word	0x00002865
    2574:	00001d59 	.word	0x00001d59

00002578 <__udivsi3>:
    2578:	2200      	movs	r2, #0
    257a:	0843      	lsrs	r3, r0, #1
    257c:	428b      	cmp	r3, r1
    257e:	d374      	bcc.n	266a <__udivsi3+0xf2>
    2580:	0903      	lsrs	r3, r0, #4
    2582:	428b      	cmp	r3, r1
    2584:	d35f      	bcc.n	2646 <__udivsi3+0xce>
    2586:	0a03      	lsrs	r3, r0, #8
    2588:	428b      	cmp	r3, r1
    258a:	d344      	bcc.n	2616 <__udivsi3+0x9e>
    258c:	0b03      	lsrs	r3, r0, #12
    258e:	428b      	cmp	r3, r1
    2590:	d328      	bcc.n	25e4 <__udivsi3+0x6c>
    2592:	0c03      	lsrs	r3, r0, #16
    2594:	428b      	cmp	r3, r1
    2596:	d30d      	bcc.n	25b4 <__udivsi3+0x3c>
    2598:	22ff      	movs	r2, #255	; 0xff
    259a:	0209      	lsls	r1, r1, #8
    259c:	ba12      	rev	r2, r2
    259e:	0c03      	lsrs	r3, r0, #16
    25a0:	428b      	cmp	r3, r1
    25a2:	d302      	bcc.n	25aa <__udivsi3+0x32>
    25a4:	1212      	asrs	r2, r2, #8
    25a6:	0209      	lsls	r1, r1, #8
    25a8:	d065      	beq.n	2676 <__udivsi3+0xfe>
    25aa:	0b03      	lsrs	r3, r0, #12
    25ac:	428b      	cmp	r3, r1
    25ae:	d319      	bcc.n	25e4 <__udivsi3+0x6c>
    25b0:	e000      	b.n	25b4 <__udivsi3+0x3c>
    25b2:	0a09      	lsrs	r1, r1, #8
    25b4:	0bc3      	lsrs	r3, r0, #15
    25b6:	428b      	cmp	r3, r1
    25b8:	d301      	bcc.n	25be <__udivsi3+0x46>
    25ba:	03cb      	lsls	r3, r1, #15
    25bc:	1ac0      	subs	r0, r0, r3
    25be:	4152      	adcs	r2, r2
    25c0:	0b83      	lsrs	r3, r0, #14
    25c2:	428b      	cmp	r3, r1
    25c4:	d301      	bcc.n	25ca <__udivsi3+0x52>
    25c6:	038b      	lsls	r3, r1, #14
    25c8:	1ac0      	subs	r0, r0, r3
    25ca:	4152      	adcs	r2, r2
    25cc:	0b43      	lsrs	r3, r0, #13
    25ce:	428b      	cmp	r3, r1
    25d0:	d301      	bcc.n	25d6 <__udivsi3+0x5e>
    25d2:	034b      	lsls	r3, r1, #13
    25d4:	1ac0      	subs	r0, r0, r3
    25d6:	4152      	adcs	r2, r2
    25d8:	0b03      	lsrs	r3, r0, #12
    25da:	428b      	cmp	r3, r1
    25dc:	d301      	bcc.n	25e2 <__udivsi3+0x6a>
    25de:	030b      	lsls	r3, r1, #12
    25e0:	1ac0      	subs	r0, r0, r3
    25e2:	4152      	adcs	r2, r2
    25e4:	0ac3      	lsrs	r3, r0, #11
    25e6:	428b      	cmp	r3, r1
    25e8:	d301      	bcc.n	25ee <__udivsi3+0x76>
    25ea:	02cb      	lsls	r3, r1, #11
    25ec:	1ac0      	subs	r0, r0, r3
    25ee:	4152      	adcs	r2, r2
    25f0:	0a83      	lsrs	r3, r0, #10
    25f2:	428b      	cmp	r3, r1
    25f4:	d301      	bcc.n	25fa <__udivsi3+0x82>
    25f6:	028b      	lsls	r3, r1, #10
    25f8:	1ac0      	subs	r0, r0, r3
    25fa:	4152      	adcs	r2, r2
    25fc:	0a43      	lsrs	r3, r0, #9
    25fe:	428b      	cmp	r3, r1
    2600:	d301      	bcc.n	2606 <__udivsi3+0x8e>
    2602:	024b      	lsls	r3, r1, #9
    2604:	1ac0      	subs	r0, r0, r3
    2606:	4152      	adcs	r2, r2
    2608:	0a03      	lsrs	r3, r0, #8
    260a:	428b      	cmp	r3, r1
    260c:	d301      	bcc.n	2612 <__udivsi3+0x9a>
    260e:	020b      	lsls	r3, r1, #8
    2610:	1ac0      	subs	r0, r0, r3
    2612:	4152      	adcs	r2, r2
    2614:	d2cd      	bcs.n	25b2 <__udivsi3+0x3a>
    2616:	09c3      	lsrs	r3, r0, #7
    2618:	428b      	cmp	r3, r1
    261a:	d301      	bcc.n	2620 <__udivsi3+0xa8>
    261c:	01cb      	lsls	r3, r1, #7
    261e:	1ac0      	subs	r0, r0, r3
    2620:	4152      	adcs	r2, r2
    2622:	0983      	lsrs	r3, r0, #6
    2624:	428b      	cmp	r3, r1
    2626:	d301      	bcc.n	262c <__udivsi3+0xb4>
    2628:	018b      	lsls	r3, r1, #6
    262a:	1ac0      	subs	r0, r0, r3
    262c:	4152      	adcs	r2, r2
    262e:	0943      	lsrs	r3, r0, #5
    2630:	428b      	cmp	r3, r1
    2632:	d301      	bcc.n	2638 <__udivsi3+0xc0>
    2634:	014b      	lsls	r3, r1, #5
    2636:	1ac0      	subs	r0, r0, r3
    2638:	4152      	adcs	r2, r2
    263a:	0903      	lsrs	r3, r0, #4
    263c:	428b      	cmp	r3, r1
    263e:	d301      	bcc.n	2644 <__udivsi3+0xcc>
    2640:	010b      	lsls	r3, r1, #4
    2642:	1ac0      	subs	r0, r0, r3
    2644:	4152      	adcs	r2, r2
    2646:	08c3      	lsrs	r3, r0, #3
    2648:	428b      	cmp	r3, r1
    264a:	d301      	bcc.n	2650 <__udivsi3+0xd8>
    264c:	00cb      	lsls	r3, r1, #3
    264e:	1ac0      	subs	r0, r0, r3
    2650:	4152      	adcs	r2, r2
    2652:	0883      	lsrs	r3, r0, #2
    2654:	428b      	cmp	r3, r1
    2656:	d301      	bcc.n	265c <__udivsi3+0xe4>
    2658:	008b      	lsls	r3, r1, #2
    265a:	1ac0      	subs	r0, r0, r3
    265c:	4152      	adcs	r2, r2
    265e:	0843      	lsrs	r3, r0, #1
    2660:	428b      	cmp	r3, r1
    2662:	d301      	bcc.n	2668 <__udivsi3+0xf0>
    2664:	004b      	lsls	r3, r1, #1
    2666:	1ac0      	subs	r0, r0, r3
    2668:	4152      	adcs	r2, r2
    266a:	1a41      	subs	r1, r0, r1
    266c:	d200      	bcs.n	2670 <__udivsi3+0xf8>
    266e:	4601      	mov	r1, r0
    2670:	4152      	adcs	r2, r2
    2672:	4610      	mov	r0, r2
    2674:	4770      	bx	lr
    2676:	e7ff      	b.n	2678 <__udivsi3+0x100>
    2678:	b501      	push	{r0, lr}
    267a:	2000      	movs	r0, #0
    267c:	f000 f8f0 	bl	2860 <__aeabi_idiv0>
    2680:	bd02      	pop	{r1, pc}
    2682:	46c0      	nop			; (mov r8, r8)

00002684 <__aeabi_uidivmod>:
    2684:	2900      	cmp	r1, #0
    2686:	d0f7      	beq.n	2678 <__udivsi3+0x100>
    2688:	e776      	b.n	2578 <__udivsi3>
    268a:	4770      	bx	lr

0000268c <__divsi3>:
    268c:	4603      	mov	r3, r0
    268e:	430b      	orrs	r3, r1
    2690:	d47f      	bmi.n	2792 <__divsi3+0x106>
    2692:	2200      	movs	r2, #0
    2694:	0843      	lsrs	r3, r0, #1
    2696:	428b      	cmp	r3, r1
    2698:	d374      	bcc.n	2784 <__divsi3+0xf8>
    269a:	0903      	lsrs	r3, r0, #4
    269c:	428b      	cmp	r3, r1
    269e:	d35f      	bcc.n	2760 <__divsi3+0xd4>
    26a0:	0a03      	lsrs	r3, r0, #8
    26a2:	428b      	cmp	r3, r1
    26a4:	d344      	bcc.n	2730 <__divsi3+0xa4>
    26a6:	0b03      	lsrs	r3, r0, #12
    26a8:	428b      	cmp	r3, r1
    26aa:	d328      	bcc.n	26fe <__divsi3+0x72>
    26ac:	0c03      	lsrs	r3, r0, #16
    26ae:	428b      	cmp	r3, r1
    26b0:	d30d      	bcc.n	26ce <__divsi3+0x42>
    26b2:	22ff      	movs	r2, #255	; 0xff
    26b4:	0209      	lsls	r1, r1, #8
    26b6:	ba12      	rev	r2, r2
    26b8:	0c03      	lsrs	r3, r0, #16
    26ba:	428b      	cmp	r3, r1
    26bc:	d302      	bcc.n	26c4 <__divsi3+0x38>
    26be:	1212      	asrs	r2, r2, #8
    26c0:	0209      	lsls	r1, r1, #8
    26c2:	d065      	beq.n	2790 <__divsi3+0x104>
    26c4:	0b03      	lsrs	r3, r0, #12
    26c6:	428b      	cmp	r3, r1
    26c8:	d319      	bcc.n	26fe <__divsi3+0x72>
    26ca:	e000      	b.n	26ce <__divsi3+0x42>
    26cc:	0a09      	lsrs	r1, r1, #8
    26ce:	0bc3      	lsrs	r3, r0, #15
    26d0:	428b      	cmp	r3, r1
    26d2:	d301      	bcc.n	26d8 <__divsi3+0x4c>
    26d4:	03cb      	lsls	r3, r1, #15
    26d6:	1ac0      	subs	r0, r0, r3
    26d8:	4152      	adcs	r2, r2
    26da:	0b83      	lsrs	r3, r0, #14
    26dc:	428b      	cmp	r3, r1
    26de:	d301      	bcc.n	26e4 <__divsi3+0x58>
    26e0:	038b      	lsls	r3, r1, #14
    26e2:	1ac0      	subs	r0, r0, r3
    26e4:	4152      	adcs	r2, r2
    26e6:	0b43      	lsrs	r3, r0, #13
    26e8:	428b      	cmp	r3, r1
    26ea:	d301      	bcc.n	26f0 <__divsi3+0x64>
    26ec:	034b      	lsls	r3, r1, #13
    26ee:	1ac0      	subs	r0, r0, r3
    26f0:	4152      	adcs	r2, r2
    26f2:	0b03      	lsrs	r3, r0, #12
    26f4:	428b      	cmp	r3, r1
    26f6:	d301      	bcc.n	26fc <__divsi3+0x70>
    26f8:	030b      	lsls	r3, r1, #12
    26fa:	1ac0      	subs	r0, r0, r3
    26fc:	4152      	adcs	r2, r2
    26fe:	0ac3      	lsrs	r3, r0, #11
    2700:	428b      	cmp	r3, r1
    2702:	d301      	bcc.n	2708 <__divsi3+0x7c>
    2704:	02cb      	lsls	r3, r1, #11
    2706:	1ac0      	subs	r0, r0, r3
    2708:	4152      	adcs	r2, r2
    270a:	0a83      	lsrs	r3, r0, #10
    270c:	428b      	cmp	r3, r1
    270e:	d301      	bcc.n	2714 <__divsi3+0x88>
    2710:	028b      	lsls	r3, r1, #10
    2712:	1ac0      	subs	r0, r0, r3
    2714:	4152      	adcs	r2, r2
    2716:	0a43      	lsrs	r3, r0, #9
    2718:	428b      	cmp	r3, r1
    271a:	d301      	bcc.n	2720 <__divsi3+0x94>
    271c:	024b      	lsls	r3, r1, #9
    271e:	1ac0      	subs	r0, r0, r3
    2720:	4152      	adcs	r2, r2
    2722:	0a03      	lsrs	r3, r0, #8
    2724:	428b      	cmp	r3, r1
    2726:	d301      	bcc.n	272c <__divsi3+0xa0>
    2728:	020b      	lsls	r3, r1, #8
    272a:	1ac0      	subs	r0, r0, r3
    272c:	4152      	adcs	r2, r2
    272e:	d2cd      	bcs.n	26cc <__divsi3+0x40>
    2730:	09c3      	lsrs	r3, r0, #7
    2732:	428b      	cmp	r3, r1
    2734:	d301      	bcc.n	273a <__divsi3+0xae>
    2736:	01cb      	lsls	r3, r1, #7
    2738:	1ac0      	subs	r0, r0, r3
    273a:	4152      	adcs	r2, r2
    273c:	0983      	lsrs	r3, r0, #6
    273e:	428b      	cmp	r3, r1
    2740:	d301      	bcc.n	2746 <__divsi3+0xba>
    2742:	018b      	lsls	r3, r1, #6
    2744:	1ac0      	subs	r0, r0, r3
    2746:	4152      	adcs	r2, r2
    2748:	0943      	lsrs	r3, r0, #5
    274a:	428b      	cmp	r3, r1
    274c:	d301      	bcc.n	2752 <__divsi3+0xc6>
    274e:	014b      	lsls	r3, r1, #5
    2750:	1ac0      	subs	r0, r0, r3
    2752:	4152      	adcs	r2, r2
    2754:	0903      	lsrs	r3, r0, #4
    2756:	428b      	cmp	r3, r1
    2758:	d301      	bcc.n	275e <__divsi3+0xd2>
    275a:	010b      	lsls	r3, r1, #4
    275c:	1ac0      	subs	r0, r0, r3
    275e:	4152      	adcs	r2, r2
    2760:	08c3      	lsrs	r3, r0, #3
    2762:	428b      	cmp	r3, r1
    2764:	d301      	bcc.n	276a <__divsi3+0xde>
    2766:	00cb      	lsls	r3, r1, #3
    2768:	1ac0      	subs	r0, r0, r3
    276a:	4152      	adcs	r2, r2
    276c:	0883      	lsrs	r3, r0, #2
    276e:	428b      	cmp	r3, r1
    2770:	d301      	bcc.n	2776 <__divsi3+0xea>
    2772:	008b      	lsls	r3, r1, #2
    2774:	1ac0      	subs	r0, r0, r3
    2776:	4152      	adcs	r2, r2
    2778:	0843      	lsrs	r3, r0, #1
    277a:	428b      	cmp	r3, r1
    277c:	d301      	bcc.n	2782 <__divsi3+0xf6>
    277e:	004b      	lsls	r3, r1, #1
    2780:	1ac0      	subs	r0, r0, r3
    2782:	4152      	adcs	r2, r2
    2784:	1a41      	subs	r1, r0, r1
    2786:	d200      	bcs.n	278a <__divsi3+0xfe>
    2788:	4601      	mov	r1, r0
    278a:	4152      	adcs	r2, r2
    278c:	4610      	mov	r0, r2
    278e:	4770      	bx	lr
    2790:	e05d      	b.n	284e <__divsi3+0x1c2>
    2792:	0fca      	lsrs	r2, r1, #31
    2794:	d000      	beq.n	2798 <__divsi3+0x10c>
    2796:	4249      	negs	r1, r1
    2798:	1003      	asrs	r3, r0, #32
    279a:	d300      	bcc.n	279e <__divsi3+0x112>
    279c:	4240      	negs	r0, r0
    279e:	4053      	eors	r3, r2
    27a0:	2200      	movs	r2, #0
    27a2:	469c      	mov	ip, r3
    27a4:	0903      	lsrs	r3, r0, #4
    27a6:	428b      	cmp	r3, r1
    27a8:	d32d      	bcc.n	2806 <__divsi3+0x17a>
    27aa:	0a03      	lsrs	r3, r0, #8
    27ac:	428b      	cmp	r3, r1
    27ae:	d312      	bcc.n	27d6 <__divsi3+0x14a>
    27b0:	22fc      	movs	r2, #252	; 0xfc
    27b2:	0189      	lsls	r1, r1, #6
    27b4:	ba12      	rev	r2, r2
    27b6:	0a03      	lsrs	r3, r0, #8
    27b8:	428b      	cmp	r3, r1
    27ba:	d30c      	bcc.n	27d6 <__divsi3+0x14a>
    27bc:	0189      	lsls	r1, r1, #6
    27be:	1192      	asrs	r2, r2, #6
    27c0:	428b      	cmp	r3, r1
    27c2:	d308      	bcc.n	27d6 <__divsi3+0x14a>
    27c4:	0189      	lsls	r1, r1, #6
    27c6:	1192      	asrs	r2, r2, #6
    27c8:	428b      	cmp	r3, r1
    27ca:	d304      	bcc.n	27d6 <__divsi3+0x14a>
    27cc:	0189      	lsls	r1, r1, #6
    27ce:	d03a      	beq.n	2846 <__divsi3+0x1ba>
    27d0:	1192      	asrs	r2, r2, #6
    27d2:	e000      	b.n	27d6 <__divsi3+0x14a>
    27d4:	0989      	lsrs	r1, r1, #6
    27d6:	09c3      	lsrs	r3, r0, #7
    27d8:	428b      	cmp	r3, r1
    27da:	d301      	bcc.n	27e0 <__divsi3+0x154>
    27dc:	01cb      	lsls	r3, r1, #7
    27de:	1ac0      	subs	r0, r0, r3
    27e0:	4152      	adcs	r2, r2
    27e2:	0983      	lsrs	r3, r0, #6
    27e4:	428b      	cmp	r3, r1
    27e6:	d301      	bcc.n	27ec <__divsi3+0x160>
    27e8:	018b      	lsls	r3, r1, #6
    27ea:	1ac0      	subs	r0, r0, r3
    27ec:	4152      	adcs	r2, r2
    27ee:	0943      	lsrs	r3, r0, #5
    27f0:	428b      	cmp	r3, r1
    27f2:	d301      	bcc.n	27f8 <__divsi3+0x16c>
    27f4:	014b      	lsls	r3, r1, #5
    27f6:	1ac0      	subs	r0, r0, r3
    27f8:	4152      	adcs	r2, r2
    27fa:	0903      	lsrs	r3, r0, #4
    27fc:	428b      	cmp	r3, r1
    27fe:	d301      	bcc.n	2804 <__divsi3+0x178>
    2800:	010b      	lsls	r3, r1, #4
    2802:	1ac0      	subs	r0, r0, r3
    2804:	4152      	adcs	r2, r2
    2806:	08c3      	lsrs	r3, r0, #3
    2808:	428b      	cmp	r3, r1
    280a:	d301      	bcc.n	2810 <__divsi3+0x184>
    280c:	00cb      	lsls	r3, r1, #3
    280e:	1ac0      	subs	r0, r0, r3
    2810:	4152      	adcs	r2, r2
    2812:	0883      	lsrs	r3, r0, #2
    2814:	428b      	cmp	r3, r1
    2816:	d301      	bcc.n	281c <__divsi3+0x190>
    2818:	008b      	lsls	r3, r1, #2
    281a:	1ac0      	subs	r0, r0, r3
    281c:	4152      	adcs	r2, r2
    281e:	d2d9      	bcs.n	27d4 <__divsi3+0x148>
    2820:	0843      	lsrs	r3, r0, #1
    2822:	428b      	cmp	r3, r1
    2824:	d301      	bcc.n	282a <__divsi3+0x19e>
    2826:	004b      	lsls	r3, r1, #1
    2828:	1ac0      	subs	r0, r0, r3
    282a:	4152      	adcs	r2, r2
    282c:	1a41      	subs	r1, r0, r1
    282e:	d200      	bcs.n	2832 <__divsi3+0x1a6>
    2830:	4601      	mov	r1, r0
    2832:	4663      	mov	r3, ip
    2834:	4152      	adcs	r2, r2
    2836:	105b      	asrs	r3, r3, #1
    2838:	4610      	mov	r0, r2
    283a:	d301      	bcc.n	2840 <__divsi3+0x1b4>
    283c:	4240      	negs	r0, r0
    283e:	2b00      	cmp	r3, #0
    2840:	d500      	bpl.n	2844 <__divsi3+0x1b8>
    2842:	4249      	negs	r1, r1
    2844:	4770      	bx	lr
    2846:	4663      	mov	r3, ip
    2848:	105b      	asrs	r3, r3, #1
    284a:	d300      	bcc.n	284e <__divsi3+0x1c2>
    284c:	4240      	negs	r0, r0
    284e:	b501      	push	{r0, lr}
    2850:	2000      	movs	r0, #0
    2852:	f000 f805 	bl	2860 <__aeabi_idiv0>
    2856:	bd02      	pop	{r1, pc}

00002858 <__aeabi_idivmod>:
    2858:	2900      	cmp	r1, #0
    285a:	d0f8      	beq.n	284e <__divsi3+0x1c2>
    285c:	e716      	b.n	268c <__divsi3>
    285e:	4770      	bx	lr

00002860 <__aeabi_idiv0>:
    2860:	4770      	bx	lr
    2862:	46c0      	nop			; (mov r8, r8)

00002864 <__libc_init_array>:
    2864:	b570      	push	{r4, r5, r6, lr}
    2866:	2600      	movs	r6, #0
    2868:	4d0c      	ldr	r5, [pc, #48]	; (289c <__libc_init_array+0x38>)
    286a:	4c0d      	ldr	r4, [pc, #52]	; (28a0 <__libc_init_array+0x3c>)
    286c:	1b64      	subs	r4, r4, r5
    286e:	10a4      	asrs	r4, r4, #2
    2870:	42a6      	cmp	r6, r4
    2872:	d109      	bne.n	2888 <__libc_init_array+0x24>
    2874:	2600      	movs	r6, #0
    2876:	f000 f85b 	bl	2930 <_init>
    287a:	4d0a      	ldr	r5, [pc, #40]	; (28a4 <__libc_init_array+0x40>)
    287c:	4c0a      	ldr	r4, [pc, #40]	; (28a8 <__libc_init_array+0x44>)
    287e:	1b64      	subs	r4, r4, r5
    2880:	10a4      	asrs	r4, r4, #2
    2882:	42a6      	cmp	r6, r4
    2884:	d105      	bne.n	2892 <__libc_init_array+0x2e>
    2886:	bd70      	pop	{r4, r5, r6, pc}
    2888:	00b3      	lsls	r3, r6, #2
    288a:	58eb      	ldr	r3, [r5, r3]
    288c:	4798      	blx	r3
    288e:	3601      	adds	r6, #1
    2890:	e7ee      	b.n	2870 <__libc_init_array+0xc>
    2892:	00b3      	lsls	r3, r6, #2
    2894:	58eb      	ldr	r3, [r5, r3]
    2896:	4798      	blx	r3
    2898:	3601      	adds	r6, #1
    289a:	e7f2      	b.n	2882 <__libc_init_array+0x1e>
    289c:	0000293c 	.word	0x0000293c
    28a0:	0000293c 	.word	0x0000293c
    28a4:	0000293c 	.word	0x0000293c
    28a8:	00002940 	.word	0x00002940

000028ac <_tcc_intflag>:
    28ac:	00000001 00000002 00000004 00000008     ................
    28bc:	00001000 00002000 00004000 00008000     ..... ...@......
    28cc:	00010000 00020000 00040000 00080000     ................
    28dc:	0006005e 200005e8 00000000 00001f1a     ^...... ........
    28ec:	00001f16 00001f16 00001f78 00001f78     ........x...x...
    28fc:	00001f2e 00001f20 00001f34 00001f66     .... ...4...f...
    290c:	00002000 00001fe0 00001fe0 0000206c     . ..........l ..
    291c:	00001ff2 0000200e 00001fe4 0000201c     ..... ....... ..
    292c:	0000205c                                \ ..

00002930 <_init>:
    2930:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2932:	46c0      	nop			; (mov r8, r8)
    2934:	bcf8      	pop	{r3, r4, r5, r6, r7}
    2936:	bc08      	pop	{r3}
    2938:	469e      	mov	lr, r3
    293a:	4770      	bx	lr

0000293c <__init_array_start>:
    293c:	000000b5 	.word	0x000000b5

00002940 <_fini>:
    2940:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2942:	46c0      	nop			; (mov r8, r8)
    2944:	bcf8      	pop	{r3, r4, r5, r6, r7}
    2946:	bc08      	pop	{r3}
    2948:	469e      	mov	lr, r3
    294a:	4770      	bx	lr

0000294c <__fini_array_start>:
    294c:	0000008d 	.word	0x0000008d
