0-prep 0h0m0s506ms
1-yosys 0h0m1s746ms
2-opensta 0h0m1s477ms
3-verilog2def_openroad 0h0m1s714ms
4-ioPlacer 0h0m1s406ms
5-tapcell 0h0m1s387ms
6-klayout_scrot 0h0m4s456ms
7-pdn 0h0m1s809ms
8-replace 0h0m6s911ms
8-resizer 0h0m6s277ms
9-write_verilog 0h0m1s440ms
10-opensta_post_resizer 0h0m1s442ms
11-opendp 0h0m1s607ms
12-klayout_scrot 0h0m4s622ms
13-cts 0h1m42s938ms
14-write_verilog 0h0m1s429ms
15-klayout_scrot 0h0m4s743ms
15-resizer_timing 0h0m6s486ms
16-write_verilog 0h0m1s571ms
17-opensta_post_resizer_timing 0h0m1s564ms
18-fastroute 0h0m7s461ms
19-addspacers 0h0m1s577ms
20-write_verilog 0h0m1s419ms
21-tritonRoute 0h0m5s851ms
22-klayout_scrot 0h0m4s706ms
23-spef_extraction 0h0m0s534ms
24-opensta_spef 0h0m1s505ms
26-write_verilog 0h0m1s448ms
28-klayout_scrot 0h0m4s758ms
31-magic_gen 0h0m6s218ms
32-klayout 0h0m4s246ms
33-klayout_scrot 0h0m4s946ms
35-klayout_scrot 0h0m4s708ms
36-klayout_xor 0h0m13s387ms
37-magic_ext_spice 0h0m1s449ms
38-lvs 0h0m0s188ms
39-magic_drc 0h0m2s622ms
41-or_antenna 0h0m1s415ms
42-cvc 0h0m0s196ms