# Signal Generator
# 2018-06-04 20:52:45Z

# IO_0@[IOP=(1)][IoId=(0)] is reserved: SWDDebugEnabled
dont_use_io iocell 1 0
# IO_1@[IOP=(1)][IoId=(1)] is reserved: SWDDebugEnabled
dont_use_io iocell 1 1
# IO_3@[IOP=(1)][IoId=(3)] is reserved: SWDDebugEnabled
dont_use_io iocell 1 3
set_location "ClockBlock" clockblockcell -1 -1 0
set_io "Wave(0)" iocell 15 1
set_location "\DAC:viDAC8\" vidaccell -1 -1 3
set_location "DMA_1" drqcell -1 -1 0
