;redcode
;assert 1
	SPL 0, #2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP #22, @109
	SLT #100, @230
	SUB -207, <-120
	SPL 708, <602
	ADD 270, 60
	CMP <0, @2
	CMP @0, @2
	SUB -207, <-120
	SUB @0, @2
	SUB <10, -91
	SLT 210, 30
	SPL 0, #2
	SUB @-127, 100
	SUB @0, @2
	ADD 270, 60
	ADD 470, 60
	SUB @-127, 100
	ADD 10, 9
	SUB @0, @2
	SUB @0, @2
	SUB <0, @2
	SUB <0, @2
	ADD -210, 30
	SPL 0, #2
	SUB @0, @2
	ADD 210, 60
	SUB -207, <-120
	SUB @127, 106
	SUB 12, @10
	SUB 12, @10
	SPL -100, -301
	SLT <0, @2
	SUB #72, @200
	SUB @721, 106
	SPL 0, #2
	CMP @27, 6
	SUB 12, @10
	SUB -100, -301
	SUB @0, @2
	SUB #72, @200
	MOV -7, <-20
	CMP <0, @2
	SLT -100, -100
	MOV -1, <-20
	MOV -7, <-20
	CMP #22, @109
