{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 13 17:31:37 2015 " "Info: Processing started: Tue Oct 13 17:31:37 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LAB2_CU -c LAB2_CU " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off LAB2_CU -c LAB2_CU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Sub SUB uP_CU.v(8) " "Info (10281): Verilog HDL Declaration information at uP_CU.v(8): object \"Sub\" differs only in case from object \"SUB\" in the same scope" {  } { { "uP_CU.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_CU/uP_CU.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Halt HALT uP_CU.v(8) " "Info (10281): Verilog HDL Declaration information at uP_CU.v(8): object \"Halt\" differs only in case from object \"HALT\" in the same scope" {  } { { "uP_CU.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_CU/uP_CU.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uP_CU.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file uP_CU.v" { { "Info" "ISGN_ENTITY_NAME" "1 uP_CU " "Info: Found entity 1: uP_CU" {  } { { "uP_CU.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_CU/uP_CU.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Sub SUB LAB2_CU.v(4) " "Info (10281): Verilog HDL Declaration information at LAB2_CU.v(4): object \"Sub\" differs only in case from object \"SUB\" in the same scope" {  } { { "LAB2_CU.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_CU/LAB2_CU.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 0}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Halt HALT LAB2_CU.v(4) " "Info (10281): Verilog HDL Declaration information at LAB2_CU.v(4): object \"Halt\" differs only in case from object \"HALT\" in the same scope" {  } { { "LAB2_CU.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_CU/LAB2_CU.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LAB2_CU.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file LAB2_CU.v" { { "Info" "ISGN_ENTITY_NAME" "1 LAB2_CU " "Info: Found entity 1: LAB2_CU" {  } { { "LAB2_CU.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_CU/LAB2_CU.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LAB2_CU_tb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file LAB2_CU_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 LAB2_CU_tb " "Info: Found entity 1: LAB2_CU_tb" {  } { { "LAB2_CU_tb.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_CU/LAB2_CU_tb.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "LAB2_CU " "Info: Elaborating entity \"LAB2_CU\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Enter LAB2_CU.v(93) " "Warning (10235): Verilog HDL Always Construct warning at LAB2_CU.v(93): variable \"Enter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "LAB2_CU.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_CU/LAB2_CU.v" 93 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 4 " "Info: 4 registers lost all their fanouts during netlist optimizations. The first 4 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~14 " "Info: Register \"state~14\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~15 " "Info: Register \"state~15\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~16 " "Info: Register \"state~16\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~17 " "Info: Register \"state~17\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_CU/LAB2_CU.map.smsg " "Info: Generated suppressed messages file C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_CU/LAB2_CU.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "45 " "Info: Implemented 45 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Info: Implemented 8 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Info: Implemented 14 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "23 " "Info: Implemented 23 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "224 " "Info: Peak virtual memory: 224 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 13 17:31:38 2015 " "Info: Processing ended: Tue Oct 13 17:31:38 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
