
ATmega2560.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000000b4  00800200  0000163a  000016ce  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000163a  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000015  008002b4  008002b4  00001782  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001782  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000278  00000000  00000000  000017de  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00001abf  00000000  00000000  00001a56  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000ed9  00000000  00000000  00003515  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00001349  00000000  00000000  000043ee  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000514  00000000  00000000  00005738  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000704  00000000  00000000  00005c4c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000b8d  00000000  00000000  00006350  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000001d0  00000000  00000000  00006edd  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	4d c2       	rjmp	.+1178   	; 0x4a8 <__vector_3>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	d0 c0       	rjmp	.+416    	; 0x1c6 <__bad_interrupt>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c4 c0       	rjmp	.+392    	; 0x1c6 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	a8 c0       	rjmp	.+336    	; 0x1c6 <__bad_interrupt>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	9c c0       	rjmp	.+312    	; 0x1c6 <__bad_interrupt>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	a5 c3       	rjmp	.+1866   	; 0x7e8 <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	0f 04       	cpc	r0, r15
      e6:	61 04       	cpc	r6, r1
      e8:	61 04       	cpc	r6, r1
      ea:	61 04       	cpc	r6, r1
      ec:	61 04       	cpc	r6, r1
      ee:	61 04       	cpc	r6, r1
      f0:	61 04       	cpc	r6, r1
      f2:	61 04       	cpc	r6, r1
      f4:	0f 04       	cpc	r0, r15
      f6:	61 04       	cpc	r6, r1
      f8:	61 04       	cpc	r6, r1
      fa:	61 04       	cpc	r6, r1
      fc:	61 04       	cpc	r6, r1
      fe:	61 04       	cpc	r6, r1
     100:	61 04       	cpc	r6, r1
     102:	61 04       	cpc	r6, r1
     104:	11 04       	cpc	r1, r1
     106:	61 04       	cpc	r6, r1
     108:	61 04       	cpc	r6, r1
     10a:	61 04       	cpc	r6, r1
     10c:	61 04       	cpc	r6, r1
     10e:	61 04       	cpc	r6, r1
     110:	61 04       	cpc	r6, r1
     112:	61 04       	cpc	r6, r1
     114:	61 04       	cpc	r6, r1
     116:	61 04       	cpc	r6, r1
     118:	61 04       	cpc	r6, r1
     11a:	61 04       	cpc	r6, r1
     11c:	61 04       	cpc	r6, r1
     11e:	61 04       	cpc	r6, r1
     120:	61 04       	cpc	r6, r1
     122:	61 04       	cpc	r6, r1
     124:	11 04       	cpc	r1, r1
     126:	61 04       	cpc	r6, r1
     128:	61 04       	cpc	r6, r1
     12a:	61 04       	cpc	r6, r1
     12c:	61 04       	cpc	r6, r1
     12e:	61 04       	cpc	r6, r1
     130:	61 04       	cpc	r6, r1
     132:	61 04       	cpc	r6, r1
     134:	61 04       	cpc	r6, r1
     136:	61 04       	cpc	r6, r1
     138:	61 04       	cpc	r6, r1
     13a:	61 04       	cpc	r6, r1
     13c:	61 04       	cpc	r6, r1
     13e:	61 04       	cpc	r6, r1
     140:	61 04       	cpc	r6, r1
     142:	61 04       	cpc	r6, r1
     144:	5d 04       	cpc	r5, r13
     146:	61 04       	cpc	r6, r1
     148:	61 04       	cpc	r6, r1
     14a:	61 04       	cpc	r6, r1
     14c:	61 04       	cpc	r6, r1
     14e:	61 04       	cpc	r6, r1
     150:	61 04       	cpc	r6, r1
     152:	61 04       	cpc	r6, r1
     154:	3a 04       	cpc	r3, r10
     156:	61 04       	cpc	r6, r1
     158:	61 04       	cpc	r6, r1
     15a:	61 04       	cpc	r6, r1
     15c:	61 04       	cpc	r6, r1
     15e:	61 04       	cpc	r6, r1
     160:	61 04       	cpc	r6, r1
     162:	61 04       	cpc	r6, r1
     164:	61 04       	cpc	r6, r1
     166:	61 04       	cpc	r6, r1
     168:	61 04       	cpc	r6, r1
     16a:	61 04       	cpc	r6, r1
     16c:	61 04       	cpc	r6, r1
     16e:	61 04       	cpc	r6, r1
     170:	61 04       	cpc	r6, r1
     172:	61 04       	cpc	r6, r1
     174:	2e 04       	cpc	r2, r14
     176:	61 04       	cpc	r6, r1
     178:	61 04       	cpc	r6, r1
     17a:	61 04       	cpc	r6, r1
     17c:	61 04       	cpc	r6, r1
     17e:	61 04       	cpc	r6, r1
     180:	61 04       	cpc	r6, r1
     182:	61 04       	cpc	r6, r1
     184:	4c 04       	cpc	r4, r12

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	12 e0       	ldi	r17, 0x02	; 2
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	ea e3       	ldi	r30, 0x3A	; 58
     19e:	f6 e1       	ldi	r31, 0x16	; 22
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	a4 3b       	cpi	r26, 0xB4	; 180
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	22 e0       	ldi	r18, 0x02	; 2
     1b2:	a4 eb       	ldi	r26, 0xB4	; 180
     1b4:	b2 e0       	ldi	r27, 0x02	; 2
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	a9 3c       	cpi	r26, 0xC9	; 201
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	03 d0       	rcall	.+6      	; 0x1c8 <main>
     1c2:	0c 94 1b 0b 	jmp	0x1636	; 0x1636 <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <main>:
#include "drivers/motor.h"

#include "drivers/pwm.h"

int main(void)
{
     1c8:	cf 93       	push	r28
     1ca:	df 93       	push	r29
     1cc:	cd b7       	in	r28, 0x3d	; 61
     1ce:	de b7       	in	r29, 0x3e	; 62
     1d0:	66 97       	sbiw	r28, 0x16	; 22
     1d2:	0f b6       	in	r0, 0x3f	; 63
     1d4:	f8 94       	cli
     1d6:	de bf       	out	0x3e, r29	; 62
     1d8:	0f be       	out	0x3f, r0	; 63
     1da:	cd bf       	out	0x3d, r28	; 61
	UART_init(MYUBRR);
     1dc:	87 e6       	ldi	r24, 0x67	; 103
     1de:	90 e0       	ldi	r25, 0x00	; 0
     1e0:	98 d3       	rcall	.+1840   	; 0x912 <UART_init>
	CAN_init();
     1e2:	6d d0       	rcall	.+218    	; 0x2be <CAN_init>
	IR_init();
     1e4:	9d d1       	rcall	.+826    	; 0x520 <IR_init>
	SERVO_init();
     1e6:	71 d2       	rcall	.+1250   	; 0x6ca <SERVO_init>
	MOTOR_init();
     1e8:	3e d2       	rcall	.+1148   	; 0x666 <MOTOR_init>

	struct can_message_t send_msg;
	struct can_message_t receive_msg;

	uint8_t ir_value = IR_read();
     1ea:	9c d1       	rcall	.+824    	; 0x524 <IR_read>
     1ec:	d8 2e       	mov	r13, r24
		receive_msg = CAN_data_receive();
		if(receive_msg.id == 1) {
			// Message is joystick data
			int8_t x = receive_msg.data[0];
			SERVO_write(-x);
			MOTOR_set_dir_right(x > 0);
     1ee:	cc 24       	eor	r12, r12
     1f0:	c3 94       	inc	r12
     1f2:	b1 2c       	mov	r11, r1
			MOTOR_set_velocity(abs(x)/100.0f * 0xFF);
		}
		
		ir_value = IR_read();
		printf("IR value: %d\n", ir_value);
     1f4:	02 e1       	ldi	r16, 0x12	; 18
     1f6:	12 e0       	ldi	r17, 0x02	; 2
		if(ir_value != old_ir_value) {
			old_ir_value = ir_value;
			// Send score to node 1
			send_msg.id = 2;
     1f8:	68 94       	set
     1fa:	ee 24       	eor	r14, r14
     1fc:	e1 f8       	bld	r14, 1
     1fe:	f1 2c       	mov	r15, r1
	struct can_message_t receive_msg;

	uint8_t ir_value = IR_read();
	uint8_t old_ir_value = ir_value;
	while(1) {
		receive_msg = CAN_data_receive();
     200:	ce 01       	movw	r24, r28
     202:	0c 96       	adiw	r24, 0x0c	; 12
     204:	c5 d0       	rcall	.+394    	; 0x390 <CAN_data_receive>
		if(receive_msg.id == 1) {
     206:	8c 85       	ldd	r24, Y+12	; 0x0c
     208:	9d 85       	ldd	r25, Y+13	; 0x0d
     20a:	01 97       	sbiw	r24, 0x01	; 1
     20c:	21 f5       	brne	.+72     	; 0x256 <main+0x8e>
			// Message is joystick data
			int8_t x = receive_msg.data[0];
     20e:	af 84       	ldd	r10, Y+15	; 0x0f
			SERVO_write(-x);
     210:	8a 2d       	mov	r24, r10
     212:	81 95       	neg	r24
     214:	65 d2       	rcall	.+1226   	; 0x6e0 <SERVO_write>
			MOTOR_set_dir_right(x > 0);
     216:	8c 2d       	mov	r24, r12
     218:	1a 14       	cp	r1, r10
     21a:	0c f0       	brlt	.+2      	; 0x21e <main+0x56>
     21c:	8b 2d       	mov	r24, r11
     21e:	12 d2       	rcall	.+1060   	; 0x644 <MOTOR_set_dir_right>
			MOTOR_set_velocity(abs(x)/100.0f * 0xFF);
     220:	6a 2d       	mov	r22, r10
     222:	77 27       	eor	r23, r23
     224:	67 fd       	sbrc	r22, 7
     226:	70 95       	com	r23
     228:	77 23       	and	r23, r23
     22a:	1c f4       	brge	.+6      	; 0x232 <main+0x6a>
     22c:	71 95       	neg	r23
     22e:	61 95       	neg	r22
     230:	71 09       	sbc	r23, r1
     232:	88 27       	eor	r24, r24
     234:	77 fd       	sbrc	r23, 7
     236:	80 95       	com	r24
     238:	98 2f       	mov	r25, r24
     23a:	7c d4       	rcall	.+2296   	; 0xb34 <__floatsisf>
     23c:	20 e0       	ldi	r18, 0x00	; 0
     23e:	30 e0       	ldi	r19, 0x00	; 0
     240:	48 ec       	ldi	r20, 0xC8	; 200
     242:	52 e4       	ldi	r21, 0x42	; 66
     244:	e1 d3       	rcall	.+1986   	; 0xa08 <__divsf3>
     246:	20 e0       	ldi	r18, 0x00	; 0
     248:	30 e0       	ldi	r19, 0x00	; 0
     24a:	4f e7       	ldi	r20, 0x7F	; 127
     24c:	53 e4       	ldi	r21, 0x43	; 67
     24e:	26 d5       	rcall	.+2636   	; 0xc9c <__mulsf3>
     250:	43 d4       	rcall	.+2182   	; 0xad8 <__fixunssfsi>
     252:	86 2f       	mov	r24, r22
     254:	f5 d1       	rcall	.+1002   	; 0x640 <MOTOR_set_velocity>
		}
		
		ir_value = IR_read();
     256:	66 d1       	rcall	.+716    	; 0x524 <IR_read>
     258:	a8 2e       	mov	r10, r24
		printf("IR value: %d\n", ir_value);
     25a:	1f 92       	push	r1
     25c:	8f 93       	push	r24
     25e:	1f 93       	push	r17
     260:	0f 93       	push	r16
     262:	cf d5       	rcall	.+2974   	; 0xe02 <printf>
		if(ir_value != old_ir_value) {
     264:	0f 90       	pop	r0
     266:	0f 90       	pop	r0
     268:	0f 90       	pop	r0
     26a:	0f 90       	pop	r0
     26c:	ad 14       	cp	r10, r13
     26e:	39 f0       	breq	.+14     	; 0x27e <main+0xb6>
			old_ir_value = ir_value;
			// Send score to node 1
			send_msg.id = 2;
     270:	fa 82       	std	Y+2, r15	; 0x02
     272:	e9 82       	std	Y+1, r14	; 0x01
			send_msg.data[0] = ir_value;
     274:	ac 82       	std	Y+4, r10	; 0x04
			send_msg.length = 1;
     276:	cb 82       	std	Y+3, r12	; 0x03
			CAN_message_send(&send_msg);
     278:	ce 01       	movw	r24, r28
     27a:	01 96       	adiw	r24, 0x01	; 1
     27c:	39 d0       	rcall	.+114    	; 0x2f0 <CAN_message_send>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     27e:	8f e3       	ldi	r24, 0x3F	; 63
     280:	9c e9       	ldi	r25, 0x9C	; 156
     282:	01 97       	sbiw	r24, 0x01	; 1
     284:	f1 f7       	brne	.-4      	; 0x282 <main+0xba>
     286:	00 c0       	rjmp	.+0      	; 0x288 <main+0xc0>
     288:	00 00       	nop
     28a:	da 2c       	mov	r13, r10
     28c:	b9 cf       	rjmp	.-142    	; 0x200 <main+0x38>

0000028e <ADC_init>:
     28e:	ea e7       	ldi	r30, 0x7A	; 122
     290:	f0 e0       	ldi	r31, 0x00	; 0
     292:	80 81       	ld	r24, Z
     294:	80 68       	ori	r24, 0x80	; 128
     296:	80 83       	st	Z, r24
     298:	80 81       	ld	r24, Z
     29a:	87 60       	ori	r24, 0x07	; 7
     29c:	80 83       	st	Z, r24
     29e:	08 95       	ret

000002a0 <ADC_read>:
     2a0:	8f 71       	andi	r24, 0x1F	; 31
     2a2:	80 66       	ori	r24, 0x60	; 96
     2a4:	80 93 7c 00 	sts	0x007C, r24
     2a8:	ea e7       	ldi	r30, 0x7A	; 122
     2aa:	f0 e0       	ldi	r31, 0x00	; 0
     2ac:	80 81       	ld	r24, Z
     2ae:	80 64       	ori	r24, 0x40	; 64
     2b0:	80 83       	st	Z, r24
     2b2:	80 81       	ld	r24, Z
     2b4:	86 fd       	sbrc	r24, 6
     2b6:	fd cf       	rjmp	.-6      	; 0x2b2 <ADC_read+0x12>
     2b8:	80 91 79 00 	lds	r24, 0x0079
     2bc:	08 95       	ret

000002be <CAN_init>:
	.data[0] = 0
};

void CAN_init() {
	// Initialize MCP2551
	MCP2515_init();
     2be:	a2 d1       	rcall	.+836    	; 0x604 <MCP2515_init>
	// Set normal mode
	MCP2515_bit_modify(MCP_CANCTRL, MODE_MASK, MODE_NORMAL);
     2c0:	40 e0       	ldi	r20, 0x00	; 0
     2c2:	60 ee       	ldi	r22, 0xE0	; 224
     2c4:	8f e0       	ldi	r24, 0x0F	; 15
     2c6:	81 d1       	rcall	.+770    	; 0x5ca <MCP2515_bit_modify>

	uint8_t value = MCP2515_read_data(MCP_CANSTAT);
     2c8:	8e e0       	ldi	r24, 0x0E	; 14
     2ca:	40 d1       	rcall	.+640    	; 0x54c <MCP2515_read_data>
	if ((value & MODE_MASK) != MODE_NORMAL) {
     2cc:	80 7e       	andi	r24, 0xE0	; 224
     2ce:	21 f0       	breq	.+8      	; 0x2d8 <CAN_init+0x1a>
		printf("MCP2551 is NOT in normal mode after reset!\n");
     2d0:	80 e2       	ldi	r24, 0x20	; 32
     2d2:	92 e0       	ldi	r25, 0x02	; 2
     2d4:	a7 c5       	rjmp	.+2894   	; 0xe24 <puts>
		return 1;
     2d6:	08 95       	ret
	}

	// Enable interrupts for receive and error
	MCP2515_bit_modify(MCP_CANINTE, 0xFF, MCP_RX_INT | MCP_ERRIE);
     2d8:	43 e2       	ldi	r20, 0x23	; 35
     2da:	6f ef       	ldi	r22, 0xFF	; 255
     2dc:	8b e2       	ldi	r24, 0x2B	; 43
     2de:	75 d1       	rcall	.+746    	; 0x5ca <MCP2515_bit_modify>
	
	EICRA	|= (1 << ISC21);
     2e0:	e9 e6       	ldi	r30, 0x69	; 105
     2e2:	f0 e0       	ldi	r31, 0x00	; 0
     2e4:	80 81       	ld	r24, Z
     2e6:	80 62       	ori	r24, 0x20	; 32
     2e8:	80 83       	st	Z, r24
	EIMSK	|= (1 << INT2);
     2ea:	ea 9a       	sbi	0x1d, 2	; 29
	sei();
     2ec:	78 94       	sei
     2ee:	08 95       	ret

000002f0 <CAN_message_send>:
		rx_flag = 1;
	}
	MCP2515_bit_modify(MCP_CANINTF, 0xFF, 0);
}

void CAN_message_send(struct can_message_t* msg){
     2f0:	0f 93       	push	r16
     2f2:	1f 93       	push	r17
     2f4:	cf 93       	push	r28
     2f6:	df 93       	push	r29
     2f8:	cd b7       	in	r28, 0x3d	; 61
     2fa:	de b7       	in	r29, 0x3e	; 62
     2fc:	dc 01       	movw	r26, r24
	}
	// Write starting from TXB0SIDH
	MCP2515_write_data(MCP_TXB0SIDH, data, data_length); 
	// Request to send from buffer TX0
	MCP2515_request_to_send(1);
}
     2fe:	0d b7       	in	r16, 0x3d	; 61
     300:	1e b7       	in	r17, 0x3e	; 62
	}
	MCP2515_bit_modify(MCP_CANINTF, 0xFF, 0);
}

void CAN_message_send(struct can_message_t* msg){
	int data_length = 5 + msg->length;
     302:	12 96       	adiw	r26, 0x02	; 2
     304:	4c 91       	ld	r20, X
     306:	12 97       	sbiw	r26, 0x02	; 2
     308:	50 e0       	ldi	r21, 0x00	; 0
     30a:	4b 5f       	subi	r20, 0xFB	; 251
     30c:	5f 4f       	sbci	r21, 0xFF	; 255
	uint8_t data[data_length];
     30e:	8d b7       	in	r24, 0x3d	; 61
     310:	9e b7       	in	r25, 0x3e	; 62
     312:	84 1b       	sub	r24, r20
     314:	95 0b       	sbc	r25, r21
     316:	0f b6       	in	r0, 0x3f	; 63
     318:	f8 94       	cli
     31a:	9e bf       	out	0x3e, r25	; 62
     31c:	0f be       	out	0x3f, r0	; 63
     31e:	8d bf       	out	0x3d, r24	; 61
     320:	6d b7       	in	r22, 0x3d	; 61
     322:	7e b7       	in	r23, 0x3e	; 62
     324:	6f 5f       	subi	r22, 0xFF	; 255
     326:	7f 4f       	sbci	r23, 0xFF	; 255
	data[0] = msg->id >> 3; // Bit 0 to 2 to TXB0SIDH
     328:	8d 91       	ld	r24, X+
     32a:	9c 91       	ld	r25, X
     32c:	11 97       	sbiw	r26, 0x01	; 1
     32e:	96 95       	lsr	r25
     330:	87 95       	ror	r24
     332:	96 95       	lsr	r25
     334:	87 95       	ror	r24
     336:	96 95       	lsr	r25
     338:	87 95       	ror	r24
     33a:	ed b7       	in	r30, 0x3d	; 61
     33c:	fe b7       	in	r31, 0x3e	; 62
     33e:	81 83       	std	Z+1, r24	; 0x01
	data[1] = msg->id << 5; // Bit 3 to 10 to TXB0SIDL
     340:	8c 91       	ld	r24, X
     342:	82 95       	swap	r24
     344:	88 0f       	add	r24, r24
     346:	80 7e       	andi	r24, 0xE0	; 224
     348:	fb 01       	movw	r30, r22
     34a:	81 83       	std	Z+1, r24	; 0x01
	// Not using extended ID
	data[2] = 0;
     34c:	12 82       	std	Z+2, r1	; 0x02
	data[3] = 0;
     34e:	13 82       	std	Z+3, r1	; 0x03
	// length to TXB0DLC
	data[4] = msg->length;
     350:	12 96       	adiw	r26, 0x02	; 2
     352:	8c 91       	ld	r24, X
     354:	12 97       	sbiw	r26, 0x02	; 2
     356:	84 83       	std	Z+4, r24	; 0x04
	// Fill rest of array with message data
	for(int i = 5; i < data_length; i++) {
     358:	46 30       	cpi	r20, 0x06	; 6
     35a:	51 05       	cpc	r21, r1
     35c:	5c f0       	brlt	.+22     	; 0x374 <CAN_message_send+0x84>
     35e:	13 96       	adiw	r26, 0x03	; 3
     360:	35 96       	adiw	r30, 0x05	; 5
     362:	25 e0       	ldi	r18, 0x05	; 5
     364:	30 e0       	ldi	r19, 0x00	; 0
		data[i] = msg->data[i - 5];
     366:	8d 91       	ld	r24, X+
     368:	81 93       	st	Z+, r24
	data[2] = 0;
	data[3] = 0;
	// length to TXB0DLC
	data[4] = msg->length;
	// Fill rest of array with message data
	for(int i = 5; i < data_length; i++) {
     36a:	2f 5f       	subi	r18, 0xFF	; 255
     36c:	3f 4f       	sbci	r19, 0xFF	; 255
     36e:	24 17       	cp	r18, r20
     370:	35 07       	cpc	r19, r21
     372:	cc f3       	brlt	.-14     	; 0x366 <CAN_message_send+0x76>
		data[i] = msg->data[i - 5];
	}
	// Write starting from TXB0SIDH
	MCP2515_write_data(MCP_TXB0SIDH, data, data_length); 
     374:	81 e3       	ldi	r24, 0x31	; 49
     376:	fa d0       	rcall	.+500    	; 0x56c <MCP2515_write_data>
	// Request to send from buffer TX0
	MCP2515_request_to_send(1);
     378:	81 e0       	ldi	r24, 0x01	; 1
     37a:	1b d1       	rcall	.+566    	; 0x5b2 <MCP2515_request_to_send>
}
     37c:	0f b6       	in	r0, 0x3f	; 63
     37e:	f8 94       	cli
     380:	1e bf       	out	0x3e, r17	; 62
     382:	0f be       	out	0x3f, r0	; 63
     384:	0d bf       	out	0x3d, r16	; 61
     386:	df 91       	pop	r29
     388:	cf 91       	pop	r28
     38a:	1f 91       	pop	r17
     38c:	0f 91       	pop	r16
     38e:	08 95       	ret

00000390 <CAN_data_receive>:

struct can_message_t CAN_data_receive() {
     390:	8f 92       	push	r8
     392:	9f 92       	push	r9
     394:	af 92       	push	r10
     396:	bf 92       	push	r11
     398:	cf 92       	push	r12
     39a:	df 92       	push	r13
     39c:	ef 92       	push	r14
     39e:	ff 92       	push	r15
     3a0:	0f 93       	push	r16
     3a2:	1f 93       	push	r17
     3a4:	cf 93       	push	r28
     3a6:	df 93       	push	r29
     3a8:	cd b7       	in	r28, 0x3d	; 61
     3aa:	de b7       	in	r29, 0x3e	; 62
     3ac:	2b 97       	sbiw	r28, 0x0b	; 11
     3ae:	0f b6       	in	r0, 0x3f	; 63
     3b0:	f8 94       	cli
     3b2:	de bf       	out	0x3e, r29	; 62
     3b4:	0f be       	out	0x3f, r0	; 63
     3b6:	cd bf       	out	0x3d, r28	; 61
     3b8:	7c 01       	movw	r14, r24
	struct can_message_t msg;

	if(rx_flag) {
     3ba:	80 91 be 02 	lds	r24, 0x02BE
     3be:	88 23       	and	r24, r24
     3c0:	b1 f1       	breq	.+108    	; 0x42e <CAN_data_receive+0x9e>
		msg.id = (MCP2515_read_data(MCP_RXB0SIDH) << 3) | (MCP2515_read_data(MCP_RXB0SIDL) >> 5);
     3c2:	81 e6       	ldi	r24, 0x61	; 97
     3c4:	c3 d0       	rcall	.+390    	; 0x54c <MCP2515_read_data>
     3c6:	a8 2e       	mov	r10, r24
     3c8:	82 e6       	ldi	r24, 0x62	; 98
     3ca:	c0 d0       	rcall	.+384    	; 0x54c <MCP2515_read_data>
     3cc:	82 95       	swap	r24
     3ce:	86 95       	lsr	r24
     3d0:	87 70       	andi	r24, 0x07	; 7
     3d2:	b1 2c       	mov	r11, r1
     3d4:	aa 0c       	add	r10, r10
     3d6:	bb 1c       	adc	r11, r11
     3d8:	aa 0c       	add	r10, r10
     3da:	bb 1c       	adc	r11, r11
     3dc:	aa 0c       	add	r10, r10
     3de:	bb 1c       	adc	r11, r11
     3e0:	a8 2a       	or	r10, r24
		msg.length = (0x0F) & MCP2515_read_data(MCP_RXB0DLC);
     3e2:	85 e6       	ldi	r24, 0x65	; 101
     3e4:	b3 d0       	rcall	.+358    	; 0x54c <MCP2515_read_data>
     3e6:	8f 70       	andi	r24, 0x0F	; 15
     3e8:	88 2e       	mov	r8, r24
		for(int i = 0; i < msg.length; i++) {
     3ea:	99 f0       	breq	.+38     	; 0x412 <CAN_data_receive+0x82>
     3ec:	8e 01       	movw	r16, r28
     3ee:	0c 5f       	subi	r16, 0xFC	; 252
     3f0:	1f 4f       	sbci	r17, 0xFF	; 255
     3f2:	68 01       	movw	r12, r16
     3f4:	c8 0e       	add	r12, r24
     3f6:	d1 1c       	adc	r13, r1
     3f8:	0f 2e       	mov	r0, r31
     3fa:	f6 e6       	ldi	r31, 0x66	; 102
     3fc:	9f 2e       	mov	r9, r31
     3fe:	f0 2d       	mov	r31, r0
			msg.data[i] = MCP2515_read_data(MCP_RXB0D0 + i);
     400:	89 2d       	mov	r24, r9
     402:	a4 d0       	rcall	.+328    	; 0x54c <MCP2515_read_data>
     404:	f8 01       	movw	r30, r16
     406:	81 93       	st	Z+, r24
     408:	8f 01       	movw	r16, r30
     40a:	93 94       	inc	r9
	struct can_message_t msg;

	if(rx_flag) {
		msg.id = (MCP2515_read_data(MCP_RXB0SIDH) << 3) | (MCP2515_read_data(MCP_RXB0SIDL) >> 5);
		msg.length = (0x0F) & MCP2515_read_data(MCP_RXB0DLC);
		for(int i = 0; i < msg.length; i++) {
     40c:	ec 15       	cp	r30, r12
     40e:	fd 05       	cpc	r31, r13
     410:	b9 f7       	brne	.-18     	; 0x400 <CAN_data_receive+0x70>
			msg.data[i] = MCP2515_read_data(MCP_RXB0D0 + i);
		}
		rx_flag = 0;
     412:	10 92 be 02 	sts	0x02BE, r1
	} else {
		return empty_msg;
	}
	return msg;
     416:	ba 82       	std	Y+2, r11	; 0x02
     418:	a9 82       	std	Y+1, r10	; 0x01
     41a:	8b 82       	std	Y+3, r8	; 0x03
     41c:	8b e0       	ldi	r24, 0x0B	; 11
     41e:	fe 01       	movw	r30, r28
     420:	31 96       	adiw	r30, 0x01	; 1
     422:	d7 01       	movw	r26, r14
     424:	01 90       	ld	r0, Z+
     426:	0d 92       	st	X+, r0
     428:	8a 95       	dec	r24
     42a:	e1 f7       	brne	.-8      	; 0x424 <CAN_data_receive+0x94>
     42c:	08 c0       	rjmp	.+16     	; 0x43e <CAN_data_receive+0xae>
		for(int i = 0; i < msg.length; i++) {
			msg.data[i] = MCP2515_read_data(MCP_RXB0D0 + i);
		}
		rx_flag = 0;
	} else {
		return empty_msg;
     42e:	8b e0       	ldi	r24, 0x0B	; 11
     430:	e6 e0       	ldi	r30, 0x06	; 6
     432:	f2 e0       	ldi	r31, 0x02	; 2
     434:	d7 01       	movw	r26, r14
     436:	01 90       	ld	r0, Z+
     438:	0d 92       	st	X+, r0
     43a:	8a 95       	dec	r24
     43c:	e1 f7       	brne	.-8      	; 0x436 <CAN_data_receive+0xa6>
	}
	return msg;
}
     43e:	c7 01       	movw	r24, r14
     440:	2b 96       	adiw	r28, 0x0b	; 11
     442:	0f b6       	in	r0, 0x3f	; 63
     444:	f8 94       	cli
     446:	de bf       	out	0x3e, r29	; 62
     448:	0f be       	out	0x3f, r0	; 63
     44a:	cd bf       	out	0x3d, r28	; 61
     44c:	df 91       	pop	r29
     44e:	cf 91       	pop	r28
     450:	1f 91       	pop	r17
     452:	0f 91       	pop	r16
     454:	ff 90       	pop	r15
     456:	ef 90       	pop	r14
     458:	df 90       	pop	r13
     45a:	cf 90       	pop	r12
     45c:	bf 90       	pop	r11
     45e:	af 90       	pop	r10
     460:	9f 90       	pop	r9
     462:	8f 90       	pop	r8
     464:	08 95       	ret

00000466 <CAN_error>:

void CAN_error() {
     466:	cf 93       	push	r28
	uint8_t error = MCP2515_read_data(MCP_EFLG);
     468:	8d e2       	ldi	r24, 0x2D	; 45
     46a:	70 d0       	rcall	.+224    	; 0x54c <MCP2515_read_data>
     46c:	c8 2f       	mov	r28, r24
	if(error & MCP_TXWAR) {
     46e:	82 ff       	sbrs	r24, 2
     470:	03 c0       	rjmp	.+6      	; 0x478 <CAN_error+0x12>
		printf("(E) can.c: Transmission error\n");
     472:	8b e4       	ldi	r24, 0x4B	; 75
     474:	92 e0       	ldi	r25, 0x02	; 2
     476:	d6 d4       	rcall	.+2476   	; 0xe24 <puts>
	}
	if(error & MCP_RXWAR) {
     478:	c1 ff       	sbrs	r28, 1
     47a:	03 c0       	rjmp	.+6      	; 0x482 <CAN_error+0x1c>
		printf("(E) can.c: Receive error\n");
     47c:	89 e6       	ldi	r24, 0x69	; 105
     47e:	92 e0       	ldi	r25, 0x02	; 2
     480:	d1 d4       	rcall	.+2466   	; 0xe24 <puts>
	}
}
     482:	cf 91       	pop	r28
     484:	08 95       	ret

00000486 <CAN_int_vect>:

ISR(INT2_vect) {
	CAN_int_vect();
}

void CAN_int_vect() {
     486:	cf 93       	push	r28
	uint8_t interrupt = MCP2515_read_data(MCP_CANINTF);
     488:	8c e2       	ldi	r24, 0x2C	; 44
     48a:	60 d0       	rcall	.+192    	; 0x54c <MCP2515_read_data>
     48c:	c8 2f       	mov	r28, r24
	if(interrupt & MCP_ERRIF) {
     48e:	85 fd       	sbrc	r24, 5
		CAN_error();
     490:	ea df       	rcall	.-44     	; 0x466 <CAN_error>
	}
	if(interrupt & MCP_RX0IF) {
     492:	c0 ff       	sbrs	r28, 0
     494:	03 c0       	rjmp	.+6      	; 0x49c <CAN_int_vect+0x16>
		rx_flag = 1;
     496:	81 e0       	ldi	r24, 0x01	; 1
     498:	80 93 be 02 	sts	0x02BE, r24
	}
	MCP2515_bit_modify(MCP_CANINTF, 0xFF, 0);
     49c:	40 e0       	ldi	r20, 0x00	; 0
     49e:	6f ef       	ldi	r22, 0xFF	; 255
     4a0:	8c e2       	ldi	r24, 0x2C	; 44
     4a2:	93 d0       	rcall	.+294    	; 0x5ca <MCP2515_bit_modify>
}
     4a4:	cf 91       	pop	r28
     4a6:	08 95       	ret

000004a8 <__vector_3>:
	EICRA	|= (1 << ISC21);
	EIMSK	|= (1 << INT2);
	sei();
}

ISR(INT2_vect) {
     4a8:	1f 92       	push	r1
     4aa:	0f 92       	push	r0
     4ac:	0f b6       	in	r0, 0x3f	; 63
     4ae:	0f 92       	push	r0
     4b0:	11 24       	eor	r1, r1
     4b2:	0b b6       	in	r0, 0x3b	; 59
     4b4:	0f 92       	push	r0
     4b6:	2f 93       	push	r18
     4b8:	3f 93       	push	r19
     4ba:	4f 93       	push	r20
     4bc:	5f 93       	push	r21
     4be:	6f 93       	push	r22
     4c0:	7f 93       	push	r23
     4c2:	8f 93       	push	r24
     4c4:	9f 93       	push	r25
     4c6:	af 93       	push	r26
     4c8:	bf 93       	push	r27
     4ca:	ef 93       	push	r30
     4cc:	ff 93       	push	r31
	CAN_int_vect();
     4ce:	db df       	rcall	.-74     	; 0x486 <CAN_int_vect>
}
     4d0:	ff 91       	pop	r31
     4d2:	ef 91       	pop	r30
     4d4:	bf 91       	pop	r27
     4d6:	af 91       	pop	r26
     4d8:	9f 91       	pop	r25
     4da:	8f 91       	pop	r24
     4dc:	7f 91       	pop	r23
     4de:	6f 91       	pop	r22
     4e0:	5f 91       	pop	r21
     4e2:	4f 91       	pop	r20
     4e4:	3f 91       	pop	r19
     4e6:	2f 91       	pop	r18
     4e8:	0f 90       	pop	r0
     4ea:	0b be       	out	0x3b, r0	; 59
     4ec:	0f 90       	pop	r0
     4ee:	0f be       	out	0x3f, r0	; 63
     4f0:	0f 90       	pop	r0
     4f2:	1f 90       	pop	r1
     4f4:	18 95       	reti

000004f6 <DAC_init>:

#include "dac.h"
#include "TWI_Master.h"

void DAC_init() {
	TWI_Master_Initialise();
     4f6:	4c c1       	rjmp	.+664    	; 0x790 <TWI_Master_Initialise>
     4f8:	08 95       	ret

000004fa <DAC_write>:
}

void DAC_write(uint8_t value) {
     4fa:	cf 93       	push	r28
     4fc:	df 93       	push	r29
     4fe:	00 d0       	rcall	.+0      	; 0x500 <DAC_write+0x6>
     500:	cd b7       	in	r28, 0x3d	; 61
     502:	de b7       	in	r29, 0x3e	; 62
	uint8_t twi_msg[3] = {
     504:	90 e5       	ldi	r25, 0x50	; 80
     506:	99 83       	std	Y+1, r25	; 0x01
     508:	1a 82       	std	Y+2, r1	; 0x02
     50a:	8b 83       	std	Y+3, r24	; 0x03
		MAX520_TWI_ADDRESS,
		0x00,
		value
	};
	TWI_Start_Transceiver_With_Data(twi_msg, 3);
     50c:	63 e0       	ldi	r22, 0x03	; 3
     50e:	ce 01       	movw	r24, r28
     510:	01 96       	adiw	r24, 0x01	; 1
     512:	48 d1       	rcall	.+656    	; 0x7a4 <TWI_Start_Transceiver_With_Data>
     514:	0f 90       	pop	r0
     516:	0f 90       	pop	r0
     518:	0f 90       	pop	r0
     51a:	df 91       	pop	r29
     51c:	cf 91       	pop	r28
     51e:	08 95       	ret

00000520 <IR_init>:
#include "adc.h"

const uint8_t threshold = 0x0F;

void IR_init() {
	ADC_init();
     520:	b6 ce       	rjmp	.-660    	; 0x28e <ADC_init>
     522:	08 95       	ret

00000524 <IR_read>:
}

uint8_t IR_read() {
	// Using a 3rd order moving average filter
	static uint8_t filter[3];
	uint8_t value = ADC_read(IR_CHANNEL);
     524:	80 e0       	ldi	r24, 0x00	; 0
     526:	bc de       	rcall	.-648    	; 0x2a0 <ADC_read>
	uint8_t avg_value = value;
	for(int i = 1; i < 3; i++) {
		avg_value += filter[i];
     528:	a5 eb       	ldi	r26, 0xB5	; 181
     52a:	b2 e0       	ldi	r27, 0x02	; 2
		filter[i - 1] = filter[i];
     52c:	9c 91       	ld	r25, X
     52e:	90 93 b4 02 	sts	0x02B4, r25
	// Using a 3rd order moving average filter
	static uint8_t filter[3];
	uint8_t value = ADC_read(IR_CHANNEL);
	uint8_t avg_value = value;
	for(int i = 1; i < 3; i++) {
		avg_value += filter[i];
     532:	e6 eb       	ldi	r30, 0xB6	; 182
     534:	f2 e0       	ldi	r31, 0x02	; 2
		filter[i - 1] = filter[i];
     536:	90 81       	ld	r25, Z
     538:	9c 93       	st	X, r25
	}
	avg_value /= 3;
	filter[3 - 1] = value;
     53a:	80 83       	st	Z, r24

	return (ADC_read(IR_CHANNEL) < threshold);
     53c:	80 e0       	ldi	r24, 0x00	; 0
     53e:	b0 de       	rcall	.-672    	; 0x2a0 <ADC_read>
     540:	91 e0       	ldi	r25, 0x01	; 1
     542:	8f 30       	cpi	r24, 0x0F	; 15
     544:	08 f0       	brcs	.+2      	; 0x548 <IR_read+0x24>
     546:	90 e0       	ldi	r25, 0x00	; 0
     548:	89 2f       	mov	r24, r25
     54a:	08 95       	ret

0000054c <MCP2515_read_data>:
	SPI_transcieve(address);
	result = SPI_transcieve(0);
	SPI_SS_high();
	sei();
	return result;
}
     54c:	cf 93       	push	r28
     54e:	c8 2f       	mov	r28, r24
     550:	f8 94       	cli
     552:	1a d1       	rcall	.+564    	; 0x788 <SPI_SS_low>
     554:	83 e0       	ldi	r24, 0x03	; 3
     556:	12 d1       	rcall	.+548    	; 0x77c <SPI_transcieve>
     558:	8c 2f       	mov	r24, r28
     55a:	10 d1       	rcall	.+544    	; 0x77c <SPI_transcieve>
     55c:	80 e0       	ldi	r24, 0x00	; 0
     55e:	0e d1       	rcall	.+540    	; 0x77c <SPI_transcieve>
     560:	c8 2f       	mov	r28, r24
     562:	14 d1       	rcall	.+552    	; 0x78c <SPI_SS_high>
     564:	78 94       	sei
     566:	8c 2f       	mov	r24, r28
     568:	cf 91       	pop	r28
     56a:	08 95       	ret

0000056c <MCP2515_write_data>:
     56c:	ef 92       	push	r14
     56e:	ff 92       	push	r15
     570:	0f 93       	push	r16
     572:	1f 93       	push	r17
     574:	cf 93       	push	r28
     576:	df 93       	push	r29
     578:	c8 2f       	mov	r28, r24
     57a:	7b 01       	movw	r14, r22
     57c:	8a 01       	movw	r16, r20
     57e:	f8 94       	cli
     580:	03 d1       	rcall	.+518    	; 0x788 <SPI_SS_low>
     582:	82 e0       	ldi	r24, 0x02	; 2
     584:	fb d0       	rcall	.+502    	; 0x77c <SPI_transcieve>
     586:	8c 2f       	mov	r24, r28
     588:	f9 d0       	rcall	.+498    	; 0x77c <SPI_transcieve>
     58a:	10 16       	cp	r1, r16
     58c:	11 06       	cpc	r1, r17
     58e:	44 f4       	brge	.+16     	; 0x5a0 <MCP2515_write_data+0x34>
     590:	e7 01       	movw	r28, r14
     592:	0e 0d       	add	r16, r14
     594:	1f 1d       	adc	r17, r15
     596:	89 91       	ld	r24, Y+
     598:	f1 d0       	rcall	.+482    	; 0x77c <SPI_transcieve>
     59a:	c0 17       	cp	r28, r16
     59c:	d1 07       	cpc	r29, r17
     59e:	d9 f7       	brne	.-10     	; 0x596 <MCP2515_write_data+0x2a>
     5a0:	f5 d0       	rcall	.+490    	; 0x78c <SPI_SS_high>
     5a2:	78 94       	sei
     5a4:	df 91       	pop	r29
     5a6:	cf 91       	pop	r28
     5a8:	1f 91       	pop	r17
     5aa:	0f 91       	pop	r16
     5ac:	ff 90       	pop	r15
     5ae:	ef 90       	pop	r14
     5b0:	08 95       	ret

000005b2 <MCP2515_request_to_send>:
     5b2:	cf 93       	push	r28
     5b4:	c8 2f       	mov	r28, r24
     5b6:	f8 94       	cli
     5b8:	e7 d0       	rcall	.+462    	; 0x788 <SPI_SS_low>
     5ba:	8c 2f       	mov	r24, r28
     5bc:	87 70       	andi	r24, 0x07	; 7
     5be:	80 68       	ori	r24, 0x80	; 128
     5c0:	dd d0       	rcall	.+442    	; 0x77c <SPI_transcieve>
     5c2:	e4 d0       	rcall	.+456    	; 0x78c <SPI_SS_high>
     5c4:	78 94       	sei
     5c6:	cf 91       	pop	r28
     5c8:	08 95       	ret

000005ca <MCP2515_bit_modify>:

void MCP2515_bit_modify(uint8_t address, uint8_t mask, uint8_t data) {
     5ca:	1f 93       	push	r17
     5cc:	cf 93       	push	r28
     5ce:	df 93       	push	r29
     5d0:	18 2f       	mov	r17, r24
     5d2:	d6 2f       	mov	r29, r22
     5d4:	c4 2f       	mov	r28, r20
	cli();
     5d6:	f8 94       	cli
	SPI_SS_low();
     5d8:	d7 d0       	rcall	.+430    	; 0x788 <SPI_SS_low>
	SPI_transcieve(MCP_BITMOD);
     5da:	85 e0       	ldi	r24, 0x05	; 5
     5dc:	cf d0       	rcall	.+414    	; 0x77c <SPI_transcieve>
	SPI_transcieve(address);
     5de:	81 2f       	mov	r24, r17
     5e0:	cd d0       	rcall	.+410    	; 0x77c <SPI_transcieve>
	SPI_transcieve(mask);
     5e2:	8d 2f       	mov	r24, r29
     5e4:	cb d0       	rcall	.+406    	; 0x77c <SPI_transcieve>
	SPI_transcieve(data);
     5e6:	8c 2f       	mov	r24, r28
     5e8:	c9 d0       	rcall	.+402    	; 0x77c <SPI_transcieve>
	SPI_SS_high();
     5ea:	d0 d0       	rcall	.+416    	; 0x78c <SPI_SS_high>
	sei();
     5ec:	78 94       	sei
}
     5ee:	df 91       	pop	r29
     5f0:	cf 91       	pop	r28
     5f2:	1f 91       	pop	r17
     5f4:	08 95       	ret

000005f6 <MCP2515_reset>:

void MCP2515_reset() {
	cli();
     5f6:	f8 94       	cli
	SPI_SS_low(); // Select CAN controller
     5f8:	c7 d0       	rcall	.+398    	; 0x788 <SPI_SS_low>
	SPI_transcieve(MCP_RESET);
     5fa:	80 ec       	ldi	r24, 0xC0	; 192
     5fc:	bf d0       	rcall	.+382    	; 0x77c <SPI_transcieve>
	SPI_SS_high(); // Deselect CAN controller
     5fe:	c6 d0       	rcall	.+396    	; 0x78c <SPI_SS_high>
	sei();
     600:	78 94       	sei
     602:	08 95       	ret

00000604 <MCP2515_init>:
#include <avr/interrupt.h>

#include "MCP2515.h"
#include "spi.h"

uint8_t MCP2515_init(){
     604:	cf 93       	push	r28
     606:	df 93       	push	r29
     608:	1f 92       	push	r1
     60a:	cd b7       	in	r28, 0x3d	; 61
     60c:	de b7       	in	r29, 0x3e	; 62
	volatile uint8_t value;
	
	SPI_master_init();
     60e:	af d0       	rcall	.+350    	; 0x76e <SPI_master_init>
	
	MCP2515_reset();
     610:	f2 df       	rcall	.-28     	; 0x5f6 <MCP2515_reset>
     612:	8f e3       	ldi	r24, 0x3F	; 63
     614:	9c e9       	ldi	r25, 0x9C	; 156
     616:	01 97       	sbiw	r24, 0x01	; 1
     618:	f1 f7       	brne	.-4      	; 0x616 <MCP2515_init+0x12>
     61a:	00 c0       	rjmp	.+0      	; 0x61c <MCP2515_init+0x18>
     61c:	00 00       	nop
	_delay_ms(10);
	
	// Self test
	value = MCP2515_read_data(MCP_CANSTAT);
     61e:	8e e0       	ldi	r24, 0x0E	; 14
     620:	95 df       	rcall	.-214    	; 0x54c <MCP2515_read_data>
     622:	89 83       	std	Y+1, r24	; 0x01
	if ((value & MODE_MASK) != MODE_CONFIG) {
     624:	89 81       	ldd	r24, Y+1	; 0x01
     626:	80 7e       	andi	r24, 0xE0	; 224
     628:	80 38       	cpi	r24, 0x80	; 128
     62a:	29 f0       	breq	.+10     	; 0x636 <MCP2515_init+0x32>
		printf("MCP2551 is NOT in configuration mode after reset!\n");
     62c:	82 e8       	ldi	r24, 0x82	; 130
     62e:	92 e0       	ldi	r25, 0x02	; 2
     630:	f9 d3       	rcall	.+2034   	; 0xe24 <puts>
		return 1;
     632:	81 e0       	ldi	r24, 0x01	; 1
     634:	01 c0       	rjmp	.+2      	; 0x638 <MCP2515_init+0x34>
	}
	return 0;
     636:	80 e0       	ldi	r24, 0x00	; 0
}
     638:	0f 90       	pop	r0
     63a:	df 91       	pop	r29
     63c:	cf 91       	pop	r28
     63e:	08 95       	ret

00000640 <MOTOR_set_velocity>:
	MOTOR_stop();
	MOTOR_set_dir_right(1);
}

void MOTOR_set_velocity(uint8_t vel) {
	DAC_write(vel);
     640:	5c cf       	rjmp	.-328    	; 0x4fa <DAC_write>
     642:	08 95       	ret

00000644 <MOTOR_set_dir_right>:
}

void MOTOR_set_dir_right(uint8_t dirn) {
	if(dirn == 0) {
     644:	81 11       	cpse	r24, r1
     646:	06 c0       	rjmp	.+12     	; 0x654 <MOTOR_set_dir_right+0x10>
		MJ1_PORT &= ~(1 << DIR);
     648:	e2 e0       	ldi	r30, 0x02	; 2
     64a:	f1 e0       	ldi	r31, 0x01	; 1
     64c:	80 81       	ld	r24, Z
     64e:	8d 7f       	andi	r24, 0xFD	; 253
     650:	80 83       	st	Z, r24
     652:	08 95       	ret
	} else {
		MJ1_PORT |= (1 << DIR);
     654:	e2 e0       	ldi	r30, 0x02	; 2
     656:	f1 e0       	ldi	r31, 0x01	; 1
     658:	80 81       	ld	r24, Z
     65a:	82 60       	ori	r24, 0x02	; 2
     65c:	80 83       	st	Z, r24
     65e:	08 95       	ret

00000660 <MOTOR_stop>:
	MOTOR_stop();
	MOTOR_set_dir_right(1);
}

void MOTOR_set_velocity(uint8_t vel) {
	DAC_write(vel);
     660:	80 e0       	ldi	r24, 0x00	; 0
     662:	4b cf       	rjmp	.-362    	; 0x4fa <DAC_write>
     664:	08 95       	ret

00000666 <MOTOR_init>:

#include "../ATmega2560.h" // Need F_CPU
#include <util/delay.h>

void MOTOR_init() {
	DAC_init();
     666:	47 df       	rcall	.-370    	; 0x4f6 <DAC_init>
	// Set MJ1_PORT to input
	MJ1_DDR		|= (1 << DIR) | (1 << EN) | (1 << SEL) | (1 << OE) | (1 << RST);
     668:	e1 e0       	ldi	r30, 0x01	; 1
     66a:	f1 e0       	ldi	r31, 0x01	; 1
     66c:	80 81       	ld	r24, Z
     66e:	8a 67       	ori	r24, 0x7A	; 122
     670:	80 83       	st	Z, r24
	// Enable motor and set direction to 1
	MJ1_PORT	|= (1 << EN) | (1 << DIR);
     672:	e2 e0       	ldi	r30, 0x02	; 2
     674:	f1 e0       	ldi	r31, 0x01	; 1
     676:	80 81       	ld	r24, Z
     678:	82 61       	ori	r24, 0x12	; 18
     67a:	80 83       	st	Z, r24
	MOTOR_stop();
     67c:	f1 cf       	rjmp	.-30     	; 0x660 <MOTOR_stop>
     67e:	08 95       	ret

00000680 <PWM_set_period>:
     680:	a0 e8       	ldi	r26, 0x80	; 128
     682:	b0 e0       	ldi	r27, 0x00	; 0
     684:	22 e0       	ldi	r18, 0x02	; 2
     686:	2c 93       	st	X, r18
     688:	e1 e8       	ldi	r30, 0x81	; 129
     68a:	f0 e0       	ldi	r31, 0x00	; 0
     68c:	28 e1       	ldi	r18, 0x18	; 24
     68e:	20 83       	st	Z, r18
     690:	2c 91       	ld	r18, X
     692:	20 68       	ori	r18, 0x80	; 128
     694:	2c 93       	st	X, r18
     696:	20 81       	ld	r18, Z
     698:	23 60       	ori	r18, 0x03	; 3
     69a:	20 83       	st	Z, r18
     69c:	20 e0       	ldi	r18, 0x00	; 0
     69e:	30 e0       	ldi	r19, 0x00	; 0
     6a0:	4a e7       	ldi	r20, 0x7A	; 122
     6a2:	53 e4       	ldi	r21, 0x43	; 67
     6a4:	fb d2       	rcall	.+1526   	; 0xc9c <__mulsf3>
     6a6:	18 d2       	rcall	.+1072   	; 0xad8 <__fixunssfsi>
     6a8:	70 93 87 00 	sts	0x0087, r23
     6ac:	60 93 86 00 	sts	0x0086, r22
     6b0:	25 9a       	sbi	0x04, 5	; 4
     6b2:	08 95       	ret

000006b4 <PWM_set_pulse_width>:
     6b4:	20 e0       	ldi	r18, 0x00	; 0
     6b6:	30 e0       	ldi	r19, 0x00	; 0
     6b8:	4a e7       	ldi	r20, 0x7A	; 122
     6ba:	53 e4       	ldi	r21, 0x43	; 67
     6bc:	ef d2       	rcall	.+1502   	; 0xc9c <__mulsf3>
     6be:	0c d2       	rcall	.+1048   	; 0xad8 <__fixunssfsi>
     6c0:	70 93 89 00 	sts	0x0089, r23
     6c4:	60 93 88 00 	sts	0x0088, r22
     6c8:	08 95       	ret

000006ca <SERVO_init>:

const float min = 0.9;
const float max = 2.1;

void SERVO_init() {
	PWM_set_period(20.0f);
     6ca:	60 e0       	ldi	r22, 0x00	; 0
     6cc:	70 e0       	ldi	r23, 0x00	; 0
     6ce:	80 ea       	ldi	r24, 0xA0	; 160
     6d0:	91 e4       	ldi	r25, 0x41	; 65
     6d2:	d6 df       	rcall	.-84     	; 0x680 <PWM_set_period>
		pulse_width = max;
	}
	if(pulse_width < min) {
		pulse_width = min;
	}
	PWM_set_pulse_width(pulse_width);
     6d4:	67 ed       	ldi	r22, 0xD7	; 215
     6d6:	73 ea       	ldi	r23, 0xA3	; 163
     6d8:	80 ec       	ldi	r24, 0xC0	; 192
     6da:	9f e3       	ldi	r25, 0x3F	; 63
     6dc:	eb cf       	rjmp	.-42     	; 0x6b4 <PWM_set_pulse_width>
     6de:	08 95       	ret

000006e0 <SERVO_write>:
void SERVO_init() {
	PWM_set_period(20.0f);
	SERVO_write((max + min)/2);
}

void SERVO_write(int8_t value) {
     6e0:	cf 92       	push	r12
     6e2:	df 92       	push	r13
     6e4:	ef 92       	push	r14
     6e6:	ff 92       	push	r15
	float pulse_width = value/100.0f * 0.5f + (max + min)/2;
     6e8:	68 2f       	mov	r22, r24
     6ea:	77 27       	eor	r23, r23
     6ec:	67 fd       	sbrc	r22, 7
     6ee:	70 95       	com	r23
     6f0:	87 2f       	mov	r24, r23
     6f2:	97 2f       	mov	r25, r23
     6f4:	1f d2       	rcall	.+1086   	; 0xb34 <__floatsisf>
     6f6:	20 e0       	ldi	r18, 0x00	; 0
     6f8:	30 e0       	ldi	r19, 0x00	; 0
     6fa:	48 ec       	ldi	r20, 0xC8	; 200
     6fc:	52 e4       	ldi	r21, 0x42	; 66
     6fe:	84 d1       	rcall	.+776    	; 0xa08 <__divsf3>
     700:	20 e0       	ldi	r18, 0x00	; 0
     702:	30 e0       	ldi	r19, 0x00	; 0
     704:	40 e0       	ldi	r20, 0x00	; 0
     706:	5f e3       	ldi	r21, 0x3F	; 63
     708:	c9 d2       	rcall	.+1426   	; 0xc9c <__mulsf3>
     70a:	20 e0       	ldi	r18, 0x00	; 0
     70c:	30 e0       	ldi	r19, 0x00	; 0
     70e:	40 ec       	ldi	r20, 0xC0	; 192
     710:	5f e3       	ldi	r21, 0x3F	; 63
     712:	12 d1       	rcall	.+548    	; 0x938 <__addsf3>
     714:	6b 01       	movw	r12, r22
     716:	7c 01       	movw	r14, r24
	if(pulse_width > max) {
     718:	26 e6       	ldi	r18, 0x66	; 102
     71a:	36 e6       	ldi	r19, 0x66	; 102
     71c:	46 e0       	ldi	r20, 0x06	; 6
     71e:	50 e4       	ldi	r21, 0x40	; 64
     720:	b9 d2       	rcall	.+1394   	; 0xc94 <__gesf2>
     722:	18 16       	cp	r1, r24
     724:	54 f0       	brlt	.+20     	; 0x73a <SERVO_write+0x5a>
		pulse_width = max;
	}
	if(pulse_width < min) {
     726:	26 e6       	ldi	r18, 0x66	; 102
     728:	36 e6       	ldi	r19, 0x66	; 102
     72a:	46 e6       	ldi	r20, 0x66	; 102
     72c:	5f e3       	ldi	r21, 0x3F	; 63
     72e:	c7 01       	movw	r24, r14
     730:	b6 01       	movw	r22, r12
     732:	66 d1       	rcall	.+716    	; 0xa00 <__cmpsf2>
     734:	88 23       	and	r24, r24
     736:	5c f0       	brlt	.+22     	; 0x74e <SERVO_write+0x6e>
     738:	12 c0       	rjmp	.+36     	; 0x75e <SERVO_write+0x7e>
}

void SERVO_write(int8_t value) {
	float pulse_width = value/100.0f * 0.5f + (max + min)/2;
	if(pulse_width > max) {
		pulse_width = max;
     73a:	0f 2e       	mov	r0, r31
     73c:	f6 e6       	ldi	r31, 0x66	; 102
     73e:	cf 2e       	mov	r12, r31
     740:	dc 2c       	mov	r13, r12
     742:	f6 e0       	ldi	r31, 0x06	; 6
     744:	ef 2e       	mov	r14, r31
     746:	f0 e4       	ldi	r31, 0x40	; 64
     748:	ff 2e       	mov	r15, r31
     74a:	f0 2d       	mov	r31, r0
     74c:	08 c0       	rjmp	.+16     	; 0x75e <SERVO_write+0x7e>
	}
	if(pulse_width < min) {
		pulse_width = min;
     74e:	0f 2e       	mov	r0, r31
     750:	f6 e6       	ldi	r31, 0x66	; 102
     752:	cf 2e       	mov	r12, r31
     754:	dc 2c       	mov	r13, r12
     756:	ec 2c       	mov	r14, r12
     758:	ff e3       	ldi	r31, 0x3F	; 63
     75a:	ff 2e       	mov	r15, r31
     75c:	f0 2d       	mov	r31, r0
	}
	PWM_set_pulse_width(pulse_width);
     75e:	c7 01       	movw	r24, r14
     760:	b6 01       	movw	r22, r12
     762:	a8 df       	rcall	.-176    	; 0x6b4 <PWM_set_pulse_width>
     764:	ff 90       	pop	r15
     766:	ef 90       	pop	r14
     768:	df 90       	pop	r13
     76a:	cf 90       	pop	r12
     76c:	08 95       	ret

0000076e <SPI_master_init>:
     76e:	87 e8       	ldi	r24, 0x87	; 135
     770:	84 b9       	out	0x04, r24	; 4
     772:	28 9a       	sbi	0x05, 0	; 5
     774:	8c b5       	in	r24, 0x2c	; 44
     776:	81 65       	ori	r24, 0x51	; 81
     778:	8c bd       	out	0x2c, r24	; 44
     77a:	08 95       	ret

0000077c <SPI_transcieve>:
     77c:	8e bd       	out	0x2e, r24	; 46
     77e:	0d b4       	in	r0, 0x2d	; 45
     780:	07 fe       	sbrs	r0, 7
     782:	fd cf       	rjmp	.-6      	; 0x77e <SPI_transcieve+0x2>
     784:	8e b5       	in	r24, 0x2e	; 46
     786:	08 95       	ret

00000788 <SPI_SS_low>:
     788:	2f 98       	cbi	0x05, 7	; 5
     78a:	08 95       	ret

0000078c <SPI_SS_high>:
     78c:	2f 9a       	sbi	0x05, 7	; 5
     78e:	08 95       	ret

00000790 <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     790:	8c e0       	ldi	r24, 0x0C	; 12
     792:	80 93 b8 00 	sts	0x00B8, r24
     796:	8f ef       	ldi	r24, 0xFF	; 255
     798:	80 93 bb 00 	sts	0x00BB, r24
     79c:	84 e0       	ldi	r24, 0x04	; 4
     79e:	80 93 bc 00 	sts	0x00BC, r24
     7a2:	08 95       	ret

000007a4 <TWI_Start_Transceiver_With_Data>:
     7a4:	ec eb       	ldi	r30, 0xBC	; 188
     7a6:	f0 e0       	ldi	r31, 0x00	; 0
     7a8:	20 81       	ld	r18, Z
     7aa:	20 fd       	sbrc	r18, 0
     7ac:	fd cf       	rjmp	.-6      	; 0x7a8 <TWI_Start_Transceiver_With_Data+0x4>
     7ae:	60 93 b9 02 	sts	0x02B9, r22
     7b2:	fc 01       	movw	r30, r24
     7b4:	20 81       	ld	r18, Z
     7b6:	20 93 ba 02 	sts	0x02BA, r18
     7ba:	20 fd       	sbrc	r18, 0
     7bc:	0c c0       	rjmp	.+24     	; 0x7d6 <TWI_Start_Transceiver_With_Data+0x32>
     7be:	62 30       	cpi	r22, 0x02	; 2
     7c0:	50 f0       	brcs	.+20     	; 0x7d6 <TWI_Start_Transceiver_With_Data+0x32>
     7c2:	dc 01       	movw	r26, r24
     7c4:	11 96       	adiw	r26, 0x01	; 1
     7c6:	eb eb       	ldi	r30, 0xBB	; 187
     7c8:	f2 e0       	ldi	r31, 0x02	; 2
     7ca:	81 e0       	ldi	r24, 0x01	; 1
     7cc:	9d 91       	ld	r25, X+
     7ce:	91 93       	st	Z+, r25
     7d0:	8f 5f       	subi	r24, 0xFF	; 255
     7d2:	86 13       	cpse	r24, r22
     7d4:	fb cf       	rjmp	.-10     	; 0x7cc <TWI_Start_Transceiver_With_Data+0x28>
     7d6:	10 92 b8 02 	sts	0x02B8, r1
     7da:	88 ef       	ldi	r24, 0xF8	; 248
     7dc:	80 93 11 02 	sts	0x0211, r24
     7e0:	85 ea       	ldi	r24, 0xA5	; 165
     7e2:	80 93 bc 00 	sts	0x00BC, r24
     7e6:	08 95       	ret

000007e8 <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     7e8:	1f 92       	push	r1
     7ea:	0f 92       	push	r0
     7ec:	0f b6       	in	r0, 0x3f	; 63
     7ee:	0f 92       	push	r0
     7f0:	11 24       	eor	r1, r1
     7f2:	0b b6       	in	r0, 0x3b	; 59
     7f4:	0f 92       	push	r0
     7f6:	2f 93       	push	r18
     7f8:	3f 93       	push	r19
     7fa:	8f 93       	push	r24
     7fc:	9f 93       	push	r25
     7fe:	af 93       	push	r26
     800:	bf 93       	push	r27
     802:	ef 93       	push	r30
     804:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     806:	80 91 b9 00 	lds	r24, 0x00B9
     80a:	90 e0       	ldi	r25, 0x00	; 0
     80c:	fc 01       	movw	r30, r24
     80e:	38 97       	sbiw	r30, 0x08	; 8
     810:	e1 35       	cpi	r30, 0x51	; 81
     812:	f1 05       	cpc	r31, r1
     814:	08 f0       	brcs	.+2      	; 0x818 <__vector_39+0x30>
     816:	55 c0       	rjmp	.+170    	; 0x8c2 <__vector_39+0xda>
     818:	ee 58       	subi	r30, 0x8E	; 142
     81a:	ff 4f       	sbci	r31, 0xFF	; 255
     81c:	a2 c2       	rjmp	.+1348   	; 0xd62 <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     81e:	10 92 b7 02 	sts	0x02B7, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     822:	e0 91 b7 02 	lds	r30, 0x02B7
     826:	80 91 b9 02 	lds	r24, 0x02B9
     82a:	e8 17       	cp	r30, r24
     82c:	70 f4       	brcc	.+28     	; 0x84a <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     82e:	81 e0       	ldi	r24, 0x01	; 1
     830:	8e 0f       	add	r24, r30
     832:	80 93 b7 02 	sts	0x02B7, r24
     836:	f0 e0       	ldi	r31, 0x00	; 0
     838:	e6 54       	subi	r30, 0x46	; 70
     83a:	fd 4f       	sbci	r31, 0xFD	; 253
     83c:	80 81       	ld	r24, Z
     83e:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     842:	85 e8       	ldi	r24, 0x85	; 133
     844:	80 93 bc 00 	sts	0x00BC, r24
     848:	43 c0       	rjmp	.+134    	; 0x8d0 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     84a:	80 91 b8 02 	lds	r24, 0x02B8
     84e:	81 60       	ori	r24, 0x01	; 1
     850:	80 93 b8 02 	sts	0x02B8, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     854:	84 e9       	ldi	r24, 0x94	; 148
     856:	80 93 bc 00 	sts	0x00BC, r24
     85a:	3a c0       	rjmp	.+116    	; 0x8d0 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     85c:	e0 91 b7 02 	lds	r30, 0x02B7
     860:	81 e0       	ldi	r24, 0x01	; 1
     862:	8e 0f       	add	r24, r30
     864:	80 93 b7 02 	sts	0x02B7, r24
     868:	80 91 bb 00 	lds	r24, 0x00BB
     86c:	f0 e0       	ldi	r31, 0x00	; 0
     86e:	e6 54       	subi	r30, 0x46	; 70
     870:	fd 4f       	sbci	r31, 0xFD	; 253
     872:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     874:	20 91 b7 02 	lds	r18, 0x02B7
     878:	30 e0       	ldi	r19, 0x00	; 0
     87a:	80 91 b9 02 	lds	r24, 0x02B9
     87e:	90 e0       	ldi	r25, 0x00	; 0
     880:	01 97       	sbiw	r24, 0x01	; 1
     882:	28 17       	cp	r18, r24
     884:	39 07       	cpc	r19, r25
     886:	24 f4       	brge	.+8      	; 0x890 <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     888:	85 ec       	ldi	r24, 0xC5	; 197
     88a:	80 93 bc 00 	sts	0x00BC, r24
     88e:	20 c0       	rjmp	.+64     	; 0x8d0 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     890:	85 e8       	ldi	r24, 0x85	; 133
     892:	80 93 bc 00 	sts	0x00BC, r24
     896:	1c c0       	rjmp	.+56     	; 0x8d0 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     898:	80 91 bb 00 	lds	r24, 0x00BB
     89c:	e0 91 b7 02 	lds	r30, 0x02B7
     8a0:	f0 e0       	ldi	r31, 0x00	; 0
     8a2:	e6 54       	subi	r30, 0x46	; 70
     8a4:	fd 4f       	sbci	r31, 0xFD	; 253
     8a6:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     8a8:	80 91 b8 02 	lds	r24, 0x02B8
     8ac:	81 60       	ori	r24, 0x01	; 1
     8ae:	80 93 b8 02 	sts	0x02B8, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     8b2:	84 e9       	ldi	r24, 0x94	; 148
     8b4:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     8b8:	0b c0       	rjmp	.+22     	; 0x8d0 <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     8ba:	85 ea       	ldi	r24, 0xA5	; 165
     8bc:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     8c0:	07 c0       	rjmp	.+14     	; 0x8d0 <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     8c2:	80 91 b9 00 	lds	r24, 0x00B9
     8c6:	80 93 11 02 	sts	0x0211, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     8ca:	84 e0       	ldi	r24, 0x04	; 4
     8cc:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     8d0:	ff 91       	pop	r31
     8d2:	ef 91       	pop	r30
     8d4:	bf 91       	pop	r27
     8d6:	af 91       	pop	r26
     8d8:	9f 91       	pop	r25
     8da:	8f 91       	pop	r24
     8dc:	3f 91       	pop	r19
     8de:	2f 91       	pop	r18
     8e0:	0f 90       	pop	r0
     8e2:	0b be       	out	0x3b, r0	; 59
     8e4:	0f 90       	pop	r0
     8e6:	0f be       	out	0x3f, r0	; 63
     8e8:	0f 90       	pop	r0
     8ea:	1f 90       	pop	r1
     8ec:	18 95       	reti

000008ee <UART_transmit>:
     8ee:	e0 ec       	ldi	r30, 0xC0	; 192
     8f0:	f0 e0       	ldi	r31, 0x00	; 0
     8f2:	90 81       	ld	r25, Z
     8f4:	95 ff       	sbrs	r25, 5
     8f6:	fd cf       	rjmp	.-6      	; 0x8f2 <UART_transmit+0x4>
     8f8:	80 93 c6 00 	sts	0x00C6, r24
     8fc:	80 e0       	ldi	r24, 0x00	; 0
     8fe:	90 e0       	ldi	r25, 0x00	; 0
     900:	08 95       	ret

00000902 <UART_receive>:
     902:	e0 ec       	ldi	r30, 0xC0	; 192
     904:	f0 e0       	ldi	r31, 0x00	; 0
     906:	80 81       	ld	r24, Z
     908:	88 23       	and	r24, r24
     90a:	ec f7       	brge	.-6      	; 0x906 <UART_receive+0x4>
     90c:	80 91 c6 00 	lds	r24, 0x00C6
     910:	08 95       	ret

00000912 <UART_init>:
     912:	90 93 c5 00 	sts	0x00C5, r25
     916:	80 93 c4 00 	sts	0x00C4, r24
     91a:	88 e1       	ldi	r24, 0x18	; 24
     91c:	80 93 c1 00 	sts	0x00C1, r24
     920:	8e e0       	ldi	r24, 0x0E	; 14
     922:	80 93 c2 00 	sts	0x00C2, r24
     926:	61 e8       	ldi	r22, 0x81	; 129
     928:	74 e0       	ldi	r23, 0x04	; 4
     92a:	87 e7       	ldi	r24, 0x77	; 119
     92c:	94 e0       	ldi	r25, 0x04	; 4
     92e:	1f d2       	rcall	.+1086   	; 0xd6e <fdevopen>
     930:	80 e0       	ldi	r24, 0x00	; 0
     932:	90 e0       	ldi	r25, 0x00	; 0
     934:	08 95       	ret

00000936 <__subsf3>:
     936:	50 58       	subi	r21, 0x80	; 128

00000938 <__addsf3>:
     938:	bb 27       	eor	r27, r27
     93a:	aa 27       	eor	r26, r26
     93c:	0e d0       	rcall	.+28     	; 0x95a <__addsf3x>
     93e:	70 c1       	rjmp	.+736    	; 0xc20 <__fp_round>
     940:	61 d1       	rcall	.+706    	; 0xc04 <__fp_pscA>
     942:	30 f0       	brcs	.+12     	; 0x950 <__addsf3+0x18>
     944:	66 d1       	rcall	.+716    	; 0xc12 <__fp_pscB>
     946:	20 f0       	brcs	.+8      	; 0x950 <__addsf3+0x18>
     948:	31 f4       	brne	.+12     	; 0x956 <__addsf3+0x1e>
     94a:	9f 3f       	cpi	r25, 0xFF	; 255
     94c:	11 f4       	brne	.+4      	; 0x952 <__addsf3+0x1a>
     94e:	1e f4       	brtc	.+6      	; 0x956 <__addsf3+0x1e>
     950:	56 c1       	rjmp	.+684    	; 0xbfe <__fp_nan>
     952:	0e f4       	brtc	.+2      	; 0x956 <__addsf3+0x1e>
     954:	e0 95       	com	r30
     956:	e7 fb       	bst	r30, 7
     958:	4c c1       	rjmp	.+664    	; 0xbf2 <__fp_inf>

0000095a <__addsf3x>:
     95a:	e9 2f       	mov	r30, r25
     95c:	72 d1       	rcall	.+740    	; 0xc42 <__fp_split3>
     95e:	80 f3       	brcs	.-32     	; 0x940 <__addsf3+0x8>
     960:	ba 17       	cp	r27, r26
     962:	62 07       	cpc	r22, r18
     964:	73 07       	cpc	r23, r19
     966:	84 07       	cpc	r24, r20
     968:	95 07       	cpc	r25, r21
     96a:	18 f0       	brcs	.+6      	; 0x972 <__addsf3x+0x18>
     96c:	71 f4       	brne	.+28     	; 0x98a <__addsf3x+0x30>
     96e:	9e f5       	brtc	.+102    	; 0x9d6 <__addsf3x+0x7c>
     970:	8a c1       	rjmp	.+788    	; 0xc86 <__fp_zero>
     972:	0e f4       	brtc	.+2      	; 0x976 <__addsf3x+0x1c>
     974:	e0 95       	com	r30
     976:	0b 2e       	mov	r0, r27
     978:	ba 2f       	mov	r27, r26
     97a:	a0 2d       	mov	r26, r0
     97c:	0b 01       	movw	r0, r22
     97e:	b9 01       	movw	r22, r18
     980:	90 01       	movw	r18, r0
     982:	0c 01       	movw	r0, r24
     984:	ca 01       	movw	r24, r20
     986:	a0 01       	movw	r20, r0
     988:	11 24       	eor	r1, r1
     98a:	ff 27       	eor	r31, r31
     98c:	59 1b       	sub	r21, r25
     98e:	99 f0       	breq	.+38     	; 0x9b6 <__addsf3x+0x5c>
     990:	59 3f       	cpi	r21, 0xF9	; 249
     992:	50 f4       	brcc	.+20     	; 0x9a8 <__addsf3x+0x4e>
     994:	50 3e       	cpi	r21, 0xE0	; 224
     996:	68 f1       	brcs	.+90     	; 0x9f2 <__addsf3x+0x98>
     998:	1a 16       	cp	r1, r26
     99a:	f0 40       	sbci	r31, 0x00	; 0
     99c:	a2 2f       	mov	r26, r18
     99e:	23 2f       	mov	r18, r19
     9a0:	34 2f       	mov	r19, r20
     9a2:	44 27       	eor	r20, r20
     9a4:	58 5f       	subi	r21, 0xF8	; 248
     9a6:	f3 cf       	rjmp	.-26     	; 0x98e <__addsf3x+0x34>
     9a8:	46 95       	lsr	r20
     9aa:	37 95       	ror	r19
     9ac:	27 95       	ror	r18
     9ae:	a7 95       	ror	r26
     9b0:	f0 40       	sbci	r31, 0x00	; 0
     9b2:	53 95       	inc	r21
     9b4:	c9 f7       	brne	.-14     	; 0x9a8 <__addsf3x+0x4e>
     9b6:	7e f4       	brtc	.+30     	; 0x9d6 <__addsf3x+0x7c>
     9b8:	1f 16       	cp	r1, r31
     9ba:	ba 0b       	sbc	r27, r26
     9bc:	62 0b       	sbc	r22, r18
     9be:	73 0b       	sbc	r23, r19
     9c0:	84 0b       	sbc	r24, r20
     9c2:	ba f0       	brmi	.+46     	; 0x9f2 <__addsf3x+0x98>
     9c4:	91 50       	subi	r25, 0x01	; 1
     9c6:	a1 f0       	breq	.+40     	; 0x9f0 <__addsf3x+0x96>
     9c8:	ff 0f       	add	r31, r31
     9ca:	bb 1f       	adc	r27, r27
     9cc:	66 1f       	adc	r22, r22
     9ce:	77 1f       	adc	r23, r23
     9d0:	88 1f       	adc	r24, r24
     9d2:	c2 f7       	brpl	.-16     	; 0x9c4 <__addsf3x+0x6a>
     9d4:	0e c0       	rjmp	.+28     	; 0x9f2 <__addsf3x+0x98>
     9d6:	ba 0f       	add	r27, r26
     9d8:	62 1f       	adc	r22, r18
     9da:	73 1f       	adc	r23, r19
     9dc:	84 1f       	adc	r24, r20
     9de:	48 f4       	brcc	.+18     	; 0x9f2 <__addsf3x+0x98>
     9e0:	87 95       	ror	r24
     9e2:	77 95       	ror	r23
     9e4:	67 95       	ror	r22
     9e6:	b7 95       	ror	r27
     9e8:	f7 95       	ror	r31
     9ea:	9e 3f       	cpi	r25, 0xFE	; 254
     9ec:	08 f0       	brcs	.+2      	; 0x9f0 <__addsf3x+0x96>
     9ee:	b3 cf       	rjmp	.-154    	; 0x956 <__addsf3+0x1e>
     9f0:	93 95       	inc	r25
     9f2:	88 0f       	add	r24, r24
     9f4:	08 f0       	brcs	.+2      	; 0x9f8 <__addsf3x+0x9e>
     9f6:	99 27       	eor	r25, r25
     9f8:	ee 0f       	add	r30, r30
     9fa:	97 95       	ror	r25
     9fc:	87 95       	ror	r24
     9fe:	08 95       	ret

00000a00 <__cmpsf2>:
     a00:	d4 d0       	rcall	.+424    	; 0xbaa <__fp_cmp>
     a02:	08 f4       	brcc	.+2      	; 0xa06 <__cmpsf2+0x6>
     a04:	81 e0       	ldi	r24, 0x01	; 1
     a06:	08 95       	ret

00000a08 <__divsf3>:
     a08:	0c d0       	rcall	.+24     	; 0xa22 <__divsf3x>
     a0a:	0a c1       	rjmp	.+532    	; 0xc20 <__fp_round>
     a0c:	02 d1       	rcall	.+516    	; 0xc12 <__fp_pscB>
     a0e:	40 f0       	brcs	.+16     	; 0xa20 <__divsf3+0x18>
     a10:	f9 d0       	rcall	.+498    	; 0xc04 <__fp_pscA>
     a12:	30 f0       	brcs	.+12     	; 0xa20 <__divsf3+0x18>
     a14:	21 f4       	brne	.+8      	; 0xa1e <__divsf3+0x16>
     a16:	5f 3f       	cpi	r21, 0xFF	; 255
     a18:	19 f0       	breq	.+6      	; 0xa20 <__divsf3+0x18>
     a1a:	eb c0       	rjmp	.+470    	; 0xbf2 <__fp_inf>
     a1c:	51 11       	cpse	r21, r1
     a1e:	34 c1       	rjmp	.+616    	; 0xc88 <__fp_szero>
     a20:	ee c0       	rjmp	.+476    	; 0xbfe <__fp_nan>

00000a22 <__divsf3x>:
     a22:	0f d1       	rcall	.+542    	; 0xc42 <__fp_split3>
     a24:	98 f3       	brcs	.-26     	; 0xa0c <__divsf3+0x4>

00000a26 <__divsf3_pse>:
     a26:	99 23       	and	r25, r25
     a28:	c9 f3       	breq	.-14     	; 0xa1c <__divsf3+0x14>
     a2a:	55 23       	and	r21, r21
     a2c:	b1 f3       	breq	.-20     	; 0xa1a <__divsf3+0x12>
     a2e:	95 1b       	sub	r25, r21
     a30:	55 0b       	sbc	r21, r21
     a32:	bb 27       	eor	r27, r27
     a34:	aa 27       	eor	r26, r26
     a36:	62 17       	cp	r22, r18
     a38:	73 07       	cpc	r23, r19
     a3a:	84 07       	cpc	r24, r20
     a3c:	38 f0       	brcs	.+14     	; 0xa4c <__divsf3_pse+0x26>
     a3e:	9f 5f       	subi	r25, 0xFF	; 255
     a40:	5f 4f       	sbci	r21, 0xFF	; 255
     a42:	22 0f       	add	r18, r18
     a44:	33 1f       	adc	r19, r19
     a46:	44 1f       	adc	r20, r20
     a48:	aa 1f       	adc	r26, r26
     a4a:	a9 f3       	breq	.-22     	; 0xa36 <__divsf3_pse+0x10>
     a4c:	33 d0       	rcall	.+102    	; 0xab4 <__divsf3_pse+0x8e>
     a4e:	0e 2e       	mov	r0, r30
     a50:	3a f0       	brmi	.+14     	; 0xa60 <__divsf3_pse+0x3a>
     a52:	e0 e8       	ldi	r30, 0x80	; 128
     a54:	30 d0       	rcall	.+96     	; 0xab6 <__divsf3_pse+0x90>
     a56:	91 50       	subi	r25, 0x01	; 1
     a58:	50 40       	sbci	r21, 0x00	; 0
     a5a:	e6 95       	lsr	r30
     a5c:	00 1c       	adc	r0, r0
     a5e:	ca f7       	brpl	.-14     	; 0xa52 <__divsf3_pse+0x2c>
     a60:	29 d0       	rcall	.+82     	; 0xab4 <__divsf3_pse+0x8e>
     a62:	fe 2f       	mov	r31, r30
     a64:	27 d0       	rcall	.+78     	; 0xab4 <__divsf3_pse+0x8e>
     a66:	66 0f       	add	r22, r22
     a68:	77 1f       	adc	r23, r23
     a6a:	88 1f       	adc	r24, r24
     a6c:	bb 1f       	adc	r27, r27
     a6e:	26 17       	cp	r18, r22
     a70:	37 07       	cpc	r19, r23
     a72:	48 07       	cpc	r20, r24
     a74:	ab 07       	cpc	r26, r27
     a76:	b0 e8       	ldi	r27, 0x80	; 128
     a78:	09 f0       	breq	.+2      	; 0xa7c <__divsf3_pse+0x56>
     a7a:	bb 0b       	sbc	r27, r27
     a7c:	80 2d       	mov	r24, r0
     a7e:	bf 01       	movw	r22, r30
     a80:	ff 27       	eor	r31, r31
     a82:	93 58       	subi	r25, 0x83	; 131
     a84:	5f 4f       	sbci	r21, 0xFF	; 255
     a86:	2a f0       	brmi	.+10     	; 0xa92 <__divsf3_pse+0x6c>
     a88:	9e 3f       	cpi	r25, 0xFE	; 254
     a8a:	51 05       	cpc	r21, r1
     a8c:	68 f0       	brcs	.+26     	; 0xaa8 <__divsf3_pse+0x82>
     a8e:	b1 c0       	rjmp	.+354    	; 0xbf2 <__fp_inf>
     a90:	fb c0       	rjmp	.+502    	; 0xc88 <__fp_szero>
     a92:	5f 3f       	cpi	r21, 0xFF	; 255
     a94:	ec f3       	brlt	.-6      	; 0xa90 <__divsf3_pse+0x6a>
     a96:	98 3e       	cpi	r25, 0xE8	; 232
     a98:	dc f3       	brlt	.-10     	; 0xa90 <__divsf3_pse+0x6a>
     a9a:	86 95       	lsr	r24
     a9c:	77 95       	ror	r23
     a9e:	67 95       	ror	r22
     aa0:	b7 95       	ror	r27
     aa2:	f7 95       	ror	r31
     aa4:	9f 5f       	subi	r25, 0xFF	; 255
     aa6:	c9 f7       	brne	.-14     	; 0xa9a <__divsf3_pse+0x74>
     aa8:	88 0f       	add	r24, r24
     aaa:	91 1d       	adc	r25, r1
     aac:	96 95       	lsr	r25
     aae:	87 95       	ror	r24
     ab0:	97 f9       	bld	r25, 7
     ab2:	08 95       	ret
     ab4:	e1 e0       	ldi	r30, 0x01	; 1
     ab6:	66 0f       	add	r22, r22
     ab8:	77 1f       	adc	r23, r23
     aba:	88 1f       	adc	r24, r24
     abc:	bb 1f       	adc	r27, r27
     abe:	62 17       	cp	r22, r18
     ac0:	73 07       	cpc	r23, r19
     ac2:	84 07       	cpc	r24, r20
     ac4:	ba 07       	cpc	r27, r26
     ac6:	20 f0       	brcs	.+8      	; 0xad0 <__divsf3_pse+0xaa>
     ac8:	62 1b       	sub	r22, r18
     aca:	73 0b       	sbc	r23, r19
     acc:	84 0b       	sbc	r24, r20
     ace:	ba 0b       	sbc	r27, r26
     ad0:	ee 1f       	adc	r30, r30
     ad2:	88 f7       	brcc	.-30     	; 0xab6 <__divsf3_pse+0x90>
     ad4:	e0 95       	com	r30
     ad6:	08 95       	ret

00000ad8 <__fixunssfsi>:
     ad8:	bc d0       	rcall	.+376    	; 0xc52 <__fp_splitA>
     ada:	88 f0       	brcs	.+34     	; 0xafe <__fixunssfsi+0x26>
     adc:	9f 57       	subi	r25, 0x7F	; 127
     ade:	90 f0       	brcs	.+36     	; 0xb04 <__fixunssfsi+0x2c>
     ae0:	b9 2f       	mov	r27, r25
     ae2:	99 27       	eor	r25, r25
     ae4:	b7 51       	subi	r27, 0x17	; 23
     ae6:	a0 f0       	brcs	.+40     	; 0xb10 <__fixunssfsi+0x38>
     ae8:	d1 f0       	breq	.+52     	; 0xb1e <__fixunssfsi+0x46>
     aea:	66 0f       	add	r22, r22
     aec:	77 1f       	adc	r23, r23
     aee:	88 1f       	adc	r24, r24
     af0:	99 1f       	adc	r25, r25
     af2:	1a f0       	brmi	.+6      	; 0xafa <__fixunssfsi+0x22>
     af4:	ba 95       	dec	r27
     af6:	c9 f7       	brne	.-14     	; 0xaea <__fixunssfsi+0x12>
     af8:	12 c0       	rjmp	.+36     	; 0xb1e <__fixunssfsi+0x46>
     afa:	b1 30       	cpi	r27, 0x01	; 1
     afc:	81 f0       	breq	.+32     	; 0xb1e <__fixunssfsi+0x46>
     afe:	c3 d0       	rcall	.+390    	; 0xc86 <__fp_zero>
     b00:	b1 e0       	ldi	r27, 0x01	; 1
     b02:	08 95       	ret
     b04:	c0 c0       	rjmp	.+384    	; 0xc86 <__fp_zero>
     b06:	67 2f       	mov	r22, r23
     b08:	78 2f       	mov	r23, r24
     b0a:	88 27       	eor	r24, r24
     b0c:	b8 5f       	subi	r27, 0xF8	; 248
     b0e:	39 f0       	breq	.+14     	; 0xb1e <__fixunssfsi+0x46>
     b10:	b9 3f       	cpi	r27, 0xF9	; 249
     b12:	cc f3       	brlt	.-14     	; 0xb06 <__fixunssfsi+0x2e>
     b14:	86 95       	lsr	r24
     b16:	77 95       	ror	r23
     b18:	67 95       	ror	r22
     b1a:	b3 95       	inc	r27
     b1c:	d9 f7       	brne	.-10     	; 0xb14 <__fixunssfsi+0x3c>
     b1e:	3e f4       	brtc	.+14     	; 0xb2e <__fixunssfsi+0x56>
     b20:	90 95       	com	r25
     b22:	80 95       	com	r24
     b24:	70 95       	com	r23
     b26:	61 95       	neg	r22
     b28:	7f 4f       	sbci	r23, 0xFF	; 255
     b2a:	8f 4f       	sbci	r24, 0xFF	; 255
     b2c:	9f 4f       	sbci	r25, 0xFF	; 255
     b2e:	08 95       	ret

00000b30 <__floatunsisf>:
     b30:	e8 94       	clt
     b32:	09 c0       	rjmp	.+18     	; 0xb46 <__floatsisf+0x12>

00000b34 <__floatsisf>:
     b34:	97 fb       	bst	r25, 7
     b36:	3e f4       	brtc	.+14     	; 0xb46 <__floatsisf+0x12>
     b38:	90 95       	com	r25
     b3a:	80 95       	com	r24
     b3c:	70 95       	com	r23
     b3e:	61 95       	neg	r22
     b40:	7f 4f       	sbci	r23, 0xFF	; 255
     b42:	8f 4f       	sbci	r24, 0xFF	; 255
     b44:	9f 4f       	sbci	r25, 0xFF	; 255
     b46:	99 23       	and	r25, r25
     b48:	a9 f0       	breq	.+42     	; 0xb74 <__floatsisf+0x40>
     b4a:	f9 2f       	mov	r31, r25
     b4c:	96 e9       	ldi	r25, 0x96	; 150
     b4e:	bb 27       	eor	r27, r27
     b50:	93 95       	inc	r25
     b52:	f6 95       	lsr	r31
     b54:	87 95       	ror	r24
     b56:	77 95       	ror	r23
     b58:	67 95       	ror	r22
     b5a:	b7 95       	ror	r27
     b5c:	f1 11       	cpse	r31, r1
     b5e:	f8 cf       	rjmp	.-16     	; 0xb50 <__floatsisf+0x1c>
     b60:	fa f4       	brpl	.+62     	; 0xba0 <__floatsisf+0x6c>
     b62:	bb 0f       	add	r27, r27
     b64:	11 f4       	brne	.+4      	; 0xb6a <__floatsisf+0x36>
     b66:	60 ff       	sbrs	r22, 0
     b68:	1b c0       	rjmp	.+54     	; 0xba0 <__floatsisf+0x6c>
     b6a:	6f 5f       	subi	r22, 0xFF	; 255
     b6c:	7f 4f       	sbci	r23, 0xFF	; 255
     b6e:	8f 4f       	sbci	r24, 0xFF	; 255
     b70:	9f 4f       	sbci	r25, 0xFF	; 255
     b72:	16 c0       	rjmp	.+44     	; 0xba0 <__floatsisf+0x6c>
     b74:	88 23       	and	r24, r24
     b76:	11 f0       	breq	.+4      	; 0xb7c <__floatsisf+0x48>
     b78:	96 e9       	ldi	r25, 0x96	; 150
     b7a:	11 c0       	rjmp	.+34     	; 0xb9e <__floatsisf+0x6a>
     b7c:	77 23       	and	r23, r23
     b7e:	21 f0       	breq	.+8      	; 0xb88 <__floatsisf+0x54>
     b80:	9e e8       	ldi	r25, 0x8E	; 142
     b82:	87 2f       	mov	r24, r23
     b84:	76 2f       	mov	r23, r22
     b86:	05 c0       	rjmp	.+10     	; 0xb92 <__floatsisf+0x5e>
     b88:	66 23       	and	r22, r22
     b8a:	71 f0       	breq	.+28     	; 0xba8 <__floatsisf+0x74>
     b8c:	96 e8       	ldi	r25, 0x86	; 134
     b8e:	86 2f       	mov	r24, r22
     b90:	70 e0       	ldi	r23, 0x00	; 0
     b92:	60 e0       	ldi	r22, 0x00	; 0
     b94:	2a f0       	brmi	.+10     	; 0xba0 <__floatsisf+0x6c>
     b96:	9a 95       	dec	r25
     b98:	66 0f       	add	r22, r22
     b9a:	77 1f       	adc	r23, r23
     b9c:	88 1f       	adc	r24, r24
     b9e:	da f7       	brpl	.-10     	; 0xb96 <__floatsisf+0x62>
     ba0:	88 0f       	add	r24, r24
     ba2:	96 95       	lsr	r25
     ba4:	87 95       	ror	r24
     ba6:	97 f9       	bld	r25, 7
     ba8:	08 95       	ret

00000baa <__fp_cmp>:
     baa:	99 0f       	add	r25, r25
     bac:	00 08       	sbc	r0, r0
     bae:	55 0f       	add	r21, r21
     bb0:	aa 0b       	sbc	r26, r26
     bb2:	e0 e8       	ldi	r30, 0x80	; 128
     bb4:	fe ef       	ldi	r31, 0xFE	; 254
     bb6:	16 16       	cp	r1, r22
     bb8:	17 06       	cpc	r1, r23
     bba:	e8 07       	cpc	r30, r24
     bbc:	f9 07       	cpc	r31, r25
     bbe:	c0 f0       	brcs	.+48     	; 0xbf0 <__fp_cmp+0x46>
     bc0:	12 16       	cp	r1, r18
     bc2:	13 06       	cpc	r1, r19
     bc4:	e4 07       	cpc	r30, r20
     bc6:	f5 07       	cpc	r31, r21
     bc8:	98 f0       	brcs	.+38     	; 0xbf0 <__fp_cmp+0x46>
     bca:	62 1b       	sub	r22, r18
     bcc:	73 0b       	sbc	r23, r19
     bce:	84 0b       	sbc	r24, r20
     bd0:	95 0b       	sbc	r25, r21
     bd2:	39 f4       	brne	.+14     	; 0xbe2 <__fp_cmp+0x38>
     bd4:	0a 26       	eor	r0, r26
     bd6:	61 f0       	breq	.+24     	; 0xbf0 <__fp_cmp+0x46>
     bd8:	23 2b       	or	r18, r19
     bda:	24 2b       	or	r18, r20
     bdc:	25 2b       	or	r18, r21
     bde:	21 f4       	brne	.+8      	; 0xbe8 <__fp_cmp+0x3e>
     be0:	08 95       	ret
     be2:	0a 26       	eor	r0, r26
     be4:	09 f4       	brne	.+2      	; 0xbe8 <__fp_cmp+0x3e>
     be6:	a1 40       	sbci	r26, 0x01	; 1
     be8:	a6 95       	lsr	r26
     bea:	8f ef       	ldi	r24, 0xFF	; 255
     bec:	81 1d       	adc	r24, r1
     bee:	81 1d       	adc	r24, r1
     bf0:	08 95       	ret

00000bf2 <__fp_inf>:
     bf2:	97 f9       	bld	r25, 7
     bf4:	9f 67       	ori	r25, 0x7F	; 127
     bf6:	80 e8       	ldi	r24, 0x80	; 128
     bf8:	70 e0       	ldi	r23, 0x00	; 0
     bfa:	60 e0       	ldi	r22, 0x00	; 0
     bfc:	08 95       	ret

00000bfe <__fp_nan>:
     bfe:	9f ef       	ldi	r25, 0xFF	; 255
     c00:	80 ec       	ldi	r24, 0xC0	; 192
     c02:	08 95       	ret

00000c04 <__fp_pscA>:
     c04:	00 24       	eor	r0, r0
     c06:	0a 94       	dec	r0
     c08:	16 16       	cp	r1, r22
     c0a:	17 06       	cpc	r1, r23
     c0c:	18 06       	cpc	r1, r24
     c0e:	09 06       	cpc	r0, r25
     c10:	08 95       	ret

00000c12 <__fp_pscB>:
     c12:	00 24       	eor	r0, r0
     c14:	0a 94       	dec	r0
     c16:	12 16       	cp	r1, r18
     c18:	13 06       	cpc	r1, r19
     c1a:	14 06       	cpc	r1, r20
     c1c:	05 06       	cpc	r0, r21
     c1e:	08 95       	ret

00000c20 <__fp_round>:
     c20:	09 2e       	mov	r0, r25
     c22:	03 94       	inc	r0
     c24:	00 0c       	add	r0, r0
     c26:	11 f4       	brne	.+4      	; 0xc2c <__fp_round+0xc>
     c28:	88 23       	and	r24, r24
     c2a:	52 f0       	brmi	.+20     	; 0xc40 <__fp_round+0x20>
     c2c:	bb 0f       	add	r27, r27
     c2e:	40 f4       	brcc	.+16     	; 0xc40 <__fp_round+0x20>
     c30:	bf 2b       	or	r27, r31
     c32:	11 f4       	brne	.+4      	; 0xc38 <__fp_round+0x18>
     c34:	60 ff       	sbrs	r22, 0
     c36:	04 c0       	rjmp	.+8      	; 0xc40 <__fp_round+0x20>
     c38:	6f 5f       	subi	r22, 0xFF	; 255
     c3a:	7f 4f       	sbci	r23, 0xFF	; 255
     c3c:	8f 4f       	sbci	r24, 0xFF	; 255
     c3e:	9f 4f       	sbci	r25, 0xFF	; 255
     c40:	08 95       	ret

00000c42 <__fp_split3>:
     c42:	57 fd       	sbrc	r21, 7
     c44:	90 58       	subi	r25, 0x80	; 128
     c46:	44 0f       	add	r20, r20
     c48:	55 1f       	adc	r21, r21
     c4a:	59 f0       	breq	.+22     	; 0xc62 <__fp_splitA+0x10>
     c4c:	5f 3f       	cpi	r21, 0xFF	; 255
     c4e:	71 f0       	breq	.+28     	; 0xc6c <__fp_splitA+0x1a>
     c50:	47 95       	ror	r20

00000c52 <__fp_splitA>:
     c52:	88 0f       	add	r24, r24
     c54:	97 fb       	bst	r25, 7
     c56:	99 1f       	adc	r25, r25
     c58:	61 f0       	breq	.+24     	; 0xc72 <__fp_splitA+0x20>
     c5a:	9f 3f       	cpi	r25, 0xFF	; 255
     c5c:	79 f0       	breq	.+30     	; 0xc7c <__fp_splitA+0x2a>
     c5e:	87 95       	ror	r24
     c60:	08 95       	ret
     c62:	12 16       	cp	r1, r18
     c64:	13 06       	cpc	r1, r19
     c66:	14 06       	cpc	r1, r20
     c68:	55 1f       	adc	r21, r21
     c6a:	f2 cf       	rjmp	.-28     	; 0xc50 <__fp_split3+0xe>
     c6c:	46 95       	lsr	r20
     c6e:	f1 df       	rcall	.-30     	; 0xc52 <__fp_splitA>
     c70:	08 c0       	rjmp	.+16     	; 0xc82 <__fp_splitA+0x30>
     c72:	16 16       	cp	r1, r22
     c74:	17 06       	cpc	r1, r23
     c76:	18 06       	cpc	r1, r24
     c78:	99 1f       	adc	r25, r25
     c7a:	f1 cf       	rjmp	.-30     	; 0xc5e <__fp_splitA+0xc>
     c7c:	86 95       	lsr	r24
     c7e:	71 05       	cpc	r23, r1
     c80:	61 05       	cpc	r22, r1
     c82:	08 94       	sec
     c84:	08 95       	ret

00000c86 <__fp_zero>:
     c86:	e8 94       	clt

00000c88 <__fp_szero>:
     c88:	bb 27       	eor	r27, r27
     c8a:	66 27       	eor	r22, r22
     c8c:	77 27       	eor	r23, r23
     c8e:	cb 01       	movw	r24, r22
     c90:	97 f9       	bld	r25, 7
     c92:	08 95       	ret

00000c94 <__gesf2>:
     c94:	8a df       	rcall	.-236    	; 0xbaa <__fp_cmp>
     c96:	08 f4       	brcc	.+2      	; 0xc9a <__gesf2+0x6>
     c98:	8f ef       	ldi	r24, 0xFF	; 255
     c9a:	08 95       	ret

00000c9c <__mulsf3>:
     c9c:	0b d0       	rcall	.+22     	; 0xcb4 <__mulsf3x>
     c9e:	c0 cf       	rjmp	.-128    	; 0xc20 <__fp_round>
     ca0:	b1 df       	rcall	.-158    	; 0xc04 <__fp_pscA>
     ca2:	28 f0       	brcs	.+10     	; 0xcae <__mulsf3+0x12>
     ca4:	b6 df       	rcall	.-148    	; 0xc12 <__fp_pscB>
     ca6:	18 f0       	brcs	.+6      	; 0xcae <__mulsf3+0x12>
     ca8:	95 23       	and	r25, r21
     caa:	09 f0       	breq	.+2      	; 0xcae <__mulsf3+0x12>
     cac:	a2 cf       	rjmp	.-188    	; 0xbf2 <__fp_inf>
     cae:	a7 cf       	rjmp	.-178    	; 0xbfe <__fp_nan>
     cb0:	11 24       	eor	r1, r1
     cb2:	ea cf       	rjmp	.-44     	; 0xc88 <__fp_szero>

00000cb4 <__mulsf3x>:
     cb4:	c6 df       	rcall	.-116    	; 0xc42 <__fp_split3>
     cb6:	a0 f3       	brcs	.-24     	; 0xca0 <__mulsf3+0x4>

00000cb8 <__mulsf3_pse>:
     cb8:	95 9f       	mul	r25, r21
     cba:	d1 f3       	breq	.-12     	; 0xcb0 <__mulsf3+0x14>
     cbc:	95 0f       	add	r25, r21
     cbe:	50 e0       	ldi	r21, 0x00	; 0
     cc0:	55 1f       	adc	r21, r21
     cc2:	62 9f       	mul	r22, r18
     cc4:	f0 01       	movw	r30, r0
     cc6:	72 9f       	mul	r23, r18
     cc8:	bb 27       	eor	r27, r27
     cca:	f0 0d       	add	r31, r0
     ccc:	b1 1d       	adc	r27, r1
     cce:	63 9f       	mul	r22, r19
     cd0:	aa 27       	eor	r26, r26
     cd2:	f0 0d       	add	r31, r0
     cd4:	b1 1d       	adc	r27, r1
     cd6:	aa 1f       	adc	r26, r26
     cd8:	64 9f       	mul	r22, r20
     cda:	66 27       	eor	r22, r22
     cdc:	b0 0d       	add	r27, r0
     cde:	a1 1d       	adc	r26, r1
     ce0:	66 1f       	adc	r22, r22
     ce2:	82 9f       	mul	r24, r18
     ce4:	22 27       	eor	r18, r18
     ce6:	b0 0d       	add	r27, r0
     ce8:	a1 1d       	adc	r26, r1
     cea:	62 1f       	adc	r22, r18
     cec:	73 9f       	mul	r23, r19
     cee:	b0 0d       	add	r27, r0
     cf0:	a1 1d       	adc	r26, r1
     cf2:	62 1f       	adc	r22, r18
     cf4:	83 9f       	mul	r24, r19
     cf6:	a0 0d       	add	r26, r0
     cf8:	61 1d       	adc	r22, r1
     cfa:	22 1f       	adc	r18, r18
     cfc:	74 9f       	mul	r23, r20
     cfe:	33 27       	eor	r19, r19
     d00:	a0 0d       	add	r26, r0
     d02:	61 1d       	adc	r22, r1
     d04:	23 1f       	adc	r18, r19
     d06:	84 9f       	mul	r24, r20
     d08:	60 0d       	add	r22, r0
     d0a:	21 1d       	adc	r18, r1
     d0c:	82 2f       	mov	r24, r18
     d0e:	76 2f       	mov	r23, r22
     d10:	6a 2f       	mov	r22, r26
     d12:	11 24       	eor	r1, r1
     d14:	9f 57       	subi	r25, 0x7F	; 127
     d16:	50 40       	sbci	r21, 0x00	; 0
     d18:	8a f0       	brmi	.+34     	; 0xd3c <__mulsf3_pse+0x84>
     d1a:	e1 f0       	breq	.+56     	; 0xd54 <__mulsf3_pse+0x9c>
     d1c:	88 23       	and	r24, r24
     d1e:	4a f0       	brmi	.+18     	; 0xd32 <__mulsf3_pse+0x7a>
     d20:	ee 0f       	add	r30, r30
     d22:	ff 1f       	adc	r31, r31
     d24:	bb 1f       	adc	r27, r27
     d26:	66 1f       	adc	r22, r22
     d28:	77 1f       	adc	r23, r23
     d2a:	88 1f       	adc	r24, r24
     d2c:	91 50       	subi	r25, 0x01	; 1
     d2e:	50 40       	sbci	r21, 0x00	; 0
     d30:	a9 f7       	brne	.-22     	; 0xd1c <__mulsf3_pse+0x64>
     d32:	9e 3f       	cpi	r25, 0xFE	; 254
     d34:	51 05       	cpc	r21, r1
     d36:	70 f0       	brcs	.+28     	; 0xd54 <__mulsf3_pse+0x9c>
     d38:	5c cf       	rjmp	.-328    	; 0xbf2 <__fp_inf>
     d3a:	a6 cf       	rjmp	.-180    	; 0xc88 <__fp_szero>
     d3c:	5f 3f       	cpi	r21, 0xFF	; 255
     d3e:	ec f3       	brlt	.-6      	; 0xd3a <__mulsf3_pse+0x82>
     d40:	98 3e       	cpi	r25, 0xE8	; 232
     d42:	dc f3       	brlt	.-10     	; 0xd3a <__mulsf3_pse+0x82>
     d44:	86 95       	lsr	r24
     d46:	77 95       	ror	r23
     d48:	67 95       	ror	r22
     d4a:	b7 95       	ror	r27
     d4c:	f7 95       	ror	r31
     d4e:	e7 95       	ror	r30
     d50:	9f 5f       	subi	r25, 0xFF	; 255
     d52:	c1 f7       	brne	.-16     	; 0xd44 <__mulsf3_pse+0x8c>
     d54:	fe 2b       	or	r31, r30
     d56:	88 0f       	add	r24, r24
     d58:	91 1d       	adc	r25, r1
     d5a:	96 95       	lsr	r25
     d5c:	87 95       	ror	r24
     d5e:	97 f9       	bld	r25, 7
     d60:	08 95       	ret

00000d62 <__tablejump2__>:
     d62:	ee 0f       	add	r30, r30
     d64:	ff 1f       	adc	r31, r31

00000d66 <__tablejump__>:
     d66:	05 90       	lpm	r0, Z+
     d68:	f4 91       	lpm	r31, Z
     d6a:	e0 2d       	mov	r30, r0
     d6c:	19 94       	eijmp

00000d6e <fdevopen>:
     d6e:	0f 93       	push	r16
     d70:	1f 93       	push	r17
     d72:	cf 93       	push	r28
     d74:	df 93       	push	r29
     d76:	ec 01       	movw	r28, r24
     d78:	8b 01       	movw	r16, r22
     d7a:	00 97       	sbiw	r24, 0x00	; 0
     d7c:	31 f4       	brne	.+12     	; 0xd8a <fdevopen+0x1c>
     d7e:	61 15       	cp	r22, r1
     d80:	71 05       	cpc	r23, r1
     d82:	19 f4       	brne	.+6      	; 0xd8a <fdevopen+0x1c>
     d84:	80 e0       	ldi	r24, 0x00	; 0
     d86:	90 e0       	ldi	r25, 0x00	; 0
     d88:	37 c0       	rjmp	.+110    	; 0xdf8 <fdevopen+0x8a>
     d8a:	6e e0       	ldi	r22, 0x0E	; 14
     d8c:	70 e0       	ldi	r23, 0x00	; 0
     d8e:	81 e0       	ldi	r24, 0x01	; 1
     d90:	90 e0       	ldi	r25, 0x00	; 0
     d92:	63 d2       	rcall	.+1222   	; 0x125a <calloc>
     d94:	fc 01       	movw	r30, r24
     d96:	00 97       	sbiw	r24, 0x00	; 0
     d98:	a9 f3       	breq	.-22     	; 0xd84 <fdevopen+0x16>
     d9a:	80 e8       	ldi	r24, 0x80	; 128
     d9c:	83 83       	std	Z+3, r24	; 0x03
     d9e:	01 15       	cp	r16, r1
     da0:	11 05       	cpc	r17, r1
     da2:	71 f0       	breq	.+28     	; 0xdc0 <fdevopen+0x52>
     da4:	13 87       	std	Z+11, r17	; 0x0b
     da6:	02 87       	std	Z+10, r16	; 0x0a
     da8:	81 e8       	ldi	r24, 0x81	; 129
     daa:	83 83       	std	Z+3, r24	; 0x03
     dac:	80 91 bf 02 	lds	r24, 0x02BF
     db0:	90 91 c0 02 	lds	r25, 0x02C0
     db4:	89 2b       	or	r24, r25
     db6:	21 f4       	brne	.+8      	; 0xdc0 <fdevopen+0x52>
     db8:	f0 93 c0 02 	sts	0x02C0, r31
     dbc:	e0 93 bf 02 	sts	0x02BF, r30
     dc0:	20 97       	sbiw	r28, 0x00	; 0
     dc2:	c9 f0       	breq	.+50     	; 0xdf6 <fdevopen+0x88>
     dc4:	d1 87       	std	Z+9, r29	; 0x09
     dc6:	c0 87       	std	Z+8, r28	; 0x08
     dc8:	83 81       	ldd	r24, Z+3	; 0x03
     dca:	82 60       	ori	r24, 0x02	; 2
     dcc:	83 83       	std	Z+3, r24	; 0x03
     dce:	80 91 c1 02 	lds	r24, 0x02C1
     dd2:	90 91 c2 02 	lds	r25, 0x02C2
     dd6:	89 2b       	or	r24, r25
     dd8:	71 f4       	brne	.+28     	; 0xdf6 <fdevopen+0x88>
     dda:	f0 93 c2 02 	sts	0x02C2, r31
     dde:	e0 93 c1 02 	sts	0x02C1, r30
     de2:	80 91 c3 02 	lds	r24, 0x02C3
     de6:	90 91 c4 02 	lds	r25, 0x02C4
     dea:	89 2b       	or	r24, r25
     dec:	21 f4       	brne	.+8      	; 0xdf6 <fdevopen+0x88>
     dee:	f0 93 c4 02 	sts	0x02C4, r31
     df2:	e0 93 c3 02 	sts	0x02C3, r30
     df6:	cf 01       	movw	r24, r30
     df8:	df 91       	pop	r29
     dfa:	cf 91       	pop	r28
     dfc:	1f 91       	pop	r17
     dfe:	0f 91       	pop	r16
     e00:	08 95       	ret

00000e02 <printf>:
     e02:	cf 93       	push	r28
     e04:	df 93       	push	r29
     e06:	cd b7       	in	r28, 0x3d	; 61
     e08:	de b7       	in	r29, 0x3e	; 62
     e0a:	fe 01       	movw	r30, r28
     e0c:	36 96       	adiw	r30, 0x06	; 6
     e0e:	61 91       	ld	r22, Z+
     e10:	71 91       	ld	r23, Z+
     e12:	af 01       	movw	r20, r30
     e14:	80 91 c1 02 	lds	r24, 0x02C1
     e18:	90 91 c2 02 	lds	r25, 0x02C2
     e1c:	30 d0       	rcall	.+96     	; 0xe7e <vfprintf>
     e1e:	df 91       	pop	r29
     e20:	cf 91       	pop	r28
     e22:	08 95       	ret

00000e24 <puts>:
     e24:	0f 93       	push	r16
     e26:	1f 93       	push	r17
     e28:	cf 93       	push	r28
     e2a:	df 93       	push	r29
     e2c:	e0 91 c1 02 	lds	r30, 0x02C1
     e30:	f0 91 c2 02 	lds	r31, 0x02C2
     e34:	23 81       	ldd	r18, Z+3	; 0x03
     e36:	21 ff       	sbrs	r18, 1
     e38:	1b c0       	rjmp	.+54     	; 0xe70 <puts+0x4c>
     e3a:	ec 01       	movw	r28, r24
     e3c:	00 e0       	ldi	r16, 0x00	; 0
     e3e:	10 e0       	ldi	r17, 0x00	; 0
     e40:	89 91       	ld	r24, Y+
     e42:	60 91 c1 02 	lds	r22, 0x02C1
     e46:	70 91 c2 02 	lds	r23, 0x02C2
     e4a:	db 01       	movw	r26, r22
     e4c:	18 96       	adiw	r26, 0x08	; 8
     e4e:	ed 91       	ld	r30, X+
     e50:	fc 91       	ld	r31, X
     e52:	19 97       	sbiw	r26, 0x09	; 9
     e54:	88 23       	and	r24, r24
     e56:	31 f0       	breq	.+12     	; 0xe64 <puts+0x40>
     e58:	19 95       	eicall
     e5a:	89 2b       	or	r24, r25
     e5c:	89 f3       	breq	.-30     	; 0xe40 <puts+0x1c>
     e5e:	0f ef       	ldi	r16, 0xFF	; 255
     e60:	1f ef       	ldi	r17, 0xFF	; 255
     e62:	ee cf       	rjmp	.-36     	; 0xe40 <puts+0x1c>
     e64:	8a e0       	ldi	r24, 0x0A	; 10
     e66:	19 95       	eicall
     e68:	89 2b       	or	r24, r25
     e6a:	11 f4       	brne	.+4      	; 0xe70 <puts+0x4c>
     e6c:	c8 01       	movw	r24, r16
     e6e:	02 c0       	rjmp	.+4      	; 0xe74 <puts+0x50>
     e70:	8f ef       	ldi	r24, 0xFF	; 255
     e72:	9f ef       	ldi	r25, 0xFF	; 255
     e74:	df 91       	pop	r29
     e76:	cf 91       	pop	r28
     e78:	1f 91       	pop	r17
     e7a:	0f 91       	pop	r16
     e7c:	08 95       	ret

00000e7e <vfprintf>:
     e7e:	2f 92       	push	r2
     e80:	3f 92       	push	r3
     e82:	4f 92       	push	r4
     e84:	5f 92       	push	r5
     e86:	6f 92       	push	r6
     e88:	7f 92       	push	r7
     e8a:	8f 92       	push	r8
     e8c:	9f 92       	push	r9
     e8e:	af 92       	push	r10
     e90:	bf 92       	push	r11
     e92:	cf 92       	push	r12
     e94:	df 92       	push	r13
     e96:	ef 92       	push	r14
     e98:	ff 92       	push	r15
     e9a:	0f 93       	push	r16
     e9c:	1f 93       	push	r17
     e9e:	cf 93       	push	r28
     ea0:	df 93       	push	r29
     ea2:	cd b7       	in	r28, 0x3d	; 61
     ea4:	de b7       	in	r29, 0x3e	; 62
     ea6:	2c 97       	sbiw	r28, 0x0c	; 12
     ea8:	0f b6       	in	r0, 0x3f	; 63
     eaa:	f8 94       	cli
     eac:	de bf       	out	0x3e, r29	; 62
     eae:	0f be       	out	0x3f, r0	; 63
     eb0:	cd bf       	out	0x3d, r28	; 61
     eb2:	7c 01       	movw	r14, r24
     eb4:	6b 01       	movw	r12, r22
     eb6:	8a 01       	movw	r16, r20
     eb8:	fc 01       	movw	r30, r24
     eba:	17 82       	std	Z+7, r1	; 0x07
     ebc:	16 82       	std	Z+6, r1	; 0x06
     ebe:	83 81       	ldd	r24, Z+3	; 0x03
     ec0:	81 ff       	sbrs	r24, 1
     ec2:	b0 c1       	rjmp	.+864    	; 0x1224 <vfprintf+0x3a6>
     ec4:	ce 01       	movw	r24, r28
     ec6:	01 96       	adiw	r24, 0x01	; 1
     ec8:	4c 01       	movw	r8, r24
     eca:	f7 01       	movw	r30, r14
     ecc:	93 81       	ldd	r25, Z+3	; 0x03
     ece:	f6 01       	movw	r30, r12
     ed0:	93 fd       	sbrc	r25, 3
     ed2:	85 91       	lpm	r24, Z+
     ed4:	93 ff       	sbrs	r25, 3
     ed6:	81 91       	ld	r24, Z+
     ed8:	6f 01       	movw	r12, r30
     eda:	88 23       	and	r24, r24
     edc:	09 f4       	brne	.+2      	; 0xee0 <vfprintf+0x62>
     ede:	9e c1       	rjmp	.+828    	; 0x121c <vfprintf+0x39e>
     ee0:	85 32       	cpi	r24, 0x25	; 37
     ee2:	39 f4       	brne	.+14     	; 0xef2 <vfprintf+0x74>
     ee4:	93 fd       	sbrc	r25, 3
     ee6:	85 91       	lpm	r24, Z+
     ee8:	93 ff       	sbrs	r25, 3
     eea:	81 91       	ld	r24, Z+
     eec:	6f 01       	movw	r12, r30
     eee:	85 32       	cpi	r24, 0x25	; 37
     ef0:	21 f4       	brne	.+8      	; 0xefa <vfprintf+0x7c>
     ef2:	b7 01       	movw	r22, r14
     ef4:	90 e0       	ldi	r25, 0x00	; 0
     ef6:	0f d3       	rcall	.+1566   	; 0x1516 <fputc>
     ef8:	e8 cf       	rjmp	.-48     	; 0xeca <vfprintf+0x4c>
     efa:	51 2c       	mov	r5, r1
     efc:	31 2c       	mov	r3, r1
     efe:	20 e0       	ldi	r18, 0x00	; 0
     f00:	20 32       	cpi	r18, 0x20	; 32
     f02:	a0 f4       	brcc	.+40     	; 0xf2c <vfprintf+0xae>
     f04:	8b 32       	cpi	r24, 0x2B	; 43
     f06:	69 f0       	breq	.+26     	; 0xf22 <vfprintf+0xa4>
     f08:	30 f4       	brcc	.+12     	; 0xf16 <vfprintf+0x98>
     f0a:	80 32       	cpi	r24, 0x20	; 32
     f0c:	59 f0       	breq	.+22     	; 0xf24 <vfprintf+0xa6>
     f0e:	83 32       	cpi	r24, 0x23	; 35
     f10:	69 f4       	brne	.+26     	; 0xf2c <vfprintf+0xae>
     f12:	20 61       	ori	r18, 0x10	; 16
     f14:	2c c0       	rjmp	.+88     	; 0xf6e <vfprintf+0xf0>
     f16:	8d 32       	cpi	r24, 0x2D	; 45
     f18:	39 f0       	breq	.+14     	; 0xf28 <vfprintf+0xaa>
     f1a:	80 33       	cpi	r24, 0x30	; 48
     f1c:	39 f4       	brne	.+14     	; 0xf2c <vfprintf+0xae>
     f1e:	21 60       	ori	r18, 0x01	; 1
     f20:	26 c0       	rjmp	.+76     	; 0xf6e <vfprintf+0xf0>
     f22:	22 60       	ori	r18, 0x02	; 2
     f24:	24 60       	ori	r18, 0x04	; 4
     f26:	23 c0       	rjmp	.+70     	; 0xf6e <vfprintf+0xf0>
     f28:	28 60       	ori	r18, 0x08	; 8
     f2a:	21 c0       	rjmp	.+66     	; 0xf6e <vfprintf+0xf0>
     f2c:	27 fd       	sbrc	r18, 7
     f2e:	27 c0       	rjmp	.+78     	; 0xf7e <vfprintf+0x100>
     f30:	30 ed       	ldi	r19, 0xD0	; 208
     f32:	38 0f       	add	r19, r24
     f34:	3a 30       	cpi	r19, 0x0A	; 10
     f36:	78 f4       	brcc	.+30     	; 0xf56 <vfprintf+0xd8>
     f38:	26 ff       	sbrs	r18, 6
     f3a:	06 c0       	rjmp	.+12     	; 0xf48 <vfprintf+0xca>
     f3c:	fa e0       	ldi	r31, 0x0A	; 10
     f3e:	5f 9e       	mul	r5, r31
     f40:	30 0d       	add	r19, r0
     f42:	11 24       	eor	r1, r1
     f44:	53 2e       	mov	r5, r19
     f46:	13 c0       	rjmp	.+38     	; 0xf6e <vfprintf+0xf0>
     f48:	8a e0       	ldi	r24, 0x0A	; 10
     f4a:	38 9e       	mul	r3, r24
     f4c:	30 0d       	add	r19, r0
     f4e:	11 24       	eor	r1, r1
     f50:	33 2e       	mov	r3, r19
     f52:	20 62       	ori	r18, 0x20	; 32
     f54:	0c c0       	rjmp	.+24     	; 0xf6e <vfprintf+0xf0>
     f56:	8e 32       	cpi	r24, 0x2E	; 46
     f58:	21 f4       	brne	.+8      	; 0xf62 <vfprintf+0xe4>
     f5a:	26 fd       	sbrc	r18, 6
     f5c:	5f c1       	rjmp	.+702    	; 0x121c <vfprintf+0x39e>
     f5e:	20 64       	ori	r18, 0x40	; 64
     f60:	06 c0       	rjmp	.+12     	; 0xf6e <vfprintf+0xf0>
     f62:	8c 36       	cpi	r24, 0x6C	; 108
     f64:	11 f4       	brne	.+4      	; 0xf6a <vfprintf+0xec>
     f66:	20 68       	ori	r18, 0x80	; 128
     f68:	02 c0       	rjmp	.+4      	; 0xf6e <vfprintf+0xf0>
     f6a:	88 36       	cpi	r24, 0x68	; 104
     f6c:	41 f4       	brne	.+16     	; 0xf7e <vfprintf+0x100>
     f6e:	f6 01       	movw	r30, r12
     f70:	93 fd       	sbrc	r25, 3
     f72:	85 91       	lpm	r24, Z+
     f74:	93 ff       	sbrs	r25, 3
     f76:	81 91       	ld	r24, Z+
     f78:	6f 01       	movw	r12, r30
     f7a:	81 11       	cpse	r24, r1
     f7c:	c1 cf       	rjmp	.-126    	; 0xf00 <vfprintf+0x82>
     f7e:	98 2f       	mov	r25, r24
     f80:	9f 7d       	andi	r25, 0xDF	; 223
     f82:	95 54       	subi	r25, 0x45	; 69
     f84:	93 30       	cpi	r25, 0x03	; 3
     f86:	28 f4       	brcc	.+10     	; 0xf92 <vfprintf+0x114>
     f88:	0c 5f       	subi	r16, 0xFC	; 252
     f8a:	1f 4f       	sbci	r17, 0xFF	; 255
     f8c:	ff e3       	ldi	r31, 0x3F	; 63
     f8e:	f9 83       	std	Y+1, r31	; 0x01
     f90:	0d c0       	rjmp	.+26     	; 0xfac <vfprintf+0x12e>
     f92:	83 36       	cpi	r24, 0x63	; 99
     f94:	31 f0       	breq	.+12     	; 0xfa2 <vfprintf+0x124>
     f96:	83 37       	cpi	r24, 0x73	; 115
     f98:	71 f0       	breq	.+28     	; 0xfb6 <vfprintf+0x138>
     f9a:	83 35       	cpi	r24, 0x53	; 83
     f9c:	09 f0       	breq	.+2      	; 0xfa0 <vfprintf+0x122>
     f9e:	57 c0       	rjmp	.+174    	; 0x104e <vfprintf+0x1d0>
     fa0:	21 c0       	rjmp	.+66     	; 0xfe4 <vfprintf+0x166>
     fa2:	f8 01       	movw	r30, r16
     fa4:	80 81       	ld	r24, Z
     fa6:	89 83       	std	Y+1, r24	; 0x01
     fa8:	0e 5f       	subi	r16, 0xFE	; 254
     faa:	1f 4f       	sbci	r17, 0xFF	; 255
     fac:	44 24       	eor	r4, r4
     fae:	43 94       	inc	r4
     fb0:	51 2c       	mov	r5, r1
     fb2:	54 01       	movw	r10, r8
     fb4:	14 c0       	rjmp	.+40     	; 0xfde <vfprintf+0x160>
     fb6:	38 01       	movw	r6, r16
     fb8:	f2 e0       	ldi	r31, 0x02	; 2
     fba:	6f 0e       	add	r6, r31
     fbc:	71 1c       	adc	r7, r1
     fbe:	f8 01       	movw	r30, r16
     fc0:	a0 80       	ld	r10, Z
     fc2:	b1 80       	ldd	r11, Z+1	; 0x01
     fc4:	26 ff       	sbrs	r18, 6
     fc6:	03 c0       	rjmp	.+6      	; 0xfce <vfprintf+0x150>
     fc8:	65 2d       	mov	r22, r5
     fca:	70 e0       	ldi	r23, 0x00	; 0
     fcc:	02 c0       	rjmp	.+4      	; 0xfd2 <vfprintf+0x154>
     fce:	6f ef       	ldi	r22, 0xFF	; 255
     fd0:	7f ef       	ldi	r23, 0xFF	; 255
     fd2:	c5 01       	movw	r24, r10
     fd4:	2c 87       	std	Y+12, r18	; 0x0c
     fd6:	94 d2       	rcall	.+1320   	; 0x1500 <strnlen>
     fd8:	2c 01       	movw	r4, r24
     fda:	83 01       	movw	r16, r6
     fdc:	2c 85       	ldd	r18, Y+12	; 0x0c
     fde:	2f 77       	andi	r18, 0x7F	; 127
     fe0:	22 2e       	mov	r2, r18
     fe2:	16 c0       	rjmp	.+44     	; 0x1010 <vfprintf+0x192>
     fe4:	38 01       	movw	r6, r16
     fe6:	f2 e0       	ldi	r31, 0x02	; 2
     fe8:	6f 0e       	add	r6, r31
     fea:	71 1c       	adc	r7, r1
     fec:	f8 01       	movw	r30, r16
     fee:	a0 80       	ld	r10, Z
     ff0:	b1 80       	ldd	r11, Z+1	; 0x01
     ff2:	26 ff       	sbrs	r18, 6
     ff4:	03 c0       	rjmp	.+6      	; 0xffc <vfprintf+0x17e>
     ff6:	65 2d       	mov	r22, r5
     ff8:	70 e0       	ldi	r23, 0x00	; 0
     ffa:	02 c0       	rjmp	.+4      	; 0x1000 <vfprintf+0x182>
     ffc:	6f ef       	ldi	r22, 0xFF	; 255
     ffe:	7f ef       	ldi	r23, 0xFF	; 255
    1000:	c5 01       	movw	r24, r10
    1002:	2c 87       	std	Y+12, r18	; 0x0c
    1004:	6b d2       	rcall	.+1238   	; 0x14dc <strnlen_P>
    1006:	2c 01       	movw	r4, r24
    1008:	2c 85       	ldd	r18, Y+12	; 0x0c
    100a:	20 68       	ori	r18, 0x80	; 128
    100c:	22 2e       	mov	r2, r18
    100e:	83 01       	movw	r16, r6
    1010:	23 fc       	sbrc	r2, 3
    1012:	19 c0       	rjmp	.+50     	; 0x1046 <vfprintf+0x1c8>
    1014:	83 2d       	mov	r24, r3
    1016:	90 e0       	ldi	r25, 0x00	; 0
    1018:	48 16       	cp	r4, r24
    101a:	59 06       	cpc	r5, r25
    101c:	a0 f4       	brcc	.+40     	; 0x1046 <vfprintf+0x1c8>
    101e:	b7 01       	movw	r22, r14
    1020:	80 e2       	ldi	r24, 0x20	; 32
    1022:	90 e0       	ldi	r25, 0x00	; 0
    1024:	78 d2       	rcall	.+1264   	; 0x1516 <fputc>
    1026:	3a 94       	dec	r3
    1028:	f5 cf       	rjmp	.-22     	; 0x1014 <vfprintf+0x196>
    102a:	f5 01       	movw	r30, r10
    102c:	27 fc       	sbrc	r2, 7
    102e:	85 91       	lpm	r24, Z+
    1030:	27 fe       	sbrs	r2, 7
    1032:	81 91       	ld	r24, Z+
    1034:	5f 01       	movw	r10, r30
    1036:	b7 01       	movw	r22, r14
    1038:	90 e0       	ldi	r25, 0x00	; 0
    103a:	6d d2       	rcall	.+1242   	; 0x1516 <fputc>
    103c:	31 10       	cpse	r3, r1
    103e:	3a 94       	dec	r3
    1040:	f1 e0       	ldi	r31, 0x01	; 1
    1042:	4f 1a       	sub	r4, r31
    1044:	51 08       	sbc	r5, r1
    1046:	41 14       	cp	r4, r1
    1048:	51 04       	cpc	r5, r1
    104a:	79 f7       	brne	.-34     	; 0x102a <vfprintf+0x1ac>
    104c:	de c0       	rjmp	.+444    	; 0x120a <vfprintf+0x38c>
    104e:	84 36       	cpi	r24, 0x64	; 100
    1050:	11 f0       	breq	.+4      	; 0x1056 <vfprintf+0x1d8>
    1052:	89 36       	cpi	r24, 0x69	; 105
    1054:	31 f5       	brne	.+76     	; 0x10a2 <vfprintf+0x224>
    1056:	f8 01       	movw	r30, r16
    1058:	27 ff       	sbrs	r18, 7
    105a:	07 c0       	rjmp	.+14     	; 0x106a <vfprintf+0x1ec>
    105c:	60 81       	ld	r22, Z
    105e:	71 81       	ldd	r23, Z+1	; 0x01
    1060:	82 81       	ldd	r24, Z+2	; 0x02
    1062:	93 81       	ldd	r25, Z+3	; 0x03
    1064:	0c 5f       	subi	r16, 0xFC	; 252
    1066:	1f 4f       	sbci	r17, 0xFF	; 255
    1068:	08 c0       	rjmp	.+16     	; 0x107a <vfprintf+0x1fc>
    106a:	60 81       	ld	r22, Z
    106c:	71 81       	ldd	r23, Z+1	; 0x01
    106e:	88 27       	eor	r24, r24
    1070:	77 fd       	sbrc	r23, 7
    1072:	80 95       	com	r24
    1074:	98 2f       	mov	r25, r24
    1076:	0e 5f       	subi	r16, 0xFE	; 254
    1078:	1f 4f       	sbci	r17, 0xFF	; 255
    107a:	2f 76       	andi	r18, 0x6F	; 111
    107c:	b2 2e       	mov	r11, r18
    107e:	97 ff       	sbrs	r25, 7
    1080:	09 c0       	rjmp	.+18     	; 0x1094 <vfprintf+0x216>
    1082:	90 95       	com	r25
    1084:	80 95       	com	r24
    1086:	70 95       	com	r23
    1088:	61 95       	neg	r22
    108a:	7f 4f       	sbci	r23, 0xFF	; 255
    108c:	8f 4f       	sbci	r24, 0xFF	; 255
    108e:	9f 4f       	sbci	r25, 0xFF	; 255
    1090:	20 68       	ori	r18, 0x80	; 128
    1092:	b2 2e       	mov	r11, r18
    1094:	2a e0       	ldi	r18, 0x0A	; 10
    1096:	30 e0       	ldi	r19, 0x00	; 0
    1098:	a4 01       	movw	r20, r8
    109a:	6f d2       	rcall	.+1246   	; 0x157a <__ultoa_invert>
    109c:	a8 2e       	mov	r10, r24
    109e:	a8 18       	sub	r10, r8
    10a0:	43 c0       	rjmp	.+134    	; 0x1128 <vfprintf+0x2aa>
    10a2:	85 37       	cpi	r24, 0x75	; 117
    10a4:	29 f4       	brne	.+10     	; 0x10b0 <vfprintf+0x232>
    10a6:	2f 7e       	andi	r18, 0xEF	; 239
    10a8:	b2 2e       	mov	r11, r18
    10aa:	2a e0       	ldi	r18, 0x0A	; 10
    10ac:	30 e0       	ldi	r19, 0x00	; 0
    10ae:	25 c0       	rjmp	.+74     	; 0x10fa <vfprintf+0x27c>
    10b0:	f2 2f       	mov	r31, r18
    10b2:	f9 7f       	andi	r31, 0xF9	; 249
    10b4:	bf 2e       	mov	r11, r31
    10b6:	8f 36       	cpi	r24, 0x6F	; 111
    10b8:	c1 f0       	breq	.+48     	; 0x10ea <vfprintf+0x26c>
    10ba:	18 f4       	brcc	.+6      	; 0x10c2 <vfprintf+0x244>
    10bc:	88 35       	cpi	r24, 0x58	; 88
    10be:	79 f0       	breq	.+30     	; 0x10de <vfprintf+0x260>
    10c0:	ad c0       	rjmp	.+346    	; 0x121c <vfprintf+0x39e>
    10c2:	80 37       	cpi	r24, 0x70	; 112
    10c4:	19 f0       	breq	.+6      	; 0x10cc <vfprintf+0x24e>
    10c6:	88 37       	cpi	r24, 0x78	; 120
    10c8:	21 f0       	breq	.+8      	; 0x10d2 <vfprintf+0x254>
    10ca:	a8 c0       	rjmp	.+336    	; 0x121c <vfprintf+0x39e>
    10cc:	2f 2f       	mov	r18, r31
    10ce:	20 61       	ori	r18, 0x10	; 16
    10d0:	b2 2e       	mov	r11, r18
    10d2:	b4 fe       	sbrs	r11, 4
    10d4:	0d c0       	rjmp	.+26     	; 0x10f0 <vfprintf+0x272>
    10d6:	8b 2d       	mov	r24, r11
    10d8:	84 60       	ori	r24, 0x04	; 4
    10da:	b8 2e       	mov	r11, r24
    10dc:	09 c0       	rjmp	.+18     	; 0x10f0 <vfprintf+0x272>
    10de:	24 ff       	sbrs	r18, 4
    10e0:	0a c0       	rjmp	.+20     	; 0x10f6 <vfprintf+0x278>
    10e2:	9f 2f       	mov	r25, r31
    10e4:	96 60       	ori	r25, 0x06	; 6
    10e6:	b9 2e       	mov	r11, r25
    10e8:	06 c0       	rjmp	.+12     	; 0x10f6 <vfprintf+0x278>
    10ea:	28 e0       	ldi	r18, 0x08	; 8
    10ec:	30 e0       	ldi	r19, 0x00	; 0
    10ee:	05 c0       	rjmp	.+10     	; 0x10fa <vfprintf+0x27c>
    10f0:	20 e1       	ldi	r18, 0x10	; 16
    10f2:	30 e0       	ldi	r19, 0x00	; 0
    10f4:	02 c0       	rjmp	.+4      	; 0x10fa <vfprintf+0x27c>
    10f6:	20 e1       	ldi	r18, 0x10	; 16
    10f8:	32 e0       	ldi	r19, 0x02	; 2
    10fa:	f8 01       	movw	r30, r16
    10fc:	b7 fe       	sbrs	r11, 7
    10fe:	07 c0       	rjmp	.+14     	; 0x110e <vfprintf+0x290>
    1100:	60 81       	ld	r22, Z
    1102:	71 81       	ldd	r23, Z+1	; 0x01
    1104:	82 81       	ldd	r24, Z+2	; 0x02
    1106:	93 81       	ldd	r25, Z+3	; 0x03
    1108:	0c 5f       	subi	r16, 0xFC	; 252
    110a:	1f 4f       	sbci	r17, 0xFF	; 255
    110c:	06 c0       	rjmp	.+12     	; 0x111a <vfprintf+0x29c>
    110e:	60 81       	ld	r22, Z
    1110:	71 81       	ldd	r23, Z+1	; 0x01
    1112:	80 e0       	ldi	r24, 0x00	; 0
    1114:	90 e0       	ldi	r25, 0x00	; 0
    1116:	0e 5f       	subi	r16, 0xFE	; 254
    1118:	1f 4f       	sbci	r17, 0xFF	; 255
    111a:	a4 01       	movw	r20, r8
    111c:	2e d2       	rcall	.+1116   	; 0x157a <__ultoa_invert>
    111e:	a8 2e       	mov	r10, r24
    1120:	a8 18       	sub	r10, r8
    1122:	fb 2d       	mov	r31, r11
    1124:	ff 77       	andi	r31, 0x7F	; 127
    1126:	bf 2e       	mov	r11, r31
    1128:	b6 fe       	sbrs	r11, 6
    112a:	0b c0       	rjmp	.+22     	; 0x1142 <vfprintf+0x2c4>
    112c:	2b 2d       	mov	r18, r11
    112e:	2e 7f       	andi	r18, 0xFE	; 254
    1130:	a5 14       	cp	r10, r5
    1132:	50 f4       	brcc	.+20     	; 0x1148 <vfprintf+0x2ca>
    1134:	b4 fe       	sbrs	r11, 4
    1136:	0a c0       	rjmp	.+20     	; 0x114c <vfprintf+0x2ce>
    1138:	b2 fc       	sbrc	r11, 2
    113a:	08 c0       	rjmp	.+16     	; 0x114c <vfprintf+0x2ce>
    113c:	2b 2d       	mov	r18, r11
    113e:	2e 7e       	andi	r18, 0xEE	; 238
    1140:	05 c0       	rjmp	.+10     	; 0x114c <vfprintf+0x2ce>
    1142:	7a 2c       	mov	r7, r10
    1144:	2b 2d       	mov	r18, r11
    1146:	03 c0       	rjmp	.+6      	; 0x114e <vfprintf+0x2d0>
    1148:	7a 2c       	mov	r7, r10
    114a:	01 c0       	rjmp	.+2      	; 0x114e <vfprintf+0x2d0>
    114c:	75 2c       	mov	r7, r5
    114e:	24 ff       	sbrs	r18, 4
    1150:	0d c0       	rjmp	.+26     	; 0x116c <vfprintf+0x2ee>
    1152:	fe 01       	movw	r30, r28
    1154:	ea 0d       	add	r30, r10
    1156:	f1 1d       	adc	r31, r1
    1158:	80 81       	ld	r24, Z
    115a:	80 33       	cpi	r24, 0x30	; 48
    115c:	11 f4       	brne	.+4      	; 0x1162 <vfprintf+0x2e4>
    115e:	29 7e       	andi	r18, 0xE9	; 233
    1160:	09 c0       	rjmp	.+18     	; 0x1174 <vfprintf+0x2f6>
    1162:	22 ff       	sbrs	r18, 2
    1164:	06 c0       	rjmp	.+12     	; 0x1172 <vfprintf+0x2f4>
    1166:	73 94       	inc	r7
    1168:	73 94       	inc	r7
    116a:	04 c0       	rjmp	.+8      	; 0x1174 <vfprintf+0x2f6>
    116c:	82 2f       	mov	r24, r18
    116e:	86 78       	andi	r24, 0x86	; 134
    1170:	09 f0       	breq	.+2      	; 0x1174 <vfprintf+0x2f6>
    1172:	73 94       	inc	r7
    1174:	23 fd       	sbrc	r18, 3
    1176:	12 c0       	rjmp	.+36     	; 0x119c <vfprintf+0x31e>
    1178:	20 ff       	sbrs	r18, 0
    117a:	06 c0       	rjmp	.+12     	; 0x1188 <vfprintf+0x30a>
    117c:	5a 2c       	mov	r5, r10
    117e:	73 14       	cp	r7, r3
    1180:	18 f4       	brcc	.+6      	; 0x1188 <vfprintf+0x30a>
    1182:	53 0c       	add	r5, r3
    1184:	57 18       	sub	r5, r7
    1186:	73 2c       	mov	r7, r3
    1188:	73 14       	cp	r7, r3
    118a:	60 f4       	brcc	.+24     	; 0x11a4 <vfprintf+0x326>
    118c:	b7 01       	movw	r22, r14
    118e:	80 e2       	ldi	r24, 0x20	; 32
    1190:	90 e0       	ldi	r25, 0x00	; 0
    1192:	2c 87       	std	Y+12, r18	; 0x0c
    1194:	c0 d1       	rcall	.+896    	; 0x1516 <fputc>
    1196:	73 94       	inc	r7
    1198:	2c 85       	ldd	r18, Y+12	; 0x0c
    119a:	f6 cf       	rjmp	.-20     	; 0x1188 <vfprintf+0x30a>
    119c:	73 14       	cp	r7, r3
    119e:	10 f4       	brcc	.+4      	; 0x11a4 <vfprintf+0x326>
    11a0:	37 18       	sub	r3, r7
    11a2:	01 c0       	rjmp	.+2      	; 0x11a6 <vfprintf+0x328>
    11a4:	31 2c       	mov	r3, r1
    11a6:	24 ff       	sbrs	r18, 4
    11a8:	11 c0       	rjmp	.+34     	; 0x11cc <vfprintf+0x34e>
    11aa:	b7 01       	movw	r22, r14
    11ac:	80 e3       	ldi	r24, 0x30	; 48
    11ae:	90 e0       	ldi	r25, 0x00	; 0
    11b0:	2c 87       	std	Y+12, r18	; 0x0c
    11b2:	b1 d1       	rcall	.+866    	; 0x1516 <fputc>
    11b4:	2c 85       	ldd	r18, Y+12	; 0x0c
    11b6:	22 ff       	sbrs	r18, 2
    11b8:	16 c0       	rjmp	.+44     	; 0x11e6 <vfprintf+0x368>
    11ba:	21 ff       	sbrs	r18, 1
    11bc:	03 c0       	rjmp	.+6      	; 0x11c4 <vfprintf+0x346>
    11be:	88 e5       	ldi	r24, 0x58	; 88
    11c0:	90 e0       	ldi	r25, 0x00	; 0
    11c2:	02 c0       	rjmp	.+4      	; 0x11c8 <vfprintf+0x34a>
    11c4:	88 e7       	ldi	r24, 0x78	; 120
    11c6:	90 e0       	ldi	r25, 0x00	; 0
    11c8:	b7 01       	movw	r22, r14
    11ca:	0c c0       	rjmp	.+24     	; 0x11e4 <vfprintf+0x366>
    11cc:	82 2f       	mov	r24, r18
    11ce:	86 78       	andi	r24, 0x86	; 134
    11d0:	51 f0       	breq	.+20     	; 0x11e6 <vfprintf+0x368>
    11d2:	21 fd       	sbrc	r18, 1
    11d4:	02 c0       	rjmp	.+4      	; 0x11da <vfprintf+0x35c>
    11d6:	80 e2       	ldi	r24, 0x20	; 32
    11d8:	01 c0       	rjmp	.+2      	; 0x11dc <vfprintf+0x35e>
    11da:	8b e2       	ldi	r24, 0x2B	; 43
    11dc:	27 fd       	sbrc	r18, 7
    11de:	8d e2       	ldi	r24, 0x2D	; 45
    11e0:	b7 01       	movw	r22, r14
    11e2:	90 e0       	ldi	r25, 0x00	; 0
    11e4:	98 d1       	rcall	.+816    	; 0x1516 <fputc>
    11e6:	a5 14       	cp	r10, r5
    11e8:	30 f4       	brcc	.+12     	; 0x11f6 <vfprintf+0x378>
    11ea:	b7 01       	movw	r22, r14
    11ec:	80 e3       	ldi	r24, 0x30	; 48
    11ee:	90 e0       	ldi	r25, 0x00	; 0
    11f0:	92 d1       	rcall	.+804    	; 0x1516 <fputc>
    11f2:	5a 94       	dec	r5
    11f4:	f8 cf       	rjmp	.-16     	; 0x11e6 <vfprintf+0x368>
    11f6:	aa 94       	dec	r10
    11f8:	f4 01       	movw	r30, r8
    11fa:	ea 0d       	add	r30, r10
    11fc:	f1 1d       	adc	r31, r1
    11fe:	80 81       	ld	r24, Z
    1200:	b7 01       	movw	r22, r14
    1202:	90 e0       	ldi	r25, 0x00	; 0
    1204:	88 d1       	rcall	.+784    	; 0x1516 <fputc>
    1206:	a1 10       	cpse	r10, r1
    1208:	f6 cf       	rjmp	.-20     	; 0x11f6 <vfprintf+0x378>
    120a:	33 20       	and	r3, r3
    120c:	09 f4       	brne	.+2      	; 0x1210 <vfprintf+0x392>
    120e:	5d ce       	rjmp	.-838    	; 0xeca <vfprintf+0x4c>
    1210:	b7 01       	movw	r22, r14
    1212:	80 e2       	ldi	r24, 0x20	; 32
    1214:	90 e0       	ldi	r25, 0x00	; 0
    1216:	7f d1       	rcall	.+766    	; 0x1516 <fputc>
    1218:	3a 94       	dec	r3
    121a:	f7 cf       	rjmp	.-18     	; 0x120a <vfprintf+0x38c>
    121c:	f7 01       	movw	r30, r14
    121e:	86 81       	ldd	r24, Z+6	; 0x06
    1220:	97 81       	ldd	r25, Z+7	; 0x07
    1222:	02 c0       	rjmp	.+4      	; 0x1228 <vfprintf+0x3aa>
    1224:	8f ef       	ldi	r24, 0xFF	; 255
    1226:	9f ef       	ldi	r25, 0xFF	; 255
    1228:	2c 96       	adiw	r28, 0x0c	; 12
    122a:	0f b6       	in	r0, 0x3f	; 63
    122c:	f8 94       	cli
    122e:	de bf       	out	0x3e, r29	; 62
    1230:	0f be       	out	0x3f, r0	; 63
    1232:	cd bf       	out	0x3d, r28	; 61
    1234:	df 91       	pop	r29
    1236:	cf 91       	pop	r28
    1238:	1f 91       	pop	r17
    123a:	0f 91       	pop	r16
    123c:	ff 90       	pop	r15
    123e:	ef 90       	pop	r14
    1240:	df 90       	pop	r13
    1242:	cf 90       	pop	r12
    1244:	bf 90       	pop	r11
    1246:	af 90       	pop	r10
    1248:	9f 90       	pop	r9
    124a:	8f 90       	pop	r8
    124c:	7f 90       	pop	r7
    124e:	6f 90       	pop	r6
    1250:	5f 90       	pop	r5
    1252:	4f 90       	pop	r4
    1254:	3f 90       	pop	r3
    1256:	2f 90       	pop	r2
    1258:	08 95       	ret

0000125a <calloc>:
    125a:	0f 93       	push	r16
    125c:	1f 93       	push	r17
    125e:	cf 93       	push	r28
    1260:	df 93       	push	r29
    1262:	86 9f       	mul	r24, r22
    1264:	80 01       	movw	r16, r0
    1266:	87 9f       	mul	r24, r23
    1268:	10 0d       	add	r17, r0
    126a:	96 9f       	mul	r25, r22
    126c:	10 0d       	add	r17, r0
    126e:	11 24       	eor	r1, r1
    1270:	c8 01       	movw	r24, r16
    1272:	0d d0       	rcall	.+26     	; 0x128e <malloc>
    1274:	ec 01       	movw	r28, r24
    1276:	00 97       	sbiw	r24, 0x00	; 0
    1278:	21 f0       	breq	.+8      	; 0x1282 <calloc+0x28>
    127a:	a8 01       	movw	r20, r16
    127c:	60 e0       	ldi	r22, 0x00	; 0
    127e:	70 e0       	ldi	r23, 0x00	; 0
    1280:	38 d1       	rcall	.+624    	; 0x14f2 <memset>
    1282:	ce 01       	movw	r24, r28
    1284:	df 91       	pop	r29
    1286:	cf 91       	pop	r28
    1288:	1f 91       	pop	r17
    128a:	0f 91       	pop	r16
    128c:	08 95       	ret

0000128e <malloc>:
    128e:	cf 93       	push	r28
    1290:	df 93       	push	r29
    1292:	82 30       	cpi	r24, 0x02	; 2
    1294:	91 05       	cpc	r25, r1
    1296:	10 f4       	brcc	.+4      	; 0x129c <malloc+0xe>
    1298:	82 e0       	ldi	r24, 0x02	; 2
    129a:	90 e0       	ldi	r25, 0x00	; 0
    129c:	e0 91 c7 02 	lds	r30, 0x02C7
    12a0:	f0 91 c8 02 	lds	r31, 0x02C8
    12a4:	20 e0       	ldi	r18, 0x00	; 0
    12a6:	30 e0       	ldi	r19, 0x00	; 0
    12a8:	a0 e0       	ldi	r26, 0x00	; 0
    12aa:	b0 e0       	ldi	r27, 0x00	; 0
    12ac:	30 97       	sbiw	r30, 0x00	; 0
    12ae:	39 f1       	breq	.+78     	; 0x12fe <malloc+0x70>
    12b0:	40 81       	ld	r20, Z
    12b2:	51 81       	ldd	r21, Z+1	; 0x01
    12b4:	48 17       	cp	r20, r24
    12b6:	59 07       	cpc	r21, r25
    12b8:	b8 f0       	brcs	.+46     	; 0x12e8 <malloc+0x5a>
    12ba:	48 17       	cp	r20, r24
    12bc:	59 07       	cpc	r21, r25
    12be:	71 f4       	brne	.+28     	; 0x12dc <malloc+0x4e>
    12c0:	82 81       	ldd	r24, Z+2	; 0x02
    12c2:	93 81       	ldd	r25, Z+3	; 0x03
    12c4:	10 97       	sbiw	r26, 0x00	; 0
    12c6:	29 f0       	breq	.+10     	; 0x12d2 <malloc+0x44>
    12c8:	13 96       	adiw	r26, 0x03	; 3
    12ca:	9c 93       	st	X, r25
    12cc:	8e 93       	st	-X, r24
    12ce:	12 97       	sbiw	r26, 0x02	; 2
    12d0:	2c c0       	rjmp	.+88     	; 0x132a <malloc+0x9c>
    12d2:	90 93 c8 02 	sts	0x02C8, r25
    12d6:	80 93 c7 02 	sts	0x02C7, r24
    12da:	27 c0       	rjmp	.+78     	; 0x132a <malloc+0x9c>
    12dc:	21 15       	cp	r18, r1
    12de:	31 05       	cpc	r19, r1
    12e0:	31 f0       	breq	.+12     	; 0x12ee <malloc+0x60>
    12e2:	42 17       	cp	r20, r18
    12e4:	53 07       	cpc	r21, r19
    12e6:	18 f0       	brcs	.+6      	; 0x12ee <malloc+0x60>
    12e8:	a9 01       	movw	r20, r18
    12ea:	db 01       	movw	r26, r22
    12ec:	01 c0       	rjmp	.+2      	; 0x12f0 <malloc+0x62>
    12ee:	ef 01       	movw	r28, r30
    12f0:	9a 01       	movw	r18, r20
    12f2:	bd 01       	movw	r22, r26
    12f4:	df 01       	movw	r26, r30
    12f6:	02 80       	ldd	r0, Z+2	; 0x02
    12f8:	f3 81       	ldd	r31, Z+3	; 0x03
    12fa:	e0 2d       	mov	r30, r0
    12fc:	d7 cf       	rjmp	.-82     	; 0x12ac <malloc+0x1e>
    12fe:	21 15       	cp	r18, r1
    1300:	31 05       	cpc	r19, r1
    1302:	f9 f0       	breq	.+62     	; 0x1342 <malloc+0xb4>
    1304:	28 1b       	sub	r18, r24
    1306:	39 0b       	sbc	r19, r25
    1308:	24 30       	cpi	r18, 0x04	; 4
    130a:	31 05       	cpc	r19, r1
    130c:	80 f4       	brcc	.+32     	; 0x132e <malloc+0xa0>
    130e:	8a 81       	ldd	r24, Y+2	; 0x02
    1310:	9b 81       	ldd	r25, Y+3	; 0x03
    1312:	61 15       	cp	r22, r1
    1314:	71 05       	cpc	r23, r1
    1316:	21 f0       	breq	.+8      	; 0x1320 <malloc+0x92>
    1318:	fb 01       	movw	r30, r22
    131a:	93 83       	std	Z+3, r25	; 0x03
    131c:	82 83       	std	Z+2, r24	; 0x02
    131e:	04 c0       	rjmp	.+8      	; 0x1328 <malloc+0x9a>
    1320:	90 93 c8 02 	sts	0x02C8, r25
    1324:	80 93 c7 02 	sts	0x02C7, r24
    1328:	fe 01       	movw	r30, r28
    132a:	32 96       	adiw	r30, 0x02	; 2
    132c:	44 c0       	rjmp	.+136    	; 0x13b6 <malloc+0x128>
    132e:	fe 01       	movw	r30, r28
    1330:	e2 0f       	add	r30, r18
    1332:	f3 1f       	adc	r31, r19
    1334:	81 93       	st	Z+, r24
    1336:	91 93       	st	Z+, r25
    1338:	22 50       	subi	r18, 0x02	; 2
    133a:	31 09       	sbc	r19, r1
    133c:	39 83       	std	Y+1, r19	; 0x01
    133e:	28 83       	st	Y, r18
    1340:	3a c0       	rjmp	.+116    	; 0x13b6 <malloc+0x128>
    1342:	20 91 c5 02 	lds	r18, 0x02C5
    1346:	30 91 c6 02 	lds	r19, 0x02C6
    134a:	23 2b       	or	r18, r19
    134c:	41 f4       	brne	.+16     	; 0x135e <malloc+0xd0>
    134e:	20 91 02 02 	lds	r18, 0x0202
    1352:	30 91 03 02 	lds	r19, 0x0203
    1356:	30 93 c6 02 	sts	0x02C6, r19
    135a:	20 93 c5 02 	sts	0x02C5, r18
    135e:	20 91 00 02 	lds	r18, 0x0200
    1362:	30 91 01 02 	lds	r19, 0x0201
    1366:	21 15       	cp	r18, r1
    1368:	31 05       	cpc	r19, r1
    136a:	41 f4       	brne	.+16     	; 0x137c <malloc+0xee>
    136c:	2d b7       	in	r18, 0x3d	; 61
    136e:	3e b7       	in	r19, 0x3e	; 62
    1370:	40 91 04 02 	lds	r20, 0x0204
    1374:	50 91 05 02 	lds	r21, 0x0205
    1378:	24 1b       	sub	r18, r20
    137a:	35 0b       	sbc	r19, r21
    137c:	e0 91 c5 02 	lds	r30, 0x02C5
    1380:	f0 91 c6 02 	lds	r31, 0x02C6
    1384:	e2 17       	cp	r30, r18
    1386:	f3 07       	cpc	r31, r19
    1388:	a0 f4       	brcc	.+40     	; 0x13b2 <malloc+0x124>
    138a:	2e 1b       	sub	r18, r30
    138c:	3f 0b       	sbc	r19, r31
    138e:	28 17       	cp	r18, r24
    1390:	39 07       	cpc	r19, r25
    1392:	78 f0       	brcs	.+30     	; 0x13b2 <malloc+0x124>
    1394:	ac 01       	movw	r20, r24
    1396:	4e 5f       	subi	r20, 0xFE	; 254
    1398:	5f 4f       	sbci	r21, 0xFF	; 255
    139a:	24 17       	cp	r18, r20
    139c:	35 07       	cpc	r19, r21
    139e:	48 f0       	brcs	.+18     	; 0x13b2 <malloc+0x124>
    13a0:	4e 0f       	add	r20, r30
    13a2:	5f 1f       	adc	r21, r31
    13a4:	50 93 c6 02 	sts	0x02C6, r21
    13a8:	40 93 c5 02 	sts	0x02C5, r20
    13ac:	81 93       	st	Z+, r24
    13ae:	91 93       	st	Z+, r25
    13b0:	02 c0       	rjmp	.+4      	; 0x13b6 <malloc+0x128>
    13b2:	e0 e0       	ldi	r30, 0x00	; 0
    13b4:	f0 e0       	ldi	r31, 0x00	; 0
    13b6:	cf 01       	movw	r24, r30
    13b8:	df 91       	pop	r29
    13ba:	cf 91       	pop	r28
    13bc:	08 95       	ret

000013be <free>:
    13be:	cf 93       	push	r28
    13c0:	df 93       	push	r29
    13c2:	00 97       	sbiw	r24, 0x00	; 0
    13c4:	09 f4       	brne	.+2      	; 0x13c8 <free+0xa>
    13c6:	87 c0       	rjmp	.+270    	; 0x14d6 <free+0x118>
    13c8:	fc 01       	movw	r30, r24
    13ca:	32 97       	sbiw	r30, 0x02	; 2
    13cc:	13 82       	std	Z+3, r1	; 0x03
    13ce:	12 82       	std	Z+2, r1	; 0x02
    13d0:	c0 91 c7 02 	lds	r28, 0x02C7
    13d4:	d0 91 c8 02 	lds	r29, 0x02C8
    13d8:	20 97       	sbiw	r28, 0x00	; 0
    13da:	81 f4       	brne	.+32     	; 0x13fc <free+0x3e>
    13dc:	20 81       	ld	r18, Z
    13de:	31 81       	ldd	r19, Z+1	; 0x01
    13e0:	28 0f       	add	r18, r24
    13e2:	39 1f       	adc	r19, r25
    13e4:	80 91 c5 02 	lds	r24, 0x02C5
    13e8:	90 91 c6 02 	lds	r25, 0x02C6
    13ec:	82 17       	cp	r24, r18
    13ee:	93 07       	cpc	r25, r19
    13f0:	79 f5       	brne	.+94     	; 0x1450 <free+0x92>
    13f2:	f0 93 c6 02 	sts	0x02C6, r31
    13f6:	e0 93 c5 02 	sts	0x02C5, r30
    13fa:	6d c0       	rjmp	.+218    	; 0x14d6 <free+0x118>
    13fc:	de 01       	movw	r26, r28
    13fe:	20 e0       	ldi	r18, 0x00	; 0
    1400:	30 e0       	ldi	r19, 0x00	; 0
    1402:	ae 17       	cp	r26, r30
    1404:	bf 07       	cpc	r27, r31
    1406:	50 f4       	brcc	.+20     	; 0x141c <free+0x5e>
    1408:	12 96       	adiw	r26, 0x02	; 2
    140a:	4d 91       	ld	r20, X+
    140c:	5c 91       	ld	r21, X
    140e:	13 97       	sbiw	r26, 0x03	; 3
    1410:	9d 01       	movw	r18, r26
    1412:	41 15       	cp	r20, r1
    1414:	51 05       	cpc	r21, r1
    1416:	09 f1       	breq	.+66     	; 0x145a <free+0x9c>
    1418:	da 01       	movw	r26, r20
    141a:	f3 cf       	rjmp	.-26     	; 0x1402 <free+0x44>
    141c:	b3 83       	std	Z+3, r27	; 0x03
    141e:	a2 83       	std	Z+2, r26	; 0x02
    1420:	40 81       	ld	r20, Z
    1422:	51 81       	ldd	r21, Z+1	; 0x01
    1424:	84 0f       	add	r24, r20
    1426:	95 1f       	adc	r25, r21
    1428:	8a 17       	cp	r24, r26
    142a:	9b 07       	cpc	r25, r27
    142c:	71 f4       	brne	.+28     	; 0x144a <free+0x8c>
    142e:	8d 91       	ld	r24, X+
    1430:	9c 91       	ld	r25, X
    1432:	11 97       	sbiw	r26, 0x01	; 1
    1434:	84 0f       	add	r24, r20
    1436:	95 1f       	adc	r25, r21
    1438:	02 96       	adiw	r24, 0x02	; 2
    143a:	91 83       	std	Z+1, r25	; 0x01
    143c:	80 83       	st	Z, r24
    143e:	12 96       	adiw	r26, 0x02	; 2
    1440:	8d 91       	ld	r24, X+
    1442:	9c 91       	ld	r25, X
    1444:	13 97       	sbiw	r26, 0x03	; 3
    1446:	93 83       	std	Z+3, r25	; 0x03
    1448:	82 83       	std	Z+2, r24	; 0x02
    144a:	21 15       	cp	r18, r1
    144c:	31 05       	cpc	r19, r1
    144e:	29 f4       	brne	.+10     	; 0x145a <free+0x9c>
    1450:	f0 93 c8 02 	sts	0x02C8, r31
    1454:	e0 93 c7 02 	sts	0x02C7, r30
    1458:	3e c0       	rjmp	.+124    	; 0x14d6 <free+0x118>
    145a:	d9 01       	movw	r26, r18
    145c:	13 96       	adiw	r26, 0x03	; 3
    145e:	fc 93       	st	X, r31
    1460:	ee 93       	st	-X, r30
    1462:	12 97       	sbiw	r26, 0x02	; 2
    1464:	4d 91       	ld	r20, X+
    1466:	5d 91       	ld	r21, X+
    1468:	a4 0f       	add	r26, r20
    146a:	b5 1f       	adc	r27, r21
    146c:	ea 17       	cp	r30, r26
    146e:	fb 07       	cpc	r31, r27
    1470:	79 f4       	brne	.+30     	; 0x1490 <free+0xd2>
    1472:	80 81       	ld	r24, Z
    1474:	91 81       	ldd	r25, Z+1	; 0x01
    1476:	84 0f       	add	r24, r20
    1478:	95 1f       	adc	r25, r21
    147a:	02 96       	adiw	r24, 0x02	; 2
    147c:	d9 01       	movw	r26, r18
    147e:	11 96       	adiw	r26, 0x01	; 1
    1480:	9c 93       	st	X, r25
    1482:	8e 93       	st	-X, r24
    1484:	82 81       	ldd	r24, Z+2	; 0x02
    1486:	93 81       	ldd	r25, Z+3	; 0x03
    1488:	13 96       	adiw	r26, 0x03	; 3
    148a:	9c 93       	st	X, r25
    148c:	8e 93       	st	-X, r24
    148e:	12 97       	sbiw	r26, 0x02	; 2
    1490:	e0 e0       	ldi	r30, 0x00	; 0
    1492:	f0 e0       	ldi	r31, 0x00	; 0
    1494:	8a 81       	ldd	r24, Y+2	; 0x02
    1496:	9b 81       	ldd	r25, Y+3	; 0x03
    1498:	00 97       	sbiw	r24, 0x00	; 0
    149a:	19 f0       	breq	.+6      	; 0x14a2 <free+0xe4>
    149c:	fe 01       	movw	r30, r28
    149e:	ec 01       	movw	r28, r24
    14a0:	f9 cf       	rjmp	.-14     	; 0x1494 <free+0xd6>
    14a2:	ce 01       	movw	r24, r28
    14a4:	02 96       	adiw	r24, 0x02	; 2
    14a6:	28 81       	ld	r18, Y
    14a8:	39 81       	ldd	r19, Y+1	; 0x01
    14aa:	82 0f       	add	r24, r18
    14ac:	93 1f       	adc	r25, r19
    14ae:	20 91 c5 02 	lds	r18, 0x02C5
    14b2:	30 91 c6 02 	lds	r19, 0x02C6
    14b6:	28 17       	cp	r18, r24
    14b8:	39 07       	cpc	r19, r25
    14ba:	69 f4       	brne	.+26     	; 0x14d6 <free+0x118>
    14bc:	30 97       	sbiw	r30, 0x00	; 0
    14be:	29 f4       	brne	.+10     	; 0x14ca <free+0x10c>
    14c0:	10 92 c8 02 	sts	0x02C8, r1
    14c4:	10 92 c7 02 	sts	0x02C7, r1
    14c8:	02 c0       	rjmp	.+4      	; 0x14ce <free+0x110>
    14ca:	13 82       	std	Z+3, r1	; 0x03
    14cc:	12 82       	std	Z+2, r1	; 0x02
    14ce:	d0 93 c6 02 	sts	0x02C6, r29
    14d2:	c0 93 c5 02 	sts	0x02C5, r28
    14d6:	df 91       	pop	r29
    14d8:	cf 91       	pop	r28
    14da:	08 95       	ret

000014dc <strnlen_P>:
    14dc:	fc 01       	movw	r30, r24
    14de:	05 90       	lpm	r0, Z+
    14e0:	61 50       	subi	r22, 0x01	; 1
    14e2:	70 40       	sbci	r23, 0x00	; 0
    14e4:	01 10       	cpse	r0, r1
    14e6:	d8 f7       	brcc	.-10     	; 0x14de <strnlen_P+0x2>
    14e8:	80 95       	com	r24
    14ea:	90 95       	com	r25
    14ec:	8e 0f       	add	r24, r30
    14ee:	9f 1f       	adc	r25, r31
    14f0:	08 95       	ret

000014f2 <memset>:
    14f2:	dc 01       	movw	r26, r24
    14f4:	01 c0       	rjmp	.+2      	; 0x14f8 <memset+0x6>
    14f6:	6d 93       	st	X+, r22
    14f8:	41 50       	subi	r20, 0x01	; 1
    14fa:	50 40       	sbci	r21, 0x00	; 0
    14fc:	e0 f7       	brcc	.-8      	; 0x14f6 <memset+0x4>
    14fe:	08 95       	ret

00001500 <strnlen>:
    1500:	fc 01       	movw	r30, r24
    1502:	61 50       	subi	r22, 0x01	; 1
    1504:	70 40       	sbci	r23, 0x00	; 0
    1506:	01 90       	ld	r0, Z+
    1508:	01 10       	cpse	r0, r1
    150a:	d8 f7       	brcc	.-10     	; 0x1502 <strnlen+0x2>
    150c:	80 95       	com	r24
    150e:	90 95       	com	r25
    1510:	8e 0f       	add	r24, r30
    1512:	9f 1f       	adc	r25, r31
    1514:	08 95       	ret

00001516 <fputc>:
    1516:	0f 93       	push	r16
    1518:	1f 93       	push	r17
    151a:	cf 93       	push	r28
    151c:	df 93       	push	r29
    151e:	18 2f       	mov	r17, r24
    1520:	09 2f       	mov	r16, r25
    1522:	eb 01       	movw	r28, r22
    1524:	8b 81       	ldd	r24, Y+3	; 0x03
    1526:	81 fd       	sbrc	r24, 1
    1528:	03 c0       	rjmp	.+6      	; 0x1530 <fputc+0x1a>
    152a:	8f ef       	ldi	r24, 0xFF	; 255
    152c:	9f ef       	ldi	r25, 0xFF	; 255
    152e:	20 c0       	rjmp	.+64     	; 0x1570 <fputc+0x5a>
    1530:	82 ff       	sbrs	r24, 2
    1532:	10 c0       	rjmp	.+32     	; 0x1554 <fputc+0x3e>
    1534:	4e 81       	ldd	r20, Y+6	; 0x06
    1536:	5f 81       	ldd	r21, Y+7	; 0x07
    1538:	2c 81       	ldd	r18, Y+4	; 0x04
    153a:	3d 81       	ldd	r19, Y+5	; 0x05
    153c:	42 17       	cp	r20, r18
    153e:	53 07       	cpc	r21, r19
    1540:	7c f4       	brge	.+30     	; 0x1560 <fputc+0x4a>
    1542:	e8 81       	ld	r30, Y
    1544:	f9 81       	ldd	r31, Y+1	; 0x01
    1546:	9f 01       	movw	r18, r30
    1548:	2f 5f       	subi	r18, 0xFF	; 255
    154a:	3f 4f       	sbci	r19, 0xFF	; 255
    154c:	39 83       	std	Y+1, r19	; 0x01
    154e:	28 83       	st	Y, r18
    1550:	10 83       	st	Z, r17
    1552:	06 c0       	rjmp	.+12     	; 0x1560 <fputc+0x4a>
    1554:	e8 85       	ldd	r30, Y+8	; 0x08
    1556:	f9 85       	ldd	r31, Y+9	; 0x09
    1558:	81 2f       	mov	r24, r17
    155a:	19 95       	eicall
    155c:	89 2b       	or	r24, r25
    155e:	29 f7       	brne	.-54     	; 0x152a <fputc+0x14>
    1560:	2e 81       	ldd	r18, Y+6	; 0x06
    1562:	3f 81       	ldd	r19, Y+7	; 0x07
    1564:	2f 5f       	subi	r18, 0xFF	; 255
    1566:	3f 4f       	sbci	r19, 0xFF	; 255
    1568:	3f 83       	std	Y+7, r19	; 0x07
    156a:	2e 83       	std	Y+6, r18	; 0x06
    156c:	81 2f       	mov	r24, r17
    156e:	90 2f       	mov	r25, r16
    1570:	df 91       	pop	r29
    1572:	cf 91       	pop	r28
    1574:	1f 91       	pop	r17
    1576:	0f 91       	pop	r16
    1578:	08 95       	ret

0000157a <__ultoa_invert>:
    157a:	fa 01       	movw	r30, r20
    157c:	aa 27       	eor	r26, r26
    157e:	28 30       	cpi	r18, 0x08	; 8
    1580:	51 f1       	breq	.+84     	; 0x15d6 <__ultoa_invert+0x5c>
    1582:	20 31       	cpi	r18, 0x10	; 16
    1584:	81 f1       	breq	.+96     	; 0x15e6 <__ultoa_invert+0x6c>
    1586:	e8 94       	clt
    1588:	6f 93       	push	r22
    158a:	6e 7f       	andi	r22, 0xFE	; 254
    158c:	6e 5f       	subi	r22, 0xFE	; 254
    158e:	7f 4f       	sbci	r23, 0xFF	; 255
    1590:	8f 4f       	sbci	r24, 0xFF	; 255
    1592:	9f 4f       	sbci	r25, 0xFF	; 255
    1594:	af 4f       	sbci	r26, 0xFF	; 255
    1596:	b1 e0       	ldi	r27, 0x01	; 1
    1598:	3e d0       	rcall	.+124    	; 0x1616 <__ultoa_invert+0x9c>
    159a:	b4 e0       	ldi	r27, 0x04	; 4
    159c:	3c d0       	rcall	.+120    	; 0x1616 <__ultoa_invert+0x9c>
    159e:	67 0f       	add	r22, r23
    15a0:	78 1f       	adc	r23, r24
    15a2:	89 1f       	adc	r24, r25
    15a4:	9a 1f       	adc	r25, r26
    15a6:	a1 1d       	adc	r26, r1
    15a8:	68 0f       	add	r22, r24
    15aa:	79 1f       	adc	r23, r25
    15ac:	8a 1f       	adc	r24, r26
    15ae:	91 1d       	adc	r25, r1
    15b0:	a1 1d       	adc	r26, r1
    15b2:	6a 0f       	add	r22, r26
    15b4:	71 1d       	adc	r23, r1
    15b6:	81 1d       	adc	r24, r1
    15b8:	91 1d       	adc	r25, r1
    15ba:	a1 1d       	adc	r26, r1
    15bc:	20 d0       	rcall	.+64     	; 0x15fe <__ultoa_invert+0x84>
    15be:	09 f4       	brne	.+2      	; 0x15c2 <__ultoa_invert+0x48>
    15c0:	68 94       	set
    15c2:	3f 91       	pop	r19
    15c4:	2a e0       	ldi	r18, 0x0A	; 10
    15c6:	26 9f       	mul	r18, r22
    15c8:	11 24       	eor	r1, r1
    15ca:	30 19       	sub	r19, r0
    15cc:	30 5d       	subi	r19, 0xD0	; 208
    15ce:	31 93       	st	Z+, r19
    15d0:	de f6       	brtc	.-74     	; 0x1588 <__ultoa_invert+0xe>
    15d2:	cf 01       	movw	r24, r30
    15d4:	08 95       	ret
    15d6:	46 2f       	mov	r20, r22
    15d8:	47 70       	andi	r20, 0x07	; 7
    15da:	40 5d       	subi	r20, 0xD0	; 208
    15dc:	41 93       	st	Z+, r20
    15de:	b3 e0       	ldi	r27, 0x03	; 3
    15e0:	0f d0       	rcall	.+30     	; 0x1600 <__ultoa_invert+0x86>
    15e2:	c9 f7       	brne	.-14     	; 0x15d6 <__ultoa_invert+0x5c>
    15e4:	f6 cf       	rjmp	.-20     	; 0x15d2 <__ultoa_invert+0x58>
    15e6:	46 2f       	mov	r20, r22
    15e8:	4f 70       	andi	r20, 0x0F	; 15
    15ea:	40 5d       	subi	r20, 0xD0	; 208
    15ec:	4a 33       	cpi	r20, 0x3A	; 58
    15ee:	18 f0       	brcs	.+6      	; 0x15f6 <__ultoa_invert+0x7c>
    15f0:	49 5d       	subi	r20, 0xD9	; 217
    15f2:	31 fd       	sbrc	r19, 1
    15f4:	40 52       	subi	r20, 0x20	; 32
    15f6:	41 93       	st	Z+, r20
    15f8:	02 d0       	rcall	.+4      	; 0x15fe <__ultoa_invert+0x84>
    15fa:	a9 f7       	brne	.-22     	; 0x15e6 <__ultoa_invert+0x6c>
    15fc:	ea cf       	rjmp	.-44     	; 0x15d2 <__ultoa_invert+0x58>
    15fe:	b4 e0       	ldi	r27, 0x04	; 4
    1600:	a6 95       	lsr	r26
    1602:	97 95       	ror	r25
    1604:	87 95       	ror	r24
    1606:	77 95       	ror	r23
    1608:	67 95       	ror	r22
    160a:	ba 95       	dec	r27
    160c:	c9 f7       	brne	.-14     	; 0x1600 <__ultoa_invert+0x86>
    160e:	00 97       	sbiw	r24, 0x00	; 0
    1610:	61 05       	cpc	r22, r1
    1612:	71 05       	cpc	r23, r1
    1614:	08 95       	ret
    1616:	9b 01       	movw	r18, r22
    1618:	ac 01       	movw	r20, r24
    161a:	0a 2e       	mov	r0, r26
    161c:	06 94       	lsr	r0
    161e:	57 95       	ror	r21
    1620:	47 95       	ror	r20
    1622:	37 95       	ror	r19
    1624:	27 95       	ror	r18
    1626:	ba 95       	dec	r27
    1628:	c9 f7       	brne	.-14     	; 0x161c <__ultoa_invert+0xa2>
    162a:	62 0f       	add	r22, r18
    162c:	73 1f       	adc	r23, r19
    162e:	84 1f       	adc	r24, r20
    1630:	95 1f       	adc	r25, r21
    1632:	a0 1d       	adc	r26, r0
    1634:	08 95       	ret

00001636 <_exit>:
    1636:	f8 94       	cli

00001638 <__stop_program>:
    1638:	ff cf       	rjmp	.-2      	; 0x1638 <__stop_program>
