<module hierarchy_delimiter="." root_context_id="vsl: new_sram row_decoder_4_16_tb schematic vl: hspice hspiceD schematic spice veriloga" name="" open_brace="&lt;" close_brace=">" version="1">
<scope name="ModuleDir">
<forward>
<mapping dst="vpulse" src="vsl: analogLib vpulse hspice"/>
<mapping dst="vdc" src="vsl: analogLib vdc hspice"/>
<mapping dst="row_decoder_4_16" src="vsl: new_sram row_decoder_4_16 schematic vl: hspice hspiceD schematic spice veriloga"/>
<mapping dst="inverter" src="vsl: new_sram inverter schematic vl: hspice hspiceD schematic spice veriloga"/>
<mapping dst="pmos" src="vsl: NCSU_TechLib_FreePDK3 pmos hspiceD"/>
<mapping dst="nmos" src="vsl: NCSU_TechLib_FreePDK3 nmos hspiceD"/>
<mapping dst="row_decoder_4_16_tb" src="vsl: new_sram row_decoder_4_16_tb schematic vl: hspice hspiceD schematic spice veriloga"/>
</forward>
<reverse>
<mapping dst="vsl: analogLib vpulse hspice" src="vpulse"/>
<mapping dst="vsl: analogLib vdc hspice" src="vdc"/>
<mapping dst="vsl: new_sram row_decoder_4_16 schematic vl: hspice hspiceD schematic spice veriloga" src="row_decoder_4_16"/>
<mapping dst="vsl: new_sram inverter schematic vl: hspice hspiceD schematic spice veriloga" src="inverter"/>
<mapping dst="vsl: NCSU_TechLib_FreePDK3 pmos hspiceD" src="pmos"/>
<mapping dst="vsl: NCSU_TechLib_FreePDK3 nmos hspiceD" src="nmos"/>
<mapping dst="vsl: new_sram row_decoder_4_16_tb schematic vl: hspice hspiceD schematic spice veriloga" src="row_decoder_4_16_tb"/>
</reverse>
</scope>
<scope name="ModuleName">
<forward>
<mapping dst="vpulse" src="vsl: analogLib vpulse hspice"/>
<mapping dst="vdc" src="vsl: analogLib vdc hspice"/>
<mapping dst="row_decoder_4_16" src="vsl: new_sram row_decoder_4_16 schematic vl: hspice hspiceD schematic spice veriloga"/>
<mapping dst="inverter" src="vsl: new_sram inverter schematic vl: hspice hspiceD schematic spice veriloga"/>
<mapping dst="pmos" src="vsl: NCSU_TechLib_FreePDK3 pmos hspiceD"/>
<mapping dst="nmos" src="vsl: NCSU_TechLib_FreePDK3 nmos hspiceD"/>
<mapping dst="row_decoder_4_16_tb" src="vsl: new_sram row_decoder_4_16_tb schematic vl: hspice hspiceD schematic spice veriloga"/>
</forward>
<reverse>
<mapping dst="vsl: analogLib vpulse hspice" src="vpulse"/>
<mapping dst="vsl: analogLib vdc hspice" src="vdc"/>
<mapping dst="vsl: new_sram row_decoder_4_16 schematic vl: hspice hspiceD schematic spice veriloga" src="row_decoder_4_16"/>
<mapping dst="vsl: new_sram inverter schematic vl: hspice hspiceD schematic spice veriloga" src="inverter"/>
<mapping dst="vsl: NCSU_TechLib_FreePDK3 pmos hspiceD" src="pmos"/>
<mapping dst="vsl: NCSU_TechLib_FreePDK3 nmos hspiceD" src="nmos"/>
<mapping dst="vsl: new_sram row_decoder_4_16_tb schematic vl: hspice hspiceD schematic spice veriloga" src="row_decoder_4_16_tb"/>
</reverse>
</scope>
<scope name="Net">
<forward/>
<reverse/>
</scope>
<scope name="Terminal">
<forward/>
<reverse/>
</scope>
<root_context version="1">
<top_cell_view>
<lib>new_sram</lib>
<cell>row_decoder_4_16_tb</cell>
<view>schematic</view>
</top_cell_view>
<view_search_list>hspice hspiceD schematic spice veriloga</view_search_list>
<view_stop_list>hspice hspiceD</view_stop_list>
</root_context>
</module>
