{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 29 11:24:49 2016 " "Info: Processing started: Mon Feb 29 11:24:49 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MooreState -c MooreState --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MooreState -c MooreState --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moorestate.vhd 4 2 " "Info: Found 4 design units, including 2 entities, in source file moorestate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflop-Behavior " "Info: Found design unit 1: flipflop-Behavior" {  } { { "MooreState.vhd" "" { Text "C:/Users/Tyler/Desktop/MooreState/MooreState.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 MooreState-Structure " "Info: Found design unit 2: MooreState-Structure" {  } { { "MooreState.vhd" "" { Text "C:/Users/Tyler/Desktop/MooreState/MooreState.vhd" 44 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Info: Found entity 1: flipflop" {  } { { "MooreState.vhd" "" { Text "C:/Users/Tyler/Desktop/MooreState/MooreState.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 MooreState " "Info: Found entity 2: MooreState" {  } { { "MooreState.vhd" "" { Text "C:/Users/Tyler/Desktop/MooreState/MooreState.vhd" 38 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "Dy1 MooreState.vhd(51) " "Error (10482): VHDL error at MooreState.vhd(51): object \"Dy1\" is used but not declared" {  } { { "MooreState.vhd" "" { Text "C:/Users/Tyler/Desktop/MooreState/MooreState.vhd" 51 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "Dy2 MooreState.vhd(51) " "Error (10482): VHDL error at MooreState.vhd(51): object \"Dy2\" is used but not declared" {  } { { "MooreState.vhd" "" { Text "C:/Users/Tyler/Desktop/MooreState/MooreState.vhd" 51 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "Q1 MooreState.vhd(51) " "Error (10482): VHDL error at MooreState.vhd(51): object \"Q1\" is used but not declared" {  } { { "MooreState.vhd" "" { Text "C:/Users/Tyler/Desktop/MooreState/MooreState.vhd" 51 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out Q1 MooreState.vhd(51) " "Error (10558): VHDL error at MooreState.vhd(51): cannot associate formal port \"Q1\" of mode \"out\" with an expression" {  } { { "MooreState.vhd" "" { Text "C:/Users/Tyler/Desktop/MooreState/MooreState.vhd" 51 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "Q2 MooreState.vhd(51) " "Error (10482): VHDL error at MooreState.vhd(51): object \"Q2\" is used but not declared" {  } { { "MooreState.vhd" "" { Text "C:/Users/Tyler/Desktop/MooreState/MooreState.vhd" 51 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out Q2 MooreState.vhd(51) " "Error (10558): VHDL error at MooreState.vhd(51): cannot associate formal port \"Q2\" of mode \"out\" with an expression" {  } { { "MooreState.vhd" "" { Text "C:/Users/Tyler/Desktop/MooreState/MooreState.vhd" 51 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 6 s 0 s Quartus II " "Error: Quartus II Functional Simulation Netlist Generation was unsuccessful. 6 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "252 " "Error: Peak virtual memory: 252 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Mon Feb 29 11:24:50 2016 " "Error: Processing ended: Mon Feb 29 11:24:50 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
