[INF:CM0023] Creating log file ../../build/regression/PackedEnumPort/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<125> s<124> l<2:1> el<1:2>
n<> u<2> t<Package> p<37> s<3> l<2:1> el<2:8>
n<lc_ctrl_pkg> u<3> t<StringConst> p<37> s<27> l<2:9> el<2:20>
n<> u<4> t<IntVec_TypeLogic> p<15> s<14> l<3:17> el<3:22>
n<3> u<5> t<IntConst> p<6> l<3:24> el<3:25>
n<> u<6> t<Primary_literal> p<7> c<5> l<3:24> el<3:25>
n<> u<7> t<Constant_primary> p<8> c<6> l<3:24> el<3:25>
n<> u<8> t<Constant_expression> p<13> c<7> s<12> l<3:24> el<3:25>
n<0> u<9> t<IntConst> p<10> l<3:26> el<3:27>
n<> u<10> t<Primary_literal> p<11> c<9> l<3:26> el<3:27>
n<> u<11> t<Constant_primary> p<12> c<10> l<3:26> el<3:27>
n<> u<12> t<Constant_expression> p<13> c<11> l<3:26> el<3:27>
n<> u<13> t<Constant_range> p<14> c<8> l<3:24> el<3:27>
n<> u<14> t<Packed_dimension> p<15> c<13> l<3:23> el<3:28>
n<> u<15> t<Enum_base_type> p<22> c<4> s<21> l<3:17> el<3:28>
n<On> u<16> t<StringConst> p<21> s<20> l<4:7> el<4:9>
n<4'b1010> u<17> t<IntConst> p<18> l<4:12> el<4:19>
n<> u<18> t<Primary_literal> p<19> c<17> l<4:12> el<4:19>
n<> u<19> t<Constant_primary> p<20> c<18> l<4:12> el<4:19>
n<> u<20> t<Constant_expression> p<21> c<19> l<4:12> el<4:19>
n<> u<21> t<Enum_name_declaration> p<22> c<16> l<4:7> el<4:19>
n<> u<22> t<Data_type> p<24> c<15> s<23> l<3:12> el<5:5>
n<lc_tx_e> u<23> t<StringConst> p<24> l<5:6> el<5:13>
n<> u<24> t<Type_declaration> p<25> c<22> l<3:4> el<5:14>
n<> u<25> t<Data_declaration> p<26> c<24> l<3:4> el<5:14>
n<> u<26> t<Package_or_generate_item_declaration> p<27> c<25> l<3:4> el<5:14>
n<> u<27> t<Package_item> p<37> c<26> s<34> l<3:4> el<5:14>
n<lc_tx_e> u<28> t<StringConst> p<29> l<7:12> el<7:19>
n<> u<29> t<Data_type> p<31> c<28> s<30> l<7:12> el<7:19>
n<lc_tx_t> u<30> t<StringConst> p<31> l<7:20> el<7:27>
n<> u<31> t<Type_declaration> p<32> c<29> l<7:4> el<7:28>
n<> u<32> t<Data_declaration> p<33> c<31> l<7:4> el<7:28>
n<> u<33> t<Package_or_generate_item_declaration> p<34> c<32> l<7:4> el<7:28>
n<> u<34> t<Package_item> p<37> c<33> s<36> l<7:4> el<7:28>
n<lc_ctrl_pkg> u<35> t<StringConst> p<37> l<8:14> el<8:25>
n<> u<36> t<Endpackage> p<37> s<35> l<8:1> el<8:11>
n<> u<37> t<Package_declaration> p<38> c<2> l<2:1> el<8:25>
n<> u<38> t<Description> p<124> c<37> s<53> l<2:1> el<8:25>
n<> u<39> t<Module_keyword> p<50> s<40> l<11:1> el<11:7>
n<lc_ctrl_fsm> u<40> t<StringConst> p<50> s<49> l<11:8> el<11:19>
n<> u<41> t<PortDir_Inp> p<46> s<45> l<13:3> el<13:8>
n<> u<42> t<IntVec_TypeLogic> p<43> l<13:9> el<13:14>
n<> u<43> t<Data_type> p<44> c<42> l<13:9> el<13:14>
n<> u<44> t<Data_type_or_implicit> p<45> c<43> l<13:9> el<13:14>
n<> u<45> t<Net_port_type> p<46> c<44> l<13:9> el<13:14>
n<> u<46> t<Net_port_header> p<48> c<41> s<47> l<13:3> el<13:14>
n<lc_clk_byp_ack_i> u<47> t<StringConst> p<48> l<13:15> el<13:31>
n<> u<48> t<Ansi_port_declaration> p<49> c<46> l<13:3> el<13:31>
n<> u<49> t<List_of_port_declarations> p<50> c<48> l<11:19> el<14:2>
n<> u<50> t<Module_ansi_header> p<52> c<39> s<51> l<11:1> el<14:3>
n<lc_ctrl_fsm> u<51> t<StringConst> p<52> l<16:13> el<16:24>
n<> u<52> t<Module_declaration> p<53> c<50> l<11:1> el<16:24>
n<> u<53> t<Description> p<124> c<52> s<123> l<11:1> el<16:24>
n<> u<54> t<Module_keyword> p<73> s<55> l<24:1> el<24:7>
n<top> u<55> t<StringConst> p<73> s<72> l<24:8> el<24:11>
n<> u<56> t<PortDir_Out> p<61> s<60> l<24:12> el<24:18>
n<> u<57> t<IntegerAtomType_Int> p<58> l<24:19> el<24:22>
n<> u<58> t<Data_type> p<59> c<57> l<24:19> el<24:22>
n<> u<59> t<Data_type_or_implicit> p<60> c<58> l<24:19> el<24:22>
n<> u<60> t<Net_port_type> p<61> c<59> l<24:19> el<24:22>
n<> u<61> t<Net_port_header> p<63> c<56> s<62> l<24:12> el<24:22>
n<o> u<62> t<StringConst> p<63> l<24:23> el<24:24>
n<> u<63> t<Ansi_port_declaration> p<72> c<61> s<71> l<24:12> el<24:24>
n<> u<64> t<PortDir_Out> p<69> s<68> l<24:26> el<24:32>
n<> u<65> t<IntegerAtomType_Int> p<66> l<24:33> el<24:36>
n<> u<66> t<Data_type> p<67> c<65> l<24:33> el<24:36>
n<> u<67> t<Data_type_or_implicit> p<68> c<66> l<24:33> el<24:36>
n<> u<68> t<Net_port_type> p<69> c<67> l<24:33> el<24:36>
n<> u<69> t<Net_port_header> p<71> c<64> s<70> l<24:26> el<24:36>
n<p> u<70> t<StringConst> p<71> l<24:37> el<24:38>
n<> u<71> t<Ansi_port_declaration> p<72> c<69> l<24:26> el<24:38>
n<> u<72> t<List_of_port_declarations> p<73> c<63> l<24:11> el<24:39>
n<> u<73> t<Module_ansi_header> p<122> c<54> s<98> l<24:1> el<24:40>
n<lc_ctrl_pkg> u<74> t<StringConst> p<75> l<25:3> el<25:14>
n<> u<75> t<Class_type> p<76> c<74> l<25:3> el<25:14>
n<> u<76> t<Class_scope> p<88> c<75> s<77> l<25:3> el<25:16>
n<lc_tx_t> u<77> t<StringConst> p<88> s<87> l<25:16> el<25:23>
n<0> u<78> t<IntConst> p<79> l<25:25> el<25:26>
n<> u<79> t<Primary_literal> p<80> c<78> l<25:25> el<25:26>
n<> u<80> t<Constant_primary> p<81> c<79> l<25:25> el<25:26>
n<> u<81> t<Constant_expression> p<86> c<80> s<85> l<25:25> el<25:26>
n<0> u<82> t<IntConst> p<83> l<25:27> el<25:28>
n<> u<83> t<Primary_literal> p<84> c<82> l<25:27> el<25:28>
n<> u<84> t<Constant_primary> p<85> c<83> l<25:27> el<25:28>
n<> u<85> t<Constant_expression> p<86> c<84> l<25:27> el<25:28>
n<> u<86> t<Constant_range> p<87> c<81> l<25:25> el<25:28>
n<> u<87> t<Packed_dimension> p<88> c<86> l<25:24> el<25:29>
n<> u<88> t<Data_type> p<92> c<76> s<91> l<25:3> el<25:29>
n<lc_clk_byp_ack> u<89> t<StringConst> p<90> l<25:30> el<25:44>
n<> u<90> t<Variable_decl_assignment> p<91> c<89> l<25:30> el<25:44>
n<> u<91> t<List_of_variable_decl_assignments> p<92> c<90> l<25:30> el<25:44>
n<> u<92> t<Variable_declaration> p<93> c<88> l<25:3> el<25:45>
n<> u<93> t<Data_declaration> p<94> c<92> l<25:3> el<25:45>
n<> u<94> t<Package_or_generate_item_declaration> p<95> c<93> l<25:3> el<25:45>
n<> u<95> t<Module_or_generate_item_declaration> p<96> c<94> l<25:3> el<25:45>
n<> u<96> t<Module_common_item> p<97> c<95> l<25:3> el<25:45>
n<> u<97> t<Module_or_generate_item> p<98> c<96> l<25:3> el<25:45>
n<> u<98> t<Non_port_module_item> p<122> c<97> s<120> l<25:3> el<25:45>
n<lc_ctrl_fsm> u<99> t<StringConst> p<118> s<117> l<34:4> el<34:15>
n<u_lc_ctrl_fsm> u<100> t<StringConst> p<101> l<34:16> el<34:29>
n<> u<101> t<Name_of_instance> p<117> c<100> s<116> l<34:16> el<34:29>
n<lc_clk_byp_ack_i> u<102> t<StringConst> p<115> s<113> l<35:8> el<35:24>
n<lc_clk_byp_ack> u<103> t<StringConst> p<110> s<109> l<35:26> el<35:40>
n<0> u<104> t<IntConst> p<105> l<35:41> el<35:42>
n<> u<105> t<Primary_literal> p<106> c<104> l<35:41> el<35:42>
n<> u<106> t<Primary> p<107> c<105> l<35:41> el<35:42>
n<> u<107> t<Expression> p<108> c<106> l<35:41> el<35:42>
n<> u<108> t<Bit_select> p<109> c<107> l<35:40> el<35:43>
n<> u<109> t<Select> p<110> c<108> l<35:40> el<35:43>
n<> u<110> t<Complex_func_call> p<111> c<103> l<35:26> el<35:43>
n<> u<111> t<Primary> p<112> c<110> l<35:26> el<35:43>
n<> u<112> t<Expression> p<115> c<111> s<114> l<35:26> el<35:43>
n<> u<113> t<OpenParens> p<115> s<112> l<35:24> el<35:25>
n<> u<114> t<CloseParens> p<115> l<35:43> el<35:44>
n<> u<115> t<Named_port_connection> p<116> c<102> l<35:7> el<35:44>
n<> u<116> t<List_of_port_connections> p<117> c<115> l<35:7> el<35:44>
n<> u<117> t<Hierarchical_instance> p<118> c<101> l<34:16> el<36:5>
n<> u<118> t<Module_instantiation> p<119> c<99> l<34:4> el<36:6>
n<> u<119> t<Module_or_generate_item> p<120> c<118> l<34:4> el<36:6>
n<> u<120> t<Non_port_module_item> p<122> c<119> s<121> l<34:4> el<36:6>
n<top> u<121> t<StringConst> p<122> l<37:13> el<37:16>
n<> u<122> t<Module_declaration> p<123> c<73> l<24:1> el<37:16>
n<> u<123> t<Description> p<124> c<122> l<24:1> el<37:16>
n<> u<124> t<Source_text> p<125> c<38> l<2:1> el<37:16>
n<> u<125> t<Top_level_rule> c<1> l<2:1> el<38:1>
[WRN:PA0205] dut.sv:2:1: No timescale set for "lc_ctrl_pkg".

[WRN:PA0205] dut.sv:11:1: No timescale set for "lc_ctrl_fsm".

[WRN:PA0205] dut.sv:24:1: No timescale set for "top".

[INF:CP0300] Compilation...

[INF:CP0301] dut.sv:2:1: Compile package "lc_ctrl_pkg".

[INF:CP0303] dut.sv:11:1: Compile module "work@lc_ctrl_fsm".

[INF:CP0303] dut.sv:24:1: Compile module "work@top".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:24:1: Top level module "work@top".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/PackedEnumPort/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/PackedEnumPort/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/PackedEnumPort/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@top)
|vpiElaborated:1
|vpiName:work@top
|uhdmallPackages:
\_package: lc_ctrl_pkg (lc_ctrl_pkg::), file:dut.sv, line:2:1, endln:8:25
  |vpiParent:
  \_design: (work@top)
  |vpiName:lc_ctrl_pkg
  |vpiFullName:lc_ctrl_pkg::
  |vpiTypedef:
  \_enum_typespec: (lc_ctrl_pkg::lc_tx_e), line:3:4, endln:5:14
    |vpiParent:
    \_package: lc_ctrl_pkg (lc_ctrl_pkg::), file:dut.sv, line:2:1, endln:8:25
    |vpiName:lc_ctrl_pkg::lc_tx_e
    |vpiInstance:
    \_package: lc_ctrl_pkg (lc_ctrl_pkg::), file:dut.sv, line:2:1, endln:8:25
    |vpiBaseTypespec:
    \_logic_typespec: , line:3:17, endln:3:28
      |vpiInstance:
      \_package: (lc_ctrl_pkg), file:
      |vpiRange:
      \_range: , line:3:23, endln:3:28
        |vpiLeftRange:
        \_constant: , line:3:24, endln:3:25
          |vpiParent:
          \_range: , line:3:23, endln:3:28
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:3:26, endln:3:27
          |vpiParent:
          \_range: , line:3:23, endln:3:28
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiEnumConst:
    \_enum_const: (On), line:4:7, endln:4:19
      |vpiName:On
      |BIN:1010
      |vpiDecompile:4'b1010
      |vpiSize:4
  |vpiDefName:lc_ctrl_pkg
|uhdmtopPackages:
\_package: lc_ctrl_pkg (lc_ctrl_pkg::), file:dut.sv, line:2:1, endln:8:25
  |vpiParent:
  \_design: (work@top)
  |vpiName:lc_ctrl_pkg
  |vpiFullName:lc_ctrl_pkg::
  |vpiTypedef:
  \_enum_typespec: (lc_ctrl_pkg::lc_tx_e), line:3:4, endln:5:14
    |vpiParent:
    \_package: lc_ctrl_pkg (lc_ctrl_pkg::), file:dut.sv, line:2:1, endln:8:25
    |vpiName:lc_ctrl_pkg::lc_tx_e
    |vpiInstance:
    \_package: lc_ctrl_pkg (lc_ctrl_pkg::), file:dut.sv, line:2:1, endln:8:25
    |vpiBaseTypespec:
    \_logic_typespec: , line:3:17, endln:3:28
      |vpiInstance:
      \_package: lc_ctrl_pkg (lc_ctrl_pkg::), file:dut.sv, line:2:1, endln:8:25
      |vpiRange:
      \_range: , line:3:23, endln:3:28
        |vpiLeftRange:
        \_constant: , line:3:24, endln:3:25
          |vpiParent:
          \_range: , line:3:23, endln:3:28
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:3:26, endln:3:27
          |vpiParent:
          \_range: , line:3:23, endln:3:28
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiEnumConst:
    \_enum_const: (On), line:4:7, endln:4:19
      |vpiName:On
      |BIN:1010
      |vpiDecompile:4'b1010
      |vpiSize:4
  |vpiTypedef:
  \_enum_typespec: (lc_ctrl_pkg::lc_tx_t), line:3:4, endln:5:14
    |vpiParent:
    \_package: lc_ctrl_pkg (lc_ctrl_pkg::), file:dut.sv, line:2:1, endln:8:25
    |vpiName:lc_ctrl_pkg::lc_tx_t
    |vpiTypedefAlias:
    \_enum_typespec: (lc_ctrl_pkg::lc_tx_e), line:3:4, endln:5:14
    |vpiInstance:
    \_package: lc_ctrl_pkg (lc_ctrl_pkg::), file:dut.sv, line:2:1, endln:8:25
    |vpiBaseTypespec:
    \_logic_typespec: , line:3:17, endln:3:28
      |vpiParent:
      \_enum_typespec: (lc_ctrl_pkg::lc_tx_t), line:3:4, endln:5:14
      |vpiInstance:
      \_package: lc_ctrl_pkg (lc_ctrl_pkg::), file:dut.sv, line:2:1, endln:8:25
      |vpiRange:
      \_range: , line:3:23, endln:3:28
        |vpiParent:
        \_logic_typespec: , line:3:17, endln:3:28
        |vpiLeftRange:
        \_constant: , line:3:24, endln:3:25
          |vpiParent:
          \_range: , line:3:23, endln:3:28
          |vpiDecompile:3
          |vpiSize:64
          |UINT:3
          |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:3:26, endln:3:27
          |vpiParent:
          \_range: , line:3:23, endln:3:28
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiEnumConst:
    \_enum_const: (On), line:4:7, endln:4:19
      |vpiParent:
      \_enum_typespec: (lc_ctrl_pkg::lc_tx_t), line:3:4, endln:5:14
      |vpiName:On
      |BIN:1010
      |vpiDecompile:4'b1010
      |vpiSize:4
  |vpiDefName:lc_ctrl_pkg
  |vpiTop:1
|uhdmallModules:
\_module: work@lc_ctrl_fsm (work@lc_ctrl_fsm), file:dut.sv, line:11:1, endln:16:24
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@lc_ctrl_fsm
  |vpiDefName:work@lc_ctrl_fsm
  |vpiNet:
  \_logic_net: (work@lc_ctrl_fsm.lc_clk_byp_ack_i), line:13:15, endln:13:31
    |vpiParent:
    \_module: work@lc_ctrl_fsm (work@lc_ctrl_fsm), file:dut.sv, line:11:1, endln:16:24
    |vpiName:lc_clk_byp_ack_i
    |vpiFullName:work@lc_ctrl_fsm.lc_clk_byp_ack_i
    |vpiNetType:36
  |vpiPort:
  \_port: (lc_clk_byp_ack_i), line:13:15, endln:13:31
    |vpiParent:
    \_module: work@lc_ctrl_fsm (work@lc_ctrl_fsm), file:dut.sv, line:11:1, endln:16:24
    |vpiName:lc_clk_byp_ack_i
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@lc_ctrl_fsm.lc_clk_byp_ack_i), line:13:15, endln:13:31
|uhdmallModules:
\_module: work@top (work@top), file:dut.sv, line:24:1, endln:37:16
  |vpiParent:
  \_design: (work@top)
  |vpiFullName:work@top
  |vpiDefName:work@top
  |vpiNet:
  \_logic_net: (work@top.o), line:24:23, endln:24:24
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:24:1, endln:37:16
    |vpiName:o
    |vpiFullName:work@top.o
  |vpiNet:
  \_logic_net: (work@top.p), line:24:37, endln:24:38
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:24:1, endln:37:16
    |vpiName:p
    |vpiFullName:work@top.p
  |vpiNet:
  \_logic_net: (work@top.lc_clk_byp_ack), line:25:30, endln:25:44
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:24:1, endln:37:16
    |vpiName:lc_clk_byp_ack
    |vpiFullName:work@top.lc_clk_byp_ack
  |vpiPort:
  \_port: (o), line:24:23, endln:24:24
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:24:1, endln:37:16
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.o), line:24:23, endln:24:24
  |vpiPort:
  \_port: (p), line:24:37, endln:24:38
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:24:1, endln:37:16
    |vpiName:p
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@top.p), line:24:37, endln:24:38
|uhdmtopModules:
\_module: work@top (work@top), file:dut.sv, line:24:1, endln:37:16
  |vpiName:work@top
  |vpiVariables:
  \_int_var: (work@top.o), line:24:23, endln:24:24
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:24:1, endln:37:16
    |vpiTypespec:
    \_int_typespec: , line:24:19, endln:24:22
      |vpiSigned:1
    |vpiName:o
    |vpiFullName:work@top.o
    |vpiSigned:1
    |vpiVisibility:1
  |vpiVariables:
  \_int_var: (work@top.p), line:24:37, endln:24:38
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:24:1, endln:37:16
    |vpiTypespec:
    \_int_typespec: , line:24:33, endln:24:36
      |vpiSigned:1
    |vpiName:p
    |vpiFullName:work@top.p
    |vpiSigned:1
    |vpiVisibility:1
  |vpiVariables:
  \_packed_array_var: (work@top.lc_clk_byp_ack), line:25:30, endln:25:44
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:24:1, endln:37:16
    |vpiName:lc_clk_byp_ack
    |vpiFullName:work@top.lc_clk_byp_ack
    |vpiVisibility:1
    |vpiRange:
    \_range: , line:25:24, endln:25:29
      |vpiLeftRange:
      \_constant: , line:25:25, endln:25:26
        |vpiParent:
        \_range: , line:25:24, endln:25:29
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiRightRange:
      \_constant: , line:25:27, endln:25:28
        |vpiParent:
        \_range: , line:25:24, endln:25:29
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiElement:
    \_enum_var: (work@top.lc_clk_byp_ack.lc_clk_byp_ack)
      |vpiParent:
      \_packed_array_var: (work@top.lc_clk_byp_ack), line:25:30, endln:25:44
      |vpiTypespec:
      \_enum_typespec: (lc_ctrl_pkg::lc_tx_t), line:3:4, endln:5:14
      |vpiName:lc_clk_byp_ack
      |vpiFullName:work@top.lc_clk_byp_ack.lc_clk_byp_ack
  |vpiDefName:work@top
  |vpiTop:1
  |vpiTopModule:1
  |vpiPort:
  \_port: (o), line:24:23, endln:24:24
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:24:1, endln:37:16
    |vpiName:o
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.o), line:24:23, endln:24:24
      |vpiParent:
      \_port: (o), line:24:23, endln:24:24
      |vpiName:o
      |vpiFullName:work@top.o
      |vpiActual:
      \_int_var: (work@top.o), line:24:23, endln:24:24
    |vpiTypedef:
    \_int_typespec: , line:24:19, endln:24:22
      |vpiSigned:1
    |vpiInstance:
    \_module: work@top (work@top), file:dut.sv, line:24:1, endln:37:16
  |vpiPort:
  \_port: (p), line:24:37, endln:24:38
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:24:1, endln:37:16
    |vpiName:p
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@top.p), line:24:37, endln:24:38
      |vpiParent:
      \_port: (p), line:24:37, endln:24:38
      |vpiName:p
      |vpiFullName:work@top.p
      |vpiActual:
      \_int_var: (work@top.p), line:24:37, endln:24:38
    |vpiTypedef:
    \_int_typespec: , line:24:33, endln:24:36
      |vpiSigned:1
    |vpiInstance:
    \_module: work@top (work@top), file:dut.sv, line:24:1, endln:37:16
  |vpiModule:
  \_module: work@lc_ctrl_fsm (work@top.u_lc_ctrl_fsm), file:dut.sv, line:34:4, endln:36:6
    |vpiParent:
    \_module: work@top (work@top), file:dut.sv, line:24:1, endln:37:16
    |vpiName:u_lc_ctrl_fsm
    |vpiFullName:work@top.u_lc_ctrl_fsm
    |vpiDefName:work@lc_ctrl_fsm
    |vpiDefFile:dut.sv
    |vpiDefLineNo:11
    |vpiNet:
    \_logic_net: (work@top.u_lc_ctrl_fsm.lc_clk_byp_ack_i), line:13:15, endln:13:31
      |vpiParent:
      \_module: work@lc_ctrl_fsm (work@top.u_lc_ctrl_fsm), file:dut.sv, line:34:4, endln:36:6
      |vpiTypespec:
      \_logic_typespec: , line:13:9, endln:13:14
      |vpiName:lc_clk_byp_ack_i
      |vpiFullName:work@top.u_lc_ctrl_fsm.lc_clk_byp_ack_i
      |vpiNetType:36
    |vpiInstance:
    \_module: work@top (work@top), file:dut.sv, line:24:1, endln:37:16
    |vpiPort:
    \_port: (lc_clk_byp_ack_i), line:13:15, endln:13:31
      |vpiParent:
      \_module: work@lc_ctrl_fsm (work@top.u_lc_ctrl_fsm), file:dut.sv, line:34:4, endln:36:6
      |vpiName:lc_clk_byp_ack_i
      |vpiDirection:1
      |vpiHighConn:
      \_bit_select: (work@top.u_lc_ctrl_fsm.lc_clk_byp_ack_i.lc_clk_byp_ack), line:35:26, endln:35:43
        |vpiParent:
        \_ref_obj: (work@top.u_lc_ctrl_fsm.lc_clk_byp_ack_i.lc_clk_byp_ack)
          |vpiParent:
          \_port: (lc_clk_byp_ack_i), line:13:15, endln:13:31
          |vpiName:lc_clk_byp_ack
          |vpiFullName:work@top.u_lc_ctrl_fsm.lc_clk_byp_ack_i.lc_clk_byp_ack
          |vpiActual:
          \_packed_array_var: (work@top.lc_clk_byp_ack), line:25:30, endln:25:44
        |vpiName:lc_clk_byp_ack
        |vpiFullName:work@top.u_lc_ctrl_fsm.lc_clk_byp_ack_i.lc_clk_byp_ack
        |vpiIndex:
        \_constant: , line:35:41, endln:35:42
          |vpiParent:
          \_bit_select: (lc_clk_byp_ack), line:35:26, endln:35:43
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiLowConn:
      \_ref_obj: (work@top.u_lc_ctrl_fsm.lc_clk_byp_ack_i), line:35:8, endln:35:24
        |vpiParent:
        \_port: (lc_clk_byp_ack_i), line:13:15, endln:13:31
        |vpiName:lc_clk_byp_ack_i
        |vpiFullName:work@top.u_lc_ctrl_fsm.lc_clk_byp_ack_i
        |vpiActual:
        \_logic_net: (work@top.u_lc_ctrl_fsm.lc_clk_byp_ack_i), line:13:15, endln:13:31
      |vpiTypedef:
      \_logic_typespec: , line:13:9, endln:13:14
      |vpiInstance:
      \_module: work@lc_ctrl_fsm (work@top.u_lc_ctrl_fsm), file:dut.sv, line:34:4, endln:36:6
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/PackedEnumPort/dut.sv | ${SURELOG_DIR}/build/regression/PackedEnumPort/roundtrip/dut_000.sv | 16 | 37 | 

