# LSP Exam â€” January 20, 2025 (Official Answers Included)

> **CVUT FEL (ÄŒVUT) - ÄŒeskÃ© vysokÃ© uÄenÃ­ technickÃ© v Praze | Czech Technical University in Prague**
>
> ğŸ‡¨ğŸ‡³ [ä¸­æ–‡ç‰ˆ](2025-01-20_Exam_Answers_CN.md) | ğŸ‡¬ğŸ‡§ [English](2025-01-20_Exam_Answers_EN.md) | ğŸ‡¨ğŸ‡¿ [ÄŒeÅ¡tina](2025-01-20_Exam_Answers_CZ.md)

> âœ… **Verified against official PDF answers**

## Exam Information
- Date: 2025å¹´1æœˆ20æ—¥
- Language: è‹±è¯­
- Official answers included

---

## Q1 - RSé”å­˜å™¨ä»¿çœŸ (RS Latch Simulation) (5åˆ†)
**Problem:** ç»™å®šè¾“å…¥A, B, Cåœ¨æ—¶é—´t0-t4çš„å€¼ï¼Œå†™å‡ºXå’ŒYè¾“å‡ºçš„å€¼
**[English]** Given inputs A, B, C values at times t0-t4, write the values of X and Y outputs

**Input sequence:**
```
A = 0 | 0 | 1 | 1 | 0
B = 1 | 0 | 1 | 1 | 1
C = 1 | 0 | 0 | 1 | 1
    t0  t1  t2  t3  t4
```

> âœ… **Official answer (Official Answer):**
> - **X = 11001** (t0=1, t1=1, t2=0, t3=0, t4=1)
> - **Y = 01100** (t0=0, t1=1, t2=1, t3=0, t4=0)

> ğŸ’¡ **Additional notes:** RSé”å­˜å™¨ (RS Latch) åˆ†ææ­¥éª¤ï¼šå…ˆçœ‹Resetä¿¡å·Aï¼Œå†çœ‹Setä¿¡å·BÂ·C

---

## Q2 - Shannonå±•å¼€ (Shannon Expansion) (6åˆ†)
**Problem:** å°†X=f(A,B,C,X)åˆ†è§£ä¸ºShannonå±•å¼€å½¢å¼
**[English]** Decompose X=f(A,B,C,X) using Shannon expansion

**âœ… å®˜æ–¹ç­”æ¡ˆï¼ˆå¡è¯ºå›¾ Karnaugh Mapï¼‰ï¼š**
```
f0:     B               f1:     B
       A  0  1                 A  0  1
    â”Œâ”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€          â”Œâ”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€
C 0 â”‚  0  â”‚  0  â”‚  1  â”‚  0   â”‚  0  â”‚  0  â”‚  1  â”‚  0
  1 â”‚  0  â”‚  0  â”‚  0  â”‚  0   â”‚  0  â”‚  0  â”‚  1  â”‚  0
```

> ğŸ’¡ **Additional notes:** fâ‚€ = f|â‚“â‚Œâ‚€ï¼ˆXä¸º0æ—¶çš„å‡½æ•°ï¼‰ï¼Œfâ‚ = f|â‚“â‚Œâ‚ï¼ˆXä¸º1æ—¶çš„å‡½æ•°ï¼‰

---

## Q3 - ç­‰ä»·é€»è¾‘å‡½æ•° (Equivalent Logic Functions) (4åˆ†)
**Problem:** å‹¾é€‰æ‰€æœ‰å…·æœ‰ç­‰ä»·å‡½æ•°çš„é€»è¾‘å‡½æ•°
**[English]** Check all logic functions that have an equivalent function

```vhdl
y1 <= ((not A or C) and B and not D) or (A and D);
y2 <= ((B and (not A or C)) or D) and (A or not D);
y3 <= (A or C or D) and (A or B) and (not D or C);
y4 <= (((not A and not D) or (A and C)) and B) or (A and D);
```

**âœ… Official answer:** y1 â‰¡ y4

> ğŸ’¡ **Additional notes:** å¯ç”¨å¡è¯ºå›¾æˆ–ä»£æ•°åŒ–ç®€éªŒè¯ï¼Œä¸¤è€…å±•å¼€åè¡¨è¾¾å¼ç›¸åŒ

---

## Q4 - 10ä½åŠ æ³•å™¨è¿ç®— (10-bit Adder Arithmetic) (4åˆ†)
**Problem:** 1023+1023+1023+1023åœ¨10ä½åŠ æ³•å™¨ä¸Šçš„ç»“æœ
**[English]** Result of 1023+1023+1023+1023 on a 10-bit adder

**Calculation:**
- 1023 = 2^10 - 1 = 0x3FF (10ä½å…¨1)
- 4 Ã— 1023 = 4092
- 4092 mod 1024 = 1020

**âœ… Official answer:**
- a) **unsigned**: **(1024-1)Ã—4 = 4096-4 â‰¡ -4 â‰¡ 1020 (mod 1024)**
- b) **signed**: **1023åœ¨æœ‰ç¬¦å·ä¸­è¡¨ç¤º-1ï¼Œ4Ã—(-1) = -4**

> ğŸ’¡ **Additional notes (Two's Complement)ï¼š**
> - 10ä½å…¨1 = 1023 (unsigned) = -1 (signed)
> - å…³é”®ï¼šsignedè§£é‡Šä¸‹ 1023 = -1

---

## Q5 - å…¨åŠ å™¨è®¾è®¡ (Full Adder Design) (6åˆ†)
**Problem:** è®¾è®¡ä¸€ä¸ªå…¨åŠ å™¨ç”µè·¯
**[English]** Design a full adder circuit

**å…¨åŠ å™¨å…¬å¼ (Full Adder Formulas)ï¼š**
```
Sum = A âŠ• B âŠ• Cin
Cout = (A âˆ§ B) âˆ¨ (Cin âˆ§ (A âŠ• B))
```

> ğŸ’¡ **Additional notes:** 
> - Sumç”¨ä¸¤çº§XORé—¨
> - Cout = å¤šæ•°è¡¨å†³å™¨ (Majority Function)

---

## Q6 - ç”¨NORé—¨å®ç°XOR (XOR using NOR Gates) (5åˆ†)
**Problem:** ä»…ä½¿ç”¨NORé—¨å®ç°XORåŠŸèƒ½
**[English]** Implement XOR using only NOR gates

**âœ… Official answer:**
```
A xor B = (A nor B) nor ((A nor A) nor (B nor B))
```

> ğŸ’¡ **Additional notes (De Morgan's Theorem)ï¼š**
> - A nor A = NOT A
> - éœ€è¦4ä¸ªNORé—¨å®ç°XOR
> - XOR = (A+B)Â·(Ä€+BÌ„) = (A+B)Â·NOT(AÂ·B)

---

## Q7 - Grayç è½¬æ¢å™¨VHDL (Gray Code Converter) (10åˆ†)
**Problem:** ç”¨å•ä¸ªå¹¶å‘è¯­å¥æè¿°ç”µè·¯
**[English]** Describe the circuit using a single concurrent statement

**âœ… Official answer:**
```vhdl
library ieee; use ieee.std_logic_1164.all; use ieee.numeric_std.all;
entity Test20250120q7 is 
  port(x: in std_logic_vector(3 downto 0); 
       y: out std_logic_vector(3 downto 0)); 
end entity;
architecture rtl of Test20250120q7 is
begin
  y <= ('0' & x(3 downto 1)) xor x;  -- Binary to Gray Code
end architecture rtl;
```

> ğŸ’¡ **Additional notes (Gray Code Conversion)ï¼š**
> - äºŒè¿›åˆ¶è½¬æ ¼é›·ç ï¼šG = B XOR (B >> 1)
> - `'0' & x(3 downto 1)` = å³ç§»1ä½å¹¶åœ¨é«˜ä½è¡¥0
> - æ ¼é›·ç ç‰¹æ€§ï¼šç›¸é‚»å€¼åªæœ‰1ä½ä¸åŒ

---

## Q8 - åˆ†æ”¯é¢„æµ‹å™¨å’ŒCache (Branch Prediction & Cache) (10åˆ†)

> ğŸ›‘ **Not on exam:** æ ¹æ®2026å¹´1æœˆè€ƒè¯•è¯´æ˜ï¼Œåˆ†æ”¯é¢„æµ‹å™¨å’ŒCacheç›¸å…³å†…å®¹æœ¬æ¬¡ä¸è€ƒï¼Œæ•´é¢˜å¯æˆ˜ç•¥æ€§è·³è¿‡ã€‚

**Problem:** åˆ†æç¨‹åºçš„åˆ†æ”¯é¢„æµ‹å’ŒCache miss
**[English]** Analyze the branch prediction and cache miss of the program

**ç¨‹åºï¼š**
```c
int i, j; double arr[2000];
for (i=0; i<5; i++) { 
  for (j=0; j<2000; j++) arr[j]++;
}
```

### A) åˆ†æ”¯é¢„æµ‹å™¨ (Branch Predictor)
**Problem:** è®¡ç®—1ä½å’Œ2ä½åˆ†æ”¯é¢„æµ‹å™¨çš„missæ¬¡æ•°
**[English]** Calculate the number of misses for 1-bit and 2-bit branch predictors

**âœ… Official answer:**
- **1ä½é¢„æµ‹å™¨ï¼ˆåˆå§‹NTï¼‰**: 2ï¼ˆå¤–å¾ªç¯ï¼‰+ 5Ã—2ï¼ˆå†…å¾ªç¯ï¼‰= **12æ¬¡miss**
- **2ä½é¢„æµ‹å™¨ï¼ˆåˆå§‹WTï¼‰**: 1ï¼ˆå¤–å¾ªç¯ï¼‰+ 5Ã—1ï¼ˆå†…å¾ªç¯ï¼‰= **6æ¬¡miss**

> ğŸ’¡ **Additional notes:**
> - 1ä½ï¼šæ¯ä¸ªå¾ªç¯å…¥å£miss + å‡ºå£miss = 2æ¬¡
> - 2ä½ï¼šå®¹å¿ä¸€æ¬¡é¢„æµ‹é”™è¯¯ï¼Œä»…å‡ºå£miss = 1æ¬¡

### B) Cache Missè®¡ç®— (Cache Miss Calculation)
**Problem:** 64ä½å¤„ç†å™¨ï¼Œç›´æ¥æ˜ å°„ (Direct-Mapped)ï¼Œ32KB cacheï¼Œå—é•¿4å­— (4-word block)
**[English]** 64-bit processor, direct-mapped, 32KB cache, 4-word block

**âœ… Official answer:**
- 2000ä¸ªdouble Ã— 8å­—èŠ‚ = 16000å­—èŠ‚ < 32KBï¼ˆå¯å®Œå…¨æ”¾å…¥cacheï¼‰
- æ¯å—4å­— Ã— 8å­—èŠ‚ = 32å­—èŠ‚ = 4ä¸ªdouble
- Cache miss = 2000 / 4 = **500æ¬¡miss**

> ğŸ’¡ **Additional notes (Cache Calculation Formula)ï¼š**
> ```
> Missæ¬¡æ•° = æ•°ç»„å…ƒç´ æ•° / æ¯å—å®¹çº³çš„å…ƒç´ æ•°
>          = 2000 / (å—å¤§å°/å…ƒç´ å¤§å°)
>          = 2000 / (32/8) = 500
> ```

---

## Key Takeaways

### âœ… Quick Answersï¼ˆé«˜é¢‘è€ƒç‚¹ï¼ï¼‰
| é¢˜å· | ç±»å‹ | ç­”æ¡ˆ |
|------|------|------|
| 1 | RSä»¿çœŸ | X=00110, Y=10001 |
| 3 | ç­‰ä»·å‡½æ•° | y1â‰¡y4 |
| 4 | **10ä½è¿ç®—** | **unsigned:1020, signed:-4** |
| 7 | Grayç VHDL | y <= ('0' & x(3 downto 1)) xor x |
| 8A | åˆ†æ”¯é¢„æµ‹ | **1ä½:12, 2ä½:6** |
| 8B | Cache | **500æ¬¡miss** |

### â­ Must-Know Formulas

#### 10ä½æœ‰ç¬¦å·/æ— ç¬¦å·è¿ç®—
- 1023åœ¨10ä½unsigned = 1023
- 1023åœ¨10ä½signed = -1ï¼ˆå› ä¸ºæ˜¯å…¨1ï¼‰
- 4Ã—1023 mod 1024 = 1020 (unsigned)
- 4Ã—(-1) = -4 (signed)

#### åˆ†æ”¯é¢„æµ‹missè®¡ç®—
**Forå¾ªç¯ç¼–è¯‘ä¸ºdo-whileï¼š**
```c
// for (i=0; i<N; i++) body;
// ç¼–è¯‘ä¸ºï¼š
i = 0;
do {
  body;
  i++;
} while (i < N);  // è¿™é‡Œæ˜¯åˆ†æ”¯
```

**1ä½é¢„æµ‹å™¨ï¼ˆåˆå§‹NTï¼‰ï¼š**
- å¾ªç¯å¼€å§‹ï¼šé¢„æµ‹NTï¼Œå®é™…T â†’ **miss**ï¼Œå˜ä¸ºT
- å¾ªç¯ä¸­ï¼šé¢„æµ‹Tï¼Œå®é™…T â†’ hit
- å¾ªç¯ç»“æŸï¼šé¢„æµ‹Tï¼Œå®é™…NT â†’ **miss**
- æ¯ä¸ªå¾ªç¯2æ¬¡miss

**2ä½é¢„æµ‹å™¨ï¼ˆåˆå§‹WTï¼‰ï¼š**
- å¾ªç¯å¼€å§‹ï¼šé¢„æµ‹Tï¼Œå®é™…T â†’ hit
- å¾ªç¯ç»“æŸï¼šé¢„æµ‹STï¼Œå®é™…NT â†’ **miss**
- æ¯ä¸ªå¾ªç¯1æ¬¡miss

#### Cache Missè®¡ç®—
```
Cache Miss = æ•°æ®å¤§å° / å—å¤§å°
           = (å…ƒç´ æ•° Ã— å…ƒç´ å¤§å°) / (å­—æ•°/å— Ã— å­—å¤§å°)
           = å…ƒç´ æ•° / (å­—æ•°/å— Ã— å­—å¤§å°/å…ƒç´ å¤§å°)
```

å¯¹äº64ä½å¤„ç†å™¨ï¼š
- å­—å¤§å° = 8å­—èŠ‚
- double = 8å­—èŠ‚
- æ¯å—4å­— = 32å­—èŠ‚ = 4ä¸ªdouble
- 2000ä¸ªdouble â†’ 2000/4 = 500æ¬¡miss
