INFO: [VRFC 10-2263] Analyzing Verilog file "/home/elspencerano/fpga-refresh/project_1/project_1.srcs/sources_1/new/Hello_world.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hello_world
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/elspencerano/fpga-refresh/project_1/project_1.srcs/sim_1/new/Hello_world_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Hello_world_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/elspencerano/fpga-refresh/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
