# Awesome LLM Circuit Agent

## Methods
|  Title  |   Venue  |   Date   |   Code   |   topic   |
|:--------|:--------:|:--------:|:--------:|:--------:|
| [**VeriGRAG: Enhancing LLM-Based Verilog Code Generation with Structure-Aware Soft Prompts**](https://arxiv.org/abs/2510.15914) <br> | arXiv | 2025.10 | - | Verilog, Structure-Aware, Soft Prompts |
| [**LLM-VeriPPA: Power, Performance, and Area Optimization aware Verilog Code Generation with Large Language Models**](https://arxiv.org/abs/2510.15899) <br> | arXiv | 2025.10 | - | Verilog, PPA Optimization |
| [**DeepV: A Model-Agnostic Retrieval-Augmented Framework for Verilog Code Generation with a High-Quality Knowledge Base**](https://arxiv.org/abs/2510.05327) <br> | arXiv | 2025.10 | [ðŸ¤— HuggingFace](https://huggingface.co/spaces/FICS-LLM/DeepV) | Verilog, RAG |
| ![Star](https://img.shields.io/github/stars/omniAI-Lab/VeriRL.svg?style=social&label=Star) <br> [**VERIRL: Boosting the LLM-based Verilog Code Generation via Reinforcement Learning**](https://arxiv.org/abs/2508.18462) <br> | arXiv | 2025.08 | [Github](https://github.com/omniAI-Lab/VeriRL) | Verilog, RL |
| [**CRADLE: Conversational RTL Design Space Exploration with LLM-based Multi-Agent Systems**](https://arxiv.org/abs/2508.08709) <br> | arXiv | 2025.08 | - | RTL, Multi-Agent, DSE |
| [**ChipSeek-R1: Generating Human-Surpassing RTL with LLM via Hierarchical Reward-Driven Reinforcement Learning**](https://arxiv.org/abs/2507.04736) <br> | arXiv | 2025.07 | - | RTL, RL, PPA |
| ![Star](https://img.shields.io/github/stars/NellyW8/VeriReason.svg?style=social&label=Star) <br> [**VeriReason: Reinforcement Learning with Testbench Feedback for Reasoning-Enhanced Verilog Generation**](https://arxiv.org/abs/2505.11849) <br> | arXiv | 2025.05 | [Github](https://github.com/NellyW8/VeriReason) | Verilog, RL, Reasoning |
| [**RTL++: Graph-enhanced LLM for RTL Code Generation**](https://arxiv.org/abs/2505.13479) <br> | LAD '25 | 2025.05 | - | RTL, Graph-enhanced |
| [**Abstractions-of-Thought: Intermediate Representations for LLM Reasoning in Hardware Design**](https://arxiv.org/abs/2505.15873) <br> | arXiv | 2025.05 | - | Verilog, Reasoning, IR |
| [**VFlow: Discovering Optimal Agentic Workflows for Verilog Generation**](https://arxiv.org/abs/2504.03723) <br> | arXiv | 2025.04 | - | Verilog, Agent, Workflow |
| ![Star](https://img.shields.io/github/stars/BUAA-Clab/ReasoningV.svg?style=social&label=Star) <br> [**ReasoningV: Efficient Verilog Code Generation with Adaptive Hybrid Reasoning Model**](https://arxiv.org/abs/2504.14560) <br> | arXiv | 2025.04 | [Github](https://github.com/BUAA-Clab/ReasoningV) <br> [ðŸ¤— Model](https://huggingface.co/GipAI/ReasoningV-7B) | Verilog, Reasoning, Finetuning |
| [**Towards Optimal Circuit Generation: Multi-Agent Collaboration Meets Collective Intelligence**](https://arxiv.org/abs/2504.14625) <br> | arXiv | 2025.04 | - | Circuit, Multi-Agent |
| [**CodeV: Empowering LLMs with HDL Generation through Multi-Level Summarization**](https://arxiv.org/abs/2407.10424) <br> | arXiv | 2024.07 | [ðŸ¤— Model](https://huggingface.co/yang-z/CodeV-DS-6.7B) | HDL, Multi-Level Summarization |
| [**VeriGen: A Large Language Model for Verilog Code Generation**](https://arxiv.org/abs/2308.00708) <br> | arXiv | 2023.07 | [ðŸ¤— Model](https://huggingface.co/shailja/fine-tuned-codegen-2B-Verilog) | Verilog, Finetuning |

## Datasets and Benchmarks
|  Title  |   Venue  |   Date   |   Code   |   topic   |
|:--------|:--------:|:--------:|:--------:|:--------:|
| [**VERIBENCH: End-to-End Formal Verification Benchmark for AI Code Generation in Lean 4**](https://openreview.net/pdf/f24bd52a5b9139e4311109bdeee80b27c311d838.pdf) <br> | ICLR 2026 (Under Review) | 2025 | - | Formal Verification, Benchmark |
| ![Star](https://img.shields.io/github/stars/NVlabs/verilog-eval.svg?style=social&label=Star) <br> [**VerilogEval: Evaluating Large Language Models for Verilog Code Generation**](https://arxiv.org/abs/2308.05345) <br> | ICCAD | 2023.10 | [Github](https://github.com/NVlabs/verilog-eval) | Verilog, Benchmark |
| ![Star](https://img.shields.io/github/stars/hkust-zhiyao/RTLLM.svg?style=social&label=Star) <br> [**RTLLM: An Open-Source Benchmark for Design RTL Generation with Large Language Model**](https://arxiv.org/abs/2402.03375) <br> | ASP-DAC | 2024.01 | [Github](https://github.com/hkust-zhiyao/RTLLM) | RTL, Benchmark |
| ![Star](https://img.shields.io/github/stars/scale-lab/MetRex.svg?style=social&label=Star) <br> [**MetRex: A Benchmark for Verilog Code Metric Reasoning Using LLMs**](https://arxiv.org/abs/2411.03471) <br> | ASP-DAC | 2025.01 | [Github](https://github.com/scale-lab/MetRex) <br> [ðŸ¤— Dataset](https://huggingface.co/datasets/scale-lab/MetRex) | Verilog, Metric Reasoning, Benchmark |
| [**ReasoningV-5K Dataset**](https://huggingface.co/datasets/GipAI/ReaoningV) <br> | HuggingFace | 2025.04 | [ðŸ¤— Dataset](https://huggingface.co/datasets/GipAI/ReaoningV) | Verilog, Reasoning |
| [**PyraNet-Verilog Dataset**](https://huggingface.co/datasets/bnadimi/PyraNet-Verilog) <br> | HuggingFace | 2024.07 | [ðŸ¤— Dataset](https://huggingface.co/datasets/bnadimi/PyraNet-Verilog) | Verilog, HDL |
| [**Verilog_GitHub Dataset**](https://huggingface.co/datasets/shailja/Verilog_GitHub) <br> | HuggingFace | 2023.07 | [ðŸ¤— Dataset](https://huggingface.co/datasets/shailja/Verilog_GitHub) | Verilog |

## Others
|  Title  |   Date   |   topic   |
|:--------|:--------:|:--------:|
| [**ASIC Technology Lecture**](https://schaumont.dyn.wpi.edu/ece574f24/01asictechnology.html) <br> | - | ASIC, Course Material |
| [**Digital System Design PDF**](https://d1.amobbs.com/bbs_upload782111/files_19/ourdev_489875.pdf) <br> | - | Digital Design, PDF |
| [**Springer Book: Digital System Design**](https://link.springer.com/book/10.1007/978-3-031-41085-7?utm_medium=referral) <br> | - | Digital Design, Book |

