0.7
2020.2
Apr 18 2022
15:53:03
/home/andreasb/Lab2/Lab2.sim/sim_1/synth/func/xsim/decoder_3_8_tb_func_synth.v,1664996512,verilog,/home/andreasb/Lab2/Lab2.srcs/sim_1/new/decoder_3_8_tb.vhd,,,decoder_3_8,,,,,,,,
/home/andreasb/Lab2/Lab2.srcs/sim_1/new/decoder_3_8_tb.vhd,1664996492,vhdl,,,,decoder_3_8_tb,,,,,,,,
