---
layout: default
title: "PCB Stack-up | ãƒ—ãƒªãƒ³ãƒˆåŸºæ¿ã®å±¤æ§‹æˆ"
---

---

# ğŸ“ PCB Stack-up / ãƒ—ãƒªãƒ³ãƒˆåŸºæ¿ã®å±¤æ§‹æˆ

---

## ğŸ— æ¦‚è¦ / Overview
å±¤æ§‹æˆï¼ˆã‚¹ã‚¿ãƒƒã‚¯ã‚¢ãƒƒãƒ—ï¼‰ã¯ã€SI/PI/EMC/ç†±/ã‚³ã‚¹ãƒˆã®â€œå‡ºç™ºç‚¹â€ã§ã™ã€‚è¨­è¨ˆåˆæœŸã«ç¢ºå®šã—ã€å…¨ãƒ–ãƒ­ãƒƒã‚¯ã§å…±æœ‰ã™ã¹ãåŸºæœ¬ä»•æ§˜ã«ãªã‚Šã¾ã™ã€‚  
*The stack-up is the starting point for SI/PI/EMC/thermal/cost. It should be fixed early and shared across all blocks.*

é©åˆ‡ãªãƒªãƒ•ã‚¡ãƒ¬ãƒ³ã‚¹ãƒ—ãƒ¬ãƒ¼ãƒ³è¿‘æ¥ã€å‡è¡¡ã—ãŸéŠ…åˆ†å¸ƒã€ææ–™é¸å®šã«ã‚ˆã‚Šã€é«˜é€ŸåŒ–ã¨æ­©ç•™ã¾ã‚Šã‚’åŒæ™‚ã«å®Ÿç¾ã—ã¾ã™ã€‚  
*Proper reference-plane proximity, balanced copper distribution, and material choices enable both high speed and manufacturability.*

---

## ğŸ¯ è¨­è¨ˆã‚´ãƒ¼ãƒ« / Design Targets
- ä»£è¡¨ã‚¤ãƒ³ãƒ”ãƒ¼ãƒ€ãƒ³ã‚¹ç›®æ¨™ï¼ˆä¾‹ï¼‰  
  *Representative impedance targets (examples)*  
  - å˜ç«¯ 50 Î©ï¼ˆÂ±10%ï¼‰ / *Single-ended 50 Î© (Â±10%)*  
  - å·®å‹• 100 Î©ï¼ˆEthernet/HDMI ç­‰ï¼‰ / *Differential 100 Î© (Ethernet/HDMI, etc.)*  
  - å·®å‹• 90 Î©ï¼ˆUSB 2.0 HSï¼‰ / *Differential 90 Î© (USB 2.0 HS)*  
  - å·®å‹• 85 Î©ï¼ˆPCIe ç³»ï¼‰ / *Differential 85 Î© (PCIe)*  

> ãƒ—ãƒ­ãƒˆã‚³ãƒ«ä»•æ§˜ãŒæœ€å„ªå…ˆã§ã™ã€‚è£½é€ å…¬å·®ï¼ˆéŠ…åš/æ¨¹è„‚åç¸®/ã‚¨ãƒƒãƒãƒ³ã‚°ï¼‰ã‚’è¦‹è¾¼ã‚“ã  **è¨­è¨ˆå€¤ã®å¾®èª¿æ•´** ã‚’è¡Œã„ã¾ã™ã€‚  
> *Follow protocol specs first. Adjust design values accounting for fab tolerances (copper, resin, etch).*

---

## ğŸ§± å±¤ã®å½¹å‰²ã¨åŸºæœ¬åŸå‰‡ / Layer Roles & Principles
- ä¿¡å·å±¤ã¯**ç›´ä¸‹ï¼ˆç›´ä¸Šï¼‰ã«é€£ç¶šãƒ—ãƒ¬ãƒ¼ãƒ³**ï¼ˆGNDå„ªå…ˆï¼‰ã‚’æŒãŸã›ã‚‹ã€‚  
  *Each signal layer should have a continuous adjacent plane (prefer GND).*
- é«˜é€Ÿå·®å‹•ã¯**ã‚µãƒ³ãƒ‰ã‚¤ãƒƒãƒï¼ˆStriplineï¼‰**ã‚’å„ªå…ˆã€å¤–å±¤ã¯**Microstrip**ç”¨é€”ã«é™å®šã€‚  
  *Prefer stripline for high-speed pairs; reserve outer microstrips for less critical nets.*
- **ã‚¹ãƒªãƒƒãƒˆåˆ†æ–­/ãƒ—ãƒ¬ãƒ¼ãƒ³åˆ†å‰²è·¨ã**ã‚’ç¦æ­¢ã€ã‚„ã‚€ã‚’å¾—ãªã„å ´åˆã¯**ã‚¹ãƒ†ã‚£ãƒƒãƒãƒ³ã‚°ãƒ“ã‚¢**ã§ãƒªã‚¿ãƒ¼ãƒ³ã‚’ç¢ºä¿ã€‚  
  *Avoid crossing plane splits; use stitching vias to maintain return paths if unavoidable.*
- éŠ…é¢ã®**å·¦å³å¯¾ç§°ã¨ç·éŠ…é‡ãƒãƒ©ãƒ³ã‚¹**ã§åã‚Š/ã­ã˜ã‚Œã‚’æŠ‘åˆ¶ã€‚  
  *Maintain symmetry and copper balance to reduce warp/twist.*

---

## ğŸ“Š ä»£è¡¨ã‚¹ã‚¿ãƒƒã‚¯ã‚¢ãƒƒãƒ—ä¾‹ / Example Stack-ups

### 4-Layerï¼ˆæ±ç”¨ãƒ»ä½ä¸­é€Ÿï¼‰ / *4-Layer (General/Low-Mid Speed)*
| å±¤ / Layer | æ¨å¥¨ç”¨é€” / Use | å…¸å‹æ§‹æˆ / Typical Build |
|---|---|---|
| L1 | Signal (Microstrip) | Cu 1 oz / Dielectric 0.18 mm to GND |
| L2 | GND Plane | Core 0.8 mm |
| L3 | PWR Planeï¼ˆåˆ†å‰²å¯ï¼‰ | Prepreg 0.18 mm |
| L4 | Signal (Microstrip) | Cu 1 oz |

### 6-Layerï¼ˆé«˜é€ŸI/Oæ··åœ¨ï¼‰ / *6-Layer (Mixed High-Speed)*
| å±¤ | ç”¨é€” | å…¸å‹æ§‹æˆ |
|---|---|---|
| L1 | Signal (Microstrip, ä½é€Ÿ/åˆ¶å¾¡) | 0.12â€“0.18 mmâ†’L2 |
| L2 | GND Plane | Core 0.2â€“0.3 mm |
| L3 | High-Speed Signal (Stripline) | 0.1â€“0.15 mmâ†’L4 |
| L4 | PWR Planeï¼ˆå¯èƒ½ãªã‚‰GNDå„ªå…ˆï¼‰ | Core 0.2â€“0.3 mm |
| L5 | High-Speed Signal (Stripline) | 0.1â€“0.15 mmâ†’L6 |
| L6 | GND Plane or Signal | â€” |

### 8-Layerï¼ˆæ›´ã«é«˜å¯†åº¦ï¼‰ / *8-Layer (Higher Density)*
Signalâ€“GNDâ€“Signalâ€“PWRâ€“PWRâ€“Signalâ€“GNDâ€“Signal  
*Center dual-PWR for PI; decouple splits properly.*

---

## ğŸ§® ã‚¤ãƒ³ãƒ”ãƒ¼ãƒ€ãƒ³ã‚¹è¨­è¨ˆã®è¿‘ä¼¼å¼ / Impedance Quick Formulas

- **Microstripï¼ˆå¤–å±¤ï¼‰**  
  *Microstrip (outer)*  

  $$
  Z_0 \approx \frac{60}{\sqrt{\varepsilon_r}} \ln\!\left(\frac{8h}{w+t}\right)
  $$

- **Striplineï¼ˆå†…å±¤ï¼‰**  
  *Stripline (inner)*  

  $$
  Z_0 \approx \frac{60}{\sqrt{\varepsilon_r}} \ln\!\left(\frac{4h}{0.67(\pi(w+t))}\right)
  $$

ã“ã“ã§ $h$=èª˜é›»ä½“åš, $w$=å°ä½“å¹…, $t$=éŠ…åš, $\varepsilon_r$=æ¯”èª˜é›»ç‡ã€‚å®Ÿå‹™ã§ã¯ãƒ•ã‚¡ãƒ–ã®**ãƒ•ã‚£ãƒ¼ãƒ«ãƒ‰ã‚½ãƒ«ãƒ**/ã‚¹ã‚¿ãƒƒã‚¯ã‚¢ãƒƒãƒ—è¡¨ã‚’åŸºæº–ã«æœ€çµ‚èª¿æ•´ã—ã¾ã™ã€‚  
*Use solver/fab tables for final tuning; these are starting approximations only.*

---

## ğŸ§ª ææ–™ãƒ»éŠ…åšãƒ»èª˜é›»ä½“ / Materials & Thickness
- FR-4: Dkâ‰ˆ4.2, Dfâ‰ˆ0.02ï¼ˆæ±ç”¨ï¼‰ / *General purpose*  
- ä½æå¤±æï¼ˆMegtron/Rogers/Nelco ç­‰ï¼‰: Dkâ‰ˆ3.2â€“3.6, Dfâ‰¤0.004ï¼ˆ10 Gbps+ï¼‰  
  *Low-loss materials for 10 Gbps+ links.*  
- éŠ…åšç›®å®‰: 0.5 ozâ‰ˆ17 Âµm, 1 ozâ‰ˆ35 Âµmï¼ˆé«˜é€Ÿå±¤ã¯**è–„éŠ…å„ªå…ˆ**ï¼‰  
  *Prefer thin copper for controlled impedance/high-speed.*

---

## ğŸ§µ ãƒ“ã‚¢æˆ¦ç•¥ / Via Strategy
- ã‚¹ãƒ«ãƒ¼ãƒ›ãƒ¼ãƒ«ã¯**ã‚¹ã‚¿ãƒ–çŸ­ç¸®**ï¼ˆå¿…è¦ã«å¿œã˜**ãƒãƒƒã‚¯ãƒ‰ãƒªãƒ«**ï¼‰  
  *Minimize stubs; use backdrill if needed.*  
- ãƒ–ãƒ©ã‚¤ãƒ³ãƒ‰/ãƒ™ãƒªãƒ¼ãƒ‰/ãƒã‚¤ã‚¯ãƒ­ãƒ“ã‚¢ã§**ãƒªã‚¿ãƒ¼ãƒ³/å¯†åº¦/æ­©ç•™ã¾ã‚Š**ã®ãƒãƒ©ãƒ³ã‚¹æœ€é©åŒ–  
  *Balance return path, density, and yield with blind/buried/microvias.*  
- å·®å‹•ãƒšã‚¢è²«é€šæ™‚ã¯**ãƒšã‚¢é–“ã‚¹ã‚¿ãƒ–å·®**ã‚’æœ€å°åŒ–  
  *Minimize differential stub mismatch.*

---

## ğŸ”Œ PI/EMC ã®è¦ç‚¹ / PI & EMC Essentials
- **GNDå„ªå…ˆ**ã§ãƒ—ãƒ¬ãƒ¼ãƒ³æ§‹æˆã€PWRã¯å¿…è¦åŸŸã®ã¿åˆ†å‰²ã€‚  
  *Prefer GND planes; split PWR only where needed.*  
- ãƒ‡ã‚«ãƒƒãƒ—ãƒªãƒ³ã‚°ã¯**MLCCã‚’ã‚µã‚¤ã‚ºæ··åœ¨**ï¼ˆä¾‹ 100 nF/1 ÂµF/10 ÂµFï¼‰ã§å…±æŒ¯åˆ†æ•£ã€**ãƒ“ã‚¢ç›´è¿‘é…ç½®**ã€‚  
  *Mix MLCC sizes to spread resonances; place near vias/pins.*  
- å¤–å±¤ã¯**ãƒªã‚¿ãƒ¼ãƒ³ç¢ºä¿ã®ãŸã‚GNDãƒ“ã‚¢ãƒ»ã‚·ãƒ¼ãƒ«ãƒ‰**ã‚’è¦æ‰€ã«é…ç½®ã€‚  
  *Use GND stitching/shielding vias to secure return paths.*  

---

## ğŸ§© DFM/è£½é€ å…¬å·® / DFM & Tolerances
- ã‚¨ãƒƒãƒãƒ³ã‚°ãƒ»ãƒ¬ã‚¸ã‚¹ãƒˆãƒ»ç©å±¤ã®**å…¬å·®è¡¨**ã‚’ãƒ•ã‚¡ãƒ–ã‹ã‚‰å–å¾—ã—ã€w/hèª¿æ•´ã«åæ˜ ã€‚  
  *Obtain fab tolerance tables and adjust w/h accordingly.*  
- **éŠ…ãƒãƒ©ãƒ³ã‚¹**ä¸è¶³ã¯åã‚Š/ãƒœã‚¤ãƒ‰ã®åŸå› ã€ãƒ‘ã‚¿ãƒ¼ãƒ³å……å¡«ã§å‡ã—ã€‚  
  *Copper imbalance causes warp/voidsâ€”use copper thieving/fill.*  
- **é¢ä»˜ã‘/ãƒ‘ãƒãƒ«åŒ–**ã¨ä¸€ä½“ã§è­°è«–ï¼ˆV-cut/ãƒ«ãƒ¼ã‚¿ã®å½±éŸ¿ï¼‰ã€‚  
  *Discuss panelization (V-cut/router effects) with the fab.*

---

## âœ… ãƒã‚§ãƒƒã‚¯ãƒªã‚¹ãƒˆ / Checklist
- ã™ã¹ã¦ã®é«˜é€Ÿå±¤ã«**é€£ç¶šGNDè¿‘æ¥**ãŒã‚ã‚‹ã‹ï¼Ÿ  
  *Does every high-speed layer have an adjacent continuous GND?*  
- å·®å‹•/å˜ç«¯ã‚¤ãƒ³ãƒ”ãƒ¼ãƒ€ãƒ³ã‚¹ã¯**å…¬å·®è¾¼ã¿ã§åˆæ ¼**ã‹ï¼Ÿ  
  *Are impedances within spec including tolerances?*  
- **åˆ†å‰²è·¨ã/ãƒªã‚¿ãƒ¼ãƒ³æ–­çµ¶**ã¯ãªã„ã‹ï¼Ÿ  
  *No plane-split crossings/return discontinuities?*  
- ç†±/EMCè¦ä»¶ã«å¯¾ã—ã¦**ææ–™ã¨å±¤æ•°**ã¯å¦¥å½“ã‹ï¼Ÿ  
  *Are material and layer count appropriate for thermal/EMC?*  

---

## ğŸ§­ ãƒ‰ã‚­ãƒ¥ãƒ¡ãƒ³ãƒˆé››å½¢ / Handoff Template
| é …ç›® / Item | æŒ‡å®š / Spec |
|---|---|
| ãƒœãƒ¼ãƒ‰åš / Board Thickness | 1.6 mmï¼ˆä¾‹ï¼‰ |
| ææ–™ / Material | FR-4 Tg170ï¼ˆä¾‹ï¼‰ |
| éŠ…åš / Copper | å¤–å±¤ 1 oz / å†…å±¤ 0.5 oz |
| ç›®æ¨™Z0 / Target Impedance | SE 50 Î©, Diff 100 Î© |
| ãƒ¬ã‚¤ãƒ¤æ§‹æˆ / Layer Stack | 6Lï¼ˆSignalâ€“GNDâ€“Sigâ€“PWRâ€“Sigâ€“GNDï¼‰ |
| æœ€å°ç·šå¹…/é–“éš” / Min W/S | 4/4 milï¼ˆä¾‹ï¼‰ |
| æœ€å°ãƒ“ã‚¢ / Min Via | 0.2 mmï¼ˆä¾‹ï¼‰ |
| ç‰¹æ®Šå‡¦ç† / Special | ãƒãƒƒã‚¯ãƒ‰ãƒªãƒ«é©ç”¨ï¼ˆå¿…è¦Netsï¼‰ |

---

## ğŸ”— é–¢é€£ãƒªãƒ³ã‚¯ / Related Links
- [ğŸ“– Impedance Control](./impedance-control.md)  
- [ğŸ“– Via Design](./via-design.md)  
- [ğŸ“– Materials](./materials.md)

---

## â¬†ï¸ Back to PCB
[![Back Site](https://img.shields.io/badge/â¬†ï¸%20Back-Site-brightgreen?logo=githubpages)](https://samizo-aitl.github.io/Edusemi-Plus/Assembly-Integration/PCB/)  
[![Back Repo](https://img.shields.io/badge/â¬†ï¸%20Back-Repo-blue?logo=github)](https://github.com/Samizo-AITL/Edusemi-Plus/tree/main/Assembly-Integration/PCB)
