increase bitshift by 1 if FPGA allows it
fixed
