EESchema-LIBRARY Version 2.3
#encoding utf-8
#
# STM32F072CB
#
DEF STM32F072CB U 0 40 Y Y 1 F N
F0 "U" -1500 1900 60 H V C CNN
F1 "STM32F072CB" 1250 -1900 60 H V C CNN
F2 "LQFP48" 0 0 40 H V C CIN
F3 "" 0 0 60 H V C CNN
DRAW
S -1550 1850 1550 -1850 0 1 10 f
X VBAT 1 -1700 1150 150 R 40 40 1 1 W
X PC13 2 -1700 -600 150 R 40 40 1 1 B
X PC14/OSC32_IN 3 -1700 -700 150 R 40 40 1 1 B
X PC15/OSC32_OUT 4 -1700 -800 150 R 40 40 1 1 B
X PF0/OSC_IN 5 -1700 -100 150 R 40 40 1 1 B
X PF1/OSC_OUT 6 -1700 -200 150 R 40 40 1 1 B
X ~NRST 7 -1700 1600 150 R 40 40 1 1 I
X VSSA 8 300 -2000 150 U 40 40 1 1 W
X VDDA 9 300 2000 150 D 40 40 1 1 W
X WKUP1/RTC_TAMP2/ADC_IN0/TIM2_CH1_ETR/USART4_TX/PA0 10 1700 1600 150 L 40 40 1 1 B
X PB2 20 1700 -300 150 L 40 40 1 1 B
X USART1_TX/TIM1_CH2/TIM15_BKIN/PA9 30 1700 700 150 L 40 40 1 1 B
X SPI1_MISO/I2S1_MCK/TIM3_CH1/TIM17_BKIN/EVENTOUT/PB4 40 1700 -500 150 L 40 40 1 1 B
X ADC1_IN1/TIM2_CH2/TIM15_CH1N/USART4_RX/PA1 11 1700 1500 150 L 40 40 1 1 B
X SPI2_SCK/I2C2_SCL/USART3_TX/TIM2_CH3/PB10 21 1700 -1100 150 L 40 40 1 1 B
X USART1_RX/TIM1_CH3/TIM17_BKIN/PA10 31 1700 600 150 L 40 40 1 1 B
X SPI1_MOSI/I2S1_SD/I2C1_SMBA/TIM16_BKIN/TIM3_CH2/PB5 41 1700 -600 150 L 40 40 1 1 B
X USART2_TX/ADC1_IN2/TIM2_CH3/TIM15_CH1/PA2 12 1700 1400 150 L 40 40 1 1 B
X USART3_RX/I2C2_SDA/TIM2_CH4/EVENTOUT/PB11 22 1700 -1200 150 L 40 40 1 1 B
X CAN_RX/USART1_CTS/TIM1_CH4/USB_DM/EVENTOUT/PA11 32 1700 500 150 L 40 40 1 1 B
X I2C1_SCL/USART1_TX/TIM16_CH1N/PB6 42 1700 -700 150 L 40 40 1 1 B
X USART2_RX/ADC1_IN3/TIM2_CH4/PA3 13 1700 1300 150 L 40 40 1 1 B
X VSS 23 -150 -2000 150 U 40 40 1 1 W
X CAN_TX/USART1_RTS/TIM1_ETR/USB_DP/EVENTOUT/PA12 33 1700 400 150 L 40 40 1 1 B
X I2C1_SDA/USART1_RX/USART4_CTS/TIM17_CH1N/PB7 43 1700 -800 150 L 40 40 1 1 B
X SPI1_NSS/I2S1_WS/ADC_IN4/TIM14_CH1/USART2_CK/DAC1/PA4 14 1700 1200 150 L 40 40 1 1 B
X VDD 24 -150 2000 150 D 40 40 1 1 W
X IR_OUT/SWDAT/USB_NOE/PA13 34 1700 300 150 L 40 40 1 1 B
X BOOT0 44 -1700 1450 150 R 40 40 1 1 I
X SPI1_SCK/I2S1_CK/TIM2_CH1_ETR/ADC1_IN5/DAC2/PA5 15 1700 1100 150 L 40 40 1 1 B
X SPI2_NSS/I2S2_WS/USART3_CK/TIM1_BKIN/TIM15_BKIN/EVENTOUT/PB12 25 1700 -1300 150 L 40 40 1 1 B
X VSS 35 0 -2000 150 U 40 40 1 1 W
X I2C1_SCL/TIM16_CH1/CAN_RX/PB8 45 1700 -900 150 L 40 40 1 1 B
X SPI1_MISO/I2S1_MCK/TIM3_CH1/TIM1_BKIN/ADC_IN6/TIM16_CH1/EVENTOUT/PA6 16 1700 1000 150 L 40 40 1 1 B
X SPI2_SCK/I2S2_CK/I2C2_SCL/USART3_CTS/TIM1_CH1N/PB13 26 1700 -1400 150 L 40 40 1 1 B
X VDD2 36 0 2000 150 D 40 40 1 1 W
X SPI2_NSS/I2S2_WS/I2C1_SDA/IR_OUT/TIM17_CH1/CAN_TX/EVENTOUT/PB9 46 1700 -1000 150 L 40 40 1 1 B
X SPI1_MOSI/I2S1_SD/TIM3_CH2/TIM14_CH1/TIM1_CH1N/ADC_IN7/TIM17_CH1/EVENTOUT/PA7 17 1700 900 150 L 40 40 1 1 B
X SPI2_MISO/I2S2_MCK/I2C2_SDA/USART3_RTS/TIM1_CH2N/TIM15_CH1/PB14 27 1700 -1500 150 L 40 40 1 1 B
X USART2_TX/SWCLK/PA14 37 1700 200 150 L 40 40 1 1 B
X VSS 47 150 -2000 150 U 40 40 1 1 W
X ADC1_IN8/TIM3_CH3/TIM1_CH2N/EVENTOUT/USART3_CK/PB0 18 1700 -100 150 L 40 40 1 1 B
X SPI2_MOSI/I2S2_SD/TIM1_CH3N/TIM15_CH1N/TIM15_CH2/RTC_REFIN/PB15 28 1700 -1600 150 L 40 40 1 1 B
X SPI1_NSS/I2S1_WS/USART2_RX/USART4_RTS/TIM2_CH_ETR/EVENTOUT/PA15 38 1700 100 150 L 40 40 1 1 B
X VDD 48 150 2000 150 D 40 40 1 1 W
X ADC1_IN9/TIM3_CH4/TIM14_CH1/TIM1_CH3N/USART3_RTS/PB1 19 1700 -200 150 L 40 40 1 1 B
X USART1_CK/TIM1_CH1/MCO/EVENTOUT/PA8 29 1700 800 150 L 40 40 1 1 B
X SPI1_SCK/I2S1_CK/TIM2_CH2/EVENTOUT/PB3 39 1700 -400 150 L 40 40 1 1 B
ENDDRAW
ENDDEF
#
# STM32F072RB
#
DEF STM32F072RB U 0 40 Y Y 1 F N
F0 "U" -1350 1950 50 H V C CNN
F1 "STM32F072RB" 1150 -1950 50 H V C CNN
F2 "LQFP64" 0 0 50 H V C CNN
F3 "" 0 300 60 H V C CNN
DRAW
S -1400 1900 1400 -1900 0 1 10 f
X VBAT 1 -1550 1000 150 R 40 40 1 1 W
X PC13/TAMPER_RTC 2 -1550 300 150 R 40 40 1 1 B
X PC14/OSC32_IN 3 -1550 200 150 R 40 40 1 1 B
X PC15/OSC32_OUT 4 -1550 100 150 R 40 40 1 1 B
X PF0/OSC_IN 5 -1550 1350 150 R 40 40 1 1 B
X PF1/OSC_OUT 6 -1550 1200 150 R 40 40 1 1 B
X ~NRST 7 -1550 1700 150 R 40 40 1 1 I
X PC0/ADC_IN10 8 -1550 -100 150 R 40 40 1 1 B
X PC1/ADC_IN11 9 -1550 -200 150 R 40 40 1 1 B
X PC2/ADC_IN12/SPI2_MISO 10 -1550 -300 150 R 40 40 1 1 B
X SPI1_NSS/USART2_CK/TIM14_CH1/ADC_IN4/DAC1/PA4 20 1550 1200 150 L 40 40 1 1 B
X I2C2_SDA/USART3_RX/TIM2_CH4/PB11 30 1550 -1200 150 L 40 40 1 1 B
X PC9/TIM3_CH4 40 -1550 -1000 150 R 40 40 1 1 B
X SPI1_NSS/USART2_RX/USART4_RTS/TIM2_CH1_ETR/PA15 50 1550 100 150 L 40 40 1 1 B
X BOOT0 60 -1550 1550 150 R 40 40 1 1 I
X PC3/ADC_IN13/SPI2_MOSI 11 -1550 -400 150 R 40 40 1 1 B
X SPI1_SCK/ADC_IN5/DAC2/TIM2_CH1_ETR/PA5 21 1550 1100 150 L 40 40 1 1 B
X VSS 31 -300 -2050 150 U 40 40 1 1 W
X USART1_CK/TIM1_CH1/MCO/PA8 41 1550 800 150 L 40 40 1 1 B
X PC10/USART3_TX/USART4_TX 51 -1550 -1100 150 R 40 40 1 1 B
X I2C1_SCL/TIM16_CH1/CANRX/PB8 61 1550 -900 150 L 40 40 1 1 B
X VSSA 12 300 -2050 150 U 40 40 1 1 W
X SPI1_MISO/ADC_IN6/TIM3_CH1/TIM16_CH1/USART3_CTS/PA6 22 1550 1000 150 L 40 40 1 1 B
X VDD 32 -300 2050 150 D 40 40 1 1 W
X USART1_TX/TIM1_CH2/TIM15_BKIN/PA9 42 1550 700 150 L 40 40 1 1 B
X PC11/USART3_RX/USART4_RX 52 -1550 -1200 150 R 40 40 1 1 B
X SPI2_NSS/I2C1_SDA/IR_OUT/TIM17_CH1/CANTX/PB9 62 1550 -1000 150 L 40 40 1 1 B
X VDDA 13 300 2050 150 D 40 40 1 1 W
X SPI1_MOSI/ADC_IN7/TIM1_CH1N/TIM3_CH2/TIM14_CH1/PA7 23 1550 900 150 L 40 40 1 1 B
X SPI2_NSS/USART3_CK/TIM1_BKIN/TIM15_BKIN/PB12 33 1550 -1300 150 L 40 40 1 1 B
X USART1_RX/TIM1_CH3/TIM17_BKIN/PA10 43 1550 600 150 L 40 40 1 1 B
X PC12/USART3_CK/USART4_CK 53 -1550 -1300 150 R 40 40 1 1 B
X VSS 63 0 -2050 150 U 40 40 1 1 W
X WKUP/USART2_CTS/USART4_TX/ADC_IN0/TIM2_CH1_ETR/PA0 14 1550 1600 150 L 40 40 1 1 B
X PC4/USART3_TX/ADC_IN14 24 -1550 -500 150 R 40 40 1 1 B
X SPI2_SCK/USART3_CTS/I2C2_SCL/TIM1_CH1N/PB13 34 1550 -1400 150 L 40 40 1 1 B
X USART1_CTS/CANRX/USBDM/TIM1_CH4/PA11 44 1550 500 150 L 40 40 1 1 B
X PD2/USART3_RTS/TIM3_ETR 54 -1550 500 150 R 40 40 1 1 B
X VDD 64 0 2050 150 D 40 40 1 1 W
X USART2_RTS/USART4_RX/ADC_IN1/TIM2_CH2/TIM15_CH1N/PA1 15 1550 1500 150 L 40 40 1 1 B
X PC5/USART3_RX/ADC_IN15 25 -1550 -600 150 R 40 40 1 1 B
X SPI2_MISO/I2C2_SDA/USART3_RTS/TIM1_CH2N/TIM15_CH1/PB14 35 1550 -1500 150 L 40 40 1 1 B
X USART1_RTS/CANTX/USBDP/TIM1_ETR/PA12 45 1550 400 150 L 40 40 1 1 B
X SPI1_SCK/TIM2_CH2/PB3 55 1550 -400 150 L 40 40 1 1 B
X USART2_TX/ADC_IN2/TIM2_CH3/TIM15_CH1/PA2 16 1550 1400 150 L 40 40 1 1 B
X ADC_IN8/TIM3_CH3/TIM1_CH2N/USART3_CK/PB0 26 1550 -100 150 L 40 40 1 1 B
X SPI2_MOSI/TIM1_CH3N/TIM15_CH1N/TIM15_CH2/PB15 36 1550 -1600 150 L 40 40 1 1 B
X SWDIO/IR_OUT/USB_NOE/PA13 46 1550 300 150 L 40 40 1 1 B
X SPI1_MISO/TIM17_BKIN/TIM3_CH1/PB4 56 1550 -500 150 L 40 40 1 1 B
X USART2_RX/ADC_IN3/TIM2_CH4/TIM15_CH2/PA3 17 1550 1300 150 L 40 40 1 1 B
X ADC_IN9/TIM3_CH4/TIM14_CH1/TIM1_CH3N/USART3_RTS/PB1 27 1550 -200 150 L 40 40 1 1 B
X PC6/TIM3_CH1 37 -1550 -700 150 R 40 40 1 1 B
X VSS 47 -150 -2050 150 U 40 40 1 1 W
X SPI1_MOSI/I2C1_SMBA/TIM16_BKIN/TIM3_CH2/PB5 57 1550 -600 150 L 40 40 1 1 B
X VSS 18 -450 -2050 150 U 40 40 1 1 W
X PB2 28 1550 -300 150 L 40 40 1 1 B
X PC7/TIM3_CH2 38 -1550 -800 150 R 40 40 1 1 B
X VDDIO2 48 -150 2050 150 D 40 40 1 1 W
X I2C1_SCL/USART1_TX/TIM16_CH1N/PB6 58 1550 -700 150 L 40 40 1 1 B
X VDD 19 -450 2050 150 D 40 40 1 1 W
X SPI2_SCK/I2C2_SCL/USART3_TX/TIM2_CH3/PB10 29 1550 -1100 150 L 40 40 1 1 B
X PC8/TIM3_CH3 39 -1550 -900 150 R 40 40 1 1 B
X SWCLK/USART2_TX/PA14 49 1550 200 150 L 40 40 1 1 B
X I2C1_SDA/USART1_RX/USART4_CTS/TIM17_CH1N/PB7 59 1550 -800 150 L 40 40 1 1 B
ENDDRAW
ENDDEF
#
#End Library
