# vsim -voptargs="+acc" "+firmware=custom/hello_world.hex" -c tb_top -do "source vsim.tcl; exit -f" 
# Start time: 11:23:03 on Mar 08,2022
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "riscv_controller(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "mm_ram(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "riscv_alu_div(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "riscv_mult(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "riscv_load_store_unit(fast)".
# ** Note: (vopt-143) Recognized 2 FSMs in module "riscv_prefetch_buffer(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "riscv_int_controller(fast)".
# //  Questa Sim-64
# //  Version 2020.4 linux_x86_64 Oct 13 2020
# //
# //  Copyright 1991-2020 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.tb_top(fast)
# Loading work.riscv_wrapper(fast)
# Loading work.fpnew_pkg(fast)
# Loading work.riscv_defines(fast)
# Loading work.apu_core_package(fast)
# Loading work.riscv_core_sv_unit(fast)
# Loading work.riscv_core(fast)
# Loading work.cv32e40p_clock_gate(fast)
# Loading work.riscv_if_stage_sv_unit(fast)
# Loading work.riscv_if_stage(fast)
# Loading work.riscv_prefetch_buffer(fast)
# Loading work.riscv_fetch_fifo(fast)
# Loading work.riscv_hwloop_controller(fast)
# Loading work.riscv_compressed_decoder_sv_unit(fast)
# Loading work.riscv_compressed_decoder(fast)
# Loading work.riscv_id_stage_sv_unit(fast)
# Loading work.riscv_id_stage(fast)
# Loading work.register_file_test_wrap(fast)
# Loading work.riscv_register_file(fast)
# Loading work.riscv_decoder_sv_unit(fast)
# Loading work.riscv_decoder(fast)
# Loading work.riscv_controller_sv_unit(fast)
# Loading work.riscv_controller(fast)
# Loading work.riscv_int_controller_sv_unit(fast)
# Loading work.riscv_int_controller(fast)
# Loading work.riscv_hwloop_regs(fast)
# Loading work.riscv_ex_stage_sv_unit(fast)
# Loading work.riscv_ex_stage(fast)
# Loading work.riscv_alu_sv_unit(fast)
# Loading work.riscv_alu(fast)
# Loading work.alu_popcnt(fast)
# Loading work.alu_ff(fast)
# Loading work.riscv_alu_div(fast)
# Loading work.riscv_mult_sv_unit(fast)
# Loading work.riscv_mult(fast)
# Loading work.riscv_load_store_unit(fast)
# Loading work.riscv_cs_registers_sv_unit(fast)
# Loading work.riscv_cs_registers(fast)
# Loading work.riscv_tracer_defines(fast)
# Loading work.riscv_tracer_sv_unit(fast)
# Loading work.riscv_tracer(fast)
# Loading work.mm_ram_sv_unit(fast)
# Loading work.mm_ram(fast)
# Loading work.amo_shim(fast)
# Loading work.dp_ram_logic_sv_unit(fast)
# Loading work.dp_ram_logic(fast)
# Loading work.perturbation_defines(fast)
# Loading work.riscv_random_stall_sv_unit(fast)
# Loading work.riscv_random_stall(fast)
# Loading work.riscv_random_interrupt_generator_sv_unit(fast)
# Loading work.riscv_random_interrupt_generator(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (22) does not match connection size (32) for port 'addr_b_i'. The port definition is at: dp_ram_logic.sv(30).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/riscv_wrapper_i/ram_i/dp_ram_i File: mm_ram.sv Line: 519
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (22) for port 'addr_mem_o'. The port definition is at: ../../tb/tb_riscv/riscv_random_stall.sv(53).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/riscv_wrapper_i/ram_i/instr_random_stalls File: mm_ram.sv Line: 704
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (22) for port 'addr_mem_o'. The port definition is at: ../../tb/tb_riscv/riscv_random_stall.sv(53).
#    Time: 0 ns  Iteration: 0  Instance: /tb_top/riscv_wrapper_i/ram_i/data_random_stalls File: mm_ram.sv Line: 740
# source vsim.tcl
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# [CORE] Core settings: PULP_SECURE =           0, N_PMP_ENTRIES =          16, N_PMP_CFG           4
