\subsection{Digital implementation code}\label{app:digital}

\subsubsection{\texttt{re\_control.sv}}
\inputminted{systemverilog}{Code/Verilog/re_control.sv}

\clearpage
\subsubsection{\texttt{re\_control\_tb.sv}}
\inputminted{systemverilog}{Code/Verilog/re_control_tb.sv}

\clearpage
\subsubsection{\texttt{CTRL\_ex\_time.sv}}
\inputminted{systemverilog}{Code/Verilog/CTRL_ex_time.sv}

\clearpage
\subsubsection{\texttt{CTRL\_ex\_time\_tb.sv}}
\inputminted{systemverilog}{Code/Verilog/CTRL_ex_time_tb.sv}

\subsubsection{\texttt{FSM\_ex\_control.sv}}
\inputminted{systemverilog}{Code/Verilog/FSM_ex_control.sv}

\clearpage
\subsubsection{\texttt{FSM\_ex\_control\_tb.sv}}
\inputminted{systemverilog}{Code/Verilog/FSM_ex_control_tb.sv}

\clearpage
\subsubsection{\texttt{timer\_counter.sv}}
\inputminted{systemverilog}{Code/Verilog/timer_counter.sv}

\clearpage
\subsubsection{\texttt{timer\_counter\_tb.sv}}
\inputminted{systemverilog}{Code/Verilog/timer_counter_tb.sv}