xpm_cdc.sv,systemverilog,xil_defaultlib,../../../../../../../Xilinx/vivado/Vivado/2018.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,
xpm_memory.sv,systemverilog,xil_defaultlib,../../../../../../../Xilinx/vivado/Vivado/2018.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../Xilinx/vivado/Vivado/2018.2/data/ip/xpm/xpm_VCOMP.vhd,
blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_1,../../../ipstatic/simulation/blk_mem_gen_v8_4.v,
pic_320x240_rgb565.v,verilog,xil_defaultlib,../../../../sobel.srcs/sources_1/ip/pic_320x240_rgb565/sim/pic_320x240_rgb565.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
