
lcdagain.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b8b4  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e0  0800ba48  0800ba48  0000ca48  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bb28  0800bb28  0000d080  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800bb28  0800bb28  0000cb28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bb30  0800bb30  0000d080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bb30  0800bb30  0000cb30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800bb34  0800bb34  0000cb34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000080  20000000  0800bb38  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000d080  2**0
                  CONTENTS
 10 .bss          00000a20  20000080  20000080  0000d080  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000aa0  20000aa0  0000d080  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000d080  2**0
                  CONTENTS, READONLY
 13 .debug_info   000137cb  00000000  00000000  0000d0b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000039c2  00000000  00000000  0002087b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000fe8  00000000  00000000  00024240  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000be3  00000000  00000000  00025228  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000252a2  00000000  00000000  00025e0b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000166dc  00000000  00000000  0004b0ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d667f  00000000  00000000  00061789  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00137e08  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004b80  00000000  00000000  00137e4c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005c  00000000  00000000  0013c9cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000080 	.word	0x20000080
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800ba2c 	.word	0x0800ba2c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000084 	.word	0x20000084
 80001cc:	0800ba2c 	.word	0x0800ba2c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	@ 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	3c01      	subs	r4, #1
 80003ac:	bf28      	it	cs
 80003ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003b2:	d2e9      	bcs.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__gedf2>:
 8000a0c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a10:	e006      	b.n	8000a20 <__cmpdf2+0x4>
 8000a12:	bf00      	nop

08000a14 <__ledf2>:
 8000a14:	f04f 0c01 	mov.w	ip, #1
 8000a18:	e002      	b.n	8000a20 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__cmpdf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a36:	d01b      	beq.n	8000a70 <__cmpdf2+0x54>
 8000a38:	b001      	add	sp, #4
 8000a3a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a3e:	bf0c      	ite	eq
 8000a40:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a44:	ea91 0f03 	teqne	r1, r3
 8000a48:	bf02      	ittt	eq
 8000a4a:	ea90 0f02 	teqeq	r0, r2
 8000a4e:	2000      	moveq	r0, #0
 8000a50:	4770      	bxeq	lr
 8000a52:	f110 0f00 	cmn.w	r0, #0
 8000a56:	ea91 0f03 	teq	r1, r3
 8000a5a:	bf58      	it	pl
 8000a5c:	4299      	cmppl	r1, r3
 8000a5e:	bf08      	it	eq
 8000a60:	4290      	cmpeq	r0, r2
 8000a62:	bf2c      	ite	cs
 8000a64:	17d8      	asrcs	r0, r3, #31
 8000a66:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a6a:	f040 0001 	orr.w	r0, r0, #1
 8000a6e:	4770      	bx	lr
 8000a70:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a78:	d102      	bne.n	8000a80 <__cmpdf2+0x64>
 8000a7a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a7e:	d107      	bne.n	8000a90 <__cmpdf2+0x74>
 8000a80:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d1d6      	bne.n	8000a38 <__cmpdf2+0x1c>
 8000a8a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a8e:	d0d3      	beq.n	8000a38 <__cmpdf2+0x1c>
 8000a90:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a94:	4770      	bx	lr
 8000a96:	bf00      	nop

08000a98 <__aeabi_cdrcmple>:
 8000a98:	4684      	mov	ip, r0
 8000a9a:	4610      	mov	r0, r2
 8000a9c:	4662      	mov	r2, ip
 8000a9e:	468c      	mov	ip, r1
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	4663      	mov	r3, ip
 8000aa4:	e000      	b.n	8000aa8 <__aeabi_cdcmpeq>
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdcmpeq>:
 8000aa8:	b501      	push	{r0, lr}
 8000aaa:	f7ff ffb7 	bl	8000a1c <__cmpdf2>
 8000aae:	2800      	cmp	r0, #0
 8000ab0:	bf48      	it	mi
 8000ab2:	f110 0f00 	cmnmi.w	r0, #0
 8000ab6:	bd01      	pop	{r0, pc}

08000ab8 <__aeabi_dcmpeq>:
 8000ab8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000abc:	f7ff fff4 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ac0:	bf0c      	ite	eq
 8000ac2:	2001      	moveq	r0, #1
 8000ac4:	2000      	movne	r0, #0
 8000ac6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aca:	bf00      	nop

08000acc <__aeabi_dcmplt>:
 8000acc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad0:	f7ff ffea 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ad4:	bf34      	ite	cc
 8000ad6:	2001      	movcc	r0, #1
 8000ad8:	2000      	movcs	r0, #0
 8000ada:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ade:	bf00      	nop

08000ae0 <__aeabi_dcmple>:
 8000ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae4:	f7ff ffe0 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ae8:	bf94      	ite	ls
 8000aea:	2001      	movls	r0, #1
 8000aec:	2000      	movhi	r0, #0
 8000aee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af2:	bf00      	nop

08000af4 <__aeabi_dcmpge>:
 8000af4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af8:	f7ff ffce 	bl	8000a98 <__aeabi_cdrcmple>
 8000afc:	bf94      	ite	ls
 8000afe:	2001      	movls	r0, #1
 8000b00:	2000      	movhi	r0, #0
 8000b02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b06:	bf00      	nop

08000b08 <__aeabi_dcmpgt>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff ffc4 	bl	8000a98 <__aeabi_cdrcmple>
 8000b10:	bf34      	ite	cc
 8000b12:	2001      	movcc	r0, #1
 8000b14:	2000      	movcs	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmpun>:
 8000b1c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b24:	d102      	bne.n	8000b2c <__aeabi_dcmpun+0x10>
 8000b26:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b2a:	d10a      	bne.n	8000b42 <__aeabi_dcmpun+0x26>
 8000b2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x20>
 8000b36:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b3a:	d102      	bne.n	8000b42 <__aeabi_dcmpun+0x26>
 8000b3c:	f04f 0000 	mov.w	r0, #0
 8000b40:	4770      	bx	lr
 8000b42:	f04f 0001 	mov.w	r0, #1
 8000b46:	4770      	bx	lr

08000b48 <__aeabi_d2f>:
 8000b48:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b4c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b50:	bf24      	itt	cs
 8000b52:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b56:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b5a:	d90d      	bls.n	8000b78 <__aeabi_d2f+0x30>
 8000b5c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b60:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b64:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b68:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b6c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b70:	bf08      	it	eq
 8000b72:	f020 0001 	biceq.w	r0, r0, #1
 8000b76:	4770      	bx	lr
 8000b78:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000b7c:	d121      	bne.n	8000bc2 <__aeabi_d2f+0x7a>
 8000b7e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b82:	bfbc      	itt	lt
 8000b84:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b88:	4770      	bxlt	lr
 8000b8a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b8e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b92:	f1c2 0218 	rsb	r2, r2, #24
 8000b96:	f1c2 0c20 	rsb	ip, r2, #32
 8000b9a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b9e:	fa20 f002 	lsr.w	r0, r0, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	f040 0001 	orrne.w	r0, r0, #1
 8000ba8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bac:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bb0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bb4:	ea40 000c 	orr.w	r0, r0, ip
 8000bb8:	fa23 f302 	lsr.w	r3, r3, r2
 8000bbc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bc0:	e7cc      	b.n	8000b5c <__aeabi_d2f+0x14>
 8000bc2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bc6:	d107      	bne.n	8000bd8 <__aeabi_d2f+0x90>
 8000bc8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bcc:	bf1e      	ittt	ne
 8000bce:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000bd2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000bd6:	4770      	bxne	lr
 8000bd8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000bdc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000be0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b988 	b.w	8000f10 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	468e      	mov	lr, r1
 8000c20:	4604      	mov	r4, r0
 8000c22:	4688      	mov	r8, r1
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d14a      	bne.n	8000cbe <__udivmoddi4+0xa6>
 8000c28:	428a      	cmp	r2, r1
 8000c2a:	4617      	mov	r7, r2
 8000c2c:	d962      	bls.n	8000cf4 <__udivmoddi4+0xdc>
 8000c2e:	fab2 f682 	clz	r6, r2
 8000c32:	b14e      	cbz	r6, 8000c48 <__udivmoddi4+0x30>
 8000c34:	f1c6 0320 	rsb	r3, r6, #32
 8000c38:	fa01 f806 	lsl.w	r8, r1, r6
 8000c3c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c40:	40b7      	lsls	r7, r6
 8000c42:	ea43 0808 	orr.w	r8, r3, r8
 8000c46:	40b4      	lsls	r4, r6
 8000c48:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c4c:	fa1f fc87 	uxth.w	ip, r7
 8000c50:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c54:	0c23      	lsrs	r3, r4, #16
 8000c56:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c5a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c5e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c62:	429a      	cmp	r2, r3
 8000c64:	d909      	bls.n	8000c7a <__udivmoddi4+0x62>
 8000c66:	18fb      	adds	r3, r7, r3
 8000c68:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c6c:	f080 80ea 	bcs.w	8000e44 <__udivmoddi4+0x22c>
 8000c70:	429a      	cmp	r2, r3
 8000c72:	f240 80e7 	bls.w	8000e44 <__udivmoddi4+0x22c>
 8000c76:	3902      	subs	r1, #2
 8000c78:	443b      	add	r3, r7
 8000c7a:	1a9a      	subs	r2, r3, r2
 8000c7c:	b2a3      	uxth	r3, r4
 8000c7e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c82:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c86:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c8a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c8e:	459c      	cmp	ip, r3
 8000c90:	d909      	bls.n	8000ca6 <__udivmoddi4+0x8e>
 8000c92:	18fb      	adds	r3, r7, r3
 8000c94:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c98:	f080 80d6 	bcs.w	8000e48 <__udivmoddi4+0x230>
 8000c9c:	459c      	cmp	ip, r3
 8000c9e:	f240 80d3 	bls.w	8000e48 <__udivmoddi4+0x230>
 8000ca2:	443b      	add	r3, r7
 8000ca4:	3802      	subs	r0, #2
 8000ca6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000caa:	eba3 030c 	sub.w	r3, r3, ip
 8000cae:	2100      	movs	r1, #0
 8000cb0:	b11d      	cbz	r5, 8000cba <__udivmoddi4+0xa2>
 8000cb2:	40f3      	lsrs	r3, r6
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cbe:	428b      	cmp	r3, r1
 8000cc0:	d905      	bls.n	8000cce <__udivmoddi4+0xb6>
 8000cc2:	b10d      	cbz	r5, 8000cc8 <__udivmoddi4+0xb0>
 8000cc4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cc8:	2100      	movs	r1, #0
 8000cca:	4608      	mov	r0, r1
 8000ccc:	e7f5      	b.n	8000cba <__udivmoddi4+0xa2>
 8000cce:	fab3 f183 	clz	r1, r3
 8000cd2:	2900      	cmp	r1, #0
 8000cd4:	d146      	bne.n	8000d64 <__udivmoddi4+0x14c>
 8000cd6:	4573      	cmp	r3, lr
 8000cd8:	d302      	bcc.n	8000ce0 <__udivmoddi4+0xc8>
 8000cda:	4282      	cmp	r2, r0
 8000cdc:	f200 8105 	bhi.w	8000eea <__udivmoddi4+0x2d2>
 8000ce0:	1a84      	subs	r4, r0, r2
 8000ce2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ce6:	2001      	movs	r0, #1
 8000ce8:	4690      	mov	r8, r2
 8000cea:	2d00      	cmp	r5, #0
 8000cec:	d0e5      	beq.n	8000cba <__udivmoddi4+0xa2>
 8000cee:	e9c5 4800 	strd	r4, r8, [r5]
 8000cf2:	e7e2      	b.n	8000cba <__udivmoddi4+0xa2>
 8000cf4:	2a00      	cmp	r2, #0
 8000cf6:	f000 8090 	beq.w	8000e1a <__udivmoddi4+0x202>
 8000cfa:	fab2 f682 	clz	r6, r2
 8000cfe:	2e00      	cmp	r6, #0
 8000d00:	f040 80a4 	bne.w	8000e4c <__udivmoddi4+0x234>
 8000d04:	1a8a      	subs	r2, r1, r2
 8000d06:	0c03      	lsrs	r3, r0, #16
 8000d08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d0c:	b280      	uxth	r0, r0
 8000d0e:	b2bc      	uxth	r4, r7
 8000d10:	2101      	movs	r1, #1
 8000d12:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d16:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d1a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d1e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d22:	429a      	cmp	r2, r3
 8000d24:	d907      	bls.n	8000d36 <__udivmoddi4+0x11e>
 8000d26:	18fb      	adds	r3, r7, r3
 8000d28:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d2c:	d202      	bcs.n	8000d34 <__udivmoddi4+0x11c>
 8000d2e:	429a      	cmp	r2, r3
 8000d30:	f200 80e0 	bhi.w	8000ef4 <__udivmoddi4+0x2dc>
 8000d34:	46c4      	mov	ip, r8
 8000d36:	1a9b      	subs	r3, r3, r2
 8000d38:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d3c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d40:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d44:	fb02 f404 	mul.w	r4, r2, r4
 8000d48:	429c      	cmp	r4, r3
 8000d4a:	d907      	bls.n	8000d5c <__udivmoddi4+0x144>
 8000d4c:	18fb      	adds	r3, r7, r3
 8000d4e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d52:	d202      	bcs.n	8000d5a <__udivmoddi4+0x142>
 8000d54:	429c      	cmp	r4, r3
 8000d56:	f200 80ca 	bhi.w	8000eee <__udivmoddi4+0x2d6>
 8000d5a:	4602      	mov	r2, r0
 8000d5c:	1b1b      	subs	r3, r3, r4
 8000d5e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d62:	e7a5      	b.n	8000cb0 <__udivmoddi4+0x98>
 8000d64:	f1c1 0620 	rsb	r6, r1, #32
 8000d68:	408b      	lsls	r3, r1
 8000d6a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d6e:	431f      	orrs	r7, r3
 8000d70:	fa0e f401 	lsl.w	r4, lr, r1
 8000d74:	fa20 f306 	lsr.w	r3, r0, r6
 8000d78:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d7c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d80:	4323      	orrs	r3, r4
 8000d82:	fa00 f801 	lsl.w	r8, r0, r1
 8000d86:	fa1f fc87 	uxth.w	ip, r7
 8000d8a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d8e:	0c1c      	lsrs	r4, r3, #16
 8000d90:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d94:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d98:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d9c:	45a6      	cmp	lr, r4
 8000d9e:	fa02 f201 	lsl.w	r2, r2, r1
 8000da2:	d909      	bls.n	8000db8 <__udivmoddi4+0x1a0>
 8000da4:	193c      	adds	r4, r7, r4
 8000da6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000daa:	f080 809c 	bcs.w	8000ee6 <__udivmoddi4+0x2ce>
 8000dae:	45a6      	cmp	lr, r4
 8000db0:	f240 8099 	bls.w	8000ee6 <__udivmoddi4+0x2ce>
 8000db4:	3802      	subs	r0, #2
 8000db6:	443c      	add	r4, r7
 8000db8:	eba4 040e 	sub.w	r4, r4, lr
 8000dbc:	fa1f fe83 	uxth.w	lr, r3
 8000dc0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dc4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dc8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dcc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dd0:	45a4      	cmp	ip, r4
 8000dd2:	d908      	bls.n	8000de6 <__udivmoddi4+0x1ce>
 8000dd4:	193c      	adds	r4, r7, r4
 8000dd6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dda:	f080 8082 	bcs.w	8000ee2 <__udivmoddi4+0x2ca>
 8000dde:	45a4      	cmp	ip, r4
 8000de0:	d97f      	bls.n	8000ee2 <__udivmoddi4+0x2ca>
 8000de2:	3b02      	subs	r3, #2
 8000de4:	443c      	add	r4, r7
 8000de6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dea:	eba4 040c 	sub.w	r4, r4, ip
 8000dee:	fba0 ec02 	umull	lr, ip, r0, r2
 8000df2:	4564      	cmp	r4, ip
 8000df4:	4673      	mov	r3, lr
 8000df6:	46e1      	mov	r9, ip
 8000df8:	d362      	bcc.n	8000ec0 <__udivmoddi4+0x2a8>
 8000dfa:	d05f      	beq.n	8000ebc <__udivmoddi4+0x2a4>
 8000dfc:	b15d      	cbz	r5, 8000e16 <__udivmoddi4+0x1fe>
 8000dfe:	ebb8 0203 	subs.w	r2, r8, r3
 8000e02:	eb64 0409 	sbc.w	r4, r4, r9
 8000e06:	fa04 f606 	lsl.w	r6, r4, r6
 8000e0a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e0e:	431e      	orrs	r6, r3
 8000e10:	40cc      	lsrs	r4, r1
 8000e12:	e9c5 6400 	strd	r6, r4, [r5]
 8000e16:	2100      	movs	r1, #0
 8000e18:	e74f      	b.n	8000cba <__udivmoddi4+0xa2>
 8000e1a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e1e:	0c01      	lsrs	r1, r0, #16
 8000e20:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e24:	b280      	uxth	r0, r0
 8000e26:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e2a:	463b      	mov	r3, r7
 8000e2c:	4638      	mov	r0, r7
 8000e2e:	463c      	mov	r4, r7
 8000e30:	46b8      	mov	r8, r7
 8000e32:	46be      	mov	lr, r7
 8000e34:	2620      	movs	r6, #32
 8000e36:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e3a:	eba2 0208 	sub.w	r2, r2, r8
 8000e3e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e42:	e766      	b.n	8000d12 <__udivmoddi4+0xfa>
 8000e44:	4601      	mov	r1, r0
 8000e46:	e718      	b.n	8000c7a <__udivmoddi4+0x62>
 8000e48:	4610      	mov	r0, r2
 8000e4a:	e72c      	b.n	8000ca6 <__udivmoddi4+0x8e>
 8000e4c:	f1c6 0220 	rsb	r2, r6, #32
 8000e50:	fa2e f302 	lsr.w	r3, lr, r2
 8000e54:	40b7      	lsls	r7, r6
 8000e56:	40b1      	lsls	r1, r6
 8000e58:	fa20 f202 	lsr.w	r2, r0, r2
 8000e5c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e60:	430a      	orrs	r2, r1
 8000e62:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e66:	b2bc      	uxth	r4, r7
 8000e68:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e6c:	0c11      	lsrs	r1, r2, #16
 8000e6e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e72:	fb08 f904 	mul.w	r9, r8, r4
 8000e76:	40b0      	lsls	r0, r6
 8000e78:	4589      	cmp	r9, r1
 8000e7a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e7e:	b280      	uxth	r0, r0
 8000e80:	d93e      	bls.n	8000f00 <__udivmoddi4+0x2e8>
 8000e82:	1879      	adds	r1, r7, r1
 8000e84:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e88:	d201      	bcs.n	8000e8e <__udivmoddi4+0x276>
 8000e8a:	4589      	cmp	r9, r1
 8000e8c:	d81f      	bhi.n	8000ece <__udivmoddi4+0x2b6>
 8000e8e:	eba1 0109 	sub.w	r1, r1, r9
 8000e92:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e96:	fb09 f804 	mul.w	r8, r9, r4
 8000e9a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e9e:	b292      	uxth	r2, r2
 8000ea0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ea4:	4542      	cmp	r2, r8
 8000ea6:	d229      	bcs.n	8000efc <__udivmoddi4+0x2e4>
 8000ea8:	18ba      	adds	r2, r7, r2
 8000eaa:	f109 31ff 	add.w	r1, r9, #4294967295
 8000eae:	d2c4      	bcs.n	8000e3a <__udivmoddi4+0x222>
 8000eb0:	4542      	cmp	r2, r8
 8000eb2:	d2c2      	bcs.n	8000e3a <__udivmoddi4+0x222>
 8000eb4:	f1a9 0102 	sub.w	r1, r9, #2
 8000eb8:	443a      	add	r2, r7
 8000eba:	e7be      	b.n	8000e3a <__udivmoddi4+0x222>
 8000ebc:	45f0      	cmp	r8, lr
 8000ebe:	d29d      	bcs.n	8000dfc <__udivmoddi4+0x1e4>
 8000ec0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ec4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ec8:	3801      	subs	r0, #1
 8000eca:	46e1      	mov	r9, ip
 8000ecc:	e796      	b.n	8000dfc <__udivmoddi4+0x1e4>
 8000ece:	eba7 0909 	sub.w	r9, r7, r9
 8000ed2:	4449      	add	r1, r9
 8000ed4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ed8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000edc:	fb09 f804 	mul.w	r8, r9, r4
 8000ee0:	e7db      	b.n	8000e9a <__udivmoddi4+0x282>
 8000ee2:	4673      	mov	r3, lr
 8000ee4:	e77f      	b.n	8000de6 <__udivmoddi4+0x1ce>
 8000ee6:	4650      	mov	r0, sl
 8000ee8:	e766      	b.n	8000db8 <__udivmoddi4+0x1a0>
 8000eea:	4608      	mov	r0, r1
 8000eec:	e6fd      	b.n	8000cea <__udivmoddi4+0xd2>
 8000eee:	443b      	add	r3, r7
 8000ef0:	3a02      	subs	r2, #2
 8000ef2:	e733      	b.n	8000d5c <__udivmoddi4+0x144>
 8000ef4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ef8:	443b      	add	r3, r7
 8000efa:	e71c      	b.n	8000d36 <__udivmoddi4+0x11e>
 8000efc:	4649      	mov	r1, r9
 8000efe:	e79c      	b.n	8000e3a <__udivmoddi4+0x222>
 8000f00:	eba1 0109 	sub.w	r1, r1, r9
 8000f04:	46c4      	mov	ip, r8
 8000f06:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f0a:	fb09 f804 	mul.w	r8, r9, r4
 8000f0e:	e7c4      	b.n	8000e9a <__udivmoddi4+0x282>

08000f10 <__aeabi_idiv0>:
 8000f10:	4770      	bx	lr
 8000f12:	bf00      	nop

08000f14 <LCD_EnablePulse>:
#include "lcd.h"
#include "stm32f4xx_hal.h"
#include <stdio.h>


static void LCD_EnablePulse() {
 8000f14:	b580      	push	{r7, lr}
 8000f16:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(EN_Port, EN_Pin, GPIO_PIN_SET);
 8000f18:	2201      	movs	r2, #1
 8000f1a:	2102      	movs	r1, #2
 8000f1c:	4807      	ldr	r0, [pc, #28]	@ (8000f3c <LCD_EnablePulse+0x28>)
 8000f1e:	f001 fdff 	bl	8002b20 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 8000f22:	2001      	movs	r0, #1
 8000f24:	f000 ff5e 	bl	8001de4 <HAL_Delay>
    HAL_GPIO_WritePin(EN_Port, EN_Pin, GPIO_PIN_RESET);
 8000f28:	2200      	movs	r2, #0
 8000f2a:	2102      	movs	r1, #2
 8000f2c:	4803      	ldr	r0, [pc, #12]	@ (8000f3c <LCD_EnablePulse+0x28>)
 8000f2e:	f001 fdf7 	bl	8002b20 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 8000f32:	2001      	movs	r0, #1
 8000f34:	f000 ff56 	bl	8001de4 <HAL_Delay>
}
 8000f38:	bf00      	nop
 8000f3a:	bd80      	pop	{r7, pc}
 8000f3c:	40020400 	.word	0x40020400

08000f40 <LCD_Send4Bits>:

static void LCD_Send4Bits(uint8_t data) {
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b082      	sub	sp, #8
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	4603      	mov	r3, r0
 8000f48:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(D4_Port, D4_Pin, (data >> 0) & 0x01);
 8000f4a:	79fb      	ldrb	r3, [r7, #7]
 8000f4c:	f003 0301 	and.w	r3, r3, #1
 8000f50:	b2db      	uxtb	r3, r3
 8000f52:	461a      	mov	r2, r3
 8000f54:	2104      	movs	r1, #4
 8000f56:	4815      	ldr	r0, [pc, #84]	@ (8000fac <LCD_Send4Bits+0x6c>)
 8000f58:	f001 fde2 	bl	8002b20 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(D5_Port, D5_Pin, (data >> 1) & 0x01);
 8000f5c:	79fb      	ldrb	r3, [r7, #7]
 8000f5e:	085b      	lsrs	r3, r3, #1
 8000f60:	b2db      	uxtb	r3, r3
 8000f62:	f003 0301 	and.w	r3, r3, #1
 8000f66:	b2db      	uxtb	r3, r3
 8000f68:	461a      	mov	r2, r3
 8000f6a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000f6e:	480f      	ldr	r0, [pc, #60]	@ (8000fac <LCD_Send4Bits+0x6c>)
 8000f70:	f001 fdd6 	bl	8002b20 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(D6_Port, D6_Pin, (data >> 2) & 0x01);
 8000f74:	79fb      	ldrb	r3, [r7, #7]
 8000f76:	089b      	lsrs	r3, r3, #2
 8000f78:	b2db      	uxtb	r3, r3
 8000f7a:	f003 0301 	and.w	r3, r3, #1
 8000f7e:	b2db      	uxtb	r3, r3
 8000f80:	461a      	mov	r2, r3
 8000f82:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000f86:	4809      	ldr	r0, [pc, #36]	@ (8000fac <LCD_Send4Bits+0x6c>)
 8000f88:	f001 fdca 	bl	8002b20 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(D7_Port, D7_Pin, (data >> 3) & 0x01);
 8000f8c:	79fb      	ldrb	r3, [r7, #7]
 8000f8e:	08db      	lsrs	r3, r3, #3
 8000f90:	b2db      	uxtb	r3, r3
 8000f92:	f003 0301 	and.w	r3, r3, #1
 8000f96:	b2db      	uxtb	r3, r3
 8000f98:	461a      	mov	r2, r3
 8000f9a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000f9e:	4803      	ldr	r0, [pc, #12]	@ (8000fac <LCD_Send4Bits+0x6c>)
 8000fa0:	f001 fdbe 	bl	8002b20 <HAL_GPIO_WritePin>
}
 8000fa4:	bf00      	nop
 8000fa6:	3708      	adds	r7, #8
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	bd80      	pop	{r7, pc}
 8000fac:	40020400 	.word	0x40020400

08000fb0 <LCD_SendCommand>:

void LCD_SendCommand(uint8_t cmd) {
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b082      	sub	sp, #8
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(RS_Port, RS_Pin, GPIO_PIN_RESET);
 8000fba:	2200      	movs	r2, #0
 8000fbc:	2101      	movs	r1, #1
 8000fbe:	480d      	ldr	r0, [pc, #52]	@ (8000ff4 <LCD_SendCommand+0x44>)
 8000fc0:	f001 fdae 	bl	8002b20 <HAL_GPIO_WritePin>

    LCD_Send4Bits(cmd >> 4);
 8000fc4:	79fb      	ldrb	r3, [r7, #7]
 8000fc6:	091b      	lsrs	r3, r3, #4
 8000fc8:	b2db      	uxtb	r3, r3
 8000fca:	4618      	mov	r0, r3
 8000fcc:	f7ff ffb8 	bl	8000f40 <LCD_Send4Bits>
    LCD_EnablePulse();
 8000fd0:	f7ff ffa0 	bl	8000f14 <LCD_EnablePulse>

    LCD_Send4Bits(cmd & 0x0F);
 8000fd4:	79fb      	ldrb	r3, [r7, #7]
 8000fd6:	f003 030f 	and.w	r3, r3, #15
 8000fda:	b2db      	uxtb	r3, r3
 8000fdc:	4618      	mov	r0, r3
 8000fde:	f7ff ffaf 	bl	8000f40 <LCD_Send4Bits>
    LCD_EnablePulse();
 8000fe2:	f7ff ff97 	bl	8000f14 <LCD_EnablePulse>

    HAL_Delay(2);
 8000fe6:	2002      	movs	r0, #2
 8000fe8:	f000 fefc 	bl	8001de4 <HAL_Delay>
}
 8000fec:	bf00      	nop
 8000fee:	3708      	adds	r7, #8
 8000ff0:	46bd      	mov	sp, r7
 8000ff2:	bd80      	pop	{r7, pc}
 8000ff4:	40020400 	.word	0x40020400

08000ff8 <LCD_SendData>:

void LCD_SendData(uint8_t data) {
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b082      	sub	sp, #8
 8000ffc:	af00      	add	r7, sp, #0
 8000ffe:	4603      	mov	r3, r0
 8001000:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(RS_Port, RS_Pin, GPIO_PIN_SET);
 8001002:	2201      	movs	r2, #1
 8001004:	2101      	movs	r1, #1
 8001006:	480c      	ldr	r0, [pc, #48]	@ (8001038 <LCD_SendData+0x40>)
 8001008:	f001 fd8a 	bl	8002b20 <HAL_GPIO_WritePin>

    LCD_Send4Bits(data >> 4);
 800100c:	79fb      	ldrb	r3, [r7, #7]
 800100e:	091b      	lsrs	r3, r3, #4
 8001010:	b2db      	uxtb	r3, r3
 8001012:	4618      	mov	r0, r3
 8001014:	f7ff ff94 	bl	8000f40 <LCD_Send4Bits>
    LCD_EnablePulse();
 8001018:	f7ff ff7c 	bl	8000f14 <LCD_EnablePulse>

    LCD_Send4Bits(data & 0x0F);
 800101c:	79fb      	ldrb	r3, [r7, #7]
 800101e:	f003 030f 	and.w	r3, r3, #15
 8001022:	b2db      	uxtb	r3, r3
 8001024:	4618      	mov	r0, r3
 8001026:	f7ff ff8b 	bl	8000f40 <LCD_Send4Bits>
    LCD_EnablePulse();
 800102a:	f7ff ff73 	bl	8000f14 <LCD_EnablePulse>
}
 800102e:	bf00      	nop
 8001030:	3708      	adds	r7, #8
 8001032:	46bd      	mov	sp, r7
 8001034:	bd80      	pop	{r7, pc}
 8001036:	bf00      	nop
 8001038:	40020400 	.word	0x40020400

0800103c <LCD_SendString>:

void LCD_SendString(char *str) {
 800103c:	b580      	push	{r7, lr}
 800103e:	b082      	sub	sp, #8
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]
    while (*str) {
 8001044:	e006      	b.n	8001054 <LCD_SendString+0x18>
        LCD_SendData(*str++);
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	1c5a      	adds	r2, r3, #1
 800104a:	607a      	str	r2, [r7, #4]
 800104c:	781b      	ldrb	r3, [r3, #0]
 800104e:	4618      	mov	r0, r3
 8001050:	f7ff ffd2 	bl	8000ff8 <LCD_SendData>
    while (*str) {
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	781b      	ldrb	r3, [r3, #0]
 8001058:	2b00      	cmp	r3, #0
 800105a:	d1f4      	bne.n	8001046 <LCD_SendString+0xa>
    }
}
 800105c:	bf00      	nop
 800105e:	bf00      	nop
 8001060:	3708      	adds	r7, #8
 8001062:	46bd      	mov	sp, r7
 8001064:	bd80      	pop	{r7, pc}

08001066 <LCD_Init>:

void LCD_Init() {
 8001066:	b580      	push	{r7, lr}
 8001068:	af00      	add	r7, sp, #0
    HAL_Delay(50);
 800106a:	2032      	movs	r0, #50	@ 0x32
 800106c:	f000 feba 	bl	8001de4 <HAL_Delay>

    LCD_Send4Bits(0x03);
 8001070:	2003      	movs	r0, #3
 8001072:	f7ff ff65 	bl	8000f40 <LCD_Send4Bits>
    LCD_EnablePulse();
 8001076:	f7ff ff4d 	bl	8000f14 <LCD_EnablePulse>
    HAL_Delay(5);
 800107a:	2005      	movs	r0, #5
 800107c:	f000 feb2 	bl	8001de4 <HAL_Delay>

    LCD_Send4Bits(0x03);
 8001080:	2003      	movs	r0, #3
 8001082:	f7ff ff5d 	bl	8000f40 <LCD_Send4Bits>
    LCD_EnablePulse();
 8001086:	f7ff ff45 	bl	8000f14 <LCD_EnablePulse>
    HAL_Delay(1);
 800108a:	2001      	movs	r0, #1
 800108c:	f000 feaa 	bl	8001de4 <HAL_Delay>

    LCD_Send4Bits(0x02); // 4-bit mode
 8001090:	2002      	movs	r0, #2
 8001092:	f7ff ff55 	bl	8000f40 <LCD_Send4Bits>
    LCD_EnablePulse();
 8001096:	f7ff ff3d 	bl	8000f14 <LCD_EnablePulse>

    LCD_SendCommand(0x28); // 4-bit, 2-line, 5x8 dots
 800109a:	2028      	movs	r0, #40	@ 0x28
 800109c:	f7ff ff88 	bl	8000fb0 <LCD_SendCommand>
    LCD_SendCommand(0x0C); // Display on, cursor off
 80010a0:	200c      	movs	r0, #12
 80010a2:	f7ff ff85 	bl	8000fb0 <LCD_SendCommand>
    LCD_SendCommand(0x06); // Shift cursor right
 80010a6:	2006      	movs	r0, #6
 80010a8:	f7ff ff82 	bl	8000fb0 <LCD_SendCommand>
    LCD_SendCommand(0x01); // Clear
 80010ac:	2001      	movs	r0, #1
 80010ae:	f7ff ff7f 	bl	8000fb0 <LCD_SendCommand>
    HAL_Delay(2);
 80010b2:	2002      	movs	r0, #2
 80010b4:	f000 fe96 	bl	8001de4 <HAL_Delay>
}
 80010b8:	bf00      	nop
 80010ba:	bd80      	pop	{r7, pc}

080010bc <LCD_SendInt>:
void LCD_SendInt(int num) {
 80010bc:	b580      	push	{r7, lr}
 80010be:	b086      	sub	sp, #24
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	6078      	str	r0, [r7, #4]
    char buffer[12];
    sprintf(buffer, "%d", num);
 80010c4:	f107 030c 	add.w	r3, r7, #12
 80010c8:	687a      	ldr	r2, [r7, #4]
 80010ca:	4906      	ldr	r1, [pc, #24]	@ (80010e4 <LCD_SendInt+0x28>)
 80010cc:	4618      	mov	r0, r3
 80010ce:	f008 fed1 	bl	8009e74 <siprintf>
    LCD_SendString(buffer);
 80010d2:	f107 030c 	add.w	r3, r7, #12
 80010d6:	4618      	mov	r0, r3
 80010d8:	f7ff ffb0 	bl	800103c <LCD_SendString>
}
 80010dc:	bf00      	nop
 80010de:	3718      	adds	r7, #24
 80010e0:	46bd      	mov	sp, r7
 80010e2:	bd80      	pop	{r7, pc}
 80010e4:	0800ba48 	.word	0x0800ba48

080010e8 <LCD_SendFloat>:

void LCD_SendFloat(float num) {
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b084      	sub	sp, #16
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	ed87 0a01 	vstr	s0, [r7, #4]
    int int_part = (int)num;
 80010f2:	edd7 7a01 	vldr	s15, [r7, #4]
 80010f6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80010fa:	ee17 3a90 	vmov	r3, s15
 80010fe:	60bb      	str	r3, [r7, #8]
    int dec_part = (int)((num - int_part) * 10);  // 1 decimal place
 8001100:	68bb      	ldr	r3, [r7, #8]
 8001102:	ee07 3a90 	vmov	s15, r3
 8001106:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800110a:	ed97 7a01 	vldr	s14, [r7, #4]
 800110e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001112:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001116:	ee67 7a87 	vmul.f32	s15, s15, s14
 800111a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800111e:	ee17 3a90 	vmov	r3, s15
 8001122:	60fb      	str	r3, [r7, #12]

    if (dec_part < 0) dec_part = -dec_part; // handle negative numbers
 8001124:	68fb      	ldr	r3, [r7, #12]
 8001126:	2b00      	cmp	r3, #0
 8001128:	da02      	bge.n	8001130 <LCD_SendFloat+0x48>
 800112a:	68fb      	ldr	r3, [r7, #12]
 800112c:	425b      	negs	r3, r3
 800112e:	60fb      	str	r3, [r7, #12]

    LCD_SendInt(int_part);
 8001130:	68b8      	ldr	r0, [r7, #8]
 8001132:	f7ff ffc3 	bl	80010bc <LCD_SendInt>
    LCD_SendString(".");
 8001136:	4805      	ldr	r0, [pc, #20]	@ (800114c <LCD_SendFloat+0x64>)
 8001138:	f7ff ff80 	bl	800103c <LCD_SendString>
    LCD_SendInt(dec_part);
 800113c:	68f8      	ldr	r0, [r7, #12]
 800113e:	f7ff ffbd 	bl	80010bc <LCD_SendInt>
}
 8001142:	bf00      	nop
 8001144:	3710      	adds	r7, #16
 8001146:	46bd      	mov	sp, r7
 8001148:	bd80      	pop	{r7, pc}
 800114a:	bf00      	nop
 800114c:	0800ba4c 	.word	0x0800ba4c

08001150 <LCD_SetCursor>:

void LCD_SetCursor(uint8_t row, uint8_t col)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	b084      	sub	sp, #16
 8001154:	af00      	add	r7, sp, #0
 8001156:	4603      	mov	r3, r0
 8001158:	460a      	mov	r2, r1
 800115a:	71fb      	strb	r3, [r7, #7]
 800115c:	4613      	mov	r3, r2
 800115e:	71bb      	strb	r3, [r7, #6]
    uint8_t row_offsets[] = {0x00, 0x40, 0x14, 0x54};
 8001160:	4b0f      	ldr	r3, [pc, #60]	@ (80011a0 <LCD_SetCursor+0x50>)
 8001162:	60fb      	str	r3, [r7, #12]

    if (row > 3) row = 3;     // limit for 20x4
 8001164:	79fb      	ldrb	r3, [r7, #7]
 8001166:	2b03      	cmp	r3, #3
 8001168:	d901      	bls.n	800116e <LCD_SetCursor+0x1e>
 800116a:	2303      	movs	r3, #3
 800116c:	71fb      	strb	r3, [r7, #7]
    if (col > 19) col = 19;   // limit for 20 characters
 800116e:	79bb      	ldrb	r3, [r7, #6]
 8001170:	2b13      	cmp	r3, #19
 8001172:	d901      	bls.n	8001178 <LCD_SetCursor+0x28>
 8001174:	2313      	movs	r3, #19
 8001176:	71bb      	strb	r3, [r7, #6]

    LCD_SendCommand(0x80 | (col + row_offsets[row]));
 8001178:	79fb      	ldrb	r3, [r7, #7]
 800117a:	3310      	adds	r3, #16
 800117c:	443b      	add	r3, r7
 800117e:	f813 2c04 	ldrb.w	r2, [r3, #-4]
 8001182:	79bb      	ldrb	r3, [r7, #6]
 8001184:	4413      	add	r3, r2
 8001186:	b2db      	uxtb	r3, r3
 8001188:	b25b      	sxtb	r3, r3
 800118a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800118e:	b25b      	sxtb	r3, r3
 8001190:	b2db      	uxtb	r3, r3
 8001192:	4618      	mov	r0, r3
 8001194:	f7ff ff0c 	bl	8000fb0 <LCD_SendCommand>
}
 8001198:	bf00      	nop
 800119a:	3710      	adds	r7, #16
 800119c:	46bd      	mov	sp, r7
 800119e:	bd80      	pop	{r7, pc}
 80011a0:	54144000 	.word	0x54144000
 80011a4:	00000000 	.word	0x00000000

080011a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b084      	sub	sp, #16
 80011ac:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011ae:	f000 fda7 	bl	8001d00 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011b2:	f000 f999 	bl	80014e8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011b6:	f000 fab9 	bl	800172c <MX_GPIO_Init>
  MX_I2S3_Init();
 80011ba:	f000 fa51 	bl	8001660 <MX_I2S3_Init>
  MX_SPI1_Init();
 80011be:	f000 fa7f 	bl	80016c0 <MX_SPI1_Init>
  MX_USB_HOST_Init();
 80011c2:	f008 faa1 	bl	8009708 <MX_USB_HOST_Init>
  MX_ADC1_Init();
 80011c6:	f000 f9f9 	bl	80015bc <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

  LCD_Init();
 80011ca:	f7ff ff4c 	bl	8001066 <LCD_Init>
  HAL_Delay(500);
 80011ce:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80011d2:	f000 fe07 	bl	8001de4 <HAL_Delay>
  LCD_SendCommand(0x01);
 80011d6:	2001      	movs	r0, #1
 80011d8:	f7ff feea 	bl	8000fb0 <LCD_SendCommand>
  LCD_SendString("MQ2 Initializing");
 80011dc:	48b2      	ldr	r0, [pc, #712]	@ (80014a8 <main+0x300>)
 80011de:	f7ff ff2d 	bl	800103c <LCD_SendString>
  HAL_Delay(2000);
 80011e2:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80011e6:	f000 fdfd 	bl	8001de4 <HAL_Delay>

  // Start ADC
  HAL_ADC_Start(&hadc1);
 80011ea:	48b0      	ldr	r0, [pc, #704]	@ (80014ac <main+0x304>)
 80011ec:	f000 fe62 	bl	8001eb4 <HAL_ADC_Start>

  LCD_SendCommand(0x01);
 80011f0:	2001      	movs	r0, #1
 80011f2:	f7ff fedd 	bl	8000fb0 <LCD_SendCommand>
  LCD_SendString("MQ2 Ready");
 80011f6:	48ae      	ldr	r0, [pc, #696]	@ (80014b0 <main+0x308>)
 80011f8:	f7ff ff20 	bl	800103c <LCD_SendString>
  HAL_Delay(1000);
 80011fc:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001200:	f000 fdf0 	bl	8001de4 <HAL_Delay>

  // ---- Initialize LCD ----
  LCD_Init();
 8001204:	f7ff ff2f 	bl	8001066 <LCD_Init>
  HAL_Delay(500);
 8001208:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800120c:	f000 fdea 	bl	8001de4 <HAL_Delay>


  LCD_SendCommand(0x01);
 8001210:	2001      	movs	r0, #1
 8001212:	f7ff fecd 	bl	8000fb0 <LCD_SendCommand>
  LCD_SendString("Sending start...");
 8001216:	48a7      	ldr	r0, [pc, #668]	@ (80014b4 <main+0x30c>)
 8001218:	f7ff ff10 	bl	800103c <LCD_SendString>
  HAL_Delay(2000);
 800121c:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001220:	f000 fde0 	bl	8001de4 <HAL_Delay>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 8001224:	f008 fa96 	bl	8009754 <MX_USB_HOST_Process>

    /* USER CODE BEGIN 3 */
    // Start ADC Conversion
    HAL_ADC_Start(&hadc1);
 8001228:	48a0      	ldr	r0, [pc, #640]	@ (80014ac <main+0x304>)
 800122a:	f000 fe43 	bl	8001eb4 <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&hadc1, 100);
 800122e:	2164      	movs	r1, #100	@ 0x64
 8001230:	489e      	ldr	r0, [pc, #632]	@ (80014ac <main+0x304>)
 8001232:	f000 ff11 	bl	8002058 <HAL_ADC_PollForConversion>

    mq_raw = HAL_ADC_GetValue(&hadc1);
 8001236:	489d      	ldr	r0, [pc, #628]	@ (80014ac <main+0x304>)
 8001238:	f000 ff99 	bl	800216e <HAL_ADC_GetValue>
 800123c:	4603      	mov	r3, r0
 800123e:	4a9e      	ldr	r2, [pc, #632]	@ (80014b8 <main+0x310>)
 8001240:	6013      	str	r3, [r2, #0]

    // Convert ADC to voltage (After level shifter: 03.3 V)
    mq_voltage = (mq_raw * 3.3f) / 4095.0f;
 8001242:	4b9d      	ldr	r3, [pc, #628]	@ (80014b8 <main+0x310>)
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	ee07 3a90 	vmov	s15, r3
 800124a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800124e:	ed9f 7a9b 	vldr	s14, [pc, #620]	@ 80014bc <main+0x314>
 8001252:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001256:	eddf 6a9a 	vldr	s13, [pc, #616]	@ 80014c0 <main+0x318>
 800125a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800125e:	4b99      	ldr	r3, [pc, #612]	@ (80014c4 <main+0x31c>)
 8001260:	edc3 7a00 	vstr	s15, [r3]

    // Convert to Rs (sensor resistance)
    Rs = (3.3f - mq_voltage) / mq_voltage;
 8001264:	4b97      	ldr	r3, [pc, #604]	@ (80014c4 <main+0x31c>)
 8001266:	edd3 7a00 	vldr	s15, [r3]
 800126a:	ed9f 7a94 	vldr	s14, [pc, #592]	@ 80014bc <main+0x314>
 800126e:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001272:	4b94      	ldr	r3, [pc, #592]	@ (80014c4 <main+0x31c>)
 8001274:	ed93 7a00 	vldr	s14, [r3]
 8001278:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800127c:	4b92      	ldr	r3, [pc, #584]	@ (80014c8 <main+0x320>)
 800127e:	edc3 7a00 	vstr	s15, [r3]

    // Ratio Rs/Ro
    ratio = Rs / Ro;
 8001282:	4b91      	ldr	r3, [pc, #580]	@ (80014c8 <main+0x320>)
 8001284:	edd3 6a00 	vldr	s13, [r3]
 8001288:	4b90      	ldr	r3, [pc, #576]	@ (80014cc <main+0x324>)
 800128a:	ed93 7a00 	vldr	s14, [r3]
 800128e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001292:	4b8f      	ldr	r3, [pc, #572]	@ (80014d0 <main+0x328>)
 8001294:	edc3 7a00 	vstr	s15, [r3]
    //   PPM Calculations
    //   From MQ2 datasheet curves
    // =============================

    // LPG ppm
    float ppm_lpg = pow(10, ((log10(ratio) - (-0.47)) / (-0.36)));
 8001298:	4b8d      	ldr	r3, [pc, #564]	@ (80014d0 <main+0x328>)
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	4618      	mov	r0, r3
 800129e:	f7ff f94b 	bl	8000538 <__aeabi_f2d>
 80012a2:	4602      	mov	r2, r0
 80012a4:	460b      	mov	r3, r1
 80012a6:	ec43 2b10 	vmov	d0, r2, r3
 80012aa:	f009 f9d5 	bl	800a658 <log10>
 80012ae:	ec51 0b10 	vmov	r0, r1, d0
 80012b2:	a36f      	add	r3, pc, #444	@ (adr r3, 8001470 <main+0x2c8>)
 80012b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012b8:	f7fe ffe0 	bl	800027c <__adddf3>
 80012bc:	4602      	mov	r2, r0
 80012be:	460b      	mov	r3, r1
 80012c0:	4610      	mov	r0, r2
 80012c2:	4619      	mov	r1, r3
 80012c4:	a36c      	add	r3, pc, #432	@ (adr r3, 8001478 <main+0x2d0>)
 80012c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012ca:	f7ff fab7 	bl	800083c <__aeabi_ddiv>
 80012ce:	4602      	mov	r2, r0
 80012d0:	460b      	mov	r3, r1
 80012d2:	ec43 2b17 	vmov	d7, r2, r3
 80012d6:	eeb0 1a47 	vmov.f32	s2, s14
 80012da:	eef0 1a67 	vmov.f32	s3, s15
 80012de:	ed9f 0b68 	vldr	d0, [pc, #416]	@ 8001480 <main+0x2d8>
 80012e2:	f009 f9f7 	bl	800a6d4 <pow>
 80012e6:	ec53 2b10 	vmov	r2, r3, d0
 80012ea:	4610      	mov	r0, r2
 80012ec:	4619      	mov	r1, r3
 80012ee:	f7ff fc2b 	bl	8000b48 <__aeabi_d2f>
 80012f2:	4603      	mov	r3, r0
 80012f4:	60fb      	str	r3, [r7, #12]

    // Smoke ppm
    float ppm_smoke = pow(10, ((log10(ratio) - (-0.42)) / (-0.48)));
 80012f6:	4b76      	ldr	r3, [pc, #472]	@ (80014d0 <main+0x328>)
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	4618      	mov	r0, r3
 80012fc:	f7ff f91c 	bl	8000538 <__aeabi_f2d>
 8001300:	4602      	mov	r2, r0
 8001302:	460b      	mov	r3, r1
 8001304:	ec43 2b10 	vmov	d0, r2, r3
 8001308:	f009 f9a6 	bl	800a658 <log10>
 800130c:	ec51 0b10 	vmov	r0, r1, d0
 8001310:	a35d      	add	r3, pc, #372	@ (adr r3, 8001488 <main+0x2e0>)
 8001312:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001316:	f7fe ffb1 	bl	800027c <__adddf3>
 800131a:	4602      	mov	r2, r0
 800131c:	460b      	mov	r3, r1
 800131e:	4610      	mov	r0, r2
 8001320:	4619      	mov	r1, r3
 8001322:	a35b      	add	r3, pc, #364	@ (adr r3, 8001490 <main+0x2e8>)
 8001324:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001328:	f7ff fa88 	bl	800083c <__aeabi_ddiv>
 800132c:	4602      	mov	r2, r0
 800132e:	460b      	mov	r3, r1
 8001330:	ec43 2b17 	vmov	d7, r2, r3
 8001334:	eeb0 1a47 	vmov.f32	s2, s14
 8001338:	eef0 1a67 	vmov.f32	s3, s15
 800133c:	ed9f 0b50 	vldr	d0, [pc, #320]	@ 8001480 <main+0x2d8>
 8001340:	f009 f9c8 	bl	800a6d4 <pow>
 8001344:	ec53 2b10 	vmov	r2, r3, d0
 8001348:	4610      	mov	r0, r2
 800134a:	4619      	mov	r1, r3
 800134c:	f7ff fbfc 	bl	8000b48 <__aeabi_d2f>
 8001350:	4603      	mov	r3, r0
 8001352:	60bb      	str	r3, [r7, #8]

    // CO ppm (approx)
    float ppm_co = pow(10, ((log10(ratio) - (-0.37)) / (-0.33)));
 8001354:	4b5e      	ldr	r3, [pc, #376]	@ (80014d0 <main+0x328>)
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	4618      	mov	r0, r3
 800135a:	f7ff f8ed 	bl	8000538 <__aeabi_f2d>
 800135e:	4602      	mov	r2, r0
 8001360:	460b      	mov	r3, r1
 8001362:	ec43 2b10 	vmov	d0, r2, r3
 8001366:	f009 f977 	bl	800a658 <log10>
 800136a:	ec51 0b10 	vmov	r0, r1, d0
 800136e:	a34a      	add	r3, pc, #296	@ (adr r3, 8001498 <main+0x2f0>)
 8001370:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001374:	f7fe ff82 	bl	800027c <__adddf3>
 8001378:	4602      	mov	r2, r0
 800137a:	460b      	mov	r3, r1
 800137c:	4610      	mov	r0, r2
 800137e:	4619      	mov	r1, r3
 8001380:	a347      	add	r3, pc, #284	@ (adr r3, 80014a0 <main+0x2f8>)
 8001382:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001386:	f7ff fa59 	bl	800083c <__aeabi_ddiv>
 800138a:	4602      	mov	r2, r0
 800138c:	460b      	mov	r3, r1
 800138e:	ec43 2b17 	vmov	d7, r2, r3
 8001392:	eeb0 1a47 	vmov.f32	s2, s14
 8001396:	eef0 1a67 	vmov.f32	s3, s15
 800139a:	ed9f 0b39 	vldr	d0, [pc, #228]	@ 8001480 <main+0x2d8>
 800139e:	f009 f999 	bl	800a6d4 <pow>
 80013a2:	ec53 2b10 	vmov	r2, r3, d0
 80013a6:	4610      	mov	r0, r2
 80013a8:	4619      	mov	r1, r3
 80013aa:	f7ff fbcd 	bl	8000b48 <__aeabi_d2f>
 80013ae:	4603      	mov	r3, r0
 80013b0:	607b      	str	r3, [r7, #4]


    // =============================
    //        LCD DISPLAY
    // =============================
    LCD_SendCommand(0x01);
 80013b2:	2001      	movs	r0, #1
 80013b4:	f7ff fdfc 	bl	8000fb0 <LCD_SendCommand>

    // Line 1: Raw + Voltage
    LCD_SetCursor(0,0);
 80013b8:	2100      	movs	r1, #0
 80013ba:	2000      	movs	r0, #0
 80013bc:	f7ff fec8 	bl	8001150 <LCD_SetCursor>
    LCD_SendString("R:");
 80013c0:	4844      	ldr	r0, [pc, #272]	@ (80014d4 <main+0x32c>)
 80013c2:	f7ff fe3b 	bl	800103c <LCD_SendString>
    LCD_SendInt(mq_raw);
 80013c6:	4b3c      	ldr	r3, [pc, #240]	@ (80014b8 <main+0x310>)
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	4618      	mov	r0, r3
 80013cc:	f7ff fe76 	bl	80010bc <LCD_SendInt>

    LCD_SetCursor(0,8);
 80013d0:	2108      	movs	r1, #8
 80013d2:	2000      	movs	r0, #0
 80013d4:	f7ff febc 	bl	8001150 <LCD_SetCursor>
    LCD_SendString("V:");
 80013d8:	483f      	ldr	r0, [pc, #252]	@ (80014d8 <main+0x330>)
 80013da:	f7ff fe2f 	bl	800103c <LCD_SendString>
    LCD_SendFloat(mq_voltage);
 80013de:	4b39      	ldr	r3, [pc, #228]	@ (80014c4 <main+0x31c>)
 80013e0:	edd3 7a00 	vldr	s15, [r3]
 80013e4:	eeb0 0a67 	vmov.f32	s0, s15
 80013e8:	f7ff fe7e 	bl	80010e8 <LCD_SendFloat>

    // Line 2: Show one PPM at a time
    LCD_SetCursor(1,0);
 80013ec:	2100      	movs	r1, #0
 80013ee:	2001      	movs	r0, #1
 80013f0:	f7ff feae 	bl	8001150 <LCD_SetCursor>
    LCD_SendString("LPG:");
 80013f4:	4839      	ldr	r0, [pc, #228]	@ (80014dc <main+0x334>)
 80013f6:	f7ff fe21 	bl	800103c <LCD_SendString>
    LCD_SendInt((int)ppm_lpg);
 80013fa:	edd7 7a03 	vldr	s15, [r7, #12]
 80013fe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001402:	ee17 0a90 	vmov	r0, s15
 8001406:	f7ff fe59 	bl	80010bc <LCD_SendInt>

    HAL_Delay(600);
 800140a:	f44f 7016 	mov.w	r0, #600	@ 0x258
 800140e:	f000 fce9 	bl	8001de4 <HAL_Delay>

    LCD_SendCommand(0x01);
 8001412:	2001      	movs	r0, #1
 8001414:	f7ff fdcc 	bl	8000fb0 <LCD_SendCommand>
    LCD_SetCursor(0,0);
 8001418:	2100      	movs	r1, #0
 800141a:	2000      	movs	r0, #0
 800141c:	f7ff fe98 	bl	8001150 <LCD_SetCursor>
    LCD_SendString("CO:");
 8001420:	482f      	ldr	r0, [pc, #188]	@ (80014e0 <main+0x338>)
 8001422:	f7ff fe0b 	bl	800103c <LCD_SendString>
    LCD_SendInt((int)ppm_co);
 8001426:	edd7 7a01 	vldr	s15, [r7, #4]
 800142a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800142e:	ee17 0a90 	vmov	r0, s15
 8001432:	f7ff fe43 	bl	80010bc <LCD_SendInt>

    HAL_Delay(600);
 8001436:	f44f 7016 	mov.w	r0, #600	@ 0x258
 800143a:	f000 fcd3 	bl	8001de4 <HAL_Delay>

    LCD_SendCommand(0x01);
 800143e:	2001      	movs	r0, #1
 8001440:	f7ff fdb6 	bl	8000fb0 <LCD_SendCommand>
    LCD_SetCursor(0,0);
 8001444:	2100      	movs	r1, #0
 8001446:	2000      	movs	r0, #0
 8001448:	f7ff fe82 	bl	8001150 <LCD_SetCursor>
    LCD_SendString("SMK:");
 800144c:	4825      	ldr	r0, [pc, #148]	@ (80014e4 <main+0x33c>)
 800144e:	f7ff fdf5 	bl	800103c <LCD_SendString>
    LCD_SendInt((int)ppm_smoke);
 8001452:	edd7 7a02 	vldr	s15, [r7, #8]
 8001456:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800145a:	ee17 0a90 	vmov	r0, s15
 800145e:	f7ff fe2d 	bl	80010bc <LCD_SendInt>

    HAL_Delay(600);
 8001462:	f44f 7016 	mov.w	r0, #600	@ 0x258
 8001466:	f000 fcbd 	bl	8001de4 <HAL_Delay>
  {
 800146a:	bf00      	nop
 800146c:	e6da      	b.n	8001224 <main+0x7c>
 800146e:	bf00      	nop
 8001470:	e147ae14 	.word	0xe147ae14
 8001474:	3fde147a 	.word	0x3fde147a
 8001478:	70a3d70a 	.word	0x70a3d70a
 800147c:	bfd70a3d 	.word	0xbfd70a3d
 8001480:	00000000 	.word	0x00000000
 8001484:	40240000 	.word	0x40240000
 8001488:	ae147ae1 	.word	0xae147ae1
 800148c:	3fdae147 	.word	0x3fdae147
 8001490:	eb851eb8 	.word	0xeb851eb8
 8001494:	bfdeb851 	.word	0xbfdeb851
 8001498:	7ae147ae 	.word	0x7ae147ae
 800149c:	3fd7ae14 	.word	0x3fd7ae14
 80014a0:	51eb851f 	.word	0x51eb851f
 80014a4:	bfd51eb8 	.word	0xbfd51eb8
 80014a8:	0800ba50 	.word	0x0800ba50
 80014ac:	2000009c 	.word	0x2000009c
 80014b0:	0800ba64 	.word	0x0800ba64
 80014b4:	0800ba70 	.word	0x0800ba70
 80014b8:	20000184 	.word	0x20000184
 80014bc:	40533333 	.word	0x40533333
 80014c0:	457ff000 	.word	0x457ff000
 80014c4:	20000188 	.word	0x20000188
 80014c8:	2000018c 	.word	0x2000018c
 80014cc:	20000000 	.word	0x20000000
 80014d0:	20000190 	.word	0x20000190
 80014d4:	0800ba84 	.word	0x0800ba84
 80014d8:	0800ba88 	.word	0x0800ba88
 80014dc:	0800ba8c 	.word	0x0800ba8c
 80014e0:	0800ba94 	.word	0x0800ba94
 80014e4:	0800ba98 	.word	0x0800ba98

080014e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b094      	sub	sp, #80	@ 0x50
 80014ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014ee:	f107 0320 	add.w	r3, r7, #32
 80014f2:	2230      	movs	r2, #48	@ 0x30
 80014f4:	2100      	movs	r1, #0
 80014f6:	4618      	mov	r0, r3
 80014f8:	f008 fcde 	bl	8009eb8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014fc:	f107 030c 	add.w	r3, r7, #12
 8001500:	2200      	movs	r2, #0
 8001502:	601a      	str	r2, [r3, #0]
 8001504:	605a      	str	r2, [r3, #4]
 8001506:	609a      	str	r2, [r3, #8]
 8001508:	60da      	str	r2, [r3, #12]
 800150a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800150c:	2300      	movs	r3, #0
 800150e:	60bb      	str	r3, [r7, #8]
 8001510:	4b28      	ldr	r3, [pc, #160]	@ (80015b4 <SystemClock_Config+0xcc>)
 8001512:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001514:	4a27      	ldr	r2, [pc, #156]	@ (80015b4 <SystemClock_Config+0xcc>)
 8001516:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800151a:	6413      	str	r3, [r2, #64]	@ 0x40
 800151c:	4b25      	ldr	r3, [pc, #148]	@ (80015b4 <SystemClock_Config+0xcc>)
 800151e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001520:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001524:	60bb      	str	r3, [r7, #8]
 8001526:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001528:	2300      	movs	r3, #0
 800152a:	607b      	str	r3, [r7, #4]
 800152c:	4b22      	ldr	r3, [pc, #136]	@ (80015b8 <SystemClock_Config+0xd0>)
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	4a21      	ldr	r2, [pc, #132]	@ (80015b8 <SystemClock_Config+0xd0>)
 8001532:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001536:	6013      	str	r3, [r2, #0]
 8001538:	4b1f      	ldr	r3, [pc, #124]	@ (80015b8 <SystemClock_Config+0xd0>)
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001540:	607b      	str	r3, [r7, #4]
 8001542:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001544:	2301      	movs	r3, #1
 8001546:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001548:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800154c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800154e:	2302      	movs	r3, #2
 8001550:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001552:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001556:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001558:	2308      	movs	r3, #8
 800155a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 800155c:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001560:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001562:	2302      	movs	r3, #2
 8001564:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001566:	2307      	movs	r3, #7
 8001568:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800156a:	f107 0320 	add.w	r3, r7, #32
 800156e:	4618      	mov	r0, r3
 8001570:	f004 f8a0 	bl	80056b4 <HAL_RCC_OscConfig>
 8001574:	4603      	mov	r3, r0
 8001576:	2b00      	cmp	r3, #0
 8001578:	d001      	beq.n	800157e <SystemClock_Config+0x96>
  {
    Error_Handler();
 800157a:	f000 f9db 	bl	8001934 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800157e:	230f      	movs	r3, #15
 8001580:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001582:	2302      	movs	r3, #2
 8001584:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001586:	2300      	movs	r3, #0
 8001588:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800158a:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800158e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001590:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001594:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001596:	f107 030c 	add.w	r3, r7, #12
 800159a:	2105      	movs	r1, #5
 800159c:	4618      	mov	r0, r3
 800159e:	f004 fb01 	bl	8005ba4 <HAL_RCC_ClockConfig>
 80015a2:	4603      	mov	r3, r0
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d001      	beq.n	80015ac <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80015a8:	f000 f9c4 	bl	8001934 <Error_Handler>
  }
}
 80015ac:	bf00      	nop
 80015ae:	3750      	adds	r7, #80	@ 0x50
 80015b0:	46bd      	mov	sp, r7
 80015b2:	bd80      	pop	{r7, pc}
 80015b4:	40023800 	.word	0x40023800
 80015b8:	40007000 	.word	0x40007000

080015bc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	b084      	sub	sp, #16
 80015c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80015c2:	463b      	mov	r3, r7
 80015c4:	2200      	movs	r2, #0
 80015c6:	601a      	str	r2, [r3, #0]
 80015c8:	605a      	str	r2, [r3, #4]
 80015ca:	609a      	str	r2, [r3, #8]
 80015cc:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80015ce:	4b21      	ldr	r3, [pc, #132]	@ (8001654 <MX_ADC1_Init+0x98>)
 80015d0:	4a21      	ldr	r2, [pc, #132]	@ (8001658 <MX_ADC1_Init+0x9c>)
 80015d2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80015d4:	4b1f      	ldr	r3, [pc, #124]	@ (8001654 <MX_ADC1_Init+0x98>)
 80015d6:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80015da:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80015dc:	4b1d      	ldr	r3, [pc, #116]	@ (8001654 <MX_ADC1_Init+0x98>)
 80015de:	2200      	movs	r2, #0
 80015e0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 80015e2:	4b1c      	ldr	r3, [pc, #112]	@ (8001654 <MX_ADC1_Init+0x98>)
 80015e4:	2200      	movs	r2, #0
 80015e6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80015e8:	4b1a      	ldr	r3, [pc, #104]	@ (8001654 <MX_ADC1_Init+0x98>)
 80015ea:	2200      	movs	r2, #0
 80015ec:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80015ee:	4b19      	ldr	r3, [pc, #100]	@ (8001654 <MX_ADC1_Init+0x98>)
 80015f0:	2200      	movs	r2, #0
 80015f2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80015f6:	4b17      	ldr	r3, [pc, #92]	@ (8001654 <MX_ADC1_Init+0x98>)
 80015f8:	2200      	movs	r2, #0
 80015fa:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80015fc:	4b15      	ldr	r3, [pc, #84]	@ (8001654 <MX_ADC1_Init+0x98>)
 80015fe:	4a17      	ldr	r2, [pc, #92]	@ (800165c <MX_ADC1_Init+0xa0>)
 8001600:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001602:	4b14      	ldr	r3, [pc, #80]	@ (8001654 <MX_ADC1_Init+0x98>)
 8001604:	2200      	movs	r2, #0
 8001606:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001608:	4b12      	ldr	r3, [pc, #72]	@ (8001654 <MX_ADC1_Init+0x98>)
 800160a:	2201      	movs	r2, #1
 800160c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800160e:	4b11      	ldr	r3, [pc, #68]	@ (8001654 <MX_ADC1_Init+0x98>)
 8001610:	2200      	movs	r2, #0
 8001612:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001616:	4b0f      	ldr	r3, [pc, #60]	@ (8001654 <MX_ADC1_Init+0x98>)
 8001618:	2201      	movs	r2, #1
 800161a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800161c:	480d      	ldr	r0, [pc, #52]	@ (8001654 <MX_ADC1_Init+0x98>)
 800161e:	f000 fc05 	bl	8001e2c <HAL_ADC_Init>
 8001622:	4603      	mov	r3, r0
 8001624:	2b00      	cmp	r3, #0
 8001626:	d001      	beq.n	800162c <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001628:	f000 f984 	bl	8001934 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800162c:	2301      	movs	r3, #1
 800162e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001630:	2301      	movs	r3, #1
 8001632:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001634:	2300      	movs	r3, #0
 8001636:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001638:	463b      	mov	r3, r7
 800163a:	4619      	mov	r1, r3
 800163c:	4805      	ldr	r0, [pc, #20]	@ (8001654 <MX_ADC1_Init+0x98>)
 800163e:	f000 fda3 	bl	8002188 <HAL_ADC_ConfigChannel>
 8001642:	4603      	mov	r3, r0
 8001644:	2b00      	cmp	r3, #0
 8001646:	d001      	beq.n	800164c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001648:	f000 f974 	bl	8001934 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800164c:	bf00      	nop
 800164e:	3710      	adds	r7, #16
 8001650:	46bd      	mov	sp, r7
 8001652:	bd80      	pop	{r7, pc}
 8001654:	2000009c 	.word	0x2000009c
 8001658:	40012000 	.word	0x40012000
 800165c:	0f000001 	.word	0x0f000001

08001660 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8001664:	4b13      	ldr	r3, [pc, #76]	@ (80016b4 <MX_I2S3_Init+0x54>)
 8001666:	4a14      	ldr	r2, [pc, #80]	@ (80016b8 <MX_I2S3_Init+0x58>)
 8001668:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 800166a:	4b12      	ldr	r3, [pc, #72]	@ (80016b4 <MX_I2S3_Init+0x54>)
 800166c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001670:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8001672:	4b10      	ldr	r3, [pc, #64]	@ (80016b4 <MX_I2S3_Init+0x54>)
 8001674:	2200      	movs	r2, #0
 8001676:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8001678:	4b0e      	ldr	r3, [pc, #56]	@ (80016b4 <MX_I2S3_Init+0x54>)
 800167a:	2200      	movs	r2, #0
 800167c:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 800167e:	4b0d      	ldr	r3, [pc, #52]	@ (80016b4 <MX_I2S3_Init+0x54>)
 8001680:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001684:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 8001686:	4b0b      	ldr	r3, [pc, #44]	@ (80016b4 <MX_I2S3_Init+0x54>)
 8001688:	4a0c      	ldr	r2, [pc, #48]	@ (80016bc <MX_I2S3_Init+0x5c>)
 800168a:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 800168c:	4b09      	ldr	r3, [pc, #36]	@ (80016b4 <MX_I2S3_Init+0x54>)
 800168e:	2200      	movs	r2, #0
 8001690:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8001692:	4b08      	ldr	r3, [pc, #32]	@ (80016b4 <MX_I2S3_Init+0x54>)
 8001694:	2200      	movs	r2, #0
 8001696:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8001698:	4b06      	ldr	r3, [pc, #24]	@ (80016b4 <MX_I2S3_Init+0x54>)
 800169a:	2200      	movs	r2, #0
 800169c:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 800169e:	4805      	ldr	r0, [pc, #20]	@ (80016b4 <MX_I2S3_Init+0x54>)
 80016a0:	f003 fb68 	bl	8004d74 <HAL_I2S_Init>
 80016a4:	4603      	mov	r3, r0
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d001      	beq.n	80016ae <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 80016aa:	f000 f943 	bl	8001934 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 80016ae:	bf00      	nop
 80016b0:	bd80      	pop	{r7, pc}
 80016b2:	bf00      	nop
 80016b4:	200000e4 	.word	0x200000e4
 80016b8:	40003c00 	.word	0x40003c00
 80016bc:	00017700 	.word	0x00017700

080016c0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80016c4:	4b17      	ldr	r3, [pc, #92]	@ (8001724 <MX_SPI1_Init+0x64>)
 80016c6:	4a18      	ldr	r2, [pc, #96]	@ (8001728 <MX_SPI1_Init+0x68>)
 80016c8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80016ca:	4b16      	ldr	r3, [pc, #88]	@ (8001724 <MX_SPI1_Init+0x64>)
 80016cc:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80016d0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80016d2:	4b14      	ldr	r3, [pc, #80]	@ (8001724 <MX_SPI1_Init+0x64>)
 80016d4:	2200      	movs	r2, #0
 80016d6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80016d8:	4b12      	ldr	r3, [pc, #72]	@ (8001724 <MX_SPI1_Init+0x64>)
 80016da:	2200      	movs	r2, #0
 80016dc:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80016de:	4b11      	ldr	r3, [pc, #68]	@ (8001724 <MX_SPI1_Init+0x64>)
 80016e0:	2200      	movs	r2, #0
 80016e2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80016e4:	4b0f      	ldr	r3, [pc, #60]	@ (8001724 <MX_SPI1_Init+0x64>)
 80016e6:	2200      	movs	r2, #0
 80016e8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80016ea:	4b0e      	ldr	r3, [pc, #56]	@ (8001724 <MX_SPI1_Init+0x64>)
 80016ec:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80016f0:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80016f2:	4b0c      	ldr	r3, [pc, #48]	@ (8001724 <MX_SPI1_Init+0x64>)
 80016f4:	2200      	movs	r2, #0
 80016f6:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80016f8:	4b0a      	ldr	r3, [pc, #40]	@ (8001724 <MX_SPI1_Init+0x64>)
 80016fa:	2200      	movs	r2, #0
 80016fc:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80016fe:	4b09      	ldr	r3, [pc, #36]	@ (8001724 <MX_SPI1_Init+0x64>)
 8001700:	2200      	movs	r2, #0
 8001702:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001704:	4b07      	ldr	r3, [pc, #28]	@ (8001724 <MX_SPI1_Init+0x64>)
 8001706:	2200      	movs	r2, #0
 8001708:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800170a:	4b06      	ldr	r3, [pc, #24]	@ (8001724 <MX_SPI1_Init+0x64>)
 800170c:	220a      	movs	r2, #10
 800170e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001710:	4804      	ldr	r0, [pc, #16]	@ (8001724 <MX_SPI1_Init+0x64>)
 8001712:	f004 fd75 	bl	8006200 <HAL_SPI_Init>
 8001716:	4603      	mov	r3, r0
 8001718:	2b00      	cmp	r3, #0
 800171a:	d001      	beq.n	8001720 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800171c:	f000 f90a 	bl	8001934 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001720:	bf00      	nop
 8001722:	bd80      	pop	{r7, pc}
 8001724:	2000012c 	.word	0x2000012c
 8001728:	40013000 	.word	0x40013000

0800172c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	b08c      	sub	sp, #48	@ 0x30
 8001730:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001732:	f107 031c 	add.w	r3, r7, #28
 8001736:	2200      	movs	r2, #0
 8001738:	601a      	str	r2, [r3, #0]
 800173a:	605a      	str	r2, [r3, #4]
 800173c:	609a      	str	r2, [r3, #8]
 800173e:	60da      	str	r2, [r3, #12]
 8001740:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001742:	2300      	movs	r3, #0
 8001744:	61bb      	str	r3, [r7, #24]
 8001746:	4b76      	ldr	r3, [pc, #472]	@ (8001920 <MX_GPIO_Init+0x1f4>)
 8001748:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800174a:	4a75      	ldr	r2, [pc, #468]	@ (8001920 <MX_GPIO_Init+0x1f4>)
 800174c:	f043 0310 	orr.w	r3, r3, #16
 8001750:	6313      	str	r3, [r2, #48]	@ 0x30
 8001752:	4b73      	ldr	r3, [pc, #460]	@ (8001920 <MX_GPIO_Init+0x1f4>)
 8001754:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001756:	f003 0310 	and.w	r3, r3, #16
 800175a:	61bb      	str	r3, [r7, #24]
 800175c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800175e:	2300      	movs	r3, #0
 8001760:	617b      	str	r3, [r7, #20]
 8001762:	4b6f      	ldr	r3, [pc, #444]	@ (8001920 <MX_GPIO_Init+0x1f4>)
 8001764:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001766:	4a6e      	ldr	r2, [pc, #440]	@ (8001920 <MX_GPIO_Init+0x1f4>)
 8001768:	f043 0304 	orr.w	r3, r3, #4
 800176c:	6313      	str	r3, [r2, #48]	@ 0x30
 800176e:	4b6c      	ldr	r3, [pc, #432]	@ (8001920 <MX_GPIO_Init+0x1f4>)
 8001770:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001772:	f003 0304 	and.w	r3, r3, #4
 8001776:	617b      	str	r3, [r7, #20]
 8001778:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800177a:	2300      	movs	r3, #0
 800177c:	613b      	str	r3, [r7, #16]
 800177e:	4b68      	ldr	r3, [pc, #416]	@ (8001920 <MX_GPIO_Init+0x1f4>)
 8001780:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001782:	4a67      	ldr	r2, [pc, #412]	@ (8001920 <MX_GPIO_Init+0x1f4>)
 8001784:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001788:	6313      	str	r3, [r2, #48]	@ 0x30
 800178a:	4b65      	ldr	r3, [pc, #404]	@ (8001920 <MX_GPIO_Init+0x1f4>)
 800178c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800178e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001792:	613b      	str	r3, [r7, #16]
 8001794:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001796:	2300      	movs	r3, #0
 8001798:	60fb      	str	r3, [r7, #12]
 800179a:	4b61      	ldr	r3, [pc, #388]	@ (8001920 <MX_GPIO_Init+0x1f4>)
 800179c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800179e:	4a60      	ldr	r2, [pc, #384]	@ (8001920 <MX_GPIO_Init+0x1f4>)
 80017a0:	f043 0301 	orr.w	r3, r3, #1
 80017a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80017a6:	4b5e      	ldr	r3, [pc, #376]	@ (8001920 <MX_GPIO_Init+0x1f4>)
 80017a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017aa:	f003 0301 	and.w	r3, r3, #1
 80017ae:	60fb      	str	r3, [r7, #12]
 80017b0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80017b2:	2300      	movs	r3, #0
 80017b4:	60bb      	str	r3, [r7, #8]
 80017b6:	4b5a      	ldr	r3, [pc, #360]	@ (8001920 <MX_GPIO_Init+0x1f4>)
 80017b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017ba:	4a59      	ldr	r2, [pc, #356]	@ (8001920 <MX_GPIO_Init+0x1f4>)
 80017bc:	f043 0302 	orr.w	r3, r3, #2
 80017c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80017c2:	4b57      	ldr	r3, [pc, #348]	@ (8001920 <MX_GPIO_Init+0x1f4>)
 80017c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017c6:	f003 0302 	and.w	r3, r3, #2
 80017ca:	60bb      	str	r3, [r7, #8]
 80017cc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80017ce:	2300      	movs	r3, #0
 80017d0:	607b      	str	r3, [r7, #4]
 80017d2:	4b53      	ldr	r3, [pc, #332]	@ (8001920 <MX_GPIO_Init+0x1f4>)
 80017d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017d6:	4a52      	ldr	r2, [pc, #328]	@ (8001920 <MX_GPIO_Init+0x1f4>)
 80017d8:	f043 0308 	orr.w	r3, r3, #8
 80017dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80017de:	4b50      	ldr	r3, [pc, #320]	@ (8001920 <MX_GPIO_Init+0x1f4>)
 80017e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017e2:	f003 0308 	and.w	r3, r3, #8
 80017e6:	607b      	str	r3, [r7, #4]
 80017e8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 80017ea:	2200      	movs	r2, #0
 80017ec:	2108      	movs	r1, #8
 80017ee:	484d      	ldr	r0, [pc, #308]	@ (8001924 <MX_GPIO_Init+0x1f8>)
 80017f0:	f001 f996 	bl	8002b20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80017f4:	2201      	movs	r2, #1
 80017f6:	2101      	movs	r1, #1
 80017f8:	484b      	ldr	r0, [pc, #300]	@ (8001928 <MX_GPIO_Init+0x1fc>)
 80017fa:	f001 f991 	bl	8002b20 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 80017fe:	2200      	movs	r2, #0
 8001800:	f245 4107 	movw	r1, #21511	@ 0x5407
 8001804:	4849      	ldr	r0, [pc, #292]	@ (800192c <MX_GPIO_Init+0x200>)
 8001806:	f001 f98b 	bl	8002b20 <HAL_GPIO_WritePin>
                          |GPIO_PIN_12|GPIO_PIN_14, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 800180a:	2200      	movs	r2, #0
 800180c:	f24f 0110 	movw	r1, #61456	@ 0xf010
 8001810:	4847      	ldr	r0, [pc, #284]	@ (8001930 <MX_GPIO_Init+0x204>)
 8001812:	f001 f985 	bl	8002b20 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 8001816:	2308      	movs	r3, #8
 8001818:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800181a:	2301      	movs	r3, #1
 800181c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800181e:	2300      	movs	r3, #0
 8001820:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001822:	2300      	movs	r3, #0
 8001824:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8001826:	f107 031c 	add.w	r3, r7, #28
 800182a:	4619      	mov	r1, r3
 800182c:	483d      	ldr	r0, [pc, #244]	@ (8001924 <MX_GPIO_Init+0x1f8>)
 800182e:	f000 ffdb 	bl	80027e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8001832:	2301      	movs	r3, #1
 8001834:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001836:	2301      	movs	r3, #1
 8001838:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800183a:	2300      	movs	r3, #0
 800183c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800183e:	2300      	movs	r3, #0
 8001840:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001842:	f107 031c 	add.w	r3, r7, #28
 8001846:	4619      	mov	r1, r3
 8001848:	4837      	ldr	r0, [pc, #220]	@ (8001928 <MX_GPIO_Init+0x1fc>)
 800184a:	f000 ffcd 	bl	80027e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 800184e:	2308      	movs	r3, #8
 8001850:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001852:	2302      	movs	r3, #2
 8001854:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001856:	2300      	movs	r3, #0
 8001858:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800185a:	2300      	movs	r3, #0
 800185c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800185e:	2305      	movs	r3, #5
 8001860:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8001862:	f107 031c 	add.w	r3, r7, #28
 8001866:	4619      	mov	r1, r3
 8001868:	482f      	ldr	r0, [pc, #188]	@ (8001928 <MX_GPIO_Init+0x1fc>)
 800186a:	f000 ffbd 	bl	80027e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB10
                           PB12 PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 800186e:	f245 4307 	movw	r3, #21511	@ 0x5407
 8001872:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_12|GPIO_PIN_14;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001874:	2301      	movs	r3, #1
 8001876:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001878:	2300      	movs	r3, #0
 800187a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800187c:	2300      	movs	r3, #0
 800187e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001880:	f107 031c 	add.w	r3, r7, #28
 8001884:	4619      	mov	r1, r3
 8001886:	4829      	ldr	r0, [pc, #164]	@ (800192c <MX_GPIO_Init+0x200>)
 8001888:	f000 ffae 	bl	80027e8 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 800188c:	f24f 0310 	movw	r3, #61456	@ 0xf010
 8001890:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001892:	2301      	movs	r3, #1
 8001894:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001896:	2300      	movs	r3, #0
 8001898:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800189a:	2300      	movs	r3, #0
 800189c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800189e:	f107 031c 	add.w	r3, r7, #28
 80018a2:	4619      	mov	r1, r3
 80018a4:	4822      	ldr	r0, [pc, #136]	@ (8001930 <MX_GPIO_Init+0x204>)
 80018a6:	f000 ff9f 	bl	80027e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 80018aa:	2320      	movs	r3, #32
 80018ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018ae:	2300      	movs	r3, #0
 80018b0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018b2:	2300      	movs	r3, #0
 80018b4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80018b6:	f107 031c 	add.w	r3, r7, #28
 80018ba:	4619      	mov	r1, r3
 80018bc:	481c      	ldr	r0, [pc, #112]	@ (8001930 <MX_GPIO_Init+0x204>)
 80018be:	f000 ff93 	bl	80027e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : Audio_SCL_Pin */
  GPIO_InitStruct.Pin = Audio_SCL_Pin;
 80018c2:	2340      	movs	r3, #64	@ 0x40
 80018c4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80018c6:	2312      	movs	r3, #18
 80018c8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80018ca:	2301      	movs	r3, #1
 80018cc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018ce:	2300      	movs	r3, #0
 80018d0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80018d2:	2304      	movs	r3, #4
 80018d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(Audio_SCL_GPIO_Port, &GPIO_InitStruct);
 80018d6:	f107 031c 	add.w	r3, r7, #28
 80018da:	4619      	mov	r1, r3
 80018dc:	4813      	ldr	r0, [pc, #76]	@ (800192c <MX_GPIO_Init+0x200>)
 80018de:	f000 ff83 	bl	80027e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 80018e2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80018e6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018e8:	2300      	movs	r3, #0
 80018ea:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ec:	2300      	movs	r3, #0
 80018ee:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018f0:	f107 031c 	add.w	r3, r7, #28
 80018f4:	4619      	mov	r1, r3
 80018f6:	480d      	ldr	r0, [pc, #52]	@ (800192c <MX_GPIO_Init+0x200>)
 80018f8:	f000 ff76 	bl	80027e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 80018fc:	2302      	movs	r3, #2
 80018fe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001900:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001904:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001906:	2300      	movs	r3, #0
 8001908:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 800190a:	f107 031c 	add.w	r3, r7, #28
 800190e:	4619      	mov	r1, r3
 8001910:	4804      	ldr	r0, [pc, #16]	@ (8001924 <MX_GPIO_Init+0x1f8>)
 8001912:	f000 ff69 	bl	80027e8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001916:	bf00      	nop
 8001918:	3730      	adds	r7, #48	@ 0x30
 800191a:	46bd      	mov	sp, r7
 800191c:	bd80      	pop	{r7, pc}
 800191e:	bf00      	nop
 8001920:	40023800 	.word	0x40023800
 8001924:	40021000 	.word	0x40021000
 8001928:	40020800 	.word	0x40020800
 800192c:	40020400 	.word	0x40020400
 8001930:	40020c00 	.word	0x40020c00

08001934 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001934:	b480      	push	{r7}
 8001936:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001938:	b672      	cpsid	i
}
 800193a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800193c:	bf00      	nop
 800193e:	e7fd      	b.n	800193c <Error_Handler+0x8>

08001940 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b082      	sub	sp, #8
 8001944:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001946:	2300      	movs	r3, #0
 8001948:	607b      	str	r3, [r7, #4]
 800194a:	4b10      	ldr	r3, [pc, #64]	@ (800198c <HAL_MspInit+0x4c>)
 800194c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800194e:	4a0f      	ldr	r2, [pc, #60]	@ (800198c <HAL_MspInit+0x4c>)
 8001950:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001954:	6453      	str	r3, [r2, #68]	@ 0x44
 8001956:	4b0d      	ldr	r3, [pc, #52]	@ (800198c <HAL_MspInit+0x4c>)
 8001958:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800195a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800195e:	607b      	str	r3, [r7, #4]
 8001960:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001962:	2300      	movs	r3, #0
 8001964:	603b      	str	r3, [r7, #0]
 8001966:	4b09      	ldr	r3, [pc, #36]	@ (800198c <HAL_MspInit+0x4c>)
 8001968:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800196a:	4a08      	ldr	r2, [pc, #32]	@ (800198c <HAL_MspInit+0x4c>)
 800196c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001970:	6413      	str	r3, [r2, #64]	@ 0x40
 8001972:	4b06      	ldr	r3, [pc, #24]	@ (800198c <HAL_MspInit+0x4c>)
 8001974:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001976:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800197a:	603b      	str	r3, [r7, #0]
 800197c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800197e:	2007      	movs	r0, #7
 8001980:	f000 fef0 	bl	8002764 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001984:	bf00      	nop
 8001986:	3708      	adds	r7, #8
 8001988:	46bd      	mov	sp, r7
 800198a:	bd80      	pop	{r7, pc}
 800198c:	40023800 	.word	0x40023800

08001990 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	b08a      	sub	sp, #40	@ 0x28
 8001994:	af00      	add	r7, sp, #0
 8001996:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001998:	f107 0314 	add.w	r3, r7, #20
 800199c:	2200      	movs	r2, #0
 800199e:	601a      	str	r2, [r3, #0]
 80019a0:	605a      	str	r2, [r3, #4]
 80019a2:	609a      	str	r2, [r3, #8]
 80019a4:	60da      	str	r2, [r3, #12]
 80019a6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	4a17      	ldr	r2, [pc, #92]	@ (8001a0c <HAL_ADC_MspInit+0x7c>)
 80019ae:	4293      	cmp	r3, r2
 80019b0:	d127      	bne.n	8001a02 <HAL_ADC_MspInit+0x72>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80019b2:	2300      	movs	r3, #0
 80019b4:	613b      	str	r3, [r7, #16]
 80019b6:	4b16      	ldr	r3, [pc, #88]	@ (8001a10 <HAL_ADC_MspInit+0x80>)
 80019b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019ba:	4a15      	ldr	r2, [pc, #84]	@ (8001a10 <HAL_ADC_MspInit+0x80>)
 80019bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80019c0:	6453      	str	r3, [r2, #68]	@ 0x44
 80019c2:	4b13      	ldr	r3, [pc, #76]	@ (8001a10 <HAL_ADC_MspInit+0x80>)
 80019c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80019ca:	613b      	str	r3, [r7, #16]
 80019cc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019ce:	2300      	movs	r3, #0
 80019d0:	60fb      	str	r3, [r7, #12]
 80019d2:	4b0f      	ldr	r3, [pc, #60]	@ (8001a10 <HAL_ADC_MspInit+0x80>)
 80019d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019d6:	4a0e      	ldr	r2, [pc, #56]	@ (8001a10 <HAL_ADC_MspInit+0x80>)
 80019d8:	f043 0301 	orr.w	r3, r3, #1
 80019dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80019de:	4b0c      	ldr	r3, [pc, #48]	@ (8001a10 <HAL_ADC_MspInit+0x80>)
 80019e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019e2:	f003 0301 	and.w	r3, r3, #1
 80019e6:	60fb      	str	r3, [r7, #12]
 80019e8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80019ea:	2302      	movs	r3, #2
 80019ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80019ee:	2303      	movs	r3, #3
 80019f0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019f2:	2300      	movs	r3, #0
 80019f4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019f6:	f107 0314 	add.w	r3, r7, #20
 80019fa:	4619      	mov	r1, r3
 80019fc:	4805      	ldr	r0, [pc, #20]	@ (8001a14 <HAL_ADC_MspInit+0x84>)
 80019fe:	f000 fef3 	bl	80027e8 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001a02:	bf00      	nop
 8001a04:	3728      	adds	r7, #40	@ 0x28
 8001a06:	46bd      	mov	sp, r7
 8001a08:	bd80      	pop	{r7, pc}
 8001a0a:	bf00      	nop
 8001a0c:	40012000 	.word	0x40012000
 8001a10:	40023800 	.word	0x40023800
 8001a14:	40020000 	.word	0x40020000

08001a18 <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b08e      	sub	sp, #56	@ 0x38
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a20:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001a24:	2200      	movs	r2, #0
 8001a26:	601a      	str	r2, [r3, #0]
 8001a28:	605a      	str	r2, [r3, #4]
 8001a2a:	609a      	str	r2, [r3, #8]
 8001a2c:	60da      	str	r2, [r3, #12]
 8001a2e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001a30:	f107 0314 	add.w	r3, r7, #20
 8001a34:	2200      	movs	r2, #0
 8001a36:	601a      	str	r2, [r3, #0]
 8001a38:	605a      	str	r2, [r3, #4]
 8001a3a:	609a      	str	r2, [r3, #8]
 8001a3c:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	4a31      	ldr	r2, [pc, #196]	@ (8001b08 <HAL_I2S_MspInit+0xf0>)
 8001a44:	4293      	cmp	r3, r2
 8001a46:	d15a      	bne.n	8001afe <HAL_I2S_MspInit+0xe6>

    /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8001a48:	2301      	movs	r3, #1
 8001a4a:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8001a4c:	23c0      	movs	r3, #192	@ 0xc0
 8001a4e:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8001a50:	2302      	movs	r3, #2
 8001a52:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001a54:	f107 0314 	add.w	r3, r7, #20
 8001a58:	4618      	mov	r0, r3
 8001a5a:	f004 fa8f 	bl	8005f7c <HAL_RCCEx_PeriphCLKConfig>
 8001a5e:	4603      	mov	r3, r0
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d001      	beq.n	8001a68 <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 8001a64:	f7ff ff66 	bl	8001934 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001a68:	2300      	movs	r3, #0
 8001a6a:	613b      	str	r3, [r7, #16]
 8001a6c:	4b27      	ldr	r3, [pc, #156]	@ (8001b0c <HAL_I2S_MspInit+0xf4>)
 8001a6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a70:	4a26      	ldr	r2, [pc, #152]	@ (8001b0c <HAL_I2S_MspInit+0xf4>)
 8001a72:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001a76:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a78:	4b24      	ldr	r3, [pc, #144]	@ (8001b0c <HAL_I2S_MspInit+0xf4>)
 8001a7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a7c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001a80:	613b      	str	r3, [r7, #16]
 8001a82:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a84:	2300      	movs	r3, #0
 8001a86:	60fb      	str	r3, [r7, #12]
 8001a88:	4b20      	ldr	r3, [pc, #128]	@ (8001b0c <HAL_I2S_MspInit+0xf4>)
 8001a8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a8c:	4a1f      	ldr	r2, [pc, #124]	@ (8001b0c <HAL_I2S_MspInit+0xf4>)
 8001a8e:	f043 0301 	orr.w	r3, r3, #1
 8001a92:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a94:	4b1d      	ldr	r3, [pc, #116]	@ (8001b0c <HAL_I2S_MspInit+0xf4>)
 8001a96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a98:	f003 0301 	and.w	r3, r3, #1
 8001a9c:	60fb      	str	r3, [r7, #12]
 8001a9e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	60bb      	str	r3, [r7, #8]
 8001aa4:	4b19      	ldr	r3, [pc, #100]	@ (8001b0c <HAL_I2S_MspInit+0xf4>)
 8001aa6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aa8:	4a18      	ldr	r2, [pc, #96]	@ (8001b0c <HAL_I2S_MspInit+0xf4>)
 8001aaa:	f043 0304 	orr.w	r3, r3, #4
 8001aae:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ab0:	4b16      	ldr	r3, [pc, #88]	@ (8001b0c <HAL_I2S_MspInit+0xf4>)
 8001ab2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ab4:	f003 0304 	and.w	r3, r3, #4
 8001ab8:	60bb      	str	r3, [r7, #8]
 8001aba:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8001abc:	2310      	movs	r3, #16
 8001abe:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ac0:	2302      	movs	r3, #2
 8001ac2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ac8:	2300      	movs	r3, #0
 8001aca:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001acc:	2306      	movs	r3, #6
 8001ace:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8001ad0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ad4:	4619      	mov	r1, r3
 8001ad6:	480e      	ldr	r0, [pc, #56]	@ (8001b10 <HAL_I2S_MspInit+0xf8>)
 8001ad8:	f000 fe86 	bl	80027e8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8001adc:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 8001ae0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ae2:	2302      	movs	r3, #2
 8001ae4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ae6:	2300      	movs	r3, #0
 8001ae8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001aea:	2300      	movs	r3, #0
 8001aec:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001aee:	2306      	movs	r3, #6
 8001af0:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001af2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001af6:	4619      	mov	r1, r3
 8001af8:	4806      	ldr	r0, [pc, #24]	@ (8001b14 <HAL_I2S_MspInit+0xfc>)
 8001afa:	f000 fe75 	bl	80027e8 <HAL_GPIO_Init>

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 8001afe:	bf00      	nop
 8001b00:	3738      	adds	r7, #56	@ 0x38
 8001b02:	46bd      	mov	sp, r7
 8001b04:	bd80      	pop	{r7, pc}
 8001b06:	bf00      	nop
 8001b08:	40003c00 	.word	0x40003c00
 8001b0c:	40023800 	.word	0x40023800
 8001b10:	40020000 	.word	0x40020000
 8001b14:	40020800 	.word	0x40020800

08001b18 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b08a      	sub	sp, #40	@ 0x28
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b20:	f107 0314 	add.w	r3, r7, #20
 8001b24:	2200      	movs	r2, #0
 8001b26:	601a      	str	r2, [r3, #0]
 8001b28:	605a      	str	r2, [r3, #4]
 8001b2a:	609a      	str	r2, [r3, #8]
 8001b2c:	60da      	str	r2, [r3, #12]
 8001b2e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	4a19      	ldr	r2, [pc, #100]	@ (8001b9c <HAL_SPI_MspInit+0x84>)
 8001b36:	4293      	cmp	r3, r2
 8001b38:	d12b      	bne.n	8001b92 <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	613b      	str	r3, [r7, #16]
 8001b3e:	4b18      	ldr	r3, [pc, #96]	@ (8001ba0 <HAL_SPI_MspInit+0x88>)
 8001b40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b42:	4a17      	ldr	r2, [pc, #92]	@ (8001ba0 <HAL_SPI_MspInit+0x88>)
 8001b44:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001b48:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b4a:	4b15      	ldr	r3, [pc, #84]	@ (8001ba0 <HAL_SPI_MspInit+0x88>)
 8001b4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b4e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001b52:	613b      	str	r3, [r7, #16]
 8001b54:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b56:	2300      	movs	r3, #0
 8001b58:	60fb      	str	r3, [r7, #12]
 8001b5a:	4b11      	ldr	r3, [pc, #68]	@ (8001ba0 <HAL_SPI_MspInit+0x88>)
 8001b5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b5e:	4a10      	ldr	r2, [pc, #64]	@ (8001ba0 <HAL_SPI_MspInit+0x88>)
 8001b60:	f043 0301 	orr.w	r3, r3, #1
 8001b64:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b66:	4b0e      	ldr	r3, [pc, #56]	@ (8001ba0 <HAL_SPI_MspInit+0x88>)
 8001b68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b6a:	f003 0301 	and.w	r3, r3, #1
 8001b6e:	60fb      	str	r3, [r7, #12]
 8001b70:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8001b72:	23e0      	movs	r3, #224	@ 0xe0
 8001b74:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b76:	2302      	movs	r3, #2
 8001b78:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b7e:	2300      	movs	r3, #0
 8001b80:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001b82:	2305      	movs	r3, #5
 8001b84:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b86:	f107 0314 	add.w	r3, r7, #20
 8001b8a:	4619      	mov	r1, r3
 8001b8c:	4805      	ldr	r0, [pc, #20]	@ (8001ba4 <HAL_SPI_MspInit+0x8c>)
 8001b8e:	f000 fe2b 	bl	80027e8 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001b92:	bf00      	nop
 8001b94:	3728      	adds	r7, #40	@ 0x28
 8001b96:	46bd      	mov	sp, r7
 8001b98:	bd80      	pop	{r7, pc}
 8001b9a:	bf00      	nop
 8001b9c:	40013000 	.word	0x40013000
 8001ba0:	40023800 	.word	0x40023800
 8001ba4:	40020000 	.word	0x40020000

08001ba8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ba8:	b480      	push	{r7}
 8001baa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001bac:	bf00      	nop
 8001bae:	e7fd      	b.n	8001bac <NMI_Handler+0x4>

08001bb0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001bb0:	b480      	push	{r7}
 8001bb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001bb4:	bf00      	nop
 8001bb6:	e7fd      	b.n	8001bb4 <HardFault_Handler+0x4>

08001bb8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001bb8:	b480      	push	{r7}
 8001bba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001bbc:	bf00      	nop
 8001bbe:	e7fd      	b.n	8001bbc <MemManage_Handler+0x4>

08001bc0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001bc0:	b480      	push	{r7}
 8001bc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001bc4:	bf00      	nop
 8001bc6:	e7fd      	b.n	8001bc4 <BusFault_Handler+0x4>

08001bc8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001bc8:	b480      	push	{r7}
 8001bca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001bcc:	bf00      	nop
 8001bce:	e7fd      	b.n	8001bcc <UsageFault_Handler+0x4>

08001bd0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001bd0:	b480      	push	{r7}
 8001bd2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001bd4:	bf00      	nop
 8001bd6:	46bd      	mov	sp, r7
 8001bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bdc:	4770      	bx	lr

08001bde <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001bde:	b480      	push	{r7}
 8001be0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001be2:	bf00      	nop
 8001be4:	46bd      	mov	sp, r7
 8001be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bea:	4770      	bx	lr

08001bec <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001bec:	b480      	push	{r7}
 8001bee:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001bf0:	bf00      	nop
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf8:	4770      	bx	lr

08001bfa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001bfa:	b580      	push	{r7, lr}
 8001bfc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001bfe:	f000 f8d1 	bl	8001da4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c02:	bf00      	nop
 8001c04:	bd80      	pop	{r7, pc}
	...

08001c08 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8001c0c:	4802      	ldr	r0, [pc, #8]	@ (8001c18 <OTG_FS_IRQHandler+0x10>)
 8001c0e:	f001 fa5d 	bl	80030cc <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001c12:	bf00      	nop
 8001c14:	bd80      	pop	{r7, pc}
 8001c16:	bf00      	nop
 8001c18:	20000578 	.word	0x20000578

08001c1c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b086      	sub	sp, #24
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c24:	4a14      	ldr	r2, [pc, #80]	@ (8001c78 <_sbrk+0x5c>)
 8001c26:	4b15      	ldr	r3, [pc, #84]	@ (8001c7c <_sbrk+0x60>)
 8001c28:	1ad3      	subs	r3, r2, r3
 8001c2a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c2c:	697b      	ldr	r3, [r7, #20]
 8001c2e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c30:	4b13      	ldr	r3, [pc, #76]	@ (8001c80 <_sbrk+0x64>)
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d102      	bne.n	8001c3e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c38:	4b11      	ldr	r3, [pc, #68]	@ (8001c80 <_sbrk+0x64>)
 8001c3a:	4a12      	ldr	r2, [pc, #72]	@ (8001c84 <_sbrk+0x68>)
 8001c3c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c3e:	4b10      	ldr	r3, [pc, #64]	@ (8001c80 <_sbrk+0x64>)
 8001c40:	681a      	ldr	r2, [r3, #0]
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	4413      	add	r3, r2
 8001c46:	693a      	ldr	r2, [r7, #16]
 8001c48:	429a      	cmp	r2, r3
 8001c4a:	d207      	bcs.n	8001c5c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c4c:	f008 f94c 	bl	8009ee8 <__errno>
 8001c50:	4603      	mov	r3, r0
 8001c52:	220c      	movs	r2, #12
 8001c54:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c56:	f04f 33ff 	mov.w	r3, #4294967295
 8001c5a:	e009      	b.n	8001c70 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c5c:	4b08      	ldr	r3, [pc, #32]	@ (8001c80 <_sbrk+0x64>)
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c62:	4b07      	ldr	r3, [pc, #28]	@ (8001c80 <_sbrk+0x64>)
 8001c64:	681a      	ldr	r2, [r3, #0]
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	4413      	add	r3, r2
 8001c6a:	4a05      	ldr	r2, [pc, #20]	@ (8001c80 <_sbrk+0x64>)
 8001c6c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c6e:	68fb      	ldr	r3, [r7, #12]
}
 8001c70:	4618      	mov	r0, r3
 8001c72:	3718      	adds	r7, #24
 8001c74:	46bd      	mov	sp, r7
 8001c76:	bd80      	pop	{r7, pc}
 8001c78:	20020000 	.word	0x20020000
 8001c7c:	00000400 	.word	0x00000400
 8001c80:	20000194 	.word	0x20000194
 8001c84:	20000aa0 	.word	0x20000aa0

08001c88 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001c88:	b480      	push	{r7}
 8001c8a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001c8c:	4b06      	ldr	r3, [pc, #24]	@ (8001ca8 <SystemInit+0x20>)
 8001c8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001c92:	4a05      	ldr	r2, [pc, #20]	@ (8001ca8 <SystemInit+0x20>)
 8001c94:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001c98:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c9c:	bf00      	nop
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca4:	4770      	bx	lr
 8001ca6:	bf00      	nop
 8001ca8:	e000ed00 	.word	0xe000ed00

08001cac <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001cac:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001ce4 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001cb0:	f7ff ffea 	bl	8001c88 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001cb4:	480c      	ldr	r0, [pc, #48]	@ (8001ce8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001cb6:	490d      	ldr	r1, [pc, #52]	@ (8001cec <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001cb8:	4a0d      	ldr	r2, [pc, #52]	@ (8001cf0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001cba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001cbc:	e002      	b.n	8001cc4 <LoopCopyDataInit>

08001cbe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001cbe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001cc0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001cc2:	3304      	adds	r3, #4

08001cc4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001cc4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001cc6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001cc8:	d3f9      	bcc.n	8001cbe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001cca:	4a0a      	ldr	r2, [pc, #40]	@ (8001cf4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001ccc:	4c0a      	ldr	r4, [pc, #40]	@ (8001cf8 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001cce:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001cd0:	e001      	b.n	8001cd6 <LoopFillZerobss>

08001cd2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001cd2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001cd4:	3204      	adds	r2, #4

08001cd6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001cd6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001cd8:	d3fb      	bcc.n	8001cd2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001cda:	f008 f90b 	bl	8009ef4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001cde:	f7ff fa63 	bl	80011a8 <main>
  bx  lr    
 8001ce2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001ce4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001ce8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001cec:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 8001cf0:	0800bb38 	.word	0x0800bb38
  ldr r2, =_sbss
 8001cf4:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 8001cf8:	20000aa0 	.word	0x20000aa0

08001cfc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001cfc:	e7fe      	b.n	8001cfc <ADC_IRQHandler>
	...

08001d00 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001d04:	4b0e      	ldr	r3, [pc, #56]	@ (8001d40 <HAL_Init+0x40>)
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	4a0d      	ldr	r2, [pc, #52]	@ (8001d40 <HAL_Init+0x40>)
 8001d0a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001d0e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001d10:	4b0b      	ldr	r3, [pc, #44]	@ (8001d40 <HAL_Init+0x40>)
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	4a0a      	ldr	r2, [pc, #40]	@ (8001d40 <HAL_Init+0x40>)
 8001d16:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001d1a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001d1c:	4b08      	ldr	r3, [pc, #32]	@ (8001d40 <HAL_Init+0x40>)
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	4a07      	ldr	r2, [pc, #28]	@ (8001d40 <HAL_Init+0x40>)
 8001d22:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001d26:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d28:	2003      	movs	r0, #3
 8001d2a:	f000 fd1b 	bl	8002764 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001d2e:	2000      	movs	r0, #0
 8001d30:	f000 f808 	bl	8001d44 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001d34:	f7ff fe04 	bl	8001940 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001d38:	2300      	movs	r3, #0
}
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	bd80      	pop	{r7, pc}
 8001d3e:	bf00      	nop
 8001d40:	40023c00 	.word	0x40023c00

08001d44 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b082      	sub	sp, #8
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001d4c:	4b12      	ldr	r3, [pc, #72]	@ (8001d98 <HAL_InitTick+0x54>)
 8001d4e:	681a      	ldr	r2, [r3, #0]
 8001d50:	4b12      	ldr	r3, [pc, #72]	@ (8001d9c <HAL_InitTick+0x58>)
 8001d52:	781b      	ldrb	r3, [r3, #0]
 8001d54:	4619      	mov	r1, r3
 8001d56:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001d5a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001d5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d62:	4618      	mov	r0, r3
 8001d64:	f000 fd33 	bl	80027ce <HAL_SYSTICK_Config>
 8001d68:	4603      	mov	r3, r0
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d001      	beq.n	8001d72 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001d6e:	2301      	movs	r3, #1
 8001d70:	e00e      	b.n	8001d90 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	2b0f      	cmp	r3, #15
 8001d76:	d80a      	bhi.n	8001d8e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d78:	2200      	movs	r2, #0
 8001d7a:	6879      	ldr	r1, [r7, #4]
 8001d7c:	f04f 30ff 	mov.w	r0, #4294967295
 8001d80:	f000 fcfb 	bl	800277a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001d84:	4a06      	ldr	r2, [pc, #24]	@ (8001da0 <HAL_InitTick+0x5c>)
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	e000      	b.n	8001d90 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001d8e:	2301      	movs	r3, #1
}
 8001d90:	4618      	mov	r0, r3
 8001d92:	3708      	adds	r7, #8
 8001d94:	46bd      	mov	sp, r7
 8001d96:	bd80      	pop	{r7, pc}
 8001d98:	20000004 	.word	0x20000004
 8001d9c:	2000000c 	.word	0x2000000c
 8001da0:	20000008 	.word	0x20000008

08001da4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001da4:	b480      	push	{r7}
 8001da6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001da8:	4b06      	ldr	r3, [pc, #24]	@ (8001dc4 <HAL_IncTick+0x20>)
 8001daa:	781b      	ldrb	r3, [r3, #0]
 8001dac:	461a      	mov	r2, r3
 8001dae:	4b06      	ldr	r3, [pc, #24]	@ (8001dc8 <HAL_IncTick+0x24>)
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	4413      	add	r3, r2
 8001db4:	4a04      	ldr	r2, [pc, #16]	@ (8001dc8 <HAL_IncTick+0x24>)
 8001db6:	6013      	str	r3, [r2, #0]
}
 8001db8:	bf00      	nop
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc0:	4770      	bx	lr
 8001dc2:	bf00      	nop
 8001dc4:	2000000c 	.word	0x2000000c
 8001dc8:	20000198 	.word	0x20000198

08001dcc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001dcc:	b480      	push	{r7}
 8001dce:	af00      	add	r7, sp, #0
  return uwTick;
 8001dd0:	4b03      	ldr	r3, [pc, #12]	@ (8001de0 <HAL_GetTick+0x14>)
 8001dd2:	681b      	ldr	r3, [r3, #0]
}
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ddc:	4770      	bx	lr
 8001dde:	bf00      	nop
 8001de0:	20000198 	.word	0x20000198

08001de4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	b084      	sub	sp, #16
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001dec:	f7ff ffee 	bl	8001dcc <HAL_GetTick>
 8001df0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001dfc:	d005      	beq.n	8001e0a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001dfe:	4b0a      	ldr	r3, [pc, #40]	@ (8001e28 <HAL_Delay+0x44>)
 8001e00:	781b      	ldrb	r3, [r3, #0]
 8001e02:	461a      	mov	r2, r3
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	4413      	add	r3, r2
 8001e08:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001e0a:	bf00      	nop
 8001e0c:	f7ff ffde 	bl	8001dcc <HAL_GetTick>
 8001e10:	4602      	mov	r2, r0
 8001e12:	68bb      	ldr	r3, [r7, #8]
 8001e14:	1ad3      	subs	r3, r2, r3
 8001e16:	68fa      	ldr	r2, [r7, #12]
 8001e18:	429a      	cmp	r2, r3
 8001e1a:	d8f7      	bhi.n	8001e0c <HAL_Delay+0x28>
  {
  }
}
 8001e1c:	bf00      	nop
 8001e1e:	bf00      	nop
 8001e20:	3710      	adds	r7, #16
 8001e22:	46bd      	mov	sp, r7
 8001e24:	bd80      	pop	{r7, pc}
 8001e26:	bf00      	nop
 8001e28:	2000000c 	.word	0x2000000c

08001e2c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b084      	sub	sp, #16
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001e34:	2300      	movs	r3, #0
 8001e36:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d101      	bne.n	8001e42 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8001e3e:	2301      	movs	r3, #1
 8001e40:	e033      	b.n	8001eaa <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d109      	bne.n	8001e5e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001e4a:	6878      	ldr	r0, [r7, #4]
 8001e4c:	f7ff fda0 	bl	8001990 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	2200      	movs	r2, #0
 8001e54:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	2200      	movs	r2, #0
 8001e5a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e62:	f003 0310 	and.w	r3, r3, #16
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d118      	bne.n	8001e9c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e6e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001e72:	f023 0302 	bic.w	r3, r3, #2
 8001e76:	f043 0202 	orr.w	r2, r3, #2
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8001e7e:	6878      	ldr	r0, [r7, #4]
 8001e80:	f000 faa4 	bl	80023cc <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	2200      	movs	r2, #0
 8001e88:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e8e:	f023 0303 	bic.w	r3, r3, #3
 8001e92:	f043 0201 	orr.w	r2, r3, #1
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	641a      	str	r2, [r3, #64]	@ 0x40
 8001e9a:	e001      	b.n	8001ea0 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001e9c:	2301      	movs	r3, #1
 8001e9e:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001ea8:	7bfb      	ldrb	r3, [r7, #15]
}
 8001eaa:	4618      	mov	r0, r3
 8001eac:	3710      	adds	r7, #16
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	bd80      	pop	{r7, pc}
	...

08001eb4 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001eb4:	b480      	push	{r7}
 8001eb6:	b085      	sub	sp, #20
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8001ebc:	2300      	movs	r3, #0
 8001ebe:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001ec6:	2b01      	cmp	r3, #1
 8001ec8:	d101      	bne.n	8001ece <HAL_ADC_Start+0x1a>
 8001eca:	2302      	movs	r3, #2
 8001ecc:	e0b2      	b.n	8002034 <HAL_ADC_Start+0x180>
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	2201      	movs	r2, #1
 8001ed2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	689b      	ldr	r3, [r3, #8]
 8001edc:	f003 0301 	and.w	r3, r3, #1
 8001ee0:	2b01      	cmp	r3, #1
 8001ee2:	d018      	beq.n	8001f16 <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	689a      	ldr	r2, [r3, #8]
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	f042 0201 	orr.w	r2, r2, #1
 8001ef2:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001ef4:	4b52      	ldr	r3, [pc, #328]	@ (8002040 <HAL_ADC_Start+0x18c>)
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	4a52      	ldr	r2, [pc, #328]	@ (8002044 <HAL_ADC_Start+0x190>)
 8001efa:	fba2 2303 	umull	r2, r3, r2, r3
 8001efe:	0c9a      	lsrs	r2, r3, #18
 8001f00:	4613      	mov	r3, r2
 8001f02:	005b      	lsls	r3, r3, #1
 8001f04:	4413      	add	r3, r2
 8001f06:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001f08:	e002      	b.n	8001f10 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8001f0a:	68bb      	ldr	r3, [r7, #8]
 8001f0c:	3b01      	subs	r3, #1
 8001f0e:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001f10:	68bb      	ldr	r3, [r7, #8]
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d1f9      	bne.n	8001f0a <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	689b      	ldr	r3, [r3, #8]
 8001f1c:	f003 0301 	and.w	r3, r3, #1
 8001f20:	2b01      	cmp	r3, #1
 8001f22:	d17a      	bne.n	800201a <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f28:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8001f2c:	f023 0301 	bic.w	r3, r3, #1
 8001f30:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	685b      	ldr	r3, [r3, #4]
 8001f3e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d007      	beq.n	8001f56 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f4a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001f4e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f5a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001f5e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001f62:	d106      	bne.n	8001f72 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f68:	f023 0206 	bic.w	r2, r3, #6
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	645a      	str	r2, [r3, #68]	@ 0x44
 8001f70:	e002      	b.n	8001f78 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	2200      	movs	r2, #0
 8001f76:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001f80:	4b31      	ldr	r3, [pc, #196]	@ (8002048 <HAL_ADC_Start+0x194>)
 8001f82:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8001f8c:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	685b      	ldr	r3, [r3, #4]
 8001f92:	f003 031f 	and.w	r3, r3, #31
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d12a      	bne.n	8001ff0 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	4a2b      	ldr	r2, [pc, #172]	@ (800204c <HAL_ADC_Start+0x198>)
 8001fa0:	4293      	cmp	r3, r2
 8001fa2:	d015      	beq.n	8001fd0 <HAL_ADC_Start+0x11c>
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	4a29      	ldr	r2, [pc, #164]	@ (8002050 <HAL_ADC_Start+0x19c>)
 8001faa:	4293      	cmp	r3, r2
 8001fac:	d105      	bne.n	8001fba <HAL_ADC_Start+0x106>
 8001fae:	4b26      	ldr	r3, [pc, #152]	@ (8002048 <HAL_ADC_Start+0x194>)
 8001fb0:	685b      	ldr	r3, [r3, #4]
 8001fb2:	f003 031f 	and.w	r3, r3, #31
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d00a      	beq.n	8001fd0 <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	4a25      	ldr	r2, [pc, #148]	@ (8002054 <HAL_ADC_Start+0x1a0>)
 8001fc0:	4293      	cmp	r3, r2
 8001fc2:	d136      	bne.n	8002032 <HAL_ADC_Start+0x17e>
 8001fc4:	4b20      	ldr	r3, [pc, #128]	@ (8002048 <HAL_ADC_Start+0x194>)
 8001fc6:	685b      	ldr	r3, [r3, #4]
 8001fc8:	f003 0310 	and.w	r3, r3, #16
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d130      	bne.n	8002032 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	689b      	ldr	r3, [r3, #8]
 8001fd6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d129      	bne.n	8002032 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	689a      	ldr	r2, [r3, #8]
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001fec:	609a      	str	r2, [r3, #8]
 8001fee:	e020      	b.n	8002032 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	4a15      	ldr	r2, [pc, #84]	@ (800204c <HAL_ADC_Start+0x198>)
 8001ff6:	4293      	cmp	r3, r2
 8001ff8:	d11b      	bne.n	8002032 <HAL_ADC_Start+0x17e>
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	689b      	ldr	r3, [r3, #8]
 8002000:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002004:	2b00      	cmp	r3, #0
 8002006:	d114      	bne.n	8002032 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	689a      	ldr	r2, [r3, #8]
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002016:	609a      	str	r2, [r3, #8]
 8002018:	e00b      	b.n	8002032 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800201e:	f043 0210 	orr.w	r2, r3, #16
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800202a:	f043 0201 	orr.w	r2, r3, #1
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8002032:	2300      	movs	r3, #0
}
 8002034:	4618      	mov	r0, r3
 8002036:	3714      	adds	r7, #20
 8002038:	46bd      	mov	sp, r7
 800203a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203e:	4770      	bx	lr
 8002040:	20000004 	.word	0x20000004
 8002044:	431bde83 	.word	0x431bde83
 8002048:	40012300 	.word	0x40012300
 800204c:	40012000 	.word	0x40012000
 8002050:	40012100 	.word	0x40012100
 8002054:	40012200 	.word	0x40012200

08002058 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	b084      	sub	sp, #16
 800205c:	af00      	add	r7, sp, #0
 800205e:	6078      	str	r0, [r7, #4]
 8002060:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002062:	2300      	movs	r3, #0
 8002064:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	689b      	ldr	r3, [r3, #8]
 800206c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002070:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002074:	d113      	bne.n	800209e <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	689b      	ldr	r3, [r3, #8]
 800207c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002080:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002084:	d10b      	bne.n	800209e <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800208a:	f043 0220 	orr.w	r2, r3, #32
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	2200      	movs	r2, #0
 8002096:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800209a:	2301      	movs	r3, #1
 800209c:	e063      	b.n	8002166 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 800209e:	f7ff fe95 	bl	8001dcc <HAL_GetTick>
 80020a2:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80020a4:	e021      	b.n	80020ea <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80020a6:	683b      	ldr	r3, [r7, #0]
 80020a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020ac:	d01d      	beq.n	80020ea <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80020ae:	683b      	ldr	r3, [r7, #0]
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d007      	beq.n	80020c4 <HAL_ADC_PollForConversion+0x6c>
 80020b4:	f7ff fe8a 	bl	8001dcc <HAL_GetTick>
 80020b8:	4602      	mov	r2, r0
 80020ba:	68fb      	ldr	r3, [r7, #12]
 80020bc:	1ad3      	subs	r3, r2, r3
 80020be:	683a      	ldr	r2, [r7, #0]
 80020c0:	429a      	cmp	r2, r3
 80020c2:	d212      	bcs.n	80020ea <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	f003 0302 	and.w	r3, r3, #2
 80020ce:	2b02      	cmp	r3, #2
 80020d0:	d00b      	beq.n	80020ea <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020d6:	f043 0204 	orr.w	r2, r3, #4
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	2200      	movs	r2, #0
 80020e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 80020e6:	2303      	movs	r3, #3
 80020e8:	e03d      	b.n	8002166 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	f003 0302 	and.w	r3, r3, #2
 80020f4:	2b02      	cmp	r3, #2
 80020f6:	d1d6      	bne.n	80020a6 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	f06f 0212 	mvn.w	r2, #18
 8002100:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002106:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	689b      	ldr	r3, [r3, #8]
 8002114:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002118:	2b00      	cmp	r3, #0
 800211a:	d123      	bne.n	8002164 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002120:	2b00      	cmp	r3, #0
 8002122:	d11f      	bne.n	8002164 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800212a:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800212e:	2b00      	cmp	r3, #0
 8002130:	d006      	beq.n	8002140 <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	689b      	ldr	r3, [r3, #8]
 8002138:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800213c:	2b00      	cmp	r3, #0
 800213e:	d111      	bne.n	8002164 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002144:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002150:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002154:	2b00      	cmp	r3, #0
 8002156:	d105      	bne.n	8002164 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800215c:	f043 0201 	orr.w	r2, r3, #1
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8002164:	2300      	movs	r3, #0
}
 8002166:	4618      	mov	r0, r3
 8002168:	3710      	adds	r7, #16
 800216a:	46bd      	mov	sp, r7
 800216c:	bd80      	pop	{r7, pc}

0800216e <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 800216e:	b480      	push	{r7}
 8002170:	b083      	sub	sp, #12
 8002172:	af00      	add	r7, sp, #0
 8002174:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 800217c:	4618      	mov	r0, r3
 800217e:	370c      	adds	r7, #12
 8002180:	46bd      	mov	sp, r7
 8002182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002186:	4770      	bx	lr

08002188 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002188:	b480      	push	{r7}
 800218a:	b085      	sub	sp, #20
 800218c:	af00      	add	r7, sp, #0
 800218e:	6078      	str	r0, [r7, #4]
 8002190:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002192:	2300      	movs	r3, #0
 8002194:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800219c:	2b01      	cmp	r3, #1
 800219e:	d101      	bne.n	80021a4 <HAL_ADC_ConfigChannel+0x1c>
 80021a0:	2302      	movs	r3, #2
 80021a2:	e105      	b.n	80023b0 <HAL_ADC_ConfigChannel+0x228>
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	2201      	movs	r2, #1
 80021a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80021ac:	683b      	ldr	r3, [r7, #0]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	2b09      	cmp	r3, #9
 80021b2:	d925      	bls.n	8002200 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	68d9      	ldr	r1, [r3, #12]
 80021ba:	683b      	ldr	r3, [r7, #0]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	b29b      	uxth	r3, r3
 80021c0:	461a      	mov	r2, r3
 80021c2:	4613      	mov	r3, r2
 80021c4:	005b      	lsls	r3, r3, #1
 80021c6:	4413      	add	r3, r2
 80021c8:	3b1e      	subs	r3, #30
 80021ca:	2207      	movs	r2, #7
 80021cc:	fa02 f303 	lsl.w	r3, r2, r3
 80021d0:	43da      	mvns	r2, r3
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	400a      	ands	r2, r1
 80021d8:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	68d9      	ldr	r1, [r3, #12]
 80021e0:	683b      	ldr	r3, [r7, #0]
 80021e2:	689a      	ldr	r2, [r3, #8]
 80021e4:	683b      	ldr	r3, [r7, #0]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	b29b      	uxth	r3, r3
 80021ea:	4618      	mov	r0, r3
 80021ec:	4603      	mov	r3, r0
 80021ee:	005b      	lsls	r3, r3, #1
 80021f0:	4403      	add	r3, r0
 80021f2:	3b1e      	subs	r3, #30
 80021f4:	409a      	lsls	r2, r3
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	430a      	orrs	r2, r1
 80021fc:	60da      	str	r2, [r3, #12]
 80021fe:	e022      	b.n	8002246 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	6919      	ldr	r1, [r3, #16]
 8002206:	683b      	ldr	r3, [r7, #0]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	b29b      	uxth	r3, r3
 800220c:	461a      	mov	r2, r3
 800220e:	4613      	mov	r3, r2
 8002210:	005b      	lsls	r3, r3, #1
 8002212:	4413      	add	r3, r2
 8002214:	2207      	movs	r2, #7
 8002216:	fa02 f303 	lsl.w	r3, r2, r3
 800221a:	43da      	mvns	r2, r3
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	400a      	ands	r2, r1
 8002222:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	6919      	ldr	r1, [r3, #16]
 800222a:	683b      	ldr	r3, [r7, #0]
 800222c:	689a      	ldr	r2, [r3, #8]
 800222e:	683b      	ldr	r3, [r7, #0]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	b29b      	uxth	r3, r3
 8002234:	4618      	mov	r0, r3
 8002236:	4603      	mov	r3, r0
 8002238:	005b      	lsls	r3, r3, #1
 800223a:	4403      	add	r3, r0
 800223c:	409a      	lsls	r2, r3
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	430a      	orrs	r2, r1
 8002244:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002246:	683b      	ldr	r3, [r7, #0]
 8002248:	685b      	ldr	r3, [r3, #4]
 800224a:	2b06      	cmp	r3, #6
 800224c:	d824      	bhi.n	8002298 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002254:	683b      	ldr	r3, [r7, #0]
 8002256:	685a      	ldr	r2, [r3, #4]
 8002258:	4613      	mov	r3, r2
 800225a:	009b      	lsls	r3, r3, #2
 800225c:	4413      	add	r3, r2
 800225e:	3b05      	subs	r3, #5
 8002260:	221f      	movs	r2, #31
 8002262:	fa02 f303 	lsl.w	r3, r2, r3
 8002266:	43da      	mvns	r2, r3
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	400a      	ands	r2, r1
 800226e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002276:	683b      	ldr	r3, [r7, #0]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	b29b      	uxth	r3, r3
 800227c:	4618      	mov	r0, r3
 800227e:	683b      	ldr	r3, [r7, #0]
 8002280:	685a      	ldr	r2, [r3, #4]
 8002282:	4613      	mov	r3, r2
 8002284:	009b      	lsls	r3, r3, #2
 8002286:	4413      	add	r3, r2
 8002288:	3b05      	subs	r3, #5
 800228a:	fa00 f203 	lsl.w	r2, r0, r3
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	430a      	orrs	r2, r1
 8002294:	635a      	str	r2, [r3, #52]	@ 0x34
 8002296:	e04c      	b.n	8002332 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002298:	683b      	ldr	r3, [r7, #0]
 800229a:	685b      	ldr	r3, [r3, #4]
 800229c:	2b0c      	cmp	r3, #12
 800229e:	d824      	bhi.n	80022ea <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80022a6:	683b      	ldr	r3, [r7, #0]
 80022a8:	685a      	ldr	r2, [r3, #4]
 80022aa:	4613      	mov	r3, r2
 80022ac:	009b      	lsls	r3, r3, #2
 80022ae:	4413      	add	r3, r2
 80022b0:	3b23      	subs	r3, #35	@ 0x23
 80022b2:	221f      	movs	r2, #31
 80022b4:	fa02 f303 	lsl.w	r3, r2, r3
 80022b8:	43da      	mvns	r2, r3
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	400a      	ands	r2, r1
 80022c0:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80022c8:	683b      	ldr	r3, [r7, #0]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	b29b      	uxth	r3, r3
 80022ce:	4618      	mov	r0, r3
 80022d0:	683b      	ldr	r3, [r7, #0]
 80022d2:	685a      	ldr	r2, [r3, #4]
 80022d4:	4613      	mov	r3, r2
 80022d6:	009b      	lsls	r3, r3, #2
 80022d8:	4413      	add	r3, r2
 80022da:	3b23      	subs	r3, #35	@ 0x23
 80022dc:	fa00 f203 	lsl.w	r2, r0, r3
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	430a      	orrs	r2, r1
 80022e6:	631a      	str	r2, [r3, #48]	@ 0x30
 80022e8:	e023      	b.n	8002332 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80022f0:	683b      	ldr	r3, [r7, #0]
 80022f2:	685a      	ldr	r2, [r3, #4]
 80022f4:	4613      	mov	r3, r2
 80022f6:	009b      	lsls	r3, r3, #2
 80022f8:	4413      	add	r3, r2
 80022fa:	3b41      	subs	r3, #65	@ 0x41
 80022fc:	221f      	movs	r2, #31
 80022fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002302:	43da      	mvns	r2, r3
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	400a      	ands	r2, r1
 800230a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002312:	683b      	ldr	r3, [r7, #0]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	b29b      	uxth	r3, r3
 8002318:	4618      	mov	r0, r3
 800231a:	683b      	ldr	r3, [r7, #0]
 800231c:	685a      	ldr	r2, [r3, #4]
 800231e:	4613      	mov	r3, r2
 8002320:	009b      	lsls	r3, r3, #2
 8002322:	4413      	add	r3, r2
 8002324:	3b41      	subs	r3, #65	@ 0x41
 8002326:	fa00 f203 	lsl.w	r2, r0, r3
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	430a      	orrs	r2, r1
 8002330:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002332:	4b22      	ldr	r3, [pc, #136]	@ (80023bc <HAL_ADC_ConfigChannel+0x234>)
 8002334:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	4a21      	ldr	r2, [pc, #132]	@ (80023c0 <HAL_ADC_ConfigChannel+0x238>)
 800233c:	4293      	cmp	r3, r2
 800233e:	d109      	bne.n	8002354 <HAL_ADC_ConfigChannel+0x1cc>
 8002340:	683b      	ldr	r3, [r7, #0]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	2b12      	cmp	r3, #18
 8002346:	d105      	bne.n	8002354 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	685b      	ldr	r3, [r3, #4]
 800234c:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	4a19      	ldr	r2, [pc, #100]	@ (80023c0 <HAL_ADC_ConfigChannel+0x238>)
 800235a:	4293      	cmp	r3, r2
 800235c:	d123      	bne.n	80023a6 <HAL_ADC_ConfigChannel+0x21e>
 800235e:	683b      	ldr	r3, [r7, #0]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	2b10      	cmp	r3, #16
 8002364:	d003      	beq.n	800236e <HAL_ADC_ConfigChannel+0x1e6>
 8002366:	683b      	ldr	r3, [r7, #0]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	2b11      	cmp	r3, #17
 800236c:	d11b      	bne.n	80023a6 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	685b      	ldr	r3, [r3, #4]
 8002372:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800237a:	683b      	ldr	r3, [r7, #0]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	2b10      	cmp	r3, #16
 8002380:	d111      	bne.n	80023a6 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002382:	4b10      	ldr	r3, [pc, #64]	@ (80023c4 <HAL_ADC_ConfigChannel+0x23c>)
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	4a10      	ldr	r2, [pc, #64]	@ (80023c8 <HAL_ADC_ConfigChannel+0x240>)
 8002388:	fba2 2303 	umull	r2, r3, r2, r3
 800238c:	0c9a      	lsrs	r2, r3, #18
 800238e:	4613      	mov	r3, r2
 8002390:	009b      	lsls	r3, r3, #2
 8002392:	4413      	add	r3, r2
 8002394:	005b      	lsls	r3, r3, #1
 8002396:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002398:	e002      	b.n	80023a0 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800239a:	68bb      	ldr	r3, [r7, #8]
 800239c:	3b01      	subs	r3, #1
 800239e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80023a0:	68bb      	ldr	r3, [r7, #8]
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	d1f9      	bne.n	800239a <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	2200      	movs	r2, #0
 80023aa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80023ae:	2300      	movs	r3, #0
}
 80023b0:	4618      	mov	r0, r3
 80023b2:	3714      	adds	r7, #20
 80023b4:	46bd      	mov	sp, r7
 80023b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ba:	4770      	bx	lr
 80023bc:	40012300 	.word	0x40012300
 80023c0:	40012000 	.word	0x40012000
 80023c4:	20000004 	.word	0x20000004
 80023c8:	431bde83 	.word	0x431bde83

080023cc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80023cc:	b480      	push	{r7}
 80023ce:	b085      	sub	sp, #20
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80023d4:	4b79      	ldr	r3, [pc, #484]	@ (80025bc <ADC_Init+0x1f0>)
 80023d6:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	685b      	ldr	r3, [r3, #4]
 80023dc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	685a      	ldr	r2, [r3, #4]
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	685b      	ldr	r3, [r3, #4]
 80023ec:	431a      	orrs	r2, r3
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	685a      	ldr	r2, [r3, #4]
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002400:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	6859      	ldr	r1, [r3, #4]
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	691b      	ldr	r3, [r3, #16]
 800240c:	021a      	lsls	r2, r3, #8
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	430a      	orrs	r2, r1
 8002414:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	685a      	ldr	r2, [r3, #4]
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002424:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	6859      	ldr	r1, [r3, #4]
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	689a      	ldr	r2, [r3, #8]
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	430a      	orrs	r2, r1
 8002436:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	689a      	ldr	r2, [r3, #8]
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002446:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	6899      	ldr	r1, [r3, #8]
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	68da      	ldr	r2, [r3, #12]
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	430a      	orrs	r2, r1
 8002458:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800245e:	4a58      	ldr	r2, [pc, #352]	@ (80025c0 <ADC_Init+0x1f4>)
 8002460:	4293      	cmp	r3, r2
 8002462:	d022      	beq.n	80024aa <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	689a      	ldr	r2, [r3, #8]
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002472:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	6899      	ldr	r1, [r3, #8]
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	430a      	orrs	r2, r1
 8002484:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	689a      	ldr	r2, [r3, #8]
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002494:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	6899      	ldr	r1, [r3, #8]
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	430a      	orrs	r2, r1
 80024a6:	609a      	str	r2, [r3, #8]
 80024a8:	e00f      	b.n	80024ca <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	689a      	ldr	r2, [r3, #8]
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80024b8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	689a      	ldr	r2, [r3, #8]
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80024c8:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	689a      	ldr	r2, [r3, #8]
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	f022 0202 	bic.w	r2, r2, #2
 80024d8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	6899      	ldr	r1, [r3, #8]
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	7e1b      	ldrb	r3, [r3, #24]
 80024e4:	005a      	lsls	r2, r3, #1
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	430a      	orrs	r2, r1
 80024ec:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d01b      	beq.n	8002530 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	685a      	ldr	r2, [r3, #4]
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002506:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	685a      	ldr	r2, [r3, #4]
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002516:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	6859      	ldr	r1, [r3, #4]
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002522:	3b01      	subs	r3, #1
 8002524:	035a      	lsls	r2, r3, #13
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	430a      	orrs	r2, r1
 800252c:	605a      	str	r2, [r3, #4]
 800252e:	e007      	b.n	8002540 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	685a      	ldr	r2, [r3, #4]
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800253e:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800254e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	69db      	ldr	r3, [r3, #28]
 800255a:	3b01      	subs	r3, #1
 800255c:	051a      	lsls	r2, r3, #20
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	430a      	orrs	r2, r1
 8002564:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	689a      	ldr	r2, [r3, #8]
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002574:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	6899      	ldr	r1, [r3, #8]
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002582:	025a      	lsls	r2, r3, #9
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	430a      	orrs	r2, r1
 800258a:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	689a      	ldr	r2, [r3, #8]
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800259a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	6899      	ldr	r1, [r3, #8]
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	695b      	ldr	r3, [r3, #20]
 80025a6:	029a      	lsls	r2, r3, #10
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	430a      	orrs	r2, r1
 80025ae:	609a      	str	r2, [r3, #8]
}
 80025b0:	bf00      	nop
 80025b2:	3714      	adds	r7, #20
 80025b4:	46bd      	mov	sp, r7
 80025b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ba:	4770      	bx	lr
 80025bc:	40012300 	.word	0x40012300
 80025c0:	0f000001 	.word	0x0f000001

080025c4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025c4:	b480      	push	{r7}
 80025c6:	b085      	sub	sp, #20
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	f003 0307 	and.w	r3, r3, #7
 80025d2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80025d4:	4b0c      	ldr	r3, [pc, #48]	@ (8002608 <__NVIC_SetPriorityGrouping+0x44>)
 80025d6:	68db      	ldr	r3, [r3, #12]
 80025d8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80025da:	68ba      	ldr	r2, [r7, #8]
 80025dc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80025e0:	4013      	ands	r3, r2
 80025e2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80025e8:	68bb      	ldr	r3, [r7, #8]
 80025ea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80025ec:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80025f0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80025f4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80025f6:	4a04      	ldr	r2, [pc, #16]	@ (8002608 <__NVIC_SetPriorityGrouping+0x44>)
 80025f8:	68bb      	ldr	r3, [r7, #8]
 80025fa:	60d3      	str	r3, [r2, #12]
}
 80025fc:	bf00      	nop
 80025fe:	3714      	adds	r7, #20
 8002600:	46bd      	mov	sp, r7
 8002602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002606:	4770      	bx	lr
 8002608:	e000ed00 	.word	0xe000ed00

0800260c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800260c:	b480      	push	{r7}
 800260e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002610:	4b04      	ldr	r3, [pc, #16]	@ (8002624 <__NVIC_GetPriorityGrouping+0x18>)
 8002612:	68db      	ldr	r3, [r3, #12]
 8002614:	0a1b      	lsrs	r3, r3, #8
 8002616:	f003 0307 	and.w	r3, r3, #7
}
 800261a:	4618      	mov	r0, r3
 800261c:	46bd      	mov	sp, r7
 800261e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002622:	4770      	bx	lr
 8002624:	e000ed00 	.word	0xe000ed00

08002628 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002628:	b480      	push	{r7}
 800262a:	b083      	sub	sp, #12
 800262c:	af00      	add	r7, sp, #0
 800262e:	4603      	mov	r3, r0
 8002630:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002632:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002636:	2b00      	cmp	r3, #0
 8002638:	db0b      	blt.n	8002652 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800263a:	79fb      	ldrb	r3, [r7, #7]
 800263c:	f003 021f 	and.w	r2, r3, #31
 8002640:	4907      	ldr	r1, [pc, #28]	@ (8002660 <__NVIC_EnableIRQ+0x38>)
 8002642:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002646:	095b      	lsrs	r3, r3, #5
 8002648:	2001      	movs	r0, #1
 800264a:	fa00 f202 	lsl.w	r2, r0, r2
 800264e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002652:	bf00      	nop
 8002654:	370c      	adds	r7, #12
 8002656:	46bd      	mov	sp, r7
 8002658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800265c:	4770      	bx	lr
 800265e:	bf00      	nop
 8002660:	e000e100 	.word	0xe000e100

08002664 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002664:	b480      	push	{r7}
 8002666:	b083      	sub	sp, #12
 8002668:	af00      	add	r7, sp, #0
 800266a:	4603      	mov	r3, r0
 800266c:	6039      	str	r1, [r7, #0]
 800266e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002670:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002674:	2b00      	cmp	r3, #0
 8002676:	db0a      	blt.n	800268e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002678:	683b      	ldr	r3, [r7, #0]
 800267a:	b2da      	uxtb	r2, r3
 800267c:	490c      	ldr	r1, [pc, #48]	@ (80026b0 <__NVIC_SetPriority+0x4c>)
 800267e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002682:	0112      	lsls	r2, r2, #4
 8002684:	b2d2      	uxtb	r2, r2
 8002686:	440b      	add	r3, r1
 8002688:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800268c:	e00a      	b.n	80026a4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800268e:	683b      	ldr	r3, [r7, #0]
 8002690:	b2da      	uxtb	r2, r3
 8002692:	4908      	ldr	r1, [pc, #32]	@ (80026b4 <__NVIC_SetPriority+0x50>)
 8002694:	79fb      	ldrb	r3, [r7, #7]
 8002696:	f003 030f 	and.w	r3, r3, #15
 800269a:	3b04      	subs	r3, #4
 800269c:	0112      	lsls	r2, r2, #4
 800269e:	b2d2      	uxtb	r2, r2
 80026a0:	440b      	add	r3, r1
 80026a2:	761a      	strb	r2, [r3, #24]
}
 80026a4:	bf00      	nop
 80026a6:	370c      	adds	r7, #12
 80026a8:	46bd      	mov	sp, r7
 80026aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ae:	4770      	bx	lr
 80026b0:	e000e100 	.word	0xe000e100
 80026b4:	e000ed00 	.word	0xe000ed00

080026b8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80026b8:	b480      	push	{r7}
 80026ba:	b089      	sub	sp, #36	@ 0x24
 80026bc:	af00      	add	r7, sp, #0
 80026be:	60f8      	str	r0, [r7, #12]
 80026c0:	60b9      	str	r1, [r7, #8]
 80026c2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	f003 0307 	and.w	r3, r3, #7
 80026ca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80026cc:	69fb      	ldr	r3, [r7, #28]
 80026ce:	f1c3 0307 	rsb	r3, r3, #7
 80026d2:	2b04      	cmp	r3, #4
 80026d4:	bf28      	it	cs
 80026d6:	2304      	movcs	r3, #4
 80026d8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80026da:	69fb      	ldr	r3, [r7, #28]
 80026dc:	3304      	adds	r3, #4
 80026de:	2b06      	cmp	r3, #6
 80026e0:	d902      	bls.n	80026e8 <NVIC_EncodePriority+0x30>
 80026e2:	69fb      	ldr	r3, [r7, #28]
 80026e4:	3b03      	subs	r3, #3
 80026e6:	e000      	b.n	80026ea <NVIC_EncodePriority+0x32>
 80026e8:	2300      	movs	r3, #0
 80026ea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026ec:	f04f 32ff 	mov.w	r2, #4294967295
 80026f0:	69bb      	ldr	r3, [r7, #24]
 80026f2:	fa02 f303 	lsl.w	r3, r2, r3
 80026f6:	43da      	mvns	r2, r3
 80026f8:	68bb      	ldr	r3, [r7, #8]
 80026fa:	401a      	ands	r2, r3
 80026fc:	697b      	ldr	r3, [r7, #20]
 80026fe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002700:	f04f 31ff 	mov.w	r1, #4294967295
 8002704:	697b      	ldr	r3, [r7, #20]
 8002706:	fa01 f303 	lsl.w	r3, r1, r3
 800270a:	43d9      	mvns	r1, r3
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002710:	4313      	orrs	r3, r2
         );
}
 8002712:	4618      	mov	r0, r3
 8002714:	3724      	adds	r7, #36	@ 0x24
 8002716:	46bd      	mov	sp, r7
 8002718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271c:	4770      	bx	lr
	...

08002720 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002720:	b580      	push	{r7, lr}
 8002722:	b082      	sub	sp, #8
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	3b01      	subs	r3, #1
 800272c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002730:	d301      	bcc.n	8002736 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002732:	2301      	movs	r3, #1
 8002734:	e00f      	b.n	8002756 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002736:	4a0a      	ldr	r2, [pc, #40]	@ (8002760 <SysTick_Config+0x40>)
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	3b01      	subs	r3, #1
 800273c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800273e:	210f      	movs	r1, #15
 8002740:	f04f 30ff 	mov.w	r0, #4294967295
 8002744:	f7ff ff8e 	bl	8002664 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002748:	4b05      	ldr	r3, [pc, #20]	@ (8002760 <SysTick_Config+0x40>)
 800274a:	2200      	movs	r2, #0
 800274c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800274e:	4b04      	ldr	r3, [pc, #16]	@ (8002760 <SysTick_Config+0x40>)
 8002750:	2207      	movs	r2, #7
 8002752:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002754:	2300      	movs	r3, #0
}
 8002756:	4618      	mov	r0, r3
 8002758:	3708      	adds	r7, #8
 800275a:	46bd      	mov	sp, r7
 800275c:	bd80      	pop	{r7, pc}
 800275e:	bf00      	nop
 8002760:	e000e010 	.word	0xe000e010

08002764 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	b082      	sub	sp, #8
 8002768:	af00      	add	r7, sp, #0
 800276a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800276c:	6878      	ldr	r0, [r7, #4]
 800276e:	f7ff ff29 	bl	80025c4 <__NVIC_SetPriorityGrouping>
}
 8002772:	bf00      	nop
 8002774:	3708      	adds	r7, #8
 8002776:	46bd      	mov	sp, r7
 8002778:	bd80      	pop	{r7, pc}

0800277a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800277a:	b580      	push	{r7, lr}
 800277c:	b086      	sub	sp, #24
 800277e:	af00      	add	r7, sp, #0
 8002780:	4603      	mov	r3, r0
 8002782:	60b9      	str	r1, [r7, #8]
 8002784:	607a      	str	r2, [r7, #4]
 8002786:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002788:	2300      	movs	r3, #0
 800278a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800278c:	f7ff ff3e 	bl	800260c <__NVIC_GetPriorityGrouping>
 8002790:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002792:	687a      	ldr	r2, [r7, #4]
 8002794:	68b9      	ldr	r1, [r7, #8]
 8002796:	6978      	ldr	r0, [r7, #20]
 8002798:	f7ff ff8e 	bl	80026b8 <NVIC_EncodePriority>
 800279c:	4602      	mov	r2, r0
 800279e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80027a2:	4611      	mov	r1, r2
 80027a4:	4618      	mov	r0, r3
 80027a6:	f7ff ff5d 	bl	8002664 <__NVIC_SetPriority>
}
 80027aa:	bf00      	nop
 80027ac:	3718      	adds	r7, #24
 80027ae:	46bd      	mov	sp, r7
 80027b0:	bd80      	pop	{r7, pc}

080027b2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027b2:	b580      	push	{r7, lr}
 80027b4:	b082      	sub	sp, #8
 80027b6:	af00      	add	r7, sp, #0
 80027b8:	4603      	mov	r3, r0
 80027ba:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80027bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027c0:	4618      	mov	r0, r3
 80027c2:	f7ff ff31 	bl	8002628 <__NVIC_EnableIRQ>
}
 80027c6:	bf00      	nop
 80027c8:	3708      	adds	r7, #8
 80027ca:	46bd      	mov	sp, r7
 80027cc:	bd80      	pop	{r7, pc}

080027ce <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80027ce:	b580      	push	{r7, lr}
 80027d0:	b082      	sub	sp, #8
 80027d2:	af00      	add	r7, sp, #0
 80027d4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80027d6:	6878      	ldr	r0, [r7, #4]
 80027d8:	f7ff ffa2 	bl	8002720 <SysTick_Config>
 80027dc:	4603      	mov	r3, r0
}
 80027de:	4618      	mov	r0, r3
 80027e0:	3708      	adds	r7, #8
 80027e2:	46bd      	mov	sp, r7
 80027e4:	bd80      	pop	{r7, pc}
	...

080027e8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80027e8:	b480      	push	{r7}
 80027ea:	b089      	sub	sp, #36	@ 0x24
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	6078      	str	r0, [r7, #4]
 80027f0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80027f2:	2300      	movs	r3, #0
 80027f4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80027f6:	2300      	movs	r3, #0
 80027f8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80027fa:	2300      	movs	r3, #0
 80027fc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80027fe:	2300      	movs	r3, #0
 8002800:	61fb      	str	r3, [r7, #28]
 8002802:	e16b      	b.n	8002adc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002804:	2201      	movs	r2, #1
 8002806:	69fb      	ldr	r3, [r7, #28]
 8002808:	fa02 f303 	lsl.w	r3, r2, r3
 800280c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800280e:	683b      	ldr	r3, [r7, #0]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	697a      	ldr	r2, [r7, #20]
 8002814:	4013      	ands	r3, r2
 8002816:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002818:	693a      	ldr	r2, [r7, #16]
 800281a:	697b      	ldr	r3, [r7, #20]
 800281c:	429a      	cmp	r2, r3
 800281e:	f040 815a 	bne.w	8002ad6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002822:	683b      	ldr	r3, [r7, #0]
 8002824:	685b      	ldr	r3, [r3, #4]
 8002826:	f003 0303 	and.w	r3, r3, #3
 800282a:	2b01      	cmp	r3, #1
 800282c:	d005      	beq.n	800283a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800282e:	683b      	ldr	r3, [r7, #0]
 8002830:	685b      	ldr	r3, [r3, #4]
 8002832:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002836:	2b02      	cmp	r3, #2
 8002838:	d130      	bne.n	800289c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	689b      	ldr	r3, [r3, #8]
 800283e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002840:	69fb      	ldr	r3, [r7, #28]
 8002842:	005b      	lsls	r3, r3, #1
 8002844:	2203      	movs	r2, #3
 8002846:	fa02 f303 	lsl.w	r3, r2, r3
 800284a:	43db      	mvns	r3, r3
 800284c:	69ba      	ldr	r2, [r7, #24]
 800284e:	4013      	ands	r3, r2
 8002850:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002852:	683b      	ldr	r3, [r7, #0]
 8002854:	68da      	ldr	r2, [r3, #12]
 8002856:	69fb      	ldr	r3, [r7, #28]
 8002858:	005b      	lsls	r3, r3, #1
 800285a:	fa02 f303 	lsl.w	r3, r2, r3
 800285e:	69ba      	ldr	r2, [r7, #24]
 8002860:	4313      	orrs	r3, r2
 8002862:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	69ba      	ldr	r2, [r7, #24]
 8002868:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	685b      	ldr	r3, [r3, #4]
 800286e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002870:	2201      	movs	r2, #1
 8002872:	69fb      	ldr	r3, [r7, #28]
 8002874:	fa02 f303 	lsl.w	r3, r2, r3
 8002878:	43db      	mvns	r3, r3
 800287a:	69ba      	ldr	r2, [r7, #24]
 800287c:	4013      	ands	r3, r2
 800287e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002880:	683b      	ldr	r3, [r7, #0]
 8002882:	685b      	ldr	r3, [r3, #4]
 8002884:	091b      	lsrs	r3, r3, #4
 8002886:	f003 0201 	and.w	r2, r3, #1
 800288a:	69fb      	ldr	r3, [r7, #28]
 800288c:	fa02 f303 	lsl.w	r3, r2, r3
 8002890:	69ba      	ldr	r2, [r7, #24]
 8002892:	4313      	orrs	r3, r2
 8002894:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	69ba      	ldr	r2, [r7, #24]
 800289a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800289c:	683b      	ldr	r3, [r7, #0]
 800289e:	685b      	ldr	r3, [r3, #4]
 80028a0:	f003 0303 	and.w	r3, r3, #3
 80028a4:	2b03      	cmp	r3, #3
 80028a6:	d017      	beq.n	80028d8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	68db      	ldr	r3, [r3, #12]
 80028ac:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80028ae:	69fb      	ldr	r3, [r7, #28]
 80028b0:	005b      	lsls	r3, r3, #1
 80028b2:	2203      	movs	r2, #3
 80028b4:	fa02 f303 	lsl.w	r3, r2, r3
 80028b8:	43db      	mvns	r3, r3
 80028ba:	69ba      	ldr	r2, [r7, #24]
 80028bc:	4013      	ands	r3, r2
 80028be:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80028c0:	683b      	ldr	r3, [r7, #0]
 80028c2:	689a      	ldr	r2, [r3, #8]
 80028c4:	69fb      	ldr	r3, [r7, #28]
 80028c6:	005b      	lsls	r3, r3, #1
 80028c8:	fa02 f303 	lsl.w	r3, r2, r3
 80028cc:	69ba      	ldr	r2, [r7, #24]
 80028ce:	4313      	orrs	r3, r2
 80028d0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	69ba      	ldr	r2, [r7, #24]
 80028d6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80028d8:	683b      	ldr	r3, [r7, #0]
 80028da:	685b      	ldr	r3, [r3, #4]
 80028dc:	f003 0303 	and.w	r3, r3, #3
 80028e0:	2b02      	cmp	r3, #2
 80028e2:	d123      	bne.n	800292c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80028e4:	69fb      	ldr	r3, [r7, #28]
 80028e6:	08da      	lsrs	r2, r3, #3
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	3208      	adds	r2, #8
 80028ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80028f0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80028f2:	69fb      	ldr	r3, [r7, #28]
 80028f4:	f003 0307 	and.w	r3, r3, #7
 80028f8:	009b      	lsls	r3, r3, #2
 80028fa:	220f      	movs	r2, #15
 80028fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002900:	43db      	mvns	r3, r3
 8002902:	69ba      	ldr	r2, [r7, #24]
 8002904:	4013      	ands	r3, r2
 8002906:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002908:	683b      	ldr	r3, [r7, #0]
 800290a:	691a      	ldr	r2, [r3, #16]
 800290c:	69fb      	ldr	r3, [r7, #28]
 800290e:	f003 0307 	and.w	r3, r3, #7
 8002912:	009b      	lsls	r3, r3, #2
 8002914:	fa02 f303 	lsl.w	r3, r2, r3
 8002918:	69ba      	ldr	r2, [r7, #24]
 800291a:	4313      	orrs	r3, r2
 800291c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800291e:	69fb      	ldr	r3, [r7, #28]
 8002920:	08da      	lsrs	r2, r3, #3
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	3208      	adds	r2, #8
 8002926:	69b9      	ldr	r1, [r7, #24]
 8002928:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002932:	69fb      	ldr	r3, [r7, #28]
 8002934:	005b      	lsls	r3, r3, #1
 8002936:	2203      	movs	r2, #3
 8002938:	fa02 f303 	lsl.w	r3, r2, r3
 800293c:	43db      	mvns	r3, r3
 800293e:	69ba      	ldr	r2, [r7, #24]
 8002940:	4013      	ands	r3, r2
 8002942:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002944:	683b      	ldr	r3, [r7, #0]
 8002946:	685b      	ldr	r3, [r3, #4]
 8002948:	f003 0203 	and.w	r2, r3, #3
 800294c:	69fb      	ldr	r3, [r7, #28]
 800294e:	005b      	lsls	r3, r3, #1
 8002950:	fa02 f303 	lsl.w	r3, r2, r3
 8002954:	69ba      	ldr	r2, [r7, #24]
 8002956:	4313      	orrs	r3, r2
 8002958:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	69ba      	ldr	r2, [r7, #24]
 800295e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002960:	683b      	ldr	r3, [r7, #0]
 8002962:	685b      	ldr	r3, [r3, #4]
 8002964:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002968:	2b00      	cmp	r3, #0
 800296a:	f000 80b4 	beq.w	8002ad6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800296e:	2300      	movs	r3, #0
 8002970:	60fb      	str	r3, [r7, #12]
 8002972:	4b60      	ldr	r3, [pc, #384]	@ (8002af4 <HAL_GPIO_Init+0x30c>)
 8002974:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002976:	4a5f      	ldr	r2, [pc, #380]	@ (8002af4 <HAL_GPIO_Init+0x30c>)
 8002978:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800297c:	6453      	str	r3, [r2, #68]	@ 0x44
 800297e:	4b5d      	ldr	r3, [pc, #372]	@ (8002af4 <HAL_GPIO_Init+0x30c>)
 8002980:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002982:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002986:	60fb      	str	r3, [r7, #12]
 8002988:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800298a:	4a5b      	ldr	r2, [pc, #364]	@ (8002af8 <HAL_GPIO_Init+0x310>)
 800298c:	69fb      	ldr	r3, [r7, #28]
 800298e:	089b      	lsrs	r3, r3, #2
 8002990:	3302      	adds	r3, #2
 8002992:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002996:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002998:	69fb      	ldr	r3, [r7, #28]
 800299a:	f003 0303 	and.w	r3, r3, #3
 800299e:	009b      	lsls	r3, r3, #2
 80029a0:	220f      	movs	r2, #15
 80029a2:	fa02 f303 	lsl.w	r3, r2, r3
 80029a6:	43db      	mvns	r3, r3
 80029a8:	69ba      	ldr	r2, [r7, #24]
 80029aa:	4013      	ands	r3, r2
 80029ac:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	4a52      	ldr	r2, [pc, #328]	@ (8002afc <HAL_GPIO_Init+0x314>)
 80029b2:	4293      	cmp	r3, r2
 80029b4:	d02b      	beq.n	8002a0e <HAL_GPIO_Init+0x226>
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	4a51      	ldr	r2, [pc, #324]	@ (8002b00 <HAL_GPIO_Init+0x318>)
 80029ba:	4293      	cmp	r3, r2
 80029bc:	d025      	beq.n	8002a0a <HAL_GPIO_Init+0x222>
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	4a50      	ldr	r2, [pc, #320]	@ (8002b04 <HAL_GPIO_Init+0x31c>)
 80029c2:	4293      	cmp	r3, r2
 80029c4:	d01f      	beq.n	8002a06 <HAL_GPIO_Init+0x21e>
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	4a4f      	ldr	r2, [pc, #316]	@ (8002b08 <HAL_GPIO_Init+0x320>)
 80029ca:	4293      	cmp	r3, r2
 80029cc:	d019      	beq.n	8002a02 <HAL_GPIO_Init+0x21a>
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	4a4e      	ldr	r2, [pc, #312]	@ (8002b0c <HAL_GPIO_Init+0x324>)
 80029d2:	4293      	cmp	r3, r2
 80029d4:	d013      	beq.n	80029fe <HAL_GPIO_Init+0x216>
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	4a4d      	ldr	r2, [pc, #308]	@ (8002b10 <HAL_GPIO_Init+0x328>)
 80029da:	4293      	cmp	r3, r2
 80029dc:	d00d      	beq.n	80029fa <HAL_GPIO_Init+0x212>
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	4a4c      	ldr	r2, [pc, #304]	@ (8002b14 <HAL_GPIO_Init+0x32c>)
 80029e2:	4293      	cmp	r3, r2
 80029e4:	d007      	beq.n	80029f6 <HAL_GPIO_Init+0x20e>
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	4a4b      	ldr	r2, [pc, #300]	@ (8002b18 <HAL_GPIO_Init+0x330>)
 80029ea:	4293      	cmp	r3, r2
 80029ec:	d101      	bne.n	80029f2 <HAL_GPIO_Init+0x20a>
 80029ee:	2307      	movs	r3, #7
 80029f0:	e00e      	b.n	8002a10 <HAL_GPIO_Init+0x228>
 80029f2:	2308      	movs	r3, #8
 80029f4:	e00c      	b.n	8002a10 <HAL_GPIO_Init+0x228>
 80029f6:	2306      	movs	r3, #6
 80029f8:	e00a      	b.n	8002a10 <HAL_GPIO_Init+0x228>
 80029fa:	2305      	movs	r3, #5
 80029fc:	e008      	b.n	8002a10 <HAL_GPIO_Init+0x228>
 80029fe:	2304      	movs	r3, #4
 8002a00:	e006      	b.n	8002a10 <HAL_GPIO_Init+0x228>
 8002a02:	2303      	movs	r3, #3
 8002a04:	e004      	b.n	8002a10 <HAL_GPIO_Init+0x228>
 8002a06:	2302      	movs	r3, #2
 8002a08:	e002      	b.n	8002a10 <HAL_GPIO_Init+0x228>
 8002a0a:	2301      	movs	r3, #1
 8002a0c:	e000      	b.n	8002a10 <HAL_GPIO_Init+0x228>
 8002a0e:	2300      	movs	r3, #0
 8002a10:	69fa      	ldr	r2, [r7, #28]
 8002a12:	f002 0203 	and.w	r2, r2, #3
 8002a16:	0092      	lsls	r2, r2, #2
 8002a18:	4093      	lsls	r3, r2
 8002a1a:	69ba      	ldr	r2, [r7, #24]
 8002a1c:	4313      	orrs	r3, r2
 8002a1e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002a20:	4935      	ldr	r1, [pc, #212]	@ (8002af8 <HAL_GPIO_Init+0x310>)
 8002a22:	69fb      	ldr	r3, [r7, #28]
 8002a24:	089b      	lsrs	r3, r3, #2
 8002a26:	3302      	adds	r3, #2
 8002a28:	69ba      	ldr	r2, [r7, #24]
 8002a2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002a2e:	4b3b      	ldr	r3, [pc, #236]	@ (8002b1c <HAL_GPIO_Init+0x334>)
 8002a30:	689b      	ldr	r3, [r3, #8]
 8002a32:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a34:	693b      	ldr	r3, [r7, #16]
 8002a36:	43db      	mvns	r3, r3
 8002a38:	69ba      	ldr	r2, [r7, #24]
 8002a3a:	4013      	ands	r3, r2
 8002a3c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002a3e:	683b      	ldr	r3, [r7, #0]
 8002a40:	685b      	ldr	r3, [r3, #4]
 8002a42:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d003      	beq.n	8002a52 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002a4a:	69ba      	ldr	r2, [r7, #24]
 8002a4c:	693b      	ldr	r3, [r7, #16]
 8002a4e:	4313      	orrs	r3, r2
 8002a50:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002a52:	4a32      	ldr	r2, [pc, #200]	@ (8002b1c <HAL_GPIO_Init+0x334>)
 8002a54:	69bb      	ldr	r3, [r7, #24]
 8002a56:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002a58:	4b30      	ldr	r3, [pc, #192]	@ (8002b1c <HAL_GPIO_Init+0x334>)
 8002a5a:	68db      	ldr	r3, [r3, #12]
 8002a5c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a5e:	693b      	ldr	r3, [r7, #16]
 8002a60:	43db      	mvns	r3, r3
 8002a62:	69ba      	ldr	r2, [r7, #24]
 8002a64:	4013      	ands	r3, r2
 8002a66:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002a68:	683b      	ldr	r3, [r7, #0]
 8002a6a:	685b      	ldr	r3, [r3, #4]
 8002a6c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d003      	beq.n	8002a7c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002a74:	69ba      	ldr	r2, [r7, #24]
 8002a76:	693b      	ldr	r3, [r7, #16]
 8002a78:	4313      	orrs	r3, r2
 8002a7a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002a7c:	4a27      	ldr	r2, [pc, #156]	@ (8002b1c <HAL_GPIO_Init+0x334>)
 8002a7e:	69bb      	ldr	r3, [r7, #24]
 8002a80:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002a82:	4b26      	ldr	r3, [pc, #152]	@ (8002b1c <HAL_GPIO_Init+0x334>)
 8002a84:	685b      	ldr	r3, [r3, #4]
 8002a86:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a88:	693b      	ldr	r3, [r7, #16]
 8002a8a:	43db      	mvns	r3, r3
 8002a8c:	69ba      	ldr	r2, [r7, #24]
 8002a8e:	4013      	ands	r3, r2
 8002a90:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002a92:	683b      	ldr	r3, [r7, #0]
 8002a94:	685b      	ldr	r3, [r3, #4]
 8002a96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d003      	beq.n	8002aa6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002a9e:	69ba      	ldr	r2, [r7, #24]
 8002aa0:	693b      	ldr	r3, [r7, #16]
 8002aa2:	4313      	orrs	r3, r2
 8002aa4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002aa6:	4a1d      	ldr	r2, [pc, #116]	@ (8002b1c <HAL_GPIO_Init+0x334>)
 8002aa8:	69bb      	ldr	r3, [r7, #24]
 8002aaa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002aac:	4b1b      	ldr	r3, [pc, #108]	@ (8002b1c <HAL_GPIO_Init+0x334>)
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ab2:	693b      	ldr	r3, [r7, #16]
 8002ab4:	43db      	mvns	r3, r3
 8002ab6:	69ba      	ldr	r2, [r7, #24]
 8002ab8:	4013      	ands	r3, r2
 8002aba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002abc:	683b      	ldr	r3, [r7, #0]
 8002abe:	685b      	ldr	r3, [r3, #4]
 8002ac0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d003      	beq.n	8002ad0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002ac8:	69ba      	ldr	r2, [r7, #24]
 8002aca:	693b      	ldr	r3, [r7, #16]
 8002acc:	4313      	orrs	r3, r2
 8002ace:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002ad0:	4a12      	ldr	r2, [pc, #72]	@ (8002b1c <HAL_GPIO_Init+0x334>)
 8002ad2:	69bb      	ldr	r3, [r7, #24]
 8002ad4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002ad6:	69fb      	ldr	r3, [r7, #28]
 8002ad8:	3301      	adds	r3, #1
 8002ada:	61fb      	str	r3, [r7, #28]
 8002adc:	69fb      	ldr	r3, [r7, #28]
 8002ade:	2b0f      	cmp	r3, #15
 8002ae0:	f67f ae90 	bls.w	8002804 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002ae4:	bf00      	nop
 8002ae6:	bf00      	nop
 8002ae8:	3724      	adds	r7, #36	@ 0x24
 8002aea:	46bd      	mov	sp, r7
 8002aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af0:	4770      	bx	lr
 8002af2:	bf00      	nop
 8002af4:	40023800 	.word	0x40023800
 8002af8:	40013800 	.word	0x40013800
 8002afc:	40020000 	.word	0x40020000
 8002b00:	40020400 	.word	0x40020400
 8002b04:	40020800 	.word	0x40020800
 8002b08:	40020c00 	.word	0x40020c00
 8002b0c:	40021000 	.word	0x40021000
 8002b10:	40021400 	.word	0x40021400
 8002b14:	40021800 	.word	0x40021800
 8002b18:	40021c00 	.word	0x40021c00
 8002b1c:	40013c00 	.word	0x40013c00

08002b20 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002b20:	b480      	push	{r7}
 8002b22:	b083      	sub	sp, #12
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]
 8002b28:	460b      	mov	r3, r1
 8002b2a:	807b      	strh	r3, [r7, #2]
 8002b2c:	4613      	mov	r3, r2
 8002b2e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002b30:	787b      	ldrb	r3, [r7, #1]
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d003      	beq.n	8002b3e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002b36:	887a      	ldrh	r2, [r7, #2]
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002b3c:	e003      	b.n	8002b46 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002b3e:	887b      	ldrh	r3, [r7, #2]
 8002b40:	041a      	lsls	r2, r3, #16
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	619a      	str	r2, [r3, #24]
}
 8002b46:	bf00      	nop
 8002b48:	370c      	adds	r7, #12
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b50:	4770      	bx	lr

08002b52 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8002b52:	b580      	push	{r7, lr}
 8002b54:	b086      	sub	sp, #24
 8002b56:	af02      	add	r7, sp, #8
 8002b58:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d101      	bne.n	8002b64 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8002b60:	2301      	movs	r3, #1
 8002b62:	e059      	b.n	8002c18 <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 8002b70:	b2db      	uxtb	r3, r3
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d106      	bne.n	8002b84 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	2200      	movs	r2, #0
 8002b7a:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8002b7e:	6878      	ldr	r0, [r7, #4]
 8002b80:	f006 fe20 	bl	80097c4 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	2203      	movs	r2, #3
 8002b88:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002b92:	d102      	bne.n	8002b9a <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	2200      	movs	r2, #0
 8002b98:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	4618      	mov	r0, r3
 8002ba0:	f003 fc2c 	bl	80063fc <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	6818      	ldr	r0, [r3, #0]
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	7c1a      	ldrb	r2, [r3, #16]
 8002bac:	f88d 2000 	strb.w	r2, [sp]
 8002bb0:	3304      	adds	r3, #4
 8002bb2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002bb4:	f003 fbad 	bl	8006312 <USB_CoreInit>
 8002bb8:	4603      	mov	r3, r0
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d005      	beq.n	8002bca <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	2202      	movs	r2, #2
 8002bc2:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8002bc6:	2301      	movs	r3, #1
 8002bc8:	e026      	b.n	8002c18 <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	2101      	movs	r1, #1
 8002bd0:	4618      	mov	r0, r3
 8002bd2:	f003 fc24 	bl	800641e <USB_SetCurrentMode>
 8002bd6:	4603      	mov	r3, r0
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d005      	beq.n	8002be8 <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	2202      	movs	r2, #2
 8002be0:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8002be4:	2301      	movs	r3, #1
 8002be6:	e017      	b.n	8002c18 <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	6818      	ldr	r0, [r3, #0]
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	7c1a      	ldrb	r2, [r3, #16]
 8002bf0:	f88d 2000 	strb.w	r2, [sp]
 8002bf4:	3304      	adds	r3, #4
 8002bf6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002bf8:	f003 fdce 	bl	8006798 <USB_HostInit>
 8002bfc:	4603      	mov	r3, r0
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d005      	beq.n	8002c0e <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	2202      	movs	r2, #2
 8002c06:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8002c0a:	2301      	movs	r3, #1
 8002c0c:	e004      	b.n	8002c18 <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	2201      	movs	r2, #1
 8002c12:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 8002c16:	2300      	movs	r3, #0
}
 8002c18:	4618      	mov	r0, r3
 8002c1a:	3710      	adds	r7, #16
 8002c1c:	46bd      	mov	sp, r7
 8002c1e:	bd80      	pop	{r7, pc}

08002c20 <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8002c20:	b590      	push	{r4, r7, lr}
 8002c22:	b08b      	sub	sp, #44	@ 0x2c
 8002c24:	af04      	add	r7, sp, #16
 8002c26:	6078      	str	r0, [r7, #4]
 8002c28:	4608      	mov	r0, r1
 8002c2a:	4611      	mov	r1, r2
 8002c2c:	461a      	mov	r2, r3
 8002c2e:	4603      	mov	r3, r0
 8002c30:	70fb      	strb	r3, [r7, #3]
 8002c32:	460b      	mov	r3, r1
 8002c34:	70bb      	strb	r3, [r7, #2]
 8002c36:	4613      	mov	r3, r2
 8002c38:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 8002c3a:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8002c3c:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8002c44:	2b01      	cmp	r3, #1
 8002c46:	d101      	bne.n	8002c4c <HAL_HCD_HC_Init+0x2c>
 8002c48:	2302      	movs	r3, #2
 8002c4a:	e09d      	b.n	8002d88 <HAL_HCD_HC_Init+0x168>
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	2201      	movs	r2, #1
 8002c50:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 8002c54:	78fa      	ldrb	r2, [r7, #3]
 8002c56:	6879      	ldr	r1, [r7, #4]
 8002c58:	4613      	mov	r3, r2
 8002c5a:	011b      	lsls	r3, r3, #4
 8002c5c:	1a9b      	subs	r3, r3, r2
 8002c5e:	009b      	lsls	r3, r3, #2
 8002c60:	440b      	add	r3, r1
 8002c62:	3319      	adds	r3, #25
 8002c64:	2200      	movs	r2, #0
 8002c66:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8002c68:	78fa      	ldrb	r2, [r7, #3]
 8002c6a:	6879      	ldr	r1, [r7, #4]
 8002c6c:	4613      	mov	r3, r2
 8002c6e:	011b      	lsls	r3, r3, #4
 8002c70:	1a9b      	subs	r3, r3, r2
 8002c72:	009b      	lsls	r3, r3, #2
 8002c74:	440b      	add	r3, r1
 8002c76:	3314      	adds	r3, #20
 8002c78:	787a      	ldrb	r2, [r7, #1]
 8002c7a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8002c7c:	78fa      	ldrb	r2, [r7, #3]
 8002c7e:	6879      	ldr	r1, [r7, #4]
 8002c80:	4613      	mov	r3, r2
 8002c82:	011b      	lsls	r3, r3, #4
 8002c84:	1a9b      	subs	r3, r3, r2
 8002c86:	009b      	lsls	r3, r3, #2
 8002c88:	440b      	add	r3, r1
 8002c8a:	3315      	adds	r3, #21
 8002c8c:	78fa      	ldrb	r2, [r7, #3]
 8002c8e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8002c90:	78fa      	ldrb	r2, [r7, #3]
 8002c92:	6879      	ldr	r1, [r7, #4]
 8002c94:	4613      	mov	r3, r2
 8002c96:	011b      	lsls	r3, r3, #4
 8002c98:	1a9b      	subs	r3, r3, r2
 8002c9a:	009b      	lsls	r3, r3, #2
 8002c9c:	440b      	add	r3, r1
 8002c9e:	3326      	adds	r3, #38	@ 0x26
 8002ca0:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8002ca4:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8002ca6:	78fa      	ldrb	r2, [r7, #3]
 8002ca8:	78bb      	ldrb	r3, [r7, #2]
 8002caa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002cae:	b2d8      	uxtb	r0, r3
 8002cb0:	6879      	ldr	r1, [r7, #4]
 8002cb2:	4613      	mov	r3, r2
 8002cb4:	011b      	lsls	r3, r3, #4
 8002cb6:	1a9b      	subs	r3, r3, r2
 8002cb8:	009b      	lsls	r3, r3, #2
 8002cba:	440b      	add	r3, r1
 8002cbc:	3316      	adds	r3, #22
 8002cbe:	4602      	mov	r2, r0
 8002cc0:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 8002cc2:	78fb      	ldrb	r3, [r7, #3]
 8002cc4:	4619      	mov	r1, r3
 8002cc6:	6878      	ldr	r0, [r7, #4]
 8002cc8:	f000 fba4 	bl	8003414 <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 8002ccc:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	da0a      	bge.n	8002cea <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8002cd4:	78fa      	ldrb	r2, [r7, #3]
 8002cd6:	6879      	ldr	r1, [r7, #4]
 8002cd8:	4613      	mov	r3, r2
 8002cda:	011b      	lsls	r3, r3, #4
 8002cdc:	1a9b      	subs	r3, r3, r2
 8002cde:	009b      	lsls	r3, r3, #2
 8002ce0:	440b      	add	r3, r1
 8002ce2:	3317      	adds	r3, #23
 8002ce4:	2201      	movs	r2, #1
 8002ce6:	701a      	strb	r2, [r3, #0]
 8002ce8:	e009      	b.n	8002cfe <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8002cea:	78fa      	ldrb	r2, [r7, #3]
 8002cec:	6879      	ldr	r1, [r7, #4]
 8002cee:	4613      	mov	r3, r2
 8002cf0:	011b      	lsls	r3, r3, #4
 8002cf2:	1a9b      	subs	r3, r3, r2
 8002cf4:	009b      	lsls	r3, r3, #2
 8002cf6:	440b      	add	r3, r1
 8002cf8:	3317      	adds	r3, #23
 8002cfa:	2200      	movs	r2, #0
 8002cfc:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	4618      	mov	r0, r3
 8002d04:	f003 feac 	bl	8006a60 <USB_GetHostSpeed>
 8002d08:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 8002d0a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002d0e:	2b01      	cmp	r3, #1
 8002d10:	d10b      	bne.n	8002d2a <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 8002d12:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8002d16:	2b01      	cmp	r3, #1
 8002d18:	d107      	bne.n	8002d2a <HAL_HCD_HC_Init+0x10a>
 8002d1a:	693b      	ldr	r3, [r7, #16]
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d104      	bne.n	8002d2a <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 8002d20:	697b      	ldr	r3, [r7, #20]
 8002d22:	2bbc      	cmp	r3, #188	@ 0xbc
 8002d24:	d901      	bls.n	8002d2a <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 8002d26:	23bc      	movs	r3, #188	@ 0xbc
 8002d28:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 8002d2a:	78fa      	ldrb	r2, [r7, #3]
 8002d2c:	6879      	ldr	r1, [r7, #4]
 8002d2e:	4613      	mov	r3, r2
 8002d30:	011b      	lsls	r3, r3, #4
 8002d32:	1a9b      	subs	r3, r3, r2
 8002d34:	009b      	lsls	r3, r3, #2
 8002d36:	440b      	add	r3, r1
 8002d38:	3318      	adds	r3, #24
 8002d3a:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8002d3e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 8002d40:	78fa      	ldrb	r2, [r7, #3]
 8002d42:	697b      	ldr	r3, [r7, #20]
 8002d44:	b298      	uxth	r0, r3
 8002d46:	6879      	ldr	r1, [r7, #4]
 8002d48:	4613      	mov	r3, r2
 8002d4a:	011b      	lsls	r3, r3, #4
 8002d4c:	1a9b      	subs	r3, r3, r2
 8002d4e:	009b      	lsls	r3, r3, #2
 8002d50:	440b      	add	r3, r1
 8002d52:	3328      	adds	r3, #40	@ 0x28
 8002d54:	4602      	mov	r2, r0
 8002d56:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	6818      	ldr	r0, [r3, #0]
 8002d5c:	697b      	ldr	r3, [r7, #20]
 8002d5e:	b29b      	uxth	r3, r3
 8002d60:	787c      	ldrb	r4, [r7, #1]
 8002d62:	78ba      	ldrb	r2, [r7, #2]
 8002d64:	78f9      	ldrb	r1, [r7, #3]
 8002d66:	9302      	str	r3, [sp, #8]
 8002d68:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002d6c:	9301      	str	r3, [sp, #4]
 8002d6e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8002d72:	9300      	str	r3, [sp, #0]
 8002d74:	4623      	mov	r3, r4
 8002d76:	f003 fe9b 	bl	8006ab0 <USB_HC_Init>
 8002d7a:	4603      	mov	r3, r0
 8002d7c:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	2200      	movs	r2, #0
 8002d82:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 8002d86:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d88:	4618      	mov	r0, r3
 8002d8a:	371c      	adds	r7, #28
 8002d8c:	46bd      	mov	sp, r7
 8002d8e:	bd90      	pop	{r4, r7, pc}

08002d90 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8002d90:	b580      	push	{r7, lr}
 8002d92:	b082      	sub	sp, #8
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	6078      	str	r0, [r7, #4]
 8002d98:	4608      	mov	r0, r1
 8002d9a:	4611      	mov	r1, r2
 8002d9c:	461a      	mov	r2, r3
 8002d9e:	4603      	mov	r3, r0
 8002da0:	70fb      	strb	r3, [r7, #3]
 8002da2:	460b      	mov	r3, r1
 8002da4:	70bb      	strb	r3, [r7, #2]
 8002da6:	4613      	mov	r3, r2
 8002da8:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8002daa:	78fa      	ldrb	r2, [r7, #3]
 8002dac:	6879      	ldr	r1, [r7, #4]
 8002dae:	4613      	mov	r3, r2
 8002db0:	011b      	lsls	r3, r3, #4
 8002db2:	1a9b      	subs	r3, r3, r2
 8002db4:	009b      	lsls	r3, r3, #2
 8002db6:	440b      	add	r3, r1
 8002db8:	3317      	adds	r3, #23
 8002dba:	78ba      	ldrb	r2, [r7, #2]
 8002dbc:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8002dbe:	78fa      	ldrb	r2, [r7, #3]
 8002dc0:	6879      	ldr	r1, [r7, #4]
 8002dc2:	4613      	mov	r3, r2
 8002dc4:	011b      	lsls	r3, r3, #4
 8002dc6:	1a9b      	subs	r3, r3, r2
 8002dc8:	009b      	lsls	r3, r3, #2
 8002dca:	440b      	add	r3, r1
 8002dcc:	3326      	adds	r3, #38	@ 0x26
 8002dce:	787a      	ldrb	r2, [r7, #1]
 8002dd0:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8002dd2:	7c3b      	ldrb	r3, [r7, #16]
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d114      	bne.n	8002e02 <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8002dd8:	78fa      	ldrb	r2, [r7, #3]
 8002dda:	6879      	ldr	r1, [r7, #4]
 8002ddc:	4613      	mov	r3, r2
 8002dde:	011b      	lsls	r3, r3, #4
 8002de0:	1a9b      	subs	r3, r3, r2
 8002de2:	009b      	lsls	r3, r3, #2
 8002de4:	440b      	add	r3, r1
 8002de6:	332a      	adds	r3, #42	@ 0x2a
 8002de8:	2203      	movs	r2, #3
 8002dea:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8002dec:	78fa      	ldrb	r2, [r7, #3]
 8002dee:	6879      	ldr	r1, [r7, #4]
 8002df0:	4613      	mov	r3, r2
 8002df2:	011b      	lsls	r3, r3, #4
 8002df4:	1a9b      	subs	r3, r3, r2
 8002df6:	009b      	lsls	r3, r3, #2
 8002df8:	440b      	add	r3, r1
 8002dfa:	3319      	adds	r3, #25
 8002dfc:	7f3a      	ldrb	r2, [r7, #28]
 8002dfe:	701a      	strb	r2, [r3, #0]
 8002e00:	e009      	b.n	8002e16 <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002e02:	78fa      	ldrb	r2, [r7, #3]
 8002e04:	6879      	ldr	r1, [r7, #4]
 8002e06:	4613      	mov	r3, r2
 8002e08:	011b      	lsls	r3, r3, #4
 8002e0a:	1a9b      	subs	r3, r3, r2
 8002e0c:	009b      	lsls	r3, r3, #2
 8002e0e:	440b      	add	r3, r1
 8002e10:	332a      	adds	r3, #42	@ 0x2a
 8002e12:	2202      	movs	r2, #2
 8002e14:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8002e16:	787b      	ldrb	r3, [r7, #1]
 8002e18:	2b03      	cmp	r3, #3
 8002e1a:	f200 8102 	bhi.w	8003022 <HAL_HCD_HC_SubmitRequest+0x292>
 8002e1e:	a201      	add	r2, pc, #4	@ (adr r2, 8002e24 <HAL_HCD_HC_SubmitRequest+0x94>)
 8002e20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e24:	08002e35 	.word	0x08002e35
 8002e28:	0800300d 	.word	0x0800300d
 8002e2c:	08002ef9 	.word	0x08002ef9
 8002e30:	08002f83 	.word	0x08002f83
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 8002e34:	7c3b      	ldrb	r3, [r7, #16]
 8002e36:	2b01      	cmp	r3, #1
 8002e38:	f040 80f5 	bne.w	8003026 <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 8002e3c:	78bb      	ldrb	r3, [r7, #2]
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d12d      	bne.n	8002e9e <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 8002e42:	8b3b      	ldrh	r3, [r7, #24]
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d109      	bne.n	8002e5c <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 8002e48:	78fa      	ldrb	r2, [r7, #3]
 8002e4a:	6879      	ldr	r1, [r7, #4]
 8002e4c:	4613      	mov	r3, r2
 8002e4e:	011b      	lsls	r3, r3, #4
 8002e50:	1a9b      	subs	r3, r3, r2
 8002e52:	009b      	lsls	r3, r3, #2
 8002e54:	440b      	add	r3, r1
 8002e56:	333d      	adds	r3, #61	@ 0x3d
 8002e58:	2201      	movs	r2, #1
 8002e5a:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 8002e5c:	78fa      	ldrb	r2, [r7, #3]
 8002e5e:	6879      	ldr	r1, [r7, #4]
 8002e60:	4613      	mov	r3, r2
 8002e62:	011b      	lsls	r3, r3, #4
 8002e64:	1a9b      	subs	r3, r3, r2
 8002e66:	009b      	lsls	r3, r3, #2
 8002e68:	440b      	add	r3, r1
 8002e6a:	333d      	adds	r3, #61	@ 0x3d
 8002e6c:	781b      	ldrb	r3, [r3, #0]
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d10a      	bne.n	8002e88 <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002e72:	78fa      	ldrb	r2, [r7, #3]
 8002e74:	6879      	ldr	r1, [r7, #4]
 8002e76:	4613      	mov	r3, r2
 8002e78:	011b      	lsls	r3, r3, #4
 8002e7a:	1a9b      	subs	r3, r3, r2
 8002e7c:	009b      	lsls	r3, r3, #2
 8002e7e:	440b      	add	r3, r1
 8002e80:	332a      	adds	r3, #42	@ 0x2a
 8002e82:	2200      	movs	r2, #0
 8002e84:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 8002e86:	e0ce      	b.n	8003026 <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002e88:	78fa      	ldrb	r2, [r7, #3]
 8002e8a:	6879      	ldr	r1, [r7, #4]
 8002e8c:	4613      	mov	r3, r2
 8002e8e:	011b      	lsls	r3, r3, #4
 8002e90:	1a9b      	subs	r3, r3, r2
 8002e92:	009b      	lsls	r3, r3, #2
 8002e94:	440b      	add	r3, r1
 8002e96:	332a      	adds	r3, #42	@ 0x2a
 8002e98:	2202      	movs	r2, #2
 8002e9a:	701a      	strb	r2, [r3, #0]
      break;
 8002e9c:	e0c3      	b.n	8003026 <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 8002e9e:	78fa      	ldrb	r2, [r7, #3]
 8002ea0:	6879      	ldr	r1, [r7, #4]
 8002ea2:	4613      	mov	r3, r2
 8002ea4:	011b      	lsls	r3, r3, #4
 8002ea6:	1a9b      	subs	r3, r3, r2
 8002ea8:	009b      	lsls	r3, r3, #2
 8002eaa:	440b      	add	r3, r1
 8002eac:	331a      	adds	r3, #26
 8002eae:	781b      	ldrb	r3, [r3, #0]
 8002eb0:	2b01      	cmp	r3, #1
 8002eb2:	f040 80b8 	bne.w	8003026 <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 8002eb6:	78fa      	ldrb	r2, [r7, #3]
 8002eb8:	6879      	ldr	r1, [r7, #4]
 8002eba:	4613      	mov	r3, r2
 8002ebc:	011b      	lsls	r3, r3, #4
 8002ebe:	1a9b      	subs	r3, r3, r2
 8002ec0:	009b      	lsls	r3, r3, #2
 8002ec2:	440b      	add	r3, r1
 8002ec4:	333c      	adds	r3, #60	@ 0x3c
 8002ec6:	781b      	ldrb	r3, [r3, #0]
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d10a      	bne.n	8002ee2 <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002ecc:	78fa      	ldrb	r2, [r7, #3]
 8002ece:	6879      	ldr	r1, [r7, #4]
 8002ed0:	4613      	mov	r3, r2
 8002ed2:	011b      	lsls	r3, r3, #4
 8002ed4:	1a9b      	subs	r3, r3, r2
 8002ed6:	009b      	lsls	r3, r3, #2
 8002ed8:	440b      	add	r3, r1
 8002eda:	332a      	adds	r3, #42	@ 0x2a
 8002edc:	2200      	movs	r2, #0
 8002ede:	701a      	strb	r2, [r3, #0]
      break;
 8002ee0:	e0a1      	b.n	8003026 <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002ee2:	78fa      	ldrb	r2, [r7, #3]
 8002ee4:	6879      	ldr	r1, [r7, #4]
 8002ee6:	4613      	mov	r3, r2
 8002ee8:	011b      	lsls	r3, r3, #4
 8002eea:	1a9b      	subs	r3, r3, r2
 8002eec:	009b      	lsls	r3, r3, #2
 8002eee:	440b      	add	r3, r1
 8002ef0:	332a      	adds	r3, #42	@ 0x2a
 8002ef2:	2202      	movs	r2, #2
 8002ef4:	701a      	strb	r2, [r3, #0]
      break;
 8002ef6:	e096      	b.n	8003026 <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8002ef8:	78bb      	ldrb	r3, [r7, #2]
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d120      	bne.n	8002f40 <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8002efe:	78fa      	ldrb	r2, [r7, #3]
 8002f00:	6879      	ldr	r1, [r7, #4]
 8002f02:	4613      	mov	r3, r2
 8002f04:	011b      	lsls	r3, r3, #4
 8002f06:	1a9b      	subs	r3, r3, r2
 8002f08:	009b      	lsls	r3, r3, #2
 8002f0a:	440b      	add	r3, r1
 8002f0c:	333d      	adds	r3, #61	@ 0x3d
 8002f0e:	781b      	ldrb	r3, [r3, #0]
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d10a      	bne.n	8002f2a <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002f14:	78fa      	ldrb	r2, [r7, #3]
 8002f16:	6879      	ldr	r1, [r7, #4]
 8002f18:	4613      	mov	r3, r2
 8002f1a:	011b      	lsls	r3, r3, #4
 8002f1c:	1a9b      	subs	r3, r3, r2
 8002f1e:	009b      	lsls	r3, r3, #2
 8002f20:	440b      	add	r3, r1
 8002f22:	332a      	adds	r3, #42	@ 0x2a
 8002f24:	2200      	movs	r2, #0
 8002f26:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8002f28:	e07e      	b.n	8003028 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002f2a:	78fa      	ldrb	r2, [r7, #3]
 8002f2c:	6879      	ldr	r1, [r7, #4]
 8002f2e:	4613      	mov	r3, r2
 8002f30:	011b      	lsls	r3, r3, #4
 8002f32:	1a9b      	subs	r3, r3, r2
 8002f34:	009b      	lsls	r3, r3, #2
 8002f36:	440b      	add	r3, r1
 8002f38:	332a      	adds	r3, #42	@ 0x2a
 8002f3a:	2202      	movs	r2, #2
 8002f3c:	701a      	strb	r2, [r3, #0]
      break;
 8002f3e:	e073      	b.n	8003028 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8002f40:	78fa      	ldrb	r2, [r7, #3]
 8002f42:	6879      	ldr	r1, [r7, #4]
 8002f44:	4613      	mov	r3, r2
 8002f46:	011b      	lsls	r3, r3, #4
 8002f48:	1a9b      	subs	r3, r3, r2
 8002f4a:	009b      	lsls	r3, r3, #2
 8002f4c:	440b      	add	r3, r1
 8002f4e:	333c      	adds	r3, #60	@ 0x3c
 8002f50:	781b      	ldrb	r3, [r3, #0]
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d10a      	bne.n	8002f6c <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002f56:	78fa      	ldrb	r2, [r7, #3]
 8002f58:	6879      	ldr	r1, [r7, #4]
 8002f5a:	4613      	mov	r3, r2
 8002f5c:	011b      	lsls	r3, r3, #4
 8002f5e:	1a9b      	subs	r3, r3, r2
 8002f60:	009b      	lsls	r3, r3, #2
 8002f62:	440b      	add	r3, r1
 8002f64:	332a      	adds	r3, #42	@ 0x2a
 8002f66:	2200      	movs	r2, #0
 8002f68:	701a      	strb	r2, [r3, #0]
      break;
 8002f6a:	e05d      	b.n	8003028 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002f6c:	78fa      	ldrb	r2, [r7, #3]
 8002f6e:	6879      	ldr	r1, [r7, #4]
 8002f70:	4613      	mov	r3, r2
 8002f72:	011b      	lsls	r3, r3, #4
 8002f74:	1a9b      	subs	r3, r3, r2
 8002f76:	009b      	lsls	r3, r3, #2
 8002f78:	440b      	add	r3, r1
 8002f7a:	332a      	adds	r3, #42	@ 0x2a
 8002f7c:	2202      	movs	r2, #2
 8002f7e:	701a      	strb	r2, [r3, #0]
      break;
 8002f80:	e052      	b.n	8003028 <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8002f82:	78bb      	ldrb	r3, [r7, #2]
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d120      	bne.n	8002fca <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8002f88:	78fa      	ldrb	r2, [r7, #3]
 8002f8a:	6879      	ldr	r1, [r7, #4]
 8002f8c:	4613      	mov	r3, r2
 8002f8e:	011b      	lsls	r3, r3, #4
 8002f90:	1a9b      	subs	r3, r3, r2
 8002f92:	009b      	lsls	r3, r3, #2
 8002f94:	440b      	add	r3, r1
 8002f96:	333d      	adds	r3, #61	@ 0x3d
 8002f98:	781b      	ldrb	r3, [r3, #0]
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d10a      	bne.n	8002fb4 <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002f9e:	78fa      	ldrb	r2, [r7, #3]
 8002fa0:	6879      	ldr	r1, [r7, #4]
 8002fa2:	4613      	mov	r3, r2
 8002fa4:	011b      	lsls	r3, r3, #4
 8002fa6:	1a9b      	subs	r3, r3, r2
 8002fa8:	009b      	lsls	r3, r3, #2
 8002faa:	440b      	add	r3, r1
 8002fac:	332a      	adds	r3, #42	@ 0x2a
 8002fae:	2200      	movs	r2, #0
 8002fb0:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8002fb2:	e039      	b.n	8003028 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002fb4:	78fa      	ldrb	r2, [r7, #3]
 8002fb6:	6879      	ldr	r1, [r7, #4]
 8002fb8:	4613      	mov	r3, r2
 8002fba:	011b      	lsls	r3, r3, #4
 8002fbc:	1a9b      	subs	r3, r3, r2
 8002fbe:	009b      	lsls	r3, r3, #2
 8002fc0:	440b      	add	r3, r1
 8002fc2:	332a      	adds	r3, #42	@ 0x2a
 8002fc4:	2202      	movs	r2, #2
 8002fc6:	701a      	strb	r2, [r3, #0]
      break;
 8002fc8:	e02e      	b.n	8003028 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8002fca:	78fa      	ldrb	r2, [r7, #3]
 8002fcc:	6879      	ldr	r1, [r7, #4]
 8002fce:	4613      	mov	r3, r2
 8002fd0:	011b      	lsls	r3, r3, #4
 8002fd2:	1a9b      	subs	r3, r3, r2
 8002fd4:	009b      	lsls	r3, r3, #2
 8002fd6:	440b      	add	r3, r1
 8002fd8:	333c      	adds	r3, #60	@ 0x3c
 8002fda:	781b      	ldrb	r3, [r3, #0]
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d10a      	bne.n	8002ff6 <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8002fe0:	78fa      	ldrb	r2, [r7, #3]
 8002fe2:	6879      	ldr	r1, [r7, #4]
 8002fe4:	4613      	mov	r3, r2
 8002fe6:	011b      	lsls	r3, r3, #4
 8002fe8:	1a9b      	subs	r3, r3, r2
 8002fea:	009b      	lsls	r3, r3, #2
 8002fec:	440b      	add	r3, r1
 8002fee:	332a      	adds	r3, #42	@ 0x2a
 8002ff0:	2200      	movs	r2, #0
 8002ff2:	701a      	strb	r2, [r3, #0]
      break;
 8002ff4:	e018      	b.n	8003028 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8002ff6:	78fa      	ldrb	r2, [r7, #3]
 8002ff8:	6879      	ldr	r1, [r7, #4]
 8002ffa:	4613      	mov	r3, r2
 8002ffc:	011b      	lsls	r3, r3, #4
 8002ffe:	1a9b      	subs	r3, r3, r2
 8003000:	009b      	lsls	r3, r3, #2
 8003002:	440b      	add	r3, r1
 8003004:	332a      	adds	r3, #42	@ 0x2a
 8003006:	2202      	movs	r2, #2
 8003008:	701a      	strb	r2, [r3, #0]
      break;
 800300a:	e00d      	b.n	8003028 <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800300c:	78fa      	ldrb	r2, [r7, #3]
 800300e:	6879      	ldr	r1, [r7, #4]
 8003010:	4613      	mov	r3, r2
 8003012:	011b      	lsls	r3, r3, #4
 8003014:	1a9b      	subs	r3, r3, r2
 8003016:	009b      	lsls	r3, r3, #2
 8003018:	440b      	add	r3, r1
 800301a:	332a      	adds	r3, #42	@ 0x2a
 800301c:	2200      	movs	r2, #0
 800301e:	701a      	strb	r2, [r3, #0]
      break;
 8003020:	e002      	b.n	8003028 <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 8003022:	bf00      	nop
 8003024:	e000      	b.n	8003028 <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 8003026:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8003028:	78fa      	ldrb	r2, [r7, #3]
 800302a:	6879      	ldr	r1, [r7, #4]
 800302c:	4613      	mov	r3, r2
 800302e:	011b      	lsls	r3, r3, #4
 8003030:	1a9b      	subs	r3, r3, r2
 8003032:	009b      	lsls	r3, r3, #2
 8003034:	440b      	add	r3, r1
 8003036:	332c      	adds	r3, #44	@ 0x2c
 8003038:	697a      	ldr	r2, [r7, #20]
 800303a:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 800303c:	78fa      	ldrb	r2, [r7, #3]
 800303e:	8b39      	ldrh	r1, [r7, #24]
 8003040:	6878      	ldr	r0, [r7, #4]
 8003042:	4613      	mov	r3, r2
 8003044:	011b      	lsls	r3, r3, #4
 8003046:	1a9b      	subs	r3, r3, r2
 8003048:	009b      	lsls	r3, r3, #2
 800304a:	4403      	add	r3, r0
 800304c:	3334      	adds	r3, #52	@ 0x34
 800304e:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8003050:	78fa      	ldrb	r2, [r7, #3]
 8003052:	6879      	ldr	r1, [r7, #4]
 8003054:	4613      	mov	r3, r2
 8003056:	011b      	lsls	r3, r3, #4
 8003058:	1a9b      	subs	r3, r3, r2
 800305a:	009b      	lsls	r3, r3, #2
 800305c:	440b      	add	r3, r1
 800305e:	334c      	adds	r3, #76	@ 0x4c
 8003060:	2200      	movs	r2, #0
 8003062:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8003064:	78fa      	ldrb	r2, [r7, #3]
 8003066:	6879      	ldr	r1, [r7, #4]
 8003068:	4613      	mov	r3, r2
 800306a:	011b      	lsls	r3, r3, #4
 800306c:	1a9b      	subs	r3, r3, r2
 800306e:	009b      	lsls	r3, r3, #2
 8003070:	440b      	add	r3, r1
 8003072:	3338      	adds	r3, #56	@ 0x38
 8003074:	2200      	movs	r2, #0
 8003076:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8003078:	78fa      	ldrb	r2, [r7, #3]
 800307a:	6879      	ldr	r1, [r7, #4]
 800307c:	4613      	mov	r3, r2
 800307e:	011b      	lsls	r3, r3, #4
 8003080:	1a9b      	subs	r3, r3, r2
 8003082:	009b      	lsls	r3, r3, #2
 8003084:	440b      	add	r3, r1
 8003086:	3315      	adds	r3, #21
 8003088:	78fa      	ldrb	r2, [r7, #3]
 800308a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 800308c:	78fa      	ldrb	r2, [r7, #3]
 800308e:	6879      	ldr	r1, [r7, #4]
 8003090:	4613      	mov	r3, r2
 8003092:	011b      	lsls	r3, r3, #4
 8003094:	1a9b      	subs	r3, r3, r2
 8003096:	009b      	lsls	r3, r3, #2
 8003098:	440b      	add	r3, r1
 800309a:	334d      	adds	r3, #77	@ 0x4d
 800309c:	2200      	movs	r2, #0
 800309e:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	6818      	ldr	r0, [r3, #0]
 80030a4:	78fa      	ldrb	r2, [r7, #3]
 80030a6:	4613      	mov	r3, r2
 80030a8:	011b      	lsls	r3, r3, #4
 80030aa:	1a9b      	subs	r3, r3, r2
 80030ac:	009b      	lsls	r3, r3, #2
 80030ae:	3310      	adds	r3, #16
 80030b0:	687a      	ldr	r2, [r7, #4]
 80030b2:	4413      	add	r3, r2
 80030b4:	1d19      	adds	r1, r3, #4
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	799b      	ldrb	r3, [r3, #6]
 80030ba:	461a      	mov	r2, r3
 80030bc:	f003 fe24 	bl	8006d08 <USB_HC_StartXfer>
 80030c0:	4603      	mov	r3, r0
}
 80030c2:	4618      	mov	r0, r3
 80030c4:	3708      	adds	r7, #8
 80030c6:	46bd      	mov	sp, r7
 80030c8:	bd80      	pop	{r7, pc}
 80030ca:	bf00      	nop

080030cc <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80030cc:	b580      	push	{r7, lr}
 80030ce:	b086      	sub	sp, #24
 80030d0:	af00      	add	r7, sp, #0
 80030d2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80030da:	693b      	ldr	r3, [r7, #16]
 80030dc:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	4618      	mov	r0, r3
 80030e4:	f003 fb11 	bl	800670a <USB_GetMode>
 80030e8:	4603      	mov	r3, r0
 80030ea:	2b01      	cmp	r3, #1
 80030ec:	f040 80fb 	bne.w	80032e6 <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	4618      	mov	r0, r3
 80030f6:	f003 fad4 	bl	80066a2 <USB_ReadInterrupts>
 80030fa:	4603      	mov	r3, r0
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	f000 80f1 	beq.w	80032e4 <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	4618      	mov	r0, r3
 8003108:	f003 facb 	bl	80066a2 <USB_ReadInterrupts>
 800310c:	4603      	mov	r3, r0
 800310e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003112:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003116:	d104      	bne.n	8003122 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8003120:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	4618      	mov	r0, r3
 8003128:	f003 fabb 	bl	80066a2 <USB_ReadInterrupts>
 800312c:	4603      	mov	r3, r0
 800312e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003132:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003136:	d104      	bne.n	8003142 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8003140:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	4618      	mov	r0, r3
 8003148:	f003 faab 	bl	80066a2 <USB_ReadInterrupts>
 800314c:	4603      	mov	r3, r0
 800314e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003152:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003156:	d104      	bne.n	8003162 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8003160:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	4618      	mov	r0, r3
 8003168:	f003 fa9b 	bl	80066a2 <USB_ReadInterrupts>
 800316c:	4603      	mov	r3, r0
 800316e:	f003 0302 	and.w	r3, r3, #2
 8003172:	2b02      	cmp	r3, #2
 8003174:	d103      	bne.n	800317e <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	2202      	movs	r2, #2
 800317c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	4618      	mov	r0, r3
 8003184:	f003 fa8d 	bl	80066a2 <USB_ReadInterrupts>
 8003188:	4603      	mov	r3, r0
 800318a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800318e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003192:	d120      	bne.n	80031d6 <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 800319c:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	f003 0301 	and.w	r3, r3, #1
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d113      	bne.n	80031d6 <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 80031ae:	2110      	movs	r1, #16
 80031b0:	6938      	ldr	r0, [r7, #16]
 80031b2:	f003 f980 	bl	80064b6 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 80031b6:	6938      	ldr	r0, [r7, #16]
 80031b8:	f003 f9af 	bl	800651a <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	7a5b      	ldrb	r3, [r3, #9]
 80031c0:	2b02      	cmp	r3, #2
 80031c2:	d105      	bne.n	80031d0 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	2101      	movs	r1, #1
 80031ca:	4618      	mov	r0, r3
 80031cc:	f003 fba8 	bl	8006920 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 80031d0:	6878      	ldr	r0, [r7, #4]
 80031d2:	f006 fb75 	bl	80098c0 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	4618      	mov	r0, r3
 80031dc:	f003 fa61 	bl	80066a2 <USB_ReadInterrupts>
 80031e0:	4603      	mov	r3, r0
 80031e2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80031e6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80031ea:	d102      	bne.n	80031f2 <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 80031ec:	6878      	ldr	r0, [r7, #4]
 80031ee:	f001 fd4d 	bl	8004c8c <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	4618      	mov	r0, r3
 80031f8:	f003 fa53 	bl	80066a2 <USB_ReadInterrupts>
 80031fc:	4603      	mov	r3, r0
 80031fe:	f003 0308 	and.w	r3, r3, #8
 8003202:	2b08      	cmp	r3, #8
 8003204:	d106      	bne.n	8003214 <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8003206:	6878      	ldr	r0, [r7, #4]
 8003208:	f006 fb3e 	bl	8009888 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	2208      	movs	r2, #8
 8003212:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	4618      	mov	r0, r3
 800321a:	f003 fa42 	bl	80066a2 <USB_ReadInterrupts>
 800321e:	4603      	mov	r3, r0
 8003220:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003224:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003228:	d139      	bne.n	800329e <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	4618      	mov	r0, r3
 8003230:	f003 ffe4 	bl	80071fc <USB_HC_ReadInterrupt>
 8003234:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8003236:	2300      	movs	r3, #0
 8003238:	617b      	str	r3, [r7, #20]
 800323a:	e025      	b.n	8003288 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 800323c:	697b      	ldr	r3, [r7, #20]
 800323e:	f003 030f 	and.w	r3, r3, #15
 8003242:	68ba      	ldr	r2, [r7, #8]
 8003244:	fa22 f303 	lsr.w	r3, r2, r3
 8003248:	f003 0301 	and.w	r3, r3, #1
 800324c:	2b00      	cmp	r3, #0
 800324e:	d018      	beq.n	8003282 <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8003250:	697b      	ldr	r3, [r7, #20]
 8003252:	015a      	lsls	r2, r3, #5
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	4413      	add	r3, r2
 8003258:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003262:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003266:	d106      	bne.n	8003276 <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8003268:	697b      	ldr	r3, [r7, #20]
 800326a:	b2db      	uxtb	r3, r3
 800326c:	4619      	mov	r1, r3
 800326e:	6878      	ldr	r0, [r7, #4]
 8003270:	f000 f905 	bl	800347e <HCD_HC_IN_IRQHandler>
 8003274:	e005      	b.n	8003282 <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8003276:	697b      	ldr	r3, [r7, #20]
 8003278:	b2db      	uxtb	r3, r3
 800327a:	4619      	mov	r1, r3
 800327c:	6878      	ldr	r0, [r7, #4]
 800327e:	f000 ff67 	bl	8004150 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8003282:	697b      	ldr	r3, [r7, #20]
 8003284:	3301      	adds	r3, #1
 8003286:	617b      	str	r3, [r7, #20]
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	795b      	ldrb	r3, [r3, #5]
 800328c:	461a      	mov	r2, r3
 800328e:	697b      	ldr	r3, [r7, #20]
 8003290:	4293      	cmp	r3, r2
 8003292:	d3d3      	bcc.n	800323c <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800329c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	4618      	mov	r0, r3
 80032a4:	f003 f9fd 	bl	80066a2 <USB_ReadInterrupts>
 80032a8:	4603      	mov	r3, r0
 80032aa:	f003 0310 	and.w	r3, r3, #16
 80032ae:	2b10      	cmp	r3, #16
 80032b0:	d101      	bne.n	80032b6 <HAL_HCD_IRQHandler+0x1ea>
 80032b2:	2301      	movs	r3, #1
 80032b4:	e000      	b.n	80032b8 <HAL_HCD_IRQHandler+0x1ec>
 80032b6:	2300      	movs	r3, #0
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d014      	beq.n	80032e6 <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	699a      	ldr	r2, [r3, #24]
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	f022 0210 	bic.w	r2, r2, #16
 80032ca:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 80032cc:	6878      	ldr	r0, [r7, #4]
 80032ce:	f001 fbfe 	bl	8004ace <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	699a      	ldr	r2, [r3, #24]
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	f042 0210 	orr.w	r2, r2, #16
 80032e0:	619a      	str	r2, [r3, #24]
 80032e2:	e000      	b.n	80032e6 <HAL_HCD_IRQHandler+0x21a>
      return;
 80032e4:	bf00      	nop
    }
  }
}
 80032e6:	3718      	adds	r7, #24
 80032e8:	46bd      	mov	sp, r7
 80032ea:	bd80      	pop	{r7, pc}

080032ec <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 80032ec:	b580      	push	{r7, lr}
 80032ee:	b082      	sub	sp, #8
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 80032fa:	2b01      	cmp	r3, #1
 80032fc:	d101      	bne.n	8003302 <HAL_HCD_Start+0x16>
 80032fe:	2302      	movs	r3, #2
 8003300:	e013      	b.n	800332a <HAL_HCD_Start+0x3e>
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	2201      	movs	r2, #1
 8003306:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	2101      	movs	r1, #1
 8003310:	4618      	mov	r0, r3
 8003312:	f003 fb6c 	bl	80069ee <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	4618      	mov	r0, r3
 800331c:	f003 f85d 	bl	80063da <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	2200      	movs	r2, #0
 8003324:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8003328:	2300      	movs	r3, #0
}
 800332a:	4618      	mov	r0, r3
 800332c:	3708      	adds	r7, #8
 800332e:	46bd      	mov	sp, r7
 8003330:	bd80      	pop	{r7, pc}

08003332 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8003332:	b580      	push	{r7, lr}
 8003334:	b082      	sub	sp, #8
 8003336:	af00      	add	r7, sp, #0
 8003338:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8003340:	2b01      	cmp	r3, #1
 8003342:	d101      	bne.n	8003348 <HAL_HCD_Stop+0x16>
 8003344:	2302      	movs	r3, #2
 8003346:	e00d      	b.n	8003364 <HAL_HCD_Stop+0x32>
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	2201      	movs	r2, #1
 800334c:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	4618      	mov	r0, r3
 8003356:	f004 f8bf 	bl	80074d8 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	2200      	movs	r2, #0
 800335e:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8003362:	2300      	movs	r3, #0
}
 8003364:	4618      	mov	r0, r3
 8003366:	3708      	adds	r7, #8
 8003368:	46bd      	mov	sp, r7
 800336a:	bd80      	pop	{r7, pc}

0800336c <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 800336c:	b580      	push	{r7, lr}
 800336e:	b082      	sub	sp, #8
 8003370:	af00      	add	r7, sp, #0
 8003372:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	4618      	mov	r0, r3
 800337a:	f003 fb0e 	bl	800699a <USB_ResetPort>
 800337e:	4603      	mov	r3, r0
}
 8003380:	4618      	mov	r0, r3
 8003382:	3708      	adds	r7, #8
 8003384:	46bd      	mov	sp, r7
 8003386:	bd80      	pop	{r7, pc}

08003388 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8003388:	b480      	push	{r7}
 800338a:	b083      	sub	sp, #12
 800338c:	af00      	add	r7, sp, #0
 800338e:	6078      	str	r0, [r7, #4]
 8003390:	460b      	mov	r3, r1
 8003392:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8003394:	78fa      	ldrb	r2, [r7, #3]
 8003396:	6879      	ldr	r1, [r7, #4]
 8003398:	4613      	mov	r3, r2
 800339a:	011b      	lsls	r3, r3, #4
 800339c:	1a9b      	subs	r3, r3, r2
 800339e:	009b      	lsls	r3, r3, #2
 80033a0:	440b      	add	r3, r1
 80033a2:	334c      	adds	r3, #76	@ 0x4c
 80033a4:	781b      	ldrb	r3, [r3, #0]
}
 80033a6:	4618      	mov	r0, r3
 80033a8:	370c      	adds	r7, #12
 80033aa:	46bd      	mov	sp, r7
 80033ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b0:	4770      	bx	lr

080033b2 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 80033b2:	b480      	push	{r7}
 80033b4:	b083      	sub	sp, #12
 80033b6:	af00      	add	r7, sp, #0
 80033b8:	6078      	str	r0, [r7, #4]
 80033ba:	460b      	mov	r3, r1
 80033bc:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 80033be:	78fa      	ldrb	r2, [r7, #3]
 80033c0:	6879      	ldr	r1, [r7, #4]
 80033c2:	4613      	mov	r3, r2
 80033c4:	011b      	lsls	r3, r3, #4
 80033c6:	1a9b      	subs	r3, r3, r2
 80033c8:	009b      	lsls	r3, r3, #2
 80033ca:	440b      	add	r3, r1
 80033cc:	3338      	adds	r3, #56	@ 0x38
 80033ce:	681b      	ldr	r3, [r3, #0]
}
 80033d0:	4618      	mov	r0, r3
 80033d2:	370c      	adds	r7, #12
 80033d4:	46bd      	mov	sp, r7
 80033d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033da:	4770      	bx	lr

080033dc <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 80033dc:	b580      	push	{r7, lr}
 80033de:	b082      	sub	sp, #8
 80033e0:	af00      	add	r7, sp, #0
 80033e2:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	4618      	mov	r0, r3
 80033ea:	f003 fb50 	bl	8006a8e <USB_GetCurrentFrame>
 80033ee:	4603      	mov	r3, r0
}
 80033f0:	4618      	mov	r0, r3
 80033f2:	3708      	adds	r7, #8
 80033f4:	46bd      	mov	sp, r7
 80033f6:	bd80      	pop	{r7, pc}

080033f8 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 80033f8:	b580      	push	{r7, lr}
 80033fa:	b082      	sub	sp, #8
 80033fc:	af00      	add	r7, sp, #0
 80033fe:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	4618      	mov	r0, r3
 8003406:	f003 fb2b 	bl	8006a60 <USB_GetHostSpeed>
 800340a:	4603      	mov	r3, r0
}
 800340c:	4618      	mov	r0, r3
 800340e:	3708      	adds	r7, #8
 8003410:	46bd      	mov	sp, r7
 8003412:	bd80      	pop	{r7, pc}

08003414 <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8003414:	b480      	push	{r7}
 8003416:	b083      	sub	sp, #12
 8003418:	af00      	add	r7, sp, #0
 800341a:	6078      	str	r0, [r7, #4]
 800341c:	460b      	mov	r3, r1
 800341e:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 8003420:	78fa      	ldrb	r2, [r7, #3]
 8003422:	6879      	ldr	r1, [r7, #4]
 8003424:	4613      	mov	r3, r2
 8003426:	011b      	lsls	r3, r3, #4
 8003428:	1a9b      	subs	r3, r3, r2
 800342a:	009b      	lsls	r3, r3, #2
 800342c:	440b      	add	r3, r1
 800342e:	331a      	adds	r3, #26
 8003430:	2200      	movs	r2, #0
 8003432:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 8003434:	78fa      	ldrb	r2, [r7, #3]
 8003436:	6879      	ldr	r1, [r7, #4]
 8003438:	4613      	mov	r3, r2
 800343a:	011b      	lsls	r3, r3, #4
 800343c:	1a9b      	subs	r3, r3, r2
 800343e:	009b      	lsls	r3, r3, #2
 8003440:	440b      	add	r3, r1
 8003442:	331b      	adds	r3, #27
 8003444:	2200      	movs	r2, #0
 8003446:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 8003448:	78fa      	ldrb	r2, [r7, #3]
 800344a:	6879      	ldr	r1, [r7, #4]
 800344c:	4613      	mov	r3, r2
 800344e:	011b      	lsls	r3, r3, #4
 8003450:	1a9b      	subs	r3, r3, r2
 8003452:	009b      	lsls	r3, r3, #2
 8003454:	440b      	add	r3, r1
 8003456:	3325      	adds	r3, #37	@ 0x25
 8003458:	2200      	movs	r2, #0
 800345a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 800345c:	78fa      	ldrb	r2, [r7, #3]
 800345e:	6879      	ldr	r1, [r7, #4]
 8003460:	4613      	mov	r3, r2
 8003462:	011b      	lsls	r3, r3, #4
 8003464:	1a9b      	subs	r3, r3, r2
 8003466:	009b      	lsls	r3, r3, #2
 8003468:	440b      	add	r3, r1
 800346a:	3324      	adds	r3, #36	@ 0x24
 800346c:	2200      	movs	r2, #0
 800346e:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 8003470:	2300      	movs	r3, #0
}
 8003472:	4618      	mov	r0, r3
 8003474:	370c      	adds	r7, #12
 8003476:	46bd      	mov	sp, r7
 8003478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800347c:	4770      	bx	lr

0800347e <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800347e:	b580      	push	{r7, lr}
 8003480:	b086      	sub	sp, #24
 8003482:	af00      	add	r7, sp, #0
 8003484:	6078      	str	r0, [r7, #4]
 8003486:	460b      	mov	r3, r1
 8003488:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003490:	697b      	ldr	r3, [r7, #20]
 8003492:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	78fa      	ldrb	r2, [r7, #3]
 800349a:	4611      	mov	r1, r2
 800349c:	4618      	mov	r0, r3
 800349e:	f003 f913 	bl	80066c8 <USB_ReadChInterrupts>
 80034a2:	4603      	mov	r3, r0
 80034a4:	f003 0304 	and.w	r3, r3, #4
 80034a8:	2b04      	cmp	r3, #4
 80034aa:	d11a      	bne.n	80034e2 <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 80034ac:	78fb      	ldrb	r3, [r7, #3]
 80034ae:	015a      	lsls	r2, r3, #5
 80034b0:	693b      	ldr	r3, [r7, #16]
 80034b2:	4413      	add	r3, r2
 80034b4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80034b8:	461a      	mov	r2, r3
 80034ba:	2304      	movs	r3, #4
 80034bc:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 80034be:	78fa      	ldrb	r2, [r7, #3]
 80034c0:	6879      	ldr	r1, [r7, #4]
 80034c2:	4613      	mov	r3, r2
 80034c4:	011b      	lsls	r3, r3, #4
 80034c6:	1a9b      	subs	r3, r3, r2
 80034c8:	009b      	lsls	r3, r3, #2
 80034ca:	440b      	add	r3, r1
 80034cc:	334d      	adds	r3, #77	@ 0x4d
 80034ce:	2207      	movs	r2, #7
 80034d0:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	78fa      	ldrb	r2, [r7, #3]
 80034d8:	4611      	mov	r1, r2
 80034da:	4618      	mov	r0, r3
 80034dc:	f003 fe9f 	bl	800721e <USB_HC_Halt>
 80034e0:	e09e      	b.n	8003620 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	78fa      	ldrb	r2, [r7, #3]
 80034e8:	4611      	mov	r1, r2
 80034ea:	4618      	mov	r0, r3
 80034ec:	f003 f8ec 	bl	80066c8 <USB_ReadChInterrupts>
 80034f0:	4603      	mov	r3, r0
 80034f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034f6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80034fa:	d11b      	bne.n	8003534 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 80034fc:	78fb      	ldrb	r3, [r7, #3]
 80034fe:	015a      	lsls	r2, r3, #5
 8003500:	693b      	ldr	r3, [r7, #16]
 8003502:	4413      	add	r3, r2
 8003504:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003508:	461a      	mov	r2, r3
 800350a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800350e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 8003510:	78fa      	ldrb	r2, [r7, #3]
 8003512:	6879      	ldr	r1, [r7, #4]
 8003514:	4613      	mov	r3, r2
 8003516:	011b      	lsls	r3, r3, #4
 8003518:	1a9b      	subs	r3, r3, r2
 800351a:	009b      	lsls	r3, r3, #2
 800351c:	440b      	add	r3, r1
 800351e:	334d      	adds	r3, #77	@ 0x4d
 8003520:	2208      	movs	r2, #8
 8003522:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	78fa      	ldrb	r2, [r7, #3]
 800352a:	4611      	mov	r1, r2
 800352c:	4618      	mov	r0, r3
 800352e:	f003 fe76 	bl	800721e <USB_HC_Halt>
 8003532:	e075      	b.n	8003620 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	78fa      	ldrb	r2, [r7, #3]
 800353a:	4611      	mov	r1, r2
 800353c:	4618      	mov	r0, r3
 800353e:	f003 f8c3 	bl	80066c8 <USB_ReadChInterrupts>
 8003542:	4603      	mov	r3, r0
 8003544:	f003 0308 	and.w	r3, r3, #8
 8003548:	2b08      	cmp	r3, #8
 800354a:	d11a      	bne.n	8003582 <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 800354c:	78fb      	ldrb	r3, [r7, #3]
 800354e:	015a      	lsls	r2, r3, #5
 8003550:	693b      	ldr	r3, [r7, #16]
 8003552:	4413      	add	r3, r2
 8003554:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003558:	461a      	mov	r2, r3
 800355a:	2308      	movs	r3, #8
 800355c:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 800355e:	78fa      	ldrb	r2, [r7, #3]
 8003560:	6879      	ldr	r1, [r7, #4]
 8003562:	4613      	mov	r3, r2
 8003564:	011b      	lsls	r3, r3, #4
 8003566:	1a9b      	subs	r3, r3, r2
 8003568:	009b      	lsls	r3, r3, #2
 800356a:	440b      	add	r3, r1
 800356c:	334d      	adds	r3, #77	@ 0x4d
 800356e:	2206      	movs	r2, #6
 8003570:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	78fa      	ldrb	r2, [r7, #3]
 8003578:	4611      	mov	r1, r2
 800357a:	4618      	mov	r0, r3
 800357c:	f003 fe4f 	bl	800721e <USB_HC_Halt>
 8003580:	e04e      	b.n	8003620 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	78fa      	ldrb	r2, [r7, #3]
 8003588:	4611      	mov	r1, r2
 800358a:	4618      	mov	r0, r3
 800358c:	f003 f89c 	bl	80066c8 <USB_ReadChInterrupts>
 8003590:	4603      	mov	r3, r0
 8003592:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003596:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800359a:	d11b      	bne.n	80035d4 <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 800359c:	78fb      	ldrb	r3, [r7, #3]
 800359e:	015a      	lsls	r2, r3, #5
 80035a0:	693b      	ldr	r3, [r7, #16]
 80035a2:	4413      	add	r3, r2
 80035a4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80035a8:	461a      	mov	r2, r3
 80035aa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80035ae:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 80035b0:	78fa      	ldrb	r2, [r7, #3]
 80035b2:	6879      	ldr	r1, [r7, #4]
 80035b4:	4613      	mov	r3, r2
 80035b6:	011b      	lsls	r3, r3, #4
 80035b8:	1a9b      	subs	r3, r3, r2
 80035ba:	009b      	lsls	r3, r3, #2
 80035bc:	440b      	add	r3, r1
 80035be:	334d      	adds	r3, #77	@ 0x4d
 80035c0:	2209      	movs	r2, #9
 80035c2:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	78fa      	ldrb	r2, [r7, #3]
 80035ca:	4611      	mov	r1, r2
 80035cc:	4618      	mov	r0, r3
 80035ce:	f003 fe26 	bl	800721e <USB_HC_Halt>
 80035d2:	e025      	b.n	8003620 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	78fa      	ldrb	r2, [r7, #3]
 80035da:	4611      	mov	r1, r2
 80035dc:	4618      	mov	r0, r3
 80035de:	f003 f873 	bl	80066c8 <USB_ReadChInterrupts>
 80035e2:	4603      	mov	r3, r0
 80035e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80035e8:	2b80      	cmp	r3, #128	@ 0x80
 80035ea:	d119      	bne.n	8003620 <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 80035ec:	78fb      	ldrb	r3, [r7, #3]
 80035ee:	015a      	lsls	r2, r3, #5
 80035f0:	693b      	ldr	r3, [r7, #16]
 80035f2:	4413      	add	r3, r2
 80035f4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80035f8:	461a      	mov	r2, r3
 80035fa:	2380      	movs	r3, #128	@ 0x80
 80035fc:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 80035fe:	78fa      	ldrb	r2, [r7, #3]
 8003600:	6879      	ldr	r1, [r7, #4]
 8003602:	4613      	mov	r3, r2
 8003604:	011b      	lsls	r3, r3, #4
 8003606:	1a9b      	subs	r3, r3, r2
 8003608:	009b      	lsls	r3, r3, #2
 800360a:	440b      	add	r3, r1
 800360c:	334d      	adds	r3, #77	@ 0x4d
 800360e:	2207      	movs	r2, #7
 8003610:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	78fa      	ldrb	r2, [r7, #3]
 8003618:	4611      	mov	r1, r2
 800361a:	4618      	mov	r0, r3
 800361c:	f003 fdff 	bl	800721e <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	78fa      	ldrb	r2, [r7, #3]
 8003626:	4611      	mov	r1, r2
 8003628:	4618      	mov	r0, r3
 800362a:	f003 f84d 	bl	80066c8 <USB_ReadChInterrupts>
 800362e:	4603      	mov	r3, r0
 8003630:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003634:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003638:	d112      	bne.n	8003660 <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	78fa      	ldrb	r2, [r7, #3]
 8003640:	4611      	mov	r1, r2
 8003642:	4618      	mov	r0, r3
 8003644:	f003 fdeb 	bl	800721e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8003648:	78fb      	ldrb	r3, [r7, #3]
 800364a:	015a      	lsls	r2, r3, #5
 800364c:	693b      	ldr	r3, [r7, #16]
 800364e:	4413      	add	r3, r2
 8003650:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003654:	461a      	mov	r2, r3
 8003656:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800365a:	6093      	str	r3, [r2, #8]
 800365c:	f000 bd75 	b.w	800414a <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	78fa      	ldrb	r2, [r7, #3]
 8003666:	4611      	mov	r1, r2
 8003668:	4618      	mov	r0, r3
 800366a:	f003 f82d 	bl	80066c8 <USB_ReadChInterrupts>
 800366e:	4603      	mov	r3, r0
 8003670:	f003 0301 	and.w	r3, r3, #1
 8003674:	2b01      	cmp	r3, #1
 8003676:	f040 8128 	bne.w	80038ca <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 800367a:	78fb      	ldrb	r3, [r7, #3]
 800367c:	015a      	lsls	r2, r3, #5
 800367e:	693b      	ldr	r3, [r7, #16]
 8003680:	4413      	add	r3, r2
 8003682:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003686:	461a      	mov	r2, r3
 8003688:	2320      	movs	r3, #32
 800368a:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 800368c:	78fa      	ldrb	r2, [r7, #3]
 800368e:	6879      	ldr	r1, [r7, #4]
 8003690:	4613      	mov	r3, r2
 8003692:	011b      	lsls	r3, r3, #4
 8003694:	1a9b      	subs	r3, r3, r2
 8003696:	009b      	lsls	r3, r3, #2
 8003698:	440b      	add	r3, r1
 800369a:	331b      	adds	r3, #27
 800369c:	781b      	ldrb	r3, [r3, #0]
 800369e:	2b01      	cmp	r3, #1
 80036a0:	d119      	bne.n	80036d6 <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 80036a2:	78fa      	ldrb	r2, [r7, #3]
 80036a4:	6879      	ldr	r1, [r7, #4]
 80036a6:	4613      	mov	r3, r2
 80036a8:	011b      	lsls	r3, r3, #4
 80036aa:	1a9b      	subs	r3, r3, r2
 80036ac:	009b      	lsls	r3, r3, #2
 80036ae:	440b      	add	r3, r1
 80036b0:	331b      	adds	r3, #27
 80036b2:	2200      	movs	r2, #0
 80036b4:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80036b6:	78fb      	ldrb	r3, [r7, #3]
 80036b8:	015a      	lsls	r2, r3, #5
 80036ba:	693b      	ldr	r3, [r7, #16]
 80036bc:	4413      	add	r3, r2
 80036be:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80036c2:	685b      	ldr	r3, [r3, #4]
 80036c4:	78fa      	ldrb	r2, [r7, #3]
 80036c6:	0151      	lsls	r1, r2, #5
 80036c8:	693a      	ldr	r2, [r7, #16]
 80036ca:	440a      	add	r2, r1
 80036cc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80036d0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80036d4:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	799b      	ldrb	r3, [r3, #6]
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d01b      	beq.n	8003716 <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 80036de:	78fa      	ldrb	r2, [r7, #3]
 80036e0:	6879      	ldr	r1, [r7, #4]
 80036e2:	4613      	mov	r3, r2
 80036e4:	011b      	lsls	r3, r3, #4
 80036e6:	1a9b      	subs	r3, r3, r2
 80036e8:	009b      	lsls	r3, r3, #2
 80036ea:	440b      	add	r3, r1
 80036ec:	3330      	adds	r3, #48	@ 0x30
 80036ee:	6819      	ldr	r1, [r3, #0]
 80036f0:	78fb      	ldrb	r3, [r7, #3]
 80036f2:	015a      	lsls	r2, r3, #5
 80036f4:	693b      	ldr	r3, [r7, #16]
 80036f6:	4413      	add	r3, r2
 80036f8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80036fc:	691b      	ldr	r3, [r3, #16]
 80036fe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003702:	78fa      	ldrb	r2, [r7, #3]
 8003704:	1ac9      	subs	r1, r1, r3
 8003706:	6878      	ldr	r0, [r7, #4]
 8003708:	4613      	mov	r3, r2
 800370a:	011b      	lsls	r3, r3, #4
 800370c:	1a9b      	subs	r3, r3, r2
 800370e:	009b      	lsls	r3, r3, #2
 8003710:	4403      	add	r3, r0
 8003712:	3338      	adds	r3, #56	@ 0x38
 8003714:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 8003716:	78fa      	ldrb	r2, [r7, #3]
 8003718:	6879      	ldr	r1, [r7, #4]
 800371a:	4613      	mov	r3, r2
 800371c:	011b      	lsls	r3, r3, #4
 800371e:	1a9b      	subs	r3, r3, r2
 8003720:	009b      	lsls	r3, r3, #2
 8003722:	440b      	add	r3, r1
 8003724:	334d      	adds	r3, #77	@ 0x4d
 8003726:	2201      	movs	r2, #1
 8003728:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 800372a:	78fa      	ldrb	r2, [r7, #3]
 800372c:	6879      	ldr	r1, [r7, #4]
 800372e:	4613      	mov	r3, r2
 8003730:	011b      	lsls	r3, r3, #4
 8003732:	1a9b      	subs	r3, r3, r2
 8003734:	009b      	lsls	r3, r3, #2
 8003736:	440b      	add	r3, r1
 8003738:	3344      	adds	r3, #68	@ 0x44
 800373a:	2200      	movs	r2, #0
 800373c:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 800373e:	78fb      	ldrb	r3, [r7, #3]
 8003740:	015a      	lsls	r2, r3, #5
 8003742:	693b      	ldr	r3, [r7, #16]
 8003744:	4413      	add	r3, r2
 8003746:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800374a:	461a      	mov	r2, r3
 800374c:	2301      	movs	r3, #1
 800374e:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003750:	78fa      	ldrb	r2, [r7, #3]
 8003752:	6879      	ldr	r1, [r7, #4]
 8003754:	4613      	mov	r3, r2
 8003756:	011b      	lsls	r3, r3, #4
 8003758:	1a9b      	subs	r3, r3, r2
 800375a:	009b      	lsls	r3, r3, #2
 800375c:	440b      	add	r3, r1
 800375e:	3326      	adds	r3, #38	@ 0x26
 8003760:	781b      	ldrb	r3, [r3, #0]
 8003762:	2b00      	cmp	r3, #0
 8003764:	d00a      	beq.n	800377c <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003766:	78fa      	ldrb	r2, [r7, #3]
 8003768:	6879      	ldr	r1, [r7, #4]
 800376a:	4613      	mov	r3, r2
 800376c:	011b      	lsls	r3, r3, #4
 800376e:	1a9b      	subs	r3, r3, r2
 8003770:	009b      	lsls	r3, r3, #2
 8003772:	440b      	add	r3, r1
 8003774:	3326      	adds	r3, #38	@ 0x26
 8003776:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003778:	2b02      	cmp	r3, #2
 800377a:	d110      	bne.n	800379e <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	78fa      	ldrb	r2, [r7, #3]
 8003782:	4611      	mov	r1, r2
 8003784:	4618      	mov	r0, r3
 8003786:	f003 fd4a 	bl	800721e <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 800378a:	78fb      	ldrb	r3, [r7, #3]
 800378c:	015a      	lsls	r2, r3, #5
 800378e:	693b      	ldr	r3, [r7, #16]
 8003790:	4413      	add	r3, r2
 8003792:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003796:	461a      	mov	r2, r3
 8003798:	2310      	movs	r3, #16
 800379a:	6093      	str	r3, [r2, #8]
 800379c:	e03d      	b.n	800381a <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 800379e:	78fa      	ldrb	r2, [r7, #3]
 80037a0:	6879      	ldr	r1, [r7, #4]
 80037a2:	4613      	mov	r3, r2
 80037a4:	011b      	lsls	r3, r3, #4
 80037a6:	1a9b      	subs	r3, r3, r2
 80037a8:	009b      	lsls	r3, r3, #2
 80037aa:	440b      	add	r3, r1
 80037ac:	3326      	adds	r3, #38	@ 0x26
 80037ae:	781b      	ldrb	r3, [r3, #0]
 80037b0:	2b03      	cmp	r3, #3
 80037b2:	d00a      	beq.n	80037ca <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 80037b4:	78fa      	ldrb	r2, [r7, #3]
 80037b6:	6879      	ldr	r1, [r7, #4]
 80037b8:	4613      	mov	r3, r2
 80037ba:	011b      	lsls	r3, r3, #4
 80037bc:	1a9b      	subs	r3, r3, r2
 80037be:	009b      	lsls	r3, r3, #2
 80037c0:	440b      	add	r3, r1
 80037c2:	3326      	adds	r3, #38	@ 0x26
 80037c4:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 80037c6:	2b01      	cmp	r3, #1
 80037c8:	d127      	bne.n	800381a <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80037ca:	78fb      	ldrb	r3, [r7, #3]
 80037cc:	015a      	lsls	r2, r3, #5
 80037ce:	693b      	ldr	r3, [r7, #16]
 80037d0:	4413      	add	r3, r2
 80037d2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	78fa      	ldrb	r2, [r7, #3]
 80037da:	0151      	lsls	r1, r2, #5
 80037dc:	693a      	ldr	r2, [r7, #16]
 80037de:	440a      	add	r2, r1
 80037e0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80037e4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80037e8:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80037ea:	78fa      	ldrb	r2, [r7, #3]
 80037ec:	6879      	ldr	r1, [r7, #4]
 80037ee:	4613      	mov	r3, r2
 80037f0:	011b      	lsls	r3, r3, #4
 80037f2:	1a9b      	subs	r3, r3, r2
 80037f4:	009b      	lsls	r3, r3, #2
 80037f6:	440b      	add	r3, r1
 80037f8:	334c      	adds	r3, #76	@ 0x4c
 80037fa:	2201      	movs	r2, #1
 80037fc:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80037fe:	78fa      	ldrb	r2, [r7, #3]
 8003800:	6879      	ldr	r1, [r7, #4]
 8003802:	4613      	mov	r3, r2
 8003804:	011b      	lsls	r3, r3, #4
 8003806:	1a9b      	subs	r3, r3, r2
 8003808:	009b      	lsls	r3, r3, #2
 800380a:	440b      	add	r3, r1
 800380c:	334c      	adds	r3, #76	@ 0x4c
 800380e:	781a      	ldrb	r2, [r3, #0]
 8003810:	78fb      	ldrb	r3, [r7, #3]
 8003812:	4619      	mov	r1, r3
 8003814:	6878      	ldr	r0, [r7, #4]
 8003816:	f006 f861 	bl	80098dc <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	799b      	ldrb	r3, [r3, #6]
 800381e:	2b01      	cmp	r3, #1
 8003820:	d13b      	bne.n	800389a <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 8003822:	78fa      	ldrb	r2, [r7, #3]
 8003824:	6879      	ldr	r1, [r7, #4]
 8003826:	4613      	mov	r3, r2
 8003828:	011b      	lsls	r3, r3, #4
 800382a:	1a9b      	subs	r3, r3, r2
 800382c:	009b      	lsls	r3, r3, #2
 800382e:	440b      	add	r3, r1
 8003830:	3338      	adds	r3, #56	@ 0x38
 8003832:	6819      	ldr	r1, [r3, #0]
 8003834:	78fa      	ldrb	r2, [r7, #3]
 8003836:	6878      	ldr	r0, [r7, #4]
 8003838:	4613      	mov	r3, r2
 800383a:	011b      	lsls	r3, r3, #4
 800383c:	1a9b      	subs	r3, r3, r2
 800383e:	009b      	lsls	r3, r3, #2
 8003840:	4403      	add	r3, r0
 8003842:	3328      	adds	r3, #40	@ 0x28
 8003844:	881b      	ldrh	r3, [r3, #0]
 8003846:	440b      	add	r3, r1
 8003848:	1e59      	subs	r1, r3, #1
 800384a:	78fa      	ldrb	r2, [r7, #3]
 800384c:	6878      	ldr	r0, [r7, #4]
 800384e:	4613      	mov	r3, r2
 8003850:	011b      	lsls	r3, r3, #4
 8003852:	1a9b      	subs	r3, r3, r2
 8003854:	009b      	lsls	r3, r3, #2
 8003856:	4403      	add	r3, r0
 8003858:	3328      	adds	r3, #40	@ 0x28
 800385a:	881b      	ldrh	r3, [r3, #0]
 800385c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003860:	f003 0301 	and.w	r3, r3, #1
 8003864:	2b00      	cmp	r3, #0
 8003866:	f000 8470 	beq.w	800414a <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 800386a:	78fa      	ldrb	r2, [r7, #3]
 800386c:	6879      	ldr	r1, [r7, #4]
 800386e:	4613      	mov	r3, r2
 8003870:	011b      	lsls	r3, r3, #4
 8003872:	1a9b      	subs	r3, r3, r2
 8003874:	009b      	lsls	r3, r3, #2
 8003876:	440b      	add	r3, r1
 8003878:	333c      	adds	r3, #60	@ 0x3c
 800387a:	781b      	ldrb	r3, [r3, #0]
 800387c:	78fa      	ldrb	r2, [r7, #3]
 800387e:	f083 0301 	eor.w	r3, r3, #1
 8003882:	b2d8      	uxtb	r0, r3
 8003884:	6879      	ldr	r1, [r7, #4]
 8003886:	4613      	mov	r3, r2
 8003888:	011b      	lsls	r3, r3, #4
 800388a:	1a9b      	subs	r3, r3, r2
 800388c:	009b      	lsls	r3, r3, #2
 800388e:	440b      	add	r3, r1
 8003890:	333c      	adds	r3, #60	@ 0x3c
 8003892:	4602      	mov	r2, r0
 8003894:	701a      	strb	r2, [r3, #0]
 8003896:	f000 bc58 	b.w	800414a <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 800389a:	78fa      	ldrb	r2, [r7, #3]
 800389c:	6879      	ldr	r1, [r7, #4]
 800389e:	4613      	mov	r3, r2
 80038a0:	011b      	lsls	r3, r3, #4
 80038a2:	1a9b      	subs	r3, r3, r2
 80038a4:	009b      	lsls	r3, r3, #2
 80038a6:	440b      	add	r3, r1
 80038a8:	333c      	adds	r3, #60	@ 0x3c
 80038aa:	781b      	ldrb	r3, [r3, #0]
 80038ac:	78fa      	ldrb	r2, [r7, #3]
 80038ae:	f083 0301 	eor.w	r3, r3, #1
 80038b2:	b2d8      	uxtb	r0, r3
 80038b4:	6879      	ldr	r1, [r7, #4]
 80038b6:	4613      	mov	r3, r2
 80038b8:	011b      	lsls	r3, r3, #4
 80038ba:	1a9b      	subs	r3, r3, r2
 80038bc:	009b      	lsls	r3, r3, #2
 80038be:	440b      	add	r3, r1
 80038c0:	333c      	adds	r3, #60	@ 0x3c
 80038c2:	4602      	mov	r2, r0
 80038c4:	701a      	strb	r2, [r3, #0]
 80038c6:	f000 bc40 	b.w	800414a <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	78fa      	ldrb	r2, [r7, #3]
 80038d0:	4611      	mov	r1, r2
 80038d2:	4618      	mov	r0, r3
 80038d4:	f002 fef8 	bl	80066c8 <USB_ReadChInterrupts>
 80038d8:	4603      	mov	r3, r0
 80038da:	f003 0320 	and.w	r3, r3, #32
 80038de:	2b20      	cmp	r3, #32
 80038e0:	d131      	bne.n	8003946 <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80038e2:	78fb      	ldrb	r3, [r7, #3]
 80038e4:	015a      	lsls	r2, r3, #5
 80038e6:	693b      	ldr	r3, [r7, #16]
 80038e8:	4413      	add	r3, r2
 80038ea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80038ee:	461a      	mov	r2, r3
 80038f0:	2320      	movs	r3, #32
 80038f2:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 80038f4:	78fa      	ldrb	r2, [r7, #3]
 80038f6:	6879      	ldr	r1, [r7, #4]
 80038f8:	4613      	mov	r3, r2
 80038fa:	011b      	lsls	r3, r3, #4
 80038fc:	1a9b      	subs	r3, r3, r2
 80038fe:	009b      	lsls	r3, r3, #2
 8003900:	440b      	add	r3, r1
 8003902:	331a      	adds	r3, #26
 8003904:	781b      	ldrb	r3, [r3, #0]
 8003906:	2b01      	cmp	r3, #1
 8003908:	f040 841f 	bne.w	800414a <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 800390c:	78fa      	ldrb	r2, [r7, #3]
 800390e:	6879      	ldr	r1, [r7, #4]
 8003910:	4613      	mov	r3, r2
 8003912:	011b      	lsls	r3, r3, #4
 8003914:	1a9b      	subs	r3, r3, r2
 8003916:	009b      	lsls	r3, r3, #2
 8003918:	440b      	add	r3, r1
 800391a:	331b      	adds	r3, #27
 800391c:	2201      	movs	r2, #1
 800391e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8003920:	78fa      	ldrb	r2, [r7, #3]
 8003922:	6879      	ldr	r1, [r7, #4]
 8003924:	4613      	mov	r3, r2
 8003926:	011b      	lsls	r3, r3, #4
 8003928:	1a9b      	subs	r3, r3, r2
 800392a:	009b      	lsls	r3, r3, #2
 800392c:	440b      	add	r3, r1
 800392e:	334d      	adds	r3, #77	@ 0x4d
 8003930:	2203      	movs	r2, #3
 8003932:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	78fa      	ldrb	r2, [r7, #3]
 800393a:	4611      	mov	r1, r2
 800393c:	4618      	mov	r0, r3
 800393e:	f003 fc6e 	bl	800721e <USB_HC_Halt>
 8003942:	f000 bc02 	b.w	800414a <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	78fa      	ldrb	r2, [r7, #3]
 800394c:	4611      	mov	r1, r2
 800394e:	4618      	mov	r0, r3
 8003950:	f002 feba 	bl	80066c8 <USB_ReadChInterrupts>
 8003954:	4603      	mov	r3, r0
 8003956:	f003 0302 	and.w	r3, r3, #2
 800395a:	2b02      	cmp	r3, #2
 800395c:	f040 8305 	bne.w	8003f6a <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8003960:	78fb      	ldrb	r3, [r7, #3]
 8003962:	015a      	lsls	r2, r3, #5
 8003964:	693b      	ldr	r3, [r7, #16]
 8003966:	4413      	add	r3, r2
 8003968:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800396c:	461a      	mov	r2, r3
 800396e:	2302      	movs	r3, #2
 8003970:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8003972:	78fa      	ldrb	r2, [r7, #3]
 8003974:	6879      	ldr	r1, [r7, #4]
 8003976:	4613      	mov	r3, r2
 8003978:	011b      	lsls	r3, r3, #4
 800397a:	1a9b      	subs	r3, r3, r2
 800397c:	009b      	lsls	r3, r3, #2
 800397e:	440b      	add	r3, r1
 8003980:	334d      	adds	r3, #77	@ 0x4d
 8003982:	781b      	ldrb	r3, [r3, #0]
 8003984:	2b01      	cmp	r3, #1
 8003986:	d114      	bne.n	80039b2 <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003988:	78fa      	ldrb	r2, [r7, #3]
 800398a:	6879      	ldr	r1, [r7, #4]
 800398c:	4613      	mov	r3, r2
 800398e:	011b      	lsls	r3, r3, #4
 8003990:	1a9b      	subs	r3, r3, r2
 8003992:	009b      	lsls	r3, r3, #2
 8003994:	440b      	add	r3, r1
 8003996:	334d      	adds	r3, #77	@ 0x4d
 8003998:	2202      	movs	r2, #2
 800399a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 800399c:	78fa      	ldrb	r2, [r7, #3]
 800399e:	6879      	ldr	r1, [r7, #4]
 80039a0:	4613      	mov	r3, r2
 80039a2:	011b      	lsls	r3, r3, #4
 80039a4:	1a9b      	subs	r3, r3, r2
 80039a6:	009b      	lsls	r3, r3, #2
 80039a8:	440b      	add	r3, r1
 80039aa:	334c      	adds	r3, #76	@ 0x4c
 80039ac:	2201      	movs	r2, #1
 80039ae:	701a      	strb	r2, [r3, #0]
 80039b0:	e2cc      	b.n	8003f4c <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 80039b2:	78fa      	ldrb	r2, [r7, #3]
 80039b4:	6879      	ldr	r1, [r7, #4]
 80039b6:	4613      	mov	r3, r2
 80039b8:	011b      	lsls	r3, r3, #4
 80039ba:	1a9b      	subs	r3, r3, r2
 80039bc:	009b      	lsls	r3, r3, #2
 80039be:	440b      	add	r3, r1
 80039c0:	334d      	adds	r3, #77	@ 0x4d
 80039c2:	781b      	ldrb	r3, [r3, #0]
 80039c4:	2b06      	cmp	r3, #6
 80039c6:	d114      	bne.n	80039f2 <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80039c8:	78fa      	ldrb	r2, [r7, #3]
 80039ca:	6879      	ldr	r1, [r7, #4]
 80039cc:	4613      	mov	r3, r2
 80039ce:	011b      	lsls	r3, r3, #4
 80039d0:	1a9b      	subs	r3, r3, r2
 80039d2:	009b      	lsls	r3, r3, #2
 80039d4:	440b      	add	r3, r1
 80039d6:	334d      	adds	r3, #77	@ 0x4d
 80039d8:	2202      	movs	r2, #2
 80039da:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 80039dc:	78fa      	ldrb	r2, [r7, #3]
 80039de:	6879      	ldr	r1, [r7, #4]
 80039e0:	4613      	mov	r3, r2
 80039e2:	011b      	lsls	r3, r3, #4
 80039e4:	1a9b      	subs	r3, r3, r2
 80039e6:	009b      	lsls	r3, r3, #2
 80039e8:	440b      	add	r3, r1
 80039ea:	334c      	adds	r3, #76	@ 0x4c
 80039ec:	2205      	movs	r2, #5
 80039ee:	701a      	strb	r2, [r3, #0]
 80039f0:	e2ac      	b.n	8003f4c <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80039f2:	78fa      	ldrb	r2, [r7, #3]
 80039f4:	6879      	ldr	r1, [r7, #4]
 80039f6:	4613      	mov	r3, r2
 80039f8:	011b      	lsls	r3, r3, #4
 80039fa:	1a9b      	subs	r3, r3, r2
 80039fc:	009b      	lsls	r3, r3, #2
 80039fe:	440b      	add	r3, r1
 8003a00:	334d      	adds	r3, #77	@ 0x4d
 8003a02:	781b      	ldrb	r3, [r3, #0]
 8003a04:	2b07      	cmp	r3, #7
 8003a06:	d00b      	beq.n	8003a20 <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8003a08:	78fa      	ldrb	r2, [r7, #3]
 8003a0a:	6879      	ldr	r1, [r7, #4]
 8003a0c:	4613      	mov	r3, r2
 8003a0e:	011b      	lsls	r3, r3, #4
 8003a10:	1a9b      	subs	r3, r3, r2
 8003a12:	009b      	lsls	r3, r3, #2
 8003a14:	440b      	add	r3, r1
 8003a16:	334d      	adds	r3, #77	@ 0x4d
 8003a18:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8003a1a:	2b09      	cmp	r3, #9
 8003a1c:	f040 80a6 	bne.w	8003b6c <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003a20:	78fa      	ldrb	r2, [r7, #3]
 8003a22:	6879      	ldr	r1, [r7, #4]
 8003a24:	4613      	mov	r3, r2
 8003a26:	011b      	lsls	r3, r3, #4
 8003a28:	1a9b      	subs	r3, r3, r2
 8003a2a:	009b      	lsls	r3, r3, #2
 8003a2c:	440b      	add	r3, r1
 8003a2e:	334d      	adds	r3, #77	@ 0x4d
 8003a30:	2202      	movs	r2, #2
 8003a32:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8003a34:	78fa      	ldrb	r2, [r7, #3]
 8003a36:	6879      	ldr	r1, [r7, #4]
 8003a38:	4613      	mov	r3, r2
 8003a3a:	011b      	lsls	r3, r3, #4
 8003a3c:	1a9b      	subs	r3, r3, r2
 8003a3e:	009b      	lsls	r3, r3, #2
 8003a40:	440b      	add	r3, r1
 8003a42:	3344      	adds	r3, #68	@ 0x44
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	1c59      	adds	r1, r3, #1
 8003a48:	6878      	ldr	r0, [r7, #4]
 8003a4a:	4613      	mov	r3, r2
 8003a4c:	011b      	lsls	r3, r3, #4
 8003a4e:	1a9b      	subs	r3, r3, r2
 8003a50:	009b      	lsls	r3, r3, #2
 8003a52:	4403      	add	r3, r0
 8003a54:	3344      	adds	r3, #68	@ 0x44
 8003a56:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003a58:	78fa      	ldrb	r2, [r7, #3]
 8003a5a:	6879      	ldr	r1, [r7, #4]
 8003a5c:	4613      	mov	r3, r2
 8003a5e:	011b      	lsls	r3, r3, #4
 8003a60:	1a9b      	subs	r3, r3, r2
 8003a62:	009b      	lsls	r3, r3, #2
 8003a64:	440b      	add	r3, r1
 8003a66:	3344      	adds	r3, #68	@ 0x44
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	2b02      	cmp	r3, #2
 8003a6c:	d943      	bls.n	8003af6 <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8003a6e:	78fa      	ldrb	r2, [r7, #3]
 8003a70:	6879      	ldr	r1, [r7, #4]
 8003a72:	4613      	mov	r3, r2
 8003a74:	011b      	lsls	r3, r3, #4
 8003a76:	1a9b      	subs	r3, r3, r2
 8003a78:	009b      	lsls	r3, r3, #2
 8003a7a:	440b      	add	r3, r1
 8003a7c:	3344      	adds	r3, #68	@ 0x44
 8003a7e:	2200      	movs	r2, #0
 8003a80:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 8003a82:	78fa      	ldrb	r2, [r7, #3]
 8003a84:	6879      	ldr	r1, [r7, #4]
 8003a86:	4613      	mov	r3, r2
 8003a88:	011b      	lsls	r3, r3, #4
 8003a8a:	1a9b      	subs	r3, r3, r2
 8003a8c:	009b      	lsls	r3, r3, #2
 8003a8e:	440b      	add	r3, r1
 8003a90:	331a      	adds	r3, #26
 8003a92:	781b      	ldrb	r3, [r3, #0]
 8003a94:	2b01      	cmp	r3, #1
 8003a96:	d123      	bne.n	8003ae0 <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 8003a98:	78fa      	ldrb	r2, [r7, #3]
 8003a9a:	6879      	ldr	r1, [r7, #4]
 8003a9c:	4613      	mov	r3, r2
 8003a9e:	011b      	lsls	r3, r3, #4
 8003aa0:	1a9b      	subs	r3, r3, r2
 8003aa2:	009b      	lsls	r3, r3, #2
 8003aa4:	440b      	add	r3, r1
 8003aa6:	331b      	adds	r3, #27
 8003aa8:	2200      	movs	r2, #0
 8003aaa:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 8003aac:	78fa      	ldrb	r2, [r7, #3]
 8003aae:	6879      	ldr	r1, [r7, #4]
 8003ab0:	4613      	mov	r3, r2
 8003ab2:	011b      	lsls	r3, r3, #4
 8003ab4:	1a9b      	subs	r3, r3, r2
 8003ab6:	009b      	lsls	r3, r3, #2
 8003ab8:	440b      	add	r3, r1
 8003aba:	331c      	adds	r3, #28
 8003abc:	2200      	movs	r2, #0
 8003abe:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003ac0:	78fb      	ldrb	r3, [r7, #3]
 8003ac2:	015a      	lsls	r2, r3, #5
 8003ac4:	693b      	ldr	r3, [r7, #16]
 8003ac6:	4413      	add	r3, r2
 8003ac8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003acc:	685b      	ldr	r3, [r3, #4]
 8003ace:	78fa      	ldrb	r2, [r7, #3]
 8003ad0:	0151      	lsls	r1, r2, #5
 8003ad2:	693a      	ldr	r2, [r7, #16]
 8003ad4:	440a      	add	r2, r1
 8003ad6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003ada:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003ade:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 8003ae0:	78fa      	ldrb	r2, [r7, #3]
 8003ae2:	6879      	ldr	r1, [r7, #4]
 8003ae4:	4613      	mov	r3, r2
 8003ae6:	011b      	lsls	r3, r3, #4
 8003ae8:	1a9b      	subs	r3, r3, r2
 8003aea:	009b      	lsls	r3, r3, #2
 8003aec:	440b      	add	r3, r1
 8003aee:	334c      	adds	r3, #76	@ 0x4c
 8003af0:	2204      	movs	r2, #4
 8003af2:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003af4:	e229      	b.n	8003f4a <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003af6:	78fa      	ldrb	r2, [r7, #3]
 8003af8:	6879      	ldr	r1, [r7, #4]
 8003afa:	4613      	mov	r3, r2
 8003afc:	011b      	lsls	r3, r3, #4
 8003afe:	1a9b      	subs	r3, r3, r2
 8003b00:	009b      	lsls	r3, r3, #2
 8003b02:	440b      	add	r3, r1
 8003b04:	334c      	adds	r3, #76	@ 0x4c
 8003b06:	2202      	movs	r2, #2
 8003b08:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003b0a:	78fa      	ldrb	r2, [r7, #3]
 8003b0c:	6879      	ldr	r1, [r7, #4]
 8003b0e:	4613      	mov	r3, r2
 8003b10:	011b      	lsls	r3, r3, #4
 8003b12:	1a9b      	subs	r3, r3, r2
 8003b14:	009b      	lsls	r3, r3, #2
 8003b16:	440b      	add	r3, r1
 8003b18:	3326      	adds	r3, #38	@ 0x26
 8003b1a:	781b      	ldrb	r3, [r3, #0]
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d00b      	beq.n	8003b38 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003b20:	78fa      	ldrb	r2, [r7, #3]
 8003b22:	6879      	ldr	r1, [r7, #4]
 8003b24:	4613      	mov	r3, r2
 8003b26:	011b      	lsls	r3, r3, #4
 8003b28:	1a9b      	subs	r3, r3, r2
 8003b2a:	009b      	lsls	r3, r3, #2
 8003b2c:	440b      	add	r3, r1
 8003b2e:	3326      	adds	r3, #38	@ 0x26
 8003b30:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003b32:	2b02      	cmp	r3, #2
 8003b34:	f040 8209 	bne.w	8003f4a <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8003b38:	78fb      	ldrb	r3, [r7, #3]
 8003b3a:	015a      	lsls	r2, r3, #5
 8003b3c:	693b      	ldr	r3, [r7, #16]
 8003b3e:	4413      	add	r3, r2
 8003b40:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003b4e:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003b56:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8003b58:	78fb      	ldrb	r3, [r7, #3]
 8003b5a:	015a      	lsls	r2, r3, #5
 8003b5c:	693b      	ldr	r3, [r7, #16]
 8003b5e:	4413      	add	r3, r2
 8003b60:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003b64:	461a      	mov	r2, r3
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003b6a:	e1ee      	b.n	8003f4a <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8003b6c:	78fa      	ldrb	r2, [r7, #3]
 8003b6e:	6879      	ldr	r1, [r7, #4]
 8003b70:	4613      	mov	r3, r2
 8003b72:	011b      	lsls	r3, r3, #4
 8003b74:	1a9b      	subs	r3, r3, r2
 8003b76:	009b      	lsls	r3, r3, #2
 8003b78:	440b      	add	r3, r1
 8003b7a:	334d      	adds	r3, #77	@ 0x4d
 8003b7c:	781b      	ldrb	r3, [r3, #0]
 8003b7e:	2b05      	cmp	r3, #5
 8003b80:	f040 80c8 	bne.w	8003d14 <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003b84:	78fa      	ldrb	r2, [r7, #3]
 8003b86:	6879      	ldr	r1, [r7, #4]
 8003b88:	4613      	mov	r3, r2
 8003b8a:	011b      	lsls	r3, r3, #4
 8003b8c:	1a9b      	subs	r3, r3, r2
 8003b8e:	009b      	lsls	r3, r3, #2
 8003b90:	440b      	add	r3, r1
 8003b92:	334d      	adds	r3, #77	@ 0x4d
 8003b94:	2202      	movs	r2, #2
 8003b96:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8003b98:	78fa      	ldrb	r2, [r7, #3]
 8003b9a:	6879      	ldr	r1, [r7, #4]
 8003b9c:	4613      	mov	r3, r2
 8003b9e:	011b      	lsls	r3, r3, #4
 8003ba0:	1a9b      	subs	r3, r3, r2
 8003ba2:	009b      	lsls	r3, r3, #2
 8003ba4:	440b      	add	r3, r1
 8003ba6:	331b      	adds	r3, #27
 8003ba8:	781b      	ldrb	r3, [r3, #0]
 8003baa:	2b01      	cmp	r3, #1
 8003bac:	f040 81ce 	bne.w	8003f4c <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8003bb0:	78fa      	ldrb	r2, [r7, #3]
 8003bb2:	6879      	ldr	r1, [r7, #4]
 8003bb4:	4613      	mov	r3, r2
 8003bb6:	011b      	lsls	r3, r3, #4
 8003bb8:	1a9b      	subs	r3, r3, r2
 8003bba:	009b      	lsls	r3, r3, #2
 8003bbc:	440b      	add	r3, r1
 8003bbe:	3326      	adds	r3, #38	@ 0x26
 8003bc0:	781b      	ldrb	r3, [r3, #0]
 8003bc2:	2b03      	cmp	r3, #3
 8003bc4:	d16b      	bne.n	8003c9e <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 8003bc6:	78fa      	ldrb	r2, [r7, #3]
 8003bc8:	6879      	ldr	r1, [r7, #4]
 8003bca:	4613      	mov	r3, r2
 8003bcc:	011b      	lsls	r3, r3, #4
 8003bce:	1a9b      	subs	r3, r3, r2
 8003bd0:	009b      	lsls	r3, r3, #2
 8003bd2:	440b      	add	r3, r1
 8003bd4:	3348      	adds	r3, #72	@ 0x48
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	1c59      	adds	r1, r3, #1
 8003bda:	6878      	ldr	r0, [r7, #4]
 8003bdc:	4613      	mov	r3, r2
 8003bde:	011b      	lsls	r3, r3, #4
 8003be0:	1a9b      	subs	r3, r3, r2
 8003be2:	009b      	lsls	r3, r3, #2
 8003be4:	4403      	add	r3, r0
 8003be6:	3348      	adds	r3, #72	@ 0x48
 8003be8:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 8003bea:	78fa      	ldrb	r2, [r7, #3]
 8003bec:	6879      	ldr	r1, [r7, #4]
 8003bee:	4613      	mov	r3, r2
 8003bf0:	011b      	lsls	r3, r3, #4
 8003bf2:	1a9b      	subs	r3, r3, r2
 8003bf4:	009b      	lsls	r3, r3, #2
 8003bf6:	440b      	add	r3, r1
 8003bf8:	3348      	adds	r3, #72	@ 0x48
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	2b02      	cmp	r3, #2
 8003bfe:	d943      	bls.n	8003c88 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 8003c00:	78fa      	ldrb	r2, [r7, #3]
 8003c02:	6879      	ldr	r1, [r7, #4]
 8003c04:	4613      	mov	r3, r2
 8003c06:	011b      	lsls	r3, r3, #4
 8003c08:	1a9b      	subs	r3, r3, r2
 8003c0a:	009b      	lsls	r3, r3, #2
 8003c0c:	440b      	add	r3, r1
 8003c0e:	3348      	adds	r3, #72	@ 0x48
 8003c10:	2200      	movs	r2, #0
 8003c12:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 8003c14:	78fa      	ldrb	r2, [r7, #3]
 8003c16:	6879      	ldr	r1, [r7, #4]
 8003c18:	4613      	mov	r3, r2
 8003c1a:	011b      	lsls	r3, r3, #4
 8003c1c:	1a9b      	subs	r3, r3, r2
 8003c1e:	009b      	lsls	r3, r3, #2
 8003c20:	440b      	add	r3, r1
 8003c22:	331b      	adds	r3, #27
 8003c24:	2200      	movs	r2, #0
 8003c26:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 8003c28:	78fa      	ldrb	r2, [r7, #3]
 8003c2a:	6879      	ldr	r1, [r7, #4]
 8003c2c:	4613      	mov	r3, r2
 8003c2e:	011b      	lsls	r3, r3, #4
 8003c30:	1a9b      	subs	r3, r3, r2
 8003c32:	009b      	lsls	r3, r3, #2
 8003c34:	440b      	add	r3, r1
 8003c36:	3344      	adds	r3, #68	@ 0x44
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	2b02      	cmp	r3, #2
 8003c3c:	d809      	bhi.n	8003c52 <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 8003c3e:	78fa      	ldrb	r2, [r7, #3]
 8003c40:	6879      	ldr	r1, [r7, #4]
 8003c42:	4613      	mov	r3, r2
 8003c44:	011b      	lsls	r3, r3, #4
 8003c46:	1a9b      	subs	r3, r3, r2
 8003c48:	009b      	lsls	r3, r3, #2
 8003c4a:	440b      	add	r3, r1
 8003c4c:	331c      	adds	r3, #28
 8003c4e:	2201      	movs	r2, #1
 8003c50:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003c52:	78fb      	ldrb	r3, [r7, #3]
 8003c54:	015a      	lsls	r2, r3, #5
 8003c56:	693b      	ldr	r3, [r7, #16]
 8003c58:	4413      	add	r3, r2
 8003c5a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003c5e:	685b      	ldr	r3, [r3, #4]
 8003c60:	78fa      	ldrb	r2, [r7, #3]
 8003c62:	0151      	lsls	r1, r2, #5
 8003c64:	693a      	ldr	r2, [r7, #16]
 8003c66:	440a      	add	r2, r1
 8003c68:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003c6c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003c70:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 8003c72:	78fa      	ldrb	r2, [r7, #3]
 8003c74:	6879      	ldr	r1, [r7, #4]
 8003c76:	4613      	mov	r3, r2
 8003c78:	011b      	lsls	r3, r3, #4
 8003c7a:	1a9b      	subs	r3, r3, r2
 8003c7c:	009b      	lsls	r3, r3, #2
 8003c7e:	440b      	add	r3, r1
 8003c80:	334c      	adds	r3, #76	@ 0x4c
 8003c82:	2204      	movs	r2, #4
 8003c84:	701a      	strb	r2, [r3, #0]
 8003c86:	e014      	b.n	8003cb2 <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003c88:	78fa      	ldrb	r2, [r7, #3]
 8003c8a:	6879      	ldr	r1, [r7, #4]
 8003c8c:	4613      	mov	r3, r2
 8003c8e:	011b      	lsls	r3, r3, #4
 8003c90:	1a9b      	subs	r3, r3, r2
 8003c92:	009b      	lsls	r3, r3, #2
 8003c94:	440b      	add	r3, r1
 8003c96:	334c      	adds	r3, #76	@ 0x4c
 8003c98:	2202      	movs	r2, #2
 8003c9a:	701a      	strb	r2, [r3, #0]
 8003c9c:	e009      	b.n	8003cb2 <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003c9e:	78fa      	ldrb	r2, [r7, #3]
 8003ca0:	6879      	ldr	r1, [r7, #4]
 8003ca2:	4613      	mov	r3, r2
 8003ca4:	011b      	lsls	r3, r3, #4
 8003ca6:	1a9b      	subs	r3, r3, r2
 8003ca8:	009b      	lsls	r3, r3, #2
 8003caa:	440b      	add	r3, r1
 8003cac:	334c      	adds	r3, #76	@ 0x4c
 8003cae:	2202      	movs	r2, #2
 8003cb0:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003cb2:	78fa      	ldrb	r2, [r7, #3]
 8003cb4:	6879      	ldr	r1, [r7, #4]
 8003cb6:	4613      	mov	r3, r2
 8003cb8:	011b      	lsls	r3, r3, #4
 8003cba:	1a9b      	subs	r3, r3, r2
 8003cbc:	009b      	lsls	r3, r3, #2
 8003cbe:	440b      	add	r3, r1
 8003cc0:	3326      	adds	r3, #38	@ 0x26
 8003cc2:	781b      	ldrb	r3, [r3, #0]
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	d00b      	beq.n	8003ce0 <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003cc8:	78fa      	ldrb	r2, [r7, #3]
 8003cca:	6879      	ldr	r1, [r7, #4]
 8003ccc:	4613      	mov	r3, r2
 8003cce:	011b      	lsls	r3, r3, #4
 8003cd0:	1a9b      	subs	r3, r3, r2
 8003cd2:	009b      	lsls	r3, r3, #2
 8003cd4:	440b      	add	r3, r1
 8003cd6:	3326      	adds	r3, #38	@ 0x26
 8003cd8:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003cda:	2b02      	cmp	r3, #2
 8003cdc:	f040 8136 	bne.w	8003f4c <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8003ce0:	78fb      	ldrb	r3, [r7, #3]
 8003ce2:	015a      	lsls	r2, r3, #5
 8003ce4:	693b      	ldr	r3, [r7, #16]
 8003ce6:	4413      	add	r3, r2
 8003ce8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003cf6:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003cfe:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8003d00:	78fb      	ldrb	r3, [r7, #3]
 8003d02:	015a      	lsls	r2, r3, #5
 8003d04:	693b      	ldr	r3, [r7, #16]
 8003d06:	4413      	add	r3, r2
 8003d08:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003d0c:	461a      	mov	r2, r3
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	6013      	str	r3, [r2, #0]
 8003d12:	e11b      	b.n	8003f4c <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8003d14:	78fa      	ldrb	r2, [r7, #3]
 8003d16:	6879      	ldr	r1, [r7, #4]
 8003d18:	4613      	mov	r3, r2
 8003d1a:	011b      	lsls	r3, r3, #4
 8003d1c:	1a9b      	subs	r3, r3, r2
 8003d1e:	009b      	lsls	r3, r3, #2
 8003d20:	440b      	add	r3, r1
 8003d22:	334d      	adds	r3, #77	@ 0x4d
 8003d24:	781b      	ldrb	r3, [r3, #0]
 8003d26:	2b03      	cmp	r3, #3
 8003d28:	f040 8081 	bne.w	8003e2e <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003d2c:	78fa      	ldrb	r2, [r7, #3]
 8003d2e:	6879      	ldr	r1, [r7, #4]
 8003d30:	4613      	mov	r3, r2
 8003d32:	011b      	lsls	r3, r3, #4
 8003d34:	1a9b      	subs	r3, r3, r2
 8003d36:	009b      	lsls	r3, r3, #2
 8003d38:	440b      	add	r3, r1
 8003d3a:	334d      	adds	r3, #77	@ 0x4d
 8003d3c:	2202      	movs	r2, #2
 8003d3e:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8003d40:	78fa      	ldrb	r2, [r7, #3]
 8003d42:	6879      	ldr	r1, [r7, #4]
 8003d44:	4613      	mov	r3, r2
 8003d46:	011b      	lsls	r3, r3, #4
 8003d48:	1a9b      	subs	r3, r3, r2
 8003d4a:	009b      	lsls	r3, r3, #2
 8003d4c:	440b      	add	r3, r1
 8003d4e:	331b      	adds	r3, #27
 8003d50:	781b      	ldrb	r3, [r3, #0]
 8003d52:	2b01      	cmp	r3, #1
 8003d54:	f040 80fa 	bne.w	8003f4c <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003d58:	78fa      	ldrb	r2, [r7, #3]
 8003d5a:	6879      	ldr	r1, [r7, #4]
 8003d5c:	4613      	mov	r3, r2
 8003d5e:	011b      	lsls	r3, r3, #4
 8003d60:	1a9b      	subs	r3, r3, r2
 8003d62:	009b      	lsls	r3, r3, #2
 8003d64:	440b      	add	r3, r1
 8003d66:	334c      	adds	r3, #76	@ 0x4c
 8003d68:	2202      	movs	r2, #2
 8003d6a:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8003d6c:	78fb      	ldrb	r3, [r7, #3]
 8003d6e:	015a      	lsls	r2, r3, #5
 8003d70:	693b      	ldr	r3, [r7, #16]
 8003d72:	4413      	add	r3, r2
 8003d74:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003d78:	685b      	ldr	r3, [r3, #4]
 8003d7a:	78fa      	ldrb	r2, [r7, #3]
 8003d7c:	0151      	lsls	r1, r2, #5
 8003d7e:	693a      	ldr	r2, [r7, #16]
 8003d80:	440a      	add	r2, r1
 8003d82:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003d86:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d8a:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8003d8c:	78fb      	ldrb	r3, [r7, #3]
 8003d8e:	015a      	lsls	r2, r3, #5
 8003d90:	693b      	ldr	r3, [r7, #16]
 8003d92:	4413      	add	r3, r2
 8003d94:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003d98:	68db      	ldr	r3, [r3, #12]
 8003d9a:	78fa      	ldrb	r2, [r7, #3]
 8003d9c:	0151      	lsls	r1, r2, #5
 8003d9e:	693a      	ldr	r2, [r7, #16]
 8003da0:	440a      	add	r2, r1
 8003da2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003da6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003daa:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 8003dac:	78fb      	ldrb	r3, [r7, #3]
 8003dae:	015a      	lsls	r2, r3, #5
 8003db0:	693b      	ldr	r3, [r7, #16]
 8003db2:	4413      	add	r3, r2
 8003db4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003db8:	68db      	ldr	r3, [r3, #12]
 8003dba:	78fa      	ldrb	r2, [r7, #3]
 8003dbc:	0151      	lsls	r1, r2, #5
 8003dbe:	693a      	ldr	r2, [r7, #16]
 8003dc0:	440a      	add	r2, r1
 8003dc2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003dc6:	f023 0320 	bic.w	r3, r3, #32
 8003dca:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003dcc:	78fa      	ldrb	r2, [r7, #3]
 8003dce:	6879      	ldr	r1, [r7, #4]
 8003dd0:	4613      	mov	r3, r2
 8003dd2:	011b      	lsls	r3, r3, #4
 8003dd4:	1a9b      	subs	r3, r3, r2
 8003dd6:	009b      	lsls	r3, r3, #2
 8003dd8:	440b      	add	r3, r1
 8003dda:	3326      	adds	r3, #38	@ 0x26
 8003ddc:	781b      	ldrb	r3, [r3, #0]
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d00b      	beq.n	8003dfa <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003de2:	78fa      	ldrb	r2, [r7, #3]
 8003de4:	6879      	ldr	r1, [r7, #4]
 8003de6:	4613      	mov	r3, r2
 8003de8:	011b      	lsls	r3, r3, #4
 8003dea:	1a9b      	subs	r3, r3, r2
 8003dec:	009b      	lsls	r3, r3, #2
 8003dee:	440b      	add	r3, r1
 8003df0:	3326      	adds	r3, #38	@ 0x26
 8003df2:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003df4:	2b02      	cmp	r3, #2
 8003df6:	f040 80a9 	bne.w	8003f4c <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8003dfa:	78fb      	ldrb	r3, [r7, #3]
 8003dfc:	015a      	lsls	r2, r3, #5
 8003dfe:	693b      	ldr	r3, [r7, #16]
 8003e00:	4413      	add	r3, r2
 8003e02:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003e10:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003e18:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8003e1a:	78fb      	ldrb	r3, [r7, #3]
 8003e1c:	015a      	lsls	r2, r3, #5
 8003e1e:	693b      	ldr	r3, [r7, #16]
 8003e20:	4413      	add	r3, r2
 8003e22:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003e26:	461a      	mov	r2, r3
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	6013      	str	r3, [r2, #0]
 8003e2c:	e08e      	b.n	8003f4c <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8003e2e:	78fa      	ldrb	r2, [r7, #3]
 8003e30:	6879      	ldr	r1, [r7, #4]
 8003e32:	4613      	mov	r3, r2
 8003e34:	011b      	lsls	r3, r3, #4
 8003e36:	1a9b      	subs	r3, r3, r2
 8003e38:	009b      	lsls	r3, r3, #2
 8003e3a:	440b      	add	r3, r1
 8003e3c:	334d      	adds	r3, #77	@ 0x4d
 8003e3e:	781b      	ldrb	r3, [r3, #0]
 8003e40:	2b04      	cmp	r3, #4
 8003e42:	d143      	bne.n	8003ecc <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003e44:	78fa      	ldrb	r2, [r7, #3]
 8003e46:	6879      	ldr	r1, [r7, #4]
 8003e48:	4613      	mov	r3, r2
 8003e4a:	011b      	lsls	r3, r3, #4
 8003e4c:	1a9b      	subs	r3, r3, r2
 8003e4e:	009b      	lsls	r3, r3, #2
 8003e50:	440b      	add	r3, r1
 8003e52:	334d      	adds	r3, #77	@ 0x4d
 8003e54:	2202      	movs	r2, #2
 8003e56:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003e58:	78fa      	ldrb	r2, [r7, #3]
 8003e5a:	6879      	ldr	r1, [r7, #4]
 8003e5c:	4613      	mov	r3, r2
 8003e5e:	011b      	lsls	r3, r3, #4
 8003e60:	1a9b      	subs	r3, r3, r2
 8003e62:	009b      	lsls	r3, r3, #2
 8003e64:	440b      	add	r3, r1
 8003e66:	334c      	adds	r3, #76	@ 0x4c
 8003e68:	2202      	movs	r2, #2
 8003e6a:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003e6c:	78fa      	ldrb	r2, [r7, #3]
 8003e6e:	6879      	ldr	r1, [r7, #4]
 8003e70:	4613      	mov	r3, r2
 8003e72:	011b      	lsls	r3, r3, #4
 8003e74:	1a9b      	subs	r3, r3, r2
 8003e76:	009b      	lsls	r3, r3, #2
 8003e78:	440b      	add	r3, r1
 8003e7a:	3326      	adds	r3, #38	@ 0x26
 8003e7c:	781b      	ldrb	r3, [r3, #0]
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d00a      	beq.n	8003e98 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003e82:	78fa      	ldrb	r2, [r7, #3]
 8003e84:	6879      	ldr	r1, [r7, #4]
 8003e86:	4613      	mov	r3, r2
 8003e88:	011b      	lsls	r3, r3, #4
 8003e8a:	1a9b      	subs	r3, r3, r2
 8003e8c:	009b      	lsls	r3, r3, #2
 8003e8e:	440b      	add	r3, r1
 8003e90:	3326      	adds	r3, #38	@ 0x26
 8003e92:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003e94:	2b02      	cmp	r3, #2
 8003e96:	d159      	bne.n	8003f4c <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8003e98:	78fb      	ldrb	r3, [r7, #3]
 8003e9a:	015a      	lsls	r2, r3, #5
 8003e9c:	693b      	ldr	r3, [r7, #16]
 8003e9e:	4413      	add	r3, r2
 8003ea0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003eae:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003eb6:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8003eb8:	78fb      	ldrb	r3, [r7, #3]
 8003eba:	015a      	lsls	r2, r3, #5
 8003ebc:	693b      	ldr	r3, [r7, #16]
 8003ebe:	4413      	add	r3, r2
 8003ec0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003ec4:	461a      	mov	r2, r3
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	6013      	str	r3, [r2, #0]
 8003eca:	e03f      	b.n	8003f4c <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8003ecc:	78fa      	ldrb	r2, [r7, #3]
 8003ece:	6879      	ldr	r1, [r7, #4]
 8003ed0:	4613      	mov	r3, r2
 8003ed2:	011b      	lsls	r3, r3, #4
 8003ed4:	1a9b      	subs	r3, r3, r2
 8003ed6:	009b      	lsls	r3, r3, #2
 8003ed8:	440b      	add	r3, r1
 8003eda:	334d      	adds	r3, #77	@ 0x4d
 8003edc:	781b      	ldrb	r3, [r3, #0]
 8003ede:	2b08      	cmp	r3, #8
 8003ee0:	d126      	bne.n	8003f30 <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003ee2:	78fa      	ldrb	r2, [r7, #3]
 8003ee4:	6879      	ldr	r1, [r7, #4]
 8003ee6:	4613      	mov	r3, r2
 8003ee8:	011b      	lsls	r3, r3, #4
 8003eea:	1a9b      	subs	r3, r3, r2
 8003eec:	009b      	lsls	r3, r3, #2
 8003eee:	440b      	add	r3, r1
 8003ef0:	334d      	adds	r3, #77	@ 0x4d
 8003ef2:	2202      	movs	r2, #2
 8003ef4:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8003ef6:	78fa      	ldrb	r2, [r7, #3]
 8003ef8:	6879      	ldr	r1, [r7, #4]
 8003efa:	4613      	mov	r3, r2
 8003efc:	011b      	lsls	r3, r3, #4
 8003efe:	1a9b      	subs	r3, r3, r2
 8003f00:	009b      	lsls	r3, r3, #2
 8003f02:	440b      	add	r3, r1
 8003f04:	3344      	adds	r3, #68	@ 0x44
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	1c59      	adds	r1, r3, #1
 8003f0a:	6878      	ldr	r0, [r7, #4]
 8003f0c:	4613      	mov	r3, r2
 8003f0e:	011b      	lsls	r3, r3, #4
 8003f10:	1a9b      	subs	r3, r3, r2
 8003f12:	009b      	lsls	r3, r3, #2
 8003f14:	4403      	add	r3, r0
 8003f16:	3344      	adds	r3, #68	@ 0x44
 8003f18:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 8003f1a:	78fa      	ldrb	r2, [r7, #3]
 8003f1c:	6879      	ldr	r1, [r7, #4]
 8003f1e:	4613      	mov	r3, r2
 8003f20:	011b      	lsls	r3, r3, #4
 8003f22:	1a9b      	subs	r3, r3, r2
 8003f24:	009b      	lsls	r3, r3, #2
 8003f26:	440b      	add	r3, r1
 8003f28:	334c      	adds	r3, #76	@ 0x4c
 8003f2a:	2204      	movs	r2, #4
 8003f2c:	701a      	strb	r2, [r3, #0]
 8003f2e:	e00d      	b.n	8003f4c <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 8003f30:	78fa      	ldrb	r2, [r7, #3]
 8003f32:	6879      	ldr	r1, [r7, #4]
 8003f34:	4613      	mov	r3, r2
 8003f36:	011b      	lsls	r3, r3, #4
 8003f38:	1a9b      	subs	r3, r3, r2
 8003f3a:	009b      	lsls	r3, r3, #2
 8003f3c:	440b      	add	r3, r1
 8003f3e:	334d      	adds	r3, #77	@ 0x4d
 8003f40:	781b      	ldrb	r3, [r3, #0]
 8003f42:	2b02      	cmp	r3, #2
 8003f44:	f000 8100 	beq.w	8004148 <HCD_HC_IN_IRQHandler+0xcca>
 8003f48:	e000      	b.n	8003f4c <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003f4a:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8003f4c:	78fa      	ldrb	r2, [r7, #3]
 8003f4e:	6879      	ldr	r1, [r7, #4]
 8003f50:	4613      	mov	r3, r2
 8003f52:	011b      	lsls	r3, r3, #4
 8003f54:	1a9b      	subs	r3, r3, r2
 8003f56:	009b      	lsls	r3, r3, #2
 8003f58:	440b      	add	r3, r1
 8003f5a:	334c      	adds	r3, #76	@ 0x4c
 8003f5c:	781a      	ldrb	r2, [r3, #0]
 8003f5e:	78fb      	ldrb	r3, [r7, #3]
 8003f60:	4619      	mov	r1, r3
 8003f62:	6878      	ldr	r0, [r7, #4]
 8003f64:	f005 fcba 	bl	80098dc <HAL_HCD_HC_NotifyURBChange_Callback>
 8003f68:	e0ef      	b.n	800414a <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	78fa      	ldrb	r2, [r7, #3]
 8003f70:	4611      	mov	r1, r2
 8003f72:	4618      	mov	r0, r3
 8003f74:	f002 fba8 	bl	80066c8 <USB_ReadChInterrupts>
 8003f78:	4603      	mov	r3, r0
 8003f7a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f7e:	2b40      	cmp	r3, #64	@ 0x40
 8003f80:	d12f      	bne.n	8003fe2 <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8003f82:	78fb      	ldrb	r3, [r7, #3]
 8003f84:	015a      	lsls	r2, r3, #5
 8003f86:	693b      	ldr	r3, [r7, #16]
 8003f88:	4413      	add	r3, r2
 8003f8a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003f8e:	461a      	mov	r2, r3
 8003f90:	2340      	movs	r3, #64	@ 0x40
 8003f92:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 8003f94:	78fa      	ldrb	r2, [r7, #3]
 8003f96:	6879      	ldr	r1, [r7, #4]
 8003f98:	4613      	mov	r3, r2
 8003f9a:	011b      	lsls	r3, r3, #4
 8003f9c:	1a9b      	subs	r3, r3, r2
 8003f9e:	009b      	lsls	r3, r3, #2
 8003fa0:	440b      	add	r3, r1
 8003fa2:	334d      	adds	r3, #77	@ 0x4d
 8003fa4:	2205      	movs	r2, #5
 8003fa6:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8003fa8:	78fa      	ldrb	r2, [r7, #3]
 8003faa:	6879      	ldr	r1, [r7, #4]
 8003fac:	4613      	mov	r3, r2
 8003fae:	011b      	lsls	r3, r3, #4
 8003fb0:	1a9b      	subs	r3, r3, r2
 8003fb2:	009b      	lsls	r3, r3, #2
 8003fb4:	440b      	add	r3, r1
 8003fb6:	331a      	adds	r3, #26
 8003fb8:	781b      	ldrb	r3, [r3, #0]
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d109      	bne.n	8003fd2 <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8003fbe:	78fa      	ldrb	r2, [r7, #3]
 8003fc0:	6879      	ldr	r1, [r7, #4]
 8003fc2:	4613      	mov	r3, r2
 8003fc4:	011b      	lsls	r3, r3, #4
 8003fc6:	1a9b      	subs	r3, r3, r2
 8003fc8:	009b      	lsls	r3, r3, #2
 8003fca:	440b      	add	r3, r1
 8003fcc:	3344      	adds	r3, #68	@ 0x44
 8003fce:	2200      	movs	r2, #0
 8003fd0:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	78fa      	ldrb	r2, [r7, #3]
 8003fd8:	4611      	mov	r1, r2
 8003fda:	4618      	mov	r0, r3
 8003fdc:	f003 f91f 	bl	800721e <USB_HC_Halt>
 8003fe0:	e0b3      	b.n	800414a <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	78fa      	ldrb	r2, [r7, #3]
 8003fe8:	4611      	mov	r1, r2
 8003fea:	4618      	mov	r0, r3
 8003fec:	f002 fb6c 	bl	80066c8 <USB_ReadChInterrupts>
 8003ff0:	4603      	mov	r3, r0
 8003ff2:	f003 0310 	and.w	r3, r3, #16
 8003ff6:	2b10      	cmp	r3, #16
 8003ff8:	f040 80a7 	bne.w	800414a <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8003ffc:	78fa      	ldrb	r2, [r7, #3]
 8003ffe:	6879      	ldr	r1, [r7, #4]
 8004000:	4613      	mov	r3, r2
 8004002:	011b      	lsls	r3, r3, #4
 8004004:	1a9b      	subs	r3, r3, r2
 8004006:	009b      	lsls	r3, r3, #2
 8004008:	440b      	add	r3, r1
 800400a:	3326      	adds	r3, #38	@ 0x26
 800400c:	781b      	ldrb	r3, [r3, #0]
 800400e:	2b03      	cmp	r3, #3
 8004010:	d11b      	bne.n	800404a <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8004012:	78fa      	ldrb	r2, [r7, #3]
 8004014:	6879      	ldr	r1, [r7, #4]
 8004016:	4613      	mov	r3, r2
 8004018:	011b      	lsls	r3, r3, #4
 800401a:	1a9b      	subs	r3, r3, r2
 800401c:	009b      	lsls	r3, r3, #2
 800401e:	440b      	add	r3, r1
 8004020:	3344      	adds	r3, #68	@ 0x44
 8004022:	2200      	movs	r2, #0
 8004024:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 8004026:	78fa      	ldrb	r2, [r7, #3]
 8004028:	6879      	ldr	r1, [r7, #4]
 800402a:	4613      	mov	r3, r2
 800402c:	011b      	lsls	r3, r3, #4
 800402e:	1a9b      	subs	r3, r3, r2
 8004030:	009b      	lsls	r3, r3, #2
 8004032:	440b      	add	r3, r1
 8004034:	334d      	adds	r3, #77	@ 0x4d
 8004036:	2204      	movs	r2, #4
 8004038:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	78fa      	ldrb	r2, [r7, #3]
 8004040:	4611      	mov	r1, r2
 8004042:	4618      	mov	r0, r3
 8004044:	f003 f8eb 	bl	800721e <USB_HC_Halt>
 8004048:	e03f      	b.n	80040ca <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800404a:	78fa      	ldrb	r2, [r7, #3]
 800404c:	6879      	ldr	r1, [r7, #4]
 800404e:	4613      	mov	r3, r2
 8004050:	011b      	lsls	r3, r3, #4
 8004052:	1a9b      	subs	r3, r3, r2
 8004054:	009b      	lsls	r3, r3, #2
 8004056:	440b      	add	r3, r1
 8004058:	3326      	adds	r3, #38	@ 0x26
 800405a:	781b      	ldrb	r3, [r3, #0]
 800405c:	2b00      	cmp	r3, #0
 800405e:	d00a      	beq.n	8004076 <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004060:	78fa      	ldrb	r2, [r7, #3]
 8004062:	6879      	ldr	r1, [r7, #4]
 8004064:	4613      	mov	r3, r2
 8004066:	011b      	lsls	r3, r3, #4
 8004068:	1a9b      	subs	r3, r3, r2
 800406a:	009b      	lsls	r3, r3, #2
 800406c:	440b      	add	r3, r1
 800406e:	3326      	adds	r3, #38	@ 0x26
 8004070:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004072:	2b02      	cmp	r3, #2
 8004074:	d129      	bne.n	80040ca <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8004076:	78fa      	ldrb	r2, [r7, #3]
 8004078:	6879      	ldr	r1, [r7, #4]
 800407a:	4613      	mov	r3, r2
 800407c:	011b      	lsls	r3, r3, #4
 800407e:	1a9b      	subs	r3, r3, r2
 8004080:	009b      	lsls	r3, r3, #2
 8004082:	440b      	add	r3, r1
 8004084:	3344      	adds	r3, #68	@ 0x44
 8004086:	2200      	movs	r2, #0
 8004088:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	799b      	ldrb	r3, [r3, #6]
 800408e:	2b00      	cmp	r3, #0
 8004090:	d00a      	beq.n	80040a8 <HCD_HC_IN_IRQHandler+0xc2a>
 8004092:	78fa      	ldrb	r2, [r7, #3]
 8004094:	6879      	ldr	r1, [r7, #4]
 8004096:	4613      	mov	r3, r2
 8004098:	011b      	lsls	r3, r3, #4
 800409a:	1a9b      	subs	r3, r3, r2
 800409c:	009b      	lsls	r3, r3, #2
 800409e:	440b      	add	r3, r1
 80040a0:	331b      	adds	r3, #27
 80040a2:	781b      	ldrb	r3, [r3, #0]
 80040a4:	2b01      	cmp	r3, #1
 80040a6:	d110      	bne.n	80040ca <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 80040a8:	78fa      	ldrb	r2, [r7, #3]
 80040aa:	6879      	ldr	r1, [r7, #4]
 80040ac:	4613      	mov	r3, r2
 80040ae:	011b      	lsls	r3, r3, #4
 80040b0:	1a9b      	subs	r3, r3, r2
 80040b2:	009b      	lsls	r3, r3, #2
 80040b4:	440b      	add	r3, r1
 80040b6:	334d      	adds	r3, #77	@ 0x4d
 80040b8:	2204      	movs	r2, #4
 80040ba:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	78fa      	ldrb	r2, [r7, #3]
 80040c2:	4611      	mov	r1, r2
 80040c4:	4618      	mov	r0, r3
 80040c6:	f003 f8aa 	bl	800721e <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 80040ca:	78fa      	ldrb	r2, [r7, #3]
 80040cc:	6879      	ldr	r1, [r7, #4]
 80040ce:	4613      	mov	r3, r2
 80040d0:	011b      	lsls	r3, r3, #4
 80040d2:	1a9b      	subs	r3, r3, r2
 80040d4:	009b      	lsls	r3, r3, #2
 80040d6:	440b      	add	r3, r1
 80040d8:	331b      	adds	r3, #27
 80040da:	781b      	ldrb	r3, [r3, #0]
 80040dc:	2b01      	cmp	r3, #1
 80040de:	d129      	bne.n	8004134 <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 80040e0:	78fa      	ldrb	r2, [r7, #3]
 80040e2:	6879      	ldr	r1, [r7, #4]
 80040e4:	4613      	mov	r3, r2
 80040e6:	011b      	lsls	r3, r3, #4
 80040e8:	1a9b      	subs	r3, r3, r2
 80040ea:	009b      	lsls	r3, r3, #2
 80040ec:	440b      	add	r3, r1
 80040ee:	331b      	adds	r3, #27
 80040f0:	2200      	movs	r2, #0
 80040f2:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80040f4:	78fb      	ldrb	r3, [r7, #3]
 80040f6:	015a      	lsls	r2, r3, #5
 80040f8:	693b      	ldr	r3, [r7, #16]
 80040fa:	4413      	add	r3, r2
 80040fc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004100:	685b      	ldr	r3, [r3, #4]
 8004102:	78fa      	ldrb	r2, [r7, #3]
 8004104:	0151      	lsls	r1, r2, #5
 8004106:	693a      	ldr	r2, [r7, #16]
 8004108:	440a      	add	r2, r1
 800410a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800410e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004112:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 8004114:	78fb      	ldrb	r3, [r7, #3]
 8004116:	015a      	lsls	r2, r3, #5
 8004118:	693b      	ldr	r3, [r7, #16]
 800411a:	4413      	add	r3, r2
 800411c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004120:	68db      	ldr	r3, [r3, #12]
 8004122:	78fa      	ldrb	r2, [r7, #3]
 8004124:	0151      	lsls	r1, r2, #5
 8004126:	693a      	ldr	r2, [r7, #16]
 8004128:	440a      	add	r2, r1
 800412a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800412e:	f043 0320 	orr.w	r3, r3, #32
 8004132:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8004134:	78fb      	ldrb	r3, [r7, #3]
 8004136:	015a      	lsls	r2, r3, #5
 8004138:	693b      	ldr	r3, [r7, #16]
 800413a:	4413      	add	r3, r2
 800413c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004140:	461a      	mov	r2, r3
 8004142:	2310      	movs	r3, #16
 8004144:	6093      	str	r3, [r2, #8]
 8004146:	e000      	b.n	800414a <HCD_HC_IN_IRQHandler+0xccc>
        return;
 8004148:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 800414a:	3718      	adds	r7, #24
 800414c:	46bd      	mov	sp, r7
 800414e:	bd80      	pop	{r7, pc}

08004150 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8004150:	b580      	push	{r7, lr}
 8004152:	b086      	sub	sp, #24
 8004154:	af00      	add	r7, sp, #0
 8004156:	6078      	str	r0, [r7, #4]
 8004158:	460b      	mov	r3, r1
 800415a:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004162:	697b      	ldr	r3, [r7, #20]
 8004164:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	78fa      	ldrb	r2, [r7, #3]
 800416c:	4611      	mov	r1, r2
 800416e:	4618      	mov	r0, r3
 8004170:	f002 faaa 	bl	80066c8 <USB_ReadChInterrupts>
 8004174:	4603      	mov	r3, r0
 8004176:	f003 0304 	and.w	r3, r3, #4
 800417a:	2b04      	cmp	r3, #4
 800417c:	d11b      	bne.n	80041b6 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 800417e:	78fb      	ldrb	r3, [r7, #3]
 8004180:	015a      	lsls	r2, r3, #5
 8004182:	693b      	ldr	r3, [r7, #16]
 8004184:	4413      	add	r3, r2
 8004186:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800418a:	461a      	mov	r2, r3
 800418c:	2304      	movs	r3, #4
 800418e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8004190:	78fa      	ldrb	r2, [r7, #3]
 8004192:	6879      	ldr	r1, [r7, #4]
 8004194:	4613      	mov	r3, r2
 8004196:	011b      	lsls	r3, r3, #4
 8004198:	1a9b      	subs	r3, r3, r2
 800419a:	009b      	lsls	r3, r3, #2
 800419c:	440b      	add	r3, r1
 800419e:	334d      	adds	r3, #77	@ 0x4d
 80041a0:	2207      	movs	r2, #7
 80041a2:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	78fa      	ldrb	r2, [r7, #3]
 80041aa:	4611      	mov	r1, r2
 80041ac:	4618      	mov	r0, r3
 80041ae:	f003 f836 	bl	800721e <USB_HC_Halt>
 80041b2:	f000 bc89 	b.w	8004ac8 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	78fa      	ldrb	r2, [r7, #3]
 80041bc:	4611      	mov	r1, r2
 80041be:	4618      	mov	r0, r3
 80041c0:	f002 fa82 	bl	80066c8 <USB_ReadChInterrupts>
 80041c4:	4603      	mov	r3, r0
 80041c6:	f003 0320 	and.w	r3, r3, #32
 80041ca:	2b20      	cmp	r3, #32
 80041cc:	f040 8082 	bne.w	80042d4 <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80041d0:	78fb      	ldrb	r3, [r7, #3]
 80041d2:	015a      	lsls	r2, r3, #5
 80041d4:	693b      	ldr	r3, [r7, #16]
 80041d6:	4413      	add	r3, r2
 80041d8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80041dc:	461a      	mov	r2, r3
 80041de:	2320      	movs	r3, #32
 80041e0:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 80041e2:	78fa      	ldrb	r2, [r7, #3]
 80041e4:	6879      	ldr	r1, [r7, #4]
 80041e6:	4613      	mov	r3, r2
 80041e8:	011b      	lsls	r3, r3, #4
 80041ea:	1a9b      	subs	r3, r3, r2
 80041ec:	009b      	lsls	r3, r3, #2
 80041ee:	440b      	add	r3, r1
 80041f0:	3319      	adds	r3, #25
 80041f2:	781b      	ldrb	r3, [r3, #0]
 80041f4:	2b01      	cmp	r3, #1
 80041f6:	d124      	bne.n	8004242 <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 80041f8:	78fa      	ldrb	r2, [r7, #3]
 80041fa:	6879      	ldr	r1, [r7, #4]
 80041fc:	4613      	mov	r3, r2
 80041fe:	011b      	lsls	r3, r3, #4
 8004200:	1a9b      	subs	r3, r3, r2
 8004202:	009b      	lsls	r3, r3, #2
 8004204:	440b      	add	r3, r1
 8004206:	3319      	adds	r3, #25
 8004208:	2200      	movs	r2, #0
 800420a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800420c:	78fa      	ldrb	r2, [r7, #3]
 800420e:	6879      	ldr	r1, [r7, #4]
 8004210:	4613      	mov	r3, r2
 8004212:	011b      	lsls	r3, r3, #4
 8004214:	1a9b      	subs	r3, r3, r2
 8004216:	009b      	lsls	r3, r3, #2
 8004218:	440b      	add	r3, r1
 800421a:	334c      	adds	r3, #76	@ 0x4c
 800421c:	2202      	movs	r2, #2
 800421e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8004220:	78fa      	ldrb	r2, [r7, #3]
 8004222:	6879      	ldr	r1, [r7, #4]
 8004224:	4613      	mov	r3, r2
 8004226:	011b      	lsls	r3, r3, #4
 8004228:	1a9b      	subs	r3, r3, r2
 800422a:	009b      	lsls	r3, r3, #2
 800422c:	440b      	add	r3, r1
 800422e:	334d      	adds	r3, #77	@ 0x4d
 8004230:	2203      	movs	r2, #3
 8004232:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	78fa      	ldrb	r2, [r7, #3]
 800423a:	4611      	mov	r1, r2
 800423c:	4618      	mov	r0, r3
 800423e:	f002 ffee 	bl	800721e <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 8004242:	78fa      	ldrb	r2, [r7, #3]
 8004244:	6879      	ldr	r1, [r7, #4]
 8004246:	4613      	mov	r3, r2
 8004248:	011b      	lsls	r3, r3, #4
 800424a:	1a9b      	subs	r3, r3, r2
 800424c:	009b      	lsls	r3, r3, #2
 800424e:	440b      	add	r3, r1
 8004250:	331a      	adds	r3, #26
 8004252:	781b      	ldrb	r3, [r3, #0]
 8004254:	2b01      	cmp	r3, #1
 8004256:	f040 8437 	bne.w	8004ac8 <HCD_HC_OUT_IRQHandler+0x978>
 800425a:	78fa      	ldrb	r2, [r7, #3]
 800425c:	6879      	ldr	r1, [r7, #4]
 800425e:	4613      	mov	r3, r2
 8004260:	011b      	lsls	r3, r3, #4
 8004262:	1a9b      	subs	r3, r3, r2
 8004264:	009b      	lsls	r3, r3, #2
 8004266:	440b      	add	r3, r1
 8004268:	331b      	adds	r3, #27
 800426a:	781b      	ldrb	r3, [r3, #0]
 800426c:	2b00      	cmp	r3, #0
 800426e:	f040 842b 	bne.w	8004ac8 <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 8004272:	78fa      	ldrb	r2, [r7, #3]
 8004274:	6879      	ldr	r1, [r7, #4]
 8004276:	4613      	mov	r3, r2
 8004278:	011b      	lsls	r3, r3, #4
 800427a:	1a9b      	subs	r3, r3, r2
 800427c:	009b      	lsls	r3, r3, #2
 800427e:	440b      	add	r3, r1
 8004280:	3326      	adds	r3, #38	@ 0x26
 8004282:	781b      	ldrb	r3, [r3, #0]
 8004284:	2b01      	cmp	r3, #1
 8004286:	d009      	beq.n	800429c <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 8004288:	78fa      	ldrb	r2, [r7, #3]
 800428a:	6879      	ldr	r1, [r7, #4]
 800428c:	4613      	mov	r3, r2
 800428e:	011b      	lsls	r3, r3, #4
 8004290:	1a9b      	subs	r3, r3, r2
 8004292:	009b      	lsls	r3, r3, #2
 8004294:	440b      	add	r3, r1
 8004296:	331b      	adds	r3, #27
 8004298:	2201      	movs	r2, #1
 800429a:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 800429c:	78fa      	ldrb	r2, [r7, #3]
 800429e:	6879      	ldr	r1, [r7, #4]
 80042a0:	4613      	mov	r3, r2
 80042a2:	011b      	lsls	r3, r3, #4
 80042a4:	1a9b      	subs	r3, r3, r2
 80042a6:	009b      	lsls	r3, r3, #2
 80042a8:	440b      	add	r3, r1
 80042aa:	334d      	adds	r3, #77	@ 0x4d
 80042ac:	2203      	movs	r2, #3
 80042ae:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	78fa      	ldrb	r2, [r7, #3]
 80042b6:	4611      	mov	r1, r2
 80042b8:	4618      	mov	r0, r3
 80042ba:	f002 ffb0 	bl	800721e <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 80042be:	78fa      	ldrb	r2, [r7, #3]
 80042c0:	6879      	ldr	r1, [r7, #4]
 80042c2:	4613      	mov	r3, r2
 80042c4:	011b      	lsls	r3, r3, #4
 80042c6:	1a9b      	subs	r3, r3, r2
 80042c8:	009b      	lsls	r3, r3, #2
 80042ca:	440b      	add	r3, r1
 80042cc:	3344      	adds	r3, #68	@ 0x44
 80042ce:	2200      	movs	r2, #0
 80042d0:	601a      	str	r2, [r3, #0]
 80042d2:	e3f9      	b.n	8004ac8 <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	78fa      	ldrb	r2, [r7, #3]
 80042da:	4611      	mov	r1, r2
 80042dc:	4618      	mov	r0, r3
 80042de:	f002 f9f3 	bl	80066c8 <USB_ReadChInterrupts>
 80042e2:	4603      	mov	r3, r0
 80042e4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80042e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80042ec:	d111      	bne.n	8004312 <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 80042ee:	78fb      	ldrb	r3, [r7, #3]
 80042f0:	015a      	lsls	r2, r3, #5
 80042f2:	693b      	ldr	r3, [r7, #16]
 80042f4:	4413      	add	r3, r2
 80042f6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80042fa:	461a      	mov	r2, r3
 80042fc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004300:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	78fa      	ldrb	r2, [r7, #3]
 8004308:	4611      	mov	r1, r2
 800430a:	4618      	mov	r0, r3
 800430c:	f002 ff87 	bl	800721e <USB_HC_Halt>
 8004310:	e3da      	b.n	8004ac8 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	78fa      	ldrb	r2, [r7, #3]
 8004318:	4611      	mov	r1, r2
 800431a:	4618      	mov	r0, r3
 800431c:	f002 f9d4 	bl	80066c8 <USB_ReadChInterrupts>
 8004320:	4603      	mov	r3, r0
 8004322:	f003 0301 	and.w	r3, r3, #1
 8004326:	2b01      	cmp	r3, #1
 8004328:	d168      	bne.n	80043fc <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 800432a:	78fa      	ldrb	r2, [r7, #3]
 800432c:	6879      	ldr	r1, [r7, #4]
 800432e:	4613      	mov	r3, r2
 8004330:	011b      	lsls	r3, r3, #4
 8004332:	1a9b      	subs	r3, r3, r2
 8004334:	009b      	lsls	r3, r3, #2
 8004336:	440b      	add	r3, r1
 8004338:	3344      	adds	r3, #68	@ 0x44
 800433a:	2200      	movs	r2, #0
 800433c:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	78fa      	ldrb	r2, [r7, #3]
 8004344:	4611      	mov	r1, r2
 8004346:	4618      	mov	r0, r3
 8004348:	f002 f9be 	bl	80066c8 <USB_ReadChInterrupts>
 800434c:	4603      	mov	r3, r0
 800434e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004352:	2b40      	cmp	r3, #64	@ 0x40
 8004354:	d112      	bne.n	800437c <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8004356:	78fa      	ldrb	r2, [r7, #3]
 8004358:	6879      	ldr	r1, [r7, #4]
 800435a:	4613      	mov	r3, r2
 800435c:	011b      	lsls	r3, r3, #4
 800435e:	1a9b      	subs	r3, r3, r2
 8004360:	009b      	lsls	r3, r3, #2
 8004362:	440b      	add	r3, r1
 8004364:	3319      	adds	r3, #25
 8004366:	2201      	movs	r2, #1
 8004368:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 800436a:	78fb      	ldrb	r3, [r7, #3]
 800436c:	015a      	lsls	r2, r3, #5
 800436e:	693b      	ldr	r3, [r7, #16]
 8004370:	4413      	add	r3, r2
 8004372:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004376:	461a      	mov	r2, r3
 8004378:	2340      	movs	r3, #64	@ 0x40
 800437a:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 800437c:	78fa      	ldrb	r2, [r7, #3]
 800437e:	6879      	ldr	r1, [r7, #4]
 8004380:	4613      	mov	r3, r2
 8004382:	011b      	lsls	r3, r3, #4
 8004384:	1a9b      	subs	r3, r3, r2
 8004386:	009b      	lsls	r3, r3, #2
 8004388:	440b      	add	r3, r1
 800438a:	331b      	adds	r3, #27
 800438c:	781b      	ldrb	r3, [r3, #0]
 800438e:	2b00      	cmp	r3, #0
 8004390:	d019      	beq.n	80043c6 <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8004392:	78fa      	ldrb	r2, [r7, #3]
 8004394:	6879      	ldr	r1, [r7, #4]
 8004396:	4613      	mov	r3, r2
 8004398:	011b      	lsls	r3, r3, #4
 800439a:	1a9b      	subs	r3, r3, r2
 800439c:	009b      	lsls	r3, r3, #2
 800439e:	440b      	add	r3, r1
 80043a0:	331b      	adds	r3, #27
 80043a2:	2200      	movs	r2, #0
 80043a4:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80043a6:	78fb      	ldrb	r3, [r7, #3]
 80043a8:	015a      	lsls	r2, r3, #5
 80043aa:	693b      	ldr	r3, [r7, #16]
 80043ac:	4413      	add	r3, r2
 80043ae:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80043b2:	685b      	ldr	r3, [r3, #4]
 80043b4:	78fa      	ldrb	r2, [r7, #3]
 80043b6:	0151      	lsls	r1, r2, #5
 80043b8:	693a      	ldr	r2, [r7, #16]
 80043ba:	440a      	add	r2, r1
 80043bc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80043c0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80043c4:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 80043c6:	78fb      	ldrb	r3, [r7, #3]
 80043c8:	015a      	lsls	r2, r3, #5
 80043ca:	693b      	ldr	r3, [r7, #16]
 80043cc:	4413      	add	r3, r2
 80043ce:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80043d2:	461a      	mov	r2, r3
 80043d4:	2301      	movs	r3, #1
 80043d6:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 80043d8:	78fa      	ldrb	r2, [r7, #3]
 80043da:	6879      	ldr	r1, [r7, #4]
 80043dc:	4613      	mov	r3, r2
 80043de:	011b      	lsls	r3, r3, #4
 80043e0:	1a9b      	subs	r3, r3, r2
 80043e2:	009b      	lsls	r3, r3, #2
 80043e4:	440b      	add	r3, r1
 80043e6:	334d      	adds	r3, #77	@ 0x4d
 80043e8:	2201      	movs	r2, #1
 80043ea:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	78fa      	ldrb	r2, [r7, #3]
 80043f2:	4611      	mov	r1, r2
 80043f4:	4618      	mov	r0, r3
 80043f6:	f002 ff12 	bl	800721e <USB_HC_Halt>
 80043fa:	e365      	b.n	8004ac8 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	78fa      	ldrb	r2, [r7, #3]
 8004402:	4611      	mov	r1, r2
 8004404:	4618      	mov	r0, r3
 8004406:	f002 f95f 	bl	80066c8 <USB_ReadChInterrupts>
 800440a:	4603      	mov	r3, r0
 800440c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004410:	2b40      	cmp	r3, #64	@ 0x40
 8004412:	d139      	bne.n	8004488 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 8004414:	78fa      	ldrb	r2, [r7, #3]
 8004416:	6879      	ldr	r1, [r7, #4]
 8004418:	4613      	mov	r3, r2
 800441a:	011b      	lsls	r3, r3, #4
 800441c:	1a9b      	subs	r3, r3, r2
 800441e:	009b      	lsls	r3, r3, #2
 8004420:	440b      	add	r3, r1
 8004422:	334d      	adds	r3, #77	@ 0x4d
 8004424:	2205      	movs	r2, #5
 8004426:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8004428:	78fa      	ldrb	r2, [r7, #3]
 800442a:	6879      	ldr	r1, [r7, #4]
 800442c:	4613      	mov	r3, r2
 800442e:	011b      	lsls	r3, r3, #4
 8004430:	1a9b      	subs	r3, r3, r2
 8004432:	009b      	lsls	r3, r3, #2
 8004434:	440b      	add	r3, r1
 8004436:	331a      	adds	r3, #26
 8004438:	781b      	ldrb	r3, [r3, #0]
 800443a:	2b00      	cmp	r3, #0
 800443c:	d109      	bne.n	8004452 <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 800443e:	78fa      	ldrb	r2, [r7, #3]
 8004440:	6879      	ldr	r1, [r7, #4]
 8004442:	4613      	mov	r3, r2
 8004444:	011b      	lsls	r3, r3, #4
 8004446:	1a9b      	subs	r3, r3, r2
 8004448:	009b      	lsls	r3, r3, #2
 800444a:	440b      	add	r3, r1
 800444c:	3319      	adds	r3, #25
 800444e:	2201      	movs	r2, #1
 8004450:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 8004452:	78fa      	ldrb	r2, [r7, #3]
 8004454:	6879      	ldr	r1, [r7, #4]
 8004456:	4613      	mov	r3, r2
 8004458:	011b      	lsls	r3, r3, #4
 800445a:	1a9b      	subs	r3, r3, r2
 800445c:	009b      	lsls	r3, r3, #2
 800445e:	440b      	add	r3, r1
 8004460:	3344      	adds	r3, #68	@ 0x44
 8004462:	2200      	movs	r2, #0
 8004464:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	78fa      	ldrb	r2, [r7, #3]
 800446c:	4611      	mov	r1, r2
 800446e:	4618      	mov	r0, r3
 8004470:	f002 fed5 	bl	800721e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8004474:	78fb      	ldrb	r3, [r7, #3]
 8004476:	015a      	lsls	r2, r3, #5
 8004478:	693b      	ldr	r3, [r7, #16]
 800447a:	4413      	add	r3, r2
 800447c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004480:	461a      	mov	r2, r3
 8004482:	2340      	movs	r3, #64	@ 0x40
 8004484:	6093      	str	r3, [r2, #8]
 8004486:	e31f      	b.n	8004ac8 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	78fa      	ldrb	r2, [r7, #3]
 800448e:	4611      	mov	r1, r2
 8004490:	4618      	mov	r0, r3
 8004492:	f002 f919 	bl	80066c8 <USB_ReadChInterrupts>
 8004496:	4603      	mov	r3, r0
 8004498:	f003 0308 	and.w	r3, r3, #8
 800449c:	2b08      	cmp	r3, #8
 800449e:	d11a      	bne.n	80044d6 <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 80044a0:	78fb      	ldrb	r3, [r7, #3]
 80044a2:	015a      	lsls	r2, r3, #5
 80044a4:	693b      	ldr	r3, [r7, #16]
 80044a6:	4413      	add	r3, r2
 80044a8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80044ac:	461a      	mov	r2, r3
 80044ae:	2308      	movs	r3, #8
 80044b0:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 80044b2:	78fa      	ldrb	r2, [r7, #3]
 80044b4:	6879      	ldr	r1, [r7, #4]
 80044b6:	4613      	mov	r3, r2
 80044b8:	011b      	lsls	r3, r3, #4
 80044ba:	1a9b      	subs	r3, r3, r2
 80044bc:	009b      	lsls	r3, r3, #2
 80044be:	440b      	add	r3, r1
 80044c0:	334d      	adds	r3, #77	@ 0x4d
 80044c2:	2206      	movs	r2, #6
 80044c4:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	78fa      	ldrb	r2, [r7, #3]
 80044cc:	4611      	mov	r1, r2
 80044ce:	4618      	mov	r0, r3
 80044d0:	f002 fea5 	bl	800721e <USB_HC_Halt>
 80044d4:	e2f8      	b.n	8004ac8 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	78fa      	ldrb	r2, [r7, #3]
 80044dc:	4611      	mov	r1, r2
 80044de:	4618      	mov	r0, r3
 80044e0:	f002 f8f2 	bl	80066c8 <USB_ReadChInterrupts>
 80044e4:	4603      	mov	r3, r0
 80044e6:	f003 0310 	and.w	r3, r3, #16
 80044ea:	2b10      	cmp	r3, #16
 80044ec:	d144      	bne.n	8004578 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 80044ee:	78fa      	ldrb	r2, [r7, #3]
 80044f0:	6879      	ldr	r1, [r7, #4]
 80044f2:	4613      	mov	r3, r2
 80044f4:	011b      	lsls	r3, r3, #4
 80044f6:	1a9b      	subs	r3, r3, r2
 80044f8:	009b      	lsls	r3, r3, #2
 80044fa:	440b      	add	r3, r1
 80044fc:	3344      	adds	r3, #68	@ 0x44
 80044fe:	2200      	movs	r2, #0
 8004500:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 8004502:	78fa      	ldrb	r2, [r7, #3]
 8004504:	6879      	ldr	r1, [r7, #4]
 8004506:	4613      	mov	r3, r2
 8004508:	011b      	lsls	r3, r3, #4
 800450a:	1a9b      	subs	r3, r3, r2
 800450c:	009b      	lsls	r3, r3, #2
 800450e:	440b      	add	r3, r1
 8004510:	334d      	adds	r3, #77	@ 0x4d
 8004512:	2204      	movs	r2, #4
 8004514:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 8004516:	78fa      	ldrb	r2, [r7, #3]
 8004518:	6879      	ldr	r1, [r7, #4]
 800451a:	4613      	mov	r3, r2
 800451c:	011b      	lsls	r3, r3, #4
 800451e:	1a9b      	subs	r3, r3, r2
 8004520:	009b      	lsls	r3, r3, #2
 8004522:	440b      	add	r3, r1
 8004524:	3319      	adds	r3, #25
 8004526:	781b      	ldrb	r3, [r3, #0]
 8004528:	2b00      	cmp	r3, #0
 800452a:	d114      	bne.n	8004556 <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 800452c:	78fa      	ldrb	r2, [r7, #3]
 800452e:	6879      	ldr	r1, [r7, #4]
 8004530:	4613      	mov	r3, r2
 8004532:	011b      	lsls	r3, r3, #4
 8004534:	1a9b      	subs	r3, r3, r2
 8004536:	009b      	lsls	r3, r3, #2
 8004538:	440b      	add	r3, r1
 800453a:	3318      	adds	r3, #24
 800453c:	781b      	ldrb	r3, [r3, #0]
 800453e:	2b00      	cmp	r3, #0
 8004540:	d109      	bne.n	8004556 <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 8004542:	78fa      	ldrb	r2, [r7, #3]
 8004544:	6879      	ldr	r1, [r7, #4]
 8004546:	4613      	mov	r3, r2
 8004548:	011b      	lsls	r3, r3, #4
 800454a:	1a9b      	subs	r3, r3, r2
 800454c:	009b      	lsls	r3, r3, #2
 800454e:	440b      	add	r3, r1
 8004550:	3319      	adds	r3, #25
 8004552:	2201      	movs	r2, #1
 8004554:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	78fa      	ldrb	r2, [r7, #3]
 800455c:	4611      	mov	r1, r2
 800455e:	4618      	mov	r0, r3
 8004560:	f002 fe5d 	bl	800721e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8004564:	78fb      	ldrb	r3, [r7, #3]
 8004566:	015a      	lsls	r2, r3, #5
 8004568:	693b      	ldr	r3, [r7, #16]
 800456a:	4413      	add	r3, r2
 800456c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004570:	461a      	mov	r2, r3
 8004572:	2310      	movs	r3, #16
 8004574:	6093      	str	r3, [r2, #8]
 8004576:	e2a7      	b.n	8004ac8 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	78fa      	ldrb	r2, [r7, #3]
 800457e:	4611      	mov	r1, r2
 8004580:	4618      	mov	r0, r3
 8004582:	f002 f8a1 	bl	80066c8 <USB_ReadChInterrupts>
 8004586:	4603      	mov	r3, r0
 8004588:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800458c:	2b80      	cmp	r3, #128	@ 0x80
 800458e:	f040 8083 	bne.w	8004698 <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	799b      	ldrb	r3, [r3, #6]
 8004596:	2b00      	cmp	r3, #0
 8004598:	d111      	bne.n	80045be <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 800459a:	78fa      	ldrb	r2, [r7, #3]
 800459c:	6879      	ldr	r1, [r7, #4]
 800459e:	4613      	mov	r3, r2
 80045a0:	011b      	lsls	r3, r3, #4
 80045a2:	1a9b      	subs	r3, r3, r2
 80045a4:	009b      	lsls	r3, r3, #2
 80045a6:	440b      	add	r3, r1
 80045a8:	334d      	adds	r3, #77	@ 0x4d
 80045aa:	2207      	movs	r2, #7
 80045ac:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	78fa      	ldrb	r2, [r7, #3]
 80045b4:	4611      	mov	r1, r2
 80045b6:	4618      	mov	r0, r3
 80045b8:	f002 fe31 	bl	800721e <USB_HC_Halt>
 80045bc:	e062      	b.n	8004684 <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 80045be:	78fa      	ldrb	r2, [r7, #3]
 80045c0:	6879      	ldr	r1, [r7, #4]
 80045c2:	4613      	mov	r3, r2
 80045c4:	011b      	lsls	r3, r3, #4
 80045c6:	1a9b      	subs	r3, r3, r2
 80045c8:	009b      	lsls	r3, r3, #2
 80045ca:	440b      	add	r3, r1
 80045cc:	3344      	adds	r3, #68	@ 0x44
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	1c59      	adds	r1, r3, #1
 80045d2:	6878      	ldr	r0, [r7, #4]
 80045d4:	4613      	mov	r3, r2
 80045d6:	011b      	lsls	r3, r3, #4
 80045d8:	1a9b      	subs	r3, r3, r2
 80045da:	009b      	lsls	r3, r3, #2
 80045dc:	4403      	add	r3, r0
 80045de:	3344      	adds	r3, #68	@ 0x44
 80045e0:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80045e2:	78fa      	ldrb	r2, [r7, #3]
 80045e4:	6879      	ldr	r1, [r7, #4]
 80045e6:	4613      	mov	r3, r2
 80045e8:	011b      	lsls	r3, r3, #4
 80045ea:	1a9b      	subs	r3, r3, r2
 80045ec:	009b      	lsls	r3, r3, #2
 80045ee:	440b      	add	r3, r1
 80045f0:	3344      	adds	r3, #68	@ 0x44
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	2b02      	cmp	r3, #2
 80045f6:	d922      	bls.n	800463e <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 80045f8:	78fa      	ldrb	r2, [r7, #3]
 80045fa:	6879      	ldr	r1, [r7, #4]
 80045fc:	4613      	mov	r3, r2
 80045fe:	011b      	lsls	r3, r3, #4
 8004600:	1a9b      	subs	r3, r3, r2
 8004602:	009b      	lsls	r3, r3, #2
 8004604:	440b      	add	r3, r1
 8004606:	3344      	adds	r3, #68	@ 0x44
 8004608:	2200      	movs	r2, #0
 800460a:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 800460c:	78fa      	ldrb	r2, [r7, #3]
 800460e:	6879      	ldr	r1, [r7, #4]
 8004610:	4613      	mov	r3, r2
 8004612:	011b      	lsls	r3, r3, #4
 8004614:	1a9b      	subs	r3, r3, r2
 8004616:	009b      	lsls	r3, r3, #2
 8004618:	440b      	add	r3, r1
 800461a:	334c      	adds	r3, #76	@ 0x4c
 800461c:	2204      	movs	r2, #4
 800461e:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8004620:	78fa      	ldrb	r2, [r7, #3]
 8004622:	6879      	ldr	r1, [r7, #4]
 8004624:	4613      	mov	r3, r2
 8004626:	011b      	lsls	r3, r3, #4
 8004628:	1a9b      	subs	r3, r3, r2
 800462a:	009b      	lsls	r3, r3, #2
 800462c:	440b      	add	r3, r1
 800462e:	334c      	adds	r3, #76	@ 0x4c
 8004630:	781a      	ldrb	r2, [r3, #0]
 8004632:	78fb      	ldrb	r3, [r7, #3]
 8004634:	4619      	mov	r1, r3
 8004636:	6878      	ldr	r0, [r7, #4]
 8004638:	f005 f950 	bl	80098dc <HAL_HCD_HC_NotifyURBChange_Callback>
 800463c:	e022      	b.n	8004684 <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800463e:	78fa      	ldrb	r2, [r7, #3]
 8004640:	6879      	ldr	r1, [r7, #4]
 8004642:	4613      	mov	r3, r2
 8004644:	011b      	lsls	r3, r3, #4
 8004646:	1a9b      	subs	r3, r3, r2
 8004648:	009b      	lsls	r3, r3, #2
 800464a:	440b      	add	r3, r1
 800464c:	334c      	adds	r3, #76	@ 0x4c
 800464e:	2202      	movs	r2, #2
 8004650:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8004652:	78fb      	ldrb	r3, [r7, #3]
 8004654:	015a      	lsls	r2, r3, #5
 8004656:	693b      	ldr	r3, [r7, #16]
 8004658:	4413      	add	r3, r2
 800465a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004668:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004670:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8004672:	78fb      	ldrb	r3, [r7, #3]
 8004674:	015a      	lsls	r2, r3, #5
 8004676:	693b      	ldr	r3, [r7, #16]
 8004678:	4413      	add	r3, r2
 800467a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800467e:	461a      	mov	r2, r3
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8004684:	78fb      	ldrb	r3, [r7, #3]
 8004686:	015a      	lsls	r2, r3, #5
 8004688:	693b      	ldr	r3, [r7, #16]
 800468a:	4413      	add	r3, r2
 800468c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004690:	461a      	mov	r2, r3
 8004692:	2380      	movs	r3, #128	@ 0x80
 8004694:	6093      	str	r3, [r2, #8]
 8004696:	e217      	b.n	8004ac8 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	78fa      	ldrb	r2, [r7, #3]
 800469e:	4611      	mov	r1, r2
 80046a0:	4618      	mov	r0, r3
 80046a2:	f002 f811 	bl	80066c8 <USB_ReadChInterrupts>
 80046a6:	4603      	mov	r3, r0
 80046a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80046ac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80046b0:	d11b      	bne.n	80046ea <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 80046b2:	78fa      	ldrb	r2, [r7, #3]
 80046b4:	6879      	ldr	r1, [r7, #4]
 80046b6:	4613      	mov	r3, r2
 80046b8:	011b      	lsls	r3, r3, #4
 80046ba:	1a9b      	subs	r3, r3, r2
 80046bc:	009b      	lsls	r3, r3, #2
 80046be:	440b      	add	r3, r1
 80046c0:	334d      	adds	r3, #77	@ 0x4d
 80046c2:	2209      	movs	r2, #9
 80046c4:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	78fa      	ldrb	r2, [r7, #3]
 80046cc:	4611      	mov	r1, r2
 80046ce:	4618      	mov	r0, r3
 80046d0:	f002 fda5 	bl	800721e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 80046d4:	78fb      	ldrb	r3, [r7, #3]
 80046d6:	015a      	lsls	r2, r3, #5
 80046d8:	693b      	ldr	r3, [r7, #16]
 80046da:	4413      	add	r3, r2
 80046dc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80046e0:	461a      	mov	r2, r3
 80046e2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80046e6:	6093      	str	r3, [r2, #8]
 80046e8:	e1ee      	b.n	8004ac8 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	78fa      	ldrb	r2, [r7, #3]
 80046f0:	4611      	mov	r1, r2
 80046f2:	4618      	mov	r0, r3
 80046f4:	f001 ffe8 	bl	80066c8 <USB_ReadChInterrupts>
 80046f8:	4603      	mov	r3, r0
 80046fa:	f003 0302 	and.w	r3, r3, #2
 80046fe:	2b02      	cmp	r3, #2
 8004700:	f040 81df 	bne.w	8004ac2 <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8004704:	78fb      	ldrb	r3, [r7, #3]
 8004706:	015a      	lsls	r2, r3, #5
 8004708:	693b      	ldr	r3, [r7, #16]
 800470a:	4413      	add	r3, r2
 800470c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004710:	461a      	mov	r2, r3
 8004712:	2302      	movs	r3, #2
 8004714:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8004716:	78fa      	ldrb	r2, [r7, #3]
 8004718:	6879      	ldr	r1, [r7, #4]
 800471a:	4613      	mov	r3, r2
 800471c:	011b      	lsls	r3, r3, #4
 800471e:	1a9b      	subs	r3, r3, r2
 8004720:	009b      	lsls	r3, r3, #2
 8004722:	440b      	add	r3, r1
 8004724:	334d      	adds	r3, #77	@ 0x4d
 8004726:	781b      	ldrb	r3, [r3, #0]
 8004728:	2b01      	cmp	r3, #1
 800472a:	f040 8093 	bne.w	8004854 <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800472e:	78fa      	ldrb	r2, [r7, #3]
 8004730:	6879      	ldr	r1, [r7, #4]
 8004732:	4613      	mov	r3, r2
 8004734:	011b      	lsls	r3, r3, #4
 8004736:	1a9b      	subs	r3, r3, r2
 8004738:	009b      	lsls	r3, r3, #2
 800473a:	440b      	add	r3, r1
 800473c:	334d      	adds	r3, #77	@ 0x4d
 800473e:	2202      	movs	r2, #2
 8004740:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8004742:	78fa      	ldrb	r2, [r7, #3]
 8004744:	6879      	ldr	r1, [r7, #4]
 8004746:	4613      	mov	r3, r2
 8004748:	011b      	lsls	r3, r3, #4
 800474a:	1a9b      	subs	r3, r3, r2
 800474c:	009b      	lsls	r3, r3, #2
 800474e:	440b      	add	r3, r1
 8004750:	334c      	adds	r3, #76	@ 0x4c
 8004752:	2201      	movs	r2, #1
 8004754:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8004756:	78fa      	ldrb	r2, [r7, #3]
 8004758:	6879      	ldr	r1, [r7, #4]
 800475a:	4613      	mov	r3, r2
 800475c:	011b      	lsls	r3, r3, #4
 800475e:	1a9b      	subs	r3, r3, r2
 8004760:	009b      	lsls	r3, r3, #2
 8004762:	440b      	add	r3, r1
 8004764:	3326      	adds	r3, #38	@ 0x26
 8004766:	781b      	ldrb	r3, [r3, #0]
 8004768:	2b02      	cmp	r3, #2
 800476a:	d00b      	beq.n	8004784 <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 800476c:	78fa      	ldrb	r2, [r7, #3]
 800476e:	6879      	ldr	r1, [r7, #4]
 8004770:	4613      	mov	r3, r2
 8004772:	011b      	lsls	r3, r3, #4
 8004774:	1a9b      	subs	r3, r3, r2
 8004776:	009b      	lsls	r3, r3, #2
 8004778:	440b      	add	r3, r1
 800477a:	3326      	adds	r3, #38	@ 0x26
 800477c:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 800477e:	2b03      	cmp	r3, #3
 8004780:	f040 8190 	bne.w	8004aa4 <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	799b      	ldrb	r3, [r3, #6]
 8004788:	2b00      	cmp	r3, #0
 800478a:	d115      	bne.n	80047b8 <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 800478c:	78fa      	ldrb	r2, [r7, #3]
 800478e:	6879      	ldr	r1, [r7, #4]
 8004790:	4613      	mov	r3, r2
 8004792:	011b      	lsls	r3, r3, #4
 8004794:	1a9b      	subs	r3, r3, r2
 8004796:	009b      	lsls	r3, r3, #2
 8004798:	440b      	add	r3, r1
 800479a:	333d      	adds	r3, #61	@ 0x3d
 800479c:	781b      	ldrb	r3, [r3, #0]
 800479e:	78fa      	ldrb	r2, [r7, #3]
 80047a0:	f083 0301 	eor.w	r3, r3, #1
 80047a4:	b2d8      	uxtb	r0, r3
 80047a6:	6879      	ldr	r1, [r7, #4]
 80047a8:	4613      	mov	r3, r2
 80047aa:	011b      	lsls	r3, r3, #4
 80047ac:	1a9b      	subs	r3, r3, r2
 80047ae:	009b      	lsls	r3, r3, #2
 80047b0:	440b      	add	r3, r1
 80047b2:	333d      	adds	r3, #61	@ 0x3d
 80047b4:	4602      	mov	r2, r0
 80047b6:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	799b      	ldrb	r3, [r3, #6]
 80047bc:	2b01      	cmp	r3, #1
 80047be:	f040 8171 	bne.w	8004aa4 <HCD_HC_OUT_IRQHandler+0x954>
 80047c2:	78fa      	ldrb	r2, [r7, #3]
 80047c4:	6879      	ldr	r1, [r7, #4]
 80047c6:	4613      	mov	r3, r2
 80047c8:	011b      	lsls	r3, r3, #4
 80047ca:	1a9b      	subs	r3, r3, r2
 80047cc:	009b      	lsls	r3, r3, #2
 80047ce:	440b      	add	r3, r1
 80047d0:	3334      	adds	r3, #52	@ 0x34
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	f000 8165 	beq.w	8004aa4 <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 80047da:	78fa      	ldrb	r2, [r7, #3]
 80047dc:	6879      	ldr	r1, [r7, #4]
 80047de:	4613      	mov	r3, r2
 80047e0:	011b      	lsls	r3, r3, #4
 80047e2:	1a9b      	subs	r3, r3, r2
 80047e4:	009b      	lsls	r3, r3, #2
 80047e6:	440b      	add	r3, r1
 80047e8:	3334      	adds	r3, #52	@ 0x34
 80047ea:	6819      	ldr	r1, [r3, #0]
 80047ec:	78fa      	ldrb	r2, [r7, #3]
 80047ee:	6878      	ldr	r0, [r7, #4]
 80047f0:	4613      	mov	r3, r2
 80047f2:	011b      	lsls	r3, r3, #4
 80047f4:	1a9b      	subs	r3, r3, r2
 80047f6:	009b      	lsls	r3, r3, #2
 80047f8:	4403      	add	r3, r0
 80047fa:	3328      	adds	r3, #40	@ 0x28
 80047fc:	881b      	ldrh	r3, [r3, #0]
 80047fe:	440b      	add	r3, r1
 8004800:	1e59      	subs	r1, r3, #1
 8004802:	78fa      	ldrb	r2, [r7, #3]
 8004804:	6878      	ldr	r0, [r7, #4]
 8004806:	4613      	mov	r3, r2
 8004808:	011b      	lsls	r3, r3, #4
 800480a:	1a9b      	subs	r3, r3, r2
 800480c:	009b      	lsls	r3, r3, #2
 800480e:	4403      	add	r3, r0
 8004810:	3328      	adds	r3, #40	@ 0x28
 8004812:	881b      	ldrh	r3, [r3, #0]
 8004814:	fbb1 f3f3 	udiv	r3, r1, r3
 8004818:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 800481a:	68bb      	ldr	r3, [r7, #8]
 800481c:	f003 0301 	and.w	r3, r3, #1
 8004820:	2b00      	cmp	r3, #0
 8004822:	f000 813f 	beq.w	8004aa4 <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 8004826:	78fa      	ldrb	r2, [r7, #3]
 8004828:	6879      	ldr	r1, [r7, #4]
 800482a:	4613      	mov	r3, r2
 800482c:	011b      	lsls	r3, r3, #4
 800482e:	1a9b      	subs	r3, r3, r2
 8004830:	009b      	lsls	r3, r3, #2
 8004832:	440b      	add	r3, r1
 8004834:	333d      	adds	r3, #61	@ 0x3d
 8004836:	781b      	ldrb	r3, [r3, #0]
 8004838:	78fa      	ldrb	r2, [r7, #3]
 800483a:	f083 0301 	eor.w	r3, r3, #1
 800483e:	b2d8      	uxtb	r0, r3
 8004840:	6879      	ldr	r1, [r7, #4]
 8004842:	4613      	mov	r3, r2
 8004844:	011b      	lsls	r3, r3, #4
 8004846:	1a9b      	subs	r3, r3, r2
 8004848:	009b      	lsls	r3, r3, #2
 800484a:	440b      	add	r3, r1
 800484c:	333d      	adds	r3, #61	@ 0x3d
 800484e:	4602      	mov	r2, r0
 8004850:	701a      	strb	r2, [r3, #0]
 8004852:	e127      	b.n	8004aa4 <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8004854:	78fa      	ldrb	r2, [r7, #3]
 8004856:	6879      	ldr	r1, [r7, #4]
 8004858:	4613      	mov	r3, r2
 800485a:	011b      	lsls	r3, r3, #4
 800485c:	1a9b      	subs	r3, r3, r2
 800485e:	009b      	lsls	r3, r3, #2
 8004860:	440b      	add	r3, r1
 8004862:	334d      	adds	r3, #77	@ 0x4d
 8004864:	781b      	ldrb	r3, [r3, #0]
 8004866:	2b03      	cmp	r3, #3
 8004868:	d120      	bne.n	80048ac <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800486a:	78fa      	ldrb	r2, [r7, #3]
 800486c:	6879      	ldr	r1, [r7, #4]
 800486e:	4613      	mov	r3, r2
 8004870:	011b      	lsls	r3, r3, #4
 8004872:	1a9b      	subs	r3, r3, r2
 8004874:	009b      	lsls	r3, r3, #2
 8004876:	440b      	add	r3, r1
 8004878:	334d      	adds	r3, #77	@ 0x4d
 800487a:	2202      	movs	r2, #2
 800487c:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 800487e:	78fa      	ldrb	r2, [r7, #3]
 8004880:	6879      	ldr	r1, [r7, #4]
 8004882:	4613      	mov	r3, r2
 8004884:	011b      	lsls	r3, r3, #4
 8004886:	1a9b      	subs	r3, r3, r2
 8004888:	009b      	lsls	r3, r3, #2
 800488a:	440b      	add	r3, r1
 800488c:	331b      	adds	r3, #27
 800488e:	781b      	ldrb	r3, [r3, #0]
 8004890:	2b01      	cmp	r3, #1
 8004892:	f040 8107 	bne.w	8004aa4 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004896:	78fa      	ldrb	r2, [r7, #3]
 8004898:	6879      	ldr	r1, [r7, #4]
 800489a:	4613      	mov	r3, r2
 800489c:	011b      	lsls	r3, r3, #4
 800489e:	1a9b      	subs	r3, r3, r2
 80048a0:	009b      	lsls	r3, r3, #2
 80048a2:	440b      	add	r3, r1
 80048a4:	334c      	adds	r3, #76	@ 0x4c
 80048a6:	2202      	movs	r2, #2
 80048a8:	701a      	strb	r2, [r3, #0]
 80048aa:	e0fb      	b.n	8004aa4 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 80048ac:	78fa      	ldrb	r2, [r7, #3]
 80048ae:	6879      	ldr	r1, [r7, #4]
 80048b0:	4613      	mov	r3, r2
 80048b2:	011b      	lsls	r3, r3, #4
 80048b4:	1a9b      	subs	r3, r3, r2
 80048b6:	009b      	lsls	r3, r3, #2
 80048b8:	440b      	add	r3, r1
 80048ba:	334d      	adds	r3, #77	@ 0x4d
 80048bc:	781b      	ldrb	r3, [r3, #0]
 80048be:	2b04      	cmp	r3, #4
 80048c0:	d13a      	bne.n	8004938 <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80048c2:	78fa      	ldrb	r2, [r7, #3]
 80048c4:	6879      	ldr	r1, [r7, #4]
 80048c6:	4613      	mov	r3, r2
 80048c8:	011b      	lsls	r3, r3, #4
 80048ca:	1a9b      	subs	r3, r3, r2
 80048cc:	009b      	lsls	r3, r3, #2
 80048ce:	440b      	add	r3, r1
 80048d0:	334d      	adds	r3, #77	@ 0x4d
 80048d2:	2202      	movs	r2, #2
 80048d4:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80048d6:	78fa      	ldrb	r2, [r7, #3]
 80048d8:	6879      	ldr	r1, [r7, #4]
 80048da:	4613      	mov	r3, r2
 80048dc:	011b      	lsls	r3, r3, #4
 80048de:	1a9b      	subs	r3, r3, r2
 80048e0:	009b      	lsls	r3, r3, #2
 80048e2:	440b      	add	r3, r1
 80048e4:	334c      	adds	r3, #76	@ 0x4c
 80048e6:	2202      	movs	r2, #2
 80048e8:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80048ea:	78fa      	ldrb	r2, [r7, #3]
 80048ec:	6879      	ldr	r1, [r7, #4]
 80048ee:	4613      	mov	r3, r2
 80048f0:	011b      	lsls	r3, r3, #4
 80048f2:	1a9b      	subs	r3, r3, r2
 80048f4:	009b      	lsls	r3, r3, #2
 80048f6:	440b      	add	r3, r1
 80048f8:	331b      	adds	r3, #27
 80048fa:	781b      	ldrb	r3, [r3, #0]
 80048fc:	2b01      	cmp	r3, #1
 80048fe:	f040 80d1 	bne.w	8004aa4 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 8004902:	78fa      	ldrb	r2, [r7, #3]
 8004904:	6879      	ldr	r1, [r7, #4]
 8004906:	4613      	mov	r3, r2
 8004908:	011b      	lsls	r3, r3, #4
 800490a:	1a9b      	subs	r3, r3, r2
 800490c:	009b      	lsls	r3, r3, #2
 800490e:	440b      	add	r3, r1
 8004910:	331b      	adds	r3, #27
 8004912:	2200      	movs	r2, #0
 8004914:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004916:	78fb      	ldrb	r3, [r7, #3]
 8004918:	015a      	lsls	r2, r3, #5
 800491a:	693b      	ldr	r3, [r7, #16]
 800491c:	4413      	add	r3, r2
 800491e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004922:	685b      	ldr	r3, [r3, #4]
 8004924:	78fa      	ldrb	r2, [r7, #3]
 8004926:	0151      	lsls	r1, r2, #5
 8004928:	693a      	ldr	r2, [r7, #16]
 800492a:	440a      	add	r2, r1
 800492c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004930:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004934:	6053      	str	r3, [r2, #4]
 8004936:	e0b5      	b.n	8004aa4 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8004938:	78fa      	ldrb	r2, [r7, #3]
 800493a:	6879      	ldr	r1, [r7, #4]
 800493c:	4613      	mov	r3, r2
 800493e:	011b      	lsls	r3, r3, #4
 8004940:	1a9b      	subs	r3, r3, r2
 8004942:	009b      	lsls	r3, r3, #2
 8004944:	440b      	add	r3, r1
 8004946:	334d      	adds	r3, #77	@ 0x4d
 8004948:	781b      	ldrb	r3, [r3, #0]
 800494a:	2b05      	cmp	r3, #5
 800494c:	d114      	bne.n	8004978 <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800494e:	78fa      	ldrb	r2, [r7, #3]
 8004950:	6879      	ldr	r1, [r7, #4]
 8004952:	4613      	mov	r3, r2
 8004954:	011b      	lsls	r3, r3, #4
 8004956:	1a9b      	subs	r3, r3, r2
 8004958:	009b      	lsls	r3, r3, #2
 800495a:	440b      	add	r3, r1
 800495c:	334d      	adds	r3, #77	@ 0x4d
 800495e:	2202      	movs	r2, #2
 8004960:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 8004962:	78fa      	ldrb	r2, [r7, #3]
 8004964:	6879      	ldr	r1, [r7, #4]
 8004966:	4613      	mov	r3, r2
 8004968:	011b      	lsls	r3, r3, #4
 800496a:	1a9b      	subs	r3, r3, r2
 800496c:	009b      	lsls	r3, r3, #2
 800496e:	440b      	add	r3, r1
 8004970:	334c      	adds	r3, #76	@ 0x4c
 8004972:	2202      	movs	r2, #2
 8004974:	701a      	strb	r2, [r3, #0]
 8004976:	e095      	b.n	8004aa4 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8004978:	78fa      	ldrb	r2, [r7, #3]
 800497a:	6879      	ldr	r1, [r7, #4]
 800497c:	4613      	mov	r3, r2
 800497e:	011b      	lsls	r3, r3, #4
 8004980:	1a9b      	subs	r3, r3, r2
 8004982:	009b      	lsls	r3, r3, #2
 8004984:	440b      	add	r3, r1
 8004986:	334d      	adds	r3, #77	@ 0x4d
 8004988:	781b      	ldrb	r3, [r3, #0]
 800498a:	2b06      	cmp	r3, #6
 800498c:	d114      	bne.n	80049b8 <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800498e:	78fa      	ldrb	r2, [r7, #3]
 8004990:	6879      	ldr	r1, [r7, #4]
 8004992:	4613      	mov	r3, r2
 8004994:	011b      	lsls	r3, r3, #4
 8004996:	1a9b      	subs	r3, r3, r2
 8004998:	009b      	lsls	r3, r3, #2
 800499a:	440b      	add	r3, r1
 800499c:	334d      	adds	r3, #77	@ 0x4d
 800499e:	2202      	movs	r2, #2
 80049a0:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 80049a2:	78fa      	ldrb	r2, [r7, #3]
 80049a4:	6879      	ldr	r1, [r7, #4]
 80049a6:	4613      	mov	r3, r2
 80049a8:	011b      	lsls	r3, r3, #4
 80049aa:	1a9b      	subs	r3, r3, r2
 80049ac:	009b      	lsls	r3, r3, #2
 80049ae:	440b      	add	r3, r1
 80049b0:	334c      	adds	r3, #76	@ 0x4c
 80049b2:	2205      	movs	r2, #5
 80049b4:	701a      	strb	r2, [r3, #0]
 80049b6:	e075      	b.n	8004aa4 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80049b8:	78fa      	ldrb	r2, [r7, #3]
 80049ba:	6879      	ldr	r1, [r7, #4]
 80049bc:	4613      	mov	r3, r2
 80049be:	011b      	lsls	r3, r3, #4
 80049c0:	1a9b      	subs	r3, r3, r2
 80049c2:	009b      	lsls	r3, r3, #2
 80049c4:	440b      	add	r3, r1
 80049c6:	334d      	adds	r3, #77	@ 0x4d
 80049c8:	781b      	ldrb	r3, [r3, #0]
 80049ca:	2b07      	cmp	r3, #7
 80049cc:	d00a      	beq.n	80049e4 <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 80049ce:	78fa      	ldrb	r2, [r7, #3]
 80049d0:	6879      	ldr	r1, [r7, #4]
 80049d2:	4613      	mov	r3, r2
 80049d4:	011b      	lsls	r3, r3, #4
 80049d6:	1a9b      	subs	r3, r3, r2
 80049d8:	009b      	lsls	r3, r3, #2
 80049da:	440b      	add	r3, r1
 80049dc:	334d      	adds	r3, #77	@ 0x4d
 80049de:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80049e0:	2b09      	cmp	r3, #9
 80049e2:	d170      	bne.n	8004ac6 <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80049e4:	78fa      	ldrb	r2, [r7, #3]
 80049e6:	6879      	ldr	r1, [r7, #4]
 80049e8:	4613      	mov	r3, r2
 80049ea:	011b      	lsls	r3, r3, #4
 80049ec:	1a9b      	subs	r3, r3, r2
 80049ee:	009b      	lsls	r3, r3, #2
 80049f0:	440b      	add	r3, r1
 80049f2:	334d      	adds	r3, #77	@ 0x4d
 80049f4:	2202      	movs	r2, #2
 80049f6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80049f8:	78fa      	ldrb	r2, [r7, #3]
 80049fa:	6879      	ldr	r1, [r7, #4]
 80049fc:	4613      	mov	r3, r2
 80049fe:	011b      	lsls	r3, r3, #4
 8004a00:	1a9b      	subs	r3, r3, r2
 8004a02:	009b      	lsls	r3, r3, #2
 8004a04:	440b      	add	r3, r1
 8004a06:	3344      	adds	r3, #68	@ 0x44
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	1c59      	adds	r1, r3, #1
 8004a0c:	6878      	ldr	r0, [r7, #4]
 8004a0e:	4613      	mov	r3, r2
 8004a10:	011b      	lsls	r3, r3, #4
 8004a12:	1a9b      	subs	r3, r3, r2
 8004a14:	009b      	lsls	r3, r3, #2
 8004a16:	4403      	add	r3, r0
 8004a18:	3344      	adds	r3, #68	@ 0x44
 8004a1a:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004a1c:	78fa      	ldrb	r2, [r7, #3]
 8004a1e:	6879      	ldr	r1, [r7, #4]
 8004a20:	4613      	mov	r3, r2
 8004a22:	011b      	lsls	r3, r3, #4
 8004a24:	1a9b      	subs	r3, r3, r2
 8004a26:	009b      	lsls	r3, r3, #2
 8004a28:	440b      	add	r3, r1
 8004a2a:	3344      	adds	r3, #68	@ 0x44
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	2b02      	cmp	r3, #2
 8004a30:	d914      	bls.n	8004a5c <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8004a32:	78fa      	ldrb	r2, [r7, #3]
 8004a34:	6879      	ldr	r1, [r7, #4]
 8004a36:	4613      	mov	r3, r2
 8004a38:	011b      	lsls	r3, r3, #4
 8004a3a:	1a9b      	subs	r3, r3, r2
 8004a3c:	009b      	lsls	r3, r3, #2
 8004a3e:	440b      	add	r3, r1
 8004a40:	3344      	adds	r3, #68	@ 0x44
 8004a42:	2200      	movs	r2, #0
 8004a44:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8004a46:	78fa      	ldrb	r2, [r7, #3]
 8004a48:	6879      	ldr	r1, [r7, #4]
 8004a4a:	4613      	mov	r3, r2
 8004a4c:	011b      	lsls	r3, r3, #4
 8004a4e:	1a9b      	subs	r3, r3, r2
 8004a50:	009b      	lsls	r3, r3, #2
 8004a52:	440b      	add	r3, r1
 8004a54:	334c      	adds	r3, #76	@ 0x4c
 8004a56:	2204      	movs	r2, #4
 8004a58:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004a5a:	e022      	b.n	8004aa2 <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004a5c:	78fa      	ldrb	r2, [r7, #3]
 8004a5e:	6879      	ldr	r1, [r7, #4]
 8004a60:	4613      	mov	r3, r2
 8004a62:	011b      	lsls	r3, r3, #4
 8004a64:	1a9b      	subs	r3, r3, r2
 8004a66:	009b      	lsls	r3, r3, #2
 8004a68:	440b      	add	r3, r1
 8004a6a:	334c      	adds	r3, #76	@ 0x4c
 8004a6c:	2202      	movs	r2, #2
 8004a6e:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8004a70:	78fb      	ldrb	r3, [r7, #3]
 8004a72:	015a      	lsls	r2, r3, #5
 8004a74:	693b      	ldr	r3, [r7, #16]
 8004a76:	4413      	add	r3, r2
 8004a78:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004a86:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004a8e:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8004a90:	78fb      	ldrb	r3, [r7, #3]
 8004a92:	015a      	lsls	r2, r3, #5
 8004a94:	693b      	ldr	r3, [r7, #16]
 8004a96:	4413      	add	r3, r2
 8004a98:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004a9c:	461a      	mov	r2, r3
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004aa2:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8004aa4:	78fa      	ldrb	r2, [r7, #3]
 8004aa6:	6879      	ldr	r1, [r7, #4]
 8004aa8:	4613      	mov	r3, r2
 8004aaa:	011b      	lsls	r3, r3, #4
 8004aac:	1a9b      	subs	r3, r3, r2
 8004aae:	009b      	lsls	r3, r3, #2
 8004ab0:	440b      	add	r3, r1
 8004ab2:	334c      	adds	r3, #76	@ 0x4c
 8004ab4:	781a      	ldrb	r2, [r3, #0]
 8004ab6:	78fb      	ldrb	r3, [r7, #3]
 8004ab8:	4619      	mov	r1, r3
 8004aba:	6878      	ldr	r0, [r7, #4]
 8004abc:	f004 ff0e 	bl	80098dc <HAL_HCD_HC_NotifyURBChange_Callback>
 8004ac0:	e002      	b.n	8004ac8 <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 8004ac2:	bf00      	nop
 8004ac4:	e000      	b.n	8004ac8 <HCD_HC_OUT_IRQHandler+0x978>
      return;
 8004ac6:	bf00      	nop
  }
}
 8004ac8:	3718      	adds	r7, #24
 8004aca:	46bd      	mov	sp, r7
 8004acc:	bd80      	pop	{r7, pc}

08004ace <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004ace:	b580      	push	{r7, lr}
 8004ad0:	b08a      	sub	sp, #40	@ 0x28
 8004ad2:	af00      	add	r7, sp, #0
 8004ad4:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004adc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ade:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	6a1b      	ldr	r3, [r3, #32]
 8004ae6:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8004ae8:	69fb      	ldr	r3, [r7, #28]
 8004aea:	f003 030f 	and.w	r3, r3, #15
 8004aee:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8004af0:	69fb      	ldr	r3, [r7, #28]
 8004af2:	0c5b      	lsrs	r3, r3, #17
 8004af4:	f003 030f 	and.w	r3, r3, #15
 8004af8:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004afa:	69fb      	ldr	r3, [r7, #28]
 8004afc:	091b      	lsrs	r3, r3, #4
 8004afe:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004b02:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8004b04:	697b      	ldr	r3, [r7, #20]
 8004b06:	2b02      	cmp	r3, #2
 8004b08:	d004      	beq.n	8004b14 <HCD_RXQLVL_IRQHandler+0x46>
 8004b0a:	697b      	ldr	r3, [r7, #20]
 8004b0c:	2b05      	cmp	r3, #5
 8004b0e:	f000 80b6 	beq.w	8004c7e <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8004b12:	e0b7      	b.n	8004c84 <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 8004b14:	693b      	ldr	r3, [r7, #16]
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	f000 80b3 	beq.w	8004c82 <HCD_RXQLVL_IRQHandler+0x1b4>
 8004b1c:	6879      	ldr	r1, [r7, #4]
 8004b1e:	69ba      	ldr	r2, [r7, #24]
 8004b20:	4613      	mov	r3, r2
 8004b22:	011b      	lsls	r3, r3, #4
 8004b24:	1a9b      	subs	r3, r3, r2
 8004b26:	009b      	lsls	r3, r3, #2
 8004b28:	440b      	add	r3, r1
 8004b2a:	332c      	adds	r3, #44	@ 0x2c
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	f000 80a7 	beq.w	8004c82 <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 8004b34:	6879      	ldr	r1, [r7, #4]
 8004b36:	69ba      	ldr	r2, [r7, #24]
 8004b38:	4613      	mov	r3, r2
 8004b3a:	011b      	lsls	r3, r3, #4
 8004b3c:	1a9b      	subs	r3, r3, r2
 8004b3e:	009b      	lsls	r3, r3, #2
 8004b40:	440b      	add	r3, r1
 8004b42:	3338      	adds	r3, #56	@ 0x38
 8004b44:	681a      	ldr	r2, [r3, #0]
 8004b46:	693b      	ldr	r3, [r7, #16]
 8004b48:	18d1      	adds	r1, r2, r3
 8004b4a:	6878      	ldr	r0, [r7, #4]
 8004b4c:	69ba      	ldr	r2, [r7, #24]
 8004b4e:	4613      	mov	r3, r2
 8004b50:	011b      	lsls	r3, r3, #4
 8004b52:	1a9b      	subs	r3, r3, r2
 8004b54:	009b      	lsls	r3, r3, #2
 8004b56:	4403      	add	r3, r0
 8004b58:	3334      	adds	r3, #52	@ 0x34
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	4299      	cmp	r1, r3
 8004b5e:	f200 8083 	bhi.w	8004c68 <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	6818      	ldr	r0, [r3, #0]
 8004b66:	6879      	ldr	r1, [r7, #4]
 8004b68:	69ba      	ldr	r2, [r7, #24]
 8004b6a:	4613      	mov	r3, r2
 8004b6c:	011b      	lsls	r3, r3, #4
 8004b6e:	1a9b      	subs	r3, r3, r2
 8004b70:	009b      	lsls	r3, r3, #2
 8004b72:	440b      	add	r3, r1
 8004b74:	332c      	adds	r3, #44	@ 0x2c
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	693a      	ldr	r2, [r7, #16]
 8004b7a:	b292      	uxth	r2, r2
 8004b7c:	4619      	mov	r1, r3
 8004b7e:	f001 fd38 	bl	80065f2 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 8004b82:	6879      	ldr	r1, [r7, #4]
 8004b84:	69ba      	ldr	r2, [r7, #24]
 8004b86:	4613      	mov	r3, r2
 8004b88:	011b      	lsls	r3, r3, #4
 8004b8a:	1a9b      	subs	r3, r3, r2
 8004b8c:	009b      	lsls	r3, r3, #2
 8004b8e:	440b      	add	r3, r1
 8004b90:	332c      	adds	r3, #44	@ 0x2c
 8004b92:	681a      	ldr	r2, [r3, #0]
 8004b94:	693b      	ldr	r3, [r7, #16]
 8004b96:	18d1      	adds	r1, r2, r3
 8004b98:	6878      	ldr	r0, [r7, #4]
 8004b9a:	69ba      	ldr	r2, [r7, #24]
 8004b9c:	4613      	mov	r3, r2
 8004b9e:	011b      	lsls	r3, r3, #4
 8004ba0:	1a9b      	subs	r3, r3, r2
 8004ba2:	009b      	lsls	r3, r3, #2
 8004ba4:	4403      	add	r3, r0
 8004ba6:	332c      	adds	r3, #44	@ 0x2c
 8004ba8:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 8004baa:	6879      	ldr	r1, [r7, #4]
 8004bac:	69ba      	ldr	r2, [r7, #24]
 8004bae:	4613      	mov	r3, r2
 8004bb0:	011b      	lsls	r3, r3, #4
 8004bb2:	1a9b      	subs	r3, r3, r2
 8004bb4:	009b      	lsls	r3, r3, #2
 8004bb6:	440b      	add	r3, r1
 8004bb8:	3338      	adds	r3, #56	@ 0x38
 8004bba:	681a      	ldr	r2, [r3, #0]
 8004bbc:	693b      	ldr	r3, [r7, #16]
 8004bbe:	18d1      	adds	r1, r2, r3
 8004bc0:	6878      	ldr	r0, [r7, #4]
 8004bc2:	69ba      	ldr	r2, [r7, #24]
 8004bc4:	4613      	mov	r3, r2
 8004bc6:	011b      	lsls	r3, r3, #4
 8004bc8:	1a9b      	subs	r3, r3, r2
 8004bca:	009b      	lsls	r3, r3, #2
 8004bcc:	4403      	add	r3, r0
 8004bce:	3338      	adds	r3, #56	@ 0x38
 8004bd0:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8004bd2:	69bb      	ldr	r3, [r7, #24]
 8004bd4:	015a      	lsls	r2, r3, #5
 8004bd6:	6a3b      	ldr	r3, [r7, #32]
 8004bd8:	4413      	add	r3, r2
 8004bda:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004bde:	691b      	ldr	r3, [r3, #16]
 8004be0:	0cdb      	lsrs	r3, r3, #19
 8004be2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004be6:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8004be8:	6879      	ldr	r1, [r7, #4]
 8004bea:	69ba      	ldr	r2, [r7, #24]
 8004bec:	4613      	mov	r3, r2
 8004bee:	011b      	lsls	r3, r3, #4
 8004bf0:	1a9b      	subs	r3, r3, r2
 8004bf2:	009b      	lsls	r3, r3, #2
 8004bf4:	440b      	add	r3, r1
 8004bf6:	3328      	adds	r3, #40	@ 0x28
 8004bf8:	881b      	ldrh	r3, [r3, #0]
 8004bfa:	461a      	mov	r2, r3
 8004bfc:	693b      	ldr	r3, [r7, #16]
 8004bfe:	4293      	cmp	r3, r2
 8004c00:	d13f      	bne.n	8004c82 <HCD_RXQLVL_IRQHandler+0x1b4>
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d03c      	beq.n	8004c82 <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 8004c08:	69bb      	ldr	r3, [r7, #24]
 8004c0a:	015a      	lsls	r2, r3, #5
 8004c0c:	6a3b      	ldr	r3, [r7, #32]
 8004c0e:	4413      	add	r3, r2
 8004c10:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004c18:	68bb      	ldr	r3, [r7, #8]
 8004c1a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004c1e:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004c20:	68bb      	ldr	r3, [r7, #8]
 8004c22:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004c26:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 8004c28:	69bb      	ldr	r3, [r7, #24]
 8004c2a:	015a      	lsls	r2, r3, #5
 8004c2c:	6a3b      	ldr	r3, [r7, #32]
 8004c2e:	4413      	add	r3, r2
 8004c30:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004c34:	461a      	mov	r2, r3
 8004c36:	68bb      	ldr	r3, [r7, #8]
 8004c38:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 8004c3a:	6879      	ldr	r1, [r7, #4]
 8004c3c:	69ba      	ldr	r2, [r7, #24]
 8004c3e:	4613      	mov	r3, r2
 8004c40:	011b      	lsls	r3, r3, #4
 8004c42:	1a9b      	subs	r3, r3, r2
 8004c44:	009b      	lsls	r3, r3, #2
 8004c46:	440b      	add	r3, r1
 8004c48:	333c      	adds	r3, #60	@ 0x3c
 8004c4a:	781b      	ldrb	r3, [r3, #0]
 8004c4c:	f083 0301 	eor.w	r3, r3, #1
 8004c50:	b2d8      	uxtb	r0, r3
 8004c52:	6879      	ldr	r1, [r7, #4]
 8004c54:	69ba      	ldr	r2, [r7, #24]
 8004c56:	4613      	mov	r3, r2
 8004c58:	011b      	lsls	r3, r3, #4
 8004c5a:	1a9b      	subs	r3, r3, r2
 8004c5c:	009b      	lsls	r3, r3, #2
 8004c5e:	440b      	add	r3, r1
 8004c60:	333c      	adds	r3, #60	@ 0x3c
 8004c62:	4602      	mov	r2, r0
 8004c64:	701a      	strb	r2, [r3, #0]
      break;
 8004c66:	e00c      	b.n	8004c82 <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 8004c68:	6879      	ldr	r1, [r7, #4]
 8004c6a:	69ba      	ldr	r2, [r7, #24]
 8004c6c:	4613      	mov	r3, r2
 8004c6e:	011b      	lsls	r3, r3, #4
 8004c70:	1a9b      	subs	r3, r3, r2
 8004c72:	009b      	lsls	r3, r3, #2
 8004c74:	440b      	add	r3, r1
 8004c76:	334c      	adds	r3, #76	@ 0x4c
 8004c78:	2204      	movs	r2, #4
 8004c7a:	701a      	strb	r2, [r3, #0]
      break;
 8004c7c:	e001      	b.n	8004c82 <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 8004c7e:	bf00      	nop
 8004c80:	e000      	b.n	8004c84 <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 8004c82:	bf00      	nop
  }
}
 8004c84:	bf00      	nop
 8004c86:	3728      	adds	r7, #40	@ 0x28
 8004c88:	46bd      	mov	sp, r7
 8004c8a:	bd80      	pop	{r7, pc}

08004c8c <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004c8c:	b580      	push	{r7, lr}
 8004c8e:	b086      	sub	sp, #24
 8004c90:	af00      	add	r7, sp, #0
 8004c92:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004c9a:	697b      	ldr	r3, [r7, #20]
 8004c9c:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8004c9e:	693b      	ldr	r3, [r7, #16]
 8004ca0:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8004ca8:	693b      	ldr	r3, [r7, #16]
 8004caa:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8004cb2:	68bb      	ldr	r3, [r7, #8]
 8004cb4:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8004cb8:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	f003 0302 	and.w	r3, r3, #2
 8004cc0:	2b02      	cmp	r3, #2
 8004cc2:	d10b      	bne.n	8004cdc <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	f003 0301 	and.w	r3, r3, #1
 8004cca:	2b01      	cmp	r3, #1
 8004ccc:	d102      	bne.n	8004cd4 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8004cce:	6878      	ldr	r0, [r7, #4]
 8004cd0:	f004 fde8 	bl	80098a4 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8004cd4:	68bb      	ldr	r3, [r7, #8]
 8004cd6:	f043 0302 	orr.w	r3, r3, #2
 8004cda:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	f003 0308 	and.w	r3, r3, #8
 8004ce2:	2b08      	cmp	r3, #8
 8004ce4:	d132      	bne.n	8004d4c <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8004ce6:	68bb      	ldr	r3, [r7, #8]
 8004ce8:	f043 0308 	orr.w	r3, r3, #8
 8004cec:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	f003 0304 	and.w	r3, r3, #4
 8004cf4:	2b04      	cmp	r3, #4
 8004cf6:	d126      	bne.n	8004d46 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	7a5b      	ldrb	r3, [r3, #9]
 8004cfc:	2b02      	cmp	r3, #2
 8004cfe:	d113      	bne.n	8004d28 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8004d06:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004d0a:	d106      	bne.n	8004d1a <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	2102      	movs	r1, #2
 8004d12:	4618      	mov	r0, r3
 8004d14:	f001 fe04 	bl	8006920 <USB_InitFSLSPClkSel>
 8004d18:	e011      	b.n	8004d3e <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	2101      	movs	r1, #1
 8004d20:	4618      	mov	r0, r3
 8004d22:	f001 fdfd 	bl	8006920 <USB_InitFSLSPClkSel>
 8004d26:	e00a      	b.n	8004d3e <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	79db      	ldrb	r3, [r3, #7]
 8004d2c:	2b01      	cmp	r3, #1
 8004d2e:	d106      	bne.n	8004d3e <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 8004d30:	693b      	ldr	r3, [r7, #16]
 8004d32:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004d36:	461a      	mov	r2, r3
 8004d38:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8004d3c:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8004d3e:	6878      	ldr	r0, [r7, #4]
 8004d40:	f004 fdda 	bl	80098f8 <HAL_HCD_PortEnabled_Callback>
 8004d44:	e002      	b.n	8004d4c <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8004d46:	6878      	ldr	r0, [r7, #4]
 8004d48:	f004 fde4 	bl	8009914 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	f003 0320 	and.w	r3, r3, #32
 8004d52:	2b20      	cmp	r3, #32
 8004d54:	d103      	bne.n	8004d5e <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8004d56:	68bb      	ldr	r3, [r7, #8]
 8004d58:	f043 0320 	orr.w	r3, r3, #32
 8004d5c:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8004d5e:	693b      	ldr	r3, [r7, #16]
 8004d60:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8004d64:	461a      	mov	r2, r3
 8004d66:	68bb      	ldr	r3, [r7, #8]
 8004d68:	6013      	str	r3, [r2, #0]
}
 8004d6a:	bf00      	nop
 8004d6c:	3718      	adds	r7, #24
 8004d6e:	46bd      	mov	sp, r7
 8004d70:	bd80      	pop	{r7, pc}
	...

08004d74 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8004d74:	b580      	push	{r7, lr}
 8004d76:	b088      	sub	sp, #32
 8004d78:	af00      	add	r7, sp, #0
 8004d7a:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d101      	bne.n	8004d86 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8004d82:	2301      	movs	r3, #1
 8004d84:	e128      	b.n	8004fd8 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004d8c:	b2db      	uxtb	r3, r3
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d109      	bne.n	8004da6 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	2200      	movs	r2, #0
 8004d96:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	4a90      	ldr	r2, [pc, #576]	@ (8004fe0 <HAL_I2S_Init+0x26c>)
 8004d9e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8004da0:	6878      	ldr	r0, [r7, #4]
 8004da2:	f7fc fe39 	bl	8001a18 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	2202      	movs	r2, #2
 8004daa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	69db      	ldr	r3, [r3, #28]
 8004db4:	687a      	ldr	r2, [r7, #4]
 8004db6:	6812      	ldr	r2, [r2, #0]
 8004db8:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8004dbc:	f023 030f 	bic.w	r3, r3, #15
 8004dc0:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	2202      	movs	r2, #2
 8004dc8:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	695b      	ldr	r3, [r3, #20]
 8004dce:	2b02      	cmp	r3, #2
 8004dd0:	d060      	beq.n	8004e94 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	68db      	ldr	r3, [r3, #12]
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d102      	bne.n	8004de0 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8004dda:	2310      	movs	r3, #16
 8004ddc:	617b      	str	r3, [r7, #20]
 8004dde:	e001      	b.n	8004de4 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8004de0:	2320      	movs	r3, #32
 8004de2:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	689b      	ldr	r3, [r3, #8]
 8004de8:	2b20      	cmp	r3, #32
 8004dea:	d802      	bhi.n	8004df2 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8004dec:	697b      	ldr	r3, [r7, #20]
 8004dee:	005b      	lsls	r3, r3, #1
 8004df0:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8004df2:	2001      	movs	r0, #1
 8004df4:	f001 f9a4 	bl	8006140 <HAL_RCCEx_GetPeriphCLKFreq>
 8004df8:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	691b      	ldr	r3, [r3, #16]
 8004dfe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004e02:	d125      	bne.n	8004e50 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	68db      	ldr	r3, [r3, #12]
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d010      	beq.n	8004e2e <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8004e0c:	697b      	ldr	r3, [r7, #20]
 8004e0e:	009b      	lsls	r3, r3, #2
 8004e10:	68fa      	ldr	r2, [r7, #12]
 8004e12:	fbb2 f2f3 	udiv	r2, r2, r3
 8004e16:	4613      	mov	r3, r2
 8004e18:	009b      	lsls	r3, r3, #2
 8004e1a:	4413      	add	r3, r2
 8004e1c:	005b      	lsls	r3, r3, #1
 8004e1e:	461a      	mov	r2, r3
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	695b      	ldr	r3, [r3, #20]
 8004e24:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e28:	3305      	adds	r3, #5
 8004e2a:	613b      	str	r3, [r7, #16]
 8004e2c:	e01f      	b.n	8004e6e <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8004e2e:	697b      	ldr	r3, [r7, #20]
 8004e30:	00db      	lsls	r3, r3, #3
 8004e32:	68fa      	ldr	r2, [r7, #12]
 8004e34:	fbb2 f2f3 	udiv	r2, r2, r3
 8004e38:	4613      	mov	r3, r2
 8004e3a:	009b      	lsls	r3, r3, #2
 8004e3c:	4413      	add	r3, r2
 8004e3e:	005b      	lsls	r3, r3, #1
 8004e40:	461a      	mov	r2, r3
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	695b      	ldr	r3, [r3, #20]
 8004e46:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e4a:	3305      	adds	r3, #5
 8004e4c:	613b      	str	r3, [r7, #16]
 8004e4e:	e00e      	b.n	8004e6e <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8004e50:	68fa      	ldr	r2, [r7, #12]
 8004e52:	697b      	ldr	r3, [r7, #20]
 8004e54:	fbb2 f2f3 	udiv	r2, r2, r3
 8004e58:	4613      	mov	r3, r2
 8004e5a:	009b      	lsls	r3, r3, #2
 8004e5c:	4413      	add	r3, r2
 8004e5e:	005b      	lsls	r3, r3, #1
 8004e60:	461a      	mov	r2, r3
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	695b      	ldr	r3, [r3, #20]
 8004e66:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e6a:	3305      	adds	r3, #5
 8004e6c:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8004e6e:	693b      	ldr	r3, [r7, #16]
 8004e70:	4a5c      	ldr	r2, [pc, #368]	@ (8004fe4 <HAL_I2S_Init+0x270>)
 8004e72:	fba2 2303 	umull	r2, r3, r2, r3
 8004e76:	08db      	lsrs	r3, r3, #3
 8004e78:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8004e7a:	693b      	ldr	r3, [r7, #16]
 8004e7c:	f003 0301 	and.w	r3, r3, #1
 8004e80:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8004e82:	693a      	ldr	r2, [r7, #16]
 8004e84:	69bb      	ldr	r3, [r7, #24]
 8004e86:	1ad3      	subs	r3, r2, r3
 8004e88:	085b      	lsrs	r3, r3, #1
 8004e8a:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8004e8c:	69bb      	ldr	r3, [r7, #24]
 8004e8e:	021b      	lsls	r3, r3, #8
 8004e90:	61bb      	str	r3, [r7, #24]
 8004e92:	e003      	b.n	8004e9c <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8004e94:	2302      	movs	r3, #2
 8004e96:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8004e98:	2300      	movs	r3, #0
 8004e9a:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8004e9c:	69fb      	ldr	r3, [r7, #28]
 8004e9e:	2b01      	cmp	r3, #1
 8004ea0:	d902      	bls.n	8004ea8 <HAL_I2S_Init+0x134>
 8004ea2:	69fb      	ldr	r3, [r7, #28]
 8004ea4:	2bff      	cmp	r3, #255	@ 0xff
 8004ea6:	d907      	bls.n	8004eb8 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004eac:	f043 0210 	orr.w	r2, r3, #16
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 8004eb4:	2301      	movs	r3, #1
 8004eb6:	e08f      	b.n	8004fd8 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	691a      	ldr	r2, [r3, #16]
 8004ebc:	69bb      	ldr	r3, [r7, #24]
 8004ebe:	ea42 0103 	orr.w	r1, r2, r3
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	69fa      	ldr	r2, [r7, #28]
 8004ec8:	430a      	orrs	r2, r1
 8004eca:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	69db      	ldr	r3, [r3, #28]
 8004ed2:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8004ed6:	f023 030f 	bic.w	r3, r3, #15
 8004eda:	687a      	ldr	r2, [r7, #4]
 8004edc:	6851      	ldr	r1, [r2, #4]
 8004ede:	687a      	ldr	r2, [r7, #4]
 8004ee0:	6892      	ldr	r2, [r2, #8]
 8004ee2:	4311      	orrs	r1, r2
 8004ee4:	687a      	ldr	r2, [r7, #4]
 8004ee6:	68d2      	ldr	r2, [r2, #12]
 8004ee8:	4311      	orrs	r1, r2
 8004eea:	687a      	ldr	r2, [r7, #4]
 8004eec:	6992      	ldr	r2, [r2, #24]
 8004eee:	430a      	orrs	r2, r1
 8004ef0:	431a      	orrs	r2, r3
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004efa:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	6a1b      	ldr	r3, [r3, #32]
 8004f00:	2b01      	cmp	r3, #1
 8004f02:	d161      	bne.n	8004fc8 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	4a38      	ldr	r2, [pc, #224]	@ (8004fe8 <HAL_I2S_Init+0x274>)
 8004f08:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	4a37      	ldr	r2, [pc, #220]	@ (8004fec <HAL_I2S_Init+0x278>)
 8004f10:	4293      	cmp	r3, r2
 8004f12:	d101      	bne.n	8004f18 <HAL_I2S_Init+0x1a4>
 8004f14:	4b36      	ldr	r3, [pc, #216]	@ (8004ff0 <HAL_I2S_Init+0x27c>)
 8004f16:	e001      	b.n	8004f1c <HAL_I2S_Init+0x1a8>
 8004f18:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004f1c:	69db      	ldr	r3, [r3, #28]
 8004f1e:	687a      	ldr	r2, [r7, #4]
 8004f20:	6812      	ldr	r2, [r2, #0]
 8004f22:	4932      	ldr	r1, [pc, #200]	@ (8004fec <HAL_I2S_Init+0x278>)
 8004f24:	428a      	cmp	r2, r1
 8004f26:	d101      	bne.n	8004f2c <HAL_I2S_Init+0x1b8>
 8004f28:	4a31      	ldr	r2, [pc, #196]	@ (8004ff0 <HAL_I2S_Init+0x27c>)
 8004f2a:	e001      	b.n	8004f30 <HAL_I2S_Init+0x1bc>
 8004f2c:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8004f30:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8004f34:	f023 030f 	bic.w	r3, r3, #15
 8004f38:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	4a2b      	ldr	r2, [pc, #172]	@ (8004fec <HAL_I2S_Init+0x278>)
 8004f40:	4293      	cmp	r3, r2
 8004f42:	d101      	bne.n	8004f48 <HAL_I2S_Init+0x1d4>
 8004f44:	4b2a      	ldr	r3, [pc, #168]	@ (8004ff0 <HAL_I2S_Init+0x27c>)
 8004f46:	e001      	b.n	8004f4c <HAL_I2S_Init+0x1d8>
 8004f48:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004f4c:	2202      	movs	r2, #2
 8004f4e:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	4a25      	ldr	r2, [pc, #148]	@ (8004fec <HAL_I2S_Init+0x278>)
 8004f56:	4293      	cmp	r3, r2
 8004f58:	d101      	bne.n	8004f5e <HAL_I2S_Init+0x1ea>
 8004f5a:	4b25      	ldr	r3, [pc, #148]	@ (8004ff0 <HAL_I2S_Init+0x27c>)
 8004f5c:	e001      	b.n	8004f62 <HAL_I2S_Init+0x1ee>
 8004f5e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004f62:	69db      	ldr	r3, [r3, #28]
 8004f64:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	685b      	ldr	r3, [r3, #4]
 8004f6a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004f6e:	d003      	beq.n	8004f78 <HAL_I2S_Init+0x204>
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	685b      	ldr	r3, [r3, #4]
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d103      	bne.n	8004f80 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8004f78:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004f7c:	613b      	str	r3, [r7, #16]
 8004f7e:	e001      	b.n	8004f84 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8004f80:	2300      	movs	r3, #0
 8004f82:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8004f84:	693b      	ldr	r3, [r7, #16]
 8004f86:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	689b      	ldr	r3, [r3, #8]
 8004f8c:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8004f8e:	4313      	orrs	r3, r2
 8004f90:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	68db      	ldr	r3, [r3, #12]
 8004f96:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8004f98:	4313      	orrs	r3, r2
 8004f9a:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	699b      	ldr	r3, [r3, #24]
 8004fa0:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8004fa2:	4313      	orrs	r3, r2
 8004fa4:	b29a      	uxth	r2, r3
 8004fa6:	897b      	ldrh	r3, [r7, #10]
 8004fa8:	4313      	orrs	r3, r2
 8004faa:	b29b      	uxth	r3, r3
 8004fac:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8004fb0:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	4a0d      	ldr	r2, [pc, #52]	@ (8004fec <HAL_I2S_Init+0x278>)
 8004fb8:	4293      	cmp	r3, r2
 8004fba:	d101      	bne.n	8004fc0 <HAL_I2S_Init+0x24c>
 8004fbc:	4b0c      	ldr	r3, [pc, #48]	@ (8004ff0 <HAL_I2S_Init+0x27c>)
 8004fbe:	e001      	b.n	8004fc4 <HAL_I2S_Init+0x250>
 8004fc0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8004fc4:	897a      	ldrh	r2, [r7, #10]
 8004fc6:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	2200      	movs	r2, #0
 8004fcc:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	2201      	movs	r2, #1
 8004fd2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 8004fd6:	2300      	movs	r3, #0
}
 8004fd8:	4618      	mov	r0, r3
 8004fda:	3720      	adds	r7, #32
 8004fdc:	46bd      	mov	sp, r7
 8004fde:	bd80      	pop	{r7, pc}
 8004fe0:	080050eb 	.word	0x080050eb
 8004fe4:	cccccccd 	.word	0xcccccccd
 8004fe8:	08005201 	.word	0x08005201
 8004fec:	40003800 	.word	0x40003800
 8004ff0:	40003400 	.word	0x40003400

08004ff4 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8004ff4:	b480      	push	{r7}
 8004ff6:	b083      	sub	sp, #12
 8004ff8:	af00      	add	r7, sp, #0
 8004ffa:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8004ffc:	bf00      	nop
 8004ffe:	370c      	adds	r7, #12
 8005000:	46bd      	mov	sp, r7
 8005002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005006:	4770      	bx	lr

08005008 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8005008:	b480      	push	{r7}
 800500a:	b083      	sub	sp, #12
 800500c:	af00      	add	r7, sp, #0
 800500e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8005010:	bf00      	nop
 8005012:	370c      	adds	r7, #12
 8005014:	46bd      	mov	sp, r7
 8005016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800501a:	4770      	bx	lr

0800501c <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 800501c:	b480      	push	{r7}
 800501e:	b083      	sub	sp, #12
 8005020:	af00      	add	r7, sp, #0
 8005022:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8005024:	bf00      	nop
 8005026:	370c      	adds	r7, #12
 8005028:	46bd      	mov	sp, r7
 800502a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800502e:	4770      	bx	lr

08005030 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8005030:	b580      	push	{r7, lr}
 8005032:	b082      	sub	sp, #8
 8005034:	af00      	add	r7, sp, #0
 8005036:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800503c:	881a      	ldrh	r2, [r3, #0]
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005048:	1c9a      	adds	r2, r3, #2
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005052:	b29b      	uxth	r3, r3
 8005054:	3b01      	subs	r3, #1
 8005056:	b29a      	uxth	r2, r3
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005060:	b29b      	uxth	r3, r3
 8005062:	2b00      	cmp	r3, #0
 8005064:	d10e      	bne.n	8005084 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	685a      	ldr	r2, [r3, #4]
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005074:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	2201      	movs	r2, #1
 800507a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 800507e:	6878      	ldr	r0, [r7, #4]
 8005080:	f7ff ffb8 	bl	8004ff4 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8005084:	bf00      	nop
 8005086:	3708      	adds	r7, #8
 8005088:	46bd      	mov	sp, r7
 800508a:	bd80      	pop	{r7, pc}

0800508c <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 800508c:	b580      	push	{r7, lr}
 800508e:	b082      	sub	sp, #8
 8005090:	af00      	add	r7, sp, #0
 8005092:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	68da      	ldr	r2, [r3, #12]
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800509e:	b292      	uxth	r2, r2
 80050a0:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050a6:	1c9a      	adds	r2, r3, #2
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80050b0:	b29b      	uxth	r3, r3
 80050b2:	3b01      	subs	r3, #1
 80050b4:	b29a      	uxth	r2, r3
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80050be:	b29b      	uxth	r3, r3
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d10e      	bne.n	80050e2 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	685a      	ldr	r2, [r3, #4]
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80050d2:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	2201      	movs	r2, #1
 80050d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 80050dc:	6878      	ldr	r0, [r7, #4]
 80050de:	f7ff ff93 	bl	8005008 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80050e2:	bf00      	nop
 80050e4:	3708      	adds	r7, #8
 80050e6:	46bd      	mov	sp, r7
 80050e8:	bd80      	pop	{r7, pc}

080050ea <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80050ea:	b580      	push	{r7, lr}
 80050ec:	b086      	sub	sp, #24
 80050ee:	af00      	add	r7, sp, #0
 80050f0:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	689b      	ldr	r3, [r3, #8]
 80050f8:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005100:	b2db      	uxtb	r3, r3
 8005102:	2b04      	cmp	r3, #4
 8005104:	d13a      	bne.n	800517c <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8005106:	697b      	ldr	r3, [r7, #20]
 8005108:	f003 0301 	and.w	r3, r3, #1
 800510c:	2b01      	cmp	r3, #1
 800510e:	d109      	bne.n	8005124 <I2S_IRQHandler+0x3a>
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	685b      	ldr	r3, [r3, #4]
 8005116:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800511a:	2b40      	cmp	r3, #64	@ 0x40
 800511c:	d102      	bne.n	8005124 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 800511e:	6878      	ldr	r0, [r7, #4]
 8005120:	f7ff ffb4 	bl	800508c <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8005124:	697b      	ldr	r3, [r7, #20]
 8005126:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800512a:	2b40      	cmp	r3, #64	@ 0x40
 800512c:	d126      	bne.n	800517c <I2S_IRQHandler+0x92>
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	685b      	ldr	r3, [r3, #4]
 8005134:	f003 0320 	and.w	r3, r3, #32
 8005138:	2b20      	cmp	r3, #32
 800513a:	d11f      	bne.n	800517c <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	685a      	ldr	r2, [r3, #4]
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800514a:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 800514c:	2300      	movs	r3, #0
 800514e:	613b      	str	r3, [r7, #16]
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	68db      	ldr	r3, [r3, #12]
 8005156:	613b      	str	r3, [r7, #16]
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	689b      	ldr	r3, [r3, #8]
 800515e:	613b      	str	r3, [r7, #16]
 8005160:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	2201      	movs	r2, #1
 8005166:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800516e:	f043 0202 	orr.w	r2, r3, #2
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005176:	6878      	ldr	r0, [r7, #4]
 8005178:	f7ff ff50 	bl	800501c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005182:	b2db      	uxtb	r3, r3
 8005184:	2b03      	cmp	r3, #3
 8005186:	d136      	bne.n	80051f6 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8005188:	697b      	ldr	r3, [r7, #20]
 800518a:	f003 0302 	and.w	r3, r3, #2
 800518e:	2b02      	cmp	r3, #2
 8005190:	d109      	bne.n	80051a6 <I2S_IRQHandler+0xbc>
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	685b      	ldr	r3, [r3, #4]
 8005198:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800519c:	2b80      	cmp	r3, #128	@ 0x80
 800519e:	d102      	bne.n	80051a6 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 80051a0:	6878      	ldr	r0, [r7, #4]
 80051a2:	f7ff ff45 	bl	8005030 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80051a6:	697b      	ldr	r3, [r7, #20]
 80051a8:	f003 0308 	and.w	r3, r3, #8
 80051ac:	2b08      	cmp	r3, #8
 80051ae:	d122      	bne.n	80051f6 <I2S_IRQHandler+0x10c>
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	685b      	ldr	r3, [r3, #4]
 80051b6:	f003 0320 	and.w	r3, r3, #32
 80051ba:	2b20      	cmp	r3, #32
 80051bc:	d11b      	bne.n	80051f6 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	685a      	ldr	r2, [r3, #4]
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80051cc:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80051ce:	2300      	movs	r3, #0
 80051d0:	60fb      	str	r3, [r7, #12]
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	689b      	ldr	r3, [r3, #8]
 80051d8:	60fb      	str	r3, [r7, #12]
 80051da:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	2201      	movs	r2, #1
 80051e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051e8:	f043 0204 	orr.w	r2, r3, #4
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80051f0:	6878      	ldr	r0, [r7, #4]
 80051f2:	f7ff ff13 	bl	800501c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80051f6:	bf00      	nop
 80051f8:	3718      	adds	r7, #24
 80051fa:	46bd      	mov	sp, r7
 80051fc:	bd80      	pop	{r7, pc}
	...

08005200 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8005200:	b580      	push	{r7, lr}
 8005202:	b088      	sub	sp, #32
 8005204:	af00      	add	r7, sp, #0
 8005206:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	689b      	ldr	r3, [r3, #8]
 800520e:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	4a92      	ldr	r2, [pc, #584]	@ (8005460 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005216:	4293      	cmp	r3, r2
 8005218:	d101      	bne.n	800521e <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 800521a:	4b92      	ldr	r3, [pc, #584]	@ (8005464 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800521c:	e001      	b.n	8005222 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 800521e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005222:	689b      	ldr	r3, [r3, #8]
 8005224:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	685b      	ldr	r3, [r3, #4]
 800522c:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	4a8b      	ldr	r2, [pc, #556]	@ (8005460 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005234:	4293      	cmp	r3, r2
 8005236:	d101      	bne.n	800523c <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8005238:	4b8a      	ldr	r3, [pc, #552]	@ (8005464 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800523a:	e001      	b.n	8005240 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 800523c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005240:	685b      	ldr	r3, [r3, #4]
 8005242:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	685b      	ldr	r3, [r3, #4]
 8005248:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800524c:	d004      	beq.n	8005258 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	685b      	ldr	r3, [r3, #4]
 8005252:	2b00      	cmp	r3, #0
 8005254:	f040 8099 	bne.w	800538a <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8005258:	69fb      	ldr	r3, [r7, #28]
 800525a:	f003 0302 	and.w	r3, r3, #2
 800525e:	2b02      	cmp	r3, #2
 8005260:	d107      	bne.n	8005272 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8005262:	697b      	ldr	r3, [r7, #20]
 8005264:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005268:	2b00      	cmp	r3, #0
 800526a:	d002      	beq.n	8005272 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 800526c:	6878      	ldr	r0, [r7, #4]
 800526e:	f000 f925 	bl	80054bc <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8005272:	69bb      	ldr	r3, [r7, #24]
 8005274:	f003 0301 	and.w	r3, r3, #1
 8005278:	2b01      	cmp	r3, #1
 800527a:	d107      	bne.n	800528c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 800527c:	693b      	ldr	r3, [r7, #16]
 800527e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005282:	2b00      	cmp	r3, #0
 8005284:	d002      	beq.n	800528c <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8005286:	6878      	ldr	r0, [r7, #4]
 8005288:	f000 f9c8 	bl	800561c <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 800528c:	69bb      	ldr	r3, [r7, #24]
 800528e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005292:	2b40      	cmp	r3, #64	@ 0x40
 8005294:	d13a      	bne.n	800530c <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8005296:	693b      	ldr	r3, [r7, #16]
 8005298:	f003 0320 	and.w	r3, r3, #32
 800529c:	2b00      	cmp	r3, #0
 800529e:	d035      	beq.n	800530c <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	4a6e      	ldr	r2, [pc, #440]	@ (8005460 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80052a6:	4293      	cmp	r3, r2
 80052a8:	d101      	bne.n	80052ae <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 80052aa:	4b6e      	ldr	r3, [pc, #440]	@ (8005464 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80052ac:	e001      	b.n	80052b2 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 80052ae:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80052b2:	685a      	ldr	r2, [r3, #4]
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	4969      	ldr	r1, [pc, #420]	@ (8005460 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80052ba:	428b      	cmp	r3, r1
 80052bc:	d101      	bne.n	80052c2 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 80052be:	4b69      	ldr	r3, [pc, #420]	@ (8005464 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80052c0:	e001      	b.n	80052c6 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 80052c2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80052c6:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80052ca:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	685a      	ldr	r2, [r3, #4]
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80052da:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80052dc:	2300      	movs	r3, #0
 80052de:	60fb      	str	r3, [r7, #12]
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	68db      	ldr	r3, [r3, #12]
 80052e6:	60fb      	str	r3, [r7, #12]
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	689b      	ldr	r3, [r3, #8]
 80052ee:	60fb      	str	r3, [r7, #12]
 80052f0:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	2201      	movs	r2, #1
 80052f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80052fe:	f043 0202 	orr.w	r2, r3, #2
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005306:	6878      	ldr	r0, [r7, #4]
 8005308:	f7ff fe88 	bl	800501c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800530c:	69fb      	ldr	r3, [r7, #28]
 800530e:	f003 0308 	and.w	r3, r3, #8
 8005312:	2b08      	cmp	r3, #8
 8005314:	f040 80c3 	bne.w	800549e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8005318:	697b      	ldr	r3, [r7, #20]
 800531a:	f003 0320 	and.w	r3, r3, #32
 800531e:	2b00      	cmp	r3, #0
 8005320:	f000 80bd 	beq.w	800549e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	685a      	ldr	r2, [r3, #4]
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005332:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	4a49      	ldr	r2, [pc, #292]	@ (8005460 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800533a:	4293      	cmp	r3, r2
 800533c:	d101      	bne.n	8005342 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 800533e:	4b49      	ldr	r3, [pc, #292]	@ (8005464 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005340:	e001      	b.n	8005346 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8005342:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005346:	685a      	ldr	r2, [r3, #4]
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	4944      	ldr	r1, [pc, #272]	@ (8005460 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800534e:	428b      	cmp	r3, r1
 8005350:	d101      	bne.n	8005356 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8005352:	4b44      	ldr	r3, [pc, #272]	@ (8005464 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005354:	e001      	b.n	800535a <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8005356:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800535a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800535e:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8005360:	2300      	movs	r3, #0
 8005362:	60bb      	str	r3, [r7, #8]
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	689b      	ldr	r3, [r3, #8]
 800536a:	60bb      	str	r3, [r7, #8]
 800536c:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	2201      	movs	r2, #1
 8005372:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800537a:	f043 0204 	orr.w	r2, r3, #4
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005382:	6878      	ldr	r0, [r7, #4]
 8005384:	f7ff fe4a 	bl	800501c <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8005388:	e089      	b.n	800549e <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 800538a:	69bb      	ldr	r3, [r7, #24]
 800538c:	f003 0302 	and.w	r3, r3, #2
 8005390:	2b02      	cmp	r3, #2
 8005392:	d107      	bne.n	80053a4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8005394:	693b      	ldr	r3, [r7, #16]
 8005396:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800539a:	2b00      	cmp	r3, #0
 800539c:	d002      	beq.n	80053a4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 800539e:	6878      	ldr	r0, [r7, #4]
 80053a0:	f000 f8be 	bl	8005520 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 80053a4:	69fb      	ldr	r3, [r7, #28]
 80053a6:	f003 0301 	and.w	r3, r3, #1
 80053aa:	2b01      	cmp	r3, #1
 80053ac:	d107      	bne.n	80053be <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 80053ae:	697b      	ldr	r3, [r7, #20]
 80053b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d002      	beq.n	80053be <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 80053b8:	6878      	ldr	r0, [r7, #4]
 80053ba:	f000 f8fd 	bl	80055b8 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80053be:	69fb      	ldr	r3, [r7, #28]
 80053c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053c4:	2b40      	cmp	r3, #64	@ 0x40
 80053c6:	d12f      	bne.n	8005428 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 80053c8:	697b      	ldr	r3, [r7, #20]
 80053ca:	f003 0320 	and.w	r3, r3, #32
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d02a      	beq.n	8005428 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	685a      	ldr	r2, [r3, #4]
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80053e0:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	4a1e      	ldr	r2, [pc, #120]	@ (8005460 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80053e8:	4293      	cmp	r3, r2
 80053ea:	d101      	bne.n	80053f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 80053ec:	4b1d      	ldr	r3, [pc, #116]	@ (8005464 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80053ee:	e001      	b.n	80053f4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 80053f0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80053f4:	685a      	ldr	r2, [r3, #4]
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	4919      	ldr	r1, [pc, #100]	@ (8005460 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80053fc:	428b      	cmp	r3, r1
 80053fe:	d101      	bne.n	8005404 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8005400:	4b18      	ldr	r3, [pc, #96]	@ (8005464 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005402:	e001      	b.n	8005408 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8005404:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005408:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800540c:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	2201      	movs	r2, #1
 8005412:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800541a:	f043 0202 	orr.w	r2, r3, #2
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005422:	6878      	ldr	r0, [r7, #4]
 8005424:	f7ff fdfa 	bl	800501c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8005428:	69bb      	ldr	r3, [r7, #24]
 800542a:	f003 0308 	and.w	r3, r3, #8
 800542e:	2b08      	cmp	r3, #8
 8005430:	d136      	bne.n	80054a0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8005432:	693b      	ldr	r3, [r7, #16]
 8005434:	f003 0320 	and.w	r3, r3, #32
 8005438:	2b00      	cmp	r3, #0
 800543a:	d031      	beq.n	80054a0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	4a07      	ldr	r2, [pc, #28]	@ (8005460 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005442:	4293      	cmp	r3, r2
 8005444:	d101      	bne.n	800544a <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8005446:	4b07      	ldr	r3, [pc, #28]	@ (8005464 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8005448:	e001      	b.n	800544e <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 800544a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800544e:	685a      	ldr	r2, [r3, #4]
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	4902      	ldr	r1, [pc, #8]	@ (8005460 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8005456:	428b      	cmp	r3, r1
 8005458:	d106      	bne.n	8005468 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 800545a:	4b02      	ldr	r3, [pc, #8]	@ (8005464 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800545c:	e006      	b.n	800546c <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 800545e:	bf00      	nop
 8005460:	40003800 	.word	0x40003800
 8005464:	40003400 	.word	0x40003400
 8005468:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800546c:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8005470:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	685a      	ldr	r2, [r3, #4]
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005480:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	2201      	movs	r2, #1
 8005486:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800548e:	f043 0204 	orr.w	r2, r3, #4
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005496:	6878      	ldr	r0, [r7, #4]
 8005498:	f7ff fdc0 	bl	800501c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800549c:	e000      	b.n	80054a0 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800549e:	bf00      	nop
}
 80054a0:	bf00      	nop
 80054a2:	3720      	adds	r7, #32
 80054a4:	46bd      	mov	sp, r7
 80054a6:	bd80      	pop	{r7, pc}

080054a8 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 80054a8:	b480      	push	{r7}
 80054aa:	b083      	sub	sp, #12
 80054ac:	af00      	add	r7, sp, #0
 80054ae:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 80054b0:	bf00      	nop
 80054b2:	370c      	adds	r7, #12
 80054b4:	46bd      	mov	sp, r7
 80054b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ba:	4770      	bx	lr

080054bc <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80054bc:	b580      	push	{r7, lr}
 80054be:	b082      	sub	sp, #8
 80054c0:	af00      	add	r7, sp, #0
 80054c2:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054c8:	1c99      	adds	r1, r3, #2
 80054ca:	687a      	ldr	r2, [r7, #4]
 80054cc:	6251      	str	r1, [r2, #36]	@ 0x24
 80054ce:	881a      	ldrh	r2, [r3, #0]
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80054da:	b29b      	uxth	r3, r3
 80054dc:	3b01      	subs	r3, #1
 80054de:	b29a      	uxth	r2, r3
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80054e8:	b29b      	uxth	r3, r3
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d113      	bne.n	8005516 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	685a      	ldr	r2, [r3, #4]
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80054fc:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005502:	b29b      	uxth	r3, r3
 8005504:	2b00      	cmp	r3, #0
 8005506:	d106      	bne.n	8005516 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	2201      	movs	r2, #1
 800550c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8005510:	6878      	ldr	r0, [r7, #4]
 8005512:	f7ff ffc9 	bl	80054a8 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005516:	bf00      	nop
 8005518:	3708      	adds	r7, #8
 800551a:	46bd      	mov	sp, r7
 800551c:	bd80      	pop	{r7, pc}
	...

08005520 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8005520:	b580      	push	{r7, lr}
 8005522:	b082      	sub	sp, #8
 8005524:	af00      	add	r7, sp, #0
 8005526:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800552c:	1c99      	adds	r1, r3, #2
 800552e:	687a      	ldr	r2, [r7, #4]
 8005530:	6251      	str	r1, [r2, #36]	@ 0x24
 8005532:	8819      	ldrh	r1, [r3, #0]
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	4a1d      	ldr	r2, [pc, #116]	@ (80055b0 <I2SEx_TxISR_I2SExt+0x90>)
 800553a:	4293      	cmp	r3, r2
 800553c:	d101      	bne.n	8005542 <I2SEx_TxISR_I2SExt+0x22>
 800553e:	4b1d      	ldr	r3, [pc, #116]	@ (80055b4 <I2SEx_TxISR_I2SExt+0x94>)
 8005540:	e001      	b.n	8005546 <I2SEx_TxISR_I2SExt+0x26>
 8005542:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005546:	460a      	mov	r2, r1
 8005548:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800554e:	b29b      	uxth	r3, r3
 8005550:	3b01      	subs	r3, #1
 8005552:	b29a      	uxth	r2, r3
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800555c:	b29b      	uxth	r3, r3
 800555e:	2b00      	cmp	r3, #0
 8005560:	d121      	bne.n	80055a6 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	4a12      	ldr	r2, [pc, #72]	@ (80055b0 <I2SEx_TxISR_I2SExt+0x90>)
 8005568:	4293      	cmp	r3, r2
 800556a:	d101      	bne.n	8005570 <I2SEx_TxISR_I2SExt+0x50>
 800556c:	4b11      	ldr	r3, [pc, #68]	@ (80055b4 <I2SEx_TxISR_I2SExt+0x94>)
 800556e:	e001      	b.n	8005574 <I2SEx_TxISR_I2SExt+0x54>
 8005570:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005574:	685a      	ldr	r2, [r3, #4]
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	490d      	ldr	r1, [pc, #52]	@ (80055b0 <I2SEx_TxISR_I2SExt+0x90>)
 800557c:	428b      	cmp	r3, r1
 800557e:	d101      	bne.n	8005584 <I2SEx_TxISR_I2SExt+0x64>
 8005580:	4b0c      	ldr	r3, [pc, #48]	@ (80055b4 <I2SEx_TxISR_I2SExt+0x94>)
 8005582:	e001      	b.n	8005588 <I2SEx_TxISR_I2SExt+0x68>
 8005584:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005588:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 800558c:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005592:	b29b      	uxth	r3, r3
 8005594:	2b00      	cmp	r3, #0
 8005596:	d106      	bne.n	80055a6 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	2201      	movs	r2, #1
 800559c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80055a0:	6878      	ldr	r0, [r7, #4]
 80055a2:	f7ff ff81 	bl	80054a8 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80055a6:	bf00      	nop
 80055a8:	3708      	adds	r7, #8
 80055aa:	46bd      	mov	sp, r7
 80055ac:	bd80      	pop	{r7, pc}
 80055ae:	bf00      	nop
 80055b0:	40003800 	.word	0x40003800
 80055b4:	40003400 	.word	0x40003400

080055b8 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80055b8:	b580      	push	{r7, lr}
 80055ba:	b082      	sub	sp, #8
 80055bc:	af00      	add	r7, sp, #0
 80055be:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	68d8      	ldr	r0, [r3, #12]
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055ca:	1c99      	adds	r1, r3, #2
 80055cc:	687a      	ldr	r2, [r7, #4]
 80055ce:	62d1      	str	r1, [r2, #44]	@ 0x2c
 80055d0:	b282      	uxth	r2, r0
 80055d2:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80055d8:	b29b      	uxth	r3, r3
 80055da:	3b01      	subs	r3, #1
 80055dc:	b29a      	uxth	r2, r3
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80055e6:	b29b      	uxth	r3, r3
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d113      	bne.n	8005614 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	685a      	ldr	r2, [r3, #4]
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 80055fa:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005600:	b29b      	uxth	r3, r3
 8005602:	2b00      	cmp	r3, #0
 8005604:	d106      	bne.n	8005614 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	2201      	movs	r2, #1
 800560a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800560e:	6878      	ldr	r0, [r7, #4]
 8005610:	f7ff ff4a 	bl	80054a8 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005614:	bf00      	nop
 8005616:	3708      	adds	r7, #8
 8005618:	46bd      	mov	sp, r7
 800561a:	bd80      	pop	{r7, pc}

0800561c <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 800561c:	b580      	push	{r7, lr}
 800561e:	b082      	sub	sp, #8
 8005620:	af00      	add	r7, sp, #0
 8005622:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	4a20      	ldr	r2, [pc, #128]	@ (80056ac <I2SEx_RxISR_I2SExt+0x90>)
 800562a:	4293      	cmp	r3, r2
 800562c:	d101      	bne.n	8005632 <I2SEx_RxISR_I2SExt+0x16>
 800562e:	4b20      	ldr	r3, [pc, #128]	@ (80056b0 <I2SEx_RxISR_I2SExt+0x94>)
 8005630:	e001      	b.n	8005636 <I2SEx_RxISR_I2SExt+0x1a>
 8005632:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005636:	68d8      	ldr	r0, [r3, #12]
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800563c:	1c99      	adds	r1, r3, #2
 800563e:	687a      	ldr	r2, [r7, #4]
 8005640:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8005642:	b282      	uxth	r2, r0
 8005644:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800564a:	b29b      	uxth	r3, r3
 800564c:	3b01      	subs	r3, #1
 800564e:	b29a      	uxth	r2, r3
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005658:	b29b      	uxth	r3, r3
 800565a:	2b00      	cmp	r3, #0
 800565c:	d121      	bne.n	80056a2 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	4a12      	ldr	r2, [pc, #72]	@ (80056ac <I2SEx_RxISR_I2SExt+0x90>)
 8005664:	4293      	cmp	r3, r2
 8005666:	d101      	bne.n	800566c <I2SEx_RxISR_I2SExt+0x50>
 8005668:	4b11      	ldr	r3, [pc, #68]	@ (80056b0 <I2SEx_RxISR_I2SExt+0x94>)
 800566a:	e001      	b.n	8005670 <I2SEx_RxISR_I2SExt+0x54>
 800566c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005670:	685a      	ldr	r2, [r3, #4]
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	490d      	ldr	r1, [pc, #52]	@ (80056ac <I2SEx_RxISR_I2SExt+0x90>)
 8005678:	428b      	cmp	r3, r1
 800567a:	d101      	bne.n	8005680 <I2SEx_RxISR_I2SExt+0x64>
 800567c:	4b0c      	ldr	r3, [pc, #48]	@ (80056b0 <I2SEx_RxISR_I2SExt+0x94>)
 800567e:	e001      	b.n	8005684 <I2SEx_RxISR_I2SExt+0x68>
 8005680:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8005684:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8005688:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800568e:	b29b      	uxth	r3, r3
 8005690:	2b00      	cmp	r3, #0
 8005692:	d106      	bne.n	80056a2 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	2201      	movs	r2, #1
 8005698:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800569c:	6878      	ldr	r0, [r7, #4]
 800569e:	f7ff ff03 	bl	80054a8 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80056a2:	bf00      	nop
 80056a4:	3708      	adds	r7, #8
 80056a6:	46bd      	mov	sp, r7
 80056a8:	bd80      	pop	{r7, pc}
 80056aa:	bf00      	nop
 80056ac:	40003800 	.word	0x40003800
 80056b0:	40003400 	.word	0x40003400

080056b4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80056b4:	b580      	push	{r7, lr}
 80056b6:	b086      	sub	sp, #24
 80056b8:	af00      	add	r7, sp, #0
 80056ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d101      	bne.n	80056c6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80056c2:	2301      	movs	r3, #1
 80056c4:	e267      	b.n	8005b96 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	f003 0301 	and.w	r3, r3, #1
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d075      	beq.n	80057be <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80056d2:	4b88      	ldr	r3, [pc, #544]	@ (80058f4 <HAL_RCC_OscConfig+0x240>)
 80056d4:	689b      	ldr	r3, [r3, #8]
 80056d6:	f003 030c 	and.w	r3, r3, #12
 80056da:	2b04      	cmp	r3, #4
 80056dc:	d00c      	beq.n	80056f8 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80056de:	4b85      	ldr	r3, [pc, #532]	@ (80058f4 <HAL_RCC_OscConfig+0x240>)
 80056e0:	689b      	ldr	r3, [r3, #8]
 80056e2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80056e6:	2b08      	cmp	r3, #8
 80056e8:	d112      	bne.n	8005710 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80056ea:	4b82      	ldr	r3, [pc, #520]	@ (80058f4 <HAL_RCC_OscConfig+0x240>)
 80056ec:	685b      	ldr	r3, [r3, #4]
 80056ee:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80056f2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80056f6:	d10b      	bne.n	8005710 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80056f8:	4b7e      	ldr	r3, [pc, #504]	@ (80058f4 <HAL_RCC_OscConfig+0x240>)
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005700:	2b00      	cmp	r3, #0
 8005702:	d05b      	beq.n	80057bc <HAL_RCC_OscConfig+0x108>
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	685b      	ldr	r3, [r3, #4]
 8005708:	2b00      	cmp	r3, #0
 800570a:	d157      	bne.n	80057bc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800570c:	2301      	movs	r3, #1
 800570e:	e242      	b.n	8005b96 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	685b      	ldr	r3, [r3, #4]
 8005714:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005718:	d106      	bne.n	8005728 <HAL_RCC_OscConfig+0x74>
 800571a:	4b76      	ldr	r3, [pc, #472]	@ (80058f4 <HAL_RCC_OscConfig+0x240>)
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	4a75      	ldr	r2, [pc, #468]	@ (80058f4 <HAL_RCC_OscConfig+0x240>)
 8005720:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005724:	6013      	str	r3, [r2, #0]
 8005726:	e01d      	b.n	8005764 <HAL_RCC_OscConfig+0xb0>
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	685b      	ldr	r3, [r3, #4]
 800572c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005730:	d10c      	bne.n	800574c <HAL_RCC_OscConfig+0x98>
 8005732:	4b70      	ldr	r3, [pc, #448]	@ (80058f4 <HAL_RCC_OscConfig+0x240>)
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	4a6f      	ldr	r2, [pc, #444]	@ (80058f4 <HAL_RCC_OscConfig+0x240>)
 8005738:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800573c:	6013      	str	r3, [r2, #0]
 800573e:	4b6d      	ldr	r3, [pc, #436]	@ (80058f4 <HAL_RCC_OscConfig+0x240>)
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	4a6c      	ldr	r2, [pc, #432]	@ (80058f4 <HAL_RCC_OscConfig+0x240>)
 8005744:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005748:	6013      	str	r3, [r2, #0]
 800574a:	e00b      	b.n	8005764 <HAL_RCC_OscConfig+0xb0>
 800574c:	4b69      	ldr	r3, [pc, #420]	@ (80058f4 <HAL_RCC_OscConfig+0x240>)
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	4a68      	ldr	r2, [pc, #416]	@ (80058f4 <HAL_RCC_OscConfig+0x240>)
 8005752:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005756:	6013      	str	r3, [r2, #0]
 8005758:	4b66      	ldr	r3, [pc, #408]	@ (80058f4 <HAL_RCC_OscConfig+0x240>)
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	4a65      	ldr	r2, [pc, #404]	@ (80058f4 <HAL_RCC_OscConfig+0x240>)
 800575e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005762:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	685b      	ldr	r3, [r3, #4]
 8005768:	2b00      	cmp	r3, #0
 800576a:	d013      	beq.n	8005794 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800576c:	f7fc fb2e 	bl	8001dcc <HAL_GetTick>
 8005770:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005772:	e008      	b.n	8005786 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005774:	f7fc fb2a 	bl	8001dcc <HAL_GetTick>
 8005778:	4602      	mov	r2, r0
 800577a:	693b      	ldr	r3, [r7, #16]
 800577c:	1ad3      	subs	r3, r2, r3
 800577e:	2b64      	cmp	r3, #100	@ 0x64
 8005780:	d901      	bls.n	8005786 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005782:	2303      	movs	r3, #3
 8005784:	e207      	b.n	8005b96 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005786:	4b5b      	ldr	r3, [pc, #364]	@ (80058f4 <HAL_RCC_OscConfig+0x240>)
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800578e:	2b00      	cmp	r3, #0
 8005790:	d0f0      	beq.n	8005774 <HAL_RCC_OscConfig+0xc0>
 8005792:	e014      	b.n	80057be <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005794:	f7fc fb1a 	bl	8001dcc <HAL_GetTick>
 8005798:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800579a:	e008      	b.n	80057ae <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800579c:	f7fc fb16 	bl	8001dcc <HAL_GetTick>
 80057a0:	4602      	mov	r2, r0
 80057a2:	693b      	ldr	r3, [r7, #16]
 80057a4:	1ad3      	subs	r3, r2, r3
 80057a6:	2b64      	cmp	r3, #100	@ 0x64
 80057a8:	d901      	bls.n	80057ae <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80057aa:	2303      	movs	r3, #3
 80057ac:	e1f3      	b.n	8005b96 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80057ae:	4b51      	ldr	r3, [pc, #324]	@ (80058f4 <HAL_RCC_OscConfig+0x240>)
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d1f0      	bne.n	800579c <HAL_RCC_OscConfig+0xe8>
 80057ba:	e000      	b.n	80057be <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80057bc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	f003 0302 	and.w	r3, r3, #2
 80057c6:	2b00      	cmp	r3, #0
 80057c8:	d063      	beq.n	8005892 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80057ca:	4b4a      	ldr	r3, [pc, #296]	@ (80058f4 <HAL_RCC_OscConfig+0x240>)
 80057cc:	689b      	ldr	r3, [r3, #8]
 80057ce:	f003 030c 	and.w	r3, r3, #12
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d00b      	beq.n	80057ee <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80057d6:	4b47      	ldr	r3, [pc, #284]	@ (80058f4 <HAL_RCC_OscConfig+0x240>)
 80057d8:	689b      	ldr	r3, [r3, #8]
 80057da:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80057de:	2b08      	cmp	r3, #8
 80057e0:	d11c      	bne.n	800581c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80057e2:	4b44      	ldr	r3, [pc, #272]	@ (80058f4 <HAL_RCC_OscConfig+0x240>)
 80057e4:	685b      	ldr	r3, [r3, #4]
 80057e6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d116      	bne.n	800581c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80057ee:	4b41      	ldr	r3, [pc, #260]	@ (80058f4 <HAL_RCC_OscConfig+0x240>)
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	f003 0302 	and.w	r3, r3, #2
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d005      	beq.n	8005806 <HAL_RCC_OscConfig+0x152>
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	68db      	ldr	r3, [r3, #12]
 80057fe:	2b01      	cmp	r3, #1
 8005800:	d001      	beq.n	8005806 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005802:	2301      	movs	r3, #1
 8005804:	e1c7      	b.n	8005b96 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005806:	4b3b      	ldr	r3, [pc, #236]	@ (80058f4 <HAL_RCC_OscConfig+0x240>)
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	691b      	ldr	r3, [r3, #16]
 8005812:	00db      	lsls	r3, r3, #3
 8005814:	4937      	ldr	r1, [pc, #220]	@ (80058f4 <HAL_RCC_OscConfig+0x240>)
 8005816:	4313      	orrs	r3, r2
 8005818:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800581a:	e03a      	b.n	8005892 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	68db      	ldr	r3, [r3, #12]
 8005820:	2b00      	cmp	r3, #0
 8005822:	d020      	beq.n	8005866 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005824:	4b34      	ldr	r3, [pc, #208]	@ (80058f8 <HAL_RCC_OscConfig+0x244>)
 8005826:	2201      	movs	r2, #1
 8005828:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800582a:	f7fc facf 	bl	8001dcc <HAL_GetTick>
 800582e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005830:	e008      	b.n	8005844 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005832:	f7fc facb 	bl	8001dcc <HAL_GetTick>
 8005836:	4602      	mov	r2, r0
 8005838:	693b      	ldr	r3, [r7, #16]
 800583a:	1ad3      	subs	r3, r2, r3
 800583c:	2b02      	cmp	r3, #2
 800583e:	d901      	bls.n	8005844 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005840:	2303      	movs	r3, #3
 8005842:	e1a8      	b.n	8005b96 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005844:	4b2b      	ldr	r3, [pc, #172]	@ (80058f4 <HAL_RCC_OscConfig+0x240>)
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	f003 0302 	and.w	r3, r3, #2
 800584c:	2b00      	cmp	r3, #0
 800584e:	d0f0      	beq.n	8005832 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005850:	4b28      	ldr	r3, [pc, #160]	@ (80058f4 <HAL_RCC_OscConfig+0x240>)
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	691b      	ldr	r3, [r3, #16]
 800585c:	00db      	lsls	r3, r3, #3
 800585e:	4925      	ldr	r1, [pc, #148]	@ (80058f4 <HAL_RCC_OscConfig+0x240>)
 8005860:	4313      	orrs	r3, r2
 8005862:	600b      	str	r3, [r1, #0]
 8005864:	e015      	b.n	8005892 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005866:	4b24      	ldr	r3, [pc, #144]	@ (80058f8 <HAL_RCC_OscConfig+0x244>)
 8005868:	2200      	movs	r2, #0
 800586a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800586c:	f7fc faae 	bl	8001dcc <HAL_GetTick>
 8005870:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005872:	e008      	b.n	8005886 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005874:	f7fc faaa 	bl	8001dcc <HAL_GetTick>
 8005878:	4602      	mov	r2, r0
 800587a:	693b      	ldr	r3, [r7, #16]
 800587c:	1ad3      	subs	r3, r2, r3
 800587e:	2b02      	cmp	r3, #2
 8005880:	d901      	bls.n	8005886 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005882:	2303      	movs	r3, #3
 8005884:	e187      	b.n	8005b96 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005886:	4b1b      	ldr	r3, [pc, #108]	@ (80058f4 <HAL_RCC_OscConfig+0x240>)
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	f003 0302 	and.w	r3, r3, #2
 800588e:	2b00      	cmp	r3, #0
 8005890:	d1f0      	bne.n	8005874 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	f003 0308 	and.w	r3, r3, #8
 800589a:	2b00      	cmp	r3, #0
 800589c:	d036      	beq.n	800590c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	695b      	ldr	r3, [r3, #20]
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d016      	beq.n	80058d4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80058a6:	4b15      	ldr	r3, [pc, #84]	@ (80058fc <HAL_RCC_OscConfig+0x248>)
 80058a8:	2201      	movs	r2, #1
 80058aa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80058ac:	f7fc fa8e 	bl	8001dcc <HAL_GetTick>
 80058b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80058b2:	e008      	b.n	80058c6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80058b4:	f7fc fa8a 	bl	8001dcc <HAL_GetTick>
 80058b8:	4602      	mov	r2, r0
 80058ba:	693b      	ldr	r3, [r7, #16]
 80058bc:	1ad3      	subs	r3, r2, r3
 80058be:	2b02      	cmp	r3, #2
 80058c0:	d901      	bls.n	80058c6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80058c2:	2303      	movs	r3, #3
 80058c4:	e167      	b.n	8005b96 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80058c6:	4b0b      	ldr	r3, [pc, #44]	@ (80058f4 <HAL_RCC_OscConfig+0x240>)
 80058c8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80058ca:	f003 0302 	and.w	r3, r3, #2
 80058ce:	2b00      	cmp	r3, #0
 80058d0:	d0f0      	beq.n	80058b4 <HAL_RCC_OscConfig+0x200>
 80058d2:	e01b      	b.n	800590c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80058d4:	4b09      	ldr	r3, [pc, #36]	@ (80058fc <HAL_RCC_OscConfig+0x248>)
 80058d6:	2200      	movs	r2, #0
 80058d8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80058da:	f7fc fa77 	bl	8001dcc <HAL_GetTick>
 80058de:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80058e0:	e00e      	b.n	8005900 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80058e2:	f7fc fa73 	bl	8001dcc <HAL_GetTick>
 80058e6:	4602      	mov	r2, r0
 80058e8:	693b      	ldr	r3, [r7, #16]
 80058ea:	1ad3      	subs	r3, r2, r3
 80058ec:	2b02      	cmp	r3, #2
 80058ee:	d907      	bls.n	8005900 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80058f0:	2303      	movs	r3, #3
 80058f2:	e150      	b.n	8005b96 <HAL_RCC_OscConfig+0x4e2>
 80058f4:	40023800 	.word	0x40023800
 80058f8:	42470000 	.word	0x42470000
 80058fc:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005900:	4b88      	ldr	r3, [pc, #544]	@ (8005b24 <HAL_RCC_OscConfig+0x470>)
 8005902:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005904:	f003 0302 	and.w	r3, r3, #2
 8005908:	2b00      	cmp	r3, #0
 800590a:	d1ea      	bne.n	80058e2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	f003 0304 	and.w	r3, r3, #4
 8005914:	2b00      	cmp	r3, #0
 8005916:	f000 8097 	beq.w	8005a48 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800591a:	2300      	movs	r3, #0
 800591c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800591e:	4b81      	ldr	r3, [pc, #516]	@ (8005b24 <HAL_RCC_OscConfig+0x470>)
 8005920:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005922:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005926:	2b00      	cmp	r3, #0
 8005928:	d10f      	bne.n	800594a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800592a:	2300      	movs	r3, #0
 800592c:	60bb      	str	r3, [r7, #8]
 800592e:	4b7d      	ldr	r3, [pc, #500]	@ (8005b24 <HAL_RCC_OscConfig+0x470>)
 8005930:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005932:	4a7c      	ldr	r2, [pc, #496]	@ (8005b24 <HAL_RCC_OscConfig+0x470>)
 8005934:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005938:	6413      	str	r3, [r2, #64]	@ 0x40
 800593a:	4b7a      	ldr	r3, [pc, #488]	@ (8005b24 <HAL_RCC_OscConfig+0x470>)
 800593c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800593e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005942:	60bb      	str	r3, [r7, #8]
 8005944:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005946:	2301      	movs	r3, #1
 8005948:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800594a:	4b77      	ldr	r3, [pc, #476]	@ (8005b28 <HAL_RCC_OscConfig+0x474>)
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005952:	2b00      	cmp	r3, #0
 8005954:	d118      	bne.n	8005988 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005956:	4b74      	ldr	r3, [pc, #464]	@ (8005b28 <HAL_RCC_OscConfig+0x474>)
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	4a73      	ldr	r2, [pc, #460]	@ (8005b28 <HAL_RCC_OscConfig+0x474>)
 800595c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005960:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005962:	f7fc fa33 	bl	8001dcc <HAL_GetTick>
 8005966:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005968:	e008      	b.n	800597c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800596a:	f7fc fa2f 	bl	8001dcc <HAL_GetTick>
 800596e:	4602      	mov	r2, r0
 8005970:	693b      	ldr	r3, [r7, #16]
 8005972:	1ad3      	subs	r3, r2, r3
 8005974:	2b02      	cmp	r3, #2
 8005976:	d901      	bls.n	800597c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005978:	2303      	movs	r3, #3
 800597a:	e10c      	b.n	8005b96 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800597c:	4b6a      	ldr	r3, [pc, #424]	@ (8005b28 <HAL_RCC_OscConfig+0x474>)
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005984:	2b00      	cmp	r3, #0
 8005986:	d0f0      	beq.n	800596a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	689b      	ldr	r3, [r3, #8]
 800598c:	2b01      	cmp	r3, #1
 800598e:	d106      	bne.n	800599e <HAL_RCC_OscConfig+0x2ea>
 8005990:	4b64      	ldr	r3, [pc, #400]	@ (8005b24 <HAL_RCC_OscConfig+0x470>)
 8005992:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005994:	4a63      	ldr	r2, [pc, #396]	@ (8005b24 <HAL_RCC_OscConfig+0x470>)
 8005996:	f043 0301 	orr.w	r3, r3, #1
 800599a:	6713      	str	r3, [r2, #112]	@ 0x70
 800599c:	e01c      	b.n	80059d8 <HAL_RCC_OscConfig+0x324>
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	689b      	ldr	r3, [r3, #8]
 80059a2:	2b05      	cmp	r3, #5
 80059a4:	d10c      	bne.n	80059c0 <HAL_RCC_OscConfig+0x30c>
 80059a6:	4b5f      	ldr	r3, [pc, #380]	@ (8005b24 <HAL_RCC_OscConfig+0x470>)
 80059a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059aa:	4a5e      	ldr	r2, [pc, #376]	@ (8005b24 <HAL_RCC_OscConfig+0x470>)
 80059ac:	f043 0304 	orr.w	r3, r3, #4
 80059b0:	6713      	str	r3, [r2, #112]	@ 0x70
 80059b2:	4b5c      	ldr	r3, [pc, #368]	@ (8005b24 <HAL_RCC_OscConfig+0x470>)
 80059b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059b6:	4a5b      	ldr	r2, [pc, #364]	@ (8005b24 <HAL_RCC_OscConfig+0x470>)
 80059b8:	f043 0301 	orr.w	r3, r3, #1
 80059bc:	6713      	str	r3, [r2, #112]	@ 0x70
 80059be:	e00b      	b.n	80059d8 <HAL_RCC_OscConfig+0x324>
 80059c0:	4b58      	ldr	r3, [pc, #352]	@ (8005b24 <HAL_RCC_OscConfig+0x470>)
 80059c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059c4:	4a57      	ldr	r2, [pc, #348]	@ (8005b24 <HAL_RCC_OscConfig+0x470>)
 80059c6:	f023 0301 	bic.w	r3, r3, #1
 80059ca:	6713      	str	r3, [r2, #112]	@ 0x70
 80059cc:	4b55      	ldr	r3, [pc, #340]	@ (8005b24 <HAL_RCC_OscConfig+0x470>)
 80059ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059d0:	4a54      	ldr	r2, [pc, #336]	@ (8005b24 <HAL_RCC_OscConfig+0x470>)
 80059d2:	f023 0304 	bic.w	r3, r3, #4
 80059d6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	689b      	ldr	r3, [r3, #8]
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d015      	beq.n	8005a0c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80059e0:	f7fc f9f4 	bl	8001dcc <HAL_GetTick>
 80059e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80059e6:	e00a      	b.n	80059fe <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80059e8:	f7fc f9f0 	bl	8001dcc <HAL_GetTick>
 80059ec:	4602      	mov	r2, r0
 80059ee:	693b      	ldr	r3, [r7, #16]
 80059f0:	1ad3      	subs	r3, r2, r3
 80059f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80059f6:	4293      	cmp	r3, r2
 80059f8:	d901      	bls.n	80059fe <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80059fa:	2303      	movs	r3, #3
 80059fc:	e0cb      	b.n	8005b96 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80059fe:	4b49      	ldr	r3, [pc, #292]	@ (8005b24 <HAL_RCC_OscConfig+0x470>)
 8005a00:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a02:	f003 0302 	and.w	r3, r3, #2
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d0ee      	beq.n	80059e8 <HAL_RCC_OscConfig+0x334>
 8005a0a:	e014      	b.n	8005a36 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005a0c:	f7fc f9de 	bl	8001dcc <HAL_GetTick>
 8005a10:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005a12:	e00a      	b.n	8005a2a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005a14:	f7fc f9da 	bl	8001dcc <HAL_GetTick>
 8005a18:	4602      	mov	r2, r0
 8005a1a:	693b      	ldr	r3, [r7, #16]
 8005a1c:	1ad3      	subs	r3, r2, r3
 8005a1e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005a22:	4293      	cmp	r3, r2
 8005a24:	d901      	bls.n	8005a2a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005a26:	2303      	movs	r3, #3
 8005a28:	e0b5      	b.n	8005b96 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005a2a:	4b3e      	ldr	r3, [pc, #248]	@ (8005b24 <HAL_RCC_OscConfig+0x470>)
 8005a2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005a2e:	f003 0302 	and.w	r3, r3, #2
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d1ee      	bne.n	8005a14 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005a36:	7dfb      	ldrb	r3, [r7, #23]
 8005a38:	2b01      	cmp	r3, #1
 8005a3a:	d105      	bne.n	8005a48 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005a3c:	4b39      	ldr	r3, [pc, #228]	@ (8005b24 <HAL_RCC_OscConfig+0x470>)
 8005a3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a40:	4a38      	ldr	r2, [pc, #224]	@ (8005b24 <HAL_RCC_OscConfig+0x470>)
 8005a42:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005a46:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	699b      	ldr	r3, [r3, #24]
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	f000 80a1 	beq.w	8005b94 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005a52:	4b34      	ldr	r3, [pc, #208]	@ (8005b24 <HAL_RCC_OscConfig+0x470>)
 8005a54:	689b      	ldr	r3, [r3, #8]
 8005a56:	f003 030c 	and.w	r3, r3, #12
 8005a5a:	2b08      	cmp	r3, #8
 8005a5c:	d05c      	beq.n	8005b18 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	699b      	ldr	r3, [r3, #24]
 8005a62:	2b02      	cmp	r3, #2
 8005a64:	d141      	bne.n	8005aea <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005a66:	4b31      	ldr	r3, [pc, #196]	@ (8005b2c <HAL_RCC_OscConfig+0x478>)
 8005a68:	2200      	movs	r2, #0
 8005a6a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a6c:	f7fc f9ae 	bl	8001dcc <HAL_GetTick>
 8005a70:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005a72:	e008      	b.n	8005a86 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005a74:	f7fc f9aa 	bl	8001dcc <HAL_GetTick>
 8005a78:	4602      	mov	r2, r0
 8005a7a:	693b      	ldr	r3, [r7, #16]
 8005a7c:	1ad3      	subs	r3, r2, r3
 8005a7e:	2b02      	cmp	r3, #2
 8005a80:	d901      	bls.n	8005a86 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005a82:	2303      	movs	r3, #3
 8005a84:	e087      	b.n	8005b96 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005a86:	4b27      	ldr	r3, [pc, #156]	@ (8005b24 <HAL_RCC_OscConfig+0x470>)
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d1f0      	bne.n	8005a74 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	69da      	ldr	r2, [r3, #28]
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	6a1b      	ldr	r3, [r3, #32]
 8005a9a:	431a      	orrs	r2, r3
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005aa0:	019b      	lsls	r3, r3, #6
 8005aa2:	431a      	orrs	r2, r3
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005aa8:	085b      	lsrs	r3, r3, #1
 8005aaa:	3b01      	subs	r3, #1
 8005aac:	041b      	lsls	r3, r3, #16
 8005aae:	431a      	orrs	r2, r3
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ab4:	061b      	lsls	r3, r3, #24
 8005ab6:	491b      	ldr	r1, [pc, #108]	@ (8005b24 <HAL_RCC_OscConfig+0x470>)
 8005ab8:	4313      	orrs	r3, r2
 8005aba:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005abc:	4b1b      	ldr	r3, [pc, #108]	@ (8005b2c <HAL_RCC_OscConfig+0x478>)
 8005abe:	2201      	movs	r2, #1
 8005ac0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ac2:	f7fc f983 	bl	8001dcc <HAL_GetTick>
 8005ac6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005ac8:	e008      	b.n	8005adc <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005aca:	f7fc f97f 	bl	8001dcc <HAL_GetTick>
 8005ace:	4602      	mov	r2, r0
 8005ad0:	693b      	ldr	r3, [r7, #16]
 8005ad2:	1ad3      	subs	r3, r2, r3
 8005ad4:	2b02      	cmp	r3, #2
 8005ad6:	d901      	bls.n	8005adc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005ad8:	2303      	movs	r3, #3
 8005ada:	e05c      	b.n	8005b96 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005adc:	4b11      	ldr	r3, [pc, #68]	@ (8005b24 <HAL_RCC_OscConfig+0x470>)
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d0f0      	beq.n	8005aca <HAL_RCC_OscConfig+0x416>
 8005ae8:	e054      	b.n	8005b94 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005aea:	4b10      	ldr	r3, [pc, #64]	@ (8005b2c <HAL_RCC_OscConfig+0x478>)
 8005aec:	2200      	movs	r2, #0
 8005aee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005af0:	f7fc f96c 	bl	8001dcc <HAL_GetTick>
 8005af4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005af6:	e008      	b.n	8005b0a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005af8:	f7fc f968 	bl	8001dcc <HAL_GetTick>
 8005afc:	4602      	mov	r2, r0
 8005afe:	693b      	ldr	r3, [r7, #16]
 8005b00:	1ad3      	subs	r3, r2, r3
 8005b02:	2b02      	cmp	r3, #2
 8005b04:	d901      	bls.n	8005b0a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005b06:	2303      	movs	r3, #3
 8005b08:	e045      	b.n	8005b96 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005b0a:	4b06      	ldr	r3, [pc, #24]	@ (8005b24 <HAL_RCC_OscConfig+0x470>)
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d1f0      	bne.n	8005af8 <HAL_RCC_OscConfig+0x444>
 8005b16:	e03d      	b.n	8005b94 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	699b      	ldr	r3, [r3, #24]
 8005b1c:	2b01      	cmp	r3, #1
 8005b1e:	d107      	bne.n	8005b30 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005b20:	2301      	movs	r3, #1
 8005b22:	e038      	b.n	8005b96 <HAL_RCC_OscConfig+0x4e2>
 8005b24:	40023800 	.word	0x40023800
 8005b28:	40007000 	.word	0x40007000
 8005b2c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005b30:	4b1b      	ldr	r3, [pc, #108]	@ (8005ba0 <HAL_RCC_OscConfig+0x4ec>)
 8005b32:	685b      	ldr	r3, [r3, #4]
 8005b34:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	699b      	ldr	r3, [r3, #24]
 8005b3a:	2b01      	cmp	r3, #1
 8005b3c:	d028      	beq.n	8005b90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005b48:	429a      	cmp	r2, r3
 8005b4a:	d121      	bne.n	8005b90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b56:	429a      	cmp	r2, r3
 8005b58:	d11a      	bne.n	8005b90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005b5a:	68fa      	ldr	r2, [r7, #12]
 8005b5c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005b60:	4013      	ands	r3, r2
 8005b62:	687a      	ldr	r2, [r7, #4]
 8005b64:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005b66:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005b68:	4293      	cmp	r3, r2
 8005b6a:	d111      	bne.n	8005b90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005b6c:	68fb      	ldr	r3, [r7, #12]
 8005b6e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b76:	085b      	lsrs	r3, r3, #1
 8005b78:	3b01      	subs	r3, #1
 8005b7a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005b7c:	429a      	cmp	r2, r3
 8005b7e:	d107      	bne.n	8005b90 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b8a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005b8c:	429a      	cmp	r2, r3
 8005b8e:	d001      	beq.n	8005b94 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005b90:	2301      	movs	r3, #1
 8005b92:	e000      	b.n	8005b96 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005b94:	2300      	movs	r3, #0
}
 8005b96:	4618      	mov	r0, r3
 8005b98:	3718      	adds	r7, #24
 8005b9a:	46bd      	mov	sp, r7
 8005b9c:	bd80      	pop	{r7, pc}
 8005b9e:	bf00      	nop
 8005ba0:	40023800 	.word	0x40023800

08005ba4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005ba4:	b580      	push	{r7, lr}
 8005ba6:	b084      	sub	sp, #16
 8005ba8:	af00      	add	r7, sp, #0
 8005baa:	6078      	str	r0, [r7, #4]
 8005bac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d101      	bne.n	8005bb8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005bb4:	2301      	movs	r3, #1
 8005bb6:	e0cc      	b.n	8005d52 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005bb8:	4b68      	ldr	r3, [pc, #416]	@ (8005d5c <HAL_RCC_ClockConfig+0x1b8>)
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	f003 0307 	and.w	r3, r3, #7
 8005bc0:	683a      	ldr	r2, [r7, #0]
 8005bc2:	429a      	cmp	r2, r3
 8005bc4:	d90c      	bls.n	8005be0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005bc6:	4b65      	ldr	r3, [pc, #404]	@ (8005d5c <HAL_RCC_ClockConfig+0x1b8>)
 8005bc8:	683a      	ldr	r2, [r7, #0]
 8005bca:	b2d2      	uxtb	r2, r2
 8005bcc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005bce:	4b63      	ldr	r3, [pc, #396]	@ (8005d5c <HAL_RCC_ClockConfig+0x1b8>)
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	f003 0307 	and.w	r3, r3, #7
 8005bd6:	683a      	ldr	r2, [r7, #0]
 8005bd8:	429a      	cmp	r2, r3
 8005bda:	d001      	beq.n	8005be0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005bdc:	2301      	movs	r3, #1
 8005bde:	e0b8      	b.n	8005d52 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	f003 0302 	and.w	r3, r3, #2
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d020      	beq.n	8005c2e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	f003 0304 	and.w	r3, r3, #4
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d005      	beq.n	8005c04 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005bf8:	4b59      	ldr	r3, [pc, #356]	@ (8005d60 <HAL_RCC_ClockConfig+0x1bc>)
 8005bfa:	689b      	ldr	r3, [r3, #8]
 8005bfc:	4a58      	ldr	r2, [pc, #352]	@ (8005d60 <HAL_RCC_ClockConfig+0x1bc>)
 8005bfe:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005c02:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	f003 0308 	and.w	r3, r3, #8
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d005      	beq.n	8005c1c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005c10:	4b53      	ldr	r3, [pc, #332]	@ (8005d60 <HAL_RCC_ClockConfig+0x1bc>)
 8005c12:	689b      	ldr	r3, [r3, #8]
 8005c14:	4a52      	ldr	r2, [pc, #328]	@ (8005d60 <HAL_RCC_ClockConfig+0x1bc>)
 8005c16:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005c1a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005c1c:	4b50      	ldr	r3, [pc, #320]	@ (8005d60 <HAL_RCC_ClockConfig+0x1bc>)
 8005c1e:	689b      	ldr	r3, [r3, #8]
 8005c20:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	689b      	ldr	r3, [r3, #8]
 8005c28:	494d      	ldr	r1, [pc, #308]	@ (8005d60 <HAL_RCC_ClockConfig+0x1bc>)
 8005c2a:	4313      	orrs	r3, r2
 8005c2c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	f003 0301 	and.w	r3, r3, #1
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d044      	beq.n	8005cc4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	685b      	ldr	r3, [r3, #4]
 8005c3e:	2b01      	cmp	r3, #1
 8005c40:	d107      	bne.n	8005c52 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005c42:	4b47      	ldr	r3, [pc, #284]	@ (8005d60 <HAL_RCC_ClockConfig+0x1bc>)
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d119      	bne.n	8005c82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005c4e:	2301      	movs	r3, #1
 8005c50:	e07f      	b.n	8005d52 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	685b      	ldr	r3, [r3, #4]
 8005c56:	2b02      	cmp	r3, #2
 8005c58:	d003      	beq.n	8005c62 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005c5e:	2b03      	cmp	r3, #3
 8005c60:	d107      	bne.n	8005c72 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005c62:	4b3f      	ldr	r3, [pc, #252]	@ (8005d60 <HAL_RCC_ClockConfig+0x1bc>)
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d109      	bne.n	8005c82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005c6e:	2301      	movs	r3, #1
 8005c70:	e06f      	b.n	8005d52 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005c72:	4b3b      	ldr	r3, [pc, #236]	@ (8005d60 <HAL_RCC_ClockConfig+0x1bc>)
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	f003 0302 	and.w	r3, r3, #2
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d101      	bne.n	8005c82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005c7e:	2301      	movs	r3, #1
 8005c80:	e067      	b.n	8005d52 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005c82:	4b37      	ldr	r3, [pc, #220]	@ (8005d60 <HAL_RCC_ClockConfig+0x1bc>)
 8005c84:	689b      	ldr	r3, [r3, #8]
 8005c86:	f023 0203 	bic.w	r2, r3, #3
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	685b      	ldr	r3, [r3, #4]
 8005c8e:	4934      	ldr	r1, [pc, #208]	@ (8005d60 <HAL_RCC_ClockConfig+0x1bc>)
 8005c90:	4313      	orrs	r3, r2
 8005c92:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005c94:	f7fc f89a 	bl	8001dcc <HAL_GetTick>
 8005c98:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005c9a:	e00a      	b.n	8005cb2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005c9c:	f7fc f896 	bl	8001dcc <HAL_GetTick>
 8005ca0:	4602      	mov	r2, r0
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	1ad3      	subs	r3, r2, r3
 8005ca6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005caa:	4293      	cmp	r3, r2
 8005cac:	d901      	bls.n	8005cb2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005cae:	2303      	movs	r3, #3
 8005cb0:	e04f      	b.n	8005d52 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005cb2:	4b2b      	ldr	r3, [pc, #172]	@ (8005d60 <HAL_RCC_ClockConfig+0x1bc>)
 8005cb4:	689b      	ldr	r3, [r3, #8]
 8005cb6:	f003 020c 	and.w	r2, r3, #12
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	685b      	ldr	r3, [r3, #4]
 8005cbe:	009b      	lsls	r3, r3, #2
 8005cc0:	429a      	cmp	r2, r3
 8005cc2:	d1eb      	bne.n	8005c9c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005cc4:	4b25      	ldr	r3, [pc, #148]	@ (8005d5c <HAL_RCC_ClockConfig+0x1b8>)
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	f003 0307 	and.w	r3, r3, #7
 8005ccc:	683a      	ldr	r2, [r7, #0]
 8005cce:	429a      	cmp	r2, r3
 8005cd0:	d20c      	bcs.n	8005cec <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005cd2:	4b22      	ldr	r3, [pc, #136]	@ (8005d5c <HAL_RCC_ClockConfig+0x1b8>)
 8005cd4:	683a      	ldr	r2, [r7, #0]
 8005cd6:	b2d2      	uxtb	r2, r2
 8005cd8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005cda:	4b20      	ldr	r3, [pc, #128]	@ (8005d5c <HAL_RCC_ClockConfig+0x1b8>)
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	f003 0307 	and.w	r3, r3, #7
 8005ce2:	683a      	ldr	r2, [r7, #0]
 8005ce4:	429a      	cmp	r2, r3
 8005ce6:	d001      	beq.n	8005cec <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005ce8:	2301      	movs	r3, #1
 8005cea:	e032      	b.n	8005d52 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	f003 0304 	and.w	r3, r3, #4
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	d008      	beq.n	8005d0a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005cf8:	4b19      	ldr	r3, [pc, #100]	@ (8005d60 <HAL_RCC_ClockConfig+0x1bc>)
 8005cfa:	689b      	ldr	r3, [r3, #8]
 8005cfc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	68db      	ldr	r3, [r3, #12]
 8005d04:	4916      	ldr	r1, [pc, #88]	@ (8005d60 <HAL_RCC_ClockConfig+0x1bc>)
 8005d06:	4313      	orrs	r3, r2
 8005d08:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	f003 0308 	and.w	r3, r3, #8
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d009      	beq.n	8005d2a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005d16:	4b12      	ldr	r3, [pc, #72]	@ (8005d60 <HAL_RCC_ClockConfig+0x1bc>)
 8005d18:	689b      	ldr	r3, [r3, #8]
 8005d1a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	691b      	ldr	r3, [r3, #16]
 8005d22:	00db      	lsls	r3, r3, #3
 8005d24:	490e      	ldr	r1, [pc, #56]	@ (8005d60 <HAL_RCC_ClockConfig+0x1bc>)
 8005d26:	4313      	orrs	r3, r2
 8005d28:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005d2a:	f000 f821 	bl	8005d70 <HAL_RCC_GetSysClockFreq>
 8005d2e:	4602      	mov	r2, r0
 8005d30:	4b0b      	ldr	r3, [pc, #44]	@ (8005d60 <HAL_RCC_ClockConfig+0x1bc>)
 8005d32:	689b      	ldr	r3, [r3, #8]
 8005d34:	091b      	lsrs	r3, r3, #4
 8005d36:	f003 030f 	and.w	r3, r3, #15
 8005d3a:	490a      	ldr	r1, [pc, #40]	@ (8005d64 <HAL_RCC_ClockConfig+0x1c0>)
 8005d3c:	5ccb      	ldrb	r3, [r1, r3]
 8005d3e:	fa22 f303 	lsr.w	r3, r2, r3
 8005d42:	4a09      	ldr	r2, [pc, #36]	@ (8005d68 <HAL_RCC_ClockConfig+0x1c4>)
 8005d44:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8005d46:	4b09      	ldr	r3, [pc, #36]	@ (8005d6c <HAL_RCC_ClockConfig+0x1c8>)
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	4618      	mov	r0, r3
 8005d4c:	f7fb fffa 	bl	8001d44 <HAL_InitTick>

  return HAL_OK;
 8005d50:	2300      	movs	r3, #0
}
 8005d52:	4618      	mov	r0, r3
 8005d54:	3710      	adds	r7, #16
 8005d56:	46bd      	mov	sp, r7
 8005d58:	bd80      	pop	{r7, pc}
 8005d5a:	bf00      	nop
 8005d5c:	40023c00 	.word	0x40023c00
 8005d60:	40023800 	.word	0x40023800
 8005d64:	0800baa4 	.word	0x0800baa4
 8005d68:	20000004 	.word	0x20000004
 8005d6c:	20000008 	.word	0x20000008

08005d70 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005d70:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005d74:	b094      	sub	sp, #80	@ 0x50
 8005d76:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005d78:	2300      	movs	r3, #0
 8005d7a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8005d7c:	2300      	movs	r3, #0
 8005d7e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8005d80:	2300      	movs	r3, #0
 8005d82:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8005d84:	2300      	movs	r3, #0
 8005d86:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005d88:	4b79      	ldr	r3, [pc, #484]	@ (8005f70 <HAL_RCC_GetSysClockFreq+0x200>)
 8005d8a:	689b      	ldr	r3, [r3, #8]
 8005d8c:	f003 030c 	and.w	r3, r3, #12
 8005d90:	2b08      	cmp	r3, #8
 8005d92:	d00d      	beq.n	8005db0 <HAL_RCC_GetSysClockFreq+0x40>
 8005d94:	2b08      	cmp	r3, #8
 8005d96:	f200 80e1 	bhi.w	8005f5c <HAL_RCC_GetSysClockFreq+0x1ec>
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d002      	beq.n	8005da4 <HAL_RCC_GetSysClockFreq+0x34>
 8005d9e:	2b04      	cmp	r3, #4
 8005da0:	d003      	beq.n	8005daa <HAL_RCC_GetSysClockFreq+0x3a>
 8005da2:	e0db      	b.n	8005f5c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005da4:	4b73      	ldr	r3, [pc, #460]	@ (8005f74 <HAL_RCC_GetSysClockFreq+0x204>)
 8005da6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005da8:	e0db      	b.n	8005f62 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005daa:	4b73      	ldr	r3, [pc, #460]	@ (8005f78 <HAL_RCC_GetSysClockFreq+0x208>)
 8005dac:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005dae:	e0d8      	b.n	8005f62 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005db0:	4b6f      	ldr	r3, [pc, #444]	@ (8005f70 <HAL_RCC_GetSysClockFreq+0x200>)
 8005db2:	685b      	ldr	r3, [r3, #4]
 8005db4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005db8:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005dba:	4b6d      	ldr	r3, [pc, #436]	@ (8005f70 <HAL_RCC_GetSysClockFreq+0x200>)
 8005dbc:	685b      	ldr	r3, [r3, #4]
 8005dbe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d063      	beq.n	8005e8e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005dc6:	4b6a      	ldr	r3, [pc, #424]	@ (8005f70 <HAL_RCC_GetSysClockFreq+0x200>)
 8005dc8:	685b      	ldr	r3, [r3, #4]
 8005dca:	099b      	lsrs	r3, r3, #6
 8005dcc:	2200      	movs	r2, #0
 8005dce:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005dd0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8005dd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005dd4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005dd8:	633b      	str	r3, [r7, #48]	@ 0x30
 8005dda:	2300      	movs	r3, #0
 8005ddc:	637b      	str	r3, [r7, #52]	@ 0x34
 8005dde:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8005de2:	4622      	mov	r2, r4
 8005de4:	462b      	mov	r3, r5
 8005de6:	f04f 0000 	mov.w	r0, #0
 8005dea:	f04f 0100 	mov.w	r1, #0
 8005dee:	0159      	lsls	r1, r3, #5
 8005df0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005df4:	0150      	lsls	r0, r2, #5
 8005df6:	4602      	mov	r2, r0
 8005df8:	460b      	mov	r3, r1
 8005dfa:	4621      	mov	r1, r4
 8005dfc:	1a51      	subs	r1, r2, r1
 8005dfe:	6139      	str	r1, [r7, #16]
 8005e00:	4629      	mov	r1, r5
 8005e02:	eb63 0301 	sbc.w	r3, r3, r1
 8005e06:	617b      	str	r3, [r7, #20]
 8005e08:	f04f 0200 	mov.w	r2, #0
 8005e0c:	f04f 0300 	mov.w	r3, #0
 8005e10:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005e14:	4659      	mov	r1, fp
 8005e16:	018b      	lsls	r3, r1, #6
 8005e18:	4651      	mov	r1, sl
 8005e1a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005e1e:	4651      	mov	r1, sl
 8005e20:	018a      	lsls	r2, r1, #6
 8005e22:	4651      	mov	r1, sl
 8005e24:	ebb2 0801 	subs.w	r8, r2, r1
 8005e28:	4659      	mov	r1, fp
 8005e2a:	eb63 0901 	sbc.w	r9, r3, r1
 8005e2e:	f04f 0200 	mov.w	r2, #0
 8005e32:	f04f 0300 	mov.w	r3, #0
 8005e36:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005e3a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005e3e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005e42:	4690      	mov	r8, r2
 8005e44:	4699      	mov	r9, r3
 8005e46:	4623      	mov	r3, r4
 8005e48:	eb18 0303 	adds.w	r3, r8, r3
 8005e4c:	60bb      	str	r3, [r7, #8]
 8005e4e:	462b      	mov	r3, r5
 8005e50:	eb49 0303 	adc.w	r3, r9, r3
 8005e54:	60fb      	str	r3, [r7, #12]
 8005e56:	f04f 0200 	mov.w	r2, #0
 8005e5a:	f04f 0300 	mov.w	r3, #0
 8005e5e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005e62:	4629      	mov	r1, r5
 8005e64:	024b      	lsls	r3, r1, #9
 8005e66:	4621      	mov	r1, r4
 8005e68:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005e6c:	4621      	mov	r1, r4
 8005e6e:	024a      	lsls	r2, r1, #9
 8005e70:	4610      	mov	r0, r2
 8005e72:	4619      	mov	r1, r3
 8005e74:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005e76:	2200      	movs	r2, #0
 8005e78:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005e7a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005e7c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005e80:	f7fa feb2 	bl	8000be8 <__aeabi_uldivmod>
 8005e84:	4602      	mov	r2, r0
 8005e86:	460b      	mov	r3, r1
 8005e88:	4613      	mov	r3, r2
 8005e8a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005e8c:	e058      	b.n	8005f40 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005e8e:	4b38      	ldr	r3, [pc, #224]	@ (8005f70 <HAL_RCC_GetSysClockFreq+0x200>)
 8005e90:	685b      	ldr	r3, [r3, #4]
 8005e92:	099b      	lsrs	r3, r3, #6
 8005e94:	2200      	movs	r2, #0
 8005e96:	4618      	mov	r0, r3
 8005e98:	4611      	mov	r1, r2
 8005e9a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005e9e:	623b      	str	r3, [r7, #32]
 8005ea0:	2300      	movs	r3, #0
 8005ea2:	627b      	str	r3, [r7, #36]	@ 0x24
 8005ea4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005ea8:	4642      	mov	r2, r8
 8005eaa:	464b      	mov	r3, r9
 8005eac:	f04f 0000 	mov.w	r0, #0
 8005eb0:	f04f 0100 	mov.w	r1, #0
 8005eb4:	0159      	lsls	r1, r3, #5
 8005eb6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005eba:	0150      	lsls	r0, r2, #5
 8005ebc:	4602      	mov	r2, r0
 8005ebe:	460b      	mov	r3, r1
 8005ec0:	4641      	mov	r1, r8
 8005ec2:	ebb2 0a01 	subs.w	sl, r2, r1
 8005ec6:	4649      	mov	r1, r9
 8005ec8:	eb63 0b01 	sbc.w	fp, r3, r1
 8005ecc:	f04f 0200 	mov.w	r2, #0
 8005ed0:	f04f 0300 	mov.w	r3, #0
 8005ed4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005ed8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005edc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005ee0:	ebb2 040a 	subs.w	r4, r2, sl
 8005ee4:	eb63 050b 	sbc.w	r5, r3, fp
 8005ee8:	f04f 0200 	mov.w	r2, #0
 8005eec:	f04f 0300 	mov.w	r3, #0
 8005ef0:	00eb      	lsls	r3, r5, #3
 8005ef2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005ef6:	00e2      	lsls	r2, r4, #3
 8005ef8:	4614      	mov	r4, r2
 8005efa:	461d      	mov	r5, r3
 8005efc:	4643      	mov	r3, r8
 8005efe:	18e3      	adds	r3, r4, r3
 8005f00:	603b      	str	r3, [r7, #0]
 8005f02:	464b      	mov	r3, r9
 8005f04:	eb45 0303 	adc.w	r3, r5, r3
 8005f08:	607b      	str	r3, [r7, #4]
 8005f0a:	f04f 0200 	mov.w	r2, #0
 8005f0e:	f04f 0300 	mov.w	r3, #0
 8005f12:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005f16:	4629      	mov	r1, r5
 8005f18:	028b      	lsls	r3, r1, #10
 8005f1a:	4621      	mov	r1, r4
 8005f1c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005f20:	4621      	mov	r1, r4
 8005f22:	028a      	lsls	r2, r1, #10
 8005f24:	4610      	mov	r0, r2
 8005f26:	4619      	mov	r1, r3
 8005f28:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005f2a:	2200      	movs	r2, #0
 8005f2c:	61bb      	str	r3, [r7, #24]
 8005f2e:	61fa      	str	r2, [r7, #28]
 8005f30:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005f34:	f7fa fe58 	bl	8000be8 <__aeabi_uldivmod>
 8005f38:	4602      	mov	r2, r0
 8005f3a:	460b      	mov	r3, r1
 8005f3c:	4613      	mov	r3, r2
 8005f3e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005f40:	4b0b      	ldr	r3, [pc, #44]	@ (8005f70 <HAL_RCC_GetSysClockFreq+0x200>)
 8005f42:	685b      	ldr	r3, [r3, #4]
 8005f44:	0c1b      	lsrs	r3, r3, #16
 8005f46:	f003 0303 	and.w	r3, r3, #3
 8005f4a:	3301      	adds	r3, #1
 8005f4c:	005b      	lsls	r3, r3, #1
 8005f4e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8005f50:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005f52:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005f54:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f58:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005f5a:	e002      	b.n	8005f62 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005f5c:	4b05      	ldr	r3, [pc, #20]	@ (8005f74 <HAL_RCC_GetSysClockFreq+0x204>)
 8005f5e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005f60:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005f62:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8005f64:	4618      	mov	r0, r3
 8005f66:	3750      	adds	r7, #80	@ 0x50
 8005f68:	46bd      	mov	sp, r7
 8005f6a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005f6e:	bf00      	nop
 8005f70:	40023800 	.word	0x40023800
 8005f74:	00f42400 	.word	0x00f42400
 8005f78:	007a1200 	.word	0x007a1200

08005f7c <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005f7c:	b580      	push	{r7, lr}
 8005f7e:	b086      	sub	sp, #24
 8005f80:	af00      	add	r7, sp, #0
 8005f82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005f84:	2300      	movs	r3, #0
 8005f86:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8005f88:	2300      	movs	r3, #0
 8005f8a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	f003 0301 	and.w	r3, r3, #1
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d105      	bne.n	8005fa4 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d035      	beq.n	8006010 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005fa4:	4b62      	ldr	r3, [pc, #392]	@ (8006130 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8005fa6:	2200      	movs	r2, #0
 8005fa8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005faa:	f7fb ff0f 	bl	8001dcc <HAL_GetTick>
 8005fae:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005fb0:	e008      	b.n	8005fc4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005fb2:	f7fb ff0b 	bl	8001dcc <HAL_GetTick>
 8005fb6:	4602      	mov	r2, r0
 8005fb8:	697b      	ldr	r3, [r7, #20]
 8005fba:	1ad3      	subs	r3, r2, r3
 8005fbc:	2b02      	cmp	r3, #2
 8005fbe:	d901      	bls.n	8005fc4 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005fc0:	2303      	movs	r3, #3
 8005fc2:	e0b0      	b.n	8006126 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005fc4:	4b5b      	ldr	r3, [pc, #364]	@ (8006134 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d1f0      	bne.n	8005fb2 <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	685b      	ldr	r3, [r3, #4]
 8005fd4:	019a      	lsls	r2, r3, #6
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	689b      	ldr	r3, [r3, #8]
 8005fda:	071b      	lsls	r3, r3, #28
 8005fdc:	4955      	ldr	r1, [pc, #340]	@ (8006134 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005fde:	4313      	orrs	r3, r2
 8005fe0:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005fe4:	4b52      	ldr	r3, [pc, #328]	@ (8006130 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8005fe6:	2201      	movs	r2, #1
 8005fe8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005fea:	f7fb feef 	bl	8001dcc <HAL_GetTick>
 8005fee:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005ff0:	e008      	b.n	8006004 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8005ff2:	f7fb feeb 	bl	8001dcc <HAL_GetTick>
 8005ff6:	4602      	mov	r2, r0
 8005ff8:	697b      	ldr	r3, [r7, #20]
 8005ffa:	1ad3      	subs	r3, r2, r3
 8005ffc:	2b02      	cmp	r3, #2
 8005ffe:	d901      	bls.n	8006004 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006000:	2303      	movs	r3, #3
 8006002:	e090      	b.n	8006126 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006004:	4b4b      	ldr	r3, [pc, #300]	@ (8006134 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800600c:	2b00      	cmp	r3, #0
 800600e:	d0f0      	beq.n	8005ff2 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	f003 0302 	and.w	r3, r3, #2
 8006018:	2b00      	cmp	r3, #0
 800601a:	f000 8083 	beq.w	8006124 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800601e:	2300      	movs	r3, #0
 8006020:	60fb      	str	r3, [r7, #12]
 8006022:	4b44      	ldr	r3, [pc, #272]	@ (8006134 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006024:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006026:	4a43      	ldr	r2, [pc, #268]	@ (8006134 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006028:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800602c:	6413      	str	r3, [r2, #64]	@ 0x40
 800602e:	4b41      	ldr	r3, [pc, #260]	@ (8006134 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006030:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006032:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006036:	60fb      	str	r3, [r7, #12]
 8006038:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800603a:	4b3f      	ldr	r3, [pc, #252]	@ (8006138 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	4a3e      	ldr	r2, [pc, #248]	@ (8006138 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006040:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006044:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006046:	f7fb fec1 	bl	8001dcc <HAL_GetTick>
 800604a:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 800604c:	e008      	b.n	8006060 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800604e:	f7fb febd 	bl	8001dcc <HAL_GetTick>
 8006052:	4602      	mov	r2, r0
 8006054:	697b      	ldr	r3, [r7, #20]
 8006056:	1ad3      	subs	r3, r2, r3
 8006058:	2b02      	cmp	r3, #2
 800605a:	d901      	bls.n	8006060 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 800605c:	2303      	movs	r3, #3
 800605e:	e062      	b.n	8006126 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8006060:	4b35      	ldr	r3, [pc, #212]	@ (8006138 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006068:	2b00      	cmp	r3, #0
 800606a:	d0f0      	beq.n	800604e <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800606c:	4b31      	ldr	r3, [pc, #196]	@ (8006134 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800606e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006070:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006074:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006076:	693b      	ldr	r3, [r7, #16]
 8006078:	2b00      	cmp	r3, #0
 800607a:	d02f      	beq.n	80060dc <HAL_RCCEx_PeriphCLKConfig+0x160>
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	68db      	ldr	r3, [r3, #12]
 8006080:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006084:	693a      	ldr	r2, [r7, #16]
 8006086:	429a      	cmp	r2, r3
 8006088:	d028      	beq.n	80060dc <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800608a:	4b2a      	ldr	r3, [pc, #168]	@ (8006134 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800608c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800608e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006092:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006094:	4b29      	ldr	r3, [pc, #164]	@ (800613c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8006096:	2201      	movs	r2, #1
 8006098:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800609a:	4b28      	ldr	r3, [pc, #160]	@ (800613c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800609c:	2200      	movs	r2, #0
 800609e:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80060a0:	4a24      	ldr	r2, [pc, #144]	@ (8006134 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80060a2:	693b      	ldr	r3, [r7, #16]
 80060a4:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80060a6:	4b23      	ldr	r3, [pc, #140]	@ (8006134 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80060a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80060aa:	f003 0301 	and.w	r3, r3, #1
 80060ae:	2b01      	cmp	r3, #1
 80060b0:	d114      	bne.n	80060dc <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80060b2:	f7fb fe8b 	bl	8001dcc <HAL_GetTick>
 80060b6:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80060b8:	e00a      	b.n	80060d0 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80060ba:	f7fb fe87 	bl	8001dcc <HAL_GetTick>
 80060be:	4602      	mov	r2, r0
 80060c0:	697b      	ldr	r3, [r7, #20]
 80060c2:	1ad3      	subs	r3, r2, r3
 80060c4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80060c8:	4293      	cmp	r3, r2
 80060ca:	d901      	bls.n	80060d0 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 80060cc:	2303      	movs	r3, #3
 80060ce:	e02a      	b.n	8006126 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80060d0:	4b18      	ldr	r3, [pc, #96]	@ (8006134 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80060d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80060d4:	f003 0302 	and.w	r3, r3, #2
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d0ee      	beq.n	80060ba <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	68db      	ldr	r3, [r3, #12]
 80060e0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80060e4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80060e8:	d10d      	bne.n	8006106 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 80060ea:	4b12      	ldr	r3, [pc, #72]	@ (8006134 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80060ec:	689b      	ldr	r3, [r3, #8]
 80060ee:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	68db      	ldr	r3, [r3, #12]
 80060f6:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80060fa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80060fe:	490d      	ldr	r1, [pc, #52]	@ (8006134 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006100:	4313      	orrs	r3, r2
 8006102:	608b      	str	r3, [r1, #8]
 8006104:	e005      	b.n	8006112 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8006106:	4b0b      	ldr	r3, [pc, #44]	@ (8006134 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006108:	689b      	ldr	r3, [r3, #8]
 800610a:	4a0a      	ldr	r2, [pc, #40]	@ (8006134 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800610c:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8006110:	6093      	str	r3, [r2, #8]
 8006112:	4b08      	ldr	r3, [pc, #32]	@ (8006134 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006114:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	68db      	ldr	r3, [r3, #12]
 800611a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800611e:	4905      	ldr	r1, [pc, #20]	@ (8006134 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006120:	4313      	orrs	r3, r2
 8006122:	670b      	str	r3, [r1, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8006124:	2300      	movs	r3, #0
}
 8006126:	4618      	mov	r0, r3
 8006128:	3718      	adds	r7, #24
 800612a:	46bd      	mov	sp, r7
 800612c:	bd80      	pop	{r7, pc}
 800612e:	bf00      	nop
 8006130:	42470068 	.word	0x42470068
 8006134:	40023800 	.word	0x40023800
 8006138:	40007000 	.word	0x40007000
 800613c:	42470e40 	.word	0x42470e40

08006140 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8006140:	b480      	push	{r7}
 8006142:	b087      	sub	sp, #28
 8006144:	af00      	add	r7, sp, #0
 8006146:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8006148:	2300      	movs	r3, #0
 800614a:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 800614c:	2300      	movs	r3, #0
 800614e:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8006150:	2300      	movs	r3, #0
 8006152:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8006154:	2300      	movs	r3, #0
 8006156:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	2b01      	cmp	r3, #1
 800615c:	d13f      	bne.n	80061de <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 800615e:	4b24      	ldr	r3, [pc, #144]	@ (80061f0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8006160:	689b      	ldr	r3, [r3, #8]
 8006162:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006166:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	2b00      	cmp	r3, #0
 800616c:	d006      	beq.n	800617c <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006174:	d12f      	bne.n	80061d6 <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8006176:	4b1f      	ldr	r3, [pc, #124]	@ (80061f4 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8006178:	617b      	str	r3, [r7, #20]
          break;
 800617a:	e02f      	b.n	80061dc <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800617c:	4b1c      	ldr	r3, [pc, #112]	@ (80061f0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800617e:	685b      	ldr	r3, [r3, #4]
 8006180:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006184:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006188:	d108      	bne.n	800619c <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800618a:	4b19      	ldr	r3, [pc, #100]	@ (80061f0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800618c:	685b      	ldr	r3, [r3, #4]
 800618e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006192:	4a19      	ldr	r2, [pc, #100]	@ (80061f8 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8006194:	fbb2 f3f3 	udiv	r3, r2, r3
 8006198:	613b      	str	r3, [r7, #16]
 800619a:	e007      	b.n	80061ac <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800619c:	4b14      	ldr	r3, [pc, #80]	@ (80061f0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800619e:	685b      	ldr	r3, [r3, #4]
 80061a0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80061a4:	4a15      	ldr	r2, [pc, #84]	@ (80061fc <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 80061a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80061aa:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 80061ac:	4b10      	ldr	r3, [pc, #64]	@ (80061f0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80061ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80061b2:	099b      	lsrs	r3, r3, #6
 80061b4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80061b8:	693b      	ldr	r3, [r7, #16]
 80061ba:	fb02 f303 	mul.w	r3, r2, r3
 80061be:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 80061c0:	4b0b      	ldr	r3, [pc, #44]	@ (80061f0 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80061c2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80061c6:	0f1b      	lsrs	r3, r3, #28
 80061c8:	f003 0307 	and.w	r3, r3, #7
 80061cc:	68ba      	ldr	r2, [r7, #8]
 80061ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80061d2:	617b      	str	r3, [r7, #20]
          break;
 80061d4:	e002      	b.n	80061dc <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 80061d6:	2300      	movs	r3, #0
 80061d8:	617b      	str	r3, [r7, #20]
          break;
 80061da:	bf00      	nop
        }
      }
      break;
 80061dc:	e000      	b.n	80061e0 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
    default:
    {
      break;
 80061de:	bf00      	nop
    }
  }
  return frequency;
 80061e0:	697b      	ldr	r3, [r7, #20]
}
 80061e2:	4618      	mov	r0, r3
 80061e4:	371c      	adds	r7, #28
 80061e6:	46bd      	mov	sp, r7
 80061e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ec:	4770      	bx	lr
 80061ee:	bf00      	nop
 80061f0:	40023800 	.word	0x40023800
 80061f4:	00bb8000 	.word	0x00bb8000
 80061f8:	007a1200 	.word	0x007a1200
 80061fc:	00f42400 	.word	0x00f42400

08006200 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006200:	b580      	push	{r7, lr}
 8006202:	b082      	sub	sp, #8
 8006204:	af00      	add	r7, sp, #0
 8006206:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	2b00      	cmp	r3, #0
 800620c:	d101      	bne.n	8006212 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800620e:	2301      	movs	r3, #1
 8006210:	e07b      	b.n	800630a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006216:	2b00      	cmp	r3, #0
 8006218:	d108      	bne.n	800622c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	685b      	ldr	r3, [r3, #4]
 800621e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006222:	d009      	beq.n	8006238 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	2200      	movs	r2, #0
 8006228:	61da      	str	r2, [r3, #28]
 800622a:	e005      	b.n	8006238 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	2200      	movs	r2, #0
 8006230:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	2200      	movs	r2, #0
 8006236:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	2200      	movs	r2, #0
 800623c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006244:	b2db      	uxtb	r3, r3
 8006246:	2b00      	cmp	r3, #0
 8006248:	d106      	bne.n	8006258 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	2200      	movs	r2, #0
 800624e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006252:	6878      	ldr	r0, [r7, #4]
 8006254:	f7fb fc60 	bl	8001b18 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	2202      	movs	r2, #2
 800625c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	681a      	ldr	r2, [r3, #0]
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800626e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	685b      	ldr	r3, [r3, #4]
 8006274:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	689b      	ldr	r3, [r3, #8]
 800627c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006280:	431a      	orrs	r2, r3
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	68db      	ldr	r3, [r3, #12]
 8006286:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800628a:	431a      	orrs	r2, r3
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	691b      	ldr	r3, [r3, #16]
 8006290:	f003 0302 	and.w	r3, r3, #2
 8006294:	431a      	orrs	r2, r3
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	695b      	ldr	r3, [r3, #20]
 800629a:	f003 0301 	and.w	r3, r3, #1
 800629e:	431a      	orrs	r2, r3
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	699b      	ldr	r3, [r3, #24]
 80062a4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80062a8:	431a      	orrs	r2, r3
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	69db      	ldr	r3, [r3, #28]
 80062ae:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80062b2:	431a      	orrs	r2, r3
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	6a1b      	ldr	r3, [r3, #32]
 80062b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80062bc:	ea42 0103 	orr.w	r1, r2, r3
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062c4:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	430a      	orrs	r2, r1
 80062ce:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	699b      	ldr	r3, [r3, #24]
 80062d4:	0c1b      	lsrs	r3, r3, #16
 80062d6:	f003 0104 	and.w	r1, r3, #4
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062de:	f003 0210 	and.w	r2, r3, #16
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	430a      	orrs	r2, r1
 80062e8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	69da      	ldr	r2, [r3, #28]
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80062f8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	2200      	movs	r2, #0
 80062fe:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	2201      	movs	r2, #1
 8006304:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8006308:	2300      	movs	r3, #0
}
 800630a:	4618      	mov	r0, r3
 800630c:	3708      	adds	r7, #8
 800630e:	46bd      	mov	sp, r7
 8006310:	bd80      	pop	{r7, pc}

08006312 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006312:	b084      	sub	sp, #16
 8006314:	b580      	push	{r7, lr}
 8006316:	b084      	sub	sp, #16
 8006318:	af00      	add	r7, sp, #0
 800631a:	6078      	str	r0, [r7, #4]
 800631c:	f107 001c 	add.w	r0, r7, #28
 8006320:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006324:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8006328:	2b01      	cmp	r3, #1
 800632a:	d123      	bne.n	8006374 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006330:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	68db      	ldr	r3, [r3, #12]
 800633c:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8006340:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006344:	687a      	ldr	r2, [r7, #4]
 8006346:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	68db      	ldr	r3, [r3, #12]
 800634c:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006354:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006358:	2b01      	cmp	r3, #1
 800635a:	d105      	bne.n	8006368 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	68db      	ldr	r3, [r3, #12]
 8006360:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006368:	6878      	ldr	r0, [r7, #4]
 800636a:	f000 f9dc 	bl	8006726 <USB_CoreReset>
 800636e:	4603      	mov	r3, r0
 8006370:	73fb      	strb	r3, [r7, #15]
 8006372:	e01b      	b.n	80063ac <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	68db      	ldr	r3, [r3, #12]
 8006378:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006380:	6878      	ldr	r0, [r7, #4]
 8006382:	f000 f9d0 	bl	8006726 <USB_CoreReset>
 8006386:	4603      	mov	r3, r0
 8006388:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800638a:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800638e:	2b00      	cmp	r3, #0
 8006390:	d106      	bne.n	80063a0 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006396:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	639a      	str	r2, [r3, #56]	@ 0x38
 800639e:	e005      	b.n	80063ac <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80063a4:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80063ac:	7fbb      	ldrb	r3, [r7, #30]
 80063ae:	2b01      	cmp	r3, #1
 80063b0:	d10b      	bne.n	80063ca <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	689b      	ldr	r3, [r3, #8]
 80063b6:	f043 0206 	orr.w	r2, r3, #6
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	689b      	ldr	r3, [r3, #8]
 80063c2:	f043 0220 	orr.w	r2, r3, #32
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80063ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80063cc:	4618      	mov	r0, r3
 80063ce:	3710      	adds	r7, #16
 80063d0:	46bd      	mov	sp, r7
 80063d2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80063d6:	b004      	add	sp, #16
 80063d8:	4770      	bx	lr

080063da <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80063da:	b480      	push	{r7}
 80063dc:	b083      	sub	sp, #12
 80063de:	af00      	add	r7, sp, #0
 80063e0:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	689b      	ldr	r3, [r3, #8]
 80063e6:	f043 0201 	orr.w	r2, r3, #1
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80063ee:	2300      	movs	r3, #0
}
 80063f0:	4618      	mov	r0, r3
 80063f2:	370c      	adds	r7, #12
 80063f4:	46bd      	mov	sp, r7
 80063f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063fa:	4770      	bx	lr

080063fc <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80063fc:	b480      	push	{r7}
 80063fe:	b083      	sub	sp, #12
 8006400:	af00      	add	r7, sp, #0
 8006402:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	689b      	ldr	r3, [r3, #8]
 8006408:	f023 0201 	bic.w	r2, r3, #1
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006410:	2300      	movs	r3, #0
}
 8006412:	4618      	mov	r0, r3
 8006414:	370c      	adds	r7, #12
 8006416:	46bd      	mov	sp, r7
 8006418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800641c:	4770      	bx	lr

0800641e <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800641e:	b580      	push	{r7, lr}
 8006420:	b084      	sub	sp, #16
 8006422:	af00      	add	r7, sp, #0
 8006424:	6078      	str	r0, [r7, #4]
 8006426:	460b      	mov	r3, r1
 8006428:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800642a:	2300      	movs	r3, #0
 800642c:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	68db      	ldr	r3, [r3, #12]
 8006432:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800643a:	78fb      	ldrb	r3, [r7, #3]
 800643c:	2b01      	cmp	r3, #1
 800643e:	d115      	bne.n	800646c <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	68db      	ldr	r3, [r3, #12]
 8006444:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800644c:	200a      	movs	r0, #10
 800644e:	f7fb fcc9 	bl	8001de4 <HAL_Delay>
      ms += 10U;
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	330a      	adds	r3, #10
 8006456:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006458:	6878      	ldr	r0, [r7, #4]
 800645a:	f000 f956 	bl	800670a <USB_GetMode>
 800645e:	4603      	mov	r3, r0
 8006460:	2b01      	cmp	r3, #1
 8006462:	d01e      	beq.n	80064a2 <USB_SetCurrentMode+0x84>
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	2bc7      	cmp	r3, #199	@ 0xc7
 8006468:	d9f0      	bls.n	800644c <USB_SetCurrentMode+0x2e>
 800646a:	e01a      	b.n	80064a2 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800646c:	78fb      	ldrb	r3, [r7, #3]
 800646e:	2b00      	cmp	r3, #0
 8006470:	d115      	bne.n	800649e <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	68db      	ldr	r3, [r3, #12]
 8006476:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800647e:	200a      	movs	r0, #10
 8006480:	f7fb fcb0 	bl	8001de4 <HAL_Delay>
      ms += 10U;
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	330a      	adds	r3, #10
 8006488:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800648a:	6878      	ldr	r0, [r7, #4]
 800648c:	f000 f93d 	bl	800670a <USB_GetMode>
 8006490:	4603      	mov	r3, r0
 8006492:	2b00      	cmp	r3, #0
 8006494:	d005      	beq.n	80064a2 <USB_SetCurrentMode+0x84>
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	2bc7      	cmp	r3, #199	@ 0xc7
 800649a:	d9f0      	bls.n	800647e <USB_SetCurrentMode+0x60>
 800649c:	e001      	b.n	80064a2 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800649e:	2301      	movs	r3, #1
 80064a0:	e005      	b.n	80064ae <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	2bc8      	cmp	r3, #200	@ 0xc8
 80064a6:	d101      	bne.n	80064ac <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80064a8:	2301      	movs	r3, #1
 80064aa:	e000      	b.n	80064ae <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80064ac:	2300      	movs	r3, #0
}
 80064ae:	4618      	mov	r0, r3
 80064b0:	3710      	adds	r7, #16
 80064b2:	46bd      	mov	sp, r7
 80064b4:	bd80      	pop	{r7, pc}

080064b6 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80064b6:	b480      	push	{r7}
 80064b8:	b085      	sub	sp, #20
 80064ba:	af00      	add	r7, sp, #0
 80064bc:	6078      	str	r0, [r7, #4]
 80064be:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80064c0:	2300      	movs	r3, #0
 80064c2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	3301      	adds	r3, #1
 80064c8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80064d0:	d901      	bls.n	80064d6 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80064d2:	2303      	movs	r3, #3
 80064d4:	e01b      	b.n	800650e <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	691b      	ldr	r3, [r3, #16]
 80064da:	2b00      	cmp	r3, #0
 80064dc:	daf2      	bge.n	80064c4 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80064de:	2300      	movs	r3, #0
 80064e0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80064e2:	683b      	ldr	r3, [r7, #0]
 80064e4:	019b      	lsls	r3, r3, #6
 80064e6:	f043 0220 	orr.w	r2, r3, #32
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	3301      	adds	r3, #1
 80064f2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80064fa:	d901      	bls.n	8006500 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80064fc:	2303      	movs	r3, #3
 80064fe:	e006      	b.n	800650e <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	691b      	ldr	r3, [r3, #16]
 8006504:	f003 0320 	and.w	r3, r3, #32
 8006508:	2b20      	cmp	r3, #32
 800650a:	d0f0      	beq.n	80064ee <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800650c:	2300      	movs	r3, #0
}
 800650e:	4618      	mov	r0, r3
 8006510:	3714      	adds	r7, #20
 8006512:	46bd      	mov	sp, r7
 8006514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006518:	4770      	bx	lr

0800651a <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800651a:	b480      	push	{r7}
 800651c:	b085      	sub	sp, #20
 800651e:	af00      	add	r7, sp, #0
 8006520:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006522:	2300      	movs	r3, #0
 8006524:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	3301      	adds	r3, #1
 800652a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006532:	d901      	bls.n	8006538 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8006534:	2303      	movs	r3, #3
 8006536:	e018      	b.n	800656a <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	691b      	ldr	r3, [r3, #16]
 800653c:	2b00      	cmp	r3, #0
 800653e:	daf2      	bge.n	8006526 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8006540:	2300      	movs	r3, #0
 8006542:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	2210      	movs	r2, #16
 8006548:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	3301      	adds	r3, #1
 800654e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006556:	d901      	bls.n	800655c <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8006558:	2303      	movs	r3, #3
 800655a:	e006      	b.n	800656a <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	691b      	ldr	r3, [r3, #16]
 8006560:	f003 0310 	and.w	r3, r3, #16
 8006564:	2b10      	cmp	r3, #16
 8006566:	d0f0      	beq.n	800654a <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8006568:	2300      	movs	r3, #0
}
 800656a:	4618      	mov	r0, r3
 800656c:	3714      	adds	r7, #20
 800656e:	46bd      	mov	sp, r7
 8006570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006574:	4770      	bx	lr

08006576 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8006576:	b480      	push	{r7}
 8006578:	b089      	sub	sp, #36	@ 0x24
 800657a:	af00      	add	r7, sp, #0
 800657c:	60f8      	str	r0, [r7, #12]
 800657e:	60b9      	str	r1, [r7, #8]
 8006580:	4611      	mov	r1, r2
 8006582:	461a      	mov	r2, r3
 8006584:	460b      	mov	r3, r1
 8006586:	71fb      	strb	r3, [r7, #7]
 8006588:	4613      	mov	r3, r2
 800658a:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8006590:	68bb      	ldr	r3, [r7, #8]
 8006592:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8006594:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006598:	2b00      	cmp	r3, #0
 800659a:	d123      	bne.n	80065e4 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800659c:	88bb      	ldrh	r3, [r7, #4]
 800659e:	3303      	adds	r3, #3
 80065a0:	089b      	lsrs	r3, r3, #2
 80065a2:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80065a4:	2300      	movs	r3, #0
 80065a6:	61bb      	str	r3, [r7, #24]
 80065a8:	e018      	b.n	80065dc <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80065aa:	79fb      	ldrb	r3, [r7, #7]
 80065ac:	031a      	lsls	r2, r3, #12
 80065ae:	697b      	ldr	r3, [r7, #20]
 80065b0:	4413      	add	r3, r2
 80065b2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80065b6:	461a      	mov	r2, r3
 80065b8:	69fb      	ldr	r3, [r7, #28]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	6013      	str	r3, [r2, #0]
      pSrc++;
 80065be:	69fb      	ldr	r3, [r7, #28]
 80065c0:	3301      	adds	r3, #1
 80065c2:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80065c4:	69fb      	ldr	r3, [r7, #28]
 80065c6:	3301      	adds	r3, #1
 80065c8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80065ca:	69fb      	ldr	r3, [r7, #28]
 80065cc:	3301      	adds	r3, #1
 80065ce:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80065d0:	69fb      	ldr	r3, [r7, #28]
 80065d2:	3301      	adds	r3, #1
 80065d4:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80065d6:	69bb      	ldr	r3, [r7, #24]
 80065d8:	3301      	adds	r3, #1
 80065da:	61bb      	str	r3, [r7, #24]
 80065dc:	69ba      	ldr	r2, [r7, #24]
 80065de:	693b      	ldr	r3, [r7, #16]
 80065e0:	429a      	cmp	r2, r3
 80065e2:	d3e2      	bcc.n	80065aa <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80065e4:	2300      	movs	r3, #0
}
 80065e6:	4618      	mov	r0, r3
 80065e8:	3724      	adds	r7, #36	@ 0x24
 80065ea:	46bd      	mov	sp, r7
 80065ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065f0:	4770      	bx	lr

080065f2 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80065f2:	b480      	push	{r7}
 80065f4:	b08b      	sub	sp, #44	@ 0x2c
 80065f6:	af00      	add	r7, sp, #0
 80065f8:	60f8      	str	r0, [r7, #12]
 80065fa:	60b9      	str	r1, [r7, #8]
 80065fc:	4613      	mov	r3, r2
 80065fe:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8006604:	68bb      	ldr	r3, [r7, #8]
 8006606:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8006608:	88fb      	ldrh	r3, [r7, #6]
 800660a:	089b      	lsrs	r3, r3, #2
 800660c:	b29b      	uxth	r3, r3
 800660e:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8006610:	88fb      	ldrh	r3, [r7, #6]
 8006612:	f003 0303 	and.w	r3, r3, #3
 8006616:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8006618:	2300      	movs	r3, #0
 800661a:	623b      	str	r3, [r7, #32]
 800661c:	e014      	b.n	8006648 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800661e:	69bb      	ldr	r3, [r7, #24]
 8006620:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006624:	681a      	ldr	r2, [r3, #0]
 8006626:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006628:	601a      	str	r2, [r3, #0]
    pDest++;
 800662a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800662c:	3301      	adds	r3, #1
 800662e:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006630:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006632:	3301      	adds	r3, #1
 8006634:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006636:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006638:	3301      	adds	r3, #1
 800663a:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800663c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800663e:	3301      	adds	r3, #1
 8006640:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8006642:	6a3b      	ldr	r3, [r7, #32]
 8006644:	3301      	adds	r3, #1
 8006646:	623b      	str	r3, [r7, #32]
 8006648:	6a3a      	ldr	r2, [r7, #32]
 800664a:	697b      	ldr	r3, [r7, #20]
 800664c:	429a      	cmp	r2, r3
 800664e:	d3e6      	bcc.n	800661e <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8006650:	8bfb      	ldrh	r3, [r7, #30]
 8006652:	2b00      	cmp	r3, #0
 8006654:	d01e      	beq.n	8006694 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8006656:	2300      	movs	r3, #0
 8006658:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800665a:	69bb      	ldr	r3, [r7, #24]
 800665c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006660:	461a      	mov	r2, r3
 8006662:	f107 0310 	add.w	r3, r7, #16
 8006666:	6812      	ldr	r2, [r2, #0]
 8006668:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800666a:	693a      	ldr	r2, [r7, #16]
 800666c:	6a3b      	ldr	r3, [r7, #32]
 800666e:	b2db      	uxtb	r3, r3
 8006670:	00db      	lsls	r3, r3, #3
 8006672:	fa22 f303 	lsr.w	r3, r2, r3
 8006676:	b2da      	uxtb	r2, r3
 8006678:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800667a:	701a      	strb	r2, [r3, #0]
      i++;
 800667c:	6a3b      	ldr	r3, [r7, #32]
 800667e:	3301      	adds	r3, #1
 8006680:	623b      	str	r3, [r7, #32]
      pDest++;
 8006682:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006684:	3301      	adds	r3, #1
 8006686:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8006688:	8bfb      	ldrh	r3, [r7, #30]
 800668a:	3b01      	subs	r3, #1
 800668c:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800668e:	8bfb      	ldrh	r3, [r7, #30]
 8006690:	2b00      	cmp	r3, #0
 8006692:	d1ea      	bne.n	800666a <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8006694:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8006696:	4618      	mov	r0, r3
 8006698:	372c      	adds	r7, #44	@ 0x2c
 800669a:	46bd      	mov	sp, r7
 800669c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066a0:	4770      	bx	lr

080066a2 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 80066a2:	b480      	push	{r7}
 80066a4:	b085      	sub	sp, #20
 80066a6:	af00      	add	r7, sp, #0
 80066a8:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	695b      	ldr	r3, [r3, #20]
 80066ae:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	699b      	ldr	r3, [r3, #24]
 80066b4:	68fa      	ldr	r2, [r7, #12]
 80066b6:	4013      	ands	r3, r2
 80066b8:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80066ba:	68fb      	ldr	r3, [r7, #12]
}
 80066bc:	4618      	mov	r0, r3
 80066be:	3714      	adds	r7, #20
 80066c0:	46bd      	mov	sp, r7
 80066c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066c6:	4770      	bx	lr

080066c8 <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 80066c8:	b480      	push	{r7}
 80066ca:	b085      	sub	sp, #20
 80066cc:	af00      	add	r7, sp, #0
 80066ce:	6078      	str	r0, [r7, #4]
 80066d0:	460b      	mov	r3, r1
 80066d2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 80066d8:	78fb      	ldrb	r3, [r7, #3]
 80066da:	015a      	lsls	r2, r3, #5
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	4413      	add	r3, r2
 80066e0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80066e4:	689b      	ldr	r3, [r3, #8]
 80066e6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 80066e8:	78fb      	ldrb	r3, [r7, #3]
 80066ea:	015a      	lsls	r2, r3, #5
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	4413      	add	r3, r2
 80066f0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80066f4:	68db      	ldr	r3, [r3, #12]
 80066f6:	68ba      	ldr	r2, [r7, #8]
 80066f8:	4013      	ands	r3, r2
 80066fa:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80066fc:	68bb      	ldr	r3, [r7, #8]
}
 80066fe:	4618      	mov	r0, r3
 8006700:	3714      	adds	r7, #20
 8006702:	46bd      	mov	sp, r7
 8006704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006708:	4770      	bx	lr

0800670a <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800670a:	b480      	push	{r7}
 800670c:	b083      	sub	sp, #12
 800670e:	af00      	add	r7, sp, #0
 8006710:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	695b      	ldr	r3, [r3, #20]
 8006716:	f003 0301 	and.w	r3, r3, #1
}
 800671a:	4618      	mov	r0, r3
 800671c:	370c      	adds	r7, #12
 800671e:	46bd      	mov	sp, r7
 8006720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006724:	4770      	bx	lr

08006726 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8006726:	b480      	push	{r7}
 8006728:	b085      	sub	sp, #20
 800672a:	af00      	add	r7, sp, #0
 800672c:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800672e:	2300      	movs	r3, #0
 8006730:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	3301      	adds	r3, #1
 8006736:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800673e:	d901      	bls.n	8006744 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8006740:	2303      	movs	r3, #3
 8006742:	e022      	b.n	800678a <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	691b      	ldr	r3, [r3, #16]
 8006748:	2b00      	cmp	r3, #0
 800674a:	daf2      	bge.n	8006732 <USB_CoreReset+0xc>

  count = 10U;
 800674c:	230a      	movs	r3, #10
 800674e:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8006750:	e002      	b.n	8006758 <USB_CoreReset+0x32>
  {
    count--;
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	3b01      	subs	r3, #1
 8006756:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8006758:	68fb      	ldr	r3, [r7, #12]
 800675a:	2b00      	cmp	r3, #0
 800675c:	d1f9      	bne.n	8006752 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	691b      	ldr	r3, [r3, #16]
 8006762:	f043 0201 	orr.w	r2, r3, #1
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	3301      	adds	r3, #1
 800676e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006776:	d901      	bls.n	800677c <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8006778:	2303      	movs	r3, #3
 800677a:	e006      	b.n	800678a <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	691b      	ldr	r3, [r3, #16]
 8006780:	f003 0301 	and.w	r3, r3, #1
 8006784:	2b01      	cmp	r3, #1
 8006786:	d0f0      	beq.n	800676a <USB_CoreReset+0x44>

  return HAL_OK;
 8006788:	2300      	movs	r3, #0
}
 800678a:	4618      	mov	r0, r3
 800678c:	3714      	adds	r7, #20
 800678e:	46bd      	mov	sp, r7
 8006790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006794:	4770      	bx	lr
	...

08006798 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006798:	b084      	sub	sp, #16
 800679a:	b580      	push	{r7, lr}
 800679c:	b086      	sub	sp, #24
 800679e:	af00      	add	r7, sp, #0
 80067a0:	6078      	str	r0, [r7, #4]
 80067a2:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80067a6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80067aa:	2300      	movs	r3, #0
 80067ac:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80067b2:	68fb      	ldr	r3, [r7, #12]
 80067b4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80067b8:	461a      	mov	r2, r3
 80067ba:	2300      	movs	r3, #0
 80067bc:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067c2:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067ce:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067da:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||
          defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	68db      	ldr	r3, [r3, #12]
 80067e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d119      	bne.n	8006822 <USB_HostInit+0x8a>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 80067ee:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80067f2:	2b01      	cmp	r3, #1
 80067f4:	d10a      	bne.n	800680c <USB_HostInit+0x74>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	68fa      	ldr	r2, [r7, #12]
 8006800:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006804:	f043 0304 	orr.w	r3, r3, #4
 8006808:	6013      	str	r3, [r2, #0]
 800680a:	e014      	b.n	8006836 <USB_HostInit+0x9e>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	68fa      	ldr	r2, [r7, #12]
 8006816:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800681a:	f023 0304 	bic.w	r3, r3, #4
 800681e:	6013      	str	r3, [r2, #0]
 8006820:	e009      	b.n	8006836 <USB_HostInit+0x9e>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	68fa      	ldr	r2, [r7, #12]
 800682c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8006830:	f023 0304 	bic.w	r3, r3, #4
 8006834:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006836:	2110      	movs	r1, #16
 8006838:	6878      	ldr	r0, [r7, #4]
 800683a:	f7ff fe3c 	bl	80064b6 <USB_FlushTxFifo>
 800683e:	4603      	mov	r3, r0
 8006840:	2b00      	cmp	r3, #0
 8006842:	d001      	beq.n	8006848 <USB_HostInit+0xb0>
  {
    ret = HAL_ERROR;
 8006844:	2301      	movs	r3, #1
 8006846:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006848:	6878      	ldr	r0, [r7, #4]
 800684a:	f7ff fe66 	bl	800651a <USB_FlushRxFifo>
 800684e:	4603      	mov	r3, r0
 8006850:	2b00      	cmp	r3, #0
 8006852:	d001      	beq.n	8006858 <USB_HostInit+0xc0>
  {
    ret = HAL_ERROR;
 8006854:	2301      	movs	r3, #1
 8006856:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8006858:	2300      	movs	r3, #0
 800685a:	613b      	str	r3, [r7, #16]
 800685c:	e015      	b.n	800688a <USB_HostInit+0xf2>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 800685e:	693b      	ldr	r3, [r7, #16]
 8006860:	015a      	lsls	r2, r3, #5
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	4413      	add	r3, r2
 8006866:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800686a:	461a      	mov	r2, r3
 800686c:	f04f 33ff 	mov.w	r3, #4294967295
 8006870:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8006872:	693b      	ldr	r3, [r7, #16]
 8006874:	015a      	lsls	r2, r3, #5
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	4413      	add	r3, r2
 800687a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800687e:	461a      	mov	r2, r3
 8006880:	2300      	movs	r3, #0
 8006882:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8006884:	693b      	ldr	r3, [r7, #16]
 8006886:	3301      	adds	r3, #1
 8006888:	613b      	str	r3, [r7, #16]
 800688a:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800688e:	461a      	mov	r2, r3
 8006890:	693b      	ldr	r3, [r7, #16]
 8006892:	4293      	cmp	r3, r2
 8006894:	d3e3      	bcc.n	800685e <USB_HostInit+0xc6>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	2200      	movs	r2, #0
 800689a:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	f04f 32ff 	mov.w	r2, #4294967295
 80068a2:	615a      	str	r2, [r3, #20]
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	4a18      	ldr	r2, [pc, #96]	@ (8006908 <USB_HostInit+0x170>)
 80068a8:	4293      	cmp	r3, r2
 80068aa:	d10b      	bne.n	80068c4 <USB_HostInit+0x12c>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80068b2:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	4a15      	ldr	r2, [pc, #84]	@ (800690c <USB_HostInit+0x174>)
 80068b8:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	4a14      	ldr	r2, [pc, #80]	@ (8006910 <USB_HostInit+0x178>)
 80068be:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 80068c2:	e009      	b.n	80068d8 <USB_HostInit+0x140>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	2280      	movs	r2, #128	@ 0x80
 80068c8:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	4a11      	ldr	r2, [pc, #68]	@ (8006914 <USB_HostInit+0x17c>)
 80068ce:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	4a11      	ldr	r2, [pc, #68]	@ (8006918 <USB_HostInit+0x180>)
 80068d4:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80068d8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d105      	bne.n	80068ec <USB_HostInit+0x154>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	699b      	ldr	r3, [r3, #24]
 80068e4:	f043 0210 	orr.w	r2, r3, #16
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	699a      	ldr	r2, [r3, #24]
 80068f0:	4b0a      	ldr	r3, [pc, #40]	@ (800691c <USB_HostInit+0x184>)
 80068f2:	4313      	orrs	r3, r2
 80068f4:	687a      	ldr	r2, [r7, #4]
 80068f6:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 80068f8:	7dfb      	ldrb	r3, [r7, #23]
}
 80068fa:	4618      	mov	r0, r3
 80068fc:	3718      	adds	r7, #24
 80068fe:	46bd      	mov	sp, r7
 8006900:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006904:	b004      	add	sp, #16
 8006906:	4770      	bx	lr
 8006908:	40040000 	.word	0x40040000
 800690c:	01000200 	.word	0x01000200
 8006910:	00e00300 	.word	0x00e00300
 8006914:	00600080 	.word	0x00600080
 8006918:	004000e0 	.word	0x004000e0
 800691c:	a3200008 	.word	0xa3200008

08006920 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8006920:	b480      	push	{r7}
 8006922:	b085      	sub	sp, #20
 8006924:	af00      	add	r7, sp, #0
 8006926:	6078      	str	r0, [r7, #4]
 8006928:	460b      	mov	r3, r1
 800692a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8006930:	68fb      	ldr	r3, [r7, #12]
 8006932:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	68fa      	ldr	r2, [r7, #12]
 800693a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 800693e:	f023 0303 	bic.w	r3, r3, #3
 8006942:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800694a:	681a      	ldr	r2, [r3, #0]
 800694c:	78fb      	ldrb	r3, [r7, #3]
 800694e:	f003 0303 	and.w	r3, r3, #3
 8006952:	68f9      	ldr	r1, [r7, #12]
 8006954:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8006958:	4313      	orrs	r3, r2
 800695a:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 800695c:	78fb      	ldrb	r3, [r7, #3]
 800695e:	2b01      	cmp	r3, #1
 8006960:	d107      	bne.n	8006972 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 8006962:	68fb      	ldr	r3, [r7, #12]
 8006964:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006968:	461a      	mov	r2, r3
 800696a:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 800696e:	6053      	str	r3, [r2, #4]
 8006970:	e00c      	b.n	800698c <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 8006972:	78fb      	ldrb	r3, [r7, #3]
 8006974:	2b02      	cmp	r3, #2
 8006976:	d107      	bne.n	8006988 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800697e:	461a      	mov	r2, r3
 8006980:	f241 7370 	movw	r3, #6000	@ 0x1770
 8006984:	6053      	str	r3, [r2, #4]
 8006986:	e001      	b.n	800698c <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 8006988:	2301      	movs	r3, #1
 800698a:	e000      	b.n	800698e <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 800698c:	2300      	movs	r3, #0
}
 800698e:	4618      	mov	r0, r3
 8006990:	3714      	adds	r7, #20
 8006992:	46bd      	mov	sp, r7
 8006994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006998:	4770      	bx	lr

0800699a <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 800699a:	b580      	push	{r7, lr}
 800699c:	b084      	sub	sp, #16
 800699e:	af00      	add	r7, sp, #0
 80069a0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 80069a6:	2300      	movs	r3, #0
 80069a8:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80069aa:	68fb      	ldr	r3, [r7, #12]
 80069ac:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 80069b4:	68bb      	ldr	r3, [r7, #8]
 80069b6:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 80069ba:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 80069bc:	68bb      	ldr	r3, [r7, #8]
 80069be:	68fa      	ldr	r2, [r7, #12]
 80069c0:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 80069c4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80069c8:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 80069ca:	2064      	movs	r0, #100	@ 0x64
 80069cc:	f7fb fa0a 	bl	8001de4 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 80069d0:	68bb      	ldr	r3, [r7, #8]
 80069d2:	68fa      	ldr	r2, [r7, #12]
 80069d4:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 80069d8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80069dc:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 80069de:	200a      	movs	r0, #10
 80069e0:	f7fb fa00 	bl	8001de4 <HAL_Delay>

  return HAL_OK;
 80069e4:	2300      	movs	r3, #0
}
 80069e6:	4618      	mov	r0, r3
 80069e8:	3710      	adds	r7, #16
 80069ea:	46bd      	mov	sp, r7
 80069ec:	bd80      	pop	{r7, pc}

080069ee <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 80069ee:	b480      	push	{r7}
 80069f0:	b085      	sub	sp, #20
 80069f2:	af00      	add	r7, sp, #0
 80069f4:	6078      	str	r0, [r7, #4]
 80069f6:	460b      	mov	r3, r1
 80069f8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 80069fe:	2300      	movs	r3, #0
 8006a00:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8006a0c:	68bb      	ldr	r3, [r7, #8]
 8006a0e:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8006a12:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8006a14:	68bb      	ldr	r3, [r7, #8]
 8006a16:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d109      	bne.n	8006a32 <USB_DriveVbus+0x44>
 8006a1e:	78fb      	ldrb	r3, [r7, #3]
 8006a20:	2b01      	cmp	r3, #1
 8006a22:	d106      	bne.n	8006a32 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8006a24:	68bb      	ldr	r3, [r7, #8]
 8006a26:	68fa      	ldr	r2, [r7, #12]
 8006a28:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8006a2c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8006a30:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8006a32:	68bb      	ldr	r3, [r7, #8]
 8006a34:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006a38:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006a3c:	d109      	bne.n	8006a52 <USB_DriveVbus+0x64>
 8006a3e:	78fb      	ldrb	r3, [r7, #3]
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d106      	bne.n	8006a52 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8006a44:	68bb      	ldr	r3, [r7, #8]
 8006a46:	68fa      	ldr	r2, [r7, #12]
 8006a48:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8006a4c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006a50:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8006a52:	2300      	movs	r3, #0
}
 8006a54:	4618      	mov	r0, r3
 8006a56:	3714      	adds	r7, #20
 8006a58:	46bd      	mov	sp, r7
 8006a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a5e:	4770      	bx	lr

08006a60 <USB_GetHostSpeed>:
  *            @arg HCD_DEVICE_SPEED_HIGH: High speed mode
  *            @arg HCD_DEVICE_SPEED_FULL: Full speed mode
  *            @arg HCD_DEVICE_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 8006a60:	b480      	push	{r7}
 8006a62:	b085      	sub	sp, #20
 8006a64:	af00      	add	r7, sp, #0
 8006a66:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8006a6c:	2300      	movs	r3, #0
 8006a6e:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8006a7a:	68bb      	ldr	r3, [r7, #8]
 8006a7c:	0c5b      	lsrs	r3, r3, #17
 8006a7e:	f003 0303 	and.w	r3, r3, #3
}
 8006a82:	4618      	mov	r0, r3
 8006a84:	3714      	adds	r7, #20
 8006a86:	46bd      	mov	sp, r7
 8006a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a8c:	4770      	bx	lr

08006a8e <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 8006a8e:	b480      	push	{r7}
 8006a90:	b085      	sub	sp, #20
 8006a92:	af00      	add	r7, sp, #0
 8006a94:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006aa0:	689b      	ldr	r3, [r3, #8]
 8006aa2:	b29b      	uxth	r3, r3
}
 8006aa4:	4618      	mov	r0, r3
 8006aa6:	3714      	adds	r7, #20
 8006aa8:	46bd      	mov	sp, r7
 8006aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aae:	4770      	bx	lr

08006ab0 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8006ab0:	b580      	push	{r7, lr}
 8006ab2:	b088      	sub	sp, #32
 8006ab4:	af00      	add	r7, sp, #0
 8006ab6:	6078      	str	r0, [r7, #4]
 8006ab8:	4608      	mov	r0, r1
 8006aba:	4611      	mov	r1, r2
 8006abc:	461a      	mov	r2, r3
 8006abe:	4603      	mov	r3, r0
 8006ac0:	70fb      	strb	r3, [r7, #3]
 8006ac2:	460b      	mov	r3, r1
 8006ac4:	70bb      	strb	r3, [r7, #2]
 8006ac6:	4613      	mov	r3, r2
 8006ac8:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8006aca:	2300      	movs	r3, #0
 8006acc:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 8006ad2:	78fb      	ldrb	r3, [r7, #3]
 8006ad4:	015a      	lsls	r2, r3, #5
 8006ad6:	693b      	ldr	r3, [r7, #16]
 8006ad8:	4413      	add	r3, r2
 8006ada:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006ade:	461a      	mov	r2, r3
 8006ae0:	f04f 33ff 	mov.w	r3, #4294967295
 8006ae4:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8006ae6:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8006aea:	2b03      	cmp	r3, #3
 8006aec:	d87c      	bhi.n	8006be8 <USB_HC_Init+0x138>
 8006aee:	a201      	add	r2, pc, #4	@ (adr r2, 8006af4 <USB_HC_Init+0x44>)
 8006af0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006af4:	08006b05 	.word	0x08006b05
 8006af8:	08006bab 	.word	0x08006bab
 8006afc:	08006b05 	.word	0x08006b05
 8006b00:	08006b6d 	.word	0x08006b6d
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8006b04:	78fb      	ldrb	r3, [r7, #3]
 8006b06:	015a      	lsls	r2, r3, #5
 8006b08:	693b      	ldr	r3, [r7, #16]
 8006b0a:	4413      	add	r3, r2
 8006b0c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006b10:	461a      	mov	r2, r3
 8006b12:	f240 439d 	movw	r3, #1181	@ 0x49d
 8006b16:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8006b18:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	da10      	bge.n	8006b42 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8006b20:	78fb      	ldrb	r3, [r7, #3]
 8006b22:	015a      	lsls	r2, r3, #5
 8006b24:	693b      	ldr	r3, [r7, #16]
 8006b26:	4413      	add	r3, r2
 8006b28:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006b2c:	68db      	ldr	r3, [r3, #12]
 8006b2e:	78fa      	ldrb	r2, [r7, #3]
 8006b30:	0151      	lsls	r1, r2, #5
 8006b32:	693a      	ldr	r2, [r7, #16]
 8006b34:	440a      	add	r2, r1
 8006b36:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006b3a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006b3e:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 8006b40:	e055      	b.n	8006bee <USB_HC_Init+0x13e>
        if (USBx == USB_OTG_HS)
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	4a6f      	ldr	r2, [pc, #444]	@ (8006d04 <USB_HC_Init+0x254>)
 8006b46:	4293      	cmp	r3, r2
 8006b48:	d151      	bne.n	8006bee <USB_HC_Init+0x13e>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 8006b4a:	78fb      	ldrb	r3, [r7, #3]
 8006b4c:	015a      	lsls	r2, r3, #5
 8006b4e:	693b      	ldr	r3, [r7, #16]
 8006b50:	4413      	add	r3, r2
 8006b52:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006b56:	68db      	ldr	r3, [r3, #12]
 8006b58:	78fa      	ldrb	r2, [r7, #3]
 8006b5a:	0151      	lsls	r1, r2, #5
 8006b5c:	693a      	ldr	r2, [r7, #16]
 8006b5e:	440a      	add	r2, r1
 8006b60:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006b64:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8006b68:	60d3      	str	r3, [r2, #12]
      break;
 8006b6a:	e040      	b.n	8006bee <USB_HC_Init+0x13e>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8006b6c:	78fb      	ldrb	r3, [r7, #3]
 8006b6e:	015a      	lsls	r2, r3, #5
 8006b70:	693b      	ldr	r3, [r7, #16]
 8006b72:	4413      	add	r3, r2
 8006b74:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006b78:	461a      	mov	r2, r3
 8006b7a:	f240 639d 	movw	r3, #1693	@ 0x69d
 8006b7e:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8006b80:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	da34      	bge.n	8006bf2 <USB_HC_Init+0x142>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8006b88:	78fb      	ldrb	r3, [r7, #3]
 8006b8a:	015a      	lsls	r2, r3, #5
 8006b8c:	693b      	ldr	r3, [r7, #16]
 8006b8e:	4413      	add	r3, r2
 8006b90:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006b94:	68db      	ldr	r3, [r3, #12]
 8006b96:	78fa      	ldrb	r2, [r7, #3]
 8006b98:	0151      	lsls	r1, r2, #5
 8006b9a:	693a      	ldr	r2, [r7, #16]
 8006b9c:	440a      	add	r2, r1
 8006b9e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006ba2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006ba6:	60d3      	str	r3, [r2, #12]
      }

      break;
 8006ba8:	e023      	b.n	8006bf2 <USB_HC_Init+0x142>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8006baa:	78fb      	ldrb	r3, [r7, #3]
 8006bac:	015a      	lsls	r2, r3, #5
 8006bae:	693b      	ldr	r3, [r7, #16]
 8006bb0:	4413      	add	r3, r2
 8006bb2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006bb6:	461a      	mov	r2, r3
 8006bb8:	f240 2325 	movw	r3, #549	@ 0x225
 8006bbc:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8006bbe:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	da17      	bge.n	8006bf6 <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8006bc6:	78fb      	ldrb	r3, [r7, #3]
 8006bc8:	015a      	lsls	r2, r3, #5
 8006bca:	693b      	ldr	r3, [r7, #16]
 8006bcc:	4413      	add	r3, r2
 8006bce:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006bd2:	68db      	ldr	r3, [r3, #12]
 8006bd4:	78fa      	ldrb	r2, [r7, #3]
 8006bd6:	0151      	lsls	r1, r2, #5
 8006bd8:	693a      	ldr	r2, [r7, #16]
 8006bda:	440a      	add	r2, r1
 8006bdc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006be0:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 8006be4:	60d3      	str	r3, [r2, #12]
      }
      break;
 8006be6:	e006      	b.n	8006bf6 <USB_HC_Init+0x146>

    default:
      ret = HAL_ERROR;
 8006be8:	2301      	movs	r3, #1
 8006bea:	77fb      	strb	r3, [r7, #31]
      break;
 8006bec:	e004      	b.n	8006bf8 <USB_HC_Init+0x148>
      break;
 8006bee:	bf00      	nop
 8006bf0:	e002      	b.n	8006bf8 <USB_HC_Init+0x148>
      break;
 8006bf2:	bf00      	nop
 8006bf4:	e000      	b.n	8006bf8 <USB_HC_Init+0x148>
      break;
 8006bf6:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8006bf8:	78fb      	ldrb	r3, [r7, #3]
 8006bfa:	015a      	lsls	r2, r3, #5
 8006bfc:	693b      	ldr	r3, [r7, #16]
 8006bfe:	4413      	add	r3, r2
 8006c00:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006c04:	461a      	mov	r2, r3
 8006c06:	2300      	movs	r3, #0
 8006c08:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 8006c0a:	78fb      	ldrb	r3, [r7, #3]
 8006c0c:	015a      	lsls	r2, r3, #5
 8006c0e:	693b      	ldr	r3, [r7, #16]
 8006c10:	4413      	add	r3, r2
 8006c12:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006c16:	68db      	ldr	r3, [r3, #12]
 8006c18:	78fa      	ldrb	r2, [r7, #3]
 8006c1a:	0151      	lsls	r1, r2, #5
 8006c1c:	693a      	ldr	r2, [r7, #16]
 8006c1e:	440a      	add	r2, r1
 8006c20:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006c24:	f043 0302 	orr.w	r3, r3, #2
 8006c28:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8006c2a:	693b      	ldr	r3, [r7, #16]
 8006c2c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006c30:	699a      	ldr	r2, [r3, #24]
 8006c32:	78fb      	ldrb	r3, [r7, #3]
 8006c34:	f003 030f 	and.w	r3, r3, #15
 8006c38:	2101      	movs	r1, #1
 8006c3a:	fa01 f303 	lsl.w	r3, r1, r3
 8006c3e:	6939      	ldr	r1, [r7, #16]
 8006c40:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8006c44:	4313      	orrs	r3, r2
 8006c46:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	699b      	ldr	r3, [r3, #24]
 8006c4c:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8006c54:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	da03      	bge.n	8006c64 <USB_HC_Init+0x1b4>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8006c5c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006c60:	61bb      	str	r3, [r7, #24]
 8006c62:	e001      	b.n	8006c68 <USB_HC_Init+0x1b8>
  }
  else
  {
    HCcharEpDir = 0U;
 8006c64:	2300      	movs	r3, #0
 8006c66:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 8006c68:	6878      	ldr	r0, [r7, #4]
 8006c6a:	f7ff fef9 	bl	8006a60 <USB_GetHostSpeed>
 8006c6e:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8006c70:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006c74:	2b02      	cmp	r3, #2
 8006c76:	d106      	bne.n	8006c86 <USB_HC_Init+0x1d6>
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	2b02      	cmp	r3, #2
 8006c7c:	d003      	beq.n	8006c86 <USB_HC_Init+0x1d6>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8006c7e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8006c82:	617b      	str	r3, [r7, #20]
 8006c84:	e001      	b.n	8006c8a <USB_HC_Init+0x1da>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8006c86:	2300      	movs	r3, #0
 8006c88:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8006c8a:	787b      	ldrb	r3, [r7, #1]
 8006c8c:	059b      	lsls	r3, r3, #22
 8006c8e:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8006c92:	78bb      	ldrb	r3, [r7, #2]
 8006c94:	02db      	lsls	r3, r3, #11
 8006c96:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8006c9a:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8006c9c:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8006ca0:	049b      	lsls	r3, r3, #18
 8006ca2:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8006ca6:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 8006ca8:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8006caa:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8006cae:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8006cb0:	69bb      	ldr	r3, [r7, #24]
 8006cb2:	431a      	orrs	r2, r3
 8006cb4:	697b      	ldr	r3, [r7, #20]
 8006cb6:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8006cb8:	78fa      	ldrb	r2, [r7, #3]
 8006cba:	0151      	lsls	r1, r2, #5
 8006cbc:	693a      	ldr	r2, [r7, #16]
 8006cbe:	440a      	add	r2, r1
 8006cc0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8006cc4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8006cc8:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 8006cca:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8006cce:	2b03      	cmp	r3, #3
 8006cd0:	d003      	beq.n	8006cda <USB_HC_Init+0x22a>
 8006cd2:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8006cd6:	2b01      	cmp	r3, #1
 8006cd8:	d10f      	bne.n	8006cfa <USB_HC_Init+0x24a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8006cda:	78fb      	ldrb	r3, [r7, #3]
 8006cdc:	015a      	lsls	r2, r3, #5
 8006cde:	693b      	ldr	r3, [r7, #16]
 8006ce0:	4413      	add	r3, r2
 8006ce2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	78fa      	ldrb	r2, [r7, #3]
 8006cea:	0151      	lsls	r1, r2, #5
 8006cec:	693a      	ldr	r2, [r7, #16]
 8006cee:	440a      	add	r2, r1
 8006cf0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006cf4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8006cf8:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8006cfa:	7ffb      	ldrb	r3, [r7, #31]
}
 8006cfc:	4618      	mov	r0, r3
 8006cfe:	3720      	adds	r7, #32
 8006d00:	46bd      	mov	sp, r7
 8006d02:	bd80      	pop	{r7, pc}
 8006d04:	40040000 	.word	0x40040000

08006d08 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8006d08:	b580      	push	{r7, lr}
 8006d0a:	b08c      	sub	sp, #48	@ 0x30
 8006d0c:	af02      	add	r7, sp, #8
 8006d0e:	60f8      	str	r0, [r7, #12]
 8006d10:	60b9      	str	r1, [r7, #8]
 8006d12:	4613      	mov	r3, r2
 8006d14:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8006d1a:	68bb      	ldr	r3, [r7, #8]
 8006d1c:	785b      	ldrb	r3, [r3, #1]
 8006d1e:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 8006d20:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006d24:	837b      	strh	r3, [r7, #26]

#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	4a5d      	ldr	r2, [pc, #372]	@ (8006ea0 <USB_HC_StartXfer+0x198>)
 8006d2a:	4293      	cmp	r3, r2
 8006d2c:	d12f      	bne.n	8006d8e <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
    if (dma == 1U)
 8006d2e:	79fb      	ldrb	r3, [r7, #7]
 8006d30:	2b01      	cmp	r3, #1
 8006d32:	d11c      	bne.n	8006d6e <USB_HC_StartXfer+0x66>
    {
      if (((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)) && (hc->do_ssplit == 0U))
 8006d34:	68bb      	ldr	r3, [r7, #8]
 8006d36:	7c9b      	ldrb	r3, [r3, #18]
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d003      	beq.n	8006d44 <USB_HC_StartXfer+0x3c>
 8006d3c:	68bb      	ldr	r3, [r7, #8]
 8006d3e:	7c9b      	ldrb	r3, [r3, #18]
 8006d40:	2b02      	cmp	r3, #2
 8006d42:	d124      	bne.n	8006d8e <USB_HC_StartXfer+0x86>
 8006d44:	68bb      	ldr	r3, [r7, #8]
 8006d46:	799b      	ldrb	r3, [r3, #6]
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d120      	bne.n	8006d8e <USB_HC_StartXfer+0x86>
      {

        USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8006d4c:	69fb      	ldr	r3, [r7, #28]
 8006d4e:	015a      	lsls	r2, r3, #5
 8006d50:	6a3b      	ldr	r3, [r7, #32]
 8006d52:	4413      	add	r3, r2
 8006d54:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006d58:	68db      	ldr	r3, [r3, #12]
 8006d5a:	69fa      	ldr	r2, [r7, #28]
 8006d5c:	0151      	lsls	r1, r2, #5
 8006d5e:	6a3a      	ldr	r2, [r7, #32]
 8006d60:	440a      	add	r2, r1
 8006d62:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006d66:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006d6a:	60d3      	str	r3, [r2, #12]
 8006d6c:	e00f      	b.n	8006d8e <USB_HC_StartXfer+0x86>
                                                 USB_OTG_HCINTMSK_NAKM);
      }
    }
    else
    {
      if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 8006d6e:	68bb      	ldr	r3, [r7, #8]
 8006d70:	791b      	ldrb	r3, [r3, #4]
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d10b      	bne.n	8006d8e <USB_HC_StartXfer+0x86>
 8006d76:	68bb      	ldr	r3, [r7, #8]
 8006d78:	795b      	ldrb	r3, [r3, #5]
 8006d7a:	2b01      	cmp	r3, #1
 8006d7c:	d107      	bne.n	8006d8e <USB_HC_StartXfer+0x86>
      {
        (void)USB_DoPing(USBx, hc->ch_num);
 8006d7e:	68bb      	ldr	r3, [r7, #8]
 8006d80:	785b      	ldrb	r3, [r3, #1]
 8006d82:	4619      	mov	r1, r3
 8006d84:	68f8      	ldr	r0, [r7, #12]
 8006d86:	f000 fb6b 	bl	8007460 <USB_DoPing>
        return HAL_OK;
 8006d8a:	2300      	movs	r3, #0
 8006d8c:	e232      	b.n	80071f4 <USB_HC_StartXfer+0x4ec>
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 8006d8e:	68bb      	ldr	r3, [r7, #8]
 8006d90:	799b      	ldrb	r3, [r3, #6]
 8006d92:	2b01      	cmp	r3, #1
 8006d94:	d158      	bne.n	8006e48 <USB_HC_StartXfer+0x140>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 8006d96:	2301      	movs	r3, #1
 8006d98:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 8006d9a:	68bb      	ldr	r3, [r7, #8]
 8006d9c:	78db      	ldrb	r3, [r3, #3]
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d007      	beq.n	8006db2 <USB_HC_StartXfer+0xaa>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8006da2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006da4:	68ba      	ldr	r2, [r7, #8]
 8006da6:	8a92      	ldrh	r2, [r2, #20]
 8006da8:	fb03 f202 	mul.w	r2, r3, r2
 8006dac:	68bb      	ldr	r3, [r7, #8]
 8006dae:	61da      	str	r2, [r3, #28]
 8006db0:	e07c      	b.n	8006eac <USB_HC_StartXfer+0x1a4>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 8006db2:	68bb      	ldr	r3, [r7, #8]
 8006db4:	7c9b      	ldrb	r3, [r3, #18]
 8006db6:	2b01      	cmp	r3, #1
 8006db8:	d130      	bne.n	8006e1c <USB_HC_StartXfer+0x114>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 8006dba:	68bb      	ldr	r3, [r7, #8]
 8006dbc:	6a1b      	ldr	r3, [r3, #32]
 8006dbe:	2bbc      	cmp	r3, #188	@ 0xbc
 8006dc0:	d918      	bls.n	8006df4 <USB_HC_StartXfer+0xec>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 8006dc2:	68bb      	ldr	r3, [r7, #8]
 8006dc4:	8a9b      	ldrh	r3, [r3, #20]
 8006dc6:	461a      	mov	r2, r3
 8006dc8:	68bb      	ldr	r3, [r7, #8]
 8006dca:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 8006dcc:	68bb      	ldr	r3, [r7, #8]
 8006dce:	69da      	ldr	r2, [r3, #28]
 8006dd0:	68bb      	ldr	r3, [r7, #8]
 8006dd2:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 8006dd4:	68bb      	ldr	r3, [r7, #8]
 8006dd6:	68db      	ldr	r3, [r3, #12]
 8006dd8:	2b01      	cmp	r3, #1
 8006dda:	d003      	beq.n	8006de4 <USB_HC_StartXfer+0xdc>
 8006ddc:	68bb      	ldr	r3, [r7, #8]
 8006dde:	68db      	ldr	r3, [r3, #12]
 8006de0:	2b02      	cmp	r3, #2
 8006de2:	d103      	bne.n	8006dec <USB_HC_StartXfer+0xe4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 8006de4:	68bb      	ldr	r3, [r7, #8]
 8006de6:	2202      	movs	r2, #2
 8006de8:	60da      	str	r2, [r3, #12]
 8006dea:	e05f      	b.n	8006eac <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 8006dec:	68bb      	ldr	r3, [r7, #8]
 8006dee:	2201      	movs	r2, #1
 8006df0:	60da      	str	r2, [r3, #12]
 8006df2:	e05b      	b.n	8006eac <USB_HC_StartXfer+0x1a4>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8006df4:	68bb      	ldr	r3, [r7, #8]
 8006df6:	6a1a      	ldr	r2, [r3, #32]
 8006df8:	68bb      	ldr	r3, [r7, #8]
 8006dfa:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 8006dfc:	68bb      	ldr	r3, [r7, #8]
 8006dfe:	68db      	ldr	r3, [r3, #12]
 8006e00:	2b01      	cmp	r3, #1
 8006e02:	d007      	beq.n	8006e14 <USB_HC_StartXfer+0x10c>
 8006e04:	68bb      	ldr	r3, [r7, #8]
 8006e06:	68db      	ldr	r3, [r3, #12]
 8006e08:	2b02      	cmp	r3, #2
 8006e0a:	d003      	beq.n	8006e14 <USB_HC_StartXfer+0x10c>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 8006e0c:	68bb      	ldr	r3, [r7, #8]
 8006e0e:	2204      	movs	r2, #4
 8006e10:	60da      	str	r2, [r3, #12]
 8006e12:	e04b      	b.n	8006eac <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 8006e14:	68bb      	ldr	r3, [r7, #8]
 8006e16:	2203      	movs	r2, #3
 8006e18:	60da      	str	r2, [r3, #12]
 8006e1a:	e047      	b.n	8006eac <USB_HC_StartXfer+0x1a4>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 8006e1c:	79fb      	ldrb	r3, [r7, #7]
 8006e1e:	2b01      	cmp	r3, #1
 8006e20:	d10d      	bne.n	8006e3e <USB_HC_StartXfer+0x136>
 8006e22:	68bb      	ldr	r3, [r7, #8]
 8006e24:	6a1b      	ldr	r3, [r3, #32]
 8006e26:	68ba      	ldr	r2, [r7, #8]
 8006e28:	8a92      	ldrh	r2, [r2, #20]
 8006e2a:	4293      	cmp	r3, r2
 8006e2c:	d907      	bls.n	8006e3e <USB_HC_StartXfer+0x136>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8006e2e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006e30:	68ba      	ldr	r2, [r7, #8]
 8006e32:	8a92      	ldrh	r2, [r2, #20]
 8006e34:	fb03 f202 	mul.w	r2, r3, r2
 8006e38:	68bb      	ldr	r3, [r7, #8]
 8006e3a:	61da      	str	r2, [r3, #28]
 8006e3c:	e036      	b.n	8006eac <USB_HC_StartXfer+0x1a4>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8006e3e:	68bb      	ldr	r3, [r7, #8]
 8006e40:	6a1a      	ldr	r2, [r3, #32]
 8006e42:	68bb      	ldr	r3, [r7, #8]
 8006e44:	61da      	str	r2, [r3, #28]
 8006e46:	e031      	b.n	8006eac <USB_HC_StartXfer+0x1a4>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 8006e48:	68bb      	ldr	r3, [r7, #8]
 8006e4a:	6a1b      	ldr	r3, [r3, #32]
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d018      	beq.n	8006e82 <USB_HC_StartXfer+0x17a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8006e50:	68bb      	ldr	r3, [r7, #8]
 8006e52:	6a1b      	ldr	r3, [r3, #32]
 8006e54:	68ba      	ldr	r2, [r7, #8]
 8006e56:	8a92      	ldrh	r2, [r2, #20]
 8006e58:	4413      	add	r3, r2
 8006e5a:	3b01      	subs	r3, #1
 8006e5c:	68ba      	ldr	r2, [r7, #8]
 8006e5e:	8a92      	ldrh	r2, [r2, #20]
 8006e60:	fbb3 f3f2 	udiv	r3, r3, r2
 8006e64:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 8006e66:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8006e68:	8b7b      	ldrh	r3, [r7, #26]
 8006e6a:	429a      	cmp	r2, r3
 8006e6c:	d90b      	bls.n	8006e86 <USB_HC_StartXfer+0x17e>
      {
        num_packets = max_hc_pkt_count;
 8006e6e:	8b7b      	ldrh	r3, [r7, #26]
 8006e70:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8006e72:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006e74:	68ba      	ldr	r2, [r7, #8]
 8006e76:	8a92      	ldrh	r2, [r2, #20]
 8006e78:	fb03 f202 	mul.w	r2, r3, r2
 8006e7c:	68bb      	ldr	r3, [r7, #8]
 8006e7e:	61da      	str	r2, [r3, #28]
 8006e80:	e001      	b.n	8006e86 <USB_HC_StartXfer+0x17e>
      }
    }
    else
    {
      num_packets = 1U;
 8006e82:	2301      	movs	r3, #1
 8006e84:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 8006e86:	68bb      	ldr	r3, [r7, #8]
 8006e88:	78db      	ldrb	r3, [r3, #3]
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d00a      	beq.n	8006ea4 <USB_HC_StartXfer+0x19c>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8006e8e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006e90:	68ba      	ldr	r2, [r7, #8]
 8006e92:	8a92      	ldrh	r2, [r2, #20]
 8006e94:	fb03 f202 	mul.w	r2, r3, r2
 8006e98:	68bb      	ldr	r3, [r7, #8]
 8006e9a:	61da      	str	r2, [r3, #28]
 8006e9c:	e006      	b.n	8006eac <USB_HC_StartXfer+0x1a4>
 8006e9e:	bf00      	nop
 8006ea0:	40040000 	.word	0x40040000
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 8006ea4:	68bb      	ldr	r3, [r7, #8]
 8006ea6:	6a1a      	ldr	r2, [r3, #32]
 8006ea8:	68bb      	ldr	r3, [r7, #8]
 8006eaa:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8006eac:	68bb      	ldr	r3, [r7, #8]
 8006eae:	69db      	ldr	r3, [r3, #28]
 8006eb0:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8006eb4:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006eb6:	04d9      	lsls	r1, r3, #19
 8006eb8:	4ba3      	ldr	r3, [pc, #652]	@ (8007148 <USB_HC_StartXfer+0x440>)
 8006eba:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8006ebc:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8006ebe:	68bb      	ldr	r3, [r7, #8]
 8006ec0:	7d9b      	ldrb	r3, [r3, #22]
 8006ec2:	075b      	lsls	r3, r3, #29
 8006ec4:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8006ec8:	69f9      	ldr	r1, [r7, #28]
 8006eca:	0148      	lsls	r0, r1, #5
 8006ecc:	6a39      	ldr	r1, [r7, #32]
 8006ece:	4401      	add	r1, r0
 8006ed0:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8006ed4:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8006ed6:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8006ed8:	79fb      	ldrb	r3, [r7, #7]
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d009      	beq.n	8006ef2 <USB_HC_StartXfer+0x1ea>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8006ede:	68bb      	ldr	r3, [r7, #8]
 8006ee0:	6999      	ldr	r1, [r3, #24]
 8006ee2:	69fb      	ldr	r3, [r7, #28]
 8006ee4:	015a      	lsls	r2, r3, #5
 8006ee6:	6a3b      	ldr	r3, [r7, #32]
 8006ee8:	4413      	add	r3, r2
 8006eea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006eee:	460a      	mov	r2, r1
 8006ef0:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8006ef2:	6a3b      	ldr	r3, [r7, #32]
 8006ef4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006ef8:	689b      	ldr	r3, [r3, #8]
 8006efa:	f003 0301 	and.w	r3, r3, #1
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	bf0c      	ite	eq
 8006f02:	2301      	moveq	r3, #1
 8006f04:	2300      	movne	r3, #0
 8006f06:	b2db      	uxtb	r3, r3
 8006f08:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8006f0a:	69fb      	ldr	r3, [r7, #28]
 8006f0c:	015a      	lsls	r2, r3, #5
 8006f0e:	6a3b      	ldr	r3, [r7, #32]
 8006f10:	4413      	add	r3, r2
 8006f12:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	69fa      	ldr	r2, [r7, #28]
 8006f1a:	0151      	lsls	r1, r2, #5
 8006f1c:	6a3a      	ldr	r2, [r7, #32]
 8006f1e:	440a      	add	r2, r1
 8006f20:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006f24:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8006f28:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8006f2a:	69fb      	ldr	r3, [r7, #28]
 8006f2c:	015a      	lsls	r2, r3, #5
 8006f2e:	6a3b      	ldr	r3, [r7, #32]
 8006f30:	4413      	add	r3, r2
 8006f32:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006f36:	681a      	ldr	r2, [r3, #0]
 8006f38:	7e7b      	ldrb	r3, [r7, #25]
 8006f3a:	075b      	lsls	r3, r3, #29
 8006f3c:	69f9      	ldr	r1, [r7, #28]
 8006f3e:	0148      	lsls	r0, r1, #5
 8006f40:	6a39      	ldr	r1, [r7, #32]
 8006f42:	4401      	add	r1, r0
 8006f44:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 8006f48:	4313      	orrs	r3, r2
 8006f4a:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 8006f4c:	68bb      	ldr	r3, [r7, #8]
 8006f4e:	799b      	ldrb	r3, [r3, #6]
 8006f50:	2b01      	cmp	r3, #1
 8006f52:	f040 80c3 	bne.w	80070dc <USB_HC_StartXfer+0x3d4>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8006f56:	68bb      	ldr	r3, [r7, #8]
 8006f58:	7c5b      	ldrb	r3, [r3, #17]
 8006f5a:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8006f5c:	68ba      	ldr	r2, [r7, #8]
 8006f5e:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8006f60:	4313      	orrs	r3, r2
 8006f62:	69fa      	ldr	r2, [r7, #28]
 8006f64:	0151      	lsls	r1, r2, #5
 8006f66:	6a3a      	ldr	r2, [r7, #32]
 8006f68:	440a      	add	r2, r1
 8006f6a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8006f6e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8006f72:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 8006f74:	69fb      	ldr	r3, [r7, #28]
 8006f76:	015a      	lsls	r2, r3, #5
 8006f78:	6a3b      	ldr	r3, [r7, #32]
 8006f7a:	4413      	add	r3, r2
 8006f7c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006f80:	68db      	ldr	r3, [r3, #12]
 8006f82:	69fa      	ldr	r2, [r7, #28]
 8006f84:	0151      	lsls	r1, r2, #5
 8006f86:	6a3a      	ldr	r2, [r7, #32]
 8006f88:	440a      	add	r2, r1
 8006f8a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006f8e:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8006f92:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 8006f94:	68bb      	ldr	r3, [r7, #8]
 8006f96:	79db      	ldrb	r3, [r3, #7]
 8006f98:	2b01      	cmp	r3, #1
 8006f9a:	d123      	bne.n	8006fe4 <USB_HC_StartXfer+0x2dc>
 8006f9c:	68bb      	ldr	r3, [r7, #8]
 8006f9e:	78db      	ldrb	r3, [r3, #3]
 8006fa0:	2b00      	cmp	r3, #0
 8006fa2:	d11f      	bne.n	8006fe4 <USB_HC_StartXfer+0x2dc>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8006fa4:	69fb      	ldr	r3, [r7, #28]
 8006fa6:	015a      	lsls	r2, r3, #5
 8006fa8:	6a3b      	ldr	r3, [r7, #32]
 8006faa:	4413      	add	r3, r2
 8006fac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006fb0:	685b      	ldr	r3, [r3, #4]
 8006fb2:	69fa      	ldr	r2, [r7, #28]
 8006fb4:	0151      	lsls	r1, r2, #5
 8006fb6:	6a3a      	ldr	r2, [r7, #32]
 8006fb8:	440a      	add	r2, r1
 8006fba:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006fbe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006fc2:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8006fc4:	69fb      	ldr	r3, [r7, #28]
 8006fc6:	015a      	lsls	r2, r3, #5
 8006fc8:	6a3b      	ldr	r3, [r7, #32]
 8006fca:	4413      	add	r3, r2
 8006fcc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8006fd0:	68db      	ldr	r3, [r3, #12]
 8006fd2:	69fa      	ldr	r2, [r7, #28]
 8006fd4:	0151      	lsls	r1, r2, #5
 8006fd6:	6a3a      	ldr	r2, [r7, #32]
 8006fd8:	440a      	add	r2, r1
 8006fda:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8006fde:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006fe2:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8006fe4:	68bb      	ldr	r3, [r7, #8]
 8006fe6:	7c9b      	ldrb	r3, [r3, #18]
 8006fe8:	2b01      	cmp	r3, #1
 8006fea:	d003      	beq.n	8006ff4 <USB_HC_StartXfer+0x2ec>
 8006fec:	68bb      	ldr	r3, [r7, #8]
 8006fee:	7c9b      	ldrb	r3, [r3, #18]
 8006ff0:	2b03      	cmp	r3, #3
 8006ff2:	d117      	bne.n	8007024 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8006ff4:	68bb      	ldr	r3, [r7, #8]
 8006ff6:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8006ff8:	2b01      	cmp	r3, #1
 8006ffa:	d113      	bne.n	8007024 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8006ffc:	68bb      	ldr	r3, [r7, #8]
 8006ffe:	78db      	ldrb	r3, [r3, #3]
 8007000:	2b01      	cmp	r3, #1
 8007002:	d10f      	bne.n	8007024 <USB_HC_StartXfer+0x31c>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8007004:	69fb      	ldr	r3, [r7, #28]
 8007006:	015a      	lsls	r2, r3, #5
 8007008:	6a3b      	ldr	r3, [r7, #32]
 800700a:	4413      	add	r3, r2
 800700c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007010:	685b      	ldr	r3, [r3, #4]
 8007012:	69fa      	ldr	r2, [r7, #28]
 8007014:	0151      	lsls	r1, r2, #5
 8007016:	6a3a      	ldr	r2, [r7, #32]
 8007018:	440a      	add	r2, r1
 800701a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800701e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007022:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 8007024:	68bb      	ldr	r3, [r7, #8]
 8007026:	7c9b      	ldrb	r3, [r3, #18]
 8007028:	2b01      	cmp	r3, #1
 800702a:	d162      	bne.n	80070f2 <USB_HC_StartXfer+0x3ea>
 800702c:	68bb      	ldr	r3, [r7, #8]
 800702e:	78db      	ldrb	r3, [r3, #3]
 8007030:	2b00      	cmp	r3, #0
 8007032:	d15e      	bne.n	80070f2 <USB_HC_StartXfer+0x3ea>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 8007034:	68bb      	ldr	r3, [r7, #8]
 8007036:	68db      	ldr	r3, [r3, #12]
 8007038:	3b01      	subs	r3, #1
 800703a:	2b03      	cmp	r3, #3
 800703c:	d858      	bhi.n	80070f0 <USB_HC_StartXfer+0x3e8>
 800703e:	a201      	add	r2, pc, #4	@ (adr r2, 8007044 <USB_HC_StartXfer+0x33c>)
 8007040:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007044:	08007055 	.word	0x08007055
 8007048:	08007077 	.word	0x08007077
 800704c:	08007099 	.word	0x08007099
 8007050:	080070bb 	.word	0x080070bb
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 8007054:	69fb      	ldr	r3, [r7, #28]
 8007056:	015a      	lsls	r2, r3, #5
 8007058:	6a3b      	ldr	r3, [r7, #32]
 800705a:	4413      	add	r3, r2
 800705c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007060:	685b      	ldr	r3, [r3, #4]
 8007062:	69fa      	ldr	r2, [r7, #28]
 8007064:	0151      	lsls	r1, r2, #5
 8007066:	6a3a      	ldr	r2, [r7, #32]
 8007068:	440a      	add	r2, r1
 800706a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800706e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007072:	6053      	str	r3, [r2, #4]
          break;
 8007074:	e03d      	b.n	80070f2 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 8007076:	69fb      	ldr	r3, [r7, #28]
 8007078:	015a      	lsls	r2, r3, #5
 800707a:	6a3b      	ldr	r3, [r7, #32]
 800707c:	4413      	add	r3, r2
 800707e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007082:	685b      	ldr	r3, [r3, #4]
 8007084:	69fa      	ldr	r2, [r7, #28]
 8007086:	0151      	lsls	r1, r2, #5
 8007088:	6a3a      	ldr	r2, [r7, #32]
 800708a:	440a      	add	r2, r1
 800708c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007090:	f043 030e 	orr.w	r3, r3, #14
 8007094:	6053      	str	r3, [r2, #4]
          break;
 8007096:	e02c      	b.n	80070f2 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 8007098:	69fb      	ldr	r3, [r7, #28]
 800709a:	015a      	lsls	r2, r3, #5
 800709c:	6a3b      	ldr	r3, [r7, #32]
 800709e:	4413      	add	r3, r2
 80070a0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80070a4:	685b      	ldr	r3, [r3, #4]
 80070a6:	69fa      	ldr	r2, [r7, #28]
 80070a8:	0151      	lsls	r1, r2, #5
 80070aa:	6a3a      	ldr	r2, [r7, #32]
 80070ac:	440a      	add	r2, r1
 80070ae:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80070b2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80070b6:	6053      	str	r3, [r2, #4]
          break;
 80070b8:	e01b      	b.n	80070f2 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 80070ba:	69fb      	ldr	r3, [r7, #28]
 80070bc:	015a      	lsls	r2, r3, #5
 80070be:	6a3b      	ldr	r3, [r7, #32]
 80070c0:	4413      	add	r3, r2
 80070c2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80070c6:	685b      	ldr	r3, [r3, #4]
 80070c8:	69fa      	ldr	r2, [r7, #28]
 80070ca:	0151      	lsls	r1, r2, #5
 80070cc:	6a3a      	ldr	r2, [r7, #32]
 80070ce:	440a      	add	r2, r1
 80070d0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80070d4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80070d8:	6053      	str	r3, [r2, #4]
          break;
 80070da:	e00a      	b.n	80070f2 <USB_HC_StartXfer+0x3ea>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 80070dc:	69fb      	ldr	r3, [r7, #28]
 80070de:	015a      	lsls	r2, r3, #5
 80070e0:	6a3b      	ldr	r3, [r7, #32]
 80070e2:	4413      	add	r3, r2
 80070e4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80070e8:	461a      	mov	r2, r3
 80070ea:	2300      	movs	r3, #0
 80070ec:	6053      	str	r3, [r2, #4]
 80070ee:	e000      	b.n	80070f2 <USB_HC_StartXfer+0x3ea>
          break;
 80070f0:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 80070f2:	69fb      	ldr	r3, [r7, #28]
 80070f4:	015a      	lsls	r2, r3, #5
 80070f6:	6a3b      	ldr	r3, [r7, #32]
 80070f8:	4413      	add	r3, r2
 80070fa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8007102:	693b      	ldr	r3, [r7, #16]
 8007104:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007108:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 800710a:	68bb      	ldr	r3, [r7, #8]
 800710c:	78db      	ldrb	r3, [r3, #3]
 800710e:	2b00      	cmp	r3, #0
 8007110:	d004      	beq.n	800711c <USB_HC_StartXfer+0x414>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8007112:	693b      	ldr	r3, [r7, #16]
 8007114:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007118:	613b      	str	r3, [r7, #16]
 800711a:	e003      	b.n	8007124 <USB_HC_StartXfer+0x41c>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 800711c:	693b      	ldr	r3, [r7, #16]
 800711e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007122:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8007124:	693b      	ldr	r3, [r7, #16]
 8007126:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800712a:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 800712c:	69fb      	ldr	r3, [r7, #28]
 800712e:	015a      	lsls	r2, r3, #5
 8007130:	6a3b      	ldr	r3, [r7, #32]
 8007132:	4413      	add	r3, r2
 8007134:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007138:	461a      	mov	r2, r3
 800713a:	693b      	ldr	r3, [r7, #16]
 800713c:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 800713e:	79fb      	ldrb	r3, [r7, #7]
 8007140:	2b00      	cmp	r3, #0
 8007142:	d003      	beq.n	800714c <USB_HC_StartXfer+0x444>
  {
    return HAL_OK;
 8007144:	2300      	movs	r3, #0
 8007146:	e055      	b.n	80071f4 <USB_HC_StartXfer+0x4ec>
 8007148:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 800714c:	68bb      	ldr	r3, [r7, #8]
 800714e:	78db      	ldrb	r3, [r3, #3]
 8007150:	2b00      	cmp	r3, #0
 8007152:	d14e      	bne.n	80071f2 <USB_HC_StartXfer+0x4ea>
 8007154:	68bb      	ldr	r3, [r7, #8]
 8007156:	6a1b      	ldr	r3, [r3, #32]
 8007158:	2b00      	cmp	r3, #0
 800715a:	d04a      	beq.n	80071f2 <USB_HC_StartXfer+0x4ea>
 800715c:	68bb      	ldr	r3, [r7, #8]
 800715e:	79db      	ldrb	r3, [r3, #7]
 8007160:	2b00      	cmp	r3, #0
 8007162:	d146      	bne.n	80071f2 <USB_HC_StartXfer+0x4ea>
  {
    switch (hc->ep_type)
 8007164:	68bb      	ldr	r3, [r7, #8]
 8007166:	7c9b      	ldrb	r3, [r3, #18]
 8007168:	2b03      	cmp	r3, #3
 800716a:	d831      	bhi.n	80071d0 <USB_HC_StartXfer+0x4c8>
 800716c:	a201      	add	r2, pc, #4	@ (adr r2, 8007174 <USB_HC_StartXfer+0x46c>)
 800716e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007172:	bf00      	nop
 8007174:	08007185 	.word	0x08007185
 8007178:	080071a9 	.word	0x080071a9
 800717c:	08007185 	.word	0x08007185
 8007180:	080071a9 	.word	0x080071a9
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8007184:	68bb      	ldr	r3, [r7, #8]
 8007186:	6a1b      	ldr	r3, [r3, #32]
 8007188:	3303      	adds	r3, #3
 800718a:	089b      	lsrs	r3, r3, #2
 800718c:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 800718e:	8afa      	ldrh	r2, [r7, #22]
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007194:	b29b      	uxth	r3, r3
 8007196:	429a      	cmp	r2, r3
 8007198:	d91c      	bls.n	80071d4 <USB_HC_StartXfer+0x4cc>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	699b      	ldr	r3, [r3, #24]
 800719e:	f043 0220 	orr.w	r2, r3, #32
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	619a      	str	r2, [r3, #24]
        }
        break;
 80071a6:	e015      	b.n	80071d4 <USB_HC_StartXfer+0x4cc>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 80071a8:	68bb      	ldr	r3, [r7, #8]
 80071aa:	6a1b      	ldr	r3, [r3, #32]
 80071ac:	3303      	adds	r3, #3
 80071ae:	089b      	lsrs	r3, r3, #2
 80071b0:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 80071b2:	8afa      	ldrh	r2, [r7, #22]
 80071b4:	6a3b      	ldr	r3, [r7, #32]
 80071b6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80071ba:	691b      	ldr	r3, [r3, #16]
 80071bc:	b29b      	uxth	r3, r3
 80071be:	429a      	cmp	r2, r3
 80071c0:	d90a      	bls.n	80071d8 <USB_HC_StartXfer+0x4d0>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	699b      	ldr	r3, [r3, #24]
 80071c6:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	619a      	str	r2, [r3, #24]
        }
        break;
 80071ce:	e003      	b.n	80071d8 <USB_HC_StartXfer+0x4d0>

      default:
        break;
 80071d0:	bf00      	nop
 80071d2:	e002      	b.n	80071da <USB_HC_StartXfer+0x4d2>
        break;
 80071d4:	bf00      	nop
 80071d6:	e000      	b.n	80071da <USB_HC_StartXfer+0x4d2>
        break;
 80071d8:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 80071da:	68bb      	ldr	r3, [r7, #8]
 80071dc:	6999      	ldr	r1, [r3, #24]
 80071de:	68bb      	ldr	r3, [r7, #8]
 80071e0:	785a      	ldrb	r2, [r3, #1]
 80071e2:	68bb      	ldr	r3, [r7, #8]
 80071e4:	6a1b      	ldr	r3, [r3, #32]
 80071e6:	b29b      	uxth	r3, r3
 80071e8:	2000      	movs	r0, #0
 80071ea:	9000      	str	r0, [sp, #0]
 80071ec:	68f8      	ldr	r0, [r7, #12]
 80071ee:	f7ff f9c2 	bl	8006576 <USB_WritePacket>
  }

  return HAL_OK;
 80071f2:	2300      	movs	r3, #0
}
 80071f4:	4618      	mov	r0, r3
 80071f6:	3728      	adds	r7, #40	@ 0x28
 80071f8:	46bd      	mov	sp, r7
 80071fa:	bd80      	pop	{r7, pc}

080071fc <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80071fc:	b480      	push	{r7}
 80071fe:	b085      	sub	sp, #20
 8007200:	af00      	add	r7, sp, #0
 8007202:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800720e:	695b      	ldr	r3, [r3, #20]
 8007210:	b29b      	uxth	r3, r3
}
 8007212:	4618      	mov	r0, r3
 8007214:	3714      	adds	r7, #20
 8007216:	46bd      	mov	sp, r7
 8007218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800721c:	4770      	bx	lr

0800721e <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800721e:	b480      	push	{r7}
 8007220:	b089      	sub	sp, #36	@ 0x24
 8007222:	af00      	add	r7, sp, #0
 8007224:	6078      	str	r0, [r7, #4]
 8007226:	460b      	mov	r3, r1
 8007228:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 800722e:	78fb      	ldrb	r3, [r7, #3]
 8007230:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 8007232:	2300      	movs	r3, #0
 8007234:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8007236:	69bb      	ldr	r3, [r7, #24]
 8007238:	015a      	lsls	r2, r3, #5
 800723a:	69fb      	ldr	r3, [r7, #28]
 800723c:	4413      	add	r3, r2
 800723e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	0c9b      	lsrs	r3, r3, #18
 8007246:	f003 0303 	and.w	r3, r3, #3
 800724a:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 800724c:	69bb      	ldr	r3, [r7, #24]
 800724e:	015a      	lsls	r2, r3, #5
 8007250:	69fb      	ldr	r3, [r7, #28]
 8007252:	4413      	add	r3, r2
 8007254:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	0fdb      	lsrs	r3, r3, #31
 800725c:	f003 0301 	and.w	r3, r3, #1
 8007260:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 8007262:	69bb      	ldr	r3, [r7, #24]
 8007264:	015a      	lsls	r2, r3, #5
 8007266:	69fb      	ldr	r3, [r7, #28]
 8007268:	4413      	add	r3, r2
 800726a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800726e:	685b      	ldr	r3, [r3, #4]
 8007270:	0fdb      	lsrs	r3, r3, #31
 8007272:	f003 0301 	and.w	r3, r3, #1
 8007276:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	689b      	ldr	r3, [r3, #8]
 800727c:	f003 0320 	and.w	r3, r3, #32
 8007280:	2b20      	cmp	r3, #32
 8007282:	d10d      	bne.n	80072a0 <USB_HC_Halt+0x82>
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	2b00      	cmp	r3, #0
 8007288:	d10a      	bne.n	80072a0 <USB_HC_Halt+0x82>
 800728a:	693b      	ldr	r3, [r7, #16]
 800728c:	2b00      	cmp	r3, #0
 800728e:	d005      	beq.n	800729c <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 8007290:	697b      	ldr	r3, [r7, #20]
 8007292:	2b01      	cmp	r3, #1
 8007294:	d002      	beq.n	800729c <USB_HC_Halt+0x7e>
 8007296:	697b      	ldr	r3, [r7, #20]
 8007298:	2b03      	cmp	r3, #3
 800729a:	d101      	bne.n	80072a0 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 800729c:	2300      	movs	r3, #0
 800729e:	e0d8      	b.n	8007452 <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 80072a0:	697b      	ldr	r3, [r7, #20]
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d002      	beq.n	80072ac <USB_HC_Halt+0x8e>
 80072a6:	697b      	ldr	r3, [r7, #20]
 80072a8:	2b02      	cmp	r3, #2
 80072aa:	d173      	bne.n	8007394 <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 80072ac:	69bb      	ldr	r3, [r7, #24]
 80072ae:	015a      	lsls	r2, r3, #5
 80072b0:	69fb      	ldr	r3, [r7, #28]
 80072b2:	4413      	add	r3, r2
 80072b4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	69ba      	ldr	r2, [r7, #24]
 80072bc:	0151      	lsls	r1, r2, #5
 80072be:	69fa      	ldr	r2, [r7, #28]
 80072c0:	440a      	add	r2, r1
 80072c2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80072c6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80072ca:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	689b      	ldr	r3, [r3, #8]
 80072d0:	f003 0320 	and.w	r3, r3, #32
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	d14a      	bne.n	800736e <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80072dc:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d133      	bne.n	800734c <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80072e4:	69bb      	ldr	r3, [r7, #24]
 80072e6:	015a      	lsls	r2, r3, #5
 80072e8:	69fb      	ldr	r3, [r7, #28]
 80072ea:	4413      	add	r3, r2
 80072ec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	69ba      	ldr	r2, [r7, #24]
 80072f4:	0151      	lsls	r1, r2, #5
 80072f6:	69fa      	ldr	r2, [r7, #28]
 80072f8:	440a      	add	r2, r1
 80072fa:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80072fe:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007302:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8007304:	69bb      	ldr	r3, [r7, #24]
 8007306:	015a      	lsls	r2, r3, #5
 8007308:	69fb      	ldr	r3, [r7, #28]
 800730a:	4413      	add	r3, r2
 800730c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	69ba      	ldr	r2, [r7, #24]
 8007314:	0151      	lsls	r1, r2, #5
 8007316:	69fa      	ldr	r2, [r7, #28]
 8007318:	440a      	add	r2, r1
 800731a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800731e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007322:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 8007324:	68bb      	ldr	r3, [r7, #8]
 8007326:	3301      	adds	r3, #1
 8007328:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 800732a:	68bb      	ldr	r3, [r7, #8]
 800732c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007330:	d82e      	bhi.n	8007390 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8007332:	69bb      	ldr	r3, [r7, #24]
 8007334:	015a      	lsls	r2, r3, #5
 8007336:	69fb      	ldr	r3, [r7, #28]
 8007338:	4413      	add	r3, r2
 800733a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007344:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007348:	d0ec      	beq.n	8007324 <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800734a:	e081      	b.n	8007450 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800734c:	69bb      	ldr	r3, [r7, #24]
 800734e:	015a      	lsls	r2, r3, #5
 8007350:	69fb      	ldr	r3, [r7, #28]
 8007352:	4413      	add	r3, r2
 8007354:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	69ba      	ldr	r2, [r7, #24]
 800735c:	0151      	lsls	r1, r2, #5
 800735e:	69fa      	ldr	r2, [r7, #28]
 8007360:	440a      	add	r2, r1
 8007362:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007366:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800736a:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800736c:	e070      	b.n	8007450 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800736e:	69bb      	ldr	r3, [r7, #24]
 8007370:	015a      	lsls	r2, r3, #5
 8007372:	69fb      	ldr	r3, [r7, #28]
 8007374:	4413      	add	r3, r2
 8007376:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	69ba      	ldr	r2, [r7, #24]
 800737e:	0151      	lsls	r1, r2, #5
 8007380:	69fa      	ldr	r2, [r7, #28]
 8007382:	440a      	add	r2, r1
 8007384:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007388:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800738c:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800738e:	e05f      	b.n	8007450 <USB_HC_Halt+0x232>
            break;
 8007390:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8007392:	e05d      	b.n	8007450 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8007394:	69bb      	ldr	r3, [r7, #24]
 8007396:	015a      	lsls	r2, r3, #5
 8007398:	69fb      	ldr	r3, [r7, #28]
 800739a:	4413      	add	r3, r2
 800739c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	69ba      	ldr	r2, [r7, #24]
 80073a4:	0151      	lsls	r1, r2, #5
 80073a6:	69fa      	ldr	r2, [r7, #28]
 80073a8:	440a      	add	r2, r1
 80073aa:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80073ae:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80073b2:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 80073b4:	69fb      	ldr	r3, [r7, #28]
 80073b6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80073ba:	691b      	ldr	r3, [r3, #16]
 80073bc:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	d133      	bne.n	800742c <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80073c4:	69bb      	ldr	r3, [r7, #24]
 80073c6:	015a      	lsls	r2, r3, #5
 80073c8:	69fb      	ldr	r3, [r7, #28]
 80073ca:	4413      	add	r3, r2
 80073cc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	69ba      	ldr	r2, [r7, #24]
 80073d4:	0151      	lsls	r1, r2, #5
 80073d6:	69fa      	ldr	r2, [r7, #28]
 80073d8:	440a      	add	r2, r1
 80073da:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80073de:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80073e2:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80073e4:	69bb      	ldr	r3, [r7, #24]
 80073e6:	015a      	lsls	r2, r3, #5
 80073e8:	69fb      	ldr	r3, [r7, #28]
 80073ea:	4413      	add	r3, r2
 80073ec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	69ba      	ldr	r2, [r7, #24]
 80073f4:	0151      	lsls	r1, r2, #5
 80073f6:	69fa      	ldr	r2, [r7, #28]
 80073f8:	440a      	add	r2, r1
 80073fa:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80073fe:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007402:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 8007404:	68bb      	ldr	r3, [r7, #8]
 8007406:	3301      	adds	r3, #1
 8007408:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 800740a:	68bb      	ldr	r3, [r7, #8]
 800740c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007410:	d81d      	bhi.n	800744e <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8007412:	69bb      	ldr	r3, [r7, #24]
 8007414:	015a      	lsls	r2, r3, #5
 8007416:	69fb      	ldr	r3, [r7, #28]
 8007418:	4413      	add	r3, r2
 800741a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007424:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007428:	d0ec      	beq.n	8007404 <USB_HC_Halt+0x1e6>
 800742a:	e011      	b.n	8007450 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800742c:	69bb      	ldr	r3, [r7, #24]
 800742e:	015a      	lsls	r2, r3, #5
 8007430:	69fb      	ldr	r3, [r7, #28]
 8007432:	4413      	add	r3, r2
 8007434:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	69ba      	ldr	r2, [r7, #24]
 800743c:	0151      	lsls	r1, r2, #5
 800743e:	69fa      	ldr	r2, [r7, #28]
 8007440:	440a      	add	r2, r1
 8007442:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8007446:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800744a:	6013      	str	r3, [r2, #0]
 800744c:	e000      	b.n	8007450 <USB_HC_Halt+0x232>
          break;
 800744e:	bf00      	nop
    }
  }

  return HAL_OK;
 8007450:	2300      	movs	r3, #0
}
 8007452:	4618      	mov	r0, r3
 8007454:	3724      	adds	r7, #36	@ 0x24
 8007456:	46bd      	mov	sp, r7
 8007458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800745c:	4770      	bx	lr
	...

08007460 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8007460:	b480      	push	{r7}
 8007462:	b087      	sub	sp, #28
 8007464:	af00      	add	r7, sp, #0
 8007466:	6078      	str	r0, [r7, #4]
 8007468:	460b      	mov	r3, r1
 800746a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8007470:	78fb      	ldrb	r3, [r7, #3]
 8007472:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8007474:	2301      	movs	r3, #1
 8007476:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	04da      	lsls	r2, r3, #19
 800747c:	4b15      	ldr	r3, [pc, #84]	@ (80074d4 <USB_DoPing+0x74>)
 800747e:	4013      	ands	r3, r2
 8007480:	693a      	ldr	r2, [r7, #16]
 8007482:	0151      	lsls	r1, r2, #5
 8007484:	697a      	ldr	r2, [r7, #20]
 8007486:	440a      	add	r2, r1
 8007488:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800748c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007490:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8007492:	693b      	ldr	r3, [r7, #16]
 8007494:	015a      	lsls	r2, r3, #5
 8007496:	697b      	ldr	r3, [r7, #20]
 8007498:	4413      	add	r3, r2
 800749a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80074a2:	68bb      	ldr	r3, [r7, #8]
 80074a4:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80074a8:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 80074aa:	68bb      	ldr	r3, [r7, #8]
 80074ac:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80074b0:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 80074b2:	693b      	ldr	r3, [r7, #16]
 80074b4:	015a      	lsls	r2, r3, #5
 80074b6:	697b      	ldr	r3, [r7, #20]
 80074b8:	4413      	add	r3, r2
 80074ba:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80074be:	461a      	mov	r2, r3
 80074c0:	68bb      	ldr	r3, [r7, #8]
 80074c2:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 80074c4:	2300      	movs	r3, #0
}
 80074c6:	4618      	mov	r0, r3
 80074c8:	371c      	adds	r7, #28
 80074ca:	46bd      	mov	sp, r7
 80074cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074d0:	4770      	bx	lr
 80074d2:	bf00      	nop
 80074d4:	1ff80000 	.word	0x1ff80000

080074d8 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 80074d8:	b580      	push	{r7, lr}
 80074da:	b088      	sub	sp, #32
 80074dc:	af00      	add	r7, sp, #0
 80074de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 80074e0:	2300      	movs	r3, #0
 80074e2:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 80074e8:	2300      	movs	r3, #0
 80074ea:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 80074ec:	6878      	ldr	r0, [r7, #4]
 80074ee:	f7fe ff85 	bl	80063fc <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80074f2:	2110      	movs	r1, #16
 80074f4:	6878      	ldr	r0, [r7, #4]
 80074f6:	f7fe ffde 	bl	80064b6 <USB_FlushTxFifo>
 80074fa:	4603      	mov	r3, r0
 80074fc:	2b00      	cmp	r3, #0
 80074fe:	d001      	beq.n	8007504 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 8007500:	2301      	movs	r3, #1
 8007502:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007504:	6878      	ldr	r0, [r7, #4]
 8007506:	f7ff f808 	bl	800651a <USB_FlushRxFifo>
 800750a:	4603      	mov	r3, r0
 800750c:	2b00      	cmp	r3, #0
 800750e:	d001      	beq.n	8007514 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 8007510:	2301      	movs	r3, #1
 8007512:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8007514:	2300      	movs	r3, #0
 8007516:	61bb      	str	r3, [r7, #24]
 8007518:	e01f      	b.n	800755a <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 800751a:	69bb      	ldr	r3, [r7, #24]
 800751c:	015a      	lsls	r2, r3, #5
 800751e:	697b      	ldr	r3, [r7, #20]
 8007520:	4413      	add	r3, r2
 8007522:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 800752a:	693b      	ldr	r3, [r7, #16]
 800752c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007530:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8007532:	693b      	ldr	r3, [r7, #16]
 8007534:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007538:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800753a:	693b      	ldr	r3, [r7, #16]
 800753c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007540:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8007542:	69bb      	ldr	r3, [r7, #24]
 8007544:	015a      	lsls	r2, r3, #5
 8007546:	697b      	ldr	r3, [r7, #20]
 8007548:	4413      	add	r3, r2
 800754a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800754e:	461a      	mov	r2, r3
 8007550:	693b      	ldr	r3, [r7, #16]
 8007552:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8007554:	69bb      	ldr	r3, [r7, #24]
 8007556:	3301      	adds	r3, #1
 8007558:	61bb      	str	r3, [r7, #24]
 800755a:	69bb      	ldr	r3, [r7, #24]
 800755c:	2b0f      	cmp	r3, #15
 800755e:	d9dc      	bls.n	800751a <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8007560:	2300      	movs	r3, #0
 8007562:	61bb      	str	r3, [r7, #24]
 8007564:	e034      	b.n	80075d0 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 8007566:	69bb      	ldr	r3, [r7, #24]
 8007568:	015a      	lsls	r2, r3, #5
 800756a:	697b      	ldr	r3, [r7, #20]
 800756c:	4413      	add	r3, r2
 800756e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 8007576:	693b      	ldr	r3, [r7, #16]
 8007578:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800757c:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 800757e:	693b      	ldr	r3, [r7, #16]
 8007580:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8007584:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8007586:	693b      	ldr	r3, [r7, #16]
 8007588:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800758c:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800758e:	69bb      	ldr	r3, [r7, #24]
 8007590:	015a      	lsls	r2, r3, #5
 8007592:	697b      	ldr	r3, [r7, #20]
 8007594:	4413      	add	r3, r2
 8007596:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800759a:	461a      	mov	r2, r3
 800759c:	693b      	ldr	r3, [r7, #16]
 800759e:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	3301      	adds	r3, #1
 80075a4:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 80075a6:	68fb      	ldr	r3, [r7, #12]
 80075a8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80075ac:	d80c      	bhi.n	80075c8 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80075ae:	69bb      	ldr	r3, [r7, #24]
 80075b0:	015a      	lsls	r2, r3, #5
 80075b2:	697b      	ldr	r3, [r7, #20]
 80075b4:	4413      	add	r3, r2
 80075b6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80075c0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80075c4:	d0ec      	beq.n	80075a0 <USB_StopHost+0xc8>
 80075c6:	e000      	b.n	80075ca <USB_StopHost+0xf2>
        break;
 80075c8:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 80075ca:	69bb      	ldr	r3, [r7, #24]
 80075cc:	3301      	adds	r3, #1
 80075ce:	61bb      	str	r3, [r7, #24]
 80075d0:	69bb      	ldr	r3, [r7, #24]
 80075d2:	2b0f      	cmp	r3, #15
 80075d4:	d9c7      	bls.n	8007566 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 80075d6:	697b      	ldr	r3, [r7, #20]
 80075d8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80075dc:	461a      	mov	r2, r3
 80075de:	f04f 33ff 	mov.w	r3, #4294967295
 80075e2:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	f04f 32ff 	mov.w	r2, #4294967295
 80075ea:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 80075ec:	6878      	ldr	r0, [r7, #4]
 80075ee:	f7fe fef4 	bl	80063da <USB_EnableGlobalInt>

  return ret;
 80075f2:	7ffb      	ldrb	r3, [r7, #31]
}
 80075f4:	4618      	mov	r0, r3
 80075f6:	3720      	adds	r7, #32
 80075f8:	46bd      	mov	sp, r7
 80075fa:	bd80      	pop	{r7, pc}

080075fc <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 80075fc:	b590      	push	{r4, r7, lr}
 80075fe:	b089      	sub	sp, #36	@ 0x24
 8007600:	af04      	add	r7, sp, #16
 8007602:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 8007604:	2301      	movs	r3, #1
 8007606:	2202      	movs	r2, #2
 8007608:	2102      	movs	r1, #2
 800760a:	6878      	ldr	r0, [r7, #4]
 800760c:	f000 fc83 	bl	8007f16 <USBH_FindInterface>
 8007610:	4603      	mov	r3, r0
 8007612:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8007614:	7bfb      	ldrb	r3, [r7, #15]
 8007616:	2bff      	cmp	r3, #255	@ 0xff
 8007618:	d002      	beq.n	8007620 <USBH_CDC_InterfaceInit+0x24>
 800761a:	7bfb      	ldrb	r3, [r7, #15]
 800761c:	2b01      	cmp	r3, #1
 800761e:	d901      	bls.n	8007624 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8007620:	2302      	movs	r3, #2
 8007622:	e13d      	b.n	80078a0 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 8007624:	7bfb      	ldrb	r3, [r7, #15]
 8007626:	4619      	mov	r1, r3
 8007628:	6878      	ldr	r0, [r7, #4]
 800762a:	f000 fc58 	bl	8007ede <USBH_SelectInterface>
 800762e:	4603      	mov	r3, r0
 8007630:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 8007632:	7bbb      	ldrb	r3, [r7, #14]
 8007634:	2b00      	cmp	r3, #0
 8007636:	d001      	beq.n	800763c <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 8007638:	2302      	movs	r3, #2
 800763a:	e131      	b.n	80078a0 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	f8d3 437c 	ldr.w	r4, [r3, #892]	@ 0x37c
 8007642:	2050      	movs	r0, #80	@ 0x50
 8007644:	f002 fb58 	bl	8009cf8 <malloc>
 8007648:	4603      	mov	r3, r0
 800764a:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007652:	69db      	ldr	r3, [r3, #28]
 8007654:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 8007656:	68bb      	ldr	r3, [r7, #8]
 8007658:	2b00      	cmp	r3, #0
 800765a:	d101      	bne.n	8007660 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 800765c:	2302      	movs	r3, #2
 800765e:	e11f      	b.n	80078a0 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 8007660:	2250      	movs	r2, #80	@ 0x50
 8007662:	2100      	movs	r1, #0
 8007664:	68b8      	ldr	r0, [r7, #8]
 8007666:	f002 fc27 	bl	8009eb8 <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 800766a:	7bfb      	ldrb	r3, [r7, #15]
 800766c:	687a      	ldr	r2, [r7, #4]
 800766e:	211a      	movs	r1, #26
 8007670:	fb01 f303 	mul.w	r3, r1, r3
 8007674:	4413      	add	r3, r2
 8007676:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800767a:	781b      	ldrb	r3, [r3, #0]
 800767c:	b25b      	sxtb	r3, r3
 800767e:	2b00      	cmp	r3, #0
 8007680:	da15      	bge.n	80076ae <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8007682:	7bfb      	ldrb	r3, [r7, #15]
 8007684:	687a      	ldr	r2, [r7, #4]
 8007686:	211a      	movs	r1, #26
 8007688:	fb01 f303 	mul.w	r3, r1, r3
 800768c:	4413      	add	r3, r2
 800768e:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8007692:	781a      	ldrb	r2, [r3, #0]
 8007694:	68bb      	ldr	r3, [r7, #8]
 8007696:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8007698:	7bfb      	ldrb	r3, [r7, #15]
 800769a:	687a      	ldr	r2, [r7, #4]
 800769c:	211a      	movs	r1, #26
 800769e:	fb01 f303 	mul.w	r3, r1, r3
 80076a2:	4413      	add	r3, r2
 80076a4:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 80076a8:	881a      	ldrh	r2, [r3, #0]
 80076aa:	68bb      	ldr	r3, [r7, #8]
 80076ac:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 80076ae:	68bb      	ldr	r3, [r7, #8]
 80076b0:	785b      	ldrb	r3, [r3, #1]
 80076b2:	4619      	mov	r1, r3
 80076b4:	6878      	ldr	r0, [r7, #4]
 80076b6:	f001 ffc4 	bl	8009642 <USBH_AllocPipe>
 80076ba:	4603      	mov	r3, r0
 80076bc:	461a      	mov	r2, r3
 80076be:	68bb      	ldr	r3, [r7, #8]
 80076c0:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 80076c2:	68bb      	ldr	r3, [r7, #8]
 80076c4:	7819      	ldrb	r1, [r3, #0]
 80076c6:	68bb      	ldr	r3, [r7, #8]
 80076c8:	7858      	ldrb	r0, [r3, #1]
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80076d6:	68ba      	ldr	r2, [r7, #8]
 80076d8:	8952      	ldrh	r2, [r2, #10]
 80076da:	9202      	str	r2, [sp, #8]
 80076dc:	2203      	movs	r2, #3
 80076de:	9201      	str	r2, [sp, #4]
 80076e0:	9300      	str	r3, [sp, #0]
 80076e2:	4623      	mov	r3, r4
 80076e4:	4602      	mov	r2, r0
 80076e6:	6878      	ldr	r0, [r7, #4]
 80076e8:	f001 ff7c 	bl	80095e4 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 80076ec:	68bb      	ldr	r3, [r7, #8]
 80076ee:	781b      	ldrb	r3, [r3, #0]
 80076f0:	2200      	movs	r2, #0
 80076f2:	4619      	mov	r1, r3
 80076f4:	6878      	ldr	r0, [r7, #4]
 80076f6:	f002 fa79 	bl	8009bec <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 80076fa:	2300      	movs	r3, #0
 80076fc:	2200      	movs	r2, #0
 80076fe:	210a      	movs	r1, #10
 8007700:	6878      	ldr	r0, [r7, #4]
 8007702:	f000 fc08 	bl	8007f16 <USBH_FindInterface>
 8007706:	4603      	mov	r3, r0
 8007708:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800770a:	7bfb      	ldrb	r3, [r7, #15]
 800770c:	2bff      	cmp	r3, #255	@ 0xff
 800770e:	d002      	beq.n	8007716 <USBH_CDC_InterfaceInit+0x11a>
 8007710:	7bfb      	ldrb	r3, [r7, #15]
 8007712:	2b01      	cmp	r3, #1
 8007714:	d901      	bls.n	800771a <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8007716:	2302      	movs	r3, #2
 8007718:	e0c2      	b.n	80078a0 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 800771a:	7bfb      	ldrb	r3, [r7, #15]
 800771c:	687a      	ldr	r2, [r7, #4]
 800771e:	211a      	movs	r1, #26
 8007720:	fb01 f303 	mul.w	r3, r1, r3
 8007724:	4413      	add	r3, r2
 8007726:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 800772a:	781b      	ldrb	r3, [r3, #0]
 800772c:	b25b      	sxtb	r3, r3
 800772e:	2b00      	cmp	r3, #0
 8007730:	da16      	bge.n	8007760 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8007732:	7bfb      	ldrb	r3, [r7, #15]
 8007734:	687a      	ldr	r2, [r7, #4]
 8007736:	211a      	movs	r1, #26
 8007738:	fb01 f303 	mul.w	r3, r1, r3
 800773c:	4413      	add	r3, r2
 800773e:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8007742:	781a      	ldrb	r2, [r3, #0]
 8007744:	68bb      	ldr	r3, [r7, #8]
 8007746:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8007748:	7bfb      	ldrb	r3, [r7, #15]
 800774a:	687a      	ldr	r2, [r7, #4]
 800774c:	211a      	movs	r1, #26
 800774e:	fb01 f303 	mul.w	r3, r1, r3
 8007752:	4413      	add	r3, r2
 8007754:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8007758:	881a      	ldrh	r2, [r3, #0]
 800775a:	68bb      	ldr	r3, [r7, #8]
 800775c:	835a      	strh	r2, [r3, #26]
 800775e:	e015      	b.n	800778c <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8007760:	7bfb      	ldrb	r3, [r7, #15]
 8007762:	687a      	ldr	r2, [r7, #4]
 8007764:	211a      	movs	r1, #26
 8007766:	fb01 f303 	mul.w	r3, r1, r3
 800776a:	4413      	add	r3, r2
 800776c:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8007770:	781a      	ldrb	r2, [r3, #0]
 8007772:	68bb      	ldr	r3, [r7, #8]
 8007774:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8007776:	7bfb      	ldrb	r3, [r7, #15]
 8007778:	687a      	ldr	r2, [r7, #4]
 800777a:	211a      	movs	r1, #26
 800777c:	fb01 f303 	mul.w	r3, r1, r3
 8007780:	4413      	add	r3, r2
 8007782:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8007786:	881a      	ldrh	r2, [r3, #0]
 8007788:	68bb      	ldr	r3, [r7, #8]
 800778a:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 800778c:	7bfb      	ldrb	r3, [r7, #15]
 800778e:	687a      	ldr	r2, [r7, #4]
 8007790:	211a      	movs	r1, #26
 8007792:	fb01 f303 	mul.w	r3, r1, r3
 8007796:	4413      	add	r3, r2
 8007798:	f203 3356 	addw	r3, r3, #854	@ 0x356
 800779c:	781b      	ldrb	r3, [r3, #0]
 800779e:	b25b      	sxtb	r3, r3
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	da16      	bge.n	80077d2 <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 80077a4:	7bfb      	ldrb	r3, [r7, #15]
 80077a6:	687a      	ldr	r2, [r7, #4]
 80077a8:	211a      	movs	r1, #26
 80077aa:	fb01 f303 	mul.w	r3, r1, r3
 80077ae:	4413      	add	r3, r2
 80077b0:	f203 3356 	addw	r3, r3, #854	@ 0x356
 80077b4:	781a      	ldrb	r2, [r3, #0]
 80077b6:	68bb      	ldr	r3, [r7, #8]
 80077b8:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 80077ba:	7bfb      	ldrb	r3, [r7, #15]
 80077bc:	687a      	ldr	r2, [r7, #4]
 80077be:	211a      	movs	r1, #26
 80077c0:	fb01 f303 	mul.w	r3, r1, r3
 80077c4:	4413      	add	r3, r2
 80077c6:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 80077ca:	881a      	ldrh	r2, [r3, #0]
 80077cc:	68bb      	ldr	r3, [r7, #8]
 80077ce:	835a      	strh	r2, [r3, #26]
 80077d0:	e015      	b.n	80077fe <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 80077d2:	7bfb      	ldrb	r3, [r7, #15]
 80077d4:	687a      	ldr	r2, [r7, #4]
 80077d6:	211a      	movs	r1, #26
 80077d8:	fb01 f303 	mul.w	r3, r1, r3
 80077dc:	4413      	add	r3, r2
 80077de:	f203 3356 	addw	r3, r3, #854	@ 0x356
 80077e2:	781a      	ldrb	r2, [r3, #0]
 80077e4:	68bb      	ldr	r3, [r7, #8]
 80077e6:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 80077e8:	7bfb      	ldrb	r3, [r7, #15]
 80077ea:	687a      	ldr	r2, [r7, #4]
 80077ec:	211a      	movs	r1, #26
 80077ee:	fb01 f303 	mul.w	r3, r1, r3
 80077f2:	4413      	add	r3, r2
 80077f4:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 80077f8:	881a      	ldrh	r2, [r3, #0]
 80077fa:	68bb      	ldr	r3, [r7, #8]
 80077fc:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 80077fe:	68bb      	ldr	r3, [r7, #8]
 8007800:	7b9b      	ldrb	r3, [r3, #14]
 8007802:	4619      	mov	r1, r3
 8007804:	6878      	ldr	r0, [r7, #4]
 8007806:	f001 ff1c 	bl	8009642 <USBH_AllocPipe>
 800780a:	4603      	mov	r3, r0
 800780c:	461a      	mov	r2, r3
 800780e:	68bb      	ldr	r3, [r7, #8]
 8007810:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 8007812:	68bb      	ldr	r3, [r7, #8]
 8007814:	7bdb      	ldrb	r3, [r3, #15]
 8007816:	4619      	mov	r1, r3
 8007818:	6878      	ldr	r0, [r7, #4]
 800781a:	f001 ff12 	bl	8009642 <USBH_AllocPipe>
 800781e:	4603      	mov	r3, r0
 8007820:	461a      	mov	r2, r3
 8007822:	68bb      	ldr	r3, [r7, #8]
 8007824:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 8007826:	68bb      	ldr	r3, [r7, #8]
 8007828:	7b59      	ldrb	r1, [r3, #13]
 800782a:	68bb      	ldr	r3, [r7, #8]
 800782c:	7b98      	ldrb	r0, [r3, #14]
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800783a:	68ba      	ldr	r2, [r7, #8]
 800783c:	8b12      	ldrh	r2, [r2, #24]
 800783e:	9202      	str	r2, [sp, #8]
 8007840:	2202      	movs	r2, #2
 8007842:	9201      	str	r2, [sp, #4]
 8007844:	9300      	str	r3, [sp, #0]
 8007846:	4623      	mov	r3, r4
 8007848:	4602      	mov	r2, r0
 800784a:	6878      	ldr	r0, [r7, #4]
 800784c:	f001 feca 	bl	80095e4 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 8007850:	68bb      	ldr	r3, [r7, #8]
 8007852:	7b19      	ldrb	r1, [r3, #12]
 8007854:	68bb      	ldr	r3, [r7, #8]
 8007856:	7bd8      	ldrb	r0, [r3, #15]
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8007864:	68ba      	ldr	r2, [r7, #8]
 8007866:	8b52      	ldrh	r2, [r2, #26]
 8007868:	9202      	str	r2, [sp, #8]
 800786a:	2202      	movs	r2, #2
 800786c:	9201      	str	r2, [sp, #4]
 800786e:	9300      	str	r3, [sp, #0]
 8007870:	4623      	mov	r3, r4
 8007872:	4602      	mov	r2, r0
 8007874:	6878      	ldr	r0, [r7, #4]
 8007876:	f001 feb5 	bl	80095e4 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 800787a:	68bb      	ldr	r3, [r7, #8]
 800787c:	2200      	movs	r2, #0
 800787e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 8007882:	68bb      	ldr	r3, [r7, #8]
 8007884:	7b5b      	ldrb	r3, [r3, #13]
 8007886:	2200      	movs	r2, #0
 8007888:	4619      	mov	r1, r3
 800788a:	6878      	ldr	r0, [r7, #4]
 800788c:	f002 f9ae 	bl	8009bec <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 8007890:	68bb      	ldr	r3, [r7, #8]
 8007892:	7b1b      	ldrb	r3, [r3, #12]
 8007894:	2200      	movs	r2, #0
 8007896:	4619      	mov	r1, r3
 8007898:	6878      	ldr	r0, [r7, #4]
 800789a:	f002 f9a7 	bl	8009bec <USBH_LL_SetToggle>

  return USBH_OK;
 800789e:	2300      	movs	r3, #0
}
 80078a0:	4618      	mov	r0, r3
 80078a2:	3714      	adds	r7, #20
 80078a4:	46bd      	mov	sp, r7
 80078a6:	bd90      	pop	{r4, r7, pc}

080078a8 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 80078a8:	b580      	push	{r7, lr}
 80078aa:	b084      	sub	sp, #16
 80078ac:	af00      	add	r7, sp, #0
 80078ae:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80078b6:	69db      	ldr	r3, [r3, #28]
 80078b8:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	781b      	ldrb	r3, [r3, #0]
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d00e      	beq.n	80078e0 <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 80078c2:	68fb      	ldr	r3, [r7, #12]
 80078c4:	781b      	ldrb	r3, [r3, #0]
 80078c6:	4619      	mov	r1, r3
 80078c8:	6878      	ldr	r0, [r7, #4]
 80078ca:	f001 feaa 	bl	8009622 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	781b      	ldrb	r3, [r3, #0]
 80078d2:	4619      	mov	r1, r3
 80078d4:	6878      	ldr	r0, [r7, #4]
 80078d6:	f001 fed5 	bl	8009684 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	2200      	movs	r2, #0
 80078de:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	7b1b      	ldrb	r3, [r3, #12]
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	d00e      	beq.n	8007906 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	7b1b      	ldrb	r3, [r3, #12]
 80078ec:	4619      	mov	r1, r3
 80078ee:	6878      	ldr	r0, [r7, #4]
 80078f0:	f001 fe97 	bl	8009622 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	7b1b      	ldrb	r3, [r3, #12]
 80078f8:	4619      	mov	r1, r3
 80078fa:	6878      	ldr	r0, [r7, #4]
 80078fc:	f001 fec2 	bl	8009684 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	2200      	movs	r2, #0
 8007904:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	7b5b      	ldrb	r3, [r3, #13]
 800790a:	2b00      	cmp	r3, #0
 800790c:	d00e      	beq.n	800792c <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	7b5b      	ldrb	r3, [r3, #13]
 8007912:	4619      	mov	r1, r3
 8007914:	6878      	ldr	r0, [r7, #4]
 8007916:	f001 fe84 	bl	8009622 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	7b5b      	ldrb	r3, [r3, #13]
 800791e:	4619      	mov	r1, r3
 8007920:	6878      	ldr	r0, [r7, #4]
 8007922:	f001 feaf 	bl	8009684 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	2200      	movs	r2, #0
 800792a:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007932:	69db      	ldr	r3, [r3, #28]
 8007934:	2b00      	cmp	r3, #0
 8007936:	d00b      	beq.n	8007950 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800793e:	69db      	ldr	r3, [r3, #28]
 8007940:	4618      	mov	r0, r3
 8007942:	f002 f9e1 	bl	8009d08 <free>
    phost->pActiveClass->pData = 0U;
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800794c:	2200      	movs	r2, #0
 800794e:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8007950:	2300      	movs	r3, #0
}
 8007952:	4618      	mov	r0, r3
 8007954:	3710      	adds	r7, #16
 8007956:	46bd      	mov	sp, r7
 8007958:	bd80      	pop	{r7, pc}

0800795a <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 800795a:	b580      	push	{r7, lr}
 800795c:	b084      	sub	sp, #16
 800795e:	af00      	add	r7, sp, #0
 8007960:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007968:	69db      	ldr	r3, [r3, #28]
 800796a:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	3340      	adds	r3, #64	@ 0x40
 8007970:	4619      	mov	r1, r3
 8007972:	6878      	ldr	r0, [r7, #4]
 8007974:	f000 f8b1 	bl	8007ada <GetLineCoding>
 8007978:	4603      	mov	r3, r0
 800797a:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 800797c:	7afb      	ldrb	r3, [r7, #11]
 800797e:	2b00      	cmp	r3, #0
 8007980:	d105      	bne.n	800798e <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8007988:	2102      	movs	r1, #2
 800798a:	6878      	ldr	r0, [r7, #4]
 800798c:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 800798e:	7afb      	ldrb	r3, [r7, #11]
}
 8007990:	4618      	mov	r0, r3
 8007992:	3710      	adds	r7, #16
 8007994:	46bd      	mov	sp, r7
 8007996:	bd80      	pop	{r7, pc}

08007998 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 8007998:	b580      	push	{r7, lr}
 800799a:	b084      	sub	sp, #16
 800799c:	af00      	add	r7, sp, #0
 800799e:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 80079a0:	2301      	movs	r3, #1
 80079a2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 80079a4:	2300      	movs	r3, #0
 80079a6:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80079ae:	69db      	ldr	r3, [r3, #28]
 80079b0:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 80079b2:	68bb      	ldr	r3, [r7, #8]
 80079b4:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 80079b8:	2b04      	cmp	r3, #4
 80079ba:	d877      	bhi.n	8007aac <USBH_CDC_Process+0x114>
 80079bc:	a201      	add	r2, pc, #4	@ (adr r2, 80079c4 <USBH_CDC_Process+0x2c>)
 80079be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079c2:	bf00      	nop
 80079c4:	080079d9 	.word	0x080079d9
 80079c8:	080079df 	.word	0x080079df
 80079cc:	08007a0f 	.word	0x08007a0f
 80079d0:	08007a83 	.word	0x08007a83
 80079d4:	08007a91 	.word	0x08007a91
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 80079d8:	2300      	movs	r3, #0
 80079da:	73fb      	strb	r3, [r7, #15]
      break;
 80079dc:	e06d      	b.n	8007aba <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 80079de:	68bb      	ldr	r3, [r7, #8]
 80079e0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80079e2:	4619      	mov	r1, r3
 80079e4:	6878      	ldr	r0, [r7, #4]
 80079e6:	f000 f897 	bl	8007b18 <SetLineCoding>
 80079ea:	4603      	mov	r3, r0
 80079ec:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80079ee:	7bbb      	ldrb	r3, [r7, #14]
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d104      	bne.n	80079fe <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 80079f4:	68bb      	ldr	r3, [r7, #8]
 80079f6:	2202      	movs	r2, #2
 80079f8:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 80079fc:	e058      	b.n	8007ab0 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 80079fe:	7bbb      	ldrb	r3, [r7, #14]
 8007a00:	2b01      	cmp	r3, #1
 8007a02:	d055      	beq.n	8007ab0 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 8007a04:	68bb      	ldr	r3, [r7, #8]
 8007a06:	2204      	movs	r2, #4
 8007a08:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 8007a0c:	e050      	b.n	8007ab0 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 8007a0e:	68bb      	ldr	r3, [r7, #8]
 8007a10:	3340      	adds	r3, #64	@ 0x40
 8007a12:	4619      	mov	r1, r3
 8007a14:	6878      	ldr	r0, [r7, #4]
 8007a16:	f000 f860 	bl	8007ada <GetLineCoding>
 8007a1a:	4603      	mov	r3, r0
 8007a1c:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8007a1e:	7bbb      	ldrb	r3, [r7, #14]
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	d126      	bne.n	8007a72 <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 8007a24:	68bb      	ldr	r3, [r7, #8]
 8007a26:	2200      	movs	r2, #0
 8007a28:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8007a2c:	68bb      	ldr	r3, [r7, #8]
 8007a2e:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 8007a32:	68bb      	ldr	r3, [r7, #8]
 8007a34:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007a36:	791b      	ldrb	r3, [r3, #4]
 8007a38:	429a      	cmp	r2, r3
 8007a3a:	d13b      	bne.n	8007ab4 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8007a3c:	68bb      	ldr	r3, [r7, #8]
 8007a3e:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 8007a42:	68bb      	ldr	r3, [r7, #8]
 8007a44:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007a46:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8007a48:	429a      	cmp	r2, r3
 8007a4a:	d133      	bne.n	8007ab4 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8007a4c:	68bb      	ldr	r3, [r7, #8]
 8007a4e:	f893 2045 	ldrb.w	r2, [r3, #69]	@ 0x45
 8007a52:	68bb      	ldr	r3, [r7, #8]
 8007a54:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007a56:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8007a58:	429a      	cmp	r2, r3
 8007a5a:	d12b      	bne.n	8007ab4 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 8007a5c:	68bb      	ldr	r3, [r7, #8]
 8007a5e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007a60:	68bb      	ldr	r3, [r7, #8]
 8007a62:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8007a64:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8007a66:	429a      	cmp	r2, r3
 8007a68:	d124      	bne.n	8007ab4 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 8007a6a:	6878      	ldr	r0, [r7, #4]
 8007a6c:	f000 f958 	bl	8007d20 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8007a70:	e020      	b.n	8007ab4 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 8007a72:	7bbb      	ldrb	r3, [r7, #14]
 8007a74:	2b01      	cmp	r3, #1
 8007a76:	d01d      	beq.n	8007ab4 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 8007a78:	68bb      	ldr	r3, [r7, #8]
 8007a7a:	2204      	movs	r2, #4
 8007a7c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 8007a80:	e018      	b.n	8007ab4 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 8007a82:	6878      	ldr	r0, [r7, #4]
 8007a84:	f000 f867 	bl	8007b56 <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 8007a88:	6878      	ldr	r0, [r7, #4]
 8007a8a:	f000 f8da 	bl	8007c42 <CDC_ProcessReception>
      break;
 8007a8e:	e014      	b.n	8007aba <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 8007a90:	2100      	movs	r1, #0
 8007a92:	6878      	ldr	r0, [r7, #4]
 8007a94:	f001 f81e 	bl	8008ad4 <USBH_ClrFeature>
 8007a98:	4603      	mov	r3, r0
 8007a9a:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8007a9c:	7bbb      	ldrb	r3, [r7, #14]
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d10a      	bne.n	8007ab8 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 8007aa2:	68bb      	ldr	r3, [r7, #8]
 8007aa4:	2200      	movs	r2, #0
 8007aa6:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      }
      break;
 8007aaa:	e005      	b.n	8007ab8 <USBH_CDC_Process+0x120>

    default:
      break;
 8007aac:	bf00      	nop
 8007aae:	e004      	b.n	8007aba <USBH_CDC_Process+0x122>
      break;
 8007ab0:	bf00      	nop
 8007ab2:	e002      	b.n	8007aba <USBH_CDC_Process+0x122>
      break;
 8007ab4:	bf00      	nop
 8007ab6:	e000      	b.n	8007aba <USBH_CDC_Process+0x122>
      break;
 8007ab8:	bf00      	nop

  }

  return status;
 8007aba:	7bfb      	ldrb	r3, [r7, #15]
}
 8007abc:	4618      	mov	r0, r3
 8007abe:	3710      	adds	r7, #16
 8007ac0:	46bd      	mov	sp, r7
 8007ac2:	bd80      	pop	{r7, pc}

08007ac4 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8007ac4:	b480      	push	{r7}
 8007ac6:	b083      	sub	sp, #12
 8007ac8:	af00      	add	r7, sp, #0
 8007aca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 8007acc:	2300      	movs	r3, #0
}
 8007ace:	4618      	mov	r0, r3
 8007ad0:	370c      	adds	r7, #12
 8007ad2:	46bd      	mov	sp, r7
 8007ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ad8:	4770      	bx	lr

08007ada <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 8007ada:	b580      	push	{r7, lr}
 8007adc:	b082      	sub	sp, #8
 8007ade:	af00      	add	r7, sp, #0
 8007ae0:	6078      	str	r0, [r7, #4]
 8007ae2:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	22a1      	movs	r2, #161	@ 0xa1
 8007ae8:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	2221      	movs	r2, #33	@ 0x21
 8007aee:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	2200      	movs	r2, #0
 8007af4:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	2200      	movs	r2, #0
 8007afa:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	2207      	movs	r2, #7
 8007b00:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8007b02:	683b      	ldr	r3, [r7, #0]
 8007b04:	2207      	movs	r2, #7
 8007b06:	4619      	mov	r1, r3
 8007b08:	6878      	ldr	r0, [r7, #4]
 8007b0a:	f001 fb17 	bl	800913c <USBH_CtlReq>
 8007b0e:	4603      	mov	r3, r0
}
 8007b10:	4618      	mov	r0, r3
 8007b12:	3708      	adds	r7, #8
 8007b14:	46bd      	mov	sp, r7
 8007b16:	bd80      	pop	{r7, pc}

08007b18 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 8007b18:	b580      	push	{r7, lr}
 8007b1a:	b082      	sub	sp, #8
 8007b1c:	af00      	add	r7, sp, #0
 8007b1e:	6078      	str	r0, [r7, #4]
 8007b20:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	2221      	movs	r2, #33	@ 0x21
 8007b26:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	2220      	movs	r2, #32
 8007b2c:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	2200      	movs	r2, #0
 8007b32:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	2200      	movs	r2, #0
 8007b38:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	2207      	movs	r2, #7
 8007b3e:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8007b40:	683b      	ldr	r3, [r7, #0]
 8007b42:	2207      	movs	r2, #7
 8007b44:	4619      	mov	r1, r3
 8007b46:	6878      	ldr	r0, [r7, #4]
 8007b48:	f001 faf8 	bl	800913c <USBH_CtlReq>
 8007b4c:	4603      	mov	r3, r0
}
 8007b4e:	4618      	mov	r0, r3
 8007b50:	3708      	adds	r7, #8
 8007b52:	46bd      	mov	sp, r7
 8007b54:	bd80      	pop	{r7, pc}

08007b56 <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 8007b56:	b580      	push	{r7, lr}
 8007b58:	b086      	sub	sp, #24
 8007b5a:	af02      	add	r7, sp, #8
 8007b5c:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007b64:	69db      	ldr	r3, [r3, #28]
 8007b66:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8007b68:	2300      	movs	r3, #0
 8007b6a:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 8007b72:	2b01      	cmp	r3, #1
 8007b74:	d002      	beq.n	8007b7c <CDC_ProcessTransmission+0x26>
 8007b76:	2b02      	cmp	r3, #2
 8007b78:	d023      	beq.n	8007bc2 <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 8007b7a:	e05e      	b.n	8007c3a <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b80:	68fa      	ldr	r2, [r7, #12]
 8007b82:	8b12      	ldrh	r2, [r2, #24]
 8007b84:	4293      	cmp	r3, r2
 8007b86:	d90b      	bls.n	8007ba0 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	69d9      	ldr	r1, [r3, #28]
 8007b8c:	68fb      	ldr	r3, [r7, #12]
 8007b8e:	8b1a      	ldrh	r2, [r3, #24]
 8007b90:	68fb      	ldr	r3, [r7, #12]
 8007b92:	7b5b      	ldrb	r3, [r3, #13]
 8007b94:	2001      	movs	r0, #1
 8007b96:	9000      	str	r0, [sp, #0]
 8007b98:	6878      	ldr	r0, [r7, #4]
 8007b9a:	f001 fce0 	bl	800955e <USBH_BulkSendData>
 8007b9e:	e00b      	b.n	8007bb8 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 8007ba4:	68fb      	ldr	r3, [r7, #12]
 8007ba6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        (void)USBH_BulkSendData(phost,
 8007ba8:	b29a      	uxth	r2, r3
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	7b5b      	ldrb	r3, [r3, #13]
 8007bae:	2001      	movs	r0, #1
 8007bb0:	9000      	str	r0, [sp, #0]
 8007bb2:	6878      	ldr	r0, [r7, #4]
 8007bb4:	f001 fcd3 	bl	800955e <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	2202      	movs	r2, #2
 8007bbc:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8007bc0:	e03b      	b.n	8007c3a <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	7b5b      	ldrb	r3, [r3, #13]
 8007bc6:	4619      	mov	r1, r3
 8007bc8:	6878      	ldr	r0, [r7, #4]
 8007bca:	f001 ffe5 	bl	8009b98 <USBH_LL_GetURBState>
 8007bce:	4603      	mov	r3, r0
 8007bd0:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 8007bd2:	7afb      	ldrb	r3, [r7, #11]
 8007bd4:	2b01      	cmp	r3, #1
 8007bd6:	d128      	bne.n	8007c2a <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007bdc:	68fa      	ldr	r2, [r7, #12]
 8007bde:	8b12      	ldrh	r2, [r2, #24]
 8007be0:	4293      	cmp	r3, r2
 8007be2:	d90e      	bls.n	8007c02 <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8007be4:	68fb      	ldr	r3, [r7, #12]
 8007be6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007be8:	68fa      	ldr	r2, [r7, #12]
 8007bea:	8b12      	ldrh	r2, [r2, #24]
 8007bec:	1a9a      	subs	r2, r3, r2
 8007bee:	68fb      	ldr	r3, [r7, #12]
 8007bf0:	625a      	str	r2, [r3, #36]	@ 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	69db      	ldr	r3, [r3, #28]
 8007bf6:	68fa      	ldr	r2, [r7, #12]
 8007bf8:	8b12      	ldrh	r2, [r2, #24]
 8007bfa:	441a      	add	r2, r3
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	61da      	str	r2, [r3, #28]
 8007c00:	e002      	b.n	8007c08 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 8007c02:	68fb      	ldr	r3, [r7, #12]
 8007c04:	2200      	movs	r2, #0
 8007c06:	625a      	str	r2, [r3, #36]	@ 0x24
        if (CDC_Handle->TxDataLength > 0U)
 8007c08:	68fb      	ldr	r3, [r7, #12]
 8007c0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	d004      	beq.n	8007c1a <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	2201      	movs	r2, #1
 8007c14:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8007c18:	e00e      	b.n	8007c38 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	2200      	movs	r2, #0
 8007c1e:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_CDC_TransmitCallback(phost);
 8007c22:	6878      	ldr	r0, [r7, #4]
 8007c24:	f000 f868 	bl	8007cf8 <USBH_CDC_TransmitCallback>
      break;
 8007c28:	e006      	b.n	8007c38 <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 8007c2a:	7afb      	ldrb	r3, [r7, #11]
 8007c2c:	2b02      	cmp	r3, #2
 8007c2e:	d103      	bne.n	8007c38 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	2201      	movs	r2, #1
 8007c34:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 8007c38:	bf00      	nop
  }
}
 8007c3a:	bf00      	nop
 8007c3c:	3710      	adds	r7, #16
 8007c3e:	46bd      	mov	sp, r7
 8007c40:	bd80      	pop	{r7, pc}

08007c42 <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 8007c42:	b580      	push	{r7, lr}
 8007c44:	b086      	sub	sp, #24
 8007c46:	af00      	add	r7, sp, #0
 8007c48:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8007c50:	69db      	ldr	r3, [r3, #28]
 8007c52:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8007c54:	2300      	movs	r3, #0
 8007c56:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 8007c58:	697b      	ldr	r3, [r7, #20]
 8007c5a:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 8007c5e:	2b03      	cmp	r3, #3
 8007c60:	d002      	beq.n	8007c68 <CDC_ProcessReception+0x26>
 8007c62:	2b04      	cmp	r3, #4
 8007c64:	d00e      	beq.n	8007c84 <CDC_ProcessReception+0x42>
        /* .. */
      }
      break;

    default:
      break;
 8007c66:	e043      	b.n	8007cf0 <CDC_ProcessReception+0xae>
      (void)USBH_BulkReceiveData(phost,
 8007c68:	697b      	ldr	r3, [r7, #20]
 8007c6a:	6a19      	ldr	r1, [r3, #32]
 8007c6c:	697b      	ldr	r3, [r7, #20]
 8007c6e:	8b5a      	ldrh	r2, [r3, #26]
 8007c70:	697b      	ldr	r3, [r7, #20]
 8007c72:	7b1b      	ldrb	r3, [r3, #12]
 8007c74:	6878      	ldr	r0, [r7, #4]
 8007c76:	f001 fc97 	bl	80095a8 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 8007c7a:	697b      	ldr	r3, [r7, #20]
 8007c7c:	2204      	movs	r2, #4
 8007c7e:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 8007c82:	e035      	b.n	8007cf0 <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 8007c84:	697b      	ldr	r3, [r7, #20]
 8007c86:	7b1b      	ldrb	r3, [r3, #12]
 8007c88:	4619      	mov	r1, r3
 8007c8a:	6878      	ldr	r0, [r7, #4]
 8007c8c:	f001 ff84 	bl	8009b98 <USBH_LL_GetURBState>
 8007c90:	4603      	mov	r3, r0
 8007c92:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 8007c94:	7cfb      	ldrb	r3, [r7, #19]
 8007c96:	2b01      	cmp	r3, #1
 8007c98:	d129      	bne.n	8007cee <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 8007c9a:	697b      	ldr	r3, [r7, #20]
 8007c9c:	7b1b      	ldrb	r3, [r3, #12]
 8007c9e:	4619      	mov	r1, r3
 8007ca0:	6878      	ldr	r0, [r7, #4]
 8007ca2:	f001 fef9 	bl	8009a98 <USBH_LL_GetLastXferSize>
 8007ca6:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length == CDC_Handle->DataItf.InEpSize))
 8007ca8:	697b      	ldr	r3, [r7, #20]
 8007caa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007cac:	68fa      	ldr	r2, [r7, #12]
 8007cae:	429a      	cmp	r2, r3
 8007cb0:	d016      	beq.n	8007ce0 <CDC_ProcessReception+0x9e>
 8007cb2:	697b      	ldr	r3, [r7, #20]
 8007cb4:	8b5b      	ldrh	r3, [r3, #26]
 8007cb6:	461a      	mov	r2, r3
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	4293      	cmp	r3, r2
 8007cbc:	d110      	bne.n	8007ce0 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length;
 8007cbe:	697b      	ldr	r3, [r7, #20]
 8007cc0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	1ad2      	subs	r2, r2, r3
 8007cc6:	697b      	ldr	r3, [r7, #20]
 8007cc8:	629a      	str	r2, [r3, #40]	@ 0x28
          CDC_Handle->pRxData += length;
 8007cca:	697b      	ldr	r3, [r7, #20]
 8007ccc:	6a1a      	ldr	r2, [r3, #32]
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	441a      	add	r2, r3
 8007cd2:	697b      	ldr	r3, [r7, #20]
 8007cd4:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 8007cd6:	697b      	ldr	r3, [r7, #20]
 8007cd8:	2203      	movs	r2, #3
 8007cda:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 8007cde:	e006      	b.n	8007cee <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 8007ce0:	697b      	ldr	r3, [r7, #20]
 8007ce2:	2200      	movs	r2, #0
 8007ce4:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
          USBH_CDC_ReceiveCallback(phost);
 8007ce8:	6878      	ldr	r0, [r7, #4]
 8007cea:	f000 f80f 	bl	8007d0c <USBH_CDC_ReceiveCallback>
      break;
 8007cee:	bf00      	nop
  }
}
 8007cf0:	bf00      	nop
 8007cf2:	3718      	adds	r7, #24
 8007cf4:	46bd      	mov	sp, r7
 8007cf6:	bd80      	pop	{r7, pc}

08007cf8 <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8007cf8:	b480      	push	{r7}
 8007cfa:	b083      	sub	sp, #12
 8007cfc:	af00      	add	r7, sp, #0
 8007cfe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8007d00:	bf00      	nop
 8007d02:	370c      	adds	r7, #12
 8007d04:	46bd      	mov	sp, r7
 8007d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d0a:	4770      	bx	lr

08007d0c <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 8007d0c:	b480      	push	{r7}
 8007d0e:	b083      	sub	sp, #12
 8007d10:	af00      	add	r7, sp, #0
 8007d12:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8007d14:	bf00      	nop
 8007d16:	370c      	adds	r7, #12
 8007d18:	46bd      	mov	sp, r7
 8007d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d1e:	4770      	bx	lr

08007d20 <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8007d20:	b480      	push	{r7}
 8007d22:	b083      	sub	sp, #12
 8007d24:	af00      	add	r7, sp, #0
 8007d26:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8007d28:	bf00      	nop
 8007d2a:	370c      	adds	r7, #12
 8007d2c:	46bd      	mov	sp, r7
 8007d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d32:	4770      	bx	lr

08007d34 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 8007d34:	b580      	push	{r7, lr}
 8007d36:	b084      	sub	sp, #16
 8007d38:	af00      	add	r7, sp, #0
 8007d3a:	60f8      	str	r0, [r7, #12]
 8007d3c:	60b9      	str	r1, [r7, #8]
 8007d3e:	4613      	mov	r3, r2
 8007d40:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d101      	bne.n	8007d4c <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8007d48:	2302      	movs	r3, #2
 8007d4a:	e029      	b.n	8007da0 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	79fa      	ldrb	r2, [r7, #7]
 8007d50:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	2200      	movs	r2, #0
 8007d58:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	2200      	movs	r2, #0
 8007d60:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 8007d64:	68f8      	ldr	r0, [r7, #12]
 8007d66:	f000 f81f 	bl	8007da8 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	2200      	movs	r2, #0
 8007d6e:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	2200      	movs	r2, #0
 8007d76:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	2200      	movs	r2, #0
 8007d7e:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	2200      	movs	r2, #0
 8007d86:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 8007d8a:	68bb      	ldr	r3, [r7, #8]
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	d003      	beq.n	8007d98 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	68ba      	ldr	r2, [r7, #8]
 8007d94:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 8007d98:	68f8      	ldr	r0, [r7, #12]
 8007d9a:	f001 fdc9 	bl	8009930 <USBH_LL_Init>

  return USBH_OK;
 8007d9e:	2300      	movs	r3, #0
}
 8007da0:	4618      	mov	r0, r3
 8007da2:	3710      	adds	r7, #16
 8007da4:	46bd      	mov	sp, r7
 8007da6:	bd80      	pop	{r7, pc}

08007da8 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8007da8:	b580      	push	{r7, lr}
 8007daa:	b084      	sub	sp, #16
 8007dac:	af00      	add	r7, sp, #0
 8007dae:	6078      	str	r0, [r7, #4]
  uint32_t i;

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8007db0:	2300      	movs	r3, #0
 8007db2:	60fb      	str	r3, [r7, #12]
 8007db4:	e009      	b.n	8007dca <DeInitStateMachine+0x22>
  {
    phost->Pipes[i] = 0U;
 8007db6:	687a      	ldr	r2, [r7, #4]
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	33e0      	adds	r3, #224	@ 0xe0
 8007dbc:	009b      	lsls	r3, r3, #2
 8007dbe:	4413      	add	r3, r2
 8007dc0:	2200      	movs	r2, #0
 8007dc2:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	3301      	adds	r3, #1
 8007dc8:	60fb      	str	r3, [r7, #12]
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	2b0f      	cmp	r3, #15
 8007dce:	d9f2      	bls.n	8007db6 <DeInitStateMachine+0xe>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8007dd0:	2300      	movs	r3, #0
 8007dd2:	60fb      	str	r3, [r7, #12]
 8007dd4:	e009      	b.n	8007dea <DeInitStateMachine+0x42>
  {
    phost->device.Data[i] = 0U;
 8007dd6:	687a      	ldr	r2, [r7, #4]
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	4413      	add	r3, r2
 8007ddc:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8007de0:	2200      	movs	r2, #0
 8007de2:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	3301      	adds	r3, #1
 8007de8:	60fb      	str	r3, [r7, #12]
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007df0:	d3f1      	bcc.n	8007dd6 <DeInitStateMachine+0x2e>
  }

  phost->gState = HOST_IDLE;
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	2200      	movs	r2, #0
 8007df6:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	2200      	movs	r2, #0
 8007dfc:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	2201      	movs	r2, #1
 8007e02:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	2200      	movs	r2, #0
 8007e08:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	2201      	movs	r2, #1
 8007e10:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	2240      	movs	r2, #64	@ 0x40
 8007e16:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	2200      	movs	r2, #0
 8007e1c:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	2200      	movs	r2, #0
 8007e22:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	2201      	movs	r2, #1
 8007e2a:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	2200      	movs	r2, #0
 8007e32:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	2200      	movs	r2, #0
 8007e3a:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	331c      	adds	r3, #28
 8007e42:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007e46:	2100      	movs	r1, #0
 8007e48:	4618      	mov	r0, r3
 8007e4a:	f002 f835 	bl	8009eb8 <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8007e54:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007e58:	2100      	movs	r1, #0
 8007e5a:	4618      	mov	r0, r3
 8007e5c:	f002 f82c 	bl	8009eb8 <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8007e66:	2212      	movs	r2, #18
 8007e68:	2100      	movs	r1, #0
 8007e6a:	4618      	mov	r0, r3
 8007e6c:	f002 f824 	bl	8009eb8 <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8007e76:	223e      	movs	r2, #62	@ 0x3e
 8007e78:	2100      	movs	r1, #0
 8007e7a:	4618      	mov	r0, r3
 8007e7c:	f002 f81c 	bl	8009eb8 <memset>

  return USBH_OK;
 8007e80:	2300      	movs	r3, #0
}
 8007e82:	4618      	mov	r0, r3
 8007e84:	3710      	adds	r7, #16
 8007e86:	46bd      	mov	sp, r7
 8007e88:	bd80      	pop	{r7, pc}

08007e8a <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8007e8a:	b480      	push	{r7}
 8007e8c:	b085      	sub	sp, #20
 8007e8e:	af00      	add	r7, sp, #0
 8007e90:	6078      	str	r0, [r7, #4]
 8007e92:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 8007e94:	2300      	movs	r3, #0
 8007e96:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 8007e98:	683b      	ldr	r3, [r7, #0]
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	d016      	beq.n	8007ecc <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	d10e      	bne.n	8007ec6 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8007eae:	1c59      	adds	r1, r3, #1
 8007eb0:	687a      	ldr	r2, [r7, #4]
 8007eb2:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 8007eb6:	687a      	ldr	r2, [r7, #4]
 8007eb8:	33de      	adds	r3, #222	@ 0xde
 8007eba:	6839      	ldr	r1, [r7, #0]
 8007ebc:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 8007ec0:	2300      	movs	r3, #0
 8007ec2:	73fb      	strb	r3, [r7, #15]
 8007ec4:	e004      	b.n	8007ed0 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8007ec6:	2302      	movs	r3, #2
 8007ec8:	73fb      	strb	r3, [r7, #15]
 8007eca:	e001      	b.n	8007ed0 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8007ecc:	2302      	movs	r3, #2
 8007ece:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8007ed0:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ed2:	4618      	mov	r0, r3
 8007ed4:	3714      	adds	r7, #20
 8007ed6:	46bd      	mov	sp, r7
 8007ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007edc:	4770      	bx	lr

08007ede <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8007ede:	b480      	push	{r7}
 8007ee0:	b085      	sub	sp, #20
 8007ee2:	af00      	add	r7, sp, #0
 8007ee4:	6078      	str	r0, [r7, #4]
 8007ee6:	460b      	mov	r3, r1
 8007ee8:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 8007eea:	2300      	movs	r3, #0
 8007eec:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 8007ef4:	78fa      	ldrb	r2, [r7, #3]
 8007ef6:	429a      	cmp	r2, r3
 8007ef8:	d204      	bcs.n	8007f04 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	78fa      	ldrb	r2, [r7, #3]
 8007efe:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 8007f02:	e001      	b.n	8007f08 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 8007f04:	2302      	movs	r3, #2
 8007f06:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8007f08:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f0a:	4618      	mov	r0, r3
 8007f0c:	3714      	adds	r7, #20
 8007f0e:	46bd      	mov	sp, r7
 8007f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f14:	4770      	bx	lr

08007f16 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8007f16:	b480      	push	{r7}
 8007f18:	b087      	sub	sp, #28
 8007f1a:	af00      	add	r7, sp, #0
 8007f1c:	6078      	str	r0, [r7, #4]
 8007f1e:	4608      	mov	r0, r1
 8007f20:	4611      	mov	r1, r2
 8007f22:	461a      	mov	r2, r3
 8007f24:	4603      	mov	r3, r0
 8007f26:	70fb      	strb	r3, [r7, #3]
 8007f28:	460b      	mov	r3, r1
 8007f2a:	70bb      	strb	r3, [r7, #2]
 8007f2c:	4613      	mov	r3, r2
 8007f2e:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 8007f30:	2300      	movs	r3, #0
 8007f32:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 8007f34:	2300      	movs	r3, #0
 8007f36:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8007f3e:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8007f40:	e025      	b.n	8007f8e <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8007f42:	7dfb      	ldrb	r3, [r7, #23]
 8007f44:	221a      	movs	r2, #26
 8007f46:	fb02 f303 	mul.w	r3, r2, r3
 8007f4a:	3308      	adds	r3, #8
 8007f4c:	68fa      	ldr	r2, [r7, #12]
 8007f4e:	4413      	add	r3, r2
 8007f50:	3302      	adds	r3, #2
 8007f52:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8007f54:	693b      	ldr	r3, [r7, #16]
 8007f56:	795b      	ldrb	r3, [r3, #5]
 8007f58:	78fa      	ldrb	r2, [r7, #3]
 8007f5a:	429a      	cmp	r2, r3
 8007f5c:	d002      	beq.n	8007f64 <USBH_FindInterface+0x4e>
 8007f5e:	78fb      	ldrb	r3, [r7, #3]
 8007f60:	2bff      	cmp	r3, #255	@ 0xff
 8007f62:	d111      	bne.n	8007f88 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8007f64:	693b      	ldr	r3, [r7, #16]
 8007f66:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8007f68:	78ba      	ldrb	r2, [r7, #2]
 8007f6a:	429a      	cmp	r2, r3
 8007f6c:	d002      	beq.n	8007f74 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8007f6e:	78bb      	ldrb	r3, [r7, #2]
 8007f70:	2bff      	cmp	r3, #255	@ 0xff
 8007f72:	d109      	bne.n	8007f88 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8007f74:	693b      	ldr	r3, [r7, #16]
 8007f76:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8007f78:	787a      	ldrb	r2, [r7, #1]
 8007f7a:	429a      	cmp	r2, r3
 8007f7c:	d002      	beq.n	8007f84 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8007f7e:	787b      	ldrb	r3, [r7, #1]
 8007f80:	2bff      	cmp	r3, #255	@ 0xff
 8007f82:	d101      	bne.n	8007f88 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 8007f84:	7dfb      	ldrb	r3, [r7, #23]
 8007f86:	e006      	b.n	8007f96 <USBH_FindInterface+0x80>
    }
    if_ix++;
 8007f88:	7dfb      	ldrb	r3, [r7, #23]
 8007f8a:	3301      	adds	r3, #1
 8007f8c:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8007f8e:	7dfb      	ldrb	r3, [r7, #23]
 8007f90:	2b01      	cmp	r3, #1
 8007f92:	d9d6      	bls.n	8007f42 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 8007f94:	23ff      	movs	r3, #255	@ 0xff
}
 8007f96:	4618      	mov	r0, r3
 8007f98:	371c      	adds	r7, #28
 8007f9a:	46bd      	mov	sp, r7
 8007f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fa0:	4770      	bx	lr

08007fa2 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 8007fa2:	b580      	push	{r7, lr}
 8007fa4:	b082      	sub	sp, #8
 8007fa6:	af00      	add	r7, sp, #0
 8007fa8:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 8007faa:	6878      	ldr	r0, [r7, #4]
 8007fac:	f001 fcfc 	bl	80099a8 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 8007fb0:	2101      	movs	r1, #1
 8007fb2:	6878      	ldr	r0, [r7, #4]
 8007fb4:	f001 fe03 	bl	8009bbe <USBH_LL_DriverVBUS>

  return USBH_OK;
 8007fb8:	2300      	movs	r3, #0
}
 8007fba:	4618      	mov	r0, r3
 8007fbc:	3708      	adds	r7, #8
 8007fbe:	46bd      	mov	sp, r7
 8007fc0:	bd80      	pop	{r7, pc}
	...

08007fc4 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 8007fc4:	b580      	push	{r7, lr}
 8007fc6:	b088      	sub	sp, #32
 8007fc8:	af04      	add	r7, sp, #16
 8007fca:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8007fcc:	2302      	movs	r3, #2
 8007fce:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8007fd0:	2300      	movs	r3, #0
 8007fd2:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 8007fda:	b2db      	uxtb	r3, r3
 8007fdc:	2b01      	cmp	r3, #1
 8007fde:	d102      	bne.n	8007fe6 <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	2203      	movs	r2, #3
 8007fe4:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 8007fe6:	687b      	ldr	r3, [r7, #4]
 8007fe8:	781b      	ldrb	r3, [r3, #0]
 8007fea:	b2db      	uxtb	r3, r3
 8007fec:	2b0b      	cmp	r3, #11
 8007fee:	f200 81bc 	bhi.w	800836a <USBH_Process+0x3a6>
 8007ff2:	a201      	add	r2, pc, #4	@ (adr r2, 8007ff8 <USBH_Process+0x34>)
 8007ff4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ff8:	08008029 	.word	0x08008029
 8007ffc:	0800805b 	.word	0x0800805b
 8008000:	080080c5 	.word	0x080080c5
 8008004:	08008305 	.word	0x08008305
 8008008:	0800836b 	.word	0x0800836b
 800800c:	08008165 	.word	0x08008165
 8008010:	080082ab 	.word	0x080082ab
 8008014:	0800819b 	.word	0x0800819b
 8008018:	080081bb 	.word	0x080081bb
 800801c:	080081d9 	.word	0x080081d9
 8008020:	0800821d 	.word	0x0800821d
 8008024:	080082ed 	.word	0x080082ed
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 800802e:	b2db      	uxtb	r3, r3
 8008030:	2b00      	cmp	r3, #0
 8008032:	f000 819c 	beq.w	800836e <USBH_Process+0x3aa>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	2201      	movs	r2, #1
 800803a:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 800803c:	20c8      	movs	r0, #200	@ 0xc8
 800803e:	f001 fe08 	bl	8009c52 <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 8008042:	6878      	ldr	r0, [r7, #4]
 8008044:	f001 fd0d 	bl	8009a62 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	2200      	movs	r2, #0
 800804c:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	2200      	movs	r2, #0
 8008054:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8008058:	e189      	b.n	800836e <USBH_Process+0x3aa>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 8008060:	b2db      	uxtb	r3, r3
 8008062:	2b01      	cmp	r3, #1
 8008064:	d107      	bne.n	8008076 <USBH_Process+0xb2>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	2200      	movs	r2, #0
 800806a:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	2202      	movs	r2, #2
 8008072:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8008074:	e18a      	b.n	800838c <USBH_Process+0x3c8>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 800807c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8008080:	d914      	bls.n	80080ac <USBH_Process+0xe8>
          phost->device.RstCnt++;
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8008088:	3301      	adds	r3, #1
 800808a:	b2da      	uxtb	r2, r3
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8008098:	2b03      	cmp	r3, #3
 800809a:	d903      	bls.n	80080a4 <USBH_Process+0xe0>
            phost->gState = HOST_ABORT_STATE;
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	220d      	movs	r2, #13
 80080a0:	701a      	strb	r2, [r3, #0]
      break;
 80080a2:	e173      	b.n	800838c <USBH_Process+0x3c8>
            phost->gState = HOST_IDLE;
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	2200      	movs	r2, #0
 80080a8:	701a      	strb	r2, [r3, #0]
      break;
 80080aa:	e16f      	b.n	800838c <USBH_Process+0x3c8>
          phost->Timeout += 10U;
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 80080b2:	f103 020a 	add.w	r2, r3, #10
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 80080bc:	200a      	movs	r0, #10
 80080be:	f001 fdc8 	bl	8009c52 <USBH_Delay>
      break;
 80080c2:	e163      	b.n	800838c <USBH_Process+0x3c8>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	d005      	beq.n	80080da <USBH_Process+0x116>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 80080ce:	687b      	ldr	r3, [r7, #4]
 80080d0:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80080d4:	2104      	movs	r1, #4
 80080d6:	6878      	ldr	r0, [r7, #4]
 80080d8:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 80080da:	2064      	movs	r0, #100	@ 0x64
 80080dc:	f001 fdb9 	bl	8009c52 <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 80080e0:	6878      	ldr	r0, [r7, #4]
 80080e2:	f001 fc97 	bl	8009a14 <USBH_LL_GetSpeed>
 80080e6:	4603      	mov	r3, r0
 80080e8:	461a      	mov	r2, r3
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimeout = USBH_NAK_SOF_COUNT;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->gState = HOST_ENUMERATION;
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	2205      	movs	r2, #5
 80080f4:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 80080f6:	2100      	movs	r1, #0
 80080f8:	6878      	ldr	r0, [r7, #4]
 80080fa:	f001 faa2 	bl	8009642 <USBH_AllocPipe>
 80080fe:	4603      	mov	r3, r0
 8008100:	461a      	mov	r2, r3
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 8008106:	2180      	movs	r1, #128	@ 0x80
 8008108:	6878      	ldr	r0, [r7, #4]
 800810a:	f001 fa9a 	bl	8009642 <USBH_AllocPipe>
 800810e:	4603      	mov	r3, r0
 8008110:	461a      	mov	r2, r3
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	7919      	ldrb	r1, [r3, #4]
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8008126:	687a      	ldr	r2, [r7, #4]
 8008128:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800812a:	9202      	str	r2, [sp, #8]
 800812c:	2200      	movs	r2, #0
 800812e:	9201      	str	r2, [sp, #4]
 8008130:	9300      	str	r3, [sp, #0]
 8008132:	4603      	mov	r3, r0
 8008134:	2280      	movs	r2, #128	@ 0x80
 8008136:	6878      	ldr	r0, [r7, #4]
 8008138:	f001 fa54 	bl	80095e4 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	7959      	ldrb	r1, [r3, #5]
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800814c:	687a      	ldr	r2, [r7, #4]
 800814e:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8008150:	9202      	str	r2, [sp, #8]
 8008152:	2200      	movs	r2, #0
 8008154:	9201      	str	r2, [sp, #4]
 8008156:	9300      	str	r3, [sp, #0]
 8008158:	4603      	mov	r3, r0
 800815a:	2200      	movs	r2, #0
 800815c:	6878      	ldr	r0, [r7, #4]
 800815e:	f001 fa41 	bl	80095e4 <USBH_OpenPipe>

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8008162:	e113      	b.n	800838c <USBH_Process+0x3c8>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 8008164:	6878      	ldr	r0, [r7, #4]
 8008166:	f000 f917 	bl	8008398 <USBH_HandleEnum>
 800816a:	4603      	mov	r3, r0
 800816c:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 800816e:	7bbb      	ldrb	r3, [r7, #14]
 8008170:	b2db      	uxtb	r3, r3
 8008172:	2b00      	cmp	r3, #0
 8008174:	f040 80fd 	bne.w	8008372 <USBH_Process+0x3ae>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	2200      	movs	r2, #0
 800817c:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 8008186:	2b01      	cmp	r3, #1
 8008188:	d103      	bne.n	8008192 <USBH_Process+0x1ce>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	2208      	movs	r2, #8
 800818e:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8008190:	e0ef      	b.n	8008372 <USBH_Process+0x3ae>
          phost->gState = HOST_INPUT;
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	2207      	movs	r2, #7
 8008196:	701a      	strb	r2, [r3, #0]
      break;
 8008198:	e0eb      	b.n	8008372 <USBH_Process+0x3ae>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	f000 80e8 	beq.w	8008376 <USBH_Process+0x3b2>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 80081ac:	2101      	movs	r1, #1
 80081ae:	6878      	ldr	r0, [r7, #4]
 80081b0:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	2208      	movs	r2, #8
 80081b6:	701a      	strb	r2, [r3, #0]
#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
    }
    break;
 80081b8:	e0dd      	b.n	8008376 <USBH_Process+0x3b2>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 80081c0:	4619      	mov	r1, r3
 80081c2:	6878      	ldr	r0, [r7, #4]
 80081c4:	f000 fc3f 	bl	8008a46 <USBH_SetCfg>
 80081c8:	4603      	mov	r3, r0
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	f040 80d5 	bne.w	800837a <USBH_Process+0x3b6>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	2209      	movs	r2, #9
 80081d4:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 80081d6:	e0d0      	b.n	800837a <USBH_Process+0x3b6>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 80081de:	f003 0320 	and.w	r3, r3, #32
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	d016      	beq.n	8008214 <USBH_Process+0x250>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 80081e6:	2101      	movs	r1, #1
 80081e8:	6878      	ldr	r0, [r7, #4]
 80081ea:	f000 fc4f 	bl	8008a8c <USBH_SetFeature>
 80081ee:	4603      	mov	r3, r0
 80081f0:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 80081f2:	7bbb      	ldrb	r3, [r7, #14]
 80081f4:	b2db      	uxtb	r3, r3
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	d103      	bne.n	8008202 <USBH_Process+0x23e>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	220a      	movs	r2, #10
 80081fe:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8008200:	e0bd      	b.n	800837e <USBH_Process+0x3ba>
        else if (status == USBH_NOT_SUPPORTED)
 8008202:	7bbb      	ldrb	r3, [r7, #14]
 8008204:	b2db      	uxtb	r3, r3
 8008206:	2b03      	cmp	r3, #3
 8008208:	f040 80b9 	bne.w	800837e <USBH_Process+0x3ba>
          phost->gState = HOST_CHECK_CLASS;
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	220a      	movs	r2, #10
 8008210:	701a      	strb	r2, [r3, #0]
      break;
 8008212:	e0b4      	b.n	800837e <USBH_Process+0x3ba>
        phost->gState = HOST_CHECK_CLASS;
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	220a      	movs	r2, #10
 8008218:	701a      	strb	r2, [r3, #0]
      break;
 800821a:	e0b0      	b.n	800837e <USBH_Process+0x3ba>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8008222:	2b00      	cmp	r3, #0
 8008224:	f000 80ad 	beq.w	8008382 <USBH_Process+0x3be>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	2200      	movs	r2, #0
 800822c:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8008230:	2300      	movs	r3, #0
 8008232:	73fb      	strb	r3, [r7, #15]
 8008234:	e016      	b.n	8008264 <USBH_Process+0x2a0>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8008236:	7bfa      	ldrb	r2, [r7, #15]
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	32de      	adds	r2, #222	@ 0xde
 800823c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008240:	791a      	ldrb	r2, [r3, #4]
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 8008248:	429a      	cmp	r2, r3
 800824a:	d108      	bne.n	800825e <USBH_Process+0x29a>
          {
            phost->pActiveClass = phost->pClass[idx];
 800824c:	7bfa      	ldrb	r2, [r7, #15]
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	32de      	adds	r2, #222	@ 0xde
 8008252:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 800825c:	e005      	b.n	800826a <USBH_Process+0x2a6>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800825e:	7bfb      	ldrb	r3, [r7, #15]
 8008260:	3301      	adds	r3, #1
 8008262:	73fb      	strb	r3, [r7, #15]
 8008264:	7bfb      	ldrb	r3, [r7, #15]
 8008266:	2b00      	cmp	r3, #0
 8008268:	d0e5      	beq.n	8008236 <USBH_Process+0x272>
          }
        }

        if (phost->pActiveClass != NULL)
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008270:	2b00      	cmp	r3, #0
 8008272:	d016      	beq.n	80082a2 <USBH_Process+0x2de>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800827a:	689b      	ldr	r3, [r3, #8]
 800827c:	6878      	ldr	r0, [r7, #4]
 800827e:	4798      	blx	r3
 8008280:	4603      	mov	r3, r0
 8008282:	2b00      	cmp	r3, #0
 8008284:	d109      	bne.n	800829a <USBH_Process+0x2d6>
          {
            phost->gState = HOST_CLASS_REQUEST;
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	2206      	movs	r2, #6
 800828a:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008292:	2103      	movs	r1, #3
 8008294:	6878      	ldr	r0, [r7, #4]
 8008296:	4798      	blx	r3
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8008298:	e073      	b.n	8008382 <USBH_Process+0x3be>
            phost->gState = HOST_ABORT_STATE;
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	220d      	movs	r2, #13
 800829e:	701a      	strb	r2, [r3, #0]
      break;
 80082a0:	e06f      	b.n	8008382 <USBH_Process+0x3be>
          phost->gState = HOST_ABORT_STATE;
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	220d      	movs	r2, #13
 80082a6:	701a      	strb	r2, [r3, #0]
      break;
 80082a8:	e06b      	b.n	8008382 <USBH_Process+0x3be>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	d017      	beq.n	80082e4 <USBH_Process+0x320>
      {
        status = phost->pActiveClass->Requests(phost);
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80082ba:	691b      	ldr	r3, [r3, #16]
 80082bc:	6878      	ldr	r0, [r7, #4]
 80082be:	4798      	blx	r3
 80082c0:	4603      	mov	r3, r0
 80082c2:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 80082c4:	7bbb      	ldrb	r3, [r7, #14]
 80082c6:	b2db      	uxtb	r3, r3
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d103      	bne.n	80082d4 <USBH_Process+0x310>
        {
          phost->gState = HOST_CLASS;
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	220b      	movs	r2, #11
 80082d0:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 80082d2:	e058      	b.n	8008386 <USBH_Process+0x3c2>
        else if (status == USBH_FAIL)
 80082d4:	7bbb      	ldrb	r3, [r7, #14]
 80082d6:	b2db      	uxtb	r3, r3
 80082d8:	2b02      	cmp	r3, #2
 80082da:	d154      	bne.n	8008386 <USBH_Process+0x3c2>
          phost->gState = HOST_ABORT_STATE;
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	220d      	movs	r2, #13
 80082e0:	701a      	strb	r2, [r3, #0]
      break;
 80082e2:	e050      	b.n	8008386 <USBH_Process+0x3c2>
        phost->gState = HOST_ABORT_STATE;
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	220d      	movs	r2, #13
 80082e8:	701a      	strb	r2, [r3, #0]
      break;
 80082ea:	e04c      	b.n	8008386 <USBH_Process+0x3c2>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80082f2:	2b00      	cmp	r3, #0
 80082f4:	d049      	beq.n	800838a <USBH_Process+0x3c6>
      {
        phost->pActiveClass->BgndProcess(phost);
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80082fc:	695b      	ldr	r3, [r3, #20]
 80082fe:	6878      	ldr	r0, [r7, #4]
 8008300:	4798      	blx	r3
      }
      break;
 8008302:	e042      	b.n	800838a <USBH_Process+0x3c6>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	2200      	movs	r2, #0
 8008308:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 800830c:	6878      	ldr	r0, [r7, #4]
 800830e:	f7ff fd4b 	bl	8007da8 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008318:	2b00      	cmp	r3, #0
 800831a:	d009      	beq.n	8008330 <USBH_Process+0x36c>
      {
        phost->pActiveClass->DeInit(phost);
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8008322:	68db      	ldr	r3, [r3, #12]
 8008324:	6878      	ldr	r0, [r7, #4]
 8008326:	4798      	blx	r3
        phost->pActiveClass = NULL;
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	2200      	movs	r2, #0
 800832c:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      if (phost->pUser != NULL)
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008336:	2b00      	cmp	r3, #0
 8008338:	d005      	beq.n	8008346 <USBH_Process+0x382>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8008340:	2105      	movs	r1, #5
 8008342:	6878      	ldr	r0, [r7, #4]
 8008344:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 800834c:	b2db      	uxtb	r3, r3
 800834e:	2b01      	cmp	r3, #1
 8008350:	d107      	bne.n	8008362 <USBH_Process+0x39e>
      {
        phost->device.is_ReEnumerated = 0U;
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	2200      	movs	r2, #0
 8008356:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 800835a:	6878      	ldr	r0, [r7, #4]
 800835c:	f7ff fe21 	bl	8007fa2 <USBH_Start>
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 8008360:	e014      	b.n	800838c <USBH_Process+0x3c8>
        (void)USBH_LL_Start(phost);
 8008362:	6878      	ldr	r0, [r7, #4]
 8008364:	f001 fb20 	bl	80099a8 <USBH_LL_Start>
      break;
 8008368:	e010      	b.n	800838c <USBH_Process+0x3c8>

    case HOST_ABORT_STATE:
    default :
      break;
 800836a:	bf00      	nop
 800836c:	e00e      	b.n	800838c <USBH_Process+0x3c8>
      break;
 800836e:	bf00      	nop
 8008370:	e00c      	b.n	800838c <USBH_Process+0x3c8>
      break;
 8008372:	bf00      	nop
 8008374:	e00a      	b.n	800838c <USBH_Process+0x3c8>
    break;
 8008376:	bf00      	nop
 8008378:	e008      	b.n	800838c <USBH_Process+0x3c8>
      break;
 800837a:	bf00      	nop
 800837c:	e006      	b.n	800838c <USBH_Process+0x3c8>
      break;
 800837e:	bf00      	nop
 8008380:	e004      	b.n	800838c <USBH_Process+0x3c8>
      break;
 8008382:	bf00      	nop
 8008384:	e002      	b.n	800838c <USBH_Process+0x3c8>
      break;
 8008386:	bf00      	nop
 8008388:	e000      	b.n	800838c <USBH_Process+0x3c8>
      break;
 800838a:	bf00      	nop
  }
  return USBH_OK;
 800838c:	2300      	movs	r3, #0
}
 800838e:	4618      	mov	r0, r3
 8008390:	3710      	adds	r7, #16
 8008392:	46bd      	mov	sp, r7
 8008394:	bd80      	pop	{r7, pc}
 8008396:	bf00      	nop

08008398 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8008398:	b580      	push	{r7, lr}
 800839a:	b088      	sub	sp, #32
 800839c:	af04      	add	r7, sp, #16
 800839e:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 80083a0:	2301      	movs	r3, #1
 80083a2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 80083a4:	2301      	movs	r3, #1
 80083a6:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	785b      	ldrb	r3, [r3, #1]
 80083ac:	2b07      	cmp	r3, #7
 80083ae:	f200 81bd 	bhi.w	800872c <USBH_HandleEnum+0x394>
 80083b2:	a201      	add	r2, pc, #4	@ (adr r2, 80083b8 <USBH_HandleEnum+0x20>)
 80083b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80083b8:	080083d9 	.word	0x080083d9
 80083bc:	08008493 	.word	0x08008493
 80083c0:	080084fd 	.word	0x080084fd
 80083c4:	08008587 	.word	0x08008587
 80083c8:	080085f1 	.word	0x080085f1
 80083cc:	08008661 	.word	0x08008661
 80083d0:	080086a7 	.word	0x080086a7
 80083d4:	080086ed 	.word	0x080086ed
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 80083d8:	2108      	movs	r1, #8
 80083da:	6878      	ldr	r0, [r7, #4]
 80083dc:	f000 fa50 	bl	8008880 <USBH_Get_DevDesc>
 80083e0:	4603      	mov	r3, r0
 80083e2:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80083e4:	7bbb      	ldrb	r3, [r7, #14]
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d12e      	bne.n	8008448 <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	2201      	movs	r2, #1
 80083f8:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	7919      	ldrb	r1, [r3, #4]
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800840a:	687a      	ldr	r2, [r7, #4]
 800840c:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800840e:	9202      	str	r2, [sp, #8]
 8008410:	2200      	movs	r2, #0
 8008412:	9201      	str	r2, [sp, #4]
 8008414:	9300      	str	r3, [sp, #0]
 8008416:	4603      	mov	r3, r0
 8008418:	2280      	movs	r2, #128	@ 0x80
 800841a:	6878      	ldr	r0, [r7, #4]
 800841c:	f001 f8e2 	bl	80095e4 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	7959      	ldrb	r1, [r3, #5]
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8008430:	687a      	ldr	r2, [r7, #4]
 8008432:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8008434:	9202      	str	r2, [sp, #8]
 8008436:	2200      	movs	r2, #0
 8008438:	9201      	str	r2, [sp, #4]
 800843a:	9300      	str	r3, [sp, #0]
 800843c:	4603      	mov	r3, r0
 800843e:	2200      	movs	r2, #0
 8008440:	6878      	ldr	r0, [r7, #4]
 8008442:	f001 f8cf 	bl	80095e4 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8008446:	e173      	b.n	8008730 <USBH_HandleEnum+0x398>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008448:	7bbb      	ldrb	r3, [r7, #14]
 800844a:	2b03      	cmp	r3, #3
 800844c:	f040 8170 	bne.w	8008730 <USBH_HandleEnum+0x398>
        phost->device.EnumCnt++;
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008456:	3301      	adds	r3, #1
 8008458:	b2da      	uxtb	r2, r3
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8008466:	2b03      	cmp	r3, #3
 8008468:	d903      	bls.n	8008472 <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	220d      	movs	r2, #13
 800846e:	701a      	strb	r2, [r3, #0]
      break;
 8008470:	e15e      	b.n	8008730 <USBH_HandleEnum+0x398>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	795b      	ldrb	r3, [r3, #5]
 8008476:	4619      	mov	r1, r3
 8008478:	6878      	ldr	r0, [r7, #4]
 800847a:	f001 f903 	bl	8009684 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	791b      	ldrb	r3, [r3, #4]
 8008482:	4619      	mov	r1, r3
 8008484:	6878      	ldr	r0, [r7, #4]
 8008486:	f001 f8fd 	bl	8009684 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	2200      	movs	r2, #0
 800848e:	701a      	strb	r2, [r3, #0]
      break;
 8008490:	e14e      	b.n	8008730 <USBH_HandleEnum+0x398>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 8008492:	2112      	movs	r1, #18
 8008494:	6878      	ldr	r0, [r7, #4]
 8008496:	f000 f9f3 	bl	8008880 <USBH_Get_DevDesc>
 800849a:	4603      	mov	r3, r0
 800849c:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800849e:	7bbb      	ldrb	r3, [r7, #14]
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	d103      	bne.n	80084ac <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	2202      	movs	r2, #2
 80084a8:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80084aa:	e143      	b.n	8008734 <USBH_HandleEnum+0x39c>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80084ac:	7bbb      	ldrb	r3, [r7, #14]
 80084ae:	2b03      	cmp	r3, #3
 80084b0:	f040 8140 	bne.w	8008734 <USBH_HandleEnum+0x39c>
        phost->device.EnumCnt++;
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80084ba:	3301      	adds	r3, #1
 80084bc:	b2da      	uxtb	r2, r3
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80084ca:	2b03      	cmp	r3, #3
 80084cc:	d903      	bls.n	80084d6 <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	220d      	movs	r2, #13
 80084d2:	701a      	strb	r2, [r3, #0]
      break;
 80084d4:	e12e      	b.n	8008734 <USBH_HandleEnum+0x39c>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	795b      	ldrb	r3, [r3, #5]
 80084da:	4619      	mov	r1, r3
 80084dc:	6878      	ldr	r0, [r7, #4]
 80084de:	f001 f8d1 	bl	8009684 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	791b      	ldrb	r3, [r3, #4]
 80084e6:	4619      	mov	r1, r3
 80084e8:	6878      	ldr	r0, [r7, #4]
 80084ea:	f001 f8cb 	bl	8009684 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	2200      	movs	r2, #0
 80084f2:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	2200      	movs	r2, #0
 80084f8:	701a      	strb	r2, [r3, #0]
      break;
 80084fa:	e11b      	b.n	8008734 <USBH_HandleEnum+0x39c>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 80084fc:	2101      	movs	r1, #1
 80084fe:	6878      	ldr	r0, [r7, #4]
 8008500:	f000 fa7d 	bl	80089fe <USBH_SetAddress>
 8008504:	4603      	mov	r3, r0
 8008506:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008508:	7bbb      	ldrb	r3, [r7, #14]
 800850a:	2b00      	cmp	r3, #0
 800850c:	d130      	bne.n	8008570 <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 800850e:	2002      	movs	r0, #2
 8008510:	f001 fb9f 	bl	8009c52 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	2201      	movs	r2, #1
 8008518:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	2203      	movs	r2, #3
 8008520:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	7919      	ldrb	r1, [r3, #4]
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8008532:	687a      	ldr	r2, [r7, #4]
 8008534:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8008536:	9202      	str	r2, [sp, #8]
 8008538:	2200      	movs	r2, #0
 800853a:	9201      	str	r2, [sp, #4]
 800853c:	9300      	str	r3, [sp, #0]
 800853e:	4603      	mov	r3, r0
 8008540:	2280      	movs	r2, #128	@ 0x80
 8008542:	6878      	ldr	r0, [r7, #4]
 8008544:	f001 f84e 	bl	80095e4 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8008548:	687b      	ldr	r3, [r7, #4]
 800854a:	7959      	ldrb	r1, [r3, #5]
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8008558:	687a      	ldr	r2, [r7, #4]
 800855a:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800855c:	9202      	str	r2, [sp, #8]
 800855e:	2200      	movs	r2, #0
 8008560:	9201      	str	r2, [sp, #4]
 8008562:	9300      	str	r3, [sp, #0]
 8008564:	4603      	mov	r3, r0
 8008566:	2200      	movs	r2, #0
 8008568:	6878      	ldr	r0, [r7, #4]
 800856a:	f001 f83b 	bl	80095e4 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800856e:	e0e3      	b.n	8008738 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008570:	7bbb      	ldrb	r3, [r7, #14]
 8008572:	2b03      	cmp	r3, #3
 8008574:	f040 80e0 	bne.w	8008738 <USBH_HandleEnum+0x3a0>
        phost->gState = HOST_ABORT_STATE;
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	220d      	movs	r2, #13
 800857c:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	2200      	movs	r2, #0
 8008582:	705a      	strb	r2, [r3, #1]
      break;
 8008584:	e0d8      	b.n	8008738 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 8008586:	2109      	movs	r1, #9
 8008588:	6878      	ldr	r0, [r7, #4]
 800858a:	f000 f9a5 	bl	80088d8 <USBH_Get_CfgDesc>
 800858e:	4603      	mov	r3, r0
 8008590:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008592:	7bbb      	ldrb	r3, [r7, #14]
 8008594:	2b00      	cmp	r3, #0
 8008596:	d103      	bne.n	80085a0 <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	2204      	movs	r2, #4
 800859c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800859e:	e0cd      	b.n	800873c <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80085a0:	7bbb      	ldrb	r3, [r7, #14]
 80085a2:	2b03      	cmp	r3, #3
 80085a4:	f040 80ca 	bne.w	800873c <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80085ae:	3301      	adds	r3, #1
 80085b0:	b2da      	uxtb	r2, r3
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 80085be:	2b03      	cmp	r3, #3
 80085c0:	d903      	bls.n	80085ca <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	220d      	movs	r2, #13
 80085c6:	701a      	strb	r2, [r3, #0]
      break;
 80085c8:	e0b8      	b.n	800873c <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	795b      	ldrb	r3, [r3, #5]
 80085ce:	4619      	mov	r1, r3
 80085d0:	6878      	ldr	r0, [r7, #4]
 80085d2:	f001 f857 	bl	8009684 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	791b      	ldrb	r3, [r3, #4]
 80085da:	4619      	mov	r1, r3
 80085dc:	6878      	ldr	r0, [r7, #4]
 80085de:	f001 f851 	bl	8009684 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	2200      	movs	r2, #0
 80085e6:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	2200      	movs	r2, #0
 80085ec:	701a      	strb	r2, [r3, #0]
      break;
 80085ee:	e0a5      	b.n	800873c <USBH_HandleEnum+0x3a4>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 80085f6:	4619      	mov	r1, r3
 80085f8:	6878      	ldr	r0, [r7, #4]
 80085fa:	f000 f96d 	bl	80088d8 <USBH_Get_CfgDesc>
 80085fe:	4603      	mov	r3, r0
 8008600:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8008602:	7bbb      	ldrb	r3, [r7, #14]
 8008604:	2b00      	cmp	r3, #0
 8008606:	d103      	bne.n	8008610 <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	2205      	movs	r2, #5
 800860c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800860e:	e097      	b.n	8008740 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008610:	7bbb      	ldrb	r3, [r7, #14]
 8008612:	2b03      	cmp	r3, #3
 8008614:	f040 8094 	bne.w	8008740 <USBH_HandleEnum+0x3a8>
        phost->device.EnumCnt++;
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800861e:	3301      	adds	r3, #1
 8008620:	b2da      	uxtb	r2, r3
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800862e:	2b03      	cmp	r3, #3
 8008630:	d903      	bls.n	800863a <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	220d      	movs	r2, #13
 8008636:	701a      	strb	r2, [r3, #0]
      break;
 8008638:	e082      	b.n	8008740 <USBH_HandleEnum+0x3a8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	795b      	ldrb	r3, [r3, #5]
 800863e:	4619      	mov	r1, r3
 8008640:	6878      	ldr	r0, [r7, #4]
 8008642:	f001 f81f 	bl	8009684 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	791b      	ldrb	r3, [r3, #4]
 800864a:	4619      	mov	r1, r3
 800864c:	6878      	ldr	r0, [r7, #4]
 800864e:	f001 f819 	bl	8009684 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	2200      	movs	r2, #0
 8008656:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	2200      	movs	r2, #0
 800865c:	701a      	strb	r2, [r3, #0]
      break;
 800865e:	e06f      	b.n	8008740 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 8008666:	2b00      	cmp	r3, #0
 8008668:	d019      	beq.n	800869e <USBH_HandleEnum+0x306>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8008676:	23ff      	movs	r3, #255	@ 0xff
 8008678:	6878      	ldr	r0, [r7, #4]
 800867a:	f000 f957 	bl	800892c <USBH_Get_StringDesc>
 800867e:	4603      	mov	r3, r0
 8008680:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8008682:	7bbb      	ldrb	r3, [r7, #14]
 8008684:	2b00      	cmp	r3, #0
 8008686:	d103      	bne.n	8008690 <USBH_HandleEnum+0x2f8>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	2206      	movs	r2, #6
 800868c:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800868e:	e059      	b.n	8008744 <USBH_HandleEnum+0x3ac>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8008690:	7bbb      	ldrb	r3, [r7, #14]
 8008692:	2b03      	cmp	r3, #3
 8008694:	d156      	bne.n	8008744 <USBH_HandleEnum+0x3ac>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	2206      	movs	r2, #6
 800869a:	705a      	strb	r2, [r3, #1]
      break;
 800869c:	e052      	b.n	8008744 <USBH_HandleEnum+0x3ac>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	2206      	movs	r2, #6
 80086a2:	705a      	strb	r2, [r3, #1]
      break;
 80086a4:	e04e      	b.n	8008744 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 80086ac:	2b00      	cmp	r3, #0
 80086ae:	d019      	beq.n	80086e4 <USBH_HandleEnum+0x34c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 80086bc:	23ff      	movs	r3, #255	@ 0xff
 80086be:	6878      	ldr	r0, [r7, #4]
 80086c0:	f000 f934 	bl	800892c <USBH_Get_StringDesc>
 80086c4:	4603      	mov	r3, r0
 80086c6:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80086c8:	7bbb      	ldrb	r3, [r7, #14]
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	d103      	bne.n	80086d6 <USBH_HandleEnum+0x33e>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	2207      	movs	r2, #7
 80086d2:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 80086d4:	e038      	b.n	8008748 <USBH_HandleEnum+0x3b0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80086d6:	7bbb      	ldrb	r3, [r7, #14]
 80086d8:	2b03      	cmp	r3, #3
 80086da:	d135      	bne.n	8008748 <USBH_HandleEnum+0x3b0>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	2207      	movs	r2, #7
 80086e0:	705a      	strb	r2, [r3, #1]
      break;
 80086e2:	e031      	b.n	8008748 <USBH_HandleEnum+0x3b0>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	2207      	movs	r2, #7
 80086e8:	705a      	strb	r2, [r3, #1]
      break;
 80086ea:	e02d      	b.n	8008748 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 80086f2:	2b00      	cmp	r3, #0
 80086f4:	d017      	beq.n	8008726 <USBH_HandleEnum+0x38e>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8008702:	23ff      	movs	r3, #255	@ 0xff
 8008704:	6878      	ldr	r0, [r7, #4]
 8008706:	f000 f911 	bl	800892c <USBH_Get_StringDesc>
 800870a:	4603      	mov	r3, r0
 800870c:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800870e:	7bbb      	ldrb	r3, [r7, #14]
 8008710:	2b00      	cmp	r3, #0
 8008712:	d102      	bne.n	800871a <USBH_HandleEnum+0x382>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 8008714:	2300      	movs	r3, #0
 8008716:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 8008718:	e018      	b.n	800874c <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800871a:	7bbb      	ldrb	r3, [r7, #14]
 800871c:	2b03      	cmp	r3, #3
 800871e:	d115      	bne.n	800874c <USBH_HandleEnum+0x3b4>
          Status = USBH_OK;
 8008720:	2300      	movs	r3, #0
 8008722:	73fb      	strb	r3, [r7, #15]
      break;
 8008724:	e012      	b.n	800874c <USBH_HandleEnum+0x3b4>
        Status = USBH_OK;
 8008726:	2300      	movs	r3, #0
 8008728:	73fb      	strb	r3, [r7, #15]
      break;
 800872a:	e00f      	b.n	800874c <USBH_HandleEnum+0x3b4>

    default:
      break;
 800872c:	bf00      	nop
 800872e:	e00e      	b.n	800874e <USBH_HandleEnum+0x3b6>
      break;
 8008730:	bf00      	nop
 8008732:	e00c      	b.n	800874e <USBH_HandleEnum+0x3b6>
      break;
 8008734:	bf00      	nop
 8008736:	e00a      	b.n	800874e <USBH_HandleEnum+0x3b6>
      break;
 8008738:	bf00      	nop
 800873a:	e008      	b.n	800874e <USBH_HandleEnum+0x3b6>
      break;
 800873c:	bf00      	nop
 800873e:	e006      	b.n	800874e <USBH_HandleEnum+0x3b6>
      break;
 8008740:	bf00      	nop
 8008742:	e004      	b.n	800874e <USBH_HandleEnum+0x3b6>
      break;
 8008744:	bf00      	nop
 8008746:	e002      	b.n	800874e <USBH_HandleEnum+0x3b6>
      break;
 8008748:	bf00      	nop
 800874a:	e000      	b.n	800874e <USBH_HandleEnum+0x3b6>
      break;
 800874c:	bf00      	nop
  }
  return Status;
 800874e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008750:	4618      	mov	r0, r3
 8008752:	3710      	adds	r7, #16
 8008754:	46bd      	mov	sp, r7
 8008756:	bd80      	pop	{r7, pc}

08008758 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8008758:	b480      	push	{r7}
 800875a:	b083      	sub	sp, #12
 800875c:	af00      	add	r7, sp, #0
 800875e:	6078      	str	r0, [r7, #4]
 8008760:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	683a      	ldr	r2, [r7, #0]
 8008766:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 800876a:	bf00      	nop
 800876c:	370c      	adds	r7, #12
 800876e:	46bd      	mov	sp, r7
 8008770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008774:	4770      	bx	lr

08008776 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8008776:	b580      	push	{r7, lr}
 8008778:	b082      	sub	sp, #8
 800877a:	af00      	add	r7, sp, #0
 800877c:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8008784:	1c5a      	adds	r2, r3, #1
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 800878c:	6878      	ldr	r0, [r7, #4]
 800878e:	f000 f804 	bl	800879a <USBH_HandleSof>
}
 8008792:	bf00      	nop
 8008794:	3708      	adds	r7, #8
 8008796:	46bd      	mov	sp, r7
 8008798:	bd80      	pop	{r7, pc}

0800879a <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800879a:	b580      	push	{r7, lr}
 800879c:	b082      	sub	sp, #8
 800879e:	af00      	add	r7, sp, #0
 80087a0:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	781b      	ldrb	r3, [r3, #0]
 80087a6:	b2db      	uxtb	r3, r3
 80087a8:	2b0b      	cmp	r3, #11
 80087aa:	d10a      	bne.n	80087c2 <USBH_HandleSof+0x28>
 80087ac:	687b      	ldr	r3, [r7, #4]
 80087ae:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	d005      	beq.n	80087c2 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80087bc:	699b      	ldr	r3, [r3, #24]
 80087be:	6878      	ldr	r0, [r7, #4]
 80087c0:	4798      	blx	r3
  }
}
 80087c2:	bf00      	nop
 80087c4:	3708      	adds	r7, #8
 80087c6:	46bd      	mov	sp, r7
 80087c8:	bd80      	pop	{r7, pc}

080087ca <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 80087ca:	b480      	push	{r7}
 80087cc:	b083      	sub	sp, #12
 80087ce:	af00      	add	r7, sp, #0
 80087d0:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	2201      	movs	r2, #1
 80087d6:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return;
 80087da:	bf00      	nop
}
 80087dc:	370c      	adds	r7, #12
 80087de:	46bd      	mov	sp, r7
 80087e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087e4:	4770      	bx	lr

080087e6 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 80087e6:	b480      	push	{r7}
 80087e8:	b083      	sub	sp, #12
 80087ea:	af00      	add	r7, sp, #0
 80087ec:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	2200      	movs	r2, #0
 80087f2:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_disconnected = 1U;
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	2201      	movs	r2, #1
 80087fa:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

  return;
 80087fe:	bf00      	nop
}
 8008800:	370c      	adds	r7, #12
 8008802:	46bd      	mov	sp, r7
 8008804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008808:	4770      	bx	lr

0800880a <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 800880a:	b480      	push	{r7}
 800880c:	b083      	sub	sp, #12
 800880e:	af00      	add	r7, sp, #0
 8008810:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	2201      	movs	r2, #1
 8008816:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	2200      	movs	r2, #0
 800881e:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	2200      	movs	r2, #0
 8008826:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 800882a:	2300      	movs	r3, #0
}
 800882c:	4618      	mov	r0, r3
 800882e:	370c      	adds	r7, #12
 8008830:	46bd      	mov	sp, r7
 8008832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008836:	4770      	bx	lr

08008838 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8008838:	b580      	push	{r7, lr}
 800883a:	b082      	sub	sp, #8
 800883c:	af00      	add	r7, sp, #0
 800883e:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	2201      	movs	r2, #1
 8008844:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	2200      	movs	r2, #0
 800884c:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	2200      	movs	r2, #0
 8008854:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 8008858:	6878      	ldr	r0, [r7, #4]
 800885a:	f001 f8c0 	bl	80099de <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	791b      	ldrb	r3, [r3, #4]
 8008862:	4619      	mov	r1, r3
 8008864:	6878      	ldr	r0, [r7, #4]
 8008866:	f000 ff0d 	bl	8009684 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	795b      	ldrb	r3, [r3, #5]
 800886e:	4619      	mov	r1, r3
 8008870:	6878      	ldr	r0, [r7, #4]
 8008872:	f000 ff07 	bl	8009684 <USBH_FreePipe>

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8008876:	2300      	movs	r3, #0
}
 8008878:	4618      	mov	r0, r3
 800887a:	3708      	adds	r7, #8
 800887c:	46bd      	mov	sp, r7
 800887e:	bd80      	pop	{r7, pc}

08008880 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8008880:	b580      	push	{r7, lr}
 8008882:	b086      	sub	sp, #24
 8008884:	af02      	add	r7, sp, #8
 8008886:	6078      	str	r0, [r7, #4]
 8008888:	460b      	mov	r3, r1
 800888a:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 800888c:	887b      	ldrh	r3, [r7, #2]
 800888e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008892:	d901      	bls.n	8008898 <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8008894:	2303      	movs	r3, #3
 8008896:	e01b      	b.n	80088d0 <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 800889e:	887b      	ldrh	r3, [r7, #2]
 80088a0:	9300      	str	r3, [sp, #0]
 80088a2:	4613      	mov	r3, r2
 80088a4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80088a8:	2100      	movs	r1, #0
 80088aa:	6878      	ldr	r0, [r7, #4]
 80088ac:	f000 f872 	bl	8008994 <USBH_GetDescriptor>
 80088b0:	4603      	mov	r3, r0
 80088b2:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 80088b4:	7bfb      	ldrb	r3, [r7, #15]
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	d109      	bne.n	80088ce <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 80088c0:	887a      	ldrh	r2, [r7, #2]
 80088c2:	4619      	mov	r1, r3
 80088c4:	6878      	ldr	r0, [r7, #4]
 80088c6:	f000 f929 	bl	8008b1c <USBH_ParseDevDesc>
 80088ca:	4603      	mov	r3, r0
 80088cc:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80088ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80088d0:	4618      	mov	r0, r3
 80088d2:	3710      	adds	r7, #16
 80088d4:	46bd      	mov	sp, r7
 80088d6:	bd80      	pop	{r7, pc}

080088d8 <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 80088d8:	b580      	push	{r7, lr}
 80088da:	b086      	sub	sp, #24
 80088dc:	af02      	add	r7, sp, #8
 80088de:	6078      	str	r0, [r7, #4]
 80088e0:	460b      	mov	r3, r1
 80088e2:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	331c      	adds	r3, #28
 80088e8:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 80088ea:	887b      	ldrh	r3, [r7, #2]
 80088ec:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80088f0:	d901      	bls.n	80088f6 <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 80088f2:	2303      	movs	r3, #3
 80088f4:	e016      	b.n	8008924 <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 80088f6:	887b      	ldrh	r3, [r7, #2]
 80088f8:	9300      	str	r3, [sp, #0]
 80088fa:	68bb      	ldr	r3, [r7, #8]
 80088fc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008900:	2100      	movs	r1, #0
 8008902:	6878      	ldr	r0, [r7, #4]
 8008904:	f000 f846 	bl	8008994 <USBH_GetDescriptor>
 8008908:	4603      	mov	r3, r0
 800890a:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 800890c:	7bfb      	ldrb	r3, [r7, #15]
 800890e:	2b00      	cmp	r3, #0
 8008910:	d107      	bne.n	8008922 <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 8008912:	887b      	ldrh	r3, [r7, #2]
 8008914:	461a      	mov	r2, r3
 8008916:	68b9      	ldr	r1, [r7, #8]
 8008918:	6878      	ldr	r0, [r7, #4]
 800891a:	f000 f9af 	bl	8008c7c <USBH_ParseCfgDesc>
 800891e:	4603      	mov	r3, r0
 8008920:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8008922:	7bfb      	ldrb	r3, [r7, #15]
}
 8008924:	4618      	mov	r0, r3
 8008926:	3710      	adds	r7, #16
 8008928:	46bd      	mov	sp, r7
 800892a:	bd80      	pop	{r7, pc}

0800892c <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 800892c:	b580      	push	{r7, lr}
 800892e:	b088      	sub	sp, #32
 8008930:	af02      	add	r7, sp, #8
 8008932:	60f8      	str	r0, [r7, #12]
 8008934:	607a      	str	r2, [r7, #4]
 8008936:	461a      	mov	r2, r3
 8008938:	460b      	mov	r3, r1
 800893a:	72fb      	strb	r3, [r7, #11]
 800893c:	4613      	mov	r3, r2
 800893e:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 8008940:	893b      	ldrh	r3, [r7, #8]
 8008942:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008946:	d802      	bhi.n	800894e <USBH_Get_StringDesc+0x22>
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	2b00      	cmp	r3, #0
 800894c:	d101      	bne.n	8008952 <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800894e:	2303      	movs	r3, #3
 8008950:	e01c      	b.n	800898c <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 8008952:	7afb      	ldrb	r3, [r7, #11]
 8008954:	b29b      	uxth	r3, r3
 8008956:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 800895a:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 800895c:	68fb      	ldr	r3, [r7, #12]
 800895e:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8008962:	893b      	ldrh	r3, [r7, #8]
 8008964:	9300      	str	r3, [sp, #0]
 8008966:	460b      	mov	r3, r1
 8008968:	2100      	movs	r1, #0
 800896a:	68f8      	ldr	r0, [r7, #12]
 800896c:	f000 f812 	bl	8008994 <USBH_GetDescriptor>
 8008970:	4603      	mov	r3, r0
 8008972:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 8008974:	7dfb      	ldrb	r3, [r7, #23]
 8008976:	2b00      	cmp	r3, #0
 8008978:	d107      	bne.n	800898a <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8008980:	893a      	ldrh	r2, [r7, #8]
 8008982:	6879      	ldr	r1, [r7, #4]
 8008984:	4618      	mov	r0, r3
 8008986:	f000 fb8c 	bl	80090a2 <USBH_ParseStringDesc>
  }

  return status;
 800898a:	7dfb      	ldrb	r3, [r7, #23]
}
 800898c:	4618      	mov	r0, r3
 800898e:	3718      	adds	r7, #24
 8008990:	46bd      	mov	sp, r7
 8008992:	bd80      	pop	{r7, pc}

08008994 <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 8008994:	b580      	push	{r7, lr}
 8008996:	b084      	sub	sp, #16
 8008998:	af00      	add	r7, sp, #0
 800899a:	60f8      	str	r0, [r7, #12]
 800899c:	607b      	str	r3, [r7, #4]
 800899e:	460b      	mov	r3, r1
 80089a0:	72fb      	strb	r3, [r7, #11]
 80089a2:	4613      	mov	r3, r2
 80089a4:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	789b      	ldrb	r3, [r3, #2]
 80089aa:	2b01      	cmp	r3, #1
 80089ac:	d11c      	bne.n	80089e8 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 80089ae:	7afb      	ldrb	r3, [r7, #11]
 80089b0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80089b4:	b2da      	uxtb	r2, r3
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	2206      	movs	r2, #6
 80089be:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 80089c0:	68fb      	ldr	r3, [r7, #12]
 80089c2:	893a      	ldrh	r2, [r7, #8]
 80089c4:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 80089c6:	893b      	ldrh	r3, [r7, #8]
 80089c8:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 80089cc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80089d0:	d104      	bne.n	80089dc <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	f240 4209 	movw	r2, #1033	@ 0x409
 80089d8:	829a      	strh	r2, [r3, #20]
 80089da:	e002      	b.n	80089e2 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	2200      	movs	r2, #0
 80089e0:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	8b3a      	ldrh	r2, [r7, #24]
 80089e6:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 80089e8:	8b3b      	ldrh	r3, [r7, #24]
 80089ea:	461a      	mov	r2, r3
 80089ec:	6879      	ldr	r1, [r7, #4]
 80089ee:	68f8      	ldr	r0, [r7, #12]
 80089f0:	f000 fba4 	bl	800913c <USBH_CtlReq>
 80089f4:	4603      	mov	r3, r0
}
 80089f6:	4618      	mov	r0, r3
 80089f8:	3710      	adds	r7, #16
 80089fa:	46bd      	mov	sp, r7
 80089fc:	bd80      	pop	{r7, pc}

080089fe <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 80089fe:	b580      	push	{r7, lr}
 8008a00:	b082      	sub	sp, #8
 8008a02:	af00      	add	r7, sp, #0
 8008a04:	6078      	str	r0, [r7, #4]
 8008a06:	460b      	mov	r3, r1
 8008a08:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	789b      	ldrb	r3, [r3, #2]
 8008a0e:	2b01      	cmp	r3, #1
 8008a10:	d10f      	bne.n	8008a32 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	2200      	movs	r2, #0
 8008a16:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	2205      	movs	r2, #5
 8008a1c:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 8008a1e:	78fb      	ldrb	r3, [r7, #3]
 8008a20:	b29a      	uxth	r2, r3
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	2200      	movs	r2, #0
 8008a2a:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	2200      	movs	r2, #0
 8008a30:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8008a32:	2200      	movs	r2, #0
 8008a34:	2100      	movs	r1, #0
 8008a36:	6878      	ldr	r0, [r7, #4]
 8008a38:	f000 fb80 	bl	800913c <USBH_CtlReq>
 8008a3c:	4603      	mov	r3, r0
}
 8008a3e:	4618      	mov	r0, r3
 8008a40:	3708      	adds	r7, #8
 8008a42:	46bd      	mov	sp, r7
 8008a44:	bd80      	pop	{r7, pc}

08008a46 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 8008a46:	b580      	push	{r7, lr}
 8008a48:	b082      	sub	sp, #8
 8008a4a:	af00      	add	r7, sp, #0
 8008a4c:	6078      	str	r0, [r7, #4]
 8008a4e:	460b      	mov	r3, r1
 8008a50:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	789b      	ldrb	r3, [r3, #2]
 8008a56:	2b01      	cmp	r3, #1
 8008a58:	d10e      	bne.n	8008a78 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	2200      	movs	r2, #0
 8008a5e:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	2209      	movs	r2, #9
 8008a64:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	887a      	ldrh	r2, [r7, #2]
 8008a6a:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	2200      	movs	r2, #0
 8008a70:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	2200      	movs	r2, #0
 8008a76:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8008a78:	2200      	movs	r2, #0
 8008a7a:	2100      	movs	r1, #0
 8008a7c:	6878      	ldr	r0, [r7, #4]
 8008a7e:	f000 fb5d 	bl	800913c <USBH_CtlReq>
 8008a82:	4603      	mov	r3, r0
}
 8008a84:	4618      	mov	r0, r3
 8008a86:	3708      	adds	r7, #8
 8008a88:	46bd      	mov	sp, r7
 8008a8a:	bd80      	pop	{r7, pc}

08008a8c <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 8008a8c:	b580      	push	{r7, lr}
 8008a8e:	b082      	sub	sp, #8
 8008a90:	af00      	add	r7, sp, #0
 8008a92:	6078      	str	r0, [r7, #4]
 8008a94:	460b      	mov	r3, r1
 8008a96:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	789b      	ldrb	r3, [r3, #2]
 8008a9c:	2b01      	cmp	r3, #1
 8008a9e:	d10f      	bne.n	8008ac0 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8008aa0:	687b      	ldr	r3, [r7, #4]
 8008aa2:	2200      	movs	r2, #0
 8008aa4:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	2203      	movs	r2, #3
 8008aaa:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 8008aac:	78fb      	ldrb	r3, [r7, #3]
 8008aae:	b29a      	uxth	r2, r3
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	2200      	movs	r2, #0
 8008ab8:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	2200      	movs	r2, #0
 8008abe:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8008ac0:	2200      	movs	r2, #0
 8008ac2:	2100      	movs	r1, #0
 8008ac4:	6878      	ldr	r0, [r7, #4]
 8008ac6:	f000 fb39 	bl	800913c <USBH_CtlReq>
 8008aca:	4603      	mov	r3, r0
}
 8008acc:	4618      	mov	r0, r3
 8008ace:	3708      	adds	r7, #8
 8008ad0:	46bd      	mov	sp, r7
 8008ad2:	bd80      	pop	{r7, pc}

08008ad4 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 8008ad4:	b580      	push	{r7, lr}
 8008ad6:	b082      	sub	sp, #8
 8008ad8:	af00      	add	r7, sp, #0
 8008ada:	6078      	str	r0, [r7, #4]
 8008adc:	460b      	mov	r3, r1
 8008ade:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	789b      	ldrb	r3, [r3, #2]
 8008ae4:	2b01      	cmp	r3, #1
 8008ae6:	d10f      	bne.n	8008b08 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	2202      	movs	r2, #2
 8008aec:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	2201      	movs	r2, #1
 8008af2:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	2200      	movs	r2, #0
 8008af8:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 8008afa:	78fb      	ldrb	r3, [r7, #3]
 8008afc:	b29a      	uxth	r2, r3
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	2200      	movs	r2, #0
 8008b06:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8008b08:	2200      	movs	r2, #0
 8008b0a:	2100      	movs	r1, #0
 8008b0c:	6878      	ldr	r0, [r7, #4]
 8008b0e:	f000 fb15 	bl	800913c <USBH_CtlReq>
 8008b12:	4603      	mov	r3, r0
}
 8008b14:	4618      	mov	r0, r3
 8008b16:	3708      	adds	r7, #8
 8008b18:	46bd      	mov	sp, r7
 8008b1a:	bd80      	pop	{r7, pc}

08008b1c <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8008b1c:	b480      	push	{r7}
 8008b1e:	b087      	sub	sp, #28
 8008b20:	af00      	add	r7, sp, #0
 8008b22:	60f8      	str	r0, [r7, #12]
 8008b24:	60b9      	str	r1, [r7, #8]
 8008b26:	4613      	mov	r3, r2
 8008b28:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 8008b2a:	68fb      	ldr	r3, [r7, #12]
 8008b2c:	f203 3326 	addw	r3, r3, #806	@ 0x326
 8008b30:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 8008b32:	2300      	movs	r3, #0
 8008b34:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 8008b36:	68bb      	ldr	r3, [r7, #8]
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	d101      	bne.n	8008b40 <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 8008b3c:	2302      	movs	r3, #2
 8008b3e:	e094      	b.n	8008c6a <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 8008b40:	68bb      	ldr	r3, [r7, #8]
 8008b42:	781a      	ldrb	r2, [r3, #0]
 8008b44:	693b      	ldr	r3, [r7, #16]
 8008b46:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 8008b48:	68bb      	ldr	r3, [r7, #8]
 8008b4a:	785a      	ldrb	r2, [r3, #1]
 8008b4c:	693b      	ldr	r3, [r7, #16]
 8008b4e:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 8008b50:	68bb      	ldr	r3, [r7, #8]
 8008b52:	3302      	adds	r3, #2
 8008b54:	781b      	ldrb	r3, [r3, #0]
 8008b56:	461a      	mov	r2, r3
 8008b58:	68bb      	ldr	r3, [r7, #8]
 8008b5a:	3303      	adds	r3, #3
 8008b5c:	781b      	ldrb	r3, [r3, #0]
 8008b5e:	021b      	lsls	r3, r3, #8
 8008b60:	b29b      	uxth	r3, r3
 8008b62:	4313      	orrs	r3, r2
 8008b64:	b29a      	uxth	r2, r3
 8008b66:	693b      	ldr	r3, [r7, #16]
 8008b68:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 8008b6a:	68bb      	ldr	r3, [r7, #8]
 8008b6c:	791a      	ldrb	r2, [r3, #4]
 8008b6e:	693b      	ldr	r3, [r7, #16]
 8008b70:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 8008b72:	68bb      	ldr	r3, [r7, #8]
 8008b74:	795a      	ldrb	r2, [r3, #5]
 8008b76:	693b      	ldr	r3, [r7, #16]
 8008b78:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 8008b7a:	68bb      	ldr	r3, [r7, #8]
 8008b7c:	799a      	ldrb	r2, [r3, #6]
 8008b7e:	693b      	ldr	r3, [r7, #16]
 8008b80:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 8008b82:	68bb      	ldr	r3, [r7, #8]
 8008b84:	79da      	ldrb	r2, [r3, #7]
 8008b86:	693b      	ldr	r3, [r7, #16]
 8008b88:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008b90:	2b00      	cmp	r3, #0
 8008b92:	d004      	beq.n	8008b9e <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8008b9a:	2b01      	cmp	r3, #1
 8008b9c:	d11b      	bne.n	8008bd6 <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 8008b9e:	693b      	ldr	r3, [r7, #16]
 8008ba0:	79db      	ldrb	r3, [r3, #7]
 8008ba2:	2b20      	cmp	r3, #32
 8008ba4:	dc0f      	bgt.n	8008bc6 <USBH_ParseDevDesc+0xaa>
 8008ba6:	2b08      	cmp	r3, #8
 8008ba8:	db0f      	blt.n	8008bca <USBH_ParseDevDesc+0xae>
 8008baa:	3b08      	subs	r3, #8
 8008bac:	4a32      	ldr	r2, [pc, #200]	@ (8008c78 <USBH_ParseDevDesc+0x15c>)
 8008bae:	fa22 f303 	lsr.w	r3, r2, r3
 8008bb2:	f003 0301 	and.w	r3, r3, #1
 8008bb6:	2b00      	cmp	r3, #0
 8008bb8:	bf14      	ite	ne
 8008bba:	2301      	movne	r3, #1
 8008bbc:	2300      	moveq	r3, #0
 8008bbe:	b2db      	uxtb	r3, r3
 8008bc0:	2b00      	cmp	r3, #0
 8008bc2:	d106      	bne.n	8008bd2 <USBH_ParseDevDesc+0xb6>
 8008bc4:	e001      	b.n	8008bca <USBH_ParseDevDesc+0xae>
 8008bc6:	2b40      	cmp	r3, #64	@ 0x40
 8008bc8:	d003      	beq.n	8008bd2 <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 8008bca:	693b      	ldr	r3, [r7, #16]
 8008bcc:	2208      	movs	r2, #8
 8008bce:	71da      	strb	r2, [r3, #7]
        break;
 8008bd0:	e000      	b.n	8008bd4 <USBH_ParseDevDesc+0xb8>
        break;
 8008bd2:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 8008bd4:	e00e      	b.n	8008bf4 <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8008bd6:	68fb      	ldr	r3, [r7, #12]
 8008bd8:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008bdc:	2b02      	cmp	r3, #2
 8008bde:	d107      	bne.n	8008bf0 <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 8008be0:	693b      	ldr	r3, [r7, #16]
 8008be2:	79db      	ldrb	r3, [r3, #7]
 8008be4:	2b08      	cmp	r3, #8
 8008be6:	d005      	beq.n	8008bf4 <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 8008be8:	693b      	ldr	r3, [r7, #16]
 8008bea:	2208      	movs	r2, #8
 8008bec:	71da      	strb	r2, [r3, #7]
 8008bee:	e001      	b.n	8008bf4 <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8008bf0:	2303      	movs	r3, #3
 8008bf2:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 8008bf4:	88fb      	ldrh	r3, [r7, #6]
 8008bf6:	2b08      	cmp	r3, #8
 8008bf8:	d936      	bls.n	8008c68 <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 8008bfa:	68bb      	ldr	r3, [r7, #8]
 8008bfc:	3308      	adds	r3, #8
 8008bfe:	781b      	ldrb	r3, [r3, #0]
 8008c00:	461a      	mov	r2, r3
 8008c02:	68bb      	ldr	r3, [r7, #8]
 8008c04:	3309      	adds	r3, #9
 8008c06:	781b      	ldrb	r3, [r3, #0]
 8008c08:	021b      	lsls	r3, r3, #8
 8008c0a:	b29b      	uxth	r3, r3
 8008c0c:	4313      	orrs	r3, r2
 8008c0e:	b29a      	uxth	r2, r3
 8008c10:	693b      	ldr	r3, [r7, #16]
 8008c12:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 8008c14:	68bb      	ldr	r3, [r7, #8]
 8008c16:	330a      	adds	r3, #10
 8008c18:	781b      	ldrb	r3, [r3, #0]
 8008c1a:	461a      	mov	r2, r3
 8008c1c:	68bb      	ldr	r3, [r7, #8]
 8008c1e:	330b      	adds	r3, #11
 8008c20:	781b      	ldrb	r3, [r3, #0]
 8008c22:	021b      	lsls	r3, r3, #8
 8008c24:	b29b      	uxth	r3, r3
 8008c26:	4313      	orrs	r3, r2
 8008c28:	b29a      	uxth	r2, r3
 8008c2a:	693b      	ldr	r3, [r7, #16]
 8008c2c:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 8008c2e:	68bb      	ldr	r3, [r7, #8]
 8008c30:	330c      	adds	r3, #12
 8008c32:	781b      	ldrb	r3, [r3, #0]
 8008c34:	461a      	mov	r2, r3
 8008c36:	68bb      	ldr	r3, [r7, #8]
 8008c38:	330d      	adds	r3, #13
 8008c3a:	781b      	ldrb	r3, [r3, #0]
 8008c3c:	021b      	lsls	r3, r3, #8
 8008c3e:	b29b      	uxth	r3, r3
 8008c40:	4313      	orrs	r3, r2
 8008c42:	b29a      	uxth	r2, r3
 8008c44:	693b      	ldr	r3, [r7, #16]
 8008c46:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 8008c48:	68bb      	ldr	r3, [r7, #8]
 8008c4a:	7b9a      	ldrb	r2, [r3, #14]
 8008c4c:	693b      	ldr	r3, [r7, #16]
 8008c4e:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 8008c50:	68bb      	ldr	r3, [r7, #8]
 8008c52:	7bda      	ldrb	r2, [r3, #15]
 8008c54:	693b      	ldr	r3, [r7, #16]
 8008c56:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 8008c58:	68bb      	ldr	r3, [r7, #8]
 8008c5a:	7c1a      	ldrb	r2, [r3, #16]
 8008c5c:	693b      	ldr	r3, [r7, #16]
 8008c5e:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 8008c60:	68bb      	ldr	r3, [r7, #8]
 8008c62:	7c5a      	ldrb	r2, [r3, #17]
 8008c64:	693b      	ldr	r3, [r7, #16]
 8008c66:	745a      	strb	r2, [r3, #17]
  }

  return status;
 8008c68:	7dfb      	ldrb	r3, [r7, #23]
}
 8008c6a:	4618      	mov	r0, r3
 8008c6c:	371c      	adds	r7, #28
 8008c6e:	46bd      	mov	sp, r7
 8008c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c74:	4770      	bx	lr
 8008c76:	bf00      	nop
 8008c78:	01000101 	.word	0x01000101

08008c7c <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8008c7c:	b580      	push	{r7, lr}
 8008c7e:	b08c      	sub	sp, #48	@ 0x30
 8008c80:	af00      	add	r7, sp, #0
 8008c82:	60f8      	str	r0, [r7, #12]
 8008c84:	60b9      	str	r1, [r7, #8]
 8008c86:	4613      	mov	r3, r2
 8008c88:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 8008c8a:	68fb      	ldr	r3, [r7, #12]
 8008c8c:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8008c90:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 8008c92:	2300      	movs	r3, #0
 8008c94:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 8008c98:	2300      	movs	r3, #0
 8008c9a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 8008c9e:	2300      	movs	r3, #0
 8008ca0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 8008ca4:	68bb      	ldr	r3, [r7, #8]
 8008ca6:	2b00      	cmp	r3, #0
 8008ca8:	d101      	bne.n	8008cae <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 8008caa:	2302      	movs	r3, #2
 8008cac:	e0de      	b.n	8008e6c <USBH_ParseCfgDesc+0x1f0>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 8008cae:	68bb      	ldr	r3, [r7, #8]
 8008cb0:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 8008cb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008cb4:	781b      	ldrb	r3, [r3, #0]
 8008cb6:	2b09      	cmp	r3, #9
 8008cb8:	d002      	beq.n	8008cc0 <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 8008cba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008cbc:	2209      	movs	r2, #9
 8008cbe:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 8008cc0:	68bb      	ldr	r3, [r7, #8]
 8008cc2:	781a      	ldrb	r2, [r3, #0]
 8008cc4:	6a3b      	ldr	r3, [r7, #32]
 8008cc6:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 8008cc8:	68bb      	ldr	r3, [r7, #8]
 8008cca:	785a      	ldrb	r2, [r3, #1]
 8008ccc:	6a3b      	ldr	r3, [r7, #32]
 8008cce:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 8008cd0:	68bb      	ldr	r3, [r7, #8]
 8008cd2:	3302      	adds	r3, #2
 8008cd4:	781b      	ldrb	r3, [r3, #0]
 8008cd6:	461a      	mov	r2, r3
 8008cd8:	68bb      	ldr	r3, [r7, #8]
 8008cda:	3303      	adds	r3, #3
 8008cdc:	781b      	ldrb	r3, [r3, #0]
 8008cde:	021b      	lsls	r3, r3, #8
 8008ce0:	b29b      	uxth	r3, r3
 8008ce2:	4313      	orrs	r3, r2
 8008ce4:	b29b      	uxth	r3, r3
 8008ce6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008cea:	bf28      	it	cs
 8008cec:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 8008cf0:	b29a      	uxth	r2, r3
 8008cf2:	6a3b      	ldr	r3, [r7, #32]
 8008cf4:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 8008cf6:	68bb      	ldr	r3, [r7, #8]
 8008cf8:	791a      	ldrb	r2, [r3, #4]
 8008cfa:	6a3b      	ldr	r3, [r7, #32]
 8008cfc:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 8008cfe:	68bb      	ldr	r3, [r7, #8]
 8008d00:	795a      	ldrb	r2, [r3, #5]
 8008d02:	6a3b      	ldr	r3, [r7, #32]
 8008d04:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 8008d06:	68bb      	ldr	r3, [r7, #8]
 8008d08:	799a      	ldrb	r2, [r3, #6]
 8008d0a:	6a3b      	ldr	r3, [r7, #32]
 8008d0c:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 8008d0e:	68bb      	ldr	r3, [r7, #8]
 8008d10:	79da      	ldrb	r2, [r3, #7]
 8008d12:	6a3b      	ldr	r3, [r7, #32]
 8008d14:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 8008d16:	68bb      	ldr	r3, [r7, #8]
 8008d18:	7a1a      	ldrb	r2, [r3, #8]
 8008d1a:	6a3b      	ldr	r3, [r7, #32]
 8008d1c:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 8008d1e:	88fb      	ldrh	r3, [r7, #6]
 8008d20:	2b09      	cmp	r3, #9
 8008d22:	f240 80a1 	bls.w	8008e68 <USBH_ParseCfgDesc+0x1ec>
  {
    ptr = USB_LEN_CFG_DESC;
 8008d26:	2309      	movs	r3, #9
 8008d28:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 8008d2a:	2300      	movs	r3, #0
 8008d2c:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8008d2e:	e085      	b.n	8008e3c <USBH_ParseCfgDesc+0x1c0>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8008d30:	f107 0316 	add.w	r3, r7, #22
 8008d34:	4619      	mov	r1, r3
 8008d36:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008d38:	f000 f9e6 	bl	8009108 <USBH_GetNextDesc>
 8008d3c:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 8008d3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d40:	785b      	ldrb	r3, [r3, #1]
 8008d42:	2b04      	cmp	r3, #4
 8008d44:	d17a      	bne.n	8008e3c <USBH_ParseCfgDesc+0x1c0>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 8008d46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d48:	781b      	ldrb	r3, [r3, #0]
 8008d4a:	2b09      	cmp	r3, #9
 8008d4c:	d002      	beq.n	8008d54 <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 8008d4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d50:	2209      	movs	r2, #9
 8008d52:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 8008d54:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008d58:	221a      	movs	r2, #26
 8008d5a:	fb02 f303 	mul.w	r3, r2, r3
 8008d5e:	3308      	adds	r3, #8
 8008d60:	6a3a      	ldr	r2, [r7, #32]
 8008d62:	4413      	add	r3, r2
 8008d64:	3302      	adds	r3, #2
 8008d66:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 8008d68:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008d6a:	69f8      	ldr	r0, [r7, #28]
 8008d6c:	f000 f882 	bl	8008e74 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 8008d70:	2300      	movs	r3, #0
 8008d72:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 8008d76:	2300      	movs	r3, #0
 8008d78:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8008d7a:	e043      	b.n	8008e04 <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8008d7c:	f107 0316 	add.w	r3, r7, #22
 8008d80:	4619      	mov	r1, r3
 8008d82:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008d84:	f000 f9c0 	bl	8009108 <USBH_GetNextDesc>
 8008d88:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8008d8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d8c:	785b      	ldrb	r3, [r3, #1]
 8008d8e:	2b05      	cmp	r3, #5
 8008d90:	d138      	bne.n	8008e04 <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 8008d92:	69fb      	ldr	r3, [r7, #28]
 8008d94:	795b      	ldrb	r3, [r3, #5]
 8008d96:	2b01      	cmp	r3, #1
 8008d98:	d113      	bne.n	8008dc2 <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8008d9a:	69fb      	ldr	r3, [r7, #28]
 8008d9c:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 8008d9e:	2b02      	cmp	r3, #2
 8008da0:	d003      	beq.n	8008daa <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8008da2:	69fb      	ldr	r3, [r7, #28]
 8008da4:	799b      	ldrb	r3, [r3, #6]
 8008da6:	2b03      	cmp	r3, #3
 8008da8:	d10b      	bne.n	8008dc2 <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8008daa:	69fb      	ldr	r3, [r7, #28]
 8008dac:	79db      	ldrb	r3, [r3, #7]
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	d10b      	bne.n	8008dca <USBH_ParseCfgDesc+0x14e>
 8008db2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008db4:	781b      	ldrb	r3, [r3, #0]
 8008db6:	2b09      	cmp	r3, #9
 8008db8:	d007      	beq.n	8008dca <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 8008dba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008dbc:	2209      	movs	r2, #9
 8008dbe:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8008dc0:	e003      	b.n	8008dca <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 8008dc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008dc4:	2207      	movs	r2, #7
 8008dc6:	701a      	strb	r2, [r3, #0]
 8008dc8:	e000      	b.n	8008dcc <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8008dca:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8008dcc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008dd0:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8008dd4:	3201      	adds	r2, #1
 8008dd6:	00d2      	lsls	r2, r2, #3
 8008dd8:	211a      	movs	r1, #26
 8008dda:	fb01 f303 	mul.w	r3, r1, r3
 8008dde:	4413      	add	r3, r2
 8008de0:	3308      	adds	r3, #8
 8008de2:	6a3a      	ldr	r2, [r7, #32]
 8008de4:	4413      	add	r3, r2
 8008de6:	3304      	adds	r3, #4
 8008de8:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 8008dea:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008dec:	69b9      	ldr	r1, [r7, #24]
 8008dee:	68f8      	ldr	r0, [r7, #12]
 8008df0:	f000 f86f 	bl	8008ed2 <USBH_ParseEPDesc>
 8008df4:	4603      	mov	r3, r0
 8008df6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 8008dfa:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8008dfe:	3301      	adds	r3, #1
 8008e00:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8008e04:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8008e08:	2b01      	cmp	r3, #1
 8008e0a:	d80a      	bhi.n	8008e22 <USBH_ParseCfgDesc+0x1a6>
 8008e0c:	69fb      	ldr	r3, [r7, #28]
 8008e0e:	791b      	ldrb	r3, [r3, #4]
 8008e10:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8008e14:	429a      	cmp	r2, r3
 8008e16:	d204      	bcs.n	8008e22 <USBH_ParseCfgDesc+0x1a6>
 8008e18:	6a3b      	ldr	r3, [r7, #32]
 8008e1a:	885a      	ldrh	r2, [r3, #2]
 8008e1c:	8afb      	ldrh	r3, [r7, #22]
 8008e1e:	429a      	cmp	r2, r3
 8008e20:	d8ac      	bhi.n	8008d7c <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 8008e22:	69fb      	ldr	r3, [r7, #28]
 8008e24:	791b      	ldrb	r3, [r3, #4]
 8008e26:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8008e2a:	429a      	cmp	r2, r3
 8008e2c:	d201      	bcs.n	8008e32 <USBH_ParseCfgDesc+0x1b6>
        {
          return USBH_NOT_SUPPORTED;
 8008e2e:	2303      	movs	r3, #3
 8008e30:	e01c      	b.n	8008e6c <USBH_ParseCfgDesc+0x1f0>
        }

        if_ix++;
 8008e32:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008e36:	3301      	adds	r3, #1
 8008e38:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8008e3c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008e40:	2b01      	cmp	r3, #1
 8008e42:	d805      	bhi.n	8008e50 <USBH_ParseCfgDesc+0x1d4>
 8008e44:	6a3b      	ldr	r3, [r7, #32]
 8008e46:	885a      	ldrh	r2, [r3, #2]
 8008e48:	8afb      	ldrh	r3, [r7, #22]
 8008e4a:	429a      	cmp	r2, r3
 8008e4c:	f63f af70 	bhi.w	8008d30 <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 8008e50:	6a3b      	ldr	r3, [r7, #32]
 8008e52:	791b      	ldrb	r3, [r3, #4]
 8008e54:	2b02      	cmp	r3, #2
 8008e56:	bf28      	it	cs
 8008e58:	2302      	movcs	r3, #2
 8008e5a:	b2db      	uxtb	r3, r3
 8008e5c:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8008e60:	429a      	cmp	r2, r3
 8008e62:	d201      	bcs.n	8008e68 <USBH_ParseCfgDesc+0x1ec>
    {
      return USBH_NOT_SUPPORTED;
 8008e64:	2303      	movs	r3, #3
 8008e66:	e001      	b.n	8008e6c <USBH_ParseCfgDesc+0x1f0>
    }
  }

  return status;
 8008e68:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8008e6c:	4618      	mov	r0, r3
 8008e6e:	3730      	adds	r7, #48	@ 0x30
 8008e70:	46bd      	mov	sp, r7
 8008e72:	bd80      	pop	{r7, pc}

08008e74 <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 8008e74:	b480      	push	{r7}
 8008e76:	b083      	sub	sp, #12
 8008e78:	af00      	add	r7, sp, #0
 8008e7a:	6078      	str	r0, [r7, #4]
 8008e7c:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 8008e7e:	683b      	ldr	r3, [r7, #0]
 8008e80:	781a      	ldrb	r2, [r3, #0]
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 8008e86:	683b      	ldr	r3, [r7, #0]
 8008e88:	785a      	ldrb	r2, [r3, #1]
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 8008e8e:	683b      	ldr	r3, [r7, #0]
 8008e90:	789a      	ldrb	r2, [r3, #2]
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 8008e96:	683b      	ldr	r3, [r7, #0]
 8008e98:	78da      	ldrb	r2, [r3, #3]
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4U);
 8008e9e:	683b      	ldr	r3, [r7, #0]
 8008ea0:	791a      	ldrb	r2, [r3, #4]
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 8008ea6:	683b      	ldr	r3, [r7, #0]
 8008ea8:	795a      	ldrb	r2, [r3, #5]
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 8008eae:	683b      	ldr	r3, [r7, #0]
 8008eb0:	799a      	ldrb	r2, [r3, #6]
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 8008eb6:	683b      	ldr	r3, [r7, #0]
 8008eb8:	79da      	ldrb	r2, [r3, #7]
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 8008ebe:	683b      	ldr	r3, [r7, #0]
 8008ec0:	7a1a      	ldrb	r2, [r3, #8]
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	721a      	strb	r2, [r3, #8]
}
 8008ec6:	bf00      	nop
 8008ec8:	370c      	adds	r7, #12
 8008eca:	46bd      	mov	sp, r7
 8008ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ed0:	4770      	bx	lr

08008ed2 <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 8008ed2:	b480      	push	{r7}
 8008ed4:	b087      	sub	sp, #28
 8008ed6:	af00      	add	r7, sp, #0
 8008ed8:	60f8      	str	r0, [r7, #12]
 8008eda:	60b9      	str	r1, [r7, #8]
 8008edc:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 8008ede:	2300      	movs	r3, #0
 8008ee0:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	781a      	ldrb	r2, [r3, #0]
 8008ee6:	68bb      	ldr	r3, [r7, #8]
 8008ee8:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	785a      	ldrb	r2, [r3, #1]
 8008eee:	68bb      	ldr	r3, [r7, #8]
 8008ef0:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	789a      	ldrb	r2, [r3, #2]
 8008ef6:	68bb      	ldr	r3, [r7, #8]
 8008ef8:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	78da      	ldrb	r2, [r3, #3]
 8008efe:	68bb      	ldr	r3, [r7, #8]
 8008f00:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	3304      	adds	r3, #4
 8008f06:	781b      	ldrb	r3, [r3, #0]
 8008f08:	461a      	mov	r2, r3
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	3305      	adds	r3, #5
 8008f0e:	781b      	ldrb	r3, [r3, #0]
 8008f10:	021b      	lsls	r3, r3, #8
 8008f12:	b29b      	uxth	r3, r3
 8008f14:	4313      	orrs	r3, r2
 8008f16:	b29a      	uxth	r2, r3
 8008f18:	68bb      	ldr	r3, [r7, #8]
 8008f1a:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	799a      	ldrb	r2, [r3, #6]
 8008f20:	68bb      	ldr	r3, [r7, #8]
 8008f22:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8008f24:	68bb      	ldr	r3, [r7, #8]
 8008f26:	889b      	ldrh	r3, [r3, #4]
 8008f28:	2b00      	cmp	r3, #0
 8008f2a:	d009      	beq.n	8008f40 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8008f2c:	68bb      	ldr	r3, [r7, #8]
 8008f2e:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8008f30:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008f34:	d804      	bhi.n	8008f40 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 8008f36:	68bb      	ldr	r3, [r7, #8]
 8008f38:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8008f3a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008f3e:	d901      	bls.n	8008f44 <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 8008f40:	2303      	movs	r3, #3
 8008f42:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008f4a:	2b00      	cmp	r3, #0
 8008f4c:	d136      	bne.n	8008fbc <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 8008f4e:	68bb      	ldr	r3, [r7, #8]
 8008f50:	78db      	ldrb	r3, [r3, #3]
 8008f52:	f003 0303 	and.w	r3, r3, #3
 8008f56:	2b02      	cmp	r3, #2
 8008f58:	d108      	bne.n	8008f6c <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 8008f5a:	68bb      	ldr	r3, [r7, #8]
 8008f5c:	889b      	ldrh	r3, [r3, #4]
 8008f5e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008f62:	f240 8097 	bls.w	8009094 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8008f66:	2303      	movs	r3, #3
 8008f68:	75fb      	strb	r3, [r7, #23]
 8008f6a:	e093      	b.n	8009094 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8008f6c:	68bb      	ldr	r3, [r7, #8]
 8008f6e:	78db      	ldrb	r3, [r3, #3]
 8008f70:	f003 0303 	and.w	r3, r3, #3
 8008f74:	2b00      	cmp	r3, #0
 8008f76:	d107      	bne.n	8008f88 <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8008f78:	68bb      	ldr	r3, [r7, #8]
 8008f7a:	889b      	ldrh	r3, [r3, #4]
 8008f7c:	2b40      	cmp	r3, #64	@ 0x40
 8008f7e:	f240 8089 	bls.w	8009094 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8008f82:	2303      	movs	r3, #3
 8008f84:	75fb      	strb	r3, [r7, #23]
 8008f86:	e085      	b.n	8009094 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8008f88:	68bb      	ldr	r3, [r7, #8]
 8008f8a:	78db      	ldrb	r3, [r3, #3]
 8008f8c:	f003 0303 	and.w	r3, r3, #3
 8008f90:	2b01      	cmp	r3, #1
 8008f92:	d005      	beq.n	8008fa0 <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 8008f94:	68bb      	ldr	r3, [r7, #8]
 8008f96:	78db      	ldrb	r3, [r3, #3]
 8008f98:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8008f9c:	2b03      	cmp	r3, #3
 8008f9e:	d10a      	bne.n	8008fb6 <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8008fa0:	68bb      	ldr	r3, [r7, #8]
 8008fa2:	799b      	ldrb	r3, [r3, #6]
 8008fa4:	2b00      	cmp	r3, #0
 8008fa6:	d003      	beq.n	8008fb0 <USBH_ParseEPDesc+0xde>
 8008fa8:	68bb      	ldr	r3, [r7, #8]
 8008faa:	799b      	ldrb	r3, [r3, #6]
 8008fac:	2b10      	cmp	r3, #16
 8008fae:	d970      	bls.n	8009092 <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 8008fb0:	2303      	movs	r3, #3
 8008fb2:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8008fb4:	e06d      	b.n	8009092 <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8008fb6:	2303      	movs	r3, #3
 8008fb8:	75fb      	strb	r3, [r7, #23]
 8008fba:	e06b      	b.n	8009094 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8008fc2:	2b01      	cmp	r3, #1
 8008fc4:	d13c      	bne.n	8009040 <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8008fc6:	68bb      	ldr	r3, [r7, #8]
 8008fc8:	78db      	ldrb	r3, [r3, #3]
 8008fca:	f003 0303 	and.w	r3, r3, #3
 8008fce:	2b02      	cmp	r3, #2
 8008fd0:	d005      	beq.n	8008fde <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 8008fd2:	68bb      	ldr	r3, [r7, #8]
 8008fd4:	78db      	ldrb	r3, [r3, #3]
 8008fd6:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8008fda:	2b00      	cmp	r3, #0
 8008fdc:	d106      	bne.n	8008fec <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8008fde:	68bb      	ldr	r3, [r7, #8]
 8008fe0:	889b      	ldrh	r3, [r3, #4]
 8008fe2:	2b40      	cmp	r3, #64	@ 0x40
 8008fe4:	d956      	bls.n	8009094 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8008fe6:	2303      	movs	r3, #3
 8008fe8:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 8008fea:	e053      	b.n	8009094 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 8008fec:	68bb      	ldr	r3, [r7, #8]
 8008fee:	78db      	ldrb	r3, [r3, #3]
 8008ff0:	f003 0303 	and.w	r3, r3, #3
 8008ff4:	2b01      	cmp	r3, #1
 8008ff6:	d10e      	bne.n	8009016 <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 8008ff8:	68bb      	ldr	r3, [r7, #8]
 8008ffa:	799b      	ldrb	r3, [r3, #6]
 8008ffc:	2b00      	cmp	r3, #0
 8008ffe:	d007      	beq.n	8009010 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 8009000:	68bb      	ldr	r3, [r7, #8]
 8009002:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 8009004:	2b10      	cmp	r3, #16
 8009006:	d803      	bhi.n	8009010 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 8009008:	68bb      	ldr	r3, [r7, #8]
 800900a:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 800900c:	2b40      	cmp	r3, #64	@ 0x40
 800900e:	d941      	bls.n	8009094 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009010:	2303      	movs	r3, #3
 8009012:	75fb      	strb	r3, [r7, #23]
 8009014:	e03e      	b.n	8009094 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8009016:	68bb      	ldr	r3, [r7, #8]
 8009018:	78db      	ldrb	r3, [r3, #3]
 800901a:	f003 0303 	and.w	r3, r3, #3
 800901e:	2b03      	cmp	r3, #3
 8009020:	d10b      	bne.n	800903a <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 8009022:	68bb      	ldr	r3, [r7, #8]
 8009024:	799b      	ldrb	r3, [r3, #6]
 8009026:	2b00      	cmp	r3, #0
 8009028:	d004      	beq.n	8009034 <USBH_ParseEPDesc+0x162>
 800902a:	68bb      	ldr	r3, [r7, #8]
 800902c:	889b      	ldrh	r3, [r3, #4]
 800902e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009032:	d32f      	bcc.n	8009094 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009034:	2303      	movs	r3, #3
 8009036:	75fb      	strb	r3, [r7, #23]
 8009038:	e02c      	b.n	8009094 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800903a:	2303      	movs	r3, #3
 800903c:	75fb      	strb	r3, [r7, #23]
 800903e:	e029      	b.n	8009094 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8009040:	68fb      	ldr	r3, [r7, #12]
 8009042:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009046:	2b02      	cmp	r3, #2
 8009048:	d120      	bne.n	800908c <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 800904a:	68bb      	ldr	r3, [r7, #8]
 800904c:	78db      	ldrb	r3, [r3, #3]
 800904e:	f003 0303 	and.w	r3, r3, #3
 8009052:	2b00      	cmp	r3, #0
 8009054:	d106      	bne.n	8009064 <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 8009056:	68bb      	ldr	r3, [r7, #8]
 8009058:	889b      	ldrh	r3, [r3, #4]
 800905a:	2b08      	cmp	r3, #8
 800905c:	d01a      	beq.n	8009094 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800905e:	2303      	movs	r3, #3
 8009060:	75fb      	strb	r3, [r7, #23]
 8009062:	e017      	b.n	8009094 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8009064:	68bb      	ldr	r3, [r7, #8]
 8009066:	78db      	ldrb	r3, [r3, #3]
 8009068:	f003 0303 	and.w	r3, r3, #3
 800906c:	2b03      	cmp	r3, #3
 800906e:	d10a      	bne.n	8009086 <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 8009070:	68bb      	ldr	r3, [r7, #8]
 8009072:	799b      	ldrb	r3, [r3, #6]
 8009074:	2b00      	cmp	r3, #0
 8009076:	d003      	beq.n	8009080 <USBH_ParseEPDesc+0x1ae>
 8009078:	68bb      	ldr	r3, [r7, #8]
 800907a:	889b      	ldrh	r3, [r3, #4]
 800907c:	2b08      	cmp	r3, #8
 800907e:	d909      	bls.n	8009094 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8009080:	2303      	movs	r3, #3
 8009082:	75fb      	strb	r3, [r7, #23]
 8009084:	e006      	b.n	8009094 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8009086:	2303      	movs	r3, #3
 8009088:	75fb      	strb	r3, [r7, #23]
 800908a:	e003      	b.n	8009094 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 800908c:	2303      	movs	r3, #3
 800908e:	75fb      	strb	r3, [r7, #23]
 8009090:	e000      	b.n	8009094 <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8009092:	bf00      	nop
  }

  return status;
 8009094:	7dfb      	ldrb	r3, [r7, #23]
}
 8009096:	4618      	mov	r0, r3
 8009098:	371c      	adds	r7, #28
 800909a:	46bd      	mov	sp, r7
 800909c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090a0:	4770      	bx	lr

080090a2 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 80090a2:	b480      	push	{r7}
 80090a4:	b087      	sub	sp, #28
 80090a6:	af00      	add	r7, sp, #0
 80090a8:	60f8      	str	r0, [r7, #12]
 80090aa:	60b9      	str	r1, [r7, #8]
 80090ac:	4613      	mov	r3, r2
 80090ae:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 80090b0:	68fb      	ldr	r3, [r7, #12]
 80090b2:	3301      	adds	r3, #1
 80090b4:	781b      	ldrb	r3, [r3, #0]
 80090b6:	2b03      	cmp	r3, #3
 80090b8:	d120      	bne.n	80090fc <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 80090ba:	68fb      	ldr	r3, [r7, #12]
 80090bc:	781b      	ldrb	r3, [r3, #0]
 80090be:	1e9a      	subs	r2, r3, #2
 80090c0:	88fb      	ldrh	r3, [r7, #6]
 80090c2:	4293      	cmp	r3, r2
 80090c4:	bf28      	it	cs
 80090c6:	4613      	movcs	r3, r2
 80090c8:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 80090ca:	68fb      	ldr	r3, [r7, #12]
 80090cc:	3302      	adds	r3, #2
 80090ce:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 80090d0:	2300      	movs	r3, #0
 80090d2:	82fb      	strh	r3, [r7, #22]
 80090d4:	e00b      	b.n	80090ee <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 80090d6:	8afb      	ldrh	r3, [r7, #22]
 80090d8:	68fa      	ldr	r2, [r7, #12]
 80090da:	4413      	add	r3, r2
 80090dc:	781a      	ldrb	r2, [r3, #0]
 80090de:	68bb      	ldr	r3, [r7, #8]
 80090e0:	701a      	strb	r2, [r3, #0]
      pdest++;
 80090e2:	68bb      	ldr	r3, [r7, #8]
 80090e4:	3301      	adds	r3, #1
 80090e6:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 80090e8:	8afb      	ldrh	r3, [r7, #22]
 80090ea:	3302      	adds	r3, #2
 80090ec:	82fb      	strh	r3, [r7, #22]
 80090ee:	8afa      	ldrh	r2, [r7, #22]
 80090f0:	8abb      	ldrh	r3, [r7, #20]
 80090f2:	429a      	cmp	r2, r3
 80090f4:	d3ef      	bcc.n	80090d6 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 80090f6:	68bb      	ldr	r3, [r7, #8]
 80090f8:	2200      	movs	r2, #0
 80090fa:	701a      	strb	r2, [r3, #0]
  }
}
 80090fc:	bf00      	nop
 80090fe:	371c      	adds	r7, #28
 8009100:	46bd      	mov	sp, r7
 8009102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009106:	4770      	bx	lr

08009108 <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8009108:	b480      	push	{r7}
 800910a:	b085      	sub	sp, #20
 800910c:	af00      	add	r7, sp, #0
 800910e:	6078      	str	r0, [r7, #4]
 8009110:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 8009112:	683b      	ldr	r3, [r7, #0]
 8009114:	881b      	ldrh	r3, [r3, #0]
 8009116:	687a      	ldr	r2, [r7, #4]
 8009118:	7812      	ldrb	r2, [r2, #0]
 800911a:	4413      	add	r3, r2
 800911c:	b29a      	uxth	r2, r3
 800911e:	683b      	ldr	r3, [r7, #0]
 8009120:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	781b      	ldrb	r3, [r3, #0]
 8009126:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	4413      	add	r3, r2
 800912c:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800912e:	68fb      	ldr	r3, [r7, #12]
}
 8009130:	4618      	mov	r0, r3
 8009132:	3714      	adds	r7, #20
 8009134:	46bd      	mov	sp, r7
 8009136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800913a:	4770      	bx	lr

0800913c <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 800913c:	b580      	push	{r7, lr}
 800913e:	b086      	sub	sp, #24
 8009140:	af00      	add	r7, sp, #0
 8009142:	60f8      	str	r0, [r7, #12]
 8009144:	60b9      	str	r1, [r7, #8]
 8009146:	4613      	mov	r3, r2
 8009148:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800914a:	2301      	movs	r3, #1
 800914c:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800914e:	68fb      	ldr	r3, [r7, #12]
 8009150:	789b      	ldrb	r3, [r3, #2]
 8009152:	2b01      	cmp	r3, #1
 8009154:	d002      	beq.n	800915c <USBH_CtlReq+0x20>
 8009156:	2b02      	cmp	r3, #2
 8009158:	d00f      	beq.n	800917a <USBH_CtlReq+0x3e>
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;

    default:
      break;
 800915a:	e027      	b.n	80091ac <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 800915c:	68fb      	ldr	r3, [r7, #12]
 800915e:	68ba      	ldr	r2, [r7, #8]
 8009160:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 8009162:	68fb      	ldr	r3, [r7, #12]
 8009164:	88fa      	ldrh	r2, [r7, #6]
 8009166:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 8009168:	68fb      	ldr	r3, [r7, #12]
 800916a:	2201      	movs	r2, #1
 800916c:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 800916e:	68fb      	ldr	r3, [r7, #12]
 8009170:	2202      	movs	r2, #2
 8009172:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 8009174:	2301      	movs	r3, #1
 8009176:	75fb      	strb	r3, [r7, #23]
      break;
 8009178:	e018      	b.n	80091ac <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 800917a:	68f8      	ldr	r0, [r7, #12]
 800917c:	f000 f81c 	bl	80091b8 <USBH_HandleControl>
 8009180:	4603      	mov	r3, r0
 8009182:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 8009184:	7dfb      	ldrb	r3, [r7, #23]
 8009186:	2b00      	cmp	r3, #0
 8009188:	d002      	beq.n	8009190 <USBH_CtlReq+0x54>
 800918a:	7dfb      	ldrb	r3, [r7, #23]
 800918c:	2b03      	cmp	r3, #3
 800918e:	d106      	bne.n	800919e <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 8009190:	68fb      	ldr	r3, [r7, #12]
 8009192:	2201      	movs	r2, #1
 8009194:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 8009196:	68fb      	ldr	r3, [r7, #12]
 8009198:	2200      	movs	r2, #0
 800919a:	761a      	strb	r2, [r3, #24]
      break;
 800919c:	e005      	b.n	80091aa <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 800919e:	7dfb      	ldrb	r3, [r7, #23]
 80091a0:	2b02      	cmp	r3, #2
 80091a2:	d102      	bne.n	80091aa <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 80091a4:	68fb      	ldr	r3, [r7, #12]
 80091a6:	2201      	movs	r2, #1
 80091a8:	709a      	strb	r2, [r3, #2]
      break;
 80091aa:	bf00      	nop
  }
  return status;
 80091ac:	7dfb      	ldrb	r3, [r7, #23]
}
 80091ae:	4618      	mov	r0, r3
 80091b0:	3718      	adds	r7, #24
 80091b2:	46bd      	mov	sp, r7
 80091b4:	bd80      	pop	{r7, pc}
	...

080091b8 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 80091b8:	b580      	push	{r7, lr}
 80091ba:	b086      	sub	sp, #24
 80091bc:	af02      	add	r7, sp, #8
 80091be:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 80091c0:	2301      	movs	r3, #1
 80091c2:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 80091c4:	2300      	movs	r3, #0
 80091c6:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	7e1b      	ldrb	r3, [r3, #24]
 80091cc:	3b01      	subs	r3, #1
 80091ce:	2b0a      	cmp	r3, #10
 80091d0:	f200 8157 	bhi.w	8009482 <USBH_HandleControl+0x2ca>
 80091d4:	a201      	add	r2, pc, #4	@ (adr r2, 80091dc <USBH_HandleControl+0x24>)
 80091d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80091da:	bf00      	nop
 80091dc:	08009209 	.word	0x08009209
 80091e0:	08009223 	.word	0x08009223
 80091e4:	0800928d 	.word	0x0800928d
 80091e8:	080092b3 	.word	0x080092b3
 80091ec:	080092ed 	.word	0x080092ed
 80091f0:	08009317 	.word	0x08009317
 80091f4:	08009369 	.word	0x08009369
 80091f8:	0800938b 	.word	0x0800938b
 80091fc:	080093c7 	.word	0x080093c7
 8009200:	080093ed 	.word	0x080093ed
 8009204:	0800942b 	.word	0x0800942b
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8009208:	687b      	ldr	r3, [r7, #4]
 800920a:	f103 0110 	add.w	r1, r3, #16
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	795b      	ldrb	r3, [r3, #5]
 8009212:	461a      	mov	r2, r3
 8009214:	6878      	ldr	r0, [r7, #4]
 8009216:	f000 f945 	bl	80094a4 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	2202      	movs	r2, #2
 800921e:	761a      	strb	r2, [r3, #24]
      break;
 8009220:	e13a      	b.n	8009498 <USBH_HandleControl+0x2e0>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	795b      	ldrb	r3, [r3, #5]
 8009226:	4619      	mov	r1, r3
 8009228:	6878      	ldr	r0, [r7, #4]
 800922a:	f000 fcb5 	bl	8009b98 <USBH_LL_GetURBState>
 800922e:	4603      	mov	r3, r0
 8009230:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 8009232:	7bbb      	ldrb	r3, [r7, #14]
 8009234:	2b01      	cmp	r3, #1
 8009236:	d11e      	bne.n	8009276 <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	7c1b      	ldrb	r3, [r3, #16]
 800923c:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8009240:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	8adb      	ldrh	r3, [r3, #22]
 8009246:	2b00      	cmp	r3, #0
 8009248:	d00a      	beq.n	8009260 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800924a:	7b7b      	ldrb	r3, [r7, #13]
 800924c:	2b80      	cmp	r3, #128	@ 0x80
 800924e:	d103      	bne.n	8009258 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	2203      	movs	r2, #3
 8009254:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8009256:	e116      	b.n	8009486 <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_DATA_OUT;
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	2205      	movs	r2, #5
 800925c:	761a      	strb	r2, [r3, #24]
      break;
 800925e:	e112      	b.n	8009486 <USBH_HandleControl+0x2ce>
          if (direction == USB_D2H)
 8009260:	7b7b      	ldrb	r3, [r7, #13]
 8009262:	2b80      	cmp	r3, #128	@ 0x80
 8009264:	d103      	bne.n	800926e <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	2209      	movs	r2, #9
 800926a:	761a      	strb	r2, [r3, #24]
      break;
 800926c:	e10b      	b.n	8009486 <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_STATUS_IN;
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	2207      	movs	r2, #7
 8009272:	761a      	strb	r2, [r3, #24]
      break;
 8009274:	e107      	b.n	8009486 <USBH_HandleControl+0x2ce>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 8009276:	7bbb      	ldrb	r3, [r7, #14]
 8009278:	2b04      	cmp	r3, #4
 800927a:	d003      	beq.n	8009284 <USBH_HandleControl+0xcc>
 800927c:	7bbb      	ldrb	r3, [r7, #14]
 800927e:	2b02      	cmp	r3, #2
 8009280:	f040 8101 	bne.w	8009486 <USBH_HandleControl+0x2ce>
          phost->Control.state = CTRL_ERROR;
 8009284:	687b      	ldr	r3, [r7, #4]
 8009286:	220b      	movs	r2, #11
 8009288:	761a      	strb	r2, [r3, #24]
      break;
 800928a:	e0fc      	b.n	8009486 <USBH_HandleControl+0x2ce>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8009292:	b29a      	uxth	r2, r3
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	81da      	strh	r2, [r3, #14]

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	6899      	ldr	r1, [r3, #8]
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	899a      	ldrh	r2, [r3, #12]
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	791b      	ldrb	r3, [r3, #4]
 80092a4:	6878      	ldr	r0, [r7, #4]
 80092a6:	f000 f93c 	bl	8009522 <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	2204      	movs	r2, #4
 80092ae:	761a      	strb	r2, [r3, #24]
      break;
 80092b0:	e0f2      	b.n	8009498 <USBH_HandleControl+0x2e0>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 80092b2:	687b      	ldr	r3, [r7, #4]
 80092b4:	791b      	ldrb	r3, [r3, #4]
 80092b6:	4619      	mov	r1, r3
 80092b8:	6878      	ldr	r0, [r7, #4]
 80092ba:	f000 fc6d 	bl	8009b98 <USBH_LL_GetURBState>
 80092be:	4603      	mov	r3, r0
 80092c0:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 80092c2:	7bbb      	ldrb	r3, [r7, #14]
 80092c4:	2b01      	cmp	r3, #1
 80092c6:	d103      	bne.n	80092d0 <USBH_HandleControl+0x118>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	2209      	movs	r2, #9
 80092cc:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 80092ce:	e0dc      	b.n	800948a <USBH_HandleControl+0x2d2>
      else if (URB_Status == USBH_URB_STALL)
 80092d0:	7bbb      	ldrb	r3, [r7, #14]
 80092d2:	2b05      	cmp	r3, #5
 80092d4:	d102      	bne.n	80092dc <USBH_HandleControl+0x124>
        status = USBH_NOT_SUPPORTED;
 80092d6:	2303      	movs	r3, #3
 80092d8:	73fb      	strb	r3, [r7, #15]
      break;
 80092da:	e0d6      	b.n	800948a <USBH_HandleControl+0x2d2>
        if (URB_Status == USBH_URB_ERROR)
 80092dc:	7bbb      	ldrb	r3, [r7, #14]
 80092de:	2b04      	cmp	r3, #4
 80092e0:	f040 80d3 	bne.w	800948a <USBH_HandleControl+0x2d2>
          phost->Control.state = CTRL_ERROR;
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	220b      	movs	r2, #11
 80092e8:	761a      	strb	r2, [r3, #24]
      break;
 80092ea:	e0ce      	b.n	800948a <USBH_HandleControl+0x2d2>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	6899      	ldr	r1, [r3, #8]
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	899a      	ldrh	r2, [r3, #12]
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	795b      	ldrb	r3, [r3, #5]
 80092f8:	2001      	movs	r0, #1
 80092fa:	9000      	str	r0, [sp, #0]
 80092fc:	6878      	ldr	r0, [r7, #4]
 80092fe:	f000 f8eb 	bl	80094d8 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8009308:	b29a      	uxth	r2, r3
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	2206      	movs	r2, #6
 8009312:	761a      	strb	r2, [r3, #24]
      break;
 8009314:	e0c0      	b.n	8009498 <USBH_HandleControl+0x2e0>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	795b      	ldrb	r3, [r3, #5]
 800931a:	4619      	mov	r1, r3
 800931c:	6878      	ldr	r0, [r7, #4]
 800931e:	f000 fc3b 	bl	8009b98 <USBH_LL_GetURBState>
 8009322:	4603      	mov	r3, r0
 8009324:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8009326:	7bbb      	ldrb	r3, [r7, #14]
 8009328:	2b01      	cmp	r3, #1
 800932a:	d103      	bne.n	8009334 <USBH_HandleControl+0x17c>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	2207      	movs	r2, #7
 8009330:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8009332:	e0ac      	b.n	800948e <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_STALL)
 8009334:	7bbb      	ldrb	r3, [r7, #14]
 8009336:	2b05      	cmp	r3, #5
 8009338:	d105      	bne.n	8009346 <USBH_HandleControl+0x18e>
        phost->Control.state = CTRL_STALLED;
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	220c      	movs	r2, #12
 800933e:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 8009340:	2303      	movs	r3, #3
 8009342:	73fb      	strb	r3, [r7, #15]
      break;
 8009344:	e0a3      	b.n	800948e <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_NOTREADY)
 8009346:	7bbb      	ldrb	r3, [r7, #14]
 8009348:	2b02      	cmp	r3, #2
 800934a:	d103      	bne.n	8009354 <USBH_HandleControl+0x19c>
        phost->Control.state = CTRL_DATA_OUT;
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	2205      	movs	r2, #5
 8009350:	761a      	strb	r2, [r3, #24]
      break;
 8009352:	e09c      	b.n	800948e <USBH_HandleControl+0x2d6>
        if (URB_Status == USBH_URB_ERROR)
 8009354:	7bbb      	ldrb	r3, [r7, #14]
 8009356:	2b04      	cmp	r3, #4
 8009358:	f040 8099 	bne.w	800948e <USBH_HandleControl+0x2d6>
          phost->Control.state = CTRL_ERROR;
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	220b      	movs	r2, #11
 8009360:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 8009362:	2302      	movs	r3, #2
 8009364:	73fb      	strb	r3, [r7, #15]
      break;
 8009366:	e092      	b.n	800948e <USBH_HandleControl+0x2d6>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	791b      	ldrb	r3, [r3, #4]
 800936c:	2200      	movs	r2, #0
 800936e:	2100      	movs	r1, #0
 8009370:	6878      	ldr	r0, [r7, #4]
 8009372:	f000 f8d6 	bl	8009522 <USBH_CtlReceiveData>

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif  /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->Control.timer = (uint16_t)phost->Timer;
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800937c:	b29a      	uxth	r2, r3
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	2208      	movs	r2, #8
 8009386:	761a      	strb	r2, [r3, #24]

      break;
 8009388:	e086      	b.n	8009498 <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	791b      	ldrb	r3, [r3, #4]
 800938e:	4619      	mov	r1, r3
 8009390:	6878      	ldr	r0, [r7, #4]
 8009392:	f000 fc01 	bl	8009b98 <USBH_LL_GetURBState>
 8009396:	4603      	mov	r3, r0
 8009398:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800939a:	7bbb      	ldrb	r3, [r7, #14]
 800939c:	2b01      	cmp	r3, #1
 800939e:	d105      	bne.n	80093ac <USBH_HandleControl+0x1f4>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	220d      	movs	r2, #13
 80093a4:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 80093a6:	2300      	movs	r3, #0
 80093a8:	73fb      	strb	r3, [r7, #15]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 80093aa:	e072      	b.n	8009492 <USBH_HandleControl+0x2da>
      else if (URB_Status == USBH_URB_ERROR)
 80093ac:	7bbb      	ldrb	r3, [r7, #14]
 80093ae:	2b04      	cmp	r3, #4
 80093b0:	d103      	bne.n	80093ba <USBH_HandleControl+0x202>
        phost->Control.state = CTRL_ERROR;
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	220b      	movs	r2, #11
 80093b6:	761a      	strb	r2, [r3, #24]
      break;
 80093b8:	e06b      	b.n	8009492 <USBH_HandleControl+0x2da>
        if (URB_Status == USBH_URB_STALL)
 80093ba:	7bbb      	ldrb	r3, [r7, #14]
 80093bc:	2b05      	cmp	r3, #5
 80093be:	d168      	bne.n	8009492 <USBH_HandleControl+0x2da>
          status = USBH_NOT_SUPPORTED;
 80093c0:	2303      	movs	r3, #3
 80093c2:	73fb      	strb	r3, [r7, #15]
      break;
 80093c4:	e065      	b.n	8009492 <USBH_HandleControl+0x2da>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 80093c6:	687b      	ldr	r3, [r7, #4]
 80093c8:	795b      	ldrb	r3, [r3, #5]
 80093ca:	2201      	movs	r2, #1
 80093cc:	9200      	str	r2, [sp, #0]
 80093ce:	2200      	movs	r2, #0
 80093d0:	2100      	movs	r1, #0
 80093d2:	6878      	ldr	r0, [r7, #4]
 80093d4:	f000 f880 	bl	80094d8 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 80093de:	b29a      	uxth	r2, r3
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	220a      	movs	r2, #10
 80093e8:	761a      	strb	r2, [r3, #24]
      break;
 80093ea:	e055      	b.n	8009498 <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 80093ec:	687b      	ldr	r3, [r7, #4]
 80093ee:	795b      	ldrb	r3, [r3, #5]
 80093f0:	4619      	mov	r1, r3
 80093f2:	6878      	ldr	r0, [r7, #4]
 80093f4:	f000 fbd0 	bl	8009b98 <USBH_LL_GetURBState>
 80093f8:	4603      	mov	r3, r0
 80093fa:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 80093fc:	7bbb      	ldrb	r3, [r7, #14]
 80093fe:	2b01      	cmp	r3, #1
 8009400:	d105      	bne.n	800940e <USBH_HandleControl+0x256>
      {
        status = USBH_OK;
 8009402:	2300      	movs	r3, #0
 8009404:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	220d      	movs	r2, #13
 800940a:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800940c:	e043      	b.n	8009496 <USBH_HandleControl+0x2de>
      else if (URB_Status == USBH_URB_NOTREADY)
 800940e:	7bbb      	ldrb	r3, [r7, #14]
 8009410:	2b02      	cmp	r3, #2
 8009412:	d103      	bne.n	800941c <USBH_HandleControl+0x264>
        phost->Control.state = CTRL_STATUS_OUT;
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	2209      	movs	r2, #9
 8009418:	761a      	strb	r2, [r3, #24]
      break;
 800941a:	e03c      	b.n	8009496 <USBH_HandleControl+0x2de>
        if (URB_Status == USBH_URB_ERROR)
 800941c:	7bbb      	ldrb	r3, [r7, #14]
 800941e:	2b04      	cmp	r3, #4
 8009420:	d139      	bne.n	8009496 <USBH_HandleControl+0x2de>
          phost->Control.state = CTRL_ERROR;
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	220b      	movs	r2, #11
 8009426:	761a      	strb	r2, [r3, #24]
      break;
 8009428:	e035      	b.n	8009496 <USBH_HandleControl+0x2de>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	7e5b      	ldrb	r3, [r3, #25]
 800942e:	3301      	adds	r3, #1
 8009430:	b2da      	uxtb	r2, r3
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	765a      	strb	r2, [r3, #25]
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	7e5b      	ldrb	r3, [r3, #25]
 800943a:	2b02      	cmp	r3, #2
 800943c:	d806      	bhi.n	800944c <USBH_HandleControl+0x294>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	2201      	movs	r2, #1
 8009442:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	2201      	movs	r2, #1
 8009448:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800944a:	e025      	b.n	8009498 <USBH_HandleControl+0x2e0>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8009452:	2106      	movs	r1, #6
 8009454:	6878      	ldr	r0, [r7, #4]
 8009456:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	2200      	movs	r2, #0
 800945c:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	795b      	ldrb	r3, [r3, #5]
 8009462:	4619      	mov	r1, r3
 8009464:	6878      	ldr	r0, [r7, #4]
 8009466:	f000 f90d 	bl	8009684 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	791b      	ldrb	r3, [r3, #4]
 800946e:	4619      	mov	r1, r3
 8009470:	6878      	ldr	r0, [r7, #4]
 8009472:	f000 f907 	bl	8009684 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	2200      	movs	r2, #0
 800947a:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800947c:	2302      	movs	r3, #2
 800947e:	73fb      	strb	r3, [r7, #15]
      break;
 8009480:	e00a      	b.n	8009498 <USBH_HandleControl+0x2e0>

    default:
      break;
 8009482:	bf00      	nop
 8009484:	e008      	b.n	8009498 <USBH_HandleControl+0x2e0>
      break;
 8009486:	bf00      	nop
 8009488:	e006      	b.n	8009498 <USBH_HandleControl+0x2e0>
      break;
 800948a:	bf00      	nop
 800948c:	e004      	b.n	8009498 <USBH_HandleControl+0x2e0>
      break;
 800948e:	bf00      	nop
 8009490:	e002      	b.n	8009498 <USBH_HandleControl+0x2e0>
      break;
 8009492:	bf00      	nop
 8009494:	e000      	b.n	8009498 <USBH_HandleControl+0x2e0>
      break;
 8009496:	bf00      	nop
  }

  return status;
 8009498:	7bfb      	ldrb	r3, [r7, #15]
}
 800949a:	4618      	mov	r0, r3
 800949c:	3710      	adds	r7, #16
 800949e:	46bd      	mov	sp, r7
 80094a0:	bd80      	pop	{r7, pc}
 80094a2:	bf00      	nop

080094a4 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 80094a4:	b580      	push	{r7, lr}
 80094a6:	b088      	sub	sp, #32
 80094a8:	af04      	add	r7, sp, #16
 80094aa:	60f8      	str	r0, [r7, #12]
 80094ac:	60b9      	str	r1, [r7, #8]
 80094ae:	4613      	mov	r3, r2
 80094b0:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 80094b2:	79f9      	ldrb	r1, [r7, #7]
 80094b4:	2300      	movs	r3, #0
 80094b6:	9303      	str	r3, [sp, #12]
 80094b8:	2308      	movs	r3, #8
 80094ba:	9302      	str	r3, [sp, #8]
 80094bc:	68bb      	ldr	r3, [r7, #8]
 80094be:	9301      	str	r3, [sp, #4]
 80094c0:	2300      	movs	r3, #0
 80094c2:	9300      	str	r3, [sp, #0]
 80094c4:	2300      	movs	r3, #0
 80094c6:	2200      	movs	r2, #0
 80094c8:	68f8      	ldr	r0, [r7, #12]
 80094ca:	f000 fb34 	bl	8009b36 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 80094ce:	2300      	movs	r3, #0
}
 80094d0:	4618      	mov	r0, r3
 80094d2:	3710      	adds	r7, #16
 80094d4:	46bd      	mov	sp, r7
 80094d6:	bd80      	pop	{r7, pc}

080094d8 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 80094d8:	b580      	push	{r7, lr}
 80094da:	b088      	sub	sp, #32
 80094dc:	af04      	add	r7, sp, #16
 80094de:	60f8      	str	r0, [r7, #12]
 80094e0:	60b9      	str	r1, [r7, #8]
 80094e2:	4611      	mov	r1, r2
 80094e4:	461a      	mov	r2, r3
 80094e6:	460b      	mov	r3, r1
 80094e8:	80fb      	strh	r3, [r7, #6]
 80094ea:	4613      	mov	r3, r2
 80094ec:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 80094ee:	68fb      	ldr	r3, [r7, #12]
 80094f0:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80094f4:	2b00      	cmp	r3, #0
 80094f6:	d001      	beq.n	80094fc <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 80094f8:	2300      	movs	r3, #0
 80094fa:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 80094fc:	7979      	ldrb	r1, [r7, #5]
 80094fe:	7e3b      	ldrb	r3, [r7, #24]
 8009500:	9303      	str	r3, [sp, #12]
 8009502:	88fb      	ldrh	r3, [r7, #6]
 8009504:	9302      	str	r3, [sp, #8]
 8009506:	68bb      	ldr	r3, [r7, #8]
 8009508:	9301      	str	r3, [sp, #4]
 800950a:	2301      	movs	r3, #1
 800950c:	9300      	str	r3, [sp, #0]
 800950e:	2300      	movs	r3, #0
 8009510:	2200      	movs	r2, #0
 8009512:	68f8      	ldr	r0, [r7, #12]
 8009514:	f000 fb0f 	bl	8009b36 <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 8009518:	2300      	movs	r3, #0
}
 800951a:	4618      	mov	r0, r3
 800951c:	3710      	adds	r7, #16
 800951e:	46bd      	mov	sp, r7
 8009520:	bd80      	pop	{r7, pc}

08009522 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 8009522:	b580      	push	{r7, lr}
 8009524:	b088      	sub	sp, #32
 8009526:	af04      	add	r7, sp, #16
 8009528:	60f8      	str	r0, [r7, #12]
 800952a:	60b9      	str	r1, [r7, #8]
 800952c:	4611      	mov	r1, r2
 800952e:	461a      	mov	r2, r3
 8009530:	460b      	mov	r3, r1
 8009532:	80fb      	strh	r3, [r7, #6]
 8009534:	4613      	mov	r3, r2
 8009536:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009538:	7979      	ldrb	r1, [r7, #5]
 800953a:	2300      	movs	r3, #0
 800953c:	9303      	str	r3, [sp, #12]
 800953e:	88fb      	ldrh	r3, [r7, #6]
 8009540:	9302      	str	r3, [sp, #8]
 8009542:	68bb      	ldr	r3, [r7, #8]
 8009544:	9301      	str	r3, [sp, #4]
 8009546:	2301      	movs	r3, #1
 8009548:	9300      	str	r3, [sp, #0]
 800954a:	2300      	movs	r3, #0
 800954c:	2201      	movs	r2, #1
 800954e:	68f8      	ldr	r0, [r7, #12]
 8009550:	f000 faf1 	bl	8009b36 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8009554:	2300      	movs	r3, #0

}
 8009556:	4618      	mov	r0, r3
 8009558:	3710      	adds	r7, #16
 800955a:	46bd      	mov	sp, r7
 800955c:	bd80      	pop	{r7, pc}

0800955e <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800955e:	b580      	push	{r7, lr}
 8009560:	b088      	sub	sp, #32
 8009562:	af04      	add	r7, sp, #16
 8009564:	60f8      	str	r0, [r7, #12]
 8009566:	60b9      	str	r1, [r7, #8]
 8009568:	4611      	mov	r1, r2
 800956a:	461a      	mov	r2, r3
 800956c:	460b      	mov	r3, r1
 800956e:	80fb      	strh	r3, [r7, #6]
 8009570:	4613      	mov	r3, r2
 8009572:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8009574:	68fb      	ldr	r3, [r7, #12]
 8009576:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800957a:	2b00      	cmp	r3, #0
 800957c:	d001      	beq.n	8009582 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800957e:	2300      	movs	r3, #0
 8009580:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8009582:	7979      	ldrb	r1, [r7, #5]
 8009584:	7e3b      	ldrb	r3, [r7, #24]
 8009586:	9303      	str	r3, [sp, #12]
 8009588:	88fb      	ldrh	r3, [r7, #6]
 800958a:	9302      	str	r3, [sp, #8]
 800958c:	68bb      	ldr	r3, [r7, #8]
 800958e:	9301      	str	r3, [sp, #4]
 8009590:	2301      	movs	r3, #1
 8009592:	9300      	str	r3, [sp, #0]
 8009594:	2302      	movs	r3, #2
 8009596:	2200      	movs	r2, #0
 8009598:	68f8      	ldr	r0, [r7, #12]
 800959a:	f000 facc 	bl	8009b36 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800959e:	2300      	movs	r3, #0
}
 80095a0:	4618      	mov	r0, r3
 80095a2:	3710      	adds	r7, #16
 80095a4:	46bd      	mov	sp, r7
 80095a6:	bd80      	pop	{r7, pc}

080095a8 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 80095a8:	b580      	push	{r7, lr}
 80095aa:	b088      	sub	sp, #32
 80095ac:	af04      	add	r7, sp, #16
 80095ae:	60f8      	str	r0, [r7, #12]
 80095b0:	60b9      	str	r1, [r7, #8]
 80095b2:	4611      	mov	r1, r2
 80095b4:	461a      	mov	r2, r3
 80095b6:	460b      	mov	r3, r1
 80095b8:	80fb      	strh	r3, [r7, #6]
 80095ba:	4613      	mov	r3, r2
 80095bc:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 80095be:	7979      	ldrb	r1, [r7, #5]
 80095c0:	2300      	movs	r3, #0
 80095c2:	9303      	str	r3, [sp, #12]
 80095c4:	88fb      	ldrh	r3, [r7, #6]
 80095c6:	9302      	str	r3, [sp, #8]
 80095c8:	68bb      	ldr	r3, [r7, #8]
 80095ca:	9301      	str	r3, [sp, #4]
 80095cc:	2301      	movs	r3, #1
 80095ce:	9300      	str	r3, [sp, #0]
 80095d0:	2302      	movs	r3, #2
 80095d2:	2201      	movs	r2, #1
 80095d4:	68f8      	ldr	r0, [r7, #12]
 80095d6:	f000 faae 	bl	8009b36 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 80095da:	2300      	movs	r3, #0
}
 80095dc:	4618      	mov	r0, r3
 80095de:	3710      	adds	r7, #16
 80095e0:	46bd      	mov	sp, r7
 80095e2:	bd80      	pop	{r7, pc}

080095e4 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 80095e4:	b580      	push	{r7, lr}
 80095e6:	b086      	sub	sp, #24
 80095e8:	af04      	add	r7, sp, #16
 80095ea:	6078      	str	r0, [r7, #4]
 80095ec:	4608      	mov	r0, r1
 80095ee:	4611      	mov	r1, r2
 80095f0:	461a      	mov	r2, r3
 80095f2:	4603      	mov	r3, r0
 80095f4:	70fb      	strb	r3, [r7, #3]
 80095f6:	460b      	mov	r3, r1
 80095f8:	70bb      	strb	r3, [r7, #2]
 80095fa:	4613      	mov	r3, r2
 80095fc:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 80095fe:	7878      	ldrb	r0, [r7, #1]
 8009600:	78ba      	ldrb	r2, [r7, #2]
 8009602:	78f9      	ldrb	r1, [r7, #3]
 8009604:	8b3b      	ldrh	r3, [r7, #24]
 8009606:	9302      	str	r3, [sp, #8]
 8009608:	7d3b      	ldrb	r3, [r7, #20]
 800960a:	9301      	str	r3, [sp, #4]
 800960c:	7c3b      	ldrb	r3, [r7, #16]
 800960e:	9300      	str	r3, [sp, #0]
 8009610:	4603      	mov	r3, r0
 8009612:	6878      	ldr	r0, [r7, #4]
 8009614:	f000 fa53 	bl	8009abe <USBH_LL_OpenPipe>

  return USBH_OK;
 8009618:	2300      	movs	r3, #0
}
 800961a:	4618      	mov	r0, r3
 800961c:	3708      	adds	r7, #8
 800961e:	46bd      	mov	sp, r7
 8009620:	bd80      	pop	{r7, pc}

08009622 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 8009622:	b580      	push	{r7, lr}
 8009624:	b082      	sub	sp, #8
 8009626:	af00      	add	r7, sp, #0
 8009628:	6078      	str	r0, [r7, #4]
 800962a:	460b      	mov	r3, r1
 800962c:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 800962e:	78fb      	ldrb	r3, [r7, #3]
 8009630:	4619      	mov	r1, r3
 8009632:	6878      	ldr	r0, [r7, #4]
 8009634:	f000 fa72 	bl	8009b1c <USBH_LL_ClosePipe>

  return USBH_OK;
 8009638:	2300      	movs	r3, #0
}
 800963a:	4618      	mov	r0, r3
 800963c:	3708      	adds	r7, #8
 800963e:	46bd      	mov	sp, r7
 8009640:	bd80      	pop	{r7, pc}

08009642 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 8009642:	b580      	push	{r7, lr}
 8009644:	b084      	sub	sp, #16
 8009646:	af00      	add	r7, sp, #0
 8009648:	6078      	str	r0, [r7, #4]
 800964a:	460b      	mov	r3, r1
 800964c:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800964e:	6878      	ldr	r0, [r7, #4]
 8009650:	f000 f836 	bl	80096c0 <USBH_GetFreePipe>
 8009654:	4603      	mov	r3, r0
 8009656:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 8009658:	89fb      	ldrh	r3, [r7, #14]
 800965a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800965e:	4293      	cmp	r3, r2
 8009660:	d00a      	beq.n	8009678 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 8009662:	78fa      	ldrb	r2, [r7, #3]
 8009664:	89fb      	ldrh	r3, [r7, #14]
 8009666:	f003 030f 	and.w	r3, r3, #15
 800966a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800966e:	6879      	ldr	r1, [r7, #4]
 8009670:	33e0      	adds	r3, #224	@ 0xe0
 8009672:	009b      	lsls	r3, r3, #2
 8009674:	440b      	add	r3, r1
 8009676:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 8009678:	89fb      	ldrh	r3, [r7, #14]
 800967a:	b2db      	uxtb	r3, r3
}
 800967c:	4618      	mov	r0, r3
 800967e:	3710      	adds	r7, #16
 8009680:	46bd      	mov	sp, r7
 8009682:	bd80      	pop	{r7, pc}

08009684 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 8009684:	b480      	push	{r7}
 8009686:	b083      	sub	sp, #12
 8009688:	af00      	add	r7, sp, #0
 800968a:	6078      	str	r0, [r7, #4]
 800968c:	460b      	mov	r3, r1
 800968e:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 8009690:	78fb      	ldrb	r3, [r7, #3]
 8009692:	2b0f      	cmp	r3, #15
 8009694:	d80d      	bhi.n	80096b2 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 8009696:	78fb      	ldrb	r3, [r7, #3]
 8009698:	687a      	ldr	r2, [r7, #4]
 800969a:	33e0      	adds	r3, #224	@ 0xe0
 800969c:	009b      	lsls	r3, r3, #2
 800969e:	4413      	add	r3, r2
 80096a0:	685a      	ldr	r2, [r3, #4]
 80096a2:	78fb      	ldrb	r3, [r7, #3]
 80096a4:	f3c2 020e 	ubfx	r2, r2, #0, #15
 80096a8:	6879      	ldr	r1, [r7, #4]
 80096aa:	33e0      	adds	r3, #224	@ 0xe0
 80096ac:	009b      	lsls	r3, r3, #2
 80096ae:	440b      	add	r3, r1
 80096b0:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 80096b2:	2300      	movs	r3, #0
}
 80096b4:	4618      	mov	r0, r3
 80096b6:	370c      	adds	r7, #12
 80096b8:	46bd      	mov	sp, r7
 80096ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096be:	4770      	bx	lr

080096c0 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 80096c0:	b480      	push	{r7}
 80096c2:	b085      	sub	sp, #20
 80096c4:	af00      	add	r7, sp, #0
 80096c6:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 80096c8:	2300      	movs	r3, #0
 80096ca:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 80096cc:	2300      	movs	r3, #0
 80096ce:	73fb      	strb	r3, [r7, #15]
 80096d0:	e00f      	b.n	80096f2 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 80096d2:	7bfb      	ldrb	r3, [r7, #15]
 80096d4:	687a      	ldr	r2, [r7, #4]
 80096d6:	33e0      	adds	r3, #224	@ 0xe0
 80096d8:	009b      	lsls	r3, r3, #2
 80096da:	4413      	add	r3, r2
 80096dc:	685b      	ldr	r3, [r3, #4]
 80096de:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80096e2:	2b00      	cmp	r3, #0
 80096e4:	d102      	bne.n	80096ec <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 80096e6:	7bfb      	ldrb	r3, [r7, #15]
 80096e8:	b29b      	uxth	r3, r3
 80096ea:	e007      	b.n	80096fc <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 80096ec:	7bfb      	ldrb	r3, [r7, #15]
 80096ee:	3301      	adds	r3, #1
 80096f0:	73fb      	strb	r3, [r7, #15]
 80096f2:	7bfb      	ldrb	r3, [r7, #15]
 80096f4:	2b0f      	cmp	r3, #15
 80096f6:	d9ec      	bls.n	80096d2 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 80096f8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 80096fc:	4618      	mov	r0, r3
 80096fe:	3714      	adds	r7, #20
 8009700:	46bd      	mov	sp, r7
 8009702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009706:	4770      	bx	lr

08009708 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 8009708:	b580      	push	{r7, lr}
 800970a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800970c:	2201      	movs	r2, #1
 800970e:	490e      	ldr	r1, [pc, #56]	@ (8009748 <MX_USB_HOST_Init+0x40>)
 8009710:	480e      	ldr	r0, [pc, #56]	@ (800974c <MX_USB_HOST_Init+0x44>)
 8009712:	f7fe fb0f 	bl	8007d34 <USBH_Init>
 8009716:	4603      	mov	r3, r0
 8009718:	2b00      	cmp	r3, #0
 800971a:	d001      	beq.n	8009720 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800971c:	f7f8 f90a 	bl	8001934 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 8009720:	490b      	ldr	r1, [pc, #44]	@ (8009750 <MX_USB_HOST_Init+0x48>)
 8009722:	480a      	ldr	r0, [pc, #40]	@ (800974c <MX_USB_HOST_Init+0x44>)
 8009724:	f7fe fbb1 	bl	8007e8a <USBH_RegisterClass>
 8009728:	4603      	mov	r3, r0
 800972a:	2b00      	cmp	r3, #0
 800972c:	d001      	beq.n	8009732 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800972e:	f7f8 f901 	bl	8001934 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 8009732:	4806      	ldr	r0, [pc, #24]	@ (800974c <MX_USB_HOST_Init+0x44>)
 8009734:	f7fe fc35 	bl	8007fa2 <USBH_Start>
 8009738:	4603      	mov	r3, r0
 800973a:	2b00      	cmp	r3, #0
 800973c:	d001      	beq.n	8009742 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800973e:	f7f8 f8f9 	bl	8001934 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 8009742:	bf00      	nop
 8009744:	bd80      	pop	{r7, pc}
 8009746:	bf00      	nop
 8009748:	08009769 	.word	0x08009769
 800974c:	2000019c 	.word	0x2000019c
 8009750:	20000010 	.word	0x20000010

08009754 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 8009754:	b580      	push	{r7, lr}
 8009756:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 8009758:	4802      	ldr	r0, [pc, #8]	@ (8009764 <MX_USB_HOST_Process+0x10>)
 800975a:	f7fe fc33 	bl	8007fc4 <USBH_Process>
}
 800975e:	bf00      	nop
 8009760:	bd80      	pop	{r7, pc}
 8009762:	bf00      	nop
 8009764:	2000019c 	.word	0x2000019c

08009768 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 8009768:	b480      	push	{r7}
 800976a:	b083      	sub	sp, #12
 800976c:	af00      	add	r7, sp, #0
 800976e:	6078      	str	r0, [r7, #4]
 8009770:	460b      	mov	r3, r1
 8009772:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 8009774:	78fb      	ldrb	r3, [r7, #3]
 8009776:	3b01      	subs	r3, #1
 8009778:	2b04      	cmp	r3, #4
 800977a:	d819      	bhi.n	80097b0 <USBH_UserProcess+0x48>
 800977c:	a201      	add	r2, pc, #4	@ (adr r2, 8009784 <USBH_UserProcess+0x1c>)
 800977e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009782:	bf00      	nop
 8009784:	080097b1 	.word	0x080097b1
 8009788:	080097a1 	.word	0x080097a1
 800978c:	080097b1 	.word	0x080097b1
 8009790:	080097a9 	.word	0x080097a9
 8009794:	08009799 	.word	0x08009799
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 8009798:	4b09      	ldr	r3, [pc, #36]	@ (80097c0 <USBH_UserProcess+0x58>)
 800979a:	2203      	movs	r2, #3
 800979c:	701a      	strb	r2, [r3, #0]
  break;
 800979e:	e008      	b.n	80097b2 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 80097a0:	4b07      	ldr	r3, [pc, #28]	@ (80097c0 <USBH_UserProcess+0x58>)
 80097a2:	2202      	movs	r2, #2
 80097a4:	701a      	strb	r2, [r3, #0]
  break;
 80097a6:	e004      	b.n	80097b2 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 80097a8:	4b05      	ldr	r3, [pc, #20]	@ (80097c0 <USBH_UserProcess+0x58>)
 80097aa:	2201      	movs	r2, #1
 80097ac:	701a      	strb	r2, [r3, #0]
  break;
 80097ae:	e000      	b.n	80097b2 <USBH_UserProcess+0x4a>

  default:
  break;
 80097b0:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 80097b2:	bf00      	nop
 80097b4:	370c      	adds	r7, #12
 80097b6:	46bd      	mov	sp, r7
 80097b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097bc:	4770      	bx	lr
 80097be:	bf00      	nop
 80097c0:	20000574 	.word	0x20000574

080097c4 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 80097c4:	b580      	push	{r7, lr}
 80097c6:	b08a      	sub	sp, #40	@ 0x28
 80097c8:	af00      	add	r7, sp, #0
 80097ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80097cc:	f107 0314 	add.w	r3, r7, #20
 80097d0:	2200      	movs	r2, #0
 80097d2:	601a      	str	r2, [r3, #0]
 80097d4:	605a      	str	r2, [r3, #4]
 80097d6:	609a      	str	r2, [r3, #8]
 80097d8:	60da      	str	r2, [r3, #12]
 80097da:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	681b      	ldr	r3, [r3, #0]
 80097e0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80097e4:	d147      	bne.n	8009876 <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80097e6:	2300      	movs	r3, #0
 80097e8:	613b      	str	r3, [r7, #16]
 80097ea:	4b25      	ldr	r3, [pc, #148]	@ (8009880 <HAL_HCD_MspInit+0xbc>)
 80097ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80097ee:	4a24      	ldr	r2, [pc, #144]	@ (8009880 <HAL_HCD_MspInit+0xbc>)
 80097f0:	f043 0301 	orr.w	r3, r3, #1
 80097f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80097f6:	4b22      	ldr	r3, [pc, #136]	@ (8009880 <HAL_HCD_MspInit+0xbc>)
 80097f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80097fa:	f003 0301 	and.w	r3, r3, #1
 80097fe:	613b      	str	r3, [r7, #16]
 8009800:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8009802:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009806:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8009808:	2300      	movs	r3, #0
 800980a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800980c:	2300      	movs	r3, #0
 800980e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8009810:	f107 0314 	add.w	r3, r7, #20
 8009814:	4619      	mov	r1, r3
 8009816:	481b      	ldr	r0, [pc, #108]	@ (8009884 <HAL_HCD_MspInit+0xc0>)
 8009818:	f7f8 ffe6 	bl	80027e8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800981c:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8009820:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009822:	2302      	movs	r3, #2
 8009824:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009826:	2300      	movs	r3, #0
 8009828:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800982a:	2300      	movs	r3, #0
 800982c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800982e:	230a      	movs	r3, #10
 8009830:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009832:	f107 0314 	add.w	r3, r7, #20
 8009836:	4619      	mov	r1, r3
 8009838:	4812      	ldr	r0, [pc, #72]	@ (8009884 <HAL_HCD_MspInit+0xc0>)
 800983a:	f7f8 ffd5 	bl	80027e8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800983e:	4b10      	ldr	r3, [pc, #64]	@ (8009880 <HAL_HCD_MspInit+0xbc>)
 8009840:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009842:	4a0f      	ldr	r2, [pc, #60]	@ (8009880 <HAL_HCD_MspInit+0xbc>)
 8009844:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009848:	6353      	str	r3, [r2, #52]	@ 0x34
 800984a:	2300      	movs	r3, #0
 800984c:	60fb      	str	r3, [r7, #12]
 800984e:	4b0c      	ldr	r3, [pc, #48]	@ (8009880 <HAL_HCD_MspInit+0xbc>)
 8009850:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009852:	4a0b      	ldr	r2, [pc, #44]	@ (8009880 <HAL_HCD_MspInit+0xbc>)
 8009854:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8009858:	6453      	str	r3, [r2, #68]	@ 0x44
 800985a:	4b09      	ldr	r3, [pc, #36]	@ (8009880 <HAL_HCD_MspInit+0xbc>)
 800985c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800985e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009862:	60fb      	str	r3, [r7, #12]
 8009864:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8009866:	2200      	movs	r2, #0
 8009868:	2100      	movs	r1, #0
 800986a:	2043      	movs	r0, #67	@ 0x43
 800986c:	f7f8 ff85 	bl	800277a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8009870:	2043      	movs	r0, #67	@ 0x43
 8009872:	f7f8 ff9e 	bl	80027b2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8009876:	bf00      	nop
 8009878:	3728      	adds	r7, #40	@ 0x28
 800987a:	46bd      	mov	sp, r7
 800987c:	bd80      	pop	{r7, pc}
 800987e:	bf00      	nop
 8009880:	40023800 	.word	0x40023800
 8009884:	40020000 	.word	0x40020000

08009888 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8009888:	b580      	push	{r7, lr}
 800988a:	b082      	sub	sp, #8
 800988c:	af00      	add	r7, sp, #0
 800988e:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 8009890:	687b      	ldr	r3, [r7, #4]
 8009892:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8009896:	4618      	mov	r0, r3
 8009898:	f7fe ff6d 	bl	8008776 <USBH_LL_IncTimer>
}
 800989c:	bf00      	nop
 800989e:	3708      	adds	r7, #8
 80098a0:	46bd      	mov	sp, r7
 80098a2:	bd80      	pop	{r7, pc}

080098a4 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 80098a4:	b580      	push	{r7, lr}
 80098a6:	b082      	sub	sp, #8
 80098a8:	af00      	add	r7, sp, #0
 80098aa:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 80098b2:	4618      	mov	r0, r3
 80098b4:	f7fe ffa9 	bl	800880a <USBH_LL_Connect>
}
 80098b8:	bf00      	nop
 80098ba:	3708      	adds	r7, #8
 80098bc:	46bd      	mov	sp, r7
 80098be:	bd80      	pop	{r7, pc}

080098c0 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 80098c0:	b580      	push	{r7, lr}
 80098c2:	b082      	sub	sp, #8
 80098c4:	af00      	add	r7, sp, #0
 80098c6:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 80098ce:	4618      	mov	r0, r3
 80098d0:	f7fe ffb2 	bl	8008838 <USBH_LL_Disconnect>
}
 80098d4:	bf00      	nop
 80098d6:	3708      	adds	r7, #8
 80098d8:	46bd      	mov	sp, r7
 80098da:	bd80      	pop	{r7, pc}

080098dc <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 80098dc:	b480      	push	{r7}
 80098de:	b083      	sub	sp, #12
 80098e0:	af00      	add	r7, sp, #0
 80098e2:	6078      	str	r0, [r7, #4]
 80098e4:	460b      	mov	r3, r1
 80098e6:	70fb      	strb	r3, [r7, #3]
 80098e8:	4613      	mov	r3, r2
 80098ea:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 80098ec:	bf00      	nop
 80098ee:	370c      	adds	r7, #12
 80098f0:	46bd      	mov	sp, r7
 80098f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098f6:	4770      	bx	lr

080098f8 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 80098f8:	b580      	push	{r7, lr}
 80098fa:	b082      	sub	sp, #8
 80098fc:	af00      	add	r7, sp, #0
 80098fe:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8009906:	4618      	mov	r0, r3
 8009908:	f7fe ff5f 	bl	80087ca <USBH_LL_PortEnabled>
}
 800990c:	bf00      	nop
 800990e:	3708      	adds	r7, #8
 8009910:	46bd      	mov	sp, r7
 8009912:	bd80      	pop	{r7, pc}

08009914 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8009914:	b580      	push	{r7, lr}
 8009916:	b082      	sub	sp, #8
 8009918:	af00      	add	r7, sp, #0
 800991a:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8009922:	4618      	mov	r0, r3
 8009924:	f7fe ff5f 	bl	80087e6 <USBH_LL_PortDisabled>
}
 8009928:	bf00      	nop
 800992a:	3708      	adds	r7, #8
 800992c:	46bd      	mov	sp, r7
 800992e:	bd80      	pop	{r7, pc}

08009930 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 8009930:	b580      	push	{r7, lr}
 8009932:	b082      	sub	sp, #8
 8009934:	af00      	add	r7, sp, #0
 8009936:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800993e:	2b01      	cmp	r3, #1
 8009940:	d12a      	bne.n	8009998 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 8009942:	4a18      	ldr	r2, [pc, #96]	@ (80099a4 <USBH_LL_Init+0x74>)
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_FS;
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	4a15      	ldr	r2, [pc, #84]	@ (80099a4 <USBH_LL_Init+0x74>)
 800994e:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8009952:	4b14      	ldr	r3, [pc, #80]	@ (80099a4 <USBH_LL_Init+0x74>)
 8009954:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8009958:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800995a:	4b12      	ldr	r3, [pc, #72]	@ (80099a4 <USBH_LL_Init+0x74>)
 800995c:	2208      	movs	r2, #8
 800995e:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 8009960:	4b10      	ldr	r3, [pc, #64]	@ (80099a4 <USBH_LL_Init+0x74>)
 8009962:	2201      	movs	r2, #1
 8009964:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8009966:	4b0f      	ldr	r3, [pc, #60]	@ (80099a4 <USBH_LL_Init+0x74>)
 8009968:	2200      	movs	r2, #0
 800996a:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800996c:	4b0d      	ldr	r3, [pc, #52]	@ (80099a4 <USBH_LL_Init+0x74>)
 800996e:	2202      	movs	r2, #2
 8009970:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8009972:	4b0c      	ldr	r3, [pc, #48]	@ (80099a4 <USBH_LL_Init+0x74>)
 8009974:	2200      	movs	r2, #0
 8009976:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 8009978:	480a      	ldr	r0, [pc, #40]	@ (80099a4 <USBH_LL_Init+0x74>)
 800997a:	f7f9 f8ea 	bl	8002b52 <HAL_HCD_Init>
 800997e:	4603      	mov	r3, r0
 8009980:	2b00      	cmp	r3, #0
 8009982:	d001      	beq.n	8009988 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 8009984:	f7f7 ffd6 	bl	8001934 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 8009988:	4806      	ldr	r0, [pc, #24]	@ (80099a4 <USBH_LL_Init+0x74>)
 800998a:	f7f9 fd27 	bl	80033dc <HAL_HCD_GetCurrentFrame>
 800998e:	4603      	mov	r3, r0
 8009990:	4619      	mov	r1, r3
 8009992:	6878      	ldr	r0, [r7, #4]
 8009994:	f7fe fee0 	bl	8008758 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 8009998:	2300      	movs	r3, #0
}
 800999a:	4618      	mov	r0, r3
 800999c:	3708      	adds	r7, #8
 800999e:	46bd      	mov	sp, r7
 80099a0:	bd80      	pop	{r7, pc}
 80099a2:	bf00      	nop
 80099a4:	20000578 	.word	0x20000578

080099a8 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 80099a8:	b580      	push	{r7, lr}
 80099aa:	b084      	sub	sp, #16
 80099ac:	af00      	add	r7, sp, #0
 80099ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80099b0:	2300      	movs	r3, #0
 80099b2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80099b4:	2300      	movs	r3, #0
 80099b6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 80099be:	4618      	mov	r0, r3
 80099c0:	f7f9 fc94 	bl	80032ec <HAL_HCD_Start>
 80099c4:	4603      	mov	r3, r0
 80099c6:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80099c8:	7bfb      	ldrb	r3, [r7, #15]
 80099ca:	4618      	mov	r0, r3
 80099cc:	f000 f94c 	bl	8009c68 <USBH_Get_USB_Status>
 80099d0:	4603      	mov	r3, r0
 80099d2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80099d4:	7bbb      	ldrb	r3, [r7, #14]
}
 80099d6:	4618      	mov	r0, r3
 80099d8:	3710      	adds	r7, #16
 80099da:	46bd      	mov	sp, r7
 80099dc:	bd80      	pop	{r7, pc}

080099de <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 80099de:	b580      	push	{r7, lr}
 80099e0:	b084      	sub	sp, #16
 80099e2:	af00      	add	r7, sp, #0
 80099e4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80099e6:	2300      	movs	r3, #0
 80099e8:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80099ea:	2300      	movs	r3, #0
 80099ec:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 80099f4:	4618      	mov	r0, r3
 80099f6:	f7f9 fc9c 	bl	8003332 <HAL_HCD_Stop>
 80099fa:	4603      	mov	r3, r0
 80099fc:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80099fe:	7bfb      	ldrb	r3, [r7, #15]
 8009a00:	4618      	mov	r0, r3
 8009a02:	f000 f931 	bl	8009c68 <USBH_Get_USB_Status>
 8009a06:	4603      	mov	r3, r0
 8009a08:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009a0a:	7bbb      	ldrb	r3, [r7, #14]
}
 8009a0c:	4618      	mov	r0, r3
 8009a0e:	3710      	adds	r7, #16
 8009a10:	46bd      	mov	sp, r7
 8009a12:	bd80      	pop	{r7, pc}

08009a14 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 8009a14:	b580      	push	{r7, lr}
 8009a16:	b084      	sub	sp, #16
 8009a18:	af00      	add	r7, sp, #0
 8009a1a:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 8009a1c:	2301      	movs	r3, #1
 8009a1e:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8009a26:	4618      	mov	r0, r3
 8009a28:	f7f9 fce6 	bl	80033f8 <HAL_HCD_GetCurrentSpeed>
 8009a2c:	4603      	mov	r3, r0
 8009a2e:	2b02      	cmp	r3, #2
 8009a30:	d00c      	beq.n	8009a4c <USBH_LL_GetSpeed+0x38>
 8009a32:	2b02      	cmp	r3, #2
 8009a34:	d80d      	bhi.n	8009a52 <USBH_LL_GetSpeed+0x3e>
 8009a36:	2b00      	cmp	r3, #0
 8009a38:	d002      	beq.n	8009a40 <USBH_LL_GetSpeed+0x2c>
 8009a3a:	2b01      	cmp	r3, #1
 8009a3c:	d003      	beq.n	8009a46 <USBH_LL_GetSpeed+0x32>
 8009a3e:	e008      	b.n	8009a52 <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 8009a40:	2300      	movs	r3, #0
 8009a42:	73fb      	strb	r3, [r7, #15]
    break;
 8009a44:	e008      	b.n	8009a58 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 8009a46:	2301      	movs	r3, #1
 8009a48:	73fb      	strb	r3, [r7, #15]
    break;
 8009a4a:	e005      	b.n	8009a58 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 8009a4c:	2302      	movs	r3, #2
 8009a4e:	73fb      	strb	r3, [r7, #15]
    break;
 8009a50:	e002      	b.n	8009a58 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 8009a52:	2301      	movs	r3, #1
 8009a54:	73fb      	strb	r3, [r7, #15]
    break;
 8009a56:	bf00      	nop
  }
  return  speed;
 8009a58:	7bfb      	ldrb	r3, [r7, #15]
}
 8009a5a:	4618      	mov	r0, r3
 8009a5c:	3710      	adds	r7, #16
 8009a5e:	46bd      	mov	sp, r7
 8009a60:	bd80      	pop	{r7, pc}

08009a62 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 8009a62:	b580      	push	{r7, lr}
 8009a64:	b084      	sub	sp, #16
 8009a66:	af00      	add	r7, sp, #0
 8009a68:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009a6a:	2300      	movs	r3, #0
 8009a6c:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8009a6e:	2300      	movs	r3, #0
 8009a70:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8009a78:	4618      	mov	r0, r3
 8009a7a:	f7f9 fc77 	bl	800336c <HAL_HCD_ResetPort>
 8009a7e:	4603      	mov	r3, r0
 8009a80:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8009a82:	7bfb      	ldrb	r3, [r7, #15]
 8009a84:	4618      	mov	r0, r3
 8009a86:	f000 f8ef 	bl	8009c68 <USBH_Get_USB_Status>
 8009a8a:	4603      	mov	r3, r0
 8009a8c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009a8e:	7bbb      	ldrb	r3, [r7, #14]
}
 8009a90:	4618      	mov	r0, r3
 8009a92:	3710      	adds	r7, #16
 8009a94:	46bd      	mov	sp, r7
 8009a96:	bd80      	pop	{r7, pc}

08009a98 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8009a98:	b580      	push	{r7, lr}
 8009a9a:	b082      	sub	sp, #8
 8009a9c:	af00      	add	r7, sp, #0
 8009a9e:	6078      	str	r0, [r7, #4]
 8009aa0:	460b      	mov	r3, r1
 8009aa2:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8009aaa:	78fa      	ldrb	r2, [r7, #3]
 8009aac:	4611      	mov	r1, r2
 8009aae:	4618      	mov	r0, r3
 8009ab0:	f7f9 fc7f 	bl	80033b2 <HAL_HCD_HC_GetXferCount>
 8009ab4:	4603      	mov	r3, r0
}
 8009ab6:	4618      	mov	r0, r3
 8009ab8:	3708      	adds	r7, #8
 8009aba:	46bd      	mov	sp, r7
 8009abc:	bd80      	pop	{r7, pc}

08009abe <USBH_LL_OpenPipe>:
                                    uint8_t epnum,
                                    uint8_t dev_address,
                                    uint8_t speed,
                                    uint8_t ep_type,
                                    uint16_t mps)
{
 8009abe:	b590      	push	{r4, r7, lr}
 8009ac0:	b089      	sub	sp, #36	@ 0x24
 8009ac2:	af04      	add	r7, sp, #16
 8009ac4:	6078      	str	r0, [r7, #4]
 8009ac6:	4608      	mov	r0, r1
 8009ac8:	4611      	mov	r1, r2
 8009aca:	461a      	mov	r2, r3
 8009acc:	4603      	mov	r3, r0
 8009ace:	70fb      	strb	r3, [r7, #3]
 8009ad0:	460b      	mov	r3, r1
 8009ad2:	70bb      	strb	r3, [r7, #2]
 8009ad4:	4613      	mov	r3, r2
 8009ad6:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009ad8:	2300      	movs	r3, #0
 8009ada:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8009adc:	2300      	movs	r3, #0
 8009ade:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe, epnum,
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 8009ae6:	787c      	ldrb	r4, [r7, #1]
 8009ae8:	78ba      	ldrb	r2, [r7, #2]
 8009aea:	78f9      	ldrb	r1, [r7, #3]
 8009aec:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8009aee:	9302      	str	r3, [sp, #8]
 8009af0:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8009af4:	9301      	str	r3, [sp, #4]
 8009af6:	f897 3020 	ldrb.w	r3, [r7, #32]
 8009afa:	9300      	str	r3, [sp, #0]
 8009afc:	4623      	mov	r3, r4
 8009afe:	f7f9 f88f 	bl	8002c20 <HAL_HCD_HC_Init>
 8009b02:	4603      	mov	r3, r0
 8009b04:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 8009b06:	7bfb      	ldrb	r3, [r7, #15]
 8009b08:	4618      	mov	r0, r3
 8009b0a:	f000 f8ad 	bl	8009c68 <USBH_Get_USB_Status>
 8009b0e:	4603      	mov	r3, r0
 8009b10:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009b12:	7bbb      	ldrb	r3, [r7, #14]
}
 8009b14:	4618      	mov	r0, r3
 8009b16:	3714      	adds	r7, #20
 8009b18:	46bd      	mov	sp, r7
 8009b1a:	bd90      	pop	{r4, r7, pc}

08009b1c <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8009b1c:	b480      	push	{r7}
 8009b1e:	b083      	sub	sp, #12
 8009b20:	af00      	add	r7, sp, #0
 8009b22:	6078      	str	r0, [r7, #4]
 8009b24:	460b      	mov	r3, r1
 8009b26:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
  UNUSED(pipe);

  return USBH_OK;
 8009b28:	2300      	movs	r3, #0
}
 8009b2a:	4618      	mov	r0, r3
 8009b2c:	370c      	adds	r7, #12
 8009b2e:	46bd      	mov	sp, r7
 8009b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b34:	4770      	bx	lr

08009b36 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 8009b36:	b590      	push	{r4, r7, lr}
 8009b38:	b089      	sub	sp, #36	@ 0x24
 8009b3a:	af04      	add	r7, sp, #16
 8009b3c:	6078      	str	r0, [r7, #4]
 8009b3e:	4608      	mov	r0, r1
 8009b40:	4611      	mov	r1, r2
 8009b42:	461a      	mov	r2, r3
 8009b44:	4603      	mov	r3, r0
 8009b46:	70fb      	strb	r3, [r7, #3]
 8009b48:	460b      	mov	r3, r1
 8009b4a:	70bb      	strb	r3, [r7, #2]
 8009b4c:	4613      	mov	r3, r2
 8009b4e:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009b50:	2300      	movs	r3, #0
 8009b52:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8009b54:	2300      	movs	r3, #0
 8009b56:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 8009b5e:	787c      	ldrb	r4, [r7, #1]
 8009b60:	78ba      	ldrb	r2, [r7, #2]
 8009b62:	78f9      	ldrb	r1, [r7, #3]
 8009b64:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8009b68:	9303      	str	r3, [sp, #12]
 8009b6a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8009b6c:	9302      	str	r3, [sp, #8]
 8009b6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b70:	9301      	str	r3, [sp, #4]
 8009b72:	f897 3020 	ldrb.w	r3, [r7, #32]
 8009b76:	9300      	str	r3, [sp, #0]
 8009b78:	4623      	mov	r3, r4
 8009b7a:	f7f9 f909 	bl	8002d90 <HAL_HCD_HC_SubmitRequest>
 8009b7e:	4603      	mov	r3, r0
 8009b80:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 8009b82:	7bfb      	ldrb	r3, [r7, #15]
 8009b84:	4618      	mov	r0, r3
 8009b86:	f000 f86f 	bl	8009c68 <USBH_Get_USB_Status>
 8009b8a:	4603      	mov	r3, r0
 8009b8c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009b8e:	7bbb      	ldrb	r3, [r7, #14]
}
 8009b90:	4618      	mov	r0, r3
 8009b92:	3714      	adds	r7, #20
 8009b94:	46bd      	mov	sp, r7
 8009b96:	bd90      	pop	{r4, r7, pc}

08009b98 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8009b98:	b580      	push	{r7, lr}
 8009b9a:	b082      	sub	sp, #8
 8009b9c:	af00      	add	r7, sp, #0
 8009b9e:	6078      	str	r0, [r7, #4]
 8009ba0:	460b      	mov	r3, r1
 8009ba2:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8009baa:	78fa      	ldrb	r2, [r7, #3]
 8009bac:	4611      	mov	r1, r2
 8009bae:	4618      	mov	r0, r3
 8009bb0:	f7f9 fbea 	bl	8003388 <HAL_HCD_HC_GetURBState>
 8009bb4:	4603      	mov	r3, r0
}
 8009bb6:	4618      	mov	r0, r3
 8009bb8:	3708      	adds	r7, #8
 8009bba:	46bd      	mov	sp, r7
 8009bbc:	bd80      	pop	{r7, pc}

08009bbe <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 8009bbe:	b580      	push	{r7, lr}
 8009bc0:	b082      	sub	sp, #8
 8009bc2:	af00      	add	r7, sp, #0
 8009bc4:	6078      	str	r0, [r7, #4]
 8009bc6:	460b      	mov	r3, r1
 8009bc8:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 8009bd0:	2b01      	cmp	r3, #1
 8009bd2:	d103      	bne.n	8009bdc <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 8009bd4:	78fb      	ldrb	r3, [r7, #3]
 8009bd6:	4618      	mov	r0, r3
 8009bd8:	f000 f872 	bl	8009cc0 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 8009bdc:	20c8      	movs	r0, #200	@ 0xc8
 8009bde:	f7f8 f901 	bl	8001de4 <HAL_Delay>
  return USBH_OK;
 8009be2:	2300      	movs	r3, #0
}
 8009be4:	4618      	mov	r0, r3
 8009be6:	3708      	adds	r7, #8
 8009be8:	46bd      	mov	sp, r7
 8009bea:	bd80      	pop	{r7, pc}

08009bec <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 8009bec:	b480      	push	{r7}
 8009bee:	b085      	sub	sp, #20
 8009bf0:	af00      	add	r7, sp, #0
 8009bf2:	6078      	str	r0, [r7, #4]
 8009bf4:	460b      	mov	r3, r1
 8009bf6:	70fb      	strb	r3, [r7, #3]
 8009bf8:	4613      	mov	r3, r2
 8009bfa:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8009c02:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 8009c04:	78fa      	ldrb	r2, [r7, #3]
 8009c06:	68f9      	ldr	r1, [r7, #12]
 8009c08:	4613      	mov	r3, r2
 8009c0a:	011b      	lsls	r3, r3, #4
 8009c0c:	1a9b      	subs	r3, r3, r2
 8009c0e:	009b      	lsls	r3, r3, #2
 8009c10:	440b      	add	r3, r1
 8009c12:	3317      	adds	r3, #23
 8009c14:	781b      	ldrb	r3, [r3, #0]
 8009c16:	2b00      	cmp	r3, #0
 8009c18:	d00a      	beq.n	8009c30 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 8009c1a:	78fa      	ldrb	r2, [r7, #3]
 8009c1c:	68f9      	ldr	r1, [r7, #12]
 8009c1e:	4613      	mov	r3, r2
 8009c20:	011b      	lsls	r3, r3, #4
 8009c22:	1a9b      	subs	r3, r3, r2
 8009c24:	009b      	lsls	r3, r3, #2
 8009c26:	440b      	add	r3, r1
 8009c28:	333c      	adds	r3, #60	@ 0x3c
 8009c2a:	78ba      	ldrb	r2, [r7, #2]
 8009c2c:	701a      	strb	r2, [r3, #0]
 8009c2e:	e009      	b.n	8009c44 <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 8009c30:	78fa      	ldrb	r2, [r7, #3]
 8009c32:	68f9      	ldr	r1, [r7, #12]
 8009c34:	4613      	mov	r3, r2
 8009c36:	011b      	lsls	r3, r3, #4
 8009c38:	1a9b      	subs	r3, r3, r2
 8009c3a:	009b      	lsls	r3, r3, #2
 8009c3c:	440b      	add	r3, r1
 8009c3e:	333d      	adds	r3, #61	@ 0x3d
 8009c40:	78ba      	ldrb	r2, [r7, #2]
 8009c42:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 8009c44:	2300      	movs	r3, #0
}
 8009c46:	4618      	mov	r0, r3
 8009c48:	3714      	adds	r7, #20
 8009c4a:	46bd      	mov	sp, r7
 8009c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c50:	4770      	bx	lr

08009c52 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 8009c52:	b580      	push	{r7, lr}
 8009c54:	b082      	sub	sp, #8
 8009c56:	af00      	add	r7, sp, #0
 8009c58:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8009c5a:	6878      	ldr	r0, [r7, #4]
 8009c5c:	f7f8 f8c2 	bl	8001de4 <HAL_Delay>
}
 8009c60:	bf00      	nop
 8009c62:	3708      	adds	r7, #8
 8009c64:	46bd      	mov	sp, r7
 8009c66:	bd80      	pop	{r7, pc}

08009c68 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8009c68:	b480      	push	{r7}
 8009c6a:	b085      	sub	sp, #20
 8009c6c:	af00      	add	r7, sp, #0
 8009c6e:	4603      	mov	r3, r0
 8009c70:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8009c72:	2300      	movs	r3, #0
 8009c74:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8009c76:	79fb      	ldrb	r3, [r7, #7]
 8009c78:	2b03      	cmp	r3, #3
 8009c7a:	d817      	bhi.n	8009cac <USBH_Get_USB_Status+0x44>
 8009c7c:	a201      	add	r2, pc, #4	@ (adr r2, 8009c84 <USBH_Get_USB_Status+0x1c>)
 8009c7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c82:	bf00      	nop
 8009c84:	08009c95 	.word	0x08009c95
 8009c88:	08009c9b 	.word	0x08009c9b
 8009c8c:	08009ca1 	.word	0x08009ca1
 8009c90:	08009ca7 	.word	0x08009ca7
  {
    case HAL_OK :
      usb_status = USBH_OK;
 8009c94:	2300      	movs	r3, #0
 8009c96:	73fb      	strb	r3, [r7, #15]
    break;
 8009c98:	e00b      	b.n	8009cb2 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8009c9a:	2302      	movs	r3, #2
 8009c9c:	73fb      	strb	r3, [r7, #15]
    break;
 8009c9e:	e008      	b.n	8009cb2 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8009ca0:	2301      	movs	r3, #1
 8009ca2:	73fb      	strb	r3, [r7, #15]
    break;
 8009ca4:	e005      	b.n	8009cb2 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 8009ca6:	2302      	movs	r3, #2
 8009ca8:	73fb      	strb	r3, [r7, #15]
    break;
 8009caa:	e002      	b.n	8009cb2 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 8009cac:	2302      	movs	r3, #2
 8009cae:	73fb      	strb	r3, [r7, #15]
    break;
 8009cb0:	bf00      	nop
  }
  return usb_status;
 8009cb2:	7bfb      	ldrb	r3, [r7, #15]
}
 8009cb4:	4618      	mov	r0, r3
 8009cb6:	3714      	adds	r7, #20
 8009cb8:	46bd      	mov	sp, r7
 8009cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cbe:	4770      	bx	lr

08009cc0 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 8009cc0:	b580      	push	{r7, lr}
 8009cc2:	b084      	sub	sp, #16
 8009cc4:	af00      	add	r7, sp, #0
 8009cc6:	4603      	mov	r3, r0
 8009cc8:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 8009cca:	79fb      	ldrb	r3, [r7, #7]
 8009ccc:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 8009cce:	79fb      	ldrb	r3, [r7, #7]
 8009cd0:	2b00      	cmp	r3, #0
 8009cd2:	d102      	bne.n	8009cda <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 8009cd4:	2300      	movs	r3, #0
 8009cd6:	73fb      	strb	r3, [r7, #15]
 8009cd8:	e001      	b.n	8009cde <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 8009cda:	2301      	movs	r3, #1
 8009cdc:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 8009cde:	7bfb      	ldrb	r3, [r7, #15]
 8009ce0:	461a      	mov	r2, r3
 8009ce2:	2101      	movs	r1, #1
 8009ce4:	4803      	ldr	r0, [pc, #12]	@ (8009cf4 <MX_DriverVbusFS+0x34>)
 8009ce6:	f7f8 ff1b 	bl	8002b20 <HAL_GPIO_WritePin>
}
 8009cea:	bf00      	nop
 8009cec:	3710      	adds	r7, #16
 8009cee:	46bd      	mov	sp, r7
 8009cf0:	bd80      	pop	{r7, pc}
 8009cf2:	bf00      	nop
 8009cf4:	40020800 	.word	0x40020800

08009cf8 <malloc>:
 8009cf8:	4b02      	ldr	r3, [pc, #8]	@ (8009d04 <malloc+0xc>)
 8009cfa:	4601      	mov	r1, r0
 8009cfc:	6818      	ldr	r0, [r3, #0]
 8009cfe:	f000 b82d 	b.w	8009d5c <_malloc_r>
 8009d02:	bf00      	nop
 8009d04:	20000030 	.word	0x20000030

08009d08 <free>:
 8009d08:	4b02      	ldr	r3, [pc, #8]	@ (8009d14 <free+0xc>)
 8009d0a:	4601      	mov	r1, r0
 8009d0c:	6818      	ldr	r0, [r3, #0]
 8009d0e:	f000 b917 	b.w	8009f40 <_free_r>
 8009d12:	bf00      	nop
 8009d14:	20000030 	.word	0x20000030

08009d18 <sbrk_aligned>:
 8009d18:	b570      	push	{r4, r5, r6, lr}
 8009d1a:	4e0f      	ldr	r6, [pc, #60]	@ (8009d58 <sbrk_aligned+0x40>)
 8009d1c:	460c      	mov	r4, r1
 8009d1e:	6831      	ldr	r1, [r6, #0]
 8009d20:	4605      	mov	r5, r0
 8009d22:	b911      	cbnz	r1, 8009d2a <sbrk_aligned+0x12>
 8009d24:	f000 f8d0 	bl	8009ec8 <_sbrk_r>
 8009d28:	6030      	str	r0, [r6, #0]
 8009d2a:	4621      	mov	r1, r4
 8009d2c:	4628      	mov	r0, r5
 8009d2e:	f000 f8cb 	bl	8009ec8 <_sbrk_r>
 8009d32:	1c43      	adds	r3, r0, #1
 8009d34:	d103      	bne.n	8009d3e <sbrk_aligned+0x26>
 8009d36:	f04f 34ff 	mov.w	r4, #4294967295
 8009d3a:	4620      	mov	r0, r4
 8009d3c:	bd70      	pop	{r4, r5, r6, pc}
 8009d3e:	1cc4      	adds	r4, r0, #3
 8009d40:	f024 0403 	bic.w	r4, r4, #3
 8009d44:	42a0      	cmp	r0, r4
 8009d46:	d0f8      	beq.n	8009d3a <sbrk_aligned+0x22>
 8009d48:	1a21      	subs	r1, r4, r0
 8009d4a:	4628      	mov	r0, r5
 8009d4c:	f000 f8bc 	bl	8009ec8 <_sbrk_r>
 8009d50:	3001      	adds	r0, #1
 8009d52:	d1f2      	bne.n	8009d3a <sbrk_aligned+0x22>
 8009d54:	e7ef      	b.n	8009d36 <sbrk_aligned+0x1e>
 8009d56:	bf00      	nop
 8009d58:	20000958 	.word	0x20000958

08009d5c <_malloc_r>:
 8009d5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009d60:	1ccd      	adds	r5, r1, #3
 8009d62:	f025 0503 	bic.w	r5, r5, #3
 8009d66:	3508      	adds	r5, #8
 8009d68:	2d0c      	cmp	r5, #12
 8009d6a:	bf38      	it	cc
 8009d6c:	250c      	movcc	r5, #12
 8009d6e:	2d00      	cmp	r5, #0
 8009d70:	4606      	mov	r6, r0
 8009d72:	db01      	blt.n	8009d78 <_malloc_r+0x1c>
 8009d74:	42a9      	cmp	r1, r5
 8009d76:	d904      	bls.n	8009d82 <_malloc_r+0x26>
 8009d78:	230c      	movs	r3, #12
 8009d7a:	6033      	str	r3, [r6, #0]
 8009d7c:	2000      	movs	r0, #0
 8009d7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009d82:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009e58 <_malloc_r+0xfc>
 8009d86:	f000 f869 	bl	8009e5c <__malloc_lock>
 8009d8a:	f8d8 3000 	ldr.w	r3, [r8]
 8009d8e:	461c      	mov	r4, r3
 8009d90:	bb44      	cbnz	r4, 8009de4 <_malloc_r+0x88>
 8009d92:	4629      	mov	r1, r5
 8009d94:	4630      	mov	r0, r6
 8009d96:	f7ff ffbf 	bl	8009d18 <sbrk_aligned>
 8009d9a:	1c43      	adds	r3, r0, #1
 8009d9c:	4604      	mov	r4, r0
 8009d9e:	d158      	bne.n	8009e52 <_malloc_r+0xf6>
 8009da0:	f8d8 4000 	ldr.w	r4, [r8]
 8009da4:	4627      	mov	r7, r4
 8009da6:	2f00      	cmp	r7, #0
 8009da8:	d143      	bne.n	8009e32 <_malloc_r+0xd6>
 8009daa:	2c00      	cmp	r4, #0
 8009dac:	d04b      	beq.n	8009e46 <_malloc_r+0xea>
 8009dae:	6823      	ldr	r3, [r4, #0]
 8009db0:	4639      	mov	r1, r7
 8009db2:	4630      	mov	r0, r6
 8009db4:	eb04 0903 	add.w	r9, r4, r3
 8009db8:	f000 f886 	bl	8009ec8 <_sbrk_r>
 8009dbc:	4581      	cmp	r9, r0
 8009dbe:	d142      	bne.n	8009e46 <_malloc_r+0xea>
 8009dc0:	6821      	ldr	r1, [r4, #0]
 8009dc2:	1a6d      	subs	r5, r5, r1
 8009dc4:	4629      	mov	r1, r5
 8009dc6:	4630      	mov	r0, r6
 8009dc8:	f7ff ffa6 	bl	8009d18 <sbrk_aligned>
 8009dcc:	3001      	adds	r0, #1
 8009dce:	d03a      	beq.n	8009e46 <_malloc_r+0xea>
 8009dd0:	6823      	ldr	r3, [r4, #0]
 8009dd2:	442b      	add	r3, r5
 8009dd4:	6023      	str	r3, [r4, #0]
 8009dd6:	f8d8 3000 	ldr.w	r3, [r8]
 8009dda:	685a      	ldr	r2, [r3, #4]
 8009ddc:	bb62      	cbnz	r2, 8009e38 <_malloc_r+0xdc>
 8009dde:	f8c8 7000 	str.w	r7, [r8]
 8009de2:	e00f      	b.n	8009e04 <_malloc_r+0xa8>
 8009de4:	6822      	ldr	r2, [r4, #0]
 8009de6:	1b52      	subs	r2, r2, r5
 8009de8:	d420      	bmi.n	8009e2c <_malloc_r+0xd0>
 8009dea:	2a0b      	cmp	r2, #11
 8009dec:	d917      	bls.n	8009e1e <_malloc_r+0xc2>
 8009dee:	1961      	adds	r1, r4, r5
 8009df0:	42a3      	cmp	r3, r4
 8009df2:	6025      	str	r5, [r4, #0]
 8009df4:	bf18      	it	ne
 8009df6:	6059      	strne	r1, [r3, #4]
 8009df8:	6863      	ldr	r3, [r4, #4]
 8009dfa:	bf08      	it	eq
 8009dfc:	f8c8 1000 	streq.w	r1, [r8]
 8009e00:	5162      	str	r2, [r4, r5]
 8009e02:	604b      	str	r3, [r1, #4]
 8009e04:	4630      	mov	r0, r6
 8009e06:	f000 f82f 	bl	8009e68 <__malloc_unlock>
 8009e0a:	f104 000b 	add.w	r0, r4, #11
 8009e0e:	1d23      	adds	r3, r4, #4
 8009e10:	f020 0007 	bic.w	r0, r0, #7
 8009e14:	1ac2      	subs	r2, r0, r3
 8009e16:	bf1c      	itt	ne
 8009e18:	1a1b      	subne	r3, r3, r0
 8009e1a:	50a3      	strne	r3, [r4, r2]
 8009e1c:	e7af      	b.n	8009d7e <_malloc_r+0x22>
 8009e1e:	6862      	ldr	r2, [r4, #4]
 8009e20:	42a3      	cmp	r3, r4
 8009e22:	bf0c      	ite	eq
 8009e24:	f8c8 2000 	streq.w	r2, [r8]
 8009e28:	605a      	strne	r2, [r3, #4]
 8009e2a:	e7eb      	b.n	8009e04 <_malloc_r+0xa8>
 8009e2c:	4623      	mov	r3, r4
 8009e2e:	6864      	ldr	r4, [r4, #4]
 8009e30:	e7ae      	b.n	8009d90 <_malloc_r+0x34>
 8009e32:	463c      	mov	r4, r7
 8009e34:	687f      	ldr	r7, [r7, #4]
 8009e36:	e7b6      	b.n	8009da6 <_malloc_r+0x4a>
 8009e38:	461a      	mov	r2, r3
 8009e3a:	685b      	ldr	r3, [r3, #4]
 8009e3c:	42a3      	cmp	r3, r4
 8009e3e:	d1fb      	bne.n	8009e38 <_malloc_r+0xdc>
 8009e40:	2300      	movs	r3, #0
 8009e42:	6053      	str	r3, [r2, #4]
 8009e44:	e7de      	b.n	8009e04 <_malloc_r+0xa8>
 8009e46:	230c      	movs	r3, #12
 8009e48:	6033      	str	r3, [r6, #0]
 8009e4a:	4630      	mov	r0, r6
 8009e4c:	f000 f80c 	bl	8009e68 <__malloc_unlock>
 8009e50:	e794      	b.n	8009d7c <_malloc_r+0x20>
 8009e52:	6005      	str	r5, [r0, #0]
 8009e54:	e7d6      	b.n	8009e04 <_malloc_r+0xa8>
 8009e56:	bf00      	nop
 8009e58:	2000095c 	.word	0x2000095c

08009e5c <__malloc_lock>:
 8009e5c:	4801      	ldr	r0, [pc, #4]	@ (8009e64 <__malloc_lock+0x8>)
 8009e5e:	f000 b86d 	b.w	8009f3c <__retarget_lock_acquire_recursive>
 8009e62:	bf00      	nop
 8009e64:	20000a9c 	.word	0x20000a9c

08009e68 <__malloc_unlock>:
 8009e68:	4801      	ldr	r0, [pc, #4]	@ (8009e70 <__malloc_unlock+0x8>)
 8009e6a:	f000 b868 	b.w	8009f3e <__retarget_lock_release_recursive>
 8009e6e:	bf00      	nop
 8009e70:	20000a9c 	.word	0x20000a9c

08009e74 <siprintf>:
 8009e74:	b40e      	push	{r1, r2, r3}
 8009e76:	b510      	push	{r4, lr}
 8009e78:	b09d      	sub	sp, #116	@ 0x74
 8009e7a:	ab1f      	add	r3, sp, #124	@ 0x7c
 8009e7c:	9002      	str	r0, [sp, #8]
 8009e7e:	9006      	str	r0, [sp, #24]
 8009e80:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8009e84:	480a      	ldr	r0, [pc, #40]	@ (8009eb0 <siprintf+0x3c>)
 8009e86:	9107      	str	r1, [sp, #28]
 8009e88:	9104      	str	r1, [sp, #16]
 8009e8a:	490a      	ldr	r1, [pc, #40]	@ (8009eb4 <siprintf+0x40>)
 8009e8c:	f853 2b04 	ldr.w	r2, [r3], #4
 8009e90:	9105      	str	r1, [sp, #20]
 8009e92:	2400      	movs	r4, #0
 8009e94:	a902      	add	r1, sp, #8
 8009e96:	6800      	ldr	r0, [r0, #0]
 8009e98:	9301      	str	r3, [sp, #4]
 8009e9a:	941b      	str	r4, [sp, #108]	@ 0x6c
 8009e9c:	f000 f8f6 	bl	800a08c <_svfiprintf_r>
 8009ea0:	9b02      	ldr	r3, [sp, #8]
 8009ea2:	701c      	strb	r4, [r3, #0]
 8009ea4:	b01d      	add	sp, #116	@ 0x74
 8009ea6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009eaa:	b003      	add	sp, #12
 8009eac:	4770      	bx	lr
 8009eae:	bf00      	nop
 8009eb0:	20000030 	.word	0x20000030
 8009eb4:	ffff0208 	.word	0xffff0208

08009eb8 <memset>:
 8009eb8:	4402      	add	r2, r0
 8009eba:	4603      	mov	r3, r0
 8009ebc:	4293      	cmp	r3, r2
 8009ebe:	d100      	bne.n	8009ec2 <memset+0xa>
 8009ec0:	4770      	bx	lr
 8009ec2:	f803 1b01 	strb.w	r1, [r3], #1
 8009ec6:	e7f9      	b.n	8009ebc <memset+0x4>

08009ec8 <_sbrk_r>:
 8009ec8:	b538      	push	{r3, r4, r5, lr}
 8009eca:	4d06      	ldr	r5, [pc, #24]	@ (8009ee4 <_sbrk_r+0x1c>)
 8009ecc:	2300      	movs	r3, #0
 8009ece:	4604      	mov	r4, r0
 8009ed0:	4608      	mov	r0, r1
 8009ed2:	602b      	str	r3, [r5, #0]
 8009ed4:	f7f7 fea2 	bl	8001c1c <_sbrk>
 8009ed8:	1c43      	adds	r3, r0, #1
 8009eda:	d102      	bne.n	8009ee2 <_sbrk_r+0x1a>
 8009edc:	682b      	ldr	r3, [r5, #0]
 8009ede:	b103      	cbz	r3, 8009ee2 <_sbrk_r+0x1a>
 8009ee0:	6023      	str	r3, [r4, #0]
 8009ee2:	bd38      	pop	{r3, r4, r5, pc}
 8009ee4:	20000a98 	.word	0x20000a98

08009ee8 <__errno>:
 8009ee8:	4b01      	ldr	r3, [pc, #4]	@ (8009ef0 <__errno+0x8>)
 8009eea:	6818      	ldr	r0, [r3, #0]
 8009eec:	4770      	bx	lr
 8009eee:	bf00      	nop
 8009ef0:	20000030 	.word	0x20000030

08009ef4 <__libc_init_array>:
 8009ef4:	b570      	push	{r4, r5, r6, lr}
 8009ef6:	4d0d      	ldr	r5, [pc, #52]	@ (8009f2c <__libc_init_array+0x38>)
 8009ef8:	4c0d      	ldr	r4, [pc, #52]	@ (8009f30 <__libc_init_array+0x3c>)
 8009efa:	1b64      	subs	r4, r4, r5
 8009efc:	10a4      	asrs	r4, r4, #2
 8009efe:	2600      	movs	r6, #0
 8009f00:	42a6      	cmp	r6, r4
 8009f02:	d109      	bne.n	8009f18 <__libc_init_array+0x24>
 8009f04:	4d0b      	ldr	r5, [pc, #44]	@ (8009f34 <__libc_init_array+0x40>)
 8009f06:	4c0c      	ldr	r4, [pc, #48]	@ (8009f38 <__libc_init_array+0x44>)
 8009f08:	f001 fd90 	bl	800ba2c <_init>
 8009f0c:	1b64      	subs	r4, r4, r5
 8009f0e:	10a4      	asrs	r4, r4, #2
 8009f10:	2600      	movs	r6, #0
 8009f12:	42a6      	cmp	r6, r4
 8009f14:	d105      	bne.n	8009f22 <__libc_init_array+0x2e>
 8009f16:	bd70      	pop	{r4, r5, r6, pc}
 8009f18:	f855 3b04 	ldr.w	r3, [r5], #4
 8009f1c:	4798      	blx	r3
 8009f1e:	3601      	adds	r6, #1
 8009f20:	e7ee      	b.n	8009f00 <__libc_init_array+0xc>
 8009f22:	f855 3b04 	ldr.w	r3, [r5], #4
 8009f26:	4798      	blx	r3
 8009f28:	3601      	adds	r6, #1
 8009f2a:	e7f2      	b.n	8009f12 <__libc_init_array+0x1e>
 8009f2c:	0800bb30 	.word	0x0800bb30
 8009f30:	0800bb30 	.word	0x0800bb30
 8009f34:	0800bb30 	.word	0x0800bb30
 8009f38:	0800bb34 	.word	0x0800bb34

08009f3c <__retarget_lock_acquire_recursive>:
 8009f3c:	4770      	bx	lr

08009f3e <__retarget_lock_release_recursive>:
 8009f3e:	4770      	bx	lr

08009f40 <_free_r>:
 8009f40:	b538      	push	{r3, r4, r5, lr}
 8009f42:	4605      	mov	r5, r0
 8009f44:	2900      	cmp	r1, #0
 8009f46:	d041      	beq.n	8009fcc <_free_r+0x8c>
 8009f48:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009f4c:	1f0c      	subs	r4, r1, #4
 8009f4e:	2b00      	cmp	r3, #0
 8009f50:	bfb8      	it	lt
 8009f52:	18e4      	addlt	r4, r4, r3
 8009f54:	f7ff ff82 	bl	8009e5c <__malloc_lock>
 8009f58:	4a1d      	ldr	r2, [pc, #116]	@ (8009fd0 <_free_r+0x90>)
 8009f5a:	6813      	ldr	r3, [r2, #0]
 8009f5c:	b933      	cbnz	r3, 8009f6c <_free_r+0x2c>
 8009f5e:	6063      	str	r3, [r4, #4]
 8009f60:	6014      	str	r4, [r2, #0]
 8009f62:	4628      	mov	r0, r5
 8009f64:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009f68:	f7ff bf7e 	b.w	8009e68 <__malloc_unlock>
 8009f6c:	42a3      	cmp	r3, r4
 8009f6e:	d908      	bls.n	8009f82 <_free_r+0x42>
 8009f70:	6820      	ldr	r0, [r4, #0]
 8009f72:	1821      	adds	r1, r4, r0
 8009f74:	428b      	cmp	r3, r1
 8009f76:	bf01      	itttt	eq
 8009f78:	6819      	ldreq	r1, [r3, #0]
 8009f7a:	685b      	ldreq	r3, [r3, #4]
 8009f7c:	1809      	addeq	r1, r1, r0
 8009f7e:	6021      	streq	r1, [r4, #0]
 8009f80:	e7ed      	b.n	8009f5e <_free_r+0x1e>
 8009f82:	461a      	mov	r2, r3
 8009f84:	685b      	ldr	r3, [r3, #4]
 8009f86:	b10b      	cbz	r3, 8009f8c <_free_r+0x4c>
 8009f88:	42a3      	cmp	r3, r4
 8009f8a:	d9fa      	bls.n	8009f82 <_free_r+0x42>
 8009f8c:	6811      	ldr	r1, [r2, #0]
 8009f8e:	1850      	adds	r0, r2, r1
 8009f90:	42a0      	cmp	r0, r4
 8009f92:	d10b      	bne.n	8009fac <_free_r+0x6c>
 8009f94:	6820      	ldr	r0, [r4, #0]
 8009f96:	4401      	add	r1, r0
 8009f98:	1850      	adds	r0, r2, r1
 8009f9a:	4283      	cmp	r3, r0
 8009f9c:	6011      	str	r1, [r2, #0]
 8009f9e:	d1e0      	bne.n	8009f62 <_free_r+0x22>
 8009fa0:	6818      	ldr	r0, [r3, #0]
 8009fa2:	685b      	ldr	r3, [r3, #4]
 8009fa4:	6053      	str	r3, [r2, #4]
 8009fa6:	4408      	add	r0, r1
 8009fa8:	6010      	str	r0, [r2, #0]
 8009faa:	e7da      	b.n	8009f62 <_free_r+0x22>
 8009fac:	d902      	bls.n	8009fb4 <_free_r+0x74>
 8009fae:	230c      	movs	r3, #12
 8009fb0:	602b      	str	r3, [r5, #0]
 8009fb2:	e7d6      	b.n	8009f62 <_free_r+0x22>
 8009fb4:	6820      	ldr	r0, [r4, #0]
 8009fb6:	1821      	adds	r1, r4, r0
 8009fb8:	428b      	cmp	r3, r1
 8009fba:	bf04      	itt	eq
 8009fbc:	6819      	ldreq	r1, [r3, #0]
 8009fbe:	685b      	ldreq	r3, [r3, #4]
 8009fc0:	6063      	str	r3, [r4, #4]
 8009fc2:	bf04      	itt	eq
 8009fc4:	1809      	addeq	r1, r1, r0
 8009fc6:	6021      	streq	r1, [r4, #0]
 8009fc8:	6054      	str	r4, [r2, #4]
 8009fca:	e7ca      	b.n	8009f62 <_free_r+0x22>
 8009fcc:	bd38      	pop	{r3, r4, r5, pc}
 8009fce:	bf00      	nop
 8009fd0:	2000095c 	.word	0x2000095c

08009fd4 <__ssputs_r>:
 8009fd4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009fd8:	688e      	ldr	r6, [r1, #8]
 8009fda:	461f      	mov	r7, r3
 8009fdc:	42be      	cmp	r6, r7
 8009fde:	680b      	ldr	r3, [r1, #0]
 8009fe0:	4682      	mov	sl, r0
 8009fe2:	460c      	mov	r4, r1
 8009fe4:	4690      	mov	r8, r2
 8009fe6:	d82d      	bhi.n	800a044 <__ssputs_r+0x70>
 8009fe8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009fec:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009ff0:	d026      	beq.n	800a040 <__ssputs_r+0x6c>
 8009ff2:	6965      	ldr	r5, [r4, #20]
 8009ff4:	6909      	ldr	r1, [r1, #16]
 8009ff6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009ffa:	eba3 0901 	sub.w	r9, r3, r1
 8009ffe:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a002:	1c7b      	adds	r3, r7, #1
 800a004:	444b      	add	r3, r9
 800a006:	106d      	asrs	r5, r5, #1
 800a008:	429d      	cmp	r5, r3
 800a00a:	bf38      	it	cc
 800a00c:	461d      	movcc	r5, r3
 800a00e:	0553      	lsls	r3, r2, #21
 800a010:	d527      	bpl.n	800a062 <__ssputs_r+0x8e>
 800a012:	4629      	mov	r1, r5
 800a014:	f7ff fea2 	bl	8009d5c <_malloc_r>
 800a018:	4606      	mov	r6, r0
 800a01a:	b360      	cbz	r0, 800a076 <__ssputs_r+0xa2>
 800a01c:	6921      	ldr	r1, [r4, #16]
 800a01e:	464a      	mov	r2, r9
 800a020:	f000 fad6 	bl	800a5d0 <memcpy>
 800a024:	89a3      	ldrh	r3, [r4, #12]
 800a026:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a02a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a02e:	81a3      	strh	r3, [r4, #12]
 800a030:	6126      	str	r6, [r4, #16]
 800a032:	6165      	str	r5, [r4, #20]
 800a034:	444e      	add	r6, r9
 800a036:	eba5 0509 	sub.w	r5, r5, r9
 800a03a:	6026      	str	r6, [r4, #0]
 800a03c:	60a5      	str	r5, [r4, #8]
 800a03e:	463e      	mov	r6, r7
 800a040:	42be      	cmp	r6, r7
 800a042:	d900      	bls.n	800a046 <__ssputs_r+0x72>
 800a044:	463e      	mov	r6, r7
 800a046:	6820      	ldr	r0, [r4, #0]
 800a048:	4632      	mov	r2, r6
 800a04a:	4641      	mov	r1, r8
 800a04c:	f000 faa6 	bl	800a59c <memmove>
 800a050:	68a3      	ldr	r3, [r4, #8]
 800a052:	1b9b      	subs	r3, r3, r6
 800a054:	60a3      	str	r3, [r4, #8]
 800a056:	6823      	ldr	r3, [r4, #0]
 800a058:	4433      	add	r3, r6
 800a05a:	6023      	str	r3, [r4, #0]
 800a05c:	2000      	movs	r0, #0
 800a05e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a062:	462a      	mov	r2, r5
 800a064:	f000 fac2 	bl	800a5ec <_realloc_r>
 800a068:	4606      	mov	r6, r0
 800a06a:	2800      	cmp	r0, #0
 800a06c:	d1e0      	bne.n	800a030 <__ssputs_r+0x5c>
 800a06e:	6921      	ldr	r1, [r4, #16]
 800a070:	4650      	mov	r0, sl
 800a072:	f7ff ff65 	bl	8009f40 <_free_r>
 800a076:	230c      	movs	r3, #12
 800a078:	f8ca 3000 	str.w	r3, [sl]
 800a07c:	89a3      	ldrh	r3, [r4, #12]
 800a07e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a082:	81a3      	strh	r3, [r4, #12]
 800a084:	f04f 30ff 	mov.w	r0, #4294967295
 800a088:	e7e9      	b.n	800a05e <__ssputs_r+0x8a>
	...

0800a08c <_svfiprintf_r>:
 800a08c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a090:	4698      	mov	r8, r3
 800a092:	898b      	ldrh	r3, [r1, #12]
 800a094:	061b      	lsls	r3, r3, #24
 800a096:	b09d      	sub	sp, #116	@ 0x74
 800a098:	4607      	mov	r7, r0
 800a09a:	460d      	mov	r5, r1
 800a09c:	4614      	mov	r4, r2
 800a09e:	d510      	bpl.n	800a0c2 <_svfiprintf_r+0x36>
 800a0a0:	690b      	ldr	r3, [r1, #16]
 800a0a2:	b973      	cbnz	r3, 800a0c2 <_svfiprintf_r+0x36>
 800a0a4:	2140      	movs	r1, #64	@ 0x40
 800a0a6:	f7ff fe59 	bl	8009d5c <_malloc_r>
 800a0aa:	6028      	str	r0, [r5, #0]
 800a0ac:	6128      	str	r0, [r5, #16]
 800a0ae:	b930      	cbnz	r0, 800a0be <_svfiprintf_r+0x32>
 800a0b0:	230c      	movs	r3, #12
 800a0b2:	603b      	str	r3, [r7, #0]
 800a0b4:	f04f 30ff 	mov.w	r0, #4294967295
 800a0b8:	b01d      	add	sp, #116	@ 0x74
 800a0ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a0be:	2340      	movs	r3, #64	@ 0x40
 800a0c0:	616b      	str	r3, [r5, #20]
 800a0c2:	2300      	movs	r3, #0
 800a0c4:	9309      	str	r3, [sp, #36]	@ 0x24
 800a0c6:	2320      	movs	r3, #32
 800a0c8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a0cc:	f8cd 800c 	str.w	r8, [sp, #12]
 800a0d0:	2330      	movs	r3, #48	@ 0x30
 800a0d2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800a270 <_svfiprintf_r+0x1e4>
 800a0d6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a0da:	f04f 0901 	mov.w	r9, #1
 800a0de:	4623      	mov	r3, r4
 800a0e0:	469a      	mov	sl, r3
 800a0e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a0e6:	b10a      	cbz	r2, 800a0ec <_svfiprintf_r+0x60>
 800a0e8:	2a25      	cmp	r2, #37	@ 0x25
 800a0ea:	d1f9      	bne.n	800a0e0 <_svfiprintf_r+0x54>
 800a0ec:	ebba 0b04 	subs.w	fp, sl, r4
 800a0f0:	d00b      	beq.n	800a10a <_svfiprintf_r+0x7e>
 800a0f2:	465b      	mov	r3, fp
 800a0f4:	4622      	mov	r2, r4
 800a0f6:	4629      	mov	r1, r5
 800a0f8:	4638      	mov	r0, r7
 800a0fa:	f7ff ff6b 	bl	8009fd4 <__ssputs_r>
 800a0fe:	3001      	adds	r0, #1
 800a100:	f000 80a7 	beq.w	800a252 <_svfiprintf_r+0x1c6>
 800a104:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a106:	445a      	add	r2, fp
 800a108:	9209      	str	r2, [sp, #36]	@ 0x24
 800a10a:	f89a 3000 	ldrb.w	r3, [sl]
 800a10e:	2b00      	cmp	r3, #0
 800a110:	f000 809f 	beq.w	800a252 <_svfiprintf_r+0x1c6>
 800a114:	2300      	movs	r3, #0
 800a116:	f04f 32ff 	mov.w	r2, #4294967295
 800a11a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a11e:	f10a 0a01 	add.w	sl, sl, #1
 800a122:	9304      	str	r3, [sp, #16]
 800a124:	9307      	str	r3, [sp, #28]
 800a126:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a12a:	931a      	str	r3, [sp, #104]	@ 0x68
 800a12c:	4654      	mov	r4, sl
 800a12e:	2205      	movs	r2, #5
 800a130:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a134:	484e      	ldr	r0, [pc, #312]	@ (800a270 <_svfiprintf_r+0x1e4>)
 800a136:	f7f6 f84b 	bl	80001d0 <memchr>
 800a13a:	9a04      	ldr	r2, [sp, #16]
 800a13c:	b9d8      	cbnz	r0, 800a176 <_svfiprintf_r+0xea>
 800a13e:	06d0      	lsls	r0, r2, #27
 800a140:	bf44      	itt	mi
 800a142:	2320      	movmi	r3, #32
 800a144:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a148:	0711      	lsls	r1, r2, #28
 800a14a:	bf44      	itt	mi
 800a14c:	232b      	movmi	r3, #43	@ 0x2b
 800a14e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a152:	f89a 3000 	ldrb.w	r3, [sl]
 800a156:	2b2a      	cmp	r3, #42	@ 0x2a
 800a158:	d015      	beq.n	800a186 <_svfiprintf_r+0xfa>
 800a15a:	9a07      	ldr	r2, [sp, #28]
 800a15c:	4654      	mov	r4, sl
 800a15e:	2000      	movs	r0, #0
 800a160:	f04f 0c0a 	mov.w	ip, #10
 800a164:	4621      	mov	r1, r4
 800a166:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a16a:	3b30      	subs	r3, #48	@ 0x30
 800a16c:	2b09      	cmp	r3, #9
 800a16e:	d94b      	bls.n	800a208 <_svfiprintf_r+0x17c>
 800a170:	b1b0      	cbz	r0, 800a1a0 <_svfiprintf_r+0x114>
 800a172:	9207      	str	r2, [sp, #28]
 800a174:	e014      	b.n	800a1a0 <_svfiprintf_r+0x114>
 800a176:	eba0 0308 	sub.w	r3, r0, r8
 800a17a:	fa09 f303 	lsl.w	r3, r9, r3
 800a17e:	4313      	orrs	r3, r2
 800a180:	9304      	str	r3, [sp, #16]
 800a182:	46a2      	mov	sl, r4
 800a184:	e7d2      	b.n	800a12c <_svfiprintf_r+0xa0>
 800a186:	9b03      	ldr	r3, [sp, #12]
 800a188:	1d19      	adds	r1, r3, #4
 800a18a:	681b      	ldr	r3, [r3, #0]
 800a18c:	9103      	str	r1, [sp, #12]
 800a18e:	2b00      	cmp	r3, #0
 800a190:	bfbb      	ittet	lt
 800a192:	425b      	neglt	r3, r3
 800a194:	f042 0202 	orrlt.w	r2, r2, #2
 800a198:	9307      	strge	r3, [sp, #28]
 800a19a:	9307      	strlt	r3, [sp, #28]
 800a19c:	bfb8      	it	lt
 800a19e:	9204      	strlt	r2, [sp, #16]
 800a1a0:	7823      	ldrb	r3, [r4, #0]
 800a1a2:	2b2e      	cmp	r3, #46	@ 0x2e
 800a1a4:	d10a      	bne.n	800a1bc <_svfiprintf_r+0x130>
 800a1a6:	7863      	ldrb	r3, [r4, #1]
 800a1a8:	2b2a      	cmp	r3, #42	@ 0x2a
 800a1aa:	d132      	bne.n	800a212 <_svfiprintf_r+0x186>
 800a1ac:	9b03      	ldr	r3, [sp, #12]
 800a1ae:	1d1a      	adds	r2, r3, #4
 800a1b0:	681b      	ldr	r3, [r3, #0]
 800a1b2:	9203      	str	r2, [sp, #12]
 800a1b4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a1b8:	3402      	adds	r4, #2
 800a1ba:	9305      	str	r3, [sp, #20]
 800a1bc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800a280 <_svfiprintf_r+0x1f4>
 800a1c0:	7821      	ldrb	r1, [r4, #0]
 800a1c2:	2203      	movs	r2, #3
 800a1c4:	4650      	mov	r0, sl
 800a1c6:	f7f6 f803 	bl	80001d0 <memchr>
 800a1ca:	b138      	cbz	r0, 800a1dc <_svfiprintf_r+0x150>
 800a1cc:	9b04      	ldr	r3, [sp, #16]
 800a1ce:	eba0 000a 	sub.w	r0, r0, sl
 800a1d2:	2240      	movs	r2, #64	@ 0x40
 800a1d4:	4082      	lsls	r2, r0
 800a1d6:	4313      	orrs	r3, r2
 800a1d8:	3401      	adds	r4, #1
 800a1da:	9304      	str	r3, [sp, #16]
 800a1dc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a1e0:	4824      	ldr	r0, [pc, #144]	@ (800a274 <_svfiprintf_r+0x1e8>)
 800a1e2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a1e6:	2206      	movs	r2, #6
 800a1e8:	f7f5 fff2 	bl	80001d0 <memchr>
 800a1ec:	2800      	cmp	r0, #0
 800a1ee:	d036      	beq.n	800a25e <_svfiprintf_r+0x1d2>
 800a1f0:	4b21      	ldr	r3, [pc, #132]	@ (800a278 <_svfiprintf_r+0x1ec>)
 800a1f2:	bb1b      	cbnz	r3, 800a23c <_svfiprintf_r+0x1b0>
 800a1f4:	9b03      	ldr	r3, [sp, #12]
 800a1f6:	3307      	adds	r3, #7
 800a1f8:	f023 0307 	bic.w	r3, r3, #7
 800a1fc:	3308      	adds	r3, #8
 800a1fe:	9303      	str	r3, [sp, #12]
 800a200:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a202:	4433      	add	r3, r6
 800a204:	9309      	str	r3, [sp, #36]	@ 0x24
 800a206:	e76a      	b.n	800a0de <_svfiprintf_r+0x52>
 800a208:	fb0c 3202 	mla	r2, ip, r2, r3
 800a20c:	460c      	mov	r4, r1
 800a20e:	2001      	movs	r0, #1
 800a210:	e7a8      	b.n	800a164 <_svfiprintf_r+0xd8>
 800a212:	2300      	movs	r3, #0
 800a214:	3401      	adds	r4, #1
 800a216:	9305      	str	r3, [sp, #20]
 800a218:	4619      	mov	r1, r3
 800a21a:	f04f 0c0a 	mov.w	ip, #10
 800a21e:	4620      	mov	r0, r4
 800a220:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a224:	3a30      	subs	r2, #48	@ 0x30
 800a226:	2a09      	cmp	r2, #9
 800a228:	d903      	bls.n	800a232 <_svfiprintf_r+0x1a6>
 800a22a:	2b00      	cmp	r3, #0
 800a22c:	d0c6      	beq.n	800a1bc <_svfiprintf_r+0x130>
 800a22e:	9105      	str	r1, [sp, #20]
 800a230:	e7c4      	b.n	800a1bc <_svfiprintf_r+0x130>
 800a232:	fb0c 2101 	mla	r1, ip, r1, r2
 800a236:	4604      	mov	r4, r0
 800a238:	2301      	movs	r3, #1
 800a23a:	e7f0      	b.n	800a21e <_svfiprintf_r+0x192>
 800a23c:	ab03      	add	r3, sp, #12
 800a23e:	9300      	str	r3, [sp, #0]
 800a240:	462a      	mov	r2, r5
 800a242:	4b0e      	ldr	r3, [pc, #56]	@ (800a27c <_svfiprintf_r+0x1f0>)
 800a244:	a904      	add	r1, sp, #16
 800a246:	4638      	mov	r0, r7
 800a248:	f3af 8000 	nop.w
 800a24c:	1c42      	adds	r2, r0, #1
 800a24e:	4606      	mov	r6, r0
 800a250:	d1d6      	bne.n	800a200 <_svfiprintf_r+0x174>
 800a252:	89ab      	ldrh	r3, [r5, #12]
 800a254:	065b      	lsls	r3, r3, #25
 800a256:	f53f af2d 	bmi.w	800a0b4 <_svfiprintf_r+0x28>
 800a25a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a25c:	e72c      	b.n	800a0b8 <_svfiprintf_r+0x2c>
 800a25e:	ab03      	add	r3, sp, #12
 800a260:	9300      	str	r3, [sp, #0]
 800a262:	462a      	mov	r2, r5
 800a264:	4b05      	ldr	r3, [pc, #20]	@ (800a27c <_svfiprintf_r+0x1f0>)
 800a266:	a904      	add	r1, sp, #16
 800a268:	4638      	mov	r0, r7
 800a26a:	f000 f879 	bl	800a360 <_printf_i>
 800a26e:	e7ed      	b.n	800a24c <_svfiprintf_r+0x1c0>
 800a270:	0800bab4 	.word	0x0800bab4
 800a274:	0800babe 	.word	0x0800babe
 800a278:	00000000 	.word	0x00000000
 800a27c:	08009fd5 	.word	0x08009fd5
 800a280:	0800baba 	.word	0x0800baba

0800a284 <_printf_common>:
 800a284:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a288:	4616      	mov	r6, r2
 800a28a:	4698      	mov	r8, r3
 800a28c:	688a      	ldr	r2, [r1, #8]
 800a28e:	690b      	ldr	r3, [r1, #16]
 800a290:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a294:	4293      	cmp	r3, r2
 800a296:	bfb8      	it	lt
 800a298:	4613      	movlt	r3, r2
 800a29a:	6033      	str	r3, [r6, #0]
 800a29c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800a2a0:	4607      	mov	r7, r0
 800a2a2:	460c      	mov	r4, r1
 800a2a4:	b10a      	cbz	r2, 800a2aa <_printf_common+0x26>
 800a2a6:	3301      	adds	r3, #1
 800a2a8:	6033      	str	r3, [r6, #0]
 800a2aa:	6823      	ldr	r3, [r4, #0]
 800a2ac:	0699      	lsls	r1, r3, #26
 800a2ae:	bf42      	ittt	mi
 800a2b0:	6833      	ldrmi	r3, [r6, #0]
 800a2b2:	3302      	addmi	r3, #2
 800a2b4:	6033      	strmi	r3, [r6, #0]
 800a2b6:	6825      	ldr	r5, [r4, #0]
 800a2b8:	f015 0506 	ands.w	r5, r5, #6
 800a2bc:	d106      	bne.n	800a2cc <_printf_common+0x48>
 800a2be:	f104 0a19 	add.w	sl, r4, #25
 800a2c2:	68e3      	ldr	r3, [r4, #12]
 800a2c4:	6832      	ldr	r2, [r6, #0]
 800a2c6:	1a9b      	subs	r3, r3, r2
 800a2c8:	42ab      	cmp	r3, r5
 800a2ca:	dc26      	bgt.n	800a31a <_printf_common+0x96>
 800a2cc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800a2d0:	6822      	ldr	r2, [r4, #0]
 800a2d2:	3b00      	subs	r3, #0
 800a2d4:	bf18      	it	ne
 800a2d6:	2301      	movne	r3, #1
 800a2d8:	0692      	lsls	r2, r2, #26
 800a2da:	d42b      	bmi.n	800a334 <_printf_common+0xb0>
 800a2dc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800a2e0:	4641      	mov	r1, r8
 800a2e2:	4638      	mov	r0, r7
 800a2e4:	47c8      	blx	r9
 800a2e6:	3001      	adds	r0, #1
 800a2e8:	d01e      	beq.n	800a328 <_printf_common+0xa4>
 800a2ea:	6823      	ldr	r3, [r4, #0]
 800a2ec:	6922      	ldr	r2, [r4, #16]
 800a2ee:	f003 0306 	and.w	r3, r3, #6
 800a2f2:	2b04      	cmp	r3, #4
 800a2f4:	bf02      	ittt	eq
 800a2f6:	68e5      	ldreq	r5, [r4, #12]
 800a2f8:	6833      	ldreq	r3, [r6, #0]
 800a2fa:	1aed      	subeq	r5, r5, r3
 800a2fc:	68a3      	ldr	r3, [r4, #8]
 800a2fe:	bf0c      	ite	eq
 800a300:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a304:	2500      	movne	r5, #0
 800a306:	4293      	cmp	r3, r2
 800a308:	bfc4      	itt	gt
 800a30a:	1a9b      	subgt	r3, r3, r2
 800a30c:	18ed      	addgt	r5, r5, r3
 800a30e:	2600      	movs	r6, #0
 800a310:	341a      	adds	r4, #26
 800a312:	42b5      	cmp	r5, r6
 800a314:	d11a      	bne.n	800a34c <_printf_common+0xc8>
 800a316:	2000      	movs	r0, #0
 800a318:	e008      	b.n	800a32c <_printf_common+0xa8>
 800a31a:	2301      	movs	r3, #1
 800a31c:	4652      	mov	r2, sl
 800a31e:	4641      	mov	r1, r8
 800a320:	4638      	mov	r0, r7
 800a322:	47c8      	blx	r9
 800a324:	3001      	adds	r0, #1
 800a326:	d103      	bne.n	800a330 <_printf_common+0xac>
 800a328:	f04f 30ff 	mov.w	r0, #4294967295
 800a32c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a330:	3501      	adds	r5, #1
 800a332:	e7c6      	b.n	800a2c2 <_printf_common+0x3e>
 800a334:	18e1      	adds	r1, r4, r3
 800a336:	1c5a      	adds	r2, r3, #1
 800a338:	2030      	movs	r0, #48	@ 0x30
 800a33a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800a33e:	4422      	add	r2, r4
 800a340:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800a344:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800a348:	3302      	adds	r3, #2
 800a34a:	e7c7      	b.n	800a2dc <_printf_common+0x58>
 800a34c:	2301      	movs	r3, #1
 800a34e:	4622      	mov	r2, r4
 800a350:	4641      	mov	r1, r8
 800a352:	4638      	mov	r0, r7
 800a354:	47c8      	blx	r9
 800a356:	3001      	adds	r0, #1
 800a358:	d0e6      	beq.n	800a328 <_printf_common+0xa4>
 800a35a:	3601      	adds	r6, #1
 800a35c:	e7d9      	b.n	800a312 <_printf_common+0x8e>
	...

0800a360 <_printf_i>:
 800a360:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a364:	7e0f      	ldrb	r7, [r1, #24]
 800a366:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800a368:	2f78      	cmp	r7, #120	@ 0x78
 800a36a:	4691      	mov	r9, r2
 800a36c:	4680      	mov	r8, r0
 800a36e:	460c      	mov	r4, r1
 800a370:	469a      	mov	sl, r3
 800a372:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800a376:	d807      	bhi.n	800a388 <_printf_i+0x28>
 800a378:	2f62      	cmp	r7, #98	@ 0x62
 800a37a:	d80a      	bhi.n	800a392 <_printf_i+0x32>
 800a37c:	2f00      	cmp	r7, #0
 800a37e:	f000 80d1 	beq.w	800a524 <_printf_i+0x1c4>
 800a382:	2f58      	cmp	r7, #88	@ 0x58
 800a384:	f000 80b8 	beq.w	800a4f8 <_printf_i+0x198>
 800a388:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a38c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800a390:	e03a      	b.n	800a408 <_printf_i+0xa8>
 800a392:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800a396:	2b15      	cmp	r3, #21
 800a398:	d8f6      	bhi.n	800a388 <_printf_i+0x28>
 800a39a:	a101      	add	r1, pc, #4	@ (adr r1, 800a3a0 <_printf_i+0x40>)
 800a39c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a3a0:	0800a3f9 	.word	0x0800a3f9
 800a3a4:	0800a40d 	.word	0x0800a40d
 800a3a8:	0800a389 	.word	0x0800a389
 800a3ac:	0800a389 	.word	0x0800a389
 800a3b0:	0800a389 	.word	0x0800a389
 800a3b4:	0800a389 	.word	0x0800a389
 800a3b8:	0800a40d 	.word	0x0800a40d
 800a3bc:	0800a389 	.word	0x0800a389
 800a3c0:	0800a389 	.word	0x0800a389
 800a3c4:	0800a389 	.word	0x0800a389
 800a3c8:	0800a389 	.word	0x0800a389
 800a3cc:	0800a50b 	.word	0x0800a50b
 800a3d0:	0800a437 	.word	0x0800a437
 800a3d4:	0800a4c5 	.word	0x0800a4c5
 800a3d8:	0800a389 	.word	0x0800a389
 800a3dc:	0800a389 	.word	0x0800a389
 800a3e0:	0800a52d 	.word	0x0800a52d
 800a3e4:	0800a389 	.word	0x0800a389
 800a3e8:	0800a437 	.word	0x0800a437
 800a3ec:	0800a389 	.word	0x0800a389
 800a3f0:	0800a389 	.word	0x0800a389
 800a3f4:	0800a4cd 	.word	0x0800a4cd
 800a3f8:	6833      	ldr	r3, [r6, #0]
 800a3fa:	1d1a      	adds	r2, r3, #4
 800a3fc:	681b      	ldr	r3, [r3, #0]
 800a3fe:	6032      	str	r2, [r6, #0]
 800a400:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800a404:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800a408:	2301      	movs	r3, #1
 800a40a:	e09c      	b.n	800a546 <_printf_i+0x1e6>
 800a40c:	6833      	ldr	r3, [r6, #0]
 800a40e:	6820      	ldr	r0, [r4, #0]
 800a410:	1d19      	adds	r1, r3, #4
 800a412:	6031      	str	r1, [r6, #0]
 800a414:	0606      	lsls	r6, r0, #24
 800a416:	d501      	bpl.n	800a41c <_printf_i+0xbc>
 800a418:	681d      	ldr	r5, [r3, #0]
 800a41a:	e003      	b.n	800a424 <_printf_i+0xc4>
 800a41c:	0645      	lsls	r5, r0, #25
 800a41e:	d5fb      	bpl.n	800a418 <_printf_i+0xb8>
 800a420:	f9b3 5000 	ldrsh.w	r5, [r3]
 800a424:	2d00      	cmp	r5, #0
 800a426:	da03      	bge.n	800a430 <_printf_i+0xd0>
 800a428:	232d      	movs	r3, #45	@ 0x2d
 800a42a:	426d      	negs	r5, r5
 800a42c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a430:	4858      	ldr	r0, [pc, #352]	@ (800a594 <_printf_i+0x234>)
 800a432:	230a      	movs	r3, #10
 800a434:	e011      	b.n	800a45a <_printf_i+0xfa>
 800a436:	6821      	ldr	r1, [r4, #0]
 800a438:	6833      	ldr	r3, [r6, #0]
 800a43a:	0608      	lsls	r0, r1, #24
 800a43c:	f853 5b04 	ldr.w	r5, [r3], #4
 800a440:	d402      	bmi.n	800a448 <_printf_i+0xe8>
 800a442:	0649      	lsls	r1, r1, #25
 800a444:	bf48      	it	mi
 800a446:	b2ad      	uxthmi	r5, r5
 800a448:	2f6f      	cmp	r7, #111	@ 0x6f
 800a44a:	4852      	ldr	r0, [pc, #328]	@ (800a594 <_printf_i+0x234>)
 800a44c:	6033      	str	r3, [r6, #0]
 800a44e:	bf14      	ite	ne
 800a450:	230a      	movne	r3, #10
 800a452:	2308      	moveq	r3, #8
 800a454:	2100      	movs	r1, #0
 800a456:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800a45a:	6866      	ldr	r6, [r4, #4]
 800a45c:	60a6      	str	r6, [r4, #8]
 800a45e:	2e00      	cmp	r6, #0
 800a460:	db05      	blt.n	800a46e <_printf_i+0x10e>
 800a462:	6821      	ldr	r1, [r4, #0]
 800a464:	432e      	orrs	r6, r5
 800a466:	f021 0104 	bic.w	r1, r1, #4
 800a46a:	6021      	str	r1, [r4, #0]
 800a46c:	d04b      	beq.n	800a506 <_printf_i+0x1a6>
 800a46e:	4616      	mov	r6, r2
 800a470:	fbb5 f1f3 	udiv	r1, r5, r3
 800a474:	fb03 5711 	mls	r7, r3, r1, r5
 800a478:	5dc7      	ldrb	r7, [r0, r7]
 800a47a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800a47e:	462f      	mov	r7, r5
 800a480:	42bb      	cmp	r3, r7
 800a482:	460d      	mov	r5, r1
 800a484:	d9f4      	bls.n	800a470 <_printf_i+0x110>
 800a486:	2b08      	cmp	r3, #8
 800a488:	d10b      	bne.n	800a4a2 <_printf_i+0x142>
 800a48a:	6823      	ldr	r3, [r4, #0]
 800a48c:	07df      	lsls	r7, r3, #31
 800a48e:	d508      	bpl.n	800a4a2 <_printf_i+0x142>
 800a490:	6923      	ldr	r3, [r4, #16]
 800a492:	6861      	ldr	r1, [r4, #4]
 800a494:	4299      	cmp	r1, r3
 800a496:	bfde      	ittt	le
 800a498:	2330      	movle	r3, #48	@ 0x30
 800a49a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800a49e:	f106 36ff 	addle.w	r6, r6, #4294967295
 800a4a2:	1b92      	subs	r2, r2, r6
 800a4a4:	6122      	str	r2, [r4, #16]
 800a4a6:	f8cd a000 	str.w	sl, [sp]
 800a4aa:	464b      	mov	r3, r9
 800a4ac:	aa03      	add	r2, sp, #12
 800a4ae:	4621      	mov	r1, r4
 800a4b0:	4640      	mov	r0, r8
 800a4b2:	f7ff fee7 	bl	800a284 <_printf_common>
 800a4b6:	3001      	adds	r0, #1
 800a4b8:	d14a      	bne.n	800a550 <_printf_i+0x1f0>
 800a4ba:	f04f 30ff 	mov.w	r0, #4294967295
 800a4be:	b004      	add	sp, #16
 800a4c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a4c4:	6823      	ldr	r3, [r4, #0]
 800a4c6:	f043 0320 	orr.w	r3, r3, #32
 800a4ca:	6023      	str	r3, [r4, #0]
 800a4cc:	4832      	ldr	r0, [pc, #200]	@ (800a598 <_printf_i+0x238>)
 800a4ce:	2778      	movs	r7, #120	@ 0x78
 800a4d0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800a4d4:	6823      	ldr	r3, [r4, #0]
 800a4d6:	6831      	ldr	r1, [r6, #0]
 800a4d8:	061f      	lsls	r7, r3, #24
 800a4da:	f851 5b04 	ldr.w	r5, [r1], #4
 800a4de:	d402      	bmi.n	800a4e6 <_printf_i+0x186>
 800a4e0:	065f      	lsls	r7, r3, #25
 800a4e2:	bf48      	it	mi
 800a4e4:	b2ad      	uxthmi	r5, r5
 800a4e6:	6031      	str	r1, [r6, #0]
 800a4e8:	07d9      	lsls	r1, r3, #31
 800a4ea:	bf44      	itt	mi
 800a4ec:	f043 0320 	orrmi.w	r3, r3, #32
 800a4f0:	6023      	strmi	r3, [r4, #0]
 800a4f2:	b11d      	cbz	r5, 800a4fc <_printf_i+0x19c>
 800a4f4:	2310      	movs	r3, #16
 800a4f6:	e7ad      	b.n	800a454 <_printf_i+0xf4>
 800a4f8:	4826      	ldr	r0, [pc, #152]	@ (800a594 <_printf_i+0x234>)
 800a4fa:	e7e9      	b.n	800a4d0 <_printf_i+0x170>
 800a4fc:	6823      	ldr	r3, [r4, #0]
 800a4fe:	f023 0320 	bic.w	r3, r3, #32
 800a502:	6023      	str	r3, [r4, #0]
 800a504:	e7f6      	b.n	800a4f4 <_printf_i+0x194>
 800a506:	4616      	mov	r6, r2
 800a508:	e7bd      	b.n	800a486 <_printf_i+0x126>
 800a50a:	6833      	ldr	r3, [r6, #0]
 800a50c:	6825      	ldr	r5, [r4, #0]
 800a50e:	6961      	ldr	r1, [r4, #20]
 800a510:	1d18      	adds	r0, r3, #4
 800a512:	6030      	str	r0, [r6, #0]
 800a514:	062e      	lsls	r6, r5, #24
 800a516:	681b      	ldr	r3, [r3, #0]
 800a518:	d501      	bpl.n	800a51e <_printf_i+0x1be>
 800a51a:	6019      	str	r1, [r3, #0]
 800a51c:	e002      	b.n	800a524 <_printf_i+0x1c4>
 800a51e:	0668      	lsls	r0, r5, #25
 800a520:	d5fb      	bpl.n	800a51a <_printf_i+0x1ba>
 800a522:	8019      	strh	r1, [r3, #0]
 800a524:	2300      	movs	r3, #0
 800a526:	6123      	str	r3, [r4, #16]
 800a528:	4616      	mov	r6, r2
 800a52a:	e7bc      	b.n	800a4a6 <_printf_i+0x146>
 800a52c:	6833      	ldr	r3, [r6, #0]
 800a52e:	1d1a      	adds	r2, r3, #4
 800a530:	6032      	str	r2, [r6, #0]
 800a532:	681e      	ldr	r6, [r3, #0]
 800a534:	6862      	ldr	r2, [r4, #4]
 800a536:	2100      	movs	r1, #0
 800a538:	4630      	mov	r0, r6
 800a53a:	f7f5 fe49 	bl	80001d0 <memchr>
 800a53e:	b108      	cbz	r0, 800a544 <_printf_i+0x1e4>
 800a540:	1b80      	subs	r0, r0, r6
 800a542:	6060      	str	r0, [r4, #4]
 800a544:	6863      	ldr	r3, [r4, #4]
 800a546:	6123      	str	r3, [r4, #16]
 800a548:	2300      	movs	r3, #0
 800a54a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800a54e:	e7aa      	b.n	800a4a6 <_printf_i+0x146>
 800a550:	6923      	ldr	r3, [r4, #16]
 800a552:	4632      	mov	r2, r6
 800a554:	4649      	mov	r1, r9
 800a556:	4640      	mov	r0, r8
 800a558:	47d0      	blx	sl
 800a55a:	3001      	adds	r0, #1
 800a55c:	d0ad      	beq.n	800a4ba <_printf_i+0x15a>
 800a55e:	6823      	ldr	r3, [r4, #0]
 800a560:	079b      	lsls	r3, r3, #30
 800a562:	d413      	bmi.n	800a58c <_printf_i+0x22c>
 800a564:	68e0      	ldr	r0, [r4, #12]
 800a566:	9b03      	ldr	r3, [sp, #12]
 800a568:	4298      	cmp	r0, r3
 800a56a:	bfb8      	it	lt
 800a56c:	4618      	movlt	r0, r3
 800a56e:	e7a6      	b.n	800a4be <_printf_i+0x15e>
 800a570:	2301      	movs	r3, #1
 800a572:	4632      	mov	r2, r6
 800a574:	4649      	mov	r1, r9
 800a576:	4640      	mov	r0, r8
 800a578:	47d0      	blx	sl
 800a57a:	3001      	adds	r0, #1
 800a57c:	d09d      	beq.n	800a4ba <_printf_i+0x15a>
 800a57e:	3501      	adds	r5, #1
 800a580:	68e3      	ldr	r3, [r4, #12]
 800a582:	9903      	ldr	r1, [sp, #12]
 800a584:	1a5b      	subs	r3, r3, r1
 800a586:	42ab      	cmp	r3, r5
 800a588:	dcf2      	bgt.n	800a570 <_printf_i+0x210>
 800a58a:	e7eb      	b.n	800a564 <_printf_i+0x204>
 800a58c:	2500      	movs	r5, #0
 800a58e:	f104 0619 	add.w	r6, r4, #25
 800a592:	e7f5      	b.n	800a580 <_printf_i+0x220>
 800a594:	0800bac5 	.word	0x0800bac5
 800a598:	0800bad6 	.word	0x0800bad6

0800a59c <memmove>:
 800a59c:	4288      	cmp	r0, r1
 800a59e:	b510      	push	{r4, lr}
 800a5a0:	eb01 0402 	add.w	r4, r1, r2
 800a5a4:	d902      	bls.n	800a5ac <memmove+0x10>
 800a5a6:	4284      	cmp	r4, r0
 800a5a8:	4623      	mov	r3, r4
 800a5aa:	d807      	bhi.n	800a5bc <memmove+0x20>
 800a5ac:	1e43      	subs	r3, r0, #1
 800a5ae:	42a1      	cmp	r1, r4
 800a5b0:	d008      	beq.n	800a5c4 <memmove+0x28>
 800a5b2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a5b6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a5ba:	e7f8      	b.n	800a5ae <memmove+0x12>
 800a5bc:	4402      	add	r2, r0
 800a5be:	4601      	mov	r1, r0
 800a5c0:	428a      	cmp	r2, r1
 800a5c2:	d100      	bne.n	800a5c6 <memmove+0x2a>
 800a5c4:	bd10      	pop	{r4, pc}
 800a5c6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a5ca:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a5ce:	e7f7      	b.n	800a5c0 <memmove+0x24>

0800a5d0 <memcpy>:
 800a5d0:	440a      	add	r2, r1
 800a5d2:	4291      	cmp	r1, r2
 800a5d4:	f100 33ff 	add.w	r3, r0, #4294967295
 800a5d8:	d100      	bne.n	800a5dc <memcpy+0xc>
 800a5da:	4770      	bx	lr
 800a5dc:	b510      	push	{r4, lr}
 800a5de:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a5e2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a5e6:	4291      	cmp	r1, r2
 800a5e8:	d1f9      	bne.n	800a5de <memcpy+0xe>
 800a5ea:	bd10      	pop	{r4, pc}

0800a5ec <_realloc_r>:
 800a5ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a5f0:	4607      	mov	r7, r0
 800a5f2:	4614      	mov	r4, r2
 800a5f4:	460d      	mov	r5, r1
 800a5f6:	b921      	cbnz	r1, 800a602 <_realloc_r+0x16>
 800a5f8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a5fc:	4611      	mov	r1, r2
 800a5fe:	f7ff bbad 	b.w	8009d5c <_malloc_r>
 800a602:	b92a      	cbnz	r2, 800a610 <_realloc_r+0x24>
 800a604:	f7ff fc9c 	bl	8009f40 <_free_r>
 800a608:	4625      	mov	r5, r4
 800a60a:	4628      	mov	r0, r5
 800a60c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a610:	f000 f81a 	bl	800a648 <_malloc_usable_size_r>
 800a614:	4284      	cmp	r4, r0
 800a616:	4606      	mov	r6, r0
 800a618:	d802      	bhi.n	800a620 <_realloc_r+0x34>
 800a61a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a61e:	d8f4      	bhi.n	800a60a <_realloc_r+0x1e>
 800a620:	4621      	mov	r1, r4
 800a622:	4638      	mov	r0, r7
 800a624:	f7ff fb9a 	bl	8009d5c <_malloc_r>
 800a628:	4680      	mov	r8, r0
 800a62a:	b908      	cbnz	r0, 800a630 <_realloc_r+0x44>
 800a62c:	4645      	mov	r5, r8
 800a62e:	e7ec      	b.n	800a60a <_realloc_r+0x1e>
 800a630:	42b4      	cmp	r4, r6
 800a632:	4622      	mov	r2, r4
 800a634:	4629      	mov	r1, r5
 800a636:	bf28      	it	cs
 800a638:	4632      	movcs	r2, r6
 800a63a:	f7ff ffc9 	bl	800a5d0 <memcpy>
 800a63e:	4629      	mov	r1, r5
 800a640:	4638      	mov	r0, r7
 800a642:	f7ff fc7d 	bl	8009f40 <_free_r>
 800a646:	e7f1      	b.n	800a62c <_realloc_r+0x40>

0800a648 <_malloc_usable_size_r>:
 800a648:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a64c:	1f18      	subs	r0, r3, #4
 800a64e:	2b00      	cmp	r3, #0
 800a650:	bfbc      	itt	lt
 800a652:	580b      	ldrlt	r3, [r1, r0]
 800a654:	18c0      	addlt	r0, r0, r3
 800a656:	4770      	bx	lr

0800a658 <log10>:
 800a658:	b538      	push	{r3, r4, r5, lr}
 800a65a:	ed2d 8b02 	vpush	{d8}
 800a65e:	ec55 4b10 	vmov	r4, r5, d0
 800a662:	f000 f8bd 	bl	800a7e0 <__ieee754_log10>
 800a666:	4622      	mov	r2, r4
 800a668:	462b      	mov	r3, r5
 800a66a:	4620      	mov	r0, r4
 800a66c:	4629      	mov	r1, r5
 800a66e:	eeb0 8a40 	vmov.f32	s16, s0
 800a672:	eef0 8a60 	vmov.f32	s17, s1
 800a676:	f7f6 fa51 	bl	8000b1c <__aeabi_dcmpun>
 800a67a:	b998      	cbnz	r0, 800a6a4 <log10+0x4c>
 800a67c:	2200      	movs	r2, #0
 800a67e:	2300      	movs	r3, #0
 800a680:	4620      	mov	r0, r4
 800a682:	4629      	mov	r1, r5
 800a684:	f7f6 fa2c 	bl	8000ae0 <__aeabi_dcmple>
 800a688:	b160      	cbz	r0, 800a6a4 <log10+0x4c>
 800a68a:	2200      	movs	r2, #0
 800a68c:	2300      	movs	r3, #0
 800a68e:	4620      	mov	r0, r4
 800a690:	4629      	mov	r1, r5
 800a692:	f7f6 fa11 	bl	8000ab8 <__aeabi_dcmpeq>
 800a696:	b160      	cbz	r0, 800a6b2 <log10+0x5a>
 800a698:	f7ff fc26 	bl	8009ee8 <__errno>
 800a69c:	ed9f 8b0a 	vldr	d8, [pc, #40]	@ 800a6c8 <log10+0x70>
 800a6a0:	2322      	movs	r3, #34	@ 0x22
 800a6a2:	6003      	str	r3, [r0, #0]
 800a6a4:	eeb0 0a48 	vmov.f32	s0, s16
 800a6a8:	eef0 0a68 	vmov.f32	s1, s17
 800a6ac:	ecbd 8b02 	vpop	{d8}
 800a6b0:	bd38      	pop	{r3, r4, r5, pc}
 800a6b2:	f7ff fc19 	bl	8009ee8 <__errno>
 800a6b6:	ecbd 8b02 	vpop	{d8}
 800a6ba:	2321      	movs	r3, #33	@ 0x21
 800a6bc:	6003      	str	r3, [r0, #0]
 800a6be:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a6c2:	4803      	ldr	r0, [pc, #12]	@ (800a6d0 <log10+0x78>)
 800a6c4:	f000 b884 	b.w	800a7d0 <nan>
 800a6c8:	00000000 	.word	0x00000000
 800a6cc:	fff00000 	.word	0xfff00000
 800a6d0:	0800bab9 	.word	0x0800bab9

0800a6d4 <pow>:
 800a6d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a6d6:	ed2d 8b02 	vpush	{d8}
 800a6da:	eeb0 8a40 	vmov.f32	s16, s0
 800a6de:	eef0 8a60 	vmov.f32	s17, s1
 800a6e2:	ec55 4b11 	vmov	r4, r5, d1
 800a6e6:	f000 f907 	bl	800a8f8 <__ieee754_pow>
 800a6ea:	4622      	mov	r2, r4
 800a6ec:	462b      	mov	r3, r5
 800a6ee:	4620      	mov	r0, r4
 800a6f0:	4629      	mov	r1, r5
 800a6f2:	ec57 6b10 	vmov	r6, r7, d0
 800a6f6:	f7f6 fa11 	bl	8000b1c <__aeabi_dcmpun>
 800a6fa:	2800      	cmp	r0, #0
 800a6fc:	d13b      	bne.n	800a776 <pow+0xa2>
 800a6fe:	ec51 0b18 	vmov	r0, r1, d8
 800a702:	2200      	movs	r2, #0
 800a704:	2300      	movs	r3, #0
 800a706:	f7f6 f9d7 	bl	8000ab8 <__aeabi_dcmpeq>
 800a70a:	b1b8      	cbz	r0, 800a73c <pow+0x68>
 800a70c:	2200      	movs	r2, #0
 800a70e:	2300      	movs	r3, #0
 800a710:	4620      	mov	r0, r4
 800a712:	4629      	mov	r1, r5
 800a714:	f7f6 f9d0 	bl	8000ab8 <__aeabi_dcmpeq>
 800a718:	2800      	cmp	r0, #0
 800a71a:	d146      	bne.n	800a7aa <pow+0xd6>
 800a71c:	ec45 4b10 	vmov	d0, r4, r5
 800a720:	f000 f848 	bl	800a7b4 <finite>
 800a724:	b338      	cbz	r0, 800a776 <pow+0xa2>
 800a726:	2200      	movs	r2, #0
 800a728:	2300      	movs	r3, #0
 800a72a:	4620      	mov	r0, r4
 800a72c:	4629      	mov	r1, r5
 800a72e:	f7f6 f9cd 	bl	8000acc <__aeabi_dcmplt>
 800a732:	b300      	cbz	r0, 800a776 <pow+0xa2>
 800a734:	f7ff fbd8 	bl	8009ee8 <__errno>
 800a738:	2322      	movs	r3, #34	@ 0x22
 800a73a:	e01b      	b.n	800a774 <pow+0xa0>
 800a73c:	ec47 6b10 	vmov	d0, r6, r7
 800a740:	f000 f838 	bl	800a7b4 <finite>
 800a744:	b9e0      	cbnz	r0, 800a780 <pow+0xac>
 800a746:	eeb0 0a48 	vmov.f32	s0, s16
 800a74a:	eef0 0a68 	vmov.f32	s1, s17
 800a74e:	f000 f831 	bl	800a7b4 <finite>
 800a752:	b1a8      	cbz	r0, 800a780 <pow+0xac>
 800a754:	ec45 4b10 	vmov	d0, r4, r5
 800a758:	f000 f82c 	bl	800a7b4 <finite>
 800a75c:	b180      	cbz	r0, 800a780 <pow+0xac>
 800a75e:	4632      	mov	r2, r6
 800a760:	463b      	mov	r3, r7
 800a762:	4630      	mov	r0, r6
 800a764:	4639      	mov	r1, r7
 800a766:	f7f6 f9d9 	bl	8000b1c <__aeabi_dcmpun>
 800a76a:	2800      	cmp	r0, #0
 800a76c:	d0e2      	beq.n	800a734 <pow+0x60>
 800a76e:	f7ff fbbb 	bl	8009ee8 <__errno>
 800a772:	2321      	movs	r3, #33	@ 0x21
 800a774:	6003      	str	r3, [r0, #0]
 800a776:	ecbd 8b02 	vpop	{d8}
 800a77a:	ec47 6b10 	vmov	d0, r6, r7
 800a77e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a780:	2200      	movs	r2, #0
 800a782:	2300      	movs	r3, #0
 800a784:	4630      	mov	r0, r6
 800a786:	4639      	mov	r1, r7
 800a788:	f7f6 f996 	bl	8000ab8 <__aeabi_dcmpeq>
 800a78c:	2800      	cmp	r0, #0
 800a78e:	d0f2      	beq.n	800a776 <pow+0xa2>
 800a790:	eeb0 0a48 	vmov.f32	s0, s16
 800a794:	eef0 0a68 	vmov.f32	s1, s17
 800a798:	f000 f80c 	bl	800a7b4 <finite>
 800a79c:	2800      	cmp	r0, #0
 800a79e:	d0ea      	beq.n	800a776 <pow+0xa2>
 800a7a0:	ec45 4b10 	vmov	d0, r4, r5
 800a7a4:	f000 f806 	bl	800a7b4 <finite>
 800a7a8:	e7c3      	b.n	800a732 <pow+0x5e>
 800a7aa:	4f01      	ldr	r7, [pc, #4]	@ (800a7b0 <pow+0xdc>)
 800a7ac:	2600      	movs	r6, #0
 800a7ae:	e7e2      	b.n	800a776 <pow+0xa2>
 800a7b0:	3ff00000 	.word	0x3ff00000

0800a7b4 <finite>:
 800a7b4:	b082      	sub	sp, #8
 800a7b6:	ed8d 0b00 	vstr	d0, [sp]
 800a7ba:	9801      	ldr	r0, [sp, #4]
 800a7bc:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 800a7c0:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 800a7c4:	0fc0      	lsrs	r0, r0, #31
 800a7c6:	b002      	add	sp, #8
 800a7c8:	4770      	bx	lr
 800a7ca:	0000      	movs	r0, r0
 800a7cc:	0000      	movs	r0, r0
	...

0800a7d0 <nan>:
 800a7d0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800a7d8 <nan+0x8>
 800a7d4:	4770      	bx	lr
 800a7d6:	bf00      	nop
 800a7d8:	00000000 	.word	0x00000000
 800a7dc:	7ff80000 	.word	0x7ff80000

0800a7e0 <__ieee754_log10>:
 800a7e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a7e4:	ec55 4b10 	vmov	r4, r5, d0
 800a7e8:	f5b5 1f80 	cmp.w	r5, #1048576	@ 0x100000
 800a7ec:	ed2d 8b02 	vpush	{d8}
 800a7f0:	462b      	mov	r3, r5
 800a7f2:	da2e      	bge.n	800a852 <__ieee754_log10+0x72>
 800a7f4:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800a7f8:	4322      	orrs	r2, r4
 800a7fa:	d10b      	bne.n	800a814 <__ieee754_log10+0x34>
 800a7fc:	493a      	ldr	r1, [pc, #232]	@ (800a8e8 <__ieee754_log10+0x108>)
 800a7fe:	2200      	movs	r2, #0
 800a800:	2300      	movs	r3, #0
 800a802:	2000      	movs	r0, #0
 800a804:	f7f6 f81a 	bl	800083c <__aeabi_ddiv>
 800a808:	ecbd 8b02 	vpop	{d8}
 800a80c:	ec41 0b10 	vmov	d0, r0, r1
 800a810:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a814:	2d00      	cmp	r5, #0
 800a816:	da07      	bge.n	800a828 <__ieee754_log10+0x48>
 800a818:	4622      	mov	r2, r4
 800a81a:	4620      	mov	r0, r4
 800a81c:	4629      	mov	r1, r5
 800a81e:	f7f5 fd2b 	bl	8000278 <__aeabi_dsub>
 800a822:	2200      	movs	r2, #0
 800a824:	2300      	movs	r3, #0
 800a826:	e7ed      	b.n	800a804 <__ieee754_log10+0x24>
 800a828:	4b30      	ldr	r3, [pc, #192]	@ (800a8ec <__ieee754_log10+0x10c>)
 800a82a:	2200      	movs	r2, #0
 800a82c:	4620      	mov	r0, r4
 800a82e:	4629      	mov	r1, r5
 800a830:	f7f5 feda 	bl	80005e8 <__aeabi_dmul>
 800a834:	f06f 0235 	mvn.w	r2, #53	@ 0x35
 800a838:	4604      	mov	r4, r0
 800a83a:	460d      	mov	r5, r1
 800a83c:	460b      	mov	r3, r1
 800a83e:	492c      	ldr	r1, [pc, #176]	@ (800a8f0 <__ieee754_log10+0x110>)
 800a840:	428b      	cmp	r3, r1
 800a842:	dd08      	ble.n	800a856 <__ieee754_log10+0x76>
 800a844:	4622      	mov	r2, r4
 800a846:	462b      	mov	r3, r5
 800a848:	4620      	mov	r0, r4
 800a84a:	4629      	mov	r1, r5
 800a84c:	f7f5 fd16 	bl	800027c <__adddf3>
 800a850:	e7da      	b.n	800a808 <__ieee754_log10+0x28>
 800a852:	2200      	movs	r2, #0
 800a854:	e7f3      	b.n	800a83e <__ieee754_log10+0x5e>
 800a856:	1518      	asrs	r0, r3, #20
 800a858:	f2a0 30ff 	subw	r0, r0, #1023	@ 0x3ff
 800a85c:	4410      	add	r0, r2
 800a85e:	ea4f 79d0 	mov.w	r9, r0, lsr #31
 800a862:	eb00 70d0 	add.w	r0, r0, r0, lsr #31
 800a866:	f3c3 0813 	ubfx	r8, r3, #0, #20
 800a86a:	f7f5 fe53 	bl	8000514 <__aeabi_i2d>
 800a86e:	f5c9 737f 	rsb	r3, r9, #1020	@ 0x3fc
 800a872:	3303      	adds	r3, #3
 800a874:	ea48 5503 	orr.w	r5, r8, r3, lsl #20
 800a878:	a315      	add	r3, pc, #84	@ (adr r3, 800a8d0 <__ieee754_log10+0xf0>)
 800a87a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a87e:	ec45 4b18 	vmov	d8, r4, r5
 800a882:	4606      	mov	r6, r0
 800a884:	460f      	mov	r7, r1
 800a886:	f7f5 feaf 	bl	80005e8 <__aeabi_dmul>
 800a88a:	eeb0 0a48 	vmov.f32	s0, s16
 800a88e:	eef0 0a68 	vmov.f32	s1, s17
 800a892:	4604      	mov	r4, r0
 800a894:	460d      	mov	r5, r1
 800a896:	f000 ff13 	bl	800b6c0 <__ieee754_log>
 800a89a:	a30f      	add	r3, pc, #60	@ (adr r3, 800a8d8 <__ieee754_log10+0xf8>)
 800a89c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8a0:	ec51 0b10 	vmov	r0, r1, d0
 800a8a4:	f7f5 fea0 	bl	80005e8 <__aeabi_dmul>
 800a8a8:	4622      	mov	r2, r4
 800a8aa:	462b      	mov	r3, r5
 800a8ac:	f7f5 fce6 	bl	800027c <__adddf3>
 800a8b0:	a30b      	add	r3, pc, #44	@ (adr r3, 800a8e0 <__ieee754_log10+0x100>)
 800a8b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8b6:	4604      	mov	r4, r0
 800a8b8:	460d      	mov	r5, r1
 800a8ba:	4630      	mov	r0, r6
 800a8bc:	4639      	mov	r1, r7
 800a8be:	f7f5 fe93 	bl	80005e8 <__aeabi_dmul>
 800a8c2:	4602      	mov	r2, r0
 800a8c4:	460b      	mov	r3, r1
 800a8c6:	4620      	mov	r0, r4
 800a8c8:	4629      	mov	r1, r5
 800a8ca:	e7bf      	b.n	800a84c <__ieee754_log10+0x6c>
 800a8cc:	f3af 8000 	nop.w
 800a8d0:	11f12b36 	.word	0x11f12b36
 800a8d4:	3d59fef3 	.word	0x3d59fef3
 800a8d8:	1526e50e 	.word	0x1526e50e
 800a8dc:	3fdbcb7b 	.word	0x3fdbcb7b
 800a8e0:	509f6000 	.word	0x509f6000
 800a8e4:	3fd34413 	.word	0x3fd34413
 800a8e8:	c3500000 	.word	0xc3500000
 800a8ec:	43500000 	.word	0x43500000
 800a8f0:	7fefffff 	.word	0x7fefffff
 800a8f4:	00000000 	.word	0x00000000

0800a8f8 <__ieee754_pow>:
 800a8f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a8fc:	b091      	sub	sp, #68	@ 0x44
 800a8fe:	ed8d 1b00 	vstr	d1, [sp]
 800a902:	e9dd 1900 	ldrd	r1, r9, [sp]
 800a906:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 800a90a:	ea5a 0001 	orrs.w	r0, sl, r1
 800a90e:	ec57 6b10 	vmov	r6, r7, d0
 800a912:	d113      	bne.n	800a93c <__ieee754_pow+0x44>
 800a914:	19b3      	adds	r3, r6, r6
 800a916:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 800a91a:	4152      	adcs	r2, r2
 800a91c:	4298      	cmp	r0, r3
 800a91e:	4b9a      	ldr	r3, [pc, #616]	@ (800ab88 <__ieee754_pow+0x290>)
 800a920:	4193      	sbcs	r3, r2
 800a922:	f080 84ee 	bcs.w	800b302 <__ieee754_pow+0xa0a>
 800a926:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a92a:	4630      	mov	r0, r6
 800a92c:	4639      	mov	r1, r7
 800a92e:	f7f5 fca5 	bl	800027c <__adddf3>
 800a932:	ec41 0b10 	vmov	d0, r0, r1
 800a936:	b011      	add	sp, #68	@ 0x44
 800a938:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a93c:	4a93      	ldr	r2, [pc, #588]	@ (800ab8c <__ieee754_pow+0x294>)
 800a93e:	f027 4500 	bic.w	r5, r7, #2147483648	@ 0x80000000
 800a942:	4295      	cmp	r5, r2
 800a944:	46b8      	mov	r8, r7
 800a946:	4633      	mov	r3, r6
 800a948:	d80a      	bhi.n	800a960 <__ieee754_pow+0x68>
 800a94a:	d104      	bne.n	800a956 <__ieee754_pow+0x5e>
 800a94c:	2e00      	cmp	r6, #0
 800a94e:	d1ea      	bne.n	800a926 <__ieee754_pow+0x2e>
 800a950:	45aa      	cmp	sl, r5
 800a952:	d8e8      	bhi.n	800a926 <__ieee754_pow+0x2e>
 800a954:	e001      	b.n	800a95a <__ieee754_pow+0x62>
 800a956:	4592      	cmp	sl, r2
 800a958:	d802      	bhi.n	800a960 <__ieee754_pow+0x68>
 800a95a:	4592      	cmp	sl, r2
 800a95c:	d10f      	bne.n	800a97e <__ieee754_pow+0x86>
 800a95e:	b171      	cbz	r1, 800a97e <__ieee754_pow+0x86>
 800a960:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 800a964:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 800a968:	ea58 0803 	orrs.w	r8, r8, r3
 800a96c:	d1db      	bne.n	800a926 <__ieee754_pow+0x2e>
 800a96e:	e9dd 3200 	ldrd	r3, r2, [sp]
 800a972:	18db      	adds	r3, r3, r3
 800a974:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 800a978:	4152      	adcs	r2, r2
 800a97a:	4598      	cmp	r8, r3
 800a97c:	e7cf      	b.n	800a91e <__ieee754_pow+0x26>
 800a97e:	f1b8 0f00 	cmp.w	r8, #0
 800a982:	46ab      	mov	fp, r5
 800a984:	da43      	bge.n	800aa0e <__ieee754_pow+0x116>
 800a986:	4a82      	ldr	r2, [pc, #520]	@ (800ab90 <__ieee754_pow+0x298>)
 800a988:	4592      	cmp	sl, r2
 800a98a:	d856      	bhi.n	800aa3a <__ieee754_pow+0x142>
 800a98c:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 800a990:	4592      	cmp	sl, r2
 800a992:	f240 84c5 	bls.w	800b320 <__ieee754_pow+0xa28>
 800a996:	ea4f 522a 	mov.w	r2, sl, asr #20
 800a99a:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 800a99e:	2a14      	cmp	r2, #20
 800a9a0:	dd18      	ble.n	800a9d4 <__ieee754_pow+0xdc>
 800a9a2:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 800a9a6:	fa21 f402 	lsr.w	r4, r1, r2
 800a9aa:	fa04 f202 	lsl.w	r2, r4, r2
 800a9ae:	428a      	cmp	r2, r1
 800a9b0:	f040 84b6 	bne.w	800b320 <__ieee754_pow+0xa28>
 800a9b4:	f004 0401 	and.w	r4, r4, #1
 800a9b8:	f1c4 0402 	rsb	r4, r4, #2
 800a9bc:	2900      	cmp	r1, #0
 800a9be:	d159      	bne.n	800aa74 <__ieee754_pow+0x17c>
 800a9c0:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 800a9c4:	d148      	bne.n	800aa58 <__ieee754_pow+0x160>
 800a9c6:	4632      	mov	r2, r6
 800a9c8:	463b      	mov	r3, r7
 800a9ca:	4630      	mov	r0, r6
 800a9cc:	4639      	mov	r1, r7
 800a9ce:	f7f5 fe0b 	bl	80005e8 <__aeabi_dmul>
 800a9d2:	e7ae      	b.n	800a932 <__ieee754_pow+0x3a>
 800a9d4:	2900      	cmp	r1, #0
 800a9d6:	d14c      	bne.n	800aa72 <__ieee754_pow+0x17a>
 800a9d8:	f1c2 0214 	rsb	r2, r2, #20
 800a9dc:	fa4a f402 	asr.w	r4, sl, r2
 800a9e0:	fa04 f202 	lsl.w	r2, r4, r2
 800a9e4:	4552      	cmp	r2, sl
 800a9e6:	f040 8498 	bne.w	800b31a <__ieee754_pow+0xa22>
 800a9ea:	f004 0401 	and.w	r4, r4, #1
 800a9ee:	f1c4 0402 	rsb	r4, r4, #2
 800a9f2:	4a68      	ldr	r2, [pc, #416]	@ (800ab94 <__ieee754_pow+0x29c>)
 800a9f4:	4592      	cmp	sl, r2
 800a9f6:	d1e3      	bne.n	800a9c0 <__ieee754_pow+0xc8>
 800a9f8:	f1b9 0f00 	cmp.w	r9, #0
 800a9fc:	f280 8489 	bge.w	800b312 <__ieee754_pow+0xa1a>
 800aa00:	4964      	ldr	r1, [pc, #400]	@ (800ab94 <__ieee754_pow+0x29c>)
 800aa02:	4632      	mov	r2, r6
 800aa04:	463b      	mov	r3, r7
 800aa06:	2000      	movs	r0, #0
 800aa08:	f7f5 ff18 	bl	800083c <__aeabi_ddiv>
 800aa0c:	e791      	b.n	800a932 <__ieee754_pow+0x3a>
 800aa0e:	2400      	movs	r4, #0
 800aa10:	bb81      	cbnz	r1, 800aa74 <__ieee754_pow+0x17c>
 800aa12:	4a5e      	ldr	r2, [pc, #376]	@ (800ab8c <__ieee754_pow+0x294>)
 800aa14:	4592      	cmp	sl, r2
 800aa16:	d1ec      	bne.n	800a9f2 <__ieee754_pow+0xfa>
 800aa18:	f105 4240 	add.w	r2, r5, #3221225472	@ 0xc0000000
 800aa1c:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 800aa20:	431a      	orrs	r2, r3
 800aa22:	f000 846e 	beq.w	800b302 <__ieee754_pow+0xa0a>
 800aa26:	4b5c      	ldr	r3, [pc, #368]	@ (800ab98 <__ieee754_pow+0x2a0>)
 800aa28:	429d      	cmp	r5, r3
 800aa2a:	d908      	bls.n	800aa3e <__ieee754_pow+0x146>
 800aa2c:	f1b9 0f00 	cmp.w	r9, #0
 800aa30:	f280 846b 	bge.w	800b30a <__ieee754_pow+0xa12>
 800aa34:	2000      	movs	r0, #0
 800aa36:	2100      	movs	r1, #0
 800aa38:	e77b      	b.n	800a932 <__ieee754_pow+0x3a>
 800aa3a:	2402      	movs	r4, #2
 800aa3c:	e7e8      	b.n	800aa10 <__ieee754_pow+0x118>
 800aa3e:	f1b9 0f00 	cmp.w	r9, #0
 800aa42:	f04f 0000 	mov.w	r0, #0
 800aa46:	f04f 0100 	mov.w	r1, #0
 800aa4a:	f6bf af72 	bge.w	800a932 <__ieee754_pow+0x3a>
 800aa4e:	e9dd 0300 	ldrd	r0, r3, [sp]
 800aa52:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800aa56:	e76c      	b.n	800a932 <__ieee754_pow+0x3a>
 800aa58:	4a50      	ldr	r2, [pc, #320]	@ (800ab9c <__ieee754_pow+0x2a4>)
 800aa5a:	4591      	cmp	r9, r2
 800aa5c:	d10a      	bne.n	800aa74 <__ieee754_pow+0x17c>
 800aa5e:	f1b8 0f00 	cmp.w	r8, #0
 800aa62:	db07      	blt.n	800aa74 <__ieee754_pow+0x17c>
 800aa64:	ec47 6b10 	vmov	d0, r6, r7
 800aa68:	b011      	add	sp, #68	@ 0x44
 800aa6a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa6e:	f000 bd4f 	b.w	800b510 <__ieee754_sqrt>
 800aa72:	2400      	movs	r4, #0
 800aa74:	ec47 6b10 	vmov	d0, r6, r7
 800aa78:	9302      	str	r3, [sp, #8]
 800aa7a:	f000 fc87 	bl	800b38c <fabs>
 800aa7e:	9b02      	ldr	r3, [sp, #8]
 800aa80:	ec51 0b10 	vmov	r0, r1, d0
 800aa84:	bb43      	cbnz	r3, 800aad8 <__ieee754_pow+0x1e0>
 800aa86:	4b43      	ldr	r3, [pc, #268]	@ (800ab94 <__ieee754_pow+0x29c>)
 800aa88:	f028 4240 	bic.w	r2, r8, #3221225472	@ 0xc0000000
 800aa8c:	429a      	cmp	r2, r3
 800aa8e:	d000      	beq.n	800aa92 <__ieee754_pow+0x19a>
 800aa90:	bb15      	cbnz	r5, 800aad8 <__ieee754_pow+0x1e0>
 800aa92:	f1b9 0f00 	cmp.w	r9, #0
 800aa96:	da05      	bge.n	800aaa4 <__ieee754_pow+0x1ac>
 800aa98:	4602      	mov	r2, r0
 800aa9a:	460b      	mov	r3, r1
 800aa9c:	2000      	movs	r0, #0
 800aa9e:	493d      	ldr	r1, [pc, #244]	@ (800ab94 <__ieee754_pow+0x29c>)
 800aaa0:	f7f5 fecc 	bl	800083c <__aeabi_ddiv>
 800aaa4:	f1b8 0f00 	cmp.w	r8, #0
 800aaa8:	f6bf af43 	bge.w	800a932 <__ieee754_pow+0x3a>
 800aaac:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 800aab0:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 800aab4:	4325      	orrs	r5, r4
 800aab6:	d108      	bne.n	800aaca <__ieee754_pow+0x1d2>
 800aab8:	4602      	mov	r2, r0
 800aaba:	460b      	mov	r3, r1
 800aabc:	4610      	mov	r0, r2
 800aabe:	4619      	mov	r1, r3
 800aac0:	f7f5 fbda 	bl	8000278 <__aeabi_dsub>
 800aac4:	4602      	mov	r2, r0
 800aac6:	460b      	mov	r3, r1
 800aac8:	e79e      	b.n	800aa08 <__ieee754_pow+0x110>
 800aaca:	2c01      	cmp	r4, #1
 800aacc:	f47f af31 	bne.w	800a932 <__ieee754_pow+0x3a>
 800aad0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800aad4:	4619      	mov	r1, r3
 800aad6:	e72c      	b.n	800a932 <__ieee754_pow+0x3a>
 800aad8:	ea4f 73d8 	mov.w	r3, r8, lsr #31
 800aadc:	3b01      	subs	r3, #1
 800aade:	ea53 0204 	orrs.w	r2, r3, r4
 800aae2:	d102      	bne.n	800aaea <__ieee754_pow+0x1f2>
 800aae4:	4632      	mov	r2, r6
 800aae6:	463b      	mov	r3, r7
 800aae8:	e7e8      	b.n	800aabc <__ieee754_pow+0x1c4>
 800aaea:	3c01      	subs	r4, #1
 800aaec:	431c      	orrs	r4, r3
 800aaee:	d016      	beq.n	800ab1e <__ieee754_pow+0x226>
 800aaf0:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800ab78 <__ieee754_pow+0x280>
 800aaf4:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 800aaf8:	ed8d 7b02 	vstr	d7, [sp, #8]
 800aafc:	f240 8110 	bls.w	800ad20 <__ieee754_pow+0x428>
 800ab00:	4b27      	ldr	r3, [pc, #156]	@ (800aba0 <__ieee754_pow+0x2a8>)
 800ab02:	459a      	cmp	sl, r3
 800ab04:	4b24      	ldr	r3, [pc, #144]	@ (800ab98 <__ieee754_pow+0x2a0>)
 800ab06:	d916      	bls.n	800ab36 <__ieee754_pow+0x23e>
 800ab08:	429d      	cmp	r5, r3
 800ab0a:	d80b      	bhi.n	800ab24 <__ieee754_pow+0x22c>
 800ab0c:	f1b9 0f00 	cmp.w	r9, #0
 800ab10:	da0b      	bge.n	800ab2a <__ieee754_pow+0x232>
 800ab12:	2000      	movs	r0, #0
 800ab14:	b011      	add	sp, #68	@ 0x44
 800ab16:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab1a:	f000 bcf1 	b.w	800b500 <__math_oflow>
 800ab1e:	ed9f 7b18 	vldr	d7, [pc, #96]	@ 800ab80 <__ieee754_pow+0x288>
 800ab22:	e7e7      	b.n	800aaf4 <__ieee754_pow+0x1fc>
 800ab24:	f1b9 0f00 	cmp.w	r9, #0
 800ab28:	dcf3      	bgt.n	800ab12 <__ieee754_pow+0x21a>
 800ab2a:	2000      	movs	r0, #0
 800ab2c:	b011      	add	sp, #68	@ 0x44
 800ab2e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab32:	f000 bcdd 	b.w	800b4f0 <__math_uflow>
 800ab36:	429d      	cmp	r5, r3
 800ab38:	d20c      	bcs.n	800ab54 <__ieee754_pow+0x25c>
 800ab3a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ab3e:	2200      	movs	r2, #0
 800ab40:	2300      	movs	r3, #0
 800ab42:	f7f5 ffc3 	bl	8000acc <__aeabi_dcmplt>
 800ab46:	3800      	subs	r0, #0
 800ab48:	bf18      	it	ne
 800ab4a:	2001      	movne	r0, #1
 800ab4c:	f1b9 0f00 	cmp.w	r9, #0
 800ab50:	daec      	bge.n	800ab2c <__ieee754_pow+0x234>
 800ab52:	e7df      	b.n	800ab14 <__ieee754_pow+0x21c>
 800ab54:	4b0f      	ldr	r3, [pc, #60]	@ (800ab94 <__ieee754_pow+0x29c>)
 800ab56:	429d      	cmp	r5, r3
 800ab58:	f04f 0200 	mov.w	r2, #0
 800ab5c:	d922      	bls.n	800aba4 <__ieee754_pow+0x2ac>
 800ab5e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ab62:	2300      	movs	r3, #0
 800ab64:	f7f5 ffb2 	bl	8000acc <__aeabi_dcmplt>
 800ab68:	3800      	subs	r0, #0
 800ab6a:	bf18      	it	ne
 800ab6c:	2001      	movne	r0, #1
 800ab6e:	f1b9 0f00 	cmp.w	r9, #0
 800ab72:	dccf      	bgt.n	800ab14 <__ieee754_pow+0x21c>
 800ab74:	e7da      	b.n	800ab2c <__ieee754_pow+0x234>
 800ab76:	bf00      	nop
 800ab78:	00000000 	.word	0x00000000
 800ab7c:	3ff00000 	.word	0x3ff00000
 800ab80:	00000000 	.word	0x00000000
 800ab84:	bff00000 	.word	0xbff00000
 800ab88:	fff00000 	.word	0xfff00000
 800ab8c:	7ff00000 	.word	0x7ff00000
 800ab90:	433fffff 	.word	0x433fffff
 800ab94:	3ff00000 	.word	0x3ff00000
 800ab98:	3fefffff 	.word	0x3fefffff
 800ab9c:	3fe00000 	.word	0x3fe00000
 800aba0:	43f00000 	.word	0x43f00000
 800aba4:	4b5a      	ldr	r3, [pc, #360]	@ (800ad10 <__ieee754_pow+0x418>)
 800aba6:	f7f5 fb67 	bl	8000278 <__aeabi_dsub>
 800abaa:	a351      	add	r3, pc, #324	@ (adr r3, 800acf0 <__ieee754_pow+0x3f8>)
 800abac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800abb0:	4604      	mov	r4, r0
 800abb2:	460d      	mov	r5, r1
 800abb4:	f7f5 fd18 	bl	80005e8 <__aeabi_dmul>
 800abb8:	a34f      	add	r3, pc, #316	@ (adr r3, 800acf8 <__ieee754_pow+0x400>)
 800abba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800abbe:	4606      	mov	r6, r0
 800abc0:	460f      	mov	r7, r1
 800abc2:	4620      	mov	r0, r4
 800abc4:	4629      	mov	r1, r5
 800abc6:	f7f5 fd0f 	bl	80005e8 <__aeabi_dmul>
 800abca:	4b52      	ldr	r3, [pc, #328]	@ (800ad14 <__ieee754_pow+0x41c>)
 800abcc:	4682      	mov	sl, r0
 800abce:	468b      	mov	fp, r1
 800abd0:	2200      	movs	r2, #0
 800abd2:	4620      	mov	r0, r4
 800abd4:	4629      	mov	r1, r5
 800abd6:	f7f5 fd07 	bl	80005e8 <__aeabi_dmul>
 800abda:	4602      	mov	r2, r0
 800abdc:	460b      	mov	r3, r1
 800abde:	a148      	add	r1, pc, #288	@ (adr r1, 800ad00 <__ieee754_pow+0x408>)
 800abe0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800abe4:	f7f5 fb48 	bl	8000278 <__aeabi_dsub>
 800abe8:	4622      	mov	r2, r4
 800abea:	462b      	mov	r3, r5
 800abec:	f7f5 fcfc 	bl	80005e8 <__aeabi_dmul>
 800abf0:	4602      	mov	r2, r0
 800abf2:	460b      	mov	r3, r1
 800abf4:	2000      	movs	r0, #0
 800abf6:	4948      	ldr	r1, [pc, #288]	@ (800ad18 <__ieee754_pow+0x420>)
 800abf8:	f7f5 fb3e 	bl	8000278 <__aeabi_dsub>
 800abfc:	4622      	mov	r2, r4
 800abfe:	4680      	mov	r8, r0
 800ac00:	4689      	mov	r9, r1
 800ac02:	462b      	mov	r3, r5
 800ac04:	4620      	mov	r0, r4
 800ac06:	4629      	mov	r1, r5
 800ac08:	f7f5 fcee 	bl	80005e8 <__aeabi_dmul>
 800ac0c:	4602      	mov	r2, r0
 800ac0e:	460b      	mov	r3, r1
 800ac10:	4640      	mov	r0, r8
 800ac12:	4649      	mov	r1, r9
 800ac14:	f7f5 fce8 	bl	80005e8 <__aeabi_dmul>
 800ac18:	a33b      	add	r3, pc, #236	@ (adr r3, 800ad08 <__ieee754_pow+0x410>)
 800ac1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac1e:	f7f5 fce3 	bl	80005e8 <__aeabi_dmul>
 800ac22:	4602      	mov	r2, r0
 800ac24:	460b      	mov	r3, r1
 800ac26:	4650      	mov	r0, sl
 800ac28:	4659      	mov	r1, fp
 800ac2a:	f7f5 fb25 	bl	8000278 <__aeabi_dsub>
 800ac2e:	4602      	mov	r2, r0
 800ac30:	460b      	mov	r3, r1
 800ac32:	4680      	mov	r8, r0
 800ac34:	4689      	mov	r9, r1
 800ac36:	4630      	mov	r0, r6
 800ac38:	4639      	mov	r1, r7
 800ac3a:	f7f5 fb1f 	bl	800027c <__adddf3>
 800ac3e:	2400      	movs	r4, #0
 800ac40:	4632      	mov	r2, r6
 800ac42:	463b      	mov	r3, r7
 800ac44:	4620      	mov	r0, r4
 800ac46:	460d      	mov	r5, r1
 800ac48:	f7f5 fb16 	bl	8000278 <__aeabi_dsub>
 800ac4c:	4602      	mov	r2, r0
 800ac4e:	460b      	mov	r3, r1
 800ac50:	4640      	mov	r0, r8
 800ac52:	4649      	mov	r1, r9
 800ac54:	f7f5 fb10 	bl	8000278 <__aeabi_dsub>
 800ac58:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ac5c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800ac60:	2300      	movs	r3, #0
 800ac62:	9304      	str	r3, [sp, #16]
 800ac64:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 800ac68:	4606      	mov	r6, r0
 800ac6a:	460f      	mov	r7, r1
 800ac6c:	465b      	mov	r3, fp
 800ac6e:	4652      	mov	r2, sl
 800ac70:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ac74:	f7f5 fb00 	bl	8000278 <__aeabi_dsub>
 800ac78:	4622      	mov	r2, r4
 800ac7a:	462b      	mov	r3, r5
 800ac7c:	f7f5 fcb4 	bl	80005e8 <__aeabi_dmul>
 800ac80:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ac84:	4680      	mov	r8, r0
 800ac86:	4689      	mov	r9, r1
 800ac88:	4630      	mov	r0, r6
 800ac8a:	4639      	mov	r1, r7
 800ac8c:	f7f5 fcac 	bl	80005e8 <__aeabi_dmul>
 800ac90:	4602      	mov	r2, r0
 800ac92:	460b      	mov	r3, r1
 800ac94:	4640      	mov	r0, r8
 800ac96:	4649      	mov	r1, r9
 800ac98:	f7f5 faf0 	bl	800027c <__adddf3>
 800ac9c:	465b      	mov	r3, fp
 800ac9e:	4606      	mov	r6, r0
 800aca0:	460f      	mov	r7, r1
 800aca2:	4652      	mov	r2, sl
 800aca4:	4620      	mov	r0, r4
 800aca6:	4629      	mov	r1, r5
 800aca8:	f7f5 fc9e 	bl	80005e8 <__aeabi_dmul>
 800acac:	460b      	mov	r3, r1
 800acae:	4602      	mov	r2, r0
 800acb0:	4680      	mov	r8, r0
 800acb2:	4689      	mov	r9, r1
 800acb4:	4630      	mov	r0, r6
 800acb6:	4639      	mov	r1, r7
 800acb8:	f7f5 fae0 	bl	800027c <__adddf3>
 800acbc:	4b17      	ldr	r3, [pc, #92]	@ (800ad1c <__ieee754_pow+0x424>)
 800acbe:	4299      	cmp	r1, r3
 800acc0:	4604      	mov	r4, r0
 800acc2:	460d      	mov	r5, r1
 800acc4:	468b      	mov	fp, r1
 800acc6:	f340 820b 	ble.w	800b0e0 <__ieee754_pow+0x7e8>
 800acca:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 800acce:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 800acd2:	4303      	orrs	r3, r0
 800acd4:	f000 81ea 	beq.w	800b0ac <__ieee754_pow+0x7b4>
 800acd8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800acdc:	2200      	movs	r2, #0
 800acde:	2300      	movs	r3, #0
 800ace0:	f7f5 fef4 	bl	8000acc <__aeabi_dcmplt>
 800ace4:	3800      	subs	r0, #0
 800ace6:	bf18      	it	ne
 800ace8:	2001      	movne	r0, #1
 800acea:	e713      	b.n	800ab14 <__ieee754_pow+0x21c>
 800acec:	f3af 8000 	nop.w
 800acf0:	60000000 	.word	0x60000000
 800acf4:	3ff71547 	.word	0x3ff71547
 800acf8:	f85ddf44 	.word	0xf85ddf44
 800acfc:	3e54ae0b 	.word	0x3e54ae0b
 800ad00:	55555555 	.word	0x55555555
 800ad04:	3fd55555 	.word	0x3fd55555
 800ad08:	652b82fe 	.word	0x652b82fe
 800ad0c:	3ff71547 	.word	0x3ff71547
 800ad10:	3ff00000 	.word	0x3ff00000
 800ad14:	3fd00000 	.word	0x3fd00000
 800ad18:	3fe00000 	.word	0x3fe00000
 800ad1c:	408fffff 	.word	0x408fffff
 800ad20:	4bd5      	ldr	r3, [pc, #852]	@ (800b078 <__ieee754_pow+0x780>)
 800ad22:	ea08 0303 	and.w	r3, r8, r3
 800ad26:	2200      	movs	r2, #0
 800ad28:	b92b      	cbnz	r3, 800ad36 <__ieee754_pow+0x43e>
 800ad2a:	4bd4      	ldr	r3, [pc, #848]	@ (800b07c <__ieee754_pow+0x784>)
 800ad2c:	f7f5 fc5c 	bl	80005e8 <__aeabi_dmul>
 800ad30:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 800ad34:	468b      	mov	fp, r1
 800ad36:	ea4f 532b 	mov.w	r3, fp, asr #20
 800ad3a:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800ad3e:	4413      	add	r3, r2
 800ad40:	930a      	str	r3, [sp, #40]	@ 0x28
 800ad42:	4bcf      	ldr	r3, [pc, #828]	@ (800b080 <__ieee754_pow+0x788>)
 800ad44:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 800ad48:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 800ad4c:	459b      	cmp	fp, r3
 800ad4e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800ad52:	dd08      	ble.n	800ad66 <__ieee754_pow+0x46e>
 800ad54:	4bcb      	ldr	r3, [pc, #812]	@ (800b084 <__ieee754_pow+0x78c>)
 800ad56:	459b      	cmp	fp, r3
 800ad58:	f340 81a5 	ble.w	800b0a6 <__ieee754_pow+0x7ae>
 800ad5c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ad5e:	3301      	adds	r3, #1
 800ad60:	930a      	str	r3, [sp, #40]	@ 0x28
 800ad62:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 800ad66:	f04f 0a00 	mov.w	sl, #0
 800ad6a:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 800ad6e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ad70:	4bc5      	ldr	r3, [pc, #788]	@ (800b088 <__ieee754_pow+0x790>)
 800ad72:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800ad76:	ed93 7b00 	vldr	d7, [r3]
 800ad7a:	4629      	mov	r1, r5
 800ad7c:	ec53 2b17 	vmov	r2, r3, d7
 800ad80:	ed8d 7b06 	vstr	d7, [sp, #24]
 800ad84:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800ad88:	f7f5 fa76 	bl	8000278 <__aeabi_dsub>
 800ad8c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800ad90:	4606      	mov	r6, r0
 800ad92:	460f      	mov	r7, r1
 800ad94:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ad98:	f7f5 fa70 	bl	800027c <__adddf3>
 800ad9c:	4602      	mov	r2, r0
 800ad9e:	460b      	mov	r3, r1
 800ada0:	2000      	movs	r0, #0
 800ada2:	49ba      	ldr	r1, [pc, #744]	@ (800b08c <__ieee754_pow+0x794>)
 800ada4:	f7f5 fd4a 	bl	800083c <__aeabi_ddiv>
 800ada8:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 800adac:	4602      	mov	r2, r0
 800adae:	460b      	mov	r3, r1
 800adb0:	4630      	mov	r0, r6
 800adb2:	4639      	mov	r1, r7
 800adb4:	f7f5 fc18 	bl	80005e8 <__aeabi_dmul>
 800adb8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800adbc:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 800adc0:	106d      	asrs	r5, r5, #1
 800adc2:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 800adc6:	f04f 0b00 	mov.w	fp, #0
 800adca:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 800adce:	4661      	mov	r1, ip
 800add0:	2200      	movs	r2, #0
 800add2:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 800add6:	4658      	mov	r0, fp
 800add8:	46e1      	mov	r9, ip
 800adda:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 800adde:	4614      	mov	r4, r2
 800ade0:	461d      	mov	r5, r3
 800ade2:	f7f5 fc01 	bl	80005e8 <__aeabi_dmul>
 800ade6:	4602      	mov	r2, r0
 800ade8:	460b      	mov	r3, r1
 800adea:	4630      	mov	r0, r6
 800adec:	4639      	mov	r1, r7
 800adee:	f7f5 fa43 	bl	8000278 <__aeabi_dsub>
 800adf2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800adf6:	4606      	mov	r6, r0
 800adf8:	460f      	mov	r7, r1
 800adfa:	4620      	mov	r0, r4
 800adfc:	4629      	mov	r1, r5
 800adfe:	f7f5 fa3b 	bl	8000278 <__aeabi_dsub>
 800ae02:	4602      	mov	r2, r0
 800ae04:	460b      	mov	r3, r1
 800ae06:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800ae0a:	f7f5 fa35 	bl	8000278 <__aeabi_dsub>
 800ae0e:	465a      	mov	r2, fp
 800ae10:	464b      	mov	r3, r9
 800ae12:	f7f5 fbe9 	bl	80005e8 <__aeabi_dmul>
 800ae16:	4602      	mov	r2, r0
 800ae18:	460b      	mov	r3, r1
 800ae1a:	4630      	mov	r0, r6
 800ae1c:	4639      	mov	r1, r7
 800ae1e:	f7f5 fa2b 	bl	8000278 <__aeabi_dsub>
 800ae22:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800ae26:	f7f5 fbdf 	bl	80005e8 <__aeabi_dmul>
 800ae2a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ae2e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800ae32:	4610      	mov	r0, r2
 800ae34:	4619      	mov	r1, r3
 800ae36:	f7f5 fbd7 	bl	80005e8 <__aeabi_dmul>
 800ae3a:	a37d      	add	r3, pc, #500	@ (adr r3, 800b030 <__ieee754_pow+0x738>)
 800ae3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae40:	4604      	mov	r4, r0
 800ae42:	460d      	mov	r5, r1
 800ae44:	f7f5 fbd0 	bl	80005e8 <__aeabi_dmul>
 800ae48:	a37b      	add	r3, pc, #492	@ (adr r3, 800b038 <__ieee754_pow+0x740>)
 800ae4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae4e:	f7f5 fa15 	bl	800027c <__adddf3>
 800ae52:	4622      	mov	r2, r4
 800ae54:	462b      	mov	r3, r5
 800ae56:	f7f5 fbc7 	bl	80005e8 <__aeabi_dmul>
 800ae5a:	a379      	add	r3, pc, #484	@ (adr r3, 800b040 <__ieee754_pow+0x748>)
 800ae5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae60:	f7f5 fa0c 	bl	800027c <__adddf3>
 800ae64:	4622      	mov	r2, r4
 800ae66:	462b      	mov	r3, r5
 800ae68:	f7f5 fbbe 	bl	80005e8 <__aeabi_dmul>
 800ae6c:	a376      	add	r3, pc, #472	@ (adr r3, 800b048 <__ieee754_pow+0x750>)
 800ae6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae72:	f7f5 fa03 	bl	800027c <__adddf3>
 800ae76:	4622      	mov	r2, r4
 800ae78:	462b      	mov	r3, r5
 800ae7a:	f7f5 fbb5 	bl	80005e8 <__aeabi_dmul>
 800ae7e:	a374      	add	r3, pc, #464	@ (adr r3, 800b050 <__ieee754_pow+0x758>)
 800ae80:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae84:	f7f5 f9fa 	bl	800027c <__adddf3>
 800ae88:	4622      	mov	r2, r4
 800ae8a:	462b      	mov	r3, r5
 800ae8c:	f7f5 fbac 	bl	80005e8 <__aeabi_dmul>
 800ae90:	a371      	add	r3, pc, #452	@ (adr r3, 800b058 <__ieee754_pow+0x760>)
 800ae92:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ae96:	f7f5 f9f1 	bl	800027c <__adddf3>
 800ae9a:	4622      	mov	r2, r4
 800ae9c:	4606      	mov	r6, r0
 800ae9e:	460f      	mov	r7, r1
 800aea0:	462b      	mov	r3, r5
 800aea2:	4620      	mov	r0, r4
 800aea4:	4629      	mov	r1, r5
 800aea6:	f7f5 fb9f 	bl	80005e8 <__aeabi_dmul>
 800aeaa:	4602      	mov	r2, r0
 800aeac:	460b      	mov	r3, r1
 800aeae:	4630      	mov	r0, r6
 800aeb0:	4639      	mov	r1, r7
 800aeb2:	f7f5 fb99 	bl	80005e8 <__aeabi_dmul>
 800aeb6:	465a      	mov	r2, fp
 800aeb8:	4604      	mov	r4, r0
 800aeba:	460d      	mov	r5, r1
 800aebc:	464b      	mov	r3, r9
 800aebe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800aec2:	f7f5 f9db 	bl	800027c <__adddf3>
 800aec6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800aeca:	f7f5 fb8d 	bl	80005e8 <__aeabi_dmul>
 800aece:	4622      	mov	r2, r4
 800aed0:	462b      	mov	r3, r5
 800aed2:	f7f5 f9d3 	bl	800027c <__adddf3>
 800aed6:	465a      	mov	r2, fp
 800aed8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800aedc:	464b      	mov	r3, r9
 800aede:	4658      	mov	r0, fp
 800aee0:	4649      	mov	r1, r9
 800aee2:	f7f5 fb81 	bl	80005e8 <__aeabi_dmul>
 800aee6:	4b6a      	ldr	r3, [pc, #424]	@ (800b090 <__ieee754_pow+0x798>)
 800aee8:	2200      	movs	r2, #0
 800aeea:	4606      	mov	r6, r0
 800aeec:	460f      	mov	r7, r1
 800aeee:	f7f5 f9c5 	bl	800027c <__adddf3>
 800aef2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800aef6:	f7f5 f9c1 	bl	800027c <__adddf3>
 800aefa:	46d8      	mov	r8, fp
 800aefc:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 800af00:	460d      	mov	r5, r1
 800af02:	465a      	mov	r2, fp
 800af04:	460b      	mov	r3, r1
 800af06:	4640      	mov	r0, r8
 800af08:	4649      	mov	r1, r9
 800af0a:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 800af0e:	f7f5 fb6b 	bl	80005e8 <__aeabi_dmul>
 800af12:	465c      	mov	r4, fp
 800af14:	4680      	mov	r8, r0
 800af16:	4689      	mov	r9, r1
 800af18:	4b5d      	ldr	r3, [pc, #372]	@ (800b090 <__ieee754_pow+0x798>)
 800af1a:	2200      	movs	r2, #0
 800af1c:	4620      	mov	r0, r4
 800af1e:	4629      	mov	r1, r5
 800af20:	f7f5 f9aa 	bl	8000278 <__aeabi_dsub>
 800af24:	4632      	mov	r2, r6
 800af26:	463b      	mov	r3, r7
 800af28:	f7f5 f9a6 	bl	8000278 <__aeabi_dsub>
 800af2c:	4602      	mov	r2, r0
 800af2e:	460b      	mov	r3, r1
 800af30:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800af34:	f7f5 f9a0 	bl	8000278 <__aeabi_dsub>
 800af38:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800af3c:	f7f5 fb54 	bl	80005e8 <__aeabi_dmul>
 800af40:	4622      	mov	r2, r4
 800af42:	4606      	mov	r6, r0
 800af44:	460f      	mov	r7, r1
 800af46:	462b      	mov	r3, r5
 800af48:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800af4c:	f7f5 fb4c 	bl	80005e8 <__aeabi_dmul>
 800af50:	4602      	mov	r2, r0
 800af52:	460b      	mov	r3, r1
 800af54:	4630      	mov	r0, r6
 800af56:	4639      	mov	r1, r7
 800af58:	f7f5 f990 	bl	800027c <__adddf3>
 800af5c:	4606      	mov	r6, r0
 800af5e:	460f      	mov	r7, r1
 800af60:	4602      	mov	r2, r0
 800af62:	460b      	mov	r3, r1
 800af64:	4640      	mov	r0, r8
 800af66:	4649      	mov	r1, r9
 800af68:	f7f5 f988 	bl	800027c <__adddf3>
 800af6c:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 800af70:	a33b      	add	r3, pc, #236	@ (adr r3, 800b060 <__ieee754_pow+0x768>)
 800af72:	e9d3 2300 	ldrd	r2, r3, [r3]
 800af76:	4658      	mov	r0, fp
 800af78:	e9cd bc08 	strd	fp, ip, [sp, #32]
 800af7c:	460d      	mov	r5, r1
 800af7e:	f7f5 fb33 	bl	80005e8 <__aeabi_dmul>
 800af82:	465c      	mov	r4, fp
 800af84:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800af88:	4642      	mov	r2, r8
 800af8a:	464b      	mov	r3, r9
 800af8c:	4620      	mov	r0, r4
 800af8e:	4629      	mov	r1, r5
 800af90:	f7f5 f972 	bl	8000278 <__aeabi_dsub>
 800af94:	4602      	mov	r2, r0
 800af96:	460b      	mov	r3, r1
 800af98:	4630      	mov	r0, r6
 800af9a:	4639      	mov	r1, r7
 800af9c:	f7f5 f96c 	bl	8000278 <__aeabi_dsub>
 800afa0:	a331      	add	r3, pc, #196	@ (adr r3, 800b068 <__ieee754_pow+0x770>)
 800afa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afa6:	f7f5 fb1f 	bl	80005e8 <__aeabi_dmul>
 800afaa:	a331      	add	r3, pc, #196	@ (adr r3, 800b070 <__ieee754_pow+0x778>)
 800afac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afb0:	4606      	mov	r6, r0
 800afb2:	460f      	mov	r7, r1
 800afb4:	4620      	mov	r0, r4
 800afb6:	4629      	mov	r1, r5
 800afb8:	f7f5 fb16 	bl	80005e8 <__aeabi_dmul>
 800afbc:	4602      	mov	r2, r0
 800afbe:	460b      	mov	r3, r1
 800afc0:	4630      	mov	r0, r6
 800afc2:	4639      	mov	r1, r7
 800afc4:	f7f5 f95a 	bl	800027c <__adddf3>
 800afc8:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800afca:	4b32      	ldr	r3, [pc, #200]	@ (800b094 <__ieee754_pow+0x79c>)
 800afcc:	4413      	add	r3, r2
 800afce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800afd2:	f7f5 f953 	bl	800027c <__adddf3>
 800afd6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800afda:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800afdc:	f7f5 fa9a 	bl	8000514 <__aeabi_i2d>
 800afe0:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800afe2:	4b2d      	ldr	r3, [pc, #180]	@ (800b098 <__ieee754_pow+0x7a0>)
 800afe4:	4413      	add	r3, r2
 800afe6:	e9d3 8900 	ldrd	r8, r9, [r3]
 800afea:	4606      	mov	r6, r0
 800afec:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800aff0:	460f      	mov	r7, r1
 800aff2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800aff6:	f7f5 f941 	bl	800027c <__adddf3>
 800affa:	4642      	mov	r2, r8
 800affc:	464b      	mov	r3, r9
 800affe:	f7f5 f93d 	bl	800027c <__adddf3>
 800b002:	4632      	mov	r2, r6
 800b004:	463b      	mov	r3, r7
 800b006:	f7f5 f939 	bl	800027c <__adddf3>
 800b00a:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 800b00e:	4632      	mov	r2, r6
 800b010:	463b      	mov	r3, r7
 800b012:	4658      	mov	r0, fp
 800b014:	460d      	mov	r5, r1
 800b016:	f7f5 f92f 	bl	8000278 <__aeabi_dsub>
 800b01a:	4642      	mov	r2, r8
 800b01c:	464b      	mov	r3, r9
 800b01e:	f7f5 f92b 	bl	8000278 <__aeabi_dsub>
 800b022:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b026:	f7f5 f927 	bl	8000278 <__aeabi_dsub>
 800b02a:	465c      	mov	r4, fp
 800b02c:	e036      	b.n	800b09c <__ieee754_pow+0x7a4>
 800b02e:	bf00      	nop
 800b030:	4a454eef 	.word	0x4a454eef
 800b034:	3fca7e28 	.word	0x3fca7e28
 800b038:	93c9db65 	.word	0x93c9db65
 800b03c:	3fcd864a 	.word	0x3fcd864a
 800b040:	a91d4101 	.word	0xa91d4101
 800b044:	3fd17460 	.word	0x3fd17460
 800b048:	518f264d 	.word	0x518f264d
 800b04c:	3fd55555 	.word	0x3fd55555
 800b050:	db6fabff 	.word	0xdb6fabff
 800b054:	3fdb6db6 	.word	0x3fdb6db6
 800b058:	33333303 	.word	0x33333303
 800b05c:	3fe33333 	.word	0x3fe33333
 800b060:	e0000000 	.word	0xe0000000
 800b064:	3feec709 	.word	0x3feec709
 800b068:	dc3a03fd 	.word	0xdc3a03fd
 800b06c:	3feec709 	.word	0x3feec709
 800b070:	145b01f5 	.word	0x145b01f5
 800b074:	be3e2fe0 	.word	0xbe3e2fe0
 800b078:	7ff00000 	.word	0x7ff00000
 800b07c:	43400000 	.word	0x43400000
 800b080:	0003988e 	.word	0x0003988e
 800b084:	000bb679 	.word	0x000bb679
 800b088:	0800bb08 	.word	0x0800bb08
 800b08c:	3ff00000 	.word	0x3ff00000
 800b090:	40080000 	.word	0x40080000
 800b094:	0800bae8 	.word	0x0800bae8
 800b098:	0800baf8 	.word	0x0800baf8
 800b09c:	4602      	mov	r2, r0
 800b09e:	460b      	mov	r3, r1
 800b0a0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b0a4:	e5d6      	b.n	800ac54 <__ieee754_pow+0x35c>
 800b0a6:	f04f 0a01 	mov.w	sl, #1
 800b0aa:	e65e      	b.n	800ad6a <__ieee754_pow+0x472>
 800b0ac:	a3b5      	add	r3, pc, #724	@ (adr r3, 800b384 <__ieee754_pow+0xa8c>)
 800b0ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b0b2:	4630      	mov	r0, r6
 800b0b4:	4639      	mov	r1, r7
 800b0b6:	f7f5 f8e1 	bl	800027c <__adddf3>
 800b0ba:	4642      	mov	r2, r8
 800b0bc:	e9cd 0100 	strd	r0, r1, [sp]
 800b0c0:	464b      	mov	r3, r9
 800b0c2:	4620      	mov	r0, r4
 800b0c4:	4629      	mov	r1, r5
 800b0c6:	f7f5 f8d7 	bl	8000278 <__aeabi_dsub>
 800b0ca:	4602      	mov	r2, r0
 800b0cc:	460b      	mov	r3, r1
 800b0ce:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b0d2:	f7f5 fd19 	bl	8000b08 <__aeabi_dcmpgt>
 800b0d6:	2800      	cmp	r0, #0
 800b0d8:	f47f adfe 	bne.w	800acd8 <__ieee754_pow+0x3e0>
 800b0dc:	4ba2      	ldr	r3, [pc, #648]	@ (800b368 <__ieee754_pow+0xa70>)
 800b0de:	e022      	b.n	800b126 <__ieee754_pow+0x82e>
 800b0e0:	4ca2      	ldr	r4, [pc, #648]	@ (800b36c <__ieee754_pow+0xa74>)
 800b0e2:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800b0e6:	42a3      	cmp	r3, r4
 800b0e8:	d919      	bls.n	800b11e <__ieee754_pow+0x826>
 800b0ea:	4ba1      	ldr	r3, [pc, #644]	@ (800b370 <__ieee754_pow+0xa78>)
 800b0ec:	440b      	add	r3, r1
 800b0ee:	4303      	orrs	r3, r0
 800b0f0:	d009      	beq.n	800b106 <__ieee754_pow+0x80e>
 800b0f2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b0f6:	2200      	movs	r2, #0
 800b0f8:	2300      	movs	r3, #0
 800b0fa:	f7f5 fce7 	bl	8000acc <__aeabi_dcmplt>
 800b0fe:	3800      	subs	r0, #0
 800b100:	bf18      	it	ne
 800b102:	2001      	movne	r0, #1
 800b104:	e512      	b.n	800ab2c <__ieee754_pow+0x234>
 800b106:	4642      	mov	r2, r8
 800b108:	464b      	mov	r3, r9
 800b10a:	f7f5 f8b5 	bl	8000278 <__aeabi_dsub>
 800b10e:	4632      	mov	r2, r6
 800b110:	463b      	mov	r3, r7
 800b112:	f7f5 fcef 	bl	8000af4 <__aeabi_dcmpge>
 800b116:	2800      	cmp	r0, #0
 800b118:	d1eb      	bne.n	800b0f2 <__ieee754_pow+0x7fa>
 800b11a:	4b96      	ldr	r3, [pc, #600]	@ (800b374 <__ieee754_pow+0xa7c>)
 800b11c:	e003      	b.n	800b126 <__ieee754_pow+0x82e>
 800b11e:	4a96      	ldr	r2, [pc, #600]	@ (800b378 <__ieee754_pow+0xa80>)
 800b120:	4293      	cmp	r3, r2
 800b122:	f240 80e7 	bls.w	800b2f4 <__ieee754_pow+0x9fc>
 800b126:	151b      	asrs	r3, r3, #20
 800b128:	f2a3 33fe 	subw	r3, r3, #1022	@ 0x3fe
 800b12c:	f44f 1a80 	mov.w	sl, #1048576	@ 0x100000
 800b130:	fa4a fa03 	asr.w	sl, sl, r3
 800b134:	44da      	add	sl, fp
 800b136:	f3ca 510a 	ubfx	r1, sl, #20, #11
 800b13a:	4890      	ldr	r0, [pc, #576]	@ (800b37c <__ieee754_pow+0xa84>)
 800b13c:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 800b140:	4108      	asrs	r0, r1
 800b142:	ea00 030a 	and.w	r3, r0, sl
 800b146:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 800b14a:	f1c1 0114 	rsb	r1, r1, #20
 800b14e:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 800b152:	fa4a fa01 	asr.w	sl, sl, r1
 800b156:	f1bb 0f00 	cmp.w	fp, #0
 800b15a:	4640      	mov	r0, r8
 800b15c:	4649      	mov	r1, r9
 800b15e:	f04f 0200 	mov.w	r2, #0
 800b162:	bfb8      	it	lt
 800b164:	f1ca 0a00 	rsblt	sl, sl, #0
 800b168:	f7f5 f886 	bl	8000278 <__aeabi_dsub>
 800b16c:	4680      	mov	r8, r0
 800b16e:	4689      	mov	r9, r1
 800b170:	4632      	mov	r2, r6
 800b172:	463b      	mov	r3, r7
 800b174:	4640      	mov	r0, r8
 800b176:	4649      	mov	r1, r9
 800b178:	f7f5 f880 	bl	800027c <__adddf3>
 800b17c:	2400      	movs	r4, #0
 800b17e:	a36a      	add	r3, pc, #424	@ (adr r3, 800b328 <__ieee754_pow+0xa30>)
 800b180:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b184:	4620      	mov	r0, r4
 800b186:	460d      	mov	r5, r1
 800b188:	f7f5 fa2e 	bl	80005e8 <__aeabi_dmul>
 800b18c:	4642      	mov	r2, r8
 800b18e:	e9cd 0100 	strd	r0, r1, [sp]
 800b192:	464b      	mov	r3, r9
 800b194:	4620      	mov	r0, r4
 800b196:	4629      	mov	r1, r5
 800b198:	f7f5 f86e 	bl	8000278 <__aeabi_dsub>
 800b19c:	4602      	mov	r2, r0
 800b19e:	460b      	mov	r3, r1
 800b1a0:	4630      	mov	r0, r6
 800b1a2:	4639      	mov	r1, r7
 800b1a4:	f7f5 f868 	bl	8000278 <__aeabi_dsub>
 800b1a8:	a361      	add	r3, pc, #388	@ (adr r3, 800b330 <__ieee754_pow+0xa38>)
 800b1aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1ae:	f7f5 fa1b 	bl	80005e8 <__aeabi_dmul>
 800b1b2:	a361      	add	r3, pc, #388	@ (adr r3, 800b338 <__ieee754_pow+0xa40>)
 800b1b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b1b8:	4680      	mov	r8, r0
 800b1ba:	4689      	mov	r9, r1
 800b1bc:	4620      	mov	r0, r4
 800b1be:	4629      	mov	r1, r5
 800b1c0:	f7f5 fa12 	bl	80005e8 <__aeabi_dmul>
 800b1c4:	4602      	mov	r2, r0
 800b1c6:	460b      	mov	r3, r1
 800b1c8:	4640      	mov	r0, r8
 800b1ca:	4649      	mov	r1, r9
 800b1cc:	f7f5 f856 	bl	800027c <__adddf3>
 800b1d0:	4604      	mov	r4, r0
 800b1d2:	460d      	mov	r5, r1
 800b1d4:	4602      	mov	r2, r0
 800b1d6:	460b      	mov	r3, r1
 800b1d8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b1dc:	f7f5 f84e 	bl	800027c <__adddf3>
 800b1e0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b1e4:	4680      	mov	r8, r0
 800b1e6:	4689      	mov	r9, r1
 800b1e8:	f7f5 f846 	bl	8000278 <__aeabi_dsub>
 800b1ec:	4602      	mov	r2, r0
 800b1ee:	460b      	mov	r3, r1
 800b1f0:	4620      	mov	r0, r4
 800b1f2:	4629      	mov	r1, r5
 800b1f4:	f7f5 f840 	bl	8000278 <__aeabi_dsub>
 800b1f8:	4642      	mov	r2, r8
 800b1fa:	4606      	mov	r6, r0
 800b1fc:	460f      	mov	r7, r1
 800b1fe:	464b      	mov	r3, r9
 800b200:	4640      	mov	r0, r8
 800b202:	4649      	mov	r1, r9
 800b204:	f7f5 f9f0 	bl	80005e8 <__aeabi_dmul>
 800b208:	a34d      	add	r3, pc, #308	@ (adr r3, 800b340 <__ieee754_pow+0xa48>)
 800b20a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b20e:	4604      	mov	r4, r0
 800b210:	460d      	mov	r5, r1
 800b212:	f7f5 f9e9 	bl	80005e8 <__aeabi_dmul>
 800b216:	a34c      	add	r3, pc, #304	@ (adr r3, 800b348 <__ieee754_pow+0xa50>)
 800b218:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b21c:	f7f5 f82c 	bl	8000278 <__aeabi_dsub>
 800b220:	4622      	mov	r2, r4
 800b222:	462b      	mov	r3, r5
 800b224:	f7f5 f9e0 	bl	80005e8 <__aeabi_dmul>
 800b228:	a349      	add	r3, pc, #292	@ (adr r3, 800b350 <__ieee754_pow+0xa58>)
 800b22a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b22e:	f7f5 f825 	bl	800027c <__adddf3>
 800b232:	4622      	mov	r2, r4
 800b234:	462b      	mov	r3, r5
 800b236:	f7f5 f9d7 	bl	80005e8 <__aeabi_dmul>
 800b23a:	a347      	add	r3, pc, #284	@ (adr r3, 800b358 <__ieee754_pow+0xa60>)
 800b23c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b240:	f7f5 f81a 	bl	8000278 <__aeabi_dsub>
 800b244:	4622      	mov	r2, r4
 800b246:	462b      	mov	r3, r5
 800b248:	f7f5 f9ce 	bl	80005e8 <__aeabi_dmul>
 800b24c:	a344      	add	r3, pc, #272	@ (adr r3, 800b360 <__ieee754_pow+0xa68>)
 800b24e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b252:	f7f5 f813 	bl	800027c <__adddf3>
 800b256:	4622      	mov	r2, r4
 800b258:	462b      	mov	r3, r5
 800b25a:	f7f5 f9c5 	bl	80005e8 <__aeabi_dmul>
 800b25e:	4602      	mov	r2, r0
 800b260:	460b      	mov	r3, r1
 800b262:	4640      	mov	r0, r8
 800b264:	4649      	mov	r1, r9
 800b266:	f7f5 f807 	bl	8000278 <__aeabi_dsub>
 800b26a:	4604      	mov	r4, r0
 800b26c:	460d      	mov	r5, r1
 800b26e:	4602      	mov	r2, r0
 800b270:	460b      	mov	r3, r1
 800b272:	4640      	mov	r0, r8
 800b274:	4649      	mov	r1, r9
 800b276:	f7f5 f9b7 	bl	80005e8 <__aeabi_dmul>
 800b27a:	2200      	movs	r2, #0
 800b27c:	e9cd 0100 	strd	r0, r1, [sp]
 800b280:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800b284:	4620      	mov	r0, r4
 800b286:	4629      	mov	r1, r5
 800b288:	f7f4 fff6 	bl	8000278 <__aeabi_dsub>
 800b28c:	4602      	mov	r2, r0
 800b28e:	460b      	mov	r3, r1
 800b290:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b294:	f7f5 fad2 	bl	800083c <__aeabi_ddiv>
 800b298:	4632      	mov	r2, r6
 800b29a:	4604      	mov	r4, r0
 800b29c:	460d      	mov	r5, r1
 800b29e:	463b      	mov	r3, r7
 800b2a0:	4640      	mov	r0, r8
 800b2a2:	4649      	mov	r1, r9
 800b2a4:	f7f5 f9a0 	bl	80005e8 <__aeabi_dmul>
 800b2a8:	4632      	mov	r2, r6
 800b2aa:	463b      	mov	r3, r7
 800b2ac:	f7f4 ffe6 	bl	800027c <__adddf3>
 800b2b0:	4602      	mov	r2, r0
 800b2b2:	460b      	mov	r3, r1
 800b2b4:	4620      	mov	r0, r4
 800b2b6:	4629      	mov	r1, r5
 800b2b8:	f7f4 ffde 	bl	8000278 <__aeabi_dsub>
 800b2bc:	4642      	mov	r2, r8
 800b2be:	464b      	mov	r3, r9
 800b2c0:	f7f4 ffda 	bl	8000278 <__aeabi_dsub>
 800b2c4:	460b      	mov	r3, r1
 800b2c6:	4602      	mov	r2, r0
 800b2c8:	492d      	ldr	r1, [pc, #180]	@ (800b380 <__ieee754_pow+0xa88>)
 800b2ca:	2000      	movs	r0, #0
 800b2cc:	f7f4 ffd4 	bl	8000278 <__aeabi_dsub>
 800b2d0:	ec41 0b10 	vmov	d0, r0, r1
 800b2d4:	ee10 3a90 	vmov	r3, s1
 800b2d8:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800b2dc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b2e0:	da0b      	bge.n	800b2fa <__ieee754_pow+0xa02>
 800b2e2:	4650      	mov	r0, sl
 800b2e4:	f000 f85c 	bl	800b3a0 <scalbn>
 800b2e8:	ec51 0b10 	vmov	r0, r1, d0
 800b2ec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800b2f0:	f7ff bb6d 	b.w	800a9ce <__ieee754_pow+0xd6>
 800b2f4:	f8dd a010 	ldr.w	sl, [sp, #16]
 800b2f8:	e73a      	b.n	800b170 <__ieee754_pow+0x878>
 800b2fa:	ec51 0b10 	vmov	r0, r1, d0
 800b2fe:	4619      	mov	r1, r3
 800b300:	e7f4      	b.n	800b2ec <__ieee754_pow+0x9f4>
 800b302:	491f      	ldr	r1, [pc, #124]	@ (800b380 <__ieee754_pow+0xa88>)
 800b304:	2000      	movs	r0, #0
 800b306:	f7ff bb14 	b.w	800a932 <__ieee754_pow+0x3a>
 800b30a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b30e:	f7ff bb10 	b.w	800a932 <__ieee754_pow+0x3a>
 800b312:	4630      	mov	r0, r6
 800b314:	4639      	mov	r1, r7
 800b316:	f7ff bb0c 	b.w	800a932 <__ieee754_pow+0x3a>
 800b31a:	460c      	mov	r4, r1
 800b31c:	f7ff bb69 	b.w	800a9f2 <__ieee754_pow+0xfa>
 800b320:	2400      	movs	r4, #0
 800b322:	f7ff bb4b 	b.w	800a9bc <__ieee754_pow+0xc4>
 800b326:	bf00      	nop
 800b328:	00000000 	.word	0x00000000
 800b32c:	3fe62e43 	.word	0x3fe62e43
 800b330:	fefa39ef 	.word	0xfefa39ef
 800b334:	3fe62e42 	.word	0x3fe62e42
 800b338:	0ca86c39 	.word	0x0ca86c39
 800b33c:	be205c61 	.word	0xbe205c61
 800b340:	72bea4d0 	.word	0x72bea4d0
 800b344:	3e663769 	.word	0x3e663769
 800b348:	c5d26bf1 	.word	0xc5d26bf1
 800b34c:	3ebbbd41 	.word	0x3ebbbd41
 800b350:	af25de2c 	.word	0xaf25de2c
 800b354:	3f11566a 	.word	0x3f11566a
 800b358:	16bebd93 	.word	0x16bebd93
 800b35c:	3f66c16c 	.word	0x3f66c16c
 800b360:	5555553e 	.word	0x5555553e
 800b364:	3fc55555 	.word	0x3fc55555
 800b368:	40900000 	.word	0x40900000
 800b36c:	4090cbff 	.word	0x4090cbff
 800b370:	3f6f3400 	.word	0x3f6f3400
 800b374:	4090cc00 	.word	0x4090cc00
 800b378:	3fe00000 	.word	0x3fe00000
 800b37c:	fff00000 	.word	0xfff00000
 800b380:	3ff00000 	.word	0x3ff00000
 800b384:	652b82fe 	.word	0x652b82fe
 800b388:	3c971547 	.word	0x3c971547

0800b38c <fabs>:
 800b38c:	ec51 0b10 	vmov	r0, r1, d0
 800b390:	4602      	mov	r2, r0
 800b392:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800b396:	ec43 2b10 	vmov	d0, r2, r3
 800b39a:	4770      	bx	lr
 800b39c:	0000      	movs	r0, r0
	...

0800b3a0 <scalbn>:
 800b3a0:	b570      	push	{r4, r5, r6, lr}
 800b3a2:	ec55 4b10 	vmov	r4, r5, d0
 800b3a6:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800b3aa:	4606      	mov	r6, r0
 800b3ac:	462b      	mov	r3, r5
 800b3ae:	b991      	cbnz	r1, 800b3d6 <scalbn+0x36>
 800b3b0:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800b3b4:	4323      	orrs	r3, r4
 800b3b6:	d03b      	beq.n	800b430 <scalbn+0x90>
 800b3b8:	4b33      	ldr	r3, [pc, #204]	@ (800b488 <scalbn+0xe8>)
 800b3ba:	4620      	mov	r0, r4
 800b3bc:	4629      	mov	r1, r5
 800b3be:	2200      	movs	r2, #0
 800b3c0:	f7f5 f912 	bl	80005e8 <__aeabi_dmul>
 800b3c4:	4b31      	ldr	r3, [pc, #196]	@ (800b48c <scalbn+0xec>)
 800b3c6:	429e      	cmp	r6, r3
 800b3c8:	4604      	mov	r4, r0
 800b3ca:	460d      	mov	r5, r1
 800b3cc:	da0f      	bge.n	800b3ee <scalbn+0x4e>
 800b3ce:	a326      	add	r3, pc, #152	@ (adr r3, 800b468 <scalbn+0xc8>)
 800b3d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b3d4:	e01e      	b.n	800b414 <scalbn+0x74>
 800b3d6:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800b3da:	4291      	cmp	r1, r2
 800b3dc:	d10b      	bne.n	800b3f6 <scalbn+0x56>
 800b3de:	4622      	mov	r2, r4
 800b3e0:	4620      	mov	r0, r4
 800b3e2:	4629      	mov	r1, r5
 800b3e4:	f7f4 ff4a 	bl	800027c <__adddf3>
 800b3e8:	4604      	mov	r4, r0
 800b3ea:	460d      	mov	r5, r1
 800b3ec:	e020      	b.n	800b430 <scalbn+0x90>
 800b3ee:	460b      	mov	r3, r1
 800b3f0:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800b3f4:	3936      	subs	r1, #54	@ 0x36
 800b3f6:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800b3fa:	4296      	cmp	r6, r2
 800b3fc:	dd0d      	ble.n	800b41a <scalbn+0x7a>
 800b3fe:	2d00      	cmp	r5, #0
 800b400:	a11b      	add	r1, pc, #108	@ (adr r1, 800b470 <scalbn+0xd0>)
 800b402:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b406:	da02      	bge.n	800b40e <scalbn+0x6e>
 800b408:	a11b      	add	r1, pc, #108	@ (adr r1, 800b478 <scalbn+0xd8>)
 800b40a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b40e:	a318      	add	r3, pc, #96	@ (adr r3, 800b470 <scalbn+0xd0>)
 800b410:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b414:	f7f5 f8e8 	bl	80005e8 <__aeabi_dmul>
 800b418:	e7e6      	b.n	800b3e8 <scalbn+0x48>
 800b41a:	1872      	adds	r2, r6, r1
 800b41c:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800b420:	428a      	cmp	r2, r1
 800b422:	dcec      	bgt.n	800b3fe <scalbn+0x5e>
 800b424:	2a00      	cmp	r2, #0
 800b426:	dd06      	ble.n	800b436 <scalbn+0x96>
 800b428:	f36f 531e 	bfc	r3, #20, #11
 800b42c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800b430:	ec45 4b10 	vmov	d0, r4, r5
 800b434:	bd70      	pop	{r4, r5, r6, pc}
 800b436:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800b43a:	da08      	bge.n	800b44e <scalbn+0xae>
 800b43c:	2d00      	cmp	r5, #0
 800b43e:	a10a      	add	r1, pc, #40	@ (adr r1, 800b468 <scalbn+0xc8>)
 800b440:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b444:	dac3      	bge.n	800b3ce <scalbn+0x2e>
 800b446:	a10e      	add	r1, pc, #56	@ (adr r1, 800b480 <scalbn+0xe0>)
 800b448:	e9d1 0100 	ldrd	r0, r1, [r1]
 800b44c:	e7bf      	b.n	800b3ce <scalbn+0x2e>
 800b44e:	3236      	adds	r2, #54	@ 0x36
 800b450:	f36f 531e 	bfc	r3, #20, #11
 800b454:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800b458:	4620      	mov	r0, r4
 800b45a:	4b0d      	ldr	r3, [pc, #52]	@ (800b490 <scalbn+0xf0>)
 800b45c:	4629      	mov	r1, r5
 800b45e:	2200      	movs	r2, #0
 800b460:	e7d8      	b.n	800b414 <scalbn+0x74>
 800b462:	bf00      	nop
 800b464:	f3af 8000 	nop.w
 800b468:	c2f8f359 	.word	0xc2f8f359
 800b46c:	01a56e1f 	.word	0x01a56e1f
 800b470:	8800759c 	.word	0x8800759c
 800b474:	7e37e43c 	.word	0x7e37e43c
 800b478:	8800759c 	.word	0x8800759c
 800b47c:	fe37e43c 	.word	0xfe37e43c
 800b480:	c2f8f359 	.word	0xc2f8f359
 800b484:	81a56e1f 	.word	0x81a56e1f
 800b488:	43500000 	.word	0x43500000
 800b48c:	ffff3cb0 	.word	0xffff3cb0
 800b490:	3c900000 	.word	0x3c900000

0800b494 <with_errno>:
 800b494:	b510      	push	{r4, lr}
 800b496:	ed2d 8b02 	vpush	{d8}
 800b49a:	eeb0 8a40 	vmov.f32	s16, s0
 800b49e:	eef0 8a60 	vmov.f32	s17, s1
 800b4a2:	4604      	mov	r4, r0
 800b4a4:	f7fe fd20 	bl	8009ee8 <__errno>
 800b4a8:	eeb0 0a48 	vmov.f32	s0, s16
 800b4ac:	eef0 0a68 	vmov.f32	s1, s17
 800b4b0:	ecbd 8b02 	vpop	{d8}
 800b4b4:	6004      	str	r4, [r0, #0]
 800b4b6:	bd10      	pop	{r4, pc}

0800b4b8 <xflow>:
 800b4b8:	4603      	mov	r3, r0
 800b4ba:	b507      	push	{r0, r1, r2, lr}
 800b4bc:	ec51 0b10 	vmov	r0, r1, d0
 800b4c0:	b183      	cbz	r3, 800b4e4 <xflow+0x2c>
 800b4c2:	4602      	mov	r2, r0
 800b4c4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800b4c8:	e9cd 2300 	strd	r2, r3, [sp]
 800b4cc:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b4d0:	f7f5 f88a 	bl	80005e8 <__aeabi_dmul>
 800b4d4:	ec41 0b10 	vmov	d0, r0, r1
 800b4d8:	2022      	movs	r0, #34	@ 0x22
 800b4da:	b003      	add	sp, #12
 800b4dc:	f85d eb04 	ldr.w	lr, [sp], #4
 800b4e0:	f7ff bfd8 	b.w	800b494 <with_errno>
 800b4e4:	4602      	mov	r2, r0
 800b4e6:	460b      	mov	r3, r1
 800b4e8:	e7ee      	b.n	800b4c8 <xflow+0x10>
 800b4ea:	0000      	movs	r0, r0
 800b4ec:	0000      	movs	r0, r0
	...

0800b4f0 <__math_uflow>:
 800b4f0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800b4f8 <__math_uflow+0x8>
 800b4f4:	f7ff bfe0 	b.w	800b4b8 <xflow>
 800b4f8:	00000000 	.word	0x00000000
 800b4fc:	10000000 	.word	0x10000000

0800b500 <__math_oflow>:
 800b500:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800b508 <__math_oflow+0x8>
 800b504:	f7ff bfd8 	b.w	800b4b8 <xflow>
 800b508:	00000000 	.word	0x00000000
 800b50c:	70000000 	.word	0x70000000

0800b510 <__ieee754_sqrt>:
 800b510:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b514:	4a66      	ldr	r2, [pc, #408]	@ (800b6b0 <__ieee754_sqrt+0x1a0>)
 800b516:	ec55 4b10 	vmov	r4, r5, d0
 800b51a:	43aa      	bics	r2, r5
 800b51c:	462b      	mov	r3, r5
 800b51e:	4621      	mov	r1, r4
 800b520:	d110      	bne.n	800b544 <__ieee754_sqrt+0x34>
 800b522:	4622      	mov	r2, r4
 800b524:	4620      	mov	r0, r4
 800b526:	4629      	mov	r1, r5
 800b528:	f7f5 f85e 	bl	80005e8 <__aeabi_dmul>
 800b52c:	4602      	mov	r2, r0
 800b52e:	460b      	mov	r3, r1
 800b530:	4620      	mov	r0, r4
 800b532:	4629      	mov	r1, r5
 800b534:	f7f4 fea2 	bl	800027c <__adddf3>
 800b538:	4604      	mov	r4, r0
 800b53a:	460d      	mov	r5, r1
 800b53c:	ec45 4b10 	vmov	d0, r4, r5
 800b540:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b544:	2d00      	cmp	r5, #0
 800b546:	dc0e      	bgt.n	800b566 <__ieee754_sqrt+0x56>
 800b548:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800b54c:	4322      	orrs	r2, r4
 800b54e:	d0f5      	beq.n	800b53c <__ieee754_sqrt+0x2c>
 800b550:	b19d      	cbz	r5, 800b57a <__ieee754_sqrt+0x6a>
 800b552:	4622      	mov	r2, r4
 800b554:	4620      	mov	r0, r4
 800b556:	4629      	mov	r1, r5
 800b558:	f7f4 fe8e 	bl	8000278 <__aeabi_dsub>
 800b55c:	4602      	mov	r2, r0
 800b55e:	460b      	mov	r3, r1
 800b560:	f7f5 f96c 	bl	800083c <__aeabi_ddiv>
 800b564:	e7e8      	b.n	800b538 <__ieee754_sqrt+0x28>
 800b566:	152a      	asrs	r2, r5, #20
 800b568:	d115      	bne.n	800b596 <__ieee754_sqrt+0x86>
 800b56a:	2000      	movs	r0, #0
 800b56c:	e009      	b.n	800b582 <__ieee754_sqrt+0x72>
 800b56e:	0acb      	lsrs	r3, r1, #11
 800b570:	3a15      	subs	r2, #21
 800b572:	0549      	lsls	r1, r1, #21
 800b574:	2b00      	cmp	r3, #0
 800b576:	d0fa      	beq.n	800b56e <__ieee754_sqrt+0x5e>
 800b578:	e7f7      	b.n	800b56a <__ieee754_sqrt+0x5a>
 800b57a:	462a      	mov	r2, r5
 800b57c:	e7fa      	b.n	800b574 <__ieee754_sqrt+0x64>
 800b57e:	005b      	lsls	r3, r3, #1
 800b580:	3001      	adds	r0, #1
 800b582:	02dc      	lsls	r4, r3, #11
 800b584:	d5fb      	bpl.n	800b57e <__ieee754_sqrt+0x6e>
 800b586:	1e44      	subs	r4, r0, #1
 800b588:	1b12      	subs	r2, r2, r4
 800b58a:	f1c0 0420 	rsb	r4, r0, #32
 800b58e:	fa21 f404 	lsr.w	r4, r1, r4
 800b592:	4323      	orrs	r3, r4
 800b594:	4081      	lsls	r1, r0
 800b596:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b59a:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 800b59e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b5a2:	07d2      	lsls	r2, r2, #31
 800b5a4:	bf5c      	itt	pl
 800b5a6:	005b      	lslpl	r3, r3, #1
 800b5a8:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 800b5ac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800b5b0:	bf58      	it	pl
 800b5b2:	0049      	lslpl	r1, r1, #1
 800b5b4:	2600      	movs	r6, #0
 800b5b6:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 800b5ba:	107f      	asrs	r7, r7, #1
 800b5bc:	0049      	lsls	r1, r1, #1
 800b5be:	2016      	movs	r0, #22
 800b5c0:	4632      	mov	r2, r6
 800b5c2:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 800b5c6:	1915      	adds	r5, r2, r4
 800b5c8:	429d      	cmp	r5, r3
 800b5ca:	bfde      	ittt	le
 800b5cc:	192a      	addle	r2, r5, r4
 800b5ce:	1b5b      	suble	r3, r3, r5
 800b5d0:	1936      	addle	r6, r6, r4
 800b5d2:	0fcd      	lsrs	r5, r1, #31
 800b5d4:	3801      	subs	r0, #1
 800b5d6:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 800b5da:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800b5de:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800b5e2:	d1f0      	bne.n	800b5c6 <__ieee754_sqrt+0xb6>
 800b5e4:	4605      	mov	r5, r0
 800b5e6:	2420      	movs	r4, #32
 800b5e8:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800b5ec:	4293      	cmp	r3, r2
 800b5ee:	eb0c 0e00 	add.w	lr, ip, r0
 800b5f2:	dc02      	bgt.n	800b5fa <__ieee754_sqrt+0xea>
 800b5f4:	d113      	bne.n	800b61e <__ieee754_sqrt+0x10e>
 800b5f6:	458e      	cmp	lr, r1
 800b5f8:	d811      	bhi.n	800b61e <__ieee754_sqrt+0x10e>
 800b5fa:	f1be 0f00 	cmp.w	lr, #0
 800b5fe:	eb0e 000c 	add.w	r0, lr, ip
 800b602:	da3f      	bge.n	800b684 <__ieee754_sqrt+0x174>
 800b604:	2800      	cmp	r0, #0
 800b606:	db3d      	blt.n	800b684 <__ieee754_sqrt+0x174>
 800b608:	f102 0801 	add.w	r8, r2, #1
 800b60c:	1a9b      	subs	r3, r3, r2
 800b60e:	458e      	cmp	lr, r1
 800b610:	bf88      	it	hi
 800b612:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800b616:	eba1 010e 	sub.w	r1, r1, lr
 800b61a:	4465      	add	r5, ip
 800b61c:	4642      	mov	r2, r8
 800b61e:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 800b622:	3c01      	subs	r4, #1
 800b624:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 800b628:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800b62c:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800b630:	d1dc      	bne.n	800b5ec <__ieee754_sqrt+0xdc>
 800b632:	4319      	orrs	r1, r3
 800b634:	d01b      	beq.n	800b66e <__ieee754_sqrt+0x15e>
 800b636:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 800b6b4 <__ieee754_sqrt+0x1a4>
 800b63a:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 800b6b8 <__ieee754_sqrt+0x1a8>
 800b63e:	e9da 0100 	ldrd	r0, r1, [sl]
 800b642:	e9db 2300 	ldrd	r2, r3, [fp]
 800b646:	f7f4 fe17 	bl	8000278 <__aeabi_dsub>
 800b64a:	e9da 8900 	ldrd	r8, r9, [sl]
 800b64e:	4602      	mov	r2, r0
 800b650:	460b      	mov	r3, r1
 800b652:	4640      	mov	r0, r8
 800b654:	4649      	mov	r1, r9
 800b656:	f7f5 fa43 	bl	8000ae0 <__aeabi_dcmple>
 800b65a:	b140      	cbz	r0, 800b66e <__ieee754_sqrt+0x15e>
 800b65c:	f1b5 3fff 	cmp.w	r5, #4294967295
 800b660:	e9da 0100 	ldrd	r0, r1, [sl]
 800b664:	e9db 2300 	ldrd	r2, r3, [fp]
 800b668:	d10e      	bne.n	800b688 <__ieee754_sqrt+0x178>
 800b66a:	3601      	adds	r6, #1
 800b66c:	4625      	mov	r5, r4
 800b66e:	1073      	asrs	r3, r6, #1
 800b670:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 800b674:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 800b678:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 800b67c:	086b      	lsrs	r3, r5, #1
 800b67e:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 800b682:	e759      	b.n	800b538 <__ieee754_sqrt+0x28>
 800b684:	4690      	mov	r8, r2
 800b686:	e7c1      	b.n	800b60c <__ieee754_sqrt+0xfc>
 800b688:	f7f4 fdf8 	bl	800027c <__adddf3>
 800b68c:	e9da 8900 	ldrd	r8, r9, [sl]
 800b690:	4602      	mov	r2, r0
 800b692:	460b      	mov	r3, r1
 800b694:	4640      	mov	r0, r8
 800b696:	4649      	mov	r1, r9
 800b698:	f7f5 fa18 	bl	8000acc <__aeabi_dcmplt>
 800b69c:	b120      	cbz	r0, 800b6a8 <__ieee754_sqrt+0x198>
 800b69e:	1cab      	adds	r3, r5, #2
 800b6a0:	bf08      	it	eq
 800b6a2:	3601      	addeq	r6, #1
 800b6a4:	3502      	adds	r5, #2
 800b6a6:	e7e2      	b.n	800b66e <__ieee754_sqrt+0x15e>
 800b6a8:	1c6b      	adds	r3, r5, #1
 800b6aa:	f023 0501 	bic.w	r5, r3, #1
 800b6ae:	e7de      	b.n	800b66e <__ieee754_sqrt+0x15e>
 800b6b0:	7ff00000 	.word	0x7ff00000
 800b6b4:	0800bb20 	.word	0x0800bb20
 800b6b8:	0800bb18 	.word	0x0800bb18
 800b6bc:	00000000 	.word	0x00000000

0800b6c0 <__ieee754_log>:
 800b6c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b6c4:	ec51 0b10 	vmov	r0, r1, d0
 800b6c8:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800b6cc:	b087      	sub	sp, #28
 800b6ce:	460d      	mov	r5, r1
 800b6d0:	da26      	bge.n	800b720 <__ieee754_log+0x60>
 800b6d2:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800b6d6:	4303      	orrs	r3, r0
 800b6d8:	4602      	mov	r2, r0
 800b6da:	d10a      	bne.n	800b6f2 <__ieee754_log+0x32>
 800b6dc:	49ce      	ldr	r1, [pc, #824]	@ (800ba18 <__ieee754_log+0x358>)
 800b6de:	2200      	movs	r2, #0
 800b6e0:	2300      	movs	r3, #0
 800b6e2:	2000      	movs	r0, #0
 800b6e4:	f7f5 f8aa 	bl	800083c <__aeabi_ddiv>
 800b6e8:	ec41 0b10 	vmov	d0, r0, r1
 800b6ec:	b007      	add	sp, #28
 800b6ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b6f2:	2900      	cmp	r1, #0
 800b6f4:	da05      	bge.n	800b702 <__ieee754_log+0x42>
 800b6f6:	460b      	mov	r3, r1
 800b6f8:	f7f4 fdbe 	bl	8000278 <__aeabi_dsub>
 800b6fc:	2200      	movs	r2, #0
 800b6fe:	2300      	movs	r3, #0
 800b700:	e7f0      	b.n	800b6e4 <__ieee754_log+0x24>
 800b702:	4bc6      	ldr	r3, [pc, #792]	@ (800ba1c <__ieee754_log+0x35c>)
 800b704:	2200      	movs	r2, #0
 800b706:	f7f4 ff6f 	bl	80005e8 <__aeabi_dmul>
 800b70a:	f06f 0335 	mvn.w	r3, #53	@ 0x35
 800b70e:	460d      	mov	r5, r1
 800b710:	4ac3      	ldr	r2, [pc, #780]	@ (800ba20 <__ieee754_log+0x360>)
 800b712:	4295      	cmp	r5, r2
 800b714:	dd06      	ble.n	800b724 <__ieee754_log+0x64>
 800b716:	4602      	mov	r2, r0
 800b718:	460b      	mov	r3, r1
 800b71a:	f7f4 fdaf 	bl	800027c <__adddf3>
 800b71e:	e7e3      	b.n	800b6e8 <__ieee754_log+0x28>
 800b720:	2300      	movs	r3, #0
 800b722:	e7f5      	b.n	800b710 <__ieee754_log+0x50>
 800b724:	152c      	asrs	r4, r5, #20
 800b726:	f2a4 34ff 	subw	r4, r4, #1023	@ 0x3ff
 800b72a:	f3c5 0513 	ubfx	r5, r5, #0, #20
 800b72e:	441c      	add	r4, r3
 800b730:	f505 2315 	add.w	r3, r5, #610304	@ 0x95000
 800b734:	f603 7364 	addw	r3, r3, #3940	@ 0xf64
 800b738:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800b73c:	f083 527f 	eor.w	r2, r3, #1069547520	@ 0x3fc00000
 800b740:	f482 1240 	eor.w	r2, r2, #3145728	@ 0x300000
 800b744:	ea42 0105 	orr.w	r1, r2, r5
 800b748:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 800b74c:	2200      	movs	r2, #0
 800b74e:	4bb5      	ldr	r3, [pc, #724]	@ (800ba24 <__ieee754_log+0x364>)
 800b750:	f7f4 fd92 	bl	8000278 <__aeabi_dsub>
 800b754:	1cab      	adds	r3, r5, #2
 800b756:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b75a:	2b02      	cmp	r3, #2
 800b75c:	4682      	mov	sl, r0
 800b75e:	468b      	mov	fp, r1
 800b760:	f04f 0200 	mov.w	r2, #0
 800b764:	dc53      	bgt.n	800b80e <__ieee754_log+0x14e>
 800b766:	2300      	movs	r3, #0
 800b768:	f7f5 f9a6 	bl	8000ab8 <__aeabi_dcmpeq>
 800b76c:	b1d0      	cbz	r0, 800b7a4 <__ieee754_log+0xe4>
 800b76e:	2c00      	cmp	r4, #0
 800b770:	f000 8120 	beq.w	800b9b4 <__ieee754_log+0x2f4>
 800b774:	4620      	mov	r0, r4
 800b776:	f7f4 fecd 	bl	8000514 <__aeabi_i2d>
 800b77a:	a391      	add	r3, pc, #580	@ (adr r3, 800b9c0 <__ieee754_log+0x300>)
 800b77c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b780:	4606      	mov	r6, r0
 800b782:	460f      	mov	r7, r1
 800b784:	f7f4 ff30 	bl	80005e8 <__aeabi_dmul>
 800b788:	a38f      	add	r3, pc, #572	@ (adr r3, 800b9c8 <__ieee754_log+0x308>)
 800b78a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b78e:	4604      	mov	r4, r0
 800b790:	460d      	mov	r5, r1
 800b792:	4630      	mov	r0, r6
 800b794:	4639      	mov	r1, r7
 800b796:	f7f4 ff27 	bl	80005e8 <__aeabi_dmul>
 800b79a:	4602      	mov	r2, r0
 800b79c:	460b      	mov	r3, r1
 800b79e:	4620      	mov	r0, r4
 800b7a0:	4629      	mov	r1, r5
 800b7a2:	e7ba      	b.n	800b71a <__ieee754_log+0x5a>
 800b7a4:	a38a      	add	r3, pc, #552	@ (adr r3, 800b9d0 <__ieee754_log+0x310>)
 800b7a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7aa:	4650      	mov	r0, sl
 800b7ac:	4659      	mov	r1, fp
 800b7ae:	f7f4 ff1b 	bl	80005e8 <__aeabi_dmul>
 800b7b2:	4602      	mov	r2, r0
 800b7b4:	460b      	mov	r3, r1
 800b7b6:	2000      	movs	r0, #0
 800b7b8:	499b      	ldr	r1, [pc, #620]	@ (800ba28 <__ieee754_log+0x368>)
 800b7ba:	f7f4 fd5d 	bl	8000278 <__aeabi_dsub>
 800b7be:	4652      	mov	r2, sl
 800b7c0:	4606      	mov	r6, r0
 800b7c2:	460f      	mov	r7, r1
 800b7c4:	465b      	mov	r3, fp
 800b7c6:	4650      	mov	r0, sl
 800b7c8:	4659      	mov	r1, fp
 800b7ca:	f7f4 ff0d 	bl	80005e8 <__aeabi_dmul>
 800b7ce:	4602      	mov	r2, r0
 800b7d0:	460b      	mov	r3, r1
 800b7d2:	4630      	mov	r0, r6
 800b7d4:	4639      	mov	r1, r7
 800b7d6:	f7f4 ff07 	bl	80005e8 <__aeabi_dmul>
 800b7da:	4606      	mov	r6, r0
 800b7dc:	460f      	mov	r7, r1
 800b7de:	b914      	cbnz	r4, 800b7e6 <__ieee754_log+0x126>
 800b7e0:	4632      	mov	r2, r6
 800b7e2:	463b      	mov	r3, r7
 800b7e4:	e0a0      	b.n	800b928 <__ieee754_log+0x268>
 800b7e6:	4620      	mov	r0, r4
 800b7e8:	f7f4 fe94 	bl	8000514 <__aeabi_i2d>
 800b7ec:	a374      	add	r3, pc, #464	@ (adr r3, 800b9c0 <__ieee754_log+0x300>)
 800b7ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b7f2:	4680      	mov	r8, r0
 800b7f4:	4689      	mov	r9, r1
 800b7f6:	f7f4 fef7 	bl	80005e8 <__aeabi_dmul>
 800b7fa:	a373      	add	r3, pc, #460	@ (adr r3, 800b9c8 <__ieee754_log+0x308>)
 800b7fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b800:	4604      	mov	r4, r0
 800b802:	460d      	mov	r5, r1
 800b804:	4640      	mov	r0, r8
 800b806:	4649      	mov	r1, r9
 800b808:	f7f4 feee 	bl	80005e8 <__aeabi_dmul>
 800b80c:	e0a5      	b.n	800b95a <__ieee754_log+0x29a>
 800b80e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800b812:	f7f4 fd33 	bl	800027c <__adddf3>
 800b816:	4602      	mov	r2, r0
 800b818:	460b      	mov	r3, r1
 800b81a:	4650      	mov	r0, sl
 800b81c:	4659      	mov	r1, fp
 800b81e:	f7f5 f80d 	bl	800083c <__aeabi_ddiv>
 800b822:	e9cd 0100 	strd	r0, r1, [sp]
 800b826:	4620      	mov	r0, r4
 800b828:	f7f4 fe74 	bl	8000514 <__aeabi_i2d>
 800b82c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b830:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b834:	4610      	mov	r0, r2
 800b836:	4619      	mov	r1, r3
 800b838:	f7f4 fed6 	bl	80005e8 <__aeabi_dmul>
 800b83c:	4602      	mov	r2, r0
 800b83e:	460b      	mov	r3, r1
 800b840:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800b844:	f7f4 fed0 	bl	80005e8 <__aeabi_dmul>
 800b848:	a363      	add	r3, pc, #396	@ (adr r3, 800b9d8 <__ieee754_log+0x318>)
 800b84a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b84e:	4680      	mov	r8, r0
 800b850:	4689      	mov	r9, r1
 800b852:	f7f4 fec9 	bl	80005e8 <__aeabi_dmul>
 800b856:	a362      	add	r3, pc, #392	@ (adr r3, 800b9e0 <__ieee754_log+0x320>)
 800b858:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b85c:	f7f4 fd0e 	bl	800027c <__adddf3>
 800b860:	4642      	mov	r2, r8
 800b862:	464b      	mov	r3, r9
 800b864:	f7f4 fec0 	bl	80005e8 <__aeabi_dmul>
 800b868:	a35f      	add	r3, pc, #380	@ (adr r3, 800b9e8 <__ieee754_log+0x328>)
 800b86a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b86e:	f7f4 fd05 	bl	800027c <__adddf3>
 800b872:	4642      	mov	r2, r8
 800b874:	464b      	mov	r3, r9
 800b876:	f7f4 feb7 	bl	80005e8 <__aeabi_dmul>
 800b87a:	a35d      	add	r3, pc, #372	@ (adr r3, 800b9f0 <__ieee754_log+0x330>)
 800b87c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b880:	f7f4 fcfc 	bl	800027c <__adddf3>
 800b884:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b888:	f7f4 feae 	bl	80005e8 <__aeabi_dmul>
 800b88c:	a35a      	add	r3, pc, #360	@ (adr r3, 800b9f8 <__ieee754_log+0x338>)
 800b88e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b892:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800b896:	4640      	mov	r0, r8
 800b898:	4649      	mov	r1, r9
 800b89a:	f7f4 fea5 	bl	80005e8 <__aeabi_dmul>
 800b89e:	a358      	add	r3, pc, #352	@ (adr r3, 800ba00 <__ieee754_log+0x340>)
 800b8a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8a4:	f7f4 fcea 	bl	800027c <__adddf3>
 800b8a8:	4642      	mov	r2, r8
 800b8aa:	464b      	mov	r3, r9
 800b8ac:	f7f4 fe9c 	bl	80005e8 <__aeabi_dmul>
 800b8b0:	a355      	add	r3, pc, #340	@ (adr r3, 800ba08 <__ieee754_log+0x348>)
 800b8b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8b6:	f7f4 fce1 	bl	800027c <__adddf3>
 800b8ba:	4642      	mov	r2, r8
 800b8bc:	464b      	mov	r3, r9
 800b8be:	f7f4 fe93 	bl	80005e8 <__aeabi_dmul>
 800b8c2:	f5a5 26c2 	sub.w	r6, r5, #397312	@ 0x61000
 800b8c6:	4602      	mov	r2, r0
 800b8c8:	460b      	mov	r3, r1
 800b8ca:	f5c5 25d7 	rsb	r5, r5, #440320	@ 0x6b800
 800b8ce:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800b8d2:	f7f4 fcd3 	bl	800027c <__adddf3>
 800b8d6:	f2a6 467a 	subw	r6, r6, #1146	@ 0x47a
 800b8da:	3551      	adds	r5, #81	@ 0x51
 800b8dc:	4335      	orrs	r5, r6
 800b8de:	2d00      	cmp	r5, #0
 800b8e0:	4680      	mov	r8, r0
 800b8e2:	4689      	mov	r9, r1
 800b8e4:	dd48      	ble.n	800b978 <__ieee754_log+0x2b8>
 800b8e6:	4b50      	ldr	r3, [pc, #320]	@ (800ba28 <__ieee754_log+0x368>)
 800b8e8:	2200      	movs	r2, #0
 800b8ea:	4650      	mov	r0, sl
 800b8ec:	4659      	mov	r1, fp
 800b8ee:	f7f4 fe7b 	bl	80005e8 <__aeabi_dmul>
 800b8f2:	4652      	mov	r2, sl
 800b8f4:	465b      	mov	r3, fp
 800b8f6:	f7f4 fe77 	bl	80005e8 <__aeabi_dmul>
 800b8fa:	4602      	mov	r2, r0
 800b8fc:	460b      	mov	r3, r1
 800b8fe:	4606      	mov	r6, r0
 800b900:	460f      	mov	r7, r1
 800b902:	4640      	mov	r0, r8
 800b904:	4649      	mov	r1, r9
 800b906:	f7f4 fcb9 	bl	800027c <__adddf3>
 800b90a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b90e:	f7f4 fe6b 	bl	80005e8 <__aeabi_dmul>
 800b912:	4680      	mov	r8, r0
 800b914:	4689      	mov	r9, r1
 800b916:	b964      	cbnz	r4, 800b932 <__ieee754_log+0x272>
 800b918:	4602      	mov	r2, r0
 800b91a:	460b      	mov	r3, r1
 800b91c:	4630      	mov	r0, r6
 800b91e:	4639      	mov	r1, r7
 800b920:	f7f4 fcaa 	bl	8000278 <__aeabi_dsub>
 800b924:	4602      	mov	r2, r0
 800b926:	460b      	mov	r3, r1
 800b928:	4650      	mov	r0, sl
 800b92a:	4659      	mov	r1, fp
 800b92c:	f7f4 fca4 	bl	8000278 <__aeabi_dsub>
 800b930:	e6da      	b.n	800b6e8 <__ieee754_log+0x28>
 800b932:	a323      	add	r3, pc, #140	@ (adr r3, 800b9c0 <__ieee754_log+0x300>)
 800b934:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b938:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b93c:	f7f4 fe54 	bl	80005e8 <__aeabi_dmul>
 800b940:	a321      	add	r3, pc, #132	@ (adr r3, 800b9c8 <__ieee754_log+0x308>)
 800b942:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b946:	4604      	mov	r4, r0
 800b948:	460d      	mov	r5, r1
 800b94a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b94e:	f7f4 fe4b 	bl	80005e8 <__aeabi_dmul>
 800b952:	4642      	mov	r2, r8
 800b954:	464b      	mov	r3, r9
 800b956:	f7f4 fc91 	bl	800027c <__adddf3>
 800b95a:	4602      	mov	r2, r0
 800b95c:	460b      	mov	r3, r1
 800b95e:	4630      	mov	r0, r6
 800b960:	4639      	mov	r1, r7
 800b962:	f7f4 fc89 	bl	8000278 <__aeabi_dsub>
 800b966:	4652      	mov	r2, sl
 800b968:	465b      	mov	r3, fp
 800b96a:	f7f4 fc85 	bl	8000278 <__aeabi_dsub>
 800b96e:	4602      	mov	r2, r0
 800b970:	460b      	mov	r3, r1
 800b972:	4620      	mov	r0, r4
 800b974:	4629      	mov	r1, r5
 800b976:	e7d9      	b.n	800b92c <__ieee754_log+0x26c>
 800b978:	4602      	mov	r2, r0
 800b97a:	460b      	mov	r3, r1
 800b97c:	4650      	mov	r0, sl
 800b97e:	4659      	mov	r1, fp
 800b980:	f7f4 fc7a 	bl	8000278 <__aeabi_dsub>
 800b984:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b988:	f7f4 fe2e 	bl	80005e8 <__aeabi_dmul>
 800b98c:	4606      	mov	r6, r0
 800b98e:	460f      	mov	r7, r1
 800b990:	2c00      	cmp	r4, #0
 800b992:	f43f af25 	beq.w	800b7e0 <__ieee754_log+0x120>
 800b996:	a30a      	add	r3, pc, #40	@ (adr r3, 800b9c0 <__ieee754_log+0x300>)
 800b998:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b99c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b9a0:	f7f4 fe22 	bl	80005e8 <__aeabi_dmul>
 800b9a4:	a308      	add	r3, pc, #32	@ (adr r3, 800b9c8 <__ieee754_log+0x308>)
 800b9a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9aa:	4604      	mov	r4, r0
 800b9ac:	460d      	mov	r5, r1
 800b9ae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b9b2:	e729      	b.n	800b808 <__ieee754_log+0x148>
 800b9b4:	ed9f 0b16 	vldr	d0, [pc, #88]	@ 800ba10 <__ieee754_log+0x350>
 800b9b8:	e698      	b.n	800b6ec <__ieee754_log+0x2c>
 800b9ba:	bf00      	nop
 800b9bc:	f3af 8000 	nop.w
 800b9c0:	fee00000 	.word	0xfee00000
 800b9c4:	3fe62e42 	.word	0x3fe62e42
 800b9c8:	35793c76 	.word	0x35793c76
 800b9cc:	3dea39ef 	.word	0x3dea39ef
 800b9d0:	55555555 	.word	0x55555555
 800b9d4:	3fd55555 	.word	0x3fd55555
 800b9d8:	df3e5244 	.word	0xdf3e5244
 800b9dc:	3fc2f112 	.word	0x3fc2f112
 800b9e0:	96cb03de 	.word	0x96cb03de
 800b9e4:	3fc74664 	.word	0x3fc74664
 800b9e8:	94229359 	.word	0x94229359
 800b9ec:	3fd24924 	.word	0x3fd24924
 800b9f0:	55555593 	.word	0x55555593
 800b9f4:	3fe55555 	.word	0x3fe55555
 800b9f8:	d078c69f 	.word	0xd078c69f
 800b9fc:	3fc39a09 	.word	0x3fc39a09
 800ba00:	1d8e78af 	.word	0x1d8e78af
 800ba04:	3fcc71c5 	.word	0x3fcc71c5
 800ba08:	9997fa04 	.word	0x9997fa04
 800ba0c:	3fd99999 	.word	0x3fd99999
	...
 800ba18:	c3500000 	.word	0xc3500000
 800ba1c:	43500000 	.word	0x43500000
 800ba20:	7fefffff 	.word	0x7fefffff
 800ba24:	3ff00000 	.word	0x3ff00000
 800ba28:	3fe00000 	.word	0x3fe00000

0800ba2c <_init>:
 800ba2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ba2e:	bf00      	nop
 800ba30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ba32:	bc08      	pop	{r3}
 800ba34:	469e      	mov	lr, r3
 800ba36:	4770      	bx	lr

0800ba38 <_fini>:
 800ba38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ba3a:	bf00      	nop
 800ba3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ba3e:	bc08      	pop	{r3}
 800ba40:	469e      	mov	lr, r3
 800ba42:	4770      	bx	lr
