
123.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000411c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e4  08004228  08004228  00014228  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800430c  0800430c  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  0800430c  0800430c  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800430c  0800430c  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800430c  0800430c  0001430c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004310  08004310  00014310  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08004314  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000f8  20000070  08004384  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000168  08004384  00020168  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d24b  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f8b  00000000  00000000  0002d2e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d48  00000000  00000000  0002f270  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000c80  00000000  00000000  0002ffb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018d6d  00000000  00000000  00030c38  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d84f  00000000  00000000  000499a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008e628  00000000  00000000  000571f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000e581c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003f1c  00000000  00000000  000e5870  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	08004210 	.word	0x08004210

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	08004210 	.word	0x08004210

0800014c <_write>:
//  /* e.g. write a character to the EVAL_COM1 and Loop until the end of transmission */
//  HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 0xFFFF);
//  return ch;
//}
int _write(int file, unsigned char * p, int len)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b084      	sub	sp, #16
 8000150:	af00      	add	r7, sp, #0
 8000152:	60f8      	str	r0, [r7, #12]
 8000154:	60b9      	str	r1, [r7, #8]
 8000156:	607a      	str	r2, [r7, #4]
HAL_UART_Transmit(&huart1, p, len, 10);
 8000158:	687b      	ldr	r3, [r7, #4]
 800015a:	b29a      	uxth	r2, r3
 800015c:	230a      	movs	r3, #10
 800015e:	68b9      	ldr	r1, [r7, #8]
 8000160:	4803      	ldr	r0, [pc, #12]	; (8000170 <_write+0x24>)
 8000162:	f002 ff58 	bl	8003016 <HAL_UART_Transmit>
return len;
 8000166:	687b      	ldr	r3, [r7, #4]
}
 8000168:	4618      	mov	r0, r3
 800016a:	3710      	adds	r7, #16
 800016c:	46bd      	mov	sp, r7
 800016e:	bd80      	pop	{r7, pc}
 8000170:	20000110 	.word	0x20000110

08000174 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000174:	b580      	push	{r7, lr}
 8000176:	b082      	sub	sp, #8
 8000178:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800017a:	f000 fc8b 	bl	8000a94 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800017e:	f000 f90d 	bl	800039c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000182:	f000 fa43 	bl	800060c <MX_GPIO_Init>
  MX_TIM3_Init();
 8000186:	f000 f997 	bl	80004b8 <MX_TIM3_Init>
  MX_ADC1_Init();
 800018a:	f000 f957 	bl	800043c <MX_ADC1_Init>
  MX_USART1_UART_Init();
 800018e:	f000 fa13 	bl	80005b8 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8000192:	2100      	movs	r1, #0
 8000194:	487d      	ldr	r0, [pc, #500]	; (800038c <main+0x218>)
 8000196:	f002 f9e1 	bl	800255c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 800019a:	2104      	movs	r1, #4
 800019c:	487b      	ldr	r0, [pc, #492]	; (800038c <main+0x218>)
 800019e:	f002 f9dd 	bl	800255c <HAL_TIM_PWM_Start>
  HAL_ADC_Start(&hadc1);
 80001a2:	487b      	ldr	r0, [pc, #492]	; (8000390 <main+0x21c>)
 80001a4:	f000 fdd4 	bl	8000d50 <HAL_ADC_Start>
//  uint16_t interval = 50;			// Pulse
//  int16_t temp_Interval;			// 계산?�� ?�� ?��?��?��?�� Interval �????????????????��
//  int32_t temp_CCR = 0;			// Pulse �??????????????? 계산 ?�� ?��?�� (TIM5->CCR ?���???????????????)
//  uint32_t turningPoint = 2000;
//  __IO uint32_t CCR1;
  htim3.Instance->CCR1=0;
 80001a8:	4b78      	ldr	r3, [pc, #480]	; (800038c <main+0x218>)
 80001aa:	681b      	ldr	r3, [r3, #0]
 80001ac:	2200      	movs	r2, #0
 80001ae:	635a      	str	r2, [r3, #52]	; 0x34
  htim3.Instance->CCR2=0;
 80001b0:	4b76      	ldr	r3, [pc, #472]	; (800038c <main+0x218>)
 80001b2:	681b      	ldr	r3, [r3, #0]
 80001b4:	2200      	movs	r2, #0
 80001b6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if (HAL_ADC_PollForConversion(&hadc1, 10) == HAL_OK) {
 80001b8:	210a      	movs	r1, #10
 80001ba:	4875      	ldr	r0, [pc, #468]	; (8000390 <main+0x21c>)
 80001bc:	f000 fe76 	bl	8000eac <HAL_ADC_PollForConversion>
 80001c0:	4603      	mov	r3, r0
 80001c2:	2b00      	cmp	r3, #0
 80001c4:	d108      	bne.n	80001d8 <main+0x64>
	      adc_value = HAL_ADC_GetValue(&hadc1);
 80001c6:	4872      	ldr	r0, [pc, #456]	; (8000390 <main+0x21c>)
 80001c8:	f000 ff76 	bl	80010b8 <HAL_ADC_GetValue>
 80001cc:	6078      	str	r0, [r7, #4]
	      printf("adc_value = %d\r\n", (int)adc_value);
 80001ce:	687b      	ldr	r3, [r7, #4]
 80001d0:	4619      	mov	r1, r3
 80001d2:	4870      	ldr	r0, [pc, #448]	; (8000394 <main+0x220>)
 80001d4:	f003 f8bc 	bl	8003350 <iprintf>
	    }
	  HAL_Delay(100);
 80001d8:	2064      	movs	r0, #100	; 0x64
 80001da:	f000 fcbd 	bl	8000b58 <HAL_Delay>
//
//		  htim3.Instance->CCR1=(100*(adc_value/4095));
//		  HAL_Delay(10);
//		  htim3.Instance->CCR2=(100*(adc_value/4095));
//		  HAL_Delay(10);
	  if((adc_value>4000)&&(adc_value<=4095))
 80001de:	687b      	ldr	r3, [r7, #4]
 80001e0:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 80001e4:	d925      	bls.n	8000232 <main+0xbe>
 80001e6:	687b      	ldr	r3, [r7, #4]
 80001e8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80001ec:	d221      	bcs.n	8000232 <main+0xbe>
	  {
		  htim3.Instance->CCR1=0;
 80001ee:	4b67      	ldr	r3, [pc, #412]	; (800038c <main+0x218>)
 80001f0:	681b      	ldr	r3, [r3, #0]
 80001f2:	2200      	movs	r2, #0
 80001f4:	635a      	str	r2, [r3, #52]	; 0x34
		  htim3.Instance->CCR2=0;
 80001f6:	4b65      	ldr	r3, [pc, #404]	; (800038c <main+0x218>)
 80001f8:	681b      	ldr	r3, [r3, #0]
 80001fa:	2200      	movs	r2, #0
 80001fc:	639a      	str	r2, [r3, #56]	; 0x38
		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, 0);
 80001fe:	2200      	movs	r2, #0
 8000200:	2104      	movs	r1, #4
 8000202:	4865      	ldr	r0, [pc, #404]	; (8000398 <main+0x224>)
 8000204:	f001 fb56 	bl	80018b4 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, 1);
 8000208:	2201      	movs	r2, #1
 800020a:	2108      	movs	r1, #8
 800020c:	4862      	ldr	r0, [pc, #392]	; (8000398 <main+0x224>)
 800020e:	f001 fb51 	bl	80018b4 <HAL_GPIO_WritePin>
		  HAL_Delay(10);
 8000212:	200a      	movs	r0, #10
 8000214:	f000 fca0 	bl	8000b58 <HAL_Delay>
			 HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, 0);
 8000218:	2200      	movs	r2, #0
 800021a:	2110      	movs	r1, #16
 800021c:	485e      	ldr	r0, [pc, #376]	; (8000398 <main+0x224>)
 800021e:	f001 fb49 	bl	80018b4 <HAL_GPIO_WritePin>
			 HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, 1);
 8000222:	2201      	movs	r2, #1
 8000224:	2120      	movs	r1, #32
 8000226:	485c      	ldr	r0, [pc, #368]	; (8000398 <main+0x224>)
 8000228:	f001 fb44 	bl	80018b4 <HAL_GPIO_WritePin>
			 HAL_Delay(10);
 800022c:	200a      	movs	r0, #10
 800022e:	f000 fc93 	bl	8000b58 <HAL_Delay>
	  }
	  if((adc_value>3000)&&(adc_value<4000))
 8000232:	687b      	ldr	r3, [r7, #4]
 8000234:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8000238:	4293      	cmp	r3, r2
 800023a:	d925      	bls.n	8000288 <main+0x114>
 800023c:	687b      	ldr	r3, [r7, #4]
 800023e:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 8000242:	d221      	bcs.n	8000288 <main+0x114>
	  {
		  htim3.Instance->CCR1=30;
 8000244:	4b51      	ldr	r3, [pc, #324]	; (800038c <main+0x218>)
 8000246:	681b      	ldr	r3, [r3, #0]
 8000248:	221e      	movs	r2, #30
 800024a:	635a      	str	r2, [r3, #52]	; 0x34
		  htim3.Instance->CCR2=30;
 800024c:	4b4f      	ldr	r3, [pc, #316]	; (800038c <main+0x218>)
 800024e:	681b      	ldr	r3, [r3, #0]
 8000250:	221e      	movs	r2, #30
 8000252:	639a      	str	r2, [r3, #56]	; 0x38
		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, 0);
 8000254:	2200      	movs	r2, #0
 8000256:	2104      	movs	r1, #4
 8000258:	484f      	ldr	r0, [pc, #316]	; (8000398 <main+0x224>)
 800025a:	f001 fb2b 	bl	80018b4 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, 1);
 800025e:	2201      	movs	r2, #1
 8000260:	2108      	movs	r1, #8
 8000262:	484d      	ldr	r0, [pc, #308]	; (8000398 <main+0x224>)
 8000264:	f001 fb26 	bl	80018b4 <HAL_GPIO_WritePin>
		  HAL_Delay(10);
 8000268:	200a      	movs	r0, #10
 800026a:	f000 fc75 	bl	8000b58 <HAL_Delay>
			 HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, 0);
 800026e:	2200      	movs	r2, #0
 8000270:	2110      	movs	r1, #16
 8000272:	4849      	ldr	r0, [pc, #292]	; (8000398 <main+0x224>)
 8000274:	f001 fb1e 	bl	80018b4 <HAL_GPIO_WritePin>
			 HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, 1);
 8000278:	2201      	movs	r2, #1
 800027a:	2120      	movs	r1, #32
 800027c:	4846      	ldr	r0, [pc, #280]	; (8000398 <main+0x224>)
 800027e:	f001 fb19 	bl	80018b4 <HAL_GPIO_WritePin>
			 HAL_Delay(10);
 8000282:	200a      	movs	r0, #10
 8000284:	f000 fc68 	bl	8000b58 <HAL_Delay>
	  }

	  if((adc_value>2000)&&(adc_value<3000))
 8000288:	687b      	ldr	r3, [r7, #4]
 800028a:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800028e:	d926      	bls.n	80002de <main+0x16a>
 8000290:	687b      	ldr	r3, [r7, #4]
 8000292:	f640 32b7 	movw	r2, #2999	; 0xbb7
 8000296:	4293      	cmp	r3, r2
 8000298:	d821      	bhi.n	80002de <main+0x16a>
	  {
		  htim3.Instance->CCR1=50;
 800029a:	4b3c      	ldr	r3, [pc, #240]	; (800038c <main+0x218>)
 800029c:	681b      	ldr	r3, [r3, #0]
 800029e:	2232      	movs	r2, #50	; 0x32
 80002a0:	635a      	str	r2, [r3, #52]	; 0x34
		  htim3.Instance->CCR2=50;
 80002a2:	4b3a      	ldr	r3, [pc, #232]	; (800038c <main+0x218>)
 80002a4:	681b      	ldr	r3, [r3, #0]
 80002a6:	2232      	movs	r2, #50	; 0x32
 80002a8:	639a      	str	r2, [r3, #56]	; 0x38
		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, 0);
 80002aa:	2200      	movs	r2, #0
 80002ac:	2104      	movs	r1, #4
 80002ae:	483a      	ldr	r0, [pc, #232]	; (8000398 <main+0x224>)
 80002b0:	f001 fb00 	bl	80018b4 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, 1);
 80002b4:	2201      	movs	r2, #1
 80002b6:	2108      	movs	r1, #8
 80002b8:	4837      	ldr	r0, [pc, #220]	; (8000398 <main+0x224>)
 80002ba:	f001 fafb 	bl	80018b4 <HAL_GPIO_WritePin>
		  HAL_Delay(10);
 80002be:	200a      	movs	r0, #10
 80002c0:	f000 fc4a 	bl	8000b58 <HAL_Delay>
			 HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, 0);
 80002c4:	2200      	movs	r2, #0
 80002c6:	2110      	movs	r1, #16
 80002c8:	4833      	ldr	r0, [pc, #204]	; (8000398 <main+0x224>)
 80002ca:	f001 faf3 	bl	80018b4 <HAL_GPIO_WritePin>
			 HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, 1);
 80002ce:	2201      	movs	r2, #1
 80002d0:	2120      	movs	r1, #32
 80002d2:	4831      	ldr	r0, [pc, #196]	; (8000398 <main+0x224>)
 80002d4:	f001 faee 	bl	80018b4 <HAL_GPIO_WritePin>
			 HAL_Delay(10);
 80002d8:	200a      	movs	r0, #10
 80002da:	f000 fc3d 	bl	8000b58 <HAL_Delay>
	  }
	  if((adc_value>1000)&&(adc_value<2000))
 80002de:	687b      	ldr	r3, [r7, #4]
 80002e0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80002e4:	d925      	bls.n	8000332 <main+0x1be>
 80002e6:	687b      	ldr	r3, [r7, #4]
 80002e8:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 80002ec:	d221      	bcs.n	8000332 <main+0x1be>
	 	  {
	 		  htim3.Instance->CCR1=80;
 80002ee:	4b27      	ldr	r3, [pc, #156]	; (800038c <main+0x218>)
 80002f0:	681b      	ldr	r3, [r3, #0]
 80002f2:	2250      	movs	r2, #80	; 0x50
 80002f4:	635a      	str	r2, [r3, #52]	; 0x34
	 		  htim3.Instance->CCR2=80;
 80002f6:	4b25      	ldr	r3, [pc, #148]	; (800038c <main+0x218>)
 80002f8:	681b      	ldr	r3, [r3, #0]
 80002fa:	2250      	movs	r2, #80	; 0x50
 80002fc:	639a      	str	r2, [r3, #56]	; 0x38
			  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, 0);
 80002fe:	2200      	movs	r2, #0
 8000300:	2104      	movs	r1, #4
 8000302:	4825      	ldr	r0, [pc, #148]	; (8000398 <main+0x224>)
 8000304:	f001 fad6 	bl	80018b4 <HAL_GPIO_WritePin>
			  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, 1);
 8000308:	2201      	movs	r2, #1
 800030a:	2108      	movs	r1, #8
 800030c:	4822      	ldr	r0, [pc, #136]	; (8000398 <main+0x224>)
 800030e:	f001 fad1 	bl	80018b4 <HAL_GPIO_WritePin>
			  HAL_Delay(10);
 8000312:	200a      	movs	r0, #10
 8000314:	f000 fc20 	bl	8000b58 <HAL_Delay>
				 HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, 0);
 8000318:	2200      	movs	r2, #0
 800031a:	2110      	movs	r1, #16
 800031c:	481e      	ldr	r0, [pc, #120]	; (8000398 <main+0x224>)
 800031e:	f001 fac9 	bl	80018b4 <HAL_GPIO_WritePin>
				 HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, 1);
 8000322:	2201      	movs	r2, #1
 8000324:	2120      	movs	r1, #32
 8000326:	481c      	ldr	r0, [pc, #112]	; (8000398 <main+0x224>)
 8000328:	f001 fac4 	bl	80018b4 <HAL_GPIO_WritePin>
				 HAL_Delay(10);
 800032c:	200a      	movs	r0, #10
 800032e:	f000 fc13 	bl	8000b58 <HAL_Delay>
	 	  }
	  if((adc_value>0)&&(adc_value<1000))
 8000332:	687b      	ldr	r3, [r7, #4]
 8000334:	2b00      	cmp	r3, #0
 8000336:	f43f af3f 	beq.w	80001b8 <main+0x44>
 800033a:	687b      	ldr	r3, [r7, #4]
 800033c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000340:	f4bf af3a 	bcs.w	80001b8 <main+0x44>
	  	 	  {
	  	 		  htim3.Instance->CCR1=100;
 8000344:	4b11      	ldr	r3, [pc, #68]	; (800038c <main+0x218>)
 8000346:	681b      	ldr	r3, [r3, #0]
 8000348:	2264      	movs	r2, #100	; 0x64
 800034a:	635a      	str	r2, [r3, #52]	; 0x34
	  	 		  htim3.Instance->CCR2=100;
 800034c:	4b0f      	ldr	r3, [pc, #60]	; (800038c <main+0x218>)
 800034e:	681b      	ldr	r3, [r3, #0]
 8000350:	2264      	movs	r2, #100	; 0x64
 8000352:	639a      	str	r2, [r3, #56]	; 0x38
	  			  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, 0);
 8000354:	2200      	movs	r2, #0
 8000356:	2104      	movs	r1, #4
 8000358:	480f      	ldr	r0, [pc, #60]	; (8000398 <main+0x224>)
 800035a:	f001 faab 	bl	80018b4 <HAL_GPIO_WritePin>
	  			  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, 1);
 800035e:	2201      	movs	r2, #1
 8000360:	2108      	movs	r1, #8
 8000362:	480d      	ldr	r0, [pc, #52]	; (8000398 <main+0x224>)
 8000364:	f001 faa6 	bl	80018b4 <HAL_GPIO_WritePin>
	  			  HAL_Delay(10);
 8000368:	200a      	movs	r0, #10
 800036a:	f000 fbf5 	bl	8000b58 <HAL_Delay>
	  				 HAL_GPIO_WritePin(GPIOC, GPIO_PIN_4, 0);
 800036e:	2200      	movs	r2, #0
 8000370:	2110      	movs	r1, #16
 8000372:	4809      	ldr	r0, [pc, #36]	; (8000398 <main+0x224>)
 8000374:	f001 fa9e 	bl	80018b4 <HAL_GPIO_WritePin>
	  				 HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, 1);
 8000378:	2201      	movs	r2, #1
 800037a:	2120      	movs	r1, #32
 800037c:	4806      	ldr	r0, [pc, #24]	; (8000398 <main+0x224>)
 800037e:	f001 fa99 	bl	80018b4 <HAL_GPIO_WritePin>
	  				 HAL_Delay(10);
 8000382:	200a      	movs	r0, #10
 8000384:	f000 fbe8 	bl	8000b58 <HAL_Delay>
	  if (HAL_ADC_PollForConversion(&hadc1, 10) == HAL_OK) {
 8000388:	e716      	b.n	80001b8 <main+0x44>
 800038a:	bf00      	nop
 800038c:	20000098 	.word	0x20000098
 8000390:	200000e0 	.word	0x200000e0
 8000394:	08004228 	.word	0x08004228
 8000398:	40011000 	.word	0x40011000

0800039c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800039c:	b580      	push	{r7, lr}
 800039e:	b094      	sub	sp, #80	; 0x50
 80003a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80003a2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80003a6:	2228      	movs	r2, #40	; 0x28
 80003a8:	2100      	movs	r1, #0
 80003aa:	4618      	mov	r0, r3
 80003ac:	f002 ffc8 	bl	8003340 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80003b0:	f107 0314 	add.w	r3, r7, #20
 80003b4:	2200      	movs	r2, #0
 80003b6:	601a      	str	r2, [r3, #0]
 80003b8:	605a      	str	r2, [r3, #4]
 80003ba:	609a      	str	r2, [r3, #8]
 80003bc:	60da      	str	r2, [r3, #12]
 80003be:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80003c0:	1d3b      	adds	r3, r7, #4
 80003c2:	2200      	movs	r2, #0
 80003c4:	601a      	str	r2, [r3, #0]
 80003c6:	605a      	str	r2, [r3, #4]
 80003c8:	609a      	str	r2, [r3, #8]
 80003ca:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80003cc:	2302      	movs	r3, #2
 80003ce:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80003d0:	2301      	movs	r3, #1
 80003d2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80003d4:	2310      	movs	r3, #16
 80003d6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80003d8:	2300      	movs	r3, #0
 80003da:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80003dc:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80003e0:	4618      	mov	r0, r3
 80003e2:	f001 fa7f 	bl	80018e4 <HAL_RCC_OscConfig>
 80003e6:	4603      	mov	r3, r0
 80003e8:	2b00      	cmp	r3, #0
 80003ea:	d001      	beq.n	80003f0 <SystemClock_Config+0x54>
  {
    Error_Handler();
 80003ec:	f000 f958 	bl	80006a0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80003f0:	230f      	movs	r3, #15
 80003f2:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80003f4:	2300      	movs	r3, #0
 80003f6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80003f8:	2300      	movs	r3, #0
 80003fa:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80003fc:	2300      	movs	r3, #0
 80003fe:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000400:	2300      	movs	r3, #0
 8000402:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000404:	f107 0314 	add.w	r3, r7, #20
 8000408:	2100      	movs	r1, #0
 800040a:	4618      	mov	r0, r3
 800040c:	f001 fcea 	bl	8001de4 <HAL_RCC_ClockConfig>
 8000410:	4603      	mov	r3, r0
 8000412:	2b00      	cmp	r3, #0
 8000414:	d001      	beq.n	800041a <SystemClock_Config+0x7e>
  {
    Error_Handler();
 8000416:	f000 f943 	bl	80006a0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800041a:	2302      	movs	r3, #2
 800041c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 800041e:	2300      	movs	r3, #0
 8000420:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000422:	1d3b      	adds	r3, r7, #4
 8000424:	4618      	mov	r0, r3
 8000426:	f001 fe77 	bl	8002118 <HAL_RCCEx_PeriphCLKConfig>
 800042a:	4603      	mov	r3, r0
 800042c:	2b00      	cmp	r3, #0
 800042e:	d001      	beq.n	8000434 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000430:	f000 f936 	bl	80006a0 <Error_Handler>
  }
}
 8000434:	bf00      	nop
 8000436:	3750      	adds	r7, #80	; 0x50
 8000438:	46bd      	mov	sp, r7
 800043a:	bd80      	pop	{r7, pc}

0800043c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800043c:	b580      	push	{r7, lr}
 800043e:	b084      	sub	sp, #16
 8000440:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000442:	1d3b      	adds	r3, r7, #4
 8000444:	2200      	movs	r2, #0
 8000446:	601a      	str	r2, [r3, #0]
 8000448:	605a      	str	r2, [r3, #4]
 800044a:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 800044c:	4b18      	ldr	r3, [pc, #96]	; (80004b0 <MX_ADC1_Init+0x74>)
 800044e:	4a19      	ldr	r2, [pc, #100]	; (80004b4 <MX_ADC1_Init+0x78>)
 8000450:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000452:	4b17      	ldr	r3, [pc, #92]	; (80004b0 <MX_ADC1_Init+0x74>)
 8000454:	2200      	movs	r2, #0
 8000456:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000458:	4b15      	ldr	r3, [pc, #84]	; (80004b0 <MX_ADC1_Init+0x74>)
 800045a:	2201      	movs	r2, #1
 800045c:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800045e:	4b14      	ldr	r3, [pc, #80]	; (80004b0 <MX_ADC1_Init+0x74>)
 8000460:	2200      	movs	r2, #0
 8000462:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000464:	4b12      	ldr	r3, [pc, #72]	; (80004b0 <MX_ADC1_Init+0x74>)
 8000466:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 800046a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800046c:	4b10      	ldr	r3, [pc, #64]	; (80004b0 <MX_ADC1_Init+0x74>)
 800046e:	2200      	movs	r2, #0
 8000470:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000472:	4b0f      	ldr	r3, [pc, #60]	; (80004b0 <MX_ADC1_Init+0x74>)
 8000474:	2201      	movs	r2, #1
 8000476:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000478:	480d      	ldr	r0, [pc, #52]	; (80004b0 <MX_ADC1_Init+0x74>)
 800047a:	f000 fb91 	bl	8000ba0 <HAL_ADC_Init>
 800047e:	4603      	mov	r3, r0
 8000480:	2b00      	cmp	r3, #0
 8000482:	d001      	beq.n	8000488 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000484:	f000 f90c 	bl	80006a0 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8000488:	230a      	movs	r3, #10
 800048a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800048c:	2301      	movs	r3, #1
 800048e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000490:	2300      	movs	r3, #0
 8000492:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000494:	1d3b      	adds	r3, r7, #4
 8000496:	4619      	mov	r1, r3
 8000498:	4805      	ldr	r0, [pc, #20]	; (80004b0 <MX_ADC1_Init+0x74>)
 800049a:	f000 fe19 	bl	80010d0 <HAL_ADC_ConfigChannel>
 800049e:	4603      	mov	r3, r0
 80004a0:	2b00      	cmp	r3, #0
 80004a2:	d001      	beq.n	80004a8 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 80004a4:	f000 f8fc 	bl	80006a0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80004a8:	bf00      	nop
 80004aa:	3710      	adds	r7, #16
 80004ac:	46bd      	mov	sp, r7
 80004ae:	bd80      	pop	{r7, pc}
 80004b0:	200000e0 	.word	0x200000e0
 80004b4:	40012400 	.word	0x40012400

080004b8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80004b8:	b580      	push	{r7, lr}
 80004ba:	b08e      	sub	sp, #56	; 0x38
 80004bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80004be:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80004c2:	2200      	movs	r2, #0
 80004c4:	601a      	str	r2, [r3, #0]
 80004c6:	605a      	str	r2, [r3, #4]
 80004c8:	609a      	str	r2, [r3, #8]
 80004ca:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80004cc:	f107 0320 	add.w	r3, r7, #32
 80004d0:	2200      	movs	r2, #0
 80004d2:	601a      	str	r2, [r3, #0]
 80004d4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80004d6:	1d3b      	adds	r3, r7, #4
 80004d8:	2200      	movs	r2, #0
 80004da:	601a      	str	r2, [r3, #0]
 80004dc:	605a      	str	r2, [r3, #4]
 80004de:	609a      	str	r2, [r3, #8]
 80004e0:	60da      	str	r2, [r3, #12]
 80004e2:	611a      	str	r2, [r3, #16]
 80004e4:	615a      	str	r2, [r3, #20]
 80004e6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80004e8:	4b31      	ldr	r3, [pc, #196]	; (80005b0 <MX_TIM3_Init+0xf8>)
 80004ea:	4a32      	ldr	r2, [pc, #200]	; (80005b4 <MX_TIM3_Init+0xfc>)
 80004ec:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 7;
 80004ee:	4b30      	ldr	r3, [pc, #192]	; (80005b0 <MX_TIM3_Init+0xf8>)
 80004f0:	2207      	movs	r2, #7
 80004f2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80004f4:	4b2e      	ldr	r3, [pc, #184]	; (80005b0 <MX_TIM3_Init+0xf8>)
 80004f6:	2200      	movs	r2, #0
 80004f8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1;
 80004fa:	4b2d      	ldr	r3, [pc, #180]	; (80005b0 <MX_TIM3_Init+0xf8>)
 80004fc:	2201      	movs	r2, #1
 80004fe:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000500:	4b2b      	ldr	r3, [pc, #172]	; (80005b0 <MX_TIM3_Init+0xf8>)
 8000502:	2200      	movs	r2, #0
 8000504:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000506:	4b2a      	ldr	r3, [pc, #168]	; (80005b0 <MX_TIM3_Init+0xf8>)
 8000508:	2200      	movs	r2, #0
 800050a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800050c:	4828      	ldr	r0, [pc, #160]	; (80005b0 <MX_TIM3_Init+0xf8>)
 800050e:	f001 ff7d 	bl	800240c <HAL_TIM_Base_Init>
 8000512:	4603      	mov	r3, r0
 8000514:	2b00      	cmp	r3, #0
 8000516:	d001      	beq.n	800051c <MX_TIM3_Init+0x64>
  {
    Error_Handler();
 8000518:	f000 f8c2 	bl	80006a0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800051c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000520:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000522:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000526:	4619      	mov	r1, r3
 8000528:	4821      	ldr	r0, [pc, #132]	; (80005b0 <MX_TIM3_Init+0xf8>)
 800052a:	f002 f971 	bl	8002810 <HAL_TIM_ConfigClockSource>
 800052e:	4603      	mov	r3, r0
 8000530:	2b00      	cmp	r3, #0
 8000532:	d001      	beq.n	8000538 <MX_TIM3_Init+0x80>
  {
    Error_Handler();
 8000534:	f000 f8b4 	bl	80006a0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000538:	481d      	ldr	r0, [pc, #116]	; (80005b0 <MX_TIM3_Init+0xf8>)
 800053a:	f001 ffb6 	bl	80024aa <HAL_TIM_PWM_Init>
 800053e:	4603      	mov	r3, r0
 8000540:	2b00      	cmp	r3, #0
 8000542:	d001      	beq.n	8000548 <MX_TIM3_Init+0x90>
  {
    Error_Handler();
 8000544:	f000 f8ac 	bl	80006a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000548:	2300      	movs	r3, #0
 800054a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800054c:	2300      	movs	r3, #0
 800054e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000550:	f107 0320 	add.w	r3, r7, #32
 8000554:	4619      	mov	r1, r3
 8000556:	4816      	ldr	r0, [pc, #88]	; (80005b0 <MX_TIM3_Init+0xf8>)
 8000558:	f002 fcb8 	bl	8002ecc <HAL_TIMEx_MasterConfigSynchronization>
 800055c:	4603      	mov	r3, r0
 800055e:	2b00      	cmp	r3, #0
 8000560:	d001      	beq.n	8000566 <MX_TIM3_Init+0xae>
  {
    Error_Handler();
 8000562:	f000 f89d 	bl	80006a0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000566:	2360      	movs	r3, #96	; 0x60
 8000568:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 19;
 800056a:	2313      	movs	r3, #19
 800056c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800056e:	2300      	movs	r3, #0
 8000570:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000572:	2300      	movs	r3, #0
 8000574:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000576:	1d3b      	adds	r3, r7, #4
 8000578:	2200      	movs	r2, #0
 800057a:	4619      	mov	r1, r3
 800057c:	480c      	ldr	r0, [pc, #48]	; (80005b0 <MX_TIM3_Init+0xf8>)
 800057e:	f002 f889 	bl	8002694 <HAL_TIM_PWM_ConfigChannel>
 8000582:	4603      	mov	r3, r0
 8000584:	2b00      	cmp	r3, #0
 8000586:	d001      	beq.n	800058c <MX_TIM3_Init+0xd4>
  {
    Error_Handler();
 8000588:	f000 f88a 	bl	80006a0 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800058c:	1d3b      	adds	r3, r7, #4
 800058e:	2204      	movs	r2, #4
 8000590:	4619      	mov	r1, r3
 8000592:	4807      	ldr	r0, [pc, #28]	; (80005b0 <MX_TIM3_Init+0xf8>)
 8000594:	f002 f87e 	bl	8002694 <HAL_TIM_PWM_ConfigChannel>
 8000598:	4603      	mov	r3, r0
 800059a:	2b00      	cmp	r3, #0
 800059c:	d001      	beq.n	80005a2 <MX_TIM3_Init+0xea>
  {
    Error_Handler();
 800059e:	f000 f87f 	bl	80006a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80005a2:	4803      	ldr	r0, [pc, #12]	; (80005b0 <MX_TIM3_Init+0xf8>)
 80005a4:	f000 f90e 	bl	80007c4 <HAL_TIM_MspPostInit>

}
 80005a8:	bf00      	nop
 80005aa:	3738      	adds	r7, #56	; 0x38
 80005ac:	46bd      	mov	sp, r7
 80005ae:	bd80      	pop	{r7, pc}
 80005b0:	20000098 	.word	0x20000098
 80005b4:	40000400 	.word	0x40000400

080005b8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80005b8:	b580      	push	{r7, lr}
 80005ba:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80005bc:	4b11      	ldr	r3, [pc, #68]	; (8000604 <MX_USART1_UART_Init+0x4c>)
 80005be:	4a12      	ldr	r2, [pc, #72]	; (8000608 <MX_USART1_UART_Init+0x50>)
 80005c0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80005c2:	4b10      	ldr	r3, [pc, #64]	; (8000604 <MX_USART1_UART_Init+0x4c>)
 80005c4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80005c8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80005ca:	4b0e      	ldr	r3, [pc, #56]	; (8000604 <MX_USART1_UART_Init+0x4c>)
 80005cc:	2200      	movs	r2, #0
 80005ce:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80005d0:	4b0c      	ldr	r3, [pc, #48]	; (8000604 <MX_USART1_UART_Init+0x4c>)
 80005d2:	2200      	movs	r2, #0
 80005d4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80005d6:	4b0b      	ldr	r3, [pc, #44]	; (8000604 <MX_USART1_UART_Init+0x4c>)
 80005d8:	2200      	movs	r2, #0
 80005da:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80005dc:	4b09      	ldr	r3, [pc, #36]	; (8000604 <MX_USART1_UART_Init+0x4c>)
 80005de:	220c      	movs	r2, #12
 80005e0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80005e2:	4b08      	ldr	r3, [pc, #32]	; (8000604 <MX_USART1_UART_Init+0x4c>)
 80005e4:	2200      	movs	r2, #0
 80005e6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80005e8:	4b06      	ldr	r3, [pc, #24]	; (8000604 <MX_USART1_UART_Init+0x4c>)
 80005ea:	2200      	movs	r2, #0
 80005ec:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80005ee:	4805      	ldr	r0, [pc, #20]	; (8000604 <MX_USART1_UART_Init+0x4c>)
 80005f0:	f002 fcc4 	bl	8002f7c <HAL_UART_Init>
 80005f4:	4603      	mov	r3, r0
 80005f6:	2b00      	cmp	r3, #0
 80005f8:	d001      	beq.n	80005fe <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80005fa:	f000 f851 	bl	80006a0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80005fe:	bf00      	nop
 8000600:	bd80      	pop	{r7, pc}
 8000602:	bf00      	nop
 8000604:	20000110 	.word	0x20000110
 8000608:	40013800 	.word	0x40013800

0800060c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800060c:	b580      	push	{r7, lr}
 800060e:	b088      	sub	sp, #32
 8000610:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000612:	f107 0310 	add.w	r3, r7, #16
 8000616:	2200      	movs	r2, #0
 8000618:	601a      	str	r2, [r3, #0]
 800061a:	605a      	str	r2, [r3, #4]
 800061c:	609a      	str	r2, [r3, #8]
 800061e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000620:	4b1d      	ldr	r3, [pc, #116]	; (8000698 <MX_GPIO_Init+0x8c>)
 8000622:	699b      	ldr	r3, [r3, #24]
 8000624:	4a1c      	ldr	r2, [pc, #112]	; (8000698 <MX_GPIO_Init+0x8c>)
 8000626:	f043 0320 	orr.w	r3, r3, #32
 800062a:	6193      	str	r3, [r2, #24]
 800062c:	4b1a      	ldr	r3, [pc, #104]	; (8000698 <MX_GPIO_Init+0x8c>)
 800062e:	699b      	ldr	r3, [r3, #24]
 8000630:	f003 0320 	and.w	r3, r3, #32
 8000634:	60fb      	str	r3, [r7, #12]
 8000636:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000638:	4b17      	ldr	r3, [pc, #92]	; (8000698 <MX_GPIO_Init+0x8c>)
 800063a:	699b      	ldr	r3, [r3, #24]
 800063c:	4a16      	ldr	r2, [pc, #88]	; (8000698 <MX_GPIO_Init+0x8c>)
 800063e:	f043 0310 	orr.w	r3, r3, #16
 8000642:	6193      	str	r3, [r2, #24]
 8000644:	4b14      	ldr	r3, [pc, #80]	; (8000698 <MX_GPIO_Init+0x8c>)
 8000646:	699b      	ldr	r3, [r3, #24]
 8000648:	f003 0310 	and.w	r3, r3, #16
 800064c:	60bb      	str	r3, [r7, #8]
 800064e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000650:	4b11      	ldr	r3, [pc, #68]	; (8000698 <MX_GPIO_Init+0x8c>)
 8000652:	699b      	ldr	r3, [r3, #24]
 8000654:	4a10      	ldr	r2, [pc, #64]	; (8000698 <MX_GPIO_Init+0x8c>)
 8000656:	f043 0304 	orr.w	r3, r3, #4
 800065a:	6193      	str	r3, [r2, #24]
 800065c:	4b0e      	ldr	r3, [pc, #56]	; (8000698 <MX_GPIO_Init+0x8c>)
 800065e:	699b      	ldr	r3, [r3, #24]
 8000660:	f003 0304 	and.w	r3, r3, #4
 8000664:	607b      	str	r3, [r7, #4]
 8000666:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5, GPIO_PIN_RESET);
 8000668:	2200      	movs	r2, #0
 800066a:	213c      	movs	r1, #60	; 0x3c
 800066c:	480b      	ldr	r0, [pc, #44]	; (800069c <MX_GPIO_Init+0x90>)
 800066e:	f001 f921 	bl	80018b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC2 PC3 PC4 PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8000672:	233c      	movs	r3, #60	; 0x3c
 8000674:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000676:	2301      	movs	r3, #1
 8000678:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800067a:	2300      	movs	r3, #0
 800067c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800067e:	2302      	movs	r3, #2
 8000680:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000682:	f107 0310 	add.w	r3, r7, #16
 8000686:	4619      	mov	r1, r3
 8000688:	4804      	ldr	r0, [pc, #16]	; (800069c <MX_GPIO_Init+0x90>)
 800068a:	f000 ff99 	bl	80015c0 <HAL_GPIO_Init>

}
 800068e:	bf00      	nop
 8000690:	3720      	adds	r7, #32
 8000692:	46bd      	mov	sp, r7
 8000694:	bd80      	pop	{r7, pc}
 8000696:	bf00      	nop
 8000698:	40021000 	.word	0x40021000
 800069c:	40011000 	.word	0x40011000

080006a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80006a0:	b480      	push	{r7}
 80006a2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006a4:	b672      	cpsid	i
}
 80006a6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80006a8:	e7fe      	b.n	80006a8 <Error_Handler+0x8>
	...

080006ac <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80006ac:	b480      	push	{r7}
 80006ae:	b085      	sub	sp, #20
 80006b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80006b2:	4b15      	ldr	r3, [pc, #84]	; (8000708 <HAL_MspInit+0x5c>)
 80006b4:	699b      	ldr	r3, [r3, #24]
 80006b6:	4a14      	ldr	r2, [pc, #80]	; (8000708 <HAL_MspInit+0x5c>)
 80006b8:	f043 0301 	orr.w	r3, r3, #1
 80006bc:	6193      	str	r3, [r2, #24]
 80006be:	4b12      	ldr	r3, [pc, #72]	; (8000708 <HAL_MspInit+0x5c>)
 80006c0:	699b      	ldr	r3, [r3, #24]
 80006c2:	f003 0301 	and.w	r3, r3, #1
 80006c6:	60bb      	str	r3, [r7, #8]
 80006c8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80006ca:	4b0f      	ldr	r3, [pc, #60]	; (8000708 <HAL_MspInit+0x5c>)
 80006cc:	69db      	ldr	r3, [r3, #28]
 80006ce:	4a0e      	ldr	r2, [pc, #56]	; (8000708 <HAL_MspInit+0x5c>)
 80006d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80006d4:	61d3      	str	r3, [r2, #28]
 80006d6:	4b0c      	ldr	r3, [pc, #48]	; (8000708 <HAL_MspInit+0x5c>)
 80006d8:	69db      	ldr	r3, [r3, #28]
 80006da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80006de:	607b      	str	r3, [r7, #4]
 80006e0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80006e2:	4b0a      	ldr	r3, [pc, #40]	; (800070c <HAL_MspInit+0x60>)
 80006e4:	685b      	ldr	r3, [r3, #4]
 80006e6:	60fb      	str	r3, [r7, #12]
 80006e8:	68fb      	ldr	r3, [r7, #12]
 80006ea:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80006ee:	60fb      	str	r3, [r7, #12]
 80006f0:	68fb      	ldr	r3, [r7, #12]
 80006f2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80006f6:	60fb      	str	r3, [r7, #12]
 80006f8:	4a04      	ldr	r2, [pc, #16]	; (800070c <HAL_MspInit+0x60>)
 80006fa:	68fb      	ldr	r3, [r7, #12]
 80006fc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80006fe:	bf00      	nop
 8000700:	3714      	adds	r7, #20
 8000702:	46bd      	mov	sp, r7
 8000704:	bc80      	pop	{r7}
 8000706:	4770      	bx	lr
 8000708:	40021000 	.word	0x40021000
 800070c:	40010000 	.word	0x40010000

08000710 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	b088      	sub	sp, #32
 8000714:	af00      	add	r7, sp, #0
 8000716:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000718:	f107 0310 	add.w	r3, r7, #16
 800071c:	2200      	movs	r2, #0
 800071e:	601a      	str	r2, [r3, #0]
 8000720:	605a      	str	r2, [r3, #4]
 8000722:	609a      	str	r2, [r3, #8]
 8000724:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8000726:	687b      	ldr	r3, [r7, #4]
 8000728:	681b      	ldr	r3, [r3, #0]
 800072a:	4a14      	ldr	r2, [pc, #80]	; (800077c <HAL_ADC_MspInit+0x6c>)
 800072c:	4293      	cmp	r3, r2
 800072e:	d121      	bne.n	8000774 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000730:	4b13      	ldr	r3, [pc, #76]	; (8000780 <HAL_ADC_MspInit+0x70>)
 8000732:	699b      	ldr	r3, [r3, #24]
 8000734:	4a12      	ldr	r2, [pc, #72]	; (8000780 <HAL_ADC_MspInit+0x70>)
 8000736:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800073a:	6193      	str	r3, [r2, #24]
 800073c:	4b10      	ldr	r3, [pc, #64]	; (8000780 <HAL_ADC_MspInit+0x70>)
 800073e:	699b      	ldr	r3, [r3, #24]
 8000740:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000744:	60fb      	str	r3, [r7, #12]
 8000746:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000748:	4b0d      	ldr	r3, [pc, #52]	; (8000780 <HAL_ADC_MspInit+0x70>)
 800074a:	699b      	ldr	r3, [r3, #24]
 800074c:	4a0c      	ldr	r2, [pc, #48]	; (8000780 <HAL_ADC_MspInit+0x70>)
 800074e:	f043 0310 	orr.w	r3, r3, #16
 8000752:	6193      	str	r3, [r2, #24]
 8000754:	4b0a      	ldr	r3, [pc, #40]	; (8000780 <HAL_ADC_MspInit+0x70>)
 8000756:	699b      	ldr	r3, [r3, #24]
 8000758:	f003 0310 	and.w	r3, r3, #16
 800075c:	60bb      	str	r3, [r7, #8]
 800075e:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000760:	2301      	movs	r3, #1
 8000762:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000764:	2303      	movs	r3, #3
 8000766:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000768:	f107 0310 	add.w	r3, r7, #16
 800076c:	4619      	mov	r1, r3
 800076e:	4805      	ldr	r0, [pc, #20]	; (8000784 <HAL_ADC_MspInit+0x74>)
 8000770:	f000 ff26 	bl	80015c0 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000774:	bf00      	nop
 8000776:	3720      	adds	r7, #32
 8000778:	46bd      	mov	sp, r7
 800077a:	bd80      	pop	{r7, pc}
 800077c:	40012400 	.word	0x40012400
 8000780:	40021000 	.word	0x40021000
 8000784:	40011000 	.word	0x40011000

08000788 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000788:	b480      	push	{r7}
 800078a:	b085      	sub	sp, #20
 800078c:	af00      	add	r7, sp, #0
 800078e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8000790:	687b      	ldr	r3, [r7, #4]
 8000792:	681b      	ldr	r3, [r3, #0]
 8000794:	4a09      	ldr	r2, [pc, #36]	; (80007bc <HAL_TIM_Base_MspInit+0x34>)
 8000796:	4293      	cmp	r3, r2
 8000798:	d10b      	bne.n	80007b2 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800079a:	4b09      	ldr	r3, [pc, #36]	; (80007c0 <HAL_TIM_Base_MspInit+0x38>)
 800079c:	69db      	ldr	r3, [r3, #28]
 800079e:	4a08      	ldr	r2, [pc, #32]	; (80007c0 <HAL_TIM_Base_MspInit+0x38>)
 80007a0:	f043 0302 	orr.w	r3, r3, #2
 80007a4:	61d3      	str	r3, [r2, #28]
 80007a6:	4b06      	ldr	r3, [pc, #24]	; (80007c0 <HAL_TIM_Base_MspInit+0x38>)
 80007a8:	69db      	ldr	r3, [r3, #28]
 80007aa:	f003 0302 	and.w	r3, r3, #2
 80007ae:	60fb      	str	r3, [r7, #12]
 80007b0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80007b2:	bf00      	nop
 80007b4:	3714      	adds	r7, #20
 80007b6:	46bd      	mov	sp, r7
 80007b8:	bc80      	pop	{r7}
 80007ba:	4770      	bx	lr
 80007bc:	40000400 	.word	0x40000400
 80007c0:	40021000 	.word	0x40021000

080007c4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	b088      	sub	sp, #32
 80007c8:	af00      	add	r7, sp, #0
 80007ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007cc:	f107 030c 	add.w	r3, r7, #12
 80007d0:	2200      	movs	r2, #0
 80007d2:	601a      	str	r2, [r3, #0]
 80007d4:	605a      	str	r2, [r3, #4]
 80007d6:	609a      	str	r2, [r3, #8]
 80007d8:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM3)
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	681b      	ldr	r3, [r3, #0]
 80007de:	4a18      	ldr	r2, [pc, #96]	; (8000840 <HAL_TIM_MspPostInit+0x7c>)
 80007e0:	4293      	cmp	r3, r2
 80007e2:	d129      	bne.n	8000838 <HAL_TIM_MspPostInit+0x74>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80007e4:	4b17      	ldr	r3, [pc, #92]	; (8000844 <HAL_TIM_MspPostInit+0x80>)
 80007e6:	699b      	ldr	r3, [r3, #24]
 80007e8:	4a16      	ldr	r2, [pc, #88]	; (8000844 <HAL_TIM_MspPostInit+0x80>)
 80007ea:	f043 0310 	orr.w	r3, r3, #16
 80007ee:	6193      	str	r3, [r2, #24]
 80007f0:	4b14      	ldr	r3, [pc, #80]	; (8000844 <HAL_TIM_MspPostInit+0x80>)
 80007f2:	699b      	ldr	r3, [r3, #24]
 80007f4:	f003 0310 	and.w	r3, r3, #16
 80007f8:	60bb      	str	r3, [r7, #8]
 80007fa:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PC6     ------> TIM3_CH1
    PC7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80007fc:	23c0      	movs	r3, #192	; 0xc0
 80007fe:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000800:	2302      	movs	r3, #2
 8000802:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000804:	2302      	movs	r3, #2
 8000806:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000808:	f107 030c 	add.w	r3, r7, #12
 800080c:	4619      	mov	r1, r3
 800080e:	480e      	ldr	r0, [pc, #56]	; (8000848 <HAL_TIM_MspPostInit+0x84>)
 8000810:	f000 fed6 	bl	80015c0 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM3_ENABLE();
 8000814:	4b0d      	ldr	r3, [pc, #52]	; (800084c <HAL_TIM_MspPostInit+0x88>)
 8000816:	685b      	ldr	r3, [r3, #4]
 8000818:	61fb      	str	r3, [r7, #28]
 800081a:	69fb      	ldr	r3, [r7, #28]
 800081c:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8000820:	61fb      	str	r3, [r7, #28]
 8000822:	69fb      	ldr	r3, [r7, #28]
 8000824:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8000828:	61fb      	str	r3, [r7, #28]
 800082a:	69fb      	ldr	r3, [r7, #28]
 800082c:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
 8000830:	61fb      	str	r3, [r7, #28]
 8000832:	4a06      	ldr	r2, [pc, #24]	; (800084c <HAL_TIM_MspPostInit+0x88>)
 8000834:	69fb      	ldr	r3, [r7, #28]
 8000836:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8000838:	bf00      	nop
 800083a:	3720      	adds	r7, #32
 800083c:	46bd      	mov	sp, r7
 800083e:	bd80      	pop	{r7, pc}
 8000840:	40000400 	.word	0x40000400
 8000844:	40021000 	.word	0x40021000
 8000848:	40011000 	.word	0x40011000
 800084c:	40010000 	.word	0x40010000

08000850 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000850:	b580      	push	{r7, lr}
 8000852:	b088      	sub	sp, #32
 8000854:	af00      	add	r7, sp, #0
 8000856:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000858:	f107 0310 	add.w	r3, r7, #16
 800085c:	2200      	movs	r2, #0
 800085e:	601a      	str	r2, [r3, #0]
 8000860:	605a      	str	r2, [r3, #4]
 8000862:	609a      	str	r2, [r3, #8]
 8000864:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8000866:	687b      	ldr	r3, [r7, #4]
 8000868:	681b      	ldr	r3, [r3, #0]
 800086a:	4a1c      	ldr	r2, [pc, #112]	; (80008dc <HAL_UART_MspInit+0x8c>)
 800086c:	4293      	cmp	r3, r2
 800086e:	d131      	bne.n	80008d4 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000870:	4b1b      	ldr	r3, [pc, #108]	; (80008e0 <HAL_UART_MspInit+0x90>)
 8000872:	699b      	ldr	r3, [r3, #24]
 8000874:	4a1a      	ldr	r2, [pc, #104]	; (80008e0 <HAL_UART_MspInit+0x90>)
 8000876:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800087a:	6193      	str	r3, [r2, #24]
 800087c:	4b18      	ldr	r3, [pc, #96]	; (80008e0 <HAL_UART_MspInit+0x90>)
 800087e:	699b      	ldr	r3, [r3, #24]
 8000880:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000884:	60fb      	str	r3, [r7, #12]
 8000886:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000888:	4b15      	ldr	r3, [pc, #84]	; (80008e0 <HAL_UART_MspInit+0x90>)
 800088a:	699b      	ldr	r3, [r3, #24]
 800088c:	4a14      	ldr	r2, [pc, #80]	; (80008e0 <HAL_UART_MspInit+0x90>)
 800088e:	f043 0304 	orr.w	r3, r3, #4
 8000892:	6193      	str	r3, [r2, #24]
 8000894:	4b12      	ldr	r3, [pc, #72]	; (80008e0 <HAL_UART_MspInit+0x90>)
 8000896:	699b      	ldr	r3, [r3, #24]
 8000898:	f003 0304 	and.w	r3, r3, #4
 800089c:	60bb      	str	r3, [r7, #8]
 800089e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80008a0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80008a4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008a6:	2302      	movs	r3, #2
 80008a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80008aa:	2303      	movs	r3, #3
 80008ac:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008ae:	f107 0310 	add.w	r3, r7, #16
 80008b2:	4619      	mov	r1, r3
 80008b4:	480b      	ldr	r0, [pc, #44]	; (80008e4 <HAL_UART_MspInit+0x94>)
 80008b6:	f000 fe83 	bl	80015c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80008ba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80008be:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008c0:	2300      	movs	r3, #0
 80008c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008c4:	2300      	movs	r3, #0
 80008c6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008c8:	f107 0310 	add.w	r3, r7, #16
 80008cc:	4619      	mov	r1, r3
 80008ce:	4805      	ldr	r0, [pc, #20]	; (80008e4 <HAL_UART_MspInit+0x94>)
 80008d0:	f000 fe76 	bl	80015c0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80008d4:	bf00      	nop
 80008d6:	3720      	adds	r7, #32
 80008d8:	46bd      	mov	sp, r7
 80008da:	bd80      	pop	{r7, pc}
 80008dc:	40013800 	.word	0x40013800
 80008e0:	40021000 	.word	0x40021000
 80008e4:	40010800 	.word	0x40010800

080008e8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008e8:	b480      	push	{r7}
 80008ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80008ec:	e7fe      	b.n	80008ec <NMI_Handler+0x4>

080008ee <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008ee:	b480      	push	{r7}
 80008f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008f2:	e7fe      	b.n	80008f2 <HardFault_Handler+0x4>

080008f4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80008f4:	b480      	push	{r7}
 80008f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80008f8:	e7fe      	b.n	80008f8 <MemManage_Handler+0x4>

080008fa <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80008fa:	b480      	push	{r7}
 80008fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80008fe:	e7fe      	b.n	80008fe <BusFault_Handler+0x4>

08000900 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000900:	b480      	push	{r7}
 8000902:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000904:	e7fe      	b.n	8000904 <UsageFault_Handler+0x4>

08000906 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000906:	b480      	push	{r7}
 8000908:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800090a:	bf00      	nop
 800090c:	46bd      	mov	sp, r7
 800090e:	bc80      	pop	{r7}
 8000910:	4770      	bx	lr

08000912 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000912:	b480      	push	{r7}
 8000914:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000916:	bf00      	nop
 8000918:	46bd      	mov	sp, r7
 800091a:	bc80      	pop	{r7}
 800091c:	4770      	bx	lr

0800091e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800091e:	b480      	push	{r7}
 8000920:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000922:	bf00      	nop
 8000924:	46bd      	mov	sp, r7
 8000926:	bc80      	pop	{r7}
 8000928:	4770      	bx	lr

0800092a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800092a:	b580      	push	{r7, lr}
 800092c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800092e:	f000 f8f7 	bl	8000b20 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000932:	bf00      	nop
 8000934:	bd80      	pop	{r7, pc}

08000936 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000936:	b580      	push	{r7, lr}
 8000938:	b086      	sub	sp, #24
 800093a:	af00      	add	r7, sp, #0
 800093c:	60f8      	str	r0, [r7, #12]
 800093e:	60b9      	str	r1, [r7, #8]
 8000940:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000942:	2300      	movs	r3, #0
 8000944:	617b      	str	r3, [r7, #20]
 8000946:	e00a      	b.n	800095e <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000948:	f3af 8000 	nop.w
 800094c:	4601      	mov	r1, r0
 800094e:	68bb      	ldr	r3, [r7, #8]
 8000950:	1c5a      	adds	r2, r3, #1
 8000952:	60ba      	str	r2, [r7, #8]
 8000954:	b2ca      	uxtb	r2, r1
 8000956:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000958:	697b      	ldr	r3, [r7, #20]
 800095a:	3301      	adds	r3, #1
 800095c:	617b      	str	r3, [r7, #20]
 800095e:	697a      	ldr	r2, [r7, #20]
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	429a      	cmp	r2, r3
 8000964:	dbf0      	blt.n	8000948 <_read+0x12>
	}

return len;
 8000966:	687b      	ldr	r3, [r7, #4]
}
 8000968:	4618      	mov	r0, r3
 800096a:	3718      	adds	r7, #24
 800096c:	46bd      	mov	sp, r7
 800096e:	bd80      	pop	{r7, pc}

08000970 <_close>:
	}
	return len;
}

int _close(int file)
{
 8000970:	b480      	push	{r7}
 8000972:	b083      	sub	sp, #12
 8000974:	af00      	add	r7, sp, #0
 8000976:	6078      	str	r0, [r7, #4]
	return -1;
 8000978:	f04f 33ff 	mov.w	r3, #4294967295
}
 800097c:	4618      	mov	r0, r3
 800097e:	370c      	adds	r7, #12
 8000980:	46bd      	mov	sp, r7
 8000982:	bc80      	pop	{r7}
 8000984:	4770      	bx	lr

08000986 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000986:	b480      	push	{r7}
 8000988:	b083      	sub	sp, #12
 800098a:	af00      	add	r7, sp, #0
 800098c:	6078      	str	r0, [r7, #4]
 800098e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000990:	683b      	ldr	r3, [r7, #0]
 8000992:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000996:	605a      	str	r2, [r3, #4]
	return 0;
 8000998:	2300      	movs	r3, #0
}
 800099a:	4618      	mov	r0, r3
 800099c:	370c      	adds	r7, #12
 800099e:	46bd      	mov	sp, r7
 80009a0:	bc80      	pop	{r7}
 80009a2:	4770      	bx	lr

080009a4 <_isatty>:

int _isatty(int file)
{
 80009a4:	b480      	push	{r7}
 80009a6:	b083      	sub	sp, #12
 80009a8:	af00      	add	r7, sp, #0
 80009aa:	6078      	str	r0, [r7, #4]
	return 1;
 80009ac:	2301      	movs	r3, #1
}
 80009ae:	4618      	mov	r0, r3
 80009b0:	370c      	adds	r7, #12
 80009b2:	46bd      	mov	sp, r7
 80009b4:	bc80      	pop	{r7}
 80009b6:	4770      	bx	lr

080009b8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80009b8:	b480      	push	{r7}
 80009ba:	b085      	sub	sp, #20
 80009bc:	af00      	add	r7, sp, #0
 80009be:	60f8      	str	r0, [r7, #12]
 80009c0:	60b9      	str	r1, [r7, #8]
 80009c2:	607a      	str	r2, [r7, #4]
	return 0;
 80009c4:	2300      	movs	r3, #0
}
 80009c6:	4618      	mov	r0, r3
 80009c8:	3714      	adds	r7, #20
 80009ca:	46bd      	mov	sp, r7
 80009cc:	bc80      	pop	{r7}
 80009ce:	4770      	bx	lr

080009d0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80009d0:	b580      	push	{r7, lr}
 80009d2:	b086      	sub	sp, #24
 80009d4:	af00      	add	r7, sp, #0
 80009d6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80009d8:	4a14      	ldr	r2, [pc, #80]	; (8000a2c <_sbrk+0x5c>)
 80009da:	4b15      	ldr	r3, [pc, #84]	; (8000a30 <_sbrk+0x60>)
 80009dc:	1ad3      	subs	r3, r2, r3
 80009de:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80009e0:	697b      	ldr	r3, [r7, #20]
 80009e2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80009e4:	4b13      	ldr	r3, [pc, #76]	; (8000a34 <_sbrk+0x64>)
 80009e6:	681b      	ldr	r3, [r3, #0]
 80009e8:	2b00      	cmp	r3, #0
 80009ea:	d102      	bne.n	80009f2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80009ec:	4b11      	ldr	r3, [pc, #68]	; (8000a34 <_sbrk+0x64>)
 80009ee:	4a12      	ldr	r2, [pc, #72]	; (8000a38 <_sbrk+0x68>)
 80009f0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80009f2:	4b10      	ldr	r3, [pc, #64]	; (8000a34 <_sbrk+0x64>)
 80009f4:	681a      	ldr	r2, [r3, #0]
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	4413      	add	r3, r2
 80009fa:	693a      	ldr	r2, [r7, #16]
 80009fc:	429a      	cmp	r2, r3
 80009fe:	d207      	bcs.n	8000a10 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000a00:	f002 fc74 	bl	80032ec <__errno>
 8000a04:	4603      	mov	r3, r0
 8000a06:	220c      	movs	r2, #12
 8000a08:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000a0a:	f04f 33ff 	mov.w	r3, #4294967295
 8000a0e:	e009      	b.n	8000a24 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000a10:	4b08      	ldr	r3, [pc, #32]	; (8000a34 <_sbrk+0x64>)
 8000a12:	681b      	ldr	r3, [r3, #0]
 8000a14:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000a16:	4b07      	ldr	r3, [pc, #28]	; (8000a34 <_sbrk+0x64>)
 8000a18:	681a      	ldr	r2, [r3, #0]
 8000a1a:	687b      	ldr	r3, [r7, #4]
 8000a1c:	4413      	add	r3, r2
 8000a1e:	4a05      	ldr	r2, [pc, #20]	; (8000a34 <_sbrk+0x64>)
 8000a20:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000a22:	68fb      	ldr	r3, [r7, #12]
}
 8000a24:	4618      	mov	r0, r3
 8000a26:	3718      	adds	r7, #24
 8000a28:	46bd      	mov	sp, r7
 8000a2a:	bd80      	pop	{r7, pc}
 8000a2c:	20002800 	.word	0x20002800
 8000a30:	00000400 	.word	0x00000400
 8000a34:	2000008c 	.word	0x2000008c
 8000a38:	20000168 	.word	0x20000168

08000a3c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000a3c:	b480      	push	{r7}
 8000a3e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a40:	bf00      	nop
 8000a42:	46bd      	mov	sp, r7
 8000a44:	bc80      	pop	{r7}
 8000a46:	4770      	bx	lr

08000a48 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000a48:	480c      	ldr	r0, [pc, #48]	; (8000a7c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000a4a:	490d      	ldr	r1, [pc, #52]	; (8000a80 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000a4c:	4a0d      	ldr	r2, [pc, #52]	; (8000a84 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000a4e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a50:	e002      	b.n	8000a58 <LoopCopyDataInit>

08000a52 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a52:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a54:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a56:	3304      	adds	r3, #4

08000a58 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a58:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a5a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a5c:	d3f9      	bcc.n	8000a52 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a5e:	4a0a      	ldr	r2, [pc, #40]	; (8000a88 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000a60:	4c0a      	ldr	r4, [pc, #40]	; (8000a8c <LoopFillZerobss+0x22>)
  movs r3, #0
 8000a62:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a64:	e001      	b.n	8000a6a <LoopFillZerobss>

08000a66 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a66:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a68:	3204      	adds	r2, #4

08000a6a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a6a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a6c:	d3fb      	bcc.n	8000a66 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000a6e:	f7ff ffe5 	bl	8000a3c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000a72:	f002 fc41 	bl	80032f8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000a76:	f7ff fb7d 	bl	8000174 <main>
  bx lr
 8000a7a:	4770      	bx	lr
  ldr r0, =_sdata
 8000a7c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a80:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000a84:	08004314 	.word	0x08004314
  ldr r2, =_sbss
 8000a88:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000a8c:	20000168 	.word	0x20000168

08000a90 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000a90:	e7fe      	b.n	8000a90 <ADC1_2_IRQHandler>
	...

08000a94 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a98:	4b08      	ldr	r3, [pc, #32]	; (8000abc <HAL_Init+0x28>)
 8000a9a:	681b      	ldr	r3, [r3, #0]
 8000a9c:	4a07      	ldr	r2, [pc, #28]	; (8000abc <HAL_Init+0x28>)
 8000a9e:	f043 0310 	orr.w	r3, r3, #16
 8000aa2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000aa4:	2003      	movs	r0, #3
 8000aa6:	f000 fd57 	bl	8001558 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000aaa:	200f      	movs	r0, #15
 8000aac:	f000 f808 	bl	8000ac0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000ab0:	f7ff fdfc 	bl	80006ac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ab4:	2300      	movs	r3, #0
}
 8000ab6:	4618      	mov	r0, r3
 8000ab8:	bd80      	pop	{r7, pc}
 8000aba:	bf00      	nop
 8000abc:	40022000 	.word	0x40022000

08000ac0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	b082      	sub	sp, #8
 8000ac4:	af00      	add	r7, sp, #0
 8000ac6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000ac8:	4b12      	ldr	r3, [pc, #72]	; (8000b14 <HAL_InitTick+0x54>)
 8000aca:	681a      	ldr	r2, [r3, #0]
 8000acc:	4b12      	ldr	r3, [pc, #72]	; (8000b18 <HAL_InitTick+0x58>)
 8000ace:	781b      	ldrb	r3, [r3, #0]
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000ad6:	fbb3 f3f1 	udiv	r3, r3, r1
 8000ada:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ade:	4618      	mov	r0, r3
 8000ae0:	f000 fd61 	bl	80015a6 <HAL_SYSTICK_Config>
 8000ae4:	4603      	mov	r3, r0
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	d001      	beq.n	8000aee <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000aea:	2301      	movs	r3, #1
 8000aec:	e00e      	b.n	8000b0c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	2b0f      	cmp	r3, #15
 8000af2:	d80a      	bhi.n	8000b0a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000af4:	2200      	movs	r2, #0
 8000af6:	6879      	ldr	r1, [r7, #4]
 8000af8:	f04f 30ff 	mov.w	r0, #4294967295
 8000afc:	f000 fd37 	bl	800156e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000b00:	4a06      	ldr	r2, [pc, #24]	; (8000b1c <HAL_InitTick+0x5c>)
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000b06:	2300      	movs	r3, #0
 8000b08:	e000      	b.n	8000b0c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000b0a:	2301      	movs	r3, #1
}
 8000b0c:	4618      	mov	r0, r3
 8000b0e:	3708      	adds	r7, #8
 8000b10:	46bd      	mov	sp, r7
 8000b12:	bd80      	pop	{r7, pc}
 8000b14:	20000000 	.word	0x20000000
 8000b18:	20000008 	.word	0x20000008
 8000b1c:	20000004 	.word	0x20000004

08000b20 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b20:	b480      	push	{r7}
 8000b22:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000b24:	4b05      	ldr	r3, [pc, #20]	; (8000b3c <HAL_IncTick+0x1c>)
 8000b26:	781b      	ldrb	r3, [r3, #0]
 8000b28:	461a      	mov	r2, r3
 8000b2a:	4b05      	ldr	r3, [pc, #20]	; (8000b40 <HAL_IncTick+0x20>)
 8000b2c:	681b      	ldr	r3, [r3, #0]
 8000b2e:	4413      	add	r3, r2
 8000b30:	4a03      	ldr	r2, [pc, #12]	; (8000b40 <HAL_IncTick+0x20>)
 8000b32:	6013      	str	r3, [r2, #0]
}
 8000b34:	bf00      	nop
 8000b36:	46bd      	mov	sp, r7
 8000b38:	bc80      	pop	{r7}
 8000b3a:	4770      	bx	lr
 8000b3c:	20000008 	.word	0x20000008
 8000b40:	20000154 	.word	0x20000154

08000b44 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b44:	b480      	push	{r7}
 8000b46:	af00      	add	r7, sp, #0
  return uwTick;
 8000b48:	4b02      	ldr	r3, [pc, #8]	; (8000b54 <HAL_GetTick+0x10>)
 8000b4a:	681b      	ldr	r3, [r3, #0]
}
 8000b4c:	4618      	mov	r0, r3
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	bc80      	pop	{r7}
 8000b52:	4770      	bx	lr
 8000b54:	20000154 	.word	0x20000154

08000b58 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	b084      	sub	sp, #16
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000b60:	f7ff fff0 	bl	8000b44 <HAL_GetTick>
 8000b64:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000b6a:	68fb      	ldr	r3, [r7, #12]
 8000b6c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000b70:	d005      	beq.n	8000b7e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000b72:	4b0a      	ldr	r3, [pc, #40]	; (8000b9c <HAL_Delay+0x44>)
 8000b74:	781b      	ldrb	r3, [r3, #0]
 8000b76:	461a      	mov	r2, r3
 8000b78:	68fb      	ldr	r3, [r7, #12]
 8000b7a:	4413      	add	r3, r2
 8000b7c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000b7e:	bf00      	nop
 8000b80:	f7ff ffe0 	bl	8000b44 <HAL_GetTick>
 8000b84:	4602      	mov	r2, r0
 8000b86:	68bb      	ldr	r3, [r7, #8]
 8000b88:	1ad3      	subs	r3, r2, r3
 8000b8a:	68fa      	ldr	r2, [r7, #12]
 8000b8c:	429a      	cmp	r2, r3
 8000b8e:	d8f7      	bhi.n	8000b80 <HAL_Delay+0x28>
  {
  }
}
 8000b90:	bf00      	nop
 8000b92:	bf00      	nop
 8000b94:	3710      	adds	r7, #16
 8000b96:	46bd      	mov	sp, r7
 8000b98:	bd80      	pop	{r7, pc}
 8000b9a:	bf00      	nop
 8000b9c:	20000008 	.word	0x20000008

08000ba0 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	b086      	sub	sp, #24
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000ba8:	2300      	movs	r3, #0
 8000baa:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8000bac:	2300      	movs	r3, #0
 8000bae:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8000bb0:	2300      	movs	r3, #0
 8000bb2:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8000bb4:	2300      	movs	r3, #0
 8000bb6:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	d101      	bne.n	8000bc2 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8000bbe:	2301      	movs	r3, #1
 8000bc0:	e0be      	b.n	8000d40 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	689b      	ldr	r3, [r3, #8]
 8000bc6:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	d109      	bne.n	8000be4 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000bd6:	687b      	ldr	r3, [r7, #4]
 8000bd8:	2200      	movs	r2, #0
 8000bda:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000bde:	6878      	ldr	r0, [r7, #4]
 8000be0:	f7ff fd96 	bl	8000710 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8000be4:	6878      	ldr	r0, [r7, #4]
 8000be6:	f000 fbc5 	bl	8001374 <ADC_ConversionStop_Disable>
 8000bea:	4603      	mov	r3, r0
 8000bec:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000bf2:	f003 0310 	and.w	r3, r3, #16
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	f040 8099 	bne.w	8000d2e <HAL_ADC_Init+0x18e>
 8000bfc:	7dfb      	ldrb	r3, [r7, #23]
 8000bfe:	2b00      	cmp	r3, #0
 8000c00:	f040 8095 	bne.w	8000d2e <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000c08:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000c0c:	f023 0302 	bic.w	r3, r3, #2
 8000c10:	f043 0202 	orr.w	r2, r3, #2
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000c20:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	7b1b      	ldrb	r3, [r3, #12]
 8000c26:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000c28:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000c2a:	68ba      	ldr	r2, [r7, #8]
 8000c2c:	4313      	orrs	r3, r2
 8000c2e:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	689b      	ldr	r3, [r3, #8]
 8000c34:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000c38:	d003      	beq.n	8000c42 <HAL_ADC_Init+0xa2>
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	689b      	ldr	r3, [r3, #8]
 8000c3e:	2b01      	cmp	r3, #1
 8000c40:	d102      	bne.n	8000c48 <HAL_ADC_Init+0xa8>
 8000c42:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000c46:	e000      	b.n	8000c4a <HAL_ADC_Init+0xaa>
 8000c48:	2300      	movs	r3, #0
 8000c4a:	693a      	ldr	r2, [r7, #16]
 8000c4c:	4313      	orrs	r3, r2
 8000c4e:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	7d1b      	ldrb	r3, [r3, #20]
 8000c54:	2b01      	cmp	r3, #1
 8000c56:	d119      	bne.n	8000c8c <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	7b1b      	ldrb	r3, [r3, #12]
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	d109      	bne.n	8000c74 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	699b      	ldr	r3, [r3, #24]
 8000c64:	3b01      	subs	r3, #1
 8000c66:	035a      	lsls	r2, r3, #13
 8000c68:	693b      	ldr	r3, [r7, #16]
 8000c6a:	4313      	orrs	r3, r2
 8000c6c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000c70:	613b      	str	r3, [r7, #16]
 8000c72:	e00b      	b.n	8000c8c <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000c78:	f043 0220 	orr.w	r2, r3, #32
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000c84:	f043 0201 	orr.w	r2, r3, #1
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	685b      	ldr	r3, [r3, #4]
 8000c92:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	681b      	ldr	r3, [r3, #0]
 8000c9a:	693a      	ldr	r2, [r7, #16]
 8000c9c:	430a      	orrs	r2, r1
 8000c9e:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	681b      	ldr	r3, [r3, #0]
 8000ca4:	689a      	ldr	r2, [r3, #8]
 8000ca6:	4b28      	ldr	r3, [pc, #160]	; (8000d48 <HAL_ADC_Init+0x1a8>)
 8000ca8:	4013      	ands	r3, r2
 8000caa:	687a      	ldr	r2, [r7, #4]
 8000cac:	6812      	ldr	r2, [r2, #0]
 8000cae:	68b9      	ldr	r1, [r7, #8]
 8000cb0:	430b      	orrs	r3, r1
 8000cb2:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	689b      	ldr	r3, [r3, #8]
 8000cb8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000cbc:	d003      	beq.n	8000cc6 <HAL_ADC_Init+0x126>
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	689b      	ldr	r3, [r3, #8]
 8000cc2:	2b01      	cmp	r3, #1
 8000cc4:	d104      	bne.n	8000cd0 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	691b      	ldr	r3, [r3, #16]
 8000cca:	3b01      	subs	r3, #1
 8000ccc:	051b      	lsls	r3, r3, #20
 8000cce:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000cd6:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	681b      	ldr	r3, [r3, #0]
 8000cde:	68fa      	ldr	r2, [r7, #12]
 8000ce0:	430a      	orrs	r2, r1
 8000ce2:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	689a      	ldr	r2, [r3, #8]
 8000cea:	4b18      	ldr	r3, [pc, #96]	; (8000d4c <HAL_ADC_Init+0x1ac>)
 8000cec:	4013      	ands	r3, r2
 8000cee:	68ba      	ldr	r2, [r7, #8]
 8000cf0:	429a      	cmp	r2, r3
 8000cf2:	d10b      	bne.n	8000d0c <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000cfe:	f023 0303 	bic.w	r3, r3, #3
 8000d02:	f043 0201 	orr.w	r2, r3, #1
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000d0a:	e018      	b.n	8000d3e <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000d10:	f023 0312 	bic.w	r3, r3, #18
 8000d14:	f043 0210 	orr.w	r2, r3, #16
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d20:	f043 0201 	orr.w	r2, r3, #1
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8000d28:	2301      	movs	r3, #1
 8000d2a:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000d2c:	e007      	b.n	8000d3e <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000d32:	f043 0210 	orr.w	r2, r3, #16
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8000d3a:	2301      	movs	r3, #1
 8000d3c:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000d3e:	7dfb      	ldrb	r3, [r7, #23]
}
 8000d40:	4618      	mov	r0, r3
 8000d42:	3718      	adds	r7, #24
 8000d44:	46bd      	mov	sp, r7
 8000d46:	bd80      	pop	{r7, pc}
 8000d48:	ffe1f7fd 	.word	0xffe1f7fd
 8000d4c:	ff1f0efe 	.word	0xff1f0efe

08000d50 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8000d50:	b580      	push	{r7, lr}
 8000d52:	b084      	sub	sp, #16
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000d58:	2300      	movs	r3, #0
 8000d5a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000d62:	2b01      	cmp	r3, #1
 8000d64:	d101      	bne.n	8000d6a <HAL_ADC_Start+0x1a>
 8000d66:	2302      	movs	r3, #2
 8000d68:	e098      	b.n	8000e9c <HAL_ADC_Start+0x14c>
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	2201      	movs	r2, #1
 8000d6e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8000d72:	6878      	ldr	r0, [r7, #4]
 8000d74:	f000 faa4 	bl	80012c0 <ADC_Enable>
 8000d78:	4603      	mov	r3, r0
 8000d7a:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8000d7c:	7bfb      	ldrb	r3, [r7, #15]
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	f040 8087 	bne.w	8000e92 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000d88:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000d8c:	f023 0301 	bic.w	r3, r3, #1
 8000d90:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8000d98:	687b      	ldr	r3, [r7, #4]
 8000d9a:	681b      	ldr	r3, [r3, #0]
 8000d9c:	4a41      	ldr	r2, [pc, #260]	; (8000ea4 <HAL_ADC_Start+0x154>)
 8000d9e:	4293      	cmp	r3, r2
 8000da0:	d105      	bne.n	8000dae <HAL_ADC_Start+0x5e>
 8000da2:	4b41      	ldr	r3, [pc, #260]	; (8000ea8 <HAL_ADC_Start+0x158>)
 8000da4:	685b      	ldr	r3, [r3, #4]
 8000da6:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d115      	bne.n	8000dda <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000db2:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	681b      	ldr	r3, [r3, #0]
 8000dbe:	685b      	ldr	r3, [r3, #4]
 8000dc0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000dc4:	2b00      	cmp	r3, #0
 8000dc6:	d026      	beq.n	8000e16 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000dcc:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000dd0:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8000dd8:	e01d      	b.n	8000e16 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000dde:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8000de6:	687b      	ldr	r3, [r7, #4]
 8000de8:	681b      	ldr	r3, [r3, #0]
 8000dea:	4a2f      	ldr	r2, [pc, #188]	; (8000ea8 <HAL_ADC_Start+0x158>)
 8000dec:	4293      	cmp	r3, r2
 8000dee:	d004      	beq.n	8000dfa <HAL_ADC_Start+0xaa>
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	4a2b      	ldr	r2, [pc, #172]	; (8000ea4 <HAL_ADC_Start+0x154>)
 8000df6:	4293      	cmp	r3, r2
 8000df8:	d10d      	bne.n	8000e16 <HAL_ADC_Start+0xc6>
 8000dfa:	4b2b      	ldr	r3, [pc, #172]	; (8000ea8 <HAL_ADC_Start+0x158>)
 8000dfc:	685b      	ldr	r3, [r3, #4]
 8000dfe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d007      	beq.n	8000e16 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e0a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000e0e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000e1a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d006      	beq.n	8000e30 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e26:	f023 0206 	bic.w	r2, r3, #6
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	62da      	str	r2, [r3, #44]	; 0x2c
 8000e2e:	e002      	b.n	8000e36 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	2200      	movs	r2, #0
 8000e34:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	2200      	movs	r2, #0
 8000e3a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	681b      	ldr	r3, [r3, #0]
 8000e42:	f06f 0202 	mvn.w	r2, #2
 8000e46:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	689b      	ldr	r3, [r3, #8]
 8000e4e:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8000e52:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8000e56:	d113      	bne.n	8000e80 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8000e5c:	4a11      	ldr	r2, [pc, #68]	; (8000ea4 <HAL_ADC_Start+0x154>)
 8000e5e:	4293      	cmp	r3, r2
 8000e60:	d105      	bne.n	8000e6e <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8000e62:	4b11      	ldr	r3, [pc, #68]	; (8000ea8 <HAL_ADC_Start+0x158>)
 8000e64:	685b      	ldr	r3, [r3, #4]
 8000e66:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	d108      	bne.n	8000e80 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	689a      	ldr	r2, [r3, #8]
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8000e7c:	609a      	str	r2, [r3, #8]
 8000e7e:	e00c      	b.n	8000e9a <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	689a      	ldr	r2, [r3, #8]
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	681b      	ldr	r3, [r3, #0]
 8000e8a:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8000e8e:	609a      	str	r2, [r3, #8]
 8000e90:	e003      	b.n	8000e9a <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	2200      	movs	r2, #0
 8000e96:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8000e9a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e9c:	4618      	mov	r0, r3
 8000e9e:	3710      	adds	r7, #16
 8000ea0:	46bd      	mov	sp, r7
 8000ea2:	bd80      	pop	{r7, pc}
 8000ea4:	40012800 	.word	0x40012800
 8000ea8:	40012400 	.word	0x40012400

08000eac <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8000eac:	b590      	push	{r4, r7, lr}
 8000eae:	b087      	sub	sp, #28
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	6078      	str	r0, [r7, #4]
 8000eb4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8000eba:	2300      	movs	r3, #0
 8000ebc:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8000ec2:	f7ff fe3f 	bl	8000b44 <HAL_GetTick>
 8000ec6:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	689b      	ldr	r3, [r3, #8]
 8000ece:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d00b      	beq.n	8000eee <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000eda:	f043 0220 	orr.w	r2, r3, #32
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 8000eea:	2301      	movs	r3, #1
 8000eec:	e0d3      	b.n	8001096 <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	685b      	ldr	r3, [r3, #4]
 8000ef4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000ef8:	2b00      	cmp	r3, #0
 8000efa:	d131      	bne.n	8000f60 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f02:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d12a      	bne.n	8000f60 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8000f0a:	e021      	b.n	8000f50 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8000f0c:	683b      	ldr	r3, [r7, #0]
 8000f0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000f12:	d01d      	beq.n	8000f50 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8000f14:	683b      	ldr	r3, [r7, #0]
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d007      	beq.n	8000f2a <HAL_ADC_PollForConversion+0x7e>
 8000f1a:	f7ff fe13 	bl	8000b44 <HAL_GetTick>
 8000f1e:	4602      	mov	r2, r0
 8000f20:	697b      	ldr	r3, [r7, #20]
 8000f22:	1ad3      	subs	r3, r2, r3
 8000f24:	683a      	ldr	r2, [r7, #0]
 8000f26:	429a      	cmp	r2, r3
 8000f28:	d212      	bcs.n	8000f50 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	681b      	ldr	r3, [r3, #0]
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	f003 0302 	and.w	r3, r3, #2
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	d10b      	bne.n	8000f50 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f3c:	f043 0204 	orr.w	r2, r3, #4
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	629a      	str	r2, [r3, #40]	; 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	2200      	movs	r2, #0
 8000f48:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
            
            return HAL_TIMEOUT;
 8000f4c:	2303      	movs	r3, #3
 8000f4e:	e0a2      	b.n	8001096 <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	f003 0302 	and.w	r3, r3, #2
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d0d6      	beq.n	8000f0c <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8000f5e:	e070      	b.n	8001042 <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8000f60:	4b4f      	ldr	r3, [pc, #316]	; (80010a0 <HAL_ADC_PollForConversion+0x1f4>)
 8000f62:	681c      	ldr	r4, [r3, #0]
 8000f64:	2002      	movs	r0, #2
 8000f66:	f001 f98d 	bl	8002284 <HAL_RCCEx_GetPeriphCLKFreq>
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	681b      	ldr	r3, [r3, #0]
 8000f74:	6919      	ldr	r1, [r3, #16]
 8000f76:	4b4b      	ldr	r3, [pc, #300]	; (80010a4 <HAL_ADC_PollForConversion+0x1f8>)
 8000f78:	400b      	ands	r3, r1
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	d118      	bne.n	8000fb0 <HAL_ADC_PollForConversion+0x104>
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	68d9      	ldr	r1, [r3, #12]
 8000f84:	4b48      	ldr	r3, [pc, #288]	; (80010a8 <HAL_ADC_PollForConversion+0x1fc>)
 8000f86:	400b      	ands	r3, r1
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d111      	bne.n	8000fb0 <HAL_ADC_PollForConversion+0x104>
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	6919      	ldr	r1, [r3, #16]
 8000f92:	4b46      	ldr	r3, [pc, #280]	; (80010ac <HAL_ADC_PollForConversion+0x200>)
 8000f94:	400b      	ands	r3, r1
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d108      	bne.n	8000fac <HAL_ADC_PollForConversion+0x100>
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	68d9      	ldr	r1, [r3, #12]
 8000fa0:	4b43      	ldr	r3, [pc, #268]	; (80010b0 <HAL_ADC_PollForConversion+0x204>)
 8000fa2:	400b      	ands	r3, r1
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d101      	bne.n	8000fac <HAL_ADC_PollForConversion+0x100>
 8000fa8:	2314      	movs	r3, #20
 8000faa:	e020      	b.n	8000fee <HAL_ADC_PollForConversion+0x142>
 8000fac:	2329      	movs	r3, #41	; 0x29
 8000fae:	e01e      	b.n	8000fee <HAL_ADC_PollForConversion+0x142>
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	6919      	ldr	r1, [r3, #16]
 8000fb6:	4b3d      	ldr	r3, [pc, #244]	; (80010ac <HAL_ADC_PollForConversion+0x200>)
 8000fb8:	400b      	ands	r3, r1
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d106      	bne.n	8000fcc <HAL_ADC_PollForConversion+0x120>
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	68d9      	ldr	r1, [r3, #12]
 8000fc4:	4b3a      	ldr	r3, [pc, #232]	; (80010b0 <HAL_ADC_PollForConversion+0x204>)
 8000fc6:	400b      	ands	r3, r1
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d00d      	beq.n	8000fe8 <HAL_ADC_PollForConversion+0x13c>
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	6919      	ldr	r1, [r3, #16]
 8000fd2:	4b38      	ldr	r3, [pc, #224]	; (80010b4 <HAL_ADC_PollForConversion+0x208>)
 8000fd4:	400b      	ands	r3, r1
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d108      	bne.n	8000fec <HAL_ADC_PollForConversion+0x140>
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	68d9      	ldr	r1, [r3, #12]
 8000fe0:	4b34      	ldr	r3, [pc, #208]	; (80010b4 <HAL_ADC_PollForConversion+0x208>)
 8000fe2:	400b      	ands	r3, r1
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d101      	bne.n	8000fec <HAL_ADC_PollForConversion+0x140>
 8000fe8:	2354      	movs	r3, #84	; 0x54
 8000fea:	e000      	b.n	8000fee <HAL_ADC_PollForConversion+0x142>
 8000fec:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8000fee:	fb02 f303 	mul.w	r3, r2, r3
 8000ff2:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8000ff4:	e021      	b.n	800103a <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8000ff6:	683b      	ldr	r3, [r7, #0]
 8000ff8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000ffc:	d01a      	beq.n	8001034 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8000ffe:	683b      	ldr	r3, [r7, #0]
 8001000:	2b00      	cmp	r3, #0
 8001002:	d007      	beq.n	8001014 <HAL_ADC_PollForConversion+0x168>
 8001004:	f7ff fd9e 	bl	8000b44 <HAL_GetTick>
 8001008:	4602      	mov	r2, r0
 800100a:	697b      	ldr	r3, [r7, #20]
 800100c:	1ad3      	subs	r3, r2, r3
 800100e:	683a      	ldr	r2, [r7, #0]
 8001010:	429a      	cmp	r2, r3
 8001012:	d20f      	bcs.n	8001034 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8001014:	68fb      	ldr	r3, [r7, #12]
 8001016:	693a      	ldr	r2, [r7, #16]
 8001018:	429a      	cmp	r2, r3
 800101a:	d90b      	bls.n	8001034 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001020:	f043 0204 	orr.w	r2, r3, #4
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	629a      	str	r2, [r3, #40]	; 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	2200      	movs	r2, #0
 800102c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

            return HAL_TIMEOUT;
 8001030:	2303      	movs	r3, #3
 8001032:	e030      	b.n	8001096 <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 8001034:	68fb      	ldr	r3, [r7, #12]
 8001036:	3301      	adds	r3, #1
 8001038:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 800103a:	68fb      	ldr	r3, [r7, #12]
 800103c:	693a      	ldr	r2, [r7, #16]
 800103e:	429a      	cmp	r2, r3
 8001040:	d8d9      	bhi.n	8000ff6 <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	f06f 0212 	mvn.w	r2, #18
 800104a:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001050:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	689b      	ldr	r3, [r3, #8]
 800105e:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8001062:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8001066:	d115      	bne.n	8001094 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800106c:	2b00      	cmp	r3, #0
 800106e:	d111      	bne.n	8001094 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001074:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001080:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001084:	2b00      	cmp	r3, #0
 8001086:	d105      	bne.n	8001094 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800108c:	f043 0201 	orr.w	r2, r3, #1
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8001094:	2300      	movs	r3, #0
}
 8001096:	4618      	mov	r0, r3
 8001098:	371c      	adds	r7, #28
 800109a:	46bd      	mov	sp, r7
 800109c:	bd90      	pop	{r4, r7, pc}
 800109e:	bf00      	nop
 80010a0:	20000000 	.word	0x20000000
 80010a4:	24924924 	.word	0x24924924
 80010a8:	00924924 	.word	0x00924924
 80010ac:	12492492 	.word	0x12492492
 80010b0:	00492492 	.word	0x00492492
 80010b4:	00249249 	.word	0x00249249

080010b8 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80010b8:	b480      	push	{r7}
 80010ba:	b083      	sub	sp, #12
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80010c6:	4618      	mov	r0, r3
 80010c8:	370c      	adds	r7, #12
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bc80      	pop	{r7}
 80010ce:	4770      	bx	lr

080010d0 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80010d0:	b480      	push	{r7}
 80010d2:	b085      	sub	sp, #20
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	6078      	str	r0, [r7, #4]
 80010d8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80010da:	2300      	movs	r3, #0
 80010dc:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80010de:	2300      	movs	r3, #0
 80010e0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80010e8:	2b01      	cmp	r3, #1
 80010ea:	d101      	bne.n	80010f0 <HAL_ADC_ConfigChannel+0x20>
 80010ec:	2302      	movs	r3, #2
 80010ee:	e0dc      	b.n	80012aa <HAL_ADC_ConfigChannel+0x1da>
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	2201      	movs	r2, #1
 80010f4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80010f8:	683b      	ldr	r3, [r7, #0]
 80010fa:	685b      	ldr	r3, [r3, #4]
 80010fc:	2b06      	cmp	r3, #6
 80010fe:	d81c      	bhi.n	800113a <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001106:	683b      	ldr	r3, [r7, #0]
 8001108:	685a      	ldr	r2, [r3, #4]
 800110a:	4613      	mov	r3, r2
 800110c:	009b      	lsls	r3, r3, #2
 800110e:	4413      	add	r3, r2
 8001110:	3b05      	subs	r3, #5
 8001112:	221f      	movs	r2, #31
 8001114:	fa02 f303 	lsl.w	r3, r2, r3
 8001118:	43db      	mvns	r3, r3
 800111a:	4019      	ands	r1, r3
 800111c:	683b      	ldr	r3, [r7, #0]
 800111e:	6818      	ldr	r0, [r3, #0]
 8001120:	683b      	ldr	r3, [r7, #0]
 8001122:	685a      	ldr	r2, [r3, #4]
 8001124:	4613      	mov	r3, r2
 8001126:	009b      	lsls	r3, r3, #2
 8001128:	4413      	add	r3, r2
 800112a:	3b05      	subs	r3, #5
 800112c:	fa00 f203 	lsl.w	r2, r0, r3
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	430a      	orrs	r2, r1
 8001136:	635a      	str	r2, [r3, #52]	; 0x34
 8001138:	e03c      	b.n	80011b4 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800113a:	683b      	ldr	r3, [r7, #0]
 800113c:	685b      	ldr	r3, [r3, #4]
 800113e:	2b0c      	cmp	r3, #12
 8001140:	d81c      	bhi.n	800117c <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001148:	683b      	ldr	r3, [r7, #0]
 800114a:	685a      	ldr	r2, [r3, #4]
 800114c:	4613      	mov	r3, r2
 800114e:	009b      	lsls	r3, r3, #2
 8001150:	4413      	add	r3, r2
 8001152:	3b23      	subs	r3, #35	; 0x23
 8001154:	221f      	movs	r2, #31
 8001156:	fa02 f303 	lsl.w	r3, r2, r3
 800115a:	43db      	mvns	r3, r3
 800115c:	4019      	ands	r1, r3
 800115e:	683b      	ldr	r3, [r7, #0]
 8001160:	6818      	ldr	r0, [r3, #0]
 8001162:	683b      	ldr	r3, [r7, #0]
 8001164:	685a      	ldr	r2, [r3, #4]
 8001166:	4613      	mov	r3, r2
 8001168:	009b      	lsls	r3, r3, #2
 800116a:	4413      	add	r3, r2
 800116c:	3b23      	subs	r3, #35	; 0x23
 800116e:	fa00 f203 	lsl.w	r2, r0, r3
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	430a      	orrs	r2, r1
 8001178:	631a      	str	r2, [r3, #48]	; 0x30
 800117a:	e01b      	b.n	80011b4 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001182:	683b      	ldr	r3, [r7, #0]
 8001184:	685a      	ldr	r2, [r3, #4]
 8001186:	4613      	mov	r3, r2
 8001188:	009b      	lsls	r3, r3, #2
 800118a:	4413      	add	r3, r2
 800118c:	3b41      	subs	r3, #65	; 0x41
 800118e:	221f      	movs	r2, #31
 8001190:	fa02 f303 	lsl.w	r3, r2, r3
 8001194:	43db      	mvns	r3, r3
 8001196:	4019      	ands	r1, r3
 8001198:	683b      	ldr	r3, [r7, #0]
 800119a:	6818      	ldr	r0, [r3, #0]
 800119c:	683b      	ldr	r3, [r7, #0]
 800119e:	685a      	ldr	r2, [r3, #4]
 80011a0:	4613      	mov	r3, r2
 80011a2:	009b      	lsls	r3, r3, #2
 80011a4:	4413      	add	r3, r2
 80011a6:	3b41      	subs	r3, #65	; 0x41
 80011a8:	fa00 f203 	lsl.w	r2, r0, r3
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	430a      	orrs	r2, r1
 80011b2:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80011b4:	683b      	ldr	r3, [r7, #0]
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	2b09      	cmp	r3, #9
 80011ba:	d91c      	bls.n	80011f6 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	68d9      	ldr	r1, [r3, #12]
 80011c2:	683b      	ldr	r3, [r7, #0]
 80011c4:	681a      	ldr	r2, [r3, #0]
 80011c6:	4613      	mov	r3, r2
 80011c8:	005b      	lsls	r3, r3, #1
 80011ca:	4413      	add	r3, r2
 80011cc:	3b1e      	subs	r3, #30
 80011ce:	2207      	movs	r2, #7
 80011d0:	fa02 f303 	lsl.w	r3, r2, r3
 80011d4:	43db      	mvns	r3, r3
 80011d6:	4019      	ands	r1, r3
 80011d8:	683b      	ldr	r3, [r7, #0]
 80011da:	6898      	ldr	r0, [r3, #8]
 80011dc:	683b      	ldr	r3, [r7, #0]
 80011de:	681a      	ldr	r2, [r3, #0]
 80011e0:	4613      	mov	r3, r2
 80011e2:	005b      	lsls	r3, r3, #1
 80011e4:	4413      	add	r3, r2
 80011e6:	3b1e      	subs	r3, #30
 80011e8:	fa00 f203 	lsl.w	r2, r0, r3
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	430a      	orrs	r2, r1
 80011f2:	60da      	str	r2, [r3, #12]
 80011f4:	e019      	b.n	800122a <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	6919      	ldr	r1, [r3, #16]
 80011fc:	683b      	ldr	r3, [r7, #0]
 80011fe:	681a      	ldr	r2, [r3, #0]
 8001200:	4613      	mov	r3, r2
 8001202:	005b      	lsls	r3, r3, #1
 8001204:	4413      	add	r3, r2
 8001206:	2207      	movs	r2, #7
 8001208:	fa02 f303 	lsl.w	r3, r2, r3
 800120c:	43db      	mvns	r3, r3
 800120e:	4019      	ands	r1, r3
 8001210:	683b      	ldr	r3, [r7, #0]
 8001212:	6898      	ldr	r0, [r3, #8]
 8001214:	683b      	ldr	r3, [r7, #0]
 8001216:	681a      	ldr	r2, [r3, #0]
 8001218:	4613      	mov	r3, r2
 800121a:	005b      	lsls	r3, r3, #1
 800121c:	4413      	add	r3, r2
 800121e:	fa00 f203 	lsl.w	r2, r0, r3
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	430a      	orrs	r2, r1
 8001228:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800122a:	683b      	ldr	r3, [r7, #0]
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	2b10      	cmp	r3, #16
 8001230:	d003      	beq.n	800123a <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8001232:	683b      	ldr	r3, [r7, #0]
 8001234:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001236:	2b11      	cmp	r3, #17
 8001238:	d132      	bne.n	80012a0 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	4a1d      	ldr	r2, [pc, #116]	; (80012b4 <HAL_ADC_ConfigChannel+0x1e4>)
 8001240:	4293      	cmp	r3, r2
 8001242:	d125      	bne.n	8001290 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	689b      	ldr	r3, [r3, #8]
 800124a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800124e:	2b00      	cmp	r3, #0
 8001250:	d126      	bne.n	80012a0 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	689a      	ldr	r2, [r3, #8]
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8001260:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001262:	683b      	ldr	r3, [r7, #0]
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	2b10      	cmp	r3, #16
 8001268:	d11a      	bne.n	80012a0 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800126a:	4b13      	ldr	r3, [pc, #76]	; (80012b8 <HAL_ADC_ConfigChannel+0x1e8>)
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	4a13      	ldr	r2, [pc, #76]	; (80012bc <HAL_ADC_ConfigChannel+0x1ec>)
 8001270:	fba2 2303 	umull	r2, r3, r2, r3
 8001274:	0c9a      	lsrs	r2, r3, #18
 8001276:	4613      	mov	r3, r2
 8001278:	009b      	lsls	r3, r3, #2
 800127a:	4413      	add	r3, r2
 800127c:	005b      	lsls	r3, r3, #1
 800127e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001280:	e002      	b.n	8001288 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8001282:	68bb      	ldr	r3, [r7, #8]
 8001284:	3b01      	subs	r3, #1
 8001286:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001288:	68bb      	ldr	r3, [r7, #8]
 800128a:	2b00      	cmp	r3, #0
 800128c:	d1f9      	bne.n	8001282 <HAL_ADC_ConfigChannel+0x1b2>
 800128e:	e007      	b.n	80012a0 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001294:	f043 0220 	orr.w	r2, r3, #32
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 800129c:	2301      	movs	r3, #1
 800129e:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	2200      	movs	r2, #0
 80012a4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80012a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80012aa:	4618      	mov	r0, r3
 80012ac:	3714      	adds	r7, #20
 80012ae:	46bd      	mov	sp, r7
 80012b0:	bc80      	pop	{r7}
 80012b2:	4770      	bx	lr
 80012b4:	40012400 	.word	0x40012400
 80012b8:	20000000 	.word	0x20000000
 80012bc:	431bde83 	.word	0x431bde83

080012c0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b084      	sub	sp, #16
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80012c8:	2300      	movs	r3, #0
 80012ca:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80012cc:	2300      	movs	r3, #0
 80012ce:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	689b      	ldr	r3, [r3, #8]
 80012d6:	f003 0301 	and.w	r3, r3, #1
 80012da:	2b01      	cmp	r3, #1
 80012dc:	d040      	beq.n	8001360 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	689a      	ldr	r2, [r3, #8]
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	f042 0201 	orr.w	r2, r2, #1
 80012ec:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80012ee:	4b1f      	ldr	r3, [pc, #124]	; (800136c <ADC_Enable+0xac>)
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	4a1f      	ldr	r2, [pc, #124]	; (8001370 <ADC_Enable+0xb0>)
 80012f4:	fba2 2303 	umull	r2, r3, r2, r3
 80012f8:	0c9b      	lsrs	r3, r3, #18
 80012fa:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80012fc:	e002      	b.n	8001304 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80012fe:	68bb      	ldr	r3, [r7, #8]
 8001300:	3b01      	subs	r3, #1
 8001302:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8001304:	68bb      	ldr	r3, [r7, #8]
 8001306:	2b00      	cmp	r3, #0
 8001308:	d1f9      	bne.n	80012fe <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 800130a:	f7ff fc1b 	bl	8000b44 <HAL_GetTick>
 800130e:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001310:	e01f      	b.n	8001352 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001312:	f7ff fc17 	bl	8000b44 <HAL_GetTick>
 8001316:	4602      	mov	r2, r0
 8001318:	68fb      	ldr	r3, [r7, #12]
 800131a:	1ad3      	subs	r3, r2, r3
 800131c:	2b02      	cmp	r3, #2
 800131e:	d918      	bls.n	8001352 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	689b      	ldr	r3, [r3, #8]
 8001326:	f003 0301 	and.w	r3, r3, #1
 800132a:	2b01      	cmp	r3, #1
 800132c:	d011      	beq.n	8001352 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001332:	f043 0210 	orr.w	r2, r3, #16
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800133e:	f043 0201 	orr.w	r2, r3, #1
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	2200      	movs	r2, #0
 800134a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 800134e:	2301      	movs	r3, #1
 8001350:	e007      	b.n	8001362 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	689b      	ldr	r3, [r3, #8]
 8001358:	f003 0301 	and.w	r3, r3, #1
 800135c:	2b01      	cmp	r3, #1
 800135e:	d1d8      	bne.n	8001312 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001360:	2300      	movs	r3, #0
}
 8001362:	4618      	mov	r0, r3
 8001364:	3710      	adds	r7, #16
 8001366:	46bd      	mov	sp, r7
 8001368:	bd80      	pop	{r7, pc}
 800136a:	bf00      	nop
 800136c:	20000000 	.word	0x20000000
 8001370:	431bde83 	.word	0x431bde83

08001374 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	b084      	sub	sp, #16
 8001378:	af00      	add	r7, sp, #0
 800137a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800137c:	2300      	movs	r3, #0
 800137e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	689b      	ldr	r3, [r3, #8]
 8001386:	f003 0301 	and.w	r3, r3, #1
 800138a:	2b01      	cmp	r3, #1
 800138c:	d12e      	bne.n	80013ec <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	689a      	ldr	r2, [r3, #8]
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	f022 0201 	bic.w	r2, r2, #1
 800139c:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800139e:	f7ff fbd1 	bl	8000b44 <HAL_GetTick>
 80013a2:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80013a4:	e01b      	b.n	80013de <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80013a6:	f7ff fbcd 	bl	8000b44 <HAL_GetTick>
 80013aa:	4602      	mov	r2, r0
 80013ac:	68fb      	ldr	r3, [r7, #12]
 80013ae:	1ad3      	subs	r3, r2, r3
 80013b0:	2b02      	cmp	r3, #2
 80013b2:	d914      	bls.n	80013de <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	689b      	ldr	r3, [r3, #8]
 80013ba:	f003 0301 	and.w	r3, r3, #1
 80013be:	2b01      	cmp	r3, #1
 80013c0:	d10d      	bne.n	80013de <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013c6:	f043 0210 	orr.w	r2, r3, #16
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80013d2:	f043 0201 	orr.w	r2, r3, #1
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 80013da:	2301      	movs	r3, #1
 80013dc:	e007      	b.n	80013ee <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	689b      	ldr	r3, [r3, #8]
 80013e4:	f003 0301 	and.w	r3, r3, #1
 80013e8:	2b01      	cmp	r3, #1
 80013ea:	d0dc      	beq.n	80013a6 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80013ec:	2300      	movs	r3, #0
}
 80013ee:	4618      	mov	r0, r3
 80013f0:	3710      	adds	r7, #16
 80013f2:	46bd      	mov	sp, r7
 80013f4:	bd80      	pop	{r7, pc}
	...

080013f8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013f8:	b480      	push	{r7}
 80013fa:	b085      	sub	sp, #20
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	f003 0307 	and.w	r3, r3, #7
 8001406:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001408:	4b0c      	ldr	r3, [pc, #48]	; (800143c <__NVIC_SetPriorityGrouping+0x44>)
 800140a:	68db      	ldr	r3, [r3, #12]
 800140c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800140e:	68ba      	ldr	r2, [r7, #8]
 8001410:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001414:	4013      	ands	r3, r2
 8001416:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001418:	68fb      	ldr	r3, [r7, #12]
 800141a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800141c:	68bb      	ldr	r3, [r7, #8]
 800141e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001420:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001424:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001428:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800142a:	4a04      	ldr	r2, [pc, #16]	; (800143c <__NVIC_SetPriorityGrouping+0x44>)
 800142c:	68bb      	ldr	r3, [r7, #8]
 800142e:	60d3      	str	r3, [r2, #12]
}
 8001430:	bf00      	nop
 8001432:	3714      	adds	r7, #20
 8001434:	46bd      	mov	sp, r7
 8001436:	bc80      	pop	{r7}
 8001438:	4770      	bx	lr
 800143a:	bf00      	nop
 800143c:	e000ed00 	.word	0xe000ed00

08001440 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001440:	b480      	push	{r7}
 8001442:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001444:	4b04      	ldr	r3, [pc, #16]	; (8001458 <__NVIC_GetPriorityGrouping+0x18>)
 8001446:	68db      	ldr	r3, [r3, #12]
 8001448:	0a1b      	lsrs	r3, r3, #8
 800144a:	f003 0307 	and.w	r3, r3, #7
}
 800144e:	4618      	mov	r0, r3
 8001450:	46bd      	mov	sp, r7
 8001452:	bc80      	pop	{r7}
 8001454:	4770      	bx	lr
 8001456:	bf00      	nop
 8001458:	e000ed00 	.word	0xe000ed00

0800145c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800145c:	b480      	push	{r7}
 800145e:	b083      	sub	sp, #12
 8001460:	af00      	add	r7, sp, #0
 8001462:	4603      	mov	r3, r0
 8001464:	6039      	str	r1, [r7, #0]
 8001466:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001468:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800146c:	2b00      	cmp	r3, #0
 800146e:	db0a      	blt.n	8001486 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001470:	683b      	ldr	r3, [r7, #0]
 8001472:	b2da      	uxtb	r2, r3
 8001474:	490c      	ldr	r1, [pc, #48]	; (80014a8 <__NVIC_SetPriority+0x4c>)
 8001476:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800147a:	0112      	lsls	r2, r2, #4
 800147c:	b2d2      	uxtb	r2, r2
 800147e:	440b      	add	r3, r1
 8001480:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001484:	e00a      	b.n	800149c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001486:	683b      	ldr	r3, [r7, #0]
 8001488:	b2da      	uxtb	r2, r3
 800148a:	4908      	ldr	r1, [pc, #32]	; (80014ac <__NVIC_SetPriority+0x50>)
 800148c:	79fb      	ldrb	r3, [r7, #7]
 800148e:	f003 030f 	and.w	r3, r3, #15
 8001492:	3b04      	subs	r3, #4
 8001494:	0112      	lsls	r2, r2, #4
 8001496:	b2d2      	uxtb	r2, r2
 8001498:	440b      	add	r3, r1
 800149a:	761a      	strb	r2, [r3, #24]
}
 800149c:	bf00      	nop
 800149e:	370c      	adds	r7, #12
 80014a0:	46bd      	mov	sp, r7
 80014a2:	bc80      	pop	{r7}
 80014a4:	4770      	bx	lr
 80014a6:	bf00      	nop
 80014a8:	e000e100 	.word	0xe000e100
 80014ac:	e000ed00 	.word	0xe000ed00

080014b0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80014b0:	b480      	push	{r7}
 80014b2:	b089      	sub	sp, #36	; 0x24
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	60f8      	str	r0, [r7, #12]
 80014b8:	60b9      	str	r1, [r7, #8]
 80014ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80014bc:	68fb      	ldr	r3, [r7, #12]
 80014be:	f003 0307 	and.w	r3, r3, #7
 80014c2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80014c4:	69fb      	ldr	r3, [r7, #28]
 80014c6:	f1c3 0307 	rsb	r3, r3, #7
 80014ca:	2b04      	cmp	r3, #4
 80014cc:	bf28      	it	cs
 80014ce:	2304      	movcs	r3, #4
 80014d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80014d2:	69fb      	ldr	r3, [r7, #28]
 80014d4:	3304      	adds	r3, #4
 80014d6:	2b06      	cmp	r3, #6
 80014d8:	d902      	bls.n	80014e0 <NVIC_EncodePriority+0x30>
 80014da:	69fb      	ldr	r3, [r7, #28]
 80014dc:	3b03      	subs	r3, #3
 80014de:	e000      	b.n	80014e2 <NVIC_EncodePriority+0x32>
 80014e0:	2300      	movs	r3, #0
 80014e2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014e4:	f04f 32ff 	mov.w	r2, #4294967295
 80014e8:	69bb      	ldr	r3, [r7, #24]
 80014ea:	fa02 f303 	lsl.w	r3, r2, r3
 80014ee:	43da      	mvns	r2, r3
 80014f0:	68bb      	ldr	r3, [r7, #8]
 80014f2:	401a      	ands	r2, r3
 80014f4:	697b      	ldr	r3, [r7, #20]
 80014f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80014f8:	f04f 31ff 	mov.w	r1, #4294967295
 80014fc:	697b      	ldr	r3, [r7, #20]
 80014fe:	fa01 f303 	lsl.w	r3, r1, r3
 8001502:	43d9      	mvns	r1, r3
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001508:	4313      	orrs	r3, r2
         );
}
 800150a:	4618      	mov	r0, r3
 800150c:	3724      	adds	r7, #36	; 0x24
 800150e:	46bd      	mov	sp, r7
 8001510:	bc80      	pop	{r7}
 8001512:	4770      	bx	lr

08001514 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001514:	b580      	push	{r7, lr}
 8001516:	b082      	sub	sp, #8
 8001518:	af00      	add	r7, sp, #0
 800151a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	3b01      	subs	r3, #1
 8001520:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001524:	d301      	bcc.n	800152a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001526:	2301      	movs	r3, #1
 8001528:	e00f      	b.n	800154a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800152a:	4a0a      	ldr	r2, [pc, #40]	; (8001554 <SysTick_Config+0x40>)
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	3b01      	subs	r3, #1
 8001530:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001532:	210f      	movs	r1, #15
 8001534:	f04f 30ff 	mov.w	r0, #4294967295
 8001538:	f7ff ff90 	bl	800145c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800153c:	4b05      	ldr	r3, [pc, #20]	; (8001554 <SysTick_Config+0x40>)
 800153e:	2200      	movs	r2, #0
 8001540:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001542:	4b04      	ldr	r3, [pc, #16]	; (8001554 <SysTick_Config+0x40>)
 8001544:	2207      	movs	r2, #7
 8001546:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001548:	2300      	movs	r3, #0
}
 800154a:	4618      	mov	r0, r3
 800154c:	3708      	adds	r7, #8
 800154e:	46bd      	mov	sp, r7
 8001550:	bd80      	pop	{r7, pc}
 8001552:	bf00      	nop
 8001554:	e000e010 	.word	0xe000e010

08001558 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	b082      	sub	sp, #8
 800155c:	af00      	add	r7, sp, #0
 800155e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001560:	6878      	ldr	r0, [r7, #4]
 8001562:	f7ff ff49 	bl	80013f8 <__NVIC_SetPriorityGrouping>
}
 8001566:	bf00      	nop
 8001568:	3708      	adds	r7, #8
 800156a:	46bd      	mov	sp, r7
 800156c:	bd80      	pop	{r7, pc}

0800156e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800156e:	b580      	push	{r7, lr}
 8001570:	b086      	sub	sp, #24
 8001572:	af00      	add	r7, sp, #0
 8001574:	4603      	mov	r3, r0
 8001576:	60b9      	str	r1, [r7, #8]
 8001578:	607a      	str	r2, [r7, #4]
 800157a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800157c:	2300      	movs	r3, #0
 800157e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001580:	f7ff ff5e 	bl	8001440 <__NVIC_GetPriorityGrouping>
 8001584:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001586:	687a      	ldr	r2, [r7, #4]
 8001588:	68b9      	ldr	r1, [r7, #8]
 800158a:	6978      	ldr	r0, [r7, #20]
 800158c:	f7ff ff90 	bl	80014b0 <NVIC_EncodePriority>
 8001590:	4602      	mov	r2, r0
 8001592:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001596:	4611      	mov	r1, r2
 8001598:	4618      	mov	r0, r3
 800159a:	f7ff ff5f 	bl	800145c <__NVIC_SetPriority>
}
 800159e:	bf00      	nop
 80015a0:	3718      	adds	r7, #24
 80015a2:	46bd      	mov	sp, r7
 80015a4:	bd80      	pop	{r7, pc}

080015a6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80015a6:	b580      	push	{r7, lr}
 80015a8:	b082      	sub	sp, #8
 80015aa:	af00      	add	r7, sp, #0
 80015ac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80015ae:	6878      	ldr	r0, [r7, #4]
 80015b0:	f7ff ffb0 	bl	8001514 <SysTick_Config>
 80015b4:	4603      	mov	r3, r0
}
 80015b6:	4618      	mov	r0, r3
 80015b8:	3708      	adds	r7, #8
 80015ba:	46bd      	mov	sp, r7
 80015bc:	bd80      	pop	{r7, pc}
	...

080015c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80015c0:	b480      	push	{r7}
 80015c2:	b08b      	sub	sp, #44	; 0x2c
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]
 80015c8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80015ca:	2300      	movs	r3, #0
 80015cc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80015ce:	2300      	movs	r3, #0
 80015d0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80015d2:	e148      	b.n	8001866 <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80015d4:	2201      	movs	r2, #1
 80015d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015d8:	fa02 f303 	lsl.w	r3, r2, r3
 80015dc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80015de:	683b      	ldr	r3, [r7, #0]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	69fa      	ldr	r2, [r7, #28]
 80015e4:	4013      	ands	r3, r2
 80015e6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80015e8:	69ba      	ldr	r2, [r7, #24]
 80015ea:	69fb      	ldr	r3, [r7, #28]
 80015ec:	429a      	cmp	r2, r3
 80015ee:	f040 8137 	bne.w	8001860 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80015f2:	683b      	ldr	r3, [r7, #0]
 80015f4:	685b      	ldr	r3, [r3, #4]
 80015f6:	4aa3      	ldr	r2, [pc, #652]	; (8001884 <HAL_GPIO_Init+0x2c4>)
 80015f8:	4293      	cmp	r3, r2
 80015fa:	d05e      	beq.n	80016ba <HAL_GPIO_Init+0xfa>
 80015fc:	4aa1      	ldr	r2, [pc, #644]	; (8001884 <HAL_GPIO_Init+0x2c4>)
 80015fe:	4293      	cmp	r3, r2
 8001600:	d875      	bhi.n	80016ee <HAL_GPIO_Init+0x12e>
 8001602:	4aa1      	ldr	r2, [pc, #644]	; (8001888 <HAL_GPIO_Init+0x2c8>)
 8001604:	4293      	cmp	r3, r2
 8001606:	d058      	beq.n	80016ba <HAL_GPIO_Init+0xfa>
 8001608:	4a9f      	ldr	r2, [pc, #636]	; (8001888 <HAL_GPIO_Init+0x2c8>)
 800160a:	4293      	cmp	r3, r2
 800160c:	d86f      	bhi.n	80016ee <HAL_GPIO_Init+0x12e>
 800160e:	4a9f      	ldr	r2, [pc, #636]	; (800188c <HAL_GPIO_Init+0x2cc>)
 8001610:	4293      	cmp	r3, r2
 8001612:	d052      	beq.n	80016ba <HAL_GPIO_Init+0xfa>
 8001614:	4a9d      	ldr	r2, [pc, #628]	; (800188c <HAL_GPIO_Init+0x2cc>)
 8001616:	4293      	cmp	r3, r2
 8001618:	d869      	bhi.n	80016ee <HAL_GPIO_Init+0x12e>
 800161a:	4a9d      	ldr	r2, [pc, #628]	; (8001890 <HAL_GPIO_Init+0x2d0>)
 800161c:	4293      	cmp	r3, r2
 800161e:	d04c      	beq.n	80016ba <HAL_GPIO_Init+0xfa>
 8001620:	4a9b      	ldr	r2, [pc, #620]	; (8001890 <HAL_GPIO_Init+0x2d0>)
 8001622:	4293      	cmp	r3, r2
 8001624:	d863      	bhi.n	80016ee <HAL_GPIO_Init+0x12e>
 8001626:	4a9b      	ldr	r2, [pc, #620]	; (8001894 <HAL_GPIO_Init+0x2d4>)
 8001628:	4293      	cmp	r3, r2
 800162a:	d046      	beq.n	80016ba <HAL_GPIO_Init+0xfa>
 800162c:	4a99      	ldr	r2, [pc, #612]	; (8001894 <HAL_GPIO_Init+0x2d4>)
 800162e:	4293      	cmp	r3, r2
 8001630:	d85d      	bhi.n	80016ee <HAL_GPIO_Init+0x12e>
 8001632:	2b12      	cmp	r3, #18
 8001634:	d82a      	bhi.n	800168c <HAL_GPIO_Init+0xcc>
 8001636:	2b12      	cmp	r3, #18
 8001638:	d859      	bhi.n	80016ee <HAL_GPIO_Init+0x12e>
 800163a:	a201      	add	r2, pc, #4	; (adr r2, 8001640 <HAL_GPIO_Init+0x80>)
 800163c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001640:	080016bb 	.word	0x080016bb
 8001644:	08001695 	.word	0x08001695
 8001648:	080016a7 	.word	0x080016a7
 800164c:	080016e9 	.word	0x080016e9
 8001650:	080016ef 	.word	0x080016ef
 8001654:	080016ef 	.word	0x080016ef
 8001658:	080016ef 	.word	0x080016ef
 800165c:	080016ef 	.word	0x080016ef
 8001660:	080016ef 	.word	0x080016ef
 8001664:	080016ef 	.word	0x080016ef
 8001668:	080016ef 	.word	0x080016ef
 800166c:	080016ef 	.word	0x080016ef
 8001670:	080016ef 	.word	0x080016ef
 8001674:	080016ef 	.word	0x080016ef
 8001678:	080016ef 	.word	0x080016ef
 800167c:	080016ef 	.word	0x080016ef
 8001680:	080016ef 	.word	0x080016ef
 8001684:	0800169d 	.word	0x0800169d
 8001688:	080016b1 	.word	0x080016b1
 800168c:	4a82      	ldr	r2, [pc, #520]	; (8001898 <HAL_GPIO_Init+0x2d8>)
 800168e:	4293      	cmp	r3, r2
 8001690:	d013      	beq.n	80016ba <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001692:	e02c      	b.n	80016ee <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001694:	683b      	ldr	r3, [r7, #0]
 8001696:	68db      	ldr	r3, [r3, #12]
 8001698:	623b      	str	r3, [r7, #32]
          break;
 800169a:	e029      	b.n	80016f0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800169c:	683b      	ldr	r3, [r7, #0]
 800169e:	68db      	ldr	r3, [r3, #12]
 80016a0:	3304      	adds	r3, #4
 80016a2:	623b      	str	r3, [r7, #32]
          break;
 80016a4:	e024      	b.n	80016f0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80016a6:	683b      	ldr	r3, [r7, #0]
 80016a8:	68db      	ldr	r3, [r3, #12]
 80016aa:	3308      	adds	r3, #8
 80016ac:	623b      	str	r3, [r7, #32]
          break;
 80016ae:	e01f      	b.n	80016f0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80016b0:	683b      	ldr	r3, [r7, #0]
 80016b2:	68db      	ldr	r3, [r3, #12]
 80016b4:	330c      	adds	r3, #12
 80016b6:	623b      	str	r3, [r7, #32]
          break;
 80016b8:	e01a      	b.n	80016f0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80016ba:	683b      	ldr	r3, [r7, #0]
 80016bc:	689b      	ldr	r3, [r3, #8]
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d102      	bne.n	80016c8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80016c2:	2304      	movs	r3, #4
 80016c4:	623b      	str	r3, [r7, #32]
          break;
 80016c6:	e013      	b.n	80016f0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80016c8:	683b      	ldr	r3, [r7, #0]
 80016ca:	689b      	ldr	r3, [r3, #8]
 80016cc:	2b01      	cmp	r3, #1
 80016ce:	d105      	bne.n	80016dc <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80016d0:	2308      	movs	r3, #8
 80016d2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	69fa      	ldr	r2, [r7, #28]
 80016d8:	611a      	str	r2, [r3, #16]
          break;
 80016da:	e009      	b.n	80016f0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80016dc:	2308      	movs	r3, #8
 80016de:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	69fa      	ldr	r2, [r7, #28]
 80016e4:	615a      	str	r2, [r3, #20]
          break;
 80016e6:	e003      	b.n	80016f0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80016e8:	2300      	movs	r3, #0
 80016ea:	623b      	str	r3, [r7, #32]
          break;
 80016ec:	e000      	b.n	80016f0 <HAL_GPIO_Init+0x130>
          break;
 80016ee:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80016f0:	69bb      	ldr	r3, [r7, #24]
 80016f2:	2bff      	cmp	r3, #255	; 0xff
 80016f4:	d801      	bhi.n	80016fa <HAL_GPIO_Init+0x13a>
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	e001      	b.n	80016fe <HAL_GPIO_Init+0x13e>
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	3304      	adds	r3, #4
 80016fe:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001700:	69bb      	ldr	r3, [r7, #24]
 8001702:	2bff      	cmp	r3, #255	; 0xff
 8001704:	d802      	bhi.n	800170c <HAL_GPIO_Init+0x14c>
 8001706:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001708:	009b      	lsls	r3, r3, #2
 800170a:	e002      	b.n	8001712 <HAL_GPIO_Init+0x152>
 800170c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800170e:	3b08      	subs	r3, #8
 8001710:	009b      	lsls	r3, r3, #2
 8001712:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001714:	697b      	ldr	r3, [r7, #20]
 8001716:	681a      	ldr	r2, [r3, #0]
 8001718:	210f      	movs	r1, #15
 800171a:	693b      	ldr	r3, [r7, #16]
 800171c:	fa01 f303 	lsl.w	r3, r1, r3
 8001720:	43db      	mvns	r3, r3
 8001722:	401a      	ands	r2, r3
 8001724:	6a39      	ldr	r1, [r7, #32]
 8001726:	693b      	ldr	r3, [r7, #16]
 8001728:	fa01 f303 	lsl.w	r3, r1, r3
 800172c:	431a      	orrs	r2, r3
 800172e:	697b      	ldr	r3, [r7, #20]
 8001730:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001732:	683b      	ldr	r3, [r7, #0]
 8001734:	685b      	ldr	r3, [r3, #4]
 8001736:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800173a:	2b00      	cmp	r3, #0
 800173c:	f000 8090 	beq.w	8001860 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001740:	4b56      	ldr	r3, [pc, #344]	; (800189c <HAL_GPIO_Init+0x2dc>)
 8001742:	699b      	ldr	r3, [r3, #24]
 8001744:	4a55      	ldr	r2, [pc, #340]	; (800189c <HAL_GPIO_Init+0x2dc>)
 8001746:	f043 0301 	orr.w	r3, r3, #1
 800174a:	6193      	str	r3, [r2, #24]
 800174c:	4b53      	ldr	r3, [pc, #332]	; (800189c <HAL_GPIO_Init+0x2dc>)
 800174e:	699b      	ldr	r3, [r3, #24]
 8001750:	f003 0301 	and.w	r3, r3, #1
 8001754:	60bb      	str	r3, [r7, #8]
 8001756:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001758:	4a51      	ldr	r2, [pc, #324]	; (80018a0 <HAL_GPIO_Init+0x2e0>)
 800175a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800175c:	089b      	lsrs	r3, r3, #2
 800175e:	3302      	adds	r3, #2
 8001760:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001764:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001766:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001768:	f003 0303 	and.w	r3, r3, #3
 800176c:	009b      	lsls	r3, r3, #2
 800176e:	220f      	movs	r2, #15
 8001770:	fa02 f303 	lsl.w	r3, r2, r3
 8001774:	43db      	mvns	r3, r3
 8001776:	68fa      	ldr	r2, [r7, #12]
 8001778:	4013      	ands	r3, r2
 800177a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	4a49      	ldr	r2, [pc, #292]	; (80018a4 <HAL_GPIO_Init+0x2e4>)
 8001780:	4293      	cmp	r3, r2
 8001782:	d00d      	beq.n	80017a0 <HAL_GPIO_Init+0x1e0>
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	4a48      	ldr	r2, [pc, #288]	; (80018a8 <HAL_GPIO_Init+0x2e8>)
 8001788:	4293      	cmp	r3, r2
 800178a:	d007      	beq.n	800179c <HAL_GPIO_Init+0x1dc>
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	4a47      	ldr	r2, [pc, #284]	; (80018ac <HAL_GPIO_Init+0x2ec>)
 8001790:	4293      	cmp	r3, r2
 8001792:	d101      	bne.n	8001798 <HAL_GPIO_Init+0x1d8>
 8001794:	2302      	movs	r3, #2
 8001796:	e004      	b.n	80017a2 <HAL_GPIO_Init+0x1e2>
 8001798:	2303      	movs	r3, #3
 800179a:	e002      	b.n	80017a2 <HAL_GPIO_Init+0x1e2>
 800179c:	2301      	movs	r3, #1
 800179e:	e000      	b.n	80017a2 <HAL_GPIO_Init+0x1e2>
 80017a0:	2300      	movs	r3, #0
 80017a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80017a4:	f002 0203 	and.w	r2, r2, #3
 80017a8:	0092      	lsls	r2, r2, #2
 80017aa:	4093      	lsls	r3, r2
 80017ac:	68fa      	ldr	r2, [r7, #12]
 80017ae:	4313      	orrs	r3, r2
 80017b0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80017b2:	493b      	ldr	r1, [pc, #236]	; (80018a0 <HAL_GPIO_Init+0x2e0>)
 80017b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017b6:	089b      	lsrs	r3, r3, #2
 80017b8:	3302      	adds	r3, #2
 80017ba:	68fa      	ldr	r2, [r7, #12]
 80017bc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80017c0:	683b      	ldr	r3, [r7, #0]
 80017c2:	685b      	ldr	r3, [r3, #4]
 80017c4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d006      	beq.n	80017da <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80017cc:	4b38      	ldr	r3, [pc, #224]	; (80018b0 <HAL_GPIO_Init+0x2f0>)
 80017ce:	681a      	ldr	r2, [r3, #0]
 80017d0:	4937      	ldr	r1, [pc, #220]	; (80018b0 <HAL_GPIO_Init+0x2f0>)
 80017d2:	69bb      	ldr	r3, [r7, #24]
 80017d4:	4313      	orrs	r3, r2
 80017d6:	600b      	str	r3, [r1, #0]
 80017d8:	e006      	b.n	80017e8 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80017da:	4b35      	ldr	r3, [pc, #212]	; (80018b0 <HAL_GPIO_Init+0x2f0>)
 80017dc:	681a      	ldr	r2, [r3, #0]
 80017de:	69bb      	ldr	r3, [r7, #24]
 80017e0:	43db      	mvns	r3, r3
 80017e2:	4933      	ldr	r1, [pc, #204]	; (80018b0 <HAL_GPIO_Init+0x2f0>)
 80017e4:	4013      	ands	r3, r2
 80017e6:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80017e8:	683b      	ldr	r3, [r7, #0]
 80017ea:	685b      	ldr	r3, [r3, #4]
 80017ec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d006      	beq.n	8001802 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80017f4:	4b2e      	ldr	r3, [pc, #184]	; (80018b0 <HAL_GPIO_Init+0x2f0>)
 80017f6:	685a      	ldr	r2, [r3, #4]
 80017f8:	492d      	ldr	r1, [pc, #180]	; (80018b0 <HAL_GPIO_Init+0x2f0>)
 80017fa:	69bb      	ldr	r3, [r7, #24]
 80017fc:	4313      	orrs	r3, r2
 80017fe:	604b      	str	r3, [r1, #4]
 8001800:	e006      	b.n	8001810 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001802:	4b2b      	ldr	r3, [pc, #172]	; (80018b0 <HAL_GPIO_Init+0x2f0>)
 8001804:	685a      	ldr	r2, [r3, #4]
 8001806:	69bb      	ldr	r3, [r7, #24]
 8001808:	43db      	mvns	r3, r3
 800180a:	4929      	ldr	r1, [pc, #164]	; (80018b0 <HAL_GPIO_Init+0x2f0>)
 800180c:	4013      	ands	r3, r2
 800180e:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001810:	683b      	ldr	r3, [r7, #0]
 8001812:	685b      	ldr	r3, [r3, #4]
 8001814:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001818:	2b00      	cmp	r3, #0
 800181a:	d006      	beq.n	800182a <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800181c:	4b24      	ldr	r3, [pc, #144]	; (80018b0 <HAL_GPIO_Init+0x2f0>)
 800181e:	689a      	ldr	r2, [r3, #8]
 8001820:	4923      	ldr	r1, [pc, #140]	; (80018b0 <HAL_GPIO_Init+0x2f0>)
 8001822:	69bb      	ldr	r3, [r7, #24]
 8001824:	4313      	orrs	r3, r2
 8001826:	608b      	str	r3, [r1, #8]
 8001828:	e006      	b.n	8001838 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800182a:	4b21      	ldr	r3, [pc, #132]	; (80018b0 <HAL_GPIO_Init+0x2f0>)
 800182c:	689a      	ldr	r2, [r3, #8]
 800182e:	69bb      	ldr	r3, [r7, #24]
 8001830:	43db      	mvns	r3, r3
 8001832:	491f      	ldr	r1, [pc, #124]	; (80018b0 <HAL_GPIO_Init+0x2f0>)
 8001834:	4013      	ands	r3, r2
 8001836:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001838:	683b      	ldr	r3, [r7, #0]
 800183a:	685b      	ldr	r3, [r3, #4]
 800183c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001840:	2b00      	cmp	r3, #0
 8001842:	d006      	beq.n	8001852 <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001844:	4b1a      	ldr	r3, [pc, #104]	; (80018b0 <HAL_GPIO_Init+0x2f0>)
 8001846:	68da      	ldr	r2, [r3, #12]
 8001848:	4919      	ldr	r1, [pc, #100]	; (80018b0 <HAL_GPIO_Init+0x2f0>)
 800184a:	69bb      	ldr	r3, [r7, #24]
 800184c:	4313      	orrs	r3, r2
 800184e:	60cb      	str	r3, [r1, #12]
 8001850:	e006      	b.n	8001860 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001852:	4b17      	ldr	r3, [pc, #92]	; (80018b0 <HAL_GPIO_Init+0x2f0>)
 8001854:	68da      	ldr	r2, [r3, #12]
 8001856:	69bb      	ldr	r3, [r7, #24]
 8001858:	43db      	mvns	r3, r3
 800185a:	4915      	ldr	r1, [pc, #84]	; (80018b0 <HAL_GPIO_Init+0x2f0>)
 800185c:	4013      	ands	r3, r2
 800185e:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001860:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001862:	3301      	adds	r3, #1
 8001864:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001866:	683b      	ldr	r3, [r7, #0]
 8001868:	681a      	ldr	r2, [r3, #0]
 800186a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800186c:	fa22 f303 	lsr.w	r3, r2, r3
 8001870:	2b00      	cmp	r3, #0
 8001872:	f47f aeaf 	bne.w	80015d4 <HAL_GPIO_Init+0x14>
  }
}
 8001876:	bf00      	nop
 8001878:	bf00      	nop
 800187a:	372c      	adds	r7, #44	; 0x2c
 800187c:	46bd      	mov	sp, r7
 800187e:	bc80      	pop	{r7}
 8001880:	4770      	bx	lr
 8001882:	bf00      	nop
 8001884:	10320000 	.word	0x10320000
 8001888:	10310000 	.word	0x10310000
 800188c:	10220000 	.word	0x10220000
 8001890:	10210000 	.word	0x10210000
 8001894:	10120000 	.word	0x10120000
 8001898:	10110000 	.word	0x10110000
 800189c:	40021000 	.word	0x40021000
 80018a0:	40010000 	.word	0x40010000
 80018a4:	40010800 	.word	0x40010800
 80018a8:	40010c00 	.word	0x40010c00
 80018ac:	40011000 	.word	0x40011000
 80018b0:	40010400 	.word	0x40010400

080018b4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80018b4:	b480      	push	{r7}
 80018b6:	b083      	sub	sp, #12
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	6078      	str	r0, [r7, #4]
 80018bc:	460b      	mov	r3, r1
 80018be:	807b      	strh	r3, [r7, #2]
 80018c0:	4613      	mov	r3, r2
 80018c2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80018c4:	787b      	ldrb	r3, [r7, #1]
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d003      	beq.n	80018d2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80018ca:	887a      	ldrh	r2, [r7, #2]
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80018d0:	e003      	b.n	80018da <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80018d2:	887b      	ldrh	r3, [r7, #2]
 80018d4:	041a      	lsls	r2, r3, #16
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	611a      	str	r2, [r3, #16]
}
 80018da:	bf00      	nop
 80018dc:	370c      	adds	r7, #12
 80018de:	46bd      	mov	sp, r7
 80018e0:	bc80      	pop	{r7}
 80018e2:	4770      	bx	lr

080018e4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b086      	sub	sp, #24
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d101      	bne.n	80018f6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80018f2:	2301      	movs	r3, #1
 80018f4:	e26c      	b.n	8001dd0 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	f003 0301 	and.w	r3, r3, #1
 80018fe:	2b00      	cmp	r3, #0
 8001900:	f000 8087 	beq.w	8001a12 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001904:	4b92      	ldr	r3, [pc, #584]	; (8001b50 <HAL_RCC_OscConfig+0x26c>)
 8001906:	685b      	ldr	r3, [r3, #4]
 8001908:	f003 030c 	and.w	r3, r3, #12
 800190c:	2b04      	cmp	r3, #4
 800190e:	d00c      	beq.n	800192a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001910:	4b8f      	ldr	r3, [pc, #572]	; (8001b50 <HAL_RCC_OscConfig+0x26c>)
 8001912:	685b      	ldr	r3, [r3, #4]
 8001914:	f003 030c 	and.w	r3, r3, #12
 8001918:	2b08      	cmp	r3, #8
 800191a:	d112      	bne.n	8001942 <HAL_RCC_OscConfig+0x5e>
 800191c:	4b8c      	ldr	r3, [pc, #560]	; (8001b50 <HAL_RCC_OscConfig+0x26c>)
 800191e:	685b      	ldr	r3, [r3, #4]
 8001920:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001924:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001928:	d10b      	bne.n	8001942 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800192a:	4b89      	ldr	r3, [pc, #548]	; (8001b50 <HAL_RCC_OscConfig+0x26c>)
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001932:	2b00      	cmp	r3, #0
 8001934:	d06c      	beq.n	8001a10 <HAL_RCC_OscConfig+0x12c>
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	685b      	ldr	r3, [r3, #4]
 800193a:	2b00      	cmp	r3, #0
 800193c:	d168      	bne.n	8001a10 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800193e:	2301      	movs	r3, #1
 8001940:	e246      	b.n	8001dd0 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	685b      	ldr	r3, [r3, #4]
 8001946:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800194a:	d106      	bne.n	800195a <HAL_RCC_OscConfig+0x76>
 800194c:	4b80      	ldr	r3, [pc, #512]	; (8001b50 <HAL_RCC_OscConfig+0x26c>)
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	4a7f      	ldr	r2, [pc, #508]	; (8001b50 <HAL_RCC_OscConfig+0x26c>)
 8001952:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001956:	6013      	str	r3, [r2, #0]
 8001958:	e02e      	b.n	80019b8 <HAL_RCC_OscConfig+0xd4>
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	685b      	ldr	r3, [r3, #4]
 800195e:	2b00      	cmp	r3, #0
 8001960:	d10c      	bne.n	800197c <HAL_RCC_OscConfig+0x98>
 8001962:	4b7b      	ldr	r3, [pc, #492]	; (8001b50 <HAL_RCC_OscConfig+0x26c>)
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	4a7a      	ldr	r2, [pc, #488]	; (8001b50 <HAL_RCC_OscConfig+0x26c>)
 8001968:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800196c:	6013      	str	r3, [r2, #0]
 800196e:	4b78      	ldr	r3, [pc, #480]	; (8001b50 <HAL_RCC_OscConfig+0x26c>)
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	4a77      	ldr	r2, [pc, #476]	; (8001b50 <HAL_RCC_OscConfig+0x26c>)
 8001974:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001978:	6013      	str	r3, [r2, #0]
 800197a:	e01d      	b.n	80019b8 <HAL_RCC_OscConfig+0xd4>
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	685b      	ldr	r3, [r3, #4]
 8001980:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001984:	d10c      	bne.n	80019a0 <HAL_RCC_OscConfig+0xbc>
 8001986:	4b72      	ldr	r3, [pc, #456]	; (8001b50 <HAL_RCC_OscConfig+0x26c>)
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	4a71      	ldr	r2, [pc, #452]	; (8001b50 <HAL_RCC_OscConfig+0x26c>)
 800198c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001990:	6013      	str	r3, [r2, #0]
 8001992:	4b6f      	ldr	r3, [pc, #444]	; (8001b50 <HAL_RCC_OscConfig+0x26c>)
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	4a6e      	ldr	r2, [pc, #440]	; (8001b50 <HAL_RCC_OscConfig+0x26c>)
 8001998:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800199c:	6013      	str	r3, [r2, #0]
 800199e:	e00b      	b.n	80019b8 <HAL_RCC_OscConfig+0xd4>
 80019a0:	4b6b      	ldr	r3, [pc, #428]	; (8001b50 <HAL_RCC_OscConfig+0x26c>)
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	4a6a      	ldr	r2, [pc, #424]	; (8001b50 <HAL_RCC_OscConfig+0x26c>)
 80019a6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80019aa:	6013      	str	r3, [r2, #0]
 80019ac:	4b68      	ldr	r3, [pc, #416]	; (8001b50 <HAL_RCC_OscConfig+0x26c>)
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	4a67      	ldr	r2, [pc, #412]	; (8001b50 <HAL_RCC_OscConfig+0x26c>)
 80019b2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80019b6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	685b      	ldr	r3, [r3, #4]
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d013      	beq.n	80019e8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019c0:	f7ff f8c0 	bl	8000b44 <HAL_GetTick>
 80019c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019c6:	e008      	b.n	80019da <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80019c8:	f7ff f8bc 	bl	8000b44 <HAL_GetTick>
 80019cc:	4602      	mov	r2, r0
 80019ce:	693b      	ldr	r3, [r7, #16]
 80019d0:	1ad3      	subs	r3, r2, r3
 80019d2:	2b64      	cmp	r3, #100	; 0x64
 80019d4:	d901      	bls.n	80019da <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80019d6:	2303      	movs	r3, #3
 80019d8:	e1fa      	b.n	8001dd0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019da:	4b5d      	ldr	r3, [pc, #372]	; (8001b50 <HAL_RCC_OscConfig+0x26c>)
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d0f0      	beq.n	80019c8 <HAL_RCC_OscConfig+0xe4>
 80019e6:	e014      	b.n	8001a12 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019e8:	f7ff f8ac 	bl	8000b44 <HAL_GetTick>
 80019ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80019ee:	e008      	b.n	8001a02 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80019f0:	f7ff f8a8 	bl	8000b44 <HAL_GetTick>
 80019f4:	4602      	mov	r2, r0
 80019f6:	693b      	ldr	r3, [r7, #16]
 80019f8:	1ad3      	subs	r3, r2, r3
 80019fa:	2b64      	cmp	r3, #100	; 0x64
 80019fc:	d901      	bls.n	8001a02 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80019fe:	2303      	movs	r3, #3
 8001a00:	e1e6      	b.n	8001dd0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a02:	4b53      	ldr	r3, [pc, #332]	; (8001b50 <HAL_RCC_OscConfig+0x26c>)
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d1f0      	bne.n	80019f0 <HAL_RCC_OscConfig+0x10c>
 8001a0e:	e000      	b.n	8001a12 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a10:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	f003 0302 	and.w	r3, r3, #2
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d063      	beq.n	8001ae6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001a1e:	4b4c      	ldr	r3, [pc, #304]	; (8001b50 <HAL_RCC_OscConfig+0x26c>)
 8001a20:	685b      	ldr	r3, [r3, #4]
 8001a22:	f003 030c 	and.w	r3, r3, #12
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d00b      	beq.n	8001a42 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001a2a:	4b49      	ldr	r3, [pc, #292]	; (8001b50 <HAL_RCC_OscConfig+0x26c>)
 8001a2c:	685b      	ldr	r3, [r3, #4]
 8001a2e:	f003 030c 	and.w	r3, r3, #12
 8001a32:	2b08      	cmp	r3, #8
 8001a34:	d11c      	bne.n	8001a70 <HAL_RCC_OscConfig+0x18c>
 8001a36:	4b46      	ldr	r3, [pc, #280]	; (8001b50 <HAL_RCC_OscConfig+0x26c>)
 8001a38:	685b      	ldr	r3, [r3, #4]
 8001a3a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d116      	bne.n	8001a70 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a42:	4b43      	ldr	r3, [pc, #268]	; (8001b50 <HAL_RCC_OscConfig+0x26c>)
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	f003 0302 	and.w	r3, r3, #2
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d005      	beq.n	8001a5a <HAL_RCC_OscConfig+0x176>
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	691b      	ldr	r3, [r3, #16]
 8001a52:	2b01      	cmp	r3, #1
 8001a54:	d001      	beq.n	8001a5a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001a56:	2301      	movs	r3, #1
 8001a58:	e1ba      	b.n	8001dd0 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a5a:	4b3d      	ldr	r3, [pc, #244]	; (8001b50 <HAL_RCC_OscConfig+0x26c>)
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	695b      	ldr	r3, [r3, #20]
 8001a66:	00db      	lsls	r3, r3, #3
 8001a68:	4939      	ldr	r1, [pc, #228]	; (8001b50 <HAL_RCC_OscConfig+0x26c>)
 8001a6a:	4313      	orrs	r3, r2
 8001a6c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a6e:	e03a      	b.n	8001ae6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	691b      	ldr	r3, [r3, #16]
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d020      	beq.n	8001aba <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001a78:	4b36      	ldr	r3, [pc, #216]	; (8001b54 <HAL_RCC_OscConfig+0x270>)
 8001a7a:	2201      	movs	r2, #1
 8001a7c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a7e:	f7ff f861 	bl	8000b44 <HAL_GetTick>
 8001a82:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a84:	e008      	b.n	8001a98 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a86:	f7ff f85d 	bl	8000b44 <HAL_GetTick>
 8001a8a:	4602      	mov	r2, r0
 8001a8c:	693b      	ldr	r3, [r7, #16]
 8001a8e:	1ad3      	subs	r3, r2, r3
 8001a90:	2b02      	cmp	r3, #2
 8001a92:	d901      	bls.n	8001a98 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001a94:	2303      	movs	r3, #3
 8001a96:	e19b      	b.n	8001dd0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a98:	4b2d      	ldr	r3, [pc, #180]	; (8001b50 <HAL_RCC_OscConfig+0x26c>)
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	f003 0302 	and.w	r3, r3, #2
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d0f0      	beq.n	8001a86 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001aa4:	4b2a      	ldr	r3, [pc, #168]	; (8001b50 <HAL_RCC_OscConfig+0x26c>)
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	695b      	ldr	r3, [r3, #20]
 8001ab0:	00db      	lsls	r3, r3, #3
 8001ab2:	4927      	ldr	r1, [pc, #156]	; (8001b50 <HAL_RCC_OscConfig+0x26c>)
 8001ab4:	4313      	orrs	r3, r2
 8001ab6:	600b      	str	r3, [r1, #0]
 8001ab8:	e015      	b.n	8001ae6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001aba:	4b26      	ldr	r3, [pc, #152]	; (8001b54 <HAL_RCC_OscConfig+0x270>)
 8001abc:	2200      	movs	r2, #0
 8001abe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ac0:	f7ff f840 	bl	8000b44 <HAL_GetTick>
 8001ac4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ac6:	e008      	b.n	8001ada <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ac8:	f7ff f83c 	bl	8000b44 <HAL_GetTick>
 8001acc:	4602      	mov	r2, r0
 8001ace:	693b      	ldr	r3, [r7, #16]
 8001ad0:	1ad3      	subs	r3, r2, r3
 8001ad2:	2b02      	cmp	r3, #2
 8001ad4:	d901      	bls.n	8001ada <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001ad6:	2303      	movs	r3, #3
 8001ad8:	e17a      	b.n	8001dd0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ada:	4b1d      	ldr	r3, [pc, #116]	; (8001b50 <HAL_RCC_OscConfig+0x26c>)
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	f003 0302 	and.w	r3, r3, #2
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d1f0      	bne.n	8001ac8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	f003 0308 	and.w	r3, r3, #8
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d03a      	beq.n	8001b68 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	699b      	ldr	r3, [r3, #24]
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d019      	beq.n	8001b2e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001afa:	4b17      	ldr	r3, [pc, #92]	; (8001b58 <HAL_RCC_OscConfig+0x274>)
 8001afc:	2201      	movs	r2, #1
 8001afe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b00:	f7ff f820 	bl	8000b44 <HAL_GetTick>
 8001b04:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b06:	e008      	b.n	8001b1a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b08:	f7ff f81c 	bl	8000b44 <HAL_GetTick>
 8001b0c:	4602      	mov	r2, r0
 8001b0e:	693b      	ldr	r3, [r7, #16]
 8001b10:	1ad3      	subs	r3, r2, r3
 8001b12:	2b02      	cmp	r3, #2
 8001b14:	d901      	bls.n	8001b1a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001b16:	2303      	movs	r3, #3
 8001b18:	e15a      	b.n	8001dd0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b1a:	4b0d      	ldr	r3, [pc, #52]	; (8001b50 <HAL_RCC_OscConfig+0x26c>)
 8001b1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b1e:	f003 0302 	and.w	r3, r3, #2
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d0f0      	beq.n	8001b08 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001b26:	2001      	movs	r0, #1
 8001b28:	f000 fad8 	bl	80020dc <RCC_Delay>
 8001b2c:	e01c      	b.n	8001b68 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001b2e:	4b0a      	ldr	r3, [pc, #40]	; (8001b58 <HAL_RCC_OscConfig+0x274>)
 8001b30:	2200      	movs	r2, #0
 8001b32:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b34:	f7ff f806 	bl	8000b44 <HAL_GetTick>
 8001b38:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b3a:	e00f      	b.n	8001b5c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001b3c:	f7ff f802 	bl	8000b44 <HAL_GetTick>
 8001b40:	4602      	mov	r2, r0
 8001b42:	693b      	ldr	r3, [r7, #16]
 8001b44:	1ad3      	subs	r3, r2, r3
 8001b46:	2b02      	cmp	r3, #2
 8001b48:	d908      	bls.n	8001b5c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001b4a:	2303      	movs	r3, #3
 8001b4c:	e140      	b.n	8001dd0 <HAL_RCC_OscConfig+0x4ec>
 8001b4e:	bf00      	nop
 8001b50:	40021000 	.word	0x40021000
 8001b54:	42420000 	.word	0x42420000
 8001b58:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b5c:	4b9e      	ldr	r3, [pc, #632]	; (8001dd8 <HAL_RCC_OscConfig+0x4f4>)
 8001b5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b60:	f003 0302 	and.w	r3, r3, #2
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d1e9      	bne.n	8001b3c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	f003 0304 	and.w	r3, r3, #4
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	f000 80a6 	beq.w	8001cc2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001b76:	2300      	movs	r3, #0
 8001b78:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001b7a:	4b97      	ldr	r3, [pc, #604]	; (8001dd8 <HAL_RCC_OscConfig+0x4f4>)
 8001b7c:	69db      	ldr	r3, [r3, #28]
 8001b7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d10d      	bne.n	8001ba2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001b86:	4b94      	ldr	r3, [pc, #592]	; (8001dd8 <HAL_RCC_OscConfig+0x4f4>)
 8001b88:	69db      	ldr	r3, [r3, #28]
 8001b8a:	4a93      	ldr	r2, [pc, #588]	; (8001dd8 <HAL_RCC_OscConfig+0x4f4>)
 8001b8c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b90:	61d3      	str	r3, [r2, #28]
 8001b92:	4b91      	ldr	r3, [pc, #580]	; (8001dd8 <HAL_RCC_OscConfig+0x4f4>)
 8001b94:	69db      	ldr	r3, [r3, #28]
 8001b96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b9a:	60bb      	str	r3, [r7, #8]
 8001b9c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001b9e:	2301      	movs	r3, #1
 8001ba0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ba2:	4b8e      	ldr	r3, [pc, #568]	; (8001ddc <HAL_RCC_OscConfig+0x4f8>)
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d118      	bne.n	8001be0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001bae:	4b8b      	ldr	r3, [pc, #556]	; (8001ddc <HAL_RCC_OscConfig+0x4f8>)
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	4a8a      	ldr	r2, [pc, #552]	; (8001ddc <HAL_RCC_OscConfig+0x4f8>)
 8001bb4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001bb8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001bba:	f7fe ffc3 	bl	8000b44 <HAL_GetTick>
 8001bbe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bc0:	e008      	b.n	8001bd4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001bc2:	f7fe ffbf 	bl	8000b44 <HAL_GetTick>
 8001bc6:	4602      	mov	r2, r0
 8001bc8:	693b      	ldr	r3, [r7, #16]
 8001bca:	1ad3      	subs	r3, r2, r3
 8001bcc:	2b64      	cmp	r3, #100	; 0x64
 8001bce:	d901      	bls.n	8001bd4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001bd0:	2303      	movs	r3, #3
 8001bd2:	e0fd      	b.n	8001dd0 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bd4:	4b81      	ldr	r3, [pc, #516]	; (8001ddc <HAL_RCC_OscConfig+0x4f8>)
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d0f0      	beq.n	8001bc2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	68db      	ldr	r3, [r3, #12]
 8001be4:	2b01      	cmp	r3, #1
 8001be6:	d106      	bne.n	8001bf6 <HAL_RCC_OscConfig+0x312>
 8001be8:	4b7b      	ldr	r3, [pc, #492]	; (8001dd8 <HAL_RCC_OscConfig+0x4f4>)
 8001bea:	6a1b      	ldr	r3, [r3, #32]
 8001bec:	4a7a      	ldr	r2, [pc, #488]	; (8001dd8 <HAL_RCC_OscConfig+0x4f4>)
 8001bee:	f043 0301 	orr.w	r3, r3, #1
 8001bf2:	6213      	str	r3, [r2, #32]
 8001bf4:	e02d      	b.n	8001c52 <HAL_RCC_OscConfig+0x36e>
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	68db      	ldr	r3, [r3, #12]
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d10c      	bne.n	8001c18 <HAL_RCC_OscConfig+0x334>
 8001bfe:	4b76      	ldr	r3, [pc, #472]	; (8001dd8 <HAL_RCC_OscConfig+0x4f4>)
 8001c00:	6a1b      	ldr	r3, [r3, #32]
 8001c02:	4a75      	ldr	r2, [pc, #468]	; (8001dd8 <HAL_RCC_OscConfig+0x4f4>)
 8001c04:	f023 0301 	bic.w	r3, r3, #1
 8001c08:	6213      	str	r3, [r2, #32]
 8001c0a:	4b73      	ldr	r3, [pc, #460]	; (8001dd8 <HAL_RCC_OscConfig+0x4f4>)
 8001c0c:	6a1b      	ldr	r3, [r3, #32]
 8001c0e:	4a72      	ldr	r2, [pc, #456]	; (8001dd8 <HAL_RCC_OscConfig+0x4f4>)
 8001c10:	f023 0304 	bic.w	r3, r3, #4
 8001c14:	6213      	str	r3, [r2, #32]
 8001c16:	e01c      	b.n	8001c52 <HAL_RCC_OscConfig+0x36e>
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	68db      	ldr	r3, [r3, #12]
 8001c1c:	2b05      	cmp	r3, #5
 8001c1e:	d10c      	bne.n	8001c3a <HAL_RCC_OscConfig+0x356>
 8001c20:	4b6d      	ldr	r3, [pc, #436]	; (8001dd8 <HAL_RCC_OscConfig+0x4f4>)
 8001c22:	6a1b      	ldr	r3, [r3, #32]
 8001c24:	4a6c      	ldr	r2, [pc, #432]	; (8001dd8 <HAL_RCC_OscConfig+0x4f4>)
 8001c26:	f043 0304 	orr.w	r3, r3, #4
 8001c2a:	6213      	str	r3, [r2, #32]
 8001c2c:	4b6a      	ldr	r3, [pc, #424]	; (8001dd8 <HAL_RCC_OscConfig+0x4f4>)
 8001c2e:	6a1b      	ldr	r3, [r3, #32]
 8001c30:	4a69      	ldr	r2, [pc, #420]	; (8001dd8 <HAL_RCC_OscConfig+0x4f4>)
 8001c32:	f043 0301 	orr.w	r3, r3, #1
 8001c36:	6213      	str	r3, [r2, #32]
 8001c38:	e00b      	b.n	8001c52 <HAL_RCC_OscConfig+0x36e>
 8001c3a:	4b67      	ldr	r3, [pc, #412]	; (8001dd8 <HAL_RCC_OscConfig+0x4f4>)
 8001c3c:	6a1b      	ldr	r3, [r3, #32]
 8001c3e:	4a66      	ldr	r2, [pc, #408]	; (8001dd8 <HAL_RCC_OscConfig+0x4f4>)
 8001c40:	f023 0301 	bic.w	r3, r3, #1
 8001c44:	6213      	str	r3, [r2, #32]
 8001c46:	4b64      	ldr	r3, [pc, #400]	; (8001dd8 <HAL_RCC_OscConfig+0x4f4>)
 8001c48:	6a1b      	ldr	r3, [r3, #32]
 8001c4a:	4a63      	ldr	r2, [pc, #396]	; (8001dd8 <HAL_RCC_OscConfig+0x4f4>)
 8001c4c:	f023 0304 	bic.w	r3, r3, #4
 8001c50:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	68db      	ldr	r3, [r3, #12]
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	d015      	beq.n	8001c86 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c5a:	f7fe ff73 	bl	8000b44 <HAL_GetTick>
 8001c5e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c60:	e00a      	b.n	8001c78 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c62:	f7fe ff6f 	bl	8000b44 <HAL_GetTick>
 8001c66:	4602      	mov	r2, r0
 8001c68:	693b      	ldr	r3, [r7, #16]
 8001c6a:	1ad3      	subs	r3, r2, r3
 8001c6c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c70:	4293      	cmp	r3, r2
 8001c72:	d901      	bls.n	8001c78 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001c74:	2303      	movs	r3, #3
 8001c76:	e0ab      	b.n	8001dd0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c78:	4b57      	ldr	r3, [pc, #348]	; (8001dd8 <HAL_RCC_OscConfig+0x4f4>)
 8001c7a:	6a1b      	ldr	r3, [r3, #32]
 8001c7c:	f003 0302 	and.w	r3, r3, #2
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d0ee      	beq.n	8001c62 <HAL_RCC_OscConfig+0x37e>
 8001c84:	e014      	b.n	8001cb0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c86:	f7fe ff5d 	bl	8000b44 <HAL_GetTick>
 8001c8a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c8c:	e00a      	b.n	8001ca4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c8e:	f7fe ff59 	bl	8000b44 <HAL_GetTick>
 8001c92:	4602      	mov	r2, r0
 8001c94:	693b      	ldr	r3, [r7, #16]
 8001c96:	1ad3      	subs	r3, r2, r3
 8001c98:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c9c:	4293      	cmp	r3, r2
 8001c9e:	d901      	bls.n	8001ca4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001ca0:	2303      	movs	r3, #3
 8001ca2:	e095      	b.n	8001dd0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ca4:	4b4c      	ldr	r3, [pc, #304]	; (8001dd8 <HAL_RCC_OscConfig+0x4f4>)
 8001ca6:	6a1b      	ldr	r3, [r3, #32]
 8001ca8:	f003 0302 	and.w	r3, r3, #2
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d1ee      	bne.n	8001c8e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001cb0:	7dfb      	ldrb	r3, [r7, #23]
 8001cb2:	2b01      	cmp	r3, #1
 8001cb4:	d105      	bne.n	8001cc2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001cb6:	4b48      	ldr	r3, [pc, #288]	; (8001dd8 <HAL_RCC_OscConfig+0x4f4>)
 8001cb8:	69db      	ldr	r3, [r3, #28]
 8001cba:	4a47      	ldr	r2, [pc, #284]	; (8001dd8 <HAL_RCC_OscConfig+0x4f4>)
 8001cbc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001cc0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	69db      	ldr	r3, [r3, #28]
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	f000 8081 	beq.w	8001dce <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001ccc:	4b42      	ldr	r3, [pc, #264]	; (8001dd8 <HAL_RCC_OscConfig+0x4f4>)
 8001cce:	685b      	ldr	r3, [r3, #4]
 8001cd0:	f003 030c 	and.w	r3, r3, #12
 8001cd4:	2b08      	cmp	r3, #8
 8001cd6:	d061      	beq.n	8001d9c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	69db      	ldr	r3, [r3, #28]
 8001cdc:	2b02      	cmp	r3, #2
 8001cde:	d146      	bne.n	8001d6e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ce0:	4b3f      	ldr	r3, [pc, #252]	; (8001de0 <HAL_RCC_OscConfig+0x4fc>)
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ce6:	f7fe ff2d 	bl	8000b44 <HAL_GetTick>
 8001cea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001cec:	e008      	b.n	8001d00 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001cee:	f7fe ff29 	bl	8000b44 <HAL_GetTick>
 8001cf2:	4602      	mov	r2, r0
 8001cf4:	693b      	ldr	r3, [r7, #16]
 8001cf6:	1ad3      	subs	r3, r2, r3
 8001cf8:	2b02      	cmp	r3, #2
 8001cfa:	d901      	bls.n	8001d00 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001cfc:	2303      	movs	r3, #3
 8001cfe:	e067      	b.n	8001dd0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d00:	4b35      	ldr	r3, [pc, #212]	; (8001dd8 <HAL_RCC_OscConfig+0x4f4>)
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d1f0      	bne.n	8001cee <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	6a1b      	ldr	r3, [r3, #32]
 8001d10:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001d14:	d108      	bne.n	8001d28 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001d16:	4b30      	ldr	r3, [pc, #192]	; (8001dd8 <HAL_RCC_OscConfig+0x4f4>)
 8001d18:	685b      	ldr	r3, [r3, #4]
 8001d1a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	689b      	ldr	r3, [r3, #8]
 8001d22:	492d      	ldr	r1, [pc, #180]	; (8001dd8 <HAL_RCC_OscConfig+0x4f4>)
 8001d24:	4313      	orrs	r3, r2
 8001d26:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001d28:	4b2b      	ldr	r3, [pc, #172]	; (8001dd8 <HAL_RCC_OscConfig+0x4f4>)
 8001d2a:	685b      	ldr	r3, [r3, #4]
 8001d2c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	6a19      	ldr	r1, [r3, #32]
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d38:	430b      	orrs	r3, r1
 8001d3a:	4927      	ldr	r1, [pc, #156]	; (8001dd8 <HAL_RCC_OscConfig+0x4f4>)
 8001d3c:	4313      	orrs	r3, r2
 8001d3e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001d40:	4b27      	ldr	r3, [pc, #156]	; (8001de0 <HAL_RCC_OscConfig+0x4fc>)
 8001d42:	2201      	movs	r2, #1
 8001d44:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d46:	f7fe fefd 	bl	8000b44 <HAL_GetTick>
 8001d4a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001d4c:	e008      	b.n	8001d60 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d4e:	f7fe fef9 	bl	8000b44 <HAL_GetTick>
 8001d52:	4602      	mov	r2, r0
 8001d54:	693b      	ldr	r3, [r7, #16]
 8001d56:	1ad3      	subs	r3, r2, r3
 8001d58:	2b02      	cmp	r3, #2
 8001d5a:	d901      	bls.n	8001d60 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001d5c:	2303      	movs	r3, #3
 8001d5e:	e037      	b.n	8001dd0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001d60:	4b1d      	ldr	r3, [pc, #116]	; (8001dd8 <HAL_RCC_OscConfig+0x4f4>)
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d0f0      	beq.n	8001d4e <HAL_RCC_OscConfig+0x46a>
 8001d6c:	e02f      	b.n	8001dce <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d6e:	4b1c      	ldr	r3, [pc, #112]	; (8001de0 <HAL_RCC_OscConfig+0x4fc>)
 8001d70:	2200      	movs	r2, #0
 8001d72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d74:	f7fe fee6 	bl	8000b44 <HAL_GetTick>
 8001d78:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d7a:	e008      	b.n	8001d8e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d7c:	f7fe fee2 	bl	8000b44 <HAL_GetTick>
 8001d80:	4602      	mov	r2, r0
 8001d82:	693b      	ldr	r3, [r7, #16]
 8001d84:	1ad3      	subs	r3, r2, r3
 8001d86:	2b02      	cmp	r3, #2
 8001d88:	d901      	bls.n	8001d8e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001d8a:	2303      	movs	r3, #3
 8001d8c:	e020      	b.n	8001dd0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d8e:	4b12      	ldr	r3, [pc, #72]	; (8001dd8 <HAL_RCC_OscConfig+0x4f4>)
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d1f0      	bne.n	8001d7c <HAL_RCC_OscConfig+0x498>
 8001d9a:	e018      	b.n	8001dce <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	69db      	ldr	r3, [r3, #28]
 8001da0:	2b01      	cmp	r3, #1
 8001da2:	d101      	bne.n	8001da8 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001da4:	2301      	movs	r3, #1
 8001da6:	e013      	b.n	8001dd0 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001da8:	4b0b      	ldr	r3, [pc, #44]	; (8001dd8 <HAL_RCC_OscConfig+0x4f4>)
 8001daa:	685b      	ldr	r3, [r3, #4]
 8001dac:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	6a1b      	ldr	r3, [r3, #32]
 8001db8:	429a      	cmp	r2, r3
 8001dba:	d106      	bne.n	8001dca <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001dc6:	429a      	cmp	r2, r3
 8001dc8:	d001      	beq.n	8001dce <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001dca:	2301      	movs	r3, #1
 8001dcc:	e000      	b.n	8001dd0 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001dce:	2300      	movs	r3, #0
}
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	3718      	adds	r7, #24
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	bd80      	pop	{r7, pc}
 8001dd8:	40021000 	.word	0x40021000
 8001ddc:	40007000 	.word	0x40007000
 8001de0:	42420060 	.word	0x42420060

08001de4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	b084      	sub	sp, #16
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
 8001dec:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d101      	bne.n	8001df8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001df4:	2301      	movs	r3, #1
 8001df6:	e0d0      	b.n	8001f9a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001df8:	4b6a      	ldr	r3, [pc, #424]	; (8001fa4 <HAL_RCC_ClockConfig+0x1c0>)
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	f003 0307 	and.w	r3, r3, #7
 8001e00:	683a      	ldr	r2, [r7, #0]
 8001e02:	429a      	cmp	r2, r3
 8001e04:	d910      	bls.n	8001e28 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e06:	4b67      	ldr	r3, [pc, #412]	; (8001fa4 <HAL_RCC_ClockConfig+0x1c0>)
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	f023 0207 	bic.w	r2, r3, #7
 8001e0e:	4965      	ldr	r1, [pc, #404]	; (8001fa4 <HAL_RCC_ClockConfig+0x1c0>)
 8001e10:	683b      	ldr	r3, [r7, #0]
 8001e12:	4313      	orrs	r3, r2
 8001e14:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e16:	4b63      	ldr	r3, [pc, #396]	; (8001fa4 <HAL_RCC_ClockConfig+0x1c0>)
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	f003 0307 	and.w	r3, r3, #7
 8001e1e:	683a      	ldr	r2, [r7, #0]
 8001e20:	429a      	cmp	r2, r3
 8001e22:	d001      	beq.n	8001e28 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001e24:	2301      	movs	r3, #1
 8001e26:	e0b8      	b.n	8001f9a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	f003 0302 	and.w	r3, r3, #2
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d020      	beq.n	8001e76 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	f003 0304 	and.w	r3, r3, #4
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d005      	beq.n	8001e4c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001e40:	4b59      	ldr	r3, [pc, #356]	; (8001fa8 <HAL_RCC_ClockConfig+0x1c4>)
 8001e42:	685b      	ldr	r3, [r3, #4]
 8001e44:	4a58      	ldr	r2, [pc, #352]	; (8001fa8 <HAL_RCC_ClockConfig+0x1c4>)
 8001e46:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001e4a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	f003 0308 	and.w	r3, r3, #8
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d005      	beq.n	8001e64 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001e58:	4b53      	ldr	r3, [pc, #332]	; (8001fa8 <HAL_RCC_ClockConfig+0x1c4>)
 8001e5a:	685b      	ldr	r3, [r3, #4]
 8001e5c:	4a52      	ldr	r2, [pc, #328]	; (8001fa8 <HAL_RCC_ClockConfig+0x1c4>)
 8001e5e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001e62:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001e64:	4b50      	ldr	r3, [pc, #320]	; (8001fa8 <HAL_RCC_ClockConfig+0x1c4>)
 8001e66:	685b      	ldr	r3, [r3, #4]
 8001e68:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	689b      	ldr	r3, [r3, #8]
 8001e70:	494d      	ldr	r1, [pc, #308]	; (8001fa8 <HAL_RCC_ClockConfig+0x1c4>)
 8001e72:	4313      	orrs	r3, r2
 8001e74:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	f003 0301 	and.w	r3, r3, #1
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d040      	beq.n	8001f04 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	685b      	ldr	r3, [r3, #4]
 8001e86:	2b01      	cmp	r3, #1
 8001e88:	d107      	bne.n	8001e9a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e8a:	4b47      	ldr	r3, [pc, #284]	; (8001fa8 <HAL_RCC_ClockConfig+0x1c4>)
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d115      	bne.n	8001ec2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e96:	2301      	movs	r3, #1
 8001e98:	e07f      	b.n	8001f9a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	685b      	ldr	r3, [r3, #4]
 8001e9e:	2b02      	cmp	r3, #2
 8001ea0:	d107      	bne.n	8001eb2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001ea2:	4b41      	ldr	r3, [pc, #260]	; (8001fa8 <HAL_RCC_ClockConfig+0x1c4>)
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d109      	bne.n	8001ec2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001eae:	2301      	movs	r3, #1
 8001eb0:	e073      	b.n	8001f9a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001eb2:	4b3d      	ldr	r3, [pc, #244]	; (8001fa8 <HAL_RCC_ClockConfig+0x1c4>)
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	f003 0302 	and.w	r3, r3, #2
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d101      	bne.n	8001ec2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ebe:	2301      	movs	r3, #1
 8001ec0:	e06b      	b.n	8001f9a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001ec2:	4b39      	ldr	r3, [pc, #228]	; (8001fa8 <HAL_RCC_ClockConfig+0x1c4>)
 8001ec4:	685b      	ldr	r3, [r3, #4]
 8001ec6:	f023 0203 	bic.w	r2, r3, #3
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	685b      	ldr	r3, [r3, #4]
 8001ece:	4936      	ldr	r1, [pc, #216]	; (8001fa8 <HAL_RCC_ClockConfig+0x1c4>)
 8001ed0:	4313      	orrs	r3, r2
 8001ed2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001ed4:	f7fe fe36 	bl	8000b44 <HAL_GetTick>
 8001ed8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001eda:	e00a      	b.n	8001ef2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001edc:	f7fe fe32 	bl	8000b44 <HAL_GetTick>
 8001ee0:	4602      	mov	r2, r0
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	1ad3      	subs	r3, r2, r3
 8001ee6:	f241 3288 	movw	r2, #5000	; 0x1388
 8001eea:	4293      	cmp	r3, r2
 8001eec:	d901      	bls.n	8001ef2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001eee:	2303      	movs	r3, #3
 8001ef0:	e053      	b.n	8001f9a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ef2:	4b2d      	ldr	r3, [pc, #180]	; (8001fa8 <HAL_RCC_ClockConfig+0x1c4>)
 8001ef4:	685b      	ldr	r3, [r3, #4]
 8001ef6:	f003 020c 	and.w	r2, r3, #12
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	685b      	ldr	r3, [r3, #4]
 8001efe:	009b      	lsls	r3, r3, #2
 8001f00:	429a      	cmp	r2, r3
 8001f02:	d1eb      	bne.n	8001edc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001f04:	4b27      	ldr	r3, [pc, #156]	; (8001fa4 <HAL_RCC_ClockConfig+0x1c0>)
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	f003 0307 	and.w	r3, r3, #7
 8001f0c:	683a      	ldr	r2, [r7, #0]
 8001f0e:	429a      	cmp	r2, r3
 8001f10:	d210      	bcs.n	8001f34 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f12:	4b24      	ldr	r3, [pc, #144]	; (8001fa4 <HAL_RCC_ClockConfig+0x1c0>)
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	f023 0207 	bic.w	r2, r3, #7
 8001f1a:	4922      	ldr	r1, [pc, #136]	; (8001fa4 <HAL_RCC_ClockConfig+0x1c0>)
 8001f1c:	683b      	ldr	r3, [r7, #0]
 8001f1e:	4313      	orrs	r3, r2
 8001f20:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f22:	4b20      	ldr	r3, [pc, #128]	; (8001fa4 <HAL_RCC_ClockConfig+0x1c0>)
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	f003 0307 	and.w	r3, r3, #7
 8001f2a:	683a      	ldr	r2, [r7, #0]
 8001f2c:	429a      	cmp	r2, r3
 8001f2e:	d001      	beq.n	8001f34 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001f30:	2301      	movs	r3, #1
 8001f32:	e032      	b.n	8001f9a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	f003 0304 	and.w	r3, r3, #4
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d008      	beq.n	8001f52 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001f40:	4b19      	ldr	r3, [pc, #100]	; (8001fa8 <HAL_RCC_ClockConfig+0x1c4>)
 8001f42:	685b      	ldr	r3, [r3, #4]
 8001f44:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	68db      	ldr	r3, [r3, #12]
 8001f4c:	4916      	ldr	r1, [pc, #88]	; (8001fa8 <HAL_RCC_ClockConfig+0x1c4>)
 8001f4e:	4313      	orrs	r3, r2
 8001f50:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	f003 0308 	and.w	r3, r3, #8
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d009      	beq.n	8001f72 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001f5e:	4b12      	ldr	r3, [pc, #72]	; (8001fa8 <HAL_RCC_ClockConfig+0x1c4>)
 8001f60:	685b      	ldr	r3, [r3, #4]
 8001f62:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	691b      	ldr	r3, [r3, #16]
 8001f6a:	00db      	lsls	r3, r3, #3
 8001f6c:	490e      	ldr	r1, [pc, #56]	; (8001fa8 <HAL_RCC_ClockConfig+0x1c4>)
 8001f6e:	4313      	orrs	r3, r2
 8001f70:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001f72:	f000 f821 	bl	8001fb8 <HAL_RCC_GetSysClockFreq>
 8001f76:	4602      	mov	r2, r0
 8001f78:	4b0b      	ldr	r3, [pc, #44]	; (8001fa8 <HAL_RCC_ClockConfig+0x1c4>)
 8001f7a:	685b      	ldr	r3, [r3, #4]
 8001f7c:	091b      	lsrs	r3, r3, #4
 8001f7e:	f003 030f 	and.w	r3, r3, #15
 8001f82:	490a      	ldr	r1, [pc, #40]	; (8001fac <HAL_RCC_ClockConfig+0x1c8>)
 8001f84:	5ccb      	ldrb	r3, [r1, r3]
 8001f86:	fa22 f303 	lsr.w	r3, r2, r3
 8001f8a:	4a09      	ldr	r2, [pc, #36]	; (8001fb0 <HAL_RCC_ClockConfig+0x1cc>)
 8001f8c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001f8e:	4b09      	ldr	r3, [pc, #36]	; (8001fb4 <HAL_RCC_ClockConfig+0x1d0>)
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	4618      	mov	r0, r3
 8001f94:	f7fe fd94 	bl	8000ac0 <HAL_InitTick>

  return HAL_OK;
 8001f98:	2300      	movs	r3, #0
}
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	3710      	adds	r7, #16
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	bd80      	pop	{r7, pc}
 8001fa2:	bf00      	nop
 8001fa4:	40022000 	.word	0x40022000
 8001fa8:	40021000 	.word	0x40021000
 8001fac:	0800425c 	.word	0x0800425c
 8001fb0:	20000000 	.word	0x20000000
 8001fb4:	20000004 	.word	0x20000004

08001fb8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001fb8:	b490      	push	{r4, r7}
 8001fba:	b08a      	sub	sp, #40	; 0x28
 8001fbc:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001fbe:	4b2a      	ldr	r3, [pc, #168]	; (8002068 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001fc0:	1d3c      	adds	r4, r7, #4
 8001fc2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001fc4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001fc8:	f240 2301 	movw	r3, #513	; 0x201
 8001fcc:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001fce:	2300      	movs	r3, #0
 8001fd0:	61fb      	str	r3, [r7, #28]
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	61bb      	str	r3, [r7, #24]
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	627b      	str	r3, [r7, #36]	; 0x24
 8001fda:	2300      	movs	r3, #0
 8001fdc:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001fde:	2300      	movs	r3, #0
 8001fe0:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001fe2:	4b22      	ldr	r3, [pc, #136]	; (800206c <HAL_RCC_GetSysClockFreq+0xb4>)
 8001fe4:	685b      	ldr	r3, [r3, #4]
 8001fe6:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001fe8:	69fb      	ldr	r3, [r7, #28]
 8001fea:	f003 030c 	and.w	r3, r3, #12
 8001fee:	2b04      	cmp	r3, #4
 8001ff0:	d002      	beq.n	8001ff8 <HAL_RCC_GetSysClockFreq+0x40>
 8001ff2:	2b08      	cmp	r3, #8
 8001ff4:	d003      	beq.n	8001ffe <HAL_RCC_GetSysClockFreq+0x46>
 8001ff6:	e02d      	b.n	8002054 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001ff8:	4b1d      	ldr	r3, [pc, #116]	; (8002070 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001ffa:	623b      	str	r3, [r7, #32]
      break;
 8001ffc:	e02d      	b.n	800205a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001ffe:	69fb      	ldr	r3, [r7, #28]
 8002000:	0c9b      	lsrs	r3, r3, #18
 8002002:	f003 030f 	and.w	r3, r3, #15
 8002006:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800200a:	4413      	add	r3, r2
 800200c:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002010:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002012:	69fb      	ldr	r3, [r7, #28]
 8002014:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002018:	2b00      	cmp	r3, #0
 800201a:	d013      	beq.n	8002044 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800201c:	4b13      	ldr	r3, [pc, #76]	; (800206c <HAL_RCC_GetSysClockFreq+0xb4>)
 800201e:	685b      	ldr	r3, [r3, #4]
 8002020:	0c5b      	lsrs	r3, r3, #17
 8002022:	f003 0301 	and.w	r3, r3, #1
 8002026:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800202a:	4413      	add	r3, r2
 800202c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002030:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002032:	697b      	ldr	r3, [r7, #20]
 8002034:	4a0e      	ldr	r2, [pc, #56]	; (8002070 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002036:	fb02 f203 	mul.w	r2, r2, r3
 800203a:	69bb      	ldr	r3, [r7, #24]
 800203c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002040:	627b      	str	r3, [r7, #36]	; 0x24
 8002042:	e004      	b.n	800204e <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002044:	697b      	ldr	r3, [r7, #20]
 8002046:	4a0b      	ldr	r2, [pc, #44]	; (8002074 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002048:	fb02 f303 	mul.w	r3, r2, r3
 800204c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800204e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002050:	623b      	str	r3, [r7, #32]
      break;
 8002052:	e002      	b.n	800205a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002054:	4b06      	ldr	r3, [pc, #24]	; (8002070 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002056:	623b      	str	r3, [r7, #32]
      break;
 8002058:	bf00      	nop
    }
  }
  return sysclockfreq;
 800205a:	6a3b      	ldr	r3, [r7, #32]
}
 800205c:	4618      	mov	r0, r3
 800205e:	3728      	adds	r7, #40	; 0x28
 8002060:	46bd      	mov	sp, r7
 8002062:	bc90      	pop	{r4, r7}
 8002064:	4770      	bx	lr
 8002066:	bf00      	nop
 8002068:	0800423c 	.word	0x0800423c
 800206c:	40021000 	.word	0x40021000
 8002070:	007a1200 	.word	0x007a1200
 8002074:	003d0900 	.word	0x003d0900

08002078 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002078:	b480      	push	{r7}
 800207a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800207c:	4b02      	ldr	r3, [pc, #8]	; (8002088 <HAL_RCC_GetHCLKFreq+0x10>)
 800207e:	681b      	ldr	r3, [r3, #0]
}
 8002080:	4618      	mov	r0, r3
 8002082:	46bd      	mov	sp, r7
 8002084:	bc80      	pop	{r7}
 8002086:	4770      	bx	lr
 8002088:	20000000 	.word	0x20000000

0800208c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800208c:	b580      	push	{r7, lr}
 800208e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002090:	f7ff fff2 	bl	8002078 <HAL_RCC_GetHCLKFreq>
 8002094:	4602      	mov	r2, r0
 8002096:	4b05      	ldr	r3, [pc, #20]	; (80020ac <HAL_RCC_GetPCLK1Freq+0x20>)
 8002098:	685b      	ldr	r3, [r3, #4]
 800209a:	0a1b      	lsrs	r3, r3, #8
 800209c:	f003 0307 	and.w	r3, r3, #7
 80020a0:	4903      	ldr	r1, [pc, #12]	; (80020b0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80020a2:	5ccb      	ldrb	r3, [r1, r3]
 80020a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80020a8:	4618      	mov	r0, r3
 80020aa:	bd80      	pop	{r7, pc}
 80020ac:	40021000 	.word	0x40021000
 80020b0:	0800426c 	.word	0x0800426c

080020b4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80020b8:	f7ff ffde 	bl	8002078 <HAL_RCC_GetHCLKFreq>
 80020bc:	4602      	mov	r2, r0
 80020be:	4b05      	ldr	r3, [pc, #20]	; (80020d4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80020c0:	685b      	ldr	r3, [r3, #4]
 80020c2:	0adb      	lsrs	r3, r3, #11
 80020c4:	f003 0307 	and.w	r3, r3, #7
 80020c8:	4903      	ldr	r1, [pc, #12]	; (80020d8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80020ca:	5ccb      	ldrb	r3, [r1, r3]
 80020cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80020d0:	4618      	mov	r0, r3
 80020d2:	bd80      	pop	{r7, pc}
 80020d4:	40021000 	.word	0x40021000
 80020d8:	0800426c 	.word	0x0800426c

080020dc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80020dc:	b480      	push	{r7}
 80020de:	b085      	sub	sp, #20
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80020e4:	4b0a      	ldr	r3, [pc, #40]	; (8002110 <RCC_Delay+0x34>)
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	4a0a      	ldr	r2, [pc, #40]	; (8002114 <RCC_Delay+0x38>)
 80020ea:	fba2 2303 	umull	r2, r3, r2, r3
 80020ee:	0a5b      	lsrs	r3, r3, #9
 80020f0:	687a      	ldr	r2, [r7, #4]
 80020f2:	fb02 f303 	mul.w	r3, r2, r3
 80020f6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80020f8:	bf00      	nop
  }
  while (Delay --);
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	1e5a      	subs	r2, r3, #1
 80020fe:	60fa      	str	r2, [r7, #12]
 8002100:	2b00      	cmp	r3, #0
 8002102:	d1f9      	bne.n	80020f8 <RCC_Delay+0x1c>
}
 8002104:	bf00      	nop
 8002106:	bf00      	nop
 8002108:	3714      	adds	r7, #20
 800210a:	46bd      	mov	sp, r7
 800210c:	bc80      	pop	{r7}
 800210e:	4770      	bx	lr
 8002110:	20000000 	.word	0x20000000
 8002114:	10624dd3 	.word	0x10624dd3

08002118 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	b086      	sub	sp, #24
 800211c:	af00      	add	r7, sp, #0
 800211e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8002120:	2300      	movs	r3, #0
 8002122:	613b      	str	r3, [r7, #16]
 8002124:	2300      	movs	r3, #0
 8002126:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	f003 0301 	and.w	r3, r3, #1
 8002130:	2b00      	cmp	r3, #0
 8002132:	d07d      	beq.n	8002230 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8002134:	2300      	movs	r3, #0
 8002136:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002138:	4b4f      	ldr	r3, [pc, #316]	; (8002278 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800213a:	69db      	ldr	r3, [r3, #28]
 800213c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002140:	2b00      	cmp	r3, #0
 8002142:	d10d      	bne.n	8002160 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002144:	4b4c      	ldr	r3, [pc, #304]	; (8002278 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002146:	69db      	ldr	r3, [r3, #28]
 8002148:	4a4b      	ldr	r2, [pc, #300]	; (8002278 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800214a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800214e:	61d3      	str	r3, [r2, #28]
 8002150:	4b49      	ldr	r3, [pc, #292]	; (8002278 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002152:	69db      	ldr	r3, [r3, #28]
 8002154:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002158:	60bb      	str	r3, [r7, #8]
 800215a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800215c:	2301      	movs	r3, #1
 800215e:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002160:	4b46      	ldr	r3, [pc, #280]	; (800227c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002168:	2b00      	cmp	r3, #0
 800216a:	d118      	bne.n	800219e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800216c:	4b43      	ldr	r3, [pc, #268]	; (800227c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	4a42      	ldr	r2, [pc, #264]	; (800227c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002172:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002176:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002178:	f7fe fce4 	bl	8000b44 <HAL_GetTick>
 800217c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800217e:	e008      	b.n	8002192 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002180:	f7fe fce0 	bl	8000b44 <HAL_GetTick>
 8002184:	4602      	mov	r2, r0
 8002186:	693b      	ldr	r3, [r7, #16]
 8002188:	1ad3      	subs	r3, r2, r3
 800218a:	2b64      	cmp	r3, #100	; 0x64
 800218c:	d901      	bls.n	8002192 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800218e:	2303      	movs	r3, #3
 8002190:	e06d      	b.n	800226e <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002192:	4b3a      	ldr	r3, [pc, #232]	; (800227c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800219a:	2b00      	cmp	r3, #0
 800219c:	d0f0      	beq.n	8002180 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800219e:	4b36      	ldr	r3, [pc, #216]	; (8002278 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80021a0:	6a1b      	ldr	r3, [r3, #32]
 80021a2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80021a6:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d02e      	beq.n	800220c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	685b      	ldr	r3, [r3, #4]
 80021b2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80021b6:	68fa      	ldr	r2, [r7, #12]
 80021b8:	429a      	cmp	r2, r3
 80021ba:	d027      	beq.n	800220c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80021bc:	4b2e      	ldr	r3, [pc, #184]	; (8002278 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80021be:	6a1b      	ldr	r3, [r3, #32]
 80021c0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80021c4:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80021c6:	4b2e      	ldr	r3, [pc, #184]	; (8002280 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80021c8:	2201      	movs	r2, #1
 80021ca:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80021cc:	4b2c      	ldr	r3, [pc, #176]	; (8002280 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80021ce:	2200      	movs	r2, #0
 80021d0:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80021d2:	4a29      	ldr	r2, [pc, #164]	; (8002278 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	f003 0301 	and.w	r3, r3, #1
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d014      	beq.n	800220c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021e2:	f7fe fcaf 	bl	8000b44 <HAL_GetTick>
 80021e6:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80021e8:	e00a      	b.n	8002200 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80021ea:	f7fe fcab 	bl	8000b44 <HAL_GetTick>
 80021ee:	4602      	mov	r2, r0
 80021f0:	693b      	ldr	r3, [r7, #16]
 80021f2:	1ad3      	subs	r3, r2, r3
 80021f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80021f8:	4293      	cmp	r3, r2
 80021fa:	d901      	bls.n	8002200 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80021fc:	2303      	movs	r3, #3
 80021fe:	e036      	b.n	800226e <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002200:	4b1d      	ldr	r3, [pc, #116]	; (8002278 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002202:	6a1b      	ldr	r3, [r3, #32]
 8002204:	f003 0302 	and.w	r3, r3, #2
 8002208:	2b00      	cmp	r3, #0
 800220a:	d0ee      	beq.n	80021ea <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800220c:	4b1a      	ldr	r3, [pc, #104]	; (8002278 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800220e:	6a1b      	ldr	r3, [r3, #32]
 8002210:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	685b      	ldr	r3, [r3, #4]
 8002218:	4917      	ldr	r1, [pc, #92]	; (8002278 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800221a:	4313      	orrs	r3, r2
 800221c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800221e:	7dfb      	ldrb	r3, [r7, #23]
 8002220:	2b01      	cmp	r3, #1
 8002222:	d105      	bne.n	8002230 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002224:	4b14      	ldr	r3, [pc, #80]	; (8002278 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002226:	69db      	ldr	r3, [r3, #28]
 8002228:	4a13      	ldr	r2, [pc, #76]	; (8002278 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800222a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800222e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	f003 0302 	and.w	r3, r3, #2
 8002238:	2b00      	cmp	r3, #0
 800223a:	d008      	beq.n	800224e <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800223c:	4b0e      	ldr	r3, [pc, #56]	; (8002278 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800223e:	685b      	ldr	r3, [r3, #4]
 8002240:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	689b      	ldr	r3, [r3, #8]
 8002248:	490b      	ldr	r1, [pc, #44]	; (8002278 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800224a:	4313      	orrs	r3, r2
 800224c:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f003 0310 	and.w	r3, r3, #16
 8002256:	2b00      	cmp	r3, #0
 8002258:	d008      	beq.n	800226c <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800225a:	4b07      	ldr	r3, [pc, #28]	; (8002278 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800225c:	685b      	ldr	r3, [r3, #4]
 800225e:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	68db      	ldr	r3, [r3, #12]
 8002266:	4904      	ldr	r1, [pc, #16]	; (8002278 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002268:	4313      	orrs	r3, r2
 800226a:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 800226c:	2300      	movs	r3, #0
}
 800226e:	4618      	mov	r0, r3
 8002270:	3718      	adds	r7, #24
 8002272:	46bd      	mov	sp, r7
 8002274:	bd80      	pop	{r7, pc}
 8002276:	bf00      	nop
 8002278:	40021000 	.word	0x40021000
 800227c:	40007000 	.word	0x40007000
 8002280:	42420440 	.word	0x42420440

08002284 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8002284:	b590      	push	{r4, r7, lr}
 8002286:	b08d      	sub	sp, #52	; 0x34
 8002288:	af00      	add	r7, sp, #0
 800228a:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800228c:	4b5a      	ldr	r3, [pc, #360]	; (80023f8 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 800228e:	f107 040c 	add.w	r4, r7, #12
 8002292:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002294:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002298:	f240 2301 	movw	r3, #513	; 0x201
 800229c:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 800229e:	2300      	movs	r3, #0
 80022a0:	627b      	str	r3, [r7, #36]	; 0x24
 80022a2:	2300      	movs	r3, #0
 80022a4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80022a6:	2300      	movs	r3, #0
 80022a8:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 80022aa:	2300      	movs	r3, #0
 80022ac:	61fb      	str	r3, [r7, #28]
 80022ae:	2300      	movs	r3, #0
 80022b0:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	2b10      	cmp	r3, #16
 80022b6:	d00a      	beq.n	80022ce <HAL_RCCEx_GetPeriphCLKFreq+0x4a>
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	2b10      	cmp	r3, #16
 80022bc:	f200 8091 	bhi.w	80023e2 <HAL_RCCEx_GetPeriphCLKFreq+0x15e>
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	2b01      	cmp	r3, #1
 80022c4:	d04c      	beq.n	8002360 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	2b02      	cmp	r3, #2
 80022ca:	d07c      	beq.n	80023c6 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 80022cc:	e089      	b.n	80023e2 <HAL_RCCEx_GetPeriphCLKFreq+0x15e>
      temp_reg = RCC->CFGR;
 80022ce:	4b4b      	ldr	r3, [pc, #300]	; (80023fc <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 80022d0:	685b      	ldr	r3, [r3, #4]
 80022d2:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 80022d4:	4b49      	ldr	r3, [pc, #292]	; (80023fc <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80022dc:	2b00      	cmp	r3, #0
 80022de:	f000 8082 	beq.w	80023e6 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80022e2:	69fb      	ldr	r3, [r7, #28]
 80022e4:	0c9b      	lsrs	r3, r3, #18
 80022e6:	f003 030f 	and.w	r3, r3, #15
 80022ea:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80022ee:	4413      	add	r3, r2
 80022f0:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80022f4:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80022f6:	69fb      	ldr	r3, [r7, #28]
 80022f8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d018      	beq.n	8002332 <HAL_RCCEx_GetPeriphCLKFreq+0xae>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002300:	4b3e      	ldr	r3, [pc, #248]	; (80023fc <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8002302:	685b      	ldr	r3, [r3, #4]
 8002304:	0c5b      	lsrs	r3, r3, #17
 8002306:	f003 0301 	and.w	r3, r3, #1
 800230a:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800230e:	4413      	add	r3, r2
 8002310:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002314:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002316:	69fb      	ldr	r3, [r7, #28]
 8002318:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800231c:	2b00      	cmp	r3, #0
 800231e:	d00d      	beq.n	800233c <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8002320:	4a37      	ldr	r2, [pc, #220]	; (8002400 <HAL_RCCEx_GetPeriphCLKFreq+0x17c>)
 8002322:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002324:	fbb2 f2f3 	udiv	r2, r2, r3
 8002328:	6a3b      	ldr	r3, [r7, #32]
 800232a:	fb02 f303 	mul.w	r3, r2, r3
 800232e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002330:	e004      	b.n	800233c <HAL_RCCEx_GetPeriphCLKFreq+0xb8>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002332:	6a3b      	ldr	r3, [r7, #32]
 8002334:	4a33      	ldr	r2, [pc, #204]	; (8002404 <HAL_RCCEx_GetPeriphCLKFreq+0x180>)
 8002336:	fb02 f303 	mul.w	r3, r2, r3
 800233a:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 800233c:	4b2f      	ldr	r3, [pc, #188]	; (80023fc <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 800233e:	685b      	ldr	r3, [r3, #4]
 8002340:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002344:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002348:	d102      	bne.n	8002350 <HAL_RCCEx_GetPeriphCLKFreq+0xcc>
          frequency = pllclk;
 800234a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800234c:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 800234e:	e04a      	b.n	80023e6 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
          frequency = (pllclk * 2) / 3;
 8002350:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002352:	005b      	lsls	r3, r3, #1
 8002354:	4a2c      	ldr	r2, [pc, #176]	; (8002408 <HAL_RCCEx_GetPeriphCLKFreq+0x184>)
 8002356:	fba2 2303 	umull	r2, r3, r2, r3
 800235a:	085b      	lsrs	r3, r3, #1
 800235c:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 800235e:	e042      	b.n	80023e6 <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      temp_reg = RCC->BDCR;
 8002360:	4b26      	ldr	r3, [pc, #152]	; (80023fc <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8002362:	6a1b      	ldr	r3, [r3, #32]
 8002364:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8002366:	69fb      	ldr	r3, [r7, #28]
 8002368:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800236c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002370:	d108      	bne.n	8002384 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8002372:	69fb      	ldr	r3, [r7, #28]
 8002374:	f003 0302 	and.w	r3, r3, #2
 8002378:	2b00      	cmp	r3, #0
 800237a:	d003      	beq.n	8002384 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSE_VALUE;
 800237c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002380:	62bb      	str	r3, [r7, #40]	; 0x28
 8002382:	e01f      	b.n	80023c4 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8002384:	69fb      	ldr	r3, [r7, #28]
 8002386:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800238a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800238e:	d109      	bne.n	80023a4 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
 8002390:	4b1a      	ldr	r3, [pc, #104]	; (80023fc <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8002392:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002394:	f003 0302 	and.w	r3, r3, #2
 8002398:	2b00      	cmp	r3, #0
 800239a:	d003      	beq.n	80023a4 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
        frequency = LSI_VALUE;
 800239c:	f649 4340 	movw	r3, #40000	; 0x9c40
 80023a0:	62bb      	str	r3, [r7, #40]	; 0x28
 80023a2:	e00f      	b.n	80023c4 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 80023a4:	69fb      	ldr	r3, [r7, #28]
 80023a6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80023aa:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80023ae:	d11c      	bne.n	80023ea <HAL_RCCEx_GetPeriphCLKFreq+0x166>
 80023b0:	4b12      	ldr	r3, [pc, #72]	; (80023fc <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d016      	beq.n	80023ea <HAL_RCCEx_GetPeriphCLKFreq+0x166>
        frequency = HSE_VALUE / 128U;
 80023bc:	f24f 4324 	movw	r3, #62500	; 0xf424
 80023c0:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80023c2:	e012      	b.n	80023ea <HAL_RCCEx_GetPeriphCLKFreq+0x166>
 80023c4:	e011      	b.n	80023ea <HAL_RCCEx_GetPeriphCLKFreq+0x166>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 80023c6:	f7ff fe75 	bl	80020b4 <HAL_RCC_GetPCLK2Freq>
 80023ca:	4602      	mov	r2, r0
 80023cc:	4b0b      	ldr	r3, [pc, #44]	; (80023fc <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 80023ce:	685b      	ldr	r3, [r3, #4]
 80023d0:	0b9b      	lsrs	r3, r3, #14
 80023d2:	f003 0303 	and.w	r3, r3, #3
 80023d6:	3301      	adds	r3, #1
 80023d8:	005b      	lsls	r3, r3, #1
 80023da:	fbb2 f3f3 	udiv	r3, r2, r3
 80023de:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 80023e0:	e004      	b.n	80023ec <HAL_RCCEx_GetPeriphCLKFreq+0x168>
      break;
 80023e2:	bf00      	nop
 80023e4:	e002      	b.n	80023ec <HAL_RCCEx_GetPeriphCLKFreq+0x168>
      break;
 80023e6:	bf00      	nop
 80023e8:	e000      	b.n	80023ec <HAL_RCCEx_GetPeriphCLKFreq+0x168>
      break;
 80023ea:	bf00      	nop
    }
  }
  return (frequency);
 80023ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 80023ee:	4618      	mov	r0, r3
 80023f0:	3734      	adds	r7, #52	; 0x34
 80023f2:	46bd      	mov	sp, r7
 80023f4:	bd90      	pop	{r4, r7, pc}
 80023f6:	bf00      	nop
 80023f8:	0800424c 	.word	0x0800424c
 80023fc:	40021000 	.word	0x40021000
 8002400:	007a1200 	.word	0x007a1200
 8002404:	003d0900 	.word	0x003d0900
 8002408:	aaaaaaab 	.word	0xaaaaaaab

0800240c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800240c:	b580      	push	{r7, lr}
 800240e:	b082      	sub	sp, #8
 8002410:	af00      	add	r7, sp, #0
 8002412:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	2b00      	cmp	r3, #0
 8002418:	d101      	bne.n	800241e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800241a:	2301      	movs	r3, #1
 800241c:	e041      	b.n	80024a2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002424:	b2db      	uxtb	r3, r3
 8002426:	2b00      	cmp	r3, #0
 8002428:	d106      	bne.n	8002438 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	2200      	movs	r2, #0
 800242e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002432:	6878      	ldr	r0, [r7, #4]
 8002434:	f7fe f9a8 	bl	8000788 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	2202      	movs	r2, #2
 800243c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681a      	ldr	r2, [r3, #0]
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	3304      	adds	r3, #4
 8002448:	4619      	mov	r1, r3
 800244a:	4610      	mov	r0, r2
 800244c:	f000 faa4 	bl	8002998 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	2201      	movs	r2, #1
 8002454:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	2201      	movs	r2, #1
 800245c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	2201      	movs	r2, #1
 8002464:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	2201      	movs	r2, #1
 800246c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	2201      	movs	r2, #1
 8002474:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	2201      	movs	r2, #1
 800247c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	2201      	movs	r2, #1
 8002484:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	2201      	movs	r2, #1
 800248c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	2201      	movs	r2, #1
 8002494:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	2201      	movs	r2, #1
 800249c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80024a0:	2300      	movs	r3, #0
}
 80024a2:	4618      	mov	r0, r3
 80024a4:	3708      	adds	r7, #8
 80024a6:	46bd      	mov	sp, r7
 80024a8:	bd80      	pop	{r7, pc}

080024aa <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80024aa:	b580      	push	{r7, lr}
 80024ac:	b082      	sub	sp, #8
 80024ae:	af00      	add	r7, sp, #0
 80024b0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d101      	bne.n	80024bc <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80024b8:	2301      	movs	r3, #1
 80024ba:	e041      	b.n	8002540 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80024c2:	b2db      	uxtb	r3, r3
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d106      	bne.n	80024d6 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	2200      	movs	r2, #0
 80024cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80024d0:	6878      	ldr	r0, [r7, #4]
 80024d2:	f000 f839 	bl	8002548 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	2202      	movs	r2, #2
 80024da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681a      	ldr	r2, [r3, #0]
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	3304      	adds	r3, #4
 80024e6:	4619      	mov	r1, r3
 80024e8:	4610      	mov	r0, r2
 80024ea:	f000 fa55 	bl	8002998 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	2201      	movs	r2, #1
 80024f2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	2201      	movs	r2, #1
 80024fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	2201      	movs	r2, #1
 8002502:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	2201      	movs	r2, #1
 800250a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	2201      	movs	r2, #1
 8002512:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	2201      	movs	r2, #1
 800251a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	2201      	movs	r2, #1
 8002522:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	2201      	movs	r2, #1
 800252a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	2201      	movs	r2, #1
 8002532:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	2201      	movs	r2, #1
 800253a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800253e:	2300      	movs	r3, #0
}
 8002540:	4618      	mov	r0, r3
 8002542:	3708      	adds	r7, #8
 8002544:	46bd      	mov	sp, r7
 8002546:	bd80      	pop	{r7, pc}

08002548 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002548:	b480      	push	{r7}
 800254a:	b083      	sub	sp, #12
 800254c:	af00      	add	r7, sp, #0
 800254e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002550:	bf00      	nop
 8002552:	370c      	adds	r7, #12
 8002554:	46bd      	mov	sp, r7
 8002556:	bc80      	pop	{r7}
 8002558:	4770      	bx	lr
	...

0800255c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800255c:	b580      	push	{r7, lr}
 800255e:	b084      	sub	sp, #16
 8002560:	af00      	add	r7, sp, #0
 8002562:	6078      	str	r0, [r7, #4]
 8002564:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002566:	683b      	ldr	r3, [r7, #0]
 8002568:	2b00      	cmp	r3, #0
 800256a:	d109      	bne.n	8002580 <HAL_TIM_PWM_Start+0x24>
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002572:	b2db      	uxtb	r3, r3
 8002574:	2b01      	cmp	r3, #1
 8002576:	bf14      	ite	ne
 8002578:	2301      	movne	r3, #1
 800257a:	2300      	moveq	r3, #0
 800257c:	b2db      	uxtb	r3, r3
 800257e:	e022      	b.n	80025c6 <HAL_TIM_PWM_Start+0x6a>
 8002580:	683b      	ldr	r3, [r7, #0]
 8002582:	2b04      	cmp	r3, #4
 8002584:	d109      	bne.n	800259a <HAL_TIM_PWM_Start+0x3e>
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800258c:	b2db      	uxtb	r3, r3
 800258e:	2b01      	cmp	r3, #1
 8002590:	bf14      	ite	ne
 8002592:	2301      	movne	r3, #1
 8002594:	2300      	moveq	r3, #0
 8002596:	b2db      	uxtb	r3, r3
 8002598:	e015      	b.n	80025c6 <HAL_TIM_PWM_Start+0x6a>
 800259a:	683b      	ldr	r3, [r7, #0]
 800259c:	2b08      	cmp	r3, #8
 800259e:	d109      	bne.n	80025b4 <HAL_TIM_PWM_Start+0x58>
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80025a6:	b2db      	uxtb	r3, r3
 80025a8:	2b01      	cmp	r3, #1
 80025aa:	bf14      	ite	ne
 80025ac:	2301      	movne	r3, #1
 80025ae:	2300      	moveq	r3, #0
 80025b0:	b2db      	uxtb	r3, r3
 80025b2:	e008      	b.n	80025c6 <HAL_TIM_PWM_Start+0x6a>
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80025ba:	b2db      	uxtb	r3, r3
 80025bc:	2b01      	cmp	r3, #1
 80025be:	bf14      	ite	ne
 80025c0:	2301      	movne	r3, #1
 80025c2:	2300      	moveq	r3, #0
 80025c4:	b2db      	uxtb	r3, r3
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d001      	beq.n	80025ce <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80025ca:	2301      	movs	r3, #1
 80025cc:	e059      	b.n	8002682 <HAL_TIM_PWM_Start+0x126>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80025ce:	683b      	ldr	r3, [r7, #0]
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d104      	bne.n	80025de <HAL_TIM_PWM_Start+0x82>
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	2202      	movs	r2, #2
 80025d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80025dc:	e013      	b.n	8002606 <HAL_TIM_PWM_Start+0xaa>
 80025de:	683b      	ldr	r3, [r7, #0]
 80025e0:	2b04      	cmp	r3, #4
 80025e2:	d104      	bne.n	80025ee <HAL_TIM_PWM_Start+0x92>
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	2202      	movs	r2, #2
 80025e8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80025ec:	e00b      	b.n	8002606 <HAL_TIM_PWM_Start+0xaa>
 80025ee:	683b      	ldr	r3, [r7, #0]
 80025f0:	2b08      	cmp	r3, #8
 80025f2:	d104      	bne.n	80025fe <HAL_TIM_PWM_Start+0xa2>
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	2202      	movs	r2, #2
 80025f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80025fc:	e003      	b.n	8002606 <HAL_TIM_PWM_Start+0xaa>
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	2202      	movs	r2, #2
 8002602:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	2201      	movs	r2, #1
 800260c:	6839      	ldr	r1, [r7, #0]
 800260e:	4618      	mov	r0, r3
 8002610:	f000 fc38 	bl	8002e84 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	4a1c      	ldr	r2, [pc, #112]	; (800268c <HAL_TIM_PWM_Start+0x130>)
 800261a:	4293      	cmp	r3, r2
 800261c:	d107      	bne.n	800262e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800262c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	4a16      	ldr	r2, [pc, #88]	; (800268c <HAL_TIM_PWM_Start+0x130>)
 8002634:	4293      	cmp	r3, r2
 8002636:	d009      	beq.n	800264c <HAL_TIM_PWM_Start+0xf0>
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002640:	d004      	beq.n	800264c <HAL_TIM_PWM_Start+0xf0>
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	4a12      	ldr	r2, [pc, #72]	; (8002690 <HAL_TIM_PWM_Start+0x134>)
 8002648:	4293      	cmp	r3, r2
 800264a:	d111      	bne.n	8002670 <HAL_TIM_PWM_Start+0x114>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	689b      	ldr	r3, [r3, #8]
 8002652:	f003 0307 	and.w	r3, r3, #7
 8002656:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	2b06      	cmp	r3, #6
 800265c:	d010      	beq.n	8002680 <HAL_TIM_PWM_Start+0x124>
    {
      __HAL_TIM_ENABLE(htim);
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	681a      	ldr	r2, [r3, #0]
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	f042 0201 	orr.w	r2, r2, #1
 800266c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800266e:	e007      	b.n	8002680 <HAL_TIM_PWM_Start+0x124>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	681a      	ldr	r2, [r3, #0]
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f042 0201 	orr.w	r2, r2, #1
 800267e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002680:	2300      	movs	r3, #0
}
 8002682:	4618      	mov	r0, r3
 8002684:	3710      	adds	r7, #16
 8002686:	46bd      	mov	sp, r7
 8002688:	bd80      	pop	{r7, pc}
 800268a:	bf00      	nop
 800268c:	40012c00 	.word	0x40012c00
 8002690:	40000400 	.word	0x40000400

08002694 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	b084      	sub	sp, #16
 8002698:	af00      	add	r7, sp, #0
 800269a:	60f8      	str	r0, [r7, #12]
 800269c:	60b9      	str	r1, [r7, #8]
 800269e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80026a6:	2b01      	cmp	r3, #1
 80026a8:	d101      	bne.n	80026ae <HAL_TIM_PWM_ConfigChannel+0x1a>
 80026aa:	2302      	movs	r3, #2
 80026ac:	e0ac      	b.n	8002808 <HAL_TIM_PWM_ConfigChannel+0x174>
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	2201      	movs	r2, #1
 80026b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	2b0c      	cmp	r3, #12
 80026ba:	f200 809f 	bhi.w	80027fc <HAL_TIM_PWM_ConfigChannel+0x168>
 80026be:	a201      	add	r2, pc, #4	; (adr r2, 80026c4 <HAL_TIM_PWM_ConfigChannel+0x30>)
 80026c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026c4:	080026f9 	.word	0x080026f9
 80026c8:	080027fd 	.word	0x080027fd
 80026cc:	080027fd 	.word	0x080027fd
 80026d0:	080027fd 	.word	0x080027fd
 80026d4:	08002739 	.word	0x08002739
 80026d8:	080027fd 	.word	0x080027fd
 80026dc:	080027fd 	.word	0x080027fd
 80026e0:	080027fd 	.word	0x080027fd
 80026e4:	0800277b 	.word	0x0800277b
 80026e8:	080027fd 	.word	0x080027fd
 80026ec:	080027fd 	.word	0x080027fd
 80026f0:	080027fd 	.word	0x080027fd
 80026f4:	080027bb 	.word	0x080027bb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	68b9      	ldr	r1, [r7, #8]
 80026fe:	4618      	mov	r0, r3
 8002700:	f000 f9a2 	bl	8002a48 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	699a      	ldr	r2, [r3, #24]
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	f042 0208 	orr.w	r2, r2, #8
 8002712:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	699a      	ldr	r2, [r3, #24]
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f022 0204 	bic.w	r2, r2, #4
 8002722:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	6999      	ldr	r1, [r3, #24]
 800272a:	68bb      	ldr	r3, [r7, #8]
 800272c:	691a      	ldr	r2, [r3, #16]
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	430a      	orrs	r2, r1
 8002734:	619a      	str	r2, [r3, #24]
      break;
 8002736:	e062      	b.n	80027fe <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	68b9      	ldr	r1, [r7, #8]
 800273e:	4618      	mov	r0, r3
 8002740:	f000 f9e8 	bl	8002b14 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	699a      	ldr	r2, [r3, #24]
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002752:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	699a      	ldr	r2, [r3, #24]
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002762:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	6999      	ldr	r1, [r3, #24]
 800276a:	68bb      	ldr	r3, [r7, #8]
 800276c:	691b      	ldr	r3, [r3, #16]
 800276e:	021a      	lsls	r2, r3, #8
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	430a      	orrs	r2, r1
 8002776:	619a      	str	r2, [r3, #24]
      break;
 8002778:	e041      	b.n	80027fe <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	68b9      	ldr	r1, [r7, #8]
 8002780:	4618      	mov	r0, r3
 8002782:	f000 fa31 	bl	8002be8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	69da      	ldr	r2, [r3, #28]
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	f042 0208 	orr.w	r2, r2, #8
 8002794:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	69da      	ldr	r2, [r3, #28]
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	f022 0204 	bic.w	r2, r2, #4
 80027a4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	69d9      	ldr	r1, [r3, #28]
 80027ac:	68bb      	ldr	r3, [r7, #8]
 80027ae:	691a      	ldr	r2, [r3, #16]
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	430a      	orrs	r2, r1
 80027b6:	61da      	str	r2, [r3, #28]
      break;
 80027b8:	e021      	b.n	80027fe <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	68b9      	ldr	r1, [r7, #8]
 80027c0:	4618      	mov	r0, r3
 80027c2:	f000 fa7b 	bl	8002cbc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80027c6:	68fb      	ldr	r3, [r7, #12]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	69da      	ldr	r2, [r3, #28]
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80027d4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	69da      	ldr	r2, [r3, #28]
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80027e4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	69d9      	ldr	r1, [r3, #28]
 80027ec:	68bb      	ldr	r3, [r7, #8]
 80027ee:	691b      	ldr	r3, [r3, #16]
 80027f0:	021a      	lsls	r2, r3, #8
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	430a      	orrs	r2, r1
 80027f8:	61da      	str	r2, [r3, #28]
      break;
 80027fa:	e000      	b.n	80027fe <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 80027fc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	2200      	movs	r2, #0
 8002802:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002806:	2300      	movs	r3, #0
}
 8002808:	4618      	mov	r0, r3
 800280a:	3710      	adds	r7, #16
 800280c:	46bd      	mov	sp, r7
 800280e:	bd80      	pop	{r7, pc}

08002810 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002810:	b580      	push	{r7, lr}
 8002812:	b084      	sub	sp, #16
 8002814:	af00      	add	r7, sp, #0
 8002816:	6078      	str	r0, [r7, #4]
 8002818:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002820:	2b01      	cmp	r3, #1
 8002822:	d101      	bne.n	8002828 <HAL_TIM_ConfigClockSource+0x18>
 8002824:	2302      	movs	r3, #2
 8002826:	e0b3      	b.n	8002990 <HAL_TIM_ConfigClockSource+0x180>
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	2201      	movs	r2, #1
 800282c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	2202      	movs	r2, #2
 8002834:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	689b      	ldr	r3, [r3, #8]
 800283e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002846:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800284e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	68fa      	ldr	r2, [r7, #12]
 8002856:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002858:	683b      	ldr	r3, [r7, #0]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002860:	d03e      	beq.n	80028e0 <HAL_TIM_ConfigClockSource+0xd0>
 8002862:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002866:	f200 8087 	bhi.w	8002978 <HAL_TIM_ConfigClockSource+0x168>
 800286a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800286e:	f000 8085 	beq.w	800297c <HAL_TIM_ConfigClockSource+0x16c>
 8002872:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002876:	d87f      	bhi.n	8002978 <HAL_TIM_ConfigClockSource+0x168>
 8002878:	2b70      	cmp	r3, #112	; 0x70
 800287a:	d01a      	beq.n	80028b2 <HAL_TIM_ConfigClockSource+0xa2>
 800287c:	2b70      	cmp	r3, #112	; 0x70
 800287e:	d87b      	bhi.n	8002978 <HAL_TIM_ConfigClockSource+0x168>
 8002880:	2b60      	cmp	r3, #96	; 0x60
 8002882:	d050      	beq.n	8002926 <HAL_TIM_ConfigClockSource+0x116>
 8002884:	2b60      	cmp	r3, #96	; 0x60
 8002886:	d877      	bhi.n	8002978 <HAL_TIM_ConfigClockSource+0x168>
 8002888:	2b50      	cmp	r3, #80	; 0x50
 800288a:	d03c      	beq.n	8002906 <HAL_TIM_ConfigClockSource+0xf6>
 800288c:	2b50      	cmp	r3, #80	; 0x50
 800288e:	d873      	bhi.n	8002978 <HAL_TIM_ConfigClockSource+0x168>
 8002890:	2b40      	cmp	r3, #64	; 0x40
 8002892:	d058      	beq.n	8002946 <HAL_TIM_ConfigClockSource+0x136>
 8002894:	2b40      	cmp	r3, #64	; 0x40
 8002896:	d86f      	bhi.n	8002978 <HAL_TIM_ConfigClockSource+0x168>
 8002898:	2b30      	cmp	r3, #48	; 0x30
 800289a:	d064      	beq.n	8002966 <HAL_TIM_ConfigClockSource+0x156>
 800289c:	2b30      	cmp	r3, #48	; 0x30
 800289e:	d86b      	bhi.n	8002978 <HAL_TIM_ConfigClockSource+0x168>
 80028a0:	2b20      	cmp	r3, #32
 80028a2:	d060      	beq.n	8002966 <HAL_TIM_ConfigClockSource+0x156>
 80028a4:	2b20      	cmp	r3, #32
 80028a6:	d867      	bhi.n	8002978 <HAL_TIM_ConfigClockSource+0x168>
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d05c      	beq.n	8002966 <HAL_TIM_ConfigClockSource+0x156>
 80028ac:	2b10      	cmp	r3, #16
 80028ae:	d05a      	beq.n	8002966 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80028b0:	e062      	b.n	8002978 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	6818      	ldr	r0, [r3, #0]
 80028b6:	683b      	ldr	r3, [r7, #0]
 80028b8:	6899      	ldr	r1, [r3, #8]
 80028ba:	683b      	ldr	r3, [r7, #0]
 80028bc:	685a      	ldr	r2, [r3, #4]
 80028be:	683b      	ldr	r3, [r7, #0]
 80028c0:	68db      	ldr	r3, [r3, #12]
 80028c2:	f000 fac0 	bl	8002e46 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	689b      	ldr	r3, [r3, #8]
 80028cc:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80028d4:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	68fa      	ldr	r2, [r7, #12]
 80028dc:	609a      	str	r2, [r3, #8]
      break;
 80028de:	e04e      	b.n	800297e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	6818      	ldr	r0, [r3, #0]
 80028e4:	683b      	ldr	r3, [r7, #0]
 80028e6:	6899      	ldr	r1, [r3, #8]
 80028e8:	683b      	ldr	r3, [r7, #0]
 80028ea:	685a      	ldr	r2, [r3, #4]
 80028ec:	683b      	ldr	r3, [r7, #0]
 80028ee:	68db      	ldr	r3, [r3, #12]
 80028f0:	f000 faa9 	bl	8002e46 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	689a      	ldr	r2, [r3, #8]
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002902:	609a      	str	r2, [r3, #8]
      break;
 8002904:	e03b      	b.n	800297e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	6818      	ldr	r0, [r3, #0]
 800290a:	683b      	ldr	r3, [r7, #0]
 800290c:	6859      	ldr	r1, [r3, #4]
 800290e:	683b      	ldr	r3, [r7, #0]
 8002910:	68db      	ldr	r3, [r3, #12]
 8002912:	461a      	mov	r2, r3
 8002914:	f000 fa20 	bl	8002d58 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	2150      	movs	r1, #80	; 0x50
 800291e:	4618      	mov	r0, r3
 8002920:	f000 fa77 	bl	8002e12 <TIM_ITRx_SetConfig>
      break;
 8002924:	e02b      	b.n	800297e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	6818      	ldr	r0, [r3, #0]
 800292a:	683b      	ldr	r3, [r7, #0]
 800292c:	6859      	ldr	r1, [r3, #4]
 800292e:	683b      	ldr	r3, [r7, #0]
 8002930:	68db      	ldr	r3, [r3, #12]
 8002932:	461a      	mov	r2, r3
 8002934:	f000 fa3e 	bl	8002db4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	2160      	movs	r1, #96	; 0x60
 800293e:	4618      	mov	r0, r3
 8002940:	f000 fa67 	bl	8002e12 <TIM_ITRx_SetConfig>
      break;
 8002944:	e01b      	b.n	800297e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	6818      	ldr	r0, [r3, #0]
 800294a:	683b      	ldr	r3, [r7, #0]
 800294c:	6859      	ldr	r1, [r3, #4]
 800294e:	683b      	ldr	r3, [r7, #0]
 8002950:	68db      	ldr	r3, [r3, #12]
 8002952:	461a      	mov	r2, r3
 8002954:	f000 fa00 	bl	8002d58 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	2140      	movs	r1, #64	; 0x40
 800295e:	4618      	mov	r0, r3
 8002960:	f000 fa57 	bl	8002e12 <TIM_ITRx_SetConfig>
      break;
 8002964:	e00b      	b.n	800297e <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681a      	ldr	r2, [r3, #0]
 800296a:	683b      	ldr	r3, [r7, #0]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	4619      	mov	r1, r3
 8002970:	4610      	mov	r0, r2
 8002972:	f000 fa4e 	bl	8002e12 <TIM_ITRx_SetConfig>
        break;
 8002976:	e002      	b.n	800297e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002978:	bf00      	nop
 800297a:	e000      	b.n	800297e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800297c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	2201      	movs	r2, #1
 8002982:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	2200      	movs	r2, #0
 800298a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800298e:	2300      	movs	r3, #0
}
 8002990:	4618      	mov	r0, r3
 8002992:	3710      	adds	r7, #16
 8002994:	46bd      	mov	sp, r7
 8002996:	bd80      	pop	{r7, pc}

08002998 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002998:	b480      	push	{r7}
 800299a:	b085      	sub	sp, #20
 800299c:	af00      	add	r7, sp, #0
 800299e:	6078      	str	r0, [r7, #4]
 80029a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	4a25      	ldr	r2, [pc, #148]	; (8002a40 <TIM_Base_SetConfig+0xa8>)
 80029ac:	4293      	cmp	r3, r2
 80029ae:	d007      	beq.n	80029c0 <TIM_Base_SetConfig+0x28>
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80029b6:	d003      	beq.n	80029c0 <TIM_Base_SetConfig+0x28>
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	4a22      	ldr	r2, [pc, #136]	; (8002a44 <TIM_Base_SetConfig+0xac>)
 80029bc:	4293      	cmp	r3, r2
 80029be:	d108      	bne.n	80029d2 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80029c6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80029c8:	683b      	ldr	r3, [r7, #0]
 80029ca:	685b      	ldr	r3, [r3, #4]
 80029cc:	68fa      	ldr	r2, [r7, #12]
 80029ce:	4313      	orrs	r3, r2
 80029d0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	4a1a      	ldr	r2, [pc, #104]	; (8002a40 <TIM_Base_SetConfig+0xa8>)
 80029d6:	4293      	cmp	r3, r2
 80029d8:	d007      	beq.n	80029ea <TIM_Base_SetConfig+0x52>
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80029e0:	d003      	beq.n	80029ea <TIM_Base_SetConfig+0x52>
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	4a17      	ldr	r2, [pc, #92]	; (8002a44 <TIM_Base_SetConfig+0xac>)
 80029e6:	4293      	cmp	r3, r2
 80029e8:	d108      	bne.n	80029fc <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80029f0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80029f2:	683b      	ldr	r3, [r7, #0]
 80029f4:	68db      	ldr	r3, [r3, #12]
 80029f6:	68fa      	ldr	r2, [r7, #12]
 80029f8:	4313      	orrs	r3, r2
 80029fa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002a02:	683b      	ldr	r3, [r7, #0]
 8002a04:	695b      	ldr	r3, [r3, #20]
 8002a06:	4313      	orrs	r3, r2
 8002a08:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	68fa      	ldr	r2, [r7, #12]
 8002a0e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002a10:	683b      	ldr	r3, [r7, #0]
 8002a12:	689a      	ldr	r2, [r3, #8]
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002a18:	683b      	ldr	r3, [r7, #0]
 8002a1a:	681a      	ldr	r2, [r3, #0]
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	4a07      	ldr	r2, [pc, #28]	; (8002a40 <TIM_Base_SetConfig+0xa8>)
 8002a24:	4293      	cmp	r3, r2
 8002a26:	d103      	bne.n	8002a30 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002a28:	683b      	ldr	r3, [r7, #0]
 8002a2a:	691a      	ldr	r2, [r3, #16]
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	2201      	movs	r2, #1
 8002a34:	615a      	str	r2, [r3, #20]
}
 8002a36:	bf00      	nop
 8002a38:	3714      	adds	r7, #20
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	bc80      	pop	{r7}
 8002a3e:	4770      	bx	lr
 8002a40:	40012c00 	.word	0x40012c00
 8002a44:	40000400 	.word	0x40000400

08002a48 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002a48:	b480      	push	{r7}
 8002a4a:	b087      	sub	sp, #28
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	6078      	str	r0, [r7, #4]
 8002a50:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	6a1b      	ldr	r3, [r3, #32]
 8002a56:	f023 0201 	bic.w	r2, r3, #1
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	6a1b      	ldr	r3, [r3, #32]
 8002a62:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	685b      	ldr	r3, [r3, #4]
 8002a68:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	699b      	ldr	r3, [r3, #24]
 8002a6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002a76:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	f023 0303 	bic.w	r3, r3, #3
 8002a7e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002a80:	683b      	ldr	r3, [r7, #0]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	68fa      	ldr	r2, [r7, #12]
 8002a86:	4313      	orrs	r3, r2
 8002a88:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002a8a:	697b      	ldr	r3, [r7, #20]
 8002a8c:	f023 0302 	bic.w	r3, r3, #2
 8002a90:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002a92:	683b      	ldr	r3, [r7, #0]
 8002a94:	689b      	ldr	r3, [r3, #8]
 8002a96:	697a      	ldr	r2, [r7, #20]
 8002a98:	4313      	orrs	r3, r2
 8002a9a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	4a1c      	ldr	r2, [pc, #112]	; (8002b10 <TIM_OC1_SetConfig+0xc8>)
 8002aa0:	4293      	cmp	r3, r2
 8002aa2:	d10c      	bne.n	8002abe <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002aa4:	697b      	ldr	r3, [r7, #20]
 8002aa6:	f023 0308 	bic.w	r3, r3, #8
 8002aaa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002aac:	683b      	ldr	r3, [r7, #0]
 8002aae:	68db      	ldr	r3, [r3, #12]
 8002ab0:	697a      	ldr	r2, [r7, #20]
 8002ab2:	4313      	orrs	r3, r2
 8002ab4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002ab6:	697b      	ldr	r3, [r7, #20]
 8002ab8:	f023 0304 	bic.w	r3, r3, #4
 8002abc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	4a13      	ldr	r2, [pc, #76]	; (8002b10 <TIM_OC1_SetConfig+0xc8>)
 8002ac2:	4293      	cmp	r3, r2
 8002ac4:	d111      	bne.n	8002aea <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002ac6:	693b      	ldr	r3, [r7, #16]
 8002ac8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002acc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002ace:	693b      	ldr	r3, [r7, #16]
 8002ad0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002ad4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002ad6:	683b      	ldr	r3, [r7, #0]
 8002ad8:	695b      	ldr	r3, [r3, #20]
 8002ada:	693a      	ldr	r2, [r7, #16]
 8002adc:	4313      	orrs	r3, r2
 8002ade:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002ae0:	683b      	ldr	r3, [r7, #0]
 8002ae2:	699b      	ldr	r3, [r3, #24]
 8002ae4:	693a      	ldr	r2, [r7, #16]
 8002ae6:	4313      	orrs	r3, r2
 8002ae8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	693a      	ldr	r2, [r7, #16]
 8002aee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	68fa      	ldr	r2, [r7, #12]
 8002af4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002af6:	683b      	ldr	r3, [r7, #0]
 8002af8:	685a      	ldr	r2, [r3, #4]
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	697a      	ldr	r2, [r7, #20]
 8002b02:	621a      	str	r2, [r3, #32]
}
 8002b04:	bf00      	nop
 8002b06:	371c      	adds	r7, #28
 8002b08:	46bd      	mov	sp, r7
 8002b0a:	bc80      	pop	{r7}
 8002b0c:	4770      	bx	lr
 8002b0e:	bf00      	nop
 8002b10:	40012c00 	.word	0x40012c00

08002b14 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002b14:	b480      	push	{r7}
 8002b16:	b087      	sub	sp, #28
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	6078      	str	r0, [r7, #4]
 8002b1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	6a1b      	ldr	r3, [r3, #32]
 8002b22:	f023 0210 	bic.w	r2, r3, #16
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	6a1b      	ldr	r3, [r3, #32]
 8002b2e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	685b      	ldr	r3, [r3, #4]
 8002b34:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	699b      	ldr	r3, [r3, #24]
 8002b3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002b42:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002b4a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002b4c:	683b      	ldr	r3, [r7, #0]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	021b      	lsls	r3, r3, #8
 8002b52:	68fa      	ldr	r2, [r7, #12]
 8002b54:	4313      	orrs	r3, r2
 8002b56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002b58:	697b      	ldr	r3, [r7, #20]
 8002b5a:	f023 0320 	bic.w	r3, r3, #32
 8002b5e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002b60:	683b      	ldr	r3, [r7, #0]
 8002b62:	689b      	ldr	r3, [r3, #8]
 8002b64:	011b      	lsls	r3, r3, #4
 8002b66:	697a      	ldr	r2, [r7, #20]
 8002b68:	4313      	orrs	r3, r2
 8002b6a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	4a1d      	ldr	r2, [pc, #116]	; (8002be4 <TIM_OC2_SetConfig+0xd0>)
 8002b70:	4293      	cmp	r3, r2
 8002b72:	d10d      	bne.n	8002b90 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002b74:	697b      	ldr	r3, [r7, #20]
 8002b76:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002b7a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002b7c:	683b      	ldr	r3, [r7, #0]
 8002b7e:	68db      	ldr	r3, [r3, #12]
 8002b80:	011b      	lsls	r3, r3, #4
 8002b82:	697a      	ldr	r2, [r7, #20]
 8002b84:	4313      	orrs	r3, r2
 8002b86:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002b88:	697b      	ldr	r3, [r7, #20]
 8002b8a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002b8e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	4a14      	ldr	r2, [pc, #80]	; (8002be4 <TIM_OC2_SetConfig+0xd0>)
 8002b94:	4293      	cmp	r3, r2
 8002b96:	d113      	bne.n	8002bc0 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002b98:	693b      	ldr	r3, [r7, #16]
 8002b9a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002b9e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002ba0:	693b      	ldr	r3, [r7, #16]
 8002ba2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002ba6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002ba8:	683b      	ldr	r3, [r7, #0]
 8002baa:	695b      	ldr	r3, [r3, #20]
 8002bac:	009b      	lsls	r3, r3, #2
 8002bae:	693a      	ldr	r2, [r7, #16]
 8002bb0:	4313      	orrs	r3, r2
 8002bb2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002bb4:	683b      	ldr	r3, [r7, #0]
 8002bb6:	699b      	ldr	r3, [r3, #24]
 8002bb8:	009b      	lsls	r3, r3, #2
 8002bba:	693a      	ldr	r2, [r7, #16]
 8002bbc:	4313      	orrs	r3, r2
 8002bbe:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	693a      	ldr	r2, [r7, #16]
 8002bc4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	68fa      	ldr	r2, [r7, #12]
 8002bca:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002bcc:	683b      	ldr	r3, [r7, #0]
 8002bce:	685a      	ldr	r2, [r3, #4]
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	697a      	ldr	r2, [r7, #20]
 8002bd8:	621a      	str	r2, [r3, #32]
}
 8002bda:	bf00      	nop
 8002bdc:	371c      	adds	r7, #28
 8002bde:	46bd      	mov	sp, r7
 8002be0:	bc80      	pop	{r7}
 8002be2:	4770      	bx	lr
 8002be4:	40012c00 	.word	0x40012c00

08002be8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002be8:	b480      	push	{r7}
 8002bea:	b087      	sub	sp, #28
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	6078      	str	r0, [r7, #4]
 8002bf0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	6a1b      	ldr	r3, [r3, #32]
 8002bf6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	6a1b      	ldr	r3, [r3, #32]
 8002c02:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	685b      	ldr	r3, [r3, #4]
 8002c08:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	69db      	ldr	r3, [r3, #28]
 8002c0e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002c16:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	f023 0303 	bic.w	r3, r3, #3
 8002c1e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002c20:	683b      	ldr	r3, [r7, #0]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	68fa      	ldr	r2, [r7, #12]
 8002c26:	4313      	orrs	r3, r2
 8002c28:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002c2a:	697b      	ldr	r3, [r7, #20]
 8002c2c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002c30:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002c32:	683b      	ldr	r3, [r7, #0]
 8002c34:	689b      	ldr	r3, [r3, #8]
 8002c36:	021b      	lsls	r3, r3, #8
 8002c38:	697a      	ldr	r2, [r7, #20]
 8002c3a:	4313      	orrs	r3, r2
 8002c3c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	4a1d      	ldr	r2, [pc, #116]	; (8002cb8 <TIM_OC3_SetConfig+0xd0>)
 8002c42:	4293      	cmp	r3, r2
 8002c44:	d10d      	bne.n	8002c62 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8002c46:	697b      	ldr	r3, [r7, #20]
 8002c48:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002c4c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002c4e:	683b      	ldr	r3, [r7, #0]
 8002c50:	68db      	ldr	r3, [r3, #12]
 8002c52:	021b      	lsls	r3, r3, #8
 8002c54:	697a      	ldr	r2, [r7, #20]
 8002c56:	4313      	orrs	r3, r2
 8002c58:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002c5a:	697b      	ldr	r3, [r7, #20]
 8002c5c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002c60:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	4a14      	ldr	r2, [pc, #80]	; (8002cb8 <TIM_OC3_SetConfig+0xd0>)
 8002c66:	4293      	cmp	r3, r2
 8002c68:	d113      	bne.n	8002c92 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002c6a:	693b      	ldr	r3, [r7, #16]
 8002c6c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002c70:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002c72:	693b      	ldr	r3, [r7, #16]
 8002c74:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002c78:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002c7a:	683b      	ldr	r3, [r7, #0]
 8002c7c:	695b      	ldr	r3, [r3, #20]
 8002c7e:	011b      	lsls	r3, r3, #4
 8002c80:	693a      	ldr	r2, [r7, #16]
 8002c82:	4313      	orrs	r3, r2
 8002c84:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002c86:	683b      	ldr	r3, [r7, #0]
 8002c88:	699b      	ldr	r3, [r3, #24]
 8002c8a:	011b      	lsls	r3, r3, #4
 8002c8c:	693a      	ldr	r2, [r7, #16]
 8002c8e:	4313      	orrs	r3, r2
 8002c90:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	693a      	ldr	r2, [r7, #16]
 8002c96:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	68fa      	ldr	r2, [r7, #12]
 8002c9c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002c9e:	683b      	ldr	r3, [r7, #0]
 8002ca0:	685a      	ldr	r2, [r3, #4]
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	697a      	ldr	r2, [r7, #20]
 8002caa:	621a      	str	r2, [r3, #32]
}
 8002cac:	bf00      	nop
 8002cae:	371c      	adds	r7, #28
 8002cb0:	46bd      	mov	sp, r7
 8002cb2:	bc80      	pop	{r7}
 8002cb4:	4770      	bx	lr
 8002cb6:	bf00      	nop
 8002cb8:	40012c00 	.word	0x40012c00

08002cbc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002cbc:	b480      	push	{r7}
 8002cbe:	b087      	sub	sp, #28
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	6078      	str	r0, [r7, #4]
 8002cc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	6a1b      	ldr	r3, [r3, #32]
 8002cca:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	6a1b      	ldr	r3, [r3, #32]
 8002cd6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	685b      	ldr	r3, [r3, #4]
 8002cdc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	69db      	ldr	r3, [r3, #28]
 8002ce2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002cea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002cf2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002cf4:	683b      	ldr	r3, [r7, #0]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	021b      	lsls	r3, r3, #8
 8002cfa:	68fa      	ldr	r2, [r7, #12]
 8002cfc:	4313      	orrs	r3, r2
 8002cfe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002d00:	693b      	ldr	r3, [r7, #16]
 8002d02:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002d06:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002d08:	683b      	ldr	r3, [r7, #0]
 8002d0a:	689b      	ldr	r3, [r3, #8]
 8002d0c:	031b      	lsls	r3, r3, #12
 8002d0e:	693a      	ldr	r2, [r7, #16]
 8002d10:	4313      	orrs	r3, r2
 8002d12:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	4a0f      	ldr	r2, [pc, #60]	; (8002d54 <TIM_OC4_SetConfig+0x98>)
 8002d18:	4293      	cmp	r3, r2
 8002d1a:	d109      	bne.n	8002d30 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002d1c:	697b      	ldr	r3, [r7, #20]
 8002d1e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002d22:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002d24:	683b      	ldr	r3, [r7, #0]
 8002d26:	695b      	ldr	r3, [r3, #20]
 8002d28:	019b      	lsls	r3, r3, #6
 8002d2a:	697a      	ldr	r2, [r7, #20]
 8002d2c:	4313      	orrs	r3, r2
 8002d2e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	697a      	ldr	r2, [r7, #20]
 8002d34:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	68fa      	ldr	r2, [r7, #12]
 8002d3a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002d3c:	683b      	ldr	r3, [r7, #0]
 8002d3e:	685a      	ldr	r2, [r3, #4]
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	693a      	ldr	r2, [r7, #16]
 8002d48:	621a      	str	r2, [r3, #32]
}
 8002d4a:	bf00      	nop
 8002d4c:	371c      	adds	r7, #28
 8002d4e:	46bd      	mov	sp, r7
 8002d50:	bc80      	pop	{r7}
 8002d52:	4770      	bx	lr
 8002d54:	40012c00 	.word	0x40012c00

08002d58 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002d58:	b480      	push	{r7}
 8002d5a:	b087      	sub	sp, #28
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	60f8      	str	r0, [r7, #12]
 8002d60:	60b9      	str	r1, [r7, #8]
 8002d62:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	6a1b      	ldr	r3, [r3, #32]
 8002d68:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	6a1b      	ldr	r3, [r3, #32]
 8002d6e:	f023 0201 	bic.w	r2, r3, #1
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	699b      	ldr	r3, [r3, #24]
 8002d7a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002d7c:	693b      	ldr	r3, [r7, #16]
 8002d7e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002d82:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	011b      	lsls	r3, r3, #4
 8002d88:	693a      	ldr	r2, [r7, #16]
 8002d8a:	4313      	orrs	r3, r2
 8002d8c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002d8e:	697b      	ldr	r3, [r7, #20]
 8002d90:	f023 030a 	bic.w	r3, r3, #10
 8002d94:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002d96:	697a      	ldr	r2, [r7, #20]
 8002d98:	68bb      	ldr	r3, [r7, #8]
 8002d9a:	4313      	orrs	r3, r2
 8002d9c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	693a      	ldr	r2, [r7, #16]
 8002da2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	697a      	ldr	r2, [r7, #20]
 8002da8:	621a      	str	r2, [r3, #32]
}
 8002daa:	bf00      	nop
 8002dac:	371c      	adds	r7, #28
 8002dae:	46bd      	mov	sp, r7
 8002db0:	bc80      	pop	{r7}
 8002db2:	4770      	bx	lr

08002db4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002db4:	b480      	push	{r7}
 8002db6:	b087      	sub	sp, #28
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	60f8      	str	r0, [r7, #12]
 8002dbc:	60b9      	str	r1, [r7, #8]
 8002dbe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	6a1b      	ldr	r3, [r3, #32]
 8002dc4:	f023 0210 	bic.w	r2, r3, #16
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	699b      	ldr	r3, [r3, #24]
 8002dd0:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	6a1b      	ldr	r3, [r3, #32]
 8002dd6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002dd8:	697b      	ldr	r3, [r7, #20]
 8002dda:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002dde:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	031b      	lsls	r3, r3, #12
 8002de4:	697a      	ldr	r2, [r7, #20]
 8002de6:	4313      	orrs	r3, r2
 8002de8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002dea:	693b      	ldr	r3, [r7, #16]
 8002dec:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002df0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002df2:	68bb      	ldr	r3, [r7, #8]
 8002df4:	011b      	lsls	r3, r3, #4
 8002df6:	693a      	ldr	r2, [r7, #16]
 8002df8:	4313      	orrs	r3, r2
 8002dfa:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	697a      	ldr	r2, [r7, #20]
 8002e00:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	693a      	ldr	r2, [r7, #16]
 8002e06:	621a      	str	r2, [r3, #32]
}
 8002e08:	bf00      	nop
 8002e0a:	371c      	adds	r7, #28
 8002e0c:	46bd      	mov	sp, r7
 8002e0e:	bc80      	pop	{r7}
 8002e10:	4770      	bx	lr

08002e12 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002e12:	b480      	push	{r7}
 8002e14:	b085      	sub	sp, #20
 8002e16:	af00      	add	r7, sp, #0
 8002e18:	6078      	str	r0, [r7, #4]
 8002e1a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	689b      	ldr	r3, [r3, #8]
 8002e20:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002e28:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002e2a:	683a      	ldr	r2, [r7, #0]
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	4313      	orrs	r3, r2
 8002e30:	f043 0307 	orr.w	r3, r3, #7
 8002e34:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	68fa      	ldr	r2, [r7, #12]
 8002e3a:	609a      	str	r2, [r3, #8]
}
 8002e3c:	bf00      	nop
 8002e3e:	3714      	adds	r7, #20
 8002e40:	46bd      	mov	sp, r7
 8002e42:	bc80      	pop	{r7}
 8002e44:	4770      	bx	lr

08002e46 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002e46:	b480      	push	{r7}
 8002e48:	b087      	sub	sp, #28
 8002e4a:	af00      	add	r7, sp, #0
 8002e4c:	60f8      	str	r0, [r7, #12]
 8002e4e:	60b9      	str	r1, [r7, #8]
 8002e50:	607a      	str	r2, [r7, #4]
 8002e52:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	689b      	ldr	r3, [r3, #8]
 8002e58:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002e5a:	697b      	ldr	r3, [r7, #20]
 8002e5c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002e60:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002e62:	683b      	ldr	r3, [r7, #0]
 8002e64:	021a      	lsls	r2, r3, #8
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	431a      	orrs	r2, r3
 8002e6a:	68bb      	ldr	r3, [r7, #8]
 8002e6c:	4313      	orrs	r3, r2
 8002e6e:	697a      	ldr	r2, [r7, #20]
 8002e70:	4313      	orrs	r3, r2
 8002e72:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	697a      	ldr	r2, [r7, #20]
 8002e78:	609a      	str	r2, [r3, #8]
}
 8002e7a:	bf00      	nop
 8002e7c:	371c      	adds	r7, #28
 8002e7e:	46bd      	mov	sp, r7
 8002e80:	bc80      	pop	{r7}
 8002e82:	4770      	bx	lr

08002e84 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002e84:	b480      	push	{r7}
 8002e86:	b087      	sub	sp, #28
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	60f8      	str	r0, [r7, #12]
 8002e8c:	60b9      	str	r1, [r7, #8]
 8002e8e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002e90:	68bb      	ldr	r3, [r7, #8]
 8002e92:	f003 031f 	and.w	r3, r3, #31
 8002e96:	2201      	movs	r2, #1
 8002e98:	fa02 f303 	lsl.w	r3, r2, r3
 8002e9c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	6a1a      	ldr	r2, [r3, #32]
 8002ea2:	697b      	ldr	r3, [r7, #20]
 8002ea4:	43db      	mvns	r3, r3
 8002ea6:	401a      	ands	r2, r3
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	6a1a      	ldr	r2, [r3, #32]
 8002eb0:	68bb      	ldr	r3, [r7, #8]
 8002eb2:	f003 031f 	and.w	r3, r3, #31
 8002eb6:	6879      	ldr	r1, [r7, #4]
 8002eb8:	fa01 f303 	lsl.w	r3, r1, r3
 8002ebc:	431a      	orrs	r2, r3
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	621a      	str	r2, [r3, #32]
}
 8002ec2:	bf00      	nop
 8002ec4:	371c      	adds	r7, #28
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	bc80      	pop	{r7}
 8002eca:	4770      	bx	lr

08002ecc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002ecc:	b480      	push	{r7}
 8002ece:	b085      	sub	sp, #20
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	6078      	str	r0, [r7, #4]
 8002ed4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002edc:	2b01      	cmp	r3, #1
 8002ede:	d101      	bne.n	8002ee4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002ee0:	2302      	movs	r3, #2
 8002ee2:	e041      	b.n	8002f68 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	2201      	movs	r2, #1
 8002ee8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	2202      	movs	r2, #2
 8002ef0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	685b      	ldr	r3, [r3, #4]
 8002efa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	689b      	ldr	r3, [r3, #8]
 8002f02:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002f0a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002f0c:	683b      	ldr	r3, [r7, #0]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	68fa      	ldr	r2, [r7, #12]
 8002f12:	4313      	orrs	r3, r2
 8002f14:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	68fa      	ldr	r2, [r7, #12]
 8002f1c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	4a14      	ldr	r2, [pc, #80]	; (8002f74 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002f24:	4293      	cmp	r3, r2
 8002f26:	d009      	beq.n	8002f3c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f30:	d004      	beq.n	8002f3c <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	4a10      	ldr	r2, [pc, #64]	; (8002f78 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002f38:	4293      	cmp	r3, r2
 8002f3a:	d10c      	bne.n	8002f56 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002f3c:	68bb      	ldr	r3, [r7, #8]
 8002f3e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002f42:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002f44:	683b      	ldr	r3, [r7, #0]
 8002f46:	685b      	ldr	r3, [r3, #4]
 8002f48:	68ba      	ldr	r2, [r7, #8]
 8002f4a:	4313      	orrs	r3, r2
 8002f4c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	68ba      	ldr	r2, [r7, #8]
 8002f54:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	2201      	movs	r2, #1
 8002f5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	2200      	movs	r2, #0
 8002f62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002f66:	2300      	movs	r3, #0
}
 8002f68:	4618      	mov	r0, r3
 8002f6a:	3714      	adds	r7, #20
 8002f6c:	46bd      	mov	sp, r7
 8002f6e:	bc80      	pop	{r7}
 8002f70:	4770      	bx	lr
 8002f72:	bf00      	nop
 8002f74:	40012c00 	.word	0x40012c00
 8002f78:	40000400 	.word	0x40000400

08002f7c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002f7c:	b580      	push	{r7, lr}
 8002f7e:	b082      	sub	sp, #8
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d101      	bne.n	8002f8e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002f8a:	2301      	movs	r3, #1
 8002f8c:	e03f      	b.n	800300e <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002f94:	b2db      	uxtb	r3, r3
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d106      	bne.n	8002fa8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002fa2:	6878      	ldr	r0, [r7, #4]
 8002fa4:	f7fd fc54 	bl	8000850 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	2224      	movs	r2, #36	; 0x24
 8002fac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	68da      	ldr	r2, [r3, #12]
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002fbe:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002fc0:	6878      	ldr	r0, [r7, #4]
 8002fc2:	f000 f905 	bl	80031d0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	691a      	ldr	r2, [r3, #16]
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002fd4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	695a      	ldr	r2, [r3, #20]
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002fe4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	68da      	ldr	r2, [r3, #12]
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002ff4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	2200      	movs	r2, #0
 8002ffa:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	2220      	movs	r2, #32
 8003000:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	2220      	movs	r2, #32
 8003008:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800300c:	2300      	movs	r3, #0
}
 800300e:	4618      	mov	r0, r3
 8003010:	3708      	adds	r7, #8
 8003012:	46bd      	mov	sp, r7
 8003014:	bd80      	pop	{r7, pc}

08003016 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003016:	b580      	push	{r7, lr}
 8003018:	b08a      	sub	sp, #40	; 0x28
 800301a:	af02      	add	r7, sp, #8
 800301c:	60f8      	str	r0, [r7, #12]
 800301e:	60b9      	str	r1, [r7, #8]
 8003020:	603b      	str	r3, [r7, #0]
 8003022:	4613      	mov	r3, r2
 8003024:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003026:	2300      	movs	r3, #0
 8003028:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003030:	b2db      	uxtb	r3, r3
 8003032:	2b20      	cmp	r3, #32
 8003034:	d17c      	bne.n	8003130 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003036:	68bb      	ldr	r3, [r7, #8]
 8003038:	2b00      	cmp	r3, #0
 800303a:	d002      	beq.n	8003042 <HAL_UART_Transmit+0x2c>
 800303c:	88fb      	ldrh	r3, [r7, #6]
 800303e:	2b00      	cmp	r3, #0
 8003040:	d101      	bne.n	8003046 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003042:	2301      	movs	r3, #1
 8003044:	e075      	b.n	8003132 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800304c:	2b01      	cmp	r3, #1
 800304e:	d101      	bne.n	8003054 <HAL_UART_Transmit+0x3e>
 8003050:	2302      	movs	r3, #2
 8003052:	e06e      	b.n	8003132 <HAL_UART_Transmit+0x11c>
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	2201      	movs	r2, #1
 8003058:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	2200      	movs	r2, #0
 8003060:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	2221      	movs	r2, #33	; 0x21
 8003066:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800306a:	f7fd fd6b 	bl	8000b44 <HAL_GetTick>
 800306e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	88fa      	ldrh	r2, [r7, #6]
 8003074:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	88fa      	ldrh	r2, [r7, #6]
 800307a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	689b      	ldr	r3, [r3, #8]
 8003080:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003084:	d108      	bne.n	8003098 <HAL_UART_Transmit+0x82>
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	691b      	ldr	r3, [r3, #16]
 800308a:	2b00      	cmp	r3, #0
 800308c:	d104      	bne.n	8003098 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800308e:	2300      	movs	r3, #0
 8003090:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003092:	68bb      	ldr	r3, [r7, #8]
 8003094:	61bb      	str	r3, [r7, #24]
 8003096:	e003      	b.n	80030a0 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003098:	68bb      	ldr	r3, [r7, #8]
 800309a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800309c:	2300      	movs	r3, #0
 800309e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	2200      	movs	r2, #0
 80030a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80030a8:	e02a      	b.n	8003100 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80030aa:	683b      	ldr	r3, [r7, #0]
 80030ac:	9300      	str	r3, [sp, #0]
 80030ae:	697b      	ldr	r3, [r7, #20]
 80030b0:	2200      	movs	r2, #0
 80030b2:	2180      	movs	r1, #128	; 0x80
 80030b4:	68f8      	ldr	r0, [r7, #12]
 80030b6:	f000 f840 	bl	800313a <UART_WaitOnFlagUntilTimeout>
 80030ba:	4603      	mov	r3, r0
 80030bc:	2b00      	cmp	r3, #0
 80030be:	d001      	beq.n	80030c4 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80030c0:	2303      	movs	r3, #3
 80030c2:	e036      	b.n	8003132 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80030c4:	69fb      	ldr	r3, [r7, #28]
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d10b      	bne.n	80030e2 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80030ca:	69bb      	ldr	r3, [r7, #24]
 80030cc:	881b      	ldrh	r3, [r3, #0]
 80030ce:	461a      	mov	r2, r3
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80030d8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80030da:	69bb      	ldr	r3, [r7, #24]
 80030dc:	3302      	adds	r3, #2
 80030de:	61bb      	str	r3, [r7, #24]
 80030e0:	e007      	b.n	80030f2 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80030e2:	69fb      	ldr	r3, [r7, #28]
 80030e4:	781a      	ldrb	r2, [r3, #0]
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80030ec:	69fb      	ldr	r3, [r7, #28]
 80030ee:	3301      	adds	r3, #1
 80030f0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80030f6:	b29b      	uxth	r3, r3
 80030f8:	3b01      	subs	r3, #1
 80030fa:	b29a      	uxth	r2, r3
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003104:	b29b      	uxth	r3, r3
 8003106:	2b00      	cmp	r3, #0
 8003108:	d1cf      	bne.n	80030aa <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800310a:	683b      	ldr	r3, [r7, #0]
 800310c:	9300      	str	r3, [sp, #0]
 800310e:	697b      	ldr	r3, [r7, #20]
 8003110:	2200      	movs	r2, #0
 8003112:	2140      	movs	r1, #64	; 0x40
 8003114:	68f8      	ldr	r0, [r7, #12]
 8003116:	f000 f810 	bl	800313a <UART_WaitOnFlagUntilTimeout>
 800311a:	4603      	mov	r3, r0
 800311c:	2b00      	cmp	r3, #0
 800311e:	d001      	beq.n	8003124 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8003120:	2303      	movs	r3, #3
 8003122:	e006      	b.n	8003132 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	2220      	movs	r2, #32
 8003128:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800312c:	2300      	movs	r3, #0
 800312e:	e000      	b.n	8003132 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003130:	2302      	movs	r3, #2
  }
}
 8003132:	4618      	mov	r0, r3
 8003134:	3720      	adds	r7, #32
 8003136:	46bd      	mov	sp, r7
 8003138:	bd80      	pop	{r7, pc}

0800313a <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800313a:	b580      	push	{r7, lr}
 800313c:	b084      	sub	sp, #16
 800313e:	af00      	add	r7, sp, #0
 8003140:	60f8      	str	r0, [r7, #12]
 8003142:	60b9      	str	r1, [r7, #8]
 8003144:	603b      	str	r3, [r7, #0]
 8003146:	4613      	mov	r3, r2
 8003148:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800314a:	e02c      	b.n	80031a6 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800314c:	69bb      	ldr	r3, [r7, #24]
 800314e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003152:	d028      	beq.n	80031a6 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003154:	69bb      	ldr	r3, [r7, #24]
 8003156:	2b00      	cmp	r3, #0
 8003158:	d007      	beq.n	800316a <UART_WaitOnFlagUntilTimeout+0x30>
 800315a:	f7fd fcf3 	bl	8000b44 <HAL_GetTick>
 800315e:	4602      	mov	r2, r0
 8003160:	683b      	ldr	r3, [r7, #0]
 8003162:	1ad3      	subs	r3, r2, r3
 8003164:	69ba      	ldr	r2, [r7, #24]
 8003166:	429a      	cmp	r2, r3
 8003168:	d21d      	bcs.n	80031a6 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	68da      	ldr	r2, [r3, #12]
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003178:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	695a      	ldr	r2, [r3, #20]
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	f022 0201 	bic.w	r2, r2, #1
 8003188:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	2220      	movs	r2, #32
 800318e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	2220      	movs	r2, #32
 8003196:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	2200      	movs	r2, #0
 800319e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80031a2:	2303      	movs	r3, #3
 80031a4:	e00f      	b.n	80031c6 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	681a      	ldr	r2, [r3, #0]
 80031ac:	68bb      	ldr	r3, [r7, #8]
 80031ae:	4013      	ands	r3, r2
 80031b0:	68ba      	ldr	r2, [r7, #8]
 80031b2:	429a      	cmp	r2, r3
 80031b4:	bf0c      	ite	eq
 80031b6:	2301      	moveq	r3, #1
 80031b8:	2300      	movne	r3, #0
 80031ba:	b2db      	uxtb	r3, r3
 80031bc:	461a      	mov	r2, r3
 80031be:	79fb      	ldrb	r3, [r7, #7]
 80031c0:	429a      	cmp	r2, r3
 80031c2:	d0c3      	beq.n	800314c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80031c4:	2300      	movs	r3, #0
}
 80031c6:	4618      	mov	r0, r3
 80031c8:	3710      	adds	r7, #16
 80031ca:	46bd      	mov	sp, r7
 80031cc:	bd80      	pop	{r7, pc}
	...

080031d0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80031d0:	b580      	push	{r7, lr}
 80031d2:	b084      	sub	sp, #16
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	691b      	ldr	r3, [r3, #16]
 80031de:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	68da      	ldr	r2, [r3, #12]
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	430a      	orrs	r2, r1
 80031ec:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	689a      	ldr	r2, [r3, #8]
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	691b      	ldr	r3, [r3, #16]
 80031f6:	431a      	orrs	r2, r3
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	695b      	ldr	r3, [r3, #20]
 80031fc:	4313      	orrs	r3, r2
 80031fe:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	68db      	ldr	r3, [r3, #12]
 8003206:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800320a:	f023 030c 	bic.w	r3, r3, #12
 800320e:	687a      	ldr	r2, [r7, #4]
 8003210:	6812      	ldr	r2, [r2, #0]
 8003212:	68b9      	ldr	r1, [r7, #8]
 8003214:	430b      	orrs	r3, r1
 8003216:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	695b      	ldr	r3, [r3, #20]
 800321e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	699a      	ldr	r2, [r3, #24]
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	430a      	orrs	r2, r1
 800322c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	4a2c      	ldr	r2, [pc, #176]	; (80032e4 <UART_SetConfig+0x114>)
 8003234:	4293      	cmp	r3, r2
 8003236:	d103      	bne.n	8003240 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003238:	f7fe ff3c 	bl	80020b4 <HAL_RCC_GetPCLK2Freq>
 800323c:	60f8      	str	r0, [r7, #12]
 800323e:	e002      	b.n	8003246 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003240:	f7fe ff24 	bl	800208c <HAL_RCC_GetPCLK1Freq>
 8003244:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003246:	68fa      	ldr	r2, [r7, #12]
 8003248:	4613      	mov	r3, r2
 800324a:	009b      	lsls	r3, r3, #2
 800324c:	4413      	add	r3, r2
 800324e:	009a      	lsls	r2, r3, #2
 8003250:	441a      	add	r2, r3
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	685b      	ldr	r3, [r3, #4]
 8003256:	009b      	lsls	r3, r3, #2
 8003258:	fbb2 f3f3 	udiv	r3, r2, r3
 800325c:	4a22      	ldr	r2, [pc, #136]	; (80032e8 <UART_SetConfig+0x118>)
 800325e:	fba2 2303 	umull	r2, r3, r2, r3
 8003262:	095b      	lsrs	r3, r3, #5
 8003264:	0119      	lsls	r1, r3, #4
 8003266:	68fa      	ldr	r2, [r7, #12]
 8003268:	4613      	mov	r3, r2
 800326a:	009b      	lsls	r3, r3, #2
 800326c:	4413      	add	r3, r2
 800326e:	009a      	lsls	r2, r3, #2
 8003270:	441a      	add	r2, r3
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	685b      	ldr	r3, [r3, #4]
 8003276:	009b      	lsls	r3, r3, #2
 8003278:	fbb2 f2f3 	udiv	r2, r2, r3
 800327c:	4b1a      	ldr	r3, [pc, #104]	; (80032e8 <UART_SetConfig+0x118>)
 800327e:	fba3 0302 	umull	r0, r3, r3, r2
 8003282:	095b      	lsrs	r3, r3, #5
 8003284:	2064      	movs	r0, #100	; 0x64
 8003286:	fb00 f303 	mul.w	r3, r0, r3
 800328a:	1ad3      	subs	r3, r2, r3
 800328c:	011b      	lsls	r3, r3, #4
 800328e:	3332      	adds	r3, #50	; 0x32
 8003290:	4a15      	ldr	r2, [pc, #84]	; (80032e8 <UART_SetConfig+0x118>)
 8003292:	fba2 2303 	umull	r2, r3, r2, r3
 8003296:	095b      	lsrs	r3, r3, #5
 8003298:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800329c:	4419      	add	r1, r3
 800329e:	68fa      	ldr	r2, [r7, #12]
 80032a0:	4613      	mov	r3, r2
 80032a2:	009b      	lsls	r3, r3, #2
 80032a4:	4413      	add	r3, r2
 80032a6:	009a      	lsls	r2, r3, #2
 80032a8:	441a      	add	r2, r3
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	685b      	ldr	r3, [r3, #4]
 80032ae:	009b      	lsls	r3, r3, #2
 80032b0:	fbb2 f2f3 	udiv	r2, r2, r3
 80032b4:	4b0c      	ldr	r3, [pc, #48]	; (80032e8 <UART_SetConfig+0x118>)
 80032b6:	fba3 0302 	umull	r0, r3, r3, r2
 80032ba:	095b      	lsrs	r3, r3, #5
 80032bc:	2064      	movs	r0, #100	; 0x64
 80032be:	fb00 f303 	mul.w	r3, r0, r3
 80032c2:	1ad3      	subs	r3, r2, r3
 80032c4:	011b      	lsls	r3, r3, #4
 80032c6:	3332      	adds	r3, #50	; 0x32
 80032c8:	4a07      	ldr	r2, [pc, #28]	; (80032e8 <UART_SetConfig+0x118>)
 80032ca:	fba2 2303 	umull	r2, r3, r2, r3
 80032ce:	095b      	lsrs	r3, r3, #5
 80032d0:	f003 020f 	and.w	r2, r3, #15
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	440a      	add	r2, r1
 80032da:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80032dc:	bf00      	nop
 80032de:	3710      	adds	r7, #16
 80032e0:	46bd      	mov	sp, r7
 80032e2:	bd80      	pop	{r7, pc}
 80032e4:	40013800 	.word	0x40013800
 80032e8:	51eb851f 	.word	0x51eb851f

080032ec <__errno>:
 80032ec:	4b01      	ldr	r3, [pc, #4]	; (80032f4 <__errno+0x8>)
 80032ee:	6818      	ldr	r0, [r3, #0]
 80032f0:	4770      	bx	lr
 80032f2:	bf00      	nop
 80032f4:	2000000c 	.word	0x2000000c

080032f8 <__libc_init_array>:
 80032f8:	b570      	push	{r4, r5, r6, lr}
 80032fa:	2600      	movs	r6, #0
 80032fc:	4d0c      	ldr	r5, [pc, #48]	; (8003330 <__libc_init_array+0x38>)
 80032fe:	4c0d      	ldr	r4, [pc, #52]	; (8003334 <__libc_init_array+0x3c>)
 8003300:	1b64      	subs	r4, r4, r5
 8003302:	10a4      	asrs	r4, r4, #2
 8003304:	42a6      	cmp	r6, r4
 8003306:	d109      	bne.n	800331c <__libc_init_array+0x24>
 8003308:	f000 ff82 	bl	8004210 <_init>
 800330c:	2600      	movs	r6, #0
 800330e:	4d0a      	ldr	r5, [pc, #40]	; (8003338 <__libc_init_array+0x40>)
 8003310:	4c0a      	ldr	r4, [pc, #40]	; (800333c <__libc_init_array+0x44>)
 8003312:	1b64      	subs	r4, r4, r5
 8003314:	10a4      	asrs	r4, r4, #2
 8003316:	42a6      	cmp	r6, r4
 8003318:	d105      	bne.n	8003326 <__libc_init_array+0x2e>
 800331a:	bd70      	pop	{r4, r5, r6, pc}
 800331c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003320:	4798      	blx	r3
 8003322:	3601      	adds	r6, #1
 8003324:	e7ee      	b.n	8003304 <__libc_init_array+0xc>
 8003326:	f855 3b04 	ldr.w	r3, [r5], #4
 800332a:	4798      	blx	r3
 800332c:	3601      	adds	r6, #1
 800332e:	e7f2      	b.n	8003316 <__libc_init_array+0x1e>
 8003330:	0800430c 	.word	0x0800430c
 8003334:	0800430c 	.word	0x0800430c
 8003338:	0800430c 	.word	0x0800430c
 800333c:	08004310 	.word	0x08004310

08003340 <memset>:
 8003340:	4603      	mov	r3, r0
 8003342:	4402      	add	r2, r0
 8003344:	4293      	cmp	r3, r2
 8003346:	d100      	bne.n	800334a <memset+0xa>
 8003348:	4770      	bx	lr
 800334a:	f803 1b01 	strb.w	r1, [r3], #1
 800334e:	e7f9      	b.n	8003344 <memset+0x4>

08003350 <iprintf>:
 8003350:	b40f      	push	{r0, r1, r2, r3}
 8003352:	4b0a      	ldr	r3, [pc, #40]	; (800337c <iprintf+0x2c>)
 8003354:	b513      	push	{r0, r1, r4, lr}
 8003356:	681c      	ldr	r4, [r3, #0]
 8003358:	b124      	cbz	r4, 8003364 <iprintf+0x14>
 800335a:	69a3      	ldr	r3, [r4, #24]
 800335c:	b913      	cbnz	r3, 8003364 <iprintf+0x14>
 800335e:	4620      	mov	r0, r4
 8003360:	f000 f866 	bl	8003430 <__sinit>
 8003364:	ab05      	add	r3, sp, #20
 8003366:	4620      	mov	r0, r4
 8003368:	9a04      	ldr	r2, [sp, #16]
 800336a:	68a1      	ldr	r1, [r4, #8]
 800336c:	9301      	str	r3, [sp, #4]
 800336e:	f000 f981 	bl	8003674 <_vfiprintf_r>
 8003372:	b002      	add	sp, #8
 8003374:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003378:	b004      	add	sp, #16
 800337a:	4770      	bx	lr
 800337c:	2000000c 	.word	0x2000000c

08003380 <std>:
 8003380:	2300      	movs	r3, #0
 8003382:	b510      	push	{r4, lr}
 8003384:	4604      	mov	r4, r0
 8003386:	e9c0 3300 	strd	r3, r3, [r0]
 800338a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800338e:	6083      	str	r3, [r0, #8]
 8003390:	8181      	strh	r1, [r0, #12]
 8003392:	6643      	str	r3, [r0, #100]	; 0x64
 8003394:	81c2      	strh	r2, [r0, #14]
 8003396:	6183      	str	r3, [r0, #24]
 8003398:	4619      	mov	r1, r3
 800339a:	2208      	movs	r2, #8
 800339c:	305c      	adds	r0, #92	; 0x5c
 800339e:	f7ff ffcf 	bl	8003340 <memset>
 80033a2:	4b05      	ldr	r3, [pc, #20]	; (80033b8 <std+0x38>)
 80033a4:	6224      	str	r4, [r4, #32]
 80033a6:	6263      	str	r3, [r4, #36]	; 0x24
 80033a8:	4b04      	ldr	r3, [pc, #16]	; (80033bc <std+0x3c>)
 80033aa:	62a3      	str	r3, [r4, #40]	; 0x28
 80033ac:	4b04      	ldr	r3, [pc, #16]	; (80033c0 <std+0x40>)
 80033ae:	62e3      	str	r3, [r4, #44]	; 0x2c
 80033b0:	4b04      	ldr	r3, [pc, #16]	; (80033c4 <std+0x44>)
 80033b2:	6323      	str	r3, [r4, #48]	; 0x30
 80033b4:	bd10      	pop	{r4, pc}
 80033b6:	bf00      	nop
 80033b8:	08003c21 	.word	0x08003c21
 80033bc:	08003c43 	.word	0x08003c43
 80033c0:	08003c7b 	.word	0x08003c7b
 80033c4:	08003c9f 	.word	0x08003c9f

080033c8 <_cleanup_r>:
 80033c8:	4901      	ldr	r1, [pc, #4]	; (80033d0 <_cleanup_r+0x8>)
 80033ca:	f000 b8af 	b.w	800352c <_fwalk_reent>
 80033ce:	bf00      	nop
 80033d0:	08003f79 	.word	0x08003f79

080033d4 <__sfmoreglue>:
 80033d4:	b570      	push	{r4, r5, r6, lr}
 80033d6:	2568      	movs	r5, #104	; 0x68
 80033d8:	1e4a      	subs	r2, r1, #1
 80033da:	4355      	muls	r5, r2
 80033dc:	460e      	mov	r6, r1
 80033de:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80033e2:	f000 f8c5 	bl	8003570 <_malloc_r>
 80033e6:	4604      	mov	r4, r0
 80033e8:	b140      	cbz	r0, 80033fc <__sfmoreglue+0x28>
 80033ea:	2100      	movs	r1, #0
 80033ec:	e9c0 1600 	strd	r1, r6, [r0]
 80033f0:	300c      	adds	r0, #12
 80033f2:	60a0      	str	r0, [r4, #8]
 80033f4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80033f8:	f7ff ffa2 	bl	8003340 <memset>
 80033fc:	4620      	mov	r0, r4
 80033fe:	bd70      	pop	{r4, r5, r6, pc}

08003400 <__sfp_lock_acquire>:
 8003400:	4801      	ldr	r0, [pc, #4]	; (8003408 <__sfp_lock_acquire+0x8>)
 8003402:	f000 b8b3 	b.w	800356c <__retarget_lock_acquire_recursive>
 8003406:	bf00      	nop
 8003408:	20000160 	.word	0x20000160

0800340c <__sfp_lock_release>:
 800340c:	4801      	ldr	r0, [pc, #4]	; (8003414 <__sfp_lock_release+0x8>)
 800340e:	f000 b8ae 	b.w	800356e <__retarget_lock_release_recursive>
 8003412:	bf00      	nop
 8003414:	20000160 	.word	0x20000160

08003418 <__sinit_lock_acquire>:
 8003418:	4801      	ldr	r0, [pc, #4]	; (8003420 <__sinit_lock_acquire+0x8>)
 800341a:	f000 b8a7 	b.w	800356c <__retarget_lock_acquire_recursive>
 800341e:	bf00      	nop
 8003420:	2000015b 	.word	0x2000015b

08003424 <__sinit_lock_release>:
 8003424:	4801      	ldr	r0, [pc, #4]	; (800342c <__sinit_lock_release+0x8>)
 8003426:	f000 b8a2 	b.w	800356e <__retarget_lock_release_recursive>
 800342a:	bf00      	nop
 800342c:	2000015b 	.word	0x2000015b

08003430 <__sinit>:
 8003430:	b510      	push	{r4, lr}
 8003432:	4604      	mov	r4, r0
 8003434:	f7ff fff0 	bl	8003418 <__sinit_lock_acquire>
 8003438:	69a3      	ldr	r3, [r4, #24]
 800343a:	b11b      	cbz	r3, 8003444 <__sinit+0x14>
 800343c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003440:	f7ff bff0 	b.w	8003424 <__sinit_lock_release>
 8003444:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8003448:	6523      	str	r3, [r4, #80]	; 0x50
 800344a:	4b13      	ldr	r3, [pc, #76]	; (8003498 <__sinit+0x68>)
 800344c:	4a13      	ldr	r2, [pc, #76]	; (800349c <__sinit+0x6c>)
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	62a2      	str	r2, [r4, #40]	; 0x28
 8003452:	42a3      	cmp	r3, r4
 8003454:	bf08      	it	eq
 8003456:	2301      	moveq	r3, #1
 8003458:	4620      	mov	r0, r4
 800345a:	bf08      	it	eq
 800345c:	61a3      	streq	r3, [r4, #24]
 800345e:	f000 f81f 	bl	80034a0 <__sfp>
 8003462:	6060      	str	r0, [r4, #4]
 8003464:	4620      	mov	r0, r4
 8003466:	f000 f81b 	bl	80034a0 <__sfp>
 800346a:	60a0      	str	r0, [r4, #8]
 800346c:	4620      	mov	r0, r4
 800346e:	f000 f817 	bl	80034a0 <__sfp>
 8003472:	2200      	movs	r2, #0
 8003474:	2104      	movs	r1, #4
 8003476:	60e0      	str	r0, [r4, #12]
 8003478:	6860      	ldr	r0, [r4, #4]
 800347a:	f7ff ff81 	bl	8003380 <std>
 800347e:	2201      	movs	r2, #1
 8003480:	2109      	movs	r1, #9
 8003482:	68a0      	ldr	r0, [r4, #8]
 8003484:	f7ff ff7c 	bl	8003380 <std>
 8003488:	2202      	movs	r2, #2
 800348a:	2112      	movs	r1, #18
 800348c:	68e0      	ldr	r0, [r4, #12]
 800348e:	f7ff ff77 	bl	8003380 <std>
 8003492:	2301      	movs	r3, #1
 8003494:	61a3      	str	r3, [r4, #24]
 8003496:	e7d1      	b.n	800343c <__sinit+0xc>
 8003498:	08004274 	.word	0x08004274
 800349c:	080033c9 	.word	0x080033c9

080034a0 <__sfp>:
 80034a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80034a2:	4607      	mov	r7, r0
 80034a4:	f7ff ffac 	bl	8003400 <__sfp_lock_acquire>
 80034a8:	4b1e      	ldr	r3, [pc, #120]	; (8003524 <__sfp+0x84>)
 80034aa:	681e      	ldr	r6, [r3, #0]
 80034ac:	69b3      	ldr	r3, [r6, #24]
 80034ae:	b913      	cbnz	r3, 80034b6 <__sfp+0x16>
 80034b0:	4630      	mov	r0, r6
 80034b2:	f7ff ffbd 	bl	8003430 <__sinit>
 80034b6:	3648      	adds	r6, #72	; 0x48
 80034b8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80034bc:	3b01      	subs	r3, #1
 80034be:	d503      	bpl.n	80034c8 <__sfp+0x28>
 80034c0:	6833      	ldr	r3, [r6, #0]
 80034c2:	b30b      	cbz	r3, 8003508 <__sfp+0x68>
 80034c4:	6836      	ldr	r6, [r6, #0]
 80034c6:	e7f7      	b.n	80034b8 <__sfp+0x18>
 80034c8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80034cc:	b9d5      	cbnz	r5, 8003504 <__sfp+0x64>
 80034ce:	4b16      	ldr	r3, [pc, #88]	; (8003528 <__sfp+0x88>)
 80034d0:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80034d4:	60e3      	str	r3, [r4, #12]
 80034d6:	6665      	str	r5, [r4, #100]	; 0x64
 80034d8:	f000 f847 	bl	800356a <__retarget_lock_init_recursive>
 80034dc:	f7ff ff96 	bl	800340c <__sfp_lock_release>
 80034e0:	2208      	movs	r2, #8
 80034e2:	4629      	mov	r1, r5
 80034e4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80034e8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80034ec:	6025      	str	r5, [r4, #0]
 80034ee:	61a5      	str	r5, [r4, #24]
 80034f0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80034f4:	f7ff ff24 	bl	8003340 <memset>
 80034f8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80034fc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8003500:	4620      	mov	r0, r4
 8003502:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003504:	3468      	adds	r4, #104	; 0x68
 8003506:	e7d9      	b.n	80034bc <__sfp+0x1c>
 8003508:	2104      	movs	r1, #4
 800350a:	4638      	mov	r0, r7
 800350c:	f7ff ff62 	bl	80033d4 <__sfmoreglue>
 8003510:	4604      	mov	r4, r0
 8003512:	6030      	str	r0, [r6, #0]
 8003514:	2800      	cmp	r0, #0
 8003516:	d1d5      	bne.n	80034c4 <__sfp+0x24>
 8003518:	f7ff ff78 	bl	800340c <__sfp_lock_release>
 800351c:	230c      	movs	r3, #12
 800351e:	603b      	str	r3, [r7, #0]
 8003520:	e7ee      	b.n	8003500 <__sfp+0x60>
 8003522:	bf00      	nop
 8003524:	08004274 	.word	0x08004274
 8003528:	ffff0001 	.word	0xffff0001

0800352c <_fwalk_reent>:
 800352c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003530:	4606      	mov	r6, r0
 8003532:	4688      	mov	r8, r1
 8003534:	2700      	movs	r7, #0
 8003536:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800353a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800353e:	f1b9 0901 	subs.w	r9, r9, #1
 8003542:	d505      	bpl.n	8003550 <_fwalk_reent+0x24>
 8003544:	6824      	ldr	r4, [r4, #0]
 8003546:	2c00      	cmp	r4, #0
 8003548:	d1f7      	bne.n	800353a <_fwalk_reent+0xe>
 800354a:	4638      	mov	r0, r7
 800354c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003550:	89ab      	ldrh	r3, [r5, #12]
 8003552:	2b01      	cmp	r3, #1
 8003554:	d907      	bls.n	8003566 <_fwalk_reent+0x3a>
 8003556:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800355a:	3301      	adds	r3, #1
 800355c:	d003      	beq.n	8003566 <_fwalk_reent+0x3a>
 800355e:	4629      	mov	r1, r5
 8003560:	4630      	mov	r0, r6
 8003562:	47c0      	blx	r8
 8003564:	4307      	orrs	r7, r0
 8003566:	3568      	adds	r5, #104	; 0x68
 8003568:	e7e9      	b.n	800353e <_fwalk_reent+0x12>

0800356a <__retarget_lock_init_recursive>:
 800356a:	4770      	bx	lr

0800356c <__retarget_lock_acquire_recursive>:
 800356c:	4770      	bx	lr

0800356e <__retarget_lock_release_recursive>:
 800356e:	4770      	bx	lr

08003570 <_malloc_r>:
 8003570:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003572:	1ccd      	adds	r5, r1, #3
 8003574:	f025 0503 	bic.w	r5, r5, #3
 8003578:	3508      	adds	r5, #8
 800357a:	2d0c      	cmp	r5, #12
 800357c:	bf38      	it	cc
 800357e:	250c      	movcc	r5, #12
 8003580:	2d00      	cmp	r5, #0
 8003582:	4606      	mov	r6, r0
 8003584:	db01      	blt.n	800358a <_malloc_r+0x1a>
 8003586:	42a9      	cmp	r1, r5
 8003588:	d903      	bls.n	8003592 <_malloc_r+0x22>
 800358a:	230c      	movs	r3, #12
 800358c:	6033      	str	r3, [r6, #0]
 800358e:	2000      	movs	r0, #0
 8003590:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003592:	f000 fdb1 	bl	80040f8 <__malloc_lock>
 8003596:	4921      	ldr	r1, [pc, #132]	; (800361c <_malloc_r+0xac>)
 8003598:	680a      	ldr	r2, [r1, #0]
 800359a:	4614      	mov	r4, r2
 800359c:	b99c      	cbnz	r4, 80035c6 <_malloc_r+0x56>
 800359e:	4f20      	ldr	r7, [pc, #128]	; (8003620 <_malloc_r+0xb0>)
 80035a0:	683b      	ldr	r3, [r7, #0]
 80035a2:	b923      	cbnz	r3, 80035ae <_malloc_r+0x3e>
 80035a4:	4621      	mov	r1, r4
 80035a6:	4630      	mov	r0, r6
 80035a8:	f000 fb2a 	bl	8003c00 <_sbrk_r>
 80035ac:	6038      	str	r0, [r7, #0]
 80035ae:	4629      	mov	r1, r5
 80035b0:	4630      	mov	r0, r6
 80035b2:	f000 fb25 	bl	8003c00 <_sbrk_r>
 80035b6:	1c43      	adds	r3, r0, #1
 80035b8:	d123      	bne.n	8003602 <_malloc_r+0x92>
 80035ba:	230c      	movs	r3, #12
 80035bc:	4630      	mov	r0, r6
 80035be:	6033      	str	r3, [r6, #0]
 80035c0:	f000 fda0 	bl	8004104 <__malloc_unlock>
 80035c4:	e7e3      	b.n	800358e <_malloc_r+0x1e>
 80035c6:	6823      	ldr	r3, [r4, #0]
 80035c8:	1b5b      	subs	r3, r3, r5
 80035ca:	d417      	bmi.n	80035fc <_malloc_r+0x8c>
 80035cc:	2b0b      	cmp	r3, #11
 80035ce:	d903      	bls.n	80035d8 <_malloc_r+0x68>
 80035d0:	6023      	str	r3, [r4, #0]
 80035d2:	441c      	add	r4, r3
 80035d4:	6025      	str	r5, [r4, #0]
 80035d6:	e004      	b.n	80035e2 <_malloc_r+0x72>
 80035d8:	6863      	ldr	r3, [r4, #4]
 80035da:	42a2      	cmp	r2, r4
 80035dc:	bf0c      	ite	eq
 80035de:	600b      	streq	r3, [r1, #0]
 80035e0:	6053      	strne	r3, [r2, #4]
 80035e2:	4630      	mov	r0, r6
 80035e4:	f000 fd8e 	bl	8004104 <__malloc_unlock>
 80035e8:	f104 000b 	add.w	r0, r4, #11
 80035ec:	1d23      	adds	r3, r4, #4
 80035ee:	f020 0007 	bic.w	r0, r0, #7
 80035f2:	1ac2      	subs	r2, r0, r3
 80035f4:	d0cc      	beq.n	8003590 <_malloc_r+0x20>
 80035f6:	1a1b      	subs	r3, r3, r0
 80035f8:	50a3      	str	r3, [r4, r2]
 80035fa:	e7c9      	b.n	8003590 <_malloc_r+0x20>
 80035fc:	4622      	mov	r2, r4
 80035fe:	6864      	ldr	r4, [r4, #4]
 8003600:	e7cc      	b.n	800359c <_malloc_r+0x2c>
 8003602:	1cc4      	adds	r4, r0, #3
 8003604:	f024 0403 	bic.w	r4, r4, #3
 8003608:	42a0      	cmp	r0, r4
 800360a:	d0e3      	beq.n	80035d4 <_malloc_r+0x64>
 800360c:	1a21      	subs	r1, r4, r0
 800360e:	4630      	mov	r0, r6
 8003610:	f000 faf6 	bl	8003c00 <_sbrk_r>
 8003614:	3001      	adds	r0, #1
 8003616:	d1dd      	bne.n	80035d4 <_malloc_r+0x64>
 8003618:	e7cf      	b.n	80035ba <_malloc_r+0x4a>
 800361a:	bf00      	nop
 800361c:	20000090 	.word	0x20000090
 8003620:	20000094 	.word	0x20000094

08003624 <__sfputc_r>:
 8003624:	6893      	ldr	r3, [r2, #8]
 8003626:	b410      	push	{r4}
 8003628:	3b01      	subs	r3, #1
 800362a:	2b00      	cmp	r3, #0
 800362c:	6093      	str	r3, [r2, #8]
 800362e:	da07      	bge.n	8003640 <__sfputc_r+0x1c>
 8003630:	6994      	ldr	r4, [r2, #24]
 8003632:	42a3      	cmp	r3, r4
 8003634:	db01      	blt.n	800363a <__sfputc_r+0x16>
 8003636:	290a      	cmp	r1, #10
 8003638:	d102      	bne.n	8003640 <__sfputc_r+0x1c>
 800363a:	bc10      	pop	{r4}
 800363c:	f000 bb34 	b.w	8003ca8 <__swbuf_r>
 8003640:	6813      	ldr	r3, [r2, #0]
 8003642:	1c58      	adds	r0, r3, #1
 8003644:	6010      	str	r0, [r2, #0]
 8003646:	7019      	strb	r1, [r3, #0]
 8003648:	4608      	mov	r0, r1
 800364a:	bc10      	pop	{r4}
 800364c:	4770      	bx	lr

0800364e <__sfputs_r>:
 800364e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003650:	4606      	mov	r6, r0
 8003652:	460f      	mov	r7, r1
 8003654:	4614      	mov	r4, r2
 8003656:	18d5      	adds	r5, r2, r3
 8003658:	42ac      	cmp	r4, r5
 800365a:	d101      	bne.n	8003660 <__sfputs_r+0x12>
 800365c:	2000      	movs	r0, #0
 800365e:	e007      	b.n	8003670 <__sfputs_r+0x22>
 8003660:	463a      	mov	r2, r7
 8003662:	4630      	mov	r0, r6
 8003664:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003668:	f7ff ffdc 	bl	8003624 <__sfputc_r>
 800366c:	1c43      	adds	r3, r0, #1
 800366e:	d1f3      	bne.n	8003658 <__sfputs_r+0xa>
 8003670:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003674 <_vfiprintf_r>:
 8003674:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003678:	460d      	mov	r5, r1
 800367a:	4614      	mov	r4, r2
 800367c:	4698      	mov	r8, r3
 800367e:	4606      	mov	r6, r0
 8003680:	b09d      	sub	sp, #116	; 0x74
 8003682:	b118      	cbz	r0, 800368c <_vfiprintf_r+0x18>
 8003684:	6983      	ldr	r3, [r0, #24]
 8003686:	b90b      	cbnz	r3, 800368c <_vfiprintf_r+0x18>
 8003688:	f7ff fed2 	bl	8003430 <__sinit>
 800368c:	4b89      	ldr	r3, [pc, #548]	; (80038b4 <_vfiprintf_r+0x240>)
 800368e:	429d      	cmp	r5, r3
 8003690:	d11b      	bne.n	80036ca <_vfiprintf_r+0x56>
 8003692:	6875      	ldr	r5, [r6, #4]
 8003694:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003696:	07d9      	lsls	r1, r3, #31
 8003698:	d405      	bmi.n	80036a6 <_vfiprintf_r+0x32>
 800369a:	89ab      	ldrh	r3, [r5, #12]
 800369c:	059a      	lsls	r2, r3, #22
 800369e:	d402      	bmi.n	80036a6 <_vfiprintf_r+0x32>
 80036a0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80036a2:	f7ff ff63 	bl	800356c <__retarget_lock_acquire_recursive>
 80036a6:	89ab      	ldrh	r3, [r5, #12]
 80036a8:	071b      	lsls	r3, r3, #28
 80036aa:	d501      	bpl.n	80036b0 <_vfiprintf_r+0x3c>
 80036ac:	692b      	ldr	r3, [r5, #16]
 80036ae:	b9eb      	cbnz	r3, 80036ec <_vfiprintf_r+0x78>
 80036b0:	4629      	mov	r1, r5
 80036b2:	4630      	mov	r0, r6
 80036b4:	f000 fb5c 	bl	8003d70 <__swsetup_r>
 80036b8:	b1c0      	cbz	r0, 80036ec <_vfiprintf_r+0x78>
 80036ba:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80036bc:	07dc      	lsls	r4, r3, #31
 80036be:	d50e      	bpl.n	80036de <_vfiprintf_r+0x6a>
 80036c0:	f04f 30ff 	mov.w	r0, #4294967295
 80036c4:	b01d      	add	sp, #116	; 0x74
 80036c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80036ca:	4b7b      	ldr	r3, [pc, #492]	; (80038b8 <_vfiprintf_r+0x244>)
 80036cc:	429d      	cmp	r5, r3
 80036ce:	d101      	bne.n	80036d4 <_vfiprintf_r+0x60>
 80036d0:	68b5      	ldr	r5, [r6, #8]
 80036d2:	e7df      	b.n	8003694 <_vfiprintf_r+0x20>
 80036d4:	4b79      	ldr	r3, [pc, #484]	; (80038bc <_vfiprintf_r+0x248>)
 80036d6:	429d      	cmp	r5, r3
 80036d8:	bf08      	it	eq
 80036da:	68f5      	ldreq	r5, [r6, #12]
 80036dc:	e7da      	b.n	8003694 <_vfiprintf_r+0x20>
 80036de:	89ab      	ldrh	r3, [r5, #12]
 80036e0:	0598      	lsls	r0, r3, #22
 80036e2:	d4ed      	bmi.n	80036c0 <_vfiprintf_r+0x4c>
 80036e4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80036e6:	f7ff ff42 	bl	800356e <__retarget_lock_release_recursive>
 80036ea:	e7e9      	b.n	80036c0 <_vfiprintf_r+0x4c>
 80036ec:	2300      	movs	r3, #0
 80036ee:	9309      	str	r3, [sp, #36]	; 0x24
 80036f0:	2320      	movs	r3, #32
 80036f2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80036f6:	2330      	movs	r3, #48	; 0x30
 80036f8:	f04f 0901 	mov.w	r9, #1
 80036fc:	f8cd 800c 	str.w	r8, [sp, #12]
 8003700:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 80038c0 <_vfiprintf_r+0x24c>
 8003704:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003708:	4623      	mov	r3, r4
 800370a:	469a      	mov	sl, r3
 800370c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003710:	b10a      	cbz	r2, 8003716 <_vfiprintf_r+0xa2>
 8003712:	2a25      	cmp	r2, #37	; 0x25
 8003714:	d1f9      	bne.n	800370a <_vfiprintf_r+0x96>
 8003716:	ebba 0b04 	subs.w	fp, sl, r4
 800371a:	d00b      	beq.n	8003734 <_vfiprintf_r+0xc0>
 800371c:	465b      	mov	r3, fp
 800371e:	4622      	mov	r2, r4
 8003720:	4629      	mov	r1, r5
 8003722:	4630      	mov	r0, r6
 8003724:	f7ff ff93 	bl	800364e <__sfputs_r>
 8003728:	3001      	adds	r0, #1
 800372a:	f000 80aa 	beq.w	8003882 <_vfiprintf_r+0x20e>
 800372e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003730:	445a      	add	r2, fp
 8003732:	9209      	str	r2, [sp, #36]	; 0x24
 8003734:	f89a 3000 	ldrb.w	r3, [sl]
 8003738:	2b00      	cmp	r3, #0
 800373a:	f000 80a2 	beq.w	8003882 <_vfiprintf_r+0x20e>
 800373e:	2300      	movs	r3, #0
 8003740:	f04f 32ff 	mov.w	r2, #4294967295
 8003744:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003748:	f10a 0a01 	add.w	sl, sl, #1
 800374c:	9304      	str	r3, [sp, #16]
 800374e:	9307      	str	r3, [sp, #28]
 8003750:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003754:	931a      	str	r3, [sp, #104]	; 0x68
 8003756:	4654      	mov	r4, sl
 8003758:	2205      	movs	r2, #5
 800375a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800375e:	4858      	ldr	r0, [pc, #352]	; (80038c0 <_vfiprintf_r+0x24c>)
 8003760:	f000 fcbc 	bl	80040dc <memchr>
 8003764:	9a04      	ldr	r2, [sp, #16]
 8003766:	b9d8      	cbnz	r0, 80037a0 <_vfiprintf_r+0x12c>
 8003768:	06d1      	lsls	r1, r2, #27
 800376a:	bf44      	itt	mi
 800376c:	2320      	movmi	r3, #32
 800376e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003772:	0713      	lsls	r3, r2, #28
 8003774:	bf44      	itt	mi
 8003776:	232b      	movmi	r3, #43	; 0x2b
 8003778:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800377c:	f89a 3000 	ldrb.w	r3, [sl]
 8003780:	2b2a      	cmp	r3, #42	; 0x2a
 8003782:	d015      	beq.n	80037b0 <_vfiprintf_r+0x13c>
 8003784:	4654      	mov	r4, sl
 8003786:	2000      	movs	r0, #0
 8003788:	f04f 0c0a 	mov.w	ip, #10
 800378c:	9a07      	ldr	r2, [sp, #28]
 800378e:	4621      	mov	r1, r4
 8003790:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003794:	3b30      	subs	r3, #48	; 0x30
 8003796:	2b09      	cmp	r3, #9
 8003798:	d94e      	bls.n	8003838 <_vfiprintf_r+0x1c4>
 800379a:	b1b0      	cbz	r0, 80037ca <_vfiprintf_r+0x156>
 800379c:	9207      	str	r2, [sp, #28]
 800379e:	e014      	b.n	80037ca <_vfiprintf_r+0x156>
 80037a0:	eba0 0308 	sub.w	r3, r0, r8
 80037a4:	fa09 f303 	lsl.w	r3, r9, r3
 80037a8:	4313      	orrs	r3, r2
 80037aa:	46a2      	mov	sl, r4
 80037ac:	9304      	str	r3, [sp, #16]
 80037ae:	e7d2      	b.n	8003756 <_vfiprintf_r+0xe2>
 80037b0:	9b03      	ldr	r3, [sp, #12]
 80037b2:	1d19      	adds	r1, r3, #4
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	9103      	str	r1, [sp, #12]
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	bfbb      	ittet	lt
 80037bc:	425b      	neglt	r3, r3
 80037be:	f042 0202 	orrlt.w	r2, r2, #2
 80037c2:	9307      	strge	r3, [sp, #28]
 80037c4:	9307      	strlt	r3, [sp, #28]
 80037c6:	bfb8      	it	lt
 80037c8:	9204      	strlt	r2, [sp, #16]
 80037ca:	7823      	ldrb	r3, [r4, #0]
 80037cc:	2b2e      	cmp	r3, #46	; 0x2e
 80037ce:	d10c      	bne.n	80037ea <_vfiprintf_r+0x176>
 80037d0:	7863      	ldrb	r3, [r4, #1]
 80037d2:	2b2a      	cmp	r3, #42	; 0x2a
 80037d4:	d135      	bne.n	8003842 <_vfiprintf_r+0x1ce>
 80037d6:	9b03      	ldr	r3, [sp, #12]
 80037d8:	3402      	adds	r4, #2
 80037da:	1d1a      	adds	r2, r3, #4
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	9203      	str	r2, [sp, #12]
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	bfb8      	it	lt
 80037e4:	f04f 33ff 	movlt.w	r3, #4294967295
 80037e8:	9305      	str	r3, [sp, #20]
 80037ea:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80038d0 <_vfiprintf_r+0x25c>
 80037ee:	2203      	movs	r2, #3
 80037f0:	4650      	mov	r0, sl
 80037f2:	7821      	ldrb	r1, [r4, #0]
 80037f4:	f000 fc72 	bl	80040dc <memchr>
 80037f8:	b140      	cbz	r0, 800380c <_vfiprintf_r+0x198>
 80037fa:	2340      	movs	r3, #64	; 0x40
 80037fc:	eba0 000a 	sub.w	r0, r0, sl
 8003800:	fa03 f000 	lsl.w	r0, r3, r0
 8003804:	9b04      	ldr	r3, [sp, #16]
 8003806:	3401      	adds	r4, #1
 8003808:	4303      	orrs	r3, r0
 800380a:	9304      	str	r3, [sp, #16]
 800380c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003810:	2206      	movs	r2, #6
 8003812:	482c      	ldr	r0, [pc, #176]	; (80038c4 <_vfiprintf_r+0x250>)
 8003814:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003818:	f000 fc60 	bl	80040dc <memchr>
 800381c:	2800      	cmp	r0, #0
 800381e:	d03f      	beq.n	80038a0 <_vfiprintf_r+0x22c>
 8003820:	4b29      	ldr	r3, [pc, #164]	; (80038c8 <_vfiprintf_r+0x254>)
 8003822:	bb1b      	cbnz	r3, 800386c <_vfiprintf_r+0x1f8>
 8003824:	9b03      	ldr	r3, [sp, #12]
 8003826:	3307      	adds	r3, #7
 8003828:	f023 0307 	bic.w	r3, r3, #7
 800382c:	3308      	adds	r3, #8
 800382e:	9303      	str	r3, [sp, #12]
 8003830:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003832:	443b      	add	r3, r7
 8003834:	9309      	str	r3, [sp, #36]	; 0x24
 8003836:	e767      	b.n	8003708 <_vfiprintf_r+0x94>
 8003838:	460c      	mov	r4, r1
 800383a:	2001      	movs	r0, #1
 800383c:	fb0c 3202 	mla	r2, ip, r2, r3
 8003840:	e7a5      	b.n	800378e <_vfiprintf_r+0x11a>
 8003842:	2300      	movs	r3, #0
 8003844:	f04f 0c0a 	mov.w	ip, #10
 8003848:	4619      	mov	r1, r3
 800384a:	3401      	adds	r4, #1
 800384c:	9305      	str	r3, [sp, #20]
 800384e:	4620      	mov	r0, r4
 8003850:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003854:	3a30      	subs	r2, #48	; 0x30
 8003856:	2a09      	cmp	r2, #9
 8003858:	d903      	bls.n	8003862 <_vfiprintf_r+0x1ee>
 800385a:	2b00      	cmp	r3, #0
 800385c:	d0c5      	beq.n	80037ea <_vfiprintf_r+0x176>
 800385e:	9105      	str	r1, [sp, #20]
 8003860:	e7c3      	b.n	80037ea <_vfiprintf_r+0x176>
 8003862:	4604      	mov	r4, r0
 8003864:	2301      	movs	r3, #1
 8003866:	fb0c 2101 	mla	r1, ip, r1, r2
 800386a:	e7f0      	b.n	800384e <_vfiprintf_r+0x1da>
 800386c:	ab03      	add	r3, sp, #12
 800386e:	9300      	str	r3, [sp, #0]
 8003870:	462a      	mov	r2, r5
 8003872:	4630      	mov	r0, r6
 8003874:	4b15      	ldr	r3, [pc, #84]	; (80038cc <_vfiprintf_r+0x258>)
 8003876:	a904      	add	r1, sp, #16
 8003878:	f3af 8000 	nop.w
 800387c:	4607      	mov	r7, r0
 800387e:	1c78      	adds	r0, r7, #1
 8003880:	d1d6      	bne.n	8003830 <_vfiprintf_r+0x1bc>
 8003882:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003884:	07d9      	lsls	r1, r3, #31
 8003886:	d405      	bmi.n	8003894 <_vfiprintf_r+0x220>
 8003888:	89ab      	ldrh	r3, [r5, #12]
 800388a:	059a      	lsls	r2, r3, #22
 800388c:	d402      	bmi.n	8003894 <_vfiprintf_r+0x220>
 800388e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003890:	f7ff fe6d 	bl	800356e <__retarget_lock_release_recursive>
 8003894:	89ab      	ldrh	r3, [r5, #12]
 8003896:	065b      	lsls	r3, r3, #25
 8003898:	f53f af12 	bmi.w	80036c0 <_vfiprintf_r+0x4c>
 800389c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800389e:	e711      	b.n	80036c4 <_vfiprintf_r+0x50>
 80038a0:	ab03      	add	r3, sp, #12
 80038a2:	9300      	str	r3, [sp, #0]
 80038a4:	462a      	mov	r2, r5
 80038a6:	4630      	mov	r0, r6
 80038a8:	4b08      	ldr	r3, [pc, #32]	; (80038cc <_vfiprintf_r+0x258>)
 80038aa:	a904      	add	r1, sp, #16
 80038ac:	f000 f882 	bl	80039b4 <_printf_i>
 80038b0:	e7e4      	b.n	800387c <_vfiprintf_r+0x208>
 80038b2:	bf00      	nop
 80038b4:	08004298 	.word	0x08004298
 80038b8:	080042b8 	.word	0x080042b8
 80038bc:	08004278 	.word	0x08004278
 80038c0:	080042d8 	.word	0x080042d8
 80038c4:	080042e2 	.word	0x080042e2
 80038c8:	00000000 	.word	0x00000000
 80038cc:	0800364f 	.word	0x0800364f
 80038d0:	080042de 	.word	0x080042de

080038d4 <_printf_common>:
 80038d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80038d8:	4616      	mov	r6, r2
 80038da:	4699      	mov	r9, r3
 80038dc:	688a      	ldr	r2, [r1, #8]
 80038de:	690b      	ldr	r3, [r1, #16]
 80038e0:	4607      	mov	r7, r0
 80038e2:	4293      	cmp	r3, r2
 80038e4:	bfb8      	it	lt
 80038e6:	4613      	movlt	r3, r2
 80038e8:	6033      	str	r3, [r6, #0]
 80038ea:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80038ee:	460c      	mov	r4, r1
 80038f0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80038f4:	b10a      	cbz	r2, 80038fa <_printf_common+0x26>
 80038f6:	3301      	adds	r3, #1
 80038f8:	6033      	str	r3, [r6, #0]
 80038fa:	6823      	ldr	r3, [r4, #0]
 80038fc:	0699      	lsls	r1, r3, #26
 80038fe:	bf42      	ittt	mi
 8003900:	6833      	ldrmi	r3, [r6, #0]
 8003902:	3302      	addmi	r3, #2
 8003904:	6033      	strmi	r3, [r6, #0]
 8003906:	6825      	ldr	r5, [r4, #0]
 8003908:	f015 0506 	ands.w	r5, r5, #6
 800390c:	d106      	bne.n	800391c <_printf_common+0x48>
 800390e:	f104 0a19 	add.w	sl, r4, #25
 8003912:	68e3      	ldr	r3, [r4, #12]
 8003914:	6832      	ldr	r2, [r6, #0]
 8003916:	1a9b      	subs	r3, r3, r2
 8003918:	42ab      	cmp	r3, r5
 800391a:	dc28      	bgt.n	800396e <_printf_common+0x9a>
 800391c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003920:	1e13      	subs	r3, r2, #0
 8003922:	6822      	ldr	r2, [r4, #0]
 8003924:	bf18      	it	ne
 8003926:	2301      	movne	r3, #1
 8003928:	0692      	lsls	r2, r2, #26
 800392a:	d42d      	bmi.n	8003988 <_printf_common+0xb4>
 800392c:	4649      	mov	r1, r9
 800392e:	4638      	mov	r0, r7
 8003930:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003934:	47c0      	blx	r8
 8003936:	3001      	adds	r0, #1
 8003938:	d020      	beq.n	800397c <_printf_common+0xa8>
 800393a:	6823      	ldr	r3, [r4, #0]
 800393c:	68e5      	ldr	r5, [r4, #12]
 800393e:	f003 0306 	and.w	r3, r3, #6
 8003942:	2b04      	cmp	r3, #4
 8003944:	bf18      	it	ne
 8003946:	2500      	movne	r5, #0
 8003948:	6832      	ldr	r2, [r6, #0]
 800394a:	f04f 0600 	mov.w	r6, #0
 800394e:	68a3      	ldr	r3, [r4, #8]
 8003950:	bf08      	it	eq
 8003952:	1aad      	subeq	r5, r5, r2
 8003954:	6922      	ldr	r2, [r4, #16]
 8003956:	bf08      	it	eq
 8003958:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800395c:	4293      	cmp	r3, r2
 800395e:	bfc4      	itt	gt
 8003960:	1a9b      	subgt	r3, r3, r2
 8003962:	18ed      	addgt	r5, r5, r3
 8003964:	341a      	adds	r4, #26
 8003966:	42b5      	cmp	r5, r6
 8003968:	d11a      	bne.n	80039a0 <_printf_common+0xcc>
 800396a:	2000      	movs	r0, #0
 800396c:	e008      	b.n	8003980 <_printf_common+0xac>
 800396e:	2301      	movs	r3, #1
 8003970:	4652      	mov	r2, sl
 8003972:	4649      	mov	r1, r9
 8003974:	4638      	mov	r0, r7
 8003976:	47c0      	blx	r8
 8003978:	3001      	adds	r0, #1
 800397a:	d103      	bne.n	8003984 <_printf_common+0xb0>
 800397c:	f04f 30ff 	mov.w	r0, #4294967295
 8003980:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003984:	3501      	adds	r5, #1
 8003986:	e7c4      	b.n	8003912 <_printf_common+0x3e>
 8003988:	2030      	movs	r0, #48	; 0x30
 800398a:	18e1      	adds	r1, r4, r3
 800398c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003990:	1c5a      	adds	r2, r3, #1
 8003992:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003996:	4422      	add	r2, r4
 8003998:	3302      	adds	r3, #2
 800399a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800399e:	e7c5      	b.n	800392c <_printf_common+0x58>
 80039a0:	2301      	movs	r3, #1
 80039a2:	4622      	mov	r2, r4
 80039a4:	4649      	mov	r1, r9
 80039a6:	4638      	mov	r0, r7
 80039a8:	47c0      	blx	r8
 80039aa:	3001      	adds	r0, #1
 80039ac:	d0e6      	beq.n	800397c <_printf_common+0xa8>
 80039ae:	3601      	adds	r6, #1
 80039b0:	e7d9      	b.n	8003966 <_printf_common+0x92>
	...

080039b4 <_printf_i>:
 80039b4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80039b8:	460c      	mov	r4, r1
 80039ba:	7e27      	ldrb	r7, [r4, #24]
 80039bc:	4691      	mov	r9, r2
 80039be:	2f78      	cmp	r7, #120	; 0x78
 80039c0:	4680      	mov	r8, r0
 80039c2:	469a      	mov	sl, r3
 80039c4:	990c      	ldr	r1, [sp, #48]	; 0x30
 80039c6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80039ca:	d807      	bhi.n	80039dc <_printf_i+0x28>
 80039cc:	2f62      	cmp	r7, #98	; 0x62
 80039ce:	d80a      	bhi.n	80039e6 <_printf_i+0x32>
 80039d0:	2f00      	cmp	r7, #0
 80039d2:	f000 80d9 	beq.w	8003b88 <_printf_i+0x1d4>
 80039d6:	2f58      	cmp	r7, #88	; 0x58
 80039d8:	f000 80a4 	beq.w	8003b24 <_printf_i+0x170>
 80039dc:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80039e0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80039e4:	e03a      	b.n	8003a5c <_printf_i+0xa8>
 80039e6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80039ea:	2b15      	cmp	r3, #21
 80039ec:	d8f6      	bhi.n	80039dc <_printf_i+0x28>
 80039ee:	a001      	add	r0, pc, #4	; (adr r0, 80039f4 <_printf_i+0x40>)
 80039f0:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80039f4:	08003a4d 	.word	0x08003a4d
 80039f8:	08003a61 	.word	0x08003a61
 80039fc:	080039dd 	.word	0x080039dd
 8003a00:	080039dd 	.word	0x080039dd
 8003a04:	080039dd 	.word	0x080039dd
 8003a08:	080039dd 	.word	0x080039dd
 8003a0c:	08003a61 	.word	0x08003a61
 8003a10:	080039dd 	.word	0x080039dd
 8003a14:	080039dd 	.word	0x080039dd
 8003a18:	080039dd 	.word	0x080039dd
 8003a1c:	080039dd 	.word	0x080039dd
 8003a20:	08003b6f 	.word	0x08003b6f
 8003a24:	08003a91 	.word	0x08003a91
 8003a28:	08003b51 	.word	0x08003b51
 8003a2c:	080039dd 	.word	0x080039dd
 8003a30:	080039dd 	.word	0x080039dd
 8003a34:	08003b91 	.word	0x08003b91
 8003a38:	080039dd 	.word	0x080039dd
 8003a3c:	08003a91 	.word	0x08003a91
 8003a40:	080039dd 	.word	0x080039dd
 8003a44:	080039dd 	.word	0x080039dd
 8003a48:	08003b59 	.word	0x08003b59
 8003a4c:	680b      	ldr	r3, [r1, #0]
 8003a4e:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003a52:	1d1a      	adds	r2, r3, #4
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	600a      	str	r2, [r1, #0]
 8003a58:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003a5c:	2301      	movs	r3, #1
 8003a5e:	e0a4      	b.n	8003baa <_printf_i+0x1f6>
 8003a60:	6825      	ldr	r5, [r4, #0]
 8003a62:	6808      	ldr	r0, [r1, #0]
 8003a64:	062e      	lsls	r6, r5, #24
 8003a66:	f100 0304 	add.w	r3, r0, #4
 8003a6a:	d50a      	bpl.n	8003a82 <_printf_i+0xce>
 8003a6c:	6805      	ldr	r5, [r0, #0]
 8003a6e:	600b      	str	r3, [r1, #0]
 8003a70:	2d00      	cmp	r5, #0
 8003a72:	da03      	bge.n	8003a7c <_printf_i+0xc8>
 8003a74:	232d      	movs	r3, #45	; 0x2d
 8003a76:	426d      	negs	r5, r5
 8003a78:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003a7c:	230a      	movs	r3, #10
 8003a7e:	485e      	ldr	r0, [pc, #376]	; (8003bf8 <_printf_i+0x244>)
 8003a80:	e019      	b.n	8003ab6 <_printf_i+0x102>
 8003a82:	f015 0f40 	tst.w	r5, #64	; 0x40
 8003a86:	6805      	ldr	r5, [r0, #0]
 8003a88:	600b      	str	r3, [r1, #0]
 8003a8a:	bf18      	it	ne
 8003a8c:	b22d      	sxthne	r5, r5
 8003a8e:	e7ef      	b.n	8003a70 <_printf_i+0xbc>
 8003a90:	680b      	ldr	r3, [r1, #0]
 8003a92:	6825      	ldr	r5, [r4, #0]
 8003a94:	1d18      	adds	r0, r3, #4
 8003a96:	6008      	str	r0, [r1, #0]
 8003a98:	0628      	lsls	r0, r5, #24
 8003a9a:	d501      	bpl.n	8003aa0 <_printf_i+0xec>
 8003a9c:	681d      	ldr	r5, [r3, #0]
 8003a9e:	e002      	b.n	8003aa6 <_printf_i+0xf2>
 8003aa0:	0669      	lsls	r1, r5, #25
 8003aa2:	d5fb      	bpl.n	8003a9c <_printf_i+0xe8>
 8003aa4:	881d      	ldrh	r5, [r3, #0]
 8003aa6:	2f6f      	cmp	r7, #111	; 0x6f
 8003aa8:	bf0c      	ite	eq
 8003aaa:	2308      	moveq	r3, #8
 8003aac:	230a      	movne	r3, #10
 8003aae:	4852      	ldr	r0, [pc, #328]	; (8003bf8 <_printf_i+0x244>)
 8003ab0:	2100      	movs	r1, #0
 8003ab2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003ab6:	6866      	ldr	r6, [r4, #4]
 8003ab8:	2e00      	cmp	r6, #0
 8003aba:	bfa8      	it	ge
 8003abc:	6821      	ldrge	r1, [r4, #0]
 8003abe:	60a6      	str	r6, [r4, #8]
 8003ac0:	bfa4      	itt	ge
 8003ac2:	f021 0104 	bicge.w	r1, r1, #4
 8003ac6:	6021      	strge	r1, [r4, #0]
 8003ac8:	b90d      	cbnz	r5, 8003ace <_printf_i+0x11a>
 8003aca:	2e00      	cmp	r6, #0
 8003acc:	d04d      	beq.n	8003b6a <_printf_i+0x1b6>
 8003ace:	4616      	mov	r6, r2
 8003ad0:	fbb5 f1f3 	udiv	r1, r5, r3
 8003ad4:	fb03 5711 	mls	r7, r3, r1, r5
 8003ad8:	5dc7      	ldrb	r7, [r0, r7]
 8003ada:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003ade:	462f      	mov	r7, r5
 8003ae0:	42bb      	cmp	r3, r7
 8003ae2:	460d      	mov	r5, r1
 8003ae4:	d9f4      	bls.n	8003ad0 <_printf_i+0x11c>
 8003ae6:	2b08      	cmp	r3, #8
 8003ae8:	d10b      	bne.n	8003b02 <_printf_i+0x14e>
 8003aea:	6823      	ldr	r3, [r4, #0]
 8003aec:	07df      	lsls	r7, r3, #31
 8003aee:	d508      	bpl.n	8003b02 <_printf_i+0x14e>
 8003af0:	6923      	ldr	r3, [r4, #16]
 8003af2:	6861      	ldr	r1, [r4, #4]
 8003af4:	4299      	cmp	r1, r3
 8003af6:	bfde      	ittt	le
 8003af8:	2330      	movle	r3, #48	; 0x30
 8003afa:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003afe:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003b02:	1b92      	subs	r2, r2, r6
 8003b04:	6122      	str	r2, [r4, #16]
 8003b06:	464b      	mov	r3, r9
 8003b08:	4621      	mov	r1, r4
 8003b0a:	4640      	mov	r0, r8
 8003b0c:	f8cd a000 	str.w	sl, [sp]
 8003b10:	aa03      	add	r2, sp, #12
 8003b12:	f7ff fedf 	bl	80038d4 <_printf_common>
 8003b16:	3001      	adds	r0, #1
 8003b18:	d14c      	bne.n	8003bb4 <_printf_i+0x200>
 8003b1a:	f04f 30ff 	mov.w	r0, #4294967295
 8003b1e:	b004      	add	sp, #16
 8003b20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003b24:	4834      	ldr	r0, [pc, #208]	; (8003bf8 <_printf_i+0x244>)
 8003b26:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8003b2a:	680e      	ldr	r6, [r1, #0]
 8003b2c:	6823      	ldr	r3, [r4, #0]
 8003b2e:	f856 5b04 	ldr.w	r5, [r6], #4
 8003b32:	061f      	lsls	r7, r3, #24
 8003b34:	600e      	str	r6, [r1, #0]
 8003b36:	d514      	bpl.n	8003b62 <_printf_i+0x1ae>
 8003b38:	07d9      	lsls	r1, r3, #31
 8003b3a:	bf44      	itt	mi
 8003b3c:	f043 0320 	orrmi.w	r3, r3, #32
 8003b40:	6023      	strmi	r3, [r4, #0]
 8003b42:	b91d      	cbnz	r5, 8003b4c <_printf_i+0x198>
 8003b44:	6823      	ldr	r3, [r4, #0]
 8003b46:	f023 0320 	bic.w	r3, r3, #32
 8003b4a:	6023      	str	r3, [r4, #0]
 8003b4c:	2310      	movs	r3, #16
 8003b4e:	e7af      	b.n	8003ab0 <_printf_i+0xfc>
 8003b50:	6823      	ldr	r3, [r4, #0]
 8003b52:	f043 0320 	orr.w	r3, r3, #32
 8003b56:	6023      	str	r3, [r4, #0]
 8003b58:	2378      	movs	r3, #120	; 0x78
 8003b5a:	4828      	ldr	r0, [pc, #160]	; (8003bfc <_printf_i+0x248>)
 8003b5c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003b60:	e7e3      	b.n	8003b2a <_printf_i+0x176>
 8003b62:	065e      	lsls	r6, r3, #25
 8003b64:	bf48      	it	mi
 8003b66:	b2ad      	uxthmi	r5, r5
 8003b68:	e7e6      	b.n	8003b38 <_printf_i+0x184>
 8003b6a:	4616      	mov	r6, r2
 8003b6c:	e7bb      	b.n	8003ae6 <_printf_i+0x132>
 8003b6e:	680b      	ldr	r3, [r1, #0]
 8003b70:	6826      	ldr	r6, [r4, #0]
 8003b72:	1d1d      	adds	r5, r3, #4
 8003b74:	6960      	ldr	r0, [r4, #20]
 8003b76:	600d      	str	r5, [r1, #0]
 8003b78:	0635      	lsls	r5, r6, #24
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	d501      	bpl.n	8003b82 <_printf_i+0x1ce>
 8003b7e:	6018      	str	r0, [r3, #0]
 8003b80:	e002      	b.n	8003b88 <_printf_i+0x1d4>
 8003b82:	0671      	lsls	r1, r6, #25
 8003b84:	d5fb      	bpl.n	8003b7e <_printf_i+0x1ca>
 8003b86:	8018      	strh	r0, [r3, #0]
 8003b88:	2300      	movs	r3, #0
 8003b8a:	4616      	mov	r6, r2
 8003b8c:	6123      	str	r3, [r4, #16]
 8003b8e:	e7ba      	b.n	8003b06 <_printf_i+0x152>
 8003b90:	680b      	ldr	r3, [r1, #0]
 8003b92:	1d1a      	adds	r2, r3, #4
 8003b94:	600a      	str	r2, [r1, #0]
 8003b96:	681e      	ldr	r6, [r3, #0]
 8003b98:	2100      	movs	r1, #0
 8003b9a:	4630      	mov	r0, r6
 8003b9c:	6862      	ldr	r2, [r4, #4]
 8003b9e:	f000 fa9d 	bl	80040dc <memchr>
 8003ba2:	b108      	cbz	r0, 8003ba8 <_printf_i+0x1f4>
 8003ba4:	1b80      	subs	r0, r0, r6
 8003ba6:	6060      	str	r0, [r4, #4]
 8003ba8:	6863      	ldr	r3, [r4, #4]
 8003baa:	6123      	str	r3, [r4, #16]
 8003bac:	2300      	movs	r3, #0
 8003bae:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003bb2:	e7a8      	b.n	8003b06 <_printf_i+0x152>
 8003bb4:	4632      	mov	r2, r6
 8003bb6:	4649      	mov	r1, r9
 8003bb8:	4640      	mov	r0, r8
 8003bba:	6923      	ldr	r3, [r4, #16]
 8003bbc:	47d0      	blx	sl
 8003bbe:	3001      	adds	r0, #1
 8003bc0:	d0ab      	beq.n	8003b1a <_printf_i+0x166>
 8003bc2:	6823      	ldr	r3, [r4, #0]
 8003bc4:	079b      	lsls	r3, r3, #30
 8003bc6:	d413      	bmi.n	8003bf0 <_printf_i+0x23c>
 8003bc8:	68e0      	ldr	r0, [r4, #12]
 8003bca:	9b03      	ldr	r3, [sp, #12]
 8003bcc:	4298      	cmp	r0, r3
 8003bce:	bfb8      	it	lt
 8003bd0:	4618      	movlt	r0, r3
 8003bd2:	e7a4      	b.n	8003b1e <_printf_i+0x16a>
 8003bd4:	2301      	movs	r3, #1
 8003bd6:	4632      	mov	r2, r6
 8003bd8:	4649      	mov	r1, r9
 8003bda:	4640      	mov	r0, r8
 8003bdc:	47d0      	blx	sl
 8003bde:	3001      	adds	r0, #1
 8003be0:	d09b      	beq.n	8003b1a <_printf_i+0x166>
 8003be2:	3501      	adds	r5, #1
 8003be4:	68e3      	ldr	r3, [r4, #12]
 8003be6:	9903      	ldr	r1, [sp, #12]
 8003be8:	1a5b      	subs	r3, r3, r1
 8003bea:	42ab      	cmp	r3, r5
 8003bec:	dcf2      	bgt.n	8003bd4 <_printf_i+0x220>
 8003bee:	e7eb      	b.n	8003bc8 <_printf_i+0x214>
 8003bf0:	2500      	movs	r5, #0
 8003bf2:	f104 0619 	add.w	r6, r4, #25
 8003bf6:	e7f5      	b.n	8003be4 <_printf_i+0x230>
 8003bf8:	080042e9 	.word	0x080042e9
 8003bfc:	080042fa 	.word	0x080042fa

08003c00 <_sbrk_r>:
 8003c00:	b538      	push	{r3, r4, r5, lr}
 8003c02:	2300      	movs	r3, #0
 8003c04:	4d05      	ldr	r5, [pc, #20]	; (8003c1c <_sbrk_r+0x1c>)
 8003c06:	4604      	mov	r4, r0
 8003c08:	4608      	mov	r0, r1
 8003c0a:	602b      	str	r3, [r5, #0]
 8003c0c:	f7fc fee0 	bl	80009d0 <_sbrk>
 8003c10:	1c43      	adds	r3, r0, #1
 8003c12:	d102      	bne.n	8003c1a <_sbrk_r+0x1a>
 8003c14:	682b      	ldr	r3, [r5, #0]
 8003c16:	b103      	cbz	r3, 8003c1a <_sbrk_r+0x1a>
 8003c18:	6023      	str	r3, [r4, #0]
 8003c1a:	bd38      	pop	{r3, r4, r5, pc}
 8003c1c:	20000164 	.word	0x20000164

08003c20 <__sread>:
 8003c20:	b510      	push	{r4, lr}
 8003c22:	460c      	mov	r4, r1
 8003c24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003c28:	f000 fabe 	bl	80041a8 <_read_r>
 8003c2c:	2800      	cmp	r0, #0
 8003c2e:	bfab      	itete	ge
 8003c30:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8003c32:	89a3      	ldrhlt	r3, [r4, #12]
 8003c34:	181b      	addge	r3, r3, r0
 8003c36:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8003c3a:	bfac      	ite	ge
 8003c3c:	6563      	strge	r3, [r4, #84]	; 0x54
 8003c3e:	81a3      	strhlt	r3, [r4, #12]
 8003c40:	bd10      	pop	{r4, pc}

08003c42 <__swrite>:
 8003c42:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003c46:	461f      	mov	r7, r3
 8003c48:	898b      	ldrh	r3, [r1, #12]
 8003c4a:	4605      	mov	r5, r0
 8003c4c:	05db      	lsls	r3, r3, #23
 8003c4e:	460c      	mov	r4, r1
 8003c50:	4616      	mov	r6, r2
 8003c52:	d505      	bpl.n	8003c60 <__swrite+0x1e>
 8003c54:	2302      	movs	r3, #2
 8003c56:	2200      	movs	r2, #0
 8003c58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003c5c:	f000 f9c8 	bl	8003ff0 <_lseek_r>
 8003c60:	89a3      	ldrh	r3, [r4, #12]
 8003c62:	4632      	mov	r2, r6
 8003c64:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003c68:	81a3      	strh	r3, [r4, #12]
 8003c6a:	4628      	mov	r0, r5
 8003c6c:	463b      	mov	r3, r7
 8003c6e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003c72:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003c76:	f000 b869 	b.w	8003d4c <_write_r>

08003c7a <__sseek>:
 8003c7a:	b510      	push	{r4, lr}
 8003c7c:	460c      	mov	r4, r1
 8003c7e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003c82:	f000 f9b5 	bl	8003ff0 <_lseek_r>
 8003c86:	1c43      	adds	r3, r0, #1
 8003c88:	89a3      	ldrh	r3, [r4, #12]
 8003c8a:	bf15      	itete	ne
 8003c8c:	6560      	strne	r0, [r4, #84]	; 0x54
 8003c8e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8003c92:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8003c96:	81a3      	strheq	r3, [r4, #12]
 8003c98:	bf18      	it	ne
 8003c9a:	81a3      	strhne	r3, [r4, #12]
 8003c9c:	bd10      	pop	{r4, pc}

08003c9e <__sclose>:
 8003c9e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003ca2:	f000 b8d3 	b.w	8003e4c <_close_r>
	...

08003ca8 <__swbuf_r>:
 8003ca8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003caa:	460e      	mov	r6, r1
 8003cac:	4614      	mov	r4, r2
 8003cae:	4605      	mov	r5, r0
 8003cb0:	b118      	cbz	r0, 8003cba <__swbuf_r+0x12>
 8003cb2:	6983      	ldr	r3, [r0, #24]
 8003cb4:	b90b      	cbnz	r3, 8003cba <__swbuf_r+0x12>
 8003cb6:	f7ff fbbb 	bl	8003430 <__sinit>
 8003cba:	4b21      	ldr	r3, [pc, #132]	; (8003d40 <__swbuf_r+0x98>)
 8003cbc:	429c      	cmp	r4, r3
 8003cbe:	d12b      	bne.n	8003d18 <__swbuf_r+0x70>
 8003cc0:	686c      	ldr	r4, [r5, #4]
 8003cc2:	69a3      	ldr	r3, [r4, #24]
 8003cc4:	60a3      	str	r3, [r4, #8]
 8003cc6:	89a3      	ldrh	r3, [r4, #12]
 8003cc8:	071a      	lsls	r2, r3, #28
 8003cca:	d52f      	bpl.n	8003d2c <__swbuf_r+0x84>
 8003ccc:	6923      	ldr	r3, [r4, #16]
 8003cce:	b36b      	cbz	r3, 8003d2c <__swbuf_r+0x84>
 8003cd0:	6923      	ldr	r3, [r4, #16]
 8003cd2:	6820      	ldr	r0, [r4, #0]
 8003cd4:	b2f6      	uxtb	r6, r6
 8003cd6:	1ac0      	subs	r0, r0, r3
 8003cd8:	6963      	ldr	r3, [r4, #20]
 8003cda:	4637      	mov	r7, r6
 8003cdc:	4283      	cmp	r3, r0
 8003cde:	dc04      	bgt.n	8003cea <__swbuf_r+0x42>
 8003ce0:	4621      	mov	r1, r4
 8003ce2:	4628      	mov	r0, r5
 8003ce4:	f000 f948 	bl	8003f78 <_fflush_r>
 8003ce8:	bb30      	cbnz	r0, 8003d38 <__swbuf_r+0x90>
 8003cea:	68a3      	ldr	r3, [r4, #8]
 8003cec:	3001      	adds	r0, #1
 8003cee:	3b01      	subs	r3, #1
 8003cf0:	60a3      	str	r3, [r4, #8]
 8003cf2:	6823      	ldr	r3, [r4, #0]
 8003cf4:	1c5a      	adds	r2, r3, #1
 8003cf6:	6022      	str	r2, [r4, #0]
 8003cf8:	701e      	strb	r6, [r3, #0]
 8003cfa:	6963      	ldr	r3, [r4, #20]
 8003cfc:	4283      	cmp	r3, r0
 8003cfe:	d004      	beq.n	8003d0a <__swbuf_r+0x62>
 8003d00:	89a3      	ldrh	r3, [r4, #12]
 8003d02:	07db      	lsls	r3, r3, #31
 8003d04:	d506      	bpl.n	8003d14 <__swbuf_r+0x6c>
 8003d06:	2e0a      	cmp	r6, #10
 8003d08:	d104      	bne.n	8003d14 <__swbuf_r+0x6c>
 8003d0a:	4621      	mov	r1, r4
 8003d0c:	4628      	mov	r0, r5
 8003d0e:	f000 f933 	bl	8003f78 <_fflush_r>
 8003d12:	b988      	cbnz	r0, 8003d38 <__swbuf_r+0x90>
 8003d14:	4638      	mov	r0, r7
 8003d16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003d18:	4b0a      	ldr	r3, [pc, #40]	; (8003d44 <__swbuf_r+0x9c>)
 8003d1a:	429c      	cmp	r4, r3
 8003d1c:	d101      	bne.n	8003d22 <__swbuf_r+0x7a>
 8003d1e:	68ac      	ldr	r4, [r5, #8]
 8003d20:	e7cf      	b.n	8003cc2 <__swbuf_r+0x1a>
 8003d22:	4b09      	ldr	r3, [pc, #36]	; (8003d48 <__swbuf_r+0xa0>)
 8003d24:	429c      	cmp	r4, r3
 8003d26:	bf08      	it	eq
 8003d28:	68ec      	ldreq	r4, [r5, #12]
 8003d2a:	e7ca      	b.n	8003cc2 <__swbuf_r+0x1a>
 8003d2c:	4621      	mov	r1, r4
 8003d2e:	4628      	mov	r0, r5
 8003d30:	f000 f81e 	bl	8003d70 <__swsetup_r>
 8003d34:	2800      	cmp	r0, #0
 8003d36:	d0cb      	beq.n	8003cd0 <__swbuf_r+0x28>
 8003d38:	f04f 37ff 	mov.w	r7, #4294967295
 8003d3c:	e7ea      	b.n	8003d14 <__swbuf_r+0x6c>
 8003d3e:	bf00      	nop
 8003d40:	08004298 	.word	0x08004298
 8003d44:	080042b8 	.word	0x080042b8
 8003d48:	08004278 	.word	0x08004278

08003d4c <_write_r>:
 8003d4c:	b538      	push	{r3, r4, r5, lr}
 8003d4e:	4604      	mov	r4, r0
 8003d50:	4608      	mov	r0, r1
 8003d52:	4611      	mov	r1, r2
 8003d54:	2200      	movs	r2, #0
 8003d56:	4d05      	ldr	r5, [pc, #20]	; (8003d6c <_write_r+0x20>)
 8003d58:	602a      	str	r2, [r5, #0]
 8003d5a:	461a      	mov	r2, r3
 8003d5c:	f7fc f9f6 	bl	800014c <_write>
 8003d60:	1c43      	adds	r3, r0, #1
 8003d62:	d102      	bne.n	8003d6a <_write_r+0x1e>
 8003d64:	682b      	ldr	r3, [r5, #0]
 8003d66:	b103      	cbz	r3, 8003d6a <_write_r+0x1e>
 8003d68:	6023      	str	r3, [r4, #0]
 8003d6a:	bd38      	pop	{r3, r4, r5, pc}
 8003d6c:	20000164 	.word	0x20000164

08003d70 <__swsetup_r>:
 8003d70:	4b32      	ldr	r3, [pc, #200]	; (8003e3c <__swsetup_r+0xcc>)
 8003d72:	b570      	push	{r4, r5, r6, lr}
 8003d74:	681d      	ldr	r5, [r3, #0]
 8003d76:	4606      	mov	r6, r0
 8003d78:	460c      	mov	r4, r1
 8003d7a:	b125      	cbz	r5, 8003d86 <__swsetup_r+0x16>
 8003d7c:	69ab      	ldr	r3, [r5, #24]
 8003d7e:	b913      	cbnz	r3, 8003d86 <__swsetup_r+0x16>
 8003d80:	4628      	mov	r0, r5
 8003d82:	f7ff fb55 	bl	8003430 <__sinit>
 8003d86:	4b2e      	ldr	r3, [pc, #184]	; (8003e40 <__swsetup_r+0xd0>)
 8003d88:	429c      	cmp	r4, r3
 8003d8a:	d10f      	bne.n	8003dac <__swsetup_r+0x3c>
 8003d8c:	686c      	ldr	r4, [r5, #4]
 8003d8e:	89a3      	ldrh	r3, [r4, #12]
 8003d90:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003d94:	0719      	lsls	r1, r3, #28
 8003d96:	d42c      	bmi.n	8003df2 <__swsetup_r+0x82>
 8003d98:	06dd      	lsls	r5, r3, #27
 8003d9a:	d411      	bmi.n	8003dc0 <__swsetup_r+0x50>
 8003d9c:	2309      	movs	r3, #9
 8003d9e:	6033      	str	r3, [r6, #0]
 8003da0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8003da4:	f04f 30ff 	mov.w	r0, #4294967295
 8003da8:	81a3      	strh	r3, [r4, #12]
 8003daa:	e03e      	b.n	8003e2a <__swsetup_r+0xba>
 8003dac:	4b25      	ldr	r3, [pc, #148]	; (8003e44 <__swsetup_r+0xd4>)
 8003dae:	429c      	cmp	r4, r3
 8003db0:	d101      	bne.n	8003db6 <__swsetup_r+0x46>
 8003db2:	68ac      	ldr	r4, [r5, #8]
 8003db4:	e7eb      	b.n	8003d8e <__swsetup_r+0x1e>
 8003db6:	4b24      	ldr	r3, [pc, #144]	; (8003e48 <__swsetup_r+0xd8>)
 8003db8:	429c      	cmp	r4, r3
 8003dba:	bf08      	it	eq
 8003dbc:	68ec      	ldreq	r4, [r5, #12]
 8003dbe:	e7e6      	b.n	8003d8e <__swsetup_r+0x1e>
 8003dc0:	0758      	lsls	r0, r3, #29
 8003dc2:	d512      	bpl.n	8003dea <__swsetup_r+0x7a>
 8003dc4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003dc6:	b141      	cbz	r1, 8003dda <__swsetup_r+0x6a>
 8003dc8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003dcc:	4299      	cmp	r1, r3
 8003dce:	d002      	beq.n	8003dd6 <__swsetup_r+0x66>
 8003dd0:	4630      	mov	r0, r6
 8003dd2:	f000 f99d 	bl	8004110 <_free_r>
 8003dd6:	2300      	movs	r3, #0
 8003dd8:	6363      	str	r3, [r4, #52]	; 0x34
 8003dda:	89a3      	ldrh	r3, [r4, #12]
 8003ddc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003de0:	81a3      	strh	r3, [r4, #12]
 8003de2:	2300      	movs	r3, #0
 8003de4:	6063      	str	r3, [r4, #4]
 8003de6:	6923      	ldr	r3, [r4, #16]
 8003de8:	6023      	str	r3, [r4, #0]
 8003dea:	89a3      	ldrh	r3, [r4, #12]
 8003dec:	f043 0308 	orr.w	r3, r3, #8
 8003df0:	81a3      	strh	r3, [r4, #12]
 8003df2:	6923      	ldr	r3, [r4, #16]
 8003df4:	b94b      	cbnz	r3, 8003e0a <__swsetup_r+0x9a>
 8003df6:	89a3      	ldrh	r3, [r4, #12]
 8003df8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8003dfc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003e00:	d003      	beq.n	8003e0a <__swsetup_r+0x9a>
 8003e02:	4621      	mov	r1, r4
 8003e04:	4630      	mov	r0, r6
 8003e06:	f000 f929 	bl	800405c <__smakebuf_r>
 8003e0a:	89a0      	ldrh	r0, [r4, #12]
 8003e0c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003e10:	f010 0301 	ands.w	r3, r0, #1
 8003e14:	d00a      	beq.n	8003e2c <__swsetup_r+0xbc>
 8003e16:	2300      	movs	r3, #0
 8003e18:	60a3      	str	r3, [r4, #8]
 8003e1a:	6963      	ldr	r3, [r4, #20]
 8003e1c:	425b      	negs	r3, r3
 8003e1e:	61a3      	str	r3, [r4, #24]
 8003e20:	6923      	ldr	r3, [r4, #16]
 8003e22:	b943      	cbnz	r3, 8003e36 <__swsetup_r+0xc6>
 8003e24:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8003e28:	d1ba      	bne.n	8003da0 <__swsetup_r+0x30>
 8003e2a:	bd70      	pop	{r4, r5, r6, pc}
 8003e2c:	0781      	lsls	r1, r0, #30
 8003e2e:	bf58      	it	pl
 8003e30:	6963      	ldrpl	r3, [r4, #20]
 8003e32:	60a3      	str	r3, [r4, #8]
 8003e34:	e7f4      	b.n	8003e20 <__swsetup_r+0xb0>
 8003e36:	2000      	movs	r0, #0
 8003e38:	e7f7      	b.n	8003e2a <__swsetup_r+0xba>
 8003e3a:	bf00      	nop
 8003e3c:	2000000c 	.word	0x2000000c
 8003e40:	08004298 	.word	0x08004298
 8003e44:	080042b8 	.word	0x080042b8
 8003e48:	08004278 	.word	0x08004278

08003e4c <_close_r>:
 8003e4c:	b538      	push	{r3, r4, r5, lr}
 8003e4e:	2300      	movs	r3, #0
 8003e50:	4d05      	ldr	r5, [pc, #20]	; (8003e68 <_close_r+0x1c>)
 8003e52:	4604      	mov	r4, r0
 8003e54:	4608      	mov	r0, r1
 8003e56:	602b      	str	r3, [r5, #0]
 8003e58:	f7fc fd8a 	bl	8000970 <_close>
 8003e5c:	1c43      	adds	r3, r0, #1
 8003e5e:	d102      	bne.n	8003e66 <_close_r+0x1a>
 8003e60:	682b      	ldr	r3, [r5, #0]
 8003e62:	b103      	cbz	r3, 8003e66 <_close_r+0x1a>
 8003e64:	6023      	str	r3, [r4, #0]
 8003e66:	bd38      	pop	{r3, r4, r5, pc}
 8003e68:	20000164 	.word	0x20000164

08003e6c <__sflush_r>:
 8003e6c:	898a      	ldrh	r2, [r1, #12]
 8003e6e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003e72:	4605      	mov	r5, r0
 8003e74:	0710      	lsls	r0, r2, #28
 8003e76:	460c      	mov	r4, r1
 8003e78:	d458      	bmi.n	8003f2c <__sflush_r+0xc0>
 8003e7a:	684b      	ldr	r3, [r1, #4]
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	dc05      	bgt.n	8003e8c <__sflush_r+0x20>
 8003e80:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	dc02      	bgt.n	8003e8c <__sflush_r+0x20>
 8003e86:	2000      	movs	r0, #0
 8003e88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003e8c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003e8e:	2e00      	cmp	r6, #0
 8003e90:	d0f9      	beq.n	8003e86 <__sflush_r+0x1a>
 8003e92:	2300      	movs	r3, #0
 8003e94:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003e98:	682f      	ldr	r7, [r5, #0]
 8003e9a:	602b      	str	r3, [r5, #0]
 8003e9c:	d032      	beq.n	8003f04 <__sflush_r+0x98>
 8003e9e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003ea0:	89a3      	ldrh	r3, [r4, #12]
 8003ea2:	075a      	lsls	r2, r3, #29
 8003ea4:	d505      	bpl.n	8003eb2 <__sflush_r+0x46>
 8003ea6:	6863      	ldr	r3, [r4, #4]
 8003ea8:	1ac0      	subs	r0, r0, r3
 8003eaa:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003eac:	b10b      	cbz	r3, 8003eb2 <__sflush_r+0x46>
 8003eae:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003eb0:	1ac0      	subs	r0, r0, r3
 8003eb2:	2300      	movs	r3, #0
 8003eb4:	4602      	mov	r2, r0
 8003eb6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003eb8:	4628      	mov	r0, r5
 8003eba:	6a21      	ldr	r1, [r4, #32]
 8003ebc:	47b0      	blx	r6
 8003ebe:	1c43      	adds	r3, r0, #1
 8003ec0:	89a3      	ldrh	r3, [r4, #12]
 8003ec2:	d106      	bne.n	8003ed2 <__sflush_r+0x66>
 8003ec4:	6829      	ldr	r1, [r5, #0]
 8003ec6:	291d      	cmp	r1, #29
 8003ec8:	d82c      	bhi.n	8003f24 <__sflush_r+0xb8>
 8003eca:	4a2a      	ldr	r2, [pc, #168]	; (8003f74 <__sflush_r+0x108>)
 8003ecc:	40ca      	lsrs	r2, r1
 8003ece:	07d6      	lsls	r6, r2, #31
 8003ed0:	d528      	bpl.n	8003f24 <__sflush_r+0xb8>
 8003ed2:	2200      	movs	r2, #0
 8003ed4:	6062      	str	r2, [r4, #4]
 8003ed6:	6922      	ldr	r2, [r4, #16]
 8003ed8:	04d9      	lsls	r1, r3, #19
 8003eda:	6022      	str	r2, [r4, #0]
 8003edc:	d504      	bpl.n	8003ee8 <__sflush_r+0x7c>
 8003ede:	1c42      	adds	r2, r0, #1
 8003ee0:	d101      	bne.n	8003ee6 <__sflush_r+0x7a>
 8003ee2:	682b      	ldr	r3, [r5, #0]
 8003ee4:	b903      	cbnz	r3, 8003ee8 <__sflush_r+0x7c>
 8003ee6:	6560      	str	r0, [r4, #84]	; 0x54
 8003ee8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003eea:	602f      	str	r7, [r5, #0]
 8003eec:	2900      	cmp	r1, #0
 8003eee:	d0ca      	beq.n	8003e86 <__sflush_r+0x1a>
 8003ef0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003ef4:	4299      	cmp	r1, r3
 8003ef6:	d002      	beq.n	8003efe <__sflush_r+0x92>
 8003ef8:	4628      	mov	r0, r5
 8003efa:	f000 f909 	bl	8004110 <_free_r>
 8003efe:	2000      	movs	r0, #0
 8003f00:	6360      	str	r0, [r4, #52]	; 0x34
 8003f02:	e7c1      	b.n	8003e88 <__sflush_r+0x1c>
 8003f04:	6a21      	ldr	r1, [r4, #32]
 8003f06:	2301      	movs	r3, #1
 8003f08:	4628      	mov	r0, r5
 8003f0a:	47b0      	blx	r6
 8003f0c:	1c41      	adds	r1, r0, #1
 8003f0e:	d1c7      	bne.n	8003ea0 <__sflush_r+0x34>
 8003f10:	682b      	ldr	r3, [r5, #0]
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d0c4      	beq.n	8003ea0 <__sflush_r+0x34>
 8003f16:	2b1d      	cmp	r3, #29
 8003f18:	d001      	beq.n	8003f1e <__sflush_r+0xb2>
 8003f1a:	2b16      	cmp	r3, #22
 8003f1c:	d101      	bne.n	8003f22 <__sflush_r+0xb6>
 8003f1e:	602f      	str	r7, [r5, #0]
 8003f20:	e7b1      	b.n	8003e86 <__sflush_r+0x1a>
 8003f22:	89a3      	ldrh	r3, [r4, #12]
 8003f24:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003f28:	81a3      	strh	r3, [r4, #12]
 8003f2a:	e7ad      	b.n	8003e88 <__sflush_r+0x1c>
 8003f2c:	690f      	ldr	r7, [r1, #16]
 8003f2e:	2f00      	cmp	r7, #0
 8003f30:	d0a9      	beq.n	8003e86 <__sflush_r+0x1a>
 8003f32:	0793      	lsls	r3, r2, #30
 8003f34:	bf18      	it	ne
 8003f36:	2300      	movne	r3, #0
 8003f38:	680e      	ldr	r6, [r1, #0]
 8003f3a:	bf08      	it	eq
 8003f3c:	694b      	ldreq	r3, [r1, #20]
 8003f3e:	eba6 0807 	sub.w	r8, r6, r7
 8003f42:	600f      	str	r7, [r1, #0]
 8003f44:	608b      	str	r3, [r1, #8]
 8003f46:	f1b8 0f00 	cmp.w	r8, #0
 8003f4a:	dd9c      	ble.n	8003e86 <__sflush_r+0x1a>
 8003f4c:	4643      	mov	r3, r8
 8003f4e:	463a      	mov	r2, r7
 8003f50:	4628      	mov	r0, r5
 8003f52:	6a21      	ldr	r1, [r4, #32]
 8003f54:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8003f56:	47b0      	blx	r6
 8003f58:	2800      	cmp	r0, #0
 8003f5a:	dc06      	bgt.n	8003f6a <__sflush_r+0xfe>
 8003f5c:	89a3      	ldrh	r3, [r4, #12]
 8003f5e:	f04f 30ff 	mov.w	r0, #4294967295
 8003f62:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003f66:	81a3      	strh	r3, [r4, #12]
 8003f68:	e78e      	b.n	8003e88 <__sflush_r+0x1c>
 8003f6a:	4407      	add	r7, r0
 8003f6c:	eba8 0800 	sub.w	r8, r8, r0
 8003f70:	e7e9      	b.n	8003f46 <__sflush_r+0xda>
 8003f72:	bf00      	nop
 8003f74:	20400001 	.word	0x20400001

08003f78 <_fflush_r>:
 8003f78:	b538      	push	{r3, r4, r5, lr}
 8003f7a:	690b      	ldr	r3, [r1, #16]
 8003f7c:	4605      	mov	r5, r0
 8003f7e:	460c      	mov	r4, r1
 8003f80:	b913      	cbnz	r3, 8003f88 <_fflush_r+0x10>
 8003f82:	2500      	movs	r5, #0
 8003f84:	4628      	mov	r0, r5
 8003f86:	bd38      	pop	{r3, r4, r5, pc}
 8003f88:	b118      	cbz	r0, 8003f92 <_fflush_r+0x1a>
 8003f8a:	6983      	ldr	r3, [r0, #24]
 8003f8c:	b90b      	cbnz	r3, 8003f92 <_fflush_r+0x1a>
 8003f8e:	f7ff fa4f 	bl	8003430 <__sinit>
 8003f92:	4b14      	ldr	r3, [pc, #80]	; (8003fe4 <_fflush_r+0x6c>)
 8003f94:	429c      	cmp	r4, r3
 8003f96:	d11b      	bne.n	8003fd0 <_fflush_r+0x58>
 8003f98:	686c      	ldr	r4, [r5, #4]
 8003f9a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d0ef      	beq.n	8003f82 <_fflush_r+0xa>
 8003fa2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8003fa4:	07d0      	lsls	r0, r2, #31
 8003fa6:	d404      	bmi.n	8003fb2 <_fflush_r+0x3a>
 8003fa8:	0599      	lsls	r1, r3, #22
 8003faa:	d402      	bmi.n	8003fb2 <_fflush_r+0x3a>
 8003fac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003fae:	f7ff fadd 	bl	800356c <__retarget_lock_acquire_recursive>
 8003fb2:	4628      	mov	r0, r5
 8003fb4:	4621      	mov	r1, r4
 8003fb6:	f7ff ff59 	bl	8003e6c <__sflush_r>
 8003fba:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003fbc:	4605      	mov	r5, r0
 8003fbe:	07da      	lsls	r2, r3, #31
 8003fc0:	d4e0      	bmi.n	8003f84 <_fflush_r+0xc>
 8003fc2:	89a3      	ldrh	r3, [r4, #12]
 8003fc4:	059b      	lsls	r3, r3, #22
 8003fc6:	d4dd      	bmi.n	8003f84 <_fflush_r+0xc>
 8003fc8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003fca:	f7ff fad0 	bl	800356e <__retarget_lock_release_recursive>
 8003fce:	e7d9      	b.n	8003f84 <_fflush_r+0xc>
 8003fd0:	4b05      	ldr	r3, [pc, #20]	; (8003fe8 <_fflush_r+0x70>)
 8003fd2:	429c      	cmp	r4, r3
 8003fd4:	d101      	bne.n	8003fda <_fflush_r+0x62>
 8003fd6:	68ac      	ldr	r4, [r5, #8]
 8003fd8:	e7df      	b.n	8003f9a <_fflush_r+0x22>
 8003fda:	4b04      	ldr	r3, [pc, #16]	; (8003fec <_fflush_r+0x74>)
 8003fdc:	429c      	cmp	r4, r3
 8003fde:	bf08      	it	eq
 8003fe0:	68ec      	ldreq	r4, [r5, #12]
 8003fe2:	e7da      	b.n	8003f9a <_fflush_r+0x22>
 8003fe4:	08004298 	.word	0x08004298
 8003fe8:	080042b8 	.word	0x080042b8
 8003fec:	08004278 	.word	0x08004278

08003ff0 <_lseek_r>:
 8003ff0:	b538      	push	{r3, r4, r5, lr}
 8003ff2:	4604      	mov	r4, r0
 8003ff4:	4608      	mov	r0, r1
 8003ff6:	4611      	mov	r1, r2
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	4d05      	ldr	r5, [pc, #20]	; (8004010 <_lseek_r+0x20>)
 8003ffc:	602a      	str	r2, [r5, #0]
 8003ffe:	461a      	mov	r2, r3
 8004000:	f7fc fcda 	bl	80009b8 <_lseek>
 8004004:	1c43      	adds	r3, r0, #1
 8004006:	d102      	bne.n	800400e <_lseek_r+0x1e>
 8004008:	682b      	ldr	r3, [r5, #0]
 800400a:	b103      	cbz	r3, 800400e <_lseek_r+0x1e>
 800400c:	6023      	str	r3, [r4, #0]
 800400e:	bd38      	pop	{r3, r4, r5, pc}
 8004010:	20000164 	.word	0x20000164

08004014 <__swhatbuf_r>:
 8004014:	b570      	push	{r4, r5, r6, lr}
 8004016:	460e      	mov	r6, r1
 8004018:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800401c:	4614      	mov	r4, r2
 800401e:	2900      	cmp	r1, #0
 8004020:	461d      	mov	r5, r3
 8004022:	b096      	sub	sp, #88	; 0x58
 8004024:	da07      	bge.n	8004036 <__swhatbuf_r+0x22>
 8004026:	2300      	movs	r3, #0
 8004028:	602b      	str	r3, [r5, #0]
 800402a:	89b3      	ldrh	r3, [r6, #12]
 800402c:	061a      	lsls	r2, r3, #24
 800402e:	d410      	bmi.n	8004052 <__swhatbuf_r+0x3e>
 8004030:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004034:	e00e      	b.n	8004054 <__swhatbuf_r+0x40>
 8004036:	466a      	mov	r2, sp
 8004038:	f000 f8c8 	bl	80041cc <_fstat_r>
 800403c:	2800      	cmp	r0, #0
 800403e:	dbf2      	blt.n	8004026 <__swhatbuf_r+0x12>
 8004040:	9a01      	ldr	r2, [sp, #4]
 8004042:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8004046:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800404a:	425a      	negs	r2, r3
 800404c:	415a      	adcs	r2, r3
 800404e:	602a      	str	r2, [r5, #0]
 8004050:	e7ee      	b.n	8004030 <__swhatbuf_r+0x1c>
 8004052:	2340      	movs	r3, #64	; 0x40
 8004054:	2000      	movs	r0, #0
 8004056:	6023      	str	r3, [r4, #0]
 8004058:	b016      	add	sp, #88	; 0x58
 800405a:	bd70      	pop	{r4, r5, r6, pc}

0800405c <__smakebuf_r>:
 800405c:	898b      	ldrh	r3, [r1, #12]
 800405e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004060:	079d      	lsls	r5, r3, #30
 8004062:	4606      	mov	r6, r0
 8004064:	460c      	mov	r4, r1
 8004066:	d507      	bpl.n	8004078 <__smakebuf_r+0x1c>
 8004068:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800406c:	6023      	str	r3, [r4, #0]
 800406e:	6123      	str	r3, [r4, #16]
 8004070:	2301      	movs	r3, #1
 8004072:	6163      	str	r3, [r4, #20]
 8004074:	b002      	add	sp, #8
 8004076:	bd70      	pop	{r4, r5, r6, pc}
 8004078:	466a      	mov	r2, sp
 800407a:	ab01      	add	r3, sp, #4
 800407c:	f7ff ffca 	bl	8004014 <__swhatbuf_r>
 8004080:	9900      	ldr	r1, [sp, #0]
 8004082:	4605      	mov	r5, r0
 8004084:	4630      	mov	r0, r6
 8004086:	f7ff fa73 	bl	8003570 <_malloc_r>
 800408a:	b948      	cbnz	r0, 80040a0 <__smakebuf_r+0x44>
 800408c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004090:	059a      	lsls	r2, r3, #22
 8004092:	d4ef      	bmi.n	8004074 <__smakebuf_r+0x18>
 8004094:	f023 0303 	bic.w	r3, r3, #3
 8004098:	f043 0302 	orr.w	r3, r3, #2
 800409c:	81a3      	strh	r3, [r4, #12]
 800409e:	e7e3      	b.n	8004068 <__smakebuf_r+0xc>
 80040a0:	4b0d      	ldr	r3, [pc, #52]	; (80040d8 <__smakebuf_r+0x7c>)
 80040a2:	62b3      	str	r3, [r6, #40]	; 0x28
 80040a4:	89a3      	ldrh	r3, [r4, #12]
 80040a6:	6020      	str	r0, [r4, #0]
 80040a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80040ac:	81a3      	strh	r3, [r4, #12]
 80040ae:	9b00      	ldr	r3, [sp, #0]
 80040b0:	6120      	str	r0, [r4, #16]
 80040b2:	6163      	str	r3, [r4, #20]
 80040b4:	9b01      	ldr	r3, [sp, #4]
 80040b6:	b15b      	cbz	r3, 80040d0 <__smakebuf_r+0x74>
 80040b8:	4630      	mov	r0, r6
 80040ba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80040be:	f000 f897 	bl	80041f0 <_isatty_r>
 80040c2:	b128      	cbz	r0, 80040d0 <__smakebuf_r+0x74>
 80040c4:	89a3      	ldrh	r3, [r4, #12]
 80040c6:	f023 0303 	bic.w	r3, r3, #3
 80040ca:	f043 0301 	orr.w	r3, r3, #1
 80040ce:	81a3      	strh	r3, [r4, #12]
 80040d0:	89a0      	ldrh	r0, [r4, #12]
 80040d2:	4305      	orrs	r5, r0
 80040d4:	81a5      	strh	r5, [r4, #12]
 80040d6:	e7cd      	b.n	8004074 <__smakebuf_r+0x18>
 80040d8:	080033c9 	.word	0x080033c9

080040dc <memchr>:
 80040dc:	4603      	mov	r3, r0
 80040de:	b510      	push	{r4, lr}
 80040e0:	b2c9      	uxtb	r1, r1
 80040e2:	4402      	add	r2, r0
 80040e4:	4293      	cmp	r3, r2
 80040e6:	4618      	mov	r0, r3
 80040e8:	d101      	bne.n	80040ee <memchr+0x12>
 80040ea:	2000      	movs	r0, #0
 80040ec:	e003      	b.n	80040f6 <memchr+0x1a>
 80040ee:	7804      	ldrb	r4, [r0, #0]
 80040f0:	3301      	adds	r3, #1
 80040f2:	428c      	cmp	r4, r1
 80040f4:	d1f6      	bne.n	80040e4 <memchr+0x8>
 80040f6:	bd10      	pop	{r4, pc}

080040f8 <__malloc_lock>:
 80040f8:	4801      	ldr	r0, [pc, #4]	; (8004100 <__malloc_lock+0x8>)
 80040fa:	f7ff ba37 	b.w	800356c <__retarget_lock_acquire_recursive>
 80040fe:	bf00      	nop
 8004100:	2000015c 	.word	0x2000015c

08004104 <__malloc_unlock>:
 8004104:	4801      	ldr	r0, [pc, #4]	; (800410c <__malloc_unlock+0x8>)
 8004106:	f7ff ba32 	b.w	800356e <__retarget_lock_release_recursive>
 800410a:	bf00      	nop
 800410c:	2000015c 	.word	0x2000015c

08004110 <_free_r>:
 8004110:	b538      	push	{r3, r4, r5, lr}
 8004112:	4605      	mov	r5, r0
 8004114:	2900      	cmp	r1, #0
 8004116:	d043      	beq.n	80041a0 <_free_r+0x90>
 8004118:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800411c:	1f0c      	subs	r4, r1, #4
 800411e:	2b00      	cmp	r3, #0
 8004120:	bfb8      	it	lt
 8004122:	18e4      	addlt	r4, r4, r3
 8004124:	f7ff ffe8 	bl	80040f8 <__malloc_lock>
 8004128:	4a1e      	ldr	r2, [pc, #120]	; (80041a4 <_free_r+0x94>)
 800412a:	6813      	ldr	r3, [r2, #0]
 800412c:	4610      	mov	r0, r2
 800412e:	b933      	cbnz	r3, 800413e <_free_r+0x2e>
 8004130:	6063      	str	r3, [r4, #4]
 8004132:	6014      	str	r4, [r2, #0]
 8004134:	4628      	mov	r0, r5
 8004136:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800413a:	f7ff bfe3 	b.w	8004104 <__malloc_unlock>
 800413e:	42a3      	cmp	r3, r4
 8004140:	d90a      	bls.n	8004158 <_free_r+0x48>
 8004142:	6821      	ldr	r1, [r4, #0]
 8004144:	1862      	adds	r2, r4, r1
 8004146:	4293      	cmp	r3, r2
 8004148:	bf01      	itttt	eq
 800414a:	681a      	ldreq	r2, [r3, #0]
 800414c:	685b      	ldreq	r3, [r3, #4]
 800414e:	1852      	addeq	r2, r2, r1
 8004150:	6022      	streq	r2, [r4, #0]
 8004152:	6063      	str	r3, [r4, #4]
 8004154:	6004      	str	r4, [r0, #0]
 8004156:	e7ed      	b.n	8004134 <_free_r+0x24>
 8004158:	461a      	mov	r2, r3
 800415a:	685b      	ldr	r3, [r3, #4]
 800415c:	b10b      	cbz	r3, 8004162 <_free_r+0x52>
 800415e:	42a3      	cmp	r3, r4
 8004160:	d9fa      	bls.n	8004158 <_free_r+0x48>
 8004162:	6811      	ldr	r1, [r2, #0]
 8004164:	1850      	adds	r0, r2, r1
 8004166:	42a0      	cmp	r0, r4
 8004168:	d10b      	bne.n	8004182 <_free_r+0x72>
 800416a:	6820      	ldr	r0, [r4, #0]
 800416c:	4401      	add	r1, r0
 800416e:	1850      	adds	r0, r2, r1
 8004170:	4283      	cmp	r3, r0
 8004172:	6011      	str	r1, [r2, #0]
 8004174:	d1de      	bne.n	8004134 <_free_r+0x24>
 8004176:	6818      	ldr	r0, [r3, #0]
 8004178:	685b      	ldr	r3, [r3, #4]
 800417a:	4401      	add	r1, r0
 800417c:	6011      	str	r1, [r2, #0]
 800417e:	6053      	str	r3, [r2, #4]
 8004180:	e7d8      	b.n	8004134 <_free_r+0x24>
 8004182:	d902      	bls.n	800418a <_free_r+0x7a>
 8004184:	230c      	movs	r3, #12
 8004186:	602b      	str	r3, [r5, #0]
 8004188:	e7d4      	b.n	8004134 <_free_r+0x24>
 800418a:	6820      	ldr	r0, [r4, #0]
 800418c:	1821      	adds	r1, r4, r0
 800418e:	428b      	cmp	r3, r1
 8004190:	bf01      	itttt	eq
 8004192:	6819      	ldreq	r1, [r3, #0]
 8004194:	685b      	ldreq	r3, [r3, #4]
 8004196:	1809      	addeq	r1, r1, r0
 8004198:	6021      	streq	r1, [r4, #0]
 800419a:	6063      	str	r3, [r4, #4]
 800419c:	6054      	str	r4, [r2, #4]
 800419e:	e7c9      	b.n	8004134 <_free_r+0x24>
 80041a0:	bd38      	pop	{r3, r4, r5, pc}
 80041a2:	bf00      	nop
 80041a4:	20000090 	.word	0x20000090

080041a8 <_read_r>:
 80041a8:	b538      	push	{r3, r4, r5, lr}
 80041aa:	4604      	mov	r4, r0
 80041ac:	4608      	mov	r0, r1
 80041ae:	4611      	mov	r1, r2
 80041b0:	2200      	movs	r2, #0
 80041b2:	4d05      	ldr	r5, [pc, #20]	; (80041c8 <_read_r+0x20>)
 80041b4:	602a      	str	r2, [r5, #0]
 80041b6:	461a      	mov	r2, r3
 80041b8:	f7fc fbbd 	bl	8000936 <_read>
 80041bc:	1c43      	adds	r3, r0, #1
 80041be:	d102      	bne.n	80041c6 <_read_r+0x1e>
 80041c0:	682b      	ldr	r3, [r5, #0]
 80041c2:	b103      	cbz	r3, 80041c6 <_read_r+0x1e>
 80041c4:	6023      	str	r3, [r4, #0]
 80041c6:	bd38      	pop	{r3, r4, r5, pc}
 80041c8:	20000164 	.word	0x20000164

080041cc <_fstat_r>:
 80041cc:	b538      	push	{r3, r4, r5, lr}
 80041ce:	2300      	movs	r3, #0
 80041d0:	4d06      	ldr	r5, [pc, #24]	; (80041ec <_fstat_r+0x20>)
 80041d2:	4604      	mov	r4, r0
 80041d4:	4608      	mov	r0, r1
 80041d6:	4611      	mov	r1, r2
 80041d8:	602b      	str	r3, [r5, #0]
 80041da:	f7fc fbd4 	bl	8000986 <_fstat>
 80041de:	1c43      	adds	r3, r0, #1
 80041e0:	d102      	bne.n	80041e8 <_fstat_r+0x1c>
 80041e2:	682b      	ldr	r3, [r5, #0]
 80041e4:	b103      	cbz	r3, 80041e8 <_fstat_r+0x1c>
 80041e6:	6023      	str	r3, [r4, #0]
 80041e8:	bd38      	pop	{r3, r4, r5, pc}
 80041ea:	bf00      	nop
 80041ec:	20000164 	.word	0x20000164

080041f0 <_isatty_r>:
 80041f0:	b538      	push	{r3, r4, r5, lr}
 80041f2:	2300      	movs	r3, #0
 80041f4:	4d05      	ldr	r5, [pc, #20]	; (800420c <_isatty_r+0x1c>)
 80041f6:	4604      	mov	r4, r0
 80041f8:	4608      	mov	r0, r1
 80041fa:	602b      	str	r3, [r5, #0]
 80041fc:	f7fc fbd2 	bl	80009a4 <_isatty>
 8004200:	1c43      	adds	r3, r0, #1
 8004202:	d102      	bne.n	800420a <_isatty_r+0x1a>
 8004204:	682b      	ldr	r3, [r5, #0]
 8004206:	b103      	cbz	r3, 800420a <_isatty_r+0x1a>
 8004208:	6023      	str	r3, [r4, #0]
 800420a:	bd38      	pop	{r3, r4, r5, pc}
 800420c:	20000164 	.word	0x20000164

08004210 <_init>:
 8004210:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004212:	bf00      	nop
 8004214:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004216:	bc08      	pop	{r3}
 8004218:	469e      	mov	lr, r3
 800421a:	4770      	bx	lr

0800421c <_fini>:
 800421c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800421e:	bf00      	nop
 8004220:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004222:	bc08      	pop	{r3}
 8004224:	469e      	mov	lr, r3
 8004226:	4770      	bx	lr
