{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 08 17:46:04 2013 " "Info: Processing started: Tue Oct 08 17:46:04 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off design4TJN -c design4TJN " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off design4TJN -c design4TJN" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst54\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"lpm_latch0:inst54\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst54\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"lpm_latch0:inst54\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst54\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"lpm_latch0:inst54\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch0:inst54\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"lpm_latch0:inst54\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst29 " "Warning: Node \"inst29\" is a latch" {  } { { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 440 800 880 504 "inst29" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst31 " "Warning: Node \"inst31\" is a latch" {  } { { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 448 304 384 512 "inst31" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst30 " "Warning: Node \"inst30\" is a latch" {  } { { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 440 552 632 504 "inst30" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst32 " "Warning: Node \"inst32\" is a latch" {  } { { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 448 64 144 512 "inst32" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch1:inst55\|lpm_latch:lpm_latch_component\|latches\[0\] " "Warning: Node \"lpm_latch1:inst55\|lpm_latch:lpm_latch_component\|latches\[0\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch1:inst55\|lpm_latch:lpm_latch_component\|latches\[3\] " "Warning: Node \"lpm_latch1:inst55\|lpm_latch:lpm_latch_component\|latches\[3\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch1:inst55\|lpm_latch:lpm_latch_component\|latches\[2\] " "Warning: Node \"lpm_latch1:inst55\|lpm_latch:lpm_latch_component\|latches\[2\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "lpm_latch1:inst55\|lpm_latch:lpm_latch_component\|latches\[1\] " "Warning: Node \"lpm_latch1:inst55\|lpm_latch:lpm_latch_component\|latches\[1\]\" is a latch" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst36 " "Warning: Node \"inst36\" is a latch" {  } { { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 768 328 408 832 "inst36" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst37 " "Warning: Node \"inst37\" is a latch" {  } { { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 768 808 888 832 "inst37" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst34 " "Warning: Node \"inst34\" is a latch" {  } { { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 768 568 648 832 "inst34" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst33 " "Warning: Node \"inst33\" is a latch" {  } { { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 768 88 168 832 "inst33" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clock " "Info: Assuming node \"Clock\" is an undefined clock" {  } { { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 128 1088 1256 144 "Clock" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "UART_RX " "Info: Assuming node \"UART_RX\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 160 1088 1256 176 "UART_RX" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "11 " "Warning: Found 11 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "Delay_Function:inst27\|inst47 " "Info: Detected ripple clock \"Delay_Function:inst27\|inst47\" as buffer" {  } { { "Delay_Function.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/Delay_Function.bdf" { { 392 1040 1104 472 "inst47" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Delay_Function:inst27\|inst47" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Delay_Function:inst25\|inst47 " "Info: Detected ripple clock \"Delay_Function:inst25\|inst47\" as buffer" {  } { { "Delay_Function.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/Delay_Function.bdf" { { 392 1040 1104 472 "inst47" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Delay_Function:inst25\|inst47" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Delay_Function:inst23\|inst47 " "Info: Detected ripple clock \"Delay_Function:inst23\|inst47\" as buffer" {  } { { "Delay_Function.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/Delay_Function.bdf" { { 392 1040 1104 472 "inst47" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Delay_Function:inst23\|inst47" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Delay_Function:inst16\|inst47 " "Info: Detected ripple clock \"Delay_Function:inst16\|inst47\" as buffer" {  } { { "Delay_Function.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/Delay_Function.bdf" { { 392 1040 1104 472 "inst47" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Delay_Function:inst16\|inst47" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Delay_Function:inst6\|inst47 " "Info: Detected ripple clock \"Delay_Function:inst6\|inst47\" as buffer" {  } { { "Delay_Function.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/Delay_Function.bdf" { { 392 1040 1104 472 "inst47" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Delay_Function:inst6\|inst47" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Delay_Function:inst10\|inst47 " "Info: Detected ripple clock \"Delay_Function:inst10\|inst47\" as buffer" {  } { { "Delay_Function.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/Delay_Function.bdf" { { 392 1040 1104 472 "inst47" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Delay_Function:inst10\|inst47" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Delay_Function:inst8\|inst47 " "Info: Detected ripple clock \"Delay_Function:inst8\|inst47\" as buffer" {  } { { "Delay_Function.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/Delay_Function.bdf" { { 392 1040 1104 472 "inst47" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Delay_Function:inst8\|inst47" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Delay_Function:inst\|inst47 " "Info: Detected ripple clock \"Delay_Function:inst\|inst47\" as buffer" {  } { { "Delay_Function.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/Delay_Function.bdf" { { 392 1040 1104 472 "inst47" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Delay_Function:inst\|inst47" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst53 " "Info: Detected gated clock \"inst53\" as buffer" {  } { { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 928 1128 1192 976 "inst53" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst53" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst3 " "Info: Detected ripple clock \"inst3\" as buffer" {  } { { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 192 1752 1816 272 "inst3" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Delay_Function:inst28\|inst47 " "Info: Detected ripple clock \"Delay_Function:inst28\|inst47\" as buffer" {  } { { "Delay_Function.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/Delay_Function.bdf" { { 392 1040 1104 472 "inst47" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Delay_Function:inst28\|inst47" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clock register lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[6\] register lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[6\] 58.14 MHz 17.2 ns Internal " "Info: Clock \"Clock\" has Internal fmax of 58.14 MHz between source register \"lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[6\]\" and destination register \"lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[6\]\" (period= 17.2 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.200 ns + Longest register register " "Info: + Longest register to register delay is 13.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[6\] 1 REG LC7_C27 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC7_C27; Fanout = 3; REG Node = 'lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[6] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(2.700 ns) 5.600 ns lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|lpm_compare:\$00014\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp_end\|aeb_out 2 COMB LC1_C29 1 " "Info: 2: + IC(2.900 ns) + CELL(2.700 ns) = 5.600 ns; Loc. = LC1_C29; Fanout = 1; COMB Node = 'lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|lpm_compare:\$00014\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|cmpchain:cmp_end\|aeb_out'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[6] lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|lpm_compare:$00014|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp_end|aeb_out } "NODE_NAME" } } { "cmpchain.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/cmpchain.tdf" 115 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.700 ns) 11.000 ns lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|lpm_compare:\$00014\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|comptree:sub_comptree\|cmpchain:cmp_end\|aeb_out 3 COMB LC8_C27 7 " "Info: 3: + IC(2.700 ns) + CELL(2.700 ns) = 11.000 ns; Loc. = LC8_C27; Fanout = 7; COMB Node = 'lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|lpm_compare:\$00014\|comptree:comparator\|cmpchain:cmp_end\|comptree:comp\|comptree:sub_comptree\|cmpchain:cmp_end\|aeb_out'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|lpm_compare:$00014|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp_end|aeb_out lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|lpm_compare:$00014|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out } "NODE_NAME" } } { "cmpchain.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/cmpchain.tdf" 115 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(1.700 ns) 13.200 ns lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[6\] 4 REG LC7_C27 3 " "Info: 4: + IC(0.500 ns) + CELL(1.700 ns) = 13.200 ns; Loc. = LC7_C27; Fanout = 3; REG Node = 'lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|lpm_compare:$00014|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[6] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.100 ns ( 53.79 % ) " "Info: Total cell delay = 7.100 ns ( 53.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.100 ns ( 46.21 % ) " "Info: Total interconnect delay = 6.100 ns ( 46.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.200 ns" { lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[6] lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|lpm_compare:$00014|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp_end|aeb_out lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|lpm_compare:$00014|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.200 ns" { lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[6] {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|lpm_compare:$00014|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp_end|aeb_out {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|lpm_compare:$00014|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[6] {} } { 0.000ns 2.900ns 2.700ns 0.500ns } { 0.000ns 2.700ns 2.700ns 1.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 7.000 ns + Shortest register " "Info: + Shortest clock path from clock \"Clock\" to destination register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns Clock 1 CLK PIN_91 8 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 8; CLK Node = 'Clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 128 1088 1256 144 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[6\] 2 REG LC7_C27 3 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC7_C27; Fanout = 3; REG Node = 'lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { Clock lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[6] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { Clock lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { Clock {} Clock~out {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[6] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 7.000 ns - Longest register " "Info: - Longest clock path from clock \"Clock\" to source register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns Clock 1 CLK PIN_91 8 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 8; CLK Node = 'Clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 128 1088 1256 144 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[6\] 2 REG LC7_C27 3 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC7_C27; Fanout = 3; REG Node = 'lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|alt_counter_f10ke:wysi_counter\|q\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { Clock lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[6] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { Clock lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { Clock {} Clock~out {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[6] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { Clock lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { Clock {} Clock~out {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[6] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { Clock {} Clock~out {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[6] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns + " "Info: + Micro clock to output delay of source is 1.400 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 289 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.200 ns" { lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[6] lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|lpm_compare:$00014|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp_end|aeb_out lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|lpm_compare:$00014|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.200 ns" { lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[6] {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|lpm_compare:$00014|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp_end|aeb_out {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|lpm_compare:$00014|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[6] {} } { 0.000ns 2.900ns 2.700ns 0.500ns } { 0.000ns 2.700ns 2.700ns 1.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { Clock lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { Clock {} Clock~out {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[6] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { Clock {} Clock~out {} lpm_counter0:inst1|lpm_counter:lpm_counter_component|alt_counter_f10ke:wysi_counter|q[6] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "Clock 12 " "Warning: Circuit may not operate. Detected 12 non-operational path(s) clocked by clock \"Clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "inst56 inst32 Clock 5.0 ns " "Info: Found hold time violation between source  pin or register \"inst56\" and destination pin or register \"inst32\" for clock \"Clock\" (Hold time is 5.0 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "9.600 ns + Largest " "Info: + Largest clock skew is 9.600 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 24.500 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to destination register is 24.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns Clock 1 CLK PIN_91 8 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 8; CLK Node = 'Clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 128 1088 1256 144 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns inst3 2 REG LC1_C30 308 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC1_C30; Fanout = 308; REG Node = 'inst3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { Clock inst3 } "NODE_NAME" } } { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 192 1752 1816 272 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.500 ns) + CELL(1.400 ns) 16.300 ns Delay_Function:inst\|inst47 3 REG LC1_G22 2 " "Info: 3: + IC(6.500 ns) + CELL(1.400 ns) = 16.300 ns; Loc. = LC1_G22; Fanout = 2; REG Node = 'Delay_Function:inst\|inst47'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.900 ns" { inst3 Delay_Function:inst|inst47 } "NODE_NAME" } } { "Delay_Function.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/Delay_Function.bdf" { { 392 1040 1104 472 "inst47" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.800 ns) + CELL(2.400 ns) 24.500 ns inst32 4 REG LC2_A29 1 " "Info: 4: + IC(5.800 ns) + CELL(2.400 ns) = 24.500 ns; Loc. = LC2_A29; Fanout = 1; REG Node = 'inst32'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.200 ns" { Delay_Function:inst|inst47 inst32 } "NODE_NAME" } } { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 448 64 144 512 "inst32" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.100 ns ( 33.06 % ) " "Info: Total cell delay = 8.100 ns ( 33.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.400 ns ( 66.94 % ) " "Info: Total interconnect delay = 16.400 ns ( 66.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "24.500 ns" { Clock inst3 Delay_Function:inst|inst47 inst32 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "24.500 ns" { Clock {} Clock~out {} inst3 {} Delay_Function:inst|inst47 {} inst32 {} } { 0.000ns 0.000ns 4.100ns 6.500ns 5.800ns } { 0.000ns 2.900ns 1.400ns 1.400ns 2.400ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 14.900 ns - Shortest register " "Info: - Shortest clock path from clock \"Clock\" to source register is 14.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns Clock 1 CLK PIN_91 8 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 8; CLK Node = 'Clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 128 1088 1256 144 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns inst3 2 REG LC1_C30 308 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC1_C30; Fanout = 308; REG Node = 'inst3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { Clock inst3 } "NODE_NAME" } } { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 192 1752 1816 272 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.500 ns) + CELL(0.000 ns) 14.900 ns inst56 3 REG LC1_A29 8 " "Info: 3: + IC(6.500 ns) + CELL(0.000 ns) = 14.900 ns; Loc. = LC1_A29; Fanout = 8; REG Node = 'inst56'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.500 ns" { inst3 inst56 } "NODE_NAME" } } { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 528 112 192 592 "inst56" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 28.86 % ) " "Info: Total cell delay = 4.300 ns ( 28.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.600 ns ( 71.14 % ) " "Info: Total interconnect delay = 10.600 ns ( 71.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.900 ns" { Clock inst3 inst56 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.900 ns" { Clock {} Clock~out {} inst3 {} inst56 {} } { 0.000ns 0.000ns 4.100ns 6.500ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "24.500 ns" { Clock inst3 Delay_Function:inst|inst47 inst32 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "24.500 ns" { Clock {} Clock~out {} inst3 {} Delay_Function:inst|inst47 {} inst32 {} } { 0.000ns 0.000ns 4.100ns 6.500ns 5.800ns } { 0.000ns 2.900ns 1.400ns 1.400ns 2.400ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.900 ns" { Clock inst3 inst56 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.900 ns" { Clock {} Clock~out {} inst3 {} inst56 {} } { 0.000ns 0.000ns 4.100ns 6.500ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns - " "Info: - Micro clock to output delay of source is 1.400 ns" {  } { { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 528 112 192 592 "inst56" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.200 ns - Shortest register register " "Info: - Shortest register to register delay is 3.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst56 1 REG LC1_A29 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_A29; Fanout = 8; REG Node = 'inst56'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst56 } "NODE_NAME" } } { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 528 112 192 592 "inst56" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 3.200 ns inst32 2 REG LC2_A29 1 " "Info: 2: + IC(0.500 ns) + CELL(2.700 ns) = 3.200 ns; Loc. = LC2_A29; Fanout = 1; REG Node = 'inst32'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { inst56 inst32 } "NODE_NAME" } } { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 448 64 144 512 "inst32" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.700 ns ( 84.38 % ) " "Info: Total cell delay = 2.700 ns ( 84.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.500 ns ( 15.63 % ) " "Info: Total interconnect delay = 0.500 ns ( 15.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { inst56 inst32 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.200 ns" { inst56 {} inst32 {} } { 0.000ns 0.500ns } { 0.000ns 2.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 448 64 144 512 "inst32" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 528 112 192 592 "inst56" "" } } } } { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 448 64 144 512 "inst32" "" } } } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "24.500 ns" { Clock inst3 Delay_Function:inst|inst47 inst32 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "24.500 ns" { Clock {} Clock~out {} inst3 {} Delay_Function:inst|inst47 {} inst32 {} } { 0.000ns 0.000ns 4.100ns 6.500ns 5.800ns } { 0.000ns 2.900ns 1.400ns 1.400ns 2.400ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.900 ns" { Clock inst3 inst56 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.900 ns" { Clock {} Clock~out {} inst3 {} inst56 {} } { 0.000ns 0.000ns 4.100ns 6.500ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { inst56 inst32 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.200 ns" { inst56 {} inst32 {} } { 0.000ns 0.500ns } { 0.000ns 2.700ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "inst49 UART_RX Clock 12.000 ns register " "Info: tsu for register \"inst49\" (data pin = \"UART_RX\", clock pin = \"Clock\") is 12.000 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "24.300 ns + Longest pin register " "Info: + Longest pin to register delay is 24.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns UART_RX 1 CLK PIN_45 8 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_45; Fanout = 8; CLK Node = 'UART_RX'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_RX } "NODE_NAME" } } { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 160 1088 1256 176 "UART_RX" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(9.100 ns) + CELL(2.400 ns) 21.800 ns inst19 2 COMB LC7_F21 1 " "Info: 2: + IC(9.100 ns) + CELL(2.400 ns) = 21.800 ns; Loc. = LC7_F21; Fanout = 1; COMB Node = 'inst19'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.500 ns" { UART_RX inst19 } "NODE_NAME" } } { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 304 232 296 352 "inst19" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.000 ns) 24.300 ns inst49 3 REG LC4_F21 5 " "Info: 3: + IC(0.500 ns) + CELL(2.000 ns) = 24.300 ns; Loc. = LC4_F21; Fanout = 5; REG Node = 'inst49'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { inst19 inst49 } "NODE_NAME" } } { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 192 424 488 272 "inst49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "14.700 ns ( 60.49 % ) " "Info: Total cell delay = 14.700 ns ( 60.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.600 ns ( 39.51 % ) " "Info: Total interconnect delay = 9.600 ns ( 39.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "24.300 ns" { UART_RX inst19 inst49 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "24.300 ns" { UART_RX {} UART_RX~out {} inst19 {} inst49 {} } { 0.000ns 0.000ns 9.100ns 0.500ns } { 0.000ns 10.300ns 2.400ns 2.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } { { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 192 424 488 272 "inst49" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 14.900 ns - Shortest register " "Info: - Shortest clock path from clock \"Clock\" to destination register is 14.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns Clock 1 CLK PIN_91 8 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 8; CLK Node = 'Clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 128 1088 1256 144 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns inst3 2 REG LC1_C30 308 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC1_C30; Fanout = 308; REG Node = 'inst3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { Clock inst3 } "NODE_NAME" } } { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 192 1752 1816 272 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.500 ns) + CELL(0.000 ns) 14.900 ns inst49 3 REG LC4_F21 5 " "Info: 3: + IC(6.500 ns) + CELL(0.000 ns) = 14.900 ns; Loc. = LC4_F21; Fanout = 5; REG Node = 'inst49'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.500 ns" { inst3 inst49 } "NODE_NAME" } } { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 192 424 488 272 "inst49" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 28.86 % ) " "Info: Total cell delay = 4.300 ns ( 28.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.600 ns ( 71.14 % ) " "Info: Total interconnect delay = 10.600 ns ( 71.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.900 ns" { Clock inst3 inst49 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.900 ns" { Clock {} Clock~out {} inst3 {} inst49 {} } { 0.000ns 0.000ns 4.100ns 6.500ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "24.300 ns" { UART_RX inst19 inst49 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "24.300 ns" { UART_RX {} UART_RX~out {} inst19 {} inst49 {} } { 0.000ns 0.000ns 9.100ns 0.500ns } { 0.000ns 10.300ns 2.400ns 2.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.900 ns" { Clock inst3 inst49 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.900 ns" { Clock {} Clock~out {} inst3 {} inst49 {} } { 0.000ns 0.000ns 4.100ns 6.500ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clock uB lpm_latch0:inst54\|lpm_latch:lpm_latch_component\|latches\[2\] 46.700 ns register " "Info: tco from clock \"Clock\" to destination pin \"uB\" through register \"lpm_latch0:inst54\|lpm_latch:lpm_latch_component\|latches\[2\]\" is 46.700 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 29.700 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to source register is 29.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns Clock 1 CLK PIN_91 8 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 8; CLK Node = 'Clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 128 1088 1256 144 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns inst3 2 REG LC1_C30 308 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC1_C30; Fanout = 308; REG Node = 'inst3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { Clock inst3 } "NODE_NAME" } } { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 192 1752 1816 272 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.500 ns) + CELL(1.400 ns) 16.300 ns Delay_Function:inst28\|inst47 3 REG LC2_F21 2 " "Info: 3: + IC(6.500 ns) + CELL(1.400 ns) = 16.300 ns; Loc. = LC2_F21; Fanout = 2; REG Node = 'Delay_Function:inst28\|inst47'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.900 ns" { inst3 Delay_Function:inst28|inst47 } "NODE_NAME" } } { "Delay_Function.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/Delay_Function.bdf" { { 392 1040 1104 472 "inst47" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.500 ns) + CELL(2.700 ns) 24.500 ns inst53 4 COMB LC2_A30 9 " "Info: 4: + IC(5.500 ns) + CELL(2.700 ns) = 24.500 ns; Loc. = LC2_A30; Fanout = 9; COMB Node = 'inst53'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.200 ns" { Delay_Function:inst28|inst47 inst53 } "NODE_NAME" } } { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 928 1128 1192 976 "inst53" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.400 ns) 29.700 ns lpm_latch0:inst54\|lpm_latch:lpm_latch_component\|latches\[2\] 5 REG LC5_A27 8 " "Info: 5: + IC(2.800 ns) + CELL(2.400 ns) = 29.700 ns; Loc. = LC5_A27; Fanout = 8; REG Node = 'lpm_latch0:inst54\|lpm_latch:lpm_latch_component\|latches\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { inst53 lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.800 ns ( 36.36 % ) " "Info: Total cell delay = 10.800 ns ( 36.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "18.900 ns ( 63.64 % ) " "Info: Total interconnect delay = 18.900 ns ( 63.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "29.700 ns" { Clock inst3 Delay_Function:inst28|inst47 inst53 lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "29.700 ns" { Clock {} Clock~out {} inst3 {} Delay_Function:inst28|inst47 {} inst53 {} lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[2] {} } { 0.000ns 0.000ns 4.100ns 6.500ns 5.500ns 2.800ns } { 0.000ns 2.900ns 1.400ns 1.400ns 2.700ns 2.400ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "lpm_latch.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.000 ns + Longest register pin " "Info: + Longest register to pin delay is 17.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_latch0:inst54\|lpm_latch:lpm_latch_component\|latches\[2\] 1 REG LC5_A27 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC5_A27; Fanout = 8; REG Node = 'lpm_latch0:inst54\|lpm_latch:lpm_latch_component\|latches\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "lpm_latch.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_latch.tdf" 53 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.200 ns) + CELL(2.700 ns) 7.900 ns 7_Segment_Decoder:inst24\|inst32~0 2 COMB LC8_C38 1 " "Info: 2: + IC(5.200 ns) + CELL(2.700 ns) = 7.900 ns; Loc. = LC8_C38; Fanout = 1; COMB Node = '7_Segment_Decoder:inst24\|inst32~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.900 ns" { lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[2] 7_Segment_Decoder:inst24|inst32~0 } "NODE_NAME" } } { "7_Segment_Decoder.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/7_Segment_Decoder.bdf" { { 176 720 784 256 "inst32" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(5.000 ns) 17.000 ns uB 3 PIN PIN_18 0 " "Info: 3: + IC(4.100 ns) + CELL(5.000 ns) = 17.000 ns; Loc. = PIN_18; Fanout = 0; PIN Node = 'uB'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.100 ns" { 7_Segment_Decoder:inst24|inst32~0 uB } "NODE_NAME" } } { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 288 1904 2080 304 "uB" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.700 ns ( 45.29 % ) " "Info: Total cell delay = 7.700 ns ( 45.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.300 ns ( 54.71 % ) " "Info: Total interconnect delay = 9.300 ns ( 54.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.000 ns" { lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[2] 7_Segment_Decoder:inst24|inst32~0 uB } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.000 ns" { lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[2] {} 7_Segment_Decoder:inst24|inst32~0 {} uB {} } { 0.000ns 5.200ns 4.100ns } { 0.000ns 2.700ns 5.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "29.700 ns" { Clock inst3 Delay_Function:inst28|inst47 inst53 lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "29.700 ns" { Clock {} Clock~out {} inst3 {} Delay_Function:inst28|inst47 {} inst53 {} lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[2] {} } { 0.000ns 0.000ns 4.100ns 6.500ns 5.500ns 2.800ns } { 0.000ns 2.900ns 1.400ns 1.400ns 2.700ns 2.400ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.000 ns" { lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[2] 7_Segment_Decoder:inst24|inst32~0 uB } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.000 ns" { lpm_latch0:inst54|lpm_latch:lpm_latch_component|latches[2] {} 7_Segment_Decoder:inst24|inst32~0 {} uB {} } { 0.000ns 5.200ns 4.100ns } { 0.000ns 2.700ns 5.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "UART_RX Start_Bit 30.500 ns Longest " "Info: Longest tpd from source pin \"UART_RX\" to destination pin \"Start_Bit\" is 30.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns UART_RX 1 CLK PIN_45 8 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_45; Fanout = 8; CLK Node = 'UART_RX'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_RX } "NODE_NAME" } } { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 160 1088 1256 176 "UART_RX" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(10.400 ns) + CELL(2.400 ns) 23.100 ns inst17 2 COMB LC2_F2 1 " "Info: 2: + IC(10.400 ns) + CELL(2.400 ns) = 23.100 ns; Loc. = LC2_F2; Fanout = 1; COMB Node = 'inst17'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.800 ns" { UART_RX inst17 } "NODE_NAME" } } { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 296 528 592 344 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(5.000 ns) 30.500 ns Start_Bit 3 PIN PIN_148 0 " "Info: 3: + IC(2.400 ns) + CELL(5.000 ns) = 30.500 ns; Loc. = PIN_148; Fanout = 0; PIN Node = 'Start_Bit'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.400 ns" { inst17 Start_Bit } "NODE_NAME" } } { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 248 1160 1336 264 "Start_Bit" "" } { 304 608 696 320 "start_bit" "" } { 240 1088 1160 256 "start_bit" "" } { 984 1126 1168 1000 "start_bit" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "17.700 ns ( 58.03 % ) " "Info: Total cell delay = 17.700 ns ( 58.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.800 ns ( 41.97 % ) " "Info: Total interconnect delay = 12.800 ns ( 41.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "30.500 ns" { UART_RX inst17 Start_Bit } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "30.500 ns" { UART_RX {} UART_RX~out {} inst17 {} Start_Bit {} } { 0.000ns 0.000ns 10.400ns 2.400ns } { 0.000ns 10.300ns 2.400ns 5.000ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "inst56 UART_RX Clock -3.100 ns register " "Info: th for register \"inst56\" (data pin = \"UART_RX\", clock pin = \"Clock\") is -3.100 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 14.900 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to destination register is 14.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns Clock 1 CLK PIN_91 8 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 8; CLK Node = 'Clock'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 128 1088 1256 144 "Clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns inst3 2 REG LC1_C30 308 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC1_C30; Fanout = 308; REG Node = 'inst3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { Clock inst3 } "NODE_NAME" } } { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 192 1752 1816 272 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.500 ns) + CELL(0.000 ns) 14.900 ns inst56 3 REG LC1_A29 8 " "Info: 3: + IC(6.500 ns) + CELL(0.000 ns) = 14.900 ns; Loc. = LC1_A29; Fanout = 8; REG Node = 'inst56'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.500 ns" { inst3 inst56 } "NODE_NAME" } } { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 528 112 192 592 "inst56" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 28.86 % ) " "Info: Total cell delay = 4.300 ns ( 28.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.600 ns ( 71.14 % ) " "Info: Total interconnect delay = 10.600 ns ( 71.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.900 ns" { Clock inst3 inst56 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.900 ns" { Clock {} Clock~out {} inst3 {} inst56 {} } { 0.000ns 0.000ns 4.100ns 6.500ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "3.100 ns + " "Info: + Micro hold delay of destination is 3.100 ns" {  } { { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 528 112 192 592 "inst56" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "21.100 ns - Shortest pin register " "Info: - Shortest pin to register delay is 21.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns UART_RX 1 CLK PIN_45 8 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_45; Fanout = 8; CLK Node = 'UART_RX'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_RX } "NODE_NAME" } } { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 160 1088 1256 176 "UART_RX" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(9.100 ns) + CELL(1.700 ns) 21.100 ns inst56 2 REG LC1_A29 8 " "Info: 2: + IC(9.100 ns) + CELL(1.700 ns) = 21.100 ns; Loc. = LC1_A29; Fanout = 8; REG Node = 'inst56'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.800 ns" { UART_RX inst56 } "NODE_NAME" } } { "design4TJN.bdf" "" { Schematic "C:/Github/Quartus_Projects/ENGN_3050_Project4/design4TJN.bdf" { { 528 112 192 592 "inst56" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.000 ns ( 56.87 % ) " "Info: Total cell delay = 12.000 ns ( 56.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.100 ns ( 43.13 % ) " "Info: Total interconnect delay = 9.100 ns ( 43.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "21.100 ns" { UART_RX inst56 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "21.100 ns" { UART_RX {} UART_RX~out {} inst56 {} } { 0.000ns 0.000ns 9.100ns } { 0.000ns 10.300ns 1.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.900 ns" { Clock inst3 inst56 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.900 ns" { Clock {} Clock~out {} inst3 {} inst56 {} } { 0.000ns 0.000ns 4.100ns 6.500ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "21.100 ns" { UART_RX inst56 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "21.100 ns" { UART_RX {} UART_RX~out {} inst56 {} } { 0.000ns 0.000ns 9.100ns } { 0.000ns 10.300ns 1.700ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 20 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "174 " "Info: Peak virtual memory: 174 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 08 17:46:04 2013 " "Info: Processing ended: Tue Oct 08 17:46:04 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
