// Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition"

// DATE "11/02/2016 23:52:50"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module labFive (
	Digi0,
	Digi1,
	Digi2,
	Digi3,
	PS2_CLK,
	PS2_DAT,
	KEY);
output 	[6:0] Digi0;
output 	[6:0] Digi1;
output 	[6:0] Digi2;
output 	[6:0] Digi3;
input 	PS2_CLK;
input 	PS2_DAT;
input 	[0:0] KEY;

// Design Ports Information
// Digi0[0]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Digi0[1]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Digi0[2]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Digi0[3]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Digi0[4]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Digi0[5]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Digi0[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Digi1[0]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Digi1[1]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Digi1[2]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Digi1[3]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Digi1[4]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Digi1[5]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Digi1[6]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Digi2[0]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Digi2[1]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Digi2[2]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Digi2[3]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Digi2[4]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Digi2[5]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Digi2[6]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Digi3[0]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Digi3[1]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Digi3[2]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Digi3[3]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Digi3[4]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Digi3[5]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Digi3[6]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PS2_CLK	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PS2_DAT	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("labFive_7_1200mv_85c_v_slow.sdo");
// synopsys translate_on

wire \Digi0[0]~output_o ;
wire \Digi0[1]~output_o ;
wire \Digi0[2]~output_o ;
wire \Digi0[3]~output_o ;
wire \Digi0[4]~output_o ;
wire \Digi0[5]~output_o ;
wire \Digi0[6]~output_o ;
wire \Digi1[0]~output_o ;
wire \Digi1[1]~output_o ;
wire \Digi1[2]~output_o ;
wire \Digi1[3]~output_o ;
wire \Digi1[4]~output_o ;
wire \Digi1[5]~output_o ;
wire \Digi1[6]~output_o ;
wire \Digi2[0]~output_o ;
wire \Digi2[1]~output_o ;
wire \Digi2[2]~output_o ;
wire \Digi2[3]~output_o ;
wire \Digi2[4]~output_o ;
wire \Digi2[5]~output_o ;
wire \Digi2[6]~output_o ;
wire \Digi3[0]~output_o ;
wire \Digi3[1]~output_o ;
wire \Digi3[2]~output_o ;
wire \Digi3[3]~output_o ;
wire \Digi3[4]~output_o ;
wire \Digi3[5]~output_o ;
wire \Digi3[6]~output_o ;
wire \PS2_CLK~input_o ;
wire \PS2_CLK~inputclkctrl_outclk ;
wire \PS2_DAT~input_o ;
wire \KEY[0]~input_o ;
wire \M1|always0~1_combout ;
wire \M1|bitPos~6_combout ;
wire \M1|bitPos~7_combout ;
wire \M1|bitPos~8_combout ;
wire \M1|bitPos~0_combout ;
wire \M1|Decoder0~7_combout ;
wire \M1|char[7]~7_combout ;
wire \M1|char[7]~feeder_combout ;
wire \M1|Decoder0~1_combout ;
wire \M1|Decoder0~2_combout ;
wire \M1|char[0]~1_combout ;
wire \M1|char[0]~feeder_combout ;
wire \M1|newChar~0_combout ;
wire \M1|Decoder0~0_combout ;
wire \M1|char[1]~0_combout ;
wire \M1|char[1]~feeder_combout ;
wire \M1|Decoder0~3_combout ;
wire \M1|char[2]~2_combout ;
wire \M1|bitPos~1_combout ;
wire \M1|Decoder0~5_combout ;
wire \M1|char[4]~4_combout ;
wire \M1|char[6]~6_combout ;
wire \M1|char[6]~feeder_combout ;
wire \M1|Decoder0~6_combout ;
wire \M1|char[5]~5_combout ;
wire \M1|char[5]~feeder_combout ;
wire \M1|Decoder0~4_combout ;
wire \M1|char[3]~3_combout ;
wire \M1|char[3]~feeder_combout ;
wire \M1|bitPos~2_combout ;
wire \M1|bitPos~3_combout ;
wire \M1|bitPos~4_combout ;
wire \M1|bitPos~5_combout ;
wire \M1|always0~0_combout ;
wire \M1|always0~2_combout ;
wire \M1|always0~3_combout ;
wire \M1|bitPos~9_combout ;
wire \M1|bitPos~10_combout ;
wire \M1|bitPos~11_combout ;
wire \M1|newChar~1_combout ;
wire \M1|newChar~q ;
wire \M1|newChar~clkctrl_outclk ;
wire \Equal0~0_combout ;
wire \Equal0~1_combout ;
wire \lastChar[0]~0_combout ;
wire \WideOr20~0_combout ;
wire \Equal1~0_combout ;
wire \WideOr6~0_combout ;
wire \Equal1~1_combout ;
wire \Digi0~0_combout ;
wire \KEY[0]~inputclkctrl_outclk ;
wire \Equal0~2_combout ;
wire \Digi0[0]~reg0_q ;
wire \WideOr19~0_combout ;
wire \WideOr5~0_combout ;
wire \Digi0~1_combout ;
wire \Digi0[1]~reg0_q ;
wire \WideOr4~0_combout ;
wire \WideOr18~0_combout ;
wire \Digi0~2_combout ;
wire \Digi0[2]~reg0_q ;
wire \WideOr3~0_combout ;
wire \WideOr17~0_combout ;
wire \Digi0~3_combout ;
wire \Digi0[3]~reg0_q ;
wire \WideOr2~0_combout ;
wire \WideOr16~0_combout ;
wire \Digi0~4_combout ;
wire \Digi0[4]~reg0_q ;
wire \WideOr15~0_combout ;
wire \WideOr1~0_combout ;
wire \Digi0~5_combout ;
wire \Digi0[5]~reg0_q ;
wire \WideOr0~0_combout ;
wire \WideOr14~0_combout ;
wire \Digi0~6_combout ;
wire \Digi0[6]~reg0_q ;
wire \lastChar2[6]~feeder_combout ;
wire \lastChar2[7]~feeder_combout ;
wire \WideOr13~0_combout ;
wire \WideOr27~0_combout ;
wire \Digi1~0_combout ;
wire \Digi1[0]~reg0_q ;
wire \WideOr12~0_combout ;
wire \WideOr26~0_combout ;
wire \Digi1~1_combout ;
wire \Digi1[1]~reg0_q ;
wire \WideOr11~0_combout ;
wire \WideOr25~0_combout ;
wire \Digi1~2_combout ;
wire \Digi1[2]~reg0_q ;
wire \WideOr10~0_combout ;
wire \WideOr24~0_combout ;
wire \Digi1~3_combout ;
wire \Digi1[3]~reg0_q ;
wire \WideOr9~0_combout ;
wire \WideOr23~0_combout ;
wire \Digi1~4_combout ;
wire \Digi1[4]~reg0_q ;
wire \WideOr8~0_combout ;
wire \WideOr22~0_combout ;
wire \Digi1~5_combout ;
wire \Digi1[5]~reg0_q ;
wire \WideOr7~0_combout ;
wire \WideOr21~0_combout ;
wire \Digi1~6_combout ;
wire \Digi1[6]~reg0_q ;
wire \Digi2~0_combout ;
wire \Digi2[0]~reg0_q ;
wire \Digi2~1_combout ;
wire \Digi2[1]~reg0_q ;
wire \Digi2~2_combout ;
wire \Digi2[2]~reg0_q ;
wire \Digi2~3_combout ;
wire \Digi2[3]~reg0_q ;
wire \Digi2~4_combout ;
wire \Digi2[4]~reg0_q ;
wire \Digi2~5_combout ;
wire \Digi2[5]~reg0_q ;
wire \Digi2~6_combout ;
wire \Digi2[6]~reg0_q ;
wire \Digi3~0_combout ;
wire \Digi3[0]~reg0_q ;
wire \Digi3~1_combout ;
wire \Digi3[1]~reg0_q ;
wire \Digi3~2_combout ;
wire \Digi3[2]~reg0_q ;
wire \Digi3~3_combout ;
wire \Digi3[3]~reg0_q ;
wire \Digi3~4_combout ;
wire \Digi3[4]~reg0_q ;
wire \Digi3~5_combout ;
wire \Digi3[5]~reg0_q ;
wire \Digi3~6_combout ;
wire \Digi3[6]~reg0_q ;
wire [7:0] lastChar2;
wire [7:0] \M1|char ;
wire [7:0] lastChar;
wire [3:0] \M1|bitPos ;


// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \Digi0[0]~output (
	.i(!\Digi0[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Digi0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Digi0[0]~output .bus_hold = "false";
defparam \Digi0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \Digi0[1]~output (
	.i(!\Digi0[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Digi0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Digi0[1]~output .bus_hold = "false";
defparam \Digi0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \Digi0[2]~output (
	.i(!\Digi0[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Digi0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Digi0[2]~output .bus_hold = "false";
defparam \Digi0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \Digi0[3]~output (
	.i(!\Digi0[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Digi0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Digi0[3]~output .bus_hold = "false";
defparam \Digi0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \Digi0[4]~output (
	.i(!\Digi0[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Digi0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Digi0[4]~output .bus_hold = "false";
defparam \Digi0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \Digi0[5]~output (
	.i(!\Digi0[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Digi0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Digi0[5]~output .bus_hold = "false";
defparam \Digi0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \Digi0[6]~output (
	.i(!\Digi0[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Digi0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Digi0[6]~output .bus_hold = "false";
defparam \Digi0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N2
cycloneive_io_obuf \Digi1[0]~output (
	.i(!\Digi1[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Digi1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Digi1[0]~output .bus_hold = "false";
defparam \Digi1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \Digi1[1]~output (
	.i(!\Digi1[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Digi1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Digi1[1]~output .bus_hold = "false";
defparam \Digi1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \Digi1[2]~output (
	.i(!\Digi1[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Digi1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Digi1[2]~output .bus_hold = "false";
defparam \Digi1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \Digi1[3]~output (
	.i(!\Digi1[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Digi1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Digi1[3]~output .bus_hold = "false";
defparam \Digi1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \Digi1[4]~output (
	.i(!\Digi1[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Digi1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Digi1[4]~output .bus_hold = "false";
defparam \Digi1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \Digi1[5]~output (
	.i(!\Digi1[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Digi1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Digi1[5]~output .bus_hold = "false";
defparam \Digi1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N23
cycloneive_io_obuf \Digi1[6]~output (
	.i(!\Digi1[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Digi1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Digi1[6]~output .bus_hold = "false";
defparam \Digi1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N2
cycloneive_io_obuf \Digi2[0]~output (
	.i(!\Digi2[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Digi2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Digi2[0]~output .bus_hold = "false";
defparam \Digi2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \Digi2[1]~output (
	.i(!\Digi2[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Digi2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Digi2[1]~output .bus_hold = "false";
defparam \Digi2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N2
cycloneive_io_obuf \Digi2[2]~output (
	.i(!\Digi2[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Digi2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Digi2[2]~output .bus_hold = "false";
defparam \Digi2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N9
cycloneive_io_obuf \Digi2[3]~output (
	.i(!\Digi2[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Digi2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Digi2[3]~output .bus_hold = "false";
defparam \Digi2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \Digi2[4]~output (
	.i(!\Digi2[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Digi2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Digi2[4]~output .bus_hold = "false";
defparam \Digi2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N16
cycloneive_io_obuf \Digi2[5]~output (
	.i(!\Digi2[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Digi2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Digi2[5]~output .bus_hold = "false";
defparam \Digi2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N9
cycloneive_io_obuf \Digi2[6]~output (
	.i(!\Digi2[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Digi2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Digi2[6]~output .bus_hold = "false";
defparam \Digi2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \Digi3[0]~output (
	.i(!\Digi3[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Digi3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Digi3[0]~output .bus_hold = "false";
defparam \Digi3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \Digi3[1]~output (
	.i(!\Digi3[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Digi3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Digi3[1]~output .bus_hold = "false";
defparam \Digi3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N23
cycloneive_io_obuf \Digi3[2]~output (
	.i(!\Digi3[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Digi3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Digi3[2]~output .bus_hold = "false";
defparam \Digi3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \Digi3[3]~output (
	.i(!\Digi3[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Digi3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \Digi3[3]~output .bus_hold = "false";
defparam \Digi3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N9
cycloneive_io_obuf \Digi3[4]~output (
	.i(!\Digi3[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Digi3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \Digi3[4]~output .bus_hold = "false";
defparam \Digi3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \Digi3[5]~output (
	.i(!\Digi3[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Digi3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \Digi3[5]~output .bus_hold = "false";
defparam \Digi3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \Digi3[6]~output (
	.i(!\Digi3[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Digi3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \Digi3[6]~output .bus_hold = "false";
defparam \Digi3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \PS2_CLK~input (
	.i(PS2_CLK),
	.ibar(gnd),
	.o(\PS2_CLK~input_o ));
// synopsys translate_off
defparam \PS2_CLK~input .bus_hold = "false";
defparam \PS2_CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \PS2_CLK~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\PS2_CLK~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\PS2_CLK~inputclkctrl_outclk ));
// synopsys translate_off
defparam \PS2_CLK~inputclkctrl .clock_type = "global clock";
defparam \PS2_CLK~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X23_Y73_N22
cycloneive_io_ibuf \PS2_DAT~input (
	.i(PS2_DAT),
	.ibar(gnd),
	.o(\PS2_DAT~input_o ));
// synopsys translate_off
defparam \PS2_DAT~input .bus_hold = "false";
defparam \PS2_DAT~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X29_Y69_N30
cycloneive_lcell_comb \M1|always0~1 (
// Equation(s):
// \M1|always0~1_combout  = \M1|bitPos [3] $ (((\M1|bitPos [2]) # ((\M1|bitPos [0]) # (\M1|bitPos [1]))))

	.dataa(\M1|bitPos [2]),
	.datab(\M1|bitPos [0]),
	.datac(\M1|bitPos [3]),
	.datad(\M1|bitPos [1]),
	.cin(gnd),
	.combout(\M1|always0~1_combout ),
	.cout());
// synopsys translate_off
defparam \M1|always0~1 .lut_mask = 16'h0F1E;
defparam \M1|always0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y69_N8
cycloneive_lcell_comb \M1|bitPos~6 (
// Equation(s):
// \M1|bitPos~6_combout  = (\KEY[0]~input_o  & ((\M1|always0~1_combout  & (!\M1|bitPos [0])) # (!\M1|always0~1_combout  & ((!\M1|always0~0_combout )))))

	.dataa(\KEY[0]~input_o ),
	.datab(\M1|always0~1_combout ),
	.datac(\M1|bitPos [0]),
	.datad(\M1|always0~0_combout ),
	.cin(gnd),
	.combout(\M1|bitPos~6_combout ),
	.cout());
// synopsys translate_off
defparam \M1|bitPos~6 .lut_mask = 16'h082A;
defparam \M1|bitPos~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y69_N9
dffeas \M1|bitPos[0] (
	.clk(!\PS2_CLK~inputclkctrl_outclk ),
	.d(\M1|bitPos~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M1|bitPos [0]),
	.prn(vcc));
// synopsys translate_off
defparam \M1|bitPos[0] .is_wysiwyg = "true";
defparam \M1|bitPos[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y69_N24
cycloneive_lcell_comb \M1|bitPos~7 (
// Equation(s):
// \M1|bitPos~7_combout  = (!\M1|bitPos [3] & (\M1|bitPos [2] $ (((\M1|bitPos [0] & \M1|bitPos [1])))))

	.dataa(\M1|bitPos [2]),
	.datab(\M1|bitPos [0]),
	.datac(\M1|bitPos [3]),
	.datad(\M1|bitPos [1]),
	.cin(gnd),
	.combout(\M1|bitPos~7_combout ),
	.cout());
// synopsys translate_off
defparam \M1|bitPos~7 .lut_mask = 16'h060A;
defparam \M1|bitPos~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y69_N6
cycloneive_lcell_comb \M1|bitPos~8 (
// Equation(s):
// \M1|bitPos~8_combout  = (\KEY[0]~input_o  & \M1|bitPos~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\M1|bitPos~7_combout ),
	.cin(gnd),
	.combout(\M1|bitPos~8_combout ),
	.cout());
// synopsys translate_off
defparam \M1|bitPos~8 .lut_mask = 16'hF000;
defparam \M1|bitPos~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y69_N7
dffeas \M1|bitPos[2] (
	.clk(!\PS2_CLK~inputclkctrl_outclk ),
	.d(\M1|bitPos~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M1|bitPos [2]),
	.prn(vcc));
// synopsys translate_off
defparam \M1|bitPos[2] .is_wysiwyg = "true";
defparam \M1|bitPos[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y69_N26
cycloneive_lcell_comb \M1|bitPos~0 (
// Equation(s):
// \M1|bitPos~0_combout  = (\M1|bitPos [2] & (\M1|bitPos [0] & (!\M1|bitPos [3] & \M1|bitPos [1]))) # (!\M1|bitPos [2] & (!\M1|bitPos [0] & (\M1|bitPos [3] & !\M1|bitPos [1])))

	.dataa(\M1|bitPos [2]),
	.datab(\M1|bitPos [0]),
	.datac(\M1|bitPos [3]),
	.datad(\M1|bitPos [1]),
	.cin(gnd),
	.combout(\M1|bitPos~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1|bitPos~0 .lut_mask = 16'h0810;
defparam \M1|bitPos~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y69_N16
cycloneive_lcell_comb \M1|Decoder0~7 (
// Equation(s):
// \M1|Decoder0~7_combout  = (\KEY[0]~input_o  & (!\M1|bitPos [2] & (!\M1|bitPos [1] & !\M1|bitPos [0])))

	.dataa(\KEY[0]~input_o ),
	.datab(\M1|bitPos [2]),
	.datac(\M1|bitPos [1]),
	.datad(\M1|bitPos [0]),
	.cin(gnd),
	.combout(\M1|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \M1|Decoder0~7 .lut_mask = 16'h0002;
defparam \M1|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y69_N22
cycloneive_lcell_comb \M1|char[7]~7 (
// Equation(s):
// \M1|char[7]~7_combout  = (\M1|bitPos [3] & ((\M1|Decoder0~7_combout  & ((\PS2_DAT~input_o ))) # (!\M1|Decoder0~7_combout  & (\M1|char [7])))) # (!\M1|bitPos [3] & (\M1|char [7]))

	.dataa(\M1|char [7]),
	.datab(\M1|bitPos [3]),
	.datac(\PS2_DAT~input_o ),
	.datad(\M1|Decoder0~7_combout ),
	.cin(gnd),
	.combout(\M1|char[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \M1|char[7]~7 .lut_mask = 16'hE2AA;
defparam \M1|char[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y69_N24
cycloneive_lcell_comb \M1|char[7]~feeder (
// Equation(s):
// \M1|char[7]~feeder_combout  = \M1|char[7]~7_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\M1|char[7]~7_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\M1|char[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \M1|char[7]~feeder .lut_mask = 16'hF0F0;
defparam \M1|char[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y69_N25
dffeas \M1|char[7] (
	.clk(!\PS2_CLK~inputclkctrl_outclk ),
	.d(\M1|char[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M1|char [7]),
	.prn(vcc));
// synopsys translate_off
defparam \M1|char[7] .is_wysiwyg = "true";
defparam \M1|char[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y69_N20
cycloneive_lcell_comb \M1|Decoder0~1 (
// Equation(s):
// \M1|Decoder0~1_combout  = (\KEY[0]~input_o  & !\M1|bitPos [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(\KEY[0]~input_o ),
	.datad(\M1|bitPos [3]),
	.cin(gnd),
	.combout(\M1|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \M1|Decoder0~1 .lut_mask = 16'h00F0;
defparam \M1|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y69_N16
cycloneive_lcell_comb \M1|Decoder0~2 (
// Equation(s):
// \M1|Decoder0~2_combout  = (!\M1|bitPos [2] & (\M1|bitPos [0] & (!\M1|bitPos [1] & \M1|Decoder0~1_combout )))

	.dataa(\M1|bitPos [2]),
	.datab(\M1|bitPos [0]),
	.datac(\M1|bitPos [1]),
	.datad(\M1|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\M1|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \M1|Decoder0~2 .lut_mask = 16'h0400;
defparam \M1|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y69_N28
cycloneive_lcell_comb \M1|char[0]~1 (
// Equation(s):
// \M1|char[0]~1_combout  = (\M1|Decoder0~2_combout  & (\PS2_DAT~input_o )) # (!\M1|Decoder0~2_combout  & ((\M1|char [0])))

	.dataa(\PS2_DAT~input_o ),
	.datab(\M1|char [0]),
	.datac(gnd),
	.datad(\M1|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\M1|char[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \M1|char[0]~1 .lut_mask = 16'hAACC;
defparam \M1|char[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y69_N20
cycloneive_lcell_comb \M1|char[0]~feeder (
// Equation(s):
// \M1|char[0]~feeder_combout  = \M1|char[0]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\M1|char[0]~1_combout ),
	.cin(gnd),
	.combout(\M1|char[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \M1|char[0]~feeder .lut_mask = 16'hFF00;
defparam \M1|char[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y69_N21
dffeas \M1|char[0] (
	.clk(!\PS2_CLK~inputclkctrl_outclk ),
	.d(\M1|char[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M1|char [0]),
	.prn(vcc));
// synopsys translate_off
defparam \M1|char[0] .is_wysiwyg = "true";
defparam \M1|char[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y69_N20
cycloneive_lcell_comb \M1|newChar~0 (
// Equation(s):
// \M1|newChar~0_combout  = (!\M1|bitPos [2] & !\M1|bitPos [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\M1|bitPos [2]),
	.datad(\M1|bitPos [0]),
	.cin(gnd),
	.combout(\M1|newChar~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1|newChar~0 .lut_mask = 16'h000F;
defparam \M1|newChar~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y69_N28
cycloneive_lcell_comb \M1|Decoder0~0 (
// Equation(s):
// \M1|Decoder0~0_combout  = (\KEY[0]~input_o  & (\M1|bitPos [1] & !\M1|bitPos [3]))

	.dataa(\KEY[0]~input_o ),
	.datab(\M1|bitPos [1]),
	.datac(gnd),
	.datad(\M1|bitPos [3]),
	.cin(gnd),
	.combout(\M1|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1|Decoder0~0 .lut_mask = 16'h0088;
defparam \M1|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y69_N8
cycloneive_lcell_comb \M1|char[1]~0 (
// Equation(s):
// \M1|char[1]~0_combout  = (\M1|newChar~0_combout  & ((\M1|Decoder0~0_combout  & (\PS2_DAT~input_o )) # (!\M1|Decoder0~0_combout  & ((\M1|char [1]))))) # (!\M1|newChar~0_combout  & (((\M1|char [1]))))

	.dataa(\PS2_DAT~input_o ),
	.datab(\M1|newChar~0_combout ),
	.datac(\M1|char [1]),
	.datad(\M1|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\M1|char[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1|char[1]~0 .lut_mask = 16'hB8F0;
defparam \M1|char[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y69_N30
cycloneive_lcell_comb \M1|char[1]~feeder (
// Equation(s):
// \M1|char[1]~feeder_combout  = \M1|char[1]~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\M1|char[1]~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\M1|char[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \M1|char[1]~feeder .lut_mask = 16'hF0F0;
defparam \M1|char[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y69_N31
dffeas \M1|char[1] (
	.clk(!\PS2_CLK~inputclkctrl_outclk ),
	.d(\M1|char[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M1|char [1]),
	.prn(vcc));
// synopsys translate_off
defparam \M1|char[1] .is_wysiwyg = "true";
defparam \M1|char[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y69_N10
cycloneive_lcell_comb \M1|Decoder0~3 (
// Equation(s):
// \M1|Decoder0~3_combout  = (\KEY[0]~input_o  & (\M1|bitPos [0] & (\M1|bitPos [1] & !\M1|bitPos [3])))

	.dataa(\KEY[0]~input_o ),
	.datab(\M1|bitPos [0]),
	.datac(\M1|bitPos [1]),
	.datad(\M1|bitPos [3]),
	.cin(gnd),
	.combout(\M1|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \M1|Decoder0~3 .lut_mask = 16'h0080;
defparam \M1|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y69_N24
cycloneive_lcell_comb \M1|char[2]~2 (
// Equation(s):
// \M1|char[2]~2_combout  = (\M1|bitPos [2] & (((\M1|char [2])))) # (!\M1|bitPos [2] & ((\M1|Decoder0~3_combout  & (\PS2_DAT~input_o )) # (!\M1|Decoder0~3_combout  & ((\M1|char [2])))))

	.dataa(\PS2_DAT~input_o ),
	.datab(\M1|char [2]),
	.datac(\M1|bitPos [2]),
	.datad(\M1|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\M1|char[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \M1|char[2]~2 .lut_mask = 16'hCACC;
defparam \M1|char[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y69_N31
dffeas \M1|char[2] (
	.clk(!\PS2_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\M1|char[2]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M1|char [2]),
	.prn(vcc));
// synopsys translate_off
defparam \M1|char[2] .is_wysiwyg = "true";
defparam \M1|char[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y69_N26
cycloneive_lcell_comb \M1|bitPos~1 (
// Equation(s):
// \M1|bitPos~1_combout  = \PS2_DAT~input_o  $ (\M1|char [0] $ (\M1|char [1] $ (!\M1|char [2])))

	.dataa(\PS2_DAT~input_o ),
	.datab(\M1|char [0]),
	.datac(\M1|char [1]),
	.datad(\M1|char [2]),
	.cin(gnd),
	.combout(\M1|bitPos~1_combout ),
	.cout());
// synopsys translate_off
defparam \M1|bitPos~1 .lut_mask = 16'h9669;
defparam \M1|bitPos~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y69_N2
cycloneive_lcell_comb \M1|Decoder0~5 (
// Equation(s):
// \M1|Decoder0~5_combout  = (\M1|bitPos [2] & (\M1|bitPos [0] & (!\M1|bitPos [1] & \M1|Decoder0~1_combout )))

	.dataa(\M1|bitPos [2]),
	.datab(\M1|bitPos [0]),
	.datac(\M1|bitPos [1]),
	.datad(\M1|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\M1|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \M1|Decoder0~5 .lut_mask = 16'h0800;
defparam \M1|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y69_N30
cycloneive_lcell_comb \M1|char[4]~4 (
// Equation(s):
// \M1|char[4]~4_combout  = (\M1|Decoder0~5_combout  & (\PS2_DAT~input_o )) # (!\M1|Decoder0~5_combout  & ((\M1|char [4])))

	.dataa(\PS2_DAT~input_o ),
	.datab(\M1|char [4]),
	.datac(gnd),
	.datad(\M1|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\M1|char[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \M1|char[4]~4 .lut_mask = 16'hAACC;
defparam \M1|char[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y69_N29
dffeas \M1|char[4] (
	.clk(!\PS2_CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\M1|char[4]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M1|char [4]),
	.prn(vcc));
// synopsys translate_off
defparam \M1|char[4] .is_wysiwyg = "true";
defparam \M1|char[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y69_N12
cycloneive_lcell_comb \M1|char[6]~6 (
// Equation(s):
// \M1|char[6]~6_combout  = (\M1|bitPos [2] & ((\M1|Decoder0~3_combout  & ((\PS2_DAT~input_o ))) # (!\M1|Decoder0~3_combout  & (\M1|char [6])))) # (!\M1|bitPos [2] & (\M1|char [6]))

	.dataa(\M1|bitPos [2]),
	.datab(\M1|char [6]),
	.datac(\PS2_DAT~input_o ),
	.datad(\M1|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\M1|char[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \M1|char[6]~6 .lut_mask = 16'hE4CC;
defparam \M1|char[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y69_N14
cycloneive_lcell_comb \M1|char[6]~feeder (
// Equation(s):
// \M1|char[6]~feeder_combout  = \M1|char[6]~6_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\M1|char[6]~6_combout ),
	.cin(gnd),
	.combout(\M1|char[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \M1|char[6]~feeder .lut_mask = 16'hFF00;
defparam \M1|char[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y69_N15
dffeas \M1|char[6] (
	.clk(!\PS2_CLK~inputclkctrl_outclk ),
	.d(\M1|char[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M1|char [6]),
	.prn(vcc));
// synopsys translate_off
defparam \M1|char[6] .is_wysiwyg = "true";
defparam \M1|char[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y69_N22
cycloneive_lcell_comb \M1|Decoder0~6 (
// Equation(s):
// \M1|Decoder0~6_combout  = (\KEY[0]~input_o  & (!\M1|bitPos [0] & (!\M1|bitPos [3] & \M1|bitPos [1])))

	.dataa(\KEY[0]~input_o ),
	.datab(\M1|bitPos [0]),
	.datac(\M1|bitPos [3]),
	.datad(\M1|bitPos [1]),
	.cin(gnd),
	.combout(\M1|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \M1|Decoder0~6 .lut_mask = 16'h0200;
defparam \M1|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y69_N12
cycloneive_lcell_comb \M1|char[5]~5 (
// Equation(s):
// \M1|char[5]~5_combout  = (\M1|Decoder0~6_combout  & ((\M1|bitPos [2] & (\PS2_DAT~input_o )) # (!\M1|bitPos [2] & ((\M1|char [5]))))) # (!\M1|Decoder0~6_combout  & (((\M1|char [5]))))

	.dataa(\PS2_DAT~input_o ),
	.datab(\M1|char [5]),
	.datac(\M1|Decoder0~6_combout ),
	.datad(\M1|bitPos [2]),
	.cin(gnd),
	.combout(\M1|char[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \M1|char[5]~5 .lut_mask = 16'hACCC;
defparam \M1|char[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y69_N16
cycloneive_lcell_comb \M1|char[5]~feeder (
// Equation(s):
// \M1|char[5]~feeder_combout  = \M1|char[5]~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\M1|char[5]~5_combout ),
	.cin(gnd),
	.combout(\M1|char[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \M1|char[5]~feeder .lut_mask = 16'hFF00;
defparam \M1|char[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y69_N17
dffeas \M1|char[5] (
	.clk(!\PS2_CLK~inputclkctrl_outclk ),
	.d(\M1|char[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M1|char [5]),
	.prn(vcc));
// synopsys translate_off
defparam \M1|char[5] .is_wysiwyg = "true";
defparam \M1|char[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y69_N0
cycloneive_lcell_comb \M1|Decoder0~4 (
// Equation(s):
// \M1|Decoder0~4_combout  = (\KEY[0]~input_o  & (!\M1|bitPos [1] & (\M1|bitPos [2] & !\M1|bitPos [3])))

	.dataa(\KEY[0]~input_o ),
	.datab(\M1|bitPos [1]),
	.datac(\M1|bitPos [2]),
	.datad(\M1|bitPos [3]),
	.cin(gnd),
	.combout(\M1|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \M1|Decoder0~4 .lut_mask = 16'h0020;
defparam \M1|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y69_N18
cycloneive_lcell_comb \M1|char[3]~3 (
// Equation(s):
// \M1|char[3]~3_combout  = (\M1|bitPos [0] & (\M1|char [3])) # (!\M1|bitPos [0] & ((\M1|Decoder0~4_combout  & ((\PS2_DAT~input_o ))) # (!\M1|Decoder0~4_combout  & (\M1|char [3]))))

	.dataa(\M1|bitPos [0]),
	.datab(\M1|char [3]),
	.datac(\PS2_DAT~input_o ),
	.datad(\M1|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\M1|char[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \M1|char[3]~3 .lut_mask = 16'hD8CC;
defparam \M1|char[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y69_N26
cycloneive_lcell_comb \M1|char[3]~feeder (
// Equation(s):
// \M1|char[3]~feeder_combout  = \M1|char[3]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\M1|char[3]~3_combout ),
	.cin(gnd),
	.combout(\M1|char[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \M1|char[3]~feeder .lut_mask = 16'hFF00;
defparam \M1|char[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y69_N27
dffeas \M1|char[3] (
	.clk(!\PS2_CLK~inputclkctrl_outclk ),
	.d(\M1|char[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M1|char [3]),
	.prn(vcc));
// synopsys translate_off
defparam \M1|char[3] .is_wysiwyg = "true";
defparam \M1|char[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y69_N0
cycloneive_lcell_comb \M1|bitPos~2 (
// Equation(s):
// \M1|bitPos~2_combout  = \M1|char [4] $ (\M1|char [6] $ (\M1|char [5] $ (!\M1|char [3])))

	.dataa(\M1|char [4]),
	.datab(\M1|char [6]),
	.datac(\M1|char [5]),
	.datad(\M1|char [3]),
	.cin(gnd),
	.combout(\M1|bitPos~2_combout ),
	.cout());
// synopsys translate_off
defparam \M1|bitPos~2 .lut_mask = 16'h9669;
defparam \M1|bitPos~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y69_N18
cycloneive_lcell_comb \M1|bitPos~3 (
// Equation(s):
// \M1|bitPos~3_combout  = (!\M1|bitPos [1] & (\M1|char [7] $ (\M1|bitPos~1_combout  $ (\M1|bitPos~2_combout ))))

	.dataa(\M1|char [7]),
	.datab(\M1|bitPos [1]),
	.datac(\M1|bitPos~1_combout ),
	.datad(\M1|bitPos~2_combout ),
	.cin(gnd),
	.combout(\M1|bitPos~3_combout ),
	.cout());
// synopsys translate_off
defparam \M1|bitPos~3 .lut_mask = 16'h2112;
defparam \M1|bitPos~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y69_N28
cycloneive_lcell_comb \M1|bitPos~4 (
// Equation(s):
// \M1|bitPos~4_combout  = (!\M1|bitPos [2] & (\M1|bitPos [0] & (\M1|bitPos [3] & \M1|bitPos~3_combout )))

	.dataa(\M1|bitPos [2]),
	.datab(\M1|bitPos [0]),
	.datac(\M1|bitPos [3]),
	.datad(\M1|bitPos~3_combout ),
	.cin(gnd),
	.combout(\M1|bitPos~4_combout ),
	.cout());
// synopsys translate_off
defparam \M1|bitPos~4 .lut_mask = 16'h4000;
defparam \M1|bitPos~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y69_N10
cycloneive_lcell_comb \M1|bitPos~5 (
// Equation(s):
// \M1|bitPos~5_combout  = (\KEY[0]~input_o  & (\M1|always0~0_combout  & ((\M1|bitPos~0_combout ) # (\M1|bitPos~4_combout ))))

	.dataa(\KEY[0]~input_o ),
	.datab(\M1|bitPos~0_combout ),
	.datac(\M1|always0~0_combout ),
	.datad(\M1|bitPos~4_combout ),
	.cin(gnd),
	.combout(\M1|bitPos~5_combout ),
	.cout());
// synopsys translate_off
defparam \M1|bitPos~5 .lut_mask = 16'hA080;
defparam \M1|bitPos~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y69_N11
dffeas \M1|bitPos[3] (
	.clk(!\PS2_CLK~inputclkctrl_outclk ),
	.d(\M1|bitPos~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M1|bitPos [3]),
	.prn(vcc));
// synopsys translate_off
defparam \M1|bitPos[3] .is_wysiwyg = "true";
defparam \M1|bitPos[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y69_N10
cycloneive_lcell_comb \M1|always0~0 (
// Equation(s):
// \M1|always0~0_combout  = (\PS2_DAT~input_o ) # ((\M1|bitPos [1]) # ((\M1|bitPos [3]) # (!\M1|newChar~0_combout )))

	.dataa(\PS2_DAT~input_o ),
	.datab(\M1|bitPos [1]),
	.datac(\M1|bitPos [3]),
	.datad(\M1|newChar~0_combout ),
	.cin(gnd),
	.combout(\M1|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \M1|always0~0 .lut_mask = 16'hFEFF;
defparam \M1|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y69_N4
cycloneive_lcell_comb \M1|always0~2 (
// Equation(s):
// \M1|always0~2_combout  = \PS2_DAT~input_o  $ (\M1|char [0] $ (\M1|char [1] $ (\M1|char [2])))

	.dataa(\PS2_DAT~input_o ),
	.datab(\M1|char [0]),
	.datac(\M1|char [1]),
	.datad(\M1|char [2]),
	.cin(gnd),
	.combout(\M1|always0~2_combout ),
	.cout());
// synopsys translate_off
defparam \M1|always0~2 .lut_mask = 16'h6996;
defparam \M1|always0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y69_N22
cycloneive_lcell_comb \M1|always0~3 (
// Equation(s):
// \M1|always0~3_combout  = \M1|char [4] $ (\M1|char [6] $ (\M1|char [5] $ (\M1|char [3])))

	.dataa(\M1|char [4]),
	.datab(\M1|char [6]),
	.datac(\M1|char [5]),
	.datad(\M1|char [3]),
	.cin(gnd),
	.combout(\M1|always0~3_combout ),
	.cout());
// synopsys translate_off
defparam \M1|always0~3 .lut_mask = 16'h6996;
defparam \M1|always0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y69_N6
cycloneive_lcell_comb \M1|bitPos~9 (
// Equation(s):
// \M1|bitPos~9_combout  = (!\M1|bitPos [2] & (\M1|char [7] $ (\M1|always0~2_combout  $ (\M1|always0~3_combout ))))

	.dataa(\M1|char [7]),
	.datab(\M1|bitPos [2]),
	.datac(\M1|always0~2_combout ),
	.datad(\M1|always0~3_combout ),
	.cin(gnd),
	.combout(\M1|bitPos~9_combout ),
	.cout());
// synopsys translate_off
defparam \M1|bitPos~9 .lut_mask = 16'h2112;
defparam \M1|bitPos~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y69_N2
cycloneive_lcell_comb \M1|bitPos~10 (
// Equation(s):
// \M1|bitPos~10_combout  = (\M1|bitPos [0] & (!\M1|bitPos [1] & ((\M1|bitPos~9_combout ) # (!\M1|bitPos [3])))) # (!\M1|bitPos [0] & (!\M1|bitPos [3] & (\M1|bitPos [1])))

	.dataa(\M1|bitPos [0]),
	.datab(\M1|bitPos [3]),
	.datac(\M1|bitPos [1]),
	.datad(\M1|bitPos~9_combout ),
	.cin(gnd),
	.combout(\M1|bitPos~10_combout ),
	.cout());
// synopsys translate_off
defparam \M1|bitPos~10 .lut_mask = 16'h1A12;
defparam \M1|bitPos~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y69_N14
cycloneive_lcell_comb \M1|bitPos~11 (
// Equation(s):
// \M1|bitPos~11_combout  = (\KEY[0]~input_o  & (\M1|always0~0_combout  & \M1|bitPos~10_combout ))

	.dataa(\KEY[0]~input_o ),
	.datab(gnd),
	.datac(\M1|always0~0_combout ),
	.datad(\M1|bitPos~10_combout ),
	.cin(gnd),
	.combout(\M1|bitPos~11_combout ),
	.cout());
// synopsys translate_off
defparam \M1|bitPos~11 .lut_mask = 16'hA000;
defparam \M1|bitPos~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y69_N15
dffeas \M1|bitPos[1] (
	.clk(!\PS2_CLK~inputclkctrl_outclk ),
	.d(\M1|bitPos~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M1|bitPos [1]),
	.prn(vcc));
// synopsys translate_off
defparam \M1|bitPos[1] .is_wysiwyg = "true";
defparam \M1|bitPos[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y69_N12
cycloneive_lcell_comb \M1|newChar~1 (
// Equation(s):
// \M1|newChar~1_combout  = (\PS2_DAT~input_o  & (\M1|bitPos [1] & (\M1|bitPos [3] & \M1|newChar~0_combout )))

	.dataa(\PS2_DAT~input_o ),
	.datab(\M1|bitPos [1]),
	.datac(\M1|bitPos [3]),
	.datad(\M1|newChar~0_combout ),
	.cin(gnd),
	.combout(\M1|newChar~1_combout ),
	.cout());
// synopsys translate_off
defparam \M1|newChar~1 .lut_mask = 16'h8000;
defparam \M1|newChar~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y69_N13
dffeas \M1|newChar (
	.clk(!\PS2_CLK~inputclkctrl_outclk ),
	.d(\M1|newChar~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M1|newChar~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M1|newChar .is_wysiwyg = "true";
defparam \M1|newChar .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G10
cycloneive_clkctrl \M1|newChar~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\M1|newChar~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\M1|newChar~clkctrl_outclk ));
// synopsys translate_off
defparam \M1|newChar~clkctrl .clock_type = "global clock";
defparam \M1|newChar~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X32_Y69_N8
cycloneive_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (!\M1|char [3] & (!\M1|char [1] & (!\M1|char [2] & !\M1|char [0])))

	.dataa(\M1|char [3]),
	.datab(\M1|char [1]),
	.datac(\M1|char [2]),
	.datad(\M1|char [0]),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h0001;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y69_N2
cycloneive_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (\M1|char [5] & (\M1|char [7] & (\M1|char [4] & \M1|char [6])))

	.dataa(\M1|char [5]),
	.datab(\M1|char [7]),
	.datac(\M1|char [4]),
	.datad(\M1|char [6]),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'h8000;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y69_N26
cycloneive_lcell_comb \lastChar[0]~0 (
// Equation(s):
// \lastChar[0]~0_combout  = (\KEY[0]~input_o  & ((!\Equal0~1_combout ) # (!\Equal0~0_combout )))

	.dataa(gnd),
	.datab(\KEY[0]~input_o ),
	.datac(\Equal0~0_combout ),
	.datad(\Equal0~1_combout ),
	.cin(gnd),
	.combout(\lastChar[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \lastChar[0]~0 .lut_mask = 16'h0CCC;
defparam \lastChar[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y69_N27
dffeas \lastChar[3] (
	.clk(\M1|newChar~clkctrl_outclk ),
	.d(gnd),
	.asdata(\M1|char [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lastChar[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(lastChar[3]),
	.prn(vcc));
// synopsys translate_off
defparam \lastChar[3] .is_wysiwyg = "true";
defparam \lastChar[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y69_N9
dffeas \lastChar[1] (
	.clk(\M1|newChar~clkctrl_outclk ),
	.d(gnd),
	.asdata(\M1|char [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lastChar[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(lastChar[1]),
	.prn(vcc));
// synopsys translate_off
defparam \lastChar[1] .is_wysiwyg = "true";
defparam \lastChar[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y69_N15
dffeas \lastChar[0] (
	.clk(\M1|newChar~clkctrl_outclk ),
	.d(gnd),
	.asdata(\M1|char [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lastChar[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(lastChar[0]),
	.prn(vcc));
// synopsys translate_off
defparam \lastChar[0] .is_wysiwyg = "true";
defparam \lastChar[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y69_N1
dffeas \lastChar[2] (
	.clk(\M1|newChar~clkctrl_outclk ),
	.d(gnd),
	.asdata(\M1|char [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lastChar[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(lastChar[2]),
	.prn(vcc));
// synopsys translate_off
defparam \lastChar[2] .is_wysiwyg = "true";
defparam \lastChar[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y69_N14
cycloneive_lcell_comb \WideOr20~0 (
// Equation(s):
// \WideOr20~0_combout  = (!lastChar[3] & ((lastChar[0] & (!lastChar[1] & !lastChar[2])) # (!lastChar[0] & ((lastChar[2])))))

	.dataa(lastChar[3]),
	.datab(lastChar[1]),
	.datac(lastChar[0]),
	.datad(lastChar[2]),
	.cin(gnd),
	.combout(\WideOr20~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr20~0 .lut_mask = 16'h0510;
defparam \WideOr20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y69_N7
dffeas \lastChar[7] (
	.clk(\M1|newChar~clkctrl_outclk ),
	.d(gnd),
	.asdata(\M1|char [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lastChar[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(lastChar[7]),
	.prn(vcc));
// synopsys translate_off
defparam \lastChar[7] .is_wysiwyg = "true";
defparam \lastChar[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y69_N3
dffeas \lastChar[5] (
	.clk(\M1|newChar~clkctrl_outclk ),
	.d(gnd),
	.asdata(\M1|char [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lastChar[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(lastChar[5]),
	.prn(vcc));
// synopsys translate_off
defparam \lastChar[5] .is_wysiwyg = "true";
defparam \lastChar[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y69_N21
dffeas \lastChar[6] (
	.clk(\M1|newChar~clkctrl_outclk ),
	.d(gnd),
	.asdata(\M1|char [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lastChar[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(lastChar[6]),
	.prn(vcc));
// synopsys translate_off
defparam \lastChar[6] .is_wysiwyg = "true";
defparam \lastChar[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y69_N24
cycloneive_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = (lastChar[7] & (lastChar[5] & (lastChar[6] & !lastChar[0])))

	.dataa(lastChar[7]),
	.datab(lastChar[5]),
	.datac(lastChar[6]),
	.datad(lastChar[0]),
	.cin(gnd),
	.combout(\Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~0 .lut_mask = 16'h0080;
defparam \Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y69_N19
dffeas \lastChar2[2] (
	.clk(\M1|newChar~clkctrl_outclk ),
	.d(gnd),
	.asdata(lastChar[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lastChar[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(lastChar2[2]),
	.prn(vcc));
// synopsys translate_off
defparam \lastChar2[2] .is_wysiwyg = "true";
defparam \lastChar2[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y69_N23
dffeas \lastChar2[0] (
	.clk(\M1|newChar~clkctrl_outclk ),
	.d(gnd),
	.asdata(lastChar[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lastChar[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(lastChar2[0]),
	.prn(vcc));
// synopsys translate_off
defparam \lastChar2[0] .is_wysiwyg = "true";
defparam \lastChar2[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y69_N7
dffeas \lastChar2[1] (
	.clk(\M1|newChar~clkctrl_outclk ),
	.d(gnd),
	.asdata(lastChar[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lastChar[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(lastChar2[1]),
	.prn(vcc));
// synopsys translate_off
defparam \lastChar2[1] .is_wysiwyg = "true";
defparam \lastChar2[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y69_N19
dffeas \lastChar2[3] (
	.clk(\M1|newChar~clkctrl_outclk ),
	.d(gnd),
	.asdata(lastChar[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lastChar[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(lastChar2[3]),
	.prn(vcc));
// synopsys translate_off
defparam \lastChar2[3] .is_wysiwyg = "true";
defparam \lastChar2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y69_N8
cycloneive_lcell_comb \WideOr6~0 (
// Equation(s):
// \WideOr6~0_combout  = (!lastChar2[3] & ((lastChar2[2] & (!lastChar2[0])) # (!lastChar2[2] & (lastChar2[0] & !lastChar2[1]))))

	.dataa(lastChar2[2]),
	.datab(lastChar2[0]),
	.datac(lastChar2[1]),
	.datad(lastChar2[3]),
	.cin(gnd),
	.combout(\WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr6~0 .lut_mask = 16'h0026;
defparam \WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y69_N27
dffeas \lastChar[4] (
	.clk(\M1|newChar~clkctrl_outclk ),
	.d(gnd),
	.asdata(\M1|char [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lastChar[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(lastChar[4]),
	.prn(vcc));
// synopsys translate_off
defparam \lastChar[4] .is_wysiwyg = "true";
defparam \lastChar[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y69_N24
cycloneive_lcell_comb \Equal1~1 (
// Equation(s):
// \Equal1~1_combout  = (!lastChar[3] & (!lastChar[2] & (!lastChar[1] & !lastChar[4])))

	.dataa(lastChar[3]),
	.datab(lastChar[2]),
	.datac(lastChar[1]),
	.datad(lastChar[4]),
	.cin(gnd),
	.combout(\Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~1 .lut_mask = 16'h0001;
defparam \Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y69_N28
cycloneive_lcell_comb \Digi0~0 (
// Equation(s):
// \Digi0~0_combout  = (\Equal1~0_combout  & ((\Equal1~1_combout  & ((!\WideOr6~0_combout ))) # (!\Equal1~1_combout  & (!\WideOr20~0_combout )))) # (!\Equal1~0_combout  & (!\WideOr20~0_combout ))

	.dataa(\WideOr20~0_combout ),
	.datab(\Equal1~0_combout ),
	.datac(\WideOr6~0_combout ),
	.datad(\Equal1~1_combout ),
	.cin(gnd),
	.combout(\Digi0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Digi0~0 .lut_mask = 16'h1D55;
defparam \Digi0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \KEY[0]~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\KEY[0]~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\KEY[0]~inputclkctrl_outclk ));
// synopsys translate_off
defparam \KEY[0]~inputclkctrl .clock_type = "global clock";
defparam \KEY[0]~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X32_Y69_N24
cycloneive_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = (\Equal0~0_combout  & \Equal0~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Equal0~0_combout ),
	.datad(\Equal0~1_combout ),
	.cin(gnd),
	.combout(\Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~2 .lut_mask = 16'hF000;
defparam \Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y69_N29
dffeas \Digi0[0]~reg0 (
	.clk(\M1|newChar~clkctrl_outclk ),
	.d(\Digi0~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digi0[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Digi0[0]~reg0 .is_wysiwyg = "true";
defparam \Digi0[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y69_N0
cycloneive_lcell_comb \WideOr19~0 (
// Equation(s):
// \WideOr19~0_combout  = (lastChar[2] & ((lastChar[3] & ((lastChar[1]) # (!lastChar[0]))) # (!lastChar[3] & (lastChar[0] $ (lastChar[1])))))

	.dataa(lastChar[3]),
	.datab(lastChar[0]),
	.datac(lastChar[2]),
	.datad(lastChar[1]),
	.cin(gnd),
	.combout(\WideOr19~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr19~0 .lut_mask = 16'hB060;
defparam \WideOr19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y69_N4
cycloneive_lcell_comb \WideOr5~0 (
// Equation(s):
// \WideOr5~0_combout  = (lastChar2[2] & ((lastChar2[1] & ((lastChar2[3]) # (!lastChar2[0]))) # (!lastChar2[1] & (lastChar2[3] $ (lastChar2[0])))))

	.dataa(lastChar2[2]),
	.datab(lastChar2[1]),
	.datac(lastChar2[3]),
	.datad(lastChar2[0]),
	.cin(gnd),
	.combout(\WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr5~0 .lut_mask = 16'h82A8;
defparam \WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y69_N28
cycloneive_lcell_comb \Digi0~1 (
// Equation(s):
// \Digi0~1_combout  = (\Equal1~0_combout  & ((\Equal1~1_combout  & ((!\WideOr5~0_combout ))) # (!\Equal1~1_combout  & (!\WideOr19~0_combout )))) # (!\Equal1~0_combout  & (!\WideOr19~0_combout ))

	.dataa(\Equal1~0_combout ),
	.datab(\WideOr19~0_combout ),
	.datac(\WideOr5~0_combout ),
	.datad(\Equal1~1_combout ),
	.cin(gnd),
	.combout(\Digi0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Digi0~1 .lut_mask = 16'h1B33;
defparam \Digi0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y69_N29
dffeas \Digi0[1]~reg0 (
	.clk(\M1|newChar~clkctrl_outclk ),
	.d(\Digi0~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digi0[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Digi0[1]~reg0 .is_wysiwyg = "true";
defparam \Digi0[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y69_N22
cycloneive_lcell_comb \WideOr4~0 (
// Equation(s):
// \WideOr4~0_combout  = (lastChar2[3] & (lastChar2[2] & ((lastChar2[1]) # (!lastChar2[0])))) # (!lastChar2[3] & (lastChar2[1] & (!lastChar2[0] & !lastChar2[2])))

	.dataa(lastChar2[3]),
	.datab(lastChar2[1]),
	.datac(lastChar2[0]),
	.datad(lastChar2[2]),
	.cin(gnd),
	.combout(\WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr4~0 .lut_mask = 16'h8A04;
defparam \WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y69_N0
cycloneive_lcell_comb \WideOr18~0 (
// Equation(s):
// \WideOr18~0_combout  = (lastChar[3] & (lastChar[2] & ((lastChar[1]) # (!lastChar[0])))) # (!lastChar[3] & (lastChar[1] & (!lastChar[2] & !lastChar[0])))

	.dataa(lastChar[3]),
	.datab(lastChar[1]),
	.datac(lastChar[2]),
	.datad(lastChar[0]),
	.cin(gnd),
	.combout(\WideOr18~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr18~0 .lut_mask = 16'h80A4;
defparam \WideOr18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y69_N10
cycloneive_lcell_comb \Digi0~2 (
// Equation(s):
// \Digi0~2_combout  = (\Equal1~0_combout  & ((\Equal1~1_combout  & (!\WideOr4~0_combout )) # (!\Equal1~1_combout  & ((!\WideOr18~0_combout ))))) # (!\Equal1~0_combout  & (((!\WideOr18~0_combout ))))

	.dataa(\WideOr4~0_combout ),
	.datab(\WideOr18~0_combout ),
	.datac(\Equal1~0_combout ),
	.datad(\Equal1~1_combout ),
	.cin(gnd),
	.combout(\Digi0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Digi0~2 .lut_mask = 16'h5333;
defparam \Digi0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y69_N11
dffeas \Digi0[2]~reg0 (
	.clk(\M1|newChar~clkctrl_outclk ),
	.d(\Digi0~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digi0[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Digi0[2]~reg0 .is_wysiwyg = "true";
defparam \Digi0[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y69_N18
cycloneive_lcell_comb \WideOr3~0 (
// Equation(s):
// \WideOr3~0_combout  = (lastChar2[0] & (lastChar2[1] $ (((!lastChar2[2]))))) # (!lastChar2[0] & ((lastChar2[1] & (lastChar2[3] & !lastChar2[2])) # (!lastChar2[1] & (!lastChar2[3] & lastChar2[2]))))

	.dataa(lastChar2[0]),
	.datab(lastChar2[1]),
	.datac(lastChar2[3]),
	.datad(lastChar2[2]),
	.cin(gnd),
	.combout(\WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr3~0 .lut_mask = 16'h8962;
defparam \WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y69_N26
cycloneive_lcell_comb \WideOr17~0 (
// Equation(s):
// \WideOr17~0_combout  = (lastChar[0] & (lastChar[1] $ (((!lastChar[2]))))) # (!lastChar[0] & ((lastChar[1] & (lastChar[3] & !lastChar[2])) # (!lastChar[1] & (!lastChar[3] & lastChar[2]))))

	.dataa(lastChar[1]),
	.datab(lastChar[0]),
	.datac(lastChar[3]),
	.datad(lastChar[2]),
	.cin(gnd),
	.combout(\WideOr17~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr17~0 .lut_mask = 16'h8964;
defparam \WideOr17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y69_N12
cycloneive_lcell_comb \Digi0~3 (
// Equation(s):
// \Digi0~3_combout  = (\Equal1~1_combout  & ((\Equal1~0_combout  & (!\WideOr3~0_combout )) # (!\Equal1~0_combout  & ((!\WideOr17~0_combout ))))) # (!\Equal1~1_combout  & (((!\WideOr17~0_combout ))))

	.dataa(\Equal1~1_combout ),
	.datab(\WideOr3~0_combout ),
	.datac(\Equal1~0_combout ),
	.datad(\WideOr17~0_combout ),
	.cin(gnd),
	.combout(\Digi0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Digi0~3 .lut_mask = 16'h207F;
defparam \Digi0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y69_N13
dffeas \Digi0[3]~reg0 (
	.clk(\M1|newChar~clkctrl_outclk ),
	.d(\Digi0~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digi0[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Digi0[3]~reg0 .is_wysiwyg = "true";
defparam \Digi0[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y69_N18
cycloneive_lcell_comb \WideOr2~0 (
// Equation(s):
// \WideOr2~0_combout  = (lastChar2[1] & (lastChar2[0] & ((!lastChar2[3])))) # (!lastChar2[1] & ((lastChar2[2] & ((!lastChar2[3]))) # (!lastChar2[2] & (lastChar2[0]))))

	.dataa(lastChar2[1]),
	.datab(lastChar2[0]),
	.datac(lastChar2[2]),
	.datad(lastChar2[3]),
	.cin(gnd),
	.combout(\WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr2~0 .lut_mask = 16'h04DC;
defparam \WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y69_N8
cycloneive_lcell_comb \WideOr16~0 (
// Equation(s):
// \WideOr16~0_combout  = (lastChar[1] & (!lastChar[3] & (lastChar[0]))) # (!lastChar[1] & ((lastChar[2] & (!lastChar[3])) # (!lastChar[2] & ((lastChar[0])))))

	.dataa(lastChar[3]),
	.datab(lastChar[0]),
	.datac(lastChar[1]),
	.datad(lastChar[2]),
	.cin(gnd),
	.combout(\WideOr16~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr16~0 .lut_mask = 16'h454C;
defparam \WideOr16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y69_N28
cycloneive_lcell_comb \Digi0~4 (
// Equation(s):
// \Digi0~4_combout  = (\Equal1~1_combout  & ((\Equal1~0_combout  & (!\WideOr2~0_combout )) # (!\Equal1~0_combout  & ((!\WideOr16~0_combout ))))) # (!\Equal1~1_combout  & (((!\WideOr16~0_combout ))))

	.dataa(\WideOr2~0_combout ),
	.datab(\Equal1~1_combout ),
	.datac(\WideOr16~0_combout ),
	.datad(\Equal1~0_combout ),
	.cin(gnd),
	.combout(\Digi0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Digi0~4 .lut_mask = 16'h470F;
defparam \Digi0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y69_N29
dffeas \Digi0[4]~reg0 (
	.clk(\M1|newChar~clkctrl_outclk ),
	.d(\Digi0~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digi0[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Digi0[4]~reg0 .is_wysiwyg = "true";
defparam \Digi0[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y69_N4
cycloneive_lcell_comb \WideOr15~0 (
// Equation(s):
// \WideOr15~0_combout  = (!lastChar[3] & ((lastChar[1] & ((lastChar[0]) # (!lastChar[2]))) # (!lastChar[1] & (lastChar[0] & !lastChar[2]))))

	.dataa(lastChar[3]),
	.datab(lastChar[1]),
	.datac(lastChar[0]),
	.datad(lastChar[2]),
	.cin(gnd),
	.combout(\WideOr15~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr15~0 .lut_mask = 16'h4054;
defparam \WideOr15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y69_N22
cycloneive_lcell_comb \WideOr1~0 (
// Equation(s):
// \WideOr1~0_combout  = (!lastChar2[3] & ((lastChar2[2] & (lastChar2[1] & lastChar2[0])) # (!lastChar2[2] & ((lastChar2[1]) # (lastChar2[0])))))

	.dataa(lastChar2[2]),
	.datab(lastChar2[1]),
	.datac(lastChar2[3]),
	.datad(lastChar2[0]),
	.cin(gnd),
	.combout(\WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr1~0 .lut_mask = 16'h0D04;
defparam \WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y69_N2
cycloneive_lcell_comb \Digi0~5 (
// Equation(s):
// \Digi0~5_combout  = (\Equal1~0_combout  & ((\Equal1~1_combout  & ((!\WideOr1~0_combout ))) # (!\Equal1~1_combout  & (!\WideOr15~0_combout )))) # (!\Equal1~0_combout  & (!\WideOr15~0_combout ))

	.dataa(\Equal1~0_combout ),
	.datab(\WideOr15~0_combout ),
	.datac(\WideOr1~0_combout ),
	.datad(\Equal1~1_combout ),
	.cin(gnd),
	.combout(\Digi0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Digi0~5 .lut_mask = 16'h1B33;
defparam \Digi0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y69_N3
dffeas \Digi0[5]~reg0 (
	.clk(\M1|newChar~clkctrl_outclk ),
	.d(\Digi0~5_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digi0[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Digi0[5]~reg0 .is_wysiwyg = "true";
defparam \Digi0[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y69_N6
cycloneive_lcell_comb \WideOr0~0 (
// Equation(s):
// \WideOr0~0_combout  = (lastChar2[1] & ((lastChar2[3]) # ((!lastChar2[2]) # (!lastChar2[0])))) # (!lastChar2[1] & (lastChar2[3] $ (((lastChar2[2])))))

	.dataa(lastChar2[3]),
	.datab(lastChar2[0]),
	.datac(lastChar2[1]),
	.datad(lastChar2[2]),
	.cin(gnd),
	.combout(\WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr0~0 .lut_mask = 16'hB5FA;
defparam \WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y69_N30
cycloneive_lcell_comb \WideOr14~0 (
// Equation(s):
// \WideOr14~0_combout  = (lastChar[1] & ((lastChar[3]) # ((!lastChar[2]) # (!lastChar[0])))) # (!lastChar[1] & (lastChar[3] $ (((lastChar[2])))))

	.dataa(lastChar[3]),
	.datab(lastChar[0]),
	.datac(lastChar[2]),
	.datad(lastChar[1]),
	.cin(gnd),
	.combout(\WideOr14~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr14~0 .lut_mask = 16'hBF5A;
defparam \WideOr14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y69_N2
cycloneive_lcell_comb \Digi0~6 (
// Equation(s):
// \Digi0~6_combout  = (\Equal1~1_combout  & ((\Equal1~0_combout  & (\WideOr0~0_combout )) # (!\Equal1~0_combout  & ((\WideOr14~0_combout ))))) # (!\Equal1~1_combout  & (((\WideOr14~0_combout ))))

	.dataa(\WideOr0~0_combout ),
	.datab(\Equal1~1_combout ),
	.datac(\Equal1~0_combout ),
	.datad(\WideOr14~0_combout ),
	.cin(gnd),
	.combout(\Digi0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Digi0~6 .lut_mask = 16'hBF80;
defparam \Digi0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y69_N3
dffeas \Digi0[6]~reg0 (
	.clk(\M1|newChar~clkctrl_outclk ),
	.d(\Digi0~6_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digi0[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Digi0[6]~reg0 .is_wysiwyg = "true";
defparam \Digi0[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y69_N31
dffeas \lastChar2[5] (
	.clk(\M1|newChar~clkctrl_outclk ),
	.d(gnd),
	.asdata(lastChar[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lastChar[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(lastChar2[5]),
	.prn(vcc));
// synopsys translate_off
defparam \lastChar2[5] .is_wysiwyg = "true";
defparam \lastChar2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y69_N24
cycloneive_lcell_comb \lastChar2[6]~feeder (
// Equation(s):
// \lastChar2[6]~feeder_combout  = lastChar[6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(lastChar[6]),
	.cin(gnd),
	.combout(\lastChar2[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \lastChar2[6]~feeder .lut_mask = 16'hFF00;
defparam \lastChar2[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y69_N25
dffeas \lastChar2[6] (
	.clk(\M1|newChar~clkctrl_outclk ),
	.d(\lastChar2[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lastChar[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(lastChar2[6]),
	.prn(vcc));
// synopsys translate_off
defparam \lastChar2[6] .is_wysiwyg = "true";
defparam \lastChar2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y69_N26
cycloneive_lcell_comb \lastChar2[7]~feeder (
// Equation(s):
// \lastChar2[7]~feeder_combout  = lastChar[7]

	.dataa(gnd),
	.datab(gnd),
	.datac(lastChar[7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\lastChar2[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \lastChar2[7]~feeder .lut_mask = 16'hF0F0;
defparam \lastChar2[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y69_N27
dffeas \lastChar2[7] (
	.clk(\M1|newChar~clkctrl_outclk ),
	.d(\lastChar2[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\lastChar[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(lastChar2[7]),
	.prn(vcc));
// synopsys translate_off
defparam \lastChar2[7] .is_wysiwyg = "true";
defparam \lastChar2[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y69_N21
dffeas \lastChar2[4] (
	.clk(\M1|newChar~clkctrl_outclk ),
	.d(gnd),
	.asdata(lastChar[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\lastChar[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(lastChar2[4]),
	.prn(vcc));
// synopsys translate_off
defparam \lastChar2[4] .is_wysiwyg = "true";
defparam \lastChar2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y69_N8
cycloneive_lcell_comb \WideOr13~0 (
// Equation(s):
// \WideOr13~0_combout  = (!lastChar2[7] & ((lastChar2[6] & ((!lastChar2[4]))) # (!lastChar2[6] & (!lastChar2[5] & lastChar2[4]))))

	.dataa(lastChar2[5]),
	.datab(lastChar2[6]),
	.datac(lastChar2[7]),
	.datad(lastChar2[4]),
	.cin(gnd),
	.combout(\WideOr13~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr13~0 .lut_mask = 16'h010C;
defparam \WideOr13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y69_N2
cycloneive_lcell_comb \WideOr27~0 (
// Equation(s):
// \WideOr27~0_combout  = (!lastChar[7] & ((lastChar[4] & (!lastChar[6] & !lastChar[5])) # (!lastChar[4] & (lastChar[6]))))

	.dataa(lastChar[4]),
	.datab(lastChar[6]),
	.datac(lastChar[5]),
	.datad(lastChar[7]),
	.cin(gnd),
	.combout(\WideOr27~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr27~0 .lut_mask = 16'h0046;
defparam \WideOr27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y69_N30
cycloneive_lcell_comb \Digi1~0 (
// Equation(s):
// \Digi1~0_combout  = (\Equal1~1_combout  & ((\Equal1~0_combout  & (!\WideOr13~0_combout )) # (!\Equal1~0_combout  & ((!\WideOr27~0_combout ))))) # (!\Equal1~1_combout  & (((!\WideOr27~0_combout ))))

	.dataa(\WideOr13~0_combout ),
	.datab(\Equal1~1_combout ),
	.datac(\WideOr27~0_combout ),
	.datad(\Equal1~0_combout ),
	.cin(gnd),
	.combout(\Digi1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Digi1~0 .lut_mask = 16'h470F;
defparam \Digi1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y69_N31
dffeas \Digi1[0]~reg0 (
	.clk(\M1|newChar~clkctrl_outclk ),
	.d(\Digi1~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digi1[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Digi1[0]~reg0 .is_wysiwyg = "true";
defparam \Digi1[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y69_N6
cycloneive_lcell_comb \WideOr12~0 (
// Equation(s):
// \WideOr12~0_combout  = (lastChar2[6] & ((lastChar2[5] & ((lastChar2[7]) # (!lastChar2[4]))) # (!lastChar2[5] & (lastChar2[7] $ (lastChar2[4])))))

	.dataa(lastChar2[5]),
	.datab(lastChar2[6]),
	.datac(lastChar2[7]),
	.datad(lastChar2[4]),
	.cin(gnd),
	.combout(\WideOr12~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr12~0 .lut_mask = 16'h84C8;
defparam \WideOr12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y69_N0
cycloneive_lcell_comb \WideOr26~0 (
// Equation(s):
// \WideOr26~0_combout  = (lastChar[6] & ((lastChar[5] & ((lastChar[7]) # (!lastChar[4]))) # (!lastChar[5] & (lastChar[7] $ (lastChar[4])))))

	.dataa(lastChar[5]),
	.datab(lastChar[7]),
	.datac(lastChar[4]),
	.datad(lastChar[6]),
	.cin(gnd),
	.combout(\WideOr26~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr26~0 .lut_mask = 16'h9E00;
defparam \WideOr26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y69_N22
cycloneive_lcell_comb \Digi1~1 (
// Equation(s):
// \Digi1~1_combout  = (\Equal1~0_combout  & ((\Equal1~1_combout  & (!\WideOr12~0_combout )) # (!\Equal1~1_combout  & ((!\WideOr26~0_combout ))))) # (!\Equal1~0_combout  & (((!\WideOr26~0_combout ))))

	.dataa(\WideOr12~0_combout ),
	.datab(\Equal1~0_combout ),
	.datac(\WideOr26~0_combout ),
	.datad(\Equal1~1_combout ),
	.cin(gnd),
	.combout(\Digi1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Digi1~1 .lut_mask = 16'h470F;
defparam \Digi1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y69_N23
dffeas \Digi1[1]~reg0 (
	.clk(\M1|newChar~clkctrl_outclk ),
	.d(\Digi1~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digi1[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Digi1[1]~reg0 .is_wysiwyg = "true";
defparam \Digi1[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y69_N14
cycloneive_lcell_comb \WideOr11~0 (
// Equation(s):
// \WideOr11~0_combout  = (lastChar2[6] & (lastChar2[7] & ((lastChar2[5]) # (!lastChar2[4])))) # (!lastChar2[6] & (lastChar2[5] & (!lastChar2[7] & !lastChar2[4])))

	.dataa(lastChar2[5]),
	.datab(lastChar2[6]),
	.datac(lastChar2[7]),
	.datad(lastChar2[4]),
	.cin(gnd),
	.combout(\WideOr11~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr11~0 .lut_mask = 16'h80C2;
defparam \WideOr11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y69_N26
cycloneive_lcell_comb \WideOr25~0 (
// Equation(s):
// \WideOr25~0_combout  = (lastChar[6] & (lastChar[7] & ((lastChar[5]) # (!lastChar[4])))) # (!lastChar[6] & (lastChar[5] & (!lastChar[4] & !lastChar[7])))

	.dataa(lastChar[6]),
	.datab(lastChar[5]),
	.datac(lastChar[4]),
	.datad(lastChar[7]),
	.cin(gnd),
	.combout(\WideOr25~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr25~0 .lut_mask = 16'h8A04;
defparam \WideOr25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y69_N12
cycloneive_lcell_comb \Digi1~2 (
// Equation(s):
// \Digi1~2_combout  = (\Equal1~1_combout  & ((\Equal1~0_combout  & (!\WideOr11~0_combout )) # (!\Equal1~0_combout  & ((!\WideOr25~0_combout ))))) # (!\Equal1~1_combout  & (((!\WideOr25~0_combout ))))

	.dataa(\WideOr11~0_combout ),
	.datab(\Equal1~1_combout ),
	.datac(\WideOr25~0_combout ),
	.datad(\Equal1~0_combout ),
	.cin(gnd),
	.combout(\Digi1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Digi1~2 .lut_mask = 16'h470F;
defparam \Digi1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y69_N13
dffeas \Digi1[2]~reg0 (
	.clk(\M1|newChar~clkctrl_outclk ),
	.d(\Digi1~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digi1[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Digi1[2]~reg0 .is_wysiwyg = "true";
defparam \Digi1[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y69_N16
cycloneive_lcell_comb \WideOr10~0 (
// Equation(s):
// \WideOr10~0_combout  = (lastChar2[4] & (lastChar2[5] $ (((!lastChar2[6]))))) # (!lastChar2[4] & ((lastChar2[5] & (lastChar2[7] & !lastChar2[6])) # (!lastChar2[5] & (!lastChar2[7] & lastChar2[6]))))

	.dataa(lastChar2[5]),
	.datab(lastChar2[4]),
	.datac(lastChar2[7]),
	.datad(lastChar2[6]),
	.cin(gnd),
	.combout(\WideOr10~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr10~0 .lut_mask = 16'h8964;
defparam \WideOr10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y69_N6
cycloneive_lcell_comb \WideOr24~0 (
// Equation(s):
// \WideOr24~0_combout  = (lastChar[4] & (lastChar[6] $ (((!lastChar[5]))))) # (!lastChar[4] & ((lastChar[6] & (!lastChar[7] & !lastChar[5])) # (!lastChar[6] & (lastChar[7] & lastChar[5]))))

	.dataa(lastChar[4]),
	.datab(lastChar[6]),
	.datac(lastChar[7]),
	.datad(lastChar[5]),
	.cin(gnd),
	.combout(\WideOr24~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr24~0 .lut_mask = 16'h9826;
defparam \WideOr24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y69_N22
cycloneive_lcell_comb \Digi1~3 (
// Equation(s):
// \Digi1~3_combout  = (\Equal1~1_combout  & ((\Equal1~0_combout  & (!\WideOr10~0_combout )) # (!\Equal1~0_combout  & ((!\WideOr24~0_combout ))))) # (!\Equal1~1_combout  & (((!\WideOr24~0_combout ))))

	.dataa(\WideOr10~0_combout ),
	.datab(\Equal1~1_combout ),
	.datac(\WideOr24~0_combout ),
	.datad(\Equal1~0_combout ),
	.cin(gnd),
	.combout(\Digi1~3_combout ),
	.cout());
// synopsys translate_off
defparam \Digi1~3 .lut_mask = 16'h470F;
defparam \Digi1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y69_N23
dffeas \Digi1[3]~reg0 (
	.clk(\M1|newChar~clkctrl_outclk ),
	.d(\Digi1~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digi1[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Digi1[3]~reg0 .is_wysiwyg = "true";
defparam \Digi1[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y69_N18
cycloneive_lcell_comb \WideOr9~0 (
// Equation(s):
// \WideOr9~0_combout  = (lastChar2[5] & (((!lastChar2[7] & lastChar2[4])))) # (!lastChar2[5] & ((lastChar2[6] & (!lastChar2[7])) # (!lastChar2[6] & ((lastChar2[4])))))

	.dataa(lastChar2[5]),
	.datab(lastChar2[6]),
	.datac(lastChar2[7]),
	.datad(lastChar2[4]),
	.cin(gnd),
	.combout(\WideOr9~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr9~0 .lut_mask = 16'h1F04;
defparam \WideOr9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y69_N20
cycloneive_lcell_comb \WideOr23~0 (
// Equation(s):
// \WideOr23~0_combout  = (lastChar[5] & (lastChar[4] & (!lastChar[7]))) # (!lastChar[5] & ((lastChar[6] & ((!lastChar[7]))) # (!lastChar[6] & (lastChar[4]))))

	.dataa(lastChar[4]),
	.datab(lastChar[7]),
	.datac(lastChar[6]),
	.datad(lastChar[5]),
	.cin(gnd),
	.combout(\WideOr23~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr23~0 .lut_mask = 16'h223A;
defparam \WideOr23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y69_N4
cycloneive_lcell_comb \Digi1~4 (
// Equation(s):
// \Digi1~4_combout  = (\Equal1~1_combout  & ((\Equal1~0_combout  & (!\WideOr9~0_combout )) # (!\Equal1~0_combout  & ((!\WideOr23~0_combout ))))) # (!\Equal1~1_combout  & (((!\WideOr23~0_combout ))))

	.dataa(\WideOr9~0_combout ),
	.datab(\Equal1~1_combout ),
	.datac(\WideOr23~0_combout ),
	.datad(\Equal1~0_combout ),
	.cin(gnd),
	.combout(\Digi1~4_combout ),
	.cout());
// synopsys translate_off
defparam \Digi1~4 .lut_mask = 16'h470F;
defparam \Digi1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y69_N5
dffeas \Digi1[4]~reg0 (
	.clk(\M1|newChar~clkctrl_outclk ),
	.d(\Digi1~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digi1[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Digi1[4]~reg0 .is_wysiwyg = "true";
defparam \Digi1[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y69_N20
cycloneive_lcell_comb \WideOr8~0 (
// Equation(s):
// \WideOr8~0_combout  = (!lastChar2[7] & ((lastChar2[5] & ((lastChar2[4]) # (!lastChar2[6]))) # (!lastChar2[5] & (!lastChar2[6] & lastChar2[4]))))

	.dataa(lastChar2[5]),
	.datab(lastChar2[6]),
	.datac(lastChar2[4]),
	.datad(lastChar2[7]),
	.cin(gnd),
	.combout(\WideOr8~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr8~0 .lut_mask = 16'h00B2;
defparam \WideOr8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y69_N12
cycloneive_lcell_comb \WideOr22~0 (
// Equation(s):
// \WideOr22~0_combout  = (!lastChar[7] & ((lastChar[5] & ((lastChar[4]) # (!lastChar[6]))) # (!lastChar[5] & (lastChar[4] & !lastChar[6]))))

	.dataa(lastChar[5]),
	.datab(lastChar[7]),
	.datac(lastChar[4]),
	.datad(lastChar[6]),
	.cin(gnd),
	.combout(\WideOr22~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr22~0 .lut_mask = 16'h2032;
defparam \WideOr22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y69_N4
cycloneive_lcell_comb \Digi1~5 (
// Equation(s):
// \Digi1~5_combout  = (\Equal1~0_combout  & ((\Equal1~1_combout  & (!\WideOr8~0_combout )) # (!\Equal1~1_combout  & ((!\WideOr22~0_combout ))))) # (!\Equal1~0_combout  & (((!\WideOr22~0_combout ))))

	.dataa(\WideOr8~0_combout ),
	.datab(\Equal1~0_combout ),
	.datac(\WideOr22~0_combout ),
	.datad(\Equal1~1_combout ),
	.cin(gnd),
	.combout(\Digi1~5_combout ),
	.cout());
// synopsys translate_off
defparam \Digi1~5 .lut_mask = 16'h470F;
defparam \Digi1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y69_N5
dffeas \Digi1[5]~reg0 (
	.clk(\M1|newChar~clkctrl_outclk ),
	.d(\Digi1~5_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digi1[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Digi1[5]~reg0 .is_wysiwyg = "true";
defparam \Digi1[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y69_N30
cycloneive_lcell_comb \WideOr7~0 (
// Equation(s):
// \WideOr7~0_combout  = (lastChar2[5] & ((lastChar2[7]) # ((!lastChar2[4]) # (!lastChar2[6])))) # (!lastChar2[5] & (lastChar2[7] $ ((lastChar2[6]))))

	.dataa(lastChar2[7]),
	.datab(lastChar2[6]),
	.datac(lastChar2[5]),
	.datad(lastChar2[4]),
	.cin(gnd),
	.combout(\WideOr7~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr7~0 .lut_mask = 16'hB6F6;
defparam \WideOr7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y69_N10
cycloneive_lcell_comb \WideOr21~0 (
// Equation(s):
// \WideOr21~0_combout  = (lastChar[5] & ((lastChar[7]) # ((!lastChar[6]) # (!lastChar[4])))) # (!lastChar[5] & (lastChar[7] $ (((lastChar[6])))))

	.dataa(lastChar[5]),
	.datab(lastChar[7]),
	.datac(lastChar[4]),
	.datad(lastChar[6]),
	.cin(gnd),
	.combout(\WideOr21~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr21~0 .lut_mask = 16'h9BEE;
defparam \WideOr21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y69_N10
cycloneive_lcell_comb \Digi1~6 (
// Equation(s):
// \Digi1~6_combout  = (\Equal1~0_combout  & ((\Equal1~1_combout  & (\WideOr7~0_combout )) # (!\Equal1~1_combout  & ((\WideOr21~0_combout ))))) # (!\Equal1~0_combout  & (((\WideOr21~0_combout ))))

	.dataa(\WideOr7~0_combout ),
	.datab(\Equal1~0_combout ),
	.datac(\WideOr21~0_combout ),
	.datad(\Equal1~1_combout ),
	.cin(gnd),
	.combout(\Digi1~6_combout ),
	.cout());
// synopsys translate_off
defparam \Digi1~6 .lut_mask = 16'hB8F0;
defparam \Digi1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y69_N11
dffeas \Digi1[6]~reg0 (
	.clk(\M1|newChar~clkctrl_outclk ),
	.d(\Digi1~6_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digi1[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Digi1[6]~reg0 .is_wysiwyg = "true";
defparam \Digi1[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y69_N30
cycloneive_lcell_comb \Digi2~0 (
// Equation(s):
// \Digi2~0_combout  = (\Equal1~0_combout  & ((\Equal1~1_combout  & (!\WideOr20~0_combout )) # (!\Equal1~1_combout  & ((\Digi0[0]~reg0_q ))))) # (!\Equal1~0_combout  & (((\Digi0[0]~reg0_q ))))

	.dataa(\WideOr20~0_combout ),
	.datab(\Digi0[0]~reg0_q ),
	.datac(\Equal1~0_combout ),
	.datad(\Equal1~1_combout ),
	.cin(gnd),
	.combout(\Digi2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Digi2~0 .lut_mask = 16'h5CCC;
defparam \Digi2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y69_N31
dffeas \Digi2[0]~reg0 (
	.clk(\M1|newChar~clkctrl_outclk ),
	.d(\Digi2~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digi2[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Digi2[0]~reg0 .is_wysiwyg = "true";
defparam \Digi2[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y69_N20
cycloneive_lcell_comb \Digi2~1 (
// Equation(s):
// \Digi2~1_combout  = (\Equal1~1_combout  & ((\Equal1~0_combout  & ((!\WideOr19~0_combout ))) # (!\Equal1~0_combout  & (\Digi0[1]~reg0_q )))) # (!\Equal1~1_combout  & (\Digi0[1]~reg0_q ))

	.dataa(\Equal1~1_combout ),
	.datab(\Digi0[1]~reg0_q ),
	.datac(\Equal1~0_combout ),
	.datad(\WideOr19~0_combout ),
	.cin(gnd),
	.combout(\Digi2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Digi2~1 .lut_mask = 16'h4CEC;
defparam \Digi2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y69_N21
dffeas \Digi2[1]~reg0 (
	.clk(\M1|newChar~clkctrl_outclk ),
	.d(\Digi2~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digi2[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Digi2[1]~reg0 .is_wysiwyg = "true";
defparam \Digi2[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y69_N16
cycloneive_lcell_comb \Digi2~2 (
// Equation(s):
// \Digi2~2_combout  = (\Equal1~0_combout  & ((\Equal1~1_combout  & (!\WideOr18~0_combout )) # (!\Equal1~1_combout  & ((\Digi0[2]~reg0_q ))))) # (!\Equal1~0_combout  & (((\Digi0[2]~reg0_q ))))

	.dataa(\Equal1~0_combout ),
	.datab(\Equal1~1_combout ),
	.datac(\WideOr18~0_combout ),
	.datad(\Digi0[2]~reg0_q ),
	.cin(gnd),
	.combout(\Digi2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Digi2~2 .lut_mask = 16'h7F08;
defparam \Digi2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y69_N17
dffeas \Digi2[2]~reg0 (
	.clk(\M1|newChar~clkctrl_outclk ),
	.d(\Digi2~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digi2[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Digi2[2]~reg0 .is_wysiwyg = "true";
defparam \Digi2[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y69_N16
cycloneive_lcell_comb \Digi2~3 (
// Equation(s):
// \Digi2~3_combout  = (\Equal1~0_combout  & ((\Equal1~1_combout  & ((!\WideOr17~0_combout ))) # (!\Equal1~1_combout  & (\Digi0[3]~reg0_q )))) # (!\Equal1~0_combout  & (\Digi0[3]~reg0_q ))

	.dataa(\Digi0[3]~reg0_q ),
	.datab(\Equal1~0_combout ),
	.datac(\WideOr17~0_combout ),
	.datad(\Equal1~1_combout ),
	.cin(gnd),
	.combout(\Digi2~3_combout ),
	.cout());
// synopsys translate_off
defparam \Digi2~3 .lut_mask = 16'h2EAA;
defparam \Digi2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y69_N17
dffeas \Digi2[3]~reg0 (
	.clk(\M1|newChar~clkctrl_outclk ),
	.d(\Digi2~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digi2[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Digi2[3]~reg0 .is_wysiwyg = "true";
defparam \Digi2[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y69_N14
cycloneive_lcell_comb \Digi2~4 (
// Equation(s):
// \Digi2~4_combout  = (\Equal1~1_combout  & ((\Equal1~0_combout  & ((!\WideOr16~0_combout ))) # (!\Equal1~0_combout  & (\Digi0[4]~reg0_q )))) # (!\Equal1~1_combout  & (\Digi0[4]~reg0_q ))

	.dataa(\Digi0[4]~reg0_q ),
	.datab(\Equal1~1_combout ),
	.datac(\WideOr16~0_combout ),
	.datad(\Equal1~0_combout ),
	.cin(gnd),
	.combout(\Digi2~4_combout ),
	.cout());
// synopsys translate_off
defparam \Digi2~4 .lut_mask = 16'h2EAA;
defparam \Digi2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y69_N15
dffeas \Digi2[4]~reg0 (
	.clk(\M1|newChar~clkctrl_outclk ),
	.d(\Digi2~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digi2[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Digi2[4]~reg0 .is_wysiwyg = "true";
defparam \Digi2[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y69_N16
cycloneive_lcell_comb \Digi2~5 (
// Equation(s):
// \Digi2~5_combout  = (\Equal1~1_combout  & ((\Equal1~0_combout  & (!\WideOr15~0_combout )) # (!\Equal1~0_combout  & ((\Digi0[5]~reg0_q ))))) # (!\Equal1~1_combout  & (((\Digi0[5]~reg0_q ))))

	.dataa(\WideOr15~0_combout ),
	.datab(\Equal1~1_combout ),
	.datac(\Digi0[5]~reg0_q ),
	.datad(\Equal1~0_combout ),
	.cin(gnd),
	.combout(\Digi2~5_combout ),
	.cout());
// synopsys translate_off
defparam \Digi2~5 .lut_mask = 16'h74F0;
defparam \Digi2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y69_N17
dffeas \Digi2[5]~reg0 (
	.clk(\M1|newChar~clkctrl_outclk ),
	.d(\Digi2~5_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digi2[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Digi2[5]~reg0 .is_wysiwyg = "true";
defparam \Digi2[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y69_N28
cycloneive_lcell_comb \Digi2~6 (
// Equation(s):
// \Digi2~6_combout  = (\Equal1~1_combout  & ((\Equal1~0_combout  & ((\WideOr14~0_combout ))) # (!\Equal1~0_combout  & (\Digi0[6]~reg0_q )))) # (!\Equal1~1_combout  & (\Digi0[6]~reg0_q ))

	.dataa(\Digi0[6]~reg0_q ),
	.datab(\Equal1~1_combout ),
	.datac(\Equal1~0_combout ),
	.datad(\WideOr14~0_combout ),
	.cin(gnd),
	.combout(\Digi2~6_combout ),
	.cout());
// synopsys translate_off
defparam \Digi2~6 .lut_mask = 16'hEA2A;
defparam \Digi2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y69_N29
dffeas \Digi2[6]~reg0 (
	.clk(\M1|newChar~clkctrl_outclk ),
	.d(\Digi2~6_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digi2[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Digi2[6]~reg0 .is_wysiwyg = "true";
defparam \Digi2[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y69_N10
cycloneive_lcell_comb \Digi3~0 (
// Equation(s):
// \Digi3~0_combout  = (\Equal1~1_combout  & ((\Equal1~0_combout  & ((!\WideOr27~0_combout ))) # (!\Equal1~0_combout  & (\Digi1[0]~reg0_q )))) # (!\Equal1~1_combout  & (\Digi1[0]~reg0_q ))

	.dataa(\Digi1[0]~reg0_q ),
	.datab(\Equal1~1_combout ),
	.datac(\WideOr27~0_combout ),
	.datad(\Equal1~0_combout ),
	.cin(gnd),
	.combout(\Digi3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Digi3~0 .lut_mask = 16'h2EAA;
defparam \Digi3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y69_N11
dffeas \Digi3[0]~reg0 (
	.clk(\M1|newChar~clkctrl_outclk ),
	.d(\Digi3~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digi3[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Digi3[0]~reg0 .is_wysiwyg = "true";
defparam \Digi3[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y69_N18
cycloneive_lcell_comb \Digi3~1 (
// Equation(s):
// \Digi3~1_combout  = (\Equal1~0_combout  & ((\Equal1~1_combout  & ((!\WideOr26~0_combout ))) # (!\Equal1~1_combout  & (\Digi1[1]~reg0_q )))) # (!\Equal1~0_combout  & (\Digi1[1]~reg0_q ))

	.dataa(\Digi1[1]~reg0_q ),
	.datab(\Equal1~0_combout ),
	.datac(\WideOr26~0_combout ),
	.datad(\Equal1~1_combout ),
	.cin(gnd),
	.combout(\Digi3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Digi3~1 .lut_mask = 16'h2EAA;
defparam \Digi3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y69_N19
dffeas \Digi3[1]~reg0 (
	.clk(\M1|newChar~clkctrl_outclk ),
	.d(\Digi3~1_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digi3[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Digi3[1]~reg0 .is_wysiwyg = "true";
defparam \Digi3[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y69_N0
cycloneive_lcell_comb \Digi3~2 (
// Equation(s):
// \Digi3~2_combout  = (\Equal1~1_combout  & ((\Equal1~0_combout  & ((!\WideOr25~0_combout ))) # (!\Equal1~0_combout  & (\Digi1[2]~reg0_q )))) # (!\Equal1~1_combout  & (\Digi1[2]~reg0_q ))

	.dataa(\Digi1[2]~reg0_q ),
	.datab(\Equal1~1_combout ),
	.datac(\WideOr25~0_combout ),
	.datad(\Equal1~0_combout ),
	.cin(gnd),
	.combout(\Digi3~2_combout ),
	.cout());
// synopsys translate_off
defparam \Digi3~2 .lut_mask = 16'h2EAA;
defparam \Digi3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y69_N1
dffeas \Digi3[2]~reg0 (
	.clk(\M1|newChar~clkctrl_outclk ),
	.d(\Digi3~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digi3[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Digi3[2]~reg0 .is_wysiwyg = "true";
defparam \Digi3[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y69_N6
cycloneive_lcell_comb \Digi3~3 (
// Equation(s):
// \Digi3~3_combout  = (\Equal1~1_combout  & ((\Equal1~0_combout  & ((!\WideOr24~0_combout ))) # (!\Equal1~0_combout  & (\Digi1[3]~reg0_q )))) # (!\Equal1~1_combout  & (\Digi1[3]~reg0_q ))

	.dataa(\Digi1[3]~reg0_q ),
	.datab(\Equal1~1_combout ),
	.datac(\WideOr24~0_combout ),
	.datad(\Equal1~0_combout ),
	.cin(gnd),
	.combout(\Digi3~3_combout ),
	.cout());
// synopsys translate_off
defparam \Digi3~3 .lut_mask = 16'h2EAA;
defparam \Digi3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y69_N7
dffeas \Digi3[3]~reg0 (
	.clk(\M1|newChar~clkctrl_outclk ),
	.d(\Digi3~3_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digi3[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Digi3[3]~reg0 .is_wysiwyg = "true";
defparam \Digi3[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y69_N20
cycloneive_lcell_comb \Digi3~4 (
// Equation(s):
// \Digi3~4_combout  = (\Equal1~1_combout  & ((\Equal1~0_combout  & ((!\WideOr23~0_combout ))) # (!\Equal1~0_combout  & (\Digi1[4]~reg0_q )))) # (!\Equal1~1_combout  & (\Digi1[4]~reg0_q ))

	.dataa(\Digi1[4]~reg0_q ),
	.datab(\Equal1~1_combout ),
	.datac(\WideOr23~0_combout ),
	.datad(\Equal1~0_combout ),
	.cin(gnd),
	.combout(\Digi3~4_combout ),
	.cout());
// synopsys translate_off
defparam \Digi3~4 .lut_mask = 16'h2EAA;
defparam \Digi3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y69_N21
dffeas \Digi3[4]~reg0 (
	.clk(\M1|newChar~clkctrl_outclk ),
	.d(\Digi3~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digi3[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Digi3[4]~reg0 .is_wysiwyg = "true";
defparam \Digi3[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y69_N12
cycloneive_lcell_comb \Digi3~5 (
// Equation(s):
// \Digi3~5_combout  = (\Equal1~0_combout  & ((\Equal1~1_combout  & ((!\WideOr22~0_combout ))) # (!\Equal1~1_combout  & (\Digi1[5]~reg0_q )))) # (!\Equal1~0_combout  & (\Digi1[5]~reg0_q ))

	.dataa(\Digi1[5]~reg0_q ),
	.datab(\Equal1~0_combout ),
	.datac(\WideOr22~0_combout ),
	.datad(\Equal1~1_combout ),
	.cin(gnd),
	.combout(\Digi3~5_combout ),
	.cout());
// synopsys translate_off
defparam \Digi3~5 .lut_mask = 16'h2EAA;
defparam \Digi3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y69_N13
dffeas \Digi3[5]~reg0 (
	.clk(\M1|newChar~clkctrl_outclk ),
	.d(\Digi3~5_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digi3[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Digi3[5]~reg0 .is_wysiwyg = "true";
defparam \Digi3[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y69_N14
cycloneive_lcell_comb \Digi3~6 (
// Equation(s):
// \Digi3~6_combout  = (\Equal1~0_combout  & ((\Equal1~1_combout  & ((\WideOr21~0_combout ))) # (!\Equal1~1_combout  & (\Digi1[6]~reg0_q )))) # (!\Equal1~0_combout  & (\Digi1[6]~reg0_q ))

	.dataa(\Digi1[6]~reg0_q ),
	.datab(\Equal1~0_combout ),
	.datac(\WideOr21~0_combout ),
	.datad(\Equal1~1_combout ),
	.cin(gnd),
	.combout(\Digi3~6_combout ),
	.cout());
// synopsys translate_off
defparam \Digi3~6 .lut_mask = 16'hE2AA;
defparam \Digi3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y69_N15
dffeas \Digi3[6]~reg0 (
	.clk(\M1|newChar~clkctrl_outclk ),
	.d(\Digi3~6_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Digi3[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Digi3[6]~reg0 .is_wysiwyg = "true";
defparam \Digi3[6]~reg0 .power_up = "low";
// synopsys translate_on

assign Digi0[0] = \Digi0[0]~output_o ;

assign Digi0[1] = \Digi0[1]~output_o ;

assign Digi0[2] = \Digi0[2]~output_o ;

assign Digi0[3] = \Digi0[3]~output_o ;

assign Digi0[4] = \Digi0[4]~output_o ;

assign Digi0[5] = \Digi0[5]~output_o ;

assign Digi0[6] = \Digi0[6]~output_o ;

assign Digi1[0] = \Digi1[0]~output_o ;

assign Digi1[1] = \Digi1[1]~output_o ;

assign Digi1[2] = \Digi1[2]~output_o ;

assign Digi1[3] = \Digi1[3]~output_o ;

assign Digi1[4] = \Digi1[4]~output_o ;

assign Digi1[5] = \Digi1[5]~output_o ;

assign Digi1[6] = \Digi1[6]~output_o ;

assign Digi2[0] = \Digi2[0]~output_o ;

assign Digi2[1] = \Digi2[1]~output_o ;

assign Digi2[2] = \Digi2[2]~output_o ;

assign Digi2[3] = \Digi2[3]~output_o ;

assign Digi2[4] = \Digi2[4]~output_o ;

assign Digi2[5] = \Digi2[5]~output_o ;

assign Digi2[6] = \Digi2[6]~output_o ;

assign Digi3[0] = \Digi3[0]~output_o ;

assign Digi3[1] = \Digi3[1]~output_o ;

assign Digi3[2] = \Digi3[2]~output_o ;

assign Digi3[3] = \Digi3[3]~output_o ;

assign Digi3[4] = \Digi3[4]~output_o ;

assign Digi3[5] = \Digi3[5]~output_o ;

assign Digi3[6] = \Digi3[6]~output_o ;

endmodule
