# vsim -quiet -c tb_top_opt -do "sim.do" "+notimingchecks" 
# Start time: 01:27:35 on Feb 25,2019
# //  Questa Sim-64
# //  Version 10.4c linux_x86_64 Jul 19 2015
# //
# //  Copyright 1991-2015 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# do sim.do
# waveform.wlf
# ** Note: $stop    : /users/ugrad/2017/fall/lambh2/EECS112L/Repo/EECS112L_Lab3/Lab_Files/verif/tb_top.sv(46)
#    Time: 1400 ns  Iteration: 0  Instance: /tb_top
# Break in Module tb_top at /users/ugrad/2017/fall/lambh2/EECS112L/Repo/EECS112L_Lab3/Lab_Files/verif/tb_top.sv line 46
# Stopped at /users/ugrad/2017/fall/lambh2/EECS112L/Repo/EECS112L_Lab3/Lab_Files/verif/tb_top.sv line 46
# End time: 01:27:35 on Feb 25,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
