
Bai1_GPIO_Delay.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000761c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00003104  080077ac  080077ac  000177ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a8b0  0800a8b0  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  0800a8b0  0800a8b0  0001a8b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a8b8  0800a8b8  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a8b8  0800a8b8  0001a8b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a8bc  0800a8bc  0001a8bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  0800a8c0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020070  2**0
                  CONTENTS
 10 .bss          000002e0  20000070  20000070  00020070  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000350  20000350  00020070  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001cd7d  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003e35  00000000  00000000  0003ce1d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001600  00000000  00000000  00040c58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001460  00000000  00000000  00042258  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000251e6  00000000  00000000  000436b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001c4b5  00000000  00000000  0006889e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d4957  00000000  00000000  00084d53  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  001596aa  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006310  00000000  00000000  00159700  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007794 	.word	0x08007794

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	08007794 	.word	0x08007794

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b96e 	b.w	8000564 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	468c      	mov	ip, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	f040 8083 	bne.w	80003b6 <__udivmoddi4+0x116>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d947      	bls.n	8000346 <__udivmoddi4+0xa6>
 80002b6:	fab2 f282 	clz	r2, r2
 80002ba:	b142      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002bc:	f1c2 0020 	rsb	r0, r2, #32
 80002c0:	fa24 f000 	lsr.w	r0, r4, r0
 80002c4:	4091      	lsls	r1, r2
 80002c6:	4097      	lsls	r7, r2
 80002c8:	ea40 0c01 	orr.w	ip, r0, r1
 80002cc:	4094      	lsls	r4, r2
 80002ce:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002d2:	0c23      	lsrs	r3, r4, #16
 80002d4:	fbbc f6f8 	udiv	r6, ip, r8
 80002d8:	fa1f fe87 	uxth.w	lr, r7
 80002dc:	fb08 c116 	mls	r1, r8, r6, ip
 80002e0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002e4:	fb06 f10e 	mul.w	r1, r6, lr
 80002e8:	4299      	cmp	r1, r3
 80002ea:	d909      	bls.n	8000300 <__udivmoddi4+0x60>
 80002ec:	18fb      	adds	r3, r7, r3
 80002ee:	f106 30ff 	add.w	r0, r6, #4294967295
 80002f2:	f080 8119 	bcs.w	8000528 <__udivmoddi4+0x288>
 80002f6:	4299      	cmp	r1, r3
 80002f8:	f240 8116 	bls.w	8000528 <__udivmoddi4+0x288>
 80002fc:	3e02      	subs	r6, #2
 80002fe:	443b      	add	r3, r7
 8000300:	1a5b      	subs	r3, r3, r1
 8000302:	b2a4      	uxth	r4, r4
 8000304:	fbb3 f0f8 	udiv	r0, r3, r8
 8000308:	fb08 3310 	mls	r3, r8, r0, r3
 800030c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000310:	fb00 fe0e 	mul.w	lr, r0, lr
 8000314:	45a6      	cmp	lr, r4
 8000316:	d909      	bls.n	800032c <__udivmoddi4+0x8c>
 8000318:	193c      	adds	r4, r7, r4
 800031a:	f100 33ff 	add.w	r3, r0, #4294967295
 800031e:	f080 8105 	bcs.w	800052c <__udivmoddi4+0x28c>
 8000322:	45a6      	cmp	lr, r4
 8000324:	f240 8102 	bls.w	800052c <__udivmoddi4+0x28c>
 8000328:	3802      	subs	r0, #2
 800032a:	443c      	add	r4, r7
 800032c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000330:	eba4 040e 	sub.w	r4, r4, lr
 8000334:	2600      	movs	r6, #0
 8000336:	b11d      	cbz	r5, 8000340 <__udivmoddi4+0xa0>
 8000338:	40d4      	lsrs	r4, r2
 800033a:	2300      	movs	r3, #0
 800033c:	e9c5 4300 	strd	r4, r3, [r5]
 8000340:	4631      	mov	r1, r6
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	b902      	cbnz	r2, 800034a <__udivmoddi4+0xaa>
 8000348:	deff      	udf	#255	; 0xff
 800034a:	fab2 f282 	clz	r2, r2
 800034e:	2a00      	cmp	r2, #0
 8000350:	d150      	bne.n	80003f4 <__udivmoddi4+0x154>
 8000352:	1bcb      	subs	r3, r1, r7
 8000354:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000358:	fa1f f887 	uxth.w	r8, r7
 800035c:	2601      	movs	r6, #1
 800035e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000362:	0c21      	lsrs	r1, r4, #16
 8000364:	fb0e 331c 	mls	r3, lr, ip, r3
 8000368:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800036c:	fb08 f30c 	mul.w	r3, r8, ip
 8000370:	428b      	cmp	r3, r1
 8000372:	d907      	bls.n	8000384 <__udivmoddi4+0xe4>
 8000374:	1879      	adds	r1, r7, r1
 8000376:	f10c 30ff 	add.w	r0, ip, #4294967295
 800037a:	d202      	bcs.n	8000382 <__udivmoddi4+0xe2>
 800037c:	428b      	cmp	r3, r1
 800037e:	f200 80e9 	bhi.w	8000554 <__udivmoddi4+0x2b4>
 8000382:	4684      	mov	ip, r0
 8000384:	1ac9      	subs	r1, r1, r3
 8000386:	b2a3      	uxth	r3, r4
 8000388:	fbb1 f0fe 	udiv	r0, r1, lr
 800038c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000390:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000394:	fb08 f800 	mul.w	r8, r8, r0
 8000398:	45a0      	cmp	r8, r4
 800039a:	d907      	bls.n	80003ac <__udivmoddi4+0x10c>
 800039c:	193c      	adds	r4, r7, r4
 800039e:	f100 33ff 	add.w	r3, r0, #4294967295
 80003a2:	d202      	bcs.n	80003aa <__udivmoddi4+0x10a>
 80003a4:	45a0      	cmp	r8, r4
 80003a6:	f200 80d9 	bhi.w	800055c <__udivmoddi4+0x2bc>
 80003aa:	4618      	mov	r0, r3
 80003ac:	eba4 0408 	sub.w	r4, r4, r8
 80003b0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003b4:	e7bf      	b.n	8000336 <__udivmoddi4+0x96>
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d909      	bls.n	80003ce <__udivmoddi4+0x12e>
 80003ba:	2d00      	cmp	r5, #0
 80003bc:	f000 80b1 	beq.w	8000522 <__udivmoddi4+0x282>
 80003c0:	2600      	movs	r6, #0
 80003c2:	e9c5 0100 	strd	r0, r1, [r5]
 80003c6:	4630      	mov	r0, r6
 80003c8:	4631      	mov	r1, r6
 80003ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ce:	fab3 f683 	clz	r6, r3
 80003d2:	2e00      	cmp	r6, #0
 80003d4:	d14a      	bne.n	800046c <__udivmoddi4+0x1cc>
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d302      	bcc.n	80003e0 <__udivmoddi4+0x140>
 80003da:	4282      	cmp	r2, r0
 80003dc:	f200 80b8 	bhi.w	8000550 <__udivmoddi4+0x2b0>
 80003e0:	1a84      	subs	r4, r0, r2
 80003e2:	eb61 0103 	sbc.w	r1, r1, r3
 80003e6:	2001      	movs	r0, #1
 80003e8:	468c      	mov	ip, r1
 80003ea:	2d00      	cmp	r5, #0
 80003ec:	d0a8      	beq.n	8000340 <__udivmoddi4+0xa0>
 80003ee:	e9c5 4c00 	strd	r4, ip, [r5]
 80003f2:	e7a5      	b.n	8000340 <__udivmoddi4+0xa0>
 80003f4:	f1c2 0320 	rsb	r3, r2, #32
 80003f8:	fa20 f603 	lsr.w	r6, r0, r3
 80003fc:	4097      	lsls	r7, r2
 80003fe:	fa01 f002 	lsl.w	r0, r1, r2
 8000402:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000406:	40d9      	lsrs	r1, r3
 8000408:	4330      	orrs	r0, r6
 800040a:	0c03      	lsrs	r3, r0, #16
 800040c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000410:	fa1f f887 	uxth.w	r8, r7
 8000414:	fb0e 1116 	mls	r1, lr, r6, r1
 8000418:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800041c:	fb06 f108 	mul.w	r1, r6, r8
 8000420:	4299      	cmp	r1, r3
 8000422:	fa04 f402 	lsl.w	r4, r4, r2
 8000426:	d909      	bls.n	800043c <__udivmoddi4+0x19c>
 8000428:	18fb      	adds	r3, r7, r3
 800042a:	f106 3cff 	add.w	ip, r6, #4294967295
 800042e:	f080 808d 	bcs.w	800054c <__udivmoddi4+0x2ac>
 8000432:	4299      	cmp	r1, r3
 8000434:	f240 808a 	bls.w	800054c <__udivmoddi4+0x2ac>
 8000438:	3e02      	subs	r6, #2
 800043a:	443b      	add	r3, r7
 800043c:	1a5b      	subs	r3, r3, r1
 800043e:	b281      	uxth	r1, r0
 8000440:	fbb3 f0fe 	udiv	r0, r3, lr
 8000444:	fb0e 3310 	mls	r3, lr, r0, r3
 8000448:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800044c:	fb00 f308 	mul.w	r3, r0, r8
 8000450:	428b      	cmp	r3, r1
 8000452:	d907      	bls.n	8000464 <__udivmoddi4+0x1c4>
 8000454:	1879      	adds	r1, r7, r1
 8000456:	f100 3cff 	add.w	ip, r0, #4294967295
 800045a:	d273      	bcs.n	8000544 <__udivmoddi4+0x2a4>
 800045c:	428b      	cmp	r3, r1
 800045e:	d971      	bls.n	8000544 <__udivmoddi4+0x2a4>
 8000460:	3802      	subs	r0, #2
 8000462:	4439      	add	r1, r7
 8000464:	1acb      	subs	r3, r1, r3
 8000466:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800046a:	e778      	b.n	800035e <__udivmoddi4+0xbe>
 800046c:	f1c6 0c20 	rsb	ip, r6, #32
 8000470:	fa03 f406 	lsl.w	r4, r3, r6
 8000474:	fa22 f30c 	lsr.w	r3, r2, ip
 8000478:	431c      	orrs	r4, r3
 800047a:	fa20 f70c 	lsr.w	r7, r0, ip
 800047e:	fa01 f306 	lsl.w	r3, r1, r6
 8000482:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000486:	fa21 f10c 	lsr.w	r1, r1, ip
 800048a:	431f      	orrs	r7, r3
 800048c:	0c3b      	lsrs	r3, r7, #16
 800048e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000492:	fa1f f884 	uxth.w	r8, r4
 8000496:	fb0e 1119 	mls	r1, lr, r9, r1
 800049a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800049e:	fb09 fa08 	mul.w	sl, r9, r8
 80004a2:	458a      	cmp	sl, r1
 80004a4:	fa02 f206 	lsl.w	r2, r2, r6
 80004a8:	fa00 f306 	lsl.w	r3, r0, r6
 80004ac:	d908      	bls.n	80004c0 <__udivmoddi4+0x220>
 80004ae:	1861      	adds	r1, r4, r1
 80004b0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004b4:	d248      	bcs.n	8000548 <__udivmoddi4+0x2a8>
 80004b6:	458a      	cmp	sl, r1
 80004b8:	d946      	bls.n	8000548 <__udivmoddi4+0x2a8>
 80004ba:	f1a9 0902 	sub.w	r9, r9, #2
 80004be:	4421      	add	r1, r4
 80004c0:	eba1 010a 	sub.w	r1, r1, sl
 80004c4:	b2bf      	uxth	r7, r7
 80004c6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004ca:	fb0e 1110 	mls	r1, lr, r0, r1
 80004ce:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004d2:	fb00 f808 	mul.w	r8, r0, r8
 80004d6:	45b8      	cmp	r8, r7
 80004d8:	d907      	bls.n	80004ea <__udivmoddi4+0x24a>
 80004da:	19e7      	adds	r7, r4, r7
 80004dc:	f100 31ff 	add.w	r1, r0, #4294967295
 80004e0:	d22e      	bcs.n	8000540 <__udivmoddi4+0x2a0>
 80004e2:	45b8      	cmp	r8, r7
 80004e4:	d92c      	bls.n	8000540 <__udivmoddi4+0x2a0>
 80004e6:	3802      	subs	r0, #2
 80004e8:	4427      	add	r7, r4
 80004ea:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004ee:	eba7 0708 	sub.w	r7, r7, r8
 80004f2:	fba0 8902 	umull	r8, r9, r0, r2
 80004f6:	454f      	cmp	r7, r9
 80004f8:	46c6      	mov	lr, r8
 80004fa:	4649      	mov	r1, r9
 80004fc:	d31a      	bcc.n	8000534 <__udivmoddi4+0x294>
 80004fe:	d017      	beq.n	8000530 <__udivmoddi4+0x290>
 8000500:	b15d      	cbz	r5, 800051a <__udivmoddi4+0x27a>
 8000502:	ebb3 020e 	subs.w	r2, r3, lr
 8000506:	eb67 0701 	sbc.w	r7, r7, r1
 800050a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800050e:	40f2      	lsrs	r2, r6
 8000510:	ea4c 0202 	orr.w	r2, ip, r2
 8000514:	40f7      	lsrs	r7, r6
 8000516:	e9c5 2700 	strd	r2, r7, [r5]
 800051a:	2600      	movs	r6, #0
 800051c:	4631      	mov	r1, r6
 800051e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000522:	462e      	mov	r6, r5
 8000524:	4628      	mov	r0, r5
 8000526:	e70b      	b.n	8000340 <__udivmoddi4+0xa0>
 8000528:	4606      	mov	r6, r0
 800052a:	e6e9      	b.n	8000300 <__udivmoddi4+0x60>
 800052c:	4618      	mov	r0, r3
 800052e:	e6fd      	b.n	800032c <__udivmoddi4+0x8c>
 8000530:	4543      	cmp	r3, r8
 8000532:	d2e5      	bcs.n	8000500 <__udivmoddi4+0x260>
 8000534:	ebb8 0e02 	subs.w	lr, r8, r2
 8000538:	eb69 0104 	sbc.w	r1, r9, r4
 800053c:	3801      	subs	r0, #1
 800053e:	e7df      	b.n	8000500 <__udivmoddi4+0x260>
 8000540:	4608      	mov	r0, r1
 8000542:	e7d2      	b.n	80004ea <__udivmoddi4+0x24a>
 8000544:	4660      	mov	r0, ip
 8000546:	e78d      	b.n	8000464 <__udivmoddi4+0x1c4>
 8000548:	4681      	mov	r9, r0
 800054a:	e7b9      	b.n	80004c0 <__udivmoddi4+0x220>
 800054c:	4666      	mov	r6, ip
 800054e:	e775      	b.n	800043c <__udivmoddi4+0x19c>
 8000550:	4630      	mov	r0, r6
 8000552:	e74a      	b.n	80003ea <__udivmoddi4+0x14a>
 8000554:	f1ac 0c02 	sub.w	ip, ip, #2
 8000558:	4439      	add	r1, r7
 800055a:	e713      	b.n	8000384 <__udivmoddi4+0xe4>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	e724      	b.n	80003ac <__udivmoddi4+0x10c>
 8000562:	bf00      	nop

08000564 <__aeabi_idiv0>:
 8000564:	4770      	bx	lr
 8000566:	bf00      	nop

08000568 <button_Scan>:
  * @brief  Scan matrix button
  * @param  None
  * @note  	Call every 50ms
  * @retval None
  */
void button_Scan(){
 8000568:	b580      	push	{r7, lr}
 800056a:	b084      	sub	sp, #16
 800056c:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 0);
 800056e:	2200      	movs	r2, #0
 8000570:	2108      	movs	r1, #8
 8000572:	482f      	ldr	r0, [pc, #188]	; (8000630 <button_Scan+0xc8>)
 8000574:	f002 f96a 	bl	800284c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 8000578:	2201      	movs	r2, #1
 800057a:	2108      	movs	r1, #8
 800057c:	482c      	ldr	r0, [pc, #176]	; (8000630 <button_Scan+0xc8>)
 800057e:	f002 f965 	bl	800284c <HAL_GPIO_WritePin>
	  HAL_SPI_Receive(&hspi1, (void*)&spi_button, 2, 10);
 8000582:	230a      	movs	r3, #10
 8000584:	2202      	movs	r2, #2
 8000586:	492b      	ldr	r1, [pc, #172]	; (8000634 <button_Scan+0xcc>)
 8000588:	482b      	ldr	r0, [pc, #172]	; (8000638 <button_Scan+0xd0>)
 800058a:	f003 ff64 	bl	8004456 <HAL_SPI_Receive>
	  int button_index = 0;
 800058e:	2300      	movs	r3, #0
 8000590:	60fb      	str	r3, [r7, #12]
	  uint16_t mask = 0x8000;
 8000592:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000596:	817b      	strh	r3, [r7, #10]
	  for(int i = 0; i < 16; i++){
 8000598:	2300      	movs	r3, #0
 800059a:	607b      	str	r3, [r7, #4]
 800059c:	e03f      	b.n	800061e <button_Scan+0xb6>
		  if(i >= 0 && i <= 3){
 800059e:	687b      	ldr	r3, [r7, #4]
 80005a0:	2b00      	cmp	r3, #0
 80005a2:	db06      	blt.n	80005b2 <button_Scan+0x4a>
 80005a4:	687b      	ldr	r3, [r7, #4]
 80005a6:	2b03      	cmp	r3, #3
 80005a8:	dc03      	bgt.n	80005b2 <button_Scan+0x4a>
			  button_index = i + 4;
 80005aa:	687b      	ldr	r3, [r7, #4]
 80005ac:	3304      	adds	r3, #4
 80005ae:	60fb      	str	r3, [r7, #12]
 80005b0:	e018      	b.n	80005e4 <button_Scan+0x7c>
		  } else if (i >= 4 && i <= 7){
 80005b2:	687b      	ldr	r3, [r7, #4]
 80005b4:	2b03      	cmp	r3, #3
 80005b6:	dd07      	ble.n	80005c8 <button_Scan+0x60>
 80005b8:	687b      	ldr	r3, [r7, #4]
 80005ba:	2b07      	cmp	r3, #7
 80005bc:	dc04      	bgt.n	80005c8 <button_Scan+0x60>
			  button_index = 7 - i;
 80005be:	687b      	ldr	r3, [r7, #4]
 80005c0:	f1c3 0307 	rsb	r3, r3, #7
 80005c4:	60fb      	str	r3, [r7, #12]
 80005c6:	e00d      	b.n	80005e4 <button_Scan+0x7c>
		  } else if (i >= 8 && i <= 11){
 80005c8:	687b      	ldr	r3, [r7, #4]
 80005ca:	2b07      	cmp	r3, #7
 80005cc:	dd06      	ble.n	80005dc <button_Scan+0x74>
 80005ce:	687b      	ldr	r3, [r7, #4]
 80005d0:	2b0b      	cmp	r3, #11
 80005d2:	dc03      	bgt.n	80005dc <button_Scan+0x74>
			  button_index = i + 4;
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	3304      	adds	r3, #4
 80005d8:	60fb      	str	r3, [r7, #12]
 80005da:	e003      	b.n	80005e4 <button_Scan+0x7c>
		  } else {
			  button_index = 23 - i;
 80005dc:	687b      	ldr	r3, [r7, #4]
 80005de:	f1c3 0317 	rsb	r3, r3, #23
 80005e2:	60fb      	str	r3, [r7, #12]
		  }
		  if(spi_button & mask) button_count[button_index] = 0;
 80005e4:	4b13      	ldr	r3, [pc, #76]	; (8000634 <button_Scan+0xcc>)
 80005e6:	881a      	ldrh	r2, [r3, #0]
 80005e8:	897b      	ldrh	r3, [r7, #10]
 80005ea:	4013      	ands	r3, r2
 80005ec:	b29b      	uxth	r3, r3
 80005ee:	2b00      	cmp	r3, #0
 80005f0:	d005      	beq.n	80005fe <button_Scan+0x96>
 80005f2:	4a12      	ldr	r2, [pc, #72]	; (800063c <button_Scan+0xd4>)
 80005f4:	68fb      	ldr	r3, [r7, #12]
 80005f6:	2100      	movs	r1, #0
 80005f8:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 80005fc:	e009      	b.n	8000612 <button_Scan+0xaa>
		  else button_count[button_index]++;
 80005fe:	4a0f      	ldr	r2, [pc, #60]	; (800063c <button_Scan+0xd4>)
 8000600:	68fb      	ldr	r3, [r7, #12]
 8000602:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000606:	3301      	adds	r3, #1
 8000608:	b299      	uxth	r1, r3
 800060a:	4a0c      	ldr	r2, [pc, #48]	; (800063c <button_Scan+0xd4>)
 800060c:	68fb      	ldr	r3, [r7, #12]
 800060e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		  mask = mask >> 1;
 8000612:	897b      	ldrh	r3, [r7, #10]
 8000614:	085b      	lsrs	r3, r3, #1
 8000616:	817b      	strh	r3, [r7, #10]
	  for(int i = 0; i < 16; i++){
 8000618:	687b      	ldr	r3, [r7, #4]
 800061a:	3301      	adds	r3, #1
 800061c:	607b      	str	r3, [r7, #4]
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	2b0f      	cmp	r3, #15
 8000622:	ddbc      	ble.n	800059e <button_Scan+0x36>
	  }
}
 8000624:	bf00      	nop
 8000626:	bf00      	nop
 8000628:	3710      	adds	r7, #16
 800062a:	46bd      	mov	sp, r7
 800062c:	bd80      	pop	{r7, pc}
 800062e:	bf00      	nop
 8000630:	40020c00 	.word	0x40020c00
 8000634:	2000008c 	.word	0x2000008c
 8000638:	200001c0 	.word	0x200001c0
 800063c:	200000b0 	.word	0x200000b0

08000640 <ds3231_init>:
uint8_t ds3231_date;
uint8_t ds3231_day;
uint8_t ds3231_month;
uint8_t ds3231_year;

void ds3231_init(){
 8000640:	b580      	push	{r7, lr}
 8000642:	af00      	add	r7, sp, #0
	ds3231_buffer[0] = DEC2BCD(30); //second
 8000644:	201e      	movs	r0, #30
 8000646:	f001 fcdd 	bl	8002004 <DEC2BCD>
 800064a:	4603      	mov	r3, r0
 800064c:	461a      	mov	r2, r3
 800064e:	4b1c      	ldr	r3, [pc, #112]	; (80006c0 <ds3231_init+0x80>)
 8000650:	701a      	strb	r2, [r3, #0]
	ds3231_buffer[1] = DEC2BCD(22); //minute
 8000652:	2016      	movs	r0, #22
 8000654:	f001 fcd6 	bl	8002004 <DEC2BCD>
 8000658:	4603      	mov	r3, r0
 800065a:	461a      	mov	r2, r3
 800065c:	4b18      	ldr	r3, [pc, #96]	; (80006c0 <ds3231_init+0x80>)
 800065e:	705a      	strb	r2, [r3, #1]
	ds3231_buffer[2] = DEC2BCD(21); //hour
 8000660:	2015      	movs	r0, #21
 8000662:	f001 fccf 	bl	8002004 <DEC2BCD>
 8000666:	4603      	mov	r3, r0
 8000668:	461a      	mov	r2, r3
 800066a:	4b15      	ldr	r3, [pc, #84]	; (80006c0 <ds3231_init+0x80>)
 800066c:	709a      	strb	r2, [r3, #2]
	ds3231_buffer[3] = DEC2BCD(6);  //day
 800066e:	2006      	movs	r0, #6
 8000670:	f001 fcc8 	bl	8002004 <DEC2BCD>
 8000674:	4603      	mov	r3, r0
 8000676:	461a      	mov	r2, r3
 8000678:	4b11      	ldr	r3, [pc, #68]	; (80006c0 <ds3231_init+0x80>)
 800067a:	70da      	strb	r2, [r3, #3]
	ds3231_buffer[4] = DEC2BCD(15); //date
 800067c:	200f      	movs	r0, #15
 800067e:	f001 fcc1 	bl	8002004 <DEC2BCD>
 8000682:	4603      	mov	r3, r0
 8000684:	461a      	mov	r2, r3
 8000686:	4b0e      	ldr	r3, [pc, #56]	; (80006c0 <ds3231_init+0x80>)
 8000688:	711a      	strb	r2, [r3, #4]
	ds3231_buffer[5] = DEC2BCD(9);  //month
 800068a:	2009      	movs	r0, #9
 800068c:	f001 fcba 	bl	8002004 <DEC2BCD>
 8000690:	4603      	mov	r3, r0
 8000692:	461a      	mov	r2, r3
 8000694:	4b0a      	ldr	r3, [pc, #40]	; (80006c0 <ds3231_init+0x80>)
 8000696:	715a      	strb	r2, [r3, #5]
	ds3231_buffer[6] = DEC2BCD(23); //year
 8000698:	2017      	movs	r0, #23
 800069a:	f001 fcb3 	bl	8002004 <DEC2BCD>
 800069e:	4603      	mov	r3, r0
 80006a0:	461a      	mov	r2, r3
 80006a2:	4b07      	ldr	r3, [pc, #28]	; (80006c0 <ds3231_init+0x80>)
 80006a4:	719a      	strb	r2, [r3, #6]
	if(HAL_I2C_IsDeviceReady(&hi2c1, DS3231_ADDRESS, 3, 50) != HAL_OK){
 80006a6:	2332      	movs	r3, #50	; 0x32
 80006a8:	2203      	movs	r2, #3
 80006aa:	21d0      	movs	r1, #208	; 0xd0
 80006ac:	4805      	ldr	r0, [pc, #20]	; (80006c4 <ds3231_init+0x84>)
 80006ae:	f002 fd4b 	bl	8003148 <HAL_I2C_IsDeviceReady>
 80006b2:	4603      	mov	r3, r0
 80006b4:	2b00      	cmp	r3, #0
 80006b6:	d000      	beq.n	80006ba <ds3231_init+0x7a>
		while(1);
 80006b8:	e7fe      	b.n	80006b8 <ds3231_init+0x78>
	};
}
 80006ba:	bf00      	nop
 80006bc:	bd80      	pop	{r7, pc}
 80006be:	bf00      	nop
 80006c0:	200000d8 	.word	0x200000d8
 80006c4:	20000130 	.word	0x20000130

080006c8 <ds3231_Write>:

void ds3231_Write(uint8_t address, uint8_t value){
 80006c8:	b580      	push	{r7, lr}
 80006ca:	b088      	sub	sp, #32
 80006cc:	af04      	add	r7, sp, #16
 80006ce:	4603      	mov	r3, r0
 80006d0:	460a      	mov	r2, r1
 80006d2:	71fb      	strb	r3, [r7, #7]
 80006d4:	4613      	mov	r3, r2
 80006d6:	71bb      	strb	r3, [r7, #6]
	uint8_t temp = DEC2BCD(value);
 80006d8:	79bb      	ldrb	r3, [r7, #6]
 80006da:	4618      	mov	r0, r3
 80006dc:	f001 fc92 	bl	8002004 <DEC2BCD>
 80006e0:	4603      	mov	r3, r0
 80006e2:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Mem_Write(&hi2c1, DS3231_ADDRESS, address, I2C_MEMADD_SIZE_8BIT, &temp, 1,10);
 80006e4:	79fb      	ldrb	r3, [r7, #7]
 80006e6:	b29a      	uxth	r2, r3
 80006e8:	230a      	movs	r3, #10
 80006ea:	9302      	str	r3, [sp, #8]
 80006ec:	2301      	movs	r3, #1
 80006ee:	9301      	str	r3, [sp, #4]
 80006f0:	f107 030f 	add.w	r3, r7, #15
 80006f4:	9300      	str	r3, [sp, #0]
 80006f6:	2301      	movs	r3, #1
 80006f8:	21d0      	movs	r1, #208	; 0xd0
 80006fa:	4803      	ldr	r0, [pc, #12]	; (8000708 <ds3231_Write+0x40>)
 80006fc:	f002 fa04 	bl	8002b08 <HAL_I2C_Mem_Write>
}
 8000700:	bf00      	nop
 8000702:	3710      	adds	r7, #16
 8000704:	46bd      	mov	sp, r7
 8000706:	bd80      	pop	{r7, pc}
 8000708:	20000130 	.word	0x20000130

0800070c <ds3231_ReadTime>:

void ds3231_ReadTime(){
 800070c:	b580      	push	{r7, lr}
 800070e:	b084      	sub	sp, #16
 8000710:	af04      	add	r7, sp, #16
	HAL_I2C_Mem_Read(&hi2c1, DS3231_ADDRESS, 0x00, I2C_MEMADD_SIZE_8BIT, ds3231_buffer, 7, 10);
 8000712:	230a      	movs	r3, #10
 8000714:	9302      	str	r3, [sp, #8]
 8000716:	2307      	movs	r3, #7
 8000718:	9301      	str	r3, [sp, #4]
 800071a:	4b25      	ldr	r3, [pc, #148]	; (80007b0 <ds3231_ReadTime+0xa4>)
 800071c:	9300      	str	r3, [sp, #0]
 800071e:	2301      	movs	r3, #1
 8000720:	2200      	movs	r2, #0
 8000722:	21d0      	movs	r1, #208	; 0xd0
 8000724:	4823      	ldr	r0, [pc, #140]	; (80007b4 <ds3231_ReadTime+0xa8>)
 8000726:	f002 fae9 	bl	8002cfc <HAL_I2C_Mem_Read>
	ds3231_sec = BCD2DEC(ds3231_buffer[0]);
 800072a:	4b21      	ldr	r3, [pc, #132]	; (80007b0 <ds3231_ReadTime+0xa4>)
 800072c:	781b      	ldrb	r3, [r3, #0]
 800072e:	4618      	mov	r0, r3
 8000730:	f001 fc4e 	bl	8001fd0 <BCD2DEC>
 8000734:	4603      	mov	r3, r0
 8000736:	461a      	mov	r2, r3
 8000738:	4b1f      	ldr	r3, [pc, #124]	; (80007b8 <ds3231_ReadTime+0xac>)
 800073a:	701a      	strb	r2, [r3, #0]
	ds3231_min = BCD2DEC(ds3231_buffer[1]);
 800073c:	4b1c      	ldr	r3, [pc, #112]	; (80007b0 <ds3231_ReadTime+0xa4>)
 800073e:	785b      	ldrb	r3, [r3, #1]
 8000740:	4618      	mov	r0, r3
 8000742:	f001 fc45 	bl	8001fd0 <BCD2DEC>
 8000746:	4603      	mov	r3, r0
 8000748:	461a      	mov	r2, r3
 800074a:	4b1c      	ldr	r3, [pc, #112]	; (80007bc <ds3231_ReadTime+0xb0>)
 800074c:	701a      	strb	r2, [r3, #0]
	ds3231_hours = BCD2DEC(ds3231_buffer[2]);
 800074e:	4b18      	ldr	r3, [pc, #96]	; (80007b0 <ds3231_ReadTime+0xa4>)
 8000750:	789b      	ldrb	r3, [r3, #2]
 8000752:	4618      	mov	r0, r3
 8000754:	f001 fc3c 	bl	8001fd0 <BCD2DEC>
 8000758:	4603      	mov	r3, r0
 800075a:	461a      	mov	r2, r3
 800075c:	4b18      	ldr	r3, [pc, #96]	; (80007c0 <ds3231_ReadTime+0xb4>)
 800075e:	701a      	strb	r2, [r3, #0]
	ds3231_day = BCD2DEC(ds3231_buffer[3]);
 8000760:	4b13      	ldr	r3, [pc, #76]	; (80007b0 <ds3231_ReadTime+0xa4>)
 8000762:	78db      	ldrb	r3, [r3, #3]
 8000764:	4618      	mov	r0, r3
 8000766:	f001 fc33 	bl	8001fd0 <BCD2DEC>
 800076a:	4603      	mov	r3, r0
 800076c:	461a      	mov	r2, r3
 800076e:	4b15      	ldr	r3, [pc, #84]	; (80007c4 <ds3231_ReadTime+0xb8>)
 8000770:	701a      	strb	r2, [r3, #0]
	ds3231_date = BCD2DEC(ds3231_buffer[4]);
 8000772:	4b0f      	ldr	r3, [pc, #60]	; (80007b0 <ds3231_ReadTime+0xa4>)
 8000774:	791b      	ldrb	r3, [r3, #4]
 8000776:	4618      	mov	r0, r3
 8000778:	f001 fc2a 	bl	8001fd0 <BCD2DEC>
 800077c:	4603      	mov	r3, r0
 800077e:	461a      	mov	r2, r3
 8000780:	4b11      	ldr	r3, [pc, #68]	; (80007c8 <ds3231_ReadTime+0xbc>)
 8000782:	701a      	strb	r2, [r3, #0]
	ds3231_month = BCD2DEC(ds3231_buffer[5]);
 8000784:	4b0a      	ldr	r3, [pc, #40]	; (80007b0 <ds3231_ReadTime+0xa4>)
 8000786:	795b      	ldrb	r3, [r3, #5]
 8000788:	4618      	mov	r0, r3
 800078a:	f001 fc21 	bl	8001fd0 <BCD2DEC>
 800078e:	4603      	mov	r3, r0
 8000790:	461a      	mov	r2, r3
 8000792:	4b0e      	ldr	r3, [pc, #56]	; (80007cc <ds3231_ReadTime+0xc0>)
 8000794:	701a      	strb	r2, [r3, #0]
	ds3231_year = BCD2DEC(ds3231_buffer[6]);
 8000796:	4b06      	ldr	r3, [pc, #24]	; (80007b0 <ds3231_ReadTime+0xa4>)
 8000798:	799b      	ldrb	r3, [r3, #6]
 800079a:	4618      	mov	r0, r3
 800079c:	f001 fc18 	bl	8001fd0 <BCD2DEC>
 80007a0:	4603      	mov	r3, r0
 80007a2:	461a      	mov	r2, r3
 80007a4:	4b0a      	ldr	r3, [pc, #40]	; (80007d0 <ds3231_ReadTime+0xc4>)
 80007a6:	701a      	strb	r2, [r3, #0]
}
 80007a8:	bf00      	nop
 80007aa:	46bd      	mov	sp, r7
 80007ac:	bd80      	pop	{r7, pc}
 80007ae:	bf00      	nop
 80007b0:	200000d8 	.word	0x200000d8
 80007b4:	20000130 	.word	0x20000130
 80007b8:	200000d0 	.word	0x200000d0
 80007bc:	200000d2 	.word	0x200000d2
 80007c0:	200000d5 	.word	0x200000d5
 80007c4:	200000d4 	.word	0x200000d4
 80007c8:	200000d3 	.word	0x200000d3
 80007cc:	200000d6 	.word	0x200000d6
 80007d0:	200000d1 	.word	0x200000d1

080007d4 <MX_FSMC_Init>:

SRAM_HandleTypeDef hsram1;

/* FSMC initialization function */
void MX_FSMC_Init(void)
{
 80007d4:	b580      	push	{r7, lr}
 80007d6:	b08e      	sub	sp, #56	; 0x38
 80007d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 80007da:	f107 031c 	add.w	r3, r7, #28
 80007de:	2200      	movs	r2, #0
 80007e0:	601a      	str	r2, [r3, #0]
 80007e2:	605a      	str	r2, [r3, #4]
 80007e4:	609a      	str	r2, [r3, #8]
 80007e6:	60da      	str	r2, [r3, #12]
 80007e8:	611a      	str	r2, [r3, #16]
 80007ea:	615a      	str	r2, [r3, #20]
 80007ec:	619a      	str	r2, [r3, #24]
  FSMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 80007ee:	463b      	mov	r3, r7
 80007f0:	2200      	movs	r2, #0
 80007f2:	601a      	str	r2, [r3, #0]
 80007f4:	605a      	str	r2, [r3, #4]
 80007f6:	609a      	str	r2, [r3, #8]
 80007f8:	60da      	str	r2, [r3, #12]
 80007fa:	611a      	str	r2, [r3, #16]
 80007fc:	615a      	str	r2, [r3, #20]
 80007fe:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 8000800:	4b2f      	ldr	r3, [pc, #188]	; (80008c0 <MX_FSMC_Init+0xec>)
 8000802:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 8000806:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 8000808:	4b2d      	ldr	r3, [pc, #180]	; (80008c0 <MX_FSMC_Init+0xec>)
 800080a:	4a2e      	ldr	r2, [pc, #184]	; (80008c4 <MX_FSMC_Init+0xf0>)
 800080c:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 800080e:	4b2c      	ldr	r3, [pc, #176]	; (80008c0 <MX_FSMC_Init+0xec>)
 8000810:	2200      	movs	r2, #0
 8000812:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 8000814:	4b2a      	ldr	r3, [pc, #168]	; (80008c0 <MX_FSMC_Init+0xec>)
 8000816:	2200      	movs	r2, #0
 8000818:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 800081a:	4b29      	ldr	r3, [pc, #164]	; (80008c0 <MX_FSMC_Init+0xec>)
 800081c:	2200      	movs	r2, #0
 800081e:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 8000820:	4b27      	ldr	r3, [pc, #156]	; (80008c0 <MX_FSMC_Init+0xec>)
 8000822:	2210      	movs	r2, #16
 8000824:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 8000826:	4b26      	ldr	r3, [pc, #152]	; (80008c0 <MX_FSMC_Init+0xec>)
 8000828:	2200      	movs	r2, #0
 800082a:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 800082c:	4b24      	ldr	r3, [pc, #144]	; (80008c0 <MX_FSMC_Init+0xec>)
 800082e:	2200      	movs	r2, #0
 8000830:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 8000832:	4b23      	ldr	r3, [pc, #140]	; (80008c0 <MX_FSMC_Init+0xec>)
 8000834:	2200      	movs	r2, #0
 8000836:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 8000838:	4b21      	ldr	r3, [pc, #132]	; (80008c0 <MX_FSMC_Init+0xec>)
 800083a:	2200      	movs	r2, #0
 800083c:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 800083e:	4b20      	ldr	r3, [pc, #128]	; (80008c0 <MX_FSMC_Init+0xec>)
 8000840:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000844:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 8000846:	4b1e      	ldr	r3, [pc, #120]	; (80008c0 <MX_FSMC_Init+0xec>)
 8000848:	2200      	movs	r2, #0
 800084a:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_ENABLE;
 800084c:	4b1c      	ldr	r3, [pc, #112]	; (80008c0 <MX_FSMC_Init+0xec>)
 800084e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000852:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8000854:	4b1a      	ldr	r3, [pc, #104]	; (80008c0 <MX_FSMC_Init+0xec>)
 8000856:	2200      	movs	r2, #0
 8000858:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 800085a:	4b19      	ldr	r3, [pc, #100]	; (80008c0 <MX_FSMC_Init+0xec>)
 800085c:	2200      	movs	r2, #0
 800085e:	639a      	str	r2, [r3, #56]	; 0x38
  hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 8000860:	4b17      	ldr	r3, [pc, #92]	; (80008c0 <MX_FSMC_Init+0xec>)
 8000862:	2200      	movs	r2, #0
 8000864:	645a      	str	r2, [r3, #68]	; 0x44
  /* Timing */
  Timing.AddressSetupTime = 0xf;
 8000866:	230f      	movs	r3, #15
 8000868:	61fb      	str	r3, [r7, #28]
  Timing.AddressHoldTime = 15;
 800086a:	230f      	movs	r3, #15
 800086c:	623b      	str	r3, [r7, #32]
  Timing.DataSetupTime = 60;
 800086e:	233c      	movs	r3, #60	; 0x3c
 8000870:	627b      	str	r3, [r7, #36]	; 0x24
  Timing.BusTurnAroundDuration = 0;
 8000872:	2300      	movs	r3, #0
 8000874:	62bb      	str	r3, [r7, #40]	; 0x28
  Timing.CLKDivision = 16;
 8000876:	2310      	movs	r3, #16
 8000878:	62fb      	str	r3, [r7, #44]	; 0x2c
  Timing.DataLatency = 17;
 800087a:	2311      	movs	r3, #17
 800087c:	633b      	str	r3, [r7, #48]	; 0x30
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 800087e:	2300      	movs	r3, #0
 8000880:	637b      	str	r3, [r7, #52]	; 0x34
  /* ExtTiming */
  ExtTiming.AddressSetupTime = 8;
 8000882:	2308      	movs	r3, #8
 8000884:	603b      	str	r3, [r7, #0]
  ExtTiming.AddressHoldTime = 15;
 8000886:	230f      	movs	r3, #15
 8000888:	607b      	str	r3, [r7, #4]
  ExtTiming.DataSetupTime = 9;
 800088a:	2309      	movs	r3, #9
 800088c:	60bb      	str	r3, [r7, #8]
  ExtTiming.BusTurnAroundDuration = 0;
 800088e:	2300      	movs	r3, #0
 8000890:	60fb      	str	r3, [r7, #12]
  ExtTiming.CLKDivision = 16;
 8000892:	2310      	movs	r3, #16
 8000894:	613b      	str	r3, [r7, #16]
  ExtTiming.DataLatency = 17;
 8000896:	2311      	movs	r3, #17
 8000898:	617b      	str	r3, [r7, #20]
  ExtTiming.AccessMode = FSMC_ACCESS_MODE_A;
 800089a:	2300      	movs	r3, #0
 800089c:	61bb      	str	r3, [r7, #24]

  if (HAL_SRAM_Init(&hsram1, &Timing, &ExtTiming) != HAL_OK)
 800089e:	463a      	mov	r2, r7
 80008a0:	f107 031c 	add.w	r3, r7, #28
 80008a4:	4619      	mov	r1, r3
 80008a6:	4806      	ldr	r0, [pc, #24]	; (80008c0 <MX_FSMC_Init+0xec>)
 80008a8:	f004 f9b8 	bl	8004c1c <HAL_SRAM_Init>
 80008ac:	4603      	mov	r3, r0
 80008ae:	2b00      	cmp	r3, #0
 80008b0:	d001      	beq.n	80008b6 <MX_FSMC_Init+0xe2>
  {
    Error_Handler( );
 80008b2:	f000 ff4f 	bl	8001754 <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 80008b6:	bf00      	nop
 80008b8:	3738      	adds	r7, #56	; 0x38
 80008ba:	46bd      	mov	sp, r7
 80008bc:	bd80      	pop	{r7, pc}
 80008be:	bf00      	nop
 80008c0:	200000e0 	.word	0x200000e0
 80008c4:	a0000104 	.word	0xa0000104

080008c8 <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 80008c8:	b580      	push	{r7, lr}
 80008ca:	b086      	sub	sp, #24
 80008cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008ce:	1d3b      	adds	r3, r7, #4
 80008d0:	2200      	movs	r2, #0
 80008d2:	601a      	str	r2, [r3, #0]
 80008d4:	605a      	str	r2, [r3, #4]
 80008d6:	609a      	str	r2, [r3, #8]
 80008d8:	60da      	str	r2, [r3, #12]
 80008da:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 80008dc:	4b1c      	ldr	r3, [pc, #112]	; (8000950 <HAL_FSMC_MspInit+0x88>)
 80008de:	681b      	ldr	r3, [r3, #0]
 80008e0:	2b00      	cmp	r3, #0
 80008e2:	d131      	bne.n	8000948 <HAL_FSMC_MspInit+0x80>
    return;
  }
  FSMC_Initialized = 1;
 80008e4:	4b1a      	ldr	r3, [pc, #104]	; (8000950 <HAL_FSMC_MspInit+0x88>)
 80008e6:	2201      	movs	r2, #1
 80008e8:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 80008ea:	2300      	movs	r3, #0
 80008ec:	603b      	str	r3, [r7, #0]
 80008ee:	4b19      	ldr	r3, [pc, #100]	; (8000954 <HAL_FSMC_MspInit+0x8c>)
 80008f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80008f2:	4a18      	ldr	r2, [pc, #96]	; (8000954 <HAL_FSMC_MspInit+0x8c>)
 80008f4:	f043 0301 	orr.w	r3, r3, #1
 80008f8:	6393      	str	r3, [r2, #56]	; 0x38
 80008fa:	4b16      	ldr	r3, [pc, #88]	; (8000954 <HAL_FSMC_MspInit+0x8c>)
 80008fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80008fe:	f003 0301 	and.w	r3, r3, #1
 8000902:	603b      	str	r3, [r7, #0]
 8000904:	683b      	ldr	r3, [r7, #0]
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 8000906:	f64f 7388 	movw	r3, #65416	; 0xff88
 800090a:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800090c:	2302      	movs	r3, #2
 800090e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000910:	2300      	movs	r3, #0
 8000912:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000914:	2303      	movs	r3, #3
 8000916:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8000918:	230c      	movs	r3, #12
 800091a:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800091c:	1d3b      	adds	r3, r7, #4
 800091e:	4619      	mov	r1, r3
 8000920:	480d      	ldr	r0, [pc, #52]	; (8000958 <HAL_FSMC_MspInit+0x90>)
 8000922:	f001 fdf7 	bl	8002514 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 8000926:	f24c 73b3 	movw	r3, #51123	; 0xc7b3
 800092a:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800092c:	2302      	movs	r3, #2
 800092e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000930:	2300      	movs	r3, #0
 8000932:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000934:	2303      	movs	r3, #3
 8000936:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8000938:	230c      	movs	r3, #12
 800093a:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800093c:	1d3b      	adds	r3, r7, #4
 800093e:	4619      	mov	r1, r3
 8000940:	4806      	ldr	r0, [pc, #24]	; (800095c <HAL_FSMC_MspInit+0x94>)
 8000942:	f001 fde7 	bl	8002514 <HAL_GPIO_Init>
 8000946:	e000      	b.n	800094a <HAL_FSMC_MspInit+0x82>
    return;
 8000948:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 800094a:	3718      	adds	r7, #24
 800094c:	46bd      	mov	sp, r7
 800094e:	bd80      	pop	{r7, pc}
 8000950:	20000090 	.word	0x20000090
 8000954:	40023800 	.word	0x40023800
 8000958:	40021000 	.word	0x40021000
 800095c:	40020c00 	.word	0x40020c00

08000960 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 8000960:	b580      	push	{r7, lr}
 8000962:	b082      	sub	sp, #8
 8000964:	af00      	add	r7, sp, #0
 8000966:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8000968:	f7ff ffae 	bl	80008c8 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 800096c:	bf00      	nop
 800096e:	3708      	adds	r7, #8
 8000970:	46bd      	mov	sp, r7
 8000972:	bd80      	pop	{r7, pc}

08000974 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000974:	b580      	push	{r7, lr}
 8000976:	b08c      	sub	sp, #48	; 0x30
 8000978:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800097a:	f107 031c 	add.w	r3, r7, #28
 800097e:	2200      	movs	r2, #0
 8000980:	601a      	str	r2, [r3, #0]
 8000982:	605a      	str	r2, [r3, #4]
 8000984:	609a      	str	r2, [r3, #8]
 8000986:	60da      	str	r2, [r3, #12]
 8000988:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800098a:	2300      	movs	r3, #0
 800098c:	61bb      	str	r3, [r7, #24]
 800098e:	4b77      	ldr	r3, [pc, #476]	; (8000b6c <MX_GPIO_Init+0x1f8>)
 8000990:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000992:	4a76      	ldr	r2, [pc, #472]	; (8000b6c <MX_GPIO_Init+0x1f8>)
 8000994:	f043 0310 	orr.w	r3, r3, #16
 8000998:	6313      	str	r3, [r2, #48]	; 0x30
 800099a:	4b74      	ldr	r3, [pc, #464]	; (8000b6c <MX_GPIO_Init+0x1f8>)
 800099c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800099e:	f003 0310 	and.w	r3, r3, #16
 80009a2:	61bb      	str	r3, [r7, #24]
 80009a4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80009a6:	2300      	movs	r3, #0
 80009a8:	617b      	str	r3, [r7, #20]
 80009aa:	4b70      	ldr	r3, [pc, #448]	; (8000b6c <MX_GPIO_Init+0x1f8>)
 80009ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ae:	4a6f      	ldr	r2, [pc, #444]	; (8000b6c <MX_GPIO_Init+0x1f8>)
 80009b0:	f043 0304 	orr.w	r3, r3, #4
 80009b4:	6313      	str	r3, [r2, #48]	; 0x30
 80009b6:	4b6d      	ldr	r3, [pc, #436]	; (8000b6c <MX_GPIO_Init+0x1f8>)
 80009b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ba:	f003 0304 	and.w	r3, r3, #4
 80009be:	617b      	str	r3, [r7, #20]
 80009c0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80009c2:	2300      	movs	r3, #0
 80009c4:	613b      	str	r3, [r7, #16]
 80009c6:	4b69      	ldr	r3, [pc, #420]	; (8000b6c <MX_GPIO_Init+0x1f8>)
 80009c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009ca:	4a68      	ldr	r2, [pc, #416]	; (8000b6c <MX_GPIO_Init+0x1f8>)
 80009cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80009d0:	6313      	str	r3, [r2, #48]	; 0x30
 80009d2:	4b66      	ldr	r3, [pc, #408]	; (8000b6c <MX_GPIO_Init+0x1f8>)
 80009d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80009da:	613b      	str	r3, [r7, #16]
 80009dc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009de:	2300      	movs	r3, #0
 80009e0:	60fb      	str	r3, [r7, #12]
 80009e2:	4b62      	ldr	r3, [pc, #392]	; (8000b6c <MX_GPIO_Init+0x1f8>)
 80009e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009e6:	4a61      	ldr	r2, [pc, #388]	; (8000b6c <MX_GPIO_Init+0x1f8>)
 80009e8:	f043 0301 	orr.w	r3, r3, #1
 80009ec:	6313      	str	r3, [r2, #48]	; 0x30
 80009ee:	4b5f      	ldr	r3, [pc, #380]	; (8000b6c <MX_GPIO_Init+0x1f8>)
 80009f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009f2:	f003 0301 	and.w	r3, r3, #1
 80009f6:	60fb      	str	r3, [r7, #12]
 80009f8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80009fa:	2300      	movs	r3, #0
 80009fc:	60bb      	str	r3, [r7, #8]
 80009fe:	4b5b      	ldr	r3, [pc, #364]	; (8000b6c <MX_GPIO_Init+0x1f8>)
 8000a00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a02:	4a5a      	ldr	r2, [pc, #360]	; (8000b6c <MX_GPIO_Init+0x1f8>)
 8000a04:	f043 0308 	orr.w	r3, r3, #8
 8000a08:	6313      	str	r3, [r2, #48]	; 0x30
 8000a0a:	4b58      	ldr	r3, [pc, #352]	; (8000b6c <MX_GPIO_Init+0x1f8>)
 8000a0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a0e:	f003 0308 	and.w	r3, r3, #8
 8000a12:	60bb      	str	r3, [r7, #8]
 8000a14:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000a16:	2300      	movs	r3, #0
 8000a18:	607b      	str	r3, [r7, #4]
 8000a1a:	4b54      	ldr	r3, [pc, #336]	; (8000b6c <MX_GPIO_Init+0x1f8>)
 8000a1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a1e:	4a53      	ldr	r2, [pc, #332]	; (8000b6c <MX_GPIO_Init+0x1f8>)
 8000a20:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000a24:	6313      	str	r3, [r2, #48]	; 0x30
 8000a26:	4b51      	ldr	r3, [pc, #324]	; (8000b6c <MX_GPIO_Init+0x1f8>)
 8000a28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a2a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000a2e:	607b      	str	r3, [r7, #4]
 8000a30:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a32:	2300      	movs	r3, #0
 8000a34:	603b      	str	r3, [r7, #0]
 8000a36:	4b4d      	ldr	r3, [pc, #308]	; (8000b6c <MX_GPIO_Init+0x1f8>)
 8000a38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a3a:	4a4c      	ldr	r2, [pc, #304]	; (8000b6c <MX_GPIO_Init+0x1f8>)
 8000a3c:	f043 0302 	orr.w	r3, r3, #2
 8000a40:	6313      	str	r3, [r2, #48]	; 0x30
 8000a42:	4b4a      	ldr	r3, [pc, #296]	; (8000b6c <MX_GPIO_Init+0x1f8>)
 8000a44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a46:	f003 0302 	and.w	r3, r3, #2
 8000a4a:	603b      	str	r3, [r7, #0]
 8000a4c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin, GPIO_PIN_RESET);
 8000a4e:	2200      	movs	r2, #0
 8000a50:	2170      	movs	r1, #112	; 0x70
 8000a52:	4847      	ldr	r0, [pc, #284]	; (8000b70 <MX_GPIO_Init+0x1fc>)
 8000a54:	f001 fefa 	bl	800284c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, FSMC_RES_Pin|T_MOSI_Pin, GPIO_PIN_RESET);
 8000a58:	2200      	movs	r2, #0
 8000a5a:	f44f 5108 	mov.w	r1, #8704	; 0x2200
 8000a5e:	4845      	ldr	r0, [pc, #276]	; (8000b74 <MX_GPIO_Init+0x200>)
 8000a60:	f001 fef4 	bl	800284c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LD_LATCH_Pin|T_CLK_Pin, GPIO_PIN_RESET);
 8000a64:	2200      	movs	r2, #0
 8000a66:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8000a6a:	4843      	ldr	r0, [pc, #268]	; (8000b78 <MX_GPIO_Init+0x204>)
 8000a6c:	f001 feee 	bl	800284c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, GPIO_PIN_RESET);
 8000a70:	2200      	movs	r2, #0
 8000a72:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000a76:	4841      	ldr	r0, [pc, #260]	; (8000b7c <MX_GPIO_Init+0x208>)
 8000a78:	f001 fee8 	bl	800284c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, GPIO_PIN_RESET);
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	2108      	movs	r1, #8
 8000a80:	483f      	ldr	r0, [pc, #252]	; (8000b80 <MX_GPIO_Init+0x20c>)
 8000a82:	f001 fee3 	bl	800284c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin;
 8000a86:	2370      	movs	r3, #112	; 0x70
 8000a88:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a8a:	2301      	movs	r3, #1
 8000a8c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a8e:	2300      	movs	r3, #0
 8000a90:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a92:	2300      	movs	r3, #0
 8000a94:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000a96:	f107 031c 	add.w	r3, r7, #28
 8000a9a:	4619      	mov	r1, r3
 8000a9c:	4834      	ldr	r0, [pc, #208]	; (8000b70 <MX_GPIO_Init+0x1fc>)
 8000a9e:	f001 fd39 	bl	8002514 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = FSMC_RES_Pin|T_MOSI_Pin;
 8000aa2:	f44f 5308 	mov.w	r3, #8704	; 0x2200
 8000aa6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000aa8:	2301      	movs	r3, #1
 8000aaa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aac:	2300      	movs	r3, #0
 8000aae:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ab4:	f107 031c 	add.w	r3, r7, #28
 8000ab8:	4619      	mov	r1, r3
 8000aba:	482e      	ldr	r0, [pc, #184]	; (8000b74 <MX_GPIO_Init+0x200>)
 8000abc:	f001 fd2a 	bl	8002514 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = INPUT_X0_Pin|INPUT_X1_Pin;
 8000ac0:	23c0      	movs	r3, #192	; 0xc0
 8000ac2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ac8:	2300      	movs	r3, #0
 8000aca:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000acc:	f107 031c 	add.w	r3, r7, #28
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	482a      	ldr	r0, [pc, #168]	; (8000b7c <MX_GPIO_Init+0x208>)
 8000ad4:	f001 fd1e 	bl	8002514 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = INPUT_X2_Pin|INPUT_X3_Pin|T_PEN_Pin|T_MISO_Pin;
 8000ad8:	f241 1330 	movw	r3, #4400	; 0x1130
 8000adc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ade:	2300      	movs	r3, #0
 8000ae0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ae6:	f107 031c 	add.w	r3, r7, #28
 8000aea:	4619      	mov	r1, r3
 8000aec:	4821      	ldr	r0, [pc, #132]	; (8000b74 <MX_GPIO_Init+0x200>)
 8000aee:	f001 fd11 	bl	8002514 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin */
  GPIO_InitStruct.Pin = LD_LATCH_Pin|T_CLK_Pin;
 8000af2:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8000af6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000af8:	2301      	movs	r3, #1
 8000afa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000afc:	2300      	movs	r3, #0
 8000afe:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b00:	2300      	movs	r3, #0
 8000b02:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000b04:	f107 031c 	add.w	r3, r7, #28
 8000b08:	4619      	mov	r1, r3
 8000b0a:	481b      	ldr	r0, [pc, #108]	; (8000b78 <MX_GPIO_Init+0x204>)
 8000b0c:	f001 fd02 	bl	8002514 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = T_CS_Pin;
 8000b10:	2380      	movs	r3, #128	; 0x80
 8000b12:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b14:	2300      	movs	r3, #0
 8000b16:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b18:	2300      	movs	r3, #0
 8000b1a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(T_CS_GPIO_Port, &GPIO_InitStruct);
 8000b1c:	f107 031c 	add.w	r3, r7, #28
 8000b20:	4619      	mov	r1, r3
 8000b22:	4815      	ldr	r0, [pc, #84]	; (8000b78 <MX_GPIO_Init+0x204>)
 8000b24:	f001 fcf6 	bl	8002514 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FSMC_BLK_Pin;
 8000b28:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000b2c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b2e:	2301      	movs	r3, #1
 8000b30:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b32:	2300      	movs	r3, #0
 8000b34:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b36:	2300      	movs	r3, #0
 8000b38:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(FSMC_BLK_GPIO_Port, &GPIO_InitStruct);
 8000b3a:	f107 031c 	add.w	r3, r7, #28
 8000b3e:	4619      	mov	r1, r3
 8000b40:	480e      	ldr	r0, [pc, #56]	; (8000b7c <MX_GPIO_Init+0x208>)
 8000b42:	f001 fce7 	bl	8002514 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BTN_LOAD_Pin;
 8000b46:	2308      	movs	r3, #8
 8000b48:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b4a:	2301      	movs	r3, #1
 8000b4c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b4e:	2300      	movs	r3, #0
 8000b50:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b52:	2300      	movs	r3, #0
 8000b54:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(BTN_LOAD_GPIO_Port, &GPIO_InitStruct);
 8000b56:	f107 031c 	add.w	r3, r7, #28
 8000b5a:	4619      	mov	r1, r3
 8000b5c:	4808      	ldr	r0, [pc, #32]	; (8000b80 <MX_GPIO_Init+0x20c>)
 8000b5e:	f001 fcd9 	bl	8002514 <HAL_GPIO_Init>

}
 8000b62:	bf00      	nop
 8000b64:	3730      	adds	r7, #48	; 0x30
 8000b66:	46bd      	mov	sp, r7
 8000b68:	bd80      	pop	{r7, pc}
 8000b6a:	bf00      	nop
 8000b6c:	40023800 	.word	0x40023800
 8000b70:	40021000 	.word	0x40021000
 8000b74:	40020800 	.word	0x40020800
 8000b78:	40021800 	.word	0x40021800
 8000b7c:	40020000 	.word	0x40020000
 8000b80:	40020c00 	.word	0x40020c00

08000b84 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000b88:	4b12      	ldr	r3, [pc, #72]	; (8000bd4 <MX_I2C1_Init+0x50>)
 8000b8a:	4a13      	ldr	r2, [pc, #76]	; (8000bd8 <MX_I2C1_Init+0x54>)
 8000b8c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000b8e:	4b11      	ldr	r3, [pc, #68]	; (8000bd4 <MX_I2C1_Init+0x50>)
 8000b90:	4a12      	ldr	r2, [pc, #72]	; (8000bdc <MX_I2C1_Init+0x58>)
 8000b92:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000b94:	4b0f      	ldr	r3, [pc, #60]	; (8000bd4 <MX_I2C1_Init+0x50>)
 8000b96:	2200      	movs	r2, #0
 8000b98:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000b9a:	4b0e      	ldr	r3, [pc, #56]	; (8000bd4 <MX_I2C1_Init+0x50>)
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000ba0:	4b0c      	ldr	r3, [pc, #48]	; (8000bd4 <MX_I2C1_Init+0x50>)
 8000ba2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000ba6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000ba8:	4b0a      	ldr	r3, [pc, #40]	; (8000bd4 <MX_I2C1_Init+0x50>)
 8000baa:	2200      	movs	r2, #0
 8000bac:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000bae:	4b09      	ldr	r3, [pc, #36]	; (8000bd4 <MX_I2C1_Init+0x50>)
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000bb4:	4b07      	ldr	r3, [pc, #28]	; (8000bd4 <MX_I2C1_Init+0x50>)
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000bba:	4b06      	ldr	r3, [pc, #24]	; (8000bd4 <MX_I2C1_Init+0x50>)
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000bc0:	4804      	ldr	r0, [pc, #16]	; (8000bd4 <MX_I2C1_Init+0x50>)
 8000bc2:	f001 fe5d 	bl	8002880 <HAL_I2C_Init>
 8000bc6:	4603      	mov	r3, r0
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d001      	beq.n	8000bd0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000bcc:	f000 fdc2 	bl	8001754 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000bd0:	bf00      	nop
 8000bd2:	bd80      	pop	{r7, pc}
 8000bd4:	20000130 	.word	0x20000130
 8000bd8:	40005400 	.word	0x40005400
 8000bdc:	000186a0 	.word	0x000186a0

08000be0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b08a      	sub	sp, #40	; 0x28
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000be8:	f107 0314 	add.w	r3, r7, #20
 8000bec:	2200      	movs	r2, #0
 8000bee:	601a      	str	r2, [r3, #0]
 8000bf0:	605a      	str	r2, [r3, #4]
 8000bf2:	609a      	str	r2, [r3, #8]
 8000bf4:	60da      	str	r2, [r3, #12]
 8000bf6:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8000bf8:	687b      	ldr	r3, [r7, #4]
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	4a19      	ldr	r2, [pc, #100]	; (8000c64 <HAL_I2C_MspInit+0x84>)
 8000bfe:	4293      	cmp	r3, r2
 8000c00:	d12b      	bne.n	8000c5a <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c02:	2300      	movs	r3, #0
 8000c04:	613b      	str	r3, [r7, #16]
 8000c06:	4b18      	ldr	r3, [pc, #96]	; (8000c68 <HAL_I2C_MspInit+0x88>)
 8000c08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c0a:	4a17      	ldr	r2, [pc, #92]	; (8000c68 <HAL_I2C_MspInit+0x88>)
 8000c0c:	f043 0302 	orr.w	r3, r3, #2
 8000c10:	6313      	str	r3, [r2, #48]	; 0x30
 8000c12:	4b15      	ldr	r3, [pc, #84]	; (8000c68 <HAL_I2C_MspInit+0x88>)
 8000c14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c16:	f003 0302 	and.w	r3, r3, #2
 8000c1a:	613b      	str	r3, [r7, #16]
 8000c1c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000c1e:	23c0      	movs	r3, #192	; 0xc0
 8000c20:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000c22:	2312      	movs	r3, #18
 8000c24:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c26:	2300      	movs	r3, #0
 8000c28:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c2a:	2303      	movs	r3, #3
 8000c2c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000c2e:	2304      	movs	r3, #4
 8000c30:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c32:	f107 0314 	add.w	r3, r7, #20
 8000c36:	4619      	mov	r1, r3
 8000c38:	480c      	ldr	r0, [pc, #48]	; (8000c6c <HAL_I2C_MspInit+0x8c>)
 8000c3a:	f001 fc6b 	bl	8002514 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000c3e:	2300      	movs	r3, #0
 8000c40:	60fb      	str	r3, [r7, #12]
 8000c42:	4b09      	ldr	r3, [pc, #36]	; (8000c68 <HAL_I2C_MspInit+0x88>)
 8000c44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c46:	4a08      	ldr	r2, [pc, #32]	; (8000c68 <HAL_I2C_MspInit+0x88>)
 8000c48:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000c4c:	6413      	str	r3, [r2, #64]	; 0x40
 8000c4e:	4b06      	ldr	r3, [pc, #24]	; (8000c68 <HAL_I2C_MspInit+0x88>)
 8000c50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c52:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000c56:	60fb      	str	r3, [r7, #12]
 8000c58:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000c5a:	bf00      	nop
 8000c5c:	3728      	adds	r7, #40	; 0x28
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	bd80      	pop	{r7, pc}
 8000c62:	bf00      	nop
 8000c64:	40005400 	.word	0x40005400
 8000c68:	40023800 	.word	0x40023800
 8000c6c:	40020400 	.word	0x40020400

08000c70 <LCD_WR_REG>:
unsigned char s[50];

_lcd_dev lcddev;

void LCD_WR_REG(uint16_t reg)
{
 8000c70:	b480      	push	{r7}
 8000c72:	b083      	sub	sp, #12
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	4603      	mov	r3, r0
 8000c78:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_REG=reg;
 8000c7a:	4a04      	ldr	r2, [pc, #16]	; (8000c8c <LCD_WR_REG+0x1c>)
 8000c7c:	88fb      	ldrh	r3, [r7, #6]
 8000c7e:	8013      	strh	r3, [r2, #0]
}
 8000c80:	bf00      	nop
 8000c82:	370c      	adds	r7, #12
 8000c84:	46bd      	mov	sp, r7
 8000c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c8a:	4770      	bx	lr
 8000c8c:	600ffffe 	.word	0x600ffffe

08000c90 <LCD_WR_DATA>:

void LCD_WR_DATA(uint16_t data)
{
 8000c90:	b480      	push	{r7}
 8000c92:	b083      	sub	sp, #12
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	4603      	mov	r3, r0
 8000c98:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_RAM=data;
 8000c9a:	4a04      	ldr	r2, [pc, #16]	; (8000cac <LCD_WR_DATA+0x1c>)
 8000c9c:	88fb      	ldrh	r3, [r7, #6]
 8000c9e:	8053      	strh	r3, [r2, #2]
}
 8000ca0:	bf00      	nop
 8000ca2:	370c      	adds	r7, #12
 8000ca4:	46bd      	mov	sp, r7
 8000ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000caa:	4770      	bx	lr
 8000cac:	600ffffe 	.word	0x600ffffe

08000cb0 <LCD_RD_DATA>:

uint16_t LCD_RD_DATA(void)
{
 8000cb0:	b480      	push	{r7}
 8000cb2:	b083      	sub	sp, #12
 8000cb4:	af00      	add	r7, sp, #0
	__IO uint16_t ram;
	ram=LCD->LCD_RAM;
 8000cb6:	4b06      	ldr	r3, [pc, #24]	; (8000cd0 <LCD_RD_DATA+0x20>)
 8000cb8:	885b      	ldrh	r3, [r3, #2]
 8000cba:	b29b      	uxth	r3, r3
 8000cbc:	80fb      	strh	r3, [r7, #6]
	return ram;
 8000cbe:	88fb      	ldrh	r3, [r7, #6]
 8000cc0:	b29b      	uxth	r3, r3
}
 8000cc2:	4618      	mov	r0, r3
 8000cc4:	370c      	adds	r7, #12
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ccc:	4770      	bx	lr
 8000cce:	bf00      	nop
 8000cd0:	600ffffe 	.word	0x600ffffe

08000cd4 <lcd_AddressSet>:


void lcd_AddressSet(uint16_t x1,uint16_t y1,uint16_t x2,uint16_t y2)
{
 8000cd4:	b590      	push	{r4, r7, lr}
 8000cd6:	b083      	sub	sp, #12
 8000cd8:	af00      	add	r7, sp, #0
 8000cda:	4604      	mov	r4, r0
 8000cdc:	4608      	mov	r0, r1
 8000cde:	4611      	mov	r1, r2
 8000ce0:	461a      	mov	r2, r3
 8000ce2:	4623      	mov	r3, r4
 8000ce4:	80fb      	strh	r3, [r7, #6]
 8000ce6:	4603      	mov	r3, r0
 8000ce8:	80bb      	strh	r3, [r7, #4]
 8000cea:	460b      	mov	r3, r1
 8000cec:	807b      	strh	r3, [r7, #2]
 8000cee:	4613      	mov	r3, r2
 8000cf0:	803b      	strh	r3, [r7, #0]
		LCD_WR_REG(0x2a);
 8000cf2:	202a      	movs	r0, #42	; 0x2a
 8000cf4:	f7ff ffbc 	bl	8000c70 <LCD_WR_REG>
		LCD_WR_DATA(x1>>8);
 8000cf8:	88fb      	ldrh	r3, [r7, #6]
 8000cfa:	0a1b      	lsrs	r3, r3, #8
 8000cfc:	b29b      	uxth	r3, r3
 8000cfe:	4618      	mov	r0, r3
 8000d00:	f7ff ffc6 	bl	8000c90 <LCD_WR_DATA>
		LCD_WR_DATA(x1&0xff);
 8000d04:	88fb      	ldrh	r3, [r7, #6]
 8000d06:	b2db      	uxtb	r3, r3
 8000d08:	b29b      	uxth	r3, r3
 8000d0a:	4618      	mov	r0, r3
 8000d0c:	f7ff ffc0 	bl	8000c90 <LCD_WR_DATA>
		LCD_WR_DATA(x2>>8);
 8000d10:	887b      	ldrh	r3, [r7, #2]
 8000d12:	0a1b      	lsrs	r3, r3, #8
 8000d14:	b29b      	uxth	r3, r3
 8000d16:	4618      	mov	r0, r3
 8000d18:	f7ff ffba 	bl	8000c90 <LCD_WR_DATA>
		LCD_WR_DATA(x2&0xff);
 8000d1c:	887b      	ldrh	r3, [r7, #2]
 8000d1e:	b2db      	uxtb	r3, r3
 8000d20:	b29b      	uxth	r3, r3
 8000d22:	4618      	mov	r0, r3
 8000d24:	f7ff ffb4 	bl	8000c90 <LCD_WR_DATA>
		LCD_WR_REG(0x2b);
 8000d28:	202b      	movs	r0, #43	; 0x2b
 8000d2a:	f7ff ffa1 	bl	8000c70 <LCD_WR_REG>
		LCD_WR_DATA(y1>>8);
 8000d2e:	88bb      	ldrh	r3, [r7, #4]
 8000d30:	0a1b      	lsrs	r3, r3, #8
 8000d32:	b29b      	uxth	r3, r3
 8000d34:	4618      	mov	r0, r3
 8000d36:	f7ff ffab 	bl	8000c90 <LCD_WR_DATA>
		LCD_WR_DATA(y1&0xff);
 8000d3a:	88bb      	ldrh	r3, [r7, #4]
 8000d3c:	b2db      	uxtb	r3, r3
 8000d3e:	b29b      	uxth	r3, r3
 8000d40:	4618      	mov	r0, r3
 8000d42:	f7ff ffa5 	bl	8000c90 <LCD_WR_DATA>
		LCD_WR_DATA(y2>>8);
 8000d46:	883b      	ldrh	r3, [r7, #0]
 8000d48:	0a1b      	lsrs	r3, r3, #8
 8000d4a:	b29b      	uxth	r3, r3
 8000d4c:	4618      	mov	r0, r3
 8000d4e:	f7ff ff9f 	bl	8000c90 <LCD_WR_DATA>
		LCD_WR_DATA(y2&0xff);
 8000d52:	883b      	ldrh	r3, [r7, #0]
 8000d54:	b2db      	uxtb	r3, r3
 8000d56:	b29b      	uxth	r3, r3
 8000d58:	4618      	mov	r0, r3
 8000d5a:	f7ff ff99 	bl	8000c90 <LCD_WR_DATA>
		LCD_WR_REG(0x2c);
 8000d5e:	202c      	movs	r0, #44	; 0x2c
 8000d60:	f7ff ff86 	bl	8000c70 <LCD_WR_REG>
}
 8000d64:	bf00      	nop
 8000d66:	370c      	adds	r7, #12
 8000d68:	46bd      	mov	sp, r7
 8000d6a:	bd90      	pop	{r4, r7, pc}

08000d6c <lcd_Clear>:
  * @brief  Fill all pixels with a color
  * @param  color Color to fill the screen
  * @retval None
  */
void lcd_Clear(uint16_t color) //
{
 8000d6c:	b580      	push	{r7, lr}
 8000d6e:	b084      	sub	sp, #16
 8000d70:	af00      	add	r7, sp, #0
 8000d72:	4603      	mov	r3, r0
 8000d74:	80fb      	strh	r3, [r7, #6]
	uint16_t i,j;
	lcd_AddressSet(0,0,lcddev.width-1,lcddev.height-1);
 8000d76:	4b15      	ldr	r3, [pc, #84]	; (8000dcc <lcd_Clear+0x60>)
 8000d78:	881b      	ldrh	r3, [r3, #0]
 8000d7a:	3b01      	subs	r3, #1
 8000d7c:	b29a      	uxth	r2, r3
 8000d7e:	4b13      	ldr	r3, [pc, #76]	; (8000dcc <lcd_Clear+0x60>)
 8000d80:	885b      	ldrh	r3, [r3, #2]
 8000d82:	3b01      	subs	r3, #1
 8000d84:	b29b      	uxth	r3, r3
 8000d86:	2100      	movs	r1, #0
 8000d88:	2000      	movs	r0, #0
 8000d8a:	f7ff ffa3 	bl	8000cd4 <lcd_AddressSet>
	for(i=0;i<lcddev.width;i++)
 8000d8e:	2300      	movs	r3, #0
 8000d90:	81fb      	strh	r3, [r7, #14]
 8000d92:	e011      	b.n	8000db8 <lcd_Clear+0x4c>
	{
		for(j=0;j<lcddev.height;j++)
 8000d94:	2300      	movs	r3, #0
 8000d96:	81bb      	strh	r3, [r7, #12]
 8000d98:	e006      	b.n	8000da8 <lcd_Clear+0x3c>
		{
			LCD_WR_DATA(color);
 8000d9a:	88fb      	ldrh	r3, [r7, #6]
 8000d9c:	4618      	mov	r0, r3
 8000d9e:	f7ff ff77 	bl	8000c90 <LCD_WR_DATA>
		for(j=0;j<lcddev.height;j++)
 8000da2:	89bb      	ldrh	r3, [r7, #12]
 8000da4:	3301      	adds	r3, #1
 8000da6:	81bb      	strh	r3, [r7, #12]
 8000da8:	4b08      	ldr	r3, [pc, #32]	; (8000dcc <lcd_Clear+0x60>)
 8000daa:	885b      	ldrh	r3, [r3, #2]
 8000dac:	89ba      	ldrh	r2, [r7, #12]
 8000dae:	429a      	cmp	r2, r3
 8000db0:	d3f3      	bcc.n	8000d9a <lcd_Clear+0x2e>
	for(i=0;i<lcddev.width;i++)
 8000db2:	89fb      	ldrh	r3, [r7, #14]
 8000db4:	3301      	adds	r3, #1
 8000db6:	81fb      	strh	r3, [r7, #14]
 8000db8:	4b04      	ldr	r3, [pc, #16]	; (8000dcc <lcd_Clear+0x60>)
 8000dba:	881b      	ldrh	r3, [r3, #0]
 8000dbc:	89fa      	ldrh	r2, [r7, #14]
 8000dbe:	429a      	cmp	r2, r3
 8000dc0:	d3e8      	bcc.n	8000d94 <lcd_Clear+0x28>
		}
	}
}
 8000dc2:	bf00      	nop
 8000dc4:	bf00      	nop
 8000dc6:	3710      	adds	r7, #16
 8000dc8:	46bd      	mov	sp, r7
 8000dca:	bd80      	pop	{r7, pc}
 8000dcc:	20000184 	.word	0x20000184

08000dd0 <lcd_DrawPoint>:
  * @param  y Y coordinate
  * @param  color Color to fill
  * @retval None
  */
void lcd_DrawPoint(uint16_t x,uint16_t y,uint16_t color) // 1 ddieemr anhr
{
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	b082      	sub	sp, #8
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	4603      	mov	r3, r0
 8000dd8:	80fb      	strh	r3, [r7, #6]
 8000dda:	460b      	mov	r3, r1
 8000ddc:	80bb      	strh	r3, [r7, #4]
 8000dde:	4613      	mov	r3, r2
 8000de0:	807b      	strh	r3, [r7, #2]
	lcd_AddressSet(x,y,x,y);//
 8000de2:	88bb      	ldrh	r3, [r7, #4]
 8000de4:	88fa      	ldrh	r2, [r7, #6]
 8000de6:	88b9      	ldrh	r1, [r7, #4]
 8000de8:	88f8      	ldrh	r0, [r7, #6]
 8000dea:	f7ff ff73 	bl	8000cd4 <lcd_AddressSet>
	LCD_WR_DATA(color);
 8000dee:	887b      	ldrh	r3, [r7, #2]
 8000df0:	4618      	mov	r0, r3
 8000df2:	f7ff ff4d 	bl	8000c90 <LCD_WR_DATA>
}
 8000df6:	bf00      	nop
 8000df8:	3708      	adds	r7, #8
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	bd80      	pop	{r7, pc}
	...

08000e00 <lcd_ShowChar>:
	lcd_DrawLine(x1,y2,x2,y2,color);
	lcd_DrawLine(x2,y1,x2,y2,color);
}

void lcd_ShowChar(uint16_t x,uint16_t y,uint8_t character,uint16_t fc,uint16_t bc,uint8_t sizey,uint8_t mode) // 1ky tu size = 12 16 24 32, fc: mau chuw, bc, mauf neefn, mode: hien neen
{
 8000e00:	b590      	push	{r4, r7, lr}
 8000e02:	b087      	sub	sp, #28
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	4604      	mov	r4, r0
 8000e08:	4608      	mov	r0, r1
 8000e0a:	4611      	mov	r1, r2
 8000e0c:	461a      	mov	r2, r3
 8000e0e:	4623      	mov	r3, r4
 8000e10:	80fb      	strh	r3, [r7, #6]
 8000e12:	4603      	mov	r3, r0
 8000e14:	80bb      	strh	r3, [r7, #4]
 8000e16:	460b      	mov	r3, r1
 8000e18:	70fb      	strb	r3, [r7, #3]
 8000e1a:	4613      	mov	r3, r2
 8000e1c:	803b      	strh	r3, [r7, #0]
	uint8_t temp,sizex,t,m=0;
 8000e1e:	2300      	movs	r3, #0
 8000e20:	757b      	strb	r3, [r7, #21]
	uint16_t i,TypefaceNum;
	uint16_t x0=x;
 8000e22:	88fb      	ldrh	r3, [r7, #6]
 8000e24:	823b      	strh	r3, [r7, #16]
	sizex=sizey/2;
 8000e26:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8000e2a:	085b      	lsrs	r3, r3, #1
 8000e2c:	73fb      	strb	r3, [r7, #15]
	TypefaceNum=(sizex/8+((sizex%8)?1:0))*sizey;
 8000e2e:	7bfb      	ldrb	r3, [r7, #15]
 8000e30:	08db      	lsrs	r3, r3, #3
 8000e32:	b2db      	uxtb	r3, r3
 8000e34:	461a      	mov	r2, r3
 8000e36:	7bfb      	ldrb	r3, [r7, #15]
 8000e38:	f003 0307 	and.w	r3, r3, #7
 8000e3c:	b2db      	uxtb	r3, r3
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	bf14      	ite	ne
 8000e42:	2301      	movne	r3, #1
 8000e44:	2300      	moveq	r3, #0
 8000e46:	b2db      	uxtb	r3, r3
 8000e48:	4413      	add	r3, r2
 8000e4a:	b29a      	uxth	r2, r3
 8000e4c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8000e50:	b29b      	uxth	r3, r3
 8000e52:	fb12 f303 	smulbb	r3, r2, r3
 8000e56:	81bb      	strh	r3, [r7, #12]
	character=character-' ';
 8000e58:	78fb      	ldrb	r3, [r7, #3]
 8000e5a:	3b20      	subs	r3, #32
 8000e5c:	70fb      	strb	r3, [r7, #3]
	lcd_AddressSet(x,y,x+sizex-1,y+sizey-1);
 8000e5e:	7bfb      	ldrb	r3, [r7, #15]
 8000e60:	b29a      	uxth	r2, r3
 8000e62:	88fb      	ldrh	r3, [r7, #6]
 8000e64:	4413      	add	r3, r2
 8000e66:	b29b      	uxth	r3, r3
 8000e68:	3b01      	subs	r3, #1
 8000e6a:	b29c      	uxth	r4, r3
 8000e6c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8000e70:	b29a      	uxth	r2, r3
 8000e72:	88bb      	ldrh	r3, [r7, #4]
 8000e74:	4413      	add	r3, r2
 8000e76:	b29b      	uxth	r3, r3
 8000e78:	3b01      	subs	r3, #1
 8000e7a:	b29b      	uxth	r3, r3
 8000e7c:	88b9      	ldrh	r1, [r7, #4]
 8000e7e:	88f8      	ldrh	r0, [r7, #6]
 8000e80:	4622      	mov	r2, r4
 8000e82:	f7ff ff27 	bl	8000cd4 <lcd_AddressSet>
	for(i=0;i<TypefaceNum;i++)
 8000e86:	2300      	movs	r3, #0
 8000e88:	827b      	strh	r3, [r7, #18]
 8000e8a:	e07a      	b.n	8000f82 <lcd_ShowChar+0x182>
	{
		if(sizey==12);
 8000e8c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8000e90:	2b0c      	cmp	r3, #12
 8000e92:	d028      	beq.n	8000ee6 <lcd_ShowChar+0xe6>
		else if(sizey==16)temp=ascii_1608[character][i];
 8000e94:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8000e98:	2b10      	cmp	r3, #16
 8000e9a:	d108      	bne.n	8000eae <lcd_ShowChar+0xae>
 8000e9c:	78fa      	ldrb	r2, [r7, #3]
 8000e9e:	8a7b      	ldrh	r3, [r7, #18]
 8000ea0:	493c      	ldr	r1, [pc, #240]	; (8000f94 <lcd_ShowChar+0x194>)
 8000ea2:	0112      	lsls	r2, r2, #4
 8000ea4:	440a      	add	r2, r1
 8000ea6:	4413      	add	r3, r2
 8000ea8:	781b      	ldrb	r3, [r3, #0]
 8000eaa:	75fb      	strb	r3, [r7, #23]
 8000eac:	e01b      	b.n	8000ee6 <lcd_ShowChar+0xe6>
		else if(sizey==24)temp=ascii_2412[character][i];
 8000eae:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8000eb2:	2b18      	cmp	r3, #24
 8000eb4:	d10b      	bne.n	8000ece <lcd_ShowChar+0xce>
 8000eb6:	78fa      	ldrb	r2, [r7, #3]
 8000eb8:	8a79      	ldrh	r1, [r7, #18]
 8000eba:	4837      	ldr	r0, [pc, #220]	; (8000f98 <lcd_ShowChar+0x198>)
 8000ebc:	4613      	mov	r3, r2
 8000ebe:	005b      	lsls	r3, r3, #1
 8000ec0:	4413      	add	r3, r2
 8000ec2:	011b      	lsls	r3, r3, #4
 8000ec4:	4403      	add	r3, r0
 8000ec6:	440b      	add	r3, r1
 8000ec8:	781b      	ldrb	r3, [r3, #0]
 8000eca:	75fb      	strb	r3, [r7, #23]
 8000ecc:	e00b      	b.n	8000ee6 <lcd_ShowChar+0xe6>
		else if(sizey==32)temp=ascii_3216[character][i];
 8000ece:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8000ed2:	2b20      	cmp	r3, #32
 8000ed4:	d15a      	bne.n	8000f8c <lcd_ShowChar+0x18c>
 8000ed6:	78fa      	ldrb	r2, [r7, #3]
 8000ed8:	8a7b      	ldrh	r3, [r7, #18]
 8000eda:	4930      	ldr	r1, [pc, #192]	; (8000f9c <lcd_ShowChar+0x19c>)
 8000edc:	0192      	lsls	r2, r2, #6
 8000ede:	440a      	add	r2, r1
 8000ee0:	4413      	add	r3, r2
 8000ee2:	781b      	ldrb	r3, [r3, #0]
 8000ee4:	75fb      	strb	r3, [r7, #23]
		else return;
		for(t=0;t<8;t++)
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	75bb      	strb	r3, [r7, #22]
 8000eea:	e044      	b.n	8000f76 <lcd_ShowChar+0x176>
		{
			if(!mode)
 8000eec:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d120      	bne.n	8000f36 <lcd_ShowChar+0x136>
			{
				if(temp&(0x01<<t))LCD_WR_DATA(fc);
 8000ef4:	7dfa      	ldrb	r2, [r7, #23]
 8000ef6:	7dbb      	ldrb	r3, [r7, #22]
 8000ef8:	fa42 f303 	asr.w	r3, r2, r3
 8000efc:	f003 0301 	and.w	r3, r3, #1
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d004      	beq.n	8000f0e <lcd_ShowChar+0x10e>
 8000f04:	883b      	ldrh	r3, [r7, #0]
 8000f06:	4618      	mov	r0, r3
 8000f08:	f7ff fec2 	bl	8000c90 <LCD_WR_DATA>
 8000f0c:	e003      	b.n	8000f16 <lcd_ShowChar+0x116>
				else LCD_WR_DATA(bc);
 8000f0e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8000f10:	4618      	mov	r0, r3
 8000f12:	f7ff febd 	bl	8000c90 <LCD_WR_DATA>
				m++;
 8000f16:	7d7b      	ldrb	r3, [r7, #21]
 8000f18:	3301      	adds	r3, #1
 8000f1a:	757b      	strb	r3, [r7, #21]
				if(m%sizex==0)
 8000f1c:	7d7b      	ldrb	r3, [r7, #21]
 8000f1e:	7bfa      	ldrb	r2, [r7, #15]
 8000f20:	fbb3 f1f2 	udiv	r1, r3, r2
 8000f24:	fb02 f201 	mul.w	r2, r2, r1
 8000f28:	1a9b      	subs	r3, r3, r2
 8000f2a:	b2db      	uxtb	r3, r3
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d11f      	bne.n	8000f70 <lcd_ShowChar+0x170>
				{
					m=0;
 8000f30:	2300      	movs	r3, #0
 8000f32:	757b      	strb	r3, [r7, #21]
					break;
 8000f34:	e022      	b.n	8000f7c <lcd_ShowChar+0x17c>
				}
			}
			else
			{
				if(temp&(0x01<<t))lcd_DrawPoint(x,y,fc);
 8000f36:	7dfa      	ldrb	r2, [r7, #23]
 8000f38:	7dbb      	ldrb	r3, [r7, #22]
 8000f3a:	fa42 f303 	asr.w	r3, r2, r3
 8000f3e:	f003 0301 	and.w	r3, r3, #1
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	d005      	beq.n	8000f52 <lcd_ShowChar+0x152>
 8000f46:	883a      	ldrh	r2, [r7, #0]
 8000f48:	88b9      	ldrh	r1, [r7, #4]
 8000f4a:	88fb      	ldrh	r3, [r7, #6]
 8000f4c:	4618      	mov	r0, r3
 8000f4e:	f7ff ff3f 	bl	8000dd0 <lcd_DrawPoint>
				x++;
 8000f52:	88fb      	ldrh	r3, [r7, #6]
 8000f54:	3301      	adds	r3, #1
 8000f56:	80fb      	strh	r3, [r7, #6]
				if((x-x0)==sizex)
 8000f58:	88fa      	ldrh	r2, [r7, #6]
 8000f5a:	8a3b      	ldrh	r3, [r7, #16]
 8000f5c:	1ad2      	subs	r2, r2, r3
 8000f5e:	7bfb      	ldrb	r3, [r7, #15]
 8000f60:	429a      	cmp	r2, r3
 8000f62:	d105      	bne.n	8000f70 <lcd_ShowChar+0x170>
				{
					x=x0;
 8000f64:	8a3b      	ldrh	r3, [r7, #16]
 8000f66:	80fb      	strh	r3, [r7, #6]
					y++;
 8000f68:	88bb      	ldrh	r3, [r7, #4]
 8000f6a:	3301      	adds	r3, #1
 8000f6c:	80bb      	strh	r3, [r7, #4]
					break;
 8000f6e:	e005      	b.n	8000f7c <lcd_ShowChar+0x17c>
		for(t=0;t<8;t++)
 8000f70:	7dbb      	ldrb	r3, [r7, #22]
 8000f72:	3301      	adds	r3, #1
 8000f74:	75bb      	strb	r3, [r7, #22]
 8000f76:	7dbb      	ldrb	r3, [r7, #22]
 8000f78:	2b07      	cmp	r3, #7
 8000f7a:	d9b7      	bls.n	8000eec <lcd_ShowChar+0xec>
	for(i=0;i<TypefaceNum;i++)
 8000f7c:	8a7b      	ldrh	r3, [r7, #18]
 8000f7e:	3301      	adds	r3, #1
 8000f80:	827b      	strh	r3, [r7, #18]
 8000f82:	8a7a      	ldrh	r2, [r7, #18]
 8000f84:	89bb      	ldrh	r3, [r7, #12]
 8000f86:	429a      	cmp	r2, r3
 8000f88:	d380      	bcc.n	8000e8c <lcd_ShowChar+0x8c>
 8000f8a:	e000      	b.n	8000f8e <lcd_ShowChar+0x18e>
		else return;
 8000f8c:	bf00      	nop
				}
			}
		}
	}
}
 8000f8e:	371c      	adds	r7, #28
 8000f90:	46bd      	mov	sp, r7
 8000f92:	bd90      	pop	{r4, r7, pc}
 8000f94:	08007880 	.word	0x08007880
 8000f98:	08007e70 	.word	0x08007e70
 8000f9c:	08009040 	.word	0x08009040

08000fa0 <mypow>:

uint32_t mypow(uint8_t m,uint8_t n)
{
 8000fa0:	b480      	push	{r7}
 8000fa2:	b085      	sub	sp, #20
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	460a      	mov	r2, r1
 8000faa:	71fb      	strb	r3, [r7, #7]
 8000fac:	4613      	mov	r3, r2
 8000fae:	71bb      	strb	r3, [r7, #6]
	uint32_t result=1;
 8000fb0:	2301      	movs	r3, #1
 8000fb2:	60fb      	str	r3, [r7, #12]
	while(n--)result*=m;
 8000fb4:	e004      	b.n	8000fc0 <mypow+0x20>
 8000fb6:	79fa      	ldrb	r2, [r7, #7]
 8000fb8:	68fb      	ldr	r3, [r7, #12]
 8000fba:	fb02 f303 	mul.w	r3, r2, r3
 8000fbe:	60fb      	str	r3, [r7, #12]
 8000fc0:	79bb      	ldrb	r3, [r7, #6]
 8000fc2:	1e5a      	subs	r2, r3, #1
 8000fc4:	71ba      	strb	r2, [r7, #6]
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d1f5      	bne.n	8000fb6 <mypow+0x16>
	return result;
 8000fca:	68fb      	ldr	r3, [r7, #12]
}
 8000fcc:	4618      	mov	r0, r3
 8000fce:	3714      	adds	r7, #20
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd6:	4770      	bx	lr

08000fd8 <lcd_ShowIntNum>:

void lcd_ShowIntNum(uint16_t x,uint16_t y,uint16_t num,uint8_t len,uint16_t fc,uint16_t bc,uint8_t sizey) //len: ddooj daif cuar so
{
 8000fd8:	b590      	push	{r4, r7, lr}
 8000fda:	b089      	sub	sp, #36	; 0x24
 8000fdc:	af04      	add	r7, sp, #16
 8000fde:	4604      	mov	r4, r0
 8000fe0:	4608      	mov	r0, r1
 8000fe2:	4611      	mov	r1, r2
 8000fe4:	461a      	mov	r2, r3
 8000fe6:	4623      	mov	r3, r4
 8000fe8:	80fb      	strh	r3, [r7, #6]
 8000fea:	4603      	mov	r3, r0
 8000fec:	80bb      	strh	r3, [r7, #4]
 8000fee:	460b      	mov	r3, r1
 8000ff0:	807b      	strh	r3, [r7, #2]
 8000ff2:	4613      	mov	r3, r2
 8000ff4:	707b      	strb	r3, [r7, #1]
	uint8_t t,temp;
	uint8_t enshow=0;
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	73bb      	strb	r3, [r7, #14]
	uint8_t sizex=sizey/2;
 8000ffa:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8000ffe:	085b      	lsrs	r3, r3, #1
 8001000:	737b      	strb	r3, [r7, #13]
	for(t=0;t<len;t++)
 8001002:	2300      	movs	r3, #0
 8001004:	73fb      	strb	r3, [r7, #15]
 8001006:	e059      	b.n	80010bc <lcd_ShowIntNum+0xe4>
	{
		temp=(num/mypow(10,len-t-1))%10;
 8001008:	887c      	ldrh	r4, [r7, #2]
 800100a:	787a      	ldrb	r2, [r7, #1]
 800100c:	7bfb      	ldrb	r3, [r7, #15]
 800100e:	1ad3      	subs	r3, r2, r3
 8001010:	b2db      	uxtb	r3, r3
 8001012:	3b01      	subs	r3, #1
 8001014:	b2db      	uxtb	r3, r3
 8001016:	4619      	mov	r1, r3
 8001018:	200a      	movs	r0, #10
 800101a:	f7ff ffc1 	bl	8000fa0 <mypow>
 800101e:	4603      	mov	r3, r0
 8001020:	fbb4 f1f3 	udiv	r1, r4, r3
 8001024:	4b2a      	ldr	r3, [pc, #168]	; (80010d0 <lcd_ShowIntNum+0xf8>)
 8001026:	fba3 2301 	umull	r2, r3, r3, r1
 800102a:	08da      	lsrs	r2, r3, #3
 800102c:	4613      	mov	r3, r2
 800102e:	009b      	lsls	r3, r3, #2
 8001030:	4413      	add	r3, r2
 8001032:	005b      	lsls	r3, r3, #1
 8001034:	1aca      	subs	r2, r1, r3
 8001036:	4613      	mov	r3, r2
 8001038:	733b      	strb	r3, [r7, #12]
		if(enshow==0&&t<(len-1))
 800103a:	7bbb      	ldrb	r3, [r7, #14]
 800103c:	2b00      	cmp	r3, #0
 800103e:	d121      	bne.n	8001084 <lcd_ShowIntNum+0xac>
 8001040:	7bfa      	ldrb	r2, [r7, #15]
 8001042:	787b      	ldrb	r3, [r7, #1]
 8001044:	3b01      	subs	r3, #1
 8001046:	429a      	cmp	r2, r3
 8001048:	da1c      	bge.n	8001084 <lcd_ShowIntNum+0xac>
		{
			if(temp==0)
 800104a:	7b3b      	ldrb	r3, [r7, #12]
 800104c:	2b00      	cmp	r3, #0
 800104e:	d117      	bne.n	8001080 <lcd_ShowIntNum+0xa8>
			{
				lcd_ShowChar(x+t*sizex,y,' ',fc,bc,sizey,0);
 8001050:	7bfb      	ldrb	r3, [r7, #15]
 8001052:	b29a      	uxth	r2, r3
 8001054:	7b7b      	ldrb	r3, [r7, #13]
 8001056:	b29b      	uxth	r3, r3
 8001058:	fb12 f303 	smulbb	r3, r2, r3
 800105c:	b29a      	uxth	r2, r3
 800105e:	88fb      	ldrh	r3, [r7, #6]
 8001060:	4413      	add	r3, r2
 8001062:	b298      	uxth	r0, r3
 8001064:	8c3a      	ldrh	r2, [r7, #32]
 8001066:	88b9      	ldrh	r1, [r7, #4]
 8001068:	2300      	movs	r3, #0
 800106a:	9302      	str	r3, [sp, #8]
 800106c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001070:	9301      	str	r3, [sp, #4]
 8001072:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001074:	9300      	str	r3, [sp, #0]
 8001076:	4613      	mov	r3, r2
 8001078:	2220      	movs	r2, #32
 800107a:	f7ff fec1 	bl	8000e00 <lcd_ShowChar>
				continue;
 800107e:	e01a      	b.n	80010b6 <lcd_ShowIntNum+0xde>
			}else enshow=1;
 8001080:	2301      	movs	r3, #1
 8001082:	73bb      	strb	r3, [r7, #14]

		}
	 	lcd_ShowChar(x+t*sizex,y,temp+48,fc,bc,sizey,0);
 8001084:	7bfb      	ldrb	r3, [r7, #15]
 8001086:	b29a      	uxth	r2, r3
 8001088:	7b7b      	ldrb	r3, [r7, #13]
 800108a:	b29b      	uxth	r3, r3
 800108c:	fb12 f303 	smulbb	r3, r2, r3
 8001090:	b29a      	uxth	r2, r3
 8001092:	88fb      	ldrh	r3, [r7, #6]
 8001094:	4413      	add	r3, r2
 8001096:	b298      	uxth	r0, r3
 8001098:	7b3b      	ldrb	r3, [r7, #12]
 800109a:	3330      	adds	r3, #48	; 0x30
 800109c:	b2da      	uxtb	r2, r3
 800109e:	8c3c      	ldrh	r4, [r7, #32]
 80010a0:	88b9      	ldrh	r1, [r7, #4]
 80010a2:	2300      	movs	r3, #0
 80010a4:	9302      	str	r3, [sp, #8]
 80010a6:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80010aa:	9301      	str	r3, [sp, #4]
 80010ac:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80010ae:	9300      	str	r3, [sp, #0]
 80010b0:	4623      	mov	r3, r4
 80010b2:	f7ff fea5 	bl	8000e00 <lcd_ShowChar>
	for(t=0;t<len;t++)
 80010b6:	7bfb      	ldrb	r3, [r7, #15]
 80010b8:	3301      	adds	r3, #1
 80010ba:	73fb      	strb	r3, [r7, #15]
 80010bc:	7bfa      	ldrb	r2, [r7, #15]
 80010be:	787b      	ldrb	r3, [r7, #1]
 80010c0:	429a      	cmp	r2, r3
 80010c2:	d3a1      	bcc.n	8001008 <lcd_ShowIntNum+0x30>
	}
}
 80010c4:	bf00      	nop
 80010c6:	bf00      	nop
 80010c8:	3714      	adds	r7, #20
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bd90      	pop	{r4, r7, pc}
 80010ce:	bf00      	nop
 80010d0:	cccccccd 	.word	0xcccccccd

080010d4 <lcd_ShowString>:
	 	lcd_ShowChar(x+t*sizex,y,temp+48,fc,bc,sizey,0);
	}
}

void lcd_ShowString(uint16_t x, uint16_t y, char *str, uint16_t fc, uint16_t bc,
		uint8_t sizey, uint8_t mode) {
 80010d4:	b590      	push	{r4, r7, lr}
 80010d6:	b08b      	sub	sp, #44	; 0x2c
 80010d8:	af04      	add	r7, sp, #16
 80010da:	60ba      	str	r2, [r7, #8]
 80010dc:	461a      	mov	r2, r3
 80010de:	4603      	mov	r3, r0
 80010e0:	81fb      	strh	r3, [r7, #14]
 80010e2:	460b      	mov	r3, r1
 80010e4:	81bb      	strh	r3, [r7, #12]
 80010e6:	4613      	mov	r3, r2
 80010e8:	80fb      	strh	r3, [r7, #6]
	uint16_t x0 = x;
 80010ea:	89fb      	ldrh	r3, [r7, #14]
 80010ec:	82bb      	strh	r3, [r7, #20]
	uint8_t bHz = 0;
 80010ee:	2300      	movs	r3, #0
 80010f0:	75fb      	strb	r3, [r7, #23]
	while (*str != 0) {
 80010f2:	e048      	b.n	8001186 <lcd_ShowString+0xb2>
		if (!bHz) {
 80010f4:	7dfb      	ldrb	r3, [r7, #23]
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d145      	bne.n	8001186 <lcd_ShowString+0xb2>
			if (x > (lcddev.width - sizey / 2) || y > (lcddev.height - sizey))
 80010fa:	89fa      	ldrh	r2, [r7, #14]
 80010fc:	4b26      	ldr	r3, [pc, #152]	; (8001198 <lcd_ShowString+0xc4>)
 80010fe:	881b      	ldrh	r3, [r3, #0]
 8001100:	4619      	mov	r1, r3
 8001102:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001106:	085b      	lsrs	r3, r3, #1
 8001108:	b2db      	uxtb	r3, r3
 800110a:	1acb      	subs	r3, r1, r3
 800110c:	429a      	cmp	r2, r3
 800110e:	dc3f      	bgt.n	8001190 <lcd_ShowString+0xbc>
 8001110:	89ba      	ldrh	r2, [r7, #12]
 8001112:	4b21      	ldr	r3, [pc, #132]	; (8001198 <lcd_ShowString+0xc4>)
 8001114:	885b      	ldrh	r3, [r3, #2]
 8001116:	4619      	mov	r1, r3
 8001118:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800111c:	1acb      	subs	r3, r1, r3
 800111e:	429a      	cmp	r2, r3
 8001120:	dc36      	bgt.n	8001190 <lcd_ShowString+0xbc>
				return;
			if (*str > 0x80)
 8001122:	68bb      	ldr	r3, [r7, #8]
 8001124:	781b      	ldrb	r3, [r3, #0]
 8001126:	2b80      	cmp	r3, #128	; 0x80
 8001128:	d902      	bls.n	8001130 <lcd_ShowString+0x5c>
				bHz = 1;
 800112a:	2301      	movs	r3, #1
 800112c:	75fb      	strb	r3, [r7, #23]
 800112e:	e02a      	b.n	8001186 <lcd_ShowString+0xb2>
			else {
				if (*str == 0x0D) {
 8001130:	68bb      	ldr	r3, [r7, #8]
 8001132:	781b      	ldrb	r3, [r3, #0]
 8001134:	2b0d      	cmp	r3, #13
 8001136:	d10b      	bne.n	8001150 <lcd_ShowString+0x7c>
					y += sizey;
 8001138:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800113c:	b29a      	uxth	r2, r3
 800113e:	89bb      	ldrh	r3, [r7, #12]
 8001140:	4413      	add	r3, r2
 8001142:	81bb      	strh	r3, [r7, #12]
					x = x0;
 8001144:	8abb      	ldrh	r3, [r7, #20]
 8001146:	81fb      	strh	r3, [r7, #14]
					str++;
 8001148:	68bb      	ldr	r3, [r7, #8]
 800114a:	3301      	adds	r3, #1
 800114c:	60bb      	str	r3, [r7, #8]
 800114e:	e017      	b.n	8001180 <lcd_ShowString+0xac>
				} else {
					lcd_ShowChar(x, y, *str, fc, bc, sizey, mode);
 8001150:	68bb      	ldr	r3, [r7, #8]
 8001152:	781a      	ldrb	r2, [r3, #0]
 8001154:	88fc      	ldrh	r4, [r7, #6]
 8001156:	89b9      	ldrh	r1, [r7, #12]
 8001158:	89f8      	ldrh	r0, [r7, #14]
 800115a:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 800115e:	9302      	str	r3, [sp, #8]
 8001160:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001164:	9301      	str	r3, [sp, #4]
 8001166:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001168:	9300      	str	r3, [sp, #0]
 800116a:	4623      	mov	r3, r4
 800116c:	f7ff fe48 	bl	8000e00 <lcd_ShowChar>
					x += sizey / 2;
 8001170:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001174:	085b      	lsrs	r3, r3, #1
 8001176:	b2db      	uxtb	r3, r3
 8001178:	b29a      	uxth	r2, r3
 800117a:	89fb      	ldrh	r3, [r7, #14]
 800117c:	4413      	add	r3, r2
 800117e:	81fb      	strh	r3, [r7, #14]
				}
				str++;
 8001180:	68bb      	ldr	r3, [r7, #8]
 8001182:	3301      	adds	r3, #1
 8001184:	60bb      	str	r3, [r7, #8]
	while (*str != 0) {
 8001186:	68bb      	ldr	r3, [r7, #8]
 8001188:	781b      	ldrb	r3, [r3, #0]
 800118a:	2b00      	cmp	r3, #0
 800118c:	d1b2      	bne.n	80010f4 <lcd_ShowString+0x20>
 800118e:	e000      	b.n	8001192 <lcd_ShowString+0xbe>
				return;
 8001190:	bf00      	nop
			}
		}
	}
}
 8001192:	371c      	adds	r7, #28
 8001194:	46bd      	mov	sp, r7
 8001196:	bd90      	pop	{r4, r7, pc}
 8001198:	20000184 	.word	0x20000184

0800119c <lcd_SetDir>:
	}
}


void lcd_SetDir(uint8_t dir) //chinh huong man hinh
{
 800119c:	b480      	push	{r7}
 800119e:	b083      	sub	sp, #12
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	4603      	mov	r3, r0
 80011a4:	71fb      	strb	r3, [r7, #7]
	if((dir>>4)%4)
 80011a6:	79fb      	ldrb	r3, [r7, #7]
 80011a8:	091b      	lsrs	r3, r3, #4
 80011aa:	b2db      	uxtb	r3, r3
 80011ac:	f003 0303 	and.w	r3, r3, #3
 80011b0:	b2db      	uxtb	r3, r3
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d007      	beq.n	80011c6 <lcd_SetDir+0x2a>
	{
		lcddev.width=320;
 80011b6:	4b0a      	ldr	r3, [pc, #40]	; (80011e0 <lcd_SetDir+0x44>)
 80011b8:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80011bc:	801a      	strh	r2, [r3, #0]
		lcddev.height=240;
 80011be:	4b08      	ldr	r3, [pc, #32]	; (80011e0 <lcd_SetDir+0x44>)
 80011c0:	22f0      	movs	r2, #240	; 0xf0
 80011c2:	805a      	strh	r2, [r3, #2]
	}else
	{
		lcddev.width=240;
		lcddev.height=320;
	}
}
 80011c4:	e006      	b.n	80011d4 <lcd_SetDir+0x38>
		lcddev.width=240;
 80011c6:	4b06      	ldr	r3, [pc, #24]	; (80011e0 <lcd_SetDir+0x44>)
 80011c8:	22f0      	movs	r2, #240	; 0xf0
 80011ca:	801a      	strh	r2, [r3, #0]
		lcddev.height=320;
 80011cc:	4b04      	ldr	r3, [pc, #16]	; (80011e0 <lcd_SetDir+0x44>)
 80011ce:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80011d2:	805a      	strh	r2, [r3, #2]
}
 80011d4:	bf00      	nop
 80011d6:	370c      	adds	r7, #12
 80011d8:	46bd      	mov	sp, r7
 80011da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011de:	4770      	bx	lr
 80011e0:	20000184 	.word	0x20000184

080011e4 <lcd_init>:


void lcd_init(void)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 80011e8:	2200      	movs	r2, #0
 80011ea:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80011ee:	48aa      	ldr	r0, [pc, #680]	; (8001498 <lcd_init+0x2b4>)
 80011f0:	f001 fb2c 	bl	800284c <HAL_GPIO_WritePin>
	HAL_Delay(500);
 80011f4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80011f8:	f000 ffc4 	bl	8002184 <HAL_Delay>
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_SET);
 80011fc:	2201      	movs	r2, #1
 80011fe:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001202:	48a5      	ldr	r0, [pc, #660]	; (8001498 <lcd_init+0x2b4>)
 8001204:	f001 fb22 	bl	800284c <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8001208:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800120c:	f000 ffba 	bl	8002184 <HAL_Delay>
	lcd_SetDir(DFT_SCAN_DIR);
 8001210:	2000      	movs	r0, #0
 8001212:	f7ff ffc3 	bl	800119c <lcd_SetDir>
	LCD_WR_REG(0XD3);
 8001216:	20d3      	movs	r0, #211	; 0xd3
 8001218:	f7ff fd2a 	bl	8000c70 <LCD_WR_REG>
	lcddev.id=LCD_RD_DATA();	//dummy read
 800121c:	f7ff fd48 	bl	8000cb0 <LCD_RD_DATA>
 8001220:	4603      	mov	r3, r0
 8001222:	461a      	mov	r2, r3
 8001224:	4b9d      	ldr	r3, [pc, #628]	; (800149c <lcd_init+0x2b8>)
 8001226:	809a      	strh	r2, [r3, #4]
	lcddev.id=LCD_RD_DATA();
 8001228:	f7ff fd42 	bl	8000cb0 <LCD_RD_DATA>
 800122c:	4603      	mov	r3, r0
 800122e:	461a      	mov	r2, r3
 8001230:	4b9a      	ldr	r3, [pc, #616]	; (800149c <lcd_init+0x2b8>)
 8001232:	809a      	strh	r2, [r3, #4]
	lcddev.id=LCD_RD_DATA();
 8001234:	f7ff fd3c 	bl	8000cb0 <LCD_RD_DATA>
 8001238:	4603      	mov	r3, r0
 800123a:	461a      	mov	r2, r3
 800123c:	4b97      	ldr	r3, [pc, #604]	; (800149c <lcd_init+0x2b8>)
 800123e:	809a      	strh	r2, [r3, #4]
	lcddev.id<<=8;
 8001240:	4b96      	ldr	r3, [pc, #600]	; (800149c <lcd_init+0x2b8>)
 8001242:	889b      	ldrh	r3, [r3, #4]
 8001244:	021b      	lsls	r3, r3, #8
 8001246:	b29a      	uxth	r2, r3
 8001248:	4b94      	ldr	r3, [pc, #592]	; (800149c <lcd_init+0x2b8>)
 800124a:	809a      	strh	r2, [r3, #4]
	lcddev.id|=LCD_RD_DATA();
 800124c:	f7ff fd30 	bl	8000cb0 <LCD_RD_DATA>
 8001250:	4603      	mov	r3, r0
 8001252:	461a      	mov	r2, r3
 8001254:	4b91      	ldr	r3, [pc, #580]	; (800149c <lcd_init+0x2b8>)
 8001256:	889b      	ldrh	r3, [r3, #4]
 8001258:	4313      	orrs	r3, r2
 800125a:	b29a      	uxth	r2, r3
 800125c:	4b8f      	ldr	r3, [pc, #572]	; (800149c <lcd_init+0x2b8>)
 800125e:	809a      	strh	r2, [r3, #4]

	LCD_WR_REG(0xCF);
 8001260:	20cf      	movs	r0, #207	; 0xcf
 8001262:	f7ff fd05 	bl	8000c70 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001266:	2000      	movs	r0, #0
 8001268:	f7ff fd12 	bl	8000c90 <LCD_WR_DATA>
	LCD_WR_DATA(0xC1);
 800126c:	20c1      	movs	r0, #193	; 0xc1
 800126e:	f7ff fd0f 	bl	8000c90 <LCD_WR_DATA>
	LCD_WR_DATA(0X30);
 8001272:	2030      	movs	r0, #48	; 0x30
 8001274:	f7ff fd0c 	bl	8000c90 <LCD_WR_DATA>
	LCD_WR_REG(0xED);
 8001278:	20ed      	movs	r0, #237	; 0xed
 800127a:	f7ff fcf9 	bl	8000c70 <LCD_WR_REG>
	LCD_WR_DATA(0x64);
 800127e:	2064      	movs	r0, #100	; 0x64
 8001280:	f7ff fd06 	bl	8000c90 <LCD_WR_DATA>
	LCD_WR_DATA(0x03);
 8001284:	2003      	movs	r0, #3
 8001286:	f7ff fd03 	bl	8000c90 <LCD_WR_DATA>
	LCD_WR_DATA(0X12);
 800128a:	2012      	movs	r0, #18
 800128c:	f7ff fd00 	bl	8000c90 <LCD_WR_DATA>
	LCD_WR_DATA(0X81);
 8001290:	2081      	movs	r0, #129	; 0x81
 8001292:	f7ff fcfd 	bl	8000c90 <LCD_WR_DATA>
	LCD_WR_REG(0xE8);
 8001296:	20e8      	movs	r0, #232	; 0xe8
 8001298:	f7ff fcea 	bl	8000c70 <LCD_WR_REG>
	LCD_WR_DATA(0x85);
 800129c:	2085      	movs	r0, #133	; 0x85
 800129e:	f7ff fcf7 	bl	8000c90 <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 80012a2:	2010      	movs	r0, #16
 80012a4:	f7ff fcf4 	bl	8000c90 <LCD_WR_DATA>
	LCD_WR_DATA(0x7A);
 80012a8:	207a      	movs	r0, #122	; 0x7a
 80012aa:	f7ff fcf1 	bl	8000c90 <LCD_WR_DATA>
	LCD_WR_REG(0xCB);
 80012ae:	20cb      	movs	r0, #203	; 0xcb
 80012b0:	f7ff fcde 	bl	8000c70 <LCD_WR_REG>
	LCD_WR_DATA(0x39);
 80012b4:	2039      	movs	r0, #57	; 0x39
 80012b6:	f7ff fceb 	bl	8000c90 <LCD_WR_DATA>
	LCD_WR_DATA(0x2C);
 80012ba:	202c      	movs	r0, #44	; 0x2c
 80012bc:	f7ff fce8 	bl	8000c90 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80012c0:	2000      	movs	r0, #0
 80012c2:	f7ff fce5 	bl	8000c90 <LCD_WR_DATA>
	LCD_WR_DATA(0x34);
 80012c6:	2034      	movs	r0, #52	; 0x34
 80012c8:	f7ff fce2 	bl	8000c90 <LCD_WR_DATA>
	LCD_WR_DATA(0x02);
 80012cc:	2002      	movs	r0, #2
 80012ce:	f7ff fcdf 	bl	8000c90 <LCD_WR_DATA>
	LCD_WR_REG(0xF7);
 80012d2:	20f7      	movs	r0, #247	; 0xf7
 80012d4:	f7ff fccc 	bl	8000c70 <LCD_WR_REG>
	LCD_WR_DATA(0x20);
 80012d8:	2020      	movs	r0, #32
 80012da:	f7ff fcd9 	bl	8000c90 <LCD_WR_DATA>
	LCD_WR_REG(0xEA);
 80012de:	20ea      	movs	r0, #234	; 0xea
 80012e0:	f7ff fcc6 	bl	8000c70 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80012e4:	2000      	movs	r0, #0
 80012e6:	f7ff fcd3 	bl	8000c90 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80012ea:	2000      	movs	r0, #0
 80012ec:	f7ff fcd0 	bl	8000c90 <LCD_WR_DATA>
	LCD_WR_REG(0xC0);    //Power control
 80012f0:	20c0      	movs	r0, #192	; 0xc0
 80012f2:	f7ff fcbd 	bl	8000c70 <LCD_WR_REG>
	LCD_WR_DATA(0x1B);   //VRH[5:0]
 80012f6:	201b      	movs	r0, #27
 80012f8:	f7ff fcca 	bl	8000c90 <LCD_WR_DATA>
	LCD_WR_REG(0xC1);    //Power control
 80012fc:	20c1      	movs	r0, #193	; 0xc1
 80012fe:	f7ff fcb7 	bl	8000c70 <LCD_WR_REG>
	LCD_WR_DATA(0x01);   //SAP[2:0];BT[3:0]
 8001302:	2001      	movs	r0, #1
 8001304:	f7ff fcc4 	bl	8000c90 <LCD_WR_DATA>
	LCD_WR_REG(0xC5);    //VCM control
 8001308:	20c5      	movs	r0, #197	; 0xc5
 800130a:	f7ff fcb1 	bl	8000c70 <LCD_WR_REG>
	LCD_WR_DATA(0x30); 	 //3F
 800130e:	2030      	movs	r0, #48	; 0x30
 8001310:	f7ff fcbe 	bl	8000c90 <LCD_WR_DATA>
	LCD_WR_DATA(0x30); 	 //3C
 8001314:	2030      	movs	r0, #48	; 0x30
 8001316:	f7ff fcbb 	bl	8000c90 <LCD_WR_DATA>
	LCD_WR_REG(0xC7);    //VCM control2
 800131a:	20c7      	movs	r0, #199	; 0xc7
 800131c:	f7ff fca8 	bl	8000c70 <LCD_WR_REG>
	LCD_WR_DATA(0XB7);
 8001320:	20b7      	movs	r0, #183	; 0xb7
 8001322:	f7ff fcb5 	bl	8000c90 <LCD_WR_DATA>
	LCD_WR_REG(0x36);    // Memory Access Control
 8001326:	2036      	movs	r0, #54	; 0x36
 8001328:	f7ff fca2 	bl	8000c70 <LCD_WR_REG>

	LCD_WR_DATA(0x08|DFT_SCAN_DIR);
 800132c:	2008      	movs	r0, #8
 800132e:	f7ff fcaf 	bl	8000c90 <LCD_WR_DATA>
	LCD_WR_REG(0x3A);
 8001332:	203a      	movs	r0, #58	; 0x3a
 8001334:	f7ff fc9c 	bl	8000c70 <LCD_WR_REG>
	LCD_WR_DATA(0x55);
 8001338:	2055      	movs	r0, #85	; 0x55
 800133a:	f7ff fca9 	bl	8000c90 <LCD_WR_DATA>
	LCD_WR_REG(0xB1);
 800133e:	20b1      	movs	r0, #177	; 0xb1
 8001340:	f7ff fc96 	bl	8000c70 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001344:	2000      	movs	r0, #0
 8001346:	f7ff fca3 	bl	8000c90 <LCD_WR_DATA>
	LCD_WR_DATA(0x1A);
 800134a:	201a      	movs	r0, #26
 800134c:	f7ff fca0 	bl	8000c90 <LCD_WR_DATA>
	LCD_WR_REG(0xB6);    // Display Function Control
 8001350:	20b6      	movs	r0, #182	; 0xb6
 8001352:	f7ff fc8d 	bl	8000c70 <LCD_WR_REG>
	LCD_WR_DATA(0x0A);
 8001356:	200a      	movs	r0, #10
 8001358:	f7ff fc9a 	bl	8000c90 <LCD_WR_DATA>
	LCD_WR_DATA(0xA2);
 800135c:	20a2      	movs	r0, #162	; 0xa2
 800135e:	f7ff fc97 	bl	8000c90 <LCD_WR_DATA>
	LCD_WR_REG(0xF2);    // 3Gamma Function Disable
 8001362:	20f2      	movs	r0, #242	; 0xf2
 8001364:	f7ff fc84 	bl	8000c70 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001368:	2000      	movs	r0, #0
 800136a:	f7ff fc91 	bl	8000c90 <LCD_WR_DATA>
	LCD_WR_REG(0x26);    //Gamma curve selected
 800136e:	2026      	movs	r0, #38	; 0x26
 8001370:	f7ff fc7e 	bl	8000c70 <LCD_WR_REG>
	LCD_WR_DATA(0x01);
 8001374:	2001      	movs	r0, #1
 8001376:	f7ff fc8b 	bl	8000c90 <LCD_WR_DATA>
	LCD_WR_REG(0xE0);    //Set Gamma
 800137a:	20e0      	movs	r0, #224	; 0xe0
 800137c:	f7ff fc78 	bl	8000c70 <LCD_WR_REG>
	LCD_WR_DATA(0x0F);
 8001380:	200f      	movs	r0, #15
 8001382:	f7ff fc85 	bl	8000c90 <LCD_WR_DATA>
	LCD_WR_DATA(0x2A);
 8001386:	202a      	movs	r0, #42	; 0x2a
 8001388:	f7ff fc82 	bl	8000c90 <LCD_WR_DATA>
	LCD_WR_DATA(0x28);
 800138c:	2028      	movs	r0, #40	; 0x28
 800138e:	f7ff fc7f 	bl	8000c90 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 8001392:	2008      	movs	r0, #8
 8001394:	f7ff fc7c 	bl	8000c90 <LCD_WR_DATA>
	LCD_WR_DATA(0x0E);
 8001398:	200e      	movs	r0, #14
 800139a:	f7ff fc79 	bl	8000c90 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 800139e:	2008      	movs	r0, #8
 80013a0:	f7ff fc76 	bl	8000c90 <LCD_WR_DATA>
	LCD_WR_DATA(0x54);
 80013a4:	2054      	movs	r0, #84	; 0x54
 80013a6:	f7ff fc73 	bl	8000c90 <LCD_WR_DATA>
	LCD_WR_DATA(0XA9);
 80013aa:	20a9      	movs	r0, #169	; 0xa9
 80013ac:	f7ff fc70 	bl	8000c90 <LCD_WR_DATA>
	LCD_WR_DATA(0x43);
 80013b0:	2043      	movs	r0, #67	; 0x43
 80013b2:	f7ff fc6d 	bl	8000c90 <LCD_WR_DATA>
	LCD_WR_DATA(0x0A);
 80013b6:	200a      	movs	r0, #10
 80013b8:	f7ff fc6a 	bl	8000c90 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 80013bc:	200f      	movs	r0, #15
 80013be:	f7ff fc67 	bl	8000c90 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80013c2:	2000      	movs	r0, #0
 80013c4:	f7ff fc64 	bl	8000c90 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80013c8:	2000      	movs	r0, #0
 80013ca:	f7ff fc61 	bl	8000c90 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80013ce:	2000      	movs	r0, #0
 80013d0:	f7ff fc5e 	bl	8000c90 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80013d4:	2000      	movs	r0, #0
 80013d6:	f7ff fc5b 	bl	8000c90 <LCD_WR_DATA>
	LCD_WR_REG(0XE1);    //Set Gamma
 80013da:	20e1      	movs	r0, #225	; 0xe1
 80013dc:	f7ff fc48 	bl	8000c70 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80013e0:	2000      	movs	r0, #0
 80013e2:	f7ff fc55 	bl	8000c90 <LCD_WR_DATA>
	LCD_WR_DATA(0x15);
 80013e6:	2015      	movs	r0, #21
 80013e8:	f7ff fc52 	bl	8000c90 <LCD_WR_DATA>
	LCD_WR_DATA(0x17);
 80013ec:	2017      	movs	r0, #23
 80013ee:	f7ff fc4f 	bl	8000c90 <LCD_WR_DATA>
	LCD_WR_DATA(0x07);
 80013f2:	2007      	movs	r0, #7
 80013f4:	f7ff fc4c 	bl	8000c90 <LCD_WR_DATA>
	LCD_WR_DATA(0x11);
 80013f8:	2011      	movs	r0, #17
 80013fa:	f7ff fc49 	bl	8000c90 <LCD_WR_DATA>
	LCD_WR_DATA(0x06);
 80013fe:	2006      	movs	r0, #6
 8001400:	f7ff fc46 	bl	8000c90 <LCD_WR_DATA>
	LCD_WR_DATA(0x2B);
 8001404:	202b      	movs	r0, #43	; 0x2b
 8001406:	f7ff fc43 	bl	8000c90 <LCD_WR_DATA>
	LCD_WR_DATA(0x56);
 800140a:	2056      	movs	r0, #86	; 0x56
 800140c:	f7ff fc40 	bl	8000c90 <LCD_WR_DATA>
	LCD_WR_DATA(0x3C);
 8001410:	203c      	movs	r0, #60	; 0x3c
 8001412:	f7ff fc3d 	bl	8000c90 <LCD_WR_DATA>
	LCD_WR_DATA(0x05);
 8001416:	2005      	movs	r0, #5
 8001418:	f7ff fc3a 	bl	8000c90 <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 800141c:	2010      	movs	r0, #16
 800141e:	f7ff fc37 	bl	8000c90 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8001422:	200f      	movs	r0, #15
 8001424:	f7ff fc34 	bl	8000c90 <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 8001428:	203f      	movs	r0, #63	; 0x3f
 800142a:	f7ff fc31 	bl	8000c90 <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 800142e:	203f      	movs	r0, #63	; 0x3f
 8001430:	f7ff fc2e 	bl	8000c90 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8001434:	200f      	movs	r0, #15
 8001436:	f7ff fc2b 	bl	8000c90 <LCD_WR_DATA>
	LCD_WR_REG(0x2B);
 800143a:	202b      	movs	r0, #43	; 0x2b
 800143c:	f7ff fc18 	bl	8000c70 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001440:	2000      	movs	r0, #0
 8001442:	f7ff fc25 	bl	8000c90 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001446:	2000      	movs	r0, #0
 8001448:	f7ff fc22 	bl	8000c90 <LCD_WR_DATA>
	LCD_WR_DATA(0x01);
 800144c:	2001      	movs	r0, #1
 800144e:	f7ff fc1f 	bl	8000c90 <LCD_WR_DATA>
	LCD_WR_DATA(0x3f);
 8001452:	203f      	movs	r0, #63	; 0x3f
 8001454:	f7ff fc1c 	bl	8000c90 <LCD_WR_DATA>
	LCD_WR_REG(0x2A);
 8001458:	202a      	movs	r0, #42	; 0x2a
 800145a:	f7ff fc09 	bl	8000c70 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 800145e:	2000      	movs	r0, #0
 8001460:	f7ff fc16 	bl	8000c90 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001464:	2000      	movs	r0, #0
 8001466:	f7ff fc13 	bl	8000c90 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 800146a:	2000      	movs	r0, #0
 800146c:	f7ff fc10 	bl	8000c90 <LCD_WR_DATA>
	LCD_WR_DATA(0xef);
 8001470:	20ef      	movs	r0, #239	; 0xef
 8001472:	f7ff fc0d 	bl	8000c90 <LCD_WR_DATA>
	LCD_WR_REG(0x11); //Exit Sleep
 8001476:	2011      	movs	r0, #17
 8001478:	f7ff fbfa 	bl	8000c70 <LCD_WR_REG>
	HAL_Delay(120);
 800147c:	2078      	movs	r0, #120	; 0x78
 800147e:	f000 fe81 	bl	8002184 <HAL_Delay>
	LCD_WR_REG(0x29); //display on
 8001482:	2029      	movs	r0, #41	; 0x29
 8001484:	f7ff fbf4 	bl	8000c70 <LCD_WR_REG>
	HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, 1);
 8001488:	2201      	movs	r2, #1
 800148a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800148e:	4804      	ldr	r0, [pc, #16]	; (80014a0 <lcd_init+0x2bc>)
 8001490:	f001 f9dc 	bl	800284c <HAL_GPIO_WritePin>
}
 8001494:	bf00      	nop
 8001496:	bd80      	pop	{r7, pc}
 8001498:	40020800 	.word	0x40020800
 800149c:	20000184 	.word	0x20000184
 80014a0:	40020000 	.word	0x40020000

080014a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b084      	sub	sp, #16
 80014a8:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80014aa:	f000 fdf9 	bl	80020a0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80014ae:	f000 f871 	bl	8001594 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80014b2:	f7ff fa5f 	bl	8000974 <MX_GPIO_Init>
  MX_SPI1_Init();
 80014b6:	f000 fa43 	bl	8001940 <MX_SPI1_Init>
  MX_TIM2_Init();
 80014ba:	f000 fbdb 	bl	8001c74 <MX_TIM2_Init>
  MX_FSMC_Init();
 80014be:	f7ff f989 	bl	80007d4 <MX_FSMC_Init>
  MX_I2C1_Init();
 80014c2:	f7ff fb5f 	bl	8000b84 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 80014c6:	f000 fd09 	bl	8001edc <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
	system_init();
 80014ca:	f000 f8cd 	bl	8001668 <system_init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	lcd_Clear(BLACK);
 80014ce:	2000      	movs	r0, #0
 80014d0:	f7ff fc4c 	bl	8000d6c <lcd_Clear>
	UpdateTime();
 80014d4:	f000 f91e 	bl	8001714 <UpdateTime>

	while (1) {
		while (!flag_timer2);
 80014d8:	bf00      	nop
 80014da:	4b28      	ldr	r3, [pc, #160]	; (800157c <main+0xd8>)
 80014dc:	881b      	ldrh	r3, [r3, #0]
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d0fb      	beq.n	80014da <main+0x36>
		setTimer2(250);
 80014e2:	20fa      	movs	r0, #250	; 0xfa
 80014e4:	f000 f9e6 	bl	80018b4 <setTimer2>
		button_Scan();
 80014e8:	f7ff f83e 	bl	8000568 <button_Scan>
        if (statusSystem == MODE_1){
 80014ec:	4b24      	ldr	r3, [pc, #144]	; (8001580 <main+0xdc>)
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d101      	bne.n	80014f8 <main+0x54>
            ds3231_ReadTime();
 80014f4:	f7ff f90a 	bl	800070c <ds3231_ReadTime>
//            if (ds3231_hours > set_hour)
//            {
//            	HAL_GPIO_TogglePin(DEBUG_LED_GPIO_Port, DEBUG_LED_Pin);
//            }
        }
        TestUart();
 80014f8:	f000 f8dc 	bl	80016b4 <TestUart>
		if (!isRingBufferEmpty(&buffer)) {
 80014fc:	4821      	ldr	r0, [pc, #132]	; (8001584 <main+0xe0>)
 80014fe:	f000 f93e 	bl	800177e <isRingBufferEmpty>
 8001502:	4603      	mov	r3, r0
 8001504:	2b00      	cmp	r3, #0
 8001506:	d11e      	bne.n	8001546 <main+0xa2>
			lcd_ShowString(100, 220, "Not empty", WHITE, BLACK, 16, 0);
 8001508:	2300      	movs	r3, #0
 800150a:	9302      	str	r3, [sp, #8]
 800150c:	2310      	movs	r3, #16
 800150e:	9301      	str	r3, [sp, #4]
 8001510:	2300      	movs	r3, #0
 8001512:	9300      	str	r3, [sp, #0]
 8001514:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001518:	4a1b      	ldr	r2, [pc, #108]	; (8001588 <main+0xe4>)
 800151a:	21dc      	movs	r1, #220	; 0xdc
 800151c:	2064      	movs	r0, #100	; 0x64
 800151e:	f7ff fdd9 	bl	80010d4 <lcd_ShowString>
			lcd_ShowIntNum(100, 240, getFromRingBuffer(&buffer), 2, YELLOW, BLACK, 16);
 8001522:	4818      	ldr	r0, [pc, #96]	; (8001584 <main+0xe0>)
 8001524:	f000 f98c 	bl	8001840 <getFromRingBuffer>
 8001528:	4603      	mov	r3, r0
 800152a:	b29a      	uxth	r2, r3
 800152c:	2310      	movs	r3, #16
 800152e:	9302      	str	r3, [sp, #8]
 8001530:	2300      	movs	r3, #0
 8001532:	9301      	str	r3, [sp, #4]
 8001534:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8001538:	9300      	str	r3, [sp, #0]
 800153a:	2302      	movs	r3, #2
 800153c:	21f0      	movs	r1, #240	; 0xf0
 800153e:	2064      	movs	r0, #100	; 0x64
 8001540:	f7ff fd4a 	bl	8000fd8 <lcd_ShowIntNum>
 8001544:	e7c8      	b.n	80014d8 <main+0x34>
		} else {
			lcd_ShowString(100, 220, "Empty!   ", WHITE, BLACK, 16, 0);
 8001546:	2300      	movs	r3, #0
 8001548:	9302      	str	r3, [sp, #8]
 800154a:	2310      	movs	r3, #16
 800154c:	9301      	str	r3, [sp, #4]
 800154e:	2300      	movs	r3, #0
 8001550:	9300      	str	r3, [sp, #0]
 8001552:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001556:	4a0d      	ldr	r2, [pc, #52]	; (800158c <main+0xe8>)
 8001558:	21dc      	movs	r1, #220	; 0xdc
 800155a:	2064      	movs	r0, #100	; 0x64
 800155c:	f7ff fdba 	bl	80010d4 <lcd_ShowString>
			lcd_ShowString(100, 240, "      ", WHITE, BLACK, 16, 0);
 8001560:	2300      	movs	r3, #0
 8001562:	9302      	str	r3, [sp, #8]
 8001564:	2310      	movs	r3, #16
 8001566:	9301      	str	r3, [sp, #4]
 8001568:	2300      	movs	r3, #0
 800156a:	9300      	str	r3, [sp, #0]
 800156c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001570:	4a07      	ldr	r2, [pc, #28]	; (8001590 <main+0xec>)
 8001572:	21f0      	movs	r1, #240	; 0xf0
 8001574:	2064      	movs	r0, #100	; 0x64
 8001576:	f7ff fdad 	bl	80010d4 <lcd_ShowString>
		while (!flag_timer2);
 800157a:	e7ad      	b.n	80014d8 <main+0x34>
 800157c:	20000098 	.word	0x20000098
 8001580:	20000094 	.word	0x20000094
 8001584:	200002c8 	.word	0x200002c8
 8001588:	080077ac 	.word	0x080077ac
 800158c:	080077b8 	.word	0x080077b8
 8001590:	080077c4 	.word	0x080077c4

08001594 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	b094      	sub	sp, #80	; 0x50
 8001598:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800159a:	f107 0320 	add.w	r3, r7, #32
 800159e:	2230      	movs	r2, #48	; 0x30
 80015a0:	2100      	movs	r1, #0
 80015a2:	4618      	mov	r0, r3
 80015a4:	f005 f8c2 	bl	800672c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80015a8:	f107 030c 	add.w	r3, r7, #12
 80015ac:	2200      	movs	r2, #0
 80015ae:	601a      	str	r2, [r3, #0]
 80015b0:	605a      	str	r2, [r3, #4]
 80015b2:	609a      	str	r2, [r3, #8]
 80015b4:	60da      	str	r2, [r3, #12]
 80015b6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80015b8:	2300      	movs	r3, #0
 80015ba:	60bb      	str	r3, [r7, #8]
 80015bc:	4b28      	ldr	r3, [pc, #160]	; (8001660 <SystemClock_Config+0xcc>)
 80015be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015c0:	4a27      	ldr	r2, [pc, #156]	; (8001660 <SystemClock_Config+0xcc>)
 80015c2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015c6:	6413      	str	r3, [r2, #64]	; 0x40
 80015c8:	4b25      	ldr	r3, [pc, #148]	; (8001660 <SystemClock_Config+0xcc>)
 80015ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015cc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015d0:	60bb      	str	r3, [r7, #8]
 80015d2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80015d4:	2300      	movs	r3, #0
 80015d6:	607b      	str	r3, [r7, #4]
 80015d8:	4b22      	ldr	r3, [pc, #136]	; (8001664 <SystemClock_Config+0xd0>)
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	4a21      	ldr	r2, [pc, #132]	; (8001664 <SystemClock_Config+0xd0>)
 80015de:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80015e2:	6013      	str	r3, [r2, #0]
 80015e4:	4b1f      	ldr	r3, [pc, #124]	; (8001664 <SystemClock_Config+0xd0>)
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80015ec:	607b      	str	r3, [r7, #4]
 80015ee:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80015f0:	2302      	movs	r3, #2
 80015f2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80015f4:	2301      	movs	r3, #1
 80015f6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80015f8:	2310      	movs	r3, #16
 80015fa:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80015fc:	2302      	movs	r3, #2
 80015fe:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001600:	2300      	movs	r3, #0
 8001602:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001604:	2308      	movs	r3, #8
 8001606:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001608:	23a8      	movs	r3, #168	; 0xa8
 800160a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800160c:	2302      	movs	r3, #2
 800160e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001610:	2304      	movs	r3, #4
 8001612:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001614:	f107 0320 	add.w	r3, r7, #32
 8001618:	4618      	mov	r0, r3
 800161a:	f002 fa1f 	bl	8003a5c <HAL_RCC_OscConfig>
 800161e:	4603      	mov	r3, r0
 8001620:	2b00      	cmp	r3, #0
 8001622:	d001      	beq.n	8001628 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001624:	f000 f896 	bl	8001754 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001628:	230f      	movs	r3, #15
 800162a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800162c:	2302      	movs	r3, #2
 800162e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001630:	2300      	movs	r3, #0
 8001632:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001634:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001638:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 800163a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800163e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001640:	f107 030c 	add.w	r3, r7, #12
 8001644:	2105      	movs	r1, #5
 8001646:	4618      	mov	r0, r3
 8001648:	f002 fc80 	bl	8003f4c <HAL_RCC_ClockConfig>
 800164c:	4603      	mov	r3, r0
 800164e:	2b00      	cmp	r3, #0
 8001650:	d001      	beq.n	8001656 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001652:	f000 f87f 	bl	8001754 <Error_Handler>
  }
}
 8001656:	bf00      	nop
 8001658:	3750      	adds	r7, #80	; 0x50
 800165a:	46bd      	mov	sp, r7
 800165c:	bd80      	pop	{r7, pc}
 800165e:	bf00      	nop
 8001660:	40023800 	.word	0x40023800
 8001664:	40007000 	.word	0x40007000

08001668 <system_init>:

/* USER CODE BEGIN 4 */
	void system_init() {
 8001668:	b580      	push	{r7, lr}
 800166a:	af00      	add	r7, sp, #0
		HAL_GPIO_WritePin(OUTPUT_Y0_GPIO_Port, OUTPUT_Y0_Pin, 0);
 800166c:	2200      	movs	r2, #0
 800166e:	2120      	movs	r1, #32
 8001670:	480e      	ldr	r0, [pc, #56]	; (80016ac <system_init+0x44>)
 8001672:	f001 f8eb 	bl	800284c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(OUTPUT_Y1_GPIO_Port, OUTPUT_Y1_Pin, 0);
 8001676:	2200      	movs	r2, #0
 8001678:	2140      	movs	r1, #64	; 0x40
 800167a:	480c      	ldr	r0, [pc, #48]	; (80016ac <system_init+0x44>)
 800167c:	f001 f8e6 	bl	800284c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(DEBUG_LED_GPIO_Port, DEBUG_LED_Pin, 0);
 8001680:	2200      	movs	r2, #0
 8001682:	2110      	movs	r1, #16
 8001684:	4809      	ldr	r0, [pc, #36]	; (80016ac <system_init+0x44>)
 8001686:	f001 f8e1 	bl	800284c <HAL_GPIO_WritePin>

		lcd_init();
 800168a:	f7ff fdab 	bl	80011e4 <lcd_init>
		ds3231_init();
 800168e:	f7fe ffd7 	bl	8000640 <ds3231_init>
		uart_init_rs232();
 8001692:	f000 fb7d 	bl	8001d90 <uart_init_rs232>
		initRingBuffer(&buffer);
 8001696:	4806      	ldr	r0, [pc, #24]	; (80016b0 <system_init+0x48>)
 8001698:	f000 f861 	bl	800175e <initRingBuffer>
		timer_init();
 800169c:	f000 f900 	bl	80018a0 <timer_init>
		setTimer2(250);
 80016a0:	20fa      	movs	r0, #250	; 0xfa
 80016a2:	f000 f907 	bl	80018b4 <setTimer2>
	}
 80016a6:	bf00      	nop
 80016a8:	bd80      	pop	{r7, pc}
 80016aa:	bf00      	nop
 80016ac:	40021000 	.word	0x40021000
 80016b0:	200002c8 	.word	0x200002c8

080016b4 <TestUart>:

	void TestUart() {
 80016b4:	b580      	push	{r7, lr}
 80016b6:	af00      	add	r7, sp, #0
		if (button_count[13] == 1) {
 80016b8:	4b10      	ldr	r3, [pc, #64]	; (80016fc <TestUart+0x48>)
 80016ba:	8b5b      	ldrh	r3, [r3, #26]
 80016bc:	2b01      	cmp	r3, #1
 80016be:	d11a      	bne.n	80016f6 <TestUart+0x42>
			button_count[13] = 0;
 80016c0:	4b0e      	ldr	r3, [pc, #56]	; (80016fc <TestUart+0x48>)
 80016c2:	2200      	movs	r2, #0
 80016c4:	835a      	strh	r2, [r3, #26]
			uart_Rs232SendNum(ds3231_hours);
 80016c6:	4b0e      	ldr	r3, [pc, #56]	; (8001700 <TestUart+0x4c>)
 80016c8:	781b      	ldrb	r3, [r3, #0]
 80016ca:	4618      	mov	r0, r3
 80016cc:	f000 fb88 	bl	8001de0 <uart_Rs232SendNum>
			uart_Rs232SendString((void*)":");
 80016d0:	480c      	ldr	r0, [pc, #48]	; (8001704 <TestUart+0x50>)
 80016d2:	f000 fb6b 	bl	8001dac <uart_Rs232SendString>
			uart_Rs232SendNum(ds3231_min);
 80016d6:	4b0c      	ldr	r3, [pc, #48]	; (8001708 <TestUart+0x54>)
 80016d8:	781b      	ldrb	r3, [r3, #0]
 80016da:	4618      	mov	r0, r3
 80016dc:	f000 fb80 	bl	8001de0 <uart_Rs232SendNum>
			uart_Rs232SendString((void*)":");
 80016e0:	4808      	ldr	r0, [pc, #32]	; (8001704 <TestUart+0x50>)
 80016e2:	f000 fb63 	bl	8001dac <uart_Rs232SendString>
			uart_Rs232SendNum(ds3231_sec);
 80016e6:	4b09      	ldr	r3, [pc, #36]	; (800170c <TestUart+0x58>)
 80016e8:	781b      	ldrb	r3, [r3, #0]
 80016ea:	4618      	mov	r0, r3
 80016ec:	f000 fb78 	bl	8001de0 <uart_Rs232SendNum>
			uart_Rs232SendString((void*)"\n");
 80016f0:	4807      	ldr	r0, [pc, #28]	; (8001710 <TestUart+0x5c>)
 80016f2:	f000 fb5b 	bl	8001dac <uart_Rs232SendString>
		}
	}
 80016f6:	bf00      	nop
 80016f8:	bd80      	pop	{r7, pc}
 80016fa:	bf00      	nop
 80016fc:	200000b0 	.word	0x200000b0
 8001700:	200000d5 	.word	0x200000d5
 8001704:	080077cc 	.word	0x080077cc
 8001708:	200000d2 	.word	0x200000d2
 800170c:	200000d0 	.word	0x200000d0
 8001710:	080077d0 	.word	0x080077d0

08001714 <UpdateTime>:

	void UpdateTime(){
 8001714:	b580      	push	{r7, lr}
 8001716:	af00      	add	r7, sp, #0
		ds3231_Write(ADDRESS_YEAR, 24);
 8001718:	2118      	movs	r1, #24
 800171a:	2006      	movs	r0, #6
 800171c:	f7fe ffd4 	bl	80006c8 <ds3231_Write>
		ds3231_Write(ADDRESS_MONTH, 11);
 8001720:	210b      	movs	r1, #11
 8001722:	2005      	movs	r0, #5
 8001724:	f7fe ffd0 	bl	80006c8 <ds3231_Write>
		ds3231_Write(ADDRESS_DATE, 15);
 8001728:	210f      	movs	r1, #15
 800172a:	2004      	movs	r0, #4
 800172c:	f7fe ffcc 	bl	80006c8 <ds3231_Write>
		ds3231_Write(ADDRESS_DAY, 6);
 8001730:	2106      	movs	r1, #6
 8001732:	2003      	movs	r0, #3
 8001734:	f7fe ffc8 	bl	80006c8 <ds3231_Write>
		ds3231_Write(ADDRESS_HOUR, 2);
 8001738:	2102      	movs	r1, #2
 800173a:	2002      	movs	r0, #2
 800173c:	f7fe ffc4 	bl	80006c8 <ds3231_Write>
		ds3231_Write(ADDRESS_MIN, 45);
 8001740:	212d      	movs	r1, #45	; 0x2d
 8001742:	2001      	movs	r0, #1
 8001744:	f7fe ffc0 	bl	80006c8 <ds3231_Write>
		ds3231_Write(ADDRESS_SEC, 0);
 8001748:	2100      	movs	r1, #0
 800174a:	2000      	movs	r0, #0
 800174c:	f7fe ffbc 	bl	80006c8 <ds3231_Write>
	}
 8001750:	bf00      	nop
 8001752:	bd80      	pop	{r7, pc}

08001754 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001754:	b480      	push	{r7}
 8001756:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001758:	b672      	cpsid	i
}
 800175a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800175c:	e7fe      	b.n	800175c <Error_Handler+0x8>

0800175e <initRingBuffer>:
 */


#include "ring_buffer.h"

void initRingBuffer(RingBuffer *buffer) {
 800175e:	b480      	push	{r7}
 8001760:	b083      	sub	sp, #12
 8001762:	af00      	add	r7, sp, #0
 8001764:	6078      	str	r0, [r7, #4]
  buffer->head = 0;
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	2200      	movs	r2, #0
 800176a:	629a      	str	r2, [r3, #40]	; 0x28
  buffer->tail = 0;
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	2200      	movs	r2, #0
 8001770:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8001772:	bf00      	nop
 8001774:	370c      	adds	r7, #12
 8001776:	46bd      	mov	sp, r7
 8001778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177c:	4770      	bx	lr

0800177e <isRingBufferEmpty>:

int isRingBufferEmpty(RingBuffer *buffer) {
 800177e:	b480      	push	{r7}
 8001780:	b083      	sub	sp, #12
 8001782:	af00      	add	r7, sp, #0
 8001784:	6078      	str	r0, [r7, #4]
  return buffer->head == buffer->tail;
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800178e:	429a      	cmp	r2, r3
 8001790:	bf0c      	ite	eq
 8001792:	2301      	moveq	r3, #1
 8001794:	2300      	movne	r3, #0
 8001796:	b2db      	uxtb	r3, r3
}
 8001798:	4618      	mov	r0, r3
 800179a:	370c      	adds	r7, #12
 800179c:	46bd      	mov	sp, r7
 800179e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a2:	4770      	bx	lr

080017a4 <isRingBufferFull>:

int isRingBufferFull(RingBuffer *buffer) {
 80017a4:	b480      	push	{r7}
 80017a6:	b083      	sub	sp, #12
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	6078      	str	r0, [r7, #4]
  return (buffer->tail + 1) % BUFFER_SIZE == buffer->head;
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017b0:	1c59      	adds	r1, r3, #1
 80017b2:	4b0c      	ldr	r3, [pc, #48]	; (80017e4 <isRingBufferFull+0x40>)
 80017b4:	fb83 2301 	smull	r2, r3, r3, r1
 80017b8:	109a      	asrs	r2, r3, #2
 80017ba:	17cb      	asrs	r3, r1, #31
 80017bc:	1ad2      	subs	r2, r2, r3
 80017be:	4613      	mov	r3, r2
 80017c0:	009b      	lsls	r3, r3, #2
 80017c2:	4413      	add	r3, r2
 80017c4:	005b      	lsls	r3, r3, #1
 80017c6:	1aca      	subs	r2, r1, r3
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017cc:	429a      	cmp	r2, r3
 80017ce:	bf0c      	ite	eq
 80017d0:	2301      	moveq	r3, #1
 80017d2:	2300      	movne	r3, #0
 80017d4:	b2db      	uxtb	r3, r3
}
 80017d6:	4618      	mov	r0, r3
 80017d8:	370c      	adds	r7, #12
 80017da:	46bd      	mov	sp, r7
 80017dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e0:	4770      	bx	lr
 80017e2:	bf00      	nop
 80017e4:	66666667 	.word	0x66666667

080017e8 <addToRingBuffer>:

void addToRingBuffer(RingBuffer *buffer, int data) {
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b082      	sub	sp, #8
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	6078      	str	r0, [r7, #4]
 80017f0:	6039      	str	r1, [r7, #0]
  if (isRingBufferFull(buffer)) {
 80017f2:	6878      	ldr	r0, [r7, #4]
 80017f4:	f7ff ffd6 	bl	80017a4 <isRingBufferFull>
 80017f8:	4603      	mov	r3, r0
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d003      	beq.n	8001806 <addToRingBuffer+0x1e>
    printf("Ring buffer is full!\n");
 80017fe:	480e      	ldr	r0, [pc, #56]	; (8001838 <addToRingBuffer+0x50>)
 8001800:	f005 f80a 	bl	8006818 <puts>
    return;
 8001804:	e015      	b.n	8001832 <addToRingBuffer+0x4a>
  }

  buffer->data[buffer->tail] = data;
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	6839      	ldr	r1, [r7, #0]
 800180e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  buffer->tail = (buffer->tail + 1) % BUFFER_SIZE;
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001816:	1c59      	adds	r1, r3, #1
 8001818:	4b08      	ldr	r3, [pc, #32]	; (800183c <addToRingBuffer+0x54>)
 800181a:	fb83 2301 	smull	r2, r3, r3, r1
 800181e:	109a      	asrs	r2, r3, #2
 8001820:	17cb      	asrs	r3, r1, #31
 8001822:	1ad2      	subs	r2, r2, r3
 8001824:	4613      	mov	r3, r2
 8001826:	009b      	lsls	r3, r3, #2
 8001828:	4413      	add	r3, r2
 800182a:	005b      	lsls	r3, r3, #1
 800182c:	1aca      	subs	r2, r1, r3
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8001832:	3708      	adds	r7, #8
 8001834:	46bd      	mov	sp, r7
 8001836:	bd80      	pop	{r7, pc}
 8001838:	08007840 	.word	0x08007840
 800183c:	66666667 	.word	0x66666667

08001840 <getFromRingBuffer>:

int getFromRingBuffer(RingBuffer *buffer) {
 8001840:	b580      	push	{r7, lr}
 8001842:	b084      	sub	sp, #16
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
  if (isRingBufferEmpty(buffer)) {
 8001848:	6878      	ldr	r0, [r7, #4]
 800184a:	f7ff ff98 	bl	800177e <isRingBufferEmpty>
 800184e:	4603      	mov	r3, r0
 8001850:	2b00      	cmp	r3, #0
 8001852:	d005      	beq.n	8001860 <getFromRingBuffer+0x20>
    printf("Ring buffer is empty!\n");
 8001854:	4810      	ldr	r0, [pc, #64]	; (8001898 <getFromRingBuffer+0x58>)
 8001856:	f004 ffdf 	bl	8006818 <puts>
    return -1;
 800185a:	f04f 33ff 	mov.w	r3, #4294967295
 800185e:	e016      	b.n	800188e <getFromRingBuffer+0x4e>
  }

  int data = buffer->data[buffer->head];
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800186a:	60fb      	str	r3, [r7, #12]
  buffer->head = (buffer->head + 1) % BUFFER_SIZE;
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001870:	1c59      	adds	r1, r3, #1
 8001872:	4b0a      	ldr	r3, [pc, #40]	; (800189c <getFromRingBuffer+0x5c>)
 8001874:	fb83 2301 	smull	r2, r3, r3, r1
 8001878:	109a      	asrs	r2, r3, #2
 800187a:	17cb      	asrs	r3, r1, #31
 800187c:	1ad2      	subs	r2, r2, r3
 800187e:	4613      	mov	r3, r2
 8001880:	009b      	lsls	r3, r3, #2
 8001882:	4413      	add	r3, r2
 8001884:	005b      	lsls	r3, r3, #1
 8001886:	1aca      	subs	r2, r1, r3
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	629a      	str	r2, [r3, #40]	; 0x28
  return data;
 800188c:	68fb      	ldr	r3, [r7, #12]
}
 800188e:	4618      	mov	r0, r3
 8001890:	3710      	adds	r7, #16
 8001892:	46bd      	mov	sp, r7
 8001894:	bd80      	pop	{r7, pc}
 8001896:	bf00      	nop
 8001898:	08007858 	.word	0x08007858
 800189c:	66666667 	.word	0x66666667

080018a0 <timer_init>:
/**
  * @brief  Init timer interrupt
  * @param  None
  * @retval None
  */
void timer_init(){
 80018a0:	b580      	push	{r7, lr}
 80018a2:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim2);
 80018a4:	4802      	ldr	r0, [pc, #8]	; (80018b0 <timer_init+0x10>)
 80018a6:	f003 fa4d 	bl	8004d44 <HAL_TIM_Base_Start_IT>
}
 80018aa:	bf00      	nop
 80018ac:	bd80      	pop	{r7, pc}
 80018ae:	bf00      	nop
 80018b0:	20000218 	.word	0x20000218

080018b4 <setTimer2>:
/**
  * @brief  Set duration of software timer interrupt
  * @param  duration Duration of software timer interrupt
  * @retval None
  */
void setTimer2(uint16_t duration){
 80018b4:	b480      	push	{r7}
 80018b6:	b083      	sub	sp, #12
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	4603      	mov	r3, r0
 80018bc:	80fb      	strh	r3, [r7, #6]
	timer2_MUL = duration/TIMER_CYCLE_2;
 80018be:	4a08      	ldr	r2, [pc, #32]	; (80018e0 <setTimer2+0x2c>)
 80018c0:	88fb      	ldrh	r3, [r7, #6]
 80018c2:	8013      	strh	r3, [r2, #0]
	timer2_counter = timer2_MUL;
 80018c4:	4b06      	ldr	r3, [pc, #24]	; (80018e0 <setTimer2+0x2c>)
 80018c6:	881a      	ldrh	r2, [r3, #0]
 80018c8:	4b06      	ldr	r3, [pc, #24]	; (80018e4 <setTimer2+0x30>)
 80018ca:	801a      	strh	r2, [r3, #0]
	flag_timer2 = 0;
 80018cc:	4b06      	ldr	r3, [pc, #24]	; (80018e8 <setTimer2+0x34>)
 80018ce:	2200      	movs	r2, #0
 80018d0:	801a      	strh	r2, [r3, #0]
}
 80018d2:	bf00      	nop
 80018d4:	370c      	adds	r7, #12
 80018d6:	46bd      	mov	sp, r7
 80018d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018dc:	4770      	bx	lr
 80018de:	bf00      	nop
 80018e0:	2000009c 	.word	0x2000009c
 80018e4:	2000009a 	.word	0x2000009a
 80018e8:	20000098 	.word	0x20000098

080018ec <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Timer interrupt routine
  * @param  htim TIM Base handle
  * @note	This callback function is called by system
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80018ec:	b480      	push	{r7}
 80018ee:	b083      	sub	sp, #12
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2){
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80018fc:	d114      	bne.n	8001928 <HAL_TIM_PeriodElapsedCallback+0x3c>
		if(timer2_counter > 0){
 80018fe:	4b0d      	ldr	r3, [pc, #52]	; (8001934 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8001900:	881b      	ldrh	r3, [r3, #0]
 8001902:	2b00      	cmp	r3, #0
 8001904:	d010      	beq.n	8001928 <HAL_TIM_PeriodElapsedCallback+0x3c>
			timer2_counter--;
 8001906:	4b0b      	ldr	r3, [pc, #44]	; (8001934 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8001908:	881b      	ldrh	r3, [r3, #0]
 800190a:	3b01      	subs	r3, #1
 800190c:	b29a      	uxth	r2, r3
 800190e:	4b09      	ldr	r3, [pc, #36]	; (8001934 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8001910:	801a      	strh	r2, [r3, #0]
			if(timer2_counter == 0) {
 8001912:	4b08      	ldr	r3, [pc, #32]	; (8001934 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8001914:	881b      	ldrh	r3, [r3, #0]
 8001916:	2b00      	cmp	r3, #0
 8001918:	d106      	bne.n	8001928 <HAL_TIM_PeriodElapsedCallback+0x3c>
				flag_timer2 = 1;
 800191a:	4b07      	ldr	r3, [pc, #28]	; (8001938 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 800191c:	2201      	movs	r2, #1
 800191e:	801a      	strh	r2, [r3, #0]
				timer2_counter = timer2_MUL;
 8001920:	4b06      	ldr	r3, [pc, #24]	; (800193c <HAL_TIM_PeriodElapsedCallback+0x50>)
 8001922:	881a      	ldrh	r2, [r3, #0]
 8001924:	4b03      	ldr	r3, [pc, #12]	; (8001934 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8001926:	801a      	strh	r2, [r3, #0]
			}
		}
		// 1ms interrupt here
//		led7_Scan();
	}
 8001928:	bf00      	nop
 800192a:	370c      	adds	r7, #12
 800192c:	46bd      	mov	sp, r7
 800192e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001932:	4770      	bx	lr
 8001934:	2000009a 	.word	0x2000009a
 8001938:	20000098 	.word	0x20000098
 800193c:	2000009c 	.word	0x2000009c

08001940 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001944:	4b17      	ldr	r3, [pc, #92]	; (80019a4 <MX_SPI1_Init+0x64>)
 8001946:	4a18      	ldr	r2, [pc, #96]	; (80019a8 <MX_SPI1_Init+0x68>)
 8001948:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800194a:	4b16      	ldr	r3, [pc, #88]	; (80019a4 <MX_SPI1_Init+0x64>)
 800194c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001950:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001952:	4b14      	ldr	r3, [pc, #80]	; (80019a4 <MX_SPI1_Init+0x64>)
 8001954:	2200      	movs	r2, #0
 8001956:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001958:	4b12      	ldr	r3, [pc, #72]	; (80019a4 <MX_SPI1_Init+0x64>)
 800195a:	2200      	movs	r2, #0
 800195c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800195e:	4b11      	ldr	r3, [pc, #68]	; (80019a4 <MX_SPI1_Init+0x64>)
 8001960:	2200      	movs	r2, #0
 8001962:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001964:	4b0f      	ldr	r3, [pc, #60]	; (80019a4 <MX_SPI1_Init+0x64>)
 8001966:	2200      	movs	r2, #0
 8001968:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800196a:	4b0e      	ldr	r3, [pc, #56]	; (80019a4 <MX_SPI1_Init+0x64>)
 800196c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001970:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001972:	4b0c      	ldr	r3, [pc, #48]	; (80019a4 <MX_SPI1_Init+0x64>)
 8001974:	2200      	movs	r2, #0
 8001976:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001978:	4b0a      	ldr	r3, [pc, #40]	; (80019a4 <MX_SPI1_Init+0x64>)
 800197a:	2200      	movs	r2, #0
 800197c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800197e:	4b09      	ldr	r3, [pc, #36]	; (80019a4 <MX_SPI1_Init+0x64>)
 8001980:	2200      	movs	r2, #0
 8001982:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001984:	4b07      	ldr	r3, [pc, #28]	; (80019a4 <MX_SPI1_Init+0x64>)
 8001986:	2200      	movs	r2, #0
 8001988:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800198a:	4b06      	ldr	r3, [pc, #24]	; (80019a4 <MX_SPI1_Init+0x64>)
 800198c:	220a      	movs	r2, #10
 800198e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001990:	4804      	ldr	r0, [pc, #16]	; (80019a4 <MX_SPI1_Init+0x64>)
 8001992:	f002 fcd7 	bl	8004344 <HAL_SPI_Init>
 8001996:	4603      	mov	r3, r0
 8001998:	2b00      	cmp	r3, #0
 800199a:	d001      	beq.n	80019a0 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800199c:	f7ff feda 	bl	8001754 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80019a0:	bf00      	nop
 80019a2:	bd80      	pop	{r7, pc}
 80019a4:	200001c0 	.word	0x200001c0
 80019a8:	40013000 	.word	0x40013000

080019ac <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b08a      	sub	sp, #40	; 0x28
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019b4:	f107 0314 	add.w	r3, r7, #20
 80019b8:	2200      	movs	r2, #0
 80019ba:	601a      	str	r2, [r3, #0]
 80019bc:	605a      	str	r2, [r3, #4]
 80019be:	609a      	str	r2, [r3, #8]
 80019c0:	60da      	str	r2, [r3, #12]
 80019c2:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	4a19      	ldr	r2, [pc, #100]	; (8001a30 <HAL_SPI_MspInit+0x84>)
 80019ca:	4293      	cmp	r3, r2
 80019cc:	d12b      	bne.n	8001a26 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80019ce:	2300      	movs	r3, #0
 80019d0:	613b      	str	r3, [r7, #16]
 80019d2:	4b18      	ldr	r3, [pc, #96]	; (8001a34 <HAL_SPI_MspInit+0x88>)
 80019d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019d6:	4a17      	ldr	r2, [pc, #92]	; (8001a34 <HAL_SPI_MspInit+0x88>)
 80019d8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80019dc:	6453      	str	r3, [r2, #68]	; 0x44
 80019de:	4b15      	ldr	r3, [pc, #84]	; (8001a34 <HAL_SPI_MspInit+0x88>)
 80019e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019e2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80019e6:	613b      	str	r3, [r7, #16]
 80019e8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019ea:	2300      	movs	r3, #0
 80019ec:	60fb      	str	r3, [r7, #12]
 80019ee:	4b11      	ldr	r3, [pc, #68]	; (8001a34 <HAL_SPI_MspInit+0x88>)
 80019f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019f2:	4a10      	ldr	r2, [pc, #64]	; (8001a34 <HAL_SPI_MspInit+0x88>)
 80019f4:	f043 0302 	orr.w	r3, r3, #2
 80019f8:	6313      	str	r3, [r2, #48]	; 0x30
 80019fa:	4b0e      	ldr	r3, [pc, #56]	; (8001a34 <HAL_SPI_MspInit+0x88>)
 80019fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019fe:	f003 0302 	and.w	r3, r3, #2
 8001a02:	60fb      	str	r3, [r7, #12]
 8001a04:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI_SCK_Pin|SPI_MISO_Pin|SPI_MOSI_Pin;
 8001a06:	2338      	movs	r3, #56	; 0x38
 8001a08:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a0a:	2302      	movs	r3, #2
 8001a0c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a0e:	2300      	movs	r3, #0
 8001a10:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a12:	2303      	movs	r3, #3
 8001a14:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001a16:	2305      	movs	r3, #5
 8001a18:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a1a:	f107 0314 	add.w	r3, r7, #20
 8001a1e:	4619      	mov	r1, r3
 8001a20:	4805      	ldr	r0, [pc, #20]	; (8001a38 <HAL_SPI_MspInit+0x8c>)
 8001a22:	f000 fd77 	bl	8002514 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001a26:	bf00      	nop
 8001a28:	3728      	adds	r7, #40	; 0x28
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	bd80      	pop	{r7, pc}
 8001a2e:	bf00      	nop
 8001a30:	40013000 	.word	0x40013000
 8001a34:	40023800 	.word	0x40023800
 8001a38:	40020400 	.word	0x40020400

08001a3c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a3c:	b480      	push	{r7}
 8001a3e:	b083      	sub	sp, #12
 8001a40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a42:	2300      	movs	r3, #0
 8001a44:	607b      	str	r3, [r7, #4]
 8001a46:	4b10      	ldr	r3, [pc, #64]	; (8001a88 <HAL_MspInit+0x4c>)
 8001a48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a4a:	4a0f      	ldr	r2, [pc, #60]	; (8001a88 <HAL_MspInit+0x4c>)
 8001a4c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a50:	6453      	str	r3, [r2, #68]	; 0x44
 8001a52:	4b0d      	ldr	r3, [pc, #52]	; (8001a88 <HAL_MspInit+0x4c>)
 8001a54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a56:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a5a:	607b      	str	r3, [r7, #4]
 8001a5c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a5e:	2300      	movs	r3, #0
 8001a60:	603b      	str	r3, [r7, #0]
 8001a62:	4b09      	ldr	r3, [pc, #36]	; (8001a88 <HAL_MspInit+0x4c>)
 8001a64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a66:	4a08      	ldr	r2, [pc, #32]	; (8001a88 <HAL_MspInit+0x4c>)
 8001a68:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a6c:	6413      	str	r3, [r2, #64]	; 0x40
 8001a6e:	4b06      	ldr	r3, [pc, #24]	; (8001a88 <HAL_MspInit+0x4c>)
 8001a70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a76:	603b      	str	r3, [r7, #0]
 8001a78:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a7a:	bf00      	nop
 8001a7c:	370c      	adds	r7, #12
 8001a7e:	46bd      	mov	sp, r7
 8001a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a84:	4770      	bx	lr
 8001a86:	bf00      	nop
 8001a88:	40023800 	.word	0x40023800

08001a8c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a8c:	b480      	push	{r7}
 8001a8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001a90:	e7fe      	b.n	8001a90 <NMI_Handler+0x4>

08001a92 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a92:	b480      	push	{r7}
 8001a94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a96:	e7fe      	b.n	8001a96 <HardFault_Handler+0x4>

08001a98 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a98:	b480      	push	{r7}
 8001a9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a9c:	e7fe      	b.n	8001a9c <MemManage_Handler+0x4>

08001a9e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a9e:	b480      	push	{r7}
 8001aa0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001aa2:	e7fe      	b.n	8001aa2 <BusFault_Handler+0x4>

08001aa4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001aa4:	b480      	push	{r7}
 8001aa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001aa8:	e7fe      	b.n	8001aa8 <UsageFault_Handler+0x4>

08001aaa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001aaa:	b480      	push	{r7}
 8001aac:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001aae:	bf00      	nop
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab6:	4770      	bx	lr

08001ab8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ab8:	b480      	push	{r7}
 8001aba:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001abc:	bf00      	nop
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac4:	4770      	bx	lr

08001ac6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001ac6:	b480      	push	{r7}
 8001ac8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001aca:	bf00      	nop
 8001acc:	46bd      	mov	sp, r7
 8001ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad2:	4770      	bx	lr

08001ad4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ad8:	f000 fb34 	bl	8002144 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001adc:	bf00      	nop
 8001ade:	bd80      	pop	{r7, pc}

08001ae0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001ae4:	4802      	ldr	r0, [pc, #8]	; (8001af0 <TIM2_IRQHandler+0x10>)
 8001ae6:	f003 f99d 	bl	8004e24 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001aea:	bf00      	nop
 8001aec:	bd80      	pop	{r7, pc}
 8001aee:	bf00      	nop
 8001af0:	20000218 	.word	0x20000218

08001af4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001af8:	4802      	ldr	r0, [pc, #8]	; (8001b04 <USART1_IRQHandler+0x10>)
 8001afa:	f003 fe65 	bl	80057c8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001afe:	bf00      	nop
 8001b00:	bd80      	pop	{r7, pc}
 8001b02:	bf00      	nop
 8001b04:	200002f8 	.word	0x200002f8

08001b08 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b086      	sub	sp, #24
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	60f8      	str	r0, [r7, #12]
 8001b10:	60b9      	str	r1, [r7, #8]
 8001b12:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b14:	2300      	movs	r3, #0
 8001b16:	617b      	str	r3, [r7, #20]
 8001b18:	e00a      	b.n	8001b30 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001b1a:	f3af 8000 	nop.w
 8001b1e:	4601      	mov	r1, r0
 8001b20:	68bb      	ldr	r3, [r7, #8]
 8001b22:	1c5a      	adds	r2, r3, #1
 8001b24:	60ba      	str	r2, [r7, #8]
 8001b26:	b2ca      	uxtb	r2, r1
 8001b28:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b2a:	697b      	ldr	r3, [r7, #20]
 8001b2c:	3301      	adds	r3, #1
 8001b2e:	617b      	str	r3, [r7, #20]
 8001b30:	697a      	ldr	r2, [r7, #20]
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	429a      	cmp	r2, r3
 8001b36:	dbf0      	blt.n	8001b1a <_read+0x12>
	}

return len;
 8001b38:	687b      	ldr	r3, [r7, #4]
}
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	3718      	adds	r7, #24
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	bd80      	pop	{r7, pc}

08001b42 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001b42:	b580      	push	{r7, lr}
 8001b44:	b086      	sub	sp, #24
 8001b46:	af00      	add	r7, sp, #0
 8001b48:	60f8      	str	r0, [r7, #12]
 8001b4a:	60b9      	str	r1, [r7, #8]
 8001b4c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b4e:	2300      	movs	r3, #0
 8001b50:	617b      	str	r3, [r7, #20]
 8001b52:	e009      	b.n	8001b68 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001b54:	68bb      	ldr	r3, [r7, #8]
 8001b56:	1c5a      	adds	r2, r3, #1
 8001b58:	60ba      	str	r2, [r7, #8]
 8001b5a:	781b      	ldrb	r3, [r3, #0]
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b62:	697b      	ldr	r3, [r7, #20]
 8001b64:	3301      	adds	r3, #1
 8001b66:	617b      	str	r3, [r7, #20]
 8001b68:	697a      	ldr	r2, [r7, #20]
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	429a      	cmp	r2, r3
 8001b6e:	dbf1      	blt.n	8001b54 <_write+0x12>
	}
	return len;
 8001b70:	687b      	ldr	r3, [r7, #4]
}
 8001b72:	4618      	mov	r0, r3
 8001b74:	3718      	adds	r7, #24
 8001b76:	46bd      	mov	sp, r7
 8001b78:	bd80      	pop	{r7, pc}

08001b7a <_close>:

int _close(int file)
{
 8001b7a:	b480      	push	{r7}
 8001b7c:	b083      	sub	sp, #12
 8001b7e:	af00      	add	r7, sp, #0
 8001b80:	6078      	str	r0, [r7, #4]
	return -1;
 8001b82:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001b86:	4618      	mov	r0, r3
 8001b88:	370c      	adds	r7, #12
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b90:	4770      	bx	lr

08001b92 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001b92:	b480      	push	{r7}
 8001b94:	b083      	sub	sp, #12
 8001b96:	af00      	add	r7, sp, #0
 8001b98:	6078      	str	r0, [r7, #4]
 8001b9a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001b9c:	683b      	ldr	r3, [r7, #0]
 8001b9e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001ba2:	605a      	str	r2, [r3, #4]
	return 0;
 8001ba4:	2300      	movs	r3, #0
}
 8001ba6:	4618      	mov	r0, r3
 8001ba8:	370c      	adds	r7, #12
 8001baa:	46bd      	mov	sp, r7
 8001bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb0:	4770      	bx	lr

08001bb2 <_isatty>:

int _isatty(int file)
{
 8001bb2:	b480      	push	{r7}
 8001bb4:	b083      	sub	sp, #12
 8001bb6:	af00      	add	r7, sp, #0
 8001bb8:	6078      	str	r0, [r7, #4]
	return 1;
 8001bba:	2301      	movs	r3, #1
}
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	370c      	adds	r7, #12
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc6:	4770      	bx	lr

08001bc8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001bc8:	b480      	push	{r7}
 8001bca:	b085      	sub	sp, #20
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	60f8      	str	r0, [r7, #12]
 8001bd0:	60b9      	str	r1, [r7, #8]
 8001bd2:	607a      	str	r2, [r7, #4]
	return 0;
 8001bd4:	2300      	movs	r3, #0
}
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	3714      	adds	r7, #20
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be0:	4770      	bx	lr
	...

08001be4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001be4:	b580      	push	{r7, lr}
 8001be6:	b086      	sub	sp, #24
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001bec:	4a14      	ldr	r2, [pc, #80]	; (8001c40 <_sbrk+0x5c>)
 8001bee:	4b15      	ldr	r3, [pc, #84]	; (8001c44 <_sbrk+0x60>)
 8001bf0:	1ad3      	subs	r3, r2, r3
 8001bf2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001bf4:	697b      	ldr	r3, [r7, #20]
 8001bf6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001bf8:	4b13      	ldr	r3, [pc, #76]	; (8001c48 <_sbrk+0x64>)
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d102      	bne.n	8001c06 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c00:	4b11      	ldr	r3, [pc, #68]	; (8001c48 <_sbrk+0x64>)
 8001c02:	4a12      	ldr	r2, [pc, #72]	; (8001c4c <_sbrk+0x68>)
 8001c04:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c06:	4b10      	ldr	r3, [pc, #64]	; (8001c48 <_sbrk+0x64>)
 8001c08:	681a      	ldr	r2, [r3, #0]
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	4413      	add	r3, r2
 8001c0e:	693a      	ldr	r2, [r7, #16]
 8001c10:	429a      	cmp	r2, r3
 8001c12:	d207      	bcs.n	8001c24 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c14:	f004 fd60 	bl	80066d8 <__errno>
 8001c18:	4603      	mov	r3, r0
 8001c1a:	220c      	movs	r2, #12
 8001c1c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c1e:	f04f 33ff 	mov.w	r3, #4294967295
 8001c22:	e009      	b.n	8001c38 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c24:	4b08      	ldr	r3, [pc, #32]	; (8001c48 <_sbrk+0x64>)
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c2a:	4b07      	ldr	r3, [pc, #28]	; (8001c48 <_sbrk+0x64>)
 8001c2c:	681a      	ldr	r2, [r3, #0]
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	4413      	add	r3, r2
 8001c32:	4a05      	ldr	r2, [pc, #20]	; (8001c48 <_sbrk+0x64>)
 8001c34:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c36:	68fb      	ldr	r3, [r7, #12]
}
 8001c38:	4618      	mov	r0, r3
 8001c3a:	3718      	adds	r7, #24
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	bd80      	pop	{r7, pc}
 8001c40:	20020000 	.word	0x20020000
 8001c44:	00000400 	.word	0x00000400
 8001c48:	200000a0 	.word	0x200000a0
 8001c4c:	20000350 	.word	0x20000350

08001c50 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001c50:	b480      	push	{r7}
 8001c52:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001c54:	4b06      	ldr	r3, [pc, #24]	; (8001c70 <SystemInit+0x20>)
 8001c56:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001c5a:	4a05      	ldr	r2, [pc, #20]	; (8001c70 <SystemInit+0x20>)
 8001c5c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001c60:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c64:	bf00      	nop
 8001c66:	46bd      	mov	sp, r7
 8001c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6c:	4770      	bx	lr
 8001c6e:	bf00      	nop
 8001c70:	e000ed00 	.word	0xe000ed00

08001c74 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b086      	sub	sp, #24
 8001c78:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c7a:	f107 0308 	add.w	r3, r7, #8
 8001c7e:	2200      	movs	r2, #0
 8001c80:	601a      	str	r2, [r3, #0]
 8001c82:	605a      	str	r2, [r3, #4]
 8001c84:	609a      	str	r2, [r3, #8]
 8001c86:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c88:	463b      	mov	r3, r7
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	601a      	str	r2, [r3, #0]
 8001c8e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001c90:	4b1d      	ldr	r3, [pc, #116]	; (8001d08 <MX_TIM2_Init+0x94>)
 8001c92:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001c96:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 840-1;
 8001c98:	4b1b      	ldr	r3, [pc, #108]	; (8001d08 <MX_TIM2_Init+0x94>)
 8001c9a:	f240 3247 	movw	r2, #839	; 0x347
 8001c9e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ca0:	4b19      	ldr	r3, [pc, #100]	; (8001d08 <MX_TIM2_Init+0x94>)
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 8001ca6:	4b18      	ldr	r3, [pc, #96]	; (8001d08 <MX_TIM2_Init+0x94>)
 8001ca8:	2263      	movs	r2, #99	; 0x63
 8001caa:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cac:	4b16      	ldr	r3, [pc, #88]	; (8001d08 <MX_TIM2_Init+0x94>)
 8001cae:	2200      	movs	r2, #0
 8001cb0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cb2:	4b15      	ldr	r3, [pc, #84]	; (8001d08 <MX_TIM2_Init+0x94>)
 8001cb4:	2200      	movs	r2, #0
 8001cb6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001cb8:	4813      	ldr	r0, [pc, #76]	; (8001d08 <MX_TIM2_Init+0x94>)
 8001cba:	f002 fff3 	bl	8004ca4 <HAL_TIM_Base_Init>
 8001cbe:	4603      	mov	r3, r0
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	d001      	beq.n	8001cc8 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001cc4:	f7ff fd46 	bl	8001754 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001cc8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ccc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001cce:	f107 0308 	add.w	r3, r7, #8
 8001cd2:	4619      	mov	r1, r3
 8001cd4:	480c      	ldr	r0, [pc, #48]	; (8001d08 <MX_TIM2_Init+0x94>)
 8001cd6:	f003 f9ad 	bl	8005034 <HAL_TIM_ConfigClockSource>
 8001cda:	4603      	mov	r3, r0
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d001      	beq.n	8001ce4 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001ce0:	f7ff fd38 	bl	8001754 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ce8:	2300      	movs	r3, #0
 8001cea:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001cec:	463b      	mov	r3, r7
 8001cee:	4619      	mov	r1, r3
 8001cf0:	4805      	ldr	r0, [pc, #20]	; (8001d08 <MX_TIM2_Init+0x94>)
 8001cf2:	f003 fbc9 	bl	8005488 <HAL_TIMEx_MasterConfigSynchronization>
 8001cf6:	4603      	mov	r3, r0
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d001      	beq.n	8001d00 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001cfc:	f7ff fd2a 	bl	8001754 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001d00:	bf00      	nop
 8001d02:	3718      	adds	r7, #24
 8001d04:	46bd      	mov	sp, r7
 8001d06:	bd80      	pop	{r7, pc}
 8001d08:	20000218 	.word	0x20000218

08001d0c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b084      	sub	sp, #16
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001d1c:	d115      	bne.n	8001d4a <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001d1e:	2300      	movs	r3, #0
 8001d20:	60fb      	str	r3, [r7, #12]
 8001d22:	4b0c      	ldr	r3, [pc, #48]	; (8001d54 <HAL_TIM_Base_MspInit+0x48>)
 8001d24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d26:	4a0b      	ldr	r2, [pc, #44]	; (8001d54 <HAL_TIM_Base_MspInit+0x48>)
 8001d28:	f043 0301 	orr.w	r3, r3, #1
 8001d2c:	6413      	str	r3, [r2, #64]	; 0x40
 8001d2e:	4b09      	ldr	r3, [pc, #36]	; (8001d54 <HAL_TIM_Base_MspInit+0x48>)
 8001d30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d32:	f003 0301 	and.w	r3, r3, #1
 8001d36:	60fb      	str	r3, [r7, #12]
 8001d38:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001d3a:	2200      	movs	r2, #0
 8001d3c:	2100      	movs	r1, #0
 8001d3e:	201c      	movs	r0, #28
 8001d40:	f000 fb1f 	bl	8002382 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001d44:	201c      	movs	r0, #28
 8001d46:	f000 fb38 	bl	80023ba <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001d4a:	bf00      	nop
 8001d4c:	3710      	adds	r7, #16
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	bd80      	pop	{r7, pc}
 8001d52:	bf00      	nop
 8001d54:	40023800 	.word	0x40023800

08001d58 <mypow_2>:
uint8_t receive_buffer1 = 0;
uint8_t msg[100];
RingBuffer buffer;
/* Functions */
uint8_t temp;
uint32_t mypow_2(uint8_t m, uint8_t n) {
 8001d58:	b480      	push	{r7}
 8001d5a:	b085      	sub	sp, #20
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	4603      	mov	r3, r0
 8001d60:	460a      	mov	r2, r1
 8001d62:	71fb      	strb	r3, [r7, #7]
 8001d64:	4613      	mov	r3, r2
 8001d66:	71bb      	strb	r3, [r7, #6]
	uint32_t result = 1;
 8001d68:	2301      	movs	r3, #1
 8001d6a:	60fb      	str	r3, [r7, #12]
	while (n--)
 8001d6c:	e004      	b.n	8001d78 <mypow_2+0x20>
		result *= m;
 8001d6e:	79fa      	ldrb	r2, [r7, #7]
 8001d70:	68fb      	ldr	r3, [r7, #12]
 8001d72:	fb02 f303 	mul.w	r3, r2, r3
 8001d76:	60fb      	str	r3, [r7, #12]
	while (n--)
 8001d78:	79bb      	ldrb	r3, [r7, #6]
 8001d7a:	1e5a      	subs	r2, r3, #1
 8001d7c:	71ba      	strb	r2, [r7, #6]
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d1f5      	bne.n	8001d6e <mypow_2+0x16>
	return result;
 8001d82:	68fb      	ldr	r3, [r7, #12]
}
 8001d84:	4618      	mov	r0, r3
 8001d86:	3714      	adds	r7, #20
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8e:	4770      	bx	lr

08001d90 <uart_init_rs232>:

void uart_init_rs232() {
 8001d90:	b580      	push	{r7, lr}
 8001d92:	af00      	add	r7, sp, #0
	HAL_UART_Receive_IT(&huart1, &receive_buffer1, 1);
 8001d94:	2201      	movs	r2, #1
 8001d96:	4903      	ldr	r1, [pc, #12]	; (8001da4 <uart_init_rs232+0x14>)
 8001d98:	4803      	ldr	r0, [pc, #12]	; (8001da8 <uart_init_rs232+0x18>)
 8001d9a:	f003 fce4 	bl	8005766 <HAL_UART_Receive_IT>
}
 8001d9e:	bf00      	nop
 8001da0:	bd80      	pop	{r7, pc}
 8001da2:	bf00      	nop
 8001da4:	200000a4 	.word	0x200000a4
 8001da8:	200002f8 	.word	0x200002f8

08001dac <uart_Rs232SendString>:

void uart_Rs232SendString(uint8_t *str) {
 8001dac:	b580      	push	{r7, lr}
 8001dae:	b082      	sub	sp, #8
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (void*) msg, sprintf((void*) msg, "%s", str),
 8001db4:	687a      	ldr	r2, [r7, #4]
 8001db6:	4907      	ldr	r1, [pc, #28]	; (8001dd4 <uart_Rs232SendString+0x28>)
 8001db8:	4807      	ldr	r0, [pc, #28]	; (8001dd8 <uart_Rs232SendString+0x2c>)
 8001dba:	f004 fd35 	bl	8006828 <siprintf>
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	b29a      	uxth	r2, r3
 8001dc2:	230a      	movs	r3, #10
 8001dc4:	4904      	ldr	r1, [pc, #16]	; (8001dd8 <uart_Rs232SendString+0x2c>)
 8001dc6:	4805      	ldr	r0, [pc, #20]	; (8001ddc <uart_Rs232SendString+0x30>)
 8001dc8:	f003 fc3b 	bl	8005642 <HAL_UART_Transmit>
			10);
}
 8001dcc:	bf00      	nop
 8001dce:	3708      	adds	r7, #8
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	bd80      	pop	{r7, pc}
 8001dd4:	08007870 	.word	0x08007870
 8001dd8:	20000260 	.word	0x20000260
 8001ddc:	200002f8 	.word	0x200002f8

08001de0 <uart_Rs232SendNum>:

void uart_Rs232SendBytes(uint8_t *bytes, uint16_t size) {
	HAL_UART_Transmit(&huart1, bytes, size, 10);
}

void uart_Rs232SendNum(uint32_t num) {
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b084      	sub	sp, #16
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]
	if (num == 0) {
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d103      	bne.n	8001df6 <uart_Rs232SendNum+0x16>
		uart_Rs232SendString((void*)"0");
 8001dee:	4825      	ldr	r0, [pc, #148]	; (8001e84 <uart_Rs232SendNum+0xa4>)
 8001df0:	f7ff ffdc 	bl	8001dac <uart_Rs232SendString>
		return;
 8001df4:	e043      	b.n	8001e7e <uart_Rs232SendNum+0x9e>
	}
	uint8_t num_flag = 0;
 8001df6:	2300      	movs	r3, #0
 8001df8:	73fb      	strb	r3, [r7, #15]
	int i;
	if (num < 0)
		uart_Rs232SendString((void*)"-");
	for (i = 10; i > 0; i--) {
 8001dfa:	230a      	movs	r3, #10
 8001dfc:	60bb      	str	r3, [r7, #8]
 8001dfe:	e03b      	b.n	8001e78 <uart_Rs232SendNum+0x98>
		if ((num / mypow_2(10, i - 1)) != 0) {
 8001e00:	68bb      	ldr	r3, [r7, #8]
 8001e02:	b2db      	uxtb	r3, r3
 8001e04:	3b01      	subs	r3, #1
 8001e06:	b2db      	uxtb	r3, r3
 8001e08:	4619      	mov	r1, r3
 8001e0a:	200a      	movs	r0, #10
 8001e0c:	f7ff ffa4 	bl	8001d58 <mypow_2>
 8001e10:	4602      	mov	r2, r0
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	4293      	cmp	r3, r2
 8001e16:	d316      	bcc.n	8001e46 <uart_Rs232SendNum+0x66>
			num_flag = 1;
 8001e18:	2301      	movs	r3, #1
 8001e1a:	73fb      	strb	r3, [r7, #15]
			sprintf((void*) msg, "%ld", num / mypow_2(10, i - 1));
 8001e1c:	68bb      	ldr	r3, [r7, #8]
 8001e1e:	b2db      	uxtb	r3, r3
 8001e20:	3b01      	subs	r3, #1
 8001e22:	b2db      	uxtb	r3, r3
 8001e24:	4619      	mov	r1, r3
 8001e26:	200a      	movs	r0, #10
 8001e28:	f7ff ff96 	bl	8001d58 <mypow_2>
 8001e2c:	4602      	mov	r2, r0
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	fbb3 f3f2 	udiv	r3, r3, r2
 8001e34:	461a      	mov	r2, r3
 8001e36:	4914      	ldr	r1, [pc, #80]	; (8001e88 <uart_Rs232SendNum+0xa8>)
 8001e38:	4814      	ldr	r0, [pc, #80]	; (8001e8c <uart_Rs232SendNum+0xac>)
 8001e3a:	f004 fcf5 	bl	8006828 <siprintf>
			uart_Rs232SendString(msg);
 8001e3e:	4813      	ldr	r0, [pc, #76]	; (8001e8c <uart_Rs232SendNum+0xac>)
 8001e40:	f7ff ffb4 	bl	8001dac <uart_Rs232SendString>
 8001e44:	e005      	b.n	8001e52 <uart_Rs232SendNum+0x72>
		} else {
			if (num_flag != 0)
 8001e46:	7bfb      	ldrb	r3, [r7, #15]
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d002      	beq.n	8001e52 <uart_Rs232SendNum+0x72>
				uart_Rs232SendString((void*)"0");
 8001e4c:	480d      	ldr	r0, [pc, #52]	; (8001e84 <uart_Rs232SendNum+0xa4>)
 8001e4e:	f7ff ffad 	bl	8001dac <uart_Rs232SendString>
		}
		num %= mypow_2(10, i - 1);
 8001e52:	68bb      	ldr	r3, [r7, #8]
 8001e54:	b2db      	uxtb	r3, r3
 8001e56:	3b01      	subs	r3, #1
 8001e58:	b2db      	uxtb	r3, r3
 8001e5a:	4619      	mov	r1, r3
 8001e5c:	200a      	movs	r0, #10
 8001e5e:	f7ff ff7b 	bl	8001d58 <mypow_2>
 8001e62:	4602      	mov	r2, r0
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	fbb3 f1f2 	udiv	r1, r3, r2
 8001e6a:	fb02 f201 	mul.w	r2, r2, r1
 8001e6e:	1a9b      	subs	r3, r3, r2
 8001e70:	607b      	str	r3, [r7, #4]
	for (i = 10; i > 0; i--) {
 8001e72:	68bb      	ldr	r3, [r7, #8]
 8001e74:	3b01      	subs	r3, #1
 8001e76:	60bb      	str	r3, [r7, #8]
 8001e78:	68bb      	ldr	r3, [r7, #8]
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	dcc0      	bgt.n	8001e00 <uart_Rs232SendNum+0x20>
	}
}
 8001e7e:	3710      	adds	r7, #16
 8001e80:	46bd      	mov	sp, r7
 8001e82:	bd80      	pop	{r7, pc}
 8001e84:	08007874 	.word	0x08007874
 8001e88:	08007878 	.word	0x08007878
 8001e8c:	20000260 	.word	0x20000260

08001e90 <HAL_UART_RxCpltCallback>:
	uart_Rs232SendString((void*)".");
	sprintf((void*) msg, "%ld", num % 100);
	uart_Rs232SendString(msg);
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8001e90:	b580      	push	{r7, lr}
 8001e92:	b082      	sub	sp, #8
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART1){
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	4a0a      	ldr	r2, [pc, #40]	; (8001ec8 <HAL_UART_RxCpltCallback+0x38>)
 8001e9e:	4293      	cmp	r3, r2
 8001ea0:	d10e      	bne.n	8001ec0 <HAL_UART_RxCpltCallback+0x30>
		// can be modified
//		HAL_UART_Transmit(&huart1, &receive_buffer1, 1, 10);


		// turn on the receice interrupt
		temp = receive_buffer1;
 8001ea2:	4b0a      	ldr	r3, [pc, #40]	; (8001ecc <HAL_UART_RxCpltCallback+0x3c>)
 8001ea4:	781a      	ldrb	r2, [r3, #0]
 8001ea6:	4b0a      	ldr	r3, [pc, #40]	; (8001ed0 <HAL_UART_RxCpltCallback+0x40>)
 8001ea8:	701a      	strb	r2, [r3, #0]
		addToRingBuffer(&buffer, receive_buffer1);
 8001eaa:	4b08      	ldr	r3, [pc, #32]	; (8001ecc <HAL_UART_RxCpltCallback+0x3c>)
 8001eac:	781b      	ldrb	r3, [r3, #0]
 8001eae:	4619      	mov	r1, r3
 8001eb0:	4808      	ldr	r0, [pc, #32]	; (8001ed4 <HAL_UART_RxCpltCallback+0x44>)
 8001eb2:	f7ff fc99 	bl	80017e8 <addToRingBuffer>
		HAL_UART_Receive_IT(&huart1, &receive_buffer1, 1);
 8001eb6:	2201      	movs	r2, #1
 8001eb8:	4904      	ldr	r1, [pc, #16]	; (8001ecc <HAL_UART_RxCpltCallback+0x3c>)
 8001eba:	4807      	ldr	r0, [pc, #28]	; (8001ed8 <HAL_UART_RxCpltCallback+0x48>)
 8001ebc:	f003 fc53 	bl	8005766 <HAL_UART_Receive_IT>
	}
}
 8001ec0:	bf00      	nop
 8001ec2:	3708      	adds	r7, #8
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	bd80      	pop	{r7, pc}
 8001ec8:	40011000 	.word	0x40011000
 8001ecc:	200000a4 	.word	0x200000a4
 8001ed0:	200002c4 	.word	0x200002c4
 8001ed4:	200002c8 	.word	0x200002c8
 8001ed8:	200002f8 	.word	0x200002f8

08001edc <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001edc:	b580      	push	{r7, lr}
 8001ede:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001ee0:	4b11      	ldr	r3, [pc, #68]	; (8001f28 <MX_USART1_UART_Init+0x4c>)
 8001ee2:	4a12      	ldr	r2, [pc, #72]	; (8001f2c <MX_USART1_UART_Init+0x50>)
 8001ee4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001ee6:	4b10      	ldr	r3, [pc, #64]	; (8001f28 <MX_USART1_UART_Init+0x4c>)
 8001ee8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001eec:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001eee:	4b0e      	ldr	r3, [pc, #56]	; (8001f28 <MX_USART1_UART_Init+0x4c>)
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001ef4:	4b0c      	ldr	r3, [pc, #48]	; (8001f28 <MX_USART1_UART_Init+0x4c>)
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001efa:	4b0b      	ldr	r3, [pc, #44]	; (8001f28 <MX_USART1_UART_Init+0x4c>)
 8001efc:	2200      	movs	r2, #0
 8001efe:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001f00:	4b09      	ldr	r3, [pc, #36]	; (8001f28 <MX_USART1_UART_Init+0x4c>)
 8001f02:	220c      	movs	r2, #12
 8001f04:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f06:	4b08      	ldr	r3, [pc, #32]	; (8001f28 <MX_USART1_UART_Init+0x4c>)
 8001f08:	2200      	movs	r2, #0
 8001f0a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f0c:	4b06      	ldr	r3, [pc, #24]	; (8001f28 <MX_USART1_UART_Init+0x4c>)
 8001f0e:	2200      	movs	r2, #0
 8001f10:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001f12:	4805      	ldr	r0, [pc, #20]	; (8001f28 <MX_USART1_UART_Init+0x4c>)
 8001f14:	f003 fb48 	bl	80055a8 <HAL_UART_Init>
 8001f18:	4603      	mov	r3, r0
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d001      	beq.n	8001f22 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001f1e:	f7ff fc19 	bl	8001754 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001f22:	bf00      	nop
 8001f24:	bd80      	pop	{r7, pc}
 8001f26:	bf00      	nop
 8001f28:	200002f8 	.word	0x200002f8
 8001f2c:	40011000 	.word	0x40011000

08001f30 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	b08a      	sub	sp, #40	; 0x28
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f38:	f107 0314 	add.w	r3, r7, #20
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	601a      	str	r2, [r3, #0]
 8001f40:	605a      	str	r2, [r3, #4]
 8001f42:	609a      	str	r2, [r3, #8]
 8001f44:	60da      	str	r2, [r3, #12]
 8001f46:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	4a1d      	ldr	r2, [pc, #116]	; (8001fc4 <HAL_UART_MspInit+0x94>)
 8001f4e:	4293      	cmp	r3, r2
 8001f50:	d134      	bne.n	8001fbc <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001f52:	2300      	movs	r3, #0
 8001f54:	613b      	str	r3, [r7, #16]
 8001f56:	4b1c      	ldr	r3, [pc, #112]	; (8001fc8 <HAL_UART_MspInit+0x98>)
 8001f58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f5a:	4a1b      	ldr	r2, [pc, #108]	; (8001fc8 <HAL_UART_MspInit+0x98>)
 8001f5c:	f043 0310 	orr.w	r3, r3, #16
 8001f60:	6453      	str	r3, [r2, #68]	; 0x44
 8001f62:	4b19      	ldr	r3, [pc, #100]	; (8001fc8 <HAL_UART_MspInit+0x98>)
 8001f64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f66:	f003 0310 	and.w	r3, r3, #16
 8001f6a:	613b      	str	r3, [r7, #16]
 8001f6c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f6e:	2300      	movs	r3, #0
 8001f70:	60fb      	str	r3, [r7, #12]
 8001f72:	4b15      	ldr	r3, [pc, #84]	; (8001fc8 <HAL_UART_MspInit+0x98>)
 8001f74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f76:	4a14      	ldr	r2, [pc, #80]	; (8001fc8 <HAL_UART_MspInit+0x98>)
 8001f78:	f043 0301 	orr.w	r3, r3, #1
 8001f7c:	6313      	str	r3, [r2, #48]	; 0x30
 8001f7e:	4b12      	ldr	r3, [pc, #72]	; (8001fc8 <HAL_UART_MspInit+0x98>)
 8001f80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f82:	f003 0301 	and.w	r3, r3, #1
 8001f86:	60fb      	str	r3, [r7, #12]
 8001f88:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001f8a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001f8e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f90:	2302      	movs	r3, #2
 8001f92:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f94:	2300      	movs	r3, #0
 8001f96:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f98:	2303      	movs	r3, #3
 8001f9a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001f9c:	2307      	movs	r3, #7
 8001f9e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fa0:	f107 0314 	add.w	r3, r7, #20
 8001fa4:	4619      	mov	r1, r3
 8001fa6:	4809      	ldr	r0, [pc, #36]	; (8001fcc <HAL_UART_MspInit+0x9c>)
 8001fa8:	f000 fab4 	bl	8002514 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001fac:	2200      	movs	r2, #0
 8001fae:	2100      	movs	r1, #0
 8001fb0:	2025      	movs	r0, #37	; 0x25
 8001fb2:	f000 f9e6 	bl	8002382 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001fb6:	2025      	movs	r0, #37	; 0x25
 8001fb8:	f000 f9ff 	bl	80023ba <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001fbc:	bf00      	nop
 8001fbe:	3728      	adds	r7, #40	; 0x28
 8001fc0:	46bd      	mov	sp, r7
 8001fc2:	bd80      	pop	{r7, pc}
 8001fc4:	40011000 	.word	0x40011000
 8001fc8:	40023800 	.word	0x40023800
 8001fcc:	40020000 	.word	0x40020000

08001fd0 <BCD2DEC>:
 *  Created on: Sep 26, 2023
 *      Author: HaHuyen
 */
#include "utils.h"

uint8_t BCD2DEC(uint8_t data) {
 8001fd0:	b480      	push	{r7}
 8001fd2:	b083      	sub	sp, #12
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	4603      	mov	r3, r0
 8001fd8:	71fb      	strb	r3, [r7, #7]
	return (data >> 4) * 10 + (data & 0x0f);
 8001fda:	79fb      	ldrb	r3, [r7, #7]
 8001fdc:	091b      	lsrs	r3, r3, #4
 8001fde:	b2db      	uxtb	r3, r3
 8001fe0:	461a      	mov	r2, r3
 8001fe2:	0092      	lsls	r2, r2, #2
 8001fe4:	4413      	add	r3, r2
 8001fe6:	005b      	lsls	r3, r3, #1
 8001fe8:	b2da      	uxtb	r2, r3
 8001fea:	79fb      	ldrb	r3, [r7, #7]
 8001fec:	f003 030f 	and.w	r3, r3, #15
 8001ff0:	b2db      	uxtb	r3, r3
 8001ff2:	4413      	add	r3, r2
 8001ff4:	b2db      	uxtb	r3, r3
}
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	370c      	adds	r7, #12
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002000:	4770      	bx	lr
	...

08002004 <DEC2BCD>:

uint8_t DEC2BCD(uint8_t data) {
 8002004:	b480      	push	{r7}
 8002006:	b083      	sub	sp, #12
 8002008:	af00      	add	r7, sp, #0
 800200a:	4603      	mov	r3, r0
 800200c:	71fb      	strb	r3, [r7, #7]
	return (data / 10) << 4 | (data % 10);
 800200e:	79fb      	ldrb	r3, [r7, #7]
 8002010:	4a0d      	ldr	r2, [pc, #52]	; (8002048 <DEC2BCD+0x44>)
 8002012:	fba2 2303 	umull	r2, r3, r2, r3
 8002016:	08db      	lsrs	r3, r3, #3
 8002018:	b2db      	uxtb	r3, r3
 800201a:	011b      	lsls	r3, r3, #4
 800201c:	b258      	sxtb	r0, r3
 800201e:	79fa      	ldrb	r2, [r7, #7]
 8002020:	4b09      	ldr	r3, [pc, #36]	; (8002048 <DEC2BCD+0x44>)
 8002022:	fba3 1302 	umull	r1, r3, r3, r2
 8002026:	08d9      	lsrs	r1, r3, #3
 8002028:	460b      	mov	r3, r1
 800202a:	009b      	lsls	r3, r3, #2
 800202c:	440b      	add	r3, r1
 800202e:	005b      	lsls	r3, r3, #1
 8002030:	1ad3      	subs	r3, r2, r3
 8002032:	b2db      	uxtb	r3, r3
 8002034:	b25b      	sxtb	r3, r3
 8002036:	4303      	orrs	r3, r0
 8002038:	b25b      	sxtb	r3, r3
 800203a:	b2db      	uxtb	r3, r3
}
 800203c:	4618      	mov	r0, r3
 800203e:	370c      	adds	r7, #12
 8002040:	46bd      	mov	sp, r7
 8002042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002046:	4770      	bx	lr
 8002048:	cccccccd 	.word	0xcccccccd

0800204c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800204c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002084 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002050:	480d      	ldr	r0, [pc, #52]	; (8002088 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002052:	490e      	ldr	r1, [pc, #56]	; (800208c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002054:	4a0e      	ldr	r2, [pc, #56]	; (8002090 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002056:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002058:	e002      	b.n	8002060 <LoopCopyDataInit>

0800205a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800205a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800205c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800205e:	3304      	adds	r3, #4

08002060 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002060:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002062:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002064:	d3f9      	bcc.n	800205a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002066:	4a0b      	ldr	r2, [pc, #44]	; (8002094 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002068:	4c0b      	ldr	r4, [pc, #44]	; (8002098 <LoopFillZerobss+0x26>)
  movs r3, #0
 800206a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800206c:	e001      	b.n	8002072 <LoopFillZerobss>

0800206e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800206e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002070:	3204      	adds	r2, #4

08002072 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002072:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002074:	d3fb      	bcc.n	800206e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002076:	f7ff fdeb 	bl	8001c50 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800207a:	f004 fb33 	bl	80066e4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800207e:	f7ff fa11 	bl	80014a4 <main>
  bx  lr    
 8002082:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002084:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002088:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800208c:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8002090:	0800a8c0 	.word	0x0800a8c0
  ldr r2, =_sbss
 8002094:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8002098:	20000350 	.word	0x20000350

0800209c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800209c:	e7fe      	b.n	800209c <ADC_IRQHandler>
	...

080020a0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80020a4:	4b0e      	ldr	r3, [pc, #56]	; (80020e0 <HAL_Init+0x40>)
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	4a0d      	ldr	r2, [pc, #52]	; (80020e0 <HAL_Init+0x40>)
 80020aa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80020ae:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80020b0:	4b0b      	ldr	r3, [pc, #44]	; (80020e0 <HAL_Init+0x40>)
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	4a0a      	ldr	r2, [pc, #40]	; (80020e0 <HAL_Init+0x40>)
 80020b6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80020ba:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80020bc:	4b08      	ldr	r3, [pc, #32]	; (80020e0 <HAL_Init+0x40>)
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	4a07      	ldr	r2, [pc, #28]	; (80020e0 <HAL_Init+0x40>)
 80020c2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80020c6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80020c8:	2003      	movs	r0, #3
 80020ca:	f000 f94f 	bl	800236c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80020ce:	200f      	movs	r0, #15
 80020d0:	f000 f808 	bl	80020e4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80020d4:	f7ff fcb2 	bl	8001a3c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80020d8:	2300      	movs	r3, #0
}
 80020da:	4618      	mov	r0, r3
 80020dc:	bd80      	pop	{r7, pc}
 80020de:	bf00      	nop
 80020e0:	40023c00 	.word	0x40023c00

080020e4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80020e4:	b580      	push	{r7, lr}
 80020e6:	b082      	sub	sp, #8
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80020ec:	4b12      	ldr	r3, [pc, #72]	; (8002138 <HAL_InitTick+0x54>)
 80020ee:	681a      	ldr	r2, [r3, #0]
 80020f0:	4b12      	ldr	r3, [pc, #72]	; (800213c <HAL_InitTick+0x58>)
 80020f2:	781b      	ldrb	r3, [r3, #0]
 80020f4:	4619      	mov	r1, r3
 80020f6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80020fa:	fbb3 f3f1 	udiv	r3, r3, r1
 80020fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8002102:	4618      	mov	r0, r3
 8002104:	f000 f967 	bl	80023d6 <HAL_SYSTICK_Config>
 8002108:	4603      	mov	r3, r0
 800210a:	2b00      	cmp	r3, #0
 800210c:	d001      	beq.n	8002112 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800210e:	2301      	movs	r3, #1
 8002110:	e00e      	b.n	8002130 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	2b0f      	cmp	r3, #15
 8002116:	d80a      	bhi.n	800212e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002118:	2200      	movs	r2, #0
 800211a:	6879      	ldr	r1, [r7, #4]
 800211c:	f04f 30ff 	mov.w	r0, #4294967295
 8002120:	f000 f92f 	bl	8002382 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002124:	4a06      	ldr	r2, [pc, #24]	; (8002140 <HAL_InitTick+0x5c>)
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800212a:	2300      	movs	r3, #0
 800212c:	e000      	b.n	8002130 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800212e:	2301      	movs	r3, #1
}
 8002130:	4618      	mov	r0, r3
 8002132:	3708      	adds	r7, #8
 8002134:	46bd      	mov	sp, r7
 8002136:	bd80      	pop	{r7, pc}
 8002138:	20000000 	.word	0x20000000
 800213c:	20000008 	.word	0x20000008
 8002140:	20000004 	.word	0x20000004

08002144 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002144:	b480      	push	{r7}
 8002146:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002148:	4b06      	ldr	r3, [pc, #24]	; (8002164 <HAL_IncTick+0x20>)
 800214a:	781b      	ldrb	r3, [r3, #0]
 800214c:	461a      	mov	r2, r3
 800214e:	4b06      	ldr	r3, [pc, #24]	; (8002168 <HAL_IncTick+0x24>)
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	4413      	add	r3, r2
 8002154:	4a04      	ldr	r2, [pc, #16]	; (8002168 <HAL_IncTick+0x24>)
 8002156:	6013      	str	r3, [r2, #0]
}
 8002158:	bf00      	nop
 800215a:	46bd      	mov	sp, r7
 800215c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002160:	4770      	bx	lr
 8002162:	bf00      	nop
 8002164:	20000008 	.word	0x20000008
 8002168:	2000033c 	.word	0x2000033c

0800216c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800216c:	b480      	push	{r7}
 800216e:	af00      	add	r7, sp, #0
  return uwTick;
 8002170:	4b03      	ldr	r3, [pc, #12]	; (8002180 <HAL_GetTick+0x14>)
 8002172:	681b      	ldr	r3, [r3, #0]
}
 8002174:	4618      	mov	r0, r3
 8002176:	46bd      	mov	sp, r7
 8002178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217c:	4770      	bx	lr
 800217e:	bf00      	nop
 8002180:	2000033c 	.word	0x2000033c

08002184 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	b084      	sub	sp, #16
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800218c:	f7ff ffee 	bl	800216c <HAL_GetTick>
 8002190:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	f1b3 3fff 	cmp.w	r3, #4294967295
 800219c:	d005      	beq.n	80021aa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800219e:	4b0a      	ldr	r3, [pc, #40]	; (80021c8 <HAL_Delay+0x44>)
 80021a0:	781b      	ldrb	r3, [r3, #0]
 80021a2:	461a      	mov	r2, r3
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	4413      	add	r3, r2
 80021a8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80021aa:	bf00      	nop
 80021ac:	f7ff ffde 	bl	800216c <HAL_GetTick>
 80021b0:	4602      	mov	r2, r0
 80021b2:	68bb      	ldr	r3, [r7, #8]
 80021b4:	1ad3      	subs	r3, r2, r3
 80021b6:	68fa      	ldr	r2, [r7, #12]
 80021b8:	429a      	cmp	r2, r3
 80021ba:	d8f7      	bhi.n	80021ac <HAL_Delay+0x28>
  {
  }
}
 80021bc:	bf00      	nop
 80021be:	bf00      	nop
 80021c0:	3710      	adds	r7, #16
 80021c2:	46bd      	mov	sp, r7
 80021c4:	bd80      	pop	{r7, pc}
 80021c6:	bf00      	nop
 80021c8:	20000008 	.word	0x20000008

080021cc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021cc:	b480      	push	{r7}
 80021ce:	b085      	sub	sp, #20
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	f003 0307 	and.w	r3, r3, #7
 80021da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80021dc:	4b0c      	ldr	r3, [pc, #48]	; (8002210 <__NVIC_SetPriorityGrouping+0x44>)
 80021de:	68db      	ldr	r3, [r3, #12]
 80021e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80021e2:	68ba      	ldr	r2, [r7, #8]
 80021e4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80021e8:	4013      	ands	r3, r2
 80021ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80021f0:	68bb      	ldr	r3, [r7, #8]
 80021f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80021f4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80021f8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80021fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80021fe:	4a04      	ldr	r2, [pc, #16]	; (8002210 <__NVIC_SetPriorityGrouping+0x44>)
 8002200:	68bb      	ldr	r3, [r7, #8]
 8002202:	60d3      	str	r3, [r2, #12]
}
 8002204:	bf00      	nop
 8002206:	3714      	adds	r7, #20
 8002208:	46bd      	mov	sp, r7
 800220a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220e:	4770      	bx	lr
 8002210:	e000ed00 	.word	0xe000ed00

08002214 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002214:	b480      	push	{r7}
 8002216:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002218:	4b04      	ldr	r3, [pc, #16]	; (800222c <__NVIC_GetPriorityGrouping+0x18>)
 800221a:	68db      	ldr	r3, [r3, #12]
 800221c:	0a1b      	lsrs	r3, r3, #8
 800221e:	f003 0307 	and.w	r3, r3, #7
}
 8002222:	4618      	mov	r0, r3
 8002224:	46bd      	mov	sp, r7
 8002226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800222a:	4770      	bx	lr
 800222c:	e000ed00 	.word	0xe000ed00

08002230 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002230:	b480      	push	{r7}
 8002232:	b083      	sub	sp, #12
 8002234:	af00      	add	r7, sp, #0
 8002236:	4603      	mov	r3, r0
 8002238:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800223a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800223e:	2b00      	cmp	r3, #0
 8002240:	db0b      	blt.n	800225a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002242:	79fb      	ldrb	r3, [r7, #7]
 8002244:	f003 021f 	and.w	r2, r3, #31
 8002248:	4907      	ldr	r1, [pc, #28]	; (8002268 <__NVIC_EnableIRQ+0x38>)
 800224a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800224e:	095b      	lsrs	r3, r3, #5
 8002250:	2001      	movs	r0, #1
 8002252:	fa00 f202 	lsl.w	r2, r0, r2
 8002256:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800225a:	bf00      	nop
 800225c:	370c      	adds	r7, #12
 800225e:	46bd      	mov	sp, r7
 8002260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002264:	4770      	bx	lr
 8002266:	bf00      	nop
 8002268:	e000e100 	.word	0xe000e100

0800226c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800226c:	b480      	push	{r7}
 800226e:	b083      	sub	sp, #12
 8002270:	af00      	add	r7, sp, #0
 8002272:	4603      	mov	r3, r0
 8002274:	6039      	str	r1, [r7, #0]
 8002276:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002278:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800227c:	2b00      	cmp	r3, #0
 800227e:	db0a      	blt.n	8002296 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002280:	683b      	ldr	r3, [r7, #0]
 8002282:	b2da      	uxtb	r2, r3
 8002284:	490c      	ldr	r1, [pc, #48]	; (80022b8 <__NVIC_SetPriority+0x4c>)
 8002286:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800228a:	0112      	lsls	r2, r2, #4
 800228c:	b2d2      	uxtb	r2, r2
 800228e:	440b      	add	r3, r1
 8002290:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002294:	e00a      	b.n	80022ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002296:	683b      	ldr	r3, [r7, #0]
 8002298:	b2da      	uxtb	r2, r3
 800229a:	4908      	ldr	r1, [pc, #32]	; (80022bc <__NVIC_SetPriority+0x50>)
 800229c:	79fb      	ldrb	r3, [r7, #7]
 800229e:	f003 030f 	and.w	r3, r3, #15
 80022a2:	3b04      	subs	r3, #4
 80022a4:	0112      	lsls	r2, r2, #4
 80022a6:	b2d2      	uxtb	r2, r2
 80022a8:	440b      	add	r3, r1
 80022aa:	761a      	strb	r2, [r3, #24]
}
 80022ac:	bf00      	nop
 80022ae:	370c      	adds	r7, #12
 80022b0:	46bd      	mov	sp, r7
 80022b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b6:	4770      	bx	lr
 80022b8:	e000e100 	.word	0xe000e100
 80022bc:	e000ed00 	.word	0xe000ed00

080022c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80022c0:	b480      	push	{r7}
 80022c2:	b089      	sub	sp, #36	; 0x24
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	60f8      	str	r0, [r7, #12]
 80022c8:	60b9      	str	r1, [r7, #8]
 80022ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	f003 0307 	and.w	r3, r3, #7
 80022d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80022d4:	69fb      	ldr	r3, [r7, #28]
 80022d6:	f1c3 0307 	rsb	r3, r3, #7
 80022da:	2b04      	cmp	r3, #4
 80022dc:	bf28      	it	cs
 80022de:	2304      	movcs	r3, #4
 80022e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80022e2:	69fb      	ldr	r3, [r7, #28]
 80022e4:	3304      	adds	r3, #4
 80022e6:	2b06      	cmp	r3, #6
 80022e8:	d902      	bls.n	80022f0 <NVIC_EncodePriority+0x30>
 80022ea:	69fb      	ldr	r3, [r7, #28]
 80022ec:	3b03      	subs	r3, #3
 80022ee:	e000      	b.n	80022f2 <NVIC_EncodePriority+0x32>
 80022f0:	2300      	movs	r3, #0
 80022f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022f4:	f04f 32ff 	mov.w	r2, #4294967295
 80022f8:	69bb      	ldr	r3, [r7, #24]
 80022fa:	fa02 f303 	lsl.w	r3, r2, r3
 80022fe:	43da      	mvns	r2, r3
 8002300:	68bb      	ldr	r3, [r7, #8]
 8002302:	401a      	ands	r2, r3
 8002304:	697b      	ldr	r3, [r7, #20]
 8002306:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002308:	f04f 31ff 	mov.w	r1, #4294967295
 800230c:	697b      	ldr	r3, [r7, #20]
 800230e:	fa01 f303 	lsl.w	r3, r1, r3
 8002312:	43d9      	mvns	r1, r3
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002318:	4313      	orrs	r3, r2
         );
}
 800231a:	4618      	mov	r0, r3
 800231c:	3724      	adds	r7, #36	; 0x24
 800231e:	46bd      	mov	sp, r7
 8002320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002324:	4770      	bx	lr
	...

08002328 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002328:	b580      	push	{r7, lr}
 800232a:	b082      	sub	sp, #8
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	3b01      	subs	r3, #1
 8002334:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002338:	d301      	bcc.n	800233e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800233a:	2301      	movs	r3, #1
 800233c:	e00f      	b.n	800235e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800233e:	4a0a      	ldr	r2, [pc, #40]	; (8002368 <SysTick_Config+0x40>)
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	3b01      	subs	r3, #1
 8002344:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002346:	210f      	movs	r1, #15
 8002348:	f04f 30ff 	mov.w	r0, #4294967295
 800234c:	f7ff ff8e 	bl	800226c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002350:	4b05      	ldr	r3, [pc, #20]	; (8002368 <SysTick_Config+0x40>)
 8002352:	2200      	movs	r2, #0
 8002354:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002356:	4b04      	ldr	r3, [pc, #16]	; (8002368 <SysTick_Config+0x40>)
 8002358:	2207      	movs	r2, #7
 800235a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800235c:	2300      	movs	r3, #0
}
 800235e:	4618      	mov	r0, r3
 8002360:	3708      	adds	r7, #8
 8002362:	46bd      	mov	sp, r7
 8002364:	bd80      	pop	{r7, pc}
 8002366:	bf00      	nop
 8002368:	e000e010 	.word	0xe000e010

0800236c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800236c:	b580      	push	{r7, lr}
 800236e:	b082      	sub	sp, #8
 8002370:	af00      	add	r7, sp, #0
 8002372:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002374:	6878      	ldr	r0, [r7, #4]
 8002376:	f7ff ff29 	bl	80021cc <__NVIC_SetPriorityGrouping>
}
 800237a:	bf00      	nop
 800237c:	3708      	adds	r7, #8
 800237e:	46bd      	mov	sp, r7
 8002380:	bd80      	pop	{r7, pc}

08002382 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002382:	b580      	push	{r7, lr}
 8002384:	b086      	sub	sp, #24
 8002386:	af00      	add	r7, sp, #0
 8002388:	4603      	mov	r3, r0
 800238a:	60b9      	str	r1, [r7, #8]
 800238c:	607a      	str	r2, [r7, #4]
 800238e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002390:	2300      	movs	r3, #0
 8002392:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002394:	f7ff ff3e 	bl	8002214 <__NVIC_GetPriorityGrouping>
 8002398:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800239a:	687a      	ldr	r2, [r7, #4]
 800239c:	68b9      	ldr	r1, [r7, #8]
 800239e:	6978      	ldr	r0, [r7, #20]
 80023a0:	f7ff ff8e 	bl	80022c0 <NVIC_EncodePriority>
 80023a4:	4602      	mov	r2, r0
 80023a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80023aa:	4611      	mov	r1, r2
 80023ac:	4618      	mov	r0, r3
 80023ae:	f7ff ff5d 	bl	800226c <__NVIC_SetPriority>
}
 80023b2:	bf00      	nop
 80023b4:	3718      	adds	r7, #24
 80023b6:	46bd      	mov	sp, r7
 80023b8:	bd80      	pop	{r7, pc}

080023ba <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80023ba:	b580      	push	{r7, lr}
 80023bc:	b082      	sub	sp, #8
 80023be:	af00      	add	r7, sp, #0
 80023c0:	4603      	mov	r3, r0
 80023c2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80023c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023c8:	4618      	mov	r0, r3
 80023ca:	f7ff ff31 	bl	8002230 <__NVIC_EnableIRQ>
}
 80023ce:	bf00      	nop
 80023d0:	3708      	adds	r7, #8
 80023d2:	46bd      	mov	sp, r7
 80023d4:	bd80      	pop	{r7, pc}

080023d6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80023d6:	b580      	push	{r7, lr}
 80023d8:	b082      	sub	sp, #8
 80023da:	af00      	add	r7, sp, #0
 80023dc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80023de:	6878      	ldr	r0, [r7, #4]
 80023e0:	f7ff ffa2 	bl	8002328 <SysTick_Config>
 80023e4:	4603      	mov	r3, r0
}
 80023e6:	4618      	mov	r0, r3
 80023e8:	3708      	adds	r7, #8
 80023ea:	46bd      	mov	sp, r7
 80023ec:	bd80      	pop	{r7, pc}

080023ee <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80023ee:	b580      	push	{r7, lr}
 80023f0:	b084      	sub	sp, #16
 80023f2:	af00      	add	r7, sp, #0
 80023f4:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023fa:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80023fc:	f7ff feb6 	bl	800216c <HAL_GetTick>
 8002400:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002408:	b2db      	uxtb	r3, r3
 800240a:	2b02      	cmp	r3, #2
 800240c:	d008      	beq.n	8002420 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	2280      	movs	r2, #128	; 0x80
 8002412:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	2200      	movs	r2, #0
 8002418:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800241c:	2301      	movs	r3, #1
 800241e:	e052      	b.n	80024c6 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	681a      	ldr	r2, [r3, #0]
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	f022 0216 	bic.w	r2, r2, #22
 800242e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	695a      	ldr	r2, [r3, #20]
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800243e:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002444:	2b00      	cmp	r3, #0
 8002446:	d103      	bne.n	8002450 <HAL_DMA_Abort+0x62>
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800244c:	2b00      	cmp	r3, #0
 800244e:	d007      	beq.n	8002460 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	681a      	ldr	r2, [r3, #0]
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	f022 0208 	bic.w	r2, r2, #8
 800245e:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	681a      	ldr	r2, [r3, #0]
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	f022 0201 	bic.w	r2, r2, #1
 800246e:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002470:	e013      	b.n	800249a <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002472:	f7ff fe7b 	bl	800216c <HAL_GetTick>
 8002476:	4602      	mov	r2, r0
 8002478:	68bb      	ldr	r3, [r7, #8]
 800247a:	1ad3      	subs	r3, r2, r3
 800247c:	2b05      	cmp	r3, #5
 800247e:	d90c      	bls.n	800249a <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	2220      	movs	r2, #32
 8002484:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	2203      	movs	r2, #3
 800248a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	2200      	movs	r2, #0
 8002492:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8002496:	2303      	movs	r3, #3
 8002498:	e015      	b.n	80024c6 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	f003 0301 	and.w	r3, r3, #1
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d1e4      	bne.n	8002472 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80024ac:	223f      	movs	r2, #63	; 0x3f
 80024ae:	409a      	lsls	r2, r3
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	2201      	movs	r2, #1
 80024b8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	2200      	movs	r2, #0
 80024c0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80024c4:	2300      	movs	r3, #0
}
 80024c6:	4618      	mov	r0, r3
 80024c8:	3710      	adds	r7, #16
 80024ca:	46bd      	mov	sp, r7
 80024cc:	bd80      	pop	{r7, pc}

080024ce <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80024ce:	b480      	push	{r7}
 80024d0:	b083      	sub	sp, #12
 80024d2:	af00      	add	r7, sp, #0
 80024d4:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80024dc:	b2db      	uxtb	r3, r3
 80024de:	2b02      	cmp	r3, #2
 80024e0:	d004      	beq.n	80024ec <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	2280      	movs	r2, #128	; 0x80
 80024e6:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80024e8:	2301      	movs	r3, #1
 80024ea:	e00c      	b.n	8002506 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	2205      	movs	r2, #5
 80024f0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	681a      	ldr	r2, [r3, #0]
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f022 0201 	bic.w	r2, r2, #1
 8002502:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002504:	2300      	movs	r3, #0
}
 8002506:	4618      	mov	r0, r3
 8002508:	370c      	adds	r7, #12
 800250a:	46bd      	mov	sp, r7
 800250c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002510:	4770      	bx	lr
	...

08002514 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002514:	b480      	push	{r7}
 8002516:	b089      	sub	sp, #36	; 0x24
 8002518:	af00      	add	r7, sp, #0
 800251a:	6078      	str	r0, [r7, #4]
 800251c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800251e:	2300      	movs	r3, #0
 8002520:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002522:	2300      	movs	r3, #0
 8002524:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002526:	2300      	movs	r3, #0
 8002528:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800252a:	2300      	movs	r3, #0
 800252c:	61fb      	str	r3, [r7, #28]
 800252e:	e16b      	b.n	8002808 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002530:	2201      	movs	r2, #1
 8002532:	69fb      	ldr	r3, [r7, #28]
 8002534:	fa02 f303 	lsl.w	r3, r2, r3
 8002538:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800253a:	683b      	ldr	r3, [r7, #0]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	697a      	ldr	r2, [r7, #20]
 8002540:	4013      	ands	r3, r2
 8002542:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002544:	693a      	ldr	r2, [r7, #16]
 8002546:	697b      	ldr	r3, [r7, #20]
 8002548:	429a      	cmp	r2, r3
 800254a:	f040 815a 	bne.w	8002802 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800254e:	683b      	ldr	r3, [r7, #0]
 8002550:	685b      	ldr	r3, [r3, #4]
 8002552:	f003 0303 	and.w	r3, r3, #3
 8002556:	2b01      	cmp	r3, #1
 8002558:	d005      	beq.n	8002566 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800255a:	683b      	ldr	r3, [r7, #0]
 800255c:	685b      	ldr	r3, [r3, #4]
 800255e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002562:	2b02      	cmp	r3, #2
 8002564:	d130      	bne.n	80025c8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	689b      	ldr	r3, [r3, #8]
 800256a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800256c:	69fb      	ldr	r3, [r7, #28]
 800256e:	005b      	lsls	r3, r3, #1
 8002570:	2203      	movs	r2, #3
 8002572:	fa02 f303 	lsl.w	r3, r2, r3
 8002576:	43db      	mvns	r3, r3
 8002578:	69ba      	ldr	r2, [r7, #24]
 800257a:	4013      	ands	r3, r2
 800257c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800257e:	683b      	ldr	r3, [r7, #0]
 8002580:	68da      	ldr	r2, [r3, #12]
 8002582:	69fb      	ldr	r3, [r7, #28]
 8002584:	005b      	lsls	r3, r3, #1
 8002586:	fa02 f303 	lsl.w	r3, r2, r3
 800258a:	69ba      	ldr	r2, [r7, #24]
 800258c:	4313      	orrs	r3, r2
 800258e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	69ba      	ldr	r2, [r7, #24]
 8002594:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	685b      	ldr	r3, [r3, #4]
 800259a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800259c:	2201      	movs	r2, #1
 800259e:	69fb      	ldr	r3, [r7, #28]
 80025a0:	fa02 f303 	lsl.w	r3, r2, r3
 80025a4:	43db      	mvns	r3, r3
 80025a6:	69ba      	ldr	r2, [r7, #24]
 80025a8:	4013      	ands	r3, r2
 80025aa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80025ac:	683b      	ldr	r3, [r7, #0]
 80025ae:	685b      	ldr	r3, [r3, #4]
 80025b0:	091b      	lsrs	r3, r3, #4
 80025b2:	f003 0201 	and.w	r2, r3, #1
 80025b6:	69fb      	ldr	r3, [r7, #28]
 80025b8:	fa02 f303 	lsl.w	r3, r2, r3
 80025bc:	69ba      	ldr	r2, [r7, #24]
 80025be:	4313      	orrs	r3, r2
 80025c0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	69ba      	ldr	r2, [r7, #24]
 80025c6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80025c8:	683b      	ldr	r3, [r7, #0]
 80025ca:	685b      	ldr	r3, [r3, #4]
 80025cc:	f003 0303 	and.w	r3, r3, #3
 80025d0:	2b03      	cmp	r3, #3
 80025d2:	d017      	beq.n	8002604 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	68db      	ldr	r3, [r3, #12]
 80025d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80025da:	69fb      	ldr	r3, [r7, #28]
 80025dc:	005b      	lsls	r3, r3, #1
 80025de:	2203      	movs	r2, #3
 80025e0:	fa02 f303 	lsl.w	r3, r2, r3
 80025e4:	43db      	mvns	r3, r3
 80025e6:	69ba      	ldr	r2, [r7, #24]
 80025e8:	4013      	ands	r3, r2
 80025ea:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80025ec:	683b      	ldr	r3, [r7, #0]
 80025ee:	689a      	ldr	r2, [r3, #8]
 80025f0:	69fb      	ldr	r3, [r7, #28]
 80025f2:	005b      	lsls	r3, r3, #1
 80025f4:	fa02 f303 	lsl.w	r3, r2, r3
 80025f8:	69ba      	ldr	r2, [r7, #24]
 80025fa:	4313      	orrs	r3, r2
 80025fc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	69ba      	ldr	r2, [r7, #24]
 8002602:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002604:	683b      	ldr	r3, [r7, #0]
 8002606:	685b      	ldr	r3, [r3, #4]
 8002608:	f003 0303 	and.w	r3, r3, #3
 800260c:	2b02      	cmp	r3, #2
 800260e:	d123      	bne.n	8002658 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002610:	69fb      	ldr	r3, [r7, #28]
 8002612:	08da      	lsrs	r2, r3, #3
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	3208      	adds	r2, #8
 8002618:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800261c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800261e:	69fb      	ldr	r3, [r7, #28]
 8002620:	f003 0307 	and.w	r3, r3, #7
 8002624:	009b      	lsls	r3, r3, #2
 8002626:	220f      	movs	r2, #15
 8002628:	fa02 f303 	lsl.w	r3, r2, r3
 800262c:	43db      	mvns	r3, r3
 800262e:	69ba      	ldr	r2, [r7, #24]
 8002630:	4013      	ands	r3, r2
 8002632:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002634:	683b      	ldr	r3, [r7, #0]
 8002636:	691a      	ldr	r2, [r3, #16]
 8002638:	69fb      	ldr	r3, [r7, #28]
 800263a:	f003 0307 	and.w	r3, r3, #7
 800263e:	009b      	lsls	r3, r3, #2
 8002640:	fa02 f303 	lsl.w	r3, r2, r3
 8002644:	69ba      	ldr	r2, [r7, #24]
 8002646:	4313      	orrs	r3, r2
 8002648:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800264a:	69fb      	ldr	r3, [r7, #28]
 800264c:	08da      	lsrs	r2, r3, #3
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	3208      	adds	r2, #8
 8002652:	69b9      	ldr	r1, [r7, #24]
 8002654:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800265e:	69fb      	ldr	r3, [r7, #28]
 8002660:	005b      	lsls	r3, r3, #1
 8002662:	2203      	movs	r2, #3
 8002664:	fa02 f303 	lsl.w	r3, r2, r3
 8002668:	43db      	mvns	r3, r3
 800266a:	69ba      	ldr	r2, [r7, #24]
 800266c:	4013      	ands	r3, r2
 800266e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002670:	683b      	ldr	r3, [r7, #0]
 8002672:	685b      	ldr	r3, [r3, #4]
 8002674:	f003 0203 	and.w	r2, r3, #3
 8002678:	69fb      	ldr	r3, [r7, #28]
 800267a:	005b      	lsls	r3, r3, #1
 800267c:	fa02 f303 	lsl.w	r3, r2, r3
 8002680:	69ba      	ldr	r2, [r7, #24]
 8002682:	4313      	orrs	r3, r2
 8002684:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	69ba      	ldr	r2, [r7, #24]
 800268a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800268c:	683b      	ldr	r3, [r7, #0]
 800268e:	685b      	ldr	r3, [r3, #4]
 8002690:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002694:	2b00      	cmp	r3, #0
 8002696:	f000 80b4 	beq.w	8002802 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800269a:	2300      	movs	r3, #0
 800269c:	60fb      	str	r3, [r7, #12]
 800269e:	4b60      	ldr	r3, [pc, #384]	; (8002820 <HAL_GPIO_Init+0x30c>)
 80026a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026a2:	4a5f      	ldr	r2, [pc, #380]	; (8002820 <HAL_GPIO_Init+0x30c>)
 80026a4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80026a8:	6453      	str	r3, [r2, #68]	; 0x44
 80026aa:	4b5d      	ldr	r3, [pc, #372]	; (8002820 <HAL_GPIO_Init+0x30c>)
 80026ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026ae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80026b2:	60fb      	str	r3, [r7, #12]
 80026b4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80026b6:	4a5b      	ldr	r2, [pc, #364]	; (8002824 <HAL_GPIO_Init+0x310>)
 80026b8:	69fb      	ldr	r3, [r7, #28]
 80026ba:	089b      	lsrs	r3, r3, #2
 80026bc:	3302      	adds	r3, #2
 80026be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80026c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80026c4:	69fb      	ldr	r3, [r7, #28]
 80026c6:	f003 0303 	and.w	r3, r3, #3
 80026ca:	009b      	lsls	r3, r3, #2
 80026cc:	220f      	movs	r2, #15
 80026ce:	fa02 f303 	lsl.w	r3, r2, r3
 80026d2:	43db      	mvns	r3, r3
 80026d4:	69ba      	ldr	r2, [r7, #24]
 80026d6:	4013      	ands	r3, r2
 80026d8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	4a52      	ldr	r2, [pc, #328]	; (8002828 <HAL_GPIO_Init+0x314>)
 80026de:	4293      	cmp	r3, r2
 80026e0:	d02b      	beq.n	800273a <HAL_GPIO_Init+0x226>
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	4a51      	ldr	r2, [pc, #324]	; (800282c <HAL_GPIO_Init+0x318>)
 80026e6:	4293      	cmp	r3, r2
 80026e8:	d025      	beq.n	8002736 <HAL_GPIO_Init+0x222>
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	4a50      	ldr	r2, [pc, #320]	; (8002830 <HAL_GPIO_Init+0x31c>)
 80026ee:	4293      	cmp	r3, r2
 80026f0:	d01f      	beq.n	8002732 <HAL_GPIO_Init+0x21e>
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	4a4f      	ldr	r2, [pc, #316]	; (8002834 <HAL_GPIO_Init+0x320>)
 80026f6:	4293      	cmp	r3, r2
 80026f8:	d019      	beq.n	800272e <HAL_GPIO_Init+0x21a>
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	4a4e      	ldr	r2, [pc, #312]	; (8002838 <HAL_GPIO_Init+0x324>)
 80026fe:	4293      	cmp	r3, r2
 8002700:	d013      	beq.n	800272a <HAL_GPIO_Init+0x216>
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	4a4d      	ldr	r2, [pc, #308]	; (800283c <HAL_GPIO_Init+0x328>)
 8002706:	4293      	cmp	r3, r2
 8002708:	d00d      	beq.n	8002726 <HAL_GPIO_Init+0x212>
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	4a4c      	ldr	r2, [pc, #304]	; (8002840 <HAL_GPIO_Init+0x32c>)
 800270e:	4293      	cmp	r3, r2
 8002710:	d007      	beq.n	8002722 <HAL_GPIO_Init+0x20e>
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	4a4b      	ldr	r2, [pc, #300]	; (8002844 <HAL_GPIO_Init+0x330>)
 8002716:	4293      	cmp	r3, r2
 8002718:	d101      	bne.n	800271e <HAL_GPIO_Init+0x20a>
 800271a:	2307      	movs	r3, #7
 800271c:	e00e      	b.n	800273c <HAL_GPIO_Init+0x228>
 800271e:	2308      	movs	r3, #8
 8002720:	e00c      	b.n	800273c <HAL_GPIO_Init+0x228>
 8002722:	2306      	movs	r3, #6
 8002724:	e00a      	b.n	800273c <HAL_GPIO_Init+0x228>
 8002726:	2305      	movs	r3, #5
 8002728:	e008      	b.n	800273c <HAL_GPIO_Init+0x228>
 800272a:	2304      	movs	r3, #4
 800272c:	e006      	b.n	800273c <HAL_GPIO_Init+0x228>
 800272e:	2303      	movs	r3, #3
 8002730:	e004      	b.n	800273c <HAL_GPIO_Init+0x228>
 8002732:	2302      	movs	r3, #2
 8002734:	e002      	b.n	800273c <HAL_GPIO_Init+0x228>
 8002736:	2301      	movs	r3, #1
 8002738:	e000      	b.n	800273c <HAL_GPIO_Init+0x228>
 800273a:	2300      	movs	r3, #0
 800273c:	69fa      	ldr	r2, [r7, #28]
 800273e:	f002 0203 	and.w	r2, r2, #3
 8002742:	0092      	lsls	r2, r2, #2
 8002744:	4093      	lsls	r3, r2
 8002746:	69ba      	ldr	r2, [r7, #24]
 8002748:	4313      	orrs	r3, r2
 800274a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800274c:	4935      	ldr	r1, [pc, #212]	; (8002824 <HAL_GPIO_Init+0x310>)
 800274e:	69fb      	ldr	r3, [r7, #28]
 8002750:	089b      	lsrs	r3, r3, #2
 8002752:	3302      	adds	r3, #2
 8002754:	69ba      	ldr	r2, [r7, #24]
 8002756:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800275a:	4b3b      	ldr	r3, [pc, #236]	; (8002848 <HAL_GPIO_Init+0x334>)
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002760:	693b      	ldr	r3, [r7, #16]
 8002762:	43db      	mvns	r3, r3
 8002764:	69ba      	ldr	r2, [r7, #24]
 8002766:	4013      	ands	r3, r2
 8002768:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800276a:	683b      	ldr	r3, [r7, #0]
 800276c:	685b      	ldr	r3, [r3, #4]
 800276e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002772:	2b00      	cmp	r3, #0
 8002774:	d003      	beq.n	800277e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002776:	69ba      	ldr	r2, [r7, #24]
 8002778:	693b      	ldr	r3, [r7, #16]
 800277a:	4313      	orrs	r3, r2
 800277c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800277e:	4a32      	ldr	r2, [pc, #200]	; (8002848 <HAL_GPIO_Init+0x334>)
 8002780:	69bb      	ldr	r3, [r7, #24]
 8002782:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002784:	4b30      	ldr	r3, [pc, #192]	; (8002848 <HAL_GPIO_Init+0x334>)
 8002786:	685b      	ldr	r3, [r3, #4]
 8002788:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800278a:	693b      	ldr	r3, [r7, #16]
 800278c:	43db      	mvns	r3, r3
 800278e:	69ba      	ldr	r2, [r7, #24]
 8002790:	4013      	ands	r3, r2
 8002792:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002794:	683b      	ldr	r3, [r7, #0]
 8002796:	685b      	ldr	r3, [r3, #4]
 8002798:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800279c:	2b00      	cmp	r3, #0
 800279e:	d003      	beq.n	80027a8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80027a0:	69ba      	ldr	r2, [r7, #24]
 80027a2:	693b      	ldr	r3, [r7, #16]
 80027a4:	4313      	orrs	r3, r2
 80027a6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80027a8:	4a27      	ldr	r2, [pc, #156]	; (8002848 <HAL_GPIO_Init+0x334>)
 80027aa:	69bb      	ldr	r3, [r7, #24]
 80027ac:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80027ae:	4b26      	ldr	r3, [pc, #152]	; (8002848 <HAL_GPIO_Init+0x334>)
 80027b0:	689b      	ldr	r3, [r3, #8]
 80027b2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80027b4:	693b      	ldr	r3, [r7, #16]
 80027b6:	43db      	mvns	r3, r3
 80027b8:	69ba      	ldr	r2, [r7, #24]
 80027ba:	4013      	ands	r3, r2
 80027bc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80027be:	683b      	ldr	r3, [r7, #0]
 80027c0:	685b      	ldr	r3, [r3, #4]
 80027c2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d003      	beq.n	80027d2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80027ca:	69ba      	ldr	r2, [r7, #24]
 80027cc:	693b      	ldr	r3, [r7, #16]
 80027ce:	4313      	orrs	r3, r2
 80027d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80027d2:	4a1d      	ldr	r2, [pc, #116]	; (8002848 <HAL_GPIO_Init+0x334>)
 80027d4:	69bb      	ldr	r3, [r7, #24]
 80027d6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80027d8:	4b1b      	ldr	r3, [pc, #108]	; (8002848 <HAL_GPIO_Init+0x334>)
 80027da:	68db      	ldr	r3, [r3, #12]
 80027dc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80027de:	693b      	ldr	r3, [r7, #16]
 80027e0:	43db      	mvns	r3, r3
 80027e2:	69ba      	ldr	r2, [r7, #24]
 80027e4:	4013      	ands	r3, r2
 80027e6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80027e8:	683b      	ldr	r3, [r7, #0]
 80027ea:	685b      	ldr	r3, [r3, #4]
 80027ec:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d003      	beq.n	80027fc <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80027f4:	69ba      	ldr	r2, [r7, #24]
 80027f6:	693b      	ldr	r3, [r7, #16]
 80027f8:	4313      	orrs	r3, r2
 80027fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80027fc:	4a12      	ldr	r2, [pc, #72]	; (8002848 <HAL_GPIO_Init+0x334>)
 80027fe:	69bb      	ldr	r3, [r7, #24]
 8002800:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002802:	69fb      	ldr	r3, [r7, #28]
 8002804:	3301      	adds	r3, #1
 8002806:	61fb      	str	r3, [r7, #28]
 8002808:	69fb      	ldr	r3, [r7, #28]
 800280a:	2b0f      	cmp	r3, #15
 800280c:	f67f ae90 	bls.w	8002530 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002810:	bf00      	nop
 8002812:	bf00      	nop
 8002814:	3724      	adds	r7, #36	; 0x24
 8002816:	46bd      	mov	sp, r7
 8002818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800281c:	4770      	bx	lr
 800281e:	bf00      	nop
 8002820:	40023800 	.word	0x40023800
 8002824:	40013800 	.word	0x40013800
 8002828:	40020000 	.word	0x40020000
 800282c:	40020400 	.word	0x40020400
 8002830:	40020800 	.word	0x40020800
 8002834:	40020c00 	.word	0x40020c00
 8002838:	40021000 	.word	0x40021000
 800283c:	40021400 	.word	0x40021400
 8002840:	40021800 	.word	0x40021800
 8002844:	40021c00 	.word	0x40021c00
 8002848:	40013c00 	.word	0x40013c00

0800284c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800284c:	b480      	push	{r7}
 800284e:	b083      	sub	sp, #12
 8002850:	af00      	add	r7, sp, #0
 8002852:	6078      	str	r0, [r7, #4]
 8002854:	460b      	mov	r3, r1
 8002856:	807b      	strh	r3, [r7, #2]
 8002858:	4613      	mov	r3, r2
 800285a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800285c:	787b      	ldrb	r3, [r7, #1]
 800285e:	2b00      	cmp	r3, #0
 8002860:	d003      	beq.n	800286a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002862:	887a      	ldrh	r2, [r7, #2]
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002868:	e003      	b.n	8002872 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800286a:	887b      	ldrh	r3, [r7, #2]
 800286c:	041a      	lsls	r2, r3, #16
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	619a      	str	r2, [r3, #24]
}
 8002872:	bf00      	nop
 8002874:	370c      	adds	r7, #12
 8002876:	46bd      	mov	sp, r7
 8002878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800287c:	4770      	bx	lr
	...

08002880 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002880:	b580      	push	{r7, lr}
 8002882:	b084      	sub	sp, #16
 8002884:	af00      	add	r7, sp, #0
 8002886:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	2b00      	cmp	r3, #0
 800288c:	d101      	bne.n	8002892 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800288e:	2301      	movs	r3, #1
 8002890:	e12b      	b.n	8002aea <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002898:	b2db      	uxtb	r3, r3
 800289a:	2b00      	cmp	r3, #0
 800289c:	d106      	bne.n	80028ac <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	2200      	movs	r2, #0
 80028a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80028a6:	6878      	ldr	r0, [r7, #4]
 80028a8:	f7fe f99a 	bl	8000be0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	2224      	movs	r2, #36	; 0x24
 80028b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	681a      	ldr	r2, [r3, #0]
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	f022 0201 	bic.w	r2, r2, #1
 80028c2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	681a      	ldr	r2, [r3, #0]
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80028d2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	681a      	ldr	r2, [r3, #0]
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80028e2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80028e4:	f001 fd06 	bl	80042f4 <HAL_RCC_GetPCLK1Freq>
 80028e8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	685b      	ldr	r3, [r3, #4]
 80028ee:	4a81      	ldr	r2, [pc, #516]	; (8002af4 <HAL_I2C_Init+0x274>)
 80028f0:	4293      	cmp	r3, r2
 80028f2:	d807      	bhi.n	8002904 <HAL_I2C_Init+0x84>
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	4a80      	ldr	r2, [pc, #512]	; (8002af8 <HAL_I2C_Init+0x278>)
 80028f8:	4293      	cmp	r3, r2
 80028fa:	bf94      	ite	ls
 80028fc:	2301      	movls	r3, #1
 80028fe:	2300      	movhi	r3, #0
 8002900:	b2db      	uxtb	r3, r3
 8002902:	e006      	b.n	8002912 <HAL_I2C_Init+0x92>
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	4a7d      	ldr	r2, [pc, #500]	; (8002afc <HAL_I2C_Init+0x27c>)
 8002908:	4293      	cmp	r3, r2
 800290a:	bf94      	ite	ls
 800290c:	2301      	movls	r3, #1
 800290e:	2300      	movhi	r3, #0
 8002910:	b2db      	uxtb	r3, r3
 8002912:	2b00      	cmp	r3, #0
 8002914:	d001      	beq.n	800291a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002916:	2301      	movs	r3, #1
 8002918:	e0e7      	b.n	8002aea <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	4a78      	ldr	r2, [pc, #480]	; (8002b00 <HAL_I2C_Init+0x280>)
 800291e:	fba2 2303 	umull	r2, r3, r2, r3
 8002922:	0c9b      	lsrs	r3, r3, #18
 8002924:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	685b      	ldr	r3, [r3, #4]
 800292c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	68ba      	ldr	r2, [r7, #8]
 8002936:	430a      	orrs	r2, r1
 8002938:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	6a1b      	ldr	r3, [r3, #32]
 8002940:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	685b      	ldr	r3, [r3, #4]
 8002948:	4a6a      	ldr	r2, [pc, #424]	; (8002af4 <HAL_I2C_Init+0x274>)
 800294a:	4293      	cmp	r3, r2
 800294c:	d802      	bhi.n	8002954 <HAL_I2C_Init+0xd4>
 800294e:	68bb      	ldr	r3, [r7, #8]
 8002950:	3301      	adds	r3, #1
 8002952:	e009      	b.n	8002968 <HAL_I2C_Init+0xe8>
 8002954:	68bb      	ldr	r3, [r7, #8]
 8002956:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800295a:	fb02 f303 	mul.w	r3, r2, r3
 800295e:	4a69      	ldr	r2, [pc, #420]	; (8002b04 <HAL_I2C_Init+0x284>)
 8002960:	fba2 2303 	umull	r2, r3, r2, r3
 8002964:	099b      	lsrs	r3, r3, #6
 8002966:	3301      	adds	r3, #1
 8002968:	687a      	ldr	r2, [r7, #4]
 800296a:	6812      	ldr	r2, [r2, #0]
 800296c:	430b      	orrs	r3, r1
 800296e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	69db      	ldr	r3, [r3, #28]
 8002976:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800297a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	685b      	ldr	r3, [r3, #4]
 8002982:	495c      	ldr	r1, [pc, #368]	; (8002af4 <HAL_I2C_Init+0x274>)
 8002984:	428b      	cmp	r3, r1
 8002986:	d819      	bhi.n	80029bc <HAL_I2C_Init+0x13c>
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	1e59      	subs	r1, r3, #1
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	685b      	ldr	r3, [r3, #4]
 8002990:	005b      	lsls	r3, r3, #1
 8002992:	fbb1 f3f3 	udiv	r3, r1, r3
 8002996:	1c59      	adds	r1, r3, #1
 8002998:	f640 73fc 	movw	r3, #4092	; 0xffc
 800299c:	400b      	ands	r3, r1
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d00a      	beq.n	80029b8 <HAL_I2C_Init+0x138>
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	1e59      	subs	r1, r3, #1
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	685b      	ldr	r3, [r3, #4]
 80029aa:	005b      	lsls	r3, r3, #1
 80029ac:	fbb1 f3f3 	udiv	r3, r1, r3
 80029b0:	3301      	adds	r3, #1
 80029b2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80029b6:	e051      	b.n	8002a5c <HAL_I2C_Init+0x1dc>
 80029b8:	2304      	movs	r3, #4
 80029ba:	e04f      	b.n	8002a5c <HAL_I2C_Init+0x1dc>
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	689b      	ldr	r3, [r3, #8]
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d111      	bne.n	80029e8 <HAL_I2C_Init+0x168>
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	1e58      	subs	r0, r3, #1
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	6859      	ldr	r1, [r3, #4]
 80029cc:	460b      	mov	r3, r1
 80029ce:	005b      	lsls	r3, r3, #1
 80029d0:	440b      	add	r3, r1
 80029d2:	fbb0 f3f3 	udiv	r3, r0, r3
 80029d6:	3301      	adds	r3, #1
 80029d8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80029dc:	2b00      	cmp	r3, #0
 80029de:	bf0c      	ite	eq
 80029e0:	2301      	moveq	r3, #1
 80029e2:	2300      	movne	r3, #0
 80029e4:	b2db      	uxtb	r3, r3
 80029e6:	e012      	b.n	8002a0e <HAL_I2C_Init+0x18e>
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	1e58      	subs	r0, r3, #1
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	6859      	ldr	r1, [r3, #4]
 80029f0:	460b      	mov	r3, r1
 80029f2:	009b      	lsls	r3, r3, #2
 80029f4:	440b      	add	r3, r1
 80029f6:	0099      	lsls	r1, r3, #2
 80029f8:	440b      	add	r3, r1
 80029fa:	fbb0 f3f3 	udiv	r3, r0, r3
 80029fe:	3301      	adds	r3, #1
 8002a00:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	bf0c      	ite	eq
 8002a08:	2301      	moveq	r3, #1
 8002a0a:	2300      	movne	r3, #0
 8002a0c:	b2db      	uxtb	r3, r3
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d001      	beq.n	8002a16 <HAL_I2C_Init+0x196>
 8002a12:	2301      	movs	r3, #1
 8002a14:	e022      	b.n	8002a5c <HAL_I2C_Init+0x1dc>
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	689b      	ldr	r3, [r3, #8]
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d10e      	bne.n	8002a3c <HAL_I2C_Init+0x1bc>
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	1e58      	subs	r0, r3, #1
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	6859      	ldr	r1, [r3, #4]
 8002a26:	460b      	mov	r3, r1
 8002a28:	005b      	lsls	r3, r3, #1
 8002a2a:	440b      	add	r3, r1
 8002a2c:	fbb0 f3f3 	udiv	r3, r0, r3
 8002a30:	3301      	adds	r3, #1
 8002a32:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a36:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002a3a:	e00f      	b.n	8002a5c <HAL_I2C_Init+0x1dc>
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	1e58      	subs	r0, r3, #1
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	6859      	ldr	r1, [r3, #4]
 8002a44:	460b      	mov	r3, r1
 8002a46:	009b      	lsls	r3, r3, #2
 8002a48:	440b      	add	r3, r1
 8002a4a:	0099      	lsls	r1, r3, #2
 8002a4c:	440b      	add	r3, r1
 8002a4e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002a52:	3301      	adds	r3, #1
 8002a54:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002a58:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002a5c:	6879      	ldr	r1, [r7, #4]
 8002a5e:	6809      	ldr	r1, [r1, #0]
 8002a60:	4313      	orrs	r3, r2
 8002a62:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	69da      	ldr	r2, [r3, #28]
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	6a1b      	ldr	r3, [r3, #32]
 8002a76:	431a      	orrs	r2, r3
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	430a      	orrs	r2, r1
 8002a7e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	689b      	ldr	r3, [r3, #8]
 8002a86:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002a8a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002a8e:	687a      	ldr	r2, [r7, #4]
 8002a90:	6911      	ldr	r1, [r2, #16]
 8002a92:	687a      	ldr	r2, [r7, #4]
 8002a94:	68d2      	ldr	r2, [r2, #12]
 8002a96:	4311      	orrs	r1, r2
 8002a98:	687a      	ldr	r2, [r7, #4]
 8002a9a:	6812      	ldr	r2, [r2, #0]
 8002a9c:	430b      	orrs	r3, r1
 8002a9e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	68db      	ldr	r3, [r3, #12]
 8002aa6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	695a      	ldr	r2, [r3, #20]
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	699b      	ldr	r3, [r3, #24]
 8002ab2:	431a      	orrs	r2, r3
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	430a      	orrs	r2, r1
 8002aba:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	681a      	ldr	r2, [r3, #0]
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f042 0201 	orr.w	r2, r2, #1
 8002aca:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	2200      	movs	r2, #0
 8002ad0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	2220      	movs	r2, #32
 8002ad6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	2200      	movs	r2, #0
 8002ade:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	2200      	movs	r2, #0
 8002ae4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002ae8:	2300      	movs	r3, #0
}
 8002aea:	4618      	mov	r0, r3
 8002aec:	3710      	adds	r7, #16
 8002aee:	46bd      	mov	sp, r7
 8002af0:	bd80      	pop	{r7, pc}
 8002af2:	bf00      	nop
 8002af4:	000186a0 	.word	0x000186a0
 8002af8:	001e847f 	.word	0x001e847f
 8002afc:	003d08ff 	.word	0x003d08ff
 8002b00:	431bde83 	.word	0x431bde83
 8002b04:	10624dd3 	.word	0x10624dd3

08002b08 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002b08:	b580      	push	{r7, lr}
 8002b0a:	b088      	sub	sp, #32
 8002b0c:	af02      	add	r7, sp, #8
 8002b0e:	60f8      	str	r0, [r7, #12]
 8002b10:	4608      	mov	r0, r1
 8002b12:	4611      	mov	r1, r2
 8002b14:	461a      	mov	r2, r3
 8002b16:	4603      	mov	r3, r0
 8002b18:	817b      	strh	r3, [r7, #10]
 8002b1a:	460b      	mov	r3, r1
 8002b1c:	813b      	strh	r3, [r7, #8]
 8002b1e:	4613      	mov	r3, r2
 8002b20:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002b22:	f7ff fb23 	bl	800216c <HAL_GetTick>
 8002b26:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002b2e:	b2db      	uxtb	r3, r3
 8002b30:	2b20      	cmp	r3, #32
 8002b32:	f040 80d9 	bne.w	8002ce8 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002b36:	697b      	ldr	r3, [r7, #20]
 8002b38:	9300      	str	r3, [sp, #0]
 8002b3a:	2319      	movs	r3, #25
 8002b3c:	2201      	movs	r2, #1
 8002b3e:	496d      	ldr	r1, [pc, #436]	; (8002cf4 <HAL_I2C_Mem_Write+0x1ec>)
 8002b40:	68f8      	ldr	r0, [r7, #12]
 8002b42:	f000 fdad 	bl	80036a0 <I2C_WaitOnFlagUntilTimeout>
 8002b46:	4603      	mov	r3, r0
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d001      	beq.n	8002b50 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8002b4c:	2302      	movs	r3, #2
 8002b4e:	e0cc      	b.n	8002cea <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002b56:	2b01      	cmp	r3, #1
 8002b58:	d101      	bne.n	8002b5e <HAL_I2C_Mem_Write+0x56>
 8002b5a:	2302      	movs	r3, #2
 8002b5c:	e0c5      	b.n	8002cea <HAL_I2C_Mem_Write+0x1e2>
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	2201      	movs	r2, #1
 8002b62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f003 0301 	and.w	r3, r3, #1
 8002b70:	2b01      	cmp	r3, #1
 8002b72:	d007      	beq.n	8002b84 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	681a      	ldr	r2, [r3, #0]
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	f042 0201 	orr.w	r2, r2, #1
 8002b82:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	681a      	ldr	r2, [r3, #0]
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002b92:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	2221      	movs	r2, #33	; 0x21
 8002b98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002b9c:	68fb      	ldr	r3, [r7, #12]
 8002b9e:	2240      	movs	r2, #64	; 0x40
 8002ba0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	6a3a      	ldr	r2, [r7, #32]
 8002bae:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002bb4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002bba:	b29a      	uxth	r2, r3
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	4a4d      	ldr	r2, [pc, #308]	; (8002cf8 <HAL_I2C_Mem_Write+0x1f0>)
 8002bc4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002bc6:	88f8      	ldrh	r0, [r7, #6]
 8002bc8:	893a      	ldrh	r2, [r7, #8]
 8002bca:	8979      	ldrh	r1, [r7, #10]
 8002bcc:	697b      	ldr	r3, [r7, #20]
 8002bce:	9301      	str	r3, [sp, #4]
 8002bd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002bd2:	9300      	str	r3, [sp, #0]
 8002bd4:	4603      	mov	r3, r0
 8002bd6:	68f8      	ldr	r0, [r7, #12]
 8002bd8:	f000 fbe4 	bl	80033a4 <I2C_RequestMemoryWrite>
 8002bdc:	4603      	mov	r3, r0
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d052      	beq.n	8002c88 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8002be2:	2301      	movs	r3, #1
 8002be4:	e081      	b.n	8002cea <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002be6:	697a      	ldr	r2, [r7, #20]
 8002be8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002bea:	68f8      	ldr	r0, [r7, #12]
 8002bec:	f000 fe2e 	bl	800384c <I2C_WaitOnTXEFlagUntilTimeout>
 8002bf0:	4603      	mov	r3, r0
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d00d      	beq.n	8002c12 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bfa:	2b04      	cmp	r3, #4
 8002bfc:	d107      	bne.n	8002c0e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	681a      	ldr	r2, [r3, #0]
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002c0c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002c0e:	2301      	movs	r3, #1
 8002c10:	e06b      	b.n	8002cea <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c16:	781a      	ldrb	r2, [r3, #0]
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c22:	1c5a      	adds	r2, r3, #1
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c2c:	3b01      	subs	r3, #1
 8002c2e:	b29a      	uxth	r2, r3
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c38:	b29b      	uxth	r3, r3
 8002c3a:	3b01      	subs	r3, #1
 8002c3c:	b29a      	uxth	r2, r3
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	695b      	ldr	r3, [r3, #20]
 8002c48:	f003 0304 	and.w	r3, r3, #4
 8002c4c:	2b04      	cmp	r3, #4
 8002c4e:	d11b      	bne.n	8002c88 <HAL_I2C_Mem_Write+0x180>
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	d017      	beq.n	8002c88 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c5c:	781a      	ldrb	r2, [r3, #0]
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c68:	1c5a      	adds	r2, r3, #1
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c72:	3b01      	subs	r3, #1
 8002c74:	b29a      	uxth	r2, r3
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002c7a:	68fb      	ldr	r3, [r7, #12]
 8002c7c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c7e:	b29b      	uxth	r3, r3
 8002c80:	3b01      	subs	r3, #1
 8002c82:	b29a      	uxth	r2, r3
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d1aa      	bne.n	8002be6 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002c90:	697a      	ldr	r2, [r7, #20]
 8002c92:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002c94:	68f8      	ldr	r0, [r7, #12]
 8002c96:	f000 fe1a 	bl	80038ce <I2C_WaitOnBTFFlagUntilTimeout>
 8002c9a:	4603      	mov	r3, r0
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d00d      	beq.n	8002cbc <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ca4:	2b04      	cmp	r3, #4
 8002ca6:	d107      	bne.n	8002cb8 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	681a      	ldr	r2, [r3, #0]
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002cb6:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002cb8:	2301      	movs	r3, #1
 8002cba:	e016      	b.n	8002cea <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	681a      	ldr	r2, [r3, #0]
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002cca:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	2220      	movs	r2, #32
 8002cd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	2200      	movs	r2, #0
 8002cd8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	2200      	movs	r2, #0
 8002ce0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002ce4:	2300      	movs	r3, #0
 8002ce6:	e000      	b.n	8002cea <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8002ce8:	2302      	movs	r3, #2
  }
}
 8002cea:	4618      	mov	r0, r3
 8002cec:	3718      	adds	r7, #24
 8002cee:	46bd      	mov	sp, r7
 8002cf0:	bd80      	pop	{r7, pc}
 8002cf2:	bf00      	nop
 8002cf4:	00100002 	.word	0x00100002
 8002cf8:	ffff0000 	.word	0xffff0000

08002cfc <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	b08c      	sub	sp, #48	; 0x30
 8002d00:	af02      	add	r7, sp, #8
 8002d02:	60f8      	str	r0, [r7, #12]
 8002d04:	4608      	mov	r0, r1
 8002d06:	4611      	mov	r1, r2
 8002d08:	461a      	mov	r2, r3
 8002d0a:	4603      	mov	r3, r0
 8002d0c:	817b      	strh	r3, [r7, #10]
 8002d0e:	460b      	mov	r3, r1
 8002d10:	813b      	strh	r3, [r7, #8]
 8002d12:	4613      	mov	r3, r2
 8002d14:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002d16:	f7ff fa29 	bl	800216c <HAL_GetTick>
 8002d1a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002d22:	b2db      	uxtb	r3, r3
 8002d24:	2b20      	cmp	r3, #32
 8002d26:	f040 8208 	bne.w	800313a <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002d2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d2c:	9300      	str	r3, [sp, #0]
 8002d2e:	2319      	movs	r3, #25
 8002d30:	2201      	movs	r2, #1
 8002d32:	497b      	ldr	r1, [pc, #492]	; (8002f20 <HAL_I2C_Mem_Read+0x224>)
 8002d34:	68f8      	ldr	r0, [r7, #12]
 8002d36:	f000 fcb3 	bl	80036a0 <I2C_WaitOnFlagUntilTimeout>
 8002d3a:	4603      	mov	r3, r0
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d001      	beq.n	8002d44 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8002d40:	2302      	movs	r3, #2
 8002d42:	e1fb      	b.n	800313c <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002d4a:	2b01      	cmp	r3, #1
 8002d4c:	d101      	bne.n	8002d52 <HAL_I2C_Mem_Read+0x56>
 8002d4e:	2302      	movs	r3, #2
 8002d50:	e1f4      	b.n	800313c <HAL_I2C_Mem_Read+0x440>
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	2201      	movs	r2, #1
 8002d56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	f003 0301 	and.w	r3, r3, #1
 8002d64:	2b01      	cmp	r3, #1
 8002d66:	d007      	beq.n	8002d78 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	681a      	ldr	r2, [r3, #0]
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f042 0201 	orr.w	r2, r2, #1
 8002d76:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	681a      	ldr	r2, [r3, #0]
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002d86:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	2222      	movs	r2, #34	; 0x22
 8002d8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	2240      	movs	r2, #64	; 0x40
 8002d94:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	2200      	movs	r2, #0
 8002d9c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002da2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8002da8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002dae:	b29a      	uxth	r2, r3
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	4a5b      	ldr	r2, [pc, #364]	; (8002f24 <HAL_I2C_Mem_Read+0x228>)
 8002db8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002dba:	88f8      	ldrh	r0, [r7, #6]
 8002dbc:	893a      	ldrh	r2, [r7, #8]
 8002dbe:	8979      	ldrh	r1, [r7, #10]
 8002dc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dc2:	9301      	str	r3, [sp, #4]
 8002dc4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002dc6:	9300      	str	r3, [sp, #0]
 8002dc8:	4603      	mov	r3, r0
 8002dca:	68f8      	ldr	r0, [r7, #12]
 8002dcc:	f000 fb80 	bl	80034d0 <I2C_RequestMemoryRead>
 8002dd0:	4603      	mov	r3, r0
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d001      	beq.n	8002dda <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8002dd6:	2301      	movs	r3, #1
 8002dd8:	e1b0      	b.n	800313c <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d113      	bne.n	8002e0a <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002de2:	2300      	movs	r3, #0
 8002de4:	623b      	str	r3, [r7, #32]
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	695b      	ldr	r3, [r3, #20]
 8002dec:	623b      	str	r3, [r7, #32]
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	699b      	ldr	r3, [r3, #24]
 8002df4:	623b      	str	r3, [r7, #32]
 8002df6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	681a      	ldr	r2, [r3, #0]
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002e06:	601a      	str	r2, [r3, #0]
 8002e08:	e184      	b.n	8003114 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e0e:	2b01      	cmp	r3, #1
 8002e10:	d11b      	bne.n	8002e4a <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	681a      	ldr	r2, [r3, #0]
 8002e18:	68fb      	ldr	r3, [r7, #12]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002e20:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002e22:	2300      	movs	r3, #0
 8002e24:	61fb      	str	r3, [r7, #28]
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	695b      	ldr	r3, [r3, #20]
 8002e2c:	61fb      	str	r3, [r7, #28]
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	699b      	ldr	r3, [r3, #24]
 8002e34:	61fb      	str	r3, [r7, #28]
 8002e36:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	681a      	ldr	r2, [r3, #0]
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002e46:	601a      	str	r2, [r3, #0]
 8002e48:	e164      	b.n	8003114 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e4e:	2b02      	cmp	r3, #2
 8002e50:	d11b      	bne.n	8002e8a <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	681a      	ldr	r2, [r3, #0]
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002e60:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	681a      	ldr	r2, [r3, #0]
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002e70:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002e72:	2300      	movs	r3, #0
 8002e74:	61bb      	str	r3, [r7, #24]
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	695b      	ldr	r3, [r3, #20]
 8002e7c:	61bb      	str	r3, [r7, #24]
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	699b      	ldr	r3, [r3, #24]
 8002e84:	61bb      	str	r3, [r7, #24]
 8002e86:	69bb      	ldr	r3, [r7, #24]
 8002e88:	e144      	b.n	8003114 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002e8a:	2300      	movs	r3, #0
 8002e8c:	617b      	str	r3, [r7, #20]
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	695b      	ldr	r3, [r3, #20]
 8002e94:	617b      	str	r3, [r7, #20]
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	699b      	ldr	r3, [r3, #24]
 8002e9c:	617b      	str	r3, [r7, #20]
 8002e9e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8002ea0:	e138      	b.n	8003114 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ea6:	2b03      	cmp	r3, #3
 8002ea8:	f200 80f1 	bhi.w	800308e <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002eb0:	2b01      	cmp	r3, #1
 8002eb2:	d123      	bne.n	8002efc <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002eb4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002eb6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002eb8:	68f8      	ldr	r0, [r7, #12]
 8002eba:	f000 fd49 	bl	8003950 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002ebe:	4603      	mov	r3, r0
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d001      	beq.n	8002ec8 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8002ec4:	2301      	movs	r3, #1
 8002ec6:	e139      	b.n	800313c <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	691a      	ldr	r2, [r3, #16]
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ed2:	b2d2      	uxtb	r2, r2
 8002ed4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002eda:	1c5a      	adds	r2, r3, #1
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ee4:	3b01      	subs	r3, #1
 8002ee6:	b29a      	uxth	r2, r3
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ef0:	b29b      	uxth	r3, r3
 8002ef2:	3b01      	subs	r3, #1
 8002ef4:	b29a      	uxth	r2, r3
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002efa:	e10b      	b.n	8003114 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f00:	2b02      	cmp	r3, #2
 8002f02:	d14e      	bne.n	8002fa2 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002f04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f06:	9300      	str	r3, [sp, #0]
 8002f08:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002f0a:	2200      	movs	r2, #0
 8002f0c:	4906      	ldr	r1, [pc, #24]	; (8002f28 <HAL_I2C_Mem_Read+0x22c>)
 8002f0e:	68f8      	ldr	r0, [r7, #12]
 8002f10:	f000 fbc6 	bl	80036a0 <I2C_WaitOnFlagUntilTimeout>
 8002f14:	4603      	mov	r3, r0
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d008      	beq.n	8002f2c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8002f1a:	2301      	movs	r3, #1
 8002f1c:	e10e      	b.n	800313c <HAL_I2C_Mem_Read+0x440>
 8002f1e:	bf00      	nop
 8002f20:	00100002 	.word	0x00100002
 8002f24:	ffff0000 	.word	0xffff0000
 8002f28:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	681a      	ldr	r2, [r3, #0]
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002f3a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	691a      	ldr	r2, [r3, #16]
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f46:	b2d2      	uxtb	r2, r2
 8002f48:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f4e:	1c5a      	adds	r2, r3, #1
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f58:	3b01      	subs	r3, #1
 8002f5a:	b29a      	uxth	r2, r3
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f64:	b29b      	uxth	r3, r3
 8002f66:	3b01      	subs	r3, #1
 8002f68:	b29a      	uxth	r2, r3
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	691a      	ldr	r2, [r3, #16]
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f78:	b2d2      	uxtb	r2, r2
 8002f7a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f80:	1c5a      	adds	r2, r3, #1
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002f8a:	3b01      	subs	r3, #1
 8002f8c:	b29a      	uxth	r2, r3
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f96:	b29b      	uxth	r3, r3
 8002f98:	3b01      	subs	r3, #1
 8002f9a:	b29a      	uxth	r2, r3
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002fa0:	e0b8      	b.n	8003114 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002fa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fa4:	9300      	str	r3, [sp, #0]
 8002fa6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002fa8:	2200      	movs	r2, #0
 8002faa:	4966      	ldr	r1, [pc, #408]	; (8003144 <HAL_I2C_Mem_Read+0x448>)
 8002fac:	68f8      	ldr	r0, [r7, #12]
 8002fae:	f000 fb77 	bl	80036a0 <I2C_WaitOnFlagUntilTimeout>
 8002fb2:	4603      	mov	r3, r0
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d001      	beq.n	8002fbc <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8002fb8:	2301      	movs	r3, #1
 8002fba:	e0bf      	b.n	800313c <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	681a      	ldr	r2, [r3, #0]
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002fca:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	691a      	ldr	r2, [r3, #16]
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fd6:	b2d2      	uxtb	r2, r2
 8002fd8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fde:	1c5a      	adds	r2, r3, #1
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002fe8:	3b01      	subs	r3, #1
 8002fea:	b29a      	uxth	r2, r3
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ff4:	b29b      	uxth	r3, r3
 8002ff6:	3b01      	subs	r3, #1
 8002ff8:	b29a      	uxth	r2, r3
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002ffe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003000:	9300      	str	r3, [sp, #0]
 8003002:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003004:	2200      	movs	r2, #0
 8003006:	494f      	ldr	r1, [pc, #316]	; (8003144 <HAL_I2C_Mem_Read+0x448>)
 8003008:	68f8      	ldr	r0, [r7, #12]
 800300a:	f000 fb49 	bl	80036a0 <I2C_WaitOnFlagUntilTimeout>
 800300e:	4603      	mov	r3, r0
 8003010:	2b00      	cmp	r3, #0
 8003012:	d001      	beq.n	8003018 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003014:	2301      	movs	r3, #1
 8003016:	e091      	b.n	800313c <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	681a      	ldr	r2, [r3, #0]
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003026:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	691a      	ldr	r2, [r3, #16]
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003032:	b2d2      	uxtb	r2, r2
 8003034:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800303a:	1c5a      	adds	r2, r3, #1
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003044:	3b01      	subs	r3, #1
 8003046:	b29a      	uxth	r2, r3
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003050:	b29b      	uxth	r3, r3
 8003052:	3b01      	subs	r3, #1
 8003054:	b29a      	uxth	r2, r3
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	691a      	ldr	r2, [r3, #16]
 8003060:	68fb      	ldr	r3, [r7, #12]
 8003062:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003064:	b2d2      	uxtb	r2, r2
 8003066:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800306c:	1c5a      	adds	r2, r3, #1
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003076:	3b01      	subs	r3, #1
 8003078:	b29a      	uxth	r2, r3
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003082:	b29b      	uxth	r3, r3
 8003084:	3b01      	subs	r3, #1
 8003086:	b29a      	uxth	r2, r3
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800308c:	e042      	b.n	8003114 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800308e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003090:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003092:	68f8      	ldr	r0, [r7, #12]
 8003094:	f000 fc5c 	bl	8003950 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003098:	4603      	mov	r3, r0
 800309a:	2b00      	cmp	r3, #0
 800309c:	d001      	beq.n	80030a2 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800309e:	2301      	movs	r3, #1
 80030a0:	e04c      	b.n	800313c <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	691a      	ldr	r2, [r3, #16]
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030ac:	b2d2      	uxtb	r2, r2
 80030ae:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030b4:	1c5a      	adds	r2, r3, #1
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030be:	3b01      	subs	r3, #1
 80030c0:	b29a      	uxth	r2, r3
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80030ca:	b29b      	uxth	r3, r3
 80030cc:	3b01      	subs	r3, #1
 80030ce:	b29a      	uxth	r2, r3
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	695b      	ldr	r3, [r3, #20]
 80030da:	f003 0304 	and.w	r3, r3, #4
 80030de:	2b04      	cmp	r3, #4
 80030e0:	d118      	bne.n	8003114 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	691a      	ldr	r2, [r3, #16]
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030ec:	b2d2      	uxtb	r2, r2
 80030ee:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030f4:	1c5a      	adds	r2, r3, #1
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80030fe:	3b01      	subs	r3, #1
 8003100:	b29a      	uxth	r2, r3
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800310a:	b29b      	uxth	r3, r3
 800310c:	3b01      	subs	r3, #1
 800310e:	b29a      	uxth	r2, r3
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003118:	2b00      	cmp	r3, #0
 800311a:	f47f aec2 	bne.w	8002ea2 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	2220      	movs	r2, #32
 8003122:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	2200      	movs	r2, #0
 800312a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	2200      	movs	r2, #0
 8003132:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003136:	2300      	movs	r3, #0
 8003138:	e000      	b.n	800313c <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 800313a:	2302      	movs	r3, #2
  }
}
 800313c:	4618      	mov	r0, r3
 800313e:	3728      	adds	r7, #40	; 0x28
 8003140:	46bd      	mov	sp, r7
 8003142:	bd80      	pop	{r7, pc}
 8003144:	00010004 	.word	0x00010004

08003148 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8003148:	b580      	push	{r7, lr}
 800314a:	b08a      	sub	sp, #40	; 0x28
 800314c:	af02      	add	r7, sp, #8
 800314e:	60f8      	str	r0, [r7, #12]
 8003150:	607a      	str	r2, [r7, #4]
 8003152:	603b      	str	r3, [r7, #0]
 8003154:	460b      	mov	r3, r1
 8003156:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8003158:	f7ff f808 	bl	800216c <HAL_GetTick>
 800315c:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 800315e:	2301      	movs	r3, #1
 8003160:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003168:	b2db      	uxtb	r3, r3
 800316a:	2b20      	cmp	r3, #32
 800316c:	f040 8111 	bne.w	8003392 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003170:	69fb      	ldr	r3, [r7, #28]
 8003172:	9300      	str	r3, [sp, #0]
 8003174:	2319      	movs	r3, #25
 8003176:	2201      	movs	r2, #1
 8003178:	4988      	ldr	r1, [pc, #544]	; (800339c <HAL_I2C_IsDeviceReady+0x254>)
 800317a:	68f8      	ldr	r0, [r7, #12]
 800317c:	f000 fa90 	bl	80036a0 <I2C_WaitOnFlagUntilTimeout>
 8003180:	4603      	mov	r3, r0
 8003182:	2b00      	cmp	r3, #0
 8003184:	d001      	beq.n	800318a <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8003186:	2302      	movs	r3, #2
 8003188:	e104      	b.n	8003394 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003190:	2b01      	cmp	r3, #1
 8003192:	d101      	bne.n	8003198 <HAL_I2C_IsDeviceReady+0x50>
 8003194:	2302      	movs	r3, #2
 8003196:	e0fd      	b.n	8003394 <HAL_I2C_IsDeviceReady+0x24c>
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	2201      	movs	r2, #1
 800319c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	f003 0301 	and.w	r3, r3, #1
 80031aa:	2b01      	cmp	r3, #1
 80031ac:	d007      	beq.n	80031be <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	681a      	ldr	r2, [r3, #0]
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f042 0201 	orr.w	r2, r2, #1
 80031bc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	681a      	ldr	r2, [r3, #0]
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80031cc:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	2224      	movs	r2, #36	; 0x24
 80031d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	2200      	movs	r2, #0
 80031da:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	4a70      	ldr	r2, [pc, #448]	; (80033a0 <HAL_I2C_IsDeviceReady+0x258>)
 80031e0:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	681a      	ldr	r2, [r3, #0]
 80031e8:	68fb      	ldr	r3, [r7, #12]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80031f0:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 80031f2:	69fb      	ldr	r3, [r7, #28]
 80031f4:	9300      	str	r3, [sp, #0]
 80031f6:	683b      	ldr	r3, [r7, #0]
 80031f8:	2200      	movs	r2, #0
 80031fa:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80031fe:	68f8      	ldr	r0, [r7, #12]
 8003200:	f000 fa4e 	bl	80036a0 <I2C_WaitOnFlagUntilTimeout>
 8003204:	4603      	mov	r3, r0
 8003206:	2b00      	cmp	r3, #0
 8003208:	d00d      	beq.n	8003226 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003214:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003218:	d103      	bne.n	8003222 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003220:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8003222:	2303      	movs	r3, #3
 8003224:	e0b6      	b.n	8003394 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003226:	897b      	ldrh	r3, [r7, #10]
 8003228:	b2db      	uxtb	r3, r3
 800322a:	461a      	mov	r2, r3
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003234:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8003236:	f7fe ff99 	bl	800216c <HAL_GetTick>
 800323a:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	695b      	ldr	r3, [r3, #20]
 8003242:	f003 0302 	and.w	r3, r3, #2
 8003246:	2b02      	cmp	r3, #2
 8003248:	bf0c      	ite	eq
 800324a:	2301      	moveq	r3, #1
 800324c:	2300      	movne	r3, #0
 800324e:	b2db      	uxtb	r3, r3
 8003250:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	695b      	ldr	r3, [r3, #20]
 8003258:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800325c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003260:	bf0c      	ite	eq
 8003262:	2301      	moveq	r3, #1
 8003264:	2300      	movne	r3, #0
 8003266:	b2db      	uxtb	r3, r3
 8003268:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800326a:	e025      	b.n	80032b8 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800326c:	f7fe ff7e 	bl	800216c <HAL_GetTick>
 8003270:	4602      	mov	r2, r0
 8003272:	69fb      	ldr	r3, [r7, #28]
 8003274:	1ad3      	subs	r3, r2, r3
 8003276:	683a      	ldr	r2, [r7, #0]
 8003278:	429a      	cmp	r2, r3
 800327a:	d302      	bcc.n	8003282 <HAL_I2C_IsDeviceReady+0x13a>
 800327c:	683b      	ldr	r3, [r7, #0]
 800327e:	2b00      	cmp	r3, #0
 8003280:	d103      	bne.n	800328a <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	22a0      	movs	r2, #160	; 0xa0
 8003286:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	695b      	ldr	r3, [r3, #20]
 8003290:	f003 0302 	and.w	r3, r3, #2
 8003294:	2b02      	cmp	r3, #2
 8003296:	bf0c      	ite	eq
 8003298:	2301      	moveq	r3, #1
 800329a:	2300      	movne	r3, #0
 800329c:	b2db      	uxtb	r3, r3
 800329e:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	695b      	ldr	r3, [r3, #20]
 80032a6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80032aa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80032ae:	bf0c      	ite	eq
 80032b0:	2301      	moveq	r3, #1
 80032b2:	2300      	movne	r3, #0
 80032b4:	b2db      	uxtb	r3, r3
 80032b6:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80032be:	b2db      	uxtb	r3, r3
 80032c0:	2ba0      	cmp	r3, #160	; 0xa0
 80032c2:	d005      	beq.n	80032d0 <HAL_I2C_IsDeviceReady+0x188>
 80032c4:	7dfb      	ldrb	r3, [r7, #23]
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d102      	bne.n	80032d0 <HAL_I2C_IsDeviceReady+0x188>
 80032ca:	7dbb      	ldrb	r3, [r7, #22]
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d0cd      	beq.n	800326c <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	2220      	movs	r2, #32
 80032d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	695b      	ldr	r3, [r3, #20]
 80032de:	f003 0302 	and.w	r3, r3, #2
 80032e2:	2b02      	cmp	r3, #2
 80032e4:	d129      	bne.n	800333a <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	681a      	ldr	r2, [r3, #0]
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80032f4:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80032f6:	2300      	movs	r3, #0
 80032f8:	613b      	str	r3, [r7, #16]
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	695b      	ldr	r3, [r3, #20]
 8003300:	613b      	str	r3, [r7, #16]
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	699b      	ldr	r3, [r3, #24]
 8003308:	613b      	str	r3, [r7, #16]
 800330a:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800330c:	69fb      	ldr	r3, [r7, #28]
 800330e:	9300      	str	r3, [sp, #0]
 8003310:	2319      	movs	r3, #25
 8003312:	2201      	movs	r2, #1
 8003314:	4921      	ldr	r1, [pc, #132]	; (800339c <HAL_I2C_IsDeviceReady+0x254>)
 8003316:	68f8      	ldr	r0, [r7, #12]
 8003318:	f000 f9c2 	bl	80036a0 <I2C_WaitOnFlagUntilTimeout>
 800331c:	4603      	mov	r3, r0
 800331e:	2b00      	cmp	r3, #0
 8003320:	d001      	beq.n	8003326 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8003322:	2301      	movs	r3, #1
 8003324:	e036      	b.n	8003394 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	2220      	movs	r2, #32
 800332a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	2200      	movs	r2, #0
 8003332:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8003336:	2300      	movs	r3, #0
 8003338:	e02c      	b.n	8003394 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	681a      	ldr	r2, [r3, #0]
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003348:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003352:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003354:	69fb      	ldr	r3, [r7, #28]
 8003356:	9300      	str	r3, [sp, #0]
 8003358:	2319      	movs	r3, #25
 800335a:	2201      	movs	r2, #1
 800335c:	490f      	ldr	r1, [pc, #60]	; (800339c <HAL_I2C_IsDeviceReady+0x254>)
 800335e:	68f8      	ldr	r0, [r7, #12]
 8003360:	f000 f99e 	bl	80036a0 <I2C_WaitOnFlagUntilTimeout>
 8003364:	4603      	mov	r3, r0
 8003366:	2b00      	cmp	r3, #0
 8003368:	d001      	beq.n	800336e <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 800336a:	2301      	movs	r3, #1
 800336c:	e012      	b.n	8003394 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 800336e:	69bb      	ldr	r3, [r7, #24]
 8003370:	3301      	adds	r3, #1
 8003372:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8003374:	69ba      	ldr	r2, [r7, #24]
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	429a      	cmp	r2, r3
 800337a:	f4ff af32 	bcc.w	80031e2 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	2220      	movs	r2, #32
 8003382:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	2200      	movs	r2, #0
 800338a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800338e:	2301      	movs	r3, #1
 8003390:	e000      	b.n	8003394 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8003392:	2302      	movs	r3, #2
  }
}
 8003394:	4618      	mov	r0, r3
 8003396:	3720      	adds	r7, #32
 8003398:	46bd      	mov	sp, r7
 800339a:	bd80      	pop	{r7, pc}
 800339c:	00100002 	.word	0x00100002
 80033a0:	ffff0000 	.word	0xffff0000

080033a4 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80033a4:	b580      	push	{r7, lr}
 80033a6:	b088      	sub	sp, #32
 80033a8:	af02      	add	r7, sp, #8
 80033aa:	60f8      	str	r0, [r7, #12]
 80033ac:	4608      	mov	r0, r1
 80033ae:	4611      	mov	r1, r2
 80033b0:	461a      	mov	r2, r3
 80033b2:	4603      	mov	r3, r0
 80033b4:	817b      	strh	r3, [r7, #10]
 80033b6:	460b      	mov	r3, r1
 80033b8:	813b      	strh	r3, [r7, #8]
 80033ba:	4613      	mov	r3, r2
 80033bc:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	681a      	ldr	r2, [r3, #0]
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80033cc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80033ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033d0:	9300      	str	r3, [sp, #0]
 80033d2:	6a3b      	ldr	r3, [r7, #32]
 80033d4:	2200      	movs	r2, #0
 80033d6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80033da:	68f8      	ldr	r0, [r7, #12]
 80033dc:	f000 f960 	bl	80036a0 <I2C_WaitOnFlagUntilTimeout>
 80033e0:	4603      	mov	r3, r0
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d00d      	beq.n	8003402 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033f0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80033f4:	d103      	bne.n	80033fe <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80033fc:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80033fe:	2303      	movs	r3, #3
 8003400:	e05f      	b.n	80034c2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003402:	897b      	ldrh	r3, [r7, #10]
 8003404:	b2db      	uxtb	r3, r3
 8003406:	461a      	mov	r2, r3
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003410:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003412:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003414:	6a3a      	ldr	r2, [r7, #32]
 8003416:	492d      	ldr	r1, [pc, #180]	; (80034cc <I2C_RequestMemoryWrite+0x128>)
 8003418:	68f8      	ldr	r0, [r7, #12]
 800341a:	f000 f998 	bl	800374e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800341e:	4603      	mov	r3, r0
 8003420:	2b00      	cmp	r3, #0
 8003422:	d001      	beq.n	8003428 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003424:	2301      	movs	r3, #1
 8003426:	e04c      	b.n	80034c2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003428:	2300      	movs	r3, #0
 800342a:	617b      	str	r3, [r7, #20]
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	695b      	ldr	r3, [r3, #20]
 8003432:	617b      	str	r3, [r7, #20]
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	699b      	ldr	r3, [r3, #24]
 800343a:	617b      	str	r3, [r7, #20]
 800343c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800343e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003440:	6a39      	ldr	r1, [r7, #32]
 8003442:	68f8      	ldr	r0, [r7, #12]
 8003444:	f000 fa02 	bl	800384c <I2C_WaitOnTXEFlagUntilTimeout>
 8003448:	4603      	mov	r3, r0
 800344a:	2b00      	cmp	r3, #0
 800344c:	d00d      	beq.n	800346a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003452:	2b04      	cmp	r3, #4
 8003454:	d107      	bne.n	8003466 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	681a      	ldr	r2, [r3, #0]
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003464:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003466:	2301      	movs	r3, #1
 8003468:	e02b      	b.n	80034c2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800346a:	88fb      	ldrh	r3, [r7, #6]
 800346c:	2b01      	cmp	r3, #1
 800346e:	d105      	bne.n	800347c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003470:	893b      	ldrh	r3, [r7, #8]
 8003472:	b2da      	uxtb	r2, r3
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	611a      	str	r2, [r3, #16]
 800347a:	e021      	b.n	80034c0 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800347c:	893b      	ldrh	r3, [r7, #8]
 800347e:	0a1b      	lsrs	r3, r3, #8
 8003480:	b29b      	uxth	r3, r3
 8003482:	b2da      	uxtb	r2, r3
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800348a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800348c:	6a39      	ldr	r1, [r7, #32]
 800348e:	68f8      	ldr	r0, [r7, #12]
 8003490:	f000 f9dc 	bl	800384c <I2C_WaitOnTXEFlagUntilTimeout>
 8003494:	4603      	mov	r3, r0
 8003496:	2b00      	cmp	r3, #0
 8003498:	d00d      	beq.n	80034b6 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800349e:	2b04      	cmp	r3, #4
 80034a0:	d107      	bne.n	80034b2 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	681a      	ldr	r2, [r3, #0]
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80034b0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80034b2:	2301      	movs	r3, #1
 80034b4:	e005      	b.n	80034c2 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80034b6:	893b      	ldrh	r3, [r7, #8]
 80034b8:	b2da      	uxtb	r2, r3
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80034c0:	2300      	movs	r3, #0
}
 80034c2:	4618      	mov	r0, r3
 80034c4:	3718      	adds	r7, #24
 80034c6:	46bd      	mov	sp, r7
 80034c8:	bd80      	pop	{r7, pc}
 80034ca:	bf00      	nop
 80034cc:	00010002 	.word	0x00010002

080034d0 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80034d0:	b580      	push	{r7, lr}
 80034d2:	b088      	sub	sp, #32
 80034d4:	af02      	add	r7, sp, #8
 80034d6:	60f8      	str	r0, [r7, #12]
 80034d8:	4608      	mov	r0, r1
 80034da:	4611      	mov	r1, r2
 80034dc:	461a      	mov	r2, r3
 80034de:	4603      	mov	r3, r0
 80034e0:	817b      	strh	r3, [r7, #10]
 80034e2:	460b      	mov	r3, r1
 80034e4:	813b      	strh	r3, [r7, #8]
 80034e6:	4613      	mov	r3, r2
 80034e8:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	681a      	ldr	r2, [r3, #0]
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80034f8:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	681a      	ldr	r2, [r3, #0]
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003508:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800350a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800350c:	9300      	str	r3, [sp, #0]
 800350e:	6a3b      	ldr	r3, [r7, #32]
 8003510:	2200      	movs	r2, #0
 8003512:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003516:	68f8      	ldr	r0, [r7, #12]
 8003518:	f000 f8c2 	bl	80036a0 <I2C_WaitOnFlagUntilTimeout>
 800351c:	4603      	mov	r3, r0
 800351e:	2b00      	cmp	r3, #0
 8003520:	d00d      	beq.n	800353e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003522:	68fb      	ldr	r3, [r7, #12]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800352c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003530:	d103      	bne.n	800353a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003538:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800353a:	2303      	movs	r3, #3
 800353c:	e0aa      	b.n	8003694 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800353e:	897b      	ldrh	r3, [r7, #10]
 8003540:	b2db      	uxtb	r3, r3
 8003542:	461a      	mov	r2, r3
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800354c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800354e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003550:	6a3a      	ldr	r2, [r7, #32]
 8003552:	4952      	ldr	r1, [pc, #328]	; (800369c <I2C_RequestMemoryRead+0x1cc>)
 8003554:	68f8      	ldr	r0, [r7, #12]
 8003556:	f000 f8fa 	bl	800374e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800355a:	4603      	mov	r3, r0
 800355c:	2b00      	cmp	r3, #0
 800355e:	d001      	beq.n	8003564 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003560:	2301      	movs	r3, #1
 8003562:	e097      	b.n	8003694 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003564:	2300      	movs	r3, #0
 8003566:	617b      	str	r3, [r7, #20]
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	695b      	ldr	r3, [r3, #20]
 800356e:	617b      	str	r3, [r7, #20]
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	699b      	ldr	r3, [r3, #24]
 8003576:	617b      	str	r3, [r7, #20]
 8003578:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800357a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800357c:	6a39      	ldr	r1, [r7, #32]
 800357e:	68f8      	ldr	r0, [r7, #12]
 8003580:	f000 f964 	bl	800384c <I2C_WaitOnTXEFlagUntilTimeout>
 8003584:	4603      	mov	r3, r0
 8003586:	2b00      	cmp	r3, #0
 8003588:	d00d      	beq.n	80035a6 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800358e:	2b04      	cmp	r3, #4
 8003590:	d107      	bne.n	80035a2 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	681a      	ldr	r2, [r3, #0]
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80035a0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80035a2:	2301      	movs	r3, #1
 80035a4:	e076      	b.n	8003694 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80035a6:	88fb      	ldrh	r3, [r7, #6]
 80035a8:	2b01      	cmp	r3, #1
 80035aa:	d105      	bne.n	80035b8 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80035ac:	893b      	ldrh	r3, [r7, #8]
 80035ae:	b2da      	uxtb	r2, r3
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	611a      	str	r2, [r3, #16]
 80035b6:	e021      	b.n	80035fc <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80035b8:	893b      	ldrh	r3, [r7, #8]
 80035ba:	0a1b      	lsrs	r3, r3, #8
 80035bc:	b29b      	uxth	r3, r3
 80035be:	b2da      	uxtb	r2, r3
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80035c6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80035c8:	6a39      	ldr	r1, [r7, #32]
 80035ca:	68f8      	ldr	r0, [r7, #12]
 80035cc:	f000 f93e 	bl	800384c <I2C_WaitOnTXEFlagUntilTimeout>
 80035d0:	4603      	mov	r3, r0
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d00d      	beq.n	80035f2 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035da:	2b04      	cmp	r3, #4
 80035dc:	d107      	bne.n	80035ee <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	681a      	ldr	r2, [r3, #0]
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80035ec:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80035ee:	2301      	movs	r3, #1
 80035f0:	e050      	b.n	8003694 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80035f2:	893b      	ldrh	r3, [r7, #8]
 80035f4:	b2da      	uxtb	r2, r3
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80035fc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80035fe:	6a39      	ldr	r1, [r7, #32]
 8003600:	68f8      	ldr	r0, [r7, #12]
 8003602:	f000 f923 	bl	800384c <I2C_WaitOnTXEFlagUntilTimeout>
 8003606:	4603      	mov	r3, r0
 8003608:	2b00      	cmp	r3, #0
 800360a:	d00d      	beq.n	8003628 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003610:	2b04      	cmp	r3, #4
 8003612:	d107      	bne.n	8003624 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	681a      	ldr	r2, [r3, #0]
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003622:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003624:	2301      	movs	r3, #1
 8003626:	e035      	b.n	8003694 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	681a      	ldr	r2, [r3, #0]
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003636:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003638:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800363a:	9300      	str	r3, [sp, #0]
 800363c:	6a3b      	ldr	r3, [r7, #32]
 800363e:	2200      	movs	r2, #0
 8003640:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003644:	68f8      	ldr	r0, [r7, #12]
 8003646:	f000 f82b 	bl	80036a0 <I2C_WaitOnFlagUntilTimeout>
 800364a:	4603      	mov	r3, r0
 800364c:	2b00      	cmp	r3, #0
 800364e:	d00d      	beq.n	800366c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800365a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800365e:	d103      	bne.n	8003668 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003666:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003668:	2303      	movs	r3, #3
 800366a:	e013      	b.n	8003694 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800366c:	897b      	ldrh	r3, [r7, #10]
 800366e:	b2db      	uxtb	r3, r3
 8003670:	f043 0301 	orr.w	r3, r3, #1
 8003674:	b2da      	uxtb	r2, r3
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800367c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800367e:	6a3a      	ldr	r2, [r7, #32]
 8003680:	4906      	ldr	r1, [pc, #24]	; (800369c <I2C_RequestMemoryRead+0x1cc>)
 8003682:	68f8      	ldr	r0, [r7, #12]
 8003684:	f000 f863 	bl	800374e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003688:	4603      	mov	r3, r0
 800368a:	2b00      	cmp	r3, #0
 800368c:	d001      	beq.n	8003692 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800368e:	2301      	movs	r3, #1
 8003690:	e000      	b.n	8003694 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8003692:	2300      	movs	r3, #0
}
 8003694:	4618      	mov	r0, r3
 8003696:	3718      	adds	r7, #24
 8003698:	46bd      	mov	sp, r7
 800369a:	bd80      	pop	{r7, pc}
 800369c:	00010002 	.word	0x00010002

080036a0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80036a0:	b580      	push	{r7, lr}
 80036a2:	b084      	sub	sp, #16
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	60f8      	str	r0, [r7, #12]
 80036a8:	60b9      	str	r1, [r7, #8]
 80036aa:	603b      	str	r3, [r7, #0]
 80036ac:	4613      	mov	r3, r2
 80036ae:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80036b0:	e025      	b.n	80036fe <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80036b2:	683b      	ldr	r3, [r7, #0]
 80036b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036b8:	d021      	beq.n	80036fe <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80036ba:	f7fe fd57 	bl	800216c <HAL_GetTick>
 80036be:	4602      	mov	r2, r0
 80036c0:	69bb      	ldr	r3, [r7, #24]
 80036c2:	1ad3      	subs	r3, r2, r3
 80036c4:	683a      	ldr	r2, [r7, #0]
 80036c6:	429a      	cmp	r2, r3
 80036c8:	d302      	bcc.n	80036d0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80036ca:	683b      	ldr	r3, [r7, #0]
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d116      	bne.n	80036fe <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	2200      	movs	r2, #0
 80036d4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	2220      	movs	r2, #32
 80036da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	2200      	movs	r2, #0
 80036e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036ea:	f043 0220 	orr.w	r2, r3, #32
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	2200      	movs	r2, #0
 80036f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80036fa:	2301      	movs	r3, #1
 80036fc:	e023      	b.n	8003746 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80036fe:	68bb      	ldr	r3, [r7, #8]
 8003700:	0c1b      	lsrs	r3, r3, #16
 8003702:	b2db      	uxtb	r3, r3
 8003704:	2b01      	cmp	r3, #1
 8003706:	d10d      	bne.n	8003724 <I2C_WaitOnFlagUntilTimeout+0x84>
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	695b      	ldr	r3, [r3, #20]
 800370e:	43da      	mvns	r2, r3
 8003710:	68bb      	ldr	r3, [r7, #8]
 8003712:	4013      	ands	r3, r2
 8003714:	b29b      	uxth	r3, r3
 8003716:	2b00      	cmp	r3, #0
 8003718:	bf0c      	ite	eq
 800371a:	2301      	moveq	r3, #1
 800371c:	2300      	movne	r3, #0
 800371e:	b2db      	uxtb	r3, r3
 8003720:	461a      	mov	r2, r3
 8003722:	e00c      	b.n	800373e <I2C_WaitOnFlagUntilTimeout+0x9e>
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	699b      	ldr	r3, [r3, #24]
 800372a:	43da      	mvns	r2, r3
 800372c:	68bb      	ldr	r3, [r7, #8]
 800372e:	4013      	ands	r3, r2
 8003730:	b29b      	uxth	r3, r3
 8003732:	2b00      	cmp	r3, #0
 8003734:	bf0c      	ite	eq
 8003736:	2301      	moveq	r3, #1
 8003738:	2300      	movne	r3, #0
 800373a:	b2db      	uxtb	r3, r3
 800373c:	461a      	mov	r2, r3
 800373e:	79fb      	ldrb	r3, [r7, #7]
 8003740:	429a      	cmp	r2, r3
 8003742:	d0b6      	beq.n	80036b2 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003744:	2300      	movs	r3, #0
}
 8003746:	4618      	mov	r0, r3
 8003748:	3710      	adds	r7, #16
 800374a:	46bd      	mov	sp, r7
 800374c:	bd80      	pop	{r7, pc}

0800374e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800374e:	b580      	push	{r7, lr}
 8003750:	b084      	sub	sp, #16
 8003752:	af00      	add	r7, sp, #0
 8003754:	60f8      	str	r0, [r7, #12]
 8003756:	60b9      	str	r1, [r7, #8]
 8003758:	607a      	str	r2, [r7, #4]
 800375a:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800375c:	e051      	b.n	8003802 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	695b      	ldr	r3, [r3, #20]
 8003764:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003768:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800376c:	d123      	bne.n	80037b6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	681a      	ldr	r2, [r3, #0]
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800377c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003786:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	2200      	movs	r2, #0
 800378c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	2220      	movs	r2, #32
 8003792:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	2200      	movs	r2, #0
 800379a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037a2:	f043 0204 	orr.w	r2, r3, #4
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	2200      	movs	r2, #0
 80037ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80037b2:	2301      	movs	r3, #1
 80037b4:	e046      	b.n	8003844 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037bc:	d021      	beq.n	8003802 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80037be:	f7fe fcd5 	bl	800216c <HAL_GetTick>
 80037c2:	4602      	mov	r2, r0
 80037c4:	683b      	ldr	r3, [r7, #0]
 80037c6:	1ad3      	subs	r3, r2, r3
 80037c8:	687a      	ldr	r2, [r7, #4]
 80037ca:	429a      	cmp	r2, r3
 80037cc:	d302      	bcc.n	80037d4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d116      	bne.n	8003802 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	2200      	movs	r2, #0
 80037d8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	2220      	movs	r2, #32
 80037de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	2200      	movs	r2, #0
 80037e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037ee:	f043 0220 	orr.w	r2, r3, #32
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	2200      	movs	r2, #0
 80037fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80037fe:	2301      	movs	r3, #1
 8003800:	e020      	b.n	8003844 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003802:	68bb      	ldr	r3, [r7, #8]
 8003804:	0c1b      	lsrs	r3, r3, #16
 8003806:	b2db      	uxtb	r3, r3
 8003808:	2b01      	cmp	r3, #1
 800380a:	d10c      	bne.n	8003826 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	695b      	ldr	r3, [r3, #20]
 8003812:	43da      	mvns	r2, r3
 8003814:	68bb      	ldr	r3, [r7, #8]
 8003816:	4013      	ands	r3, r2
 8003818:	b29b      	uxth	r3, r3
 800381a:	2b00      	cmp	r3, #0
 800381c:	bf14      	ite	ne
 800381e:	2301      	movne	r3, #1
 8003820:	2300      	moveq	r3, #0
 8003822:	b2db      	uxtb	r3, r3
 8003824:	e00b      	b.n	800383e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	699b      	ldr	r3, [r3, #24]
 800382c:	43da      	mvns	r2, r3
 800382e:	68bb      	ldr	r3, [r7, #8]
 8003830:	4013      	ands	r3, r2
 8003832:	b29b      	uxth	r3, r3
 8003834:	2b00      	cmp	r3, #0
 8003836:	bf14      	ite	ne
 8003838:	2301      	movne	r3, #1
 800383a:	2300      	moveq	r3, #0
 800383c:	b2db      	uxtb	r3, r3
 800383e:	2b00      	cmp	r3, #0
 8003840:	d18d      	bne.n	800375e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8003842:	2300      	movs	r3, #0
}
 8003844:	4618      	mov	r0, r3
 8003846:	3710      	adds	r7, #16
 8003848:	46bd      	mov	sp, r7
 800384a:	bd80      	pop	{r7, pc}

0800384c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800384c:	b580      	push	{r7, lr}
 800384e:	b084      	sub	sp, #16
 8003850:	af00      	add	r7, sp, #0
 8003852:	60f8      	str	r0, [r7, #12]
 8003854:	60b9      	str	r1, [r7, #8]
 8003856:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003858:	e02d      	b.n	80038b6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800385a:	68f8      	ldr	r0, [r7, #12]
 800385c:	f000 f8ce 	bl	80039fc <I2C_IsAcknowledgeFailed>
 8003860:	4603      	mov	r3, r0
 8003862:	2b00      	cmp	r3, #0
 8003864:	d001      	beq.n	800386a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003866:	2301      	movs	r3, #1
 8003868:	e02d      	b.n	80038c6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800386a:	68bb      	ldr	r3, [r7, #8]
 800386c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003870:	d021      	beq.n	80038b6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003872:	f7fe fc7b 	bl	800216c <HAL_GetTick>
 8003876:	4602      	mov	r2, r0
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	1ad3      	subs	r3, r2, r3
 800387c:	68ba      	ldr	r2, [r7, #8]
 800387e:	429a      	cmp	r2, r3
 8003880:	d302      	bcc.n	8003888 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003882:	68bb      	ldr	r3, [r7, #8]
 8003884:	2b00      	cmp	r3, #0
 8003886:	d116      	bne.n	80038b6 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	2200      	movs	r2, #0
 800388c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	2220      	movs	r2, #32
 8003892:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	2200      	movs	r2, #0
 800389a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038a2:	f043 0220 	orr.w	r2, r3, #32
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	2200      	movs	r2, #0
 80038ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80038b2:	2301      	movs	r3, #1
 80038b4:	e007      	b.n	80038c6 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	695b      	ldr	r3, [r3, #20]
 80038bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80038c0:	2b80      	cmp	r3, #128	; 0x80
 80038c2:	d1ca      	bne.n	800385a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80038c4:	2300      	movs	r3, #0
}
 80038c6:	4618      	mov	r0, r3
 80038c8:	3710      	adds	r7, #16
 80038ca:	46bd      	mov	sp, r7
 80038cc:	bd80      	pop	{r7, pc}

080038ce <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80038ce:	b580      	push	{r7, lr}
 80038d0:	b084      	sub	sp, #16
 80038d2:	af00      	add	r7, sp, #0
 80038d4:	60f8      	str	r0, [r7, #12]
 80038d6:	60b9      	str	r1, [r7, #8]
 80038d8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80038da:	e02d      	b.n	8003938 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80038dc:	68f8      	ldr	r0, [r7, #12]
 80038de:	f000 f88d 	bl	80039fc <I2C_IsAcknowledgeFailed>
 80038e2:	4603      	mov	r3, r0
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d001      	beq.n	80038ec <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80038e8:	2301      	movs	r3, #1
 80038ea:	e02d      	b.n	8003948 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80038ec:	68bb      	ldr	r3, [r7, #8]
 80038ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038f2:	d021      	beq.n	8003938 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80038f4:	f7fe fc3a 	bl	800216c <HAL_GetTick>
 80038f8:	4602      	mov	r2, r0
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	1ad3      	subs	r3, r2, r3
 80038fe:	68ba      	ldr	r2, [r7, #8]
 8003900:	429a      	cmp	r2, r3
 8003902:	d302      	bcc.n	800390a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003904:	68bb      	ldr	r3, [r7, #8]
 8003906:	2b00      	cmp	r3, #0
 8003908:	d116      	bne.n	8003938 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	2200      	movs	r2, #0
 800390e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	2220      	movs	r2, #32
 8003914:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	2200      	movs	r2, #0
 800391c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003924:	f043 0220 	orr.w	r2, r3, #32
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	2200      	movs	r2, #0
 8003930:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003934:	2301      	movs	r3, #1
 8003936:	e007      	b.n	8003948 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	695b      	ldr	r3, [r3, #20]
 800393e:	f003 0304 	and.w	r3, r3, #4
 8003942:	2b04      	cmp	r3, #4
 8003944:	d1ca      	bne.n	80038dc <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003946:	2300      	movs	r3, #0
}
 8003948:	4618      	mov	r0, r3
 800394a:	3710      	adds	r7, #16
 800394c:	46bd      	mov	sp, r7
 800394e:	bd80      	pop	{r7, pc}

08003950 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003950:	b580      	push	{r7, lr}
 8003952:	b084      	sub	sp, #16
 8003954:	af00      	add	r7, sp, #0
 8003956:	60f8      	str	r0, [r7, #12]
 8003958:	60b9      	str	r1, [r7, #8]
 800395a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800395c:	e042      	b.n	80039e4 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	695b      	ldr	r3, [r3, #20]
 8003964:	f003 0310 	and.w	r3, r3, #16
 8003968:	2b10      	cmp	r3, #16
 800396a:	d119      	bne.n	80039a0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	f06f 0210 	mvn.w	r2, #16
 8003974:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	2200      	movs	r2, #0
 800397a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	2220      	movs	r2, #32
 8003980:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	2200      	movs	r2, #0
 8003988:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	2200      	movs	r2, #0
 8003998:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800399c:	2301      	movs	r3, #1
 800399e:	e029      	b.n	80039f4 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80039a0:	f7fe fbe4 	bl	800216c <HAL_GetTick>
 80039a4:	4602      	mov	r2, r0
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	1ad3      	subs	r3, r2, r3
 80039aa:	68ba      	ldr	r2, [r7, #8]
 80039ac:	429a      	cmp	r2, r3
 80039ae:	d302      	bcc.n	80039b6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80039b0:	68bb      	ldr	r3, [r7, #8]
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d116      	bne.n	80039e4 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	2200      	movs	r2, #0
 80039ba:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80039bc:	68fb      	ldr	r3, [r7, #12]
 80039be:	2220      	movs	r2, #32
 80039c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	2200      	movs	r2, #0
 80039c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039d0:	f043 0220 	orr.w	r2, r3, #32
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	2200      	movs	r2, #0
 80039dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80039e0:	2301      	movs	r3, #1
 80039e2:	e007      	b.n	80039f4 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	695b      	ldr	r3, [r3, #20]
 80039ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80039ee:	2b40      	cmp	r3, #64	; 0x40
 80039f0:	d1b5      	bne.n	800395e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80039f2:	2300      	movs	r3, #0
}
 80039f4:	4618      	mov	r0, r3
 80039f6:	3710      	adds	r7, #16
 80039f8:	46bd      	mov	sp, r7
 80039fa:	bd80      	pop	{r7, pc}

080039fc <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80039fc:	b480      	push	{r7}
 80039fe:	b083      	sub	sp, #12
 8003a00:	af00      	add	r7, sp, #0
 8003a02:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	695b      	ldr	r3, [r3, #20]
 8003a0a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a0e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003a12:	d11b      	bne.n	8003a4c <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003a1c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	2200      	movs	r2, #0
 8003a22:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	2220      	movs	r2, #32
 8003a28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	2200      	movs	r2, #0
 8003a30:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a38:	f043 0204 	orr.w	r2, r3, #4
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	2200      	movs	r2, #0
 8003a44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003a48:	2301      	movs	r3, #1
 8003a4a:	e000      	b.n	8003a4e <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003a4c:	2300      	movs	r3, #0
}
 8003a4e:	4618      	mov	r0, r3
 8003a50:	370c      	adds	r7, #12
 8003a52:	46bd      	mov	sp, r7
 8003a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a58:	4770      	bx	lr
	...

08003a5c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003a5c:	b580      	push	{r7, lr}
 8003a5e:	b086      	sub	sp, #24
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d101      	bne.n	8003a6e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003a6a:	2301      	movs	r3, #1
 8003a6c:	e264      	b.n	8003f38 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	f003 0301 	and.w	r3, r3, #1
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d075      	beq.n	8003b66 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003a7a:	4ba3      	ldr	r3, [pc, #652]	; (8003d08 <HAL_RCC_OscConfig+0x2ac>)
 8003a7c:	689b      	ldr	r3, [r3, #8]
 8003a7e:	f003 030c 	and.w	r3, r3, #12
 8003a82:	2b04      	cmp	r3, #4
 8003a84:	d00c      	beq.n	8003aa0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003a86:	4ba0      	ldr	r3, [pc, #640]	; (8003d08 <HAL_RCC_OscConfig+0x2ac>)
 8003a88:	689b      	ldr	r3, [r3, #8]
 8003a8a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003a8e:	2b08      	cmp	r3, #8
 8003a90:	d112      	bne.n	8003ab8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003a92:	4b9d      	ldr	r3, [pc, #628]	; (8003d08 <HAL_RCC_OscConfig+0x2ac>)
 8003a94:	685b      	ldr	r3, [r3, #4]
 8003a96:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003a9a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003a9e:	d10b      	bne.n	8003ab8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003aa0:	4b99      	ldr	r3, [pc, #612]	; (8003d08 <HAL_RCC_OscConfig+0x2ac>)
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d05b      	beq.n	8003b64 <HAL_RCC_OscConfig+0x108>
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	685b      	ldr	r3, [r3, #4]
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d157      	bne.n	8003b64 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003ab4:	2301      	movs	r3, #1
 8003ab6:	e23f      	b.n	8003f38 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	685b      	ldr	r3, [r3, #4]
 8003abc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ac0:	d106      	bne.n	8003ad0 <HAL_RCC_OscConfig+0x74>
 8003ac2:	4b91      	ldr	r3, [pc, #580]	; (8003d08 <HAL_RCC_OscConfig+0x2ac>)
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	4a90      	ldr	r2, [pc, #576]	; (8003d08 <HAL_RCC_OscConfig+0x2ac>)
 8003ac8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003acc:	6013      	str	r3, [r2, #0]
 8003ace:	e01d      	b.n	8003b0c <HAL_RCC_OscConfig+0xb0>
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	685b      	ldr	r3, [r3, #4]
 8003ad4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003ad8:	d10c      	bne.n	8003af4 <HAL_RCC_OscConfig+0x98>
 8003ada:	4b8b      	ldr	r3, [pc, #556]	; (8003d08 <HAL_RCC_OscConfig+0x2ac>)
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	4a8a      	ldr	r2, [pc, #552]	; (8003d08 <HAL_RCC_OscConfig+0x2ac>)
 8003ae0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003ae4:	6013      	str	r3, [r2, #0]
 8003ae6:	4b88      	ldr	r3, [pc, #544]	; (8003d08 <HAL_RCC_OscConfig+0x2ac>)
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	4a87      	ldr	r2, [pc, #540]	; (8003d08 <HAL_RCC_OscConfig+0x2ac>)
 8003aec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003af0:	6013      	str	r3, [r2, #0]
 8003af2:	e00b      	b.n	8003b0c <HAL_RCC_OscConfig+0xb0>
 8003af4:	4b84      	ldr	r3, [pc, #528]	; (8003d08 <HAL_RCC_OscConfig+0x2ac>)
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	4a83      	ldr	r2, [pc, #524]	; (8003d08 <HAL_RCC_OscConfig+0x2ac>)
 8003afa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003afe:	6013      	str	r3, [r2, #0]
 8003b00:	4b81      	ldr	r3, [pc, #516]	; (8003d08 <HAL_RCC_OscConfig+0x2ac>)
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	4a80      	ldr	r2, [pc, #512]	; (8003d08 <HAL_RCC_OscConfig+0x2ac>)
 8003b06:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003b0a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	685b      	ldr	r3, [r3, #4]
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d013      	beq.n	8003b3c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b14:	f7fe fb2a 	bl	800216c <HAL_GetTick>
 8003b18:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b1a:	e008      	b.n	8003b2e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003b1c:	f7fe fb26 	bl	800216c <HAL_GetTick>
 8003b20:	4602      	mov	r2, r0
 8003b22:	693b      	ldr	r3, [r7, #16]
 8003b24:	1ad3      	subs	r3, r2, r3
 8003b26:	2b64      	cmp	r3, #100	; 0x64
 8003b28:	d901      	bls.n	8003b2e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003b2a:	2303      	movs	r3, #3
 8003b2c:	e204      	b.n	8003f38 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003b2e:	4b76      	ldr	r3, [pc, #472]	; (8003d08 <HAL_RCC_OscConfig+0x2ac>)
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d0f0      	beq.n	8003b1c <HAL_RCC_OscConfig+0xc0>
 8003b3a:	e014      	b.n	8003b66 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b3c:	f7fe fb16 	bl	800216c <HAL_GetTick>
 8003b40:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b42:	e008      	b.n	8003b56 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003b44:	f7fe fb12 	bl	800216c <HAL_GetTick>
 8003b48:	4602      	mov	r2, r0
 8003b4a:	693b      	ldr	r3, [r7, #16]
 8003b4c:	1ad3      	subs	r3, r2, r3
 8003b4e:	2b64      	cmp	r3, #100	; 0x64
 8003b50:	d901      	bls.n	8003b56 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003b52:	2303      	movs	r3, #3
 8003b54:	e1f0      	b.n	8003f38 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b56:	4b6c      	ldr	r3, [pc, #432]	; (8003d08 <HAL_RCC_OscConfig+0x2ac>)
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d1f0      	bne.n	8003b44 <HAL_RCC_OscConfig+0xe8>
 8003b62:	e000      	b.n	8003b66 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b64:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	f003 0302 	and.w	r3, r3, #2
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d063      	beq.n	8003c3a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003b72:	4b65      	ldr	r3, [pc, #404]	; (8003d08 <HAL_RCC_OscConfig+0x2ac>)
 8003b74:	689b      	ldr	r3, [r3, #8]
 8003b76:	f003 030c 	and.w	r3, r3, #12
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d00b      	beq.n	8003b96 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003b7e:	4b62      	ldr	r3, [pc, #392]	; (8003d08 <HAL_RCC_OscConfig+0x2ac>)
 8003b80:	689b      	ldr	r3, [r3, #8]
 8003b82:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003b86:	2b08      	cmp	r3, #8
 8003b88:	d11c      	bne.n	8003bc4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003b8a:	4b5f      	ldr	r3, [pc, #380]	; (8003d08 <HAL_RCC_OscConfig+0x2ac>)
 8003b8c:	685b      	ldr	r3, [r3, #4]
 8003b8e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d116      	bne.n	8003bc4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b96:	4b5c      	ldr	r3, [pc, #368]	; (8003d08 <HAL_RCC_OscConfig+0x2ac>)
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	f003 0302 	and.w	r3, r3, #2
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d005      	beq.n	8003bae <HAL_RCC_OscConfig+0x152>
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	68db      	ldr	r3, [r3, #12]
 8003ba6:	2b01      	cmp	r3, #1
 8003ba8:	d001      	beq.n	8003bae <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003baa:	2301      	movs	r3, #1
 8003bac:	e1c4      	b.n	8003f38 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003bae:	4b56      	ldr	r3, [pc, #344]	; (8003d08 <HAL_RCC_OscConfig+0x2ac>)
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	691b      	ldr	r3, [r3, #16]
 8003bba:	00db      	lsls	r3, r3, #3
 8003bbc:	4952      	ldr	r1, [pc, #328]	; (8003d08 <HAL_RCC_OscConfig+0x2ac>)
 8003bbe:	4313      	orrs	r3, r2
 8003bc0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003bc2:	e03a      	b.n	8003c3a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	68db      	ldr	r3, [r3, #12]
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d020      	beq.n	8003c0e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003bcc:	4b4f      	ldr	r3, [pc, #316]	; (8003d0c <HAL_RCC_OscConfig+0x2b0>)
 8003bce:	2201      	movs	r2, #1
 8003bd0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bd2:	f7fe facb 	bl	800216c <HAL_GetTick>
 8003bd6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003bd8:	e008      	b.n	8003bec <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003bda:	f7fe fac7 	bl	800216c <HAL_GetTick>
 8003bde:	4602      	mov	r2, r0
 8003be0:	693b      	ldr	r3, [r7, #16]
 8003be2:	1ad3      	subs	r3, r2, r3
 8003be4:	2b02      	cmp	r3, #2
 8003be6:	d901      	bls.n	8003bec <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003be8:	2303      	movs	r3, #3
 8003bea:	e1a5      	b.n	8003f38 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003bec:	4b46      	ldr	r3, [pc, #280]	; (8003d08 <HAL_RCC_OscConfig+0x2ac>)
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f003 0302 	and.w	r3, r3, #2
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d0f0      	beq.n	8003bda <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003bf8:	4b43      	ldr	r3, [pc, #268]	; (8003d08 <HAL_RCC_OscConfig+0x2ac>)
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	691b      	ldr	r3, [r3, #16]
 8003c04:	00db      	lsls	r3, r3, #3
 8003c06:	4940      	ldr	r1, [pc, #256]	; (8003d08 <HAL_RCC_OscConfig+0x2ac>)
 8003c08:	4313      	orrs	r3, r2
 8003c0a:	600b      	str	r3, [r1, #0]
 8003c0c:	e015      	b.n	8003c3a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003c0e:	4b3f      	ldr	r3, [pc, #252]	; (8003d0c <HAL_RCC_OscConfig+0x2b0>)
 8003c10:	2200      	movs	r2, #0
 8003c12:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c14:	f7fe faaa 	bl	800216c <HAL_GetTick>
 8003c18:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003c1a:	e008      	b.n	8003c2e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003c1c:	f7fe faa6 	bl	800216c <HAL_GetTick>
 8003c20:	4602      	mov	r2, r0
 8003c22:	693b      	ldr	r3, [r7, #16]
 8003c24:	1ad3      	subs	r3, r2, r3
 8003c26:	2b02      	cmp	r3, #2
 8003c28:	d901      	bls.n	8003c2e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003c2a:	2303      	movs	r3, #3
 8003c2c:	e184      	b.n	8003f38 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003c2e:	4b36      	ldr	r3, [pc, #216]	; (8003d08 <HAL_RCC_OscConfig+0x2ac>)
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	f003 0302 	and.w	r3, r3, #2
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d1f0      	bne.n	8003c1c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	f003 0308 	and.w	r3, r3, #8
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d030      	beq.n	8003ca8 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	695b      	ldr	r3, [r3, #20]
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d016      	beq.n	8003c7c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003c4e:	4b30      	ldr	r3, [pc, #192]	; (8003d10 <HAL_RCC_OscConfig+0x2b4>)
 8003c50:	2201      	movs	r2, #1
 8003c52:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c54:	f7fe fa8a 	bl	800216c <HAL_GetTick>
 8003c58:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c5a:	e008      	b.n	8003c6e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003c5c:	f7fe fa86 	bl	800216c <HAL_GetTick>
 8003c60:	4602      	mov	r2, r0
 8003c62:	693b      	ldr	r3, [r7, #16]
 8003c64:	1ad3      	subs	r3, r2, r3
 8003c66:	2b02      	cmp	r3, #2
 8003c68:	d901      	bls.n	8003c6e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003c6a:	2303      	movs	r3, #3
 8003c6c:	e164      	b.n	8003f38 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c6e:	4b26      	ldr	r3, [pc, #152]	; (8003d08 <HAL_RCC_OscConfig+0x2ac>)
 8003c70:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003c72:	f003 0302 	and.w	r3, r3, #2
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d0f0      	beq.n	8003c5c <HAL_RCC_OscConfig+0x200>
 8003c7a:	e015      	b.n	8003ca8 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003c7c:	4b24      	ldr	r3, [pc, #144]	; (8003d10 <HAL_RCC_OscConfig+0x2b4>)
 8003c7e:	2200      	movs	r2, #0
 8003c80:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c82:	f7fe fa73 	bl	800216c <HAL_GetTick>
 8003c86:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c88:	e008      	b.n	8003c9c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003c8a:	f7fe fa6f 	bl	800216c <HAL_GetTick>
 8003c8e:	4602      	mov	r2, r0
 8003c90:	693b      	ldr	r3, [r7, #16]
 8003c92:	1ad3      	subs	r3, r2, r3
 8003c94:	2b02      	cmp	r3, #2
 8003c96:	d901      	bls.n	8003c9c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003c98:	2303      	movs	r3, #3
 8003c9a:	e14d      	b.n	8003f38 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c9c:	4b1a      	ldr	r3, [pc, #104]	; (8003d08 <HAL_RCC_OscConfig+0x2ac>)
 8003c9e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003ca0:	f003 0302 	and.w	r3, r3, #2
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d1f0      	bne.n	8003c8a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	f003 0304 	and.w	r3, r3, #4
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	f000 80a0 	beq.w	8003df6 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003cb6:	2300      	movs	r3, #0
 8003cb8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003cba:	4b13      	ldr	r3, [pc, #76]	; (8003d08 <HAL_RCC_OscConfig+0x2ac>)
 8003cbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cbe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d10f      	bne.n	8003ce6 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003cc6:	2300      	movs	r3, #0
 8003cc8:	60bb      	str	r3, [r7, #8]
 8003cca:	4b0f      	ldr	r3, [pc, #60]	; (8003d08 <HAL_RCC_OscConfig+0x2ac>)
 8003ccc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cce:	4a0e      	ldr	r2, [pc, #56]	; (8003d08 <HAL_RCC_OscConfig+0x2ac>)
 8003cd0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003cd4:	6413      	str	r3, [r2, #64]	; 0x40
 8003cd6:	4b0c      	ldr	r3, [pc, #48]	; (8003d08 <HAL_RCC_OscConfig+0x2ac>)
 8003cd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cda:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003cde:	60bb      	str	r3, [r7, #8]
 8003ce0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003ce2:	2301      	movs	r3, #1
 8003ce4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ce6:	4b0b      	ldr	r3, [pc, #44]	; (8003d14 <HAL_RCC_OscConfig+0x2b8>)
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d121      	bne.n	8003d36 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003cf2:	4b08      	ldr	r3, [pc, #32]	; (8003d14 <HAL_RCC_OscConfig+0x2b8>)
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	4a07      	ldr	r2, [pc, #28]	; (8003d14 <HAL_RCC_OscConfig+0x2b8>)
 8003cf8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003cfc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003cfe:	f7fe fa35 	bl	800216c <HAL_GetTick>
 8003d02:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d04:	e011      	b.n	8003d2a <HAL_RCC_OscConfig+0x2ce>
 8003d06:	bf00      	nop
 8003d08:	40023800 	.word	0x40023800
 8003d0c:	42470000 	.word	0x42470000
 8003d10:	42470e80 	.word	0x42470e80
 8003d14:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003d18:	f7fe fa28 	bl	800216c <HAL_GetTick>
 8003d1c:	4602      	mov	r2, r0
 8003d1e:	693b      	ldr	r3, [r7, #16]
 8003d20:	1ad3      	subs	r3, r2, r3
 8003d22:	2b02      	cmp	r3, #2
 8003d24:	d901      	bls.n	8003d2a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8003d26:	2303      	movs	r3, #3
 8003d28:	e106      	b.n	8003f38 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003d2a:	4b85      	ldr	r3, [pc, #532]	; (8003f40 <HAL_RCC_OscConfig+0x4e4>)
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d0f0      	beq.n	8003d18 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	689b      	ldr	r3, [r3, #8]
 8003d3a:	2b01      	cmp	r3, #1
 8003d3c:	d106      	bne.n	8003d4c <HAL_RCC_OscConfig+0x2f0>
 8003d3e:	4b81      	ldr	r3, [pc, #516]	; (8003f44 <HAL_RCC_OscConfig+0x4e8>)
 8003d40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d42:	4a80      	ldr	r2, [pc, #512]	; (8003f44 <HAL_RCC_OscConfig+0x4e8>)
 8003d44:	f043 0301 	orr.w	r3, r3, #1
 8003d48:	6713      	str	r3, [r2, #112]	; 0x70
 8003d4a:	e01c      	b.n	8003d86 <HAL_RCC_OscConfig+0x32a>
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	689b      	ldr	r3, [r3, #8]
 8003d50:	2b05      	cmp	r3, #5
 8003d52:	d10c      	bne.n	8003d6e <HAL_RCC_OscConfig+0x312>
 8003d54:	4b7b      	ldr	r3, [pc, #492]	; (8003f44 <HAL_RCC_OscConfig+0x4e8>)
 8003d56:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d58:	4a7a      	ldr	r2, [pc, #488]	; (8003f44 <HAL_RCC_OscConfig+0x4e8>)
 8003d5a:	f043 0304 	orr.w	r3, r3, #4
 8003d5e:	6713      	str	r3, [r2, #112]	; 0x70
 8003d60:	4b78      	ldr	r3, [pc, #480]	; (8003f44 <HAL_RCC_OscConfig+0x4e8>)
 8003d62:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d64:	4a77      	ldr	r2, [pc, #476]	; (8003f44 <HAL_RCC_OscConfig+0x4e8>)
 8003d66:	f043 0301 	orr.w	r3, r3, #1
 8003d6a:	6713      	str	r3, [r2, #112]	; 0x70
 8003d6c:	e00b      	b.n	8003d86 <HAL_RCC_OscConfig+0x32a>
 8003d6e:	4b75      	ldr	r3, [pc, #468]	; (8003f44 <HAL_RCC_OscConfig+0x4e8>)
 8003d70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d72:	4a74      	ldr	r2, [pc, #464]	; (8003f44 <HAL_RCC_OscConfig+0x4e8>)
 8003d74:	f023 0301 	bic.w	r3, r3, #1
 8003d78:	6713      	str	r3, [r2, #112]	; 0x70
 8003d7a:	4b72      	ldr	r3, [pc, #456]	; (8003f44 <HAL_RCC_OscConfig+0x4e8>)
 8003d7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d7e:	4a71      	ldr	r2, [pc, #452]	; (8003f44 <HAL_RCC_OscConfig+0x4e8>)
 8003d80:	f023 0304 	bic.w	r3, r3, #4
 8003d84:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	689b      	ldr	r3, [r3, #8]
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d015      	beq.n	8003dba <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d8e:	f7fe f9ed 	bl	800216c <HAL_GetTick>
 8003d92:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d94:	e00a      	b.n	8003dac <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003d96:	f7fe f9e9 	bl	800216c <HAL_GetTick>
 8003d9a:	4602      	mov	r2, r0
 8003d9c:	693b      	ldr	r3, [r7, #16]
 8003d9e:	1ad3      	subs	r3, r2, r3
 8003da0:	f241 3288 	movw	r2, #5000	; 0x1388
 8003da4:	4293      	cmp	r3, r2
 8003da6:	d901      	bls.n	8003dac <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8003da8:	2303      	movs	r3, #3
 8003daa:	e0c5      	b.n	8003f38 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003dac:	4b65      	ldr	r3, [pc, #404]	; (8003f44 <HAL_RCC_OscConfig+0x4e8>)
 8003dae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003db0:	f003 0302 	and.w	r3, r3, #2
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d0ee      	beq.n	8003d96 <HAL_RCC_OscConfig+0x33a>
 8003db8:	e014      	b.n	8003de4 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003dba:	f7fe f9d7 	bl	800216c <HAL_GetTick>
 8003dbe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003dc0:	e00a      	b.n	8003dd8 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003dc2:	f7fe f9d3 	bl	800216c <HAL_GetTick>
 8003dc6:	4602      	mov	r2, r0
 8003dc8:	693b      	ldr	r3, [r7, #16]
 8003dca:	1ad3      	subs	r3, r2, r3
 8003dcc:	f241 3288 	movw	r2, #5000	; 0x1388
 8003dd0:	4293      	cmp	r3, r2
 8003dd2:	d901      	bls.n	8003dd8 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8003dd4:	2303      	movs	r3, #3
 8003dd6:	e0af      	b.n	8003f38 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003dd8:	4b5a      	ldr	r3, [pc, #360]	; (8003f44 <HAL_RCC_OscConfig+0x4e8>)
 8003dda:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ddc:	f003 0302 	and.w	r3, r3, #2
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d1ee      	bne.n	8003dc2 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003de4:	7dfb      	ldrb	r3, [r7, #23]
 8003de6:	2b01      	cmp	r3, #1
 8003de8:	d105      	bne.n	8003df6 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003dea:	4b56      	ldr	r3, [pc, #344]	; (8003f44 <HAL_RCC_OscConfig+0x4e8>)
 8003dec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dee:	4a55      	ldr	r2, [pc, #340]	; (8003f44 <HAL_RCC_OscConfig+0x4e8>)
 8003df0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003df4:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	699b      	ldr	r3, [r3, #24]
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	f000 809b 	beq.w	8003f36 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003e00:	4b50      	ldr	r3, [pc, #320]	; (8003f44 <HAL_RCC_OscConfig+0x4e8>)
 8003e02:	689b      	ldr	r3, [r3, #8]
 8003e04:	f003 030c 	and.w	r3, r3, #12
 8003e08:	2b08      	cmp	r3, #8
 8003e0a:	d05c      	beq.n	8003ec6 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	699b      	ldr	r3, [r3, #24]
 8003e10:	2b02      	cmp	r3, #2
 8003e12:	d141      	bne.n	8003e98 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e14:	4b4c      	ldr	r3, [pc, #304]	; (8003f48 <HAL_RCC_OscConfig+0x4ec>)
 8003e16:	2200      	movs	r2, #0
 8003e18:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e1a:	f7fe f9a7 	bl	800216c <HAL_GetTick>
 8003e1e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e20:	e008      	b.n	8003e34 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003e22:	f7fe f9a3 	bl	800216c <HAL_GetTick>
 8003e26:	4602      	mov	r2, r0
 8003e28:	693b      	ldr	r3, [r7, #16]
 8003e2a:	1ad3      	subs	r3, r2, r3
 8003e2c:	2b02      	cmp	r3, #2
 8003e2e:	d901      	bls.n	8003e34 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8003e30:	2303      	movs	r3, #3
 8003e32:	e081      	b.n	8003f38 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003e34:	4b43      	ldr	r3, [pc, #268]	; (8003f44 <HAL_RCC_OscConfig+0x4e8>)
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d1f0      	bne.n	8003e22 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	69da      	ldr	r2, [r3, #28]
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	6a1b      	ldr	r3, [r3, #32]
 8003e48:	431a      	orrs	r2, r3
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e4e:	019b      	lsls	r3, r3, #6
 8003e50:	431a      	orrs	r2, r3
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e56:	085b      	lsrs	r3, r3, #1
 8003e58:	3b01      	subs	r3, #1
 8003e5a:	041b      	lsls	r3, r3, #16
 8003e5c:	431a      	orrs	r2, r3
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e62:	061b      	lsls	r3, r3, #24
 8003e64:	4937      	ldr	r1, [pc, #220]	; (8003f44 <HAL_RCC_OscConfig+0x4e8>)
 8003e66:	4313      	orrs	r3, r2
 8003e68:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003e6a:	4b37      	ldr	r3, [pc, #220]	; (8003f48 <HAL_RCC_OscConfig+0x4ec>)
 8003e6c:	2201      	movs	r2, #1
 8003e6e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e70:	f7fe f97c 	bl	800216c <HAL_GetTick>
 8003e74:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e76:	e008      	b.n	8003e8a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003e78:	f7fe f978 	bl	800216c <HAL_GetTick>
 8003e7c:	4602      	mov	r2, r0
 8003e7e:	693b      	ldr	r3, [r7, #16]
 8003e80:	1ad3      	subs	r3, r2, r3
 8003e82:	2b02      	cmp	r3, #2
 8003e84:	d901      	bls.n	8003e8a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8003e86:	2303      	movs	r3, #3
 8003e88:	e056      	b.n	8003f38 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e8a:	4b2e      	ldr	r3, [pc, #184]	; (8003f44 <HAL_RCC_OscConfig+0x4e8>)
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d0f0      	beq.n	8003e78 <HAL_RCC_OscConfig+0x41c>
 8003e96:	e04e      	b.n	8003f36 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e98:	4b2b      	ldr	r3, [pc, #172]	; (8003f48 <HAL_RCC_OscConfig+0x4ec>)
 8003e9a:	2200      	movs	r2, #0
 8003e9c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e9e:	f7fe f965 	bl	800216c <HAL_GetTick>
 8003ea2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ea4:	e008      	b.n	8003eb8 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003ea6:	f7fe f961 	bl	800216c <HAL_GetTick>
 8003eaa:	4602      	mov	r2, r0
 8003eac:	693b      	ldr	r3, [r7, #16]
 8003eae:	1ad3      	subs	r3, r2, r3
 8003eb0:	2b02      	cmp	r3, #2
 8003eb2:	d901      	bls.n	8003eb8 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8003eb4:	2303      	movs	r3, #3
 8003eb6:	e03f      	b.n	8003f38 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003eb8:	4b22      	ldr	r3, [pc, #136]	; (8003f44 <HAL_RCC_OscConfig+0x4e8>)
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d1f0      	bne.n	8003ea6 <HAL_RCC_OscConfig+0x44a>
 8003ec4:	e037      	b.n	8003f36 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	699b      	ldr	r3, [r3, #24]
 8003eca:	2b01      	cmp	r3, #1
 8003ecc:	d101      	bne.n	8003ed2 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8003ece:	2301      	movs	r3, #1
 8003ed0:	e032      	b.n	8003f38 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003ed2:	4b1c      	ldr	r3, [pc, #112]	; (8003f44 <HAL_RCC_OscConfig+0x4e8>)
 8003ed4:	685b      	ldr	r3, [r3, #4]
 8003ed6:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	699b      	ldr	r3, [r3, #24]
 8003edc:	2b01      	cmp	r3, #1
 8003ede:	d028      	beq.n	8003f32 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003eea:	429a      	cmp	r2, r3
 8003eec:	d121      	bne.n	8003f32 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ef8:	429a      	cmp	r2, r3
 8003efa:	d11a      	bne.n	8003f32 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003efc:	68fa      	ldr	r2, [r7, #12]
 8003efe:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003f02:	4013      	ands	r3, r2
 8003f04:	687a      	ldr	r2, [r7, #4]
 8003f06:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003f08:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003f0a:	4293      	cmp	r3, r2
 8003f0c:	d111      	bne.n	8003f32 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f18:	085b      	lsrs	r3, r3, #1
 8003f1a:	3b01      	subs	r3, #1
 8003f1c:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003f1e:	429a      	cmp	r2, r3
 8003f20:	d107      	bne.n	8003f32 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f2c:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003f2e:	429a      	cmp	r2, r3
 8003f30:	d001      	beq.n	8003f36 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8003f32:	2301      	movs	r3, #1
 8003f34:	e000      	b.n	8003f38 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8003f36:	2300      	movs	r3, #0
}
 8003f38:	4618      	mov	r0, r3
 8003f3a:	3718      	adds	r7, #24
 8003f3c:	46bd      	mov	sp, r7
 8003f3e:	bd80      	pop	{r7, pc}
 8003f40:	40007000 	.word	0x40007000
 8003f44:	40023800 	.word	0x40023800
 8003f48:	42470060 	.word	0x42470060

08003f4c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003f4c:	b580      	push	{r7, lr}
 8003f4e:	b084      	sub	sp, #16
 8003f50:	af00      	add	r7, sp, #0
 8003f52:	6078      	str	r0, [r7, #4]
 8003f54:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d101      	bne.n	8003f60 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003f5c:	2301      	movs	r3, #1
 8003f5e:	e0cc      	b.n	80040fa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003f60:	4b68      	ldr	r3, [pc, #416]	; (8004104 <HAL_RCC_ClockConfig+0x1b8>)
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	f003 0307 	and.w	r3, r3, #7
 8003f68:	683a      	ldr	r2, [r7, #0]
 8003f6a:	429a      	cmp	r2, r3
 8003f6c:	d90c      	bls.n	8003f88 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f6e:	4b65      	ldr	r3, [pc, #404]	; (8004104 <HAL_RCC_ClockConfig+0x1b8>)
 8003f70:	683a      	ldr	r2, [r7, #0]
 8003f72:	b2d2      	uxtb	r2, r2
 8003f74:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f76:	4b63      	ldr	r3, [pc, #396]	; (8004104 <HAL_RCC_ClockConfig+0x1b8>)
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	f003 0307 	and.w	r3, r3, #7
 8003f7e:	683a      	ldr	r2, [r7, #0]
 8003f80:	429a      	cmp	r2, r3
 8003f82:	d001      	beq.n	8003f88 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003f84:	2301      	movs	r3, #1
 8003f86:	e0b8      	b.n	80040fa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	f003 0302 	and.w	r3, r3, #2
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d020      	beq.n	8003fd6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	f003 0304 	and.w	r3, r3, #4
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d005      	beq.n	8003fac <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003fa0:	4b59      	ldr	r3, [pc, #356]	; (8004108 <HAL_RCC_ClockConfig+0x1bc>)
 8003fa2:	689b      	ldr	r3, [r3, #8]
 8003fa4:	4a58      	ldr	r2, [pc, #352]	; (8004108 <HAL_RCC_ClockConfig+0x1bc>)
 8003fa6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003faa:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	f003 0308 	and.w	r3, r3, #8
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d005      	beq.n	8003fc4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003fb8:	4b53      	ldr	r3, [pc, #332]	; (8004108 <HAL_RCC_ClockConfig+0x1bc>)
 8003fba:	689b      	ldr	r3, [r3, #8]
 8003fbc:	4a52      	ldr	r2, [pc, #328]	; (8004108 <HAL_RCC_ClockConfig+0x1bc>)
 8003fbe:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003fc2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003fc4:	4b50      	ldr	r3, [pc, #320]	; (8004108 <HAL_RCC_ClockConfig+0x1bc>)
 8003fc6:	689b      	ldr	r3, [r3, #8]
 8003fc8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	689b      	ldr	r3, [r3, #8]
 8003fd0:	494d      	ldr	r1, [pc, #308]	; (8004108 <HAL_RCC_ClockConfig+0x1bc>)
 8003fd2:	4313      	orrs	r3, r2
 8003fd4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	f003 0301 	and.w	r3, r3, #1
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d044      	beq.n	800406c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	685b      	ldr	r3, [r3, #4]
 8003fe6:	2b01      	cmp	r3, #1
 8003fe8:	d107      	bne.n	8003ffa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003fea:	4b47      	ldr	r3, [pc, #284]	; (8004108 <HAL_RCC_ClockConfig+0x1bc>)
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d119      	bne.n	800402a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ff6:	2301      	movs	r3, #1
 8003ff8:	e07f      	b.n	80040fa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	685b      	ldr	r3, [r3, #4]
 8003ffe:	2b02      	cmp	r3, #2
 8004000:	d003      	beq.n	800400a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004006:	2b03      	cmp	r3, #3
 8004008:	d107      	bne.n	800401a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800400a:	4b3f      	ldr	r3, [pc, #252]	; (8004108 <HAL_RCC_ClockConfig+0x1bc>)
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004012:	2b00      	cmp	r3, #0
 8004014:	d109      	bne.n	800402a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004016:	2301      	movs	r3, #1
 8004018:	e06f      	b.n	80040fa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800401a:	4b3b      	ldr	r3, [pc, #236]	; (8004108 <HAL_RCC_ClockConfig+0x1bc>)
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f003 0302 	and.w	r3, r3, #2
 8004022:	2b00      	cmp	r3, #0
 8004024:	d101      	bne.n	800402a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004026:	2301      	movs	r3, #1
 8004028:	e067      	b.n	80040fa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800402a:	4b37      	ldr	r3, [pc, #220]	; (8004108 <HAL_RCC_ClockConfig+0x1bc>)
 800402c:	689b      	ldr	r3, [r3, #8]
 800402e:	f023 0203 	bic.w	r2, r3, #3
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	685b      	ldr	r3, [r3, #4]
 8004036:	4934      	ldr	r1, [pc, #208]	; (8004108 <HAL_RCC_ClockConfig+0x1bc>)
 8004038:	4313      	orrs	r3, r2
 800403a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800403c:	f7fe f896 	bl	800216c <HAL_GetTick>
 8004040:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004042:	e00a      	b.n	800405a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004044:	f7fe f892 	bl	800216c <HAL_GetTick>
 8004048:	4602      	mov	r2, r0
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	1ad3      	subs	r3, r2, r3
 800404e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004052:	4293      	cmp	r3, r2
 8004054:	d901      	bls.n	800405a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004056:	2303      	movs	r3, #3
 8004058:	e04f      	b.n	80040fa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800405a:	4b2b      	ldr	r3, [pc, #172]	; (8004108 <HAL_RCC_ClockConfig+0x1bc>)
 800405c:	689b      	ldr	r3, [r3, #8]
 800405e:	f003 020c 	and.w	r2, r3, #12
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	685b      	ldr	r3, [r3, #4]
 8004066:	009b      	lsls	r3, r3, #2
 8004068:	429a      	cmp	r2, r3
 800406a:	d1eb      	bne.n	8004044 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800406c:	4b25      	ldr	r3, [pc, #148]	; (8004104 <HAL_RCC_ClockConfig+0x1b8>)
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f003 0307 	and.w	r3, r3, #7
 8004074:	683a      	ldr	r2, [r7, #0]
 8004076:	429a      	cmp	r2, r3
 8004078:	d20c      	bcs.n	8004094 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800407a:	4b22      	ldr	r3, [pc, #136]	; (8004104 <HAL_RCC_ClockConfig+0x1b8>)
 800407c:	683a      	ldr	r2, [r7, #0]
 800407e:	b2d2      	uxtb	r2, r2
 8004080:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004082:	4b20      	ldr	r3, [pc, #128]	; (8004104 <HAL_RCC_ClockConfig+0x1b8>)
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	f003 0307 	and.w	r3, r3, #7
 800408a:	683a      	ldr	r2, [r7, #0]
 800408c:	429a      	cmp	r2, r3
 800408e:	d001      	beq.n	8004094 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004090:	2301      	movs	r3, #1
 8004092:	e032      	b.n	80040fa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	f003 0304 	and.w	r3, r3, #4
 800409c:	2b00      	cmp	r3, #0
 800409e:	d008      	beq.n	80040b2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80040a0:	4b19      	ldr	r3, [pc, #100]	; (8004108 <HAL_RCC_ClockConfig+0x1bc>)
 80040a2:	689b      	ldr	r3, [r3, #8]
 80040a4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	68db      	ldr	r3, [r3, #12]
 80040ac:	4916      	ldr	r1, [pc, #88]	; (8004108 <HAL_RCC_ClockConfig+0x1bc>)
 80040ae:	4313      	orrs	r3, r2
 80040b0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	f003 0308 	and.w	r3, r3, #8
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d009      	beq.n	80040d2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80040be:	4b12      	ldr	r3, [pc, #72]	; (8004108 <HAL_RCC_ClockConfig+0x1bc>)
 80040c0:	689b      	ldr	r3, [r3, #8]
 80040c2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	691b      	ldr	r3, [r3, #16]
 80040ca:	00db      	lsls	r3, r3, #3
 80040cc:	490e      	ldr	r1, [pc, #56]	; (8004108 <HAL_RCC_ClockConfig+0x1bc>)
 80040ce:	4313      	orrs	r3, r2
 80040d0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80040d2:	f000 f821 	bl	8004118 <HAL_RCC_GetSysClockFreq>
 80040d6:	4602      	mov	r2, r0
 80040d8:	4b0b      	ldr	r3, [pc, #44]	; (8004108 <HAL_RCC_ClockConfig+0x1bc>)
 80040da:	689b      	ldr	r3, [r3, #8]
 80040dc:	091b      	lsrs	r3, r3, #4
 80040de:	f003 030f 	and.w	r3, r3, #15
 80040e2:	490a      	ldr	r1, [pc, #40]	; (800410c <HAL_RCC_ClockConfig+0x1c0>)
 80040e4:	5ccb      	ldrb	r3, [r1, r3]
 80040e6:	fa22 f303 	lsr.w	r3, r2, r3
 80040ea:	4a09      	ldr	r2, [pc, #36]	; (8004110 <HAL_RCC_ClockConfig+0x1c4>)
 80040ec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80040ee:	4b09      	ldr	r3, [pc, #36]	; (8004114 <HAL_RCC_ClockConfig+0x1c8>)
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	4618      	mov	r0, r3
 80040f4:	f7fd fff6 	bl	80020e4 <HAL_InitTick>

  return HAL_OK;
 80040f8:	2300      	movs	r3, #0
}
 80040fa:	4618      	mov	r0, r3
 80040fc:	3710      	adds	r7, #16
 80040fe:	46bd      	mov	sp, r7
 8004100:	bd80      	pop	{r7, pc}
 8004102:	bf00      	nop
 8004104:	40023c00 	.word	0x40023c00
 8004108:	40023800 	.word	0x40023800
 800410c:	0800a800 	.word	0x0800a800
 8004110:	20000000 	.word	0x20000000
 8004114:	20000004 	.word	0x20000004

08004118 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004118:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800411c:	b084      	sub	sp, #16
 800411e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004120:	2300      	movs	r3, #0
 8004122:	607b      	str	r3, [r7, #4]
 8004124:	2300      	movs	r3, #0
 8004126:	60fb      	str	r3, [r7, #12]
 8004128:	2300      	movs	r3, #0
 800412a:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800412c:	2300      	movs	r3, #0
 800412e:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004130:	4b67      	ldr	r3, [pc, #412]	; (80042d0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004132:	689b      	ldr	r3, [r3, #8]
 8004134:	f003 030c 	and.w	r3, r3, #12
 8004138:	2b08      	cmp	r3, #8
 800413a:	d00d      	beq.n	8004158 <HAL_RCC_GetSysClockFreq+0x40>
 800413c:	2b08      	cmp	r3, #8
 800413e:	f200 80bd 	bhi.w	80042bc <HAL_RCC_GetSysClockFreq+0x1a4>
 8004142:	2b00      	cmp	r3, #0
 8004144:	d002      	beq.n	800414c <HAL_RCC_GetSysClockFreq+0x34>
 8004146:	2b04      	cmp	r3, #4
 8004148:	d003      	beq.n	8004152 <HAL_RCC_GetSysClockFreq+0x3a>
 800414a:	e0b7      	b.n	80042bc <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800414c:	4b61      	ldr	r3, [pc, #388]	; (80042d4 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800414e:	60bb      	str	r3, [r7, #8]
       break;
 8004150:	e0b7      	b.n	80042c2 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004152:	4b61      	ldr	r3, [pc, #388]	; (80042d8 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8004154:	60bb      	str	r3, [r7, #8]
      break;
 8004156:	e0b4      	b.n	80042c2 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004158:	4b5d      	ldr	r3, [pc, #372]	; (80042d0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800415a:	685b      	ldr	r3, [r3, #4]
 800415c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004160:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004162:	4b5b      	ldr	r3, [pc, #364]	; (80042d0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004164:	685b      	ldr	r3, [r3, #4]
 8004166:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800416a:	2b00      	cmp	r3, #0
 800416c:	d04d      	beq.n	800420a <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800416e:	4b58      	ldr	r3, [pc, #352]	; (80042d0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004170:	685b      	ldr	r3, [r3, #4]
 8004172:	099b      	lsrs	r3, r3, #6
 8004174:	461a      	mov	r2, r3
 8004176:	f04f 0300 	mov.w	r3, #0
 800417a:	f240 10ff 	movw	r0, #511	; 0x1ff
 800417e:	f04f 0100 	mov.w	r1, #0
 8004182:	ea02 0800 	and.w	r8, r2, r0
 8004186:	ea03 0901 	and.w	r9, r3, r1
 800418a:	4640      	mov	r0, r8
 800418c:	4649      	mov	r1, r9
 800418e:	f04f 0200 	mov.w	r2, #0
 8004192:	f04f 0300 	mov.w	r3, #0
 8004196:	014b      	lsls	r3, r1, #5
 8004198:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800419c:	0142      	lsls	r2, r0, #5
 800419e:	4610      	mov	r0, r2
 80041a0:	4619      	mov	r1, r3
 80041a2:	ebb0 0008 	subs.w	r0, r0, r8
 80041a6:	eb61 0109 	sbc.w	r1, r1, r9
 80041aa:	f04f 0200 	mov.w	r2, #0
 80041ae:	f04f 0300 	mov.w	r3, #0
 80041b2:	018b      	lsls	r3, r1, #6
 80041b4:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80041b8:	0182      	lsls	r2, r0, #6
 80041ba:	1a12      	subs	r2, r2, r0
 80041bc:	eb63 0301 	sbc.w	r3, r3, r1
 80041c0:	f04f 0000 	mov.w	r0, #0
 80041c4:	f04f 0100 	mov.w	r1, #0
 80041c8:	00d9      	lsls	r1, r3, #3
 80041ca:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80041ce:	00d0      	lsls	r0, r2, #3
 80041d0:	4602      	mov	r2, r0
 80041d2:	460b      	mov	r3, r1
 80041d4:	eb12 0208 	adds.w	r2, r2, r8
 80041d8:	eb43 0309 	adc.w	r3, r3, r9
 80041dc:	f04f 0000 	mov.w	r0, #0
 80041e0:	f04f 0100 	mov.w	r1, #0
 80041e4:	0259      	lsls	r1, r3, #9
 80041e6:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80041ea:	0250      	lsls	r0, r2, #9
 80041ec:	4602      	mov	r2, r0
 80041ee:	460b      	mov	r3, r1
 80041f0:	4610      	mov	r0, r2
 80041f2:	4619      	mov	r1, r3
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	461a      	mov	r2, r3
 80041f8:	f04f 0300 	mov.w	r3, #0
 80041fc:	f7fc f838 	bl	8000270 <__aeabi_uldivmod>
 8004200:	4602      	mov	r2, r0
 8004202:	460b      	mov	r3, r1
 8004204:	4613      	mov	r3, r2
 8004206:	60fb      	str	r3, [r7, #12]
 8004208:	e04a      	b.n	80042a0 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800420a:	4b31      	ldr	r3, [pc, #196]	; (80042d0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800420c:	685b      	ldr	r3, [r3, #4]
 800420e:	099b      	lsrs	r3, r3, #6
 8004210:	461a      	mov	r2, r3
 8004212:	f04f 0300 	mov.w	r3, #0
 8004216:	f240 10ff 	movw	r0, #511	; 0x1ff
 800421a:	f04f 0100 	mov.w	r1, #0
 800421e:	ea02 0400 	and.w	r4, r2, r0
 8004222:	ea03 0501 	and.w	r5, r3, r1
 8004226:	4620      	mov	r0, r4
 8004228:	4629      	mov	r1, r5
 800422a:	f04f 0200 	mov.w	r2, #0
 800422e:	f04f 0300 	mov.w	r3, #0
 8004232:	014b      	lsls	r3, r1, #5
 8004234:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004238:	0142      	lsls	r2, r0, #5
 800423a:	4610      	mov	r0, r2
 800423c:	4619      	mov	r1, r3
 800423e:	1b00      	subs	r0, r0, r4
 8004240:	eb61 0105 	sbc.w	r1, r1, r5
 8004244:	f04f 0200 	mov.w	r2, #0
 8004248:	f04f 0300 	mov.w	r3, #0
 800424c:	018b      	lsls	r3, r1, #6
 800424e:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004252:	0182      	lsls	r2, r0, #6
 8004254:	1a12      	subs	r2, r2, r0
 8004256:	eb63 0301 	sbc.w	r3, r3, r1
 800425a:	f04f 0000 	mov.w	r0, #0
 800425e:	f04f 0100 	mov.w	r1, #0
 8004262:	00d9      	lsls	r1, r3, #3
 8004264:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004268:	00d0      	lsls	r0, r2, #3
 800426a:	4602      	mov	r2, r0
 800426c:	460b      	mov	r3, r1
 800426e:	1912      	adds	r2, r2, r4
 8004270:	eb45 0303 	adc.w	r3, r5, r3
 8004274:	f04f 0000 	mov.w	r0, #0
 8004278:	f04f 0100 	mov.w	r1, #0
 800427c:	0299      	lsls	r1, r3, #10
 800427e:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8004282:	0290      	lsls	r0, r2, #10
 8004284:	4602      	mov	r2, r0
 8004286:	460b      	mov	r3, r1
 8004288:	4610      	mov	r0, r2
 800428a:	4619      	mov	r1, r3
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	461a      	mov	r2, r3
 8004290:	f04f 0300 	mov.w	r3, #0
 8004294:	f7fb ffec 	bl	8000270 <__aeabi_uldivmod>
 8004298:	4602      	mov	r2, r0
 800429a:	460b      	mov	r3, r1
 800429c:	4613      	mov	r3, r2
 800429e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80042a0:	4b0b      	ldr	r3, [pc, #44]	; (80042d0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80042a2:	685b      	ldr	r3, [r3, #4]
 80042a4:	0c1b      	lsrs	r3, r3, #16
 80042a6:	f003 0303 	and.w	r3, r3, #3
 80042aa:	3301      	adds	r3, #1
 80042ac:	005b      	lsls	r3, r3, #1
 80042ae:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80042b0:	68fa      	ldr	r2, [r7, #12]
 80042b2:	683b      	ldr	r3, [r7, #0]
 80042b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80042b8:	60bb      	str	r3, [r7, #8]
      break;
 80042ba:	e002      	b.n	80042c2 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80042bc:	4b05      	ldr	r3, [pc, #20]	; (80042d4 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80042be:	60bb      	str	r3, [r7, #8]
      break;
 80042c0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80042c2:	68bb      	ldr	r3, [r7, #8]
}
 80042c4:	4618      	mov	r0, r3
 80042c6:	3710      	adds	r7, #16
 80042c8:	46bd      	mov	sp, r7
 80042ca:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80042ce:	bf00      	nop
 80042d0:	40023800 	.word	0x40023800
 80042d4:	00f42400 	.word	0x00f42400
 80042d8:	007a1200 	.word	0x007a1200

080042dc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80042dc:	b480      	push	{r7}
 80042de:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80042e0:	4b03      	ldr	r3, [pc, #12]	; (80042f0 <HAL_RCC_GetHCLKFreq+0x14>)
 80042e2:	681b      	ldr	r3, [r3, #0]
}
 80042e4:	4618      	mov	r0, r3
 80042e6:	46bd      	mov	sp, r7
 80042e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ec:	4770      	bx	lr
 80042ee:	bf00      	nop
 80042f0:	20000000 	.word	0x20000000

080042f4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80042f4:	b580      	push	{r7, lr}
 80042f6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80042f8:	f7ff fff0 	bl	80042dc <HAL_RCC_GetHCLKFreq>
 80042fc:	4602      	mov	r2, r0
 80042fe:	4b05      	ldr	r3, [pc, #20]	; (8004314 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004300:	689b      	ldr	r3, [r3, #8]
 8004302:	0a9b      	lsrs	r3, r3, #10
 8004304:	f003 0307 	and.w	r3, r3, #7
 8004308:	4903      	ldr	r1, [pc, #12]	; (8004318 <HAL_RCC_GetPCLK1Freq+0x24>)
 800430a:	5ccb      	ldrb	r3, [r1, r3]
 800430c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004310:	4618      	mov	r0, r3
 8004312:	bd80      	pop	{r7, pc}
 8004314:	40023800 	.word	0x40023800
 8004318:	0800a810 	.word	0x0800a810

0800431c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800431c:	b580      	push	{r7, lr}
 800431e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004320:	f7ff ffdc 	bl	80042dc <HAL_RCC_GetHCLKFreq>
 8004324:	4602      	mov	r2, r0
 8004326:	4b05      	ldr	r3, [pc, #20]	; (800433c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004328:	689b      	ldr	r3, [r3, #8]
 800432a:	0b5b      	lsrs	r3, r3, #13
 800432c:	f003 0307 	and.w	r3, r3, #7
 8004330:	4903      	ldr	r1, [pc, #12]	; (8004340 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004332:	5ccb      	ldrb	r3, [r1, r3]
 8004334:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004338:	4618      	mov	r0, r3
 800433a:	bd80      	pop	{r7, pc}
 800433c:	40023800 	.word	0x40023800
 8004340:	0800a810 	.word	0x0800a810

08004344 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004344:	b580      	push	{r7, lr}
 8004346:	b082      	sub	sp, #8
 8004348:	af00      	add	r7, sp, #0
 800434a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	2b00      	cmp	r3, #0
 8004350:	d101      	bne.n	8004356 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004352:	2301      	movs	r3, #1
 8004354:	e07b      	b.n	800444e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800435a:	2b00      	cmp	r3, #0
 800435c:	d108      	bne.n	8004370 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	685b      	ldr	r3, [r3, #4]
 8004362:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004366:	d009      	beq.n	800437c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	2200      	movs	r2, #0
 800436c:	61da      	str	r2, [r3, #28]
 800436e:	e005      	b.n	800437c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	2200      	movs	r2, #0
 8004374:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	2200      	movs	r2, #0
 800437a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	2200      	movs	r2, #0
 8004380:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004388:	b2db      	uxtb	r3, r3
 800438a:	2b00      	cmp	r3, #0
 800438c:	d106      	bne.n	800439c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	2200      	movs	r2, #0
 8004392:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004396:	6878      	ldr	r0, [r7, #4]
 8004398:	f7fd fb08 	bl	80019ac <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	2202      	movs	r2, #2
 80043a0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	681a      	ldr	r2, [r3, #0]
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80043b2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	685b      	ldr	r3, [r3, #4]
 80043b8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	689b      	ldr	r3, [r3, #8]
 80043c0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80043c4:	431a      	orrs	r2, r3
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	68db      	ldr	r3, [r3, #12]
 80043ca:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80043ce:	431a      	orrs	r2, r3
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	691b      	ldr	r3, [r3, #16]
 80043d4:	f003 0302 	and.w	r3, r3, #2
 80043d8:	431a      	orrs	r2, r3
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	695b      	ldr	r3, [r3, #20]
 80043de:	f003 0301 	and.w	r3, r3, #1
 80043e2:	431a      	orrs	r2, r3
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	699b      	ldr	r3, [r3, #24]
 80043e8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80043ec:	431a      	orrs	r2, r3
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	69db      	ldr	r3, [r3, #28]
 80043f2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80043f6:	431a      	orrs	r2, r3
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	6a1b      	ldr	r3, [r3, #32]
 80043fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004400:	ea42 0103 	orr.w	r1, r2, r3
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004408:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	430a      	orrs	r2, r1
 8004412:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	699b      	ldr	r3, [r3, #24]
 8004418:	0c1b      	lsrs	r3, r3, #16
 800441a:	f003 0104 	and.w	r1, r3, #4
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004422:	f003 0210 	and.w	r2, r3, #16
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	430a      	orrs	r2, r1
 800442c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	69da      	ldr	r2, [r3, #28]
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800443c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	2200      	movs	r2, #0
 8004442:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	2201      	movs	r2, #1
 8004448:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800444c:	2300      	movs	r3, #0
}
 800444e:	4618      	mov	r0, r3
 8004450:	3708      	adds	r7, #8
 8004452:	46bd      	mov	sp, r7
 8004454:	bd80      	pop	{r7, pc}

08004456 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004456:	b580      	push	{r7, lr}
 8004458:	b088      	sub	sp, #32
 800445a:	af02      	add	r7, sp, #8
 800445c:	60f8      	str	r0, [r7, #12]
 800445e:	60b9      	str	r1, [r7, #8]
 8004460:	603b      	str	r3, [r7, #0]
 8004462:	4613      	mov	r3, r2
 8004464:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004466:	2300      	movs	r3, #0
 8004468:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	685b      	ldr	r3, [r3, #4]
 800446e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004472:	d112      	bne.n	800449a <HAL_SPI_Receive+0x44>
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	689b      	ldr	r3, [r3, #8]
 8004478:	2b00      	cmp	r3, #0
 800447a:	d10e      	bne.n	800449a <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	2204      	movs	r2, #4
 8004480:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004484:	88fa      	ldrh	r2, [r7, #6]
 8004486:	683b      	ldr	r3, [r7, #0]
 8004488:	9300      	str	r3, [sp, #0]
 800448a:	4613      	mov	r3, r2
 800448c:	68ba      	ldr	r2, [r7, #8]
 800448e:	68b9      	ldr	r1, [r7, #8]
 8004490:	68f8      	ldr	r0, [r7, #12]
 8004492:	f000 f8f1 	bl	8004678 <HAL_SPI_TransmitReceive>
 8004496:	4603      	mov	r3, r0
 8004498:	e0ea      	b.n	8004670 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80044a0:	2b01      	cmp	r3, #1
 80044a2:	d101      	bne.n	80044a8 <HAL_SPI_Receive+0x52>
 80044a4:	2302      	movs	r3, #2
 80044a6:	e0e3      	b.n	8004670 <HAL_SPI_Receive+0x21a>
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	2201      	movs	r2, #1
 80044ac:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80044b0:	f7fd fe5c 	bl	800216c <HAL_GetTick>
 80044b4:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80044bc:	b2db      	uxtb	r3, r3
 80044be:	2b01      	cmp	r3, #1
 80044c0:	d002      	beq.n	80044c8 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 80044c2:	2302      	movs	r3, #2
 80044c4:	75fb      	strb	r3, [r7, #23]
    goto error;
 80044c6:	e0ca      	b.n	800465e <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 80044c8:	68bb      	ldr	r3, [r7, #8]
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d002      	beq.n	80044d4 <HAL_SPI_Receive+0x7e>
 80044ce:	88fb      	ldrh	r3, [r7, #6]
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d102      	bne.n	80044da <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80044d4:	2301      	movs	r3, #1
 80044d6:	75fb      	strb	r3, [r7, #23]
    goto error;
 80044d8:	e0c1      	b.n	800465e <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	2204      	movs	r2, #4
 80044de:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	2200      	movs	r2, #0
 80044e6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	68ba      	ldr	r2, [r7, #8]
 80044ec:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	88fa      	ldrh	r2, [r7, #6]
 80044f2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	88fa      	ldrh	r2, [r7, #6]
 80044f8:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	2200      	movs	r2, #0
 80044fe:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	2200      	movs	r2, #0
 8004504:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	2200      	movs	r2, #0
 800450a:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	2200      	movs	r2, #0
 8004510:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	2200      	movs	r2, #0
 8004516:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	689b      	ldr	r3, [r3, #8]
 800451c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004520:	d10f      	bne.n	8004542 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	681a      	ldr	r2, [r3, #0]
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004530:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	681a      	ldr	r2, [r3, #0]
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004540:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800454c:	2b40      	cmp	r3, #64	; 0x40
 800454e:	d007      	beq.n	8004560 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	681a      	ldr	r2, [r3, #0]
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800455e:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	68db      	ldr	r3, [r3, #12]
 8004564:	2b00      	cmp	r3, #0
 8004566:	d162      	bne.n	800462e <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8004568:	e02e      	b.n	80045c8 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	689b      	ldr	r3, [r3, #8]
 8004570:	f003 0301 	and.w	r3, r3, #1
 8004574:	2b01      	cmp	r3, #1
 8004576:	d115      	bne.n	80045a4 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	f103 020c 	add.w	r2, r3, #12
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004584:	7812      	ldrb	r2, [r2, #0]
 8004586:	b2d2      	uxtb	r2, r2
 8004588:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800458e:	1c5a      	adds	r2, r3, #1
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004598:	b29b      	uxth	r3, r3
 800459a:	3b01      	subs	r3, #1
 800459c:	b29a      	uxth	r2, r3
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	87da      	strh	r2, [r3, #62]	; 0x3e
 80045a2:	e011      	b.n	80045c8 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80045a4:	f7fd fde2 	bl	800216c <HAL_GetTick>
 80045a8:	4602      	mov	r2, r0
 80045aa:	693b      	ldr	r3, [r7, #16]
 80045ac:	1ad3      	subs	r3, r2, r3
 80045ae:	683a      	ldr	r2, [r7, #0]
 80045b0:	429a      	cmp	r2, r3
 80045b2:	d803      	bhi.n	80045bc <HAL_SPI_Receive+0x166>
 80045b4:	683b      	ldr	r3, [r7, #0]
 80045b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045ba:	d102      	bne.n	80045c2 <HAL_SPI_Receive+0x16c>
 80045bc:	683b      	ldr	r3, [r7, #0]
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d102      	bne.n	80045c8 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 80045c2:	2303      	movs	r3, #3
 80045c4:	75fb      	strb	r3, [r7, #23]
          goto error;
 80045c6:	e04a      	b.n	800465e <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80045cc:	b29b      	uxth	r3, r3
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d1cb      	bne.n	800456a <HAL_SPI_Receive+0x114>
 80045d2:	e031      	b.n	8004638 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	689b      	ldr	r3, [r3, #8]
 80045da:	f003 0301 	and.w	r3, r3, #1
 80045de:	2b01      	cmp	r3, #1
 80045e0:	d113      	bne.n	800460a <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	68da      	ldr	r2, [r3, #12]
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045ec:	b292      	uxth	r2, r2
 80045ee:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045f4:	1c9a      	adds	r2, r3, #2
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80045fe:	b29b      	uxth	r3, r3
 8004600:	3b01      	subs	r3, #1
 8004602:	b29a      	uxth	r2, r3
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004608:	e011      	b.n	800462e <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800460a:	f7fd fdaf 	bl	800216c <HAL_GetTick>
 800460e:	4602      	mov	r2, r0
 8004610:	693b      	ldr	r3, [r7, #16]
 8004612:	1ad3      	subs	r3, r2, r3
 8004614:	683a      	ldr	r2, [r7, #0]
 8004616:	429a      	cmp	r2, r3
 8004618:	d803      	bhi.n	8004622 <HAL_SPI_Receive+0x1cc>
 800461a:	683b      	ldr	r3, [r7, #0]
 800461c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004620:	d102      	bne.n	8004628 <HAL_SPI_Receive+0x1d2>
 8004622:	683b      	ldr	r3, [r7, #0]
 8004624:	2b00      	cmp	r3, #0
 8004626:	d102      	bne.n	800462e <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8004628:	2303      	movs	r3, #3
 800462a:	75fb      	strb	r3, [r7, #23]
          goto error;
 800462c:	e017      	b.n	800465e <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004632:	b29b      	uxth	r3, r3
 8004634:	2b00      	cmp	r3, #0
 8004636:	d1cd      	bne.n	80045d4 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004638:	693a      	ldr	r2, [r7, #16]
 800463a:	6839      	ldr	r1, [r7, #0]
 800463c:	68f8      	ldr	r0, [r7, #12]
 800463e:	f000 fa45 	bl	8004acc <SPI_EndRxTransaction>
 8004642:	4603      	mov	r3, r0
 8004644:	2b00      	cmp	r3, #0
 8004646:	d002      	beq.n	800464e <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	2220      	movs	r2, #32
 800464c:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004652:	2b00      	cmp	r3, #0
 8004654:	d002      	beq.n	800465c <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8004656:	2301      	movs	r3, #1
 8004658:	75fb      	strb	r3, [r7, #23]
 800465a:	e000      	b.n	800465e <HAL_SPI_Receive+0x208>
  }

error :
 800465c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	2201      	movs	r2, #1
 8004662:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	2200      	movs	r2, #0
 800466a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800466e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004670:	4618      	mov	r0, r3
 8004672:	3718      	adds	r7, #24
 8004674:	46bd      	mov	sp, r7
 8004676:	bd80      	pop	{r7, pc}

08004678 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8004678:	b580      	push	{r7, lr}
 800467a:	b08c      	sub	sp, #48	; 0x30
 800467c:	af00      	add	r7, sp, #0
 800467e:	60f8      	str	r0, [r7, #12]
 8004680:	60b9      	str	r1, [r7, #8]
 8004682:	607a      	str	r2, [r7, #4]
 8004684:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004686:	2301      	movs	r3, #1
 8004688:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800468a:	2300      	movs	r3, #0
 800468c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004696:	2b01      	cmp	r3, #1
 8004698:	d101      	bne.n	800469e <HAL_SPI_TransmitReceive+0x26>
 800469a:	2302      	movs	r3, #2
 800469c:	e18a      	b.n	80049b4 <HAL_SPI_TransmitReceive+0x33c>
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	2201      	movs	r2, #1
 80046a2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80046a6:	f7fd fd61 	bl	800216c <HAL_GetTick>
 80046aa:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80046b2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	685b      	ldr	r3, [r3, #4]
 80046ba:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80046bc:	887b      	ldrh	r3, [r7, #2]
 80046be:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80046c0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80046c4:	2b01      	cmp	r3, #1
 80046c6:	d00f      	beq.n	80046e8 <HAL_SPI_TransmitReceive+0x70>
 80046c8:	69fb      	ldr	r3, [r7, #28]
 80046ca:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80046ce:	d107      	bne.n	80046e0 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	689b      	ldr	r3, [r3, #8]
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d103      	bne.n	80046e0 <HAL_SPI_TransmitReceive+0x68>
 80046d8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80046dc:	2b04      	cmp	r3, #4
 80046de:	d003      	beq.n	80046e8 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80046e0:	2302      	movs	r3, #2
 80046e2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80046e6:	e15b      	b.n	80049a0 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80046e8:	68bb      	ldr	r3, [r7, #8]
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d005      	beq.n	80046fa <HAL_SPI_TransmitReceive+0x82>
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d002      	beq.n	80046fa <HAL_SPI_TransmitReceive+0x82>
 80046f4:	887b      	ldrh	r3, [r7, #2]
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d103      	bne.n	8004702 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80046fa:	2301      	movs	r3, #1
 80046fc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004700:	e14e      	b.n	80049a0 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004708:	b2db      	uxtb	r3, r3
 800470a:	2b04      	cmp	r3, #4
 800470c:	d003      	beq.n	8004716 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	2205      	movs	r2, #5
 8004712:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	2200      	movs	r2, #0
 800471a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	687a      	ldr	r2, [r7, #4]
 8004720:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	887a      	ldrh	r2, [r7, #2]
 8004726:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	887a      	ldrh	r2, [r7, #2]
 800472c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	68ba      	ldr	r2, [r7, #8]
 8004732:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	887a      	ldrh	r2, [r7, #2]
 8004738:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	887a      	ldrh	r2, [r7, #2]
 800473e:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	2200      	movs	r2, #0
 8004744:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	2200      	movs	r2, #0
 800474a:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004756:	2b40      	cmp	r3, #64	; 0x40
 8004758:	d007      	beq.n	800476a <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	681a      	ldr	r2, [r3, #0]
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004768:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	68db      	ldr	r3, [r3, #12]
 800476e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004772:	d178      	bne.n	8004866 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	685b      	ldr	r3, [r3, #4]
 8004778:	2b00      	cmp	r3, #0
 800477a:	d002      	beq.n	8004782 <HAL_SPI_TransmitReceive+0x10a>
 800477c:	8b7b      	ldrh	r3, [r7, #26]
 800477e:	2b01      	cmp	r3, #1
 8004780:	d166      	bne.n	8004850 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004786:	881a      	ldrh	r2, [r3, #0]
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004792:	1c9a      	adds	r2, r3, #2
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800479c:	b29b      	uxth	r3, r3
 800479e:	3b01      	subs	r3, #1
 80047a0:	b29a      	uxth	r2, r3
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80047a6:	e053      	b.n	8004850 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	689b      	ldr	r3, [r3, #8]
 80047ae:	f003 0302 	and.w	r3, r3, #2
 80047b2:	2b02      	cmp	r3, #2
 80047b4:	d11b      	bne.n	80047ee <HAL_SPI_TransmitReceive+0x176>
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80047ba:	b29b      	uxth	r3, r3
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d016      	beq.n	80047ee <HAL_SPI_TransmitReceive+0x176>
 80047c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80047c2:	2b01      	cmp	r3, #1
 80047c4:	d113      	bne.n	80047ee <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047ca:	881a      	ldrh	r2, [r3, #0]
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047d6:	1c9a      	adds	r2, r3, #2
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80047e0:	b29b      	uxth	r3, r3
 80047e2:	3b01      	subs	r3, #1
 80047e4:	b29a      	uxth	r2, r3
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80047ea:	2300      	movs	r3, #0
 80047ec:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	689b      	ldr	r3, [r3, #8]
 80047f4:	f003 0301 	and.w	r3, r3, #1
 80047f8:	2b01      	cmp	r3, #1
 80047fa:	d119      	bne.n	8004830 <HAL_SPI_TransmitReceive+0x1b8>
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004800:	b29b      	uxth	r3, r3
 8004802:	2b00      	cmp	r3, #0
 8004804:	d014      	beq.n	8004830 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	68da      	ldr	r2, [r3, #12]
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004810:	b292      	uxth	r2, r2
 8004812:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004818:	1c9a      	adds	r2, r3, #2
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004822:	b29b      	uxth	r3, r3
 8004824:	3b01      	subs	r3, #1
 8004826:	b29a      	uxth	r2, r3
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800482c:	2301      	movs	r3, #1
 800482e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004830:	f7fd fc9c 	bl	800216c <HAL_GetTick>
 8004834:	4602      	mov	r2, r0
 8004836:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004838:	1ad3      	subs	r3, r2, r3
 800483a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800483c:	429a      	cmp	r2, r3
 800483e:	d807      	bhi.n	8004850 <HAL_SPI_TransmitReceive+0x1d8>
 8004840:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004842:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004846:	d003      	beq.n	8004850 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8004848:	2303      	movs	r3, #3
 800484a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800484e:	e0a7      	b.n	80049a0 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004854:	b29b      	uxth	r3, r3
 8004856:	2b00      	cmp	r3, #0
 8004858:	d1a6      	bne.n	80047a8 <HAL_SPI_TransmitReceive+0x130>
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800485e:	b29b      	uxth	r3, r3
 8004860:	2b00      	cmp	r3, #0
 8004862:	d1a1      	bne.n	80047a8 <HAL_SPI_TransmitReceive+0x130>
 8004864:	e07c      	b.n	8004960 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	685b      	ldr	r3, [r3, #4]
 800486a:	2b00      	cmp	r3, #0
 800486c:	d002      	beq.n	8004874 <HAL_SPI_TransmitReceive+0x1fc>
 800486e:	8b7b      	ldrh	r3, [r7, #26]
 8004870:	2b01      	cmp	r3, #1
 8004872:	d16b      	bne.n	800494c <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	330c      	adds	r3, #12
 800487e:	7812      	ldrb	r2, [r2, #0]
 8004880:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004886:	1c5a      	adds	r2, r3, #1
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004890:	b29b      	uxth	r3, r3
 8004892:	3b01      	subs	r3, #1
 8004894:	b29a      	uxth	r2, r3
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800489a:	e057      	b.n	800494c <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	689b      	ldr	r3, [r3, #8]
 80048a2:	f003 0302 	and.w	r3, r3, #2
 80048a6:	2b02      	cmp	r3, #2
 80048a8:	d11c      	bne.n	80048e4 <HAL_SPI_TransmitReceive+0x26c>
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80048ae:	b29b      	uxth	r3, r3
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d017      	beq.n	80048e4 <HAL_SPI_TransmitReceive+0x26c>
 80048b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048b6:	2b01      	cmp	r3, #1
 80048b8:	d114      	bne.n	80048e4 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	330c      	adds	r3, #12
 80048c4:	7812      	ldrb	r2, [r2, #0]
 80048c6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048cc:	1c5a      	adds	r2, r3, #1
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80048d6:	b29b      	uxth	r3, r3
 80048d8:	3b01      	subs	r3, #1
 80048da:	b29a      	uxth	r2, r3
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80048e0:	2300      	movs	r3, #0
 80048e2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	689b      	ldr	r3, [r3, #8]
 80048ea:	f003 0301 	and.w	r3, r3, #1
 80048ee:	2b01      	cmp	r3, #1
 80048f0:	d119      	bne.n	8004926 <HAL_SPI_TransmitReceive+0x2ae>
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80048f6:	b29b      	uxth	r3, r3
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d014      	beq.n	8004926 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	68da      	ldr	r2, [r3, #12]
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004906:	b2d2      	uxtb	r2, r2
 8004908:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800490e:	1c5a      	adds	r2, r3, #1
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004918:	b29b      	uxth	r3, r3
 800491a:	3b01      	subs	r3, #1
 800491c:	b29a      	uxth	r2, r3
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004922:	2301      	movs	r3, #1
 8004924:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004926:	f7fd fc21 	bl	800216c <HAL_GetTick>
 800492a:	4602      	mov	r2, r0
 800492c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800492e:	1ad3      	subs	r3, r2, r3
 8004930:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004932:	429a      	cmp	r2, r3
 8004934:	d803      	bhi.n	800493e <HAL_SPI_TransmitReceive+0x2c6>
 8004936:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004938:	f1b3 3fff 	cmp.w	r3, #4294967295
 800493c:	d102      	bne.n	8004944 <HAL_SPI_TransmitReceive+0x2cc>
 800493e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004940:	2b00      	cmp	r3, #0
 8004942:	d103      	bne.n	800494c <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8004944:	2303      	movs	r3, #3
 8004946:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800494a:	e029      	b.n	80049a0 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004950:	b29b      	uxth	r3, r3
 8004952:	2b00      	cmp	r3, #0
 8004954:	d1a2      	bne.n	800489c <HAL_SPI_TransmitReceive+0x224>
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800495a:	b29b      	uxth	r3, r3
 800495c:	2b00      	cmp	r3, #0
 800495e:	d19d      	bne.n	800489c <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004960:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004962:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004964:	68f8      	ldr	r0, [r7, #12]
 8004966:	f000 f917 	bl	8004b98 <SPI_EndRxTxTransaction>
 800496a:	4603      	mov	r3, r0
 800496c:	2b00      	cmp	r3, #0
 800496e:	d006      	beq.n	800497e <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8004970:	2301      	movs	r3, #1
 8004972:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	2220      	movs	r2, #32
 800497a:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800497c:	e010      	b.n	80049a0 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	689b      	ldr	r3, [r3, #8]
 8004982:	2b00      	cmp	r3, #0
 8004984:	d10b      	bne.n	800499e <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004986:	2300      	movs	r3, #0
 8004988:	617b      	str	r3, [r7, #20]
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	68db      	ldr	r3, [r3, #12]
 8004990:	617b      	str	r3, [r7, #20]
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	689b      	ldr	r3, [r3, #8]
 8004998:	617b      	str	r3, [r7, #20]
 800499a:	697b      	ldr	r3, [r7, #20]
 800499c:	e000      	b.n	80049a0 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800499e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	2201      	movs	r2, #1
 80049a4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	2200      	movs	r2, #0
 80049ac:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80049b0:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80049b4:	4618      	mov	r0, r3
 80049b6:	3730      	adds	r7, #48	; 0x30
 80049b8:	46bd      	mov	sp, r7
 80049ba:	bd80      	pop	{r7, pc}

080049bc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80049bc:	b580      	push	{r7, lr}
 80049be:	b088      	sub	sp, #32
 80049c0:	af00      	add	r7, sp, #0
 80049c2:	60f8      	str	r0, [r7, #12]
 80049c4:	60b9      	str	r1, [r7, #8]
 80049c6:	603b      	str	r3, [r7, #0]
 80049c8:	4613      	mov	r3, r2
 80049ca:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80049cc:	f7fd fbce 	bl	800216c <HAL_GetTick>
 80049d0:	4602      	mov	r2, r0
 80049d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049d4:	1a9b      	subs	r3, r3, r2
 80049d6:	683a      	ldr	r2, [r7, #0]
 80049d8:	4413      	add	r3, r2
 80049da:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80049dc:	f7fd fbc6 	bl	800216c <HAL_GetTick>
 80049e0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80049e2:	4b39      	ldr	r3, [pc, #228]	; (8004ac8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	015b      	lsls	r3, r3, #5
 80049e8:	0d1b      	lsrs	r3, r3, #20
 80049ea:	69fa      	ldr	r2, [r7, #28]
 80049ec:	fb02 f303 	mul.w	r3, r2, r3
 80049f0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80049f2:	e054      	b.n	8004a9e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80049f4:	683b      	ldr	r3, [r7, #0]
 80049f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049fa:	d050      	beq.n	8004a9e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80049fc:	f7fd fbb6 	bl	800216c <HAL_GetTick>
 8004a00:	4602      	mov	r2, r0
 8004a02:	69bb      	ldr	r3, [r7, #24]
 8004a04:	1ad3      	subs	r3, r2, r3
 8004a06:	69fa      	ldr	r2, [r7, #28]
 8004a08:	429a      	cmp	r2, r3
 8004a0a:	d902      	bls.n	8004a12 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004a0c:	69fb      	ldr	r3, [r7, #28]
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d13d      	bne.n	8004a8e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	685a      	ldr	r2, [r3, #4]
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004a20:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	685b      	ldr	r3, [r3, #4]
 8004a26:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004a2a:	d111      	bne.n	8004a50 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	689b      	ldr	r3, [r3, #8]
 8004a30:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004a34:	d004      	beq.n	8004a40 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	689b      	ldr	r3, [r3, #8]
 8004a3a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004a3e:	d107      	bne.n	8004a50 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	681a      	ldr	r2, [r3, #0]
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004a4e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a54:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004a58:	d10f      	bne.n	8004a7a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	681a      	ldr	r2, [r3, #0]
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004a68:	601a      	str	r2, [r3, #0]
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	681a      	ldr	r2, [r3, #0]
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004a78:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	2201      	movs	r2, #1
 8004a7e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	2200      	movs	r2, #0
 8004a86:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8004a8a:	2303      	movs	r3, #3
 8004a8c:	e017      	b.n	8004abe <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8004a8e:	697b      	ldr	r3, [r7, #20]
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d101      	bne.n	8004a98 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004a94:	2300      	movs	r3, #0
 8004a96:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004a98:	697b      	ldr	r3, [r7, #20]
 8004a9a:	3b01      	subs	r3, #1
 8004a9c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	689a      	ldr	r2, [r3, #8]
 8004aa4:	68bb      	ldr	r3, [r7, #8]
 8004aa6:	4013      	ands	r3, r2
 8004aa8:	68ba      	ldr	r2, [r7, #8]
 8004aaa:	429a      	cmp	r2, r3
 8004aac:	bf0c      	ite	eq
 8004aae:	2301      	moveq	r3, #1
 8004ab0:	2300      	movne	r3, #0
 8004ab2:	b2db      	uxtb	r3, r3
 8004ab4:	461a      	mov	r2, r3
 8004ab6:	79fb      	ldrb	r3, [r7, #7]
 8004ab8:	429a      	cmp	r2, r3
 8004aba:	d19b      	bne.n	80049f4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004abc:	2300      	movs	r3, #0
}
 8004abe:	4618      	mov	r0, r3
 8004ac0:	3720      	adds	r7, #32
 8004ac2:	46bd      	mov	sp, r7
 8004ac4:	bd80      	pop	{r7, pc}
 8004ac6:	bf00      	nop
 8004ac8:	20000000 	.word	0x20000000

08004acc <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004acc:	b580      	push	{r7, lr}
 8004ace:	b086      	sub	sp, #24
 8004ad0:	af02      	add	r7, sp, #8
 8004ad2:	60f8      	str	r0, [r7, #12]
 8004ad4:	60b9      	str	r1, [r7, #8]
 8004ad6:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	685b      	ldr	r3, [r3, #4]
 8004adc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004ae0:	d111      	bne.n	8004b06 <SPI_EndRxTransaction+0x3a>
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	689b      	ldr	r3, [r3, #8]
 8004ae6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004aea:	d004      	beq.n	8004af6 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	689b      	ldr	r3, [r3, #8]
 8004af0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004af4:	d107      	bne.n	8004b06 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	681a      	ldr	r2, [r3, #0]
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004b04:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	685b      	ldr	r3, [r3, #4]
 8004b0a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004b0e:	d12a      	bne.n	8004b66 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	689b      	ldr	r3, [r3, #8]
 8004b14:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004b18:	d012      	beq.n	8004b40 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	9300      	str	r3, [sp, #0]
 8004b1e:	68bb      	ldr	r3, [r7, #8]
 8004b20:	2200      	movs	r2, #0
 8004b22:	2180      	movs	r1, #128	; 0x80
 8004b24:	68f8      	ldr	r0, [r7, #12]
 8004b26:	f7ff ff49 	bl	80049bc <SPI_WaitFlagStateUntilTimeout>
 8004b2a:	4603      	mov	r3, r0
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d02d      	beq.n	8004b8c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b34:	f043 0220 	orr.w	r2, r3, #32
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8004b3c:	2303      	movs	r3, #3
 8004b3e:	e026      	b.n	8004b8e <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	9300      	str	r3, [sp, #0]
 8004b44:	68bb      	ldr	r3, [r7, #8]
 8004b46:	2200      	movs	r2, #0
 8004b48:	2101      	movs	r1, #1
 8004b4a:	68f8      	ldr	r0, [r7, #12]
 8004b4c:	f7ff ff36 	bl	80049bc <SPI_WaitFlagStateUntilTimeout>
 8004b50:	4603      	mov	r3, r0
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d01a      	beq.n	8004b8c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b5a:	f043 0220 	orr.w	r2, r3, #32
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8004b62:	2303      	movs	r3, #3
 8004b64:	e013      	b.n	8004b8e <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	9300      	str	r3, [sp, #0]
 8004b6a:	68bb      	ldr	r3, [r7, #8]
 8004b6c:	2200      	movs	r2, #0
 8004b6e:	2101      	movs	r1, #1
 8004b70:	68f8      	ldr	r0, [r7, #12]
 8004b72:	f7ff ff23 	bl	80049bc <SPI_WaitFlagStateUntilTimeout>
 8004b76:	4603      	mov	r3, r0
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d007      	beq.n	8004b8c <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b80:	f043 0220 	orr.w	r2, r3, #32
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8004b88:	2303      	movs	r3, #3
 8004b8a:	e000      	b.n	8004b8e <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8004b8c:	2300      	movs	r3, #0
}
 8004b8e:	4618      	mov	r0, r3
 8004b90:	3710      	adds	r7, #16
 8004b92:	46bd      	mov	sp, r7
 8004b94:	bd80      	pop	{r7, pc}
	...

08004b98 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004b98:	b580      	push	{r7, lr}
 8004b9a:	b088      	sub	sp, #32
 8004b9c:	af02      	add	r7, sp, #8
 8004b9e:	60f8      	str	r0, [r7, #12]
 8004ba0:	60b9      	str	r1, [r7, #8]
 8004ba2:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004ba4:	4b1b      	ldr	r3, [pc, #108]	; (8004c14 <SPI_EndRxTxTransaction+0x7c>)
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	4a1b      	ldr	r2, [pc, #108]	; (8004c18 <SPI_EndRxTxTransaction+0x80>)
 8004baa:	fba2 2303 	umull	r2, r3, r2, r3
 8004bae:	0d5b      	lsrs	r3, r3, #21
 8004bb0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004bb4:	fb02 f303 	mul.w	r3, r2, r3
 8004bb8:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	685b      	ldr	r3, [r3, #4]
 8004bbe:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004bc2:	d112      	bne.n	8004bea <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	9300      	str	r3, [sp, #0]
 8004bc8:	68bb      	ldr	r3, [r7, #8]
 8004bca:	2200      	movs	r2, #0
 8004bcc:	2180      	movs	r1, #128	; 0x80
 8004bce:	68f8      	ldr	r0, [r7, #12]
 8004bd0:	f7ff fef4 	bl	80049bc <SPI_WaitFlagStateUntilTimeout>
 8004bd4:	4603      	mov	r3, r0
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d016      	beq.n	8004c08 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004bde:	f043 0220 	orr.w	r2, r3, #32
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8004be6:	2303      	movs	r3, #3
 8004be8:	e00f      	b.n	8004c0a <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004bea:	697b      	ldr	r3, [r7, #20]
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d00a      	beq.n	8004c06 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8004bf0:	697b      	ldr	r3, [r7, #20]
 8004bf2:	3b01      	subs	r3, #1
 8004bf4:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	689b      	ldr	r3, [r3, #8]
 8004bfc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c00:	2b80      	cmp	r3, #128	; 0x80
 8004c02:	d0f2      	beq.n	8004bea <SPI_EndRxTxTransaction+0x52>
 8004c04:	e000      	b.n	8004c08 <SPI_EndRxTxTransaction+0x70>
        break;
 8004c06:	bf00      	nop
  }

  return HAL_OK;
 8004c08:	2300      	movs	r3, #0
}
 8004c0a:	4618      	mov	r0, r3
 8004c0c:	3718      	adds	r7, #24
 8004c0e:	46bd      	mov	sp, r7
 8004c10:	bd80      	pop	{r7, pc}
 8004c12:	bf00      	nop
 8004c14:	20000000 	.word	0x20000000
 8004c18:	165e9f81 	.word	0x165e9f81

08004c1c <HAL_SRAM_Init>:
  * @param  Timing Pointer to SRAM control timing structure 
  * @param  ExtTiming Pointer to SRAM extended mode timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{ 
 8004c1c:	b580      	push	{r7, lr}
 8004c1e:	b084      	sub	sp, #16
 8004c20:	af00      	add	r7, sp, #0
 8004c22:	60f8      	str	r0, [r7, #12]
 8004c24:	60b9      	str	r1, [r7, #8]
 8004c26:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if(hsram == NULL)
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d101      	bne.n	8004c32 <HAL_SRAM_Init+0x16>
  {
     return HAL_ERROR;
 8004c2e:	2301      	movs	r3, #1
 8004c30:	e034      	b.n	8004c9c <HAL_SRAM_Init+0x80>
  }
  
  if(hsram->State == HAL_SRAM_STATE_RESET)
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8004c38:	b2db      	uxtb	r3, r3
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d106      	bne.n	8004c4c <HAL_SRAM_Init+0x30>
  {  
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	2200      	movs	r2, #0
 8004c42:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8004c46:	68f8      	ldr	r0, [r7, #12]
 8004c48:	f7fb fe8a 	bl	8000960 <HAL_SRAM_MspInit>
#endif
  }
  
  /* Initialize SRAM control Interface */
  FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	681a      	ldr	r2, [r3, #0]
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	3308      	adds	r3, #8
 8004c54:	4619      	mov	r1, r3
 8004c56:	4610      	mov	r0, r2
 8004c58:	f001 fc6e 	bl	8006538 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank); 
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	6818      	ldr	r0, [r3, #0]
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	689b      	ldr	r3, [r3, #8]
 8004c64:	461a      	mov	r2, r3
 8004c66:	68b9      	ldr	r1, [r7, #8]
 8004c68:	f001 fcb8 	bl	80065dc <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,  hsram->Init.ExtendedMode);  
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	6858      	ldr	r0, [r3, #4]
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	689a      	ldr	r2, [r3, #8]
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c78:	6879      	ldr	r1, [r7, #4]
 8004c7a:	f001 fced 	bl	8006658 <FSMC_NORSRAM_Extended_Timing_Init>
  
  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank); 
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	68fa      	ldr	r2, [r7, #12]
 8004c84:	6892      	ldr	r2, [r2, #8]
 8004c86:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	68fa      	ldr	r2, [r7, #12]
 8004c90:	6892      	ldr	r2, [r2, #8]
 8004c92:	f041 0101 	orr.w	r1, r1, #1
 8004c96:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  return HAL_OK;
 8004c9a:	2300      	movs	r3, #0
}
 8004c9c:	4618      	mov	r0, r3
 8004c9e:	3710      	adds	r7, #16
 8004ca0:	46bd      	mov	sp, r7
 8004ca2:	bd80      	pop	{r7, pc}

08004ca4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004ca4:	b580      	push	{r7, lr}
 8004ca6:	b082      	sub	sp, #8
 8004ca8:	af00      	add	r7, sp, #0
 8004caa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d101      	bne.n	8004cb6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004cb2:	2301      	movs	r3, #1
 8004cb4:	e041      	b.n	8004d3a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004cbc:	b2db      	uxtb	r3, r3
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d106      	bne.n	8004cd0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	2200      	movs	r2, #0
 8004cc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004cca:	6878      	ldr	r0, [r7, #4]
 8004ccc:	f7fd f81e 	bl	8001d0c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	2202      	movs	r2, #2
 8004cd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	681a      	ldr	r2, [r3, #0]
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	3304      	adds	r3, #4
 8004ce0:	4619      	mov	r1, r3
 8004ce2:	4610      	mov	r0, r2
 8004ce4:	f000 fa96 	bl	8005214 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	2201      	movs	r2, #1
 8004cec:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	2201      	movs	r2, #1
 8004cf4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	2201      	movs	r2, #1
 8004cfc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	2201      	movs	r2, #1
 8004d04:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	2201      	movs	r2, #1
 8004d0c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	2201      	movs	r2, #1
 8004d14:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	2201      	movs	r2, #1
 8004d1c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	2201      	movs	r2, #1
 8004d24:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	2201      	movs	r2, #1
 8004d2c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	2201      	movs	r2, #1
 8004d34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004d38:	2300      	movs	r3, #0
}
 8004d3a:	4618      	mov	r0, r3
 8004d3c:	3708      	adds	r7, #8
 8004d3e:	46bd      	mov	sp, r7
 8004d40:	bd80      	pop	{r7, pc}
	...

08004d44 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004d44:	b480      	push	{r7}
 8004d46:	b085      	sub	sp, #20
 8004d48:	af00      	add	r7, sp, #0
 8004d4a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d52:	b2db      	uxtb	r3, r3
 8004d54:	2b01      	cmp	r3, #1
 8004d56:	d001      	beq.n	8004d5c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004d58:	2301      	movs	r3, #1
 8004d5a:	e04e      	b.n	8004dfa <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	2202      	movs	r2, #2
 8004d60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	68da      	ldr	r2, [r3, #12]
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	f042 0201 	orr.w	r2, r2, #1
 8004d72:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	4a23      	ldr	r2, [pc, #140]	; (8004e08 <HAL_TIM_Base_Start_IT+0xc4>)
 8004d7a:	4293      	cmp	r3, r2
 8004d7c:	d022      	beq.n	8004dc4 <HAL_TIM_Base_Start_IT+0x80>
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004d86:	d01d      	beq.n	8004dc4 <HAL_TIM_Base_Start_IT+0x80>
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	4a1f      	ldr	r2, [pc, #124]	; (8004e0c <HAL_TIM_Base_Start_IT+0xc8>)
 8004d8e:	4293      	cmp	r3, r2
 8004d90:	d018      	beq.n	8004dc4 <HAL_TIM_Base_Start_IT+0x80>
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	4a1e      	ldr	r2, [pc, #120]	; (8004e10 <HAL_TIM_Base_Start_IT+0xcc>)
 8004d98:	4293      	cmp	r3, r2
 8004d9a:	d013      	beq.n	8004dc4 <HAL_TIM_Base_Start_IT+0x80>
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	4a1c      	ldr	r2, [pc, #112]	; (8004e14 <HAL_TIM_Base_Start_IT+0xd0>)
 8004da2:	4293      	cmp	r3, r2
 8004da4:	d00e      	beq.n	8004dc4 <HAL_TIM_Base_Start_IT+0x80>
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	4a1b      	ldr	r2, [pc, #108]	; (8004e18 <HAL_TIM_Base_Start_IT+0xd4>)
 8004dac:	4293      	cmp	r3, r2
 8004dae:	d009      	beq.n	8004dc4 <HAL_TIM_Base_Start_IT+0x80>
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	4a19      	ldr	r2, [pc, #100]	; (8004e1c <HAL_TIM_Base_Start_IT+0xd8>)
 8004db6:	4293      	cmp	r3, r2
 8004db8:	d004      	beq.n	8004dc4 <HAL_TIM_Base_Start_IT+0x80>
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	4a18      	ldr	r2, [pc, #96]	; (8004e20 <HAL_TIM_Base_Start_IT+0xdc>)
 8004dc0:	4293      	cmp	r3, r2
 8004dc2:	d111      	bne.n	8004de8 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	689b      	ldr	r3, [r3, #8]
 8004dca:	f003 0307 	and.w	r3, r3, #7
 8004dce:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	2b06      	cmp	r3, #6
 8004dd4:	d010      	beq.n	8004df8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	681a      	ldr	r2, [r3, #0]
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	f042 0201 	orr.w	r2, r2, #1
 8004de4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004de6:	e007      	b.n	8004df8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	681a      	ldr	r2, [r3, #0]
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	f042 0201 	orr.w	r2, r2, #1
 8004df6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004df8:	2300      	movs	r3, #0
}
 8004dfa:	4618      	mov	r0, r3
 8004dfc:	3714      	adds	r7, #20
 8004dfe:	46bd      	mov	sp, r7
 8004e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e04:	4770      	bx	lr
 8004e06:	bf00      	nop
 8004e08:	40010000 	.word	0x40010000
 8004e0c:	40000400 	.word	0x40000400
 8004e10:	40000800 	.word	0x40000800
 8004e14:	40000c00 	.word	0x40000c00
 8004e18:	40010400 	.word	0x40010400
 8004e1c:	40014000 	.word	0x40014000
 8004e20:	40001800 	.word	0x40001800

08004e24 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004e24:	b580      	push	{r7, lr}
 8004e26:	b082      	sub	sp, #8
 8004e28:	af00      	add	r7, sp, #0
 8004e2a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	691b      	ldr	r3, [r3, #16]
 8004e32:	f003 0302 	and.w	r3, r3, #2
 8004e36:	2b02      	cmp	r3, #2
 8004e38:	d122      	bne.n	8004e80 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	68db      	ldr	r3, [r3, #12]
 8004e40:	f003 0302 	and.w	r3, r3, #2
 8004e44:	2b02      	cmp	r3, #2
 8004e46:	d11b      	bne.n	8004e80 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	f06f 0202 	mvn.w	r2, #2
 8004e50:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	2201      	movs	r2, #1
 8004e56:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	699b      	ldr	r3, [r3, #24]
 8004e5e:	f003 0303 	and.w	r3, r3, #3
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d003      	beq.n	8004e6e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004e66:	6878      	ldr	r0, [r7, #4]
 8004e68:	f000 f9b5 	bl	80051d6 <HAL_TIM_IC_CaptureCallback>
 8004e6c:	e005      	b.n	8004e7a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004e6e:	6878      	ldr	r0, [r7, #4]
 8004e70:	f000 f9a7 	bl	80051c2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004e74:	6878      	ldr	r0, [r7, #4]
 8004e76:	f000 f9b8 	bl	80051ea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	2200      	movs	r2, #0
 8004e7e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	691b      	ldr	r3, [r3, #16]
 8004e86:	f003 0304 	and.w	r3, r3, #4
 8004e8a:	2b04      	cmp	r3, #4
 8004e8c:	d122      	bne.n	8004ed4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	68db      	ldr	r3, [r3, #12]
 8004e94:	f003 0304 	and.w	r3, r3, #4
 8004e98:	2b04      	cmp	r3, #4
 8004e9a:	d11b      	bne.n	8004ed4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	f06f 0204 	mvn.w	r2, #4
 8004ea4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	2202      	movs	r2, #2
 8004eaa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	699b      	ldr	r3, [r3, #24]
 8004eb2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d003      	beq.n	8004ec2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004eba:	6878      	ldr	r0, [r7, #4]
 8004ebc:	f000 f98b 	bl	80051d6 <HAL_TIM_IC_CaptureCallback>
 8004ec0:	e005      	b.n	8004ece <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004ec2:	6878      	ldr	r0, [r7, #4]
 8004ec4:	f000 f97d 	bl	80051c2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ec8:	6878      	ldr	r0, [r7, #4]
 8004eca:	f000 f98e 	bl	80051ea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	2200      	movs	r2, #0
 8004ed2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	691b      	ldr	r3, [r3, #16]
 8004eda:	f003 0308 	and.w	r3, r3, #8
 8004ede:	2b08      	cmp	r3, #8
 8004ee0:	d122      	bne.n	8004f28 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	68db      	ldr	r3, [r3, #12]
 8004ee8:	f003 0308 	and.w	r3, r3, #8
 8004eec:	2b08      	cmp	r3, #8
 8004eee:	d11b      	bne.n	8004f28 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	f06f 0208 	mvn.w	r2, #8
 8004ef8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	2204      	movs	r2, #4
 8004efe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	69db      	ldr	r3, [r3, #28]
 8004f06:	f003 0303 	and.w	r3, r3, #3
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d003      	beq.n	8004f16 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004f0e:	6878      	ldr	r0, [r7, #4]
 8004f10:	f000 f961 	bl	80051d6 <HAL_TIM_IC_CaptureCallback>
 8004f14:	e005      	b.n	8004f22 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f16:	6878      	ldr	r0, [r7, #4]
 8004f18:	f000 f953 	bl	80051c2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f1c:	6878      	ldr	r0, [r7, #4]
 8004f1e:	f000 f964 	bl	80051ea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	2200      	movs	r2, #0
 8004f26:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	691b      	ldr	r3, [r3, #16]
 8004f2e:	f003 0310 	and.w	r3, r3, #16
 8004f32:	2b10      	cmp	r3, #16
 8004f34:	d122      	bne.n	8004f7c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	68db      	ldr	r3, [r3, #12]
 8004f3c:	f003 0310 	and.w	r3, r3, #16
 8004f40:	2b10      	cmp	r3, #16
 8004f42:	d11b      	bne.n	8004f7c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	f06f 0210 	mvn.w	r2, #16
 8004f4c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	2208      	movs	r2, #8
 8004f52:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	69db      	ldr	r3, [r3, #28]
 8004f5a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d003      	beq.n	8004f6a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004f62:	6878      	ldr	r0, [r7, #4]
 8004f64:	f000 f937 	bl	80051d6 <HAL_TIM_IC_CaptureCallback>
 8004f68:	e005      	b.n	8004f76 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f6a:	6878      	ldr	r0, [r7, #4]
 8004f6c:	f000 f929 	bl	80051c2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f70:	6878      	ldr	r0, [r7, #4]
 8004f72:	f000 f93a 	bl	80051ea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	2200      	movs	r2, #0
 8004f7a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	691b      	ldr	r3, [r3, #16]
 8004f82:	f003 0301 	and.w	r3, r3, #1
 8004f86:	2b01      	cmp	r3, #1
 8004f88:	d10e      	bne.n	8004fa8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	68db      	ldr	r3, [r3, #12]
 8004f90:	f003 0301 	and.w	r3, r3, #1
 8004f94:	2b01      	cmp	r3, #1
 8004f96:	d107      	bne.n	8004fa8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	f06f 0201 	mvn.w	r2, #1
 8004fa0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004fa2:	6878      	ldr	r0, [r7, #4]
 8004fa4:	f7fc fca2 	bl	80018ec <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	691b      	ldr	r3, [r3, #16]
 8004fae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004fb2:	2b80      	cmp	r3, #128	; 0x80
 8004fb4:	d10e      	bne.n	8004fd4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	68db      	ldr	r3, [r3, #12]
 8004fbc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004fc0:	2b80      	cmp	r3, #128	; 0x80
 8004fc2:	d107      	bne.n	8004fd4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004fcc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004fce:	6878      	ldr	r0, [r7, #4]
 8004fd0:	f000 fae0 	bl	8005594 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	691b      	ldr	r3, [r3, #16]
 8004fda:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004fde:	2b40      	cmp	r3, #64	; 0x40
 8004fe0:	d10e      	bne.n	8005000 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	68db      	ldr	r3, [r3, #12]
 8004fe8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004fec:	2b40      	cmp	r3, #64	; 0x40
 8004fee:	d107      	bne.n	8005000 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004ff8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004ffa:	6878      	ldr	r0, [r7, #4]
 8004ffc:	f000 f8ff 	bl	80051fe <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	691b      	ldr	r3, [r3, #16]
 8005006:	f003 0320 	and.w	r3, r3, #32
 800500a:	2b20      	cmp	r3, #32
 800500c:	d10e      	bne.n	800502c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	68db      	ldr	r3, [r3, #12]
 8005014:	f003 0320 	and.w	r3, r3, #32
 8005018:	2b20      	cmp	r3, #32
 800501a:	d107      	bne.n	800502c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	f06f 0220 	mvn.w	r2, #32
 8005024:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005026:	6878      	ldr	r0, [r7, #4]
 8005028:	f000 faaa 	bl	8005580 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800502c:	bf00      	nop
 800502e:	3708      	adds	r7, #8
 8005030:	46bd      	mov	sp, r7
 8005032:	bd80      	pop	{r7, pc}

08005034 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005034:	b580      	push	{r7, lr}
 8005036:	b084      	sub	sp, #16
 8005038:	af00      	add	r7, sp, #0
 800503a:	6078      	str	r0, [r7, #4]
 800503c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800503e:	2300      	movs	r3, #0
 8005040:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005048:	2b01      	cmp	r3, #1
 800504a:	d101      	bne.n	8005050 <HAL_TIM_ConfigClockSource+0x1c>
 800504c:	2302      	movs	r3, #2
 800504e:	e0b4      	b.n	80051ba <HAL_TIM_ConfigClockSource+0x186>
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	2201      	movs	r2, #1
 8005054:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	2202      	movs	r2, #2
 800505c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	689b      	ldr	r3, [r3, #8]
 8005066:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005068:	68bb      	ldr	r3, [r7, #8]
 800506a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800506e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005070:	68bb      	ldr	r3, [r7, #8]
 8005072:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005076:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	68ba      	ldr	r2, [r7, #8]
 800507e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005080:	683b      	ldr	r3, [r7, #0]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005088:	d03e      	beq.n	8005108 <HAL_TIM_ConfigClockSource+0xd4>
 800508a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800508e:	f200 8087 	bhi.w	80051a0 <HAL_TIM_ConfigClockSource+0x16c>
 8005092:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005096:	f000 8086 	beq.w	80051a6 <HAL_TIM_ConfigClockSource+0x172>
 800509a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800509e:	d87f      	bhi.n	80051a0 <HAL_TIM_ConfigClockSource+0x16c>
 80050a0:	2b70      	cmp	r3, #112	; 0x70
 80050a2:	d01a      	beq.n	80050da <HAL_TIM_ConfigClockSource+0xa6>
 80050a4:	2b70      	cmp	r3, #112	; 0x70
 80050a6:	d87b      	bhi.n	80051a0 <HAL_TIM_ConfigClockSource+0x16c>
 80050a8:	2b60      	cmp	r3, #96	; 0x60
 80050aa:	d050      	beq.n	800514e <HAL_TIM_ConfigClockSource+0x11a>
 80050ac:	2b60      	cmp	r3, #96	; 0x60
 80050ae:	d877      	bhi.n	80051a0 <HAL_TIM_ConfigClockSource+0x16c>
 80050b0:	2b50      	cmp	r3, #80	; 0x50
 80050b2:	d03c      	beq.n	800512e <HAL_TIM_ConfigClockSource+0xfa>
 80050b4:	2b50      	cmp	r3, #80	; 0x50
 80050b6:	d873      	bhi.n	80051a0 <HAL_TIM_ConfigClockSource+0x16c>
 80050b8:	2b40      	cmp	r3, #64	; 0x40
 80050ba:	d058      	beq.n	800516e <HAL_TIM_ConfigClockSource+0x13a>
 80050bc:	2b40      	cmp	r3, #64	; 0x40
 80050be:	d86f      	bhi.n	80051a0 <HAL_TIM_ConfigClockSource+0x16c>
 80050c0:	2b30      	cmp	r3, #48	; 0x30
 80050c2:	d064      	beq.n	800518e <HAL_TIM_ConfigClockSource+0x15a>
 80050c4:	2b30      	cmp	r3, #48	; 0x30
 80050c6:	d86b      	bhi.n	80051a0 <HAL_TIM_ConfigClockSource+0x16c>
 80050c8:	2b20      	cmp	r3, #32
 80050ca:	d060      	beq.n	800518e <HAL_TIM_ConfigClockSource+0x15a>
 80050cc:	2b20      	cmp	r3, #32
 80050ce:	d867      	bhi.n	80051a0 <HAL_TIM_ConfigClockSource+0x16c>
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d05c      	beq.n	800518e <HAL_TIM_ConfigClockSource+0x15a>
 80050d4:	2b10      	cmp	r3, #16
 80050d6:	d05a      	beq.n	800518e <HAL_TIM_ConfigClockSource+0x15a>
 80050d8:	e062      	b.n	80051a0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	6818      	ldr	r0, [r3, #0]
 80050de:	683b      	ldr	r3, [r7, #0]
 80050e0:	6899      	ldr	r1, [r3, #8]
 80050e2:	683b      	ldr	r3, [r7, #0]
 80050e4:	685a      	ldr	r2, [r3, #4]
 80050e6:	683b      	ldr	r3, [r7, #0]
 80050e8:	68db      	ldr	r3, [r3, #12]
 80050ea:	f000 f9ad 	bl	8005448 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	689b      	ldr	r3, [r3, #8]
 80050f4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80050f6:	68bb      	ldr	r3, [r7, #8]
 80050f8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80050fc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	68ba      	ldr	r2, [r7, #8]
 8005104:	609a      	str	r2, [r3, #8]
      break;
 8005106:	e04f      	b.n	80051a8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	6818      	ldr	r0, [r3, #0]
 800510c:	683b      	ldr	r3, [r7, #0]
 800510e:	6899      	ldr	r1, [r3, #8]
 8005110:	683b      	ldr	r3, [r7, #0]
 8005112:	685a      	ldr	r2, [r3, #4]
 8005114:	683b      	ldr	r3, [r7, #0]
 8005116:	68db      	ldr	r3, [r3, #12]
 8005118:	f000 f996 	bl	8005448 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	689a      	ldr	r2, [r3, #8]
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800512a:	609a      	str	r2, [r3, #8]
      break;
 800512c:	e03c      	b.n	80051a8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	6818      	ldr	r0, [r3, #0]
 8005132:	683b      	ldr	r3, [r7, #0]
 8005134:	6859      	ldr	r1, [r3, #4]
 8005136:	683b      	ldr	r3, [r7, #0]
 8005138:	68db      	ldr	r3, [r3, #12]
 800513a:	461a      	mov	r2, r3
 800513c:	f000 f90a 	bl	8005354 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	2150      	movs	r1, #80	; 0x50
 8005146:	4618      	mov	r0, r3
 8005148:	f000 f963 	bl	8005412 <TIM_ITRx_SetConfig>
      break;
 800514c:	e02c      	b.n	80051a8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	6818      	ldr	r0, [r3, #0]
 8005152:	683b      	ldr	r3, [r7, #0]
 8005154:	6859      	ldr	r1, [r3, #4]
 8005156:	683b      	ldr	r3, [r7, #0]
 8005158:	68db      	ldr	r3, [r3, #12]
 800515a:	461a      	mov	r2, r3
 800515c:	f000 f929 	bl	80053b2 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	2160      	movs	r1, #96	; 0x60
 8005166:	4618      	mov	r0, r3
 8005168:	f000 f953 	bl	8005412 <TIM_ITRx_SetConfig>
      break;
 800516c:	e01c      	b.n	80051a8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	6818      	ldr	r0, [r3, #0]
 8005172:	683b      	ldr	r3, [r7, #0]
 8005174:	6859      	ldr	r1, [r3, #4]
 8005176:	683b      	ldr	r3, [r7, #0]
 8005178:	68db      	ldr	r3, [r3, #12]
 800517a:	461a      	mov	r2, r3
 800517c:	f000 f8ea 	bl	8005354 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	2140      	movs	r1, #64	; 0x40
 8005186:	4618      	mov	r0, r3
 8005188:	f000 f943 	bl	8005412 <TIM_ITRx_SetConfig>
      break;
 800518c:	e00c      	b.n	80051a8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681a      	ldr	r2, [r3, #0]
 8005192:	683b      	ldr	r3, [r7, #0]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	4619      	mov	r1, r3
 8005198:	4610      	mov	r0, r2
 800519a:	f000 f93a 	bl	8005412 <TIM_ITRx_SetConfig>
      break;
 800519e:	e003      	b.n	80051a8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80051a0:	2301      	movs	r3, #1
 80051a2:	73fb      	strb	r3, [r7, #15]
      break;
 80051a4:	e000      	b.n	80051a8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80051a6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	2201      	movs	r2, #1
 80051ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	2200      	movs	r2, #0
 80051b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80051b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80051ba:	4618      	mov	r0, r3
 80051bc:	3710      	adds	r7, #16
 80051be:	46bd      	mov	sp, r7
 80051c0:	bd80      	pop	{r7, pc}

080051c2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80051c2:	b480      	push	{r7}
 80051c4:	b083      	sub	sp, #12
 80051c6:	af00      	add	r7, sp, #0
 80051c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80051ca:	bf00      	nop
 80051cc:	370c      	adds	r7, #12
 80051ce:	46bd      	mov	sp, r7
 80051d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d4:	4770      	bx	lr

080051d6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80051d6:	b480      	push	{r7}
 80051d8:	b083      	sub	sp, #12
 80051da:	af00      	add	r7, sp, #0
 80051dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80051de:	bf00      	nop
 80051e0:	370c      	adds	r7, #12
 80051e2:	46bd      	mov	sp, r7
 80051e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e8:	4770      	bx	lr

080051ea <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80051ea:	b480      	push	{r7}
 80051ec:	b083      	sub	sp, #12
 80051ee:	af00      	add	r7, sp, #0
 80051f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80051f2:	bf00      	nop
 80051f4:	370c      	adds	r7, #12
 80051f6:	46bd      	mov	sp, r7
 80051f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051fc:	4770      	bx	lr

080051fe <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80051fe:	b480      	push	{r7}
 8005200:	b083      	sub	sp, #12
 8005202:	af00      	add	r7, sp, #0
 8005204:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005206:	bf00      	nop
 8005208:	370c      	adds	r7, #12
 800520a:	46bd      	mov	sp, r7
 800520c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005210:	4770      	bx	lr
	...

08005214 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005214:	b480      	push	{r7}
 8005216:	b085      	sub	sp, #20
 8005218:	af00      	add	r7, sp, #0
 800521a:	6078      	str	r0, [r7, #4]
 800521c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	4a40      	ldr	r2, [pc, #256]	; (8005328 <TIM_Base_SetConfig+0x114>)
 8005228:	4293      	cmp	r3, r2
 800522a:	d013      	beq.n	8005254 <TIM_Base_SetConfig+0x40>
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005232:	d00f      	beq.n	8005254 <TIM_Base_SetConfig+0x40>
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	4a3d      	ldr	r2, [pc, #244]	; (800532c <TIM_Base_SetConfig+0x118>)
 8005238:	4293      	cmp	r3, r2
 800523a:	d00b      	beq.n	8005254 <TIM_Base_SetConfig+0x40>
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	4a3c      	ldr	r2, [pc, #240]	; (8005330 <TIM_Base_SetConfig+0x11c>)
 8005240:	4293      	cmp	r3, r2
 8005242:	d007      	beq.n	8005254 <TIM_Base_SetConfig+0x40>
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	4a3b      	ldr	r2, [pc, #236]	; (8005334 <TIM_Base_SetConfig+0x120>)
 8005248:	4293      	cmp	r3, r2
 800524a:	d003      	beq.n	8005254 <TIM_Base_SetConfig+0x40>
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	4a3a      	ldr	r2, [pc, #232]	; (8005338 <TIM_Base_SetConfig+0x124>)
 8005250:	4293      	cmp	r3, r2
 8005252:	d108      	bne.n	8005266 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800525a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800525c:	683b      	ldr	r3, [r7, #0]
 800525e:	685b      	ldr	r3, [r3, #4]
 8005260:	68fa      	ldr	r2, [r7, #12]
 8005262:	4313      	orrs	r3, r2
 8005264:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	4a2f      	ldr	r2, [pc, #188]	; (8005328 <TIM_Base_SetConfig+0x114>)
 800526a:	4293      	cmp	r3, r2
 800526c:	d02b      	beq.n	80052c6 <TIM_Base_SetConfig+0xb2>
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005274:	d027      	beq.n	80052c6 <TIM_Base_SetConfig+0xb2>
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	4a2c      	ldr	r2, [pc, #176]	; (800532c <TIM_Base_SetConfig+0x118>)
 800527a:	4293      	cmp	r3, r2
 800527c:	d023      	beq.n	80052c6 <TIM_Base_SetConfig+0xb2>
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	4a2b      	ldr	r2, [pc, #172]	; (8005330 <TIM_Base_SetConfig+0x11c>)
 8005282:	4293      	cmp	r3, r2
 8005284:	d01f      	beq.n	80052c6 <TIM_Base_SetConfig+0xb2>
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	4a2a      	ldr	r2, [pc, #168]	; (8005334 <TIM_Base_SetConfig+0x120>)
 800528a:	4293      	cmp	r3, r2
 800528c:	d01b      	beq.n	80052c6 <TIM_Base_SetConfig+0xb2>
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	4a29      	ldr	r2, [pc, #164]	; (8005338 <TIM_Base_SetConfig+0x124>)
 8005292:	4293      	cmp	r3, r2
 8005294:	d017      	beq.n	80052c6 <TIM_Base_SetConfig+0xb2>
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	4a28      	ldr	r2, [pc, #160]	; (800533c <TIM_Base_SetConfig+0x128>)
 800529a:	4293      	cmp	r3, r2
 800529c:	d013      	beq.n	80052c6 <TIM_Base_SetConfig+0xb2>
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	4a27      	ldr	r2, [pc, #156]	; (8005340 <TIM_Base_SetConfig+0x12c>)
 80052a2:	4293      	cmp	r3, r2
 80052a4:	d00f      	beq.n	80052c6 <TIM_Base_SetConfig+0xb2>
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	4a26      	ldr	r2, [pc, #152]	; (8005344 <TIM_Base_SetConfig+0x130>)
 80052aa:	4293      	cmp	r3, r2
 80052ac:	d00b      	beq.n	80052c6 <TIM_Base_SetConfig+0xb2>
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	4a25      	ldr	r2, [pc, #148]	; (8005348 <TIM_Base_SetConfig+0x134>)
 80052b2:	4293      	cmp	r3, r2
 80052b4:	d007      	beq.n	80052c6 <TIM_Base_SetConfig+0xb2>
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	4a24      	ldr	r2, [pc, #144]	; (800534c <TIM_Base_SetConfig+0x138>)
 80052ba:	4293      	cmp	r3, r2
 80052bc:	d003      	beq.n	80052c6 <TIM_Base_SetConfig+0xb2>
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	4a23      	ldr	r2, [pc, #140]	; (8005350 <TIM_Base_SetConfig+0x13c>)
 80052c2:	4293      	cmp	r3, r2
 80052c4:	d108      	bne.n	80052d8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80052cc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80052ce:	683b      	ldr	r3, [r7, #0]
 80052d0:	68db      	ldr	r3, [r3, #12]
 80052d2:	68fa      	ldr	r2, [r7, #12]
 80052d4:	4313      	orrs	r3, r2
 80052d6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80052de:	683b      	ldr	r3, [r7, #0]
 80052e0:	695b      	ldr	r3, [r3, #20]
 80052e2:	4313      	orrs	r3, r2
 80052e4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	68fa      	ldr	r2, [r7, #12]
 80052ea:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80052ec:	683b      	ldr	r3, [r7, #0]
 80052ee:	689a      	ldr	r2, [r3, #8]
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80052f4:	683b      	ldr	r3, [r7, #0]
 80052f6:	681a      	ldr	r2, [r3, #0]
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	4a0a      	ldr	r2, [pc, #40]	; (8005328 <TIM_Base_SetConfig+0x114>)
 8005300:	4293      	cmp	r3, r2
 8005302:	d003      	beq.n	800530c <TIM_Base_SetConfig+0xf8>
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	4a0c      	ldr	r2, [pc, #48]	; (8005338 <TIM_Base_SetConfig+0x124>)
 8005308:	4293      	cmp	r3, r2
 800530a:	d103      	bne.n	8005314 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800530c:	683b      	ldr	r3, [r7, #0]
 800530e:	691a      	ldr	r2, [r3, #16]
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	2201      	movs	r2, #1
 8005318:	615a      	str	r2, [r3, #20]
}
 800531a:	bf00      	nop
 800531c:	3714      	adds	r7, #20
 800531e:	46bd      	mov	sp, r7
 8005320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005324:	4770      	bx	lr
 8005326:	bf00      	nop
 8005328:	40010000 	.word	0x40010000
 800532c:	40000400 	.word	0x40000400
 8005330:	40000800 	.word	0x40000800
 8005334:	40000c00 	.word	0x40000c00
 8005338:	40010400 	.word	0x40010400
 800533c:	40014000 	.word	0x40014000
 8005340:	40014400 	.word	0x40014400
 8005344:	40014800 	.word	0x40014800
 8005348:	40001800 	.word	0x40001800
 800534c:	40001c00 	.word	0x40001c00
 8005350:	40002000 	.word	0x40002000

08005354 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005354:	b480      	push	{r7}
 8005356:	b087      	sub	sp, #28
 8005358:	af00      	add	r7, sp, #0
 800535a:	60f8      	str	r0, [r7, #12]
 800535c:	60b9      	str	r1, [r7, #8]
 800535e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	6a1b      	ldr	r3, [r3, #32]
 8005364:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	6a1b      	ldr	r3, [r3, #32]
 800536a:	f023 0201 	bic.w	r2, r3, #1
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005372:	68fb      	ldr	r3, [r7, #12]
 8005374:	699b      	ldr	r3, [r3, #24]
 8005376:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005378:	693b      	ldr	r3, [r7, #16]
 800537a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800537e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	011b      	lsls	r3, r3, #4
 8005384:	693a      	ldr	r2, [r7, #16]
 8005386:	4313      	orrs	r3, r2
 8005388:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800538a:	697b      	ldr	r3, [r7, #20]
 800538c:	f023 030a 	bic.w	r3, r3, #10
 8005390:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005392:	697a      	ldr	r2, [r7, #20]
 8005394:	68bb      	ldr	r3, [r7, #8]
 8005396:	4313      	orrs	r3, r2
 8005398:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	693a      	ldr	r2, [r7, #16]
 800539e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	697a      	ldr	r2, [r7, #20]
 80053a4:	621a      	str	r2, [r3, #32]
}
 80053a6:	bf00      	nop
 80053a8:	371c      	adds	r7, #28
 80053aa:	46bd      	mov	sp, r7
 80053ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053b0:	4770      	bx	lr

080053b2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80053b2:	b480      	push	{r7}
 80053b4:	b087      	sub	sp, #28
 80053b6:	af00      	add	r7, sp, #0
 80053b8:	60f8      	str	r0, [r7, #12]
 80053ba:	60b9      	str	r1, [r7, #8]
 80053bc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	6a1b      	ldr	r3, [r3, #32]
 80053c2:	f023 0210 	bic.w	r2, r3, #16
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	699b      	ldr	r3, [r3, #24]
 80053ce:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	6a1b      	ldr	r3, [r3, #32]
 80053d4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80053d6:	697b      	ldr	r3, [r7, #20]
 80053d8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80053dc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	031b      	lsls	r3, r3, #12
 80053e2:	697a      	ldr	r2, [r7, #20]
 80053e4:	4313      	orrs	r3, r2
 80053e6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80053e8:	693b      	ldr	r3, [r7, #16]
 80053ea:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80053ee:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80053f0:	68bb      	ldr	r3, [r7, #8]
 80053f2:	011b      	lsls	r3, r3, #4
 80053f4:	693a      	ldr	r2, [r7, #16]
 80053f6:	4313      	orrs	r3, r2
 80053f8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	697a      	ldr	r2, [r7, #20]
 80053fe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	693a      	ldr	r2, [r7, #16]
 8005404:	621a      	str	r2, [r3, #32]
}
 8005406:	bf00      	nop
 8005408:	371c      	adds	r7, #28
 800540a:	46bd      	mov	sp, r7
 800540c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005410:	4770      	bx	lr

08005412 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005412:	b480      	push	{r7}
 8005414:	b085      	sub	sp, #20
 8005416:	af00      	add	r7, sp, #0
 8005418:	6078      	str	r0, [r7, #4]
 800541a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	689b      	ldr	r3, [r3, #8]
 8005420:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005428:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800542a:	683a      	ldr	r2, [r7, #0]
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	4313      	orrs	r3, r2
 8005430:	f043 0307 	orr.w	r3, r3, #7
 8005434:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	68fa      	ldr	r2, [r7, #12]
 800543a:	609a      	str	r2, [r3, #8]
}
 800543c:	bf00      	nop
 800543e:	3714      	adds	r7, #20
 8005440:	46bd      	mov	sp, r7
 8005442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005446:	4770      	bx	lr

08005448 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005448:	b480      	push	{r7}
 800544a:	b087      	sub	sp, #28
 800544c:	af00      	add	r7, sp, #0
 800544e:	60f8      	str	r0, [r7, #12]
 8005450:	60b9      	str	r1, [r7, #8]
 8005452:	607a      	str	r2, [r7, #4]
 8005454:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	689b      	ldr	r3, [r3, #8]
 800545a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800545c:	697b      	ldr	r3, [r7, #20]
 800545e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005462:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005464:	683b      	ldr	r3, [r7, #0]
 8005466:	021a      	lsls	r2, r3, #8
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	431a      	orrs	r2, r3
 800546c:	68bb      	ldr	r3, [r7, #8]
 800546e:	4313      	orrs	r3, r2
 8005470:	697a      	ldr	r2, [r7, #20]
 8005472:	4313      	orrs	r3, r2
 8005474:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	697a      	ldr	r2, [r7, #20]
 800547a:	609a      	str	r2, [r3, #8]
}
 800547c:	bf00      	nop
 800547e:	371c      	adds	r7, #28
 8005480:	46bd      	mov	sp, r7
 8005482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005486:	4770      	bx	lr

08005488 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005488:	b480      	push	{r7}
 800548a:	b085      	sub	sp, #20
 800548c:	af00      	add	r7, sp, #0
 800548e:	6078      	str	r0, [r7, #4]
 8005490:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005498:	2b01      	cmp	r3, #1
 800549a:	d101      	bne.n	80054a0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800549c:	2302      	movs	r3, #2
 800549e:	e05a      	b.n	8005556 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	2201      	movs	r2, #1
 80054a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	2202      	movs	r2, #2
 80054ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	685b      	ldr	r3, [r3, #4]
 80054b6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	689b      	ldr	r3, [r3, #8]
 80054be:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80054c6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80054c8:	683b      	ldr	r3, [r7, #0]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	68fa      	ldr	r2, [r7, #12]
 80054ce:	4313      	orrs	r3, r2
 80054d0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	68fa      	ldr	r2, [r7, #12]
 80054d8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	4a21      	ldr	r2, [pc, #132]	; (8005564 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80054e0:	4293      	cmp	r3, r2
 80054e2:	d022      	beq.n	800552a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80054ec:	d01d      	beq.n	800552a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	4a1d      	ldr	r2, [pc, #116]	; (8005568 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80054f4:	4293      	cmp	r3, r2
 80054f6:	d018      	beq.n	800552a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	4a1b      	ldr	r2, [pc, #108]	; (800556c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80054fe:	4293      	cmp	r3, r2
 8005500:	d013      	beq.n	800552a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	4a1a      	ldr	r2, [pc, #104]	; (8005570 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005508:	4293      	cmp	r3, r2
 800550a:	d00e      	beq.n	800552a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	4a18      	ldr	r2, [pc, #96]	; (8005574 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005512:	4293      	cmp	r3, r2
 8005514:	d009      	beq.n	800552a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	4a17      	ldr	r2, [pc, #92]	; (8005578 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800551c:	4293      	cmp	r3, r2
 800551e:	d004      	beq.n	800552a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	4a15      	ldr	r2, [pc, #84]	; (800557c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005526:	4293      	cmp	r3, r2
 8005528:	d10c      	bne.n	8005544 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800552a:	68bb      	ldr	r3, [r7, #8]
 800552c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005530:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005532:	683b      	ldr	r3, [r7, #0]
 8005534:	685b      	ldr	r3, [r3, #4]
 8005536:	68ba      	ldr	r2, [r7, #8]
 8005538:	4313      	orrs	r3, r2
 800553a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	68ba      	ldr	r2, [r7, #8]
 8005542:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	2201      	movs	r2, #1
 8005548:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	2200      	movs	r2, #0
 8005550:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005554:	2300      	movs	r3, #0
}
 8005556:	4618      	mov	r0, r3
 8005558:	3714      	adds	r7, #20
 800555a:	46bd      	mov	sp, r7
 800555c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005560:	4770      	bx	lr
 8005562:	bf00      	nop
 8005564:	40010000 	.word	0x40010000
 8005568:	40000400 	.word	0x40000400
 800556c:	40000800 	.word	0x40000800
 8005570:	40000c00 	.word	0x40000c00
 8005574:	40010400 	.word	0x40010400
 8005578:	40014000 	.word	0x40014000
 800557c:	40001800 	.word	0x40001800

08005580 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005580:	b480      	push	{r7}
 8005582:	b083      	sub	sp, #12
 8005584:	af00      	add	r7, sp, #0
 8005586:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005588:	bf00      	nop
 800558a:	370c      	adds	r7, #12
 800558c:	46bd      	mov	sp, r7
 800558e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005592:	4770      	bx	lr

08005594 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005594:	b480      	push	{r7}
 8005596:	b083      	sub	sp, #12
 8005598:	af00      	add	r7, sp, #0
 800559a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800559c:	bf00      	nop
 800559e:	370c      	adds	r7, #12
 80055a0:	46bd      	mov	sp, r7
 80055a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a6:	4770      	bx	lr

080055a8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80055a8:	b580      	push	{r7, lr}
 80055aa:	b082      	sub	sp, #8
 80055ac:	af00      	add	r7, sp, #0
 80055ae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d101      	bne.n	80055ba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80055b6:	2301      	movs	r3, #1
 80055b8:	e03f      	b.n	800563a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80055c0:	b2db      	uxtb	r3, r3
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d106      	bne.n	80055d4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	2200      	movs	r2, #0
 80055ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80055ce:	6878      	ldr	r0, [r7, #4]
 80055d0:	f7fc fcae 	bl	8001f30 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	2224      	movs	r2, #36	; 0x24
 80055d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	68da      	ldr	r2, [r3, #12]
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80055ea:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80055ec:	6878      	ldr	r0, [r7, #4]
 80055ee:	f000 fddb 	bl	80061a8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	691a      	ldr	r2, [r3, #16]
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005600:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	695a      	ldr	r2, [r3, #20]
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005610:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	68da      	ldr	r2, [r3, #12]
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005620:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	2200      	movs	r2, #0
 8005626:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	2220      	movs	r2, #32
 800562c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	2220      	movs	r2, #32
 8005634:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005638:	2300      	movs	r3, #0
}
 800563a:	4618      	mov	r0, r3
 800563c:	3708      	adds	r7, #8
 800563e:	46bd      	mov	sp, r7
 8005640:	bd80      	pop	{r7, pc}

08005642 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005642:	b580      	push	{r7, lr}
 8005644:	b08a      	sub	sp, #40	; 0x28
 8005646:	af02      	add	r7, sp, #8
 8005648:	60f8      	str	r0, [r7, #12]
 800564a:	60b9      	str	r1, [r7, #8]
 800564c:	603b      	str	r3, [r7, #0]
 800564e:	4613      	mov	r3, r2
 8005650:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005652:	2300      	movs	r3, #0
 8005654:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800565c:	b2db      	uxtb	r3, r3
 800565e:	2b20      	cmp	r3, #32
 8005660:	d17c      	bne.n	800575c <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005662:	68bb      	ldr	r3, [r7, #8]
 8005664:	2b00      	cmp	r3, #0
 8005666:	d002      	beq.n	800566e <HAL_UART_Transmit+0x2c>
 8005668:	88fb      	ldrh	r3, [r7, #6]
 800566a:	2b00      	cmp	r3, #0
 800566c:	d101      	bne.n	8005672 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800566e:	2301      	movs	r3, #1
 8005670:	e075      	b.n	800575e <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005672:	68fb      	ldr	r3, [r7, #12]
 8005674:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005678:	2b01      	cmp	r3, #1
 800567a:	d101      	bne.n	8005680 <HAL_UART_Transmit+0x3e>
 800567c:	2302      	movs	r3, #2
 800567e:	e06e      	b.n	800575e <HAL_UART_Transmit+0x11c>
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	2201      	movs	r2, #1
 8005684:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	2200      	movs	r2, #0
 800568c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	2221      	movs	r2, #33	; 0x21
 8005692:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005696:	f7fc fd69 	bl	800216c <HAL_GetTick>
 800569a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	88fa      	ldrh	r2, [r7, #6]
 80056a0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	88fa      	ldrh	r2, [r7, #6]
 80056a6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	689b      	ldr	r3, [r3, #8]
 80056ac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80056b0:	d108      	bne.n	80056c4 <HAL_UART_Transmit+0x82>
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	691b      	ldr	r3, [r3, #16]
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d104      	bne.n	80056c4 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80056ba:	2300      	movs	r3, #0
 80056bc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80056be:	68bb      	ldr	r3, [r7, #8]
 80056c0:	61bb      	str	r3, [r7, #24]
 80056c2:	e003      	b.n	80056cc <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80056c4:	68bb      	ldr	r3, [r7, #8]
 80056c6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80056c8:	2300      	movs	r3, #0
 80056ca:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	2200      	movs	r2, #0
 80056d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80056d4:	e02a      	b.n	800572c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80056d6:	683b      	ldr	r3, [r7, #0]
 80056d8:	9300      	str	r3, [sp, #0]
 80056da:	697b      	ldr	r3, [r7, #20]
 80056dc:	2200      	movs	r2, #0
 80056de:	2180      	movs	r1, #128	; 0x80
 80056e0:	68f8      	ldr	r0, [r7, #12]
 80056e2:	f000 fb1f 	bl	8005d24 <UART_WaitOnFlagUntilTimeout>
 80056e6:	4603      	mov	r3, r0
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d001      	beq.n	80056f0 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80056ec:	2303      	movs	r3, #3
 80056ee:	e036      	b.n	800575e <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80056f0:	69fb      	ldr	r3, [r7, #28]
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d10b      	bne.n	800570e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80056f6:	69bb      	ldr	r3, [r7, #24]
 80056f8:	881b      	ldrh	r3, [r3, #0]
 80056fa:	461a      	mov	r2, r3
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005704:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005706:	69bb      	ldr	r3, [r7, #24]
 8005708:	3302      	adds	r3, #2
 800570a:	61bb      	str	r3, [r7, #24]
 800570c:	e007      	b.n	800571e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800570e:	69fb      	ldr	r3, [r7, #28]
 8005710:	781a      	ldrb	r2, [r3, #0]
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005718:	69fb      	ldr	r3, [r7, #28]
 800571a:	3301      	adds	r3, #1
 800571c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005722:	b29b      	uxth	r3, r3
 8005724:	3b01      	subs	r3, #1
 8005726:	b29a      	uxth	r2, r3
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005730:	b29b      	uxth	r3, r3
 8005732:	2b00      	cmp	r3, #0
 8005734:	d1cf      	bne.n	80056d6 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005736:	683b      	ldr	r3, [r7, #0]
 8005738:	9300      	str	r3, [sp, #0]
 800573a:	697b      	ldr	r3, [r7, #20]
 800573c:	2200      	movs	r2, #0
 800573e:	2140      	movs	r1, #64	; 0x40
 8005740:	68f8      	ldr	r0, [r7, #12]
 8005742:	f000 faef 	bl	8005d24 <UART_WaitOnFlagUntilTimeout>
 8005746:	4603      	mov	r3, r0
 8005748:	2b00      	cmp	r3, #0
 800574a:	d001      	beq.n	8005750 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800574c:	2303      	movs	r3, #3
 800574e:	e006      	b.n	800575e <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	2220      	movs	r2, #32
 8005754:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8005758:	2300      	movs	r3, #0
 800575a:	e000      	b.n	800575e <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800575c:	2302      	movs	r3, #2
  }
}
 800575e:	4618      	mov	r0, r3
 8005760:	3720      	adds	r7, #32
 8005762:	46bd      	mov	sp, r7
 8005764:	bd80      	pop	{r7, pc}

08005766 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005766:	b580      	push	{r7, lr}
 8005768:	b084      	sub	sp, #16
 800576a:	af00      	add	r7, sp, #0
 800576c:	60f8      	str	r0, [r7, #12]
 800576e:	60b9      	str	r1, [r7, #8]
 8005770:	4613      	mov	r3, r2
 8005772:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800577a:	b2db      	uxtb	r3, r3
 800577c:	2b20      	cmp	r3, #32
 800577e:	d11d      	bne.n	80057bc <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8005780:	68bb      	ldr	r3, [r7, #8]
 8005782:	2b00      	cmp	r3, #0
 8005784:	d002      	beq.n	800578c <HAL_UART_Receive_IT+0x26>
 8005786:	88fb      	ldrh	r3, [r7, #6]
 8005788:	2b00      	cmp	r3, #0
 800578a:	d101      	bne.n	8005790 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800578c:	2301      	movs	r3, #1
 800578e:	e016      	b.n	80057be <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005796:	2b01      	cmp	r3, #1
 8005798:	d101      	bne.n	800579e <HAL_UART_Receive_IT+0x38>
 800579a:	2302      	movs	r3, #2
 800579c:	e00f      	b.n	80057be <HAL_UART_Receive_IT+0x58>
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	2201      	movs	r2, #1
 80057a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	2200      	movs	r2, #0
 80057aa:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80057ac:	88fb      	ldrh	r3, [r7, #6]
 80057ae:	461a      	mov	r2, r3
 80057b0:	68b9      	ldr	r1, [r7, #8]
 80057b2:	68f8      	ldr	r0, [r7, #12]
 80057b4:	f000 fb24 	bl	8005e00 <UART_Start_Receive_IT>
 80057b8:	4603      	mov	r3, r0
 80057ba:	e000      	b.n	80057be <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 80057bc:	2302      	movs	r3, #2
  }
}
 80057be:	4618      	mov	r0, r3
 80057c0:	3710      	adds	r7, #16
 80057c2:	46bd      	mov	sp, r7
 80057c4:	bd80      	pop	{r7, pc}
	...

080057c8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80057c8:	b580      	push	{r7, lr}
 80057ca:	b0ba      	sub	sp, #232	; 0xe8
 80057cc:	af00      	add	r7, sp, #0
 80057ce:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	68db      	ldr	r3, [r3, #12]
 80057e0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	695b      	ldr	r3, [r3, #20]
 80057ea:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80057ee:	2300      	movs	r3, #0
 80057f0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80057f4:	2300      	movs	r3, #0
 80057f6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80057fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80057fe:	f003 030f 	and.w	r3, r3, #15
 8005802:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8005806:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800580a:	2b00      	cmp	r3, #0
 800580c:	d10f      	bne.n	800582e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800580e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005812:	f003 0320 	and.w	r3, r3, #32
 8005816:	2b00      	cmp	r3, #0
 8005818:	d009      	beq.n	800582e <HAL_UART_IRQHandler+0x66>
 800581a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800581e:	f003 0320 	and.w	r3, r3, #32
 8005822:	2b00      	cmp	r3, #0
 8005824:	d003      	beq.n	800582e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005826:	6878      	ldr	r0, [r7, #4]
 8005828:	f000 fc03 	bl	8006032 <UART_Receive_IT>
      return;
 800582c:	e256      	b.n	8005cdc <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800582e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005832:	2b00      	cmp	r3, #0
 8005834:	f000 80de 	beq.w	80059f4 <HAL_UART_IRQHandler+0x22c>
 8005838:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800583c:	f003 0301 	and.w	r3, r3, #1
 8005840:	2b00      	cmp	r3, #0
 8005842:	d106      	bne.n	8005852 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005844:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005848:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800584c:	2b00      	cmp	r3, #0
 800584e:	f000 80d1 	beq.w	80059f4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005852:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005856:	f003 0301 	and.w	r3, r3, #1
 800585a:	2b00      	cmp	r3, #0
 800585c:	d00b      	beq.n	8005876 <HAL_UART_IRQHandler+0xae>
 800585e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005862:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005866:	2b00      	cmp	r3, #0
 8005868:	d005      	beq.n	8005876 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800586e:	f043 0201 	orr.w	r2, r3, #1
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005876:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800587a:	f003 0304 	and.w	r3, r3, #4
 800587e:	2b00      	cmp	r3, #0
 8005880:	d00b      	beq.n	800589a <HAL_UART_IRQHandler+0xd2>
 8005882:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005886:	f003 0301 	and.w	r3, r3, #1
 800588a:	2b00      	cmp	r3, #0
 800588c:	d005      	beq.n	800589a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005892:	f043 0202 	orr.w	r2, r3, #2
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800589a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800589e:	f003 0302 	and.w	r3, r3, #2
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d00b      	beq.n	80058be <HAL_UART_IRQHandler+0xf6>
 80058a6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80058aa:	f003 0301 	and.w	r3, r3, #1
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d005      	beq.n	80058be <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058b6:	f043 0204 	orr.w	r2, r3, #4
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80058be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80058c2:	f003 0308 	and.w	r3, r3, #8
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d011      	beq.n	80058ee <HAL_UART_IRQHandler+0x126>
 80058ca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80058ce:	f003 0320 	and.w	r3, r3, #32
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d105      	bne.n	80058e2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80058d6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80058da:	f003 0301 	and.w	r3, r3, #1
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d005      	beq.n	80058ee <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058e6:	f043 0208 	orr.w	r2, r3, #8
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058f2:	2b00      	cmp	r3, #0
 80058f4:	f000 81ed 	beq.w	8005cd2 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80058f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80058fc:	f003 0320 	and.w	r3, r3, #32
 8005900:	2b00      	cmp	r3, #0
 8005902:	d008      	beq.n	8005916 <HAL_UART_IRQHandler+0x14e>
 8005904:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005908:	f003 0320 	and.w	r3, r3, #32
 800590c:	2b00      	cmp	r3, #0
 800590e:	d002      	beq.n	8005916 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005910:	6878      	ldr	r0, [r7, #4]
 8005912:	f000 fb8e 	bl	8006032 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	695b      	ldr	r3, [r3, #20]
 800591c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005920:	2b40      	cmp	r3, #64	; 0x40
 8005922:	bf0c      	ite	eq
 8005924:	2301      	moveq	r3, #1
 8005926:	2300      	movne	r3, #0
 8005928:	b2db      	uxtb	r3, r3
 800592a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005932:	f003 0308 	and.w	r3, r3, #8
 8005936:	2b00      	cmp	r3, #0
 8005938:	d103      	bne.n	8005942 <HAL_UART_IRQHandler+0x17a>
 800593a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800593e:	2b00      	cmp	r3, #0
 8005940:	d04f      	beq.n	80059e2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005942:	6878      	ldr	r0, [r7, #4]
 8005944:	f000 fa96 	bl	8005e74 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	695b      	ldr	r3, [r3, #20]
 800594e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005952:	2b40      	cmp	r3, #64	; 0x40
 8005954:	d141      	bne.n	80059da <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	3314      	adds	r3, #20
 800595c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005960:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005964:	e853 3f00 	ldrex	r3, [r3]
 8005968:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800596c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005970:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005974:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	3314      	adds	r3, #20
 800597e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8005982:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8005986:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800598a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800598e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8005992:	e841 2300 	strex	r3, r2, [r1]
 8005996:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800599a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d1d9      	bne.n	8005956 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d013      	beq.n	80059d2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059ae:	4a7d      	ldr	r2, [pc, #500]	; (8005ba4 <HAL_UART_IRQHandler+0x3dc>)
 80059b0:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059b6:	4618      	mov	r0, r3
 80059b8:	f7fc fd89 	bl	80024ce <HAL_DMA_Abort_IT>
 80059bc:	4603      	mov	r3, r0
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d016      	beq.n	80059f0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059c6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80059c8:	687a      	ldr	r2, [r7, #4]
 80059ca:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80059cc:	4610      	mov	r0, r2
 80059ce:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80059d0:	e00e      	b.n	80059f0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80059d2:	6878      	ldr	r0, [r7, #4]
 80059d4:	f000 f990 	bl	8005cf8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80059d8:	e00a      	b.n	80059f0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80059da:	6878      	ldr	r0, [r7, #4]
 80059dc:	f000 f98c 	bl	8005cf8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80059e0:	e006      	b.n	80059f0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80059e2:	6878      	ldr	r0, [r7, #4]
 80059e4:	f000 f988 	bl	8005cf8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	2200      	movs	r2, #0
 80059ec:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80059ee:	e170      	b.n	8005cd2 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80059f0:	bf00      	nop
    return;
 80059f2:	e16e      	b.n	8005cd2 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059f8:	2b01      	cmp	r3, #1
 80059fa:	f040 814a 	bne.w	8005c92 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80059fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005a02:	f003 0310 	and.w	r3, r3, #16
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	f000 8143 	beq.w	8005c92 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005a0c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005a10:	f003 0310 	and.w	r3, r3, #16
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	f000 813c 	beq.w	8005c92 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005a1a:	2300      	movs	r3, #0
 8005a1c:	60bb      	str	r3, [r7, #8]
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	60bb      	str	r3, [r7, #8]
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	685b      	ldr	r3, [r3, #4]
 8005a2c:	60bb      	str	r3, [r7, #8]
 8005a2e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	695b      	ldr	r3, [r3, #20]
 8005a36:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a3a:	2b40      	cmp	r3, #64	; 0x40
 8005a3c:	f040 80b4 	bne.w	8005ba8 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	685b      	ldr	r3, [r3, #4]
 8005a48:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005a4c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	f000 8140 	beq.w	8005cd6 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005a5a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005a5e:	429a      	cmp	r2, r3
 8005a60:	f080 8139 	bcs.w	8005cd6 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005a6a:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005a70:	69db      	ldr	r3, [r3, #28]
 8005a72:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005a76:	f000 8088 	beq.w	8005b8a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	330c      	adds	r3, #12
 8005a80:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a84:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005a88:	e853 3f00 	ldrex	r3, [r3]
 8005a8c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005a90:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005a94:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005a98:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	330c      	adds	r3, #12
 8005aa2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8005aa6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005aaa:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005aae:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8005ab2:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8005ab6:	e841 2300 	strex	r3, r2, [r1]
 8005aba:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8005abe:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d1d9      	bne.n	8005a7a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	3314      	adds	r3, #20
 8005acc:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ace:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005ad0:	e853 3f00 	ldrex	r3, [r3]
 8005ad4:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8005ad6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005ad8:	f023 0301 	bic.w	r3, r3, #1
 8005adc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	3314      	adds	r3, #20
 8005ae6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8005aea:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8005aee:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005af0:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8005af2:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8005af6:	e841 2300 	strex	r3, r2, [r1]
 8005afa:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8005afc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d1e1      	bne.n	8005ac6 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	3314      	adds	r3, #20
 8005b08:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b0a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005b0c:	e853 3f00 	ldrex	r3, [r3]
 8005b10:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8005b12:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005b14:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005b18:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	3314      	adds	r3, #20
 8005b22:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8005b26:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005b28:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b2a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8005b2c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005b2e:	e841 2300 	strex	r3, r2, [r1]
 8005b32:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8005b34:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d1e3      	bne.n	8005b02 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	2220      	movs	r2, #32
 8005b3e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	2200      	movs	r2, #0
 8005b46:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	330c      	adds	r3, #12
 8005b4e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b50:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005b52:	e853 3f00 	ldrex	r3, [r3]
 8005b56:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005b58:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005b5a:	f023 0310 	bic.w	r3, r3, #16
 8005b5e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	330c      	adds	r3, #12
 8005b68:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8005b6c:	65ba      	str	r2, [r7, #88]	; 0x58
 8005b6e:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b70:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005b72:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005b74:	e841 2300 	strex	r3, r2, [r1]
 8005b78:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005b7a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d1e3      	bne.n	8005b48 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b84:	4618      	mov	r0, r3
 8005b86:	f7fc fc32 	bl	80023ee <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005b92:	b29b      	uxth	r3, r3
 8005b94:	1ad3      	subs	r3, r2, r3
 8005b96:	b29b      	uxth	r3, r3
 8005b98:	4619      	mov	r1, r3
 8005b9a:	6878      	ldr	r0, [r7, #4]
 8005b9c:	f000 f8b6 	bl	8005d0c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005ba0:	e099      	b.n	8005cd6 <HAL_UART_IRQHandler+0x50e>
 8005ba2:	bf00      	nop
 8005ba4:	08005f3b 	.word	0x08005f3b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005bb0:	b29b      	uxth	r3, r3
 8005bb2:	1ad3      	subs	r3, r2, r3
 8005bb4:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005bbc:	b29b      	uxth	r3, r3
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	f000 808b 	beq.w	8005cda <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8005bc4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	f000 8086 	beq.w	8005cda <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	330c      	adds	r3, #12
 8005bd4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bd6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005bd8:	e853 3f00 	ldrex	r3, [r3]
 8005bdc:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005bde:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005be0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005be4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	330c      	adds	r3, #12
 8005bee:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8005bf2:	647a      	str	r2, [r7, #68]	; 0x44
 8005bf4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bf6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005bf8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005bfa:	e841 2300 	strex	r3, r2, [r1]
 8005bfe:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005c00:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d1e3      	bne.n	8005bce <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	3314      	adds	r3, #20
 8005c0c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c10:	e853 3f00 	ldrex	r3, [r3]
 8005c14:	623b      	str	r3, [r7, #32]
   return(result);
 8005c16:	6a3b      	ldr	r3, [r7, #32]
 8005c18:	f023 0301 	bic.w	r3, r3, #1
 8005c1c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	3314      	adds	r3, #20
 8005c26:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8005c2a:	633a      	str	r2, [r7, #48]	; 0x30
 8005c2c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c2e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005c30:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005c32:	e841 2300 	strex	r3, r2, [r1]
 8005c36:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005c38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d1e3      	bne.n	8005c06 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	2220      	movs	r2, #32
 8005c42:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	2200      	movs	r2, #0
 8005c4a:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	330c      	adds	r3, #12
 8005c52:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c54:	693b      	ldr	r3, [r7, #16]
 8005c56:	e853 3f00 	ldrex	r3, [r3]
 8005c5a:	60fb      	str	r3, [r7, #12]
   return(result);
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	f023 0310 	bic.w	r3, r3, #16
 8005c62:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	330c      	adds	r3, #12
 8005c6c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8005c70:	61fa      	str	r2, [r7, #28]
 8005c72:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c74:	69b9      	ldr	r1, [r7, #24]
 8005c76:	69fa      	ldr	r2, [r7, #28]
 8005c78:	e841 2300 	strex	r3, r2, [r1]
 8005c7c:	617b      	str	r3, [r7, #20]
   return(result);
 8005c7e:	697b      	ldr	r3, [r7, #20]
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d1e3      	bne.n	8005c4c <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005c84:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005c88:	4619      	mov	r1, r3
 8005c8a:	6878      	ldr	r0, [r7, #4]
 8005c8c:	f000 f83e 	bl	8005d0c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005c90:	e023      	b.n	8005cda <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005c92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005c96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d009      	beq.n	8005cb2 <HAL_UART_IRQHandler+0x4ea>
 8005c9e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005ca2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d003      	beq.n	8005cb2 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8005caa:	6878      	ldr	r0, [r7, #4]
 8005cac:	f000 f959 	bl	8005f62 <UART_Transmit_IT>
    return;
 8005cb0:	e014      	b.n	8005cdc <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005cb2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005cb6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d00e      	beq.n	8005cdc <HAL_UART_IRQHandler+0x514>
 8005cbe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005cc2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d008      	beq.n	8005cdc <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8005cca:	6878      	ldr	r0, [r7, #4]
 8005ccc:	f000 f999 	bl	8006002 <UART_EndTransmit_IT>
    return;
 8005cd0:	e004      	b.n	8005cdc <HAL_UART_IRQHandler+0x514>
    return;
 8005cd2:	bf00      	nop
 8005cd4:	e002      	b.n	8005cdc <HAL_UART_IRQHandler+0x514>
      return;
 8005cd6:	bf00      	nop
 8005cd8:	e000      	b.n	8005cdc <HAL_UART_IRQHandler+0x514>
      return;
 8005cda:	bf00      	nop
  }
}
 8005cdc:	37e8      	adds	r7, #232	; 0xe8
 8005cde:	46bd      	mov	sp, r7
 8005ce0:	bd80      	pop	{r7, pc}
 8005ce2:	bf00      	nop

08005ce4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005ce4:	b480      	push	{r7}
 8005ce6:	b083      	sub	sp, #12
 8005ce8:	af00      	add	r7, sp, #0
 8005cea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005cec:	bf00      	nop
 8005cee:	370c      	adds	r7, #12
 8005cf0:	46bd      	mov	sp, r7
 8005cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cf6:	4770      	bx	lr

08005cf8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005cf8:	b480      	push	{r7}
 8005cfa:	b083      	sub	sp, #12
 8005cfc:	af00      	add	r7, sp, #0
 8005cfe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005d00:	bf00      	nop
 8005d02:	370c      	adds	r7, #12
 8005d04:	46bd      	mov	sp, r7
 8005d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d0a:	4770      	bx	lr

08005d0c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005d0c:	b480      	push	{r7}
 8005d0e:	b083      	sub	sp, #12
 8005d10:	af00      	add	r7, sp, #0
 8005d12:	6078      	str	r0, [r7, #4]
 8005d14:	460b      	mov	r3, r1
 8005d16:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005d18:	bf00      	nop
 8005d1a:	370c      	adds	r7, #12
 8005d1c:	46bd      	mov	sp, r7
 8005d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d22:	4770      	bx	lr

08005d24 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005d24:	b580      	push	{r7, lr}
 8005d26:	b090      	sub	sp, #64	; 0x40
 8005d28:	af00      	add	r7, sp, #0
 8005d2a:	60f8      	str	r0, [r7, #12]
 8005d2c:	60b9      	str	r1, [r7, #8]
 8005d2e:	603b      	str	r3, [r7, #0]
 8005d30:	4613      	mov	r3, r2
 8005d32:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005d34:	e050      	b.n	8005dd8 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005d36:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005d38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d3c:	d04c      	beq.n	8005dd8 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005d3e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d007      	beq.n	8005d54 <UART_WaitOnFlagUntilTimeout+0x30>
 8005d44:	f7fc fa12 	bl	800216c <HAL_GetTick>
 8005d48:	4602      	mov	r2, r0
 8005d4a:	683b      	ldr	r3, [r7, #0]
 8005d4c:	1ad3      	subs	r3, r2, r3
 8005d4e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005d50:	429a      	cmp	r2, r3
 8005d52:	d241      	bcs.n	8005dd8 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	330c      	adds	r3, #12
 8005d5a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d5e:	e853 3f00 	ldrex	r3, [r3]
 8005d62:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005d64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d66:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005d6a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	330c      	adds	r3, #12
 8005d72:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005d74:	637a      	str	r2, [r7, #52]	; 0x34
 8005d76:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d78:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005d7a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005d7c:	e841 2300 	strex	r3, r2, [r1]
 8005d80:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005d82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d1e5      	bne.n	8005d54 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	3314      	adds	r3, #20
 8005d8e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d90:	697b      	ldr	r3, [r7, #20]
 8005d92:	e853 3f00 	ldrex	r3, [r3]
 8005d96:	613b      	str	r3, [r7, #16]
   return(result);
 8005d98:	693b      	ldr	r3, [r7, #16]
 8005d9a:	f023 0301 	bic.w	r3, r3, #1
 8005d9e:	63bb      	str	r3, [r7, #56]	; 0x38
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	3314      	adds	r3, #20
 8005da6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005da8:	623a      	str	r2, [r7, #32]
 8005daa:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dac:	69f9      	ldr	r1, [r7, #28]
 8005dae:	6a3a      	ldr	r2, [r7, #32]
 8005db0:	e841 2300 	strex	r3, r2, [r1]
 8005db4:	61bb      	str	r3, [r7, #24]
   return(result);
 8005db6:	69bb      	ldr	r3, [r7, #24]
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d1e5      	bne.n	8005d88 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	2220      	movs	r2, #32
 8005dc0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	2220      	movs	r2, #32
 8005dc8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	2200      	movs	r2, #0
 8005dd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005dd4:	2303      	movs	r3, #3
 8005dd6:	e00f      	b.n	8005df8 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	681a      	ldr	r2, [r3, #0]
 8005dde:	68bb      	ldr	r3, [r7, #8]
 8005de0:	4013      	ands	r3, r2
 8005de2:	68ba      	ldr	r2, [r7, #8]
 8005de4:	429a      	cmp	r2, r3
 8005de6:	bf0c      	ite	eq
 8005de8:	2301      	moveq	r3, #1
 8005dea:	2300      	movne	r3, #0
 8005dec:	b2db      	uxtb	r3, r3
 8005dee:	461a      	mov	r2, r3
 8005df0:	79fb      	ldrb	r3, [r7, #7]
 8005df2:	429a      	cmp	r2, r3
 8005df4:	d09f      	beq.n	8005d36 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005df6:	2300      	movs	r3, #0
}
 8005df8:	4618      	mov	r0, r3
 8005dfa:	3740      	adds	r7, #64	; 0x40
 8005dfc:	46bd      	mov	sp, r7
 8005dfe:	bd80      	pop	{r7, pc}

08005e00 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005e00:	b480      	push	{r7}
 8005e02:	b085      	sub	sp, #20
 8005e04:	af00      	add	r7, sp, #0
 8005e06:	60f8      	str	r0, [r7, #12]
 8005e08:	60b9      	str	r1, [r7, #8]
 8005e0a:	4613      	mov	r3, r2
 8005e0c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	68ba      	ldr	r2, [r7, #8]
 8005e12:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8005e14:	68fb      	ldr	r3, [r7, #12]
 8005e16:	88fa      	ldrh	r2, [r7, #6]
 8005e18:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8005e1a:	68fb      	ldr	r3, [r7, #12]
 8005e1c:	88fa      	ldrh	r2, [r7, #6]
 8005e1e:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	2200      	movs	r2, #0
 8005e24:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	2222      	movs	r2, #34	; 0x22
 8005e2a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	2200      	movs	r2, #0
 8005e32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	68da      	ldr	r2, [r3, #12]
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005e44:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	695a      	ldr	r2, [r3, #20]
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	f042 0201 	orr.w	r2, r2, #1
 8005e54:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	68da      	ldr	r2, [r3, #12]
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	f042 0220 	orr.w	r2, r2, #32
 8005e64:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005e66:	2300      	movs	r3, #0
}
 8005e68:	4618      	mov	r0, r3
 8005e6a:	3714      	adds	r7, #20
 8005e6c:	46bd      	mov	sp, r7
 8005e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e72:	4770      	bx	lr

08005e74 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005e74:	b480      	push	{r7}
 8005e76:	b095      	sub	sp, #84	; 0x54
 8005e78:	af00      	add	r7, sp, #0
 8005e7a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	330c      	adds	r3, #12
 8005e82:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e84:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005e86:	e853 3f00 	ldrex	r3, [r3]
 8005e8a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005e8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e8e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005e92:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	330c      	adds	r3, #12
 8005e9a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005e9c:	643a      	str	r2, [r7, #64]	; 0x40
 8005e9e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ea0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005ea2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005ea4:	e841 2300 	strex	r3, r2, [r1]
 8005ea8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005eaa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d1e5      	bne.n	8005e7c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	681b      	ldr	r3, [r3, #0]
 8005eb4:	3314      	adds	r3, #20
 8005eb6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005eb8:	6a3b      	ldr	r3, [r7, #32]
 8005eba:	e853 3f00 	ldrex	r3, [r3]
 8005ebe:	61fb      	str	r3, [r7, #28]
   return(result);
 8005ec0:	69fb      	ldr	r3, [r7, #28]
 8005ec2:	f023 0301 	bic.w	r3, r3, #1
 8005ec6:	64bb      	str	r3, [r7, #72]	; 0x48
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	3314      	adds	r3, #20
 8005ece:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005ed0:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005ed2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ed4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005ed6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005ed8:	e841 2300 	strex	r3, r2, [r1]
 8005edc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005ede:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d1e5      	bne.n	8005eb0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ee8:	2b01      	cmp	r3, #1
 8005eea:	d119      	bne.n	8005f20 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	330c      	adds	r3, #12
 8005ef2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	e853 3f00 	ldrex	r3, [r3]
 8005efa:	60bb      	str	r3, [r7, #8]
   return(result);
 8005efc:	68bb      	ldr	r3, [r7, #8]
 8005efe:	f023 0310 	bic.w	r3, r3, #16
 8005f02:	647b      	str	r3, [r7, #68]	; 0x44
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	330c      	adds	r3, #12
 8005f0a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005f0c:	61ba      	str	r2, [r7, #24]
 8005f0e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f10:	6979      	ldr	r1, [r7, #20]
 8005f12:	69ba      	ldr	r2, [r7, #24]
 8005f14:	e841 2300 	strex	r3, r2, [r1]
 8005f18:	613b      	str	r3, [r7, #16]
   return(result);
 8005f1a:	693b      	ldr	r3, [r7, #16]
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d1e5      	bne.n	8005eec <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	2220      	movs	r2, #32
 8005f24:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	2200      	movs	r2, #0
 8005f2c:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005f2e:	bf00      	nop
 8005f30:	3754      	adds	r7, #84	; 0x54
 8005f32:	46bd      	mov	sp, r7
 8005f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f38:	4770      	bx	lr

08005f3a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005f3a:	b580      	push	{r7, lr}
 8005f3c:	b084      	sub	sp, #16
 8005f3e:	af00      	add	r7, sp, #0
 8005f40:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f46:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	2200      	movs	r2, #0
 8005f4c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	2200      	movs	r2, #0
 8005f52:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005f54:	68f8      	ldr	r0, [r7, #12]
 8005f56:	f7ff fecf 	bl	8005cf8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005f5a:	bf00      	nop
 8005f5c:	3710      	adds	r7, #16
 8005f5e:	46bd      	mov	sp, r7
 8005f60:	bd80      	pop	{r7, pc}

08005f62 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005f62:	b480      	push	{r7}
 8005f64:	b085      	sub	sp, #20
 8005f66:	af00      	add	r7, sp, #0
 8005f68:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f70:	b2db      	uxtb	r3, r3
 8005f72:	2b21      	cmp	r3, #33	; 0x21
 8005f74:	d13e      	bne.n	8005ff4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	689b      	ldr	r3, [r3, #8]
 8005f7a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005f7e:	d114      	bne.n	8005faa <UART_Transmit_IT+0x48>
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	691b      	ldr	r3, [r3, #16]
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d110      	bne.n	8005faa <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	6a1b      	ldr	r3, [r3, #32]
 8005f8c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	881b      	ldrh	r3, [r3, #0]
 8005f92:	461a      	mov	r2, r3
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005f9c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	6a1b      	ldr	r3, [r3, #32]
 8005fa2:	1c9a      	adds	r2, r3, #2
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	621a      	str	r2, [r3, #32]
 8005fa8:	e008      	b.n	8005fbc <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	6a1b      	ldr	r3, [r3, #32]
 8005fae:	1c59      	adds	r1, r3, #1
 8005fb0:	687a      	ldr	r2, [r7, #4]
 8005fb2:	6211      	str	r1, [r2, #32]
 8005fb4:	781a      	ldrb	r2, [r3, #0]
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005fc0:	b29b      	uxth	r3, r3
 8005fc2:	3b01      	subs	r3, #1
 8005fc4:	b29b      	uxth	r3, r3
 8005fc6:	687a      	ldr	r2, [r7, #4]
 8005fc8:	4619      	mov	r1, r3
 8005fca:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d10f      	bne.n	8005ff0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	68da      	ldr	r2, [r3, #12]
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005fde:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	68da      	ldr	r2, [r3, #12]
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005fee:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005ff0:	2300      	movs	r3, #0
 8005ff2:	e000      	b.n	8005ff6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005ff4:	2302      	movs	r3, #2
  }
}
 8005ff6:	4618      	mov	r0, r3
 8005ff8:	3714      	adds	r7, #20
 8005ffa:	46bd      	mov	sp, r7
 8005ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006000:	4770      	bx	lr

08006002 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006002:	b580      	push	{r7, lr}
 8006004:	b082      	sub	sp, #8
 8006006:	af00      	add	r7, sp, #0
 8006008:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	68da      	ldr	r2, [r3, #12]
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006018:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	2220      	movs	r2, #32
 800601e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006022:	6878      	ldr	r0, [r7, #4]
 8006024:	f7ff fe5e 	bl	8005ce4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006028:	2300      	movs	r3, #0
}
 800602a:	4618      	mov	r0, r3
 800602c:	3708      	adds	r7, #8
 800602e:	46bd      	mov	sp, r7
 8006030:	bd80      	pop	{r7, pc}

08006032 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006032:	b580      	push	{r7, lr}
 8006034:	b08c      	sub	sp, #48	; 0x30
 8006036:	af00      	add	r7, sp, #0
 8006038:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006040:	b2db      	uxtb	r3, r3
 8006042:	2b22      	cmp	r3, #34	; 0x22
 8006044:	f040 80ab 	bne.w	800619e <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	689b      	ldr	r3, [r3, #8]
 800604c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006050:	d117      	bne.n	8006082 <UART_Receive_IT+0x50>
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	691b      	ldr	r3, [r3, #16]
 8006056:	2b00      	cmp	r3, #0
 8006058:	d113      	bne.n	8006082 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800605a:	2300      	movs	r3, #0
 800605c:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006062:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	685b      	ldr	r3, [r3, #4]
 800606a:	b29b      	uxth	r3, r3
 800606c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006070:	b29a      	uxth	r2, r3
 8006072:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006074:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800607a:	1c9a      	adds	r2, r3, #2
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	629a      	str	r2, [r3, #40]	; 0x28
 8006080:	e026      	b.n	80060d0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006086:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8006088:	2300      	movs	r3, #0
 800608a:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	689b      	ldr	r3, [r3, #8]
 8006090:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006094:	d007      	beq.n	80060a6 <UART_Receive_IT+0x74>
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	689b      	ldr	r3, [r3, #8]
 800609a:	2b00      	cmp	r3, #0
 800609c:	d10a      	bne.n	80060b4 <UART_Receive_IT+0x82>
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	691b      	ldr	r3, [r3, #16]
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d106      	bne.n	80060b4 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	685b      	ldr	r3, [r3, #4]
 80060ac:	b2da      	uxtb	r2, r3
 80060ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80060b0:	701a      	strb	r2, [r3, #0]
 80060b2:	e008      	b.n	80060c6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	685b      	ldr	r3, [r3, #4]
 80060ba:	b2db      	uxtb	r3, r3
 80060bc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80060c0:	b2da      	uxtb	r2, r3
 80060c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80060c4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060ca:	1c5a      	adds	r2, r3, #1
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80060d4:	b29b      	uxth	r3, r3
 80060d6:	3b01      	subs	r3, #1
 80060d8:	b29b      	uxth	r3, r3
 80060da:	687a      	ldr	r2, [r7, #4]
 80060dc:	4619      	mov	r1, r3
 80060de:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d15a      	bne.n	800619a <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	68da      	ldr	r2, [r3, #12]
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	f022 0220 	bic.w	r2, r2, #32
 80060f2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	68da      	ldr	r2, [r3, #12]
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006102:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	695a      	ldr	r2, [r3, #20]
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	f022 0201 	bic.w	r2, r2, #1
 8006112:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	2220      	movs	r2, #32
 8006118:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006120:	2b01      	cmp	r3, #1
 8006122:	d135      	bne.n	8006190 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	2200      	movs	r2, #0
 8006128:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	330c      	adds	r3, #12
 8006130:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006132:	697b      	ldr	r3, [r7, #20]
 8006134:	e853 3f00 	ldrex	r3, [r3]
 8006138:	613b      	str	r3, [r7, #16]
   return(result);
 800613a:	693b      	ldr	r3, [r7, #16]
 800613c:	f023 0310 	bic.w	r3, r3, #16
 8006140:	627b      	str	r3, [r7, #36]	; 0x24
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	330c      	adds	r3, #12
 8006148:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800614a:	623a      	str	r2, [r7, #32]
 800614c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800614e:	69f9      	ldr	r1, [r7, #28]
 8006150:	6a3a      	ldr	r2, [r7, #32]
 8006152:	e841 2300 	strex	r3, r2, [r1]
 8006156:	61bb      	str	r3, [r7, #24]
   return(result);
 8006158:	69bb      	ldr	r3, [r7, #24]
 800615a:	2b00      	cmp	r3, #0
 800615c:	d1e5      	bne.n	800612a <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	f003 0310 	and.w	r3, r3, #16
 8006168:	2b10      	cmp	r3, #16
 800616a:	d10a      	bne.n	8006182 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800616c:	2300      	movs	r3, #0
 800616e:	60fb      	str	r3, [r7, #12]
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	60fb      	str	r3, [r7, #12]
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	685b      	ldr	r3, [r3, #4]
 800617e:	60fb      	str	r3, [r7, #12]
 8006180:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006186:	4619      	mov	r1, r3
 8006188:	6878      	ldr	r0, [r7, #4]
 800618a:	f7ff fdbf 	bl	8005d0c <HAL_UARTEx_RxEventCallback>
 800618e:	e002      	b.n	8006196 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006190:	6878      	ldr	r0, [r7, #4]
 8006192:	f7fb fe7d 	bl	8001e90 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006196:	2300      	movs	r3, #0
 8006198:	e002      	b.n	80061a0 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800619a:	2300      	movs	r3, #0
 800619c:	e000      	b.n	80061a0 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800619e:	2302      	movs	r3, #2
  }
}
 80061a0:	4618      	mov	r0, r3
 80061a2:	3730      	adds	r7, #48	; 0x30
 80061a4:	46bd      	mov	sp, r7
 80061a6:	bd80      	pop	{r7, pc}

080061a8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80061a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061ac:	b09f      	sub	sp, #124	; 0x7c
 80061ae:	af00      	add	r7, sp, #0
 80061b0:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80061b2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	691b      	ldr	r3, [r3, #16]
 80061b8:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80061bc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80061be:	68d9      	ldr	r1, [r3, #12]
 80061c0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80061c2:	681a      	ldr	r2, [r3, #0]
 80061c4:	ea40 0301 	orr.w	r3, r0, r1
 80061c8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80061ca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80061cc:	689a      	ldr	r2, [r3, #8]
 80061ce:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80061d0:	691b      	ldr	r3, [r3, #16]
 80061d2:	431a      	orrs	r2, r3
 80061d4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80061d6:	695b      	ldr	r3, [r3, #20]
 80061d8:	431a      	orrs	r2, r3
 80061da:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80061dc:	69db      	ldr	r3, [r3, #28]
 80061de:	4313      	orrs	r3, r2
 80061e0:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 80061e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	68db      	ldr	r3, [r3, #12]
 80061e8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80061ec:	f021 010c 	bic.w	r1, r1, #12
 80061f0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80061f2:	681a      	ldr	r2, [r3, #0]
 80061f4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80061f6:	430b      	orrs	r3, r1
 80061f8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80061fa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	695b      	ldr	r3, [r3, #20]
 8006200:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8006204:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006206:	6999      	ldr	r1, [r3, #24]
 8006208:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800620a:	681a      	ldr	r2, [r3, #0]
 800620c:	ea40 0301 	orr.w	r3, r0, r1
 8006210:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006212:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006214:	681a      	ldr	r2, [r3, #0]
 8006216:	4bc5      	ldr	r3, [pc, #788]	; (800652c <UART_SetConfig+0x384>)
 8006218:	429a      	cmp	r2, r3
 800621a:	d004      	beq.n	8006226 <UART_SetConfig+0x7e>
 800621c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800621e:	681a      	ldr	r2, [r3, #0]
 8006220:	4bc3      	ldr	r3, [pc, #780]	; (8006530 <UART_SetConfig+0x388>)
 8006222:	429a      	cmp	r2, r3
 8006224:	d103      	bne.n	800622e <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006226:	f7fe f879 	bl	800431c <HAL_RCC_GetPCLK2Freq>
 800622a:	6778      	str	r0, [r7, #116]	; 0x74
 800622c:	e002      	b.n	8006234 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800622e:	f7fe f861 	bl	80042f4 <HAL_RCC_GetPCLK1Freq>
 8006232:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006234:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006236:	69db      	ldr	r3, [r3, #28]
 8006238:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800623c:	f040 80b6 	bne.w	80063ac <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006240:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006242:	461c      	mov	r4, r3
 8006244:	f04f 0500 	mov.w	r5, #0
 8006248:	4622      	mov	r2, r4
 800624a:	462b      	mov	r3, r5
 800624c:	1891      	adds	r1, r2, r2
 800624e:	6439      	str	r1, [r7, #64]	; 0x40
 8006250:	415b      	adcs	r3, r3
 8006252:	647b      	str	r3, [r7, #68]	; 0x44
 8006254:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8006258:	1912      	adds	r2, r2, r4
 800625a:	eb45 0303 	adc.w	r3, r5, r3
 800625e:	f04f 0000 	mov.w	r0, #0
 8006262:	f04f 0100 	mov.w	r1, #0
 8006266:	00d9      	lsls	r1, r3, #3
 8006268:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800626c:	00d0      	lsls	r0, r2, #3
 800626e:	4602      	mov	r2, r0
 8006270:	460b      	mov	r3, r1
 8006272:	1911      	adds	r1, r2, r4
 8006274:	6639      	str	r1, [r7, #96]	; 0x60
 8006276:	416b      	adcs	r3, r5
 8006278:	667b      	str	r3, [r7, #100]	; 0x64
 800627a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800627c:	685b      	ldr	r3, [r3, #4]
 800627e:	461a      	mov	r2, r3
 8006280:	f04f 0300 	mov.w	r3, #0
 8006284:	1891      	adds	r1, r2, r2
 8006286:	63b9      	str	r1, [r7, #56]	; 0x38
 8006288:	415b      	adcs	r3, r3
 800628a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800628c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006290:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8006294:	f7f9 ffec 	bl	8000270 <__aeabi_uldivmod>
 8006298:	4602      	mov	r2, r0
 800629a:	460b      	mov	r3, r1
 800629c:	4ba5      	ldr	r3, [pc, #660]	; (8006534 <UART_SetConfig+0x38c>)
 800629e:	fba3 2302 	umull	r2, r3, r3, r2
 80062a2:	095b      	lsrs	r3, r3, #5
 80062a4:	011e      	lsls	r6, r3, #4
 80062a6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80062a8:	461c      	mov	r4, r3
 80062aa:	f04f 0500 	mov.w	r5, #0
 80062ae:	4622      	mov	r2, r4
 80062b0:	462b      	mov	r3, r5
 80062b2:	1891      	adds	r1, r2, r2
 80062b4:	6339      	str	r1, [r7, #48]	; 0x30
 80062b6:	415b      	adcs	r3, r3
 80062b8:	637b      	str	r3, [r7, #52]	; 0x34
 80062ba:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80062be:	1912      	adds	r2, r2, r4
 80062c0:	eb45 0303 	adc.w	r3, r5, r3
 80062c4:	f04f 0000 	mov.w	r0, #0
 80062c8:	f04f 0100 	mov.w	r1, #0
 80062cc:	00d9      	lsls	r1, r3, #3
 80062ce:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80062d2:	00d0      	lsls	r0, r2, #3
 80062d4:	4602      	mov	r2, r0
 80062d6:	460b      	mov	r3, r1
 80062d8:	1911      	adds	r1, r2, r4
 80062da:	65b9      	str	r1, [r7, #88]	; 0x58
 80062dc:	416b      	adcs	r3, r5
 80062de:	65fb      	str	r3, [r7, #92]	; 0x5c
 80062e0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80062e2:	685b      	ldr	r3, [r3, #4]
 80062e4:	461a      	mov	r2, r3
 80062e6:	f04f 0300 	mov.w	r3, #0
 80062ea:	1891      	adds	r1, r2, r2
 80062ec:	62b9      	str	r1, [r7, #40]	; 0x28
 80062ee:	415b      	adcs	r3, r3
 80062f0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80062f2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80062f6:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 80062fa:	f7f9 ffb9 	bl	8000270 <__aeabi_uldivmod>
 80062fe:	4602      	mov	r2, r0
 8006300:	460b      	mov	r3, r1
 8006302:	4b8c      	ldr	r3, [pc, #560]	; (8006534 <UART_SetConfig+0x38c>)
 8006304:	fba3 1302 	umull	r1, r3, r3, r2
 8006308:	095b      	lsrs	r3, r3, #5
 800630a:	2164      	movs	r1, #100	; 0x64
 800630c:	fb01 f303 	mul.w	r3, r1, r3
 8006310:	1ad3      	subs	r3, r2, r3
 8006312:	00db      	lsls	r3, r3, #3
 8006314:	3332      	adds	r3, #50	; 0x32
 8006316:	4a87      	ldr	r2, [pc, #540]	; (8006534 <UART_SetConfig+0x38c>)
 8006318:	fba2 2303 	umull	r2, r3, r2, r3
 800631c:	095b      	lsrs	r3, r3, #5
 800631e:	005b      	lsls	r3, r3, #1
 8006320:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006324:	441e      	add	r6, r3
 8006326:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006328:	4618      	mov	r0, r3
 800632a:	f04f 0100 	mov.w	r1, #0
 800632e:	4602      	mov	r2, r0
 8006330:	460b      	mov	r3, r1
 8006332:	1894      	adds	r4, r2, r2
 8006334:	623c      	str	r4, [r7, #32]
 8006336:	415b      	adcs	r3, r3
 8006338:	627b      	str	r3, [r7, #36]	; 0x24
 800633a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800633e:	1812      	adds	r2, r2, r0
 8006340:	eb41 0303 	adc.w	r3, r1, r3
 8006344:	f04f 0400 	mov.w	r4, #0
 8006348:	f04f 0500 	mov.w	r5, #0
 800634c:	00dd      	lsls	r5, r3, #3
 800634e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8006352:	00d4      	lsls	r4, r2, #3
 8006354:	4622      	mov	r2, r4
 8006356:	462b      	mov	r3, r5
 8006358:	1814      	adds	r4, r2, r0
 800635a:	653c      	str	r4, [r7, #80]	; 0x50
 800635c:	414b      	adcs	r3, r1
 800635e:	657b      	str	r3, [r7, #84]	; 0x54
 8006360:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006362:	685b      	ldr	r3, [r3, #4]
 8006364:	461a      	mov	r2, r3
 8006366:	f04f 0300 	mov.w	r3, #0
 800636a:	1891      	adds	r1, r2, r2
 800636c:	61b9      	str	r1, [r7, #24]
 800636e:	415b      	adcs	r3, r3
 8006370:	61fb      	str	r3, [r7, #28]
 8006372:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006376:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800637a:	f7f9 ff79 	bl	8000270 <__aeabi_uldivmod>
 800637e:	4602      	mov	r2, r0
 8006380:	460b      	mov	r3, r1
 8006382:	4b6c      	ldr	r3, [pc, #432]	; (8006534 <UART_SetConfig+0x38c>)
 8006384:	fba3 1302 	umull	r1, r3, r3, r2
 8006388:	095b      	lsrs	r3, r3, #5
 800638a:	2164      	movs	r1, #100	; 0x64
 800638c:	fb01 f303 	mul.w	r3, r1, r3
 8006390:	1ad3      	subs	r3, r2, r3
 8006392:	00db      	lsls	r3, r3, #3
 8006394:	3332      	adds	r3, #50	; 0x32
 8006396:	4a67      	ldr	r2, [pc, #412]	; (8006534 <UART_SetConfig+0x38c>)
 8006398:	fba2 2303 	umull	r2, r3, r2, r3
 800639c:	095b      	lsrs	r3, r3, #5
 800639e:	f003 0207 	and.w	r2, r3, #7
 80063a2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	4432      	add	r2, r6
 80063a8:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80063aa:	e0b9      	b.n	8006520 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80063ac:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80063ae:	461c      	mov	r4, r3
 80063b0:	f04f 0500 	mov.w	r5, #0
 80063b4:	4622      	mov	r2, r4
 80063b6:	462b      	mov	r3, r5
 80063b8:	1891      	adds	r1, r2, r2
 80063ba:	6139      	str	r1, [r7, #16]
 80063bc:	415b      	adcs	r3, r3
 80063be:	617b      	str	r3, [r7, #20]
 80063c0:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80063c4:	1912      	adds	r2, r2, r4
 80063c6:	eb45 0303 	adc.w	r3, r5, r3
 80063ca:	f04f 0000 	mov.w	r0, #0
 80063ce:	f04f 0100 	mov.w	r1, #0
 80063d2:	00d9      	lsls	r1, r3, #3
 80063d4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80063d8:	00d0      	lsls	r0, r2, #3
 80063da:	4602      	mov	r2, r0
 80063dc:	460b      	mov	r3, r1
 80063de:	eb12 0804 	adds.w	r8, r2, r4
 80063e2:	eb43 0905 	adc.w	r9, r3, r5
 80063e6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80063e8:	685b      	ldr	r3, [r3, #4]
 80063ea:	4618      	mov	r0, r3
 80063ec:	f04f 0100 	mov.w	r1, #0
 80063f0:	f04f 0200 	mov.w	r2, #0
 80063f4:	f04f 0300 	mov.w	r3, #0
 80063f8:	008b      	lsls	r3, r1, #2
 80063fa:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80063fe:	0082      	lsls	r2, r0, #2
 8006400:	4640      	mov	r0, r8
 8006402:	4649      	mov	r1, r9
 8006404:	f7f9 ff34 	bl	8000270 <__aeabi_uldivmod>
 8006408:	4602      	mov	r2, r0
 800640a:	460b      	mov	r3, r1
 800640c:	4b49      	ldr	r3, [pc, #292]	; (8006534 <UART_SetConfig+0x38c>)
 800640e:	fba3 2302 	umull	r2, r3, r3, r2
 8006412:	095b      	lsrs	r3, r3, #5
 8006414:	011e      	lsls	r6, r3, #4
 8006416:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006418:	4618      	mov	r0, r3
 800641a:	f04f 0100 	mov.w	r1, #0
 800641e:	4602      	mov	r2, r0
 8006420:	460b      	mov	r3, r1
 8006422:	1894      	adds	r4, r2, r2
 8006424:	60bc      	str	r4, [r7, #8]
 8006426:	415b      	adcs	r3, r3
 8006428:	60fb      	str	r3, [r7, #12]
 800642a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800642e:	1812      	adds	r2, r2, r0
 8006430:	eb41 0303 	adc.w	r3, r1, r3
 8006434:	f04f 0400 	mov.w	r4, #0
 8006438:	f04f 0500 	mov.w	r5, #0
 800643c:	00dd      	lsls	r5, r3, #3
 800643e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8006442:	00d4      	lsls	r4, r2, #3
 8006444:	4622      	mov	r2, r4
 8006446:	462b      	mov	r3, r5
 8006448:	1814      	adds	r4, r2, r0
 800644a:	64bc      	str	r4, [r7, #72]	; 0x48
 800644c:	414b      	adcs	r3, r1
 800644e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006450:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006452:	685b      	ldr	r3, [r3, #4]
 8006454:	4618      	mov	r0, r3
 8006456:	f04f 0100 	mov.w	r1, #0
 800645a:	f04f 0200 	mov.w	r2, #0
 800645e:	f04f 0300 	mov.w	r3, #0
 8006462:	008b      	lsls	r3, r1, #2
 8006464:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8006468:	0082      	lsls	r2, r0, #2
 800646a:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800646e:	f7f9 feff 	bl	8000270 <__aeabi_uldivmod>
 8006472:	4602      	mov	r2, r0
 8006474:	460b      	mov	r3, r1
 8006476:	4b2f      	ldr	r3, [pc, #188]	; (8006534 <UART_SetConfig+0x38c>)
 8006478:	fba3 1302 	umull	r1, r3, r3, r2
 800647c:	095b      	lsrs	r3, r3, #5
 800647e:	2164      	movs	r1, #100	; 0x64
 8006480:	fb01 f303 	mul.w	r3, r1, r3
 8006484:	1ad3      	subs	r3, r2, r3
 8006486:	011b      	lsls	r3, r3, #4
 8006488:	3332      	adds	r3, #50	; 0x32
 800648a:	4a2a      	ldr	r2, [pc, #168]	; (8006534 <UART_SetConfig+0x38c>)
 800648c:	fba2 2303 	umull	r2, r3, r2, r3
 8006490:	095b      	lsrs	r3, r3, #5
 8006492:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006496:	441e      	add	r6, r3
 8006498:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800649a:	4618      	mov	r0, r3
 800649c:	f04f 0100 	mov.w	r1, #0
 80064a0:	4602      	mov	r2, r0
 80064a2:	460b      	mov	r3, r1
 80064a4:	1894      	adds	r4, r2, r2
 80064a6:	603c      	str	r4, [r7, #0]
 80064a8:	415b      	adcs	r3, r3
 80064aa:	607b      	str	r3, [r7, #4]
 80064ac:	e9d7 2300 	ldrd	r2, r3, [r7]
 80064b0:	1812      	adds	r2, r2, r0
 80064b2:	eb41 0303 	adc.w	r3, r1, r3
 80064b6:	f04f 0400 	mov.w	r4, #0
 80064ba:	f04f 0500 	mov.w	r5, #0
 80064be:	00dd      	lsls	r5, r3, #3
 80064c0:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80064c4:	00d4      	lsls	r4, r2, #3
 80064c6:	4622      	mov	r2, r4
 80064c8:	462b      	mov	r3, r5
 80064ca:	eb12 0a00 	adds.w	sl, r2, r0
 80064ce:	eb43 0b01 	adc.w	fp, r3, r1
 80064d2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80064d4:	685b      	ldr	r3, [r3, #4]
 80064d6:	4618      	mov	r0, r3
 80064d8:	f04f 0100 	mov.w	r1, #0
 80064dc:	f04f 0200 	mov.w	r2, #0
 80064e0:	f04f 0300 	mov.w	r3, #0
 80064e4:	008b      	lsls	r3, r1, #2
 80064e6:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80064ea:	0082      	lsls	r2, r0, #2
 80064ec:	4650      	mov	r0, sl
 80064ee:	4659      	mov	r1, fp
 80064f0:	f7f9 febe 	bl	8000270 <__aeabi_uldivmod>
 80064f4:	4602      	mov	r2, r0
 80064f6:	460b      	mov	r3, r1
 80064f8:	4b0e      	ldr	r3, [pc, #56]	; (8006534 <UART_SetConfig+0x38c>)
 80064fa:	fba3 1302 	umull	r1, r3, r3, r2
 80064fe:	095b      	lsrs	r3, r3, #5
 8006500:	2164      	movs	r1, #100	; 0x64
 8006502:	fb01 f303 	mul.w	r3, r1, r3
 8006506:	1ad3      	subs	r3, r2, r3
 8006508:	011b      	lsls	r3, r3, #4
 800650a:	3332      	adds	r3, #50	; 0x32
 800650c:	4a09      	ldr	r2, [pc, #36]	; (8006534 <UART_SetConfig+0x38c>)
 800650e:	fba2 2303 	umull	r2, r3, r2, r3
 8006512:	095b      	lsrs	r3, r3, #5
 8006514:	f003 020f 	and.w	r2, r3, #15
 8006518:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	4432      	add	r2, r6
 800651e:	609a      	str	r2, [r3, #8]
}
 8006520:	bf00      	nop
 8006522:	377c      	adds	r7, #124	; 0x7c
 8006524:	46bd      	mov	sp, r7
 8006526:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800652a:	bf00      	nop
 800652c:	40011000 	.word	0x40011000
 8006530:	40011400 	.word	0x40011400
 8006534:	51eb851f 	.word	0x51eb851f

08006538 <FSMC_NORSRAM_Init>:
  * @param  Device Pointer to NORSRAM device instance
  * @param  Init Pointer to NORSRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef* Init)
{ 
 8006538:	b480      	push	{r7}
 800653a:	b085      	sub	sp, #20
 800653c:	af00      	add	r7, sp, #0
 800653e:	6078      	str	r0, [r7, #4]
 8006540:	6039      	str	r1, [r7, #0]
  uint32_t tmpr = 0U;
 8006542:	2300      	movs	r3, #0
 8006544:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
  assert_param(IS_FSMC_CONTINOUS_CLOCK(Init->ContinuousClock));
#endif /* STM32F412Zx || STM32F412Vx || STM32F413xx || STM32F423xx */
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Init->NSBank];
 8006546:	683b      	ldr	r3, [r7, #0]
 8006548:	681a      	ldr	r2, [r3, #0]
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006550:	60fb      	str	r3, [r7, #12]

#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WRAPMOD, WAITCFG, WREN,
           WAITEN, EXTMOD, ASYNCWAIT, CPSIZE and CBURSTRW bits */
  tmpr &= ((uint32_t)~(FSMC_BCR1_MBKEN     | FSMC_BCR1_MUXEN    | FSMC_BCR1_MTYP     | \
 8006552:	68fa      	ldr	r2, [r7, #12]
 8006554:	4b20      	ldr	r3, [pc, #128]	; (80065d8 <FSMC_NORSRAM_Init+0xa0>)
 8006556:	4013      	ands	r3, r2
 8006558:	60fb      	str	r3, [r7, #12]
                       FSMC_BCR1_MWID      | FSMC_BCR1_FACCEN   | FSMC_BCR1_BURSTEN  | \
                       FSMC_BCR1_WAITPOL   | FSMC_BCR1_WRAPMOD  | FSMC_BCR1_WAITCFG  | \
                       FSMC_BCR1_WREN      | FSMC_BCR1_WAITEN   | FSMC_BCR1_EXTMOD   | \
                       FSMC_BCR1_ASYNCWAIT | FSMC_BCR1_CPSIZE   | FSMC_BCR1_CBURSTRW));
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 800655a:	683b      	ldr	r3, [r7, #0]
 800655c:	685a      	ldr	r2, [r3, #4]
                     Init->MemoryType           |\
 800655e:	683b      	ldr	r3, [r7, #0]
 8006560:	689b      	ldr	r3, [r3, #8]
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8006562:	431a      	orrs	r2, r3
                     Init->MemoryDataWidth      |\
 8006564:	683b      	ldr	r3, [r7, #0]
 8006566:	68db      	ldr	r3, [r3, #12]
                     Init->MemoryType           |\
 8006568:	431a      	orrs	r2, r3
                     Init->BurstAccessMode      |\
 800656a:	683b      	ldr	r3, [r7, #0]
 800656c:	691b      	ldr	r3, [r3, #16]
                     Init->MemoryDataWidth      |\
 800656e:	431a      	orrs	r2, r3
                     Init->WaitSignalPolarity   |\
 8006570:	683b      	ldr	r3, [r7, #0]
 8006572:	695b      	ldr	r3, [r3, #20]
                     Init->BurstAccessMode      |\
 8006574:	431a      	orrs	r2, r3
                     Init->WrapMode             |\
 8006576:	683b      	ldr	r3, [r7, #0]
 8006578:	699b      	ldr	r3, [r3, #24]
                     Init->WaitSignalPolarity   |\
 800657a:	431a      	orrs	r2, r3
                     Init->WaitSignalActive     |\
 800657c:	683b      	ldr	r3, [r7, #0]
 800657e:	69db      	ldr	r3, [r3, #28]
                     Init->WrapMode             |\
 8006580:	431a      	orrs	r2, r3
                     Init->WriteOperation       |\
 8006582:	683b      	ldr	r3, [r7, #0]
 8006584:	6a1b      	ldr	r3, [r3, #32]
                     Init->WaitSignalActive     |\
 8006586:	431a      	orrs	r2, r3
                     Init->WaitSignal           |\
 8006588:	683b      	ldr	r3, [r7, #0]
 800658a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                     Init->WriteOperation       |\
 800658c:	431a      	orrs	r2, r3
                     Init->ExtendedMode         |\
 800658e:	683b      	ldr	r3, [r7, #0]
 8006590:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                     Init->WaitSignal           |\
 8006592:	431a      	orrs	r2, r3
                     Init->AsynchronousWait     |\
 8006594:	683b      	ldr	r3, [r7, #0]
 8006596:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                     Init->ExtendedMode         |\
 8006598:	431a      	orrs	r2, r3
                     Init->PageSize             |\
 800659a:	683b      	ldr	r3, [r7, #0]
 800659c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                     Init->AsynchronousWait     |\
 800659e:	431a      	orrs	r2, r3
                     Init->WriteBurst
 80065a0:	683b      	ldr	r3, [r7, #0]
 80065a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                     Init->PageSize             |\
 80065a4:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 80065a6:	68fa      	ldr	r2, [r7, #12]
 80065a8:	4313      	orrs	r3, r2
 80065aa:	60fb      	str	r3, [r7, #12]
                     Init->ContinuousClock      |\
                     Init->PageSize             |\
                     Init->WriteFifo);
#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */ 
            
  if(Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 80065ac:	683b      	ldr	r3, [r7, #0]
 80065ae:	689b      	ldr	r3, [r3, #8]
 80065b0:	2b08      	cmp	r3, #8
 80065b2:	d103      	bne.n	80065bc <FSMC_NORSRAM_Init+0x84>
  {
    tmpr |= (uint32_t)FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 80065b4:	68fb      	ldr	r3, [r7, #12]
 80065b6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80065ba:	60fb      	str	r3, [r7, #12]
  }

  Device->BTCR[Init->NSBank] = tmpr;
 80065bc:	683b      	ldr	r3, [r7, #0]
 80065be:	681a      	ldr	r2, [r3, #0]
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	68f9      	ldr	r1, [r7, #12]
 80065c4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  {
    Device->BTCR[FSMC_NORSRAM_BANK1] |= (uint32_t)(Init->WriteFifo);
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 80065c8:	2300      	movs	r3, #0
}
 80065ca:	4618      	mov	r0, r3
 80065cc:	3714      	adds	r7, #20
 80065ce:	46bd      	mov	sp, r7
 80065d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d4:	4770      	bx	lr
 80065d6:	bf00      	nop
 80065d8:	fff00080 	.word	0xfff00080

080065dc <FSMC_NORSRAM_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 80065dc:	b480      	push	{r7}
 80065de:	b087      	sub	sp, #28
 80065e0:	af00      	add	r7, sp, #0
 80065e2:	60f8      	str	r0, [r7, #12]
 80065e4:	60b9      	str	r1, [r7, #8]
 80065e6:	607a      	str	r2, [r7, #4]
  uint32_t tmpr = 0U;
 80065e8:	2300      	movs	r3, #0
 80065ea:	617b      	str	r3, [r7, #20]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Bank + 1U];
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	1c5a      	adds	r2, r3, #1
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80065f6:	617b      	str	r3, [r7, #20]

  /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
  tmpr &= ((uint32_t)~(FSMC_BTR1_ADDSET  | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST | \
 80065f8:	697b      	ldr	r3, [r7, #20]
 80065fa:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 80065fe:	617b      	str	r3, [r7, #20]
                       FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \
                       FSMC_BTR1_ACCMOD));
  
  /* Set FSMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8006600:	68bb      	ldr	r3, [r7, #8]
 8006602:	681a      	ldr	r2, [r3, #0]
                    ((Timing->AddressHoldTime) << 4U)          |\
 8006604:	68bb      	ldr	r3, [r7, #8]
 8006606:	685b      	ldr	r3, [r3, #4]
 8006608:	011b      	lsls	r3, r3, #4
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800660a:	431a      	orrs	r2, r3
                    ((Timing->DataSetupTime) << 8U)            |\
 800660c:	68bb      	ldr	r3, [r7, #8]
 800660e:	689b      	ldr	r3, [r3, #8]
 8006610:	021b      	lsls	r3, r3, #8
                    ((Timing->AddressHoldTime) << 4U)          |\
 8006612:	431a      	orrs	r2, r3
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 8006614:	68bb      	ldr	r3, [r7, #8]
 8006616:	68db      	ldr	r3, [r3, #12]
 8006618:	041b      	lsls	r3, r3, #16
                    ((Timing->DataSetupTime) << 8U)            |\
 800661a:	431a      	orrs	r2, r3
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 800661c:	68bb      	ldr	r3, [r7, #8]
 800661e:	691b      	ldr	r3, [r3, #16]
 8006620:	3b01      	subs	r3, #1
 8006622:	051b      	lsls	r3, r3, #20
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 8006624:	431a      	orrs	r2, r3
                    (((Timing->DataLatency)-2U) << 24U)        |\
 8006626:	68bb      	ldr	r3, [r7, #8]
 8006628:	695b      	ldr	r3, [r3, #20]
 800662a:	3b02      	subs	r3, #2
 800662c:	061b      	lsls	r3, r3, #24
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 800662e:	431a      	orrs	r2, r3
                    (Timing->AccessMode));
 8006630:	68bb      	ldr	r3, [r7, #8]
 8006632:	699b      	ldr	r3, [r3, #24]
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8006634:	4313      	orrs	r3, r2
 8006636:	697a      	ldr	r2, [r7, #20]
 8006638:	4313      	orrs	r3, r2
 800663a:	617b      	str	r3, [r7, #20]
  
  Device->BTCR[Bank + 1] = tmpr; 
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	1c5a      	adds	r2, r3, #1
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	6979      	ldr	r1, [r7, #20]
 8006644:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision)-1U) << 20U);
    Device->BTCR[FSMC_NORSRAM_BANK1 + 1U] = tmpr;
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 8006648:	2300      	movs	r3, #0
}
 800664a:	4618      	mov	r0, r3
 800664c:	371c      	adds	r7, #28
 800664e:	46bd      	mov	sp, r7
 8006650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006654:	4770      	bx	lr
	...

08006658 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 8006658:	b480      	push	{r7}
 800665a:	b087      	sub	sp, #28
 800665c:	af00      	add	r7, sp, #0
 800665e:	60f8      	str	r0, [r7, #12]
 8006660:	60b9      	str	r1, [r7, #8]
 8006662:	607a      	str	r2, [r7, #4]
 8006664:	603b      	str	r3, [r7, #0]
  uint32_t tmpr = 0U;
 8006666:	2300      	movs	r3, #0
 8006668:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 800666a:	683b      	ldr	r3, [r7, #0]
 800666c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006670:	d122      	bne.n	80066b8 <FSMC_NORSRAM_Extended_Timing_Init+0x60>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
    /* Get the BWTR register value */
    tmpr = Device->BWTR[Bank];
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	687a      	ldr	r2, [r7, #4]
 8006676:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800667a:	617b      	str	r3, [r7, #20]
    
    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN and ACCMOD bits */
    tmpr &= ((uint32_t)~(FSMC_BWTR1_ADDSET  | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
 800667c:	697a      	ldr	r2, [r7, #20]
 800667e:	4b15      	ldr	r3, [pc, #84]	; (80066d4 <FSMC_NORSRAM_Extended_Timing_Init+0x7c>)
 8006680:	4013      	ands	r3, r2
 8006682:	617b      	str	r3, [r7, #20]
                         FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));

    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8006684:	68bb      	ldr	r3, [r7, #8]
 8006686:	681a      	ldr	r2, [r3, #0]
                      ((Timing->AddressHoldTime) << 4U)          |\
 8006688:	68bb      	ldr	r3, [r7, #8]
 800668a:	685b      	ldr	r3, [r3, #4]
 800668c:	011b      	lsls	r3, r3, #4
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800668e:	431a      	orrs	r2, r3
                      ((Timing->DataSetupTime) << 8U)            |\
 8006690:	68bb      	ldr	r3, [r7, #8]
 8006692:	689b      	ldr	r3, [r3, #8]
 8006694:	021b      	lsls	r3, r3, #8
                      ((Timing->AddressHoldTime) << 4U)          |\
 8006696:	431a      	orrs	r2, r3
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 8006698:	68bb      	ldr	r3, [r7, #8]
 800669a:	68db      	ldr	r3, [r3, #12]
 800669c:	041b      	lsls	r3, r3, #16
                      ((Timing->DataSetupTime) << 8U)            |\
 800669e:	431a      	orrs	r2, r3
                      (Timing->AccessMode));
 80066a0:	68bb      	ldr	r3, [r7, #8]
 80066a2:	699b      	ldr	r3, [r3, #24]
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 80066a4:	4313      	orrs	r3, r2
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80066a6:	697a      	ldr	r2, [r7, #20]
 80066a8:	4313      	orrs	r3, r2
 80066aa:	617b      	str	r3, [r7, #20]
    
    Device->BWTR[Bank] = tmpr;
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	687a      	ldr	r2, [r7, #4]
 80066b0:	6979      	ldr	r1, [r7, #20]
 80066b2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80066b6:	e005      	b.n	80066c4 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>
  }
  else                                        
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	687a      	ldr	r2, [r7, #4]
 80066bc:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 80066c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }   
  
  return HAL_OK;  
 80066c4:	2300      	movs	r3, #0
}
 80066c6:	4618      	mov	r0, r3
 80066c8:	371c      	adds	r7, #28
 80066ca:	46bd      	mov	sp, r7
 80066cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066d0:	4770      	bx	lr
 80066d2:	bf00      	nop
 80066d4:	cff00000 	.word	0xcff00000

080066d8 <__errno>:
 80066d8:	4b01      	ldr	r3, [pc, #4]	; (80066e0 <__errno+0x8>)
 80066da:	6818      	ldr	r0, [r3, #0]
 80066dc:	4770      	bx	lr
 80066de:	bf00      	nop
 80066e0:	2000000c 	.word	0x2000000c

080066e4 <__libc_init_array>:
 80066e4:	b570      	push	{r4, r5, r6, lr}
 80066e6:	4d0d      	ldr	r5, [pc, #52]	; (800671c <__libc_init_array+0x38>)
 80066e8:	4c0d      	ldr	r4, [pc, #52]	; (8006720 <__libc_init_array+0x3c>)
 80066ea:	1b64      	subs	r4, r4, r5
 80066ec:	10a4      	asrs	r4, r4, #2
 80066ee:	2600      	movs	r6, #0
 80066f0:	42a6      	cmp	r6, r4
 80066f2:	d109      	bne.n	8006708 <__libc_init_array+0x24>
 80066f4:	4d0b      	ldr	r5, [pc, #44]	; (8006724 <__libc_init_array+0x40>)
 80066f6:	4c0c      	ldr	r4, [pc, #48]	; (8006728 <__libc_init_array+0x44>)
 80066f8:	f001 f84c 	bl	8007794 <_init>
 80066fc:	1b64      	subs	r4, r4, r5
 80066fe:	10a4      	asrs	r4, r4, #2
 8006700:	2600      	movs	r6, #0
 8006702:	42a6      	cmp	r6, r4
 8006704:	d105      	bne.n	8006712 <__libc_init_array+0x2e>
 8006706:	bd70      	pop	{r4, r5, r6, pc}
 8006708:	f855 3b04 	ldr.w	r3, [r5], #4
 800670c:	4798      	blx	r3
 800670e:	3601      	adds	r6, #1
 8006710:	e7ee      	b.n	80066f0 <__libc_init_array+0xc>
 8006712:	f855 3b04 	ldr.w	r3, [r5], #4
 8006716:	4798      	blx	r3
 8006718:	3601      	adds	r6, #1
 800671a:	e7f2      	b.n	8006702 <__libc_init_array+0x1e>
 800671c:	0800a8b8 	.word	0x0800a8b8
 8006720:	0800a8b8 	.word	0x0800a8b8
 8006724:	0800a8b8 	.word	0x0800a8b8
 8006728:	0800a8bc 	.word	0x0800a8bc

0800672c <memset>:
 800672c:	4402      	add	r2, r0
 800672e:	4603      	mov	r3, r0
 8006730:	4293      	cmp	r3, r2
 8006732:	d100      	bne.n	8006736 <memset+0xa>
 8006734:	4770      	bx	lr
 8006736:	f803 1b01 	strb.w	r1, [r3], #1
 800673a:	e7f9      	b.n	8006730 <memset+0x4>

0800673c <_puts_r>:
 800673c:	b570      	push	{r4, r5, r6, lr}
 800673e:	460e      	mov	r6, r1
 8006740:	4605      	mov	r5, r0
 8006742:	b118      	cbz	r0, 800674c <_puts_r+0x10>
 8006744:	6983      	ldr	r3, [r0, #24]
 8006746:	b90b      	cbnz	r3, 800674c <_puts_r+0x10>
 8006748:	f000 fa68 	bl	8006c1c <__sinit>
 800674c:	69ab      	ldr	r3, [r5, #24]
 800674e:	68ac      	ldr	r4, [r5, #8]
 8006750:	b913      	cbnz	r3, 8006758 <_puts_r+0x1c>
 8006752:	4628      	mov	r0, r5
 8006754:	f000 fa62 	bl	8006c1c <__sinit>
 8006758:	4b2c      	ldr	r3, [pc, #176]	; (800680c <_puts_r+0xd0>)
 800675a:	429c      	cmp	r4, r3
 800675c:	d120      	bne.n	80067a0 <_puts_r+0x64>
 800675e:	686c      	ldr	r4, [r5, #4]
 8006760:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006762:	07db      	lsls	r3, r3, #31
 8006764:	d405      	bmi.n	8006772 <_puts_r+0x36>
 8006766:	89a3      	ldrh	r3, [r4, #12]
 8006768:	0598      	lsls	r0, r3, #22
 800676a:	d402      	bmi.n	8006772 <_puts_r+0x36>
 800676c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800676e:	f000 faf3 	bl	8006d58 <__retarget_lock_acquire_recursive>
 8006772:	89a3      	ldrh	r3, [r4, #12]
 8006774:	0719      	lsls	r1, r3, #28
 8006776:	d51d      	bpl.n	80067b4 <_puts_r+0x78>
 8006778:	6923      	ldr	r3, [r4, #16]
 800677a:	b1db      	cbz	r3, 80067b4 <_puts_r+0x78>
 800677c:	3e01      	subs	r6, #1
 800677e:	68a3      	ldr	r3, [r4, #8]
 8006780:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006784:	3b01      	subs	r3, #1
 8006786:	60a3      	str	r3, [r4, #8]
 8006788:	bb39      	cbnz	r1, 80067da <_puts_r+0x9e>
 800678a:	2b00      	cmp	r3, #0
 800678c:	da38      	bge.n	8006800 <_puts_r+0xc4>
 800678e:	4622      	mov	r2, r4
 8006790:	210a      	movs	r1, #10
 8006792:	4628      	mov	r0, r5
 8006794:	f000 f868 	bl	8006868 <__swbuf_r>
 8006798:	3001      	adds	r0, #1
 800679a:	d011      	beq.n	80067c0 <_puts_r+0x84>
 800679c:	250a      	movs	r5, #10
 800679e:	e011      	b.n	80067c4 <_puts_r+0x88>
 80067a0:	4b1b      	ldr	r3, [pc, #108]	; (8006810 <_puts_r+0xd4>)
 80067a2:	429c      	cmp	r4, r3
 80067a4:	d101      	bne.n	80067aa <_puts_r+0x6e>
 80067a6:	68ac      	ldr	r4, [r5, #8]
 80067a8:	e7da      	b.n	8006760 <_puts_r+0x24>
 80067aa:	4b1a      	ldr	r3, [pc, #104]	; (8006814 <_puts_r+0xd8>)
 80067ac:	429c      	cmp	r4, r3
 80067ae:	bf08      	it	eq
 80067b0:	68ec      	ldreq	r4, [r5, #12]
 80067b2:	e7d5      	b.n	8006760 <_puts_r+0x24>
 80067b4:	4621      	mov	r1, r4
 80067b6:	4628      	mov	r0, r5
 80067b8:	f000 f8a8 	bl	800690c <__swsetup_r>
 80067bc:	2800      	cmp	r0, #0
 80067be:	d0dd      	beq.n	800677c <_puts_r+0x40>
 80067c0:	f04f 35ff 	mov.w	r5, #4294967295
 80067c4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80067c6:	07da      	lsls	r2, r3, #31
 80067c8:	d405      	bmi.n	80067d6 <_puts_r+0x9a>
 80067ca:	89a3      	ldrh	r3, [r4, #12]
 80067cc:	059b      	lsls	r3, r3, #22
 80067ce:	d402      	bmi.n	80067d6 <_puts_r+0x9a>
 80067d0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80067d2:	f000 fac2 	bl	8006d5a <__retarget_lock_release_recursive>
 80067d6:	4628      	mov	r0, r5
 80067d8:	bd70      	pop	{r4, r5, r6, pc}
 80067da:	2b00      	cmp	r3, #0
 80067dc:	da04      	bge.n	80067e8 <_puts_r+0xac>
 80067de:	69a2      	ldr	r2, [r4, #24]
 80067e0:	429a      	cmp	r2, r3
 80067e2:	dc06      	bgt.n	80067f2 <_puts_r+0xb6>
 80067e4:	290a      	cmp	r1, #10
 80067e6:	d004      	beq.n	80067f2 <_puts_r+0xb6>
 80067e8:	6823      	ldr	r3, [r4, #0]
 80067ea:	1c5a      	adds	r2, r3, #1
 80067ec:	6022      	str	r2, [r4, #0]
 80067ee:	7019      	strb	r1, [r3, #0]
 80067f0:	e7c5      	b.n	800677e <_puts_r+0x42>
 80067f2:	4622      	mov	r2, r4
 80067f4:	4628      	mov	r0, r5
 80067f6:	f000 f837 	bl	8006868 <__swbuf_r>
 80067fa:	3001      	adds	r0, #1
 80067fc:	d1bf      	bne.n	800677e <_puts_r+0x42>
 80067fe:	e7df      	b.n	80067c0 <_puts_r+0x84>
 8006800:	6823      	ldr	r3, [r4, #0]
 8006802:	250a      	movs	r5, #10
 8006804:	1c5a      	adds	r2, r3, #1
 8006806:	6022      	str	r2, [r4, #0]
 8006808:	701d      	strb	r5, [r3, #0]
 800680a:	e7db      	b.n	80067c4 <_puts_r+0x88>
 800680c:	0800a83c 	.word	0x0800a83c
 8006810:	0800a85c 	.word	0x0800a85c
 8006814:	0800a81c 	.word	0x0800a81c

08006818 <puts>:
 8006818:	4b02      	ldr	r3, [pc, #8]	; (8006824 <puts+0xc>)
 800681a:	4601      	mov	r1, r0
 800681c:	6818      	ldr	r0, [r3, #0]
 800681e:	f7ff bf8d 	b.w	800673c <_puts_r>
 8006822:	bf00      	nop
 8006824:	2000000c 	.word	0x2000000c

08006828 <siprintf>:
 8006828:	b40e      	push	{r1, r2, r3}
 800682a:	b500      	push	{lr}
 800682c:	b09c      	sub	sp, #112	; 0x70
 800682e:	ab1d      	add	r3, sp, #116	; 0x74
 8006830:	9002      	str	r0, [sp, #8]
 8006832:	9006      	str	r0, [sp, #24]
 8006834:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006838:	4809      	ldr	r0, [pc, #36]	; (8006860 <siprintf+0x38>)
 800683a:	9107      	str	r1, [sp, #28]
 800683c:	9104      	str	r1, [sp, #16]
 800683e:	4909      	ldr	r1, [pc, #36]	; (8006864 <siprintf+0x3c>)
 8006840:	f853 2b04 	ldr.w	r2, [r3], #4
 8006844:	9105      	str	r1, [sp, #20]
 8006846:	6800      	ldr	r0, [r0, #0]
 8006848:	9301      	str	r3, [sp, #4]
 800684a:	a902      	add	r1, sp, #8
 800684c:	f000 fbf0 	bl	8007030 <_svfiprintf_r>
 8006850:	9b02      	ldr	r3, [sp, #8]
 8006852:	2200      	movs	r2, #0
 8006854:	701a      	strb	r2, [r3, #0]
 8006856:	b01c      	add	sp, #112	; 0x70
 8006858:	f85d eb04 	ldr.w	lr, [sp], #4
 800685c:	b003      	add	sp, #12
 800685e:	4770      	bx	lr
 8006860:	2000000c 	.word	0x2000000c
 8006864:	ffff0208 	.word	0xffff0208

08006868 <__swbuf_r>:
 8006868:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800686a:	460e      	mov	r6, r1
 800686c:	4614      	mov	r4, r2
 800686e:	4605      	mov	r5, r0
 8006870:	b118      	cbz	r0, 800687a <__swbuf_r+0x12>
 8006872:	6983      	ldr	r3, [r0, #24]
 8006874:	b90b      	cbnz	r3, 800687a <__swbuf_r+0x12>
 8006876:	f000 f9d1 	bl	8006c1c <__sinit>
 800687a:	4b21      	ldr	r3, [pc, #132]	; (8006900 <__swbuf_r+0x98>)
 800687c:	429c      	cmp	r4, r3
 800687e:	d12b      	bne.n	80068d8 <__swbuf_r+0x70>
 8006880:	686c      	ldr	r4, [r5, #4]
 8006882:	69a3      	ldr	r3, [r4, #24]
 8006884:	60a3      	str	r3, [r4, #8]
 8006886:	89a3      	ldrh	r3, [r4, #12]
 8006888:	071a      	lsls	r2, r3, #28
 800688a:	d52f      	bpl.n	80068ec <__swbuf_r+0x84>
 800688c:	6923      	ldr	r3, [r4, #16]
 800688e:	b36b      	cbz	r3, 80068ec <__swbuf_r+0x84>
 8006890:	6923      	ldr	r3, [r4, #16]
 8006892:	6820      	ldr	r0, [r4, #0]
 8006894:	1ac0      	subs	r0, r0, r3
 8006896:	6963      	ldr	r3, [r4, #20]
 8006898:	b2f6      	uxtb	r6, r6
 800689a:	4283      	cmp	r3, r0
 800689c:	4637      	mov	r7, r6
 800689e:	dc04      	bgt.n	80068aa <__swbuf_r+0x42>
 80068a0:	4621      	mov	r1, r4
 80068a2:	4628      	mov	r0, r5
 80068a4:	f000 f926 	bl	8006af4 <_fflush_r>
 80068a8:	bb30      	cbnz	r0, 80068f8 <__swbuf_r+0x90>
 80068aa:	68a3      	ldr	r3, [r4, #8]
 80068ac:	3b01      	subs	r3, #1
 80068ae:	60a3      	str	r3, [r4, #8]
 80068b0:	6823      	ldr	r3, [r4, #0]
 80068b2:	1c5a      	adds	r2, r3, #1
 80068b4:	6022      	str	r2, [r4, #0]
 80068b6:	701e      	strb	r6, [r3, #0]
 80068b8:	6963      	ldr	r3, [r4, #20]
 80068ba:	3001      	adds	r0, #1
 80068bc:	4283      	cmp	r3, r0
 80068be:	d004      	beq.n	80068ca <__swbuf_r+0x62>
 80068c0:	89a3      	ldrh	r3, [r4, #12]
 80068c2:	07db      	lsls	r3, r3, #31
 80068c4:	d506      	bpl.n	80068d4 <__swbuf_r+0x6c>
 80068c6:	2e0a      	cmp	r6, #10
 80068c8:	d104      	bne.n	80068d4 <__swbuf_r+0x6c>
 80068ca:	4621      	mov	r1, r4
 80068cc:	4628      	mov	r0, r5
 80068ce:	f000 f911 	bl	8006af4 <_fflush_r>
 80068d2:	b988      	cbnz	r0, 80068f8 <__swbuf_r+0x90>
 80068d4:	4638      	mov	r0, r7
 80068d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80068d8:	4b0a      	ldr	r3, [pc, #40]	; (8006904 <__swbuf_r+0x9c>)
 80068da:	429c      	cmp	r4, r3
 80068dc:	d101      	bne.n	80068e2 <__swbuf_r+0x7a>
 80068de:	68ac      	ldr	r4, [r5, #8]
 80068e0:	e7cf      	b.n	8006882 <__swbuf_r+0x1a>
 80068e2:	4b09      	ldr	r3, [pc, #36]	; (8006908 <__swbuf_r+0xa0>)
 80068e4:	429c      	cmp	r4, r3
 80068e6:	bf08      	it	eq
 80068e8:	68ec      	ldreq	r4, [r5, #12]
 80068ea:	e7ca      	b.n	8006882 <__swbuf_r+0x1a>
 80068ec:	4621      	mov	r1, r4
 80068ee:	4628      	mov	r0, r5
 80068f0:	f000 f80c 	bl	800690c <__swsetup_r>
 80068f4:	2800      	cmp	r0, #0
 80068f6:	d0cb      	beq.n	8006890 <__swbuf_r+0x28>
 80068f8:	f04f 37ff 	mov.w	r7, #4294967295
 80068fc:	e7ea      	b.n	80068d4 <__swbuf_r+0x6c>
 80068fe:	bf00      	nop
 8006900:	0800a83c 	.word	0x0800a83c
 8006904:	0800a85c 	.word	0x0800a85c
 8006908:	0800a81c 	.word	0x0800a81c

0800690c <__swsetup_r>:
 800690c:	4b32      	ldr	r3, [pc, #200]	; (80069d8 <__swsetup_r+0xcc>)
 800690e:	b570      	push	{r4, r5, r6, lr}
 8006910:	681d      	ldr	r5, [r3, #0]
 8006912:	4606      	mov	r6, r0
 8006914:	460c      	mov	r4, r1
 8006916:	b125      	cbz	r5, 8006922 <__swsetup_r+0x16>
 8006918:	69ab      	ldr	r3, [r5, #24]
 800691a:	b913      	cbnz	r3, 8006922 <__swsetup_r+0x16>
 800691c:	4628      	mov	r0, r5
 800691e:	f000 f97d 	bl	8006c1c <__sinit>
 8006922:	4b2e      	ldr	r3, [pc, #184]	; (80069dc <__swsetup_r+0xd0>)
 8006924:	429c      	cmp	r4, r3
 8006926:	d10f      	bne.n	8006948 <__swsetup_r+0x3c>
 8006928:	686c      	ldr	r4, [r5, #4]
 800692a:	89a3      	ldrh	r3, [r4, #12]
 800692c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006930:	0719      	lsls	r1, r3, #28
 8006932:	d42c      	bmi.n	800698e <__swsetup_r+0x82>
 8006934:	06dd      	lsls	r5, r3, #27
 8006936:	d411      	bmi.n	800695c <__swsetup_r+0x50>
 8006938:	2309      	movs	r3, #9
 800693a:	6033      	str	r3, [r6, #0]
 800693c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006940:	81a3      	strh	r3, [r4, #12]
 8006942:	f04f 30ff 	mov.w	r0, #4294967295
 8006946:	e03e      	b.n	80069c6 <__swsetup_r+0xba>
 8006948:	4b25      	ldr	r3, [pc, #148]	; (80069e0 <__swsetup_r+0xd4>)
 800694a:	429c      	cmp	r4, r3
 800694c:	d101      	bne.n	8006952 <__swsetup_r+0x46>
 800694e:	68ac      	ldr	r4, [r5, #8]
 8006950:	e7eb      	b.n	800692a <__swsetup_r+0x1e>
 8006952:	4b24      	ldr	r3, [pc, #144]	; (80069e4 <__swsetup_r+0xd8>)
 8006954:	429c      	cmp	r4, r3
 8006956:	bf08      	it	eq
 8006958:	68ec      	ldreq	r4, [r5, #12]
 800695a:	e7e6      	b.n	800692a <__swsetup_r+0x1e>
 800695c:	0758      	lsls	r0, r3, #29
 800695e:	d512      	bpl.n	8006986 <__swsetup_r+0x7a>
 8006960:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006962:	b141      	cbz	r1, 8006976 <__swsetup_r+0x6a>
 8006964:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006968:	4299      	cmp	r1, r3
 800696a:	d002      	beq.n	8006972 <__swsetup_r+0x66>
 800696c:	4630      	mov	r0, r6
 800696e:	f000 fa59 	bl	8006e24 <_free_r>
 8006972:	2300      	movs	r3, #0
 8006974:	6363      	str	r3, [r4, #52]	; 0x34
 8006976:	89a3      	ldrh	r3, [r4, #12]
 8006978:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800697c:	81a3      	strh	r3, [r4, #12]
 800697e:	2300      	movs	r3, #0
 8006980:	6063      	str	r3, [r4, #4]
 8006982:	6923      	ldr	r3, [r4, #16]
 8006984:	6023      	str	r3, [r4, #0]
 8006986:	89a3      	ldrh	r3, [r4, #12]
 8006988:	f043 0308 	orr.w	r3, r3, #8
 800698c:	81a3      	strh	r3, [r4, #12]
 800698e:	6923      	ldr	r3, [r4, #16]
 8006990:	b94b      	cbnz	r3, 80069a6 <__swsetup_r+0x9a>
 8006992:	89a3      	ldrh	r3, [r4, #12]
 8006994:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006998:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800699c:	d003      	beq.n	80069a6 <__swsetup_r+0x9a>
 800699e:	4621      	mov	r1, r4
 80069a0:	4630      	mov	r0, r6
 80069a2:	f000 f9ff 	bl	8006da4 <__smakebuf_r>
 80069a6:	89a0      	ldrh	r0, [r4, #12]
 80069a8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80069ac:	f010 0301 	ands.w	r3, r0, #1
 80069b0:	d00a      	beq.n	80069c8 <__swsetup_r+0xbc>
 80069b2:	2300      	movs	r3, #0
 80069b4:	60a3      	str	r3, [r4, #8]
 80069b6:	6963      	ldr	r3, [r4, #20]
 80069b8:	425b      	negs	r3, r3
 80069ba:	61a3      	str	r3, [r4, #24]
 80069bc:	6923      	ldr	r3, [r4, #16]
 80069be:	b943      	cbnz	r3, 80069d2 <__swsetup_r+0xc6>
 80069c0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80069c4:	d1ba      	bne.n	800693c <__swsetup_r+0x30>
 80069c6:	bd70      	pop	{r4, r5, r6, pc}
 80069c8:	0781      	lsls	r1, r0, #30
 80069ca:	bf58      	it	pl
 80069cc:	6963      	ldrpl	r3, [r4, #20]
 80069ce:	60a3      	str	r3, [r4, #8]
 80069d0:	e7f4      	b.n	80069bc <__swsetup_r+0xb0>
 80069d2:	2000      	movs	r0, #0
 80069d4:	e7f7      	b.n	80069c6 <__swsetup_r+0xba>
 80069d6:	bf00      	nop
 80069d8:	2000000c 	.word	0x2000000c
 80069dc:	0800a83c 	.word	0x0800a83c
 80069e0:	0800a85c 	.word	0x0800a85c
 80069e4:	0800a81c 	.word	0x0800a81c

080069e8 <__sflush_r>:
 80069e8:	898a      	ldrh	r2, [r1, #12]
 80069ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80069ee:	4605      	mov	r5, r0
 80069f0:	0710      	lsls	r0, r2, #28
 80069f2:	460c      	mov	r4, r1
 80069f4:	d458      	bmi.n	8006aa8 <__sflush_r+0xc0>
 80069f6:	684b      	ldr	r3, [r1, #4]
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	dc05      	bgt.n	8006a08 <__sflush_r+0x20>
 80069fc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	dc02      	bgt.n	8006a08 <__sflush_r+0x20>
 8006a02:	2000      	movs	r0, #0
 8006a04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006a08:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006a0a:	2e00      	cmp	r6, #0
 8006a0c:	d0f9      	beq.n	8006a02 <__sflush_r+0x1a>
 8006a0e:	2300      	movs	r3, #0
 8006a10:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006a14:	682f      	ldr	r7, [r5, #0]
 8006a16:	602b      	str	r3, [r5, #0]
 8006a18:	d032      	beq.n	8006a80 <__sflush_r+0x98>
 8006a1a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006a1c:	89a3      	ldrh	r3, [r4, #12]
 8006a1e:	075a      	lsls	r2, r3, #29
 8006a20:	d505      	bpl.n	8006a2e <__sflush_r+0x46>
 8006a22:	6863      	ldr	r3, [r4, #4]
 8006a24:	1ac0      	subs	r0, r0, r3
 8006a26:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006a28:	b10b      	cbz	r3, 8006a2e <__sflush_r+0x46>
 8006a2a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006a2c:	1ac0      	subs	r0, r0, r3
 8006a2e:	2300      	movs	r3, #0
 8006a30:	4602      	mov	r2, r0
 8006a32:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006a34:	6a21      	ldr	r1, [r4, #32]
 8006a36:	4628      	mov	r0, r5
 8006a38:	47b0      	blx	r6
 8006a3a:	1c43      	adds	r3, r0, #1
 8006a3c:	89a3      	ldrh	r3, [r4, #12]
 8006a3e:	d106      	bne.n	8006a4e <__sflush_r+0x66>
 8006a40:	6829      	ldr	r1, [r5, #0]
 8006a42:	291d      	cmp	r1, #29
 8006a44:	d82c      	bhi.n	8006aa0 <__sflush_r+0xb8>
 8006a46:	4a2a      	ldr	r2, [pc, #168]	; (8006af0 <__sflush_r+0x108>)
 8006a48:	40ca      	lsrs	r2, r1
 8006a4a:	07d6      	lsls	r6, r2, #31
 8006a4c:	d528      	bpl.n	8006aa0 <__sflush_r+0xb8>
 8006a4e:	2200      	movs	r2, #0
 8006a50:	6062      	str	r2, [r4, #4]
 8006a52:	04d9      	lsls	r1, r3, #19
 8006a54:	6922      	ldr	r2, [r4, #16]
 8006a56:	6022      	str	r2, [r4, #0]
 8006a58:	d504      	bpl.n	8006a64 <__sflush_r+0x7c>
 8006a5a:	1c42      	adds	r2, r0, #1
 8006a5c:	d101      	bne.n	8006a62 <__sflush_r+0x7a>
 8006a5e:	682b      	ldr	r3, [r5, #0]
 8006a60:	b903      	cbnz	r3, 8006a64 <__sflush_r+0x7c>
 8006a62:	6560      	str	r0, [r4, #84]	; 0x54
 8006a64:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006a66:	602f      	str	r7, [r5, #0]
 8006a68:	2900      	cmp	r1, #0
 8006a6a:	d0ca      	beq.n	8006a02 <__sflush_r+0x1a>
 8006a6c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006a70:	4299      	cmp	r1, r3
 8006a72:	d002      	beq.n	8006a7a <__sflush_r+0x92>
 8006a74:	4628      	mov	r0, r5
 8006a76:	f000 f9d5 	bl	8006e24 <_free_r>
 8006a7a:	2000      	movs	r0, #0
 8006a7c:	6360      	str	r0, [r4, #52]	; 0x34
 8006a7e:	e7c1      	b.n	8006a04 <__sflush_r+0x1c>
 8006a80:	6a21      	ldr	r1, [r4, #32]
 8006a82:	2301      	movs	r3, #1
 8006a84:	4628      	mov	r0, r5
 8006a86:	47b0      	blx	r6
 8006a88:	1c41      	adds	r1, r0, #1
 8006a8a:	d1c7      	bne.n	8006a1c <__sflush_r+0x34>
 8006a8c:	682b      	ldr	r3, [r5, #0]
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d0c4      	beq.n	8006a1c <__sflush_r+0x34>
 8006a92:	2b1d      	cmp	r3, #29
 8006a94:	d001      	beq.n	8006a9a <__sflush_r+0xb2>
 8006a96:	2b16      	cmp	r3, #22
 8006a98:	d101      	bne.n	8006a9e <__sflush_r+0xb6>
 8006a9a:	602f      	str	r7, [r5, #0]
 8006a9c:	e7b1      	b.n	8006a02 <__sflush_r+0x1a>
 8006a9e:	89a3      	ldrh	r3, [r4, #12]
 8006aa0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006aa4:	81a3      	strh	r3, [r4, #12]
 8006aa6:	e7ad      	b.n	8006a04 <__sflush_r+0x1c>
 8006aa8:	690f      	ldr	r7, [r1, #16]
 8006aaa:	2f00      	cmp	r7, #0
 8006aac:	d0a9      	beq.n	8006a02 <__sflush_r+0x1a>
 8006aae:	0793      	lsls	r3, r2, #30
 8006ab0:	680e      	ldr	r6, [r1, #0]
 8006ab2:	bf08      	it	eq
 8006ab4:	694b      	ldreq	r3, [r1, #20]
 8006ab6:	600f      	str	r7, [r1, #0]
 8006ab8:	bf18      	it	ne
 8006aba:	2300      	movne	r3, #0
 8006abc:	eba6 0807 	sub.w	r8, r6, r7
 8006ac0:	608b      	str	r3, [r1, #8]
 8006ac2:	f1b8 0f00 	cmp.w	r8, #0
 8006ac6:	dd9c      	ble.n	8006a02 <__sflush_r+0x1a>
 8006ac8:	6a21      	ldr	r1, [r4, #32]
 8006aca:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006acc:	4643      	mov	r3, r8
 8006ace:	463a      	mov	r2, r7
 8006ad0:	4628      	mov	r0, r5
 8006ad2:	47b0      	blx	r6
 8006ad4:	2800      	cmp	r0, #0
 8006ad6:	dc06      	bgt.n	8006ae6 <__sflush_r+0xfe>
 8006ad8:	89a3      	ldrh	r3, [r4, #12]
 8006ada:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006ade:	81a3      	strh	r3, [r4, #12]
 8006ae0:	f04f 30ff 	mov.w	r0, #4294967295
 8006ae4:	e78e      	b.n	8006a04 <__sflush_r+0x1c>
 8006ae6:	4407      	add	r7, r0
 8006ae8:	eba8 0800 	sub.w	r8, r8, r0
 8006aec:	e7e9      	b.n	8006ac2 <__sflush_r+0xda>
 8006aee:	bf00      	nop
 8006af0:	20400001 	.word	0x20400001

08006af4 <_fflush_r>:
 8006af4:	b538      	push	{r3, r4, r5, lr}
 8006af6:	690b      	ldr	r3, [r1, #16]
 8006af8:	4605      	mov	r5, r0
 8006afa:	460c      	mov	r4, r1
 8006afc:	b913      	cbnz	r3, 8006b04 <_fflush_r+0x10>
 8006afe:	2500      	movs	r5, #0
 8006b00:	4628      	mov	r0, r5
 8006b02:	bd38      	pop	{r3, r4, r5, pc}
 8006b04:	b118      	cbz	r0, 8006b0e <_fflush_r+0x1a>
 8006b06:	6983      	ldr	r3, [r0, #24]
 8006b08:	b90b      	cbnz	r3, 8006b0e <_fflush_r+0x1a>
 8006b0a:	f000 f887 	bl	8006c1c <__sinit>
 8006b0e:	4b14      	ldr	r3, [pc, #80]	; (8006b60 <_fflush_r+0x6c>)
 8006b10:	429c      	cmp	r4, r3
 8006b12:	d11b      	bne.n	8006b4c <_fflush_r+0x58>
 8006b14:	686c      	ldr	r4, [r5, #4]
 8006b16:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d0ef      	beq.n	8006afe <_fflush_r+0xa>
 8006b1e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006b20:	07d0      	lsls	r0, r2, #31
 8006b22:	d404      	bmi.n	8006b2e <_fflush_r+0x3a>
 8006b24:	0599      	lsls	r1, r3, #22
 8006b26:	d402      	bmi.n	8006b2e <_fflush_r+0x3a>
 8006b28:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006b2a:	f000 f915 	bl	8006d58 <__retarget_lock_acquire_recursive>
 8006b2e:	4628      	mov	r0, r5
 8006b30:	4621      	mov	r1, r4
 8006b32:	f7ff ff59 	bl	80069e8 <__sflush_r>
 8006b36:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006b38:	07da      	lsls	r2, r3, #31
 8006b3a:	4605      	mov	r5, r0
 8006b3c:	d4e0      	bmi.n	8006b00 <_fflush_r+0xc>
 8006b3e:	89a3      	ldrh	r3, [r4, #12]
 8006b40:	059b      	lsls	r3, r3, #22
 8006b42:	d4dd      	bmi.n	8006b00 <_fflush_r+0xc>
 8006b44:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006b46:	f000 f908 	bl	8006d5a <__retarget_lock_release_recursive>
 8006b4a:	e7d9      	b.n	8006b00 <_fflush_r+0xc>
 8006b4c:	4b05      	ldr	r3, [pc, #20]	; (8006b64 <_fflush_r+0x70>)
 8006b4e:	429c      	cmp	r4, r3
 8006b50:	d101      	bne.n	8006b56 <_fflush_r+0x62>
 8006b52:	68ac      	ldr	r4, [r5, #8]
 8006b54:	e7df      	b.n	8006b16 <_fflush_r+0x22>
 8006b56:	4b04      	ldr	r3, [pc, #16]	; (8006b68 <_fflush_r+0x74>)
 8006b58:	429c      	cmp	r4, r3
 8006b5a:	bf08      	it	eq
 8006b5c:	68ec      	ldreq	r4, [r5, #12]
 8006b5e:	e7da      	b.n	8006b16 <_fflush_r+0x22>
 8006b60:	0800a83c 	.word	0x0800a83c
 8006b64:	0800a85c 	.word	0x0800a85c
 8006b68:	0800a81c 	.word	0x0800a81c

08006b6c <std>:
 8006b6c:	2300      	movs	r3, #0
 8006b6e:	b510      	push	{r4, lr}
 8006b70:	4604      	mov	r4, r0
 8006b72:	e9c0 3300 	strd	r3, r3, [r0]
 8006b76:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006b7a:	6083      	str	r3, [r0, #8]
 8006b7c:	8181      	strh	r1, [r0, #12]
 8006b7e:	6643      	str	r3, [r0, #100]	; 0x64
 8006b80:	81c2      	strh	r2, [r0, #14]
 8006b82:	6183      	str	r3, [r0, #24]
 8006b84:	4619      	mov	r1, r3
 8006b86:	2208      	movs	r2, #8
 8006b88:	305c      	adds	r0, #92	; 0x5c
 8006b8a:	f7ff fdcf 	bl	800672c <memset>
 8006b8e:	4b05      	ldr	r3, [pc, #20]	; (8006ba4 <std+0x38>)
 8006b90:	6263      	str	r3, [r4, #36]	; 0x24
 8006b92:	4b05      	ldr	r3, [pc, #20]	; (8006ba8 <std+0x3c>)
 8006b94:	62a3      	str	r3, [r4, #40]	; 0x28
 8006b96:	4b05      	ldr	r3, [pc, #20]	; (8006bac <std+0x40>)
 8006b98:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006b9a:	4b05      	ldr	r3, [pc, #20]	; (8006bb0 <std+0x44>)
 8006b9c:	6224      	str	r4, [r4, #32]
 8006b9e:	6323      	str	r3, [r4, #48]	; 0x30
 8006ba0:	bd10      	pop	{r4, pc}
 8006ba2:	bf00      	nop
 8006ba4:	08007579 	.word	0x08007579
 8006ba8:	0800759b 	.word	0x0800759b
 8006bac:	080075d3 	.word	0x080075d3
 8006bb0:	080075f7 	.word	0x080075f7

08006bb4 <_cleanup_r>:
 8006bb4:	4901      	ldr	r1, [pc, #4]	; (8006bbc <_cleanup_r+0x8>)
 8006bb6:	f000 b8af 	b.w	8006d18 <_fwalk_reent>
 8006bba:	bf00      	nop
 8006bbc:	08006af5 	.word	0x08006af5

08006bc0 <__sfmoreglue>:
 8006bc0:	b570      	push	{r4, r5, r6, lr}
 8006bc2:	1e4a      	subs	r2, r1, #1
 8006bc4:	2568      	movs	r5, #104	; 0x68
 8006bc6:	4355      	muls	r5, r2
 8006bc8:	460e      	mov	r6, r1
 8006bca:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006bce:	f000 f979 	bl	8006ec4 <_malloc_r>
 8006bd2:	4604      	mov	r4, r0
 8006bd4:	b140      	cbz	r0, 8006be8 <__sfmoreglue+0x28>
 8006bd6:	2100      	movs	r1, #0
 8006bd8:	e9c0 1600 	strd	r1, r6, [r0]
 8006bdc:	300c      	adds	r0, #12
 8006bde:	60a0      	str	r0, [r4, #8]
 8006be0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006be4:	f7ff fda2 	bl	800672c <memset>
 8006be8:	4620      	mov	r0, r4
 8006bea:	bd70      	pop	{r4, r5, r6, pc}

08006bec <__sfp_lock_acquire>:
 8006bec:	4801      	ldr	r0, [pc, #4]	; (8006bf4 <__sfp_lock_acquire+0x8>)
 8006bee:	f000 b8b3 	b.w	8006d58 <__retarget_lock_acquire_recursive>
 8006bf2:	bf00      	nop
 8006bf4:	20000348 	.word	0x20000348

08006bf8 <__sfp_lock_release>:
 8006bf8:	4801      	ldr	r0, [pc, #4]	; (8006c00 <__sfp_lock_release+0x8>)
 8006bfa:	f000 b8ae 	b.w	8006d5a <__retarget_lock_release_recursive>
 8006bfe:	bf00      	nop
 8006c00:	20000348 	.word	0x20000348

08006c04 <__sinit_lock_acquire>:
 8006c04:	4801      	ldr	r0, [pc, #4]	; (8006c0c <__sinit_lock_acquire+0x8>)
 8006c06:	f000 b8a7 	b.w	8006d58 <__retarget_lock_acquire_recursive>
 8006c0a:	bf00      	nop
 8006c0c:	20000343 	.word	0x20000343

08006c10 <__sinit_lock_release>:
 8006c10:	4801      	ldr	r0, [pc, #4]	; (8006c18 <__sinit_lock_release+0x8>)
 8006c12:	f000 b8a2 	b.w	8006d5a <__retarget_lock_release_recursive>
 8006c16:	bf00      	nop
 8006c18:	20000343 	.word	0x20000343

08006c1c <__sinit>:
 8006c1c:	b510      	push	{r4, lr}
 8006c1e:	4604      	mov	r4, r0
 8006c20:	f7ff fff0 	bl	8006c04 <__sinit_lock_acquire>
 8006c24:	69a3      	ldr	r3, [r4, #24]
 8006c26:	b11b      	cbz	r3, 8006c30 <__sinit+0x14>
 8006c28:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006c2c:	f7ff bff0 	b.w	8006c10 <__sinit_lock_release>
 8006c30:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8006c34:	6523      	str	r3, [r4, #80]	; 0x50
 8006c36:	4b13      	ldr	r3, [pc, #76]	; (8006c84 <__sinit+0x68>)
 8006c38:	4a13      	ldr	r2, [pc, #76]	; (8006c88 <__sinit+0x6c>)
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	62a2      	str	r2, [r4, #40]	; 0x28
 8006c3e:	42a3      	cmp	r3, r4
 8006c40:	bf04      	itt	eq
 8006c42:	2301      	moveq	r3, #1
 8006c44:	61a3      	streq	r3, [r4, #24]
 8006c46:	4620      	mov	r0, r4
 8006c48:	f000 f820 	bl	8006c8c <__sfp>
 8006c4c:	6060      	str	r0, [r4, #4]
 8006c4e:	4620      	mov	r0, r4
 8006c50:	f000 f81c 	bl	8006c8c <__sfp>
 8006c54:	60a0      	str	r0, [r4, #8]
 8006c56:	4620      	mov	r0, r4
 8006c58:	f000 f818 	bl	8006c8c <__sfp>
 8006c5c:	2200      	movs	r2, #0
 8006c5e:	60e0      	str	r0, [r4, #12]
 8006c60:	2104      	movs	r1, #4
 8006c62:	6860      	ldr	r0, [r4, #4]
 8006c64:	f7ff ff82 	bl	8006b6c <std>
 8006c68:	68a0      	ldr	r0, [r4, #8]
 8006c6a:	2201      	movs	r2, #1
 8006c6c:	2109      	movs	r1, #9
 8006c6e:	f7ff ff7d 	bl	8006b6c <std>
 8006c72:	68e0      	ldr	r0, [r4, #12]
 8006c74:	2202      	movs	r2, #2
 8006c76:	2112      	movs	r1, #18
 8006c78:	f7ff ff78 	bl	8006b6c <std>
 8006c7c:	2301      	movs	r3, #1
 8006c7e:	61a3      	str	r3, [r4, #24]
 8006c80:	e7d2      	b.n	8006c28 <__sinit+0xc>
 8006c82:	bf00      	nop
 8006c84:	0800a818 	.word	0x0800a818
 8006c88:	08006bb5 	.word	0x08006bb5

08006c8c <__sfp>:
 8006c8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c8e:	4607      	mov	r7, r0
 8006c90:	f7ff ffac 	bl	8006bec <__sfp_lock_acquire>
 8006c94:	4b1e      	ldr	r3, [pc, #120]	; (8006d10 <__sfp+0x84>)
 8006c96:	681e      	ldr	r6, [r3, #0]
 8006c98:	69b3      	ldr	r3, [r6, #24]
 8006c9a:	b913      	cbnz	r3, 8006ca2 <__sfp+0x16>
 8006c9c:	4630      	mov	r0, r6
 8006c9e:	f7ff ffbd 	bl	8006c1c <__sinit>
 8006ca2:	3648      	adds	r6, #72	; 0x48
 8006ca4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006ca8:	3b01      	subs	r3, #1
 8006caa:	d503      	bpl.n	8006cb4 <__sfp+0x28>
 8006cac:	6833      	ldr	r3, [r6, #0]
 8006cae:	b30b      	cbz	r3, 8006cf4 <__sfp+0x68>
 8006cb0:	6836      	ldr	r6, [r6, #0]
 8006cb2:	e7f7      	b.n	8006ca4 <__sfp+0x18>
 8006cb4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006cb8:	b9d5      	cbnz	r5, 8006cf0 <__sfp+0x64>
 8006cba:	4b16      	ldr	r3, [pc, #88]	; (8006d14 <__sfp+0x88>)
 8006cbc:	60e3      	str	r3, [r4, #12]
 8006cbe:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006cc2:	6665      	str	r5, [r4, #100]	; 0x64
 8006cc4:	f000 f847 	bl	8006d56 <__retarget_lock_init_recursive>
 8006cc8:	f7ff ff96 	bl	8006bf8 <__sfp_lock_release>
 8006ccc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8006cd0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006cd4:	6025      	str	r5, [r4, #0]
 8006cd6:	61a5      	str	r5, [r4, #24]
 8006cd8:	2208      	movs	r2, #8
 8006cda:	4629      	mov	r1, r5
 8006cdc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006ce0:	f7ff fd24 	bl	800672c <memset>
 8006ce4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006ce8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006cec:	4620      	mov	r0, r4
 8006cee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006cf0:	3468      	adds	r4, #104	; 0x68
 8006cf2:	e7d9      	b.n	8006ca8 <__sfp+0x1c>
 8006cf4:	2104      	movs	r1, #4
 8006cf6:	4638      	mov	r0, r7
 8006cf8:	f7ff ff62 	bl	8006bc0 <__sfmoreglue>
 8006cfc:	4604      	mov	r4, r0
 8006cfe:	6030      	str	r0, [r6, #0]
 8006d00:	2800      	cmp	r0, #0
 8006d02:	d1d5      	bne.n	8006cb0 <__sfp+0x24>
 8006d04:	f7ff ff78 	bl	8006bf8 <__sfp_lock_release>
 8006d08:	230c      	movs	r3, #12
 8006d0a:	603b      	str	r3, [r7, #0]
 8006d0c:	e7ee      	b.n	8006cec <__sfp+0x60>
 8006d0e:	bf00      	nop
 8006d10:	0800a818 	.word	0x0800a818
 8006d14:	ffff0001 	.word	0xffff0001

08006d18 <_fwalk_reent>:
 8006d18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006d1c:	4606      	mov	r6, r0
 8006d1e:	4688      	mov	r8, r1
 8006d20:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006d24:	2700      	movs	r7, #0
 8006d26:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006d2a:	f1b9 0901 	subs.w	r9, r9, #1
 8006d2e:	d505      	bpl.n	8006d3c <_fwalk_reent+0x24>
 8006d30:	6824      	ldr	r4, [r4, #0]
 8006d32:	2c00      	cmp	r4, #0
 8006d34:	d1f7      	bne.n	8006d26 <_fwalk_reent+0xe>
 8006d36:	4638      	mov	r0, r7
 8006d38:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006d3c:	89ab      	ldrh	r3, [r5, #12]
 8006d3e:	2b01      	cmp	r3, #1
 8006d40:	d907      	bls.n	8006d52 <_fwalk_reent+0x3a>
 8006d42:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006d46:	3301      	adds	r3, #1
 8006d48:	d003      	beq.n	8006d52 <_fwalk_reent+0x3a>
 8006d4a:	4629      	mov	r1, r5
 8006d4c:	4630      	mov	r0, r6
 8006d4e:	47c0      	blx	r8
 8006d50:	4307      	orrs	r7, r0
 8006d52:	3568      	adds	r5, #104	; 0x68
 8006d54:	e7e9      	b.n	8006d2a <_fwalk_reent+0x12>

08006d56 <__retarget_lock_init_recursive>:
 8006d56:	4770      	bx	lr

08006d58 <__retarget_lock_acquire_recursive>:
 8006d58:	4770      	bx	lr

08006d5a <__retarget_lock_release_recursive>:
 8006d5a:	4770      	bx	lr

08006d5c <__swhatbuf_r>:
 8006d5c:	b570      	push	{r4, r5, r6, lr}
 8006d5e:	460e      	mov	r6, r1
 8006d60:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006d64:	2900      	cmp	r1, #0
 8006d66:	b096      	sub	sp, #88	; 0x58
 8006d68:	4614      	mov	r4, r2
 8006d6a:	461d      	mov	r5, r3
 8006d6c:	da07      	bge.n	8006d7e <__swhatbuf_r+0x22>
 8006d6e:	2300      	movs	r3, #0
 8006d70:	602b      	str	r3, [r5, #0]
 8006d72:	89b3      	ldrh	r3, [r6, #12]
 8006d74:	061a      	lsls	r2, r3, #24
 8006d76:	d410      	bmi.n	8006d9a <__swhatbuf_r+0x3e>
 8006d78:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006d7c:	e00e      	b.n	8006d9c <__swhatbuf_r+0x40>
 8006d7e:	466a      	mov	r2, sp
 8006d80:	f000 fc60 	bl	8007644 <_fstat_r>
 8006d84:	2800      	cmp	r0, #0
 8006d86:	dbf2      	blt.n	8006d6e <__swhatbuf_r+0x12>
 8006d88:	9a01      	ldr	r2, [sp, #4]
 8006d8a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006d8e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006d92:	425a      	negs	r2, r3
 8006d94:	415a      	adcs	r2, r3
 8006d96:	602a      	str	r2, [r5, #0]
 8006d98:	e7ee      	b.n	8006d78 <__swhatbuf_r+0x1c>
 8006d9a:	2340      	movs	r3, #64	; 0x40
 8006d9c:	2000      	movs	r0, #0
 8006d9e:	6023      	str	r3, [r4, #0]
 8006da0:	b016      	add	sp, #88	; 0x58
 8006da2:	bd70      	pop	{r4, r5, r6, pc}

08006da4 <__smakebuf_r>:
 8006da4:	898b      	ldrh	r3, [r1, #12]
 8006da6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006da8:	079d      	lsls	r5, r3, #30
 8006daa:	4606      	mov	r6, r0
 8006dac:	460c      	mov	r4, r1
 8006dae:	d507      	bpl.n	8006dc0 <__smakebuf_r+0x1c>
 8006db0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006db4:	6023      	str	r3, [r4, #0]
 8006db6:	6123      	str	r3, [r4, #16]
 8006db8:	2301      	movs	r3, #1
 8006dba:	6163      	str	r3, [r4, #20]
 8006dbc:	b002      	add	sp, #8
 8006dbe:	bd70      	pop	{r4, r5, r6, pc}
 8006dc0:	ab01      	add	r3, sp, #4
 8006dc2:	466a      	mov	r2, sp
 8006dc4:	f7ff ffca 	bl	8006d5c <__swhatbuf_r>
 8006dc8:	9900      	ldr	r1, [sp, #0]
 8006dca:	4605      	mov	r5, r0
 8006dcc:	4630      	mov	r0, r6
 8006dce:	f000 f879 	bl	8006ec4 <_malloc_r>
 8006dd2:	b948      	cbnz	r0, 8006de8 <__smakebuf_r+0x44>
 8006dd4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006dd8:	059a      	lsls	r2, r3, #22
 8006dda:	d4ef      	bmi.n	8006dbc <__smakebuf_r+0x18>
 8006ddc:	f023 0303 	bic.w	r3, r3, #3
 8006de0:	f043 0302 	orr.w	r3, r3, #2
 8006de4:	81a3      	strh	r3, [r4, #12]
 8006de6:	e7e3      	b.n	8006db0 <__smakebuf_r+0xc>
 8006de8:	4b0d      	ldr	r3, [pc, #52]	; (8006e20 <__smakebuf_r+0x7c>)
 8006dea:	62b3      	str	r3, [r6, #40]	; 0x28
 8006dec:	89a3      	ldrh	r3, [r4, #12]
 8006dee:	6020      	str	r0, [r4, #0]
 8006df0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006df4:	81a3      	strh	r3, [r4, #12]
 8006df6:	9b00      	ldr	r3, [sp, #0]
 8006df8:	6163      	str	r3, [r4, #20]
 8006dfa:	9b01      	ldr	r3, [sp, #4]
 8006dfc:	6120      	str	r0, [r4, #16]
 8006dfe:	b15b      	cbz	r3, 8006e18 <__smakebuf_r+0x74>
 8006e00:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006e04:	4630      	mov	r0, r6
 8006e06:	f000 fc2f 	bl	8007668 <_isatty_r>
 8006e0a:	b128      	cbz	r0, 8006e18 <__smakebuf_r+0x74>
 8006e0c:	89a3      	ldrh	r3, [r4, #12]
 8006e0e:	f023 0303 	bic.w	r3, r3, #3
 8006e12:	f043 0301 	orr.w	r3, r3, #1
 8006e16:	81a3      	strh	r3, [r4, #12]
 8006e18:	89a0      	ldrh	r0, [r4, #12]
 8006e1a:	4305      	orrs	r5, r0
 8006e1c:	81a5      	strh	r5, [r4, #12]
 8006e1e:	e7cd      	b.n	8006dbc <__smakebuf_r+0x18>
 8006e20:	08006bb5 	.word	0x08006bb5

08006e24 <_free_r>:
 8006e24:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006e26:	2900      	cmp	r1, #0
 8006e28:	d048      	beq.n	8006ebc <_free_r+0x98>
 8006e2a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006e2e:	9001      	str	r0, [sp, #4]
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	f1a1 0404 	sub.w	r4, r1, #4
 8006e36:	bfb8      	it	lt
 8006e38:	18e4      	addlt	r4, r4, r3
 8006e3a:	f000 fc5f 	bl	80076fc <__malloc_lock>
 8006e3e:	4a20      	ldr	r2, [pc, #128]	; (8006ec0 <_free_r+0x9c>)
 8006e40:	9801      	ldr	r0, [sp, #4]
 8006e42:	6813      	ldr	r3, [r2, #0]
 8006e44:	4615      	mov	r5, r2
 8006e46:	b933      	cbnz	r3, 8006e56 <_free_r+0x32>
 8006e48:	6063      	str	r3, [r4, #4]
 8006e4a:	6014      	str	r4, [r2, #0]
 8006e4c:	b003      	add	sp, #12
 8006e4e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006e52:	f000 bc59 	b.w	8007708 <__malloc_unlock>
 8006e56:	42a3      	cmp	r3, r4
 8006e58:	d90b      	bls.n	8006e72 <_free_r+0x4e>
 8006e5a:	6821      	ldr	r1, [r4, #0]
 8006e5c:	1862      	adds	r2, r4, r1
 8006e5e:	4293      	cmp	r3, r2
 8006e60:	bf04      	itt	eq
 8006e62:	681a      	ldreq	r2, [r3, #0]
 8006e64:	685b      	ldreq	r3, [r3, #4]
 8006e66:	6063      	str	r3, [r4, #4]
 8006e68:	bf04      	itt	eq
 8006e6a:	1852      	addeq	r2, r2, r1
 8006e6c:	6022      	streq	r2, [r4, #0]
 8006e6e:	602c      	str	r4, [r5, #0]
 8006e70:	e7ec      	b.n	8006e4c <_free_r+0x28>
 8006e72:	461a      	mov	r2, r3
 8006e74:	685b      	ldr	r3, [r3, #4]
 8006e76:	b10b      	cbz	r3, 8006e7c <_free_r+0x58>
 8006e78:	42a3      	cmp	r3, r4
 8006e7a:	d9fa      	bls.n	8006e72 <_free_r+0x4e>
 8006e7c:	6811      	ldr	r1, [r2, #0]
 8006e7e:	1855      	adds	r5, r2, r1
 8006e80:	42a5      	cmp	r5, r4
 8006e82:	d10b      	bne.n	8006e9c <_free_r+0x78>
 8006e84:	6824      	ldr	r4, [r4, #0]
 8006e86:	4421      	add	r1, r4
 8006e88:	1854      	adds	r4, r2, r1
 8006e8a:	42a3      	cmp	r3, r4
 8006e8c:	6011      	str	r1, [r2, #0]
 8006e8e:	d1dd      	bne.n	8006e4c <_free_r+0x28>
 8006e90:	681c      	ldr	r4, [r3, #0]
 8006e92:	685b      	ldr	r3, [r3, #4]
 8006e94:	6053      	str	r3, [r2, #4]
 8006e96:	4421      	add	r1, r4
 8006e98:	6011      	str	r1, [r2, #0]
 8006e9a:	e7d7      	b.n	8006e4c <_free_r+0x28>
 8006e9c:	d902      	bls.n	8006ea4 <_free_r+0x80>
 8006e9e:	230c      	movs	r3, #12
 8006ea0:	6003      	str	r3, [r0, #0]
 8006ea2:	e7d3      	b.n	8006e4c <_free_r+0x28>
 8006ea4:	6825      	ldr	r5, [r4, #0]
 8006ea6:	1961      	adds	r1, r4, r5
 8006ea8:	428b      	cmp	r3, r1
 8006eaa:	bf04      	itt	eq
 8006eac:	6819      	ldreq	r1, [r3, #0]
 8006eae:	685b      	ldreq	r3, [r3, #4]
 8006eb0:	6063      	str	r3, [r4, #4]
 8006eb2:	bf04      	itt	eq
 8006eb4:	1949      	addeq	r1, r1, r5
 8006eb6:	6021      	streq	r1, [r4, #0]
 8006eb8:	6054      	str	r4, [r2, #4]
 8006eba:	e7c7      	b.n	8006e4c <_free_r+0x28>
 8006ebc:	b003      	add	sp, #12
 8006ebe:	bd30      	pop	{r4, r5, pc}
 8006ec0:	200000a8 	.word	0x200000a8

08006ec4 <_malloc_r>:
 8006ec4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ec6:	1ccd      	adds	r5, r1, #3
 8006ec8:	f025 0503 	bic.w	r5, r5, #3
 8006ecc:	3508      	adds	r5, #8
 8006ece:	2d0c      	cmp	r5, #12
 8006ed0:	bf38      	it	cc
 8006ed2:	250c      	movcc	r5, #12
 8006ed4:	2d00      	cmp	r5, #0
 8006ed6:	4606      	mov	r6, r0
 8006ed8:	db01      	blt.n	8006ede <_malloc_r+0x1a>
 8006eda:	42a9      	cmp	r1, r5
 8006edc:	d903      	bls.n	8006ee6 <_malloc_r+0x22>
 8006ede:	230c      	movs	r3, #12
 8006ee0:	6033      	str	r3, [r6, #0]
 8006ee2:	2000      	movs	r0, #0
 8006ee4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006ee6:	f000 fc09 	bl	80076fc <__malloc_lock>
 8006eea:	4921      	ldr	r1, [pc, #132]	; (8006f70 <_malloc_r+0xac>)
 8006eec:	680a      	ldr	r2, [r1, #0]
 8006eee:	4614      	mov	r4, r2
 8006ef0:	b99c      	cbnz	r4, 8006f1a <_malloc_r+0x56>
 8006ef2:	4f20      	ldr	r7, [pc, #128]	; (8006f74 <_malloc_r+0xb0>)
 8006ef4:	683b      	ldr	r3, [r7, #0]
 8006ef6:	b923      	cbnz	r3, 8006f02 <_malloc_r+0x3e>
 8006ef8:	4621      	mov	r1, r4
 8006efa:	4630      	mov	r0, r6
 8006efc:	f000 fb2c 	bl	8007558 <_sbrk_r>
 8006f00:	6038      	str	r0, [r7, #0]
 8006f02:	4629      	mov	r1, r5
 8006f04:	4630      	mov	r0, r6
 8006f06:	f000 fb27 	bl	8007558 <_sbrk_r>
 8006f0a:	1c43      	adds	r3, r0, #1
 8006f0c:	d123      	bne.n	8006f56 <_malloc_r+0x92>
 8006f0e:	230c      	movs	r3, #12
 8006f10:	6033      	str	r3, [r6, #0]
 8006f12:	4630      	mov	r0, r6
 8006f14:	f000 fbf8 	bl	8007708 <__malloc_unlock>
 8006f18:	e7e3      	b.n	8006ee2 <_malloc_r+0x1e>
 8006f1a:	6823      	ldr	r3, [r4, #0]
 8006f1c:	1b5b      	subs	r3, r3, r5
 8006f1e:	d417      	bmi.n	8006f50 <_malloc_r+0x8c>
 8006f20:	2b0b      	cmp	r3, #11
 8006f22:	d903      	bls.n	8006f2c <_malloc_r+0x68>
 8006f24:	6023      	str	r3, [r4, #0]
 8006f26:	441c      	add	r4, r3
 8006f28:	6025      	str	r5, [r4, #0]
 8006f2a:	e004      	b.n	8006f36 <_malloc_r+0x72>
 8006f2c:	6863      	ldr	r3, [r4, #4]
 8006f2e:	42a2      	cmp	r2, r4
 8006f30:	bf0c      	ite	eq
 8006f32:	600b      	streq	r3, [r1, #0]
 8006f34:	6053      	strne	r3, [r2, #4]
 8006f36:	4630      	mov	r0, r6
 8006f38:	f000 fbe6 	bl	8007708 <__malloc_unlock>
 8006f3c:	f104 000b 	add.w	r0, r4, #11
 8006f40:	1d23      	adds	r3, r4, #4
 8006f42:	f020 0007 	bic.w	r0, r0, #7
 8006f46:	1ac2      	subs	r2, r0, r3
 8006f48:	d0cc      	beq.n	8006ee4 <_malloc_r+0x20>
 8006f4a:	1a1b      	subs	r3, r3, r0
 8006f4c:	50a3      	str	r3, [r4, r2]
 8006f4e:	e7c9      	b.n	8006ee4 <_malloc_r+0x20>
 8006f50:	4622      	mov	r2, r4
 8006f52:	6864      	ldr	r4, [r4, #4]
 8006f54:	e7cc      	b.n	8006ef0 <_malloc_r+0x2c>
 8006f56:	1cc4      	adds	r4, r0, #3
 8006f58:	f024 0403 	bic.w	r4, r4, #3
 8006f5c:	42a0      	cmp	r0, r4
 8006f5e:	d0e3      	beq.n	8006f28 <_malloc_r+0x64>
 8006f60:	1a21      	subs	r1, r4, r0
 8006f62:	4630      	mov	r0, r6
 8006f64:	f000 faf8 	bl	8007558 <_sbrk_r>
 8006f68:	3001      	adds	r0, #1
 8006f6a:	d1dd      	bne.n	8006f28 <_malloc_r+0x64>
 8006f6c:	e7cf      	b.n	8006f0e <_malloc_r+0x4a>
 8006f6e:	bf00      	nop
 8006f70:	200000a8 	.word	0x200000a8
 8006f74:	200000ac 	.word	0x200000ac

08006f78 <__ssputs_r>:
 8006f78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006f7c:	688e      	ldr	r6, [r1, #8]
 8006f7e:	429e      	cmp	r6, r3
 8006f80:	4682      	mov	sl, r0
 8006f82:	460c      	mov	r4, r1
 8006f84:	4690      	mov	r8, r2
 8006f86:	461f      	mov	r7, r3
 8006f88:	d838      	bhi.n	8006ffc <__ssputs_r+0x84>
 8006f8a:	898a      	ldrh	r2, [r1, #12]
 8006f8c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006f90:	d032      	beq.n	8006ff8 <__ssputs_r+0x80>
 8006f92:	6825      	ldr	r5, [r4, #0]
 8006f94:	6909      	ldr	r1, [r1, #16]
 8006f96:	eba5 0901 	sub.w	r9, r5, r1
 8006f9a:	6965      	ldr	r5, [r4, #20]
 8006f9c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006fa0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006fa4:	3301      	adds	r3, #1
 8006fa6:	444b      	add	r3, r9
 8006fa8:	106d      	asrs	r5, r5, #1
 8006faa:	429d      	cmp	r5, r3
 8006fac:	bf38      	it	cc
 8006fae:	461d      	movcc	r5, r3
 8006fb0:	0553      	lsls	r3, r2, #21
 8006fb2:	d531      	bpl.n	8007018 <__ssputs_r+0xa0>
 8006fb4:	4629      	mov	r1, r5
 8006fb6:	f7ff ff85 	bl	8006ec4 <_malloc_r>
 8006fba:	4606      	mov	r6, r0
 8006fbc:	b950      	cbnz	r0, 8006fd4 <__ssputs_r+0x5c>
 8006fbe:	230c      	movs	r3, #12
 8006fc0:	f8ca 3000 	str.w	r3, [sl]
 8006fc4:	89a3      	ldrh	r3, [r4, #12]
 8006fc6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006fca:	81a3      	strh	r3, [r4, #12]
 8006fcc:	f04f 30ff 	mov.w	r0, #4294967295
 8006fd0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006fd4:	6921      	ldr	r1, [r4, #16]
 8006fd6:	464a      	mov	r2, r9
 8006fd8:	f000 fb68 	bl	80076ac <memcpy>
 8006fdc:	89a3      	ldrh	r3, [r4, #12]
 8006fde:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006fe2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006fe6:	81a3      	strh	r3, [r4, #12]
 8006fe8:	6126      	str	r6, [r4, #16]
 8006fea:	6165      	str	r5, [r4, #20]
 8006fec:	444e      	add	r6, r9
 8006fee:	eba5 0509 	sub.w	r5, r5, r9
 8006ff2:	6026      	str	r6, [r4, #0]
 8006ff4:	60a5      	str	r5, [r4, #8]
 8006ff6:	463e      	mov	r6, r7
 8006ff8:	42be      	cmp	r6, r7
 8006ffa:	d900      	bls.n	8006ffe <__ssputs_r+0x86>
 8006ffc:	463e      	mov	r6, r7
 8006ffe:	4632      	mov	r2, r6
 8007000:	6820      	ldr	r0, [r4, #0]
 8007002:	4641      	mov	r1, r8
 8007004:	f000 fb60 	bl	80076c8 <memmove>
 8007008:	68a3      	ldr	r3, [r4, #8]
 800700a:	6822      	ldr	r2, [r4, #0]
 800700c:	1b9b      	subs	r3, r3, r6
 800700e:	4432      	add	r2, r6
 8007010:	60a3      	str	r3, [r4, #8]
 8007012:	6022      	str	r2, [r4, #0]
 8007014:	2000      	movs	r0, #0
 8007016:	e7db      	b.n	8006fd0 <__ssputs_r+0x58>
 8007018:	462a      	mov	r2, r5
 800701a:	f000 fb7b 	bl	8007714 <_realloc_r>
 800701e:	4606      	mov	r6, r0
 8007020:	2800      	cmp	r0, #0
 8007022:	d1e1      	bne.n	8006fe8 <__ssputs_r+0x70>
 8007024:	6921      	ldr	r1, [r4, #16]
 8007026:	4650      	mov	r0, sl
 8007028:	f7ff fefc 	bl	8006e24 <_free_r>
 800702c:	e7c7      	b.n	8006fbe <__ssputs_r+0x46>
	...

08007030 <_svfiprintf_r>:
 8007030:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007034:	4698      	mov	r8, r3
 8007036:	898b      	ldrh	r3, [r1, #12]
 8007038:	061b      	lsls	r3, r3, #24
 800703a:	b09d      	sub	sp, #116	; 0x74
 800703c:	4607      	mov	r7, r0
 800703e:	460d      	mov	r5, r1
 8007040:	4614      	mov	r4, r2
 8007042:	d50e      	bpl.n	8007062 <_svfiprintf_r+0x32>
 8007044:	690b      	ldr	r3, [r1, #16]
 8007046:	b963      	cbnz	r3, 8007062 <_svfiprintf_r+0x32>
 8007048:	2140      	movs	r1, #64	; 0x40
 800704a:	f7ff ff3b 	bl	8006ec4 <_malloc_r>
 800704e:	6028      	str	r0, [r5, #0]
 8007050:	6128      	str	r0, [r5, #16]
 8007052:	b920      	cbnz	r0, 800705e <_svfiprintf_r+0x2e>
 8007054:	230c      	movs	r3, #12
 8007056:	603b      	str	r3, [r7, #0]
 8007058:	f04f 30ff 	mov.w	r0, #4294967295
 800705c:	e0d1      	b.n	8007202 <_svfiprintf_r+0x1d2>
 800705e:	2340      	movs	r3, #64	; 0x40
 8007060:	616b      	str	r3, [r5, #20]
 8007062:	2300      	movs	r3, #0
 8007064:	9309      	str	r3, [sp, #36]	; 0x24
 8007066:	2320      	movs	r3, #32
 8007068:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800706c:	f8cd 800c 	str.w	r8, [sp, #12]
 8007070:	2330      	movs	r3, #48	; 0x30
 8007072:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800721c <_svfiprintf_r+0x1ec>
 8007076:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800707a:	f04f 0901 	mov.w	r9, #1
 800707e:	4623      	mov	r3, r4
 8007080:	469a      	mov	sl, r3
 8007082:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007086:	b10a      	cbz	r2, 800708c <_svfiprintf_r+0x5c>
 8007088:	2a25      	cmp	r2, #37	; 0x25
 800708a:	d1f9      	bne.n	8007080 <_svfiprintf_r+0x50>
 800708c:	ebba 0b04 	subs.w	fp, sl, r4
 8007090:	d00b      	beq.n	80070aa <_svfiprintf_r+0x7a>
 8007092:	465b      	mov	r3, fp
 8007094:	4622      	mov	r2, r4
 8007096:	4629      	mov	r1, r5
 8007098:	4638      	mov	r0, r7
 800709a:	f7ff ff6d 	bl	8006f78 <__ssputs_r>
 800709e:	3001      	adds	r0, #1
 80070a0:	f000 80aa 	beq.w	80071f8 <_svfiprintf_r+0x1c8>
 80070a4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80070a6:	445a      	add	r2, fp
 80070a8:	9209      	str	r2, [sp, #36]	; 0x24
 80070aa:	f89a 3000 	ldrb.w	r3, [sl]
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	f000 80a2 	beq.w	80071f8 <_svfiprintf_r+0x1c8>
 80070b4:	2300      	movs	r3, #0
 80070b6:	f04f 32ff 	mov.w	r2, #4294967295
 80070ba:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80070be:	f10a 0a01 	add.w	sl, sl, #1
 80070c2:	9304      	str	r3, [sp, #16]
 80070c4:	9307      	str	r3, [sp, #28]
 80070c6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80070ca:	931a      	str	r3, [sp, #104]	; 0x68
 80070cc:	4654      	mov	r4, sl
 80070ce:	2205      	movs	r2, #5
 80070d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80070d4:	4851      	ldr	r0, [pc, #324]	; (800721c <_svfiprintf_r+0x1ec>)
 80070d6:	f7f9 f87b 	bl	80001d0 <memchr>
 80070da:	9a04      	ldr	r2, [sp, #16]
 80070dc:	b9d8      	cbnz	r0, 8007116 <_svfiprintf_r+0xe6>
 80070de:	06d0      	lsls	r0, r2, #27
 80070e0:	bf44      	itt	mi
 80070e2:	2320      	movmi	r3, #32
 80070e4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80070e8:	0711      	lsls	r1, r2, #28
 80070ea:	bf44      	itt	mi
 80070ec:	232b      	movmi	r3, #43	; 0x2b
 80070ee:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80070f2:	f89a 3000 	ldrb.w	r3, [sl]
 80070f6:	2b2a      	cmp	r3, #42	; 0x2a
 80070f8:	d015      	beq.n	8007126 <_svfiprintf_r+0xf6>
 80070fa:	9a07      	ldr	r2, [sp, #28]
 80070fc:	4654      	mov	r4, sl
 80070fe:	2000      	movs	r0, #0
 8007100:	f04f 0c0a 	mov.w	ip, #10
 8007104:	4621      	mov	r1, r4
 8007106:	f811 3b01 	ldrb.w	r3, [r1], #1
 800710a:	3b30      	subs	r3, #48	; 0x30
 800710c:	2b09      	cmp	r3, #9
 800710e:	d94e      	bls.n	80071ae <_svfiprintf_r+0x17e>
 8007110:	b1b0      	cbz	r0, 8007140 <_svfiprintf_r+0x110>
 8007112:	9207      	str	r2, [sp, #28]
 8007114:	e014      	b.n	8007140 <_svfiprintf_r+0x110>
 8007116:	eba0 0308 	sub.w	r3, r0, r8
 800711a:	fa09 f303 	lsl.w	r3, r9, r3
 800711e:	4313      	orrs	r3, r2
 8007120:	9304      	str	r3, [sp, #16]
 8007122:	46a2      	mov	sl, r4
 8007124:	e7d2      	b.n	80070cc <_svfiprintf_r+0x9c>
 8007126:	9b03      	ldr	r3, [sp, #12]
 8007128:	1d19      	adds	r1, r3, #4
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	9103      	str	r1, [sp, #12]
 800712e:	2b00      	cmp	r3, #0
 8007130:	bfbb      	ittet	lt
 8007132:	425b      	neglt	r3, r3
 8007134:	f042 0202 	orrlt.w	r2, r2, #2
 8007138:	9307      	strge	r3, [sp, #28]
 800713a:	9307      	strlt	r3, [sp, #28]
 800713c:	bfb8      	it	lt
 800713e:	9204      	strlt	r2, [sp, #16]
 8007140:	7823      	ldrb	r3, [r4, #0]
 8007142:	2b2e      	cmp	r3, #46	; 0x2e
 8007144:	d10c      	bne.n	8007160 <_svfiprintf_r+0x130>
 8007146:	7863      	ldrb	r3, [r4, #1]
 8007148:	2b2a      	cmp	r3, #42	; 0x2a
 800714a:	d135      	bne.n	80071b8 <_svfiprintf_r+0x188>
 800714c:	9b03      	ldr	r3, [sp, #12]
 800714e:	1d1a      	adds	r2, r3, #4
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	9203      	str	r2, [sp, #12]
 8007154:	2b00      	cmp	r3, #0
 8007156:	bfb8      	it	lt
 8007158:	f04f 33ff 	movlt.w	r3, #4294967295
 800715c:	3402      	adds	r4, #2
 800715e:	9305      	str	r3, [sp, #20]
 8007160:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800722c <_svfiprintf_r+0x1fc>
 8007164:	7821      	ldrb	r1, [r4, #0]
 8007166:	2203      	movs	r2, #3
 8007168:	4650      	mov	r0, sl
 800716a:	f7f9 f831 	bl	80001d0 <memchr>
 800716e:	b140      	cbz	r0, 8007182 <_svfiprintf_r+0x152>
 8007170:	2340      	movs	r3, #64	; 0x40
 8007172:	eba0 000a 	sub.w	r0, r0, sl
 8007176:	fa03 f000 	lsl.w	r0, r3, r0
 800717a:	9b04      	ldr	r3, [sp, #16]
 800717c:	4303      	orrs	r3, r0
 800717e:	3401      	adds	r4, #1
 8007180:	9304      	str	r3, [sp, #16]
 8007182:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007186:	4826      	ldr	r0, [pc, #152]	; (8007220 <_svfiprintf_r+0x1f0>)
 8007188:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800718c:	2206      	movs	r2, #6
 800718e:	f7f9 f81f 	bl	80001d0 <memchr>
 8007192:	2800      	cmp	r0, #0
 8007194:	d038      	beq.n	8007208 <_svfiprintf_r+0x1d8>
 8007196:	4b23      	ldr	r3, [pc, #140]	; (8007224 <_svfiprintf_r+0x1f4>)
 8007198:	bb1b      	cbnz	r3, 80071e2 <_svfiprintf_r+0x1b2>
 800719a:	9b03      	ldr	r3, [sp, #12]
 800719c:	3307      	adds	r3, #7
 800719e:	f023 0307 	bic.w	r3, r3, #7
 80071a2:	3308      	adds	r3, #8
 80071a4:	9303      	str	r3, [sp, #12]
 80071a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80071a8:	4433      	add	r3, r6
 80071aa:	9309      	str	r3, [sp, #36]	; 0x24
 80071ac:	e767      	b.n	800707e <_svfiprintf_r+0x4e>
 80071ae:	fb0c 3202 	mla	r2, ip, r2, r3
 80071b2:	460c      	mov	r4, r1
 80071b4:	2001      	movs	r0, #1
 80071b6:	e7a5      	b.n	8007104 <_svfiprintf_r+0xd4>
 80071b8:	2300      	movs	r3, #0
 80071ba:	3401      	adds	r4, #1
 80071bc:	9305      	str	r3, [sp, #20]
 80071be:	4619      	mov	r1, r3
 80071c0:	f04f 0c0a 	mov.w	ip, #10
 80071c4:	4620      	mov	r0, r4
 80071c6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80071ca:	3a30      	subs	r2, #48	; 0x30
 80071cc:	2a09      	cmp	r2, #9
 80071ce:	d903      	bls.n	80071d8 <_svfiprintf_r+0x1a8>
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d0c5      	beq.n	8007160 <_svfiprintf_r+0x130>
 80071d4:	9105      	str	r1, [sp, #20]
 80071d6:	e7c3      	b.n	8007160 <_svfiprintf_r+0x130>
 80071d8:	fb0c 2101 	mla	r1, ip, r1, r2
 80071dc:	4604      	mov	r4, r0
 80071de:	2301      	movs	r3, #1
 80071e0:	e7f0      	b.n	80071c4 <_svfiprintf_r+0x194>
 80071e2:	ab03      	add	r3, sp, #12
 80071e4:	9300      	str	r3, [sp, #0]
 80071e6:	462a      	mov	r2, r5
 80071e8:	4b0f      	ldr	r3, [pc, #60]	; (8007228 <_svfiprintf_r+0x1f8>)
 80071ea:	a904      	add	r1, sp, #16
 80071ec:	4638      	mov	r0, r7
 80071ee:	f3af 8000 	nop.w
 80071f2:	1c42      	adds	r2, r0, #1
 80071f4:	4606      	mov	r6, r0
 80071f6:	d1d6      	bne.n	80071a6 <_svfiprintf_r+0x176>
 80071f8:	89ab      	ldrh	r3, [r5, #12]
 80071fa:	065b      	lsls	r3, r3, #25
 80071fc:	f53f af2c 	bmi.w	8007058 <_svfiprintf_r+0x28>
 8007200:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007202:	b01d      	add	sp, #116	; 0x74
 8007204:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007208:	ab03      	add	r3, sp, #12
 800720a:	9300      	str	r3, [sp, #0]
 800720c:	462a      	mov	r2, r5
 800720e:	4b06      	ldr	r3, [pc, #24]	; (8007228 <_svfiprintf_r+0x1f8>)
 8007210:	a904      	add	r1, sp, #16
 8007212:	4638      	mov	r0, r7
 8007214:	f000 f87a 	bl	800730c <_printf_i>
 8007218:	e7eb      	b.n	80071f2 <_svfiprintf_r+0x1c2>
 800721a:	bf00      	nop
 800721c:	0800a87c 	.word	0x0800a87c
 8007220:	0800a886 	.word	0x0800a886
 8007224:	00000000 	.word	0x00000000
 8007228:	08006f79 	.word	0x08006f79
 800722c:	0800a882 	.word	0x0800a882

08007230 <_printf_common>:
 8007230:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007234:	4616      	mov	r6, r2
 8007236:	4699      	mov	r9, r3
 8007238:	688a      	ldr	r2, [r1, #8]
 800723a:	690b      	ldr	r3, [r1, #16]
 800723c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007240:	4293      	cmp	r3, r2
 8007242:	bfb8      	it	lt
 8007244:	4613      	movlt	r3, r2
 8007246:	6033      	str	r3, [r6, #0]
 8007248:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800724c:	4607      	mov	r7, r0
 800724e:	460c      	mov	r4, r1
 8007250:	b10a      	cbz	r2, 8007256 <_printf_common+0x26>
 8007252:	3301      	adds	r3, #1
 8007254:	6033      	str	r3, [r6, #0]
 8007256:	6823      	ldr	r3, [r4, #0]
 8007258:	0699      	lsls	r1, r3, #26
 800725a:	bf42      	ittt	mi
 800725c:	6833      	ldrmi	r3, [r6, #0]
 800725e:	3302      	addmi	r3, #2
 8007260:	6033      	strmi	r3, [r6, #0]
 8007262:	6825      	ldr	r5, [r4, #0]
 8007264:	f015 0506 	ands.w	r5, r5, #6
 8007268:	d106      	bne.n	8007278 <_printf_common+0x48>
 800726a:	f104 0a19 	add.w	sl, r4, #25
 800726e:	68e3      	ldr	r3, [r4, #12]
 8007270:	6832      	ldr	r2, [r6, #0]
 8007272:	1a9b      	subs	r3, r3, r2
 8007274:	42ab      	cmp	r3, r5
 8007276:	dc26      	bgt.n	80072c6 <_printf_common+0x96>
 8007278:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800727c:	1e13      	subs	r3, r2, #0
 800727e:	6822      	ldr	r2, [r4, #0]
 8007280:	bf18      	it	ne
 8007282:	2301      	movne	r3, #1
 8007284:	0692      	lsls	r2, r2, #26
 8007286:	d42b      	bmi.n	80072e0 <_printf_common+0xb0>
 8007288:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800728c:	4649      	mov	r1, r9
 800728e:	4638      	mov	r0, r7
 8007290:	47c0      	blx	r8
 8007292:	3001      	adds	r0, #1
 8007294:	d01e      	beq.n	80072d4 <_printf_common+0xa4>
 8007296:	6823      	ldr	r3, [r4, #0]
 8007298:	68e5      	ldr	r5, [r4, #12]
 800729a:	6832      	ldr	r2, [r6, #0]
 800729c:	f003 0306 	and.w	r3, r3, #6
 80072a0:	2b04      	cmp	r3, #4
 80072a2:	bf08      	it	eq
 80072a4:	1aad      	subeq	r5, r5, r2
 80072a6:	68a3      	ldr	r3, [r4, #8]
 80072a8:	6922      	ldr	r2, [r4, #16]
 80072aa:	bf0c      	ite	eq
 80072ac:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80072b0:	2500      	movne	r5, #0
 80072b2:	4293      	cmp	r3, r2
 80072b4:	bfc4      	itt	gt
 80072b6:	1a9b      	subgt	r3, r3, r2
 80072b8:	18ed      	addgt	r5, r5, r3
 80072ba:	2600      	movs	r6, #0
 80072bc:	341a      	adds	r4, #26
 80072be:	42b5      	cmp	r5, r6
 80072c0:	d11a      	bne.n	80072f8 <_printf_common+0xc8>
 80072c2:	2000      	movs	r0, #0
 80072c4:	e008      	b.n	80072d8 <_printf_common+0xa8>
 80072c6:	2301      	movs	r3, #1
 80072c8:	4652      	mov	r2, sl
 80072ca:	4649      	mov	r1, r9
 80072cc:	4638      	mov	r0, r7
 80072ce:	47c0      	blx	r8
 80072d0:	3001      	adds	r0, #1
 80072d2:	d103      	bne.n	80072dc <_printf_common+0xac>
 80072d4:	f04f 30ff 	mov.w	r0, #4294967295
 80072d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80072dc:	3501      	adds	r5, #1
 80072de:	e7c6      	b.n	800726e <_printf_common+0x3e>
 80072e0:	18e1      	adds	r1, r4, r3
 80072e2:	1c5a      	adds	r2, r3, #1
 80072e4:	2030      	movs	r0, #48	; 0x30
 80072e6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80072ea:	4422      	add	r2, r4
 80072ec:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80072f0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80072f4:	3302      	adds	r3, #2
 80072f6:	e7c7      	b.n	8007288 <_printf_common+0x58>
 80072f8:	2301      	movs	r3, #1
 80072fa:	4622      	mov	r2, r4
 80072fc:	4649      	mov	r1, r9
 80072fe:	4638      	mov	r0, r7
 8007300:	47c0      	blx	r8
 8007302:	3001      	adds	r0, #1
 8007304:	d0e6      	beq.n	80072d4 <_printf_common+0xa4>
 8007306:	3601      	adds	r6, #1
 8007308:	e7d9      	b.n	80072be <_printf_common+0x8e>
	...

0800730c <_printf_i>:
 800730c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007310:	460c      	mov	r4, r1
 8007312:	4691      	mov	r9, r2
 8007314:	7e27      	ldrb	r7, [r4, #24]
 8007316:	990c      	ldr	r1, [sp, #48]	; 0x30
 8007318:	2f78      	cmp	r7, #120	; 0x78
 800731a:	4680      	mov	r8, r0
 800731c:	469a      	mov	sl, r3
 800731e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007322:	d807      	bhi.n	8007334 <_printf_i+0x28>
 8007324:	2f62      	cmp	r7, #98	; 0x62
 8007326:	d80a      	bhi.n	800733e <_printf_i+0x32>
 8007328:	2f00      	cmp	r7, #0
 800732a:	f000 80d8 	beq.w	80074de <_printf_i+0x1d2>
 800732e:	2f58      	cmp	r7, #88	; 0x58
 8007330:	f000 80a3 	beq.w	800747a <_printf_i+0x16e>
 8007334:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8007338:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800733c:	e03a      	b.n	80073b4 <_printf_i+0xa8>
 800733e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007342:	2b15      	cmp	r3, #21
 8007344:	d8f6      	bhi.n	8007334 <_printf_i+0x28>
 8007346:	a001      	add	r0, pc, #4	; (adr r0, 800734c <_printf_i+0x40>)
 8007348:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800734c:	080073a5 	.word	0x080073a5
 8007350:	080073b9 	.word	0x080073b9
 8007354:	08007335 	.word	0x08007335
 8007358:	08007335 	.word	0x08007335
 800735c:	08007335 	.word	0x08007335
 8007360:	08007335 	.word	0x08007335
 8007364:	080073b9 	.word	0x080073b9
 8007368:	08007335 	.word	0x08007335
 800736c:	08007335 	.word	0x08007335
 8007370:	08007335 	.word	0x08007335
 8007374:	08007335 	.word	0x08007335
 8007378:	080074c5 	.word	0x080074c5
 800737c:	080073e9 	.word	0x080073e9
 8007380:	080074a7 	.word	0x080074a7
 8007384:	08007335 	.word	0x08007335
 8007388:	08007335 	.word	0x08007335
 800738c:	080074e7 	.word	0x080074e7
 8007390:	08007335 	.word	0x08007335
 8007394:	080073e9 	.word	0x080073e9
 8007398:	08007335 	.word	0x08007335
 800739c:	08007335 	.word	0x08007335
 80073a0:	080074af 	.word	0x080074af
 80073a4:	680b      	ldr	r3, [r1, #0]
 80073a6:	1d1a      	adds	r2, r3, #4
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	600a      	str	r2, [r1, #0]
 80073ac:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80073b0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80073b4:	2301      	movs	r3, #1
 80073b6:	e0a3      	b.n	8007500 <_printf_i+0x1f4>
 80073b8:	6825      	ldr	r5, [r4, #0]
 80073ba:	6808      	ldr	r0, [r1, #0]
 80073bc:	062e      	lsls	r6, r5, #24
 80073be:	f100 0304 	add.w	r3, r0, #4
 80073c2:	d50a      	bpl.n	80073da <_printf_i+0xce>
 80073c4:	6805      	ldr	r5, [r0, #0]
 80073c6:	600b      	str	r3, [r1, #0]
 80073c8:	2d00      	cmp	r5, #0
 80073ca:	da03      	bge.n	80073d4 <_printf_i+0xc8>
 80073cc:	232d      	movs	r3, #45	; 0x2d
 80073ce:	426d      	negs	r5, r5
 80073d0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80073d4:	485e      	ldr	r0, [pc, #376]	; (8007550 <_printf_i+0x244>)
 80073d6:	230a      	movs	r3, #10
 80073d8:	e019      	b.n	800740e <_printf_i+0x102>
 80073da:	f015 0f40 	tst.w	r5, #64	; 0x40
 80073de:	6805      	ldr	r5, [r0, #0]
 80073e0:	600b      	str	r3, [r1, #0]
 80073e2:	bf18      	it	ne
 80073e4:	b22d      	sxthne	r5, r5
 80073e6:	e7ef      	b.n	80073c8 <_printf_i+0xbc>
 80073e8:	680b      	ldr	r3, [r1, #0]
 80073ea:	6825      	ldr	r5, [r4, #0]
 80073ec:	1d18      	adds	r0, r3, #4
 80073ee:	6008      	str	r0, [r1, #0]
 80073f0:	0628      	lsls	r0, r5, #24
 80073f2:	d501      	bpl.n	80073f8 <_printf_i+0xec>
 80073f4:	681d      	ldr	r5, [r3, #0]
 80073f6:	e002      	b.n	80073fe <_printf_i+0xf2>
 80073f8:	0669      	lsls	r1, r5, #25
 80073fa:	d5fb      	bpl.n	80073f4 <_printf_i+0xe8>
 80073fc:	881d      	ldrh	r5, [r3, #0]
 80073fe:	4854      	ldr	r0, [pc, #336]	; (8007550 <_printf_i+0x244>)
 8007400:	2f6f      	cmp	r7, #111	; 0x6f
 8007402:	bf0c      	ite	eq
 8007404:	2308      	moveq	r3, #8
 8007406:	230a      	movne	r3, #10
 8007408:	2100      	movs	r1, #0
 800740a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800740e:	6866      	ldr	r6, [r4, #4]
 8007410:	60a6      	str	r6, [r4, #8]
 8007412:	2e00      	cmp	r6, #0
 8007414:	bfa2      	ittt	ge
 8007416:	6821      	ldrge	r1, [r4, #0]
 8007418:	f021 0104 	bicge.w	r1, r1, #4
 800741c:	6021      	strge	r1, [r4, #0]
 800741e:	b90d      	cbnz	r5, 8007424 <_printf_i+0x118>
 8007420:	2e00      	cmp	r6, #0
 8007422:	d04d      	beq.n	80074c0 <_printf_i+0x1b4>
 8007424:	4616      	mov	r6, r2
 8007426:	fbb5 f1f3 	udiv	r1, r5, r3
 800742a:	fb03 5711 	mls	r7, r3, r1, r5
 800742e:	5dc7      	ldrb	r7, [r0, r7]
 8007430:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007434:	462f      	mov	r7, r5
 8007436:	42bb      	cmp	r3, r7
 8007438:	460d      	mov	r5, r1
 800743a:	d9f4      	bls.n	8007426 <_printf_i+0x11a>
 800743c:	2b08      	cmp	r3, #8
 800743e:	d10b      	bne.n	8007458 <_printf_i+0x14c>
 8007440:	6823      	ldr	r3, [r4, #0]
 8007442:	07df      	lsls	r7, r3, #31
 8007444:	d508      	bpl.n	8007458 <_printf_i+0x14c>
 8007446:	6923      	ldr	r3, [r4, #16]
 8007448:	6861      	ldr	r1, [r4, #4]
 800744a:	4299      	cmp	r1, r3
 800744c:	bfde      	ittt	le
 800744e:	2330      	movle	r3, #48	; 0x30
 8007450:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007454:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007458:	1b92      	subs	r2, r2, r6
 800745a:	6122      	str	r2, [r4, #16]
 800745c:	f8cd a000 	str.w	sl, [sp]
 8007460:	464b      	mov	r3, r9
 8007462:	aa03      	add	r2, sp, #12
 8007464:	4621      	mov	r1, r4
 8007466:	4640      	mov	r0, r8
 8007468:	f7ff fee2 	bl	8007230 <_printf_common>
 800746c:	3001      	adds	r0, #1
 800746e:	d14c      	bne.n	800750a <_printf_i+0x1fe>
 8007470:	f04f 30ff 	mov.w	r0, #4294967295
 8007474:	b004      	add	sp, #16
 8007476:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800747a:	4835      	ldr	r0, [pc, #212]	; (8007550 <_printf_i+0x244>)
 800747c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8007480:	6823      	ldr	r3, [r4, #0]
 8007482:	680e      	ldr	r6, [r1, #0]
 8007484:	061f      	lsls	r7, r3, #24
 8007486:	f856 5b04 	ldr.w	r5, [r6], #4
 800748a:	600e      	str	r6, [r1, #0]
 800748c:	d514      	bpl.n	80074b8 <_printf_i+0x1ac>
 800748e:	07d9      	lsls	r1, r3, #31
 8007490:	bf44      	itt	mi
 8007492:	f043 0320 	orrmi.w	r3, r3, #32
 8007496:	6023      	strmi	r3, [r4, #0]
 8007498:	b91d      	cbnz	r5, 80074a2 <_printf_i+0x196>
 800749a:	6823      	ldr	r3, [r4, #0]
 800749c:	f023 0320 	bic.w	r3, r3, #32
 80074a0:	6023      	str	r3, [r4, #0]
 80074a2:	2310      	movs	r3, #16
 80074a4:	e7b0      	b.n	8007408 <_printf_i+0xfc>
 80074a6:	6823      	ldr	r3, [r4, #0]
 80074a8:	f043 0320 	orr.w	r3, r3, #32
 80074ac:	6023      	str	r3, [r4, #0]
 80074ae:	2378      	movs	r3, #120	; 0x78
 80074b0:	4828      	ldr	r0, [pc, #160]	; (8007554 <_printf_i+0x248>)
 80074b2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80074b6:	e7e3      	b.n	8007480 <_printf_i+0x174>
 80074b8:	065e      	lsls	r6, r3, #25
 80074ba:	bf48      	it	mi
 80074bc:	b2ad      	uxthmi	r5, r5
 80074be:	e7e6      	b.n	800748e <_printf_i+0x182>
 80074c0:	4616      	mov	r6, r2
 80074c2:	e7bb      	b.n	800743c <_printf_i+0x130>
 80074c4:	680b      	ldr	r3, [r1, #0]
 80074c6:	6826      	ldr	r6, [r4, #0]
 80074c8:	6960      	ldr	r0, [r4, #20]
 80074ca:	1d1d      	adds	r5, r3, #4
 80074cc:	600d      	str	r5, [r1, #0]
 80074ce:	0635      	lsls	r5, r6, #24
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	d501      	bpl.n	80074d8 <_printf_i+0x1cc>
 80074d4:	6018      	str	r0, [r3, #0]
 80074d6:	e002      	b.n	80074de <_printf_i+0x1d2>
 80074d8:	0671      	lsls	r1, r6, #25
 80074da:	d5fb      	bpl.n	80074d4 <_printf_i+0x1c8>
 80074dc:	8018      	strh	r0, [r3, #0]
 80074de:	2300      	movs	r3, #0
 80074e0:	6123      	str	r3, [r4, #16]
 80074e2:	4616      	mov	r6, r2
 80074e4:	e7ba      	b.n	800745c <_printf_i+0x150>
 80074e6:	680b      	ldr	r3, [r1, #0]
 80074e8:	1d1a      	adds	r2, r3, #4
 80074ea:	600a      	str	r2, [r1, #0]
 80074ec:	681e      	ldr	r6, [r3, #0]
 80074ee:	6862      	ldr	r2, [r4, #4]
 80074f0:	2100      	movs	r1, #0
 80074f2:	4630      	mov	r0, r6
 80074f4:	f7f8 fe6c 	bl	80001d0 <memchr>
 80074f8:	b108      	cbz	r0, 80074fe <_printf_i+0x1f2>
 80074fa:	1b80      	subs	r0, r0, r6
 80074fc:	6060      	str	r0, [r4, #4]
 80074fe:	6863      	ldr	r3, [r4, #4]
 8007500:	6123      	str	r3, [r4, #16]
 8007502:	2300      	movs	r3, #0
 8007504:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007508:	e7a8      	b.n	800745c <_printf_i+0x150>
 800750a:	6923      	ldr	r3, [r4, #16]
 800750c:	4632      	mov	r2, r6
 800750e:	4649      	mov	r1, r9
 8007510:	4640      	mov	r0, r8
 8007512:	47d0      	blx	sl
 8007514:	3001      	adds	r0, #1
 8007516:	d0ab      	beq.n	8007470 <_printf_i+0x164>
 8007518:	6823      	ldr	r3, [r4, #0]
 800751a:	079b      	lsls	r3, r3, #30
 800751c:	d413      	bmi.n	8007546 <_printf_i+0x23a>
 800751e:	68e0      	ldr	r0, [r4, #12]
 8007520:	9b03      	ldr	r3, [sp, #12]
 8007522:	4298      	cmp	r0, r3
 8007524:	bfb8      	it	lt
 8007526:	4618      	movlt	r0, r3
 8007528:	e7a4      	b.n	8007474 <_printf_i+0x168>
 800752a:	2301      	movs	r3, #1
 800752c:	4632      	mov	r2, r6
 800752e:	4649      	mov	r1, r9
 8007530:	4640      	mov	r0, r8
 8007532:	47d0      	blx	sl
 8007534:	3001      	adds	r0, #1
 8007536:	d09b      	beq.n	8007470 <_printf_i+0x164>
 8007538:	3501      	adds	r5, #1
 800753a:	68e3      	ldr	r3, [r4, #12]
 800753c:	9903      	ldr	r1, [sp, #12]
 800753e:	1a5b      	subs	r3, r3, r1
 8007540:	42ab      	cmp	r3, r5
 8007542:	dcf2      	bgt.n	800752a <_printf_i+0x21e>
 8007544:	e7eb      	b.n	800751e <_printf_i+0x212>
 8007546:	2500      	movs	r5, #0
 8007548:	f104 0619 	add.w	r6, r4, #25
 800754c:	e7f5      	b.n	800753a <_printf_i+0x22e>
 800754e:	bf00      	nop
 8007550:	0800a88d 	.word	0x0800a88d
 8007554:	0800a89e 	.word	0x0800a89e

08007558 <_sbrk_r>:
 8007558:	b538      	push	{r3, r4, r5, lr}
 800755a:	4d06      	ldr	r5, [pc, #24]	; (8007574 <_sbrk_r+0x1c>)
 800755c:	2300      	movs	r3, #0
 800755e:	4604      	mov	r4, r0
 8007560:	4608      	mov	r0, r1
 8007562:	602b      	str	r3, [r5, #0]
 8007564:	f7fa fb3e 	bl	8001be4 <_sbrk>
 8007568:	1c43      	adds	r3, r0, #1
 800756a:	d102      	bne.n	8007572 <_sbrk_r+0x1a>
 800756c:	682b      	ldr	r3, [r5, #0]
 800756e:	b103      	cbz	r3, 8007572 <_sbrk_r+0x1a>
 8007570:	6023      	str	r3, [r4, #0]
 8007572:	bd38      	pop	{r3, r4, r5, pc}
 8007574:	2000034c 	.word	0x2000034c

08007578 <__sread>:
 8007578:	b510      	push	{r4, lr}
 800757a:	460c      	mov	r4, r1
 800757c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007580:	f000 f8ee 	bl	8007760 <_read_r>
 8007584:	2800      	cmp	r0, #0
 8007586:	bfab      	itete	ge
 8007588:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800758a:	89a3      	ldrhlt	r3, [r4, #12]
 800758c:	181b      	addge	r3, r3, r0
 800758e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007592:	bfac      	ite	ge
 8007594:	6563      	strge	r3, [r4, #84]	; 0x54
 8007596:	81a3      	strhlt	r3, [r4, #12]
 8007598:	bd10      	pop	{r4, pc}

0800759a <__swrite>:
 800759a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800759e:	461f      	mov	r7, r3
 80075a0:	898b      	ldrh	r3, [r1, #12]
 80075a2:	05db      	lsls	r3, r3, #23
 80075a4:	4605      	mov	r5, r0
 80075a6:	460c      	mov	r4, r1
 80075a8:	4616      	mov	r6, r2
 80075aa:	d505      	bpl.n	80075b8 <__swrite+0x1e>
 80075ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80075b0:	2302      	movs	r3, #2
 80075b2:	2200      	movs	r2, #0
 80075b4:	f000 f868 	bl	8007688 <_lseek_r>
 80075b8:	89a3      	ldrh	r3, [r4, #12]
 80075ba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80075be:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80075c2:	81a3      	strh	r3, [r4, #12]
 80075c4:	4632      	mov	r2, r6
 80075c6:	463b      	mov	r3, r7
 80075c8:	4628      	mov	r0, r5
 80075ca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80075ce:	f000 b817 	b.w	8007600 <_write_r>

080075d2 <__sseek>:
 80075d2:	b510      	push	{r4, lr}
 80075d4:	460c      	mov	r4, r1
 80075d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80075da:	f000 f855 	bl	8007688 <_lseek_r>
 80075de:	1c43      	adds	r3, r0, #1
 80075e0:	89a3      	ldrh	r3, [r4, #12]
 80075e2:	bf15      	itete	ne
 80075e4:	6560      	strne	r0, [r4, #84]	; 0x54
 80075e6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80075ea:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80075ee:	81a3      	strheq	r3, [r4, #12]
 80075f0:	bf18      	it	ne
 80075f2:	81a3      	strhne	r3, [r4, #12]
 80075f4:	bd10      	pop	{r4, pc}

080075f6 <__sclose>:
 80075f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80075fa:	f000 b813 	b.w	8007624 <_close_r>
	...

08007600 <_write_r>:
 8007600:	b538      	push	{r3, r4, r5, lr}
 8007602:	4d07      	ldr	r5, [pc, #28]	; (8007620 <_write_r+0x20>)
 8007604:	4604      	mov	r4, r0
 8007606:	4608      	mov	r0, r1
 8007608:	4611      	mov	r1, r2
 800760a:	2200      	movs	r2, #0
 800760c:	602a      	str	r2, [r5, #0]
 800760e:	461a      	mov	r2, r3
 8007610:	f7fa fa97 	bl	8001b42 <_write>
 8007614:	1c43      	adds	r3, r0, #1
 8007616:	d102      	bne.n	800761e <_write_r+0x1e>
 8007618:	682b      	ldr	r3, [r5, #0]
 800761a:	b103      	cbz	r3, 800761e <_write_r+0x1e>
 800761c:	6023      	str	r3, [r4, #0]
 800761e:	bd38      	pop	{r3, r4, r5, pc}
 8007620:	2000034c 	.word	0x2000034c

08007624 <_close_r>:
 8007624:	b538      	push	{r3, r4, r5, lr}
 8007626:	4d06      	ldr	r5, [pc, #24]	; (8007640 <_close_r+0x1c>)
 8007628:	2300      	movs	r3, #0
 800762a:	4604      	mov	r4, r0
 800762c:	4608      	mov	r0, r1
 800762e:	602b      	str	r3, [r5, #0]
 8007630:	f7fa faa3 	bl	8001b7a <_close>
 8007634:	1c43      	adds	r3, r0, #1
 8007636:	d102      	bne.n	800763e <_close_r+0x1a>
 8007638:	682b      	ldr	r3, [r5, #0]
 800763a:	b103      	cbz	r3, 800763e <_close_r+0x1a>
 800763c:	6023      	str	r3, [r4, #0]
 800763e:	bd38      	pop	{r3, r4, r5, pc}
 8007640:	2000034c 	.word	0x2000034c

08007644 <_fstat_r>:
 8007644:	b538      	push	{r3, r4, r5, lr}
 8007646:	4d07      	ldr	r5, [pc, #28]	; (8007664 <_fstat_r+0x20>)
 8007648:	2300      	movs	r3, #0
 800764a:	4604      	mov	r4, r0
 800764c:	4608      	mov	r0, r1
 800764e:	4611      	mov	r1, r2
 8007650:	602b      	str	r3, [r5, #0]
 8007652:	f7fa fa9e 	bl	8001b92 <_fstat>
 8007656:	1c43      	adds	r3, r0, #1
 8007658:	d102      	bne.n	8007660 <_fstat_r+0x1c>
 800765a:	682b      	ldr	r3, [r5, #0]
 800765c:	b103      	cbz	r3, 8007660 <_fstat_r+0x1c>
 800765e:	6023      	str	r3, [r4, #0]
 8007660:	bd38      	pop	{r3, r4, r5, pc}
 8007662:	bf00      	nop
 8007664:	2000034c 	.word	0x2000034c

08007668 <_isatty_r>:
 8007668:	b538      	push	{r3, r4, r5, lr}
 800766a:	4d06      	ldr	r5, [pc, #24]	; (8007684 <_isatty_r+0x1c>)
 800766c:	2300      	movs	r3, #0
 800766e:	4604      	mov	r4, r0
 8007670:	4608      	mov	r0, r1
 8007672:	602b      	str	r3, [r5, #0]
 8007674:	f7fa fa9d 	bl	8001bb2 <_isatty>
 8007678:	1c43      	adds	r3, r0, #1
 800767a:	d102      	bne.n	8007682 <_isatty_r+0x1a>
 800767c:	682b      	ldr	r3, [r5, #0]
 800767e:	b103      	cbz	r3, 8007682 <_isatty_r+0x1a>
 8007680:	6023      	str	r3, [r4, #0]
 8007682:	bd38      	pop	{r3, r4, r5, pc}
 8007684:	2000034c 	.word	0x2000034c

08007688 <_lseek_r>:
 8007688:	b538      	push	{r3, r4, r5, lr}
 800768a:	4d07      	ldr	r5, [pc, #28]	; (80076a8 <_lseek_r+0x20>)
 800768c:	4604      	mov	r4, r0
 800768e:	4608      	mov	r0, r1
 8007690:	4611      	mov	r1, r2
 8007692:	2200      	movs	r2, #0
 8007694:	602a      	str	r2, [r5, #0]
 8007696:	461a      	mov	r2, r3
 8007698:	f7fa fa96 	bl	8001bc8 <_lseek>
 800769c:	1c43      	adds	r3, r0, #1
 800769e:	d102      	bne.n	80076a6 <_lseek_r+0x1e>
 80076a0:	682b      	ldr	r3, [r5, #0]
 80076a2:	b103      	cbz	r3, 80076a6 <_lseek_r+0x1e>
 80076a4:	6023      	str	r3, [r4, #0]
 80076a6:	bd38      	pop	{r3, r4, r5, pc}
 80076a8:	2000034c 	.word	0x2000034c

080076ac <memcpy>:
 80076ac:	440a      	add	r2, r1
 80076ae:	4291      	cmp	r1, r2
 80076b0:	f100 33ff 	add.w	r3, r0, #4294967295
 80076b4:	d100      	bne.n	80076b8 <memcpy+0xc>
 80076b6:	4770      	bx	lr
 80076b8:	b510      	push	{r4, lr}
 80076ba:	f811 4b01 	ldrb.w	r4, [r1], #1
 80076be:	f803 4f01 	strb.w	r4, [r3, #1]!
 80076c2:	4291      	cmp	r1, r2
 80076c4:	d1f9      	bne.n	80076ba <memcpy+0xe>
 80076c6:	bd10      	pop	{r4, pc}

080076c8 <memmove>:
 80076c8:	4288      	cmp	r0, r1
 80076ca:	b510      	push	{r4, lr}
 80076cc:	eb01 0402 	add.w	r4, r1, r2
 80076d0:	d902      	bls.n	80076d8 <memmove+0x10>
 80076d2:	4284      	cmp	r4, r0
 80076d4:	4623      	mov	r3, r4
 80076d6:	d807      	bhi.n	80076e8 <memmove+0x20>
 80076d8:	1e43      	subs	r3, r0, #1
 80076da:	42a1      	cmp	r1, r4
 80076dc:	d008      	beq.n	80076f0 <memmove+0x28>
 80076de:	f811 2b01 	ldrb.w	r2, [r1], #1
 80076e2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80076e6:	e7f8      	b.n	80076da <memmove+0x12>
 80076e8:	4402      	add	r2, r0
 80076ea:	4601      	mov	r1, r0
 80076ec:	428a      	cmp	r2, r1
 80076ee:	d100      	bne.n	80076f2 <memmove+0x2a>
 80076f0:	bd10      	pop	{r4, pc}
 80076f2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80076f6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80076fa:	e7f7      	b.n	80076ec <memmove+0x24>

080076fc <__malloc_lock>:
 80076fc:	4801      	ldr	r0, [pc, #4]	; (8007704 <__malloc_lock+0x8>)
 80076fe:	f7ff bb2b 	b.w	8006d58 <__retarget_lock_acquire_recursive>
 8007702:	bf00      	nop
 8007704:	20000344 	.word	0x20000344

08007708 <__malloc_unlock>:
 8007708:	4801      	ldr	r0, [pc, #4]	; (8007710 <__malloc_unlock+0x8>)
 800770a:	f7ff bb26 	b.w	8006d5a <__retarget_lock_release_recursive>
 800770e:	bf00      	nop
 8007710:	20000344 	.word	0x20000344

08007714 <_realloc_r>:
 8007714:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007716:	4607      	mov	r7, r0
 8007718:	4614      	mov	r4, r2
 800771a:	460e      	mov	r6, r1
 800771c:	b921      	cbnz	r1, 8007728 <_realloc_r+0x14>
 800771e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8007722:	4611      	mov	r1, r2
 8007724:	f7ff bbce 	b.w	8006ec4 <_malloc_r>
 8007728:	b922      	cbnz	r2, 8007734 <_realloc_r+0x20>
 800772a:	f7ff fb7b 	bl	8006e24 <_free_r>
 800772e:	4625      	mov	r5, r4
 8007730:	4628      	mov	r0, r5
 8007732:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007734:	f000 f826 	bl	8007784 <_malloc_usable_size_r>
 8007738:	42a0      	cmp	r0, r4
 800773a:	d20f      	bcs.n	800775c <_realloc_r+0x48>
 800773c:	4621      	mov	r1, r4
 800773e:	4638      	mov	r0, r7
 8007740:	f7ff fbc0 	bl	8006ec4 <_malloc_r>
 8007744:	4605      	mov	r5, r0
 8007746:	2800      	cmp	r0, #0
 8007748:	d0f2      	beq.n	8007730 <_realloc_r+0x1c>
 800774a:	4631      	mov	r1, r6
 800774c:	4622      	mov	r2, r4
 800774e:	f7ff ffad 	bl	80076ac <memcpy>
 8007752:	4631      	mov	r1, r6
 8007754:	4638      	mov	r0, r7
 8007756:	f7ff fb65 	bl	8006e24 <_free_r>
 800775a:	e7e9      	b.n	8007730 <_realloc_r+0x1c>
 800775c:	4635      	mov	r5, r6
 800775e:	e7e7      	b.n	8007730 <_realloc_r+0x1c>

08007760 <_read_r>:
 8007760:	b538      	push	{r3, r4, r5, lr}
 8007762:	4d07      	ldr	r5, [pc, #28]	; (8007780 <_read_r+0x20>)
 8007764:	4604      	mov	r4, r0
 8007766:	4608      	mov	r0, r1
 8007768:	4611      	mov	r1, r2
 800776a:	2200      	movs	r2, #0
 800776c:	602a      	str	r2, [r5, #0]
 800776e:	461a      	mov	r2, r3
 8007770:	f7fa f9ca 	bl	8001b08 <_read>
 8007774:	1c43      	adds	r3, r0, #1
 8007776:	d102      	bne.n	800777e <_read_r+0x1e>
 8007778:	682b      	ldr	r3, [r5, #0]
 800777a:	b103      	cbz	r3, 800777e <_read_r+0x1e>
 800777c:	6023      	str	r3, [r4, #0]
 800777e:	bd38      	pop	{r3, r4, r5, pc}
 8007780:	2000034c 	.word	0x2000034c

08007784 <_malloc_usable_size_r>:
 8007784:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007788:	1f18      	subs	r0, r3, #4
 800778a:	2b00      	cmp	r3, #0
 800778c:	bfbc      	itt	lt
 800778e:	580b      	ldrlt	r3, [r1, r0]
 8007790:	18c0      	addlt	r0, r0, r3
 8007792:	4770      	bx	lr

08007794 <_init>:
 8007794:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007796:	bf00      	nop
 8007798:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800779a:	bc08      	pop	{r3}
 800779c:	469e      	mov	lr, r3
 800779e:	4770      	bx	lr

080077a0 <_fini>:
 80077a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80077a2:	bf00      	nop
 80077a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80077a6:	bc08      	pop	{r3}
 80077a8:	469e      	mov	lr, r3
 80077aa:	4770      	bx	lr
