// Seed: 3027407601
module module_0 #(
    parameter id_3 = 32'd12
) (
    id_1,
    id_2
);
  output wire id_2;
  assign module_1.id_5 = 0;
  output wor id_1;
  localparam id_3 = 1;
  assign id_1 = 1;
  wire [-1 : 1  &&  id_3] id_4, id_5;
endmodule
module module_1 (
    input wor id_0,
    output tri id_1,
    output tri1 id_2,
    input wor id_3,
    output supply0 id_4,
    input supply1 id_5,
    input wire id_6,
    output supply0 id_7#(
        .id_9 (-1),
        .id_10(1),
        .id_11(-1)
    )
);
  initial
    if (1) begin : LABEL_0
      id_10 <= {id_6, -1, id_0, -1'b0, -1} - id_0 == id_3;
    end
  assign id_10 = -1 | id_11;
  module_0 modCall_1 (
      id_11,
      id_11
  );
  assign id_1 = id_11;
endmodule
