
*** Running vivado
    with args -log Top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Top.tcl -notrace
Command: synth_design -top Top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10644 
WARNING: [Synth 8-992] nonono is already implicitly declared earlier [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/Top.v:57]
WARNING: [Synth 8-992] H is already implicitly declared earlier [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/Top.v:102]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 727.512 ; gain = 182.695
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top' [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/Top.v:23]
INFO: [Synth 8-6157] synthesizing module 'fatbitcount' [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/imports/new/countUD4L.v:50]
INFO: [Synth 8-6157] synthesizing module 'countUD4L' [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/imports/new/countUD4L.v:23]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [C:/xinlinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (1#1) [C:/xinlinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664]
WARNING: [Synth 8-7023] instance 'Q0_FF' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/imports/new/countUD4L.v:43]
WARNING: [Synth 8-7023] instance 'Q1_FF' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/imports/new/countUD4L.v:44]
WARNING: [Synth 8-7023] instance 'Q2_FF' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/imports/new/countUD4L.v:45]
WARNING: [Synth 8-7023] instance 'Q3_FF' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/imports/new/countUD4L.v:46]
INFO: [Synth 8-6155] done synthesizing module 'countUD4L' (2#1) [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/imports/new/countUD4L.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fatbitcount' (3#1) [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/imports/new/countUD4L.v:50]
INFO: [Synth 8-6157] synthesizing module 'FDRE__parameterized0' [C:/xinlinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDRE__parameterized0' (3#1) [C:/xinlinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13664]
WARNING: [Synth 8-7023] instance 'edgee' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/Top.v:62]
WARNING: [Synth 8-7023] instance 'trigger' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/Top.v:63]
INFO: [Synth 8-6157] synthesizing module 'UpdateBall' [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/UpdateBall.v:23]
WARNING: [Synth 8-7023] instance 'buto' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/UpdateBall.v:46]
WARNING: [Synth 8-7023] instance 'buto2' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/UpdateBall.v:47]
WARNING: [Synth 8-7023] instance 'sen' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/UpdateBall.v:48]
WARNING: [Synth 8-7023] instance 'C1' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/UpdateBall.v:50]
WARNING: [Synth 8-7023] instance 'C2' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/UpdateBall.v:51]
WARNING: [Synth 8-7023] instance 'C3' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/UpdateBall.v:52]
WARNING: [Synth 8-7023] instance 'C4' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/UpdateBall.v:53]
WARNING: [Synth 8-7023] instance 'C5' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/UpdateBall.v:54]
WARNING: [Synth 8-7023] instance 'C6' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/UpdateBall.v:55]
WARNING: [Synth 8-7023] instance 'C7' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/UpdateBall.v:56]
WARNING: [Synth 8-7023] instance 'C8' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/UpdateBall.v:57]
WARNING: [Synth 8-7023] instance 'C9' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/UpdateBall.v:58]
WARNING: [Synth 8-7023] instance 'C10' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/UpdateBall.v:59]
WARNING: [Synth 8-7023] instance 'C11' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/UpdateBall.v:60]
WARNING: [Synth 8-7023] instance 'C12' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/UpdateBall.v:61]
WARNING: [Synth 8-7023] instance 'C13' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/UpdateBall.v:62]
WARNING: [Synth 8-7023] instance 'C14' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/UpdateBall.v:63]
WARNING: [Synth 8-7023] instance 'C15' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/UpdateBall.v:64]
WARNING: [Synth 8-7023] instance 'C16' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/UpdateBall.v:65]
WARNING: [Synth 8-7023] instance 'fra1' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/UpdateBall.v:68]
WARNING: [Synth 8-7023] instance 'fra2' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/UpdateBall.v:69]
WARNING: [Synth 8-7023] instance 'fra3' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/UpdateBall.v:70]
WARNING: [Synth 8-7023] instance 'fra4' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/UpdateBall.v:71]
WARNING: [Synth 8-7023] instance 'fra5' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/UpdateBall.v:72]
WARNING: [Synth 8-7023] instance 'fra6' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/UpdateBall.v:73]
WARNING: [Synth 8-7023] instance 'fra7' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/UpdateBall.v:74]
WARNING: [Synth 8-7023] instance 'fra8' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/UpdateBall.v:75]
WARNING: [Synth 8-7023] instance 'fra9' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/UpdateBall.v:76]
WARNING: [Synth 8-7023] instance 'fra0' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/UpdateBall.v:77]
WARNING: [Synth 8-7023] instance 'fra11' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/UpdateBall.v:78]
WARNING: [Synth 8-7023] instance 'fra12' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/UpdateBall.v:79]
WARNING: [Synth 8-7023] instance 'fra13' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/UpdateBall.v:80]
WARNING: [Synth 8-7023] instance 'fra14' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/UpdateBall.v:81]
WARNING: [Synth 8-7023] instance 'fra15' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/UpdateBall.v:82]
WARNING: [Synth 8-7023] instance 'fra16' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/UpdateBall.v:83]
INFO: [Synth 8-6155] done synthesizing module 'UpdateBall' (4#1) [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/UpdateBall.v:23]
INFO: [Synth 8-6157] synthesizing module 'UpdateWall' [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/UpdateWall.v:23]
WARNING: [Synth 8-7023] instance 'C1' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/UpdateWall.v:46]
WARNING: [Synth 8-7023] instance 'C2' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/UpdateWall.v:47]
WARNING: [Synth 8-7023] instance 'C3' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/UpdateWall.v:48]
WARNING: [Synth 8-7023] instance 'C4' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/UpdateWall.v:49]
WARNING: [Synth 8-7023] instance 'C5' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/UpdateWall.v:50]
WARNING: [Synth 8-7023] instance 'C6' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/UpdateWall.v:51]
WARNING: [Synth 8-7023] instance 'C7' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/UpdateWall.v:52]
WARNING: [Synth 8-7023] instance 'C8' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/UpdateWall.v:53]
WARNING: [Synth 8-7023] instance 'C9' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/UpdateWall.v:54]
WARNING: [Synth 8-7023] instance 'C10' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/UpdateWall.v:55]
WARNING: [Synth 8-7023] instance 'C11' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/UpdateWall.v:56]
WARNING: [Synth 8-7023] instance 'C12' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/UpdateWall.v:57]
WARNING: [Synth 8-7023] instance 'C13' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/UpdateWall.v:58]
WARNING: [Synth 8-7023] instance 'C14' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/UpdateWall.v:59]
WARNING: [Synth 8-7023] instance 'C15' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/UpdateWall.v:60]
WARNING: [Synth 8-7023] instance 'C16' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/UpdateWall.v:61]
INFO: [Synth 8-6157] synthesizing module 'LFSR' [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/imports/new/RNG.v:23]
WARNING: [Synth 8-7023] instance 'Q0' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/imports/new/RNG.v:29]
WARNING: [Synth 8-7023] instance 'Q1' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/imports/new/RNG.v:30]
WARNING: [Synth 8-7023] instance 'Q2' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/imports/new/RNG.v:31]
WARNING: [Synth 8-7023] instance 'Q3' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/imports/new/RNG.v:32]
WARNING: [Synth 8-7023] instance 'Q4' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/imports/new/RNG.v:33]
WARNING: [Synth 8-7023] instance 'Q5' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/imports/new/RNG.v:34]
WARNING: [Synth 8-7023] instance 'Q6' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/imports/new/RNG.v:35]
WARNING: [Synth 8-7023] instance 'Q7' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/imports/new/RNG.v:36]
INFO: [Synth 8-6155] done synthesizing module 'LFSR' (5#1) [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/imports/new/RNG.v:23]
WARNING: [Synth 8-689] width (7) of port connection 'rnd' does not match port width (8) of module 'LFSR' [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/UpdateWall.v:64]
WARNING: [Synth 8-7023] instance 'C1y' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/UpdateWall.v:91]
WARNING: [Synth 8-7023] instance 'C2y' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/UpdateWall.v:92]
WARNING: [Synth 8-7023] instance 'C3y' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/UpdateWall.v:93]
WARNING: [Synth 8-7023] instance 'C4y' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/UpdateWall.v:94]
WARNING: [Synth 8-7023] instance 'C5y' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/UpdateWall.v:95]
WARNING: [Synth 8-7023] instance 'C6y' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/UpdateWall.v:96]
WARNING: [Synth 8-7023] instance 'C7y' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/UpdateWall.v:97]
WARNING: [Synth 8-7023] instance 'C8y' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/UpdateWall.v:98]
WARNING: [Synth 8-7023] instance 'C9y' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/UpdateWall.v:99]
WARNING: [Synth 8-7023] instance 'C10y' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/UpdateWall.v:100]
WARNING: [Synth 8-7023] instance 'C11y' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/UpdateWall.v:101]
WARNING: [Synth 8-7023] instance 'C12y' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/UpdateWall.v:102]
WARNING: [Synth 8-7023] instance 'C13y' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/UpdateWall.v:103]
WARNING: [Synth 8-7023] instance 'C14y' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/UpdateWall.v:104]
WARNING: [Synth 8-7023] instance 'C15y' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/UpdateWall.v:105]
WARNING: [Synth 8-7023] instance 'C16y' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/UpdateWall.v:106]
INFO: [Synth 8-6155] done synthesizing module 'UpdateWall' (6#1) [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/UpdateWall.v:23]
INFO: [Synth 8-6157] synthesizing module 'Ball' [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/Ball.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Ball' (7#1) [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/Ball.v:23]
INFO: [Synth 8-6157] synthesizing module 'Wall' [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/Wall.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Wall' (8#1) [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/Wall.v:23]
INFO: [Synth 8-6157] synthesizing module 'State' [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/State.v:23]
WARNING: [Synth 8-7023] instance 'drawS' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/State.v:40]
WARNING: [Synth 8-7023] instance 'readyS' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/State.v:41]
WARNING: [Synth 8-7023] instance 'runS' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/State.v:42]
WARNING: [Synth 8-7023] instance 'colisionS' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/State.v:43]
INFO: [Synth 8-6155] done synthesizing module 'State' (9#1) [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/State.v:23]
INFO: [Synth 8-6157] synthesizing module 'CountSec' [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/imports/new/CountSec.v:23]
WARNING: [Synth 8-7023] instance 'check1' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/imports/new/CountSec.v:33]
WARNING: [Synth 8-7023] instance 'check2' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/imports/new/CountSec.v:34]
WARNING: [Synth 8-7023] instance 'sec1' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/imports/new/CountSec.v:38]
WARNING: [Synth 8-7023] instance 'sec2' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/imports/new/CountSec.v:39]
WARNING: [Synth 8-7023] instance 'sec3' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/imports/new/CountSec.v:40]
WARNING: [Synth 8-7023] instance 'sec4' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/imports/new/CountSec.v:41]
WARNING: [Synth 8-7023] instance 'sec5' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/imports/new/CountSec.v:42]
WARNING: [Synth 8-7023] instance 'sec6' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/imports/new/CountSec.v:43]
WARNING: [Synth 8-7023] instance 'sec7' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/imports/new/CountSec.v:44]
WARNING: [Synth 8-7023] instance 'sec8' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/imports/new/CountSec.v:45]
WARNING: [Synth 8-7023] instance 'sec9' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/imports/new/CountSec.v:46]
WARNING: [Synth 8-7023] instance 'sec10' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/imports/new/CountSec.v:47]
WARNING: [Synth 8-7023] instance 'sec11' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/imports/new/CountSec.v:48]
WARNING: [Synth 8-7023] instance 'sec12' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/imports/new/CountSec.v:49]
WARNING: [Synth 8-7023] instance 'sec13' of module 'FDRE' has 5 connections declared, but only 4 given [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/imports/new/CountSec.v:50]
INFO: [Common 17-14] Message 'Synth 8-7023' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'CountSec' (10#1) [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/imports/new/CountSec.v:23]
INFO: [Synth 8-6157] synthesizing module 'hex7seg' [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/imports/new/hex7seg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hex7seg' (11#1) [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/imports/new/hex7seg.v:23]
INFO: [Synth 8-6157] synthesizing module 'RingCount' [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/imports/new/RingCount.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RingCount' (12#1) [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/imports/new/RingCount.v:23]
INFO: [Synth 8-6157] synthesizing module 'Selector' [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/imports/new/Selector.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Selector' (13#1) [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/imports/new/Selector.v:23]
INFO: [Synth 8-6157] synthesizing module 'lab7_clks' [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/imports/Desktop/lab7_clks.v:24]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/imports/Desktop/lab7_clks.v:57]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [C:/xinlinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (14#1) [C:/xinlinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:32856]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [C:/xinlinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39813]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 9.125000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 36.500000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (15#1) [C:/xinlinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:39813]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/xinlinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (16#1) [C:/xinlinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (17#1) [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/imports/Desktop/lab7_clks.v:57]
INFO: [Synth 8-6157] synthesizing module 'clkcntrl4' [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/imports/Desktop/lab7_clks.v:190]
INFO: [Synth 8-6157] synthesizing module 'CB4CE_MXILINX_clkcntrl4' [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/imports/Desktop/lab7_clks.v:306]
INFO: [Synth 8-6157] synthesizing module 'FTCE_MXILINX_clkcntrl4' [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/imports/Desktop/lab7_clks.v:276]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'XOR2' [C:/xinlinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:81988]
INFO: [Synth 8-6155] done synthesizing module 'XOR2' (18#1) [C:/xinlinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:81988]
INFO: [Synth 8-6157] synthesizing module 'FDCE' [C:/xinlinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13448]
	Parameter INIT bound to: 1'b0 
	Parameter IS_CLR_INVERTED bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'FDCE' (19#1) [C:/xinlinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:13448]
INFO: [Synth 8-6155] done synthesizing module 'FTCE_MXILINX_clkcntrl4' (20#1) [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/imports/Desktop/lab7_clks.v:276]
INFO: [Synth 8-6157] synthesizing module 'AND4' [C:/xinlinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:562]
INFO: [Synth 8-6155] done synthesizing module 'AND4' (21#1) [C:/xinlinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:562]
INFO: [Synth 8-6157] synthesizing module 'AND3' [C:/xinlinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:514]
INFO: [Synth 8-6155] done synthesizing module 'AND3' (22#1) [C:/xinlinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:514]
INFO: [Synth 8-6157] synthesizing module 'AND2' [C:/xinlinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:466]
INFO: [Synth 8-6155] done synthesizing module 'AND2' (23#1) [C:/xinlinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:466]
INFO: [Synth 8-6157] synthesizing module 'VCC' [C:/xinlinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:81391]
INFO: [Synth 8-6155] done synthesizing module 'VCC' (24#1) [C:/xinlinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:81391]
INFO: [Synth 8-6155] done synthesizing module 'CB4CE_MXILINX_clkcntrl4' (25#1) [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/imports/Desktop/lab7_clks.v:306]
INFO: [Synth 8-6157] synthesizing module 'BUF' [C:/xinlinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1021]
INFO: [Synth 8-6155] done synthesizing module 'BUF' (26#1) [C:/xinlinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:1021]
WARNING: [Synth 8-3848] Net qsec in module/entity clkcntrl4 does not have driver. [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/imports/Desktop/lab7_clks.v:194]
INFO: [Synth 8-6155] done synthesizing module 'clkcntrl4' (27#1) [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/imports/Desktop/lab7_clks.v:190]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/imports/Desktop/lab7_clks.v:40]
INFO: [Synth 8-6157] synthesizing module 'STARTUPE2' [C:/xinlinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77870]
	Parameter PROG_USR bound to: FALSE - type: string 
	Parameter SIM_CCLK_FREQ bound to: 0.000000 - type: float 
INFO: [Synth 8-6155] done synthesizing module 'STARTUPE2' (28#1) [C:/xinlinx/Vivado/2019.1/scripts/rt/data/unisim_comp.v:77870]
INFO: [Synth 8-6155] done synthesizing module 'lab7_clks' (29#1) [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/imports/Desktop/lab7_clks.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Top' (30#1) [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/sources_1/new/Top.v:23]
WARNING: [Synth 8-3917] design Top has port dp driven by constant 1
WARNING: [Synth 8-3331] design clkcntrl4 has unconnected port qsec
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 774.484 ; gain = 229.668
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 786.254 ; gain = 241.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 786.254 ; gain = 241.438
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 51 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Paula/Desktop/Lab_7/Lab_7.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 926.672 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 49 instances were transformed.
  AND2 => LUT2: 12 instances
  AND3 => LUT3: 6 instances
  AND4 => LUT4: 6 instances
  BUF => LUT1: 1 instances
  XOR2 => LUT2: 24 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 926.672 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 926.672 ; gain = 381.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 926.672 ; gain = 381.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 926.672 ; gain = 381.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 926.672 ; gain = 381.855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 28    
	   3 Input     16 Bit       Adders := 4     
	   2 Input      1 Bit       Adders := 48    
	   3 Input      1 Bit       Adders := 24    
	   4 Input      1 Bit       Adders := 12    
	   6 Input      1 Bit       Adders := 12    
	  10 Input      1 Bit       Adders := 12    
+---XORs : 
	   2 Input      1 Bit         XORs := 24    
	   4 Input      1 Bit         XORs := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module countUD4L 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 4     
	   3 Input      1 Bit       Adders := 2     
	   4 Input      1 Bit       Adders := 1     
	   6 Input      1 Bit       Adders := 1     
	  10 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module UpdateBall 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
Module LFSR 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
Module UpdateWall 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   3 Input     16 Bit       Adders := 1     
Module Ball 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
Module Wall 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design Top has port dp driven by constant 1
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_37/I_Q3/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q0/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q1/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q2/I_36_35) is unused and will be removed from module Top.
WARNING: [Synth 8-3332] Sequential element (not_so_slow/slowclk/XLXI_44/I_Q3/I_36_35) is unused and will be removed from module Top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 926.672 ; gain = 381.855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 926.672 ; gain = 381.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 926.672 ; gain = 381.855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 937.504 ; gain = 392.688
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 952.820 ; gain = 408.004
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 952.820 ; gain = 408.004
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 952.820 ; gain = 408.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 952.820 ; gain = 408.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 952.820 ; gain = 408.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 952.820 ; gain = 408.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |AND2       |     8|
|2     |AND3       |     4|
|3     |AND4       |     4|
|4     |BUF        |     1|
|5     |BUFG       |     3|
|6     |CARRY4     |   192|
|7     |LUT1       |   126|
|8     |LUT2       |   107|
|9     |LUT3       |    32|
|10    |LUT4       |   631|
|11    |LUT5       |    99|
|12    |LUT6       |   109|
|13    |MMCME2_ADV |     1|
|14    |STARTUPE2  |     1|
|15    |XOR2       |    16|
|16    |FDCE       |    16|
|17    |FDRE       |   406|
|18    |IBUF       |     3|
|19    |OBUF       |    26|
+------+-----------+------+

Report Instance Areas: 
+------+----------------+---------------------------+------+
|      |Instance        |Module                     |Cells |
+------+----------------+---------------------------+------+
|1     |top             |                           |  1785|
|2     |  UB            |UpdateBall                 |    83|
|3     |  UW1           |UpdateWall                 |   160|
|4     |    rng         |LFSR_36                    |    13|
|5     |  UW2           |UpdateWall_0               |   160|
|6     |    rng         |LFSR_35                    |    13|
|7     |  UW3           |UpdateWall_1               |   160|
|8     |    rng         |LFSR_34                    |    13|
|9     |  UW4           |UpdateWall_2               |   163|
|10    |    rng         |LFSR                       |    13|
|11    |  Xcount        |fatbitcount                |   223|
|12    |    count1      |countUD4L_30               |    42|
|13    |    count2      |countUD4L_31               |    64|
|14    |    count3      |countUD4L_32               |    49|
|15    |    count4      |countUD4L_33               |    68|
|16    |  Ycount        |fatbitcount_3              |   437|
|17    |    count1      |countUD4L_26               |    88|
|18    |    count2      |countUD4L_27               |   127|
|19    |    count3      |countUD4L_28               |    99|
|20    |    count4      |countUD4L_29               |   123|
|21    |  count         |CountSec                   |   124|
|22    |  not_so_slow   |lab7_clks                  |    55|
|23    |    my_clk_inst |clk_wiz_0                  |     4|
|24    |    slowclk     |clkcntrl4                  |    50|
|25    |      XLXI_38   |CB4CE_MXILINX_clkcntrl4    |    12|
|26    |        I_Q0    |FTCE_MXILINX_clkcntrl4_22  |     2|
|27    |        I_Q1    |FTCE_MXILINX_clkcntrl4_23  |     2|
|28    |        I_Q2    |FTCE_MXILINX_clkcntrl4_24  |     2|
|29    |        I_Q3    |FTCE_MXILINX_clkcntrl4_25  |     2|
|30    |      XLXI_39   |CB4CE_MXILINX_clkcntrl4_8  |    12|
|31    |        I_Q0    |FTCE_MXILINX_clkcntrl4_18  |     2|
|32    |        I_Q1    |FTCE_MXILINX_clkcntrl4_19  |     2|
|33    |        I_Q2    |FTCE_MXILINX_clkcntrl4_20  |     2|
|34    |        I_Q3    |FTCE_MXILINX_clkcntrl4_21  |     2|
|35    |      XLXI_40   |CB4CE_MXILINX_clkcntrl4_9  |    12|
|36    |        I_Q0    |FTCE_MXILINX_clkcntrl4_14  |     2|
|37    |        I_Q1    |FTCE_MXILINX_clkcntrl4_15  |     2|
|38    |        I_Q2    |FTCE_MXILINX_clkcntrl4_16  |     2|
|39    |        I_Q3    |FTCE_MXILINX_clkcntrl4_17  |     2|
|40    |      XLXI_45   |CB4CE_MXILINX_clkcntrl4_10 |    12|
|41    |        I_Q0    |FTCE_MXILINX_clkcntrl4     |     2|
|42    |        I_Q1    |FTCE_MXILINX_clkcntrl4_11  |     2|
|43    |        I_Q2    |FTCE_MXILINX_clkcntrl4_12  |     2|
|44    |        I_Q3    |FTCE_MXILINX_clkcntrl4_13  |     2|
|45    |  ring          |RingCount                  |    15|
|46    |  scor          |fatbitcount_4              |    44|
|47    |    count1      |countUD4L                  |    15|
|48    |    count2      |countUD4L_5                |    15|
|49    |    count3      |countUD4L_6                |     7|
|50    |    count4      |countUD4L_7                |     7|
|51    |  stateM        |State                      |    98|
+------+----------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 952.820 ; gain = 408.004
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 952.820 ; gain = 267.586
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 952.820 ; gain = 408.004
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 227 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 964.949 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 33 instances were transformed.
  AND2 => LUT2: 8 instances
  AND3 => LUT3: 4 instances
  AND4 => LUT4: 4 instances
  BUF => LUT1: 1 instances
  XOR2 => LUT2: 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
78 Infos, 116 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 964.949 ; gain = 674.055
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 964.949 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Paula/Desktop/Lab_7/Lab_7.runs/synth_1/Top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_utilization_synth.rpt -pb Top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov 23 07:52:36 2021...
