Return-Path: <amd-gfx-bounces@lists.freedesktop.org>
X-Original-To: lists+amd-gfx@lfdr.de
Delivered-To: lists+amd-gfx@lfdr.de
Received: from gabe.freedesktop.org (gabe.freedesktop.org [131.252.210.177])
	by mail.lfdr.de (Postfix) with ESMTPS id 41A741B09CA
	for <lists+amd-gfx@lfdr.de>; Mon, 20 Apr 2020 14:42:24 +0200 (CEST)
Received: from gabe.freedesktop.org (localhost [127.0.0.1])
	by gabe.freedesktop.org (Postfix) with ESMTP id C95A788CE4;
	Mon, 20 Apr 2020 12:42:22 +0000 (UTC)
X-Original-To: amd-gfx@lists.freedesktop.org
Delivered-To: amd-gfx@lists.freedesktop.org
Received: from NAM11-BN8-obe.outbound.protection.outlook.com
 (mail-bn8nam11on2056.outbound.protection.outlook.com [40.107.236.56])
 by gabe.freedesktop.org (Postfix) with ESMTPS id B8B9C88CE4
 for <amd-gfx@lists.freedesktop.org>; Mon, 20 Apr 2020 12:42:20 +0000 (UTC)
ARC-Seal: i=1; a=rsa-sha256; s=arcselector9901; d=microsoft.com; cv=none;
 b=LN2do5/X+lskSUC68sK6OaksUWm1G6xkn9gf4efL5bwNcVoB2Oc/e7+G5WwJkXL3kDcHLBdyreok0Cb67cBrgS4T4+3T5Z3z7o30wxfGK6To2Q3k2NLxN820Ficu87728O+tW56PW4ZPthYNBmooKGDoE25qFjTDjRicIaxYep2Qhq5Iyo/vE4nYZTUcMFEmzv3kAk9a8/rV7SyU5rgIH68uDeUhOz64NhiP7/T5znfKVJ31qmVyevMouecOcoQ2gJsRUuwtAuja0LbNQklsHQWwkol+SvGcPOZPKxuI5QQzSNIXyKa1WPiWats1AE4D1giQValJ219IjzdRC3wtOw==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com; 
 s=arcselector9901;
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;
 bh=Ug4Ymmi+V7tohnge66zkiFzVjP7g+i5tbp7ZBrmJ0NE=;
 b=FDlRSrVtWyK4cTpduHEMkZB+B1WdpWc8kY47t6heYdeBEXsHbhRE+ub2cfinOCl0V6Vrrib/DuN574iXxdbxJNu0Dcv3qlYyN6jSB4Q8pKcKv0oeKRFa02sXDhCutLsn3u7suw3m1gwDhavYpM72TMmT/tO8PKMTueEPuMs6tXge8UFLAISjw8X/JokA9wcAaOKU/2xnYOgJlKEscLMjrQdG3XUWHHnbDPduVmkSuRaFnzuixK614W2GtFNOa58lCVkBxR9tFizb3mGqdJTDj7eyTyPg84I5UJOeUjoUl0F2/CPifRoqAUQUaoaNK9FwsCMt7vrdWP5x9UCGnD8HKQ==
ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass
 smtp.mailfrom=amd.com; dmarc=pass action=none header.from=amd.com; dkim=pass
 header.d=amd.com; arc=none
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=amdcloud.onmicrosoft.com; s=selector2-amdcloud-onmicrosoft-com;
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;
 bh=Ug4Ymmi+V7tohnge66zkiFzVjP7g+i5tbp7ZBrmJ0NE=;
 b=zqFgv2IH4dz5lRJG4fVFG8Z9kwKTpuRFLQqXbsqqYHa76IDrOAbIFAvJYvfDJ6dwo4kXOoPv/ixwZwhVbHhRRqAWUNwhT6so1UQFma6lwl+v4KK2MxnLG20RdrvnCNT8MV60u6U8ydj1tO9aePwUih/Mv6a5nhFEPX9pKWreXyM=
Authentication-Results: spf=none (sender IP is )
 smtp.mailfrom=Christian.Koenig@amd.com; 
Received: from DM6PR12MB4401.namprd12.prod.outlook.com (2603:10b6:5:2a9::15)
 by DM6PR12MB4419.namprd12.prod.outlook.com (2603:10b6:5:2aa::20) with
 Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.2921.27; Mon, 20 Apr
 2020 12:42:18 +0000
Received: from DM6PR12MB4401.namprd12.prod.outlook.com
 ([fe80::7949:b580:a2d5:f766]) by DM6PR12MB4401.namprd12.prod.outlook.com
 ([fe80::7949:b580:a2d5:f766%3]) with mapi id 15.20.2921.030; Mon, 20 Apr 2020
 12:42:18 +0000
Subject: Re: why we need to do infinite RLC_SPM register setting during VM
 flush
To: "Tao, Yintian" <Yintian.Tao@amd.com>, "Liu, Monk" <Monk.Liu@amd.com>,
 "He, Jacob" <Jacob.He@amd.com>
References: <DM5PR12MB17084F1816AA6ABFC45C91F784D40@DM5PR12MB1708.namprd12.prod.outlook.com>
 <CY4PR12MB128656A17D834BB70EC690719BD40@CY4PR12MB1286.namprd12.prod.outlook.com>
 <DM5PR12MB1708E9E86CD1A92C54A1969284D40@DM5PR12MB1708.namprd12.prod.outlook.com>
 <ebfaebcb-cb98-3133-4578-eab629cc481d@gmail.com>
 <DM5PR12MB17084EA6619BEC6A9C978F3284D40@DM5PR12MB1708.namprd12.prod.outlook.com>
 <MN2PR12MB3039D470FCE5F13DF9AD9945E5D40@MN2PR12MB3039.namprd12.prod.outlook.com>
From: =?UTF-8?Q?Christian_K=c3=b6nig?= <christian.koenig@amd.com>
Message-ID: <69f1fd5b-2739-c724-6ada-a25d3a01c47a@amd.com>
Date: Mon, 20 Apr 2020 14:42:13 +0200
User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:60.0) Gecko/20100101
 Thunderbird/60.9.0
In-Reply-To: <MN2PR12MB3039D470FCE5F13DF9AD9945E5D40@MN2PR12MB3039.namprd12.prod.outlook.com>
Content-Language: en-US
X-ClientProxiedBy: FRYP281CA0015.DEUP281.PROD.OUTLOOK.COM (2603:10a6:d10::25)
 To DM6PR12MB4401.namprd12.prod.outlook.com
 (2603:10b6:5:2a9::15)
MIME-Version: 1.0
X-MS-Exchange-MessageSentRepresentingType: 1
Received: from [IPv6:2a02:908:1252:fb60:be8a:bd56:1f94:86e7]
 (2a02:908:1252:fb60:be8a:bd56:1f94:86e7) by
 FRYP281CA0015.DEUP281.PROD.OUTLOOK.COM (2603:10a6:d10::25) with Microsoft
 SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id
 15.20.2921.25 via Frontend Transport; Mon, 20 Apr 2020 12:42:16 +0000
X-Originating-IP: [2a02:908:1252:fb60:be8a:bd56:1f94:86e7]
X-MS-PublicTrafficType: Email
X-MS-Office365-Filtering-HT: Tenant
X-MS-Office365-Filtering-Correlation-Id: d97b5e8b-cf32-4b8f-ffc9-08d7e52842d6
X-MS-TrafficTypeDiagnostic: DM6PR12MB4419:|DM6PR12MB4419:
X-MS-Exchange-Transport-Forked: True
X-Microsoft-Antispam-PRVS: <DM6PR12MB441970B99235B58DD4F7FA6F83D40@DM6PR12MB4419.namprd12.prod.outlook.com>
X-MS-Oob-TLC-OOBClassifiers: OLM:10000;
X-Forefront-PRVS: 03793408BA
X-Forefront-Antispam-Report: CIP:255.255.255.255; CTRY:; LANG:en; SCL:1; SRV:;
 IPV:NLI; SFV:NSPM; H:DM6PR12MB4401.namprd12.prod.outlook.com; PTR:; CAT:NONE;
 SFTY:;
 SFS:(10009020)(4636009)(39860400002)(396003)(366004)(376002)(346002)(136003)(45080400002)(36756003)(5660300002)(316002)(478600001)(2906002)(86362001)(30864003)(66574012)(52116002)(31696002)(31686004)(110136005)(966005)(33964004)(4326008)(8936002)(66556008)(66476007)(2616005)(186003)(66616009)(16526019)(66946007)(53546011)(8676002)(81156014)(6666004)(6486002)(6636002);
 DIR:OUT; SFP:1101; 
Received-SPF: None (protection.outlook.com: amd.com does not designate
 permitted sender hosts)
X-MS-Exchange-SenderADCheck: 1
X-Microsoft-Antispam: BCL:0;
X-Microsoft-Antispam-Message-Info: q/aB5vngIoGxKhSXChS3yLfO+hFI+CUP4qV89/o94uc+K8i9Sgww/LGWROYHhHqx6loD29d8GbJLjFZiMKdK9rqx0hKpyE7CbngASgHVKHw5GcioWbWnxDKIW1RcQqd3bBMZvpUG4W9zVjhlOhRflVnGK2CgeMBvVHkfPG+mLrl9MRwRFmE3kzPJXDotc89aIlqSctDIIlzNAO/+BwHP1x/rxNDQv6rkn/boY2TllOPiExYTCHYr9nwn+kdUL2R0R/588Y+2QqwS/qZ/ogXWTzOmeiI9smGSIqtENVZdeZEy8X0yfdPmSZ+CWSA4uG8YIG1alOwHr+WpsOjZzqaEnPUat7vtz0RHA0zEXZ6H+0ZRirqf1aUhbfnayEY+Wc8dmmisOrHDboomH+kCu1xTBKg9K/lYJ6ABsTc5QWVe5NE9Iu1/J7xPihzyEBkW4uh0pFoUAc4/M73ckxOFIiH07dAENPRnCuA+BAQdZzQ1Z5g=
X-MS-Exchange-AntiSpam-MessageData: 9WAoL3gqQKY0DXTmc7paFXgnRg1UZS+i/0oG0UXaB3OKi++KE1Tg1BYEprz/Cmy+2pVNasTXqPEJ/MYZNQveK7WhCjU/biiFSxljzGAlCzUpmCce7Ujh3oY02JKKnDN31WyhIUXdWIkwmIUWphzAlyxyXp+DiptuZ3Da64+yplwFockhTfRfD1Ervc5HXo5jyz7rb7eiKp4leuDRWjb+lH7lYgg4uyGaWgdxQLS4kcJDtv/Uz7yNGtoLxU91wN47LBx6WbZNawXypqfztTKsSmNCC3rnstJ328T5BZf6Qr8xT1y5tgMmK+PqcrPN69REvwPGqRYcmBZDnvBUYb9LqpCmrNL76DGlksVhvouHVUMO9DCZ0Oz9JqbrY+32ROX+CYWIeHjHm8BXeRNz2h11HijXjsrTqm+Bn7mVHIYRgFM+CCAnYtuux7oP+QQnit51ydA5FvcG5fbHue66feu9+4QDkQW+eR8HNJcWTy5zP7nLEbx5EUErMkn0daeR1xTUxrUEvmLZOe7Y8EZW9T9lhoZTeW05Uw/egqIbzhKBLlOQzW8Xcw65lRYzfs5J+YkDUHvdUc/gKLPkgayDSr3EO41RXlBNuGoMW6LGGXckRlyF5obp0vTdLZWkG0AqnWO/RGpZgGOB14YmmiAjfWHcil/2zRXb4jCt3aNF6lCCLfOfGJqQJNgs5k6ROIwaaU/Y/oBdBPUu4c53mR9RqymVB9H88f+Ch+N61gkUgA2FFT2sZZANUvL6z1FJQZ4iWSy6W6LUIsVbgQMBISbOVo+tHrHtHmGI88bZnPQ4Ng02f0RxDtxgjnIqf3Dgtl3wQPgbBxc/hbpKkAtSmyJOj2fU0gE3ncwnRPnxEduutMIzKWY=
X-OriginatorOrg: amd.com
X-MS-Exchange-CrossTenant-Network-Message-Id: d97b5e8b-cf32-4b8f-ffc9-08d7e52842d6
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 20 Apr 2020 12:42:18.5425 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 3dd8961f-e488-4e60-8e11-a82d994e183d
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: Hy6MnvaJNdvRXf+ZTRDAQ4uZuqeB9cXy6DBIn6RnF0hUpkBK7ot1cj4IrGxVhAlh
X-MS-Exchange-Transport-CrossTenantHeadersStamped: DM6PR12MB4419
X-BeenThere: amd-gfx@lists.freedesktop.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: Discussion list for AMD gfx <amd-gfx.lists.freedesktop.org>
List-Unsubscribe: <https://lists.freedesktop.org/mailman/options/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=unsubscribe>
List-Archive: <https://lists.freedesktop.org/archives/amd-gfx>
List-Post: <mailto:amd-gfx@lists.freedesktop.org>
List-Help: <mailto:amd-gfx-request@lists.freedesktop.org?subject=help>
List-Subscribe: <https://lists.freedesktop.org/mailman/listinfo/amd-gfx>,
 <mailto:amd-gfx-request@lists.freedesktop.org?subject=subscribe>
Cc: "amd-gfx@lists.freedesktop.org" <amd-gfx@lists.freedesktop.org>
Content-Type: multipart/mixed; boundary="===============1366501219=="
Errors-To: amd-gfx-bounces@lists.freedesktop.org
Sender: "amd-gfx" <amd-gfx-bounces@lists.freedesktop.org>

--===============1366501219==
Content-Type: multipart/alternative;
 boundary="------------7916F08CBFCFCBD00B0DF59C"
Content-Language: en-US

--------------7916F08CBFCFCBD00B0DF59C
Content-Type: text/plain; charset=utf-8; format=flowed
Content-Transfer-Encoding: 8bit

Monk needs to answer this, but I don't think that this will work.

This explanation even sounds like only one VF can use the feature at the 
same time, is that correct?

Regards,
Christian.

Am 20.04.20 um 14:08 schrieb Tao, Yintian:
>
> Hi  Monk, Christian
>
> According to the discussion with Jacob offline, UMD will only enable 
> SPM feature when testing RGP.
>
> And under virtualization , only pp_one_vfmode can test RGP.
>
> Therefore, whether we can directly use MMIO to READ/WRITE register for 
> RLC_SPM_MC_CNTL?
>
> Best Regards
>
> Yintian Tao
>
> *From:*amd-gfx <amd-gfx-bounces@lists.freedesktop.org> *On Behalf Of 
> *Liu, Monk
> *Sent:* 2020年4月20日16:33
> *To:* Koenig, Christian <Christian.Koenig@amd.com>; He, Jacob 
> <Jacob.He@amd.com>
> *Cc:* amd-gfx@lists.freedesktop.org
> *Subject:* RE: why we need to do infinite RLC_SPM register setting 
> during VM flush
>
> Christian
>
> What we want to do is like:
>
> Read reg value from RLC_SPM_MC_CNTL to tmp
>
> Set bits:3:0 to VMID  to tmp
>
> Write tmp to RLC_SPM_MC_CNTL
>
> I didn’t find any PM4 packet on GFX9/10 can achieve above goal ….
>
> _____________________________________
>
> Monk Liu|GPU Virtualization Team |AMD
>
> sig-cloud-gpu
>
> *From:*Christian König <ckoenig.leichtzumerken@gmail.com 
> <mailto:ckoenig.leichtzumerken@gmail.com>>
> *Sent:* Monday, April 20, 2020 4:03 PM
> *To:* Liu, Monk <Monk.Liu@amd.com <mailto:Monk.Liu@amd.com>>; He, 
> Jacob <Jacob.He@amd.com <mailto:Jacob.He@amd.com>>; Koenig, Christian 
> <Christian.Koenig@amd.com <mailto:Christian.Koenig@amd.com>>
> *Cc:* amd-gfx@lists.freedesktop.org <mailto:amd-gfx@lists.freedesktop.org>
> *Subject:* Re: why we need to do infinite RLC_SPM register setting 
> during VM flush
>
> I would also prefer to update the SPM VMID register using PM4 packets 
> instead of the current handling.
>
> Regards,
> Christian.
>
> Am 20.04.20 um 09:50 schrieb Liu, Monk:
>
>     I just try to explain what I want to do here, no real patch
>     formalized yet
>
>     _____________________________________
>
>     Monk Liu|GPU Virtualization Team |AMD
>
>     sig-cloud-gpu
>
>     *From:*He, Jacob <Jacob.He@amd.com> <mailto:Jacob.He@amd.com>
>     *Sent:* Monday, April 20, 2020 3:45 PM
>     *To:* Liu, Monk <Monk.Liu@amd.com> <mailto:Monk.Liu@amd.com>;
>     Koenig, Christian <Christian.Koenig@amd.com>
>     <mailto:Christian.Koenig@amd.com>
>     *Cc:* amd-gfx@lists.freedesktop.org
>     <mailto:amd-gfx@lists.freedesktop.org>
>     *Subject:* Re: why we need to do infinite RLC_SPM register setting
>     during VM flush
>
>     [AMD Official Use Only - Internal Distribution Only]
>
>     Do you miss a file which adds spm_updatedto vm structure?
>
>     ------------------------------------------------------------------------
>
>     *From:*Liu, Monk <Monk.Liu@amd.com <mailto:Monk.Liu@amd.com>>
>     *Sent:* Monday, April 20, 2020 3:32 PM
>     *To:* He, Jacob <Jacob.He@amd.com <mailto:Jacob.He@amd.com>>;
>     Koenig, Christian <Christian.Koenig@amd.com
>     <mailto:Christian.Koenig@amd.com>>
>     *Cc:* amd-gfx@lists.freedesktop.org
>     <mailto:amd-gfx@lists.freedesktop.org>
>     <amd-gfx@lists.freedesktop.org <mailto:amd-gfx@lists.freedesktop.org>>
>     *Subject:* why we need to do infinite RLC_SPM register setting
>     during VM flush
>
>     Hi Jaco & Christian
>
>     As titled , check below patch:
>
>     commit 10790a09ea584cc832353a5c2a481012e5e31a13
>
>     Author: Jacob He <jacob.he@amd.com <mailto:jacob.he@amd.com>>
>
>     Date:   Fri Feb 28 20:24:41 2020 +0800
>
>         drm/amdgpu: Update SPM_VMID with the job's vmid when
>     application reserves the vmid
>
>         SPM access the video memory according to SPM_VMID. It should
>     be updated
>
>         with the job's vmid right before the job is scheduled.
>     SPM_VMID is a
>
>         global resource
>
>         Change-Id: Id3881908960398f87e7c95026a54ff83ff826700
>
>     Signed-off-by: Jacob He <jacob.he@amd.com <mailto:jacob.he@amd.com>>
>
>     Reviewed-by: Christian König <christian.koenig@amd.com
>     <mailto:christian.koenig@amd.com>>
>
>     diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu_vm.c
>     b/drivers/gpu/drm/amd/amdgpu/amdgpu_vm.c
>
>     index 6e6fc8c..ba2236a 100644
>
>     --- a/drivers/gpu/drm/amd/amdgpu/amdgpu_vm.c
>
>     +++ b/drivers/gpu/drm/amd/amdgpu/amdgpu_vm.c
>
>     @@ -1056,8 +1056,12 @@ int amdgpu_vm_flush(struct amdgpu_ring
>     *ring, struct amdgpu_job *job,
>
>             struct dma_fence *fence = NULL;
>
>             bool pasid_mapping_needed = false;
>
>     unsigned patch_offset = 0;
>
>     +       bool update_spm_vmid_needed = (job->vm &&
>     (job->vm->reserved_vmid[vmhub] != NULL));
>
>             int r;
>
>     +       if (update_spm_vmid_needed &&
>     adev->gfx.rlc.funcs->update_spm_vmid)
>
>     + adev->gfx.rlc.funcs->update_spm_vmid(adev, job->vmid);
>
>     +
>
>             if (amdgpu_vmid_had_gpu_reset(adev, id)) {
>
>     gds_switch_needed = true;
>
>     vm_flush_needed = true;
>
>     this update_spm_vmid() looks an completely overkill to me, we only
>     need to do it once for its VM …
>
>     in SRIOV the register reading/writing for update_spm_vmid() is now
>     carried by KIQ thus there is too much burden on KIQ for such
>     unnecessary jobs …
>
>     I want to change it to only do it once per VM, like:
>
>     diff --git a/drivers/gpu/drm/amd/amdgpu/amdgpu_vm.c
>     b/drivers/gpu/drm/amd/amdgpu/amdgpu_vm.c
>
>     index 6e6fc8c..ba2236a 100644
>
>     --- a/drivers/gpu/drm/amd/amdgpu/amdgpu_vm.c
>
>     +++ b/drivers/gpu/drm/amd/amdgpu/amdgpu_vm.c
>
>     @@ -1056,8 +1056,12 @@ int amdgpu_vm_flush(struct amdgpu_ring
>     *ring, struct amdgpu_job *job,
>
>             struct dma_fence *fence = NULL;
>
>            bool pasid_mapping_needed = false;
>
>     unsigned patch_offset = 0;
>
>     +       bool update_spm_vmid_needed = (job->vm &&
>     (job->vm->reserved_vmid[vmhub] != NULL));
>
>             int r;
>
>     +       if (update_spm_vmid_needed &&
>     adev->gfx.rlc.funcs->update_spm_vmid &&  !vm->spm_updated) {
>
>     + adev->gfx.rlc.funcs->update_spm_vmid(adev, job->vmid);
>
>     + vm->spm_updated = true;
>
>     +       }
>
>             if (amdgpu_vmid_had_gpu_reset(adev, id)) {
>
>     gds_switch_needed = true;
>
>     vm_flush_needed = true;
>
>     what do you think ?
>
>     P.S.: the best way is to let GFX ring itself to do the
>     update_spm_vmid() instead of let CPU doing it, e.g.: we put more
>     PM4 command in VM-FLUSH packets ….
>
>     But I prefer the simple way first like I demonstrated above
>
>     _____________________________________
>
>     Monk Liu|GPU Virtualization Team |AMD
>
>     sig-cloud-gpu
>
>
>
>
>     _______________________________________________
>
>     amd-gfx mailing list
>
>     amd-gfx@lists.freedesktop.org <mailto:amd-gfx@lists.freedesktop.org>
>
>     https://lists.freedesktop.org/mailman/listinfo/amd-gfx
>     <https://nam11.safelinks.protection.outlook.com/?url=https%3A%2F%2Flists.freedesktop.org%2Fmailman%2Flistinfo%2Famd-gfx&data=02%7C01%7Cyintian.tao%40amd.com%7C94ed105b251d4c2629cc08d7e5056f39%7C3dd8961fe4884e608e11a82d994e183d%7C0%7C0%7C637229683834893085&sdata=IJiVlGsX0rL0%2FcTvlSWquG%2F3aufz9R%2FvMlkk%2BpVaQSM%3D&reserved=0>
>


--------------7916F08CBFCFCBD00B0DF59C
Content-Type: multipart/related;
 boundary="------------1C62FF48D865833561ACBA77"

--------------1C62FF48D865833561ACBA77
Content-Type: text/html; charset=utf-8
Content-Transfer-Encoding: 8bit

<html><head>
<meta http-equiv="Content-Type" content="text/html; charset=utf-8">
  </head>
  <body text="#000000" bgcolor="#FFFFFF">
    <div class="moz-cite-prefix">Monk needs to answer this, but I don't
      think that this will work.<br>
      <br>
      This explanation even sounds like only one VF can use the feature
      at the same time, is that correct?<br>
      <br>
      Regards,<br>
      Christian.<br>
      <br>
      Am 20.04.20 um 14:08 schrieb Tao, Yintian:<br>
    </div>
    <blockquote type="cite" cite="mid:MN2PR12MB3039D470FCE5F13DF9AD9945E5D40@MN2PR12MB3039.namprd12.prod.outlook.com">
      
      <meta name="Generator" content="Microsoft Word 15 (filtered
        medium)">
      <!--[if !mso]><style>v\:* {behavior:url(#default#VML);}
o\:* {behavior:url(#default#VML);}
w\:* {behavior:url(#default#VML);}
.shape {behavior:url(#default#VML);}
</style><![endif]-->
      <style><!--
/* Font Definitions */
@font-face
	{font-family:"Cambria Math";
	panose-1:2 4 5 3 5 4 6 3 2 4;}
@font-face
	{font-family:等线;
	panose-1:2 1 6 0 3 1 1 1 1 1;}
@font-face
	{font-family:Calibri;
	panose-1:2 15 5 2 2 2 4 3 2 4;}
@font-face
	{font-family:"\@等线";
	panose-1:2 1 6 0 3 1 1 1 1 1;}
@font-face
	{font-family:微软雅黑;
	panose-1:2 11 5 3 2 2 4 2 2 4;}
@font-face
	{font-family:"\@微软雅黑";}
@font-face
	{font-family:Consolas;
	panose-1:2 11 6 9 2 2 4 3 2 4;}
/* Style Definitions */
p.MsoNormal, li.MsoNormal, div.MsoNormal
	{margin:0cm;
	margin-bottom:.0001pt;
	font-size:11.0pt;
	font-family:"Calibri",sans-serif;
	color:black;}
a:link, span.MsoHyperlink
	{mso-style-priority:99;
	color:#0563C1;
	text-decoration:underline;}
a:visited, span.MsoHyperlinkFollowed
	{mso-style-priority:99;
	color:#954F72;
	text-decoration:underline;}
pre
	{mso-style-priority:99;
	mso-style-link:"HTML Preformatted Char";
	margin:0cm;
	margin-bottom:.0001pt;
	font-size:10.0pt;
	font-family:"Courier New";
	color:black;}
span.HTMLPreformattedChar
	{mso-style-name:"HTML Preformatted Char";
	mso-style-priority:99;
	mso-style-link:"HTML Preformatted";
	font-family:Consolas;
	color:black;}
p.msonormal0, li.msonormal0, div.msonormal0
	{mso-style-name:msonormal;
	margin:0cm;
	margin-bottom:.0001pt;
	font-size:11.0pt;
	font-family:"Calibri",sans-serif;
	color:black;}
p.xmsonormal, li.xmsonormal, div.xmsonormal
	{mso-style-name:x_msonormal;
	margin:0cm;
	margin-bottom:.0001pt;
	font-size:11.0pt;
	font-family:"Calibri",sans-serif;
	color:black;}
p.xmsochpdefault, li.xmsochpdefault, div.xmsochpdefault
	{mso-style-name:x_msochpdefault;
	mso-margin-top-alt:auto;
	margin-right:0cm;
	mso-margin-bottom-alt:auto;
	margin-left:0cm;
	font-size:11.0pt;
	font-family:"Calibri",sans-serif;
	color:black;}
span.xmsohyperlink
	{mso-style-name:x_msohyperlink;
	color:#0563C1;
	text-decoration:underline;}
span.xmsohyperlinkfollowed
	{mso-style-name:x_msohyperlinkfollowed;
	color:#954F72;
	text-decoration:underline;}
span.xemailstyle17
	{mso-style-name:x_emailstyle17;
	font-family:"Calibri",sans-serif;
	color:windowtext;}
span.EmailStyle25
	{mso-style-type:personal;
	font-family:"Calibri",sans-serif;
	color:windowtext;}
span.EmailStyle26
	{mso-style-type:personal;
	font-family:"Calibri",sans-serif;
	color:windowtext;}
span.EmailStyle29
	{mso-style-type:personal-reply;
	font-family:等线;
	color:windowtext;}
.MsoChpDefault
	{mso-style-type:export-only;
	font-size:10.0pt;}
@page WordSection1
	{size:612.0pt 792.0pt;
	margin:72.0pt 90.0pt 72.0pt 90.0pt;}
div.WordSection1
	{page:WordSection1;}
--></style><!--[if gte mso 9]><xml>
<o:shapedefaults v:ext="edit" spidmax="1026" />
</xml><![endif]--><!--[if gte mso 9]><xml>
<o:shapelayout v:ext="edit">
<o:idmap v:ext="edit" data="1" />
</o:shapelayout></xml><![endif]-->
      <div class="WordSection1">
        <p class="MsoNormal"><span style="font-size:10.5pt;font-family:等线;color:windowtext" lang="EN-US">Hi&nbsp; Monk, Christian
            <o:p></o:p></span></p>
        <p class="MsoNormal"><span style="font-size:10.5pt;font-family:等线;color:windowtext" lang="EN-US"><o:p>&nbsp;</o:p></span></p>
        <p class="MsoNormal"><span style="font-size:10.5pt;font-family:等线;color:windowtext" lang="EN-US"><o:p>&nbsp;</o:p></span></p>
        <p class="MsoNormal"><span style="font-size:10.5pt;font-family:等线;color:windowtext" lang="EN-US">According to the discussion with Jacob offline,
            UMD will only enable SPM feature when testing
          </span><span style="font-size:10.5pt;font-family:等线;color:red;background:yellow;mso-highlight:yellow" lang="EN-US">RGP</span><span style="font-size:10.5pt;font-family:等线;color:windowtext" lang="EN-US">.<o:p></o:p></span></p>
        <p class="MsoNormal"><span style="font-size:10.5pt;font-family:等线;color:windowtext" lang="EN-US">And under virtualization , only
          </span><span style="font-size:10.5pt;font-family:等线;color:red;background:yellow;mso-highlight:yellow" lang="EN-US">pp_one_vf</span><span style="font-size:10.5pt;font-family:等线;color:windowtext" lang="EN-US"> mode can test RGP.<o:p></o:p></span></p>
        <p class="MsoNormal"><span style="font-size:10.5pt;font-family:等线;color:windowtext" lang="EN-US">Therefore, whether we can directly use MMIO to
            READ/WRITE register for
          </span><span style="color:windowtext" lang="EN-US">RLC_SPM_MC_CNTL?<o:p></o:p></span></p>
        <p class="MsoNormal"><span style="color:windowtext" lang="EN-US"><o:p>&nbsp;</o:p></span></p>
        <p class="MsoNormal"><span style="color:windowtext" lang="EN-US"><o:p>&nbsp;</o:p></span></p>
        <p class="MsoNormal"><span style="color:windowtext" lang="EN-US">Best
            Regards<o:p></o:p></span></p>
        <p class="MsoNormal"><span style="color:windowtext" lang="EN-US">Yintian
            Tao</span><span style="font-size:10.5pt;font-family:等线;color:windowtext" lang="EN-US"><o:p></o:p></span></p>
        <p class="MsoNormal"><span style="font-size:10.5pt;font-family:等线;color:windowtext" lang="EN-US"><o:p>&nbsp;</o:p></span></p>
        <div>
          <div style="border:none;border-top:solid #E1E1E1
            1.0pt;padding:3.0pt 0cm 0cm 0cm">
            <p class="MsoNormal"><b><span style="color:windowtext" lang="EN-US">From:</span></b><span style="color:windowtext" lang="EN-US"> amd-gfx
                <a class="moz-txt-link-rfc2396E" href="mailto:amd-gfx-bounces@lists.freedesktop.org">&lt;amd-gfx-bounces@lists.freedesktop.org&gt;</a>
                <b>On Behalf Of </b>Liu, Monk<br>
                <b>Sent:</b> 2020</span><span style="font-family:&quot;微软雅黑&quot;,sans-serif;color:windowtext">年</span><span style="color:windowtext" lang="EN-US">4</span><span style="font-family:&quot;微软雅黑&quot;,sans-serif;color:windowtext">月</span><span style="color:windowtext" lang="EN-US">20</span><span style="font-family:&quot;微软雅黑&quot;,sans-serif;color:windowtext">日</span><span style="color:windowtext" lang="EN-US"> 16:33<br>
                <b>To:</b> Koenig, Christian
                <a class="moz-txt-link-rfc2396E" href="mailto:Christian.Koenig@amd.com">&lt;Christian.Koenig@amd.com&gt;</a>; He, Jacob
                <a class="moz-txt-link-rfc2396E" href="mailto:Jacob.He@amd.com">&lt;Jacob.He@amd.com&gt;</a><br>
                <b>Cc:</b> <a class="moz-txt-link-abbreviated" href="mailto:amd-gfx@lists.freedesktop.org">amd-gfx@lists.freedesktop.org</a><br>
                <b>Subject:</b> RE: why we need to do infinite RLC_SPM
                register setting during VM flush<o:p></o:p></span></p>
          </div>
        </div>
        <p class="MsoNormal"><span lang="EN-US"><o:p>&nbsp;</o:p></span></p>
        <p class="MsoNormal"><span style="color:windowtext" lang="EN-US">Christian</span><span lang="EN-US"><o:p></o:p></span></p>
        <p class="MsoNormal"><span style="color:windowtext" lang="EN-US">&nbsp;</span><span lang="EN-US"><o:p></o:p></span></p>
        <p class="MsoNormal"><span style="color:windowtext" lang="EN-US">What
            we want to do is like:</span><span lang="EN-US"><o:p></o:p></span></p>
        <p class="MsoNormal"><span style="color:windowtext" lang="EN-US">Read
            reg value from RLC_SPM_MC_CNTL to tmp</span><span lang="EN-US"><o:p></o:p></span></p>
        <p class="MsoNormal"><span style="color:windowtext" lang="EN-US">Set
            bits:3:0 to VMID &nbsp;to tmp</span><span lang="EN-US"><o:p></o:p></span></p>
        <p class="MsoNormal"><span style="color:windowtext" lang="EN-US">Write
            tmp to RLC_SPM_MC_CNTL</span><span lang="EN-US"><o:p></o:p></span></p>
        <p class="MsoNormal"><span style="color:windowtext" lang="EN-US">&nbsp;</span><span lang="EN-US"><o:p></o:p></span></p>
        <p class="MsoNormal"><span style="color:windowtext" lang="EN-US">I
            didn’t find any PM4 packet on GFX9/10 can achieve above goal
            ….
          </span><span lang="EN-US"><o:p></o:p></span></p>
        <p class="MsoNormal"><span style="color:windowtext" lang="EN-US">&nbsp;</span><span lang="EN-US"><o:p></o:p></span></p>
        <p class="MsoNormal"><span style="color:windowtext" lang="EN-US">&nbsp;</span><span lang="EN-US"><o:p></o:p></span></p>
        <div>
          <p class="MsoNormal"><span style="color:windowtext" lang="EN-US">_____________________________________</span><span lang="EN-US"><o:p></o:p></span></p>
          <p class="MsoNormal"><span style="font-size:12.0pt;background:white" lang="EN-US">Monk
              Liu|GPU Virtualization Team |</span><span style="font-size:12.0pt;color:#C82613;border:none
              windowtext 1.0pt;padding:0cm;background:white" lang="EN-US">AMD</span><span lang="EN-US"><o:p></o:p></span></p>
          <p class="MsoNormal"><span style="color:windowtext" lang="EN-US"><img style="width:.8333in;height:.8333in" id="_x0000_i1025" src="cid:part1.BF021B7C.4820FFBB@amd.com" alt="sig-cloud-gpu" class="" width="80" height="80"></span><span lang="EN-US"><o:p></o:p></span></p>
        </div>
        <p class="MsoNormal"><span style="color:windowtext" lang="EN-US">&nbsp;</span><span lang="EN-US"><o:p></o:p></span></p>
        <div>
          <div style="border:none;border-top:solid #E1E1E1
            1.0pt;padding:3.0pt 0cm 0cm 0cm">
            <p class="MsoNormal"><b><span style="color:windowtext" lang="EN-US">From:</span></b><span style="color:windowtext" lang="EN-US"> Christian König
                &lt;<a href="mailto:ckoenig.leichtzumerken@gmail.com" moz-do-not-send="true">ckoenig.leichtzumerken@gmail.com</a>&gt;
                <br>
                <b>Sent:</b> Monday, April 20, 2020 4:03 PM<br>
                <b>To:</b> Liu, Monk &lt;<a href="mailto:Monk.Liu@amd.com" moz-do-not-send="true">Monk.Liu@amd.com</a>&gt;;
                He, Jacob &lt;<a href="mailto:Jacob.He@amd.com" moz-do-not-send="true">Jacob.He@amd.com</a>&gt;;
                Koenig, Christian &lt;<a href="mailto:Christian.Koenig@amd.com" moz-do-not-send="true">Christian.Koenig@amd.com</a>&gt;<br>
                <b>Cc:</b> <a href="mailto:amd-gfx@lists.freedesktop.org" moz-do-not-send="true">amd-gfx@lists.freedesktop.org</a><br>
                <b>Subject:</b> Re: why we need to do infinite RLC_SPM
                register setting during VM flush</span><span lang="EN-US"><o:p></o:p></span></p>
          </div>
        </div>
        <p class="MsoNormal"><span lang="EN-US">&nbsp;<o:p></o:p></span></p>
        <div>
          <p class="MsoNormal"><span lang="EN-US">I would also prefer to
              update the SPM VMID register using PM4 packets instead of
              the current handling.<br>
              <br>
              Regards,<br>
              Christian.<br>
              <br>
              Am 20.04.20 um 09:50 schrieb Liu, Monk:<o:p></o:p></span></p>
        </div>
        <blockquote style="margin-top:5.0pt;margin-bottom:5.0pt">
          <p class="MsoNormal"><span lang="EN-US">I just try to explain
              what I want to do here, no real patch formalized yet
              <o:p></o:p></span></p>
          <p class="MsoNormal"><span lang="EN-US">&nbsp;<o:p></o:p></span></p>
          <div>
            <p class="MsoNormal"><span lang="EN-US">_____________________________________<o:p></o:p></span></p>
            <p class="MsoNormal"><span style="font-size:12.0pt;background:white" lang="EN-US">Monk
                Liu|GPU Virtualization Team |</span><span style="font-size:12.0pt;color:#C82613;border:none
                windowtext 1.0pt;padding:0cm;background:white" lang="EN-US">AMD</span><span lang="EN-US"><o:p></o:p></span></p>
            <p class="MsoNormal"><span lang="EN-US"><img style="width:.8333in;height:.8333in" id="Picture_x0020_1" src="cid:part1.BF021B7C.4820FFBB@amd.com" alt="sig-cloud-gpu" class="" width="80" height="80" border="0"><o:p></o:p></span></p>
          </div>
          <p class="MsoNormal"><span lang="EN-US">&nbsp;<o:p></o:p></span></p>
          <div>
            <div style="border:none;border-top:solid #E1E1E1
              1.0pt;padding:3.0pt 0cm 0cm 0cm">
              <p class="MsoNormal"><b><span lang="EN-US">From:</span></b><span lang="EN-US"> He, Jacob
                  <a href="mailto:Jacob.He@amd.com" moz-do-not-send="true">&lt;Jacob.He@amd.com&gt;</a>
                  <br>
                  <b>Sent:</b> Monday, April 20, 2020 3:45 PM<br>
                  <b>To:</b> Liu, Monk <a href="mailto:Monk.Liu@amd.com" moz-do-not-send="true">&lt;Monk.Liu@amd.com&gt;</a>;
                  Koenig, Christian
                  <a href="mailto:Christian.Koenig@amd.com" moz-do-not-send="true">&lt;Christian.Koenig@amd.com&gt;</a><br>
                  <b>Cc:</b> <a href="mailto:amd-gfx@lists.freedesktop.org" moz-do-not-send="true">amd-gfx@lists.freedesktop.org</a><br>
                  <b>Subject:</b> Re: why we need to do infinite RLC_SPM
                  register setting during VM flush<o:p></o:p></span></p>
            </div>
          </div>
          <p class="MsoNormal"><span lang="EN-US">&nbsp;<o:p></o:p></span></p>
          <p style="margin:15.0pt"><span style="font-size:10.0pt;font-family:&quot;Arial&quot;,sans-serif;color:#0078D7" lang="EN-US">[AMD Official Use Only - Internal
              Distribution Only]</span><span lang="EN-US"><o:p></o:p></span></p>
          <p class="MsoNormal"><span lang="EN-US">&nbsp;<o:p></o:p></span></p>
          <div>
            <div>
              <p class="MsoNormal"><span style="font-size:12.0pt" lang="EN-US">Do you miss a file which adds&nbsp;</span><span style="color:#201F1E;background:white" lang="EN-US">spm_updated</span><span style="font-size:12.0pt" lang="EN-US"> to vm
                  structure?</span><span lang="EN-US"><o:p></o:p></span></p>
            </div>
            <div class="MsoNormal" style="text-align:center" align="center"><span lang="EN-US">
                <hr width="98%" size="2" align="center">
              </span></div>
            <div id="divRplyFwdMsg">
              <p class="MsoNormal"><b><span lang="EN-US">From:</span></b><span lang="EN-US"> Liu, Monk &lt;<a href="mailto:Monk.Liu@amd.com" moz-do-not-send="true">Monk.Liu@amd.com</a>&gt;<br>
                  <b>Sent:</b> Monday, April 20, 2020 3:32 PM<br>
                  <b>To:</b> He, Jacob &lt;<a href="mailto:Jacob.He@amd.com" moz-do-not-send="true">Jacob.He@amd.com</a>&gt;;
                  Koenig, Christian &lt;<a href="mailto:Christian.Koenig@amd.com" moz-do-not-send="true">Christian.Koenig@amd.com</a>&gt;<br>
                  <b>Cc:</b> <a href="mailto:amd-gfx@lists.freedesktop.org" moz-do-not-send="true">amd-gfx@lists.freedesktop.org</a>
                  &lt;<a href="mailto:amd-gfx@lists.freedesktop.org" moz-do-not-send="true">amd-gfx@lists.freedesktop.org</a>&gt;<br>
                  <b>Subject:</b> why we need to do infinite RLC_SPM
                  register setting during VM flush
                  <o:p></o:p></span></p>
              <div>
                <p class="MsoNormal"><span lang="EN-US">&nbsp;<o:p></o:p></span></p>
              </div>
            </div>
            <div>
              <div>
                <p class="xmsonormal"><span lang="EN-US">Hi Jaco &amp;
                    Christian<o:p></o:p></span></p>
                <p class="xmsonormal"><span lang="EN-US">&nbsp;<o:p></o:p></span></p>
                <p class="xmsonormal"><span lang="EN-US">As titled ,
                    check below patch:<o:p></o:p></span></p>
                <p class="xmsonormal"><span lang="EN-US">&nbsp;<o:p></o:p></span></p>
                <p class="xmsonormal"><span lang="EN-US">commit
                    10790a09ea584cc832353a5c2a481012e5e31a13<o:p></o:p></span></p>
                <p class="xmsonormal"><span lang="EN-US">Author: Jacob
                    He &lt;<a href="mailto:jacob.he@amd.com" moz-do-not-send="true">jacob.he@amd.com</a>&gt;<o:p></o:p></span></p>
                <p class="xmsonormal"><span lang="EN-US">Date:&nbsp;&nbsp; Fri Feb
                    28 20:24:41 2020 &#43;0800<o:p></o:p></span></p>
                <p class="xmsonormal"><span lang="EN-US">&nbsp;<o:p></o:p></span></p>
                <p class="xmsonormal"><span lang="EN-US">&nbsp;&nbsp;&nbsp; drm/amdgpu:
                    Update SPM_VMID with the job's vmid when application
                    reserves the vmid<o:p></o:p></span></p>
                <p class="xmsonormal"><span lang="EN-US">&nbsp;<o:p></o:p></span></p>
                <p class="xmsonormal"><span lang="EN-US">&nbsp;&nbsp;&nbsp; SPM access
                    the video memory according to SPM_VMID. It should be
                    updated<o:p></o:p></span></p>
                <p class="xmsonormal"><span lang="EN-US">&nbsp;&nbsp;&nbsp; with the
                    job's vmid right before the job is scheduled.
                    SPM_VMID is a<o:p></o:p></span></p>
                <p class="xmsonormal"><span lang="EN-US">&nbsp;&nbsp;&nbsp; global
                    resource<o:p></o:p></span></p>
                <p class="xmsonormal"><span lang="EN-US">&nbsp;<o:p></o:p></span></p>
                <p class="xmsonormal"><span lang="EN-US">&nbsp;&nbsp;&nbsp; Change-Id:
                    Id3881908960398f87e7c95026a54ff83ff826700<o:p></o:p></span></p>
                <p class="xmsonormal"><span lang="EN-US">&nbsp;&nbsp;&nbsp;
                    Signed-off-by: Jacob He &lt;<a href="mailto:jacob.he@amd.com" moz-do-not-send="true">jacob.he@amd.com</a>&gt;<o:p></o:p></span></p>
                <p class="xmsonormal"><span lang="EN-US">&nbsp;&nbsp;&nbsp;
                    Reviewed-by: Christian König &lt;<a href="mailto:christian.koenig@amd.com" moz-do-not-send="true">christian.koenig@amd.com</a>&gt;<o:p></o:p></span></p>
                <p class="xmsonormal"><span lang="EN-US">&nbsp;<o:p></o:p></span></p>
                <p class="xmsonormal"><span lang="EN-US">diff --git
                    a/drivers/gpu/drm/amd/amdgpu/amdgpu_vm.c
                    b/drivers/gpu/drm/amd/amdgpu/amdgpu_vm.c<o:p></o:p></span></p>
                <p class="xmsonormal"><span lang="EN-US">index
                    6e6fc8c..ba2236a 100644<o:p></o:p></span></p>
                <p class="xmsonormal"><span lang="EN-US">---
                    a/drivers/gpu/drm/amd/amdgpu/amdgpu_vm.c<o:p></o:p></span></p>
                <p class="xmsonormal"><span lang="EN-US">&#43;&#43;&#43;
                    b/drivers/gpu/drm/amd/amdgpu/amdgpu_vm.c<o:p></o:p></span></p>
                <p class="xmsonormal"><span lang="EN-US">@@ -1056,8
                    &#43;1056,12 @@ int amdgpu_vm_flush(struct amdgpu_ring
                    *ring, struct amdgpu_job *job,<o:p></o:p></span></p>
                <p class="xmsonormal"><span lang="EN-US">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; struct
                    dma_fence *fence = NULL;<o:p></o:p></span></p>
                <p class="xmsonormal"><span lang="EN-US">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; bool
                    pasid_mapping_needed = false;<o:p></o:p></span></p>
                <p class="xmsonormal"><span lang="EN-US">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
                    unsigned patch_offset = 0;<o:p></o:p></span></p>
                <p class="xmsonormal"><span lang="EN-US">&#43;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; bool
                    update_spm_vmid_needed = (job-&gt;vm &amp;&amp;
                    (job-&gt;vm-&gt;reserved_vmid[vmhub] != NULL));<o:p></o:p></span></p>
                <p class="xmsonormal"><span lang="EN-US">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; int r;<o:p></o:p></span></p>
                <p class="xmsonormal"><span lang="EN-US">&nbsp;<o:p></o:p></span></p>
                <p class="xmsonormal"><span lang="EN-US">&#43;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; if
                    (update_spm_vmid_needed &amp;&amp;
                    adev-&gt;gfx.rlc.funcs-&gt;update_spm_vmid)<o:p></o:p></span></p>
                <p class="xmsonormal"><span lang="EN-US">&#43;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
                    adev-&gt;gfx.rlc.funcs-&gt;update_spm_vmid(adev,
                    job-&gt;vmid);<o:p></o:p></span></p>
                <p class="xmsonormal"><span lang="EN-US">&#43;<o:p></o:p></span></p>
                <p class="xmsonormal"><span lang="EN-US">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; if
                    (amdgpu_vmid_had_gpu_reset(adev, id)) {<o:p></o:p></span></p>
                <p class="xmsonormal"><span lang="EN-US">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
                    gds_switch_needed = true;<o:p></o:p></span></p>
                <p class="xmsonormal"><span lang="EN-US">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
                    vm_flush_needed = true;<o:p></o:p></span></p>
                <p class="xmsonormal"><span lang="EN-US">&nbsp;<o:p></o:p></span></p>
                <p class="xmsonormal"><span lang="EN-US">this
                    update_spm_vmid() looks an completely overkill to
                    me, we only need to do it once for its VM …<o:p></o:p></span></p>
                <p class="xmsonormal"><span lang="EN-US">&nbsp;<o:p></o:p></span></p>
                <p class="xmsonormal"><span lang="EN-US">in SRIOV the
                    register reading/writing for update_spm_vmid() is
                    now carried by KIQ thus there is too much burden on
                    KIQ for such unnecessary jobs …<o:p></o:p></span></p>
                <p class="xmsonormal"><span lang="EN-US">&nbsp;<o:p></o:p></span></p>
                <p class="xmsonormal"><span lang="EN-US">I want to
                    change it to only do it once per VM, like:<o:p></o:p></span></p>
                <p class="xmsonormal"><span lang="EN-US">&nbsp;<o:p></o:p></span></p>
                <p class="xmsonormal"><span lang="EN-US">diff --git
                    a/drivers/gpu/drm/amd/amdgpu/amdgpu_vm.c
                    b/drivers/gpu/drm/amd/amdgpu/amdgpu_vm.c<o:p></o:p></span></p>
                <p class="xmsonormal"><span lang="EN-US">index
                    6e6fc8c..ba2236a 100644<o:p></o:p></span></p>
                <p class="xmsonormal"><span lang="EN-US">---
                    a/drivers/gpu/drm/amd/amdgpu/amdgpu_vm.c<o:p></o:p></span></p>
                <p class="xmsonormal"><span lang="EN-US">&#43;&#43;&#43;
                    b/drivers/gpu/drm/amd/amdgpu/amdgpu_vm.c<o:p></o:p></span></p>
                <p class="xmsonormal"><span lang="EN-US">@@ -1056,8
                    &#43;1056,12 @@ int amdgpu_vm_flush(struct amdgpu_ring
                    *ring, struct amdgpu_job *job,<o:p></o:p></span></p>
                <p class="xmsonormal"><span lang="EN-US">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; struct
                    dma_fence *fence = NULL;<o:p></o:p></span></p>
                <p class="xmsonormal"><span lang="EN-US">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;bool
                    pasid_mapping_needed = false;<o:p></o:p></span></p>
                <p class="xmsonormal"><span lang="EN-US">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
                    unsigned patch_offset = 0;<o:p></o:p></span></p>
                <p class="xmsonormal"><span lang="EN-US">&#43;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; bool
                    update_spm_vmid_needed = (job-&gt;vm &amp;&amp;
                    (job-&gt;vm-&gt;reserved_vmid[vmhub] != NULL));<o:p></o:p></span></p>
                <p class="xmsonormal"><span lang="EN-US">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; int r;<o:p></o:p></span></p>
                <p class="xmsonormal"><span lang="EN-US">&nbsp;<o:p></o:p></span></p>
                <p class="xmsonormal"><span lang="EN-US">&#43;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; if
                    (update_spm_vmid_needed &amp;&amp;
                    adev-&gt;gfx.rlc.funcs-&gt;update_spm_vmid
                    &amp;&amp; &nbsp;!vm-&gt;spm_updated) {<o:p></o:p></span></p>
                <p class="xmsonormal"><span lang="EN-US">&#43;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
                    adev-&gt;gfx.rlc.funcs-&gt;update_spm_vmid(adev,
                    job-&gt;vmid);
                    <o:p></o:p></span></p>
                <p class="xmsonormal"><span lang="EN-US">&#43;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
                    vm-&gt;spm_updated = true;<o:p></o:p></span></p>
                <p class="xmsonormal"><span lang="EN-US">&#43;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; }<o:p></o:p></span></p>
                <p class="xmsonormal"><span lang="EN-US">&nbsp;<o:p></o:p></span></p>
                <p class="xmsonormal"><span lang="EN-US">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; if
                    (amdgpu_vmid_had_gpu_reset(adev, id)) {<o:p></o:p></span></p>
                <p class="xmsonormal"><span lang="EN-US">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
                    gds_switch_needed = true;<o:p></o:p></span></p>
                <p class="xmsonormal"><span lang="EN-US">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;
                    vm_flush_needed = true;<o:p></o:p></span></p>
                <p class="xmsonormal"><span lang="EN-US">&nbsp;<o:p></o:p></span></p>
                <p class="xmsonormal"><span lang="EN-US">what do you
                    think ?<o:p></o:p></span></p>
                <p class="xmsonormal"><span lang="EN-US">&nbsp;<o:p></o:p></span></p>
                <p class="xmsonormal"><span lang="EN-US">P.S.: the best
                    way is to let GFX ring itself to do the
                    update_spm_vmid() instead of let CPU doing it, e.g.:
                    we put more PM4 command in VM-FLUSH packets ….
                    <o:p></o:p></span></p>
                <p class="xmsonormal"><span lang="EN-US">But I prefer
                    the simple way first like I demonstrated above
                    <o:p></o:p></span></p>
                <p class="xmsonormal"><span lang="EN-US">_____________________________________<o:p></o:p></span></p>
                <p class="xmsonormal"><span style="font-size:12.0pt;background:white" lang="EN-US">Monk Liu|GPU Virtualization Team |</span><span style="font-size:12.0pt;color:#C82613;border:none
                    windowtext 1.0pt;padding:0cm;background:white" lang="EN-US">AMD</span><span lang="EN-US"><o:p></o:p></span></p>
                <p class="xmsonormal"><span lang="EN-US"><img style="width:.8333in;height:.8333in" id="x_Picture_x0020_1" src="cid:part1.BF021B7C.4820FFBB@amd.com" alt="sig-cloud-gpu" class="" width="80" height="80" border="0"><o:p></o:p></span></p>
                <p class="xmsonormal"><span lang="EN-US">&nbsp;<o:p></o:p></span></p>
              </div>
            </div>
          </div>
          <p class="MsoNormal"><span lang="EN-US"><br>
              <br>
              <br>
              <o:p></o:p></span></p>
          <pre><span lang="EN-US">_______________________________________________<o:p></o:p></span></pre>
          <pre><span lang="EN-US">amd-gfx mailing list<o:p></o:p></span></pre>
          <pre><span lang="EN-US"><a href="mailto:amd-gfx@lists.freedesktop.org" moz-do-not-send="true">amd-gfx@lists.freedesktop.org</a><o:p></o:p></span></pre>
          <pre><span lang="EN-US"><a href="https://nam11.safelinks.protection.outlook.com/?url=https%3A%2F%2Flists.freedesktop.org%2Fmailman%2Flistinfo%2Famd-gfx&amp;data=02%7C01%7Cyintian.tao%40amd.com%7C94ed105b251d4c2629cc08d7e5056f39%7C3dd8961fe4884e608e11a82d994e183d%7C0%7C0%7C637229683834893085&amp;sdata=IJiVlGsX0rL0%2FcTvlSWquG%2F3aufz9R%2FvMlkk%2BpVaQSM%3D&amp;reserved=0" moz-do-not-send="true">https://lists.freedesktop.org/mailman/listinfo/amd-gfx</a><o:p></o:p></span></pre>
        </blockquote>
        <p class="MsoNormal"><span lang="EN-US">&nbsp;<o:p></o:p></span></p>
      </div>
    </blockquote>
    <br>
  </body>
</html>

--------------1C62FF48D865833561ACBA77
Content-Type: image/png;
 name="image001.png"
Content-Transfer-Encoding: base64
Content-ID: <part1.BF021B7C.4820FFBB@amd.com>
Content-Disposition: inline;
 filename="image001.png"

iVBORw0KGgoAAAANSUhEUgAAAFAAAABQCAIAAAF2dFVsAAAAAXNSR0IArs4c6QAAAARnQU1BAACx
jwv8YQUAAAAJcEhZcwAADsMAAA7DAcdvqGQAAC9oSURBVGhDzXt3eFbHma/+2E3WIFRQ7x0JkESJ
bWzHvYALxj124u4469hJ8Bob27hgGxs3EKgg6VNFvUs0IRBCQhJCCFWECqDee9fX23t/75xPxJvs
vbv3iZ9nM4zON2fOzLxl3jrnYEZkMBKRkYz887fFDJ06g1ZHVDxg6vppMdPzTHJ8KSS9sU9JRhWR
1sAP0I8HvDgZNei8SPS7lDNzRIFhpWfnBTgymJGW1ESrsoa0pMcyRoMG44OjStYfrkfbDGO8s/uw
hr1MuzWmwVFmeDi1yzFWrybj6vTreKxdkzEASK5x2m1p/U6x6s0pg46xWkx46OBxMwLSBlogOlzZ
/pe8pl35V0AhaEUP5pgx6Fk5Tc+cWWFNA2NT731ABi1NTxUvs8bVDFNJrSKtkjRGUqChY0LlSmaW
YhGEMRg9o/9fFMw26FU6vV4PHP6+AHOd/bu5Yee7wDID6cfRZ8RI02Az4Kcnw/6mKc+czrsjs8eI
vNMGBHxwk8wMevWG0LPYDqMRXDNg1saDp9dmdmAZDDG7O6wUfO4kugLWfl1zHZzPHsITPGa6hwWc
bqK3UkvzlbQtpCihm5REKl5Jg/3WLRIptYb386/sLKhPKe+QQOhJy7MLbJwqVlhNfvvjzLMv0eRU
poPDCRu3shV2F1Y4afLzIQ4G0mpJNadjCrQsUiotyeWk05BRz9IiuMZbjUdcjDr9Et3/78KyxAMN
RiALkcKd20t75eDIfym4/7mYCRBqXAfVVNLQ+UZcwe60U5AE8OXmhNqA7EHf7H6ftM4XsqvBVGYj
77+QZCHFSuwzo20wfNM46ZM9UjhHaxPrvq3sQA8G6wx6g14bnHYlKP4SBmmNpOe5/GemJJWCyCOv
f3VG37EhFZD3P9Divr8/4EDf6tBeXJ2/u+62v9vrwOB+zNXrRolWZ3VD6jHdDNIRHF0VHFfFcmKg
Hiy0u/zzbvqgnoaI/A6N7O+ndAUVDZJzjBo4GkgBfFZndOFqZjAwZ8sX6ZUTV4AkqPWOnPONlnuF
9zkeUjvE6zyi5txDR1Ylks/+RszFgDu/TWbWMs1Gg06vpFkFjU+xYswomX3zapqbJ52CxuZJr8EI
hiBfYHI1IFRFavTozPRGXbydS/V9m2uXOVFjW7GNQ4OFvSI8RL75CZqc1b6/64CDE3SndJlVtqPb
RXM36uzItXWjri4qr2C1FhvAaLDxwBWMhH5IDRSoHhnULEg6CCf6YXb4FwyDmIoeSaa0rJ7i9n9S
hHiKsZjMvzxzCZf/rrCxkpAQ4w39aqobZXT/R+KJyQCOyqMN2vSKdvfH3sE83P6384WRNWhP9pHl
hyUqI31YMw2yZ5lNsLIGqD1vKcsoU8WL4k784MKTYXQx4VwXK/jdB/Ml+9gCOU3v88no8Mkc3ZjS
Ksc4ngOKpMrzBc2QfPDLoMW0u/bnB2e3uaf3ho9QL9GUka5BSFN71mYPwWQbII+8XVicG6ySaKJg
gYC0q3d8f+TmqAt+yW2L4IXYPUzBKl7ZwzBnWp1C6pPwEAzT66u0tPZw4/rU6zBZbEmAlzCJgmU6
4Lw6vsYvpjI4vfeJ1BrmAgM0sE979HC1b8bA+tAiDIpsJ2iffwiU8ZrvwV7fA0Ne+7s893WuOdgP
wQI6j8SUBSde5rlAW6vXeKd33x95CvdAyTd81Prdk1uSexuIPGUat68bH5A1tRK5Ry/ktWK6TmOg
1TGXJKvLEuabMwoVF7e6gIhB6Px7J4Y3pw257r4EJbxnf/m2/OlHk7pTr/H26bWUM0nHR0Cf1gyW
b2P8tX4mAQSq/SInd7fQfelze6tmA5JUL+RPP3VE8X2dwvNgf3IbTBDzb53sAowPMwxcAakbEs5P
83xat+e0R6TC69CoX6zGOUprH2lcEzu1JmbBKUbbMqHXaPVlRJM8E56PzJh1GjaL2OTLPf3YgY+y
a7fnNH2U1749u+6jE9cgPwIgjAJrJ9DT0SJusdtmBqyxMEcK+AEYJBVNzOqgl4uzNDXGDhhGAyYD
s5TQXA31j5JBQSo1KZQQAzNa1OT96g4amYDdKbdypomZ9PW3xjg5llrYnTY3r9l0B80vzHyx15CS
SePT1NcX5uwZau9VeZMlEDAjtfK8pQv19488+/xRa/srm+7pjYgsNbc/t8Lp1E0rzy5zJpW8f+dO
is+irn46VwvXddzcueqXKyAnUAw1aVWQJ1JBQUQMgLZaxfoIAwhjCIpRFQvs4tjXGdkSalWgBZNh
GoGCkHahaCbp5VudMBFgE8jmhlhP8opcTcaAWSgaYp0bZojFhtusgvjDrVDGn6MIQ8J2ltHiP45N
sDprK0MRpg2IwLezk+QeMe8fLmwKsJSp6g06DUeDwEELqTOo0T7TT74fHPN66XsFbtANlgod/weL
oJgLiIaFYqNl+9s9rn+I93jmU3YdRogrx0ZoTxA9/VUYVEgC/A+Cl7yFVBAaUXztjNOOwmU7Slxf
C4OO/eZIs0tq2ztZFQDPW6LTwSKCSdD93xa0+B8oDkqu9UusC4qseS67AQEeh80cM4JVoIS36a/L
SzdL96zKrJZSj3iA4bBRGgPzHISOELUT3RxZ6X+o1H9/+Sv7cpJmKSCz1Tf12trIi0EHC9fHV/ql
dXpm9vun9KzN6N986DRbX520ZVhQSAyvylX0cIXpg7OWHkmPQY9Wr+Wo415Z2drU3tvCT55HfpDe
4ZHb55U/tuN4W9ql60gVsN1iCkukRm2YIlofccYrvT0gZ2xTaAF8A4uiAC4AwS/wBFG5iEiei5Bo
8QeudsA3yBp8svoDI4pAMVZBRaANb4k91pucFTSU4w+BrEFuZFFAOOae2RmQNvBQ5rVXCttyJ1ky
wDYoKhySUGOGh7kQLrbCCCGA8qOpFRvSOldldblnD3nljd5xMA90azVGAAOJsLSADcsMJIDBjKjw
4BgD3krtQSKE/BiAYWh/Ud7lHVe9OunahrgmxPogTpgKKKzKTC7MxVWidfFtXnnDXhm97+RUA03s
PTDE5ODwPqc4nYPM4P5F9f1x3VsTumx2VXhFq1zjySVW5xFjDIga9Nlb/WBMx8p3z66K09pFKt2j
55IaZhQcUgKWDphtST6/Ord3U9gJ4MQIsLUWWASGXfDJGfDNbIE64VYD9jHf2ZmvihjzOzT8h/P0
SO7EWw30cMbQ/YeH3y6cdPlx0CtG/cEVeix18I1LtDl74sHU4edSOqy/qLeP06a3C3VjGWDoaP65
fNgvq+9otxzZJpjPGRMcyJun2nyTOwNjmkErhFoIAooWyY7foWnfH67+e4nuifyJR9OnbpX13pc5
+0Zc9U0f1njHzqXJ6anMoWeOKjccaNmSJ38qpm7V/h43mTrr6qIkNcxbrKhTynp1wSktwoGzgLBD
h6ggfT02SUEpV28OO4Ht5AlATMdZlk/UqO0hjWfUzH9UyiN66ZsqefQAeYUPeMapnSIVAXHyF3OG
jyrpzfwOCL/Fe5Vgg2MiHb2q1umwgoFlCrk30S0HCiAlWg5pWbxFdssqD1hgih4yvLuw/o4vUxC3
YT/wEPnBb3OH/72OPhukcCPJiI4QZRHFEH0zTW9fplcz+yu11GSgRi3VKunCGEsyvDy045qRnvsy
7KqKBR5M5HDMYETaCXBm2Aoog5Ql8bYyc4ShFlDZOeh4mkLPisSKITQdoqc2kBIRBBJE5h5PxFNx
OsBbCsXRGNnUswbp9WoDFmQOCxDskzhqYzNwueukhV22vScN9h93cqV5OXL03j99gODgop1dloU9
LSjbX387zMcXQcNJBz+ansyycTpv4XDawomutJCGww3Ykba3/v3Ecud8W0uam05y8ay0cDq90p0G
h+JtXL6wd6PZ2TRb25mjxwAfwqWhqdmqlSup9iJnt0MzFxFVICEaHL1k4UBjs6QyHLe0jXLymn3h
1QQXNxocq7R2oNGhSkubhvc+oNJzFTZutCAHpWm/tMhzXUVzWsa7v6/G3KXv3kdrlluf/cOfKle4
hli60cx0taWtsuA4YiGwmiMpRE7129/d7e5JiwsN73+218G5O7cI4dCPTnbRVu4de/czczXqmOCb
4+xcR+KSMP5jZ+erX+1JfvQZmlfAIGsR2Su1ZS+9mOnongFUBoeynIDQLHt3rD8zn2Lnctze+Vsn
d1Jy/gg9hjdkh8gmm0MbljRO6Y1aYdS5IQIBICjOKkxOB8YSoRBaKuwyRz9o6nibMQWiy8TAtGKD
IT/IWXhx9PF63GnUs60W8sCwxJoi5UcTf9h7/hH6Lw4j+FcoA1q4RUNkIqbRpqdiXfTgVnSb/kTB
XGk1phgBGxDlexZjMYhh82O5Wjhpbt9Y6GcqLNXMPwFLNMBAiWYUNDjtX0LmRv/PUNhyMZWCIOae
oIuplOjDn3C6iGalYT9XYVYL0RFbjg4IIUMSVHID5EOKYEXADmkffp7C3omXY7ESjBUUgzolH29y
Cpx5aaC4z4C0VY8Al3Xv56FaHD4JPnPBD4Rcp9boYSL5iBCu1OPl/Y5/TL2EOEGnNSCS+rkAS1AB
XloPJML6SRwmnRL9Xk/vcHvxm241OzEwRAL8j4MHq6V9g5HQImS32/JH29fCXF8JrxpBh0arVcM3
IBucN9LTH+9D+ALoDPwfByzwF/JlMMATu70eavFBkf2OY5eQpRG9X9bzfdM0/KPayGzn4FI4NyAF
DBBkwbHjikVg+IxGpTBPKCyVqJLAmnCUWuIGFyFcXJhu7KPb76OtPzpnu+M4iMOiq5Ka16U0ioSa
1FoVeA0hBA8yhgwbI88Fx1X7J9b4x9VuiqiM79UgAoQpRR4Eqy0ALGmKVNCSqiji0IrNIZ91YTji
xYZRKrg0JEWWd+9Lf+j7dESQcwKeQWecNtKGLw+vz+7xTun1TL3un9/nldHvmzUSmHE98GDxNSzG
SieieQbDqvGTKooALx2pcpdpKLCAARGmGCEf2IgY++Gw46sizwfLKn+9v6SLaG1kqVdmx+rktg0R
5UFhJ9cm1fvnjfpnD68+3LUptRXjeT097LVo/d8yCf6RHsFOIIhmcOw14LAQ9NwddiJ+lNb9mO6e
0+2d170+9UozoqfQ3JieaWwEdh3MwLBvLo2sTbvunz3qmzG05mAJtgxEM2ABg3+lkyQJkgRY2GcJ
sPRAC6AI9JCBBSe1r0+5dsxItxws9M4Zcs/pXZPYjHgdIBEMGdXsLaV4FJjWEAVktK8uGAlOvtok
rC/rnjB3AMSHyewCBGBRIFy8u5iJoSbm6DgPWB9buSp3aF1aRwPRr/fmBCc2rk1uWie7wBKEAs/P
toxnCPVmjXgq8axHVm9ARt+3zTPAScdD+BwCFbC1cOtLgHErpam40WEv1HDqIlUJ7dJ7pw0E5XTs
bRiWtAidCEClDIMnCIbhD2RgXdP54oTBN3/QO6t7fXL3C8eu764bhWqgH2GhNFjab/wCX34zJAr7
eRD6xtHWDQn1gTldPql9W5OrIVwKCU09Ryg8nwv0BPOZdUt8QuZMR7pmA8CYuIqNCRX+SQ1rMrqC
kq4GhZ46tcBnezyX1ZHXgjeAAQFDmI42zhDPB6R2eef0eOVPrE1twzZjJBCDAUGFEIFuIAeBQgM9
YAaqpHjSI6Q8kADcgj01Gtq4/8iqrI5b07vvDitBpwQLPwiFkZjrQAtEBurhcXQUGWZgUstrORcw
H9hgR4O+Lfc80O0dOuqxv8f3h85VIV1e3zX77O/2Dul2/+6aT+iwb3i/18Een/BB75Bezx/7gr66
xGeFiM+MOqBYZ6CNcbWrMnseja9QCKhMik7LerxgpE3fHEVC7Z47uD6+ARkiiABuuD4b2eAhUzgd
poBEtdP2gucL5r12FfvJxt1jjQ7RaleZ1kemsth5+p64Lr/PzgWGj7pEa9wTtIH7mjBXY9SqDap5
hRx50JqkxsC09nKQAsBsnjnYM4Ks9Wm9Xjl9wSnNYC/MsuQGwMwno9uQo/onKE4SpQ/T1uyZk2q6
iIQqdNAx2ugdo/hddj+s1Zbc8c/r9FBxly/qHOJo1Y/tkCnErBAFwILuHWqb9M0euDOqRIQVbM/M
IHFV4zrPzFHv7Ou3xBTDZN4weMB626Em9xhlwMHWx3PH70oZ2Zw7/3kHbUuf+ONZtVuMYcVnjdvS
uh9IGnm8SLvrGj2ZM773OrnGLHrt78LeC+EzVWz5moSWIFk1HA8WB1rsnWrnyS1rMCC9M6yb3YAQ
VdYAbMmjYRf9ZJOR/RTbTY9kjdUT3ZnQv+PMFBjjJZNvzRoPuTj9ZpmhmuiO0EuPJbK99A4f8Q7p
BLcYe3Zaan6HCaaGVwREloMYPEAixkkb5CgoqWltxsDXzRyd87tWUTDogZBaT5lqRyNtTe/fmju5
5tumR44qtqYNnlaTR6JudVjHMwmNW7OnNhxofSB59OGMkcwFco9c9N/XzgAE9lrooUEHmf+VrPLh
DGAu3LmgmBOuN1OrVqVPBIWcwn6whqPXoMfku76vcI0nqy9b38xuyVuge3MNJw30wYlex52n7WI1
rvv7PiqZShqjB3MU8ZP0Vnr902l9LrEqv4MmihmGFh6H82woC65owxOCr5BqwOeXH7ccKApMaYWZ
ZVaIt7hg9Z0/nHOIM3jE6W567wz4+XpOdx2R3XuFHnHz7rFav0TdTdvPwkq/lNZ6TEdPpPavjVU6
x+o8v2vF/kpmBpBGoFEheXuqeqBHSIA59TAgMecbHWAA9pZDx4NiK2BJFFqjRqOBMUq8NO5z8Kpr
hMo7Wrk6XuERPhAQN+MRpfVJJtc4vUOC0U1GPtET7gcGfKNmfA7NOUXr3GUzmw+egaUGPdgzmJ37
D+bKmocBArvIgoWLDqyWc54DrcUFzxo1dP+exA+K26HNnHcjqyfa1U2vVNGDuUr/qB6HH2qcP25a
tf/q7RmTTxYb3rpAl2CkdHRJSdULVC83BUPIi+AcQ0vPf5NzDhaezSqYwNxnXmj4JSWzFGClZIsn
YBrqhFbbeK0Dt8BmV1bVx3nNHxxtff9I685jbTuzmz8tav3k+NWd2Y07c+qBnMj4hO9DvgYrwHxm
QFAb1h8266BCpJB4jqfSexxxHsS3PIEMSoNS7ASzAQviAWCDaZA17hSHRbhFRQMVyCHexjCRN6qF
l+SFEJmzu2NgyPwMSFqZQAYDgGrsMasau7WFRX4nuqigWTmjgaRZo6bhWZqa0amQNepoRk6KWVqU
k3yK1OK96bScT4dMh5R86MF2GOuoFvQG9WhjMy0qSTlHmkV+66xQkQLrLxpZcgXFpNRleASdtbQr
uWfLXlenvNXBaqWK5uazljlWrVhZZGEx+OFnNLuQ4uBO5eWHN90db+moLDlVa25fZuUUaWFHSjmH
LgiWZqay7J1OW7gkBvnR4HCJhe25FU6H7NxpbLzAwZPGpirefz/F0RF5vEYLW23UDslSTlnYUN8o
Tc5GODhV+K8mjSbx5ltPr7Cj8emeXV9UWTtQz9BJW2eqqDhyxwO55lZ0uvjicnPqGTxmZz/99V6O
tRfmc+3c05w8aWqaZmcPuPqWWtlTb1/lCnvq7K82d6aRqYa/bC9bYUNKlV7DgYC68pXXyqwsSQFW
KxMcvM/5BNOiKtreucTWleRaGp+9YGVHnUOFTm5UVpZ7210nLFZS4YnymyxofCrT3OriPY+wpM7L
wQPqnwL/aHoq3sVjwDWowMapEIP7Ri9be9HAePWf3ik1twVVOr2S9xgIlls5HzW3G/rok0T/oPp/
se75cOd0qKzG0rb5ltuPLLMuAJqz0+lOjh0ea87aOB/xXktFZy790qr2kW1llu403Mtiq5g5aut4
epnNuV9vLlwdGGnjUusSOF1UQnKIwnydlQsVlZ299ZYiS3sWXH7ZBukEwqNTKbfdEf/sc5CdEBef
D928aFZzdf8Pyc7uB538aXqBA6ex4Xhb9xBXbxA3WFT8tYOD7JFtVNsCClheIY/Ts5F29rm2btn+
63a7ukU6ufCbJCyu0qQ8sOWUvWu6swdV10CD0AeKhTXBVaPgsBoCrUJwrSI9JFlLijlScjAhIlXc
KpDJ8DmzQcVv9QBRp5dsO1fWehW/D1Noxcu8RRZfPMBcLL6wQMpFcUYKwBoA5gQU6PJ86U0aYhbw
QuAltB4oAC8AE8IL0tDg4yaYPMxTmdI44M/nlxzIsTHiW9NxEw/HsuIlB+aLqFEFwKYAjFVXuGJu
sVtmwlBvPOXMia9igAhUeUXpVvCMLYb0kNWZww+xi2x3sZ/SaqYpRh3H1RjNI3g+mCV+Bf08FP0m
i8OPBFgsyk/ELVst0cJ4RoUxxi9mSd0CmJglFRPvcDUF9HzwINAUkHg0pqGK5dADxBmVn6yFkWo9
v/TkzMTUj7Gmp6Zf0fznKmwxJdrEjkiVEV3qAbUQFXHo9hP0/0oMfm7M482DGHDliWKpf7aydK4n
VSFFqLhIXJBuuQoKIJrcXOrhYmozqeIQV6o8lfvRfWPkP0eRzJbQAT5JFJrDEs7azIzALfpNh4yo
SxSyq+fBaCIqRTaGmBIVkQKrCw8QbJQG/zMVaYclGkTlG6kFO6fjj7IExky12GQF0nzuQNCqx0NE
RLXj5PLYe84vfOfzWojPEzsu9PL3bTxxqXBkLWKwf4bCBEs0o0pt6RZ/7ENgccU5A/ZcnGDjToMo
kDMc8EPDR2LHrqlcX/zO5U8Znu9le774XdOiML8QDYMeOYFELYoAJxzF/2qBlf5bvTWZHGF8Zg1U
OzDTbeDDAuR6iM6R3s9jMAs5R6VweujsJT6YatNS06TpcGJSzYMh4bDm0omrBE/Q/r9JM1tpoW0o
uLKzIT59ZbsDdC/MkNNLP3h+eMRyx4kV7562f/eYw+8OVEyxJIM1oA1cGBYJFzQZPXD+CHKRrLyy
N+rxz/f1CZo5EjCy0gOG6bBNDJZyAeQYuILHEhsEPigmtTL1/m2REL4x+P+jSASj3ACAKrZX0JPd
pnZ6KdR2e77FzjPmO4ttdxxxez38iniThq1+I78hSFa9MePquvCS1+NOgE6QDVbBP2v4vStbPqyF
q8qgkxv5uy8waEx8P3BuQne4feLbi91fX+zZVz8Qd2WkbEzdL86nMAZWENmOTsufJSPEAz5C4Fhc
BJIsg0Bb6BrX/0S5dPPT+pNuEXiYetmwShVLgCRAPVTU7Lxtp93z+2xejVnxsszljSi/3+zGlgJ1
5LvbUspuybi8Lqf9loSqjwtqIMPzIjeUAmWWXFHRRtbZsEBPRR+7NarM/3Crf/Ygql/OgFdOj2tO
l0veoFvemHfmxKrUwQ3p7eujzm6JKszoXwQI4KBCgMNCqBLf0Yi9XUJY1L8rS3D/Wn9S+EMbICRm
gn8ICPkVougE1ejkIzDedZNm8yE2VkDqi81E5t1N/AEHUnZsWnpdz+G6oVPjVDRGVYv8FXCvhqaQ
+RAlDtLNsZVrMzu8MnpXZQyuzRxck9oRmHZtQ+bVoIyWNSmtqzM7/DIH3VL7/PKGMGZ15sDG7P7g
hNr7Ik9BL2AUeJsBWBJBgfqSMEpk/339SZHIFhVWmuPSpSVENU1hMYK9kWJxdCPLF5tvWNQgwWA1
BvtBzL6i6oye2Qai2yOKArM6PfKGfPL6/PL7PdKGNyRdeyn+XCtRzBTdHFe2Ma3GP6b09oSKv5wf
ieqlU2qqICpUU9SA5tWiKxsjy9bILq3J6PJP7w3KGlqTNuiTNhyQ1verhKY/FrZD1EEzwwezl8T4
Bq4/rUDyRuUhKBJdoorAQ7rBUyzD+wq28W6Ll3v8UkZv+r7BoNWolHo15LOT6IWEsvXRVRuSGn8V
Wpylo2qi4B/SVqdd9isY8MjucM/s9CsYXpvY8Pvc8y1EIc1Dz0ZntQkVhTLzzsCdS+hxEKOVG/i4
Z5CohM/9itdndflm9AXkYLf7PTJGgpJbX88+ByGCF1TzKQLz3XTOgcpLmD4yESviAe+NIFhUaZio
2GEWY8iqNNz0ALfi8zH+Vgqk8jeT8EN8pgy78nzy2aDDzZ4Zg94Zo8EpnbcfPH6eeK9+feD0xrQO
79SuVVldfrk97um9wYmXvyrtBRmsipAY9mVAVQIGPMBWnYEPaySvCNfPWML4hXbJ10aXrcm65pbO
73OC07s3yspSxg2wZ3DughjGE0KOBr8qEoomVVGWSDXVvxYYLZgn0Mx6K1WJeFRMZmTAUPSLc2Po
6saIUr/ktsD8Ic+U9jVZnUGHzm3PrYW6Nhsounb027qJTy6N/bm089XClt8dv/ZCamVszVXYc6YM
AQtYDyZKIAQa6EABIPZbsMpaflUChCaJIuoG1iXWeeT0u2X1+2X1+cZf3n2VTQZMI4wZmIJl4Ufg
1SS0AULCeancoJZhSLxAFd/KofJA/LAkg33YCmw6VgGR8CIQ4IjLw7/NvxQcWbY6rTcgb8o3vScw
purLuj6EHOC6xCPBZCZHK9ReIgnLLr3b4p4lwLiFTQAsvkEPxouDB5YopfgkpEVD68LPeqddC8i9
7p/eFpjauSa50z/p6urU9rXJTRsSL20IL70/tPCTozXlo2rJmUHgAYlJYbDCLQpgS0BRkQ8DFHQI
nOWiU+oUYDC0FLbx63PXbzt4ZsPhK2sye70z+1zTuzyzBryyh3EbGFaaN8swoN4YD4uNCizhHAXq
pogCnWigAg9AQA8U9UakAanBSGkYz11CC21sXVpdx58KWz9qUuy5poscovghraxP+XXr7Jvneu5M
PO93oCQwtmljTq9/To9/dufNqdduDinedbIZ6gOsFvQI7jRa5SJI41MJQap4R6qFDqs1RhXUlfeE
DJClZqJ7Dp3wT6l3y+7xSe8PyBj0gSJlXA/O7V+VeCXgUOVdUacT24fB1DnxBReQg3+SVY0fqJgJ
r1LsK18IuaiIaFYfrJ04VD8dVjMbVaeQ1ctjGuTRTXLZZUV0vVzWKE9sUiVeViRdUSU3q1JbNIeb
FMktyoQWRdxVzeEObVr7bGb7XFqbEo9SGhVXFtkKKGFvEMLz92b8nSQQgBXcdXlmg6wCuxKYdN0/
ayA4qf2RiDMQSYyXGxVKPWvr0tkqtkNlhoBYC2tipAUNK8aXZ64Ey+q9s0btMgecchAbDAcld90c
07AltvKUgmNmLMRLiM8jIAhvx5T6fVXuHTNuJ1twOEy2MWQfbfBJ1PnGyj1Cp3zCZ7xCx/1jZn1i
ZzxjFpyj1E4xRgeZwSmB7KJ07ofJKoLsZOSWqHeNV7jKFtyi5j2icF30jNO5xZFNFLkkknMMeUYu
+O1tfjaybhBBHgQDYsDYmxwqUOogejm/0T+2OiCnxyulc11szRdll+Ey5bDX2FdQKwQZ1ZQearV6
bNRHRb23xVxen9mPjfWCncjsXHv48rM5/IYPoihB0PFZG4sfJAeMfDrmut/BYfcEo2Os3kGm9I2e
M99e/HGFvJbonZLFZzP6dlepLhKFj5Dlf5z0PjjkHa0E2a7x5BCl8opRB8Quun7ZuO6r4nwdxUzS
H07N/uXMzAWinHlat7vc+fNGDPBM0NrFahwSjB4/tKW28f8cEfKvVxsQe5lcpkanBD51RLdEFfun
tgdkdgXG1bx3thOdiN5FTAqU2Zqw0RKH+IZWNa0PLffNGPDO7ffI7fLJ6QiUnYtrm4SQC5WTLA4W
wAQOj8FX2Mwnopt9IkadY3W+SVqrLxrfr6M/HOl5O/9yvpqePal5IGtuW2pH8iS9ld39ZERt5DDZ
flgakKB3ija6xpJH+OQth9p/aKFP8y/nDtDHbXR39vTDOaPbz2sO99ALEaVhV+m2sBbPQ5MuCQYw
1G9fe16rilWSdwwGicUUmMA68Fft4t0UTM+GiHI/xHOZfbB5jYsm64CKBqoZdkyac25YvT623i1z
xDd32C/zekBq/UunrkBP4OIAgdN9IflMNRPOcQIkfGtEXUD4iLdswW9fy/uX6Zms3q0ZA3dkzGw+
rrs1ov3uqPZNUe2P5M0+ckT7WNrIWyn1Z41kvrMae+sdORNw4Pq+Ltp2uHVz1vz9eer7UkYCf6z5
VWjD1oLpzUe1W/PnHz9UCffu/uVF79g5x1it54Hu5GtsMoA94yBElDUSXgCkiBgMYhwzQIFR1b7p
XRsT69NaJ4An2ycOjeHw+O0D8wY9iCg2RJwJyO7zSOtdm9EbHF2dPMb+UAQ0rAqmZMVEML+GA8Fb
Qi/6HxrxlU177K6MGqQmoj8fvbolpfOxrMHXUtohY2+c1d2XNrqzhT6pXCjtVUPZHHZVecgWXUO6
ny6YvkyUO0iPx7c+lztyf0gVhPkk0aaQ6jcr6YcOSm+dQ5r9ZPqIV9ioq0ztt/96+jUVJAubLBwb
o6E0LiIwQgsbAipA8Ak5f2IfnNHpu68Q68MLMMrsJLUGo1LKlhC7KOHQT0Bz9hVuzOhfnT4cmNjx
2ske7DDiOLgtkCol7iZ6SQunB5F+IKTW79CMq0y/KnLG/0Dnuw38ZveZjI6Pm+meDMV9ecZ3r9CW
9OFHs8aeyhx6++jQX87p7H/sdYJNilVCBRBLPJXY+kJ2/28KZl6/QA9mq14upRdPGzanDD6dNbwt
riVmhpZ93OQZrwfB/vvas64qxBs8UQQqQIoRg+fXQaV1yOTeqx7eEF+zMfr8V7WTCE5AK7ZKuCUe
jHxYpwWbRLCFtUDDuu9OBSX3rMns3xhXE906DtM9C3olQjHHJOS8wxh83/7z/tGTtjItDK9H1Jz9
zmJsEbKFS9ioiNZtR5TPJLbFXCNwGj1r9lSsCu1yipwGwR6HyevQtOOHZd+3ERIPPH2hYBJ8eTqt
6/f5XXCNjUTfNJDrR6W+UVNOsWrbWI3HvvbM60bJaAEDUcTBGwcwnL1he3+s6b45oXbNwdLcbiVk
AckA6IIIoDL64v00d0FSwQNwCMthV5O6FzaEFN6WdmVD4oXnC+oROcLvsSNCYWJ5DqDCet/2aVZg
dK9b3IJPotE5SuuRSH5xi25f1Tu9f+yh2OaXCwafSbrmu7PIadeFtTEzrjEKR5kGe+USpXSL1zlG
s7n2j9es+r7F+d0jmyMb3y1TvnNWfm9Ui/2Ok34/dvhFq5wj9a6xRpdYlatsLmhfXUH9mKBVxBPg
PjCGvzAYoNjg/oPRJ28LO/bVuVbEnhBArR7xu1JLci2H6cCZY3VEWibri22DTIAMOGtwC0tAf94+
czXowJHbwk48F3+mXjhqCAn2VorfoUvowX6+dmIUCua2f8wndNo9ZNwxZMo5Ys42ZMwlenplWJ+L
bMJ8z4BPtNbhh3F4VMeQCZdD09YHh1xi5mz3T3pFLPqGjzp/2+zydb3nt43OX9Z67b3s9VWd39d1
nnvqfL9t8v6m6dbQpvBO9oLgO4pSy+Ed9gZqCATiLl7Z9Gk40jLIEW5ZoYUkghcGfkGlZSMOFcbG
ahFLS/YNJkwMEtRDbXkctAI3YBVWAf9i2he3F1x66JMfP03JLrncMqfVqUSUjEwKsvTnzKa7Qy7c
F958e0jdw7FXbvmxYnP81Y37zj+Q1rz2u9NPJHRu+qryibi2Td+fuz+m8baDVQ9EVN9zsPKeQ7UP
Hji3M+USxAqsXCQjuAkzA2KkBpQNOKCCxUAYW7qwqKpubsktP59SVV2/oIOUAT05RjCdEuaCCMmG
C6LxA78LTwRa2WhJe4WQi+0w5mCAiL9McITKMzAdh8aISNEGKpjMeRQWFR8QIuqCSUcFeGCP3BVX
VESd0ikfKhqo6JHSHfTANeAWyobVxH9GgqzygsJA6sBxkY0wAYyLaCJyklJf5IQSdEERN8T//VNp
CXZbgzCJtRTj9SzDaPIgo4YJRgbIUapRxR/3sQeCVdbyhwaociVHoiBVvLzEssjjBF6QfnGWh42A
juh0Wg75RAEQNUeAJFfw23+1Vpxky0mFUF70owfhA6QSeojsCImhOLWH+cEVTdywgOEXCTM6tXCf
mMgvfbHDwJ7/Uzd2EuopWMBMgYtlL6thL6pScafEBdDNaSl2HldMNZgZNGqjQaPTIzNTkEpJkxMz
CfFnXno58b7HSt55n6Zn99x7f9qdD2Rve54WMA2rA3vE8vP6wtOZd2055OJ7wM75yOZH1UcLaUHJ
u6DS1nz8VfRt93575+1UX00zs4dffjXx7nv2bbqFFqdnG+pCb779xO0P5t7ywLFHnr3y9fc0O0uL
80gNgQbHifAi2CcgA0uyqKb+ydHYtCuf72na/UntgW9IjZFqmlkciogt+d3rRc+/2L4/hOam+U22
ar7qiz2XPttTvPtL/vZiQdmWlVu+Y0fp+x/MNrcw5fgHo8X/Kw4bDgGe0SY4rym19qgwtzu+3CbH
N+jK629Rd1eEve15K5uKgDU0O8e81CgXcvJzV7jULnM6Y25X7uZ51tW92Mqm1tohx9JBk3ecRqaH
f/PSaQe3aHtnKq+kgZETdzxQtdyl0NyJJiao+OSZmyw7/sW8wd6leJnlpZtsy2zdvrN3JISwapXp
gAWyMD2X9dDDWba2ZdY2p80ds35hnWhlEerlTJNTWU88d9bS7vK/Li/5xYqz/2bT+AubEmvXjEcf
p/7hcgvnCzc5hNu40vAETU3W/vmdCgvrs5bW+qPHWaZEdixexQtennrp9yeXmxdbWtH5CyzJOuSv
WhqajLR3u2BlV+G3mmYXSKmh/oEwG/saa/uilU40CizF/6IYmTm10v78TRbx9m50vX/mmRePWNkl
uLhQSQl1DZy89+FSq5VZy5bT+DidPlW8YkWl5cqrn+6m0Qkqr8iwssbcxseepDn+D8Qso9Nzea5+
VVYu+ZZudKaK+9VAEv5FTr1DYbbOVRbOF139qK6ecnKKblpRZWkf7uZDnYMXljtV/pt9uKMfjU6D
uQ3vvlu13KZsmc1CVrb0fQAqkgc9/xdk+WLXN1+ftLQ+s8y86smnaGyMZvjzDBqcirR2r7FwveDk
T0NTNLtIY9PR3gHVK11KlttRVCKNz9LIpC4i9pT5yrPWDnHrb6W+4c7fvphr75hp70Iniqmzv2B1
8HlLx5zlVjQ+RicLT//r8ksWdv0ffUoDQ+2PPV1o43Lczr1/+05SQCkRP+hpfiHf1euClUOWtTOd
b6ShucIdn0Xcde/xp5+hnp5IW8fa5W6dtv7DDz6T6eCZa+9cuvlhmp2nidkiC5fqX9glWntR3xiN
jl5/b/sFc+ti85WzWXl8gqOH8qrN1PxdORto/kCj7EKstcup5Q5lVs6Zts5FD22hibGyP7yVb+5y
0dr9iJ1dqKvrRPYxmpCXbHk028b2rK3tWXPLypWupdZuR83tyh7aSvOL4B1Nj33v6lxs5169zPGc
hWPRSpckiFl8Bs3KFafOpNk4n7Z2NH7+VdWWxwttfFIsPRZTU2huAtZR/O9e2EuwdSx13caTdg7n
VzqesHQstHU/a+d2LmAddfQdsPcoW+l+zGUVTS+yyUBcjMQGRMiV1/+4/Yita4mdR8EKu8OWlvku
riX2rrF2zjQ3D0ssOSw+4uE0S1hYPj2Ej4YJmZygmRlamOcjBvTMyWlqjianIWxsk6FoGg0pF2hq
hJoa6XInjSm5H8YenoLDVKi6CgYP20tXrtLEjDDXMEVQEzXNT9PMFMweGzmYJbmG3Romwq6g4CLZ
WEyZm8WWUlLKyK7dQ5/u6du7HzhUfP5Z566P2/d8SYp55g4Gw5fBV8K5wJ7Nz1JeQecbb7X87tWx
vd/T2ARbYrVSZ/rmlb9AhL0C7Rw7CiHHdFgx4RKM/M0NO0EQwbkD+ysRaHA0zULBRpX/pzuecdzC
hSN1zBIrAAR3wTvAb8Nv8BmWkb9b4o8oOM7DCjyMt0niOa+5VAUlmC7cI28jg5SkkfN3dq8c8PF+
cUUREMECYM4jAEX08wyuvA5/xgNqgQyAMhg8xppoCmjgOcCa2CBACdyYwhur8Fj8gSqJc7wQwGGq
kB0BUvhWXgTYgMu4CnYwd0TWiTZ38YEKgwMsgYRSqLQgFHM4NjABRJWSN8EUBihCF1Q0uEhjUHEP
Z4oleCRmI/CAUxanqgCFAX8dzRd22KZ+CQneFJBi4o5U+Sn+8JTDEVTgxFV6Lo2RnkrILbVM3dwB
GAwGf4JjDIJjIcECaU1pEFiKynGioEJM4/mQIJ1cnE+iy7Qm/v4GB25Jx7RLx6UaaUVpZQaPH55z
g3lgwdJECWeMARRsEXNNdLHVQS/G8zDRIyJiRh09uOIRBojxIAluDdOl1fhXgGAoolNIpTSBu0Tk
I/YY60ijpR4ewPK71GlCTDomXtoeFDL8H3b6tzRnrCr7AAAAAElFTkSuQmCC

--------------1C62FF48D865833561ACBA77--

--------------7916F08CBFCFCBD00B0DF59C--

--===============1366501219==
Content-Type: text/plain; charset="us-ascii"
MIME-Version: 1.0
Content-Transfer-Encoding: 7bit
Content-Disposition: inline

_______________________________________________
amd-gfx mailing list
amd-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/amd-gfx

--===============1366501219==--
