Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx2014/Workspace/encoder_8_to_3/encoder_8_to_3.srcs/sources_1/new/encoder_8_to_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder_8_to_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx2014/Workspace/encoder_8_to_3/encoder_8_to_3.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
