// Seed: 3793154224
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  parameter id_3 = 1;
  assign module_2.id_6 = 0;
endmodule
module module_1 (
    input supply0 id_0
);
  logic id_2;
  ;
  module_0 modCall_1 (
      id_2,
      id_2
  );
  wire  id_3;
  logic id_4;
endmodule
module module_2 (
    output supply1 id_0,
    input wor id_1
    , id_8,
    output supply1 id_2,
    input tri id_3,
    input supply1 id_4,
    input uwire id_5,
    input wire id_6
);
  assign id_0 = -1;
  nor primCall (id_0, id_6, id_4, id_8, id_3, id_1);
  module_0 modCall_1 (
      id_8,
      id_8
  );
endmodule
