Record=SheetSymbol|SourceDocument=Top_sheet.SchDoc|Designator=U_AddressingMuxes_1|SchDesignator=U_AddressingMuxes_1|FileName=AddressingMuxes_1.SchDoc|SymbolType=Normal|RawFileName=AddressingMuxes_1.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=Top_sheet.SchDoc|Designator=U_AddressingMuxes_2|SchDesignator=U_AddressingMuxes_2|FileName=AddressingMuxes_2.SchDoc|SymbolType=Normal|RawFileName=AddressingMuxes_2.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=Top_sheet.SchDoc|Designator=U_FPGA_board_and_power|SchDesignator=U_FPGA_board_and_power|FileName=FPGA_board_and_power.SchDoc|SymbolType=Normal|RawFileName=FPGA_board_and_power.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=Top_sheet.SchDoc|Designator=U_MemoryChip|SchDesignator=U_MemoryChip|FileName=MemoryChip.SchDoc|SymbolType=Normal|RawFileName=MemoryChip.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=Top_sheet.SchDoc|Designator=U_RWcircuit_1|SchDesignator=U_RWcircuit_1|FileName=RWcircuit_1.SchDoc|SymbolType=Normal|RawFileName=RWcircuit_1.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=SheetSymbol|SourceDocument=Top_sheet.SchDoc|Designator=U_RWcircuit_2|SchDesignator=U_RWcircuit_2|FileName=RWcircuit_2.SchDoc|SymbolType=Normal|RawFileName=RWcircuit_2.SchDoc|DesignItemId= |SourceLibraryName= |ObjectKind=Sheet Symbol|RevisionGUID= |ItemGUID= |VaultGUID= 
Record=TopLevelDocument|FileName=Top_sheet.SchDoc
