$date
	Mon Apr 28 00:50:29 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module mux_tb $end
$var wire 1 ! out $end
$var reg 16 " mux [15:0] $end
$var reg 4 # sel [3:0] $end
$scope module start $end
$var wire 16 $ in [15:0] $end
$var wire 4 % sel [3:0] $end
$var wire 4 & t [3:0] $end
$var wire 1 ! out $end
$scope module m0 $end
$var wire 4 ' in [3:0] $end
$var wire 2 ( sel [1:0] $end
$var wire 2 ) t [1:0] $end
$var wire 1 * out $end
$scope module m1 $end
$var wire 2 + in [1:0] $end
$var wire 1 , sel $end
$var wire 2 - t [1:0] $end
$var wire 1 . out $end
$upscope $end
$scope module m2 $end
$var wire 2 / in [1:0] $end
$var wire 1 0 sel $end
$var wire 2 1 t [1:0] $end
$var wire 1 * out $end
$upscope $end
$scope module mo $end
$var wire 2 2 in [1:0] $end
$var wire 1 3 sel $end
$var wire 2 4 t [1:0] $end
$var wire 1 5 out $end
$upscope $end
$upscope $end
$scope module m1 $end
$var wire 4 6 in [3:0] $end
$var wire 2 7 sel [1:0] $end
$var wire 2 8 t [1:0] $end
$var wire 1 9 out $end
$scope module m1 $end
$var wire 2 : in [1:0] $end
$var wire 1 ; sel $end
$var wire 2 < t [1:0] $end
$var wire 1 = out $end
$upscope $end
$scope module m2 $end
$var wire 2 > in [1:0] $end
$var wire 1 ? sel $end
$var wire 2 @ t [1:0] $end
$var wire 1 9 out $end
$upscope $end
$scope module mo $end
$var wire 2 A in [1:0] $end
$var wire 1 B sel $end
$var wire 2 C t [1:0] $end
$var wire 1 D out $end
$upscope $end
$upscope $end
$scope module m2 $end
$var wire 4 E in [3:0] $end
$var wire 2 F sel [1:0] $end
$var wire 2 G t [1:0] $end
$var wire 1 H out $end
$scope module m1 $end
$var wire 2 I in [1:0] $end
$var wire 1 J sel $end
$var wire 2 K t [1:0] $end
$var wire 1 L out $end
$upscope $end
$scope module m2 $end
$var wire 2 M in [1:0] $end
$var wire 1 N sel $end
$var wire 2 O t [1:0] $end
$var wire 1 H out $end
$upscope $end
$scope module mo $end
$var wire 2 P in [1:0] $end
$var wire 1 Q sel $end
$var wire 2 R t [1:0] $end
$var wire 1 S out $end
$upscope $end
$upscope $end
$scope module m3 $end
$var wire 4 T in [3:0] $end
$var wire 2 U sel [1:0] $end
$var wire 2 V t [1:0] $end
$var wire 1 W out $end
$scope module m1 $end
$var wire 2 X in [1:0] $end
$var wire 1 Y sel $end
$var wire 2 Z t [1:0] $end
$var wire 1 [ out $end
$upscope $end
$scope module m2 $end
$var wire 2 \ in [1:0] $end
$var wire 1 ] sel $end
$var wire 2 ^ t [1:0] $end
$var wire 1 W out $end
$upscope $end
$scope module mo $end
$var wire 2 _ in [1:0] $end
$var wire 1 ` sel $end
$var wire 2 a t [1:0] $end
$var wire 1 b out $end
$upscope $end
$upscope $end
$scope module m4 $end
$var wire 4 c in [3:0] $end
$var wire 2 d sel [1:0] $end
$var wire 2 e t [1:0] $end
$var wire 1 ! out $end
$scope module m1 $end
$var wire 2 f in [1:0] $end
$var wire 1 g sel $end
$var wire 2 h t [1:0] $end
$var wire 1 i out $end
$upscope $end
$scope module m2 $end
$var wire 2 j in [1:0] $end
$var wire 1 k sel $end
$var wire 2 l t [1:0] $end
$var wire 1 ! out $end
$upscope $end
$scope module mo $end
$var wire 2 m in [1:0] $end
$var wire 1 n sel $end
$var wire 2 o t [1:0] $end
$var wire 1 p out $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0p
b0 o
0n
b0 m
b0 l
0k
b10 j
1i
b1 h
0g
b11 f
b10 e
b0 d
b1100 c
1b
b1 a
0`
b11 _
b1 ^
0]
b1 \
0[
b0 Z
0Y
b0 X
1W
b1 V
b0 U
b11 T
1S
b1 R
0Q
b11 P
b1 O
0N
b11 M
1L
b1 K
0J
b11 I
1H
b11 G
b0 F
b1111 E
0D
b0 C
0B
b0 A
b0 @
0?
b0 >
0=
b0 <
0;
b0 :
09
b0 8
b0 7
b0 6
05
b0 4
03
b10 2
b0 1
00
b0 /
0.
b0 -
0,
b10 +
0*
b0 )
b0 (
b1010 '
b1100 &
b0 %
b11111100001010 $
b0 #
b11111100001010 "
0!
$end
#50
b0 e
b0 j
0i
b1 f
b100 &
b100 c
0W
b0 ^
b10 O
b0 h
10
1?
1N
1]
1n
1g
b10 (
b10 7
b10 F
b10 U
b1 d
b110 #
b110 %
#100
1!
b1 l
1p
b1 o
b1 m
1*
b1 1
b11 f
1W
b1 ^
b11 e
b11 j
1i
b1 h
15
b10 4
b11 )
b11 /
1.
b10 -
b10 R
b10 K
b1101 &
b1101 c
1H
b1 O
b10 a
13
1,
00
1B
1;
0?
1Q
1J
0N
1`
1Y
0]
0n
0g
b1 (
b1 7
b1 F
b1 U
b0 d
b1 #
b1 %
#150
1!
1i
b0 m
b11 f
0*
b0 1
1H
b1 O
b1100 &
b1100 c
1W
b1 ^
b10 e
b10 j
0p
b0 o
05
b0 4
b0 )
b0 /
0.
b0 -
1S
b1 R
b11 G
b11 M
1L
b1 K
b1 V
b1 \
1b
b1 a
b10 h
b10 l
03
0,
0B
0;
0Q
0J
0`
0Y
1n
1g
1k
b0 (
b0 7
b0 F
b0 U
b11 d
b1100 #
b1100 %
#200
