Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Mar 14 15:54:04 2024
| Host         : RRF-PC-153 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file robot_design_wrapper_timing_summary_routed.rpt -pb robot_design_wrapper_timing_summary_routed.pb -rpx robot_design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : robot_design_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    5           
TIMING-18  Warning           Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (140)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (10)
5. checking no_input_delay (4)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (140)
--------------------------
 There are 5 register/latch pins with no clock driven by root clock pin: robot_design_i/Clock_divider_0/inst/counter_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: robot_design_i/Clock_divider_0/inst/counter_reg[10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: robot_design_i/Clock_divider_0/inst/counter_reg[11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: robot_design_i/Clock_divider_0/inst/counter_reg[12]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: robot_design_i/Clock_divider_0/inst/counter_reg[13]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: robot_design_i/Clock_divider_0/inst/counter_reg[14]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: robot_design_i/Clock_divider_0/inst/counter_reg[15]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: robot_design_i/Clock_divider_0/inst/counter_reg[16]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: robot_design_i/Clock_divider_0/inst/counter_reg[17]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: robot_design_i/Clock_divider_0/inst/counter_reg[18]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: robot_design_i/Clock_divider_0/inst/counter_reg[19]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: robot_design_i/Clock_divider_0/inst/counter_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: robot_design_i/Clock_divider_0/inst/counter_reg[20]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: robot_design_i/Clock_divider_0/inst/counter_reg[21]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: robot_design_i/Clock_divider_0/inst/counter_reg[22]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: robot_design_i/Clock_divider_0/inst/counter_reg[23]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: robot_design_i/Clock_divider_0/inst/counter_reg[24]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: robot_design_i/Clock_divider_0/inst/counter_reg[25]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: robot_design_i/Clock_divider_0/inst/counter_reg[26]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: robot_design_i/Clock_divider_0/inst/counter_reg[27]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: robot_design_i/Clock_divider_0/inst/counter_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: robot_design_i/Clock_divider_0/inst/counter_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: robot_design_i/Clock_divider_0/inst/counter_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: robot_design_i/Clock_divider_0/inst/counter_reg[5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: robot_design_i/Clock_divider_0/inst/counter_reg[6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: robot_design_i/Clock_divider_0/inst/counter_reg[7]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: robot_design_i/Clock_divider_0/inst/counter_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: robot_design_i/Clock_divider_0/inst/counter_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (10)
-------------------------------------------------
 There are 10 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.567        0.000                      0                  170        0.255        0.000                      0                  170        3.000        0.000                       0                   118  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)       Period(ns)      Frequency(MHz)
-----                              ------------       ----------      --------------
sys_clock                          {0.000 5.000}      10.000          100.000         
  clk_out1_robot_design_clk_wiz_0  {0.000 5.000}      10.000          100.000         
  clk_out2_robot_design_clk_wiz_0  {0.000 12.500}     25.000          40.000          
  clkfbout_robot_design_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                            3.000        0.000                       0                     1  
  clk_out1_robot_design_clk_wiz_0        0.567        0.000                      0                  114        0.255        0.000                      0                  114        4.500        0.000                       0                    84  
  clk_out2_robot_design_clk_wiz_0       18.117        0.000                      0                   56        0.281        0.000                      0                   56       12.000        0.000                       0                    30  
  clkfbout_robot_design_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                       
----------                       ----------                       --------                       
(none)                                                                                             
(none)                           clk_out1_robot_design_clk_wiz_0                                   
(none)                           clkfbout_robot_design_clk_wiz_0                                   
(none)                                                            clk_out1_robot_design_clk_wiz_0  
(none)                                                            clk_out2_robot_design_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_robot_design_clk_wiz_0
  To Clock:  clk_out1_robot_design_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.567ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.255ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.567ns  (required time - arrival time)
  Source:                 robot_design_i/RPWM/inst/psc_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            robot_design_i/RPWM/inst/ccr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_robot_design_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_robot_design_clk_wiz_0 rise@10.000ns - clk_out1_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.386ns  (logic 4.563ns (48.617%)  route 4.823ns (51.383%))
  Logic Levels:           14  (CARRY4=8 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 8.561 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          1.709    -0.831    robot_design_i/RPWM/inst/clk
    SLICE_X83Y114        FDRE                                         r  robot_design_i/RPWM/inst/psc_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  robot_design_i/RPWM/inst/psc_cnt_reg[5]/Q
                         net (fo=2, routed)           0.594     0.219    robot_design_i/RPWM/inst/psc_cnt_reg[5]
    SLICE_X82Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.875 r  robot_design_i/RPWM/inst/psc_cnt_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.875    robot_design_i/RPWM/inst/psc_cnt_reg[0]_i_8_n_0
    SLICE_X82Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.989 r  robot_design_i/RPWM/inst/psc_cnt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     0.989    robot_design_i/RPWM/inst/psc_cnt_reg[0]_i_10_n_0
    SLICE_X82Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.323 f  robot_design_i/RPWM/inst/psc_cnt_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.570     1.892    robot_design_i/RPWM/inst/p_0_in[14]
    SLICE_X84Y115        LUT4 (Prop_lut4_I0_O)        0.303     2.195 r  robot_design_i/RPWM/inst/psc_cnt[0]_i_5/O
                         net (fo=2, routed)           0.641     2.836    robot_design_i/RPWM/inst/psc_cnt[0]_i_5_n_0
    SLICE_X81Y115        LUT5 (Prop_lut5_I3_O)        0.124     2.960 r  robot_design_i/RPWM/inst/cnt[3]_i_3/O
                         net (fo=1, routed)           0.000     2.960    robot_design_i/RPWM/inst/cnt[3]_i_3_n_0
    SLICE_X81Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.492 r  robot_design_i/RPWM/inst/cnt_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.492    robot_design_i/RPWM/inst/cnt_reg[3]_i_2_n_0
    SLICE_X81Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.606 r  robot_design_i/RPWM/inst/cnt_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.606    robot_design_i/RPWM/inst/cnt_reg[11]_i_2_n_0
    SLICE_X81Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.954 r  robot_design_i/RPWM/inst/cnt_reg[11]_i_1/O[1]
                         net (fo=6, routed)           0.946     4.900    robot_design_i/RPWM/inst/sel0[9]
    SLICE_X82Y117        LUT5 (Prop_lut5_I2_O)        0.303     5.203 r  robot_design_i/RPWM/inst/cnt[0]_i_2/O
                         net (fo=1, routed)           0.444     5.647    robot_design_i/RPWM/inst/cnt[0]_i_2_n_0
    SLICE_X82Y117        LUT6 (Prop_lut6_I1_O)        0.124     5.771 r  robot_design_i/RPWM/inst/cnt[0]_i_1/O
                         net (fo=2, routed)           1.046     6.817    robot_design_i/RPWM/inst/cnt_0[0]
    SLICE_X80Y113        LUT6 (Prop_lut6_I0_O)        0.124     6.941 r  robot_design_i/RPWM/inst/pwm_out0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.941    robot_design_i/RPWM/inst/pwm_out0_carry_i_4_n_0
    SLICE_X80Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.454 r  robot_design_i/RPWM/inst/pwm_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.454    robot_design_i/RPWM/inst/pwm_out0_carry_n_0
    SLICE_X80Y114        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.611 f  robot_design_i/RPWM/inst/pwm_out0_carry__0/CO[1]
                         net (fo=9, routed)           0.583     8.194    robot_design_i/RPWM/inst/pwm_out0_carry__0_n_2
    SLICE_X81Y114        LUT3 (Prop_lut3_I0_O)        0.361     8.555 r  robot_design_i/RPWM/inst/ccr[7]_i_1/O
                         net (fo=1, routed)           0.000     8.555    robot_design_i/RPWM/inst/p_1_in[7]
    SLICE_X81Y114        FDRE                                         r  robot_design_i/RPWM/inst/ccr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          1.582     8.561    robot_design_i/RPWM/inst/clk
    SLICE_X81Y114        FDRE                                         r  robot_design_i/RPWM/inst/ccr_reg[7]/C
                         clock pessimism              0.560     9.121    
                         clock uncertainty           -0.074     9.046    
    SLICE_X81Y114        FDRE (Setup_fdre_C_D)        0.075     9.121    robot_design_i/RPWM/inst/ccr_reg[7]
  -------------------------------------------------------------------
                         required time                          9.121    
                         arrival time                          -8.555    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.576ns  (required time - arrival time)
  Source:                 robot_design_i/RPWM/inst/psc_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            robot_design_i/RPWM/inst/ccr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_robot_design_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_robot_design_clk_wiz_0 rise@10.000ns - clk_out1_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.330ns  (logic 4.534ns (48.594%)  route 4.796ns (51.406%))
  Logic Levels:           14  (CARRY4=8 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 8.558 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          1.709    -0.831    robot_design_i/RPWM/inst/clk
    SLICE_X83Y114        FDRE                                         r  robot_design_i/RPWM/inst/psc_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  robot_design_i/RPWM/inst/psc_cnt_reg[5]/Q
                         net (fo=2, routed)           0.594     0.219    robot_design_i/RPWM/inst/psc_cnt_reg[5]
    SLICE_X82Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.875 r  robot_design_i/RPWM/inst/psc_cnt_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.875    robot_design_i/RPWM/inst/psc_cnt_reg[0]_i_8_n_0
    SLICE_X82Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.989 r  robot_design_i/RPWM/inst/psc_cnt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     0.989    robot_design_i/RPWM/inst/psc_cnt_reg[0]_i_10_n_0
    SLICE_X82Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.323 f  robot_design_i/RPWM/inst/psc_cnt_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.570     1.892    robot_design_i/RPWM/inst/p_0_in[14]
    SLICE_X84Y115        LUT4 (Prop_lut4_I0_O)        0.303     2.195 r  robot_design_i/RPWM/inst/psc_cnt[0]_i_5/O
                         net (fo=2, routed)           0.641     2.836    robot_design_i/RPWM/inst/psc_cnt[0]_i_5_n_0
    SLICE_X81Y115        LUT5 (Prop_lut5_I3_O)        0.124     2.960 r  robot_design_i/RPWM/inst/cnt[3]_i_3/O
                         net (fo=1, routed)           0.000     2.960    robot_design_i/RPWM/inst/cnt[3]_i_3_n_0
    SLICE_X81Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.492 r  robot_design_i/RPWM/inst/cnt_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.492    robot_design_i/RPWM/inst/cnt_reg[3]_i_2_n_0
    SLICE_X81Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.606 r  robot_design_i/RPWM/inst/cnt_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.606    robot_design_i/RPWM/inst/cnt_reg[11]_i_2_n_0
    SLICE_X81Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.954 r  robot_design_i/RPWM/inst/cnt_reg[11]_i_1/O[1]
                         net (fo=6, routed)           0.946     4.900    robot_design_i/RPWM/inst/sel0[9]
    SLICE_X82Y117        LUT5 (Prop_lut5_I2_O)        0.303     5.203 r  robot_design_i/RPWM/inst/cnt[0]_i_2/O
                         net (fo=1, routed)           0.444     5.647    robot_design_i/RPWM/inst/cnt[0]_i_2_n_0
    SLICE_X82Y117        LUT6 (Prop_lut6_I1_O)        0.124     5.771 r  robot_design_i/RPWM/inst/cnt[0]_i_1/O
                         net (fo=2, routed)           1.046     6.817    robot_design_i/RPWM/inst/cnt_0[0]
    SLICE_X80Y113        LUT6 (Prop_lut6_I0_O)        0.124     6.941 r  robot_design_i/RPWM/inst/pwm_out0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.941    robot_design_i/RPWM/inst/pwm_out0_carry_i_4_n_0
    SLICE_X80Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.454 r  robot_design_i/RPWM/inst/pwm_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.454    robot_design_i/RPWM/inst/pwm_out0_carry_n_0
    SLICE_X80Y114        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.611 r  robot_design_i/RPWM/inst/pwm_out0_carry__0/CO[1]
                         net (fo=9, routed)           0.557     8.167    robot_design_i/RPWM/inst/pwm_out0_carry__0_n_2
    SLICE_X79Y114        LUT4 (Prop_lut4_I1_O)        0.332     8.499 r  robot_design_i/RPWM/inst/ccr[6]_i_1/O
                         net (fo=1, routed)           0.000     8.499    robot_design_i/RPWM/inst/p_1_in[6]
    SLICE_X79Y114        FDRE                                         r  robot_design_i/RPWM/inst/ccr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          1.579     8.558    robot_design_i/RPWM/inst/clk
    SLICE_X79Y114        FDRE                                         r  robot_design_i/RPWM/inst/ccr_reg[6]/C
                         clock pessimism              0.560     9.118    
                         clock uncertainty           -0.074     9.043    
    SLICE_X79Y114        FDRE (Setup_fdre_C_D)        0.032     9.075    robot_design_i/RPWM/inst/ccr_reg[6]
  -------------------------------------------------------------------
                         required time                          9.075    
                         arrival time                          -8.499    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.580ns  (required time - arrival time)
  Source:                 robot_design_i/RPWM/inst/psc_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            robot_design_i/RPWM/inst/ccr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_robot_design_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_robot_design_clk_wiz_0 rise@10.000ns - clk_out1_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.325ns  (logic 4.534ns (48.620%)  route 4.791ns (51.380%))
  Logic Levels:           14  (CARRY4=8 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 8.558 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          1.709    -0.831    robot_design_i/RPWM/inst/clk
    SLICE_X83Y114        FDRE                                         r  robot_design_i/RPWM/inst/psc_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  robot_design_i/RPWM/inst/psc_cnt_reg[5]/Q
                         net (fo=2, routed)           0.594     0.219    robot_design_i/RPWM/inst/psc_cnt_reg[5]
    SLICE_X82Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.875 r  robot_design_i/RPWM/inst/psc_cnt_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.875    robot_design_i/RPWM/inst/psc_cnt_reg[0]_i_8_n_0
    SLICE_X82Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.989 r  robot_design_i/RPWM/inst/psc_cnt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     0.989    robot_design_i/RPWM/inst/psc_cnt_reg[0]_i_10_n_0
    SLICE_X82Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.323 f  robot_design_i/RPWM/inst/psc_cnt_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.570     1.892    robot_design_i/RPWM/inst/p_0_in[14]
    SLICE_X84Y115        LUT4 (Prop_lut4_I0_O)        0.303     2.195 r  robot_design_i/RPWM/inst/psc_cnt[0]_i_5/O
                         net (fo=2, routed)           0.641     2.836    robot_design_i/RPWM/inst/psc_cnt[0]_i_5_n_0
    SLICE_X81Y115        LUT5 (Prop_lut5_I3_O)        0.124     2.960 r  robot_design_i/RPWM/inst/cnt[3]_i_3/O
                         net (fo=1, routed)           0.000     2.960    robot_design_i/RPWM/inst/cnt[3]_i_3_n_0
    SLICE_X81Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.492 r  robot_design_i/RPWM/inst/cnt_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.492    robot_design_i/RPWM/inst/cnt_reg[3]_i_2_n_0
    SLICE_X81Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.606 r  robot_design_i/RPWM/inst/cnt_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.606    robot_design_i/RPWM/inst/cnt_reg[11]_i_2_n_0
    SLICE_X81Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.954 r  robot_design_i/RPWM/inst/cnt_reg[11]_i_1/O[1]
                         net (fo=6, routed)           0.946     4.900    robot_design_i/RPWM/inst/sel0[9]
    SLICE_X82Y117        LUT5 (Prop_lut5_I2_O)        0.303     5.203 r  robot_design_i/RPWM/inst/cnt[0]_i_2/O
                         net (fo=1, routed)           0.444     5.647    robot_design_i/RPWM/inst/cnt[0]_i_2_n_0
    SLICE_X82Y117        LUT6 (Prop_lut6_I1_O)        0.124     5.771 r  robot_design_i/RPWM/inst/cnt[0]_i_1/O
                         net (fo=2, routed)           1.046     6.817    robot_design_i/RPWM/inst/cnt_0[0]
    SLICE_X80Y113        LUT6 (Prop_lut6_I0_O)        0.124     6.941 r  robot_design_i/RPWM/inst/pwm_out0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.941    robot_design_i/RPWM/inst/pwm_out0_carry_i_4_n_0
    SLICE_X80Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.454 r  robot_design_i/RPWM/inst/pwm_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.454    robot_design_i/RPWM/inst/pwm_out0_carry_n_0
    SLICE_X80Y114        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.611 f  robot_design_i/RPWM/inst/pwm_out0_carry__0/CO[1]
                         net (fo=9, routed)           0.552     8.162    robot_design_i/RPWM/inst/pwm_out0_carry__0_n_2
    SLICE_X79Y114        LUT3 (Prop_lut3_I0_O)        0.332     8.494 r  robot_design_i/RPWM/inst/ccr[0]_i_1/O
                         net (fo=1, routed)           0.000     8.494    robot_design_i/RPWM/inst/p_1_in[0]
    SLICE_X79Y114        FDRE                                         r  robot_design_i/RPWM/inst/ccr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          1.579     8.558    robot_design_i/RPWM/inst/clk
    SLICE_X79Y114        FDRE                                         r  robot_design_i/RPWM/inst/ccr_reg[0]/C
                         clock pessimism              0.560     9.118    
                         clock uncertainty           -0.074     9.043    
    SLICE_X79Y114        FDRE (Setup_fdre_C_D)        0.031     9.074    robot_design_i/RPWM/inst/ccr_reg[0]
  -------------------------------------------------------------------
                         required time                          9.074    
                         arrival time                          -8.494    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.615ns  (required time - arrival time)
  Source:                 robot_design_i/RPWM/inst/psc_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            robot_design_i/RPWM/inst/ccr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_robot_design_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_robot_design_clk_wiz_0 rise@10.000ns - clk_out1_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.292ns  (logic 4.534ns (48.796%)  route 4.758ns (51.204%))
  Logic Levels:           14  (CARRY4=8 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 8.561 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          1.709    -0.831    robot_design_i/RPWM/inst/clk
    SLICE_X83Y114        FDRE                                         r  robot_design_i/RPWM/inst/psc_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  robot_design_i/RPWM/inst/psc_cnt_reg[5]/Q
                         net (fo=2, routed)           0.594     0.219    robot_design_i/RPWM/inst/psc_cnt_reg[5]
    SLICE_X82Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.875 r  robot_design_i/RPWM/inst/psc_cnt_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.875    robot_design_i/RPWM/inst/psc_cnt_reg[0]_i_8_n_0
    SLICE_X82Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.989 r  robot_design_i/RPWM/inst/psc_cnt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     0.989    robot_design_i/RPWM/inst/psc_cnt_reg[0]_i_10_n_0
    SLICE_X82Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.323 f  robot_design_i/RPWM/inst/psc_cnt_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.570     1.892    robot_design_i/RPWM/inst/p_0_in[14]
    SLICE_X84Y115        LUT4 (Prop_lut4_I0_O)        0.303     2.195 r  robot_design_i/RPWM/inst/psc_cnt[0]_i_5/O
                         net (fo=2, routed)           0.641     2.836    robot_design_i/RPWM/inst/psc_cnt[0]_i_5_n_0
    SLICE_X81Y115        LUT5 (Prop_lut5_I3_O)        0.124     2.960 r  robot_design_i/RPWM/inst/cnt[3]_i_3/O
                         net (fo=1, routed)           0.000     2.960    robot_design_i/RPWM/inst/cnt[3]_i_3_n_0
    SLICE_X81Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.492 r  robot_design_i/RPWM/inst/cnt_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.492    robot_design_i/RPWM/inst/cnt_reg[3]_i_2_n_0
    SLICE_X81Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.606 r  robot_design_i/RPWM/inst/cnt_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.606    robot_design_i/RPWM/inst/cnt_reg[11]_i_2_n_0
    SLICE_X81Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.954 r  robot_design_i/RPWM/inst/cnt_reg[11]_i_1/O[1]
                         net (fo=6, routed)           0.946     4.900    robot_design_i/RPWM/inst/sel0[9]
    SLICE_X82Y117        LUT5 (Prop_lut5_I2_O)        0.303     5.203 r  robot_design_i/RPWM/inst/cnt[0]_i_2/O
                         net (fo=1, routed)           0.444     5.647    robot_design_i/RPWM/inst/cnt[0]_i_2_n_0
    SLICE_X82Y117        LUT6 (Prop_lut6_I1_O)        0.124     5.771 r  robot_design_i/RPWM/inst/cnt[0]_i_1/O
                         net (fo=2, routed)           1.046     6.817    robot_design_i/RPWM/inst/cnt_0[0]
    SLICE_X80Y113        LUT6 (Prop_lut6_I0_O)        0.124     6.941 r  robot_design_i/RPWM/inst/pwm_out0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.941    robot_design_i/RPWM/inst/pwm_out0_carry_i_4_n_0
    SLICE_X80Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.454 r  robot_design_i/RPWM/inst/pwm_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.454    robot_design_i/RPWM/inst/pwm_out0_carry_n_0
    SLICE_X80Y114        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.611 r  robot_design_i/RPWM/inst/pwm_out0_carry__0/CO[1]
                         net (fo=9, routed)           0.518     8.129    robot_design_i/RPWM/inst/pwm_out0_carry__0_n_2
    SLICE_X81Y113        LUT4 (Prop_lut4_I1_O)        0.332     8.461 r  robot_design_i/RPWM/inst/ccr[5]_i_1/O
                         net (fo=1, routed)           0.000     8.461    robot_design_i/RPWM/inst/p_1_in[5]
    SLICE_X81Y113        FDRE                                         r  robot_design_i/RPWM/inst/ccr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          1.582     8.561    robot_design_i/RPWM/inst/clk
    SLICE_X81Y113        FDRE                                         r  robot_design_i/RPWM/inst/ccr_reg[5]/C
                         clock pessimism              0.560     9.121    
                         clock uncertainty           -0.074     9.046    
    SLICE_X81Y113        FDRE (Setup_fdre_C_D)        0.029     9.075    robot_design_i/RPWM/inst/ccr_reg[5]
  -------------------------------------------------------------------
                         required time                          9.075    
                         arrival time                          -8.461    
  -------------------------------------------------------------------
                         slack                                  0.615    

Slack (MET) :             0.641ns  (required time - arrival time)
  Source:                 robot_design_i/RPWM/inst/psc_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            robot_design_i/RPWM/inst/ccr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_robot_design_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_robot_design_clk_wiz_0 rise@10.000ns - clk_out1_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.312ns  (logic 4.534ns (48.689%)  route 4.778ns (51.311%))
  Logic Levels:           14  (CARRY4=8 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 8.558 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          1.709    -0.831    robot_design_i/RPWM/inst/clk
    SLICE_X83Y114        FDRE                                         r  robot_design_i/RPWM/inst/psc_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  robot_design_i/RPWM/inst/psc_cnt_reg[5]/Q
                         net (fo=2, routed)           0.594     0.219    robot_design_i/RPWM/inst/psc_cnt_reg[5]
    SLICE_X82Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.875 r  robot_design_i/RPWM/inst/psc_cnt_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.875    robot_design_i/RPWM/inst/psc_cnt_reg[0]_i_8_n_0
    SLICE_X82Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.989 r  robot_design_i/RPWM/inst/psc_cnt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     0.989    robot_design_i/RPWM/inst/psc_cnt_reg[0]_i_10_n_0
    SLICE_X82Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.323 f  robot_design_i/RPWM/inst/psc_cnt_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.570     1.892    robot_design_i/RPWM/inst/p_0_in[14]
    SLICE_X84Y115        LUT4 (Prop_lut4_I0_O)        0.303     2.195 r  robot_design_i/RPWM/inst/psc_cnt[0]_i_5/O
                         net (fo=2, routed)           0.641     2.836    robot_design_i/RPWM/inst/psc_cnt[0]_i_5_n_0
    SLICE_X81Y115        LUT5 (Prop_lut5_I3_O)        0.124     2.960 r  robot_design_i/RPWM/inst/cnt[3]_i_3/O
                         net (fo=1, routed)           0.000     2.960    robot_design_i/RPWM/inst/cnt[3]_i_3_n_0
    SLICE_X81Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.492 r  robot_design_i/RPWM/inst/cnt_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.492    robot_design_i/RPWM/inst/cnt_reg[3]_i_2_n_0
    SLICE_X81Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.606 r  robot_design_i/RPWM/inst/cnt_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.606    robot_design_i/RPWM/inst/cnt_reg[11]_i_2_n_0
    SLICE_X81Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.954 r  robot_design_i/RPWM/inst/cnt_reg[11]_i_1/O[1]
                         net (fo=6, routed)           0.946     4.900    robot_design_i/RPWM/inst/sel0[9]
    SLICE_X82Y117        LUT5 (Prop_lut5_I2_O)        0.303     5.203 r  robot_design_i/RPWM/inst/cnt[0]_i_2/O
                         net (fo=1, routed)           0.444     5.647    robot_design_i/RPWM/inst/cnt[0]_i_2_n_0
    SLICE_X82Y117        LUT6 (Prop_lut6_I1_O)        0.124     5.771 r  robot_design_i/RPWM/inst/cnt[0]_i_1/O
                         net (fo=2, routed)           1.046     6.817    robot_design_i/RPWM/inst/cnt_0[0]
    SLICE_X80Y113        LUT6 (Prop_lut6_I0_O)        0.124     6.941 r  robot_design_i/RPWM/inst/pwm_out0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.941    robot_design_i/RPWM/inst/pwm_out0_carry_i_4_n_0
    SLICE_X80Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.454 r  robot_design_i/RPWM/inst/pwm_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.454    robot_design_i/RPWM/inst/pwm_out0_carry_n_0
    SLICE_X80Y114        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.611 f  robot_design_i/RPWM/inst/pwm_out0_carry__0/CO[1]
                         net (fo=9, routed)           0.538     8.149    robot_design_i/RPWM/inst/pwm_out0_carry__0_n_2
    SLICE_X78Y114        LUT3 (Prop_lut3_I0_O)        0.332     8.481 r  robot_design_i/RPWM/inst/ccr[1]_i_1/O
                         net (fo=1, routed)           0.000     8.481    robot_design_i/RPWM/inst/p_1_in[1]
    SLICE_X78Y114        FDRE                                         r  robot_design_i/RPWM/inst/ccr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          1.579     8.558    robot_design_i/RPWM/inst/clk
    SLICE_X78Y114        FDRE                                         r  robot_design_i/RPWM/inst/ccr_reg[1]/C
                         clock pessimism              0.560     9.118    
                         clock uncertainty           -0.074     9.043    
    SLICE_X78Y114        FDRE (Setup_fdre_C_D)        0.079     9.122    robot_design_i/RPWM/inst/ccr_reg[1]
  -------------------------------------------------------------------
                         required time                          9.122    
                         arrival time                          -8.481    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.645ns  (required time - arrival time)
  Source:                 robot_design_i/RPWM/inst/psc_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            robot_design_i/RPWM/inst/ccr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_robot_design_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_robot_design_clk_wiz_0 rise@10.000ns - clk_out1_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.308ns  (logic 4.534ns (48.710%)  route 4.774ns (51.290%))
  Logic Levels:           14  (CARRY4=8 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns = ( 8.558 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          1.709    -0.831    robot_design_i/RPWM/inst/clk
    SLICE_X83Y114        FDRE                                         r  robot_design_i/RPWM/inst/psc_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  robot_design_i/RPWM/inst/psc_cnt_reg[5]/Q
                         net (fo=2, routed)           0.594     0.219    robot_design_i/RPWM/inst/psc_cnt_reg[5]
    SLICE_X82Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.875 r  robot_design_i/RPWM/inst/psc_cnt_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.875    robot_design_i/RPWM/inst/psc_cnt_reg[0]_i_8_n_0
    SLICE_X82Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.989 r  robot_design_i/RPWM/inst/psc_cnt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     0.989    robot_design_i/RPWM/inst/psc_cnt_reg[0]_i_10_n_0
    SLICE_X82Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.323 f  robot_design_i/RPWM/inst/psc_cnt_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.570     1.892    robot_design_i/RPWM/inst/p_0_in[14]
    SLICE_X84Y115        LUT4 (Prop_lut4_I0_O)        0.303     2.195 r  robot_design_i/RPWM/inst/psc_cnt[0]_i_5/O
                         net (fo=2, routed)           0.641     2.836    robot_design_i/RPWM/inst/psc_cnt[0]_i_5_n_0
    SLICE_X81Y115        LUT5 (Prop_lut5_I3_O)        0.124     2.960 r  robot_design_i/RPWM/inst/cnt[3]_i_3/O
                         net (fo=1, routed)           0.000     2.960    robot_design_i/RPWM/inst/cnt[3]_i_3_n_0
    SLICE_X81Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.492 r  robot_design_i/RPWM/inst/cnt_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.492    robot_design_i/RPWM/inst/cnt_reg[3]_i_2_n_0
    SLICE_X81Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.606 r  robot_design_i/RPWM/inst/cnt_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.606    robot_design_i/RPWM/inst/cnt_reg[11]_i_2_n_0
    SLICE_X81Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.954 r  robot_design_i/RPWM/inst/cnt_reg[11]_i_1/O[1]
                         net (fo=6, routed)           0.946     4.900    robot_design_i/RPWM/inst/sel0[9]
    SLICE_X82Y117        LUT5 (Prop_lut5_I2_O)        0.303     5.203 r  robot_design_i/RPWM/inst/cnt[0]_i_2/O
                         net (fo=1, routed)           0.444     5.647    robot_design_i/RPWM/inst/cnt[0]_i_2_n_0
    SLICE_X82Y117        LUT6 (Prop_lut6_I1_O)        0.124     5.771 r  robot_design_i/RPWM/inst/cnt[0]_i_1/O
                         net (fo=2, routed)           1.046     6.817    robot_design_i/RPWM/inst/cnt_0[0]
    SLICE_X80Y113        LUT6 (Prop_lut6_I0_O)        0.124     6.941 r  robot_design_i/RPWM/inst/pwm_out0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.941    robot_design_i/RPWM/inst/pwm_out0_carry_i_4_n_0
    SLICE_X80Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.454 r  robot_design_i/RPWM/inst/pwm_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.454    robot_design_i/RPWM/inst/pwm_out0_carry_n_0
    SLICE_X80Y114        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.611 f  robot_design_i/RPWM/inst/pwm_out0_carry__0/CO[1]
                         net (fo=9, routed)           0.534     8.145    robot_design_i/RPWM/inst/pwm_out0_carry__0_n_2
    SLICE_X78Y114        LUT3 (Prop_lut3_I0_O)        0.332     8.477 r  robot_design_i/RPWM/inst/ccr[2]_i_1/O
                         net (fo=1, routed)           0.000     8.477    robot_design_i/RPWM/inst/p_1_in[2]
    SLICE_X78Y114        FDRE                                         r  robot_design_i/RPWM/inst/ccr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          1.579     8.558    robot_design_i/RPWM/inst/clk
    SLICE_X78Y114        FDRE                                         r  robot_design_i/RPWM/inst/ccr_reg[2]/C
                         clock pessimism              0.560     9.118    
                         clock uncertainty           -0.074     9.043    
    SLICE_X78Y114        FDRE (Setup_fdre_C_D)        0.079     9.122    robot_design_i/RPWM/inst/ccr_reg[2]
  -------------------------------------------------------------------
                         required time                          9.122    
                         arrival time                          -8.477    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.711ns  (required time - arrival time)
  Source:                 robot_design_i/RPWM/inst/psc_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            robot_design_i/RPWM/inst/ccr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_robot_design_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_robot_design_clk_wiz_0 rise@10.000ns - clk_out1_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.197ns  (logic 4.534ns (49.298%)  route 4.663ns (50.702%))
  Logic Levels:           14  (CARRY4=8 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 8.561 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          1.709    -0.831    robot_design_i/RPWM/inst/clk
    SLICE_X83Y114        FDRE                                         r  robot_design_i/RPWM/inst/psc_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  robot_design_i/RPWM/inst/psc_cnt_reg[5]/Q
                         net (fo=2, routed)           0.594     0.219    robot_design_i/RPWM/inst/psc_cnt_reg[5]
    SLICE_X82Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.875 r  robot_design_i/RPWM/inst/psc_cnt_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.875    robot_design_i/RPWM/inst/psc_cnt_reg[0]_i_8_n_0
    SLICE_X82Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.989 r  robot_design_i/RPWM/inst/psc_cnt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     0.989    robot_design_i/RPWM/inst/psc_cnt_reg[0]_i_10_n_0
    SLICE_X82Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.323 f  robot_design_i/RPWM/inst/psc_cnt_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.570     1.892    robot_design_i/RPWM/inst/p_0_in[14]
    SLICE_X84Y115        LUT4 (Prop_lut4_I0_O)        0.303     2.195 r  robot_design_i/RPWM/inst/psc_cnt[0]_i_5/O
                         net (fo=2, routed)           0.641     2.836    robot_design_i/RPWM/inst/psc_cnt[0]_i_5_n_0
    SLICE_X81Y115        LUT5 (Prop_lut5_I3_O)        0.124     2.960 r  robot_design_i/RPWM/inst/cnt[3]_i_3/O
                         net (fo=1, routed)           0.000     2.960    robot_design_i/RPWM/inst/cnt[3]_i_3_n_0
    SLICE_X81Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.492 r  robot_design_i/RPWM/inst/cnt_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.492    robot_design_i/RPWM/inst/cnt_reg[3]_i_2_n_0
    SLICE_X81Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.606 r  robot_design_i/RPWM/inst/cnt_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.606    robot_design_i/RPWM/inst/cnt_reg[11]_i_2_n_0
    SLICE_X81Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.954 r  robot_design_i/RPWM/inst/cnt_reg[11]_i_1/O[1]
                         net (fo=6, routed)           0.946     4.900    robot_design_i/RPWM/inst/sel0[9]
    SLICE_X82Y117        LUT5 (Prop_lut5_I2_O)        0.303     5.203 r  robot_design_i/RPWM/inst/cnt[0]_i_2/O
                         net (fo=1, routed)           0.444     5.647    robot_design_i/RPWM/inst/cnt[0]_i_2_n_0
    SLICE_X82Y117        LUT6 (Prop_lut6_I1_O)        0.124     5.771 r  robot_design_i/RPWM/inst/cnt[0]_i_1/O
                         net (fo=2, routed)           1.046     6.817    robot_design_i/RPWM/inst/cnt_0[0]
    SLICE_X80Y113        LUT6 (Prop_lut6_I0_O)        0.124     6.941 r  robot_design_i/RPWM/inst/pwm_out0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.941    robot_design_i/RPWM/inst/pwm_out0_carry_i_4_n_0
    SLICE_X80Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.454 r  robot_design_i/RPWM/inst/pwm_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.454    robot_design_i/RPWM/inst/pwm_out0_carry_n_0
    SLICE_X80Y114        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.611 r  robot_design_i/RPWM/inst/pwm_out0_carry__0/CO[1]
                         net (fo=9, routed)           0.423     8.034    robot_design_i/RPWM/inst/pwm_out0_carry__0_n_2
    SLICE_X81Y114        LUT4 (Prop_lut4_I1_O)        0.332     8.366 r  robot_design_i/RPWM/inst/ccr[4]_i_1/O
                         net (fo=1, routed)           0.000     8.366    robot_design_i/RPWM/inst/p_1_in[4]
    SLICE_X81Y114        FDRE                                         r  robot_design_i/RPWM/inst/ccr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          1.582     8.561    robot_design_i/RPWM/inst/clk
    SLICE_X81Y114        FDRE                                         r  robot_design_i/RPWM/inst/ccr_reg[4]/C
                         clock pessimism              0.560     9.121    
                         clock uncertainty           -0.074     9.046    
    SLICE_X81Y114        FDRE (Setup_fdre_C_D)        0.031     9.077    robot_design_i/RPWM/inst/ccr_reg[4]
  -------------------------------------------------------------------
                         required time                          9.077    
                         arrival time                          -8.366    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.758ns  (required time - arrival time)
  Source:                 robot_design_i/RPWM/inst/psc_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            robot_design_i/RPWM/inst/ccr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_robot_design_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_robot_design_clk_wiz_0 rise@10.000ns - clk_out1_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.152ns  (logic 4.534ns (49.543%)  route 4.618ns (50.457%))
  Logic Levels:           14  (CARRY4=8 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 8.561 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          1.709    -0.831    robot_design_i/RPWM/inst/clk
    SLICE_X83Y114        FDRE                                         r  robot_design_i/RPWM/inst/psc_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  robot_design_i/RPWM/inst/psc_cnt_reg[5]/Q
                         net (fo=2, routed)           0.594     0.219    robot_design_i/RPWM/inst/psc_cnt_reg[5]
    SLICE_X82Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.875 r  robot_design_i/RPWM/inst/psc_cnt_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.875    robot_design_i/RPWM/inst/psc_cnt_reg[0]_i_8_n_0
    SLICE_X82Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.989 r  robot_design_i/RPWM/inst/psc_cnt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     0.989    robot_design_i/RPWM/inst/psc_cnt_reg[0]_i_10_n_0
    SLICE_X82Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.323 f  robot_design_i/RPWM/inst/psc_cnt_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.570     1.892    robot_design_i/RPWM/inst/p_0_in[14]
    SLICE_X84Y115        LUT4 (Prop_lut4_I0_O)        0.303     2.195 r  robot_design_i/RPWM/inst/psc_cnt[0]_i_5/O
                         net (fo=2, routed)           0.641     2.836    robot_design_i/RPWM/inst/psc_cnt[0]_i_5_n_0
    SLICE_X81Y115        LUT5 (Prop_lut5_I3_O)        0.124     2.960 r  robot_design_i/RPWM/inst/cnt[3]_i_3/O
                         net (fo=1, routed)           0.000     2.960    robot_design_i/RPWM/inst/cnt[3]_i_3_n_0
    SLICE_X81Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.492 r  robot_design_i/RPWM/inst/cnt_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.492    robot_design_i/RPWM/inst/cnt_reg[3]_i_2_n_0
    SLICE_X81Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.606 r  robot_design_i/RPWM/inst/cnt_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.606    robot_design_i/RPWM/inst/cnt_reg[11]_i_2_n_0
    SLICE_X81Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.954 r  robot_design_i/RPWM/inst/cnt_reg[11]_i_1/O[1]
                         net (fo=6, routed)           0.946     4.900    robot_design_i/RPWM/inst/sel0[9]
    SLICE_X82Y117        LUT5 (Prop_lut5_I2_O)        0.303     5.203 r  robot_design_i/RPWM/inst/cnt[0]_i_2/O
                         net (fo=1, routed)           0.444     5.647    robot_design_i/RPWM/inst/cnt[0]_i_2_n_0
    SLICE_X82Y117        LUT6 (Prop_lut6_I1_O)        0.124     5.771 r  robot_design_i/RPWM/inst/cnt[0]_i_1/O
                         net (fo=2, routed)           1.046     6.817    robot_design_i/RPWM/inst/cnt_0[0]
    SLICE_X80Y113        LUT6 (Prop_lut6_I0_O)        0.124     6.941 r  robot_design_i/RPWM/inst/pwm_out0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.941    robot_design_i/RPWM/inst/pwm_out0_carry_i_4_n_0
    SLICE_X80Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.454 r  robot_design_i/RPWM/inst/pwm_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.454    robot_design_i/RPWM/inst/pwm_out0_carry_n_0
    SLICE_X80Y114        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.611 r  robot_design_i/RPWM/inst/pwm_out0_carry__0/CO[1]
                         net (fo=9, routed)           0.378     7.989    robot_design_i/RPWM/inst/pwm_out0_carry__0_n_2
    SLICE_X81Y114        LUT4 (Prop_lut4_I1_O)        0.332     8.321 r  robot_design_i/RPWM/inst/ccr[3]_i_1/O
                         net (fo=1, routed)           0.000     8.321    robot_design_i/RPWM/inst/p_1_in[3]
    SLICE_X81Y114        FDRE                                         r  robot_design_i/RPWM/inst/ccr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          1.582     8.561    robot_design_i/RPWM/inst/clk
    SLICE_X81Y114        FDRE                                         r  robot_design_i/RPWM/inst/ccr_reg[3]/C
                         clock pessimism              0.560     9.121    
                         clock uncertainty           -0.074     9.046    
    SLICE_X81Y114        FDRE (Setup_fdre_C_D)        0.032     9.078    robot_design_i/RPWM/inst/ccr_reg[3]
  -------------------------------------------------------------------
                         required time                          9.078    
                         arrival time                          -8.321    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             0.766ns  (required time - arrival time)
  Source:                 robot_design_i/LPWM/inst/psc_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            robot_design_i/LPWM/inst/ccr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_robot_design_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_robot_design_clk_wiz_0 rise@10.000ns - clk_out1_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.143ns  (logic 4.404ns (48.169%)  route 4.739ns (51.831%))
  Logic Levels:           13  (CARRY4=7 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 8.568 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          1.716    -0.824    robot_design_i/LPWM/inst/clk
    SLICE_X86Y103        FDRE                                         r  robot_design_i/LPWM/inst/psc_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y103        FDRE (Prop_fdre_C_Q)         0.456    -0.368 r  robot_design_i/LPWM/inst/psc_cnt_reg[1]/Q
                         net (fo=2, routed)           0.713     0.345    robot_design_i/LPWM/inst/psc_cnt_reg[1]
    SLICE_X86Y107        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     1.001 r  robot_design_i/LPWM/inst/psc_cnt_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     1.001    robot_design_i/LPWM/inst/psc_cnt_reg[0]_i_11_n_0
    SLICE_X86Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.115 r  robot_design_i/LPWM/inst/psc_cnt_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.115    robot_design_i/LPWM/inst/psc_cnt_reg[0]_i_8_n_0
    SLICE_X86Y109        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.449 r  robot_design_i/LPWM/inst/psc_cnt_reg[0]_i_10/O[1]
                         net (fo=1, routed)           0.442     1.890    robot_design_i/LPWM/inst/p_0_in[10]
    SLICE_X87Y108        LUT4 (Prop_lut4_I2_O)        0.303     2.193 r  robot_design_i/LPWM/inst/psc_cnt[0]_i_3/O
                         net (fo=2, routed)           0.607     2.800    robot_design_i/LPWM/inst/psc_cnt[0]_i_3_n_0
    SLICE_X85Y109        LUT5 (Prop_lut5_I1_O)        0.124     2.924 r  robot_design_i/LPWM/inst/cnt[3]_i_3/O
                         net (fo=1, routed)           0.000     2.924    robot_design_i/LPWM/inst/cnt[3]_i_3_n_0
    SLICE_X85Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.456 r  robot_design_i/LPWM/inst/cnt_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.456    robot_design_i/LPWM/inst/cnt_reg[3]_i_2_n_0
    SLICE_X85Y110        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.769 f  robot_design_i/LPWM/inst/cnt_reg[11]_i_2/O[3]
                         net (fo=7, routed)           1.011     4.780    robot_design_i/LPWM/inst/sel0[7]
    SLICE_X87Y110        LUT6 (Prop_lut6_I2_O)        0.306     5.086 r  robot_design_i/LPWM/inst/cnt[2]_i_3/O
                         net (fo=3, routed)           0.597     5.683    robot_design_i/LPWM/inst/cnt[2]_i_3_n_0
    SLICE_X87Y111        LUT6 (Prop_lut6_I5_O)        0.124     5.807 r  robot_design_i/LPWM/inst/cnt[0]_i_1/O
                         net (fo=2, routed)           0.718     6.526    robot_design_i/LPWM/inst/cnt_0[0]
    SLICE_X89Y110        LUT6 (Prop_lut6_I0_O)        0.124     6.650 r  robot_design_i/LPWM/inst/pwm_out0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.650    robot_design_i/LPWM/inst/pwm_out0_carry_i_4_n_0
    SLICE_X89Y110        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.182 r  robot_design_i/LPWM/inst/pwm_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.182    robot_design_i/LPWM/inst/pwm_out0_carry_n_0
    SLICE_X89Y111        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.339 f  robot_design_i/LPWM/inst/pwm_out0_carry__0/CO[1]
                         net (fo=9, routed)           0.651     7.990    robot_design_i/LPWM/inst/pwm_out0_carry__0_n_2
    SLICE_X85Y113        LUT3 (Prop_lut3_I0_O)        0.329     8.319 r  robot_design_i/LPWM/inst/ccr[0]_i_1/O
                         net (fo=1, routed)           0.000     8.319    robot_design_i/LPWM/inst/p_1_in[0]
    SLICE_X85Y113        FDRE                                         r  robot_design_i/LPWM/inst/ccr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          1.589     8.568    robot_design_i/LPWM/inst/clk
    SLICE_X85Y113        FDRE                                         r  robot_design_i/LPWM/inst/ccr_reg[0]/C
                         clock pessimism              0.560     9.128    
                         clock uncertainty           -0.074     9.053    
    SLICE_X85Y113        FDRE (Setup_fdre_C_D)        0.031     9.084    robot_design_i/LPWM/inst/ccr_reg[0]
  -------------------------------------------------------------------
                         required time                          9.084    
                         arrival time                          -8.319    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.792ns  (required time - arrival time)
  Source:                 robot_design_i/RPWM/inst/psc_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            robot_design_i/RPWM/inst/pwm_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_robot_design_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_robot_design_clk_wiz_0 rise@10.000ns - clk_out1_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.162ns  (logic 4.534ns (49.489%)  route 4.628ns (50.511%))
  Logic Levels:           14  (CARRY4=8 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns = ( 8.560 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.831ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          1.709    -0.831    robot_design_i/RPWM/inst/clk
    SLICE_X83Y114        FDRE                                         r  robot_design_i/RPWM/inst/psc_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y114        FDRE (Prop_fdre_C_Q)         0.456    -0.375 r  robot_design_i/RPWM/inst/psc_cnt_reg[5]/Q
                         net (fo=2, routed)           0.594     0.219    robot_design_i/RPWM/inst/psc_cnt_reg[5]
    SLICE_X82Y114        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.875 r  robot_design_i/RPWM/inst/psc_cnt_reg[0]_i_8/CO[3]
                         net (fo=1, routed)           0.000     0.875    robot_design_i/RPWM/inst/psc_cnt_reg[0]_i_8_n_0
    SLICE_X82Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.989 r  robot_design_i/RPWM/inst/psc_cnt_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     0.989    robot_design_i/RPWM/inst/psc_cnt_reg[0]_i_10_n_0
    SLICE_X82Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.323 f  robot_design_i/RPWM/inst/psc_cnt_reg[0]_i_9/O[1]
                         net (fo=1, routed)           0.570     1.892    robot_design_i/RPWM/inst/p_0_in[14]
    SLICE_X84Y115        LUT4 (Prop_lut4_I0_O)        0.303     2.195 r  robot_design_i/RPWM/inst/psc_cnt[0]_i_5/O
                         net (fo=2, routed)           0.641     2.836    robot_design_i/RPWM/inst/psc_cnt[0]_i_5_n_0
    SLICE_X81Y115        LUT5 (Prop_lut5_I3_O)        0.124     2.960 r  robot_design_i/RPWM/inst/cnt[3]_i_3/O
                         net (fo=1, routed)           0.000     2.960    robot_design_i/RPWM/inst/cnt[3]_i_3_n_0
    SLICE_X81Y115        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.492 r  robot_design_i/RPWM/inst/cnt_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.492    robot_design_i/RPWM/inst/cnt_reg[3]_i_2_n_0
    SLICE_X81Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.606 r  robot_design_i/RPWM/inst/cnt_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.606    robot_design_i/RPWM/inst/cnt_reg[11]_i_2_n_0
    SLICE_X81Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.954 r  robot_design_i/RPWM/inst/cnt_reg[11]_i_1/O[1]
                         net (fo=6, routed)           0.946     4.900    robot_design_i/RPWM/inst/sel0[9]
    SLICE_X82Y117        LUT5 (Prop_lut5_I2_O)        0.303     5.203 r  robot_design_i/RPWM/inst/cnt[0]_i_2/O
                         net (fo=1, routed)           0.444     5.647    robot_design_i/RPWM/inst/cnt[0]_i_2_n_0
    SLICE_X82Y117        LUT6 (Prop_lut6_I1_O)        0.124     5.771 r  robot_design_i/RPWM/inst/cnt[0]_i_1/O
                         net (fo=2, routed)           1.046     6.817    robot_design_i/RPWM/inst/cnt_0[0]
    SLICE_X80Y113        LUT6 (Prop_lut6_I0_O)        0.124     6.941 r  robot_design_i/RPWM/inst/pwm_out0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.941    robot_design_i/RPWM/inst/pwm_out0_carry_i_4_n_0
    SLICE_X80Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.454 r  robot_design_i/RPWM/inst/pwm_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.454    robot_design_i/RPWM/inst/pwm_out0_carry_n_0
    SLICE_X80Y114        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.611 f  robot_design_i/RPWM/inst/pwm_out0_carry__0/CO[1]
                         net (fo=9, routed)           0.388     7.999    robot_design_i/RPWM/inst/pwm_out0_carry__0_n_2
    SLICE_X80Y115        LUT4 (Prop_lut4_I3_O)        0.332     8.331 r  robot_design_i/RPWM/inst/pwm_out_i_1/O
                         net (fo=1, routed)           0.000     8.331    robot_design_i/RPWM/inst/pwm_out_i_1_n_0
    SLICE_X80Y115        FDRE                                         r  robot_design_i/RPWM/inst/pwm_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          1.581     8.560    robot_design_i/RPWM/inst/clk
    SLICE_X80Y115        FDRE                                         r  robot_design_i/RPWM/inst/pwm_out_reg/C
                         clock pessimism              0.560     9.120    
                         clock uncertainty           -0.074     9.045    
    SLICE_X80Y115        FDRE (Setup_fdre_C_D)        0.077     9.122    robot_design_i/RPWM/inst/pwm_out_reg
  -------------------------------------------------------------------
                         required time                          9.122    
                         arrival time                          -8.331    
  -------------------------------------------------------------------
                         slack                                  0.792    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 robot_design_i/RPWM/inst/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            robot_design_i/RPWM/inst/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_robot_design_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_robot_design_clk_wiz_0 rise@0.000ns - clk_out1_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          0.589    -0.575    robot_design_i/RPWM/inst/clk
    SLICE_X81Y118        FDRE                                         r  robot_design_i/RPWM/inst/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  robot_design_i/RPWM/inst/cnt_reg[15]/Q
                         net (fo=1, routed)           0.108    -0.326    robot_design_i/RPWM/inst/cnt[15]
    SLICE_X81Y118        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.218 r  robot_design_i/RPWM/inst/cnt_reg[15]_i_1/O[3]
                         net (fo=3, routed)           0.000    -0.218    robot_design_i/RPWM/inst/sel0[15]
    SLICE_X81Y118        FDRE                                         r  robot_design_i/RPWM/inst/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          0.859    -0.814    robot_design_i/RPWM/inst/clk
    SLICE_X81Y118        FDRE                                         r  robot_design_i/RPWM/inst/cnt_reg[15]/C
                         clock pessimism              0.239    -0.575    
    SLICE_X81Y118        FDRE (Hold_fdre_C_D)         0.102    -0.473    robot_design_i/RPWM/inst/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 robot_design_i/LPWM/inst/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            robot_design_i/LPWM/inst/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_robot_design_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_robot_design_clk_wiz_0 rise@0.000ns - clk_out1_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          0.598    -0.566    robot_design_i/LPWM/inst/clk
    SLICE_X85Y111        FDRE                                         r  robot_design_i/LPWM/inst/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  robot_design_i/LPWM/inst/cnt_reg[11]/Q
                         net (fo=1, routed)           0.108    -0.317    robot_design_i/LPWM/inst/cnt[11]
    SLICE_X85Y111        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.209 r  robot_design_i/LPWM/inst/cnt_reg[11]_i_1/O[3]
                         net (fo=8, routed)           0.000    -0.209    robot_design_i/LPWM/inst/sel0[11]
    SLICE_X85Y111        FDRE                                         r  robot_design_i/LPWM/inst/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          0.870    -0.803    robot_design_i/LPWM/inst/clk
    SLICE_X85Y111        FDRE                                         r  robot_design_i/LPWM/inst/cnt_reg[11]/C
                         clock pessimism              0.237    -0.566    
    SLICE_X85Y111        FDRE (Hold_fdre_C_D)         0.102    -0.464    robot_design_i/LPWM/inst/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 robot_design_i/LPWM/inst/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            robot_design_i/LPWM/inst/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_robot_design_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_robot_design_clk_wiz_0 rise@0.000ns - clk_out1_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          0.597    -0.567    robot_design_i/LPWM/inst/clk
    SLICE_X85Y112        FDRE                                         r  robot_design_i/LPWM/inst/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  robot_design_i/LPWM/inst/cnt_reg[15]/Q
                         net (fo=1, routed)           0.108    -0.318    robot_design_i/LPWM/inst/cnt[15]
    SLICE_X85Y112        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.210 r  robot_design_i/LPWM/inst/cnt_reg[15]_i_1/O[3]
                         net (fo=3, routed)           0.000    -0.210    robot_design_i/LPWM/inst/sel0[15]
    SLICE_X85Y112        FDRE                                         r  robot_design_i/LPWM/inst/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          0.868    -0.805    robot_design_i/LPWM/inst/clk
    SLICE_X85Y112        FDRE                                         r  robot_design_i/LPWM/inst/cnt_reg[15]/C
                         clock pessimism              0.238    -0.567    
    SLICE_X85Y112        FDRE (Hold_fdre_C_D)         0.102    -0.465    robot_design_i/LPWM/inst/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 robot_design_i/RPWM/inst/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            robot_design_i/RPWM/inst/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_robot_design_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_robot_design_clk_wiz_0 rise@0.000ns - clk_out1_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          0.590    -0.574    robot_design_i/RPWM/inst/clk
    SLICE_X81Y117        FDRE                                         r  robot_design_i/RPWM/inst/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  robot_design_i/RPWM/inst/cnt_reg[11]/Q
                         net (fo=1, routed)           0.108    -0.325    robot_design_i/RPWM/inst/cnt[11]
    SLICE_X81Y117        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.217 r  robot_design_i/RPWM/inst/cnt_reg[11]_i_1/O[3]
                         net (fo=8, routed)           0.000    -0.217    robot_design_i/RPWM/inst/sel0[11]
    SLICE_X81Y117        FDRE                                         r  robot_design_i/RPWM/inst/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          0.859    -0.813    robot_design_i/RPWM/inst/clk
    SLICE_X81Y117        FDRE                                         r  robot_design_i/RPWM/inst/cnt_reg[11]/C
                         clock pessimism              0.239    -0.574    
    SLICE_X81Y117        FDRE (Hold_fdre_C_D)         0.102    -0.472    robot_design_i/RPWM/inst/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 robot_design_i/RPWM/inst/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            robot_design_i/RPWM/inst/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_robot_design_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_robot_design_clk_wiz_0 rise@0.000ns - clk_out1_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          0.589    -0.575    robot_design_i/RPWM/inst/clk
    SLICE_X81Y118        FDRE                                         r  robot_design_i/RPWM/inst/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  robot_design_i/RPWM/inst/cnt_reg[12]/Q
                         net (fo=1, routed)           0.105    -0.329    robot_design_i/RPWM/inst/cnt[12]
    SLICE_X81Y118        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.214 r  robot_design_i/RPWM/inst/cnt_reg[15]_i_1/O[0]
                         net (fo=3, routed)           0.000    -0.214    robot_design_i/RPWM/inst/sel0[12]
    SLICE_X81Y118        FDRE                                         r  robot_design_i/RPWM/inst/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          0.859    -0.814    robot_design_i/RPWM/inst/clk
    SLICE_X81Y118        FDRE                                         r  robot_design_i/RPWM/inst/cnt_reg[12]/C
                         clock pessimism              0.239    -0.575    
    SLICE_X81Y118        FDRE (Hold_fdre_C_D)         0.102    -0.473    robot_design_i/RPWM/inst/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 robot_design_i/LPWM/inst/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            robot_design_i/LPWM/inst/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_robot_design_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_robot_design_clk_wiz_0 rise@0.000ns - clk_out1_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          0.598    -0.566    robot_design_i/LPWM/inst/clk
    SLICE_X85Y111        FDRE                                         r  robot_design_i/LPWM/inst/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  robot_design_i/LPWM/inst/cnt_reg[8]/Q
                         net (fo=1, routed)           0.105    -0.320    robot_design_i/LPWM/inst/cnt[8]
    SLICE_X85Y111        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.205 r  robot_design_i/LPWM/inst/cnt_reg[11]_i_1/O[0]
                         net (fo=8, routed)           0.000    -0.205    robot_design_i/LPWM/inst/sel0[8]
    SLICE_X85Y111        FDRE                                         r  robot_design_i/LPWM/inst/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          0.870    -0.803    robot_design_i/LPWM/inst/clk
    SLICE_X85Y111        FDRE                                         r  robot_design_i/LPWM/inst/cnt_reg[8]/C
                         clock pessimism              0.237    -0.566    
    SLICE_X85Y111        FDRE (Hold_fdre_C_D)         0.102    -0.464    robot_design_i/LPWM/inst/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 robot_design_i/LPWM/inst/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            robot_design_i/LPWM/inst/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_robot_design_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_robot_design_clk_wiz_0 rise@0.000ns - clk_out1_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          0.597    -0.567    robot_design_i/LPWM/inst/clk
    SLICE_X85Y112        FDRE                                         r  robot_design_i/LPWM/inst/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  robot_design_i/LPWM/inst/cnt_reg[12]/Q
                         net (fo=1, routed)           0.105    -0.321    robot_design_i/LPWM/inst/cnt[12]
    SLICE_X85Y112        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.206 r  robot_design_i/LPWM/inst/cnt_reg[15]_i_1/O[0]
                         net (fo=3, routed)           0.000    -0.206    robot_design_i/LPWM/inst/sel0[12]
    SLICE_X85Y112        FDRE                                         r  robot_design_i/LPWM/inst/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          0.868    -0.805    robot_design_i/LPWM/inst/clk
    SLICE_X85Y112        FDRE                                         r  robot_design_i/LPWM/inst/cnt_reg[12]/C
                         clock pessimism              0.238    -0.567    
    SLICE_X85Y112        FDRE (Hold_fdre_C_D)         0.102    -0.465    robot_design_i/LPWM/inst/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 robot_design_i/RPWM/inst/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            robot_design_i/RPWM/inst/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_robot_design_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_robot_design_clk_wiz_0 rise@0.000ns - clk_out1_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          0.590    -0.574    robot_design_i/RPWM/inst/clk
    SLICE_X81Y117        FDRE                                         r  robot_design_i/RPWM/inst/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  robot_design_i/RPWM/inst/cnt_reg[8]/Q
                         net (fo=1, routed)           0.105    -0.328    robot_design_i/RPWM/inst/cnt[8]
    SLICE_X81Y117        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.213 r  robot_design_i/RPWM/inst/cnt_reg[11]_i_1/O[0]
                         net (fo=8, routed)           0.000    -0.213    robot_design_i/RPWM/inst/sel0[8]
    SLICE_X81Y117        FDRE                                         r  robot_design_i/RPWM/inst/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          0.859    -0.813    robot_design_i/RPWM/inst/clk
    SLICE_X81Y117        FDRE                                         r  robot_design_i/RPWM/inst/cnt_reg[8]/C
                         clock pessimism              0.239    -0.574    
    SLICE_X81Y117        FDRE (Hold_fdre_C_D)         0.102    -0.472    robot_design_i/RPWM/inst/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 robot_design_i/RPWM/inst/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            robot_design_i/RPWM/inst/cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_robot_design_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_robot_design_clk_wiz_0 rise@0.000ns - clk_out1_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.575ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          0.589    -0.575    robot_design_i/RPWM/inst/clk
    SLICE_X81Y118        FDRE                                         r  robot_design_i/RPWM/inst/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.434 r  robot_design_i/RPWM/inst/cnt_reg[14]/Q
                         net (fo=1, routed)           0.109    -0.325    robot_design_i/RPWM/inst/cnt[14]
    SLICE_X81Y118        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.214 r  robot_design_i/RPWM/inst/cnt_reg[15]_i_1/O[2]
                         net (fo=3, routed)           0.000    -0.214    robot_design_i/RPWM/inst/sel0[14]
    SLICE_X81Y118        FDRE                                         r  robot_design_i/RPWM/inst/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          0.859    -0.814    robot_design_i/RPWM/inst/clk
    SLICE_X81Y118        FDRE                                         r  robot_design_i/RPWM/inst/cnt_reg[14]/C
                         clock pessimism              0.239    -0.575    
    SLICE_X81Y118        FDRE (Hold_fdre_C_D)         0.102    -0.473    robot_design_i/RPWM/inst/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 robot_design_i/LPWM/inst/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            robot_design_i/LPWM/inst/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_robot_design_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_robot_design_clk_wiz_0 rise@0.000ns - clk_out1_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          0.598    -0.566    robot_design_i/LPWM/inst/clk
    SLICE_X85Y111        FDRE                                         r  robot_design_i/LPWM/inst/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  robot_design_i/LPWM/inst/cnt_reg[10]/Q
                         net (fo=1, routed)           0.109    -0.316    robot_design_i/LPWM/inst/cnt[10]
    SLICE_X85Y111        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.205 r  robot_design_i/LPWM/inst/cnt_reg[11]_i_1/O[2]
                         net (fo=8, routed)           0.000    -0.205    robot_design_i/LPWM/inst/sel0[10]
    SLICE_X85Y111        FDRE                                         r  robot_design_i/LPWM/inst/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          0.870    -0.803    robot_design_i/LPWM/inst/clk
    SLICE_X85Y111        FDRE                                         r  robot_design_i/LPWM/inst/cnt_reg[10]/C
                         clock pessimism              0.237    -0.566    
    SLICE_X85Y111        FDRE (Hold_fdre_C_D)         0.102    -0.464    robot_design_i/LPWM/inst/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.259    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_robot_design_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   robot_design_i/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X85Y113    robot_design_i/LPWM/inst/ccr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X83Y111    robot_design_i/LPWM/inst/ccr_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X85Y113    robot_design_i/LPWM/inst/ccr_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X83Y111    robot_design_i/LPWM/inst/ccr_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X86Y111    robot_design_i/LPWM/inst/ccr_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X84Y112    robot_design_i/LPWM/inst/ccr_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X84Y112    robot_design_i/LPWM/inst/ccr_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X83Y111    robot_design_i/LPWM/inst/ccr_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X85Y113    robot_design_i/LPWM/inst/ccr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X85Y113    robot_design_i/LPWM/inst/ccr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y111    robot_design_i/LPWM/inst/ccr_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y111    robot_design_i/LPWM/inst/ccr_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X85Y113    robot_design_i/LPWM/inst/ccr_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X85Y113    robot_design_i/LPWM/inst/ccr_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y111    robot_design_i/LPWM/inst/ccr_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y111    robot_design_i/LPWM/inst/ccr_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y111    robot_design_i/LPWM/inst/ccr_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y111    robot_design_i/LPWM/inst/ccr_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X85Y113    robot_design_i/LPWM/inst/ccr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X85Y113    robot_design_i/LPWM/inst/ccr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y111    robot_design_i/LPWM/inst/ccr_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y111    robot_design_i/LPWM/inst/ccr_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X85Y113    robot_design_i/LPWM/inst/ccr_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X85Y113    robot_design_i/LPWM/inst/ccr_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y111    robot_design_i/LPWM/inst/ccr_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y111    robot_design_i/LPWM/inst/ccr_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y111    robot_design_i/LPWM/inst/ccr_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y111    robot_design_i/LPWM/inst/ccr_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_robot_design_clk_wiz_0
  To Clock:  clk_out2_robot_design_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       18.117ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.281ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.117ns  (required time - arrival time)
  Source:                 robot_design_i/Clock_divider_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            robot_design_i/Clock_divider_0/inst/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_robot_design_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_robot_design_clk_wiz_0 rise@25.000ns - clk_out2_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.367ns  (logic 2.032ns (31.914%)  route 4.335ns (68.086%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 23.574 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          1.715    -0.825    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X82Y102        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.369 r  robot_design_i/Clock_divider_0/inst/counter_reg[0]/Q
                         net (fo=4, routed)           1.262     0.893    robot_design_i/Clock_divider_0/inst/counter_reg[0]
    SLICE_X84Y106        LUT2 (Prop_lut2_I0_O)        0.124     1.017 r  robot_design_i/Clock_divider_0/inst/counter0_carry_i_1/O
                         net (fo=1, routed)           0.614     1.631    robot_design_i/Clock_divider_0/inst/counter0_carry_i_1_n_0
    SLICE_X82Y109        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.211 r  robot_design_i/Clock_divider_0/inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.211    robot_design_i/Clock_divider_0/inst/counter0_carry_n_0
    SLICE_X82Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.325 r  robot_design_i/Clock_divider_0/inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.325    robot_design_i/Clock_divider_0/inst/counter0_carry__0_n_0
    SLICE_X82Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.439 r  robot_design_i/Clock_divider_0/inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.439    robot_design_i/Clock_divider_0/inst/counter0_carry__1_n_0
    SLICE_X82Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.710 r  robot_design_i/Clock_divider_0/inst/counter0_carry__2/CO[0]
                         net (fo=1, routed)           0.918     3.628    robot_design_i/Clock_divider_0/inst/counter0_carry__2_n_3
    SLICE_X83Y110        LUT2 (Prop_lut2_I0_O)        0.373     4.001 r  robot_design_i/Clock_divider_0/inst/counter[0]_i_1/O
                         net (fo=28, routed)          1.541     5.542    robot_design_i/Clock_divider_0/inst/counter[0]_i_1_n_0
    SLICE_X82Y102        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    20.249 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    21.888    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.979 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          1.595    23.574    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X82Y102        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[0]/C
                         clock pessimism              0.601    24.175    
                         clock uncertainty           -0.087    24.088    
    SLICE_X82Y102        FDRE (Setup_fdre_C_R)       -0.429    23.659    robot_design_i/Clock_divider_0/inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         23.659    
                         arrival time                          -5.542    
  -------------------------------------------------------------------
                         slack                                 18.117    

Slack (MET) :             18.117ns  (required time - arrival time)
  Source:                 robot_design_i/Clock_divider_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            robot_design_i/Clock_divider_0/inst/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_robot_design_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_robot_design_clk_wiz_0 rise@25.000ns - clk_out2_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.367ns  (logic 2.032ns (31.914%)  route 4.335ns (68.086%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 23.574 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          1.715    -0.825    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X82Y102        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.369 r  robot_design_i/Clock_divider_0/inst/counter_reg[0]/Q
                         net (fo=4, routed)           1.262     0.893    robot_design_i/Clock_divider_0/inst/counter_reg[0]
    SLICE_X84Y106        LUT2 (Prop_lut2_I0_O)        0.124     1.017 r  robot_design_i/Clock_divider_0/inst/counter0_carry_i_1/O
                         net (fo=1, routed)           0.614     1.631    robot_design_i/Clock_divider_0/inst/counter0_carry_i_1_n_0
    SLICE_X82Y109        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.211 r  robot_design_i/Clock_divider_0/inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.211    robot_design_i/Clock_divider_0/inst/counter0_carry_n_0
    SLICE_X82Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.325 r  robot_design_i/Clock_divider_0/inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.325    robot_design_i/Clock_divider_0/inst/counter0_carry__0_n_0
    SLICE_X82Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.439 r  robot_design_i/Clock_divider_0/inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.439    robot_design_i/Clock_divider_0/inst/counter0_carry__1_n_0
    SLICE_X82Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.710 r  robot_design_i/Clock_divider_0/inst/counter0_carry__2/CO[0]
                         net (fo=1, routed)           0.918     3.628    robot_design_i/Clock_divider_0/inst/counter0_carry__2_n_3
    SLICE_X83Y110        LUT2 (Prop_lut2_I0_O)        0.373     4.001 r  robot_design_i/Clock_divider_0/inst/counter[0]_i_1/O
                         net (fo=28, routed)          1.541     5.542    robot_design_i/Clock_divider_0/inst/counter[0]_i_1_n_0
    SLICE_X82Y102        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    20.249 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    21.888    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.979 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          1.595    23.574    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X82Y102        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[1]/C
                         clock pessimism              0.601    24.175    
                         clock uncertainty           -0.087    24.088    
    SLICE_X82Y102        FDRE (Setup_fdre_C_R)       -0.429    23.659    robot_design_i/Clock_divider_0/inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         23.659    
                         arrival time                          -5.542    
  -------------------------------------------------------------------
                         slack                                 18.117    

Slack (MET) :             18.117ns  (required time - arrival time)
  Source:                 robot_design_i/Clock_divider_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            robot_design_i/Clock_divider_0/inst/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_robot_design_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_robot_design_clk_wiz_0 rise@25.000ns - clk_out2_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.367ns  (logic 2.032ns (31.914%)  route 4.335ns (68.086%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 23.574 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          1.715    -0.825    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X82Y102        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.369 r  robot_design_i/Clock_divider_0/inst/counter_reg[0]/Q
                         net (fo=4, routed)           1.262     0.893    robot_design_i/Clock_divider_0/inst/counter_reg[0]
    SLICE_X84Y106        LUT2 (Prop_lut2_I0_O)        0.124     1.017 r  robot_design_i/Clock_divider_0/inst/counter0_carry_i_1/O
                         net (fo=1, routed)           0.614     1.631    robot_design_i/Clock_divider_0/inst/counter0_carry_i_1_n_0
    SLICE_X82Y109        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.211 r  robot_design_i/Clock_divider_0/inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.211    robot_design_i/Clock_divider_0/inst/counter0_carry_n_0
    SLICE_X82Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.325 r  robot_design_i/Clock_divider_0/inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.325    robot_design_i/Clock_divider_0/inst/counter0_carry__0_n_0
    SLICE_X82Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.439 r  robot_design_i/Clock_divider_0/inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.439    robot_design_i/Clock_divider_0/inst/counter0_carry__1_n_0
    SLICE_X82Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.710 r  robot_design_i/Clock_divider_0/inst/counter0_carry__2/CO[0]
                         net (fo=1, routed)           0.918     3.628    robot_design_i/Clock_divider_0/inst/counter0_carry__2_n_3
    SLICE_X83Y110        LUT2 (Prop_lut2_I0_O)        0.373     4.001 r  robot_design_i/Clock_divider_0/inst/counter[0]_i_1/O
                         net (fo=28, routed)          1.541     5.542    robot_design_i/Clock_divider_0/inst/counter[0]_i_1_n_0
    SLICE_X82Y102        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    20.249 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    21.888    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.979 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          1.595    23.574    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X82Y102        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[2]/C
                         clock pessimism              0.601    24.175    
                         clock uncertainty           -0.087    24.088    
    SLICE_X82Y102        FDRE (Setup_fdre_C_R)       -0.429    23.659    robot_design_i/Clock_divider_0/inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         23.659    
                         arrival time                          -5.542    
  -------------------------------------------------------------------
                         slack                                 18.117    

Slack (MET) :             18.117ns  (required time - arrival time)
  Source:                 robot_design_i/Clock_divider_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            robot_design_i/Clock_divider_0/inst/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_robot_design_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_robot_design_clk_wiz_0 rise@25.000ns - clk_out2_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.367ns  (logic 2.032ns (31.914%)  route 4.335ns (68.086%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 23.574 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          1.715    -0.825    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X82Y102        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.369 r  robot_design_i/Clock_divider_0/inst/counter_reg[0]/Q
                         net (fo=4, routed)           1.262     0.893    robot_design_i/Clock_divider_0/inst/counter_reg[0]
    SLICE_X84Y106        LUT2 (Prop_lut2_I0_O)        0.124     1.017 r  robot_design_i/Clock_divider_0/inst/counter0_carry_i_1/O
                         net (fo=1, routed)           0.614     1.631    robot_design_i/Clock_divider_0/inst/counter0_carry_i_1_n_0
    SLICE_X82Y109        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.211 r  robot_design_i/Clock_divider_0/inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.211    robot_design_i/Clock_divider_0/inst/counter0_carry_n_0
    SLICE_X82Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.325 r  robot_design_i/Clock_divider_0/inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.325    robot_design_i/Clock_divider_0/inst/counter0_carry__0_n_0
    SLICE_X82Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.439 r  robot_design_i/Clock_divider_0/inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.439    robot_design_i/Clock_divider_0/inst/counter0_carry__1_n_0
    SLICE_X82Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.710 r  robot_design_i/Clock_divider_0/inst/counter0_carry__2/CO[0]
                         net (fo=1, routed)           0.918     3.628    robot_design_i/Clock_divider_0/inst/counter0_carry__2_n_3
    SLICE_X83Y110        LUT2 (Prop_lut2_I0_O)        0.373     4.001 r  robot_design_i/Clock_divider_0/inst/counter[0]_i_1/O
                         net (fo=28, routed)          1.541     5.542    robot_design_i/Clock_divider_0/inst/counter[0]_i_1_n_0
    SLICE_X82Y102        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    20.249 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    21.888    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.979 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          1.595    23.574    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X82Y102        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[3]/C
                         clock pessimism              0.601    24.175    
                         clock uncertainty           -0.087    24.088    
    SLICE_X82Y102        FDRE (Setup_fdre_C_R)       -0.429    23.659    robot_design_i/Clock_divider_0/inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         23.659    
                         arrival time                          -5.542    
  -------------------------------------------------------------------
                         slack                                 18.117    

Slack (MET) :             18.232ns  (required time - arrival time)
  Source:                 robot_design_i/Clock_divider_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            robot_design_i/Clock_divider_0/inst/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_robot_design_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_robot_design_clk_wiz_0 rise@25.000ns - clk_out2_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.226ns  (logic 2.032ns (32.636%)  route 4.194ns (67.364%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 23.573 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          1.715    -0.825    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X82Y102        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.369 r  robot_design_i/Clock_divider_0/inst/counter_reg[0]/Q
                         net (fo=4, routed)           1.262     0.893    robot_design_i/Clock_divider_0/inst/counter_reg[0]
    SLICE_X84Y106        LUT2 (Prop_lut2_I0_O)        0.124     1.017 r  robot_design_i/Clock_divider_0/inst/counter0_carry_i_1/O
                         net (fo=1, routed)           0.614     1.631    robot_design_i/Clock_divider_0/inst/counter0_carry_i_1_n_0
    SLICE_X82Y109        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.211 r  robot_design_i/Clock_divider_0/inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.211    robot_design_i/Clock_divider_0/inst/counter0_carry_n_0
    SLICE_X82Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.325 r  robot_design_i/Clock_divider_0/inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.325    robot_design_i/Clock_divider_0/inst/counter0_carry__0_n_0
    SLICE_X82Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.439 r  robot_design_i/Clock_divider_0/inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.439    robot_design_i/Clock_divider_0/inst/counter0_carry__1_n_0
    SLICE_X82Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.710 r  robot_design_i/Clock_divider_0/inst/counter0_carry__2/CO[0]
                         net (fo=1, routed)           0.918     3.628    robot_design_i/Clock_divider_0/inst/counter0_carry__2_n_3
    SLICE_X83Y110        LUT2 (Prop_lut2_I0_O)        0.373     4.001 r  robot_design_i/Clock_divider_0/inst/counter[0]_i_1/O
                         net (fo=28, routed)          1.400     5.401    robot_design_i/Clock_divider_0/inst/counter[0]_i_1_n_0
    SLICE_X82Y103        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    20.249 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    21.888    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.979 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          1.594    23.573    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X82Y103        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[4]/C
                         clock pessimism              0.576    24.149    
                         clock uncertainty           -0.087    24.062    
    SLICE_X82Y103        FDRE (Setup_fdre_C_R)       -0.429    23.633    robot_design_i/Clock_divider_0/inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         23.633    
                         arrival time                          -5.401    
  -------------------------------------------------------------------
                         slack                                 18.232    

Slack (MET) :             18.232ns  (required time - arrival time)
  Source:                 robot_design_i/Clock_divider_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            robot_design_i/Clock_divider_0/inst/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_robot_design_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_robot_design_clk_wiz_0 rise@25.000ns - clk_out2_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.226ns  (logic 2.032ns (32.636%)  route 4.194ns (67.364%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 23.573 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          1.715    -0.825    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X82Y102        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.369 r  robot_design_i/Clock_divider_0/inst/counter_reg[0]/Q
                         net (fo=4, routed)           1.262     0.893    robot_design_i/Clock_divider_0/inst/counter_reg[0]
    SLICE_X84Y106        LUT2 (Prop_lut2_I0_O)        0.124     1.017 r  robot_design_i/Clock_divider_0/inst/counter0_carry_i_1/O
                         net (fo=1, routed)           0.614     1.631    robot_design_i/Clock_divider_0/inst/counter0_carry_i_1_n_0
    SLICE_X82Y109        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.211 r  robot_design_i/Clock_divider_0/inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.211    robot_design_i/Clock_divider_0/inst/counter0_carry_n_0
    SLICE_X82Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.325 r  robot_design_i/Clock_divider_0/inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.325    robot_design_i/Clock_divider_0/inst/counter0_carry__0_n_0
    SLICE_X82Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.439 r  robot_design_i/Clock_divider_0/inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.439    robot_design_i/Clock_divider_0/inst/counter0_carry__1_n_0
    SLICE_X82Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.710 r  robot_design_i/Clock_divider_0/inst/counter0_carry__2/CO[0]
                         net (fo=1, routed)           0.918     3.628    robot_design_i/Clock_divider_0/inst/counter0_carry__2_n_3
    SLICE_X83Y110        LUT2 (Prop_lut2_I0_O)        0.373     4.001 r  robot_design_i/Clock_divider_0/inst/counter[0]_i_1/O
                         net (fo=28, routed)          1.400     5.401    robot_design_i/Clock_divider_0/inst/counter[0]_i_1_n_0
    SLICE_X82Y103        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    20.249 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    21.888    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.979 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          1.594    23.573    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X82Y103        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[5]/C
                         clock pessimism              0.576    24.149    
                         clock uncertainty           -0.087    24.062    
    SLICE_X82Y103        FDRE (Setup_fdre_C_R)       -0.429    23.633    robot_design_i/Clock_divider_0/inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         23.633    
                         arrival time                          -5.401    
  -------------------------------------------------------------------
                         slack                                 18.232    

Slack (MET) :             18.232ns  (required time - arrival time)
  Source:                 robot_design_i/Clock_divider_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            robot_design_i/Clock_divider_0/inst/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_robot_design_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_robot_design_clk_wiz_0 rise@25.000ns - clk_out2_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.226ns  (logic 2.032ns (32.636%)  route 4.194ns (67.364%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 23.573 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          1.715    -0.825    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X82Y102        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.369 r  robot_design_i/Clock_divider_0/inst/counter_reg[0]/Q
                         net (fo=4, routed)           1.262     0.893    robot_design_i/Clock_divider_0/inst/counter_reg[0]
    SLICE_X84Y106        LUT2 (Prop_lut2_I0_O)        0.124     1.017 r  robot_design_i/Clock_divider_0/inst/counter0_carry_i_1/O
                         net (fo=1, routed)           0.614     1.631    robot_design_i/Clock_divider_0/inst/counter0_carry_i_1_n_0
    SLICE_X82Y109        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.211 r  robot_design_i/Clock_divider_0/inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.211    robot_design_i/Clock_divider_0/inst/counter0_carry_n_0
    SLICE_X82Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.325 r  robot_design_i/Clock_divider_0/inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.325    robot_design_i/Clock_divider_0/inst/counter0_carry__0_n_0
    SLICE_X82Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.439 r  robot_design_i/Clock_divider_0/inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.439    robot_design_i/Clock_divider_0/inst/counter0_carry__1_n_0
    SLICE_X82Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.710 r  robot_design_i/Clock_divider_0/inst/counter0_carry__2/CO[0]
                         net (fo=1, routed)           0.918     3.628    robot_design_i/Clock_divider_0/inst/counter0_carry__2_n_3
    SLICE_X83Y110        LUT2 (Prop_lut2_I0_O)        0.373     4.001 r  robot_design_i/Clock_divider_0/inst/counter[0]_i_1/O
                         net (fo=28, routed)          1.400     5.401    robot_design_i/Clock_divider_0/inst/counter[0]_i_1_n_0
    SLICE_X82Y103        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    20.249 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    21.888    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.979 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          1.594    23.573    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X82Y103        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[6]/C
                         clock pessimism              0.576    24.149    
                         clock uncertainty           -0.087    24.062    
    SLICE_X82Y103        FDRE (Setup_fdre_C_R)       -0.429    23.633    robot_design_i/Clock_divider_0/inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         23.633    
                         arrival time                          -5.401    
  -------------------------------------------------------------------
                         slack                                 18.232    

Slack (MET) :             18.232ns  (required time - arrival time)
  Source:                 robot_design_i/Clock_divider_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            robot_design_i/Clock_divider_0/inst/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_robot_design_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_robot_design_clk_wiz_0 rise@25.000ns - clk_out2_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.226ns  (logic 2.032ns (32.636%)  route 4.194ns (67.364%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 23.573 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          1.715    -0.825    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X82Y102        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.369 r  robot_design_i/Clock_divider_0/inst/counter_reg[0]/Q
                         net (fo=4, routed)           1.262     0.893    robot_design_i/Clock_divider_0/inst/counter_reg[0]
    SLICE_X84Y106        LUT2 (Prop_lut2_I0_O)        0.124     1.017 r  robot_design_i/Clock_divider_0/inst/counter0_carry_i_1/O
                         net (fo=1, routed)           0.614     1.631    robot_design_i/Clock_divider_0/inst/counter0_carry_i_1_n_0
    SLICE_X82Y109        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.211 r  robot_design_i/Clock_divider_0/inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.211    robot_design_i/Clock_divider_0/inst/counter0_carry_n_0
    SLICE_X82Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.325 r  robot_design_i/Clock_divider_0/inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.325    robot_design_i/Clock_divider_0/inst/counter0_carry__0_n_0
    SLICE_X82Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.439 r  robot_design_i/Clock_divider_0/inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.439    robot_design_i/Clock_divider_0/inst/counter0_carry__1_n_0
    SLICE_X82Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.710 r  robot_design_i/Clock_divider_0/inst/counter0_carry__2/CO[0]
                         net (fo=1, routed)           0.918     3.628    robot_design_i/Clock_divider_0/inst/counter0_carry__2_n_3
    SLICE_X83Y110        LUT2 (Prop_lut2_I0_O)        0.373     4.001 r  robot_design_i/Clock_divider_0/inst/counter[0]_i_1/O
                         net (fo=28, routed)          1.400     5.401    robot_design_i/Clock_divider_0/inst/counter[0]_i_1_n_0
    SLICE_X82Y103        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    20.249 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    21.888    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.979 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          1.594    23.573    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X82Y103        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[7]/C
                         clock pessimism              0.576    24.149    
                         clock uncertainty           -0.087    24.062    
    SLICE_X82Y103        FDRE (Setup_fdre_C_R)       -0.429    23.633    robot_design_i/Clock_divider_0/inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         23.633    
                         arrival time                          -5.401    
  -------------------------------------------------------------------
                         slack                                 18.232    

Slack (MET) :             18.382ns  (required time - arrival time)
  Source:                 robot_design_i/Clock_divider_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            robot_design_i/Clock_divider_0/inst/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_robot_design_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_robot_design_clk_wiz_0 rise@25.000ns - clk_out2_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.075ns  (logic 2.032ns (33.446%)  route 4.043ns (66.554%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 23.573 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          1.715    -0.825    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X82Y102        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.369 r  robot_design_i/Clock_divider_0/inst/counter_reg[0]/Q
                         net (fo=4, routed)           1.262     0.893    robot_design_i/Clock_divider_0/inst/counter_reg[0]
    SLICE_X84Y106        LUT2 (Prop_lut2_I0_O)        0.124     1.017 r  robot_design_i/Clock_divider_0/inst/counter0_carry_i_1/O
                         net (fo=1, routed)           0.614     1.631    robot_design_i/Clock_divider_0/inst/counter0_carry_i_1_n_0
    SLICE_X82Y109        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.211 r  robot_design_i/Clock_divider_0/inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.211    robot_design_i/Clock_divider_0/inst/counter0_carry_n_0
    SLICE_X82Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.325 r  robot_design_i/Clock_divider_0/inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.325    robot_design_i/Clock_divider_0/inst/counter0_carry__0_n_0
    SLICE_X82Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.439 r  robot_design_i/Clock_divider_0/inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.439    robot_design_i/Clock_divider_0/inst/counter0_carry__1_n_0
    SLICE_X82Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.710 r  robot_design_i/Clock_divider_0/inst/counter0_carry__2/CO[0]
                         net (fo=1, routed)           0.918     3.628    robot_design_i/Clock_divider_0/inst/counter0_carry__2_n_3
    SLICE_X83Y110        LUT2 (Prop_lut2_I0_O)        0.373     4.001 r  robot_design_i/Clock_divider_0/inst/counter[0]_i_1/O
                         net (fo=28, routed)          1.249     5.250    robot_design_i/Clock_divider_0/inst/counter[0]_i_1_n_0
    SLICE_X82Y104        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    20.249 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    21.888    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.979 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          1.594    23.573    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X82Y104        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[10]/C
                         clock pessimism              0.576    24.149    
                         clock uncertainty           -0.087    24.062    
    SLICE_X82Y104        FDRE (Setup_fdre_C_R)       -0.429    23.633    robot_design_i/Clock_divider_0/inst/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         23.633    
                         arrival time                          -5.250    
  -------------------------------------------------------------------
                         slack                                 18.382    

Slack (MET) :             18.382ns  (required time - arrival time)
  Source:                 robot_design_i/Clock_divider_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            robot_design_i/Clock_divider_0/inst/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_robot_design_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out2_robot_design_clk_wiz_0 rise@25.000ns - clk_out2_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.075ns  (logic 2.032ns (33.446%)  route 4.043ns (66.554%))
  Logic Levels:           6  (CARRY4=4 LUT2=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 23.573 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.825ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          1.715    -0.825    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X82Y102        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y102        FDRE (Prop_fdre_C_Q)         0.456    -0.369 r  robot_design_i/Clock_divider_0/inst/counter_reg[0]/Q
                         net (fo=4, routed)           1.262     0.893    robot_design_i/Clock_divider_0/inst/counter_reg[0]
    SLICE_X84Y106        LUT2 (Prop_lut2_I0_O)        0.124     1.017 r  robot_design_i/Clock_divider_0/inst/counter0_carry_i_1/O
                         net (fo=1, routed)           0.614     1.631    robot_design_i/Clock_divider_0/inst/counter0_carry_i_1_n_0
    SLICE_X82Y109        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.211 r  robot_design_i/Clock_divider_0/inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.211    robot_design_i/Clock_divider_0/inst/counter0_carry_n_0
    SLICE_X82Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.325 r  robot_design_i/Clock_divider_0/inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.325    robot_design_i/Clock_divider_0/inst/counter0_carry__0_n_0
    SLICE_X82Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.439 r  robot_design_i/Clock_divider_0/inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.439    robot_design_i/Clock_divider_0/inst/counter0_carry__1_n_0
    SLICE_X82Y112        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.710 r  robot_design_i/Clock_divider_0/inst/counter0_carry__2/CO[0]
                         net (fo=1, routed)           0.918     3.628    robot_design_i/Clock_divider_0/inst/counter0_carry__2_n_3
    SLICE_X83Y110        LUT2 (Prop_lut2_I0_O)        0.373     4.001 r  robot_design_i/Clock_divider_0/inst/counter[0]_i_1/O
                         net (fo=28, routed)          1.249     5.250    robot_design_i/Clock_divider_0/inst/counter[0]_i_1_n_0
    SLICE_X82Y104        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    E3                                                0.000    25.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    25.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    26.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    20.249 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    21.888    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    21.979 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          1.594    23.573    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X82Y104        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[11]/C
                         clock pessimism              0.576    24.149    
                         clock uncertainty           -0.087    24.062    
    SLICE_X82Y104        FDRE (Setup_fdre_C_R)       -0.429    23.633    robot_design_i/Clock_divider_0/inst/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         23.633    
                         arrival time                          -5.250    
  -------------------------------------------------------------------
                         slack                                 18.382    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 robot_design_i/Clock_divider_0/inst/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            robot_design_i/Clock_divider_0/inst/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_robot_design_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_robot_design_clk_wiz_0 rise@0.000ns - clk_out2_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          0.600    -0.564    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X82Y104        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  robot_design_i/Clock_divider_0/inst/counter_reg[10]/Q
                         net (fo=4, routed)           0.134    -0.290    robot_design_i/Clock_divider_0/inst/counter_reg[10]
    SLICE_X82Y104        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.179 r  robot_design_i/Clock_divider_0/inst/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.179    robot_design_i/Clock_divider_0/inst/counter_reg[8]_i_1_n_5
    SLICE_X82Y104        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          0.871    -0.801    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X82Y104        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[10]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X82Y104        FDRE (Hold_fdre_C_D)         0.105    -0.459    robot_design_i/Clock_divider_0/inst/counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 robot_design_i/Clock_divider_0/inst/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            robot_design_i/Clock_divider_0/inst/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_robot_design_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_robot_design_clk_wiz_0 rise@0.000ns - clk_out2_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          0.600    -0.564    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X82Y105        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  robot_design_i/Clock_divider_0/inst/counter_reg[14]/Q
                         net (fo=4, routed)           0.134    -0.290    robot_design_i/Clock_divider_0/inst/counter_reg[14]
    SLICE_X82Y105        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.179 r  robot_design_i/Clock_divider_0/inst/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.179    robot_design_i/Clock_divider_0/inst/counter_reg[12]_i_1_n_5
    SLICE_X82Y105        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          0.871    -0.801    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X82Y105        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[14]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X82Y105        FDRE (Hold_fdre_C_D)         0.105    -0.459    robot_design_i/Clock_divider_0/inst/counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 robot_design_i/Clock_divider_0/inst/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            robot_design_i/Clock_divider_0/inst/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_robot_design_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_robot_design_clk_wiz_0 rise@0.000ns - clk_out2_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          0.600    -0.564    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X82Y106        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  robot_design_i/Clock_divider_0/inst/counter_reg[18]/Q
                         net (fo=3, routed)           0.134    -0.290    robot_design_i/Clock_divider_0/inst/counter_reg[18]
    SLICE_X82Y106        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.179 r  robot_design_i/Clock_divider_0/inst/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.179    robot_design_i/Clock_divider_0/inst/counter_reg[16]_i_1_n_5
    SLICE_X82Y106        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          0.871    -0.801    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X82Y106        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[18]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X82Y106        FDRE (Hold_fdre_C_D)         0.105    -0.459    robot_design_i/Clock_divider_0/inst/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 robot_design_i/Clock_divider_0/inst/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            robot_design_i/Clock_divider_0/inst/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_robot_design_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_robot_design_clk_wiz_0 rise@0.000ns - clk_out2_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          0.600    -0.564    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X82Y104        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  robot_design_i/Clock_divider_0/inst/counter_reg[10]/Q
                         net (fo=4, routed)           0.134    -0.290    robot_design_i/Clock_divider_0/inst/counter_reg[10]
    SLICE_X82Y104        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.146 r  robot_design_i/Clock_divider_0/inst/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.146    robot_design_i/Clock_divider_0/inst/counter_reg[8]_i_1_n_4
    SLICE_X82Y104        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          0.871    -0.801    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X82Y104        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[11]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X82Y104        FDRE (Hold_fdre_C_D)         0.105    -0.459    robot_design_i/Clock_divider_0/inst/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 robot_design_i/Clock_divider_0/inst/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            robot_design_i/Clock_divider_0/inst/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_robot_design_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_robot_design_clk_wiz_0 rise@0.000ns - clk_out2_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.075%)  route 0.134ns (31.925%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          0.600    -0.564    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X82Y105        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  robot_design_i/Clock_divider_0/inst/counter_reg[14]/Q
                         net (fo=4, routed)           0.134    -0.290    robot_design_i/Clock_divider_0/inst/counter_reg[14]
    SLICE_X82Y105        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.146 r  robot_design_i/Clock_divider_0/inst/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.146    robot_design_i/Clock_divider_0/inst/counter_reg[12]_i_1_n_4
    SLICE_X82Y105        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          0.871    -0.801    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X82Y105        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[15]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X82Y105        FDRE (Hold_fdre_C_D)         0.105    -0.459    robot_design_i/Clock_divider_0/inst/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 robot_design_i/Clock_divider_0/inst/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            robot_design_i/Clock_divider_0/inst/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_robot_design_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_robot_design_clk_wiz_0 rise@0.000ns - clk_out2_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.075%)  route 0.134ns (31.925%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          0.600    -0.564    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X82Y106        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  robot_design_i/Clock_divider_0/inst/counter_reg[18]/Q
                         net (fo=3, routed)           0.134    -0.290    robot_design_i/Clock_divider_0/inst/counter_reg[18]
    SLICE_X82Y106        CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.146 r  robot_design_i/Clock_divider_0/inst/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.146    robot_design_i/Clock_divider_0/inst/counter_reg[16]_i_1_n_4
    SLICE_X82Y106        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          0.871    -0.801    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X82Y106        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[19]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X82Y106        FDRE (Hold_fdre_C_D)         0.105    -0.459    robot_design_i/Clock_divider_0/inst/counter_reg[19]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 robot_design_i/Clock_divider_0/inst/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            robot_design_i/Clock_divider_0/inst/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_robot_design_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_robot_design_clk_wiz_0 rise@0.000ns - clk_out2_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.251ns (57.758%)  route 0.184ns (42.242%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          0.600    -0.564    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X82Y106        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  robot_design_i/Clock_divider_0/inst/counter_reg[17]/Q
                         net (fo=4, routed)           0.184    -0.240    robot_design_i/Clock_divider_0/inst/counter_reg[17]
    SLICE_X82Y106        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.130 r  robot_design_i/Clock_divider_0/inst/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.130    robot_design_i/Clock_divider_0/inst/counter_reg[16]_i_1_n_6
    SLICE_X82Y106        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          0.871    -0.801    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X82Y106        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[17]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X82Y106        FDRE (Hold_fdre_C_D)         0.105    -0.459    robot_design_i/Clock_divider_0/inst/counter_reg[17]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 robot_design_i/Clock_divider_0/inst/counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            robot_design_i/Clock_divider_0/inst/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_robot_design_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_robot_design_clk_wiz_0 rise@0.000ns - clk_out2_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.251ns (57.752%)  route 0.184ns (42.248%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          0.600    -0.564    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X82Y104        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  robot_design_i/Clock_divider_0/inst/counter_reg[9]/Q
                         net (fo=4, routed)           0.184    -0.240    robot_design_i/Clock_divider_0/inst/counter_reg[9]
    SLICE_X82Y104        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.130 r  robot_design_i/Clock_divider_0/inst/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.130    robot_design_i/Clock_divider_0/inst/counter_reg[8]_i_1_n_6
    SLICE_X82Y104        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          0.871    -0.801    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X82Y104        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[9]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X82Y104        FDRE (Hold_fdre_C_D)         0.105    -0.459    robot_design_i/Clock_divider_0/inst/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 robot_design_i/Clock_divider_0/inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            robot_design_i/Clock_divider_0/inst/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_robot_design_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_robot_design_clk_wiz_0 rise@0.000ns - clk_out2_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.251ns (57.752%)  route 0.184ns (42.248%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          0.601    -0.563    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X82Y102        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  robot_design_i/Clock_divider_0/inst/counter_reg[1]/Q
                         net (fo=4, routed)           0.184    -0.239    robot_design_i/Clock_divider_0/inst/counter_reg[1]
    SLICE_X82Y102        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.129 r  robot_design_i/Clock_divider_0/inst/counter_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000    -0.129    robot_design_i/Clock_divider_0/inst/counter_reg[0]_i_2_n_6
    SLICE_X82Y102        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          0.873    -0.800    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X82Y102        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[1]/C
                         clock pessimism              0.237    -0.563    
    SLICE_X82Y102        FDRE (Hold_fdre_C_D)         0.105    -0.458    robot_design_i/Clock_divider_0/inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.129    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 robot_design_i/Clock_divider_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            robot_design_i/Clock_divider_0/inst/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out2_robot_design_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_robot_design_clk_wiz_0 rise@0.000ns - clk_out2_robot_design_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.256ns (58.077%)  route 0.185ns (41.923%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          0.601    -0.563    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X82Y102        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.422 f  robot_design_i/Clock_divider_0/inst/counter_reg[0]/Q
                         net (fo=4, routed)           0.185    -0.237    robot_design_i/Clock_divider_0/inst/counter_reg[0]
    SLICE_X82Y102        LUT1 (Prop_lut1_I0_O)        0.045    -0.192 r  robot_design_i/Clock_divider_0/inst/counter[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.192    robot_design_i/Clock_divider_0/inst/counter[0]_i_3_n_0
    SLICE_X82Y102        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.122 r  robot_design_i/Clock_divider_0/inst/counter_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.122    robot_design_i/Clock_divider_0/inst/counter_reg[0]_i_2_n_7
    SLICE_X82Y102        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          0.873    -0.800    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X82Y102        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[0]/C
                         clock pessimism              0.237    -0.563    
    SLICE_X82Y102        FDRE (Hold_fdre_C_D)         0.105    -0.458    robot_design_i/Clock_divider_0/inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.336    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_robot_design_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         25.000      22.845     BUFGCTRL_X0Y17   robot_design_i/clk_wiz/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y2  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X82Y102    robot_design_i/Clock_divider_0/inst/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X82Y104    robot_design_i/Clock_divider_0/inst/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X82Y104    robot_design_i/Clock_divider_0/inst/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X82Y105    robot_design_i/Clock_divider_0/inst/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X82Y105    robot_design_i/Clock_divider_0/inst/counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X82Y105    robot_design_i/Clock_divider_0/inst/counter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X82Y105    robot_design_i/Clock_divider_0/inst/counter_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X82Y106    robot_design_i/Clock_divider_0/inst/counter_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y2  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X82Y102    robot_design_i/Clock_divider_0/inst/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X82Y102    robot_design_i/Clock_divider_0/inst/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X82Y104    robot_design_i/Clock_divider_0/inst/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X82Y104    robot_design_i/Clock_divider_0/inst/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X82Y104    robot_design_i/Clock_divider_0/inst/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X82Y104    robot_design_i/Clock_divider_0/inst/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X82Y105    robot_design_i/Clock_divider_0/inst/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X82Y105    robot_design_i/Clock_divider_0/inst/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X82Y105    robot_design_i/Clock_divider_0/inst/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X82Y105    robot_design_i/Clock_divider_0/inst/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X82Y102    robot_design_i/Clock_divider_0/inst/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X82Y102    robot_design_i/Clock_divider_0/inst/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X82Y104    robot_design_i/Clock_divider_0/inst/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X82Y104    robot_design_i/Clock_divider_0/inst/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X82Y104    robot_design_i/Clock_divider_0/inst/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X82Y104    robot_design_i/Clock_divider_0/inst/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X82Y105    robot_design_i/Clock_divider_0/inst/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X82Y105    robot_design_i/Clock_divider_0/inst/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X82Y105    robot_design_i/Clock_divider_0/inst/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X82Y105    robot_design_i/Clock_divider_0/inst/counter_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_robot_design_clk_wiz_0
  To Clock:  clkfbout_robot_design_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_robot_design_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   robot_design_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            robot_design_i/RobotLogic_0/inst/pwmL_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.979ns  (logic 1.674ns (18.645%)  route 7.305ns (81.355%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_0_IBUF_inst/O
                         net (fo=37, routed)          6.498     8.022    robot_design_i/RobotLogic_0/inst/rstn
    SLICE_X83Y110        LUT1 (Prop_lut1_I0_O)        0.150     8.172 r  robot_design_i/RobotLogic_0/inst/pwmL[6]_i_1/O
                         net (fo=5, routed)           0.807     8.979    robot_design_i/RobotLogic_0/inst/p_0_in
    SLICE_X83Y110        FDRE                                         r  robot_design_i/RobotLogic_0/inst/pwmL_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            robot_design_i/RobotLogic_0/inst/pwmL_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.979ns  (logic 1.674ns (18.645%)  route 7.305ns (81.355%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_0_IBUF_inst/O
                         net (fo=37, routed)          6.498     8.022    robot_design_i/RobotLogic_0/inst/rstn
    SLICE_X83Y110        LUT1 (Prop_lut1_I0_O)        0.150     8.172 r  robot_design_i/RobotLogic_0/inst/pwmL[6]_i_1/O
                         net (fo=5, routed)           0.807     8.979    robot_design_i/RobotLogic_0/inst/p_0_in
    SLICE_X83Y110        FDRE                                         r  robot_design_i/RobotLogic_0/inst/pwmL_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            robot_design_i/RobotLogic_0/inst/pwmL_reg[6]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.979ns  (logic 1.674ns (18.645%)  route 7.305ns (81.355%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_0_IBUF_inst/O
                         net (fo=37, routed)          6.498     8.022    robot_design_i/RobotLogic_0/inst/rstn
    SLICE_X83Y110        LUT1 (Prop_lut1_I0_O)        0.150     8.172 r  robot_design_i/RobotLogic_0/inst/pwmL[6]_i_1/O
                         net (fo=5, routed)           0.807     8.979    robot_design_i/RobotLogic_0/inst/p_0_in
    SLICE_X83Y110        FDRE                                         r  robot_design_i/RobotLogic_0/inst/pwmL_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            robot_design_i/RobotLogic_0/inst/pwmR_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.979ns  (logic 1.674ns (18.645%)  route 7.305ns (81.355%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_0_IBUF_inst/O
                         net (fo=37, routed)          6.498     8.022    robot_design_i/RobotLogic_0/inst/rstn
    SLICE_X83Y110        LUT1 (Prop_lut1_I0_O)        0.150     8.172 r  robot_design_i/RobotLogic_0/inst/pwmL[6]_i_1/O
                         net (fo=5, routed)           0.807     8.979    robot_design_i/RobotLogic_0/inst/p_0_in
    SLICE_X83Y110        FDRE                                         r  robot_design_i/RobotLogic_0/inst/pwmR_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            robot_design_i/RobotLogic_0/inst/pwmR_reg[6]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.979ns  (logic 1.674ns (18.645%)  route 7.305ns (81.355%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_0_IBUF_inst/O
                         net (fo=37, routed)          6.498     8.022    robot_design_i/RobotLogic_0/inst/rstn
    SLICE_X83Y110        LUT1 (Prop_lut1_I0_O)        0.150     8.172 r  robot_design_i/RobotLogic_0/inst/pwmL[6]_i_1/O
                         net (fo=5, routed)           0.807     8.979    robot_design_i/RobotLogic_0/inst/p_0_in
    SLICE_X83Y110        FDRE                                         r  robot_design_i/RobotLogic_0/inst/pwmR_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Sensors[0]
                            (input port)
  Destination:            robot_design_i/RobotLogic_0/inst/pwmR_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.945ns  (logic 1.613ns (40.879%)  route 2.332ns (59.121%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E7                                                0.000     0.000 f  Sensors[0] (IN)
                         net (fo=0)                   0.000     0.000    Sensors[0]
    E7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 f  Sensors_IBUF[0]_inst/O
                         net (fo=5, routed)           2.332     3.821    robot_design_i/RobotLogic_0/inst/sensor[0]
    SLICE_X83Y110        LUT2 (Prop_lut2_I1_O)        0.124     3.945 r  robot_design_i/RobotLogic_0/inst/pwmR[5]_i_1/O
                         net (fo=1, routed)           0.000     3.945    robot_design_i/RobotLogic_0/inst/pwmR[5]_i_1_n_0
    SLICE_X83Y110        FDRE                                         r  robot_design_i/RobotLogic_0/inst/pwmR_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Sensors[0]
                            (input port)
  Destination:            robot_design_i/RobotLogic_0/inst/pwmR_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.901ns  (logic 1.641ns (42.059%)  route 2.260ns (57.941%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E7                                                0.000     0.000 f  Sensors[0] (IN)
                         net (fo=0)                   0.000     0.000    Sensors[0]
    E7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 f  Sensors_IBUF[0]_inst/O
                         net (fo=5, routed)           2.260     3.749    robot_design_i/RobotLogic_0/inst/sensor[0]
    SLICE_X83Y110        LUT3 (Prop_lut3_I1_O)        0.152     3.901 r  robot_design_i/RobotLogic_0/inst/pwmR[6]_i_1/O
                         net (fo=1, routed)           0.000     3.901    robot_design_i/RobotLogic_0/inst/pwmR[6]_i_1_n_0
    SLICE_X83Y110        FDRE                                         r  robot_design_i/RobotLogic_0/inst/pwmR_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Sensors[0]
                            (input port)
  Destination:            robot_design_i/RobotLogic_0/inst/pwmL_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.894ns  (logic 1.639ns (42.083%)  route 2.255ns (57.917%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E7                                                0.000     0.000 r  Sensors[0] (IN)
                         net (fo=0)                   0.000     0.000    Sensors[0]
    E7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Sensors_IBUF[0]_inst/O
                         net (fo=5, routed)           2.255     3.744    robot_design_i/RobotLogic_0/inst/sensor[0]
    SLICE_X83Y110        LUT3 (Prop_lut3_I0_O)        0.150     3.894 r  robot_design_i/RobotLogic_0/inst/pwmL[5]_i_1/O
                         net (fo=1, routed)           0.000     3.894    robot_design_i/RobotLogic_0/inst/p_1_in[5]
    SLICE_X83Y110        FDRE                                         r  robot_design_i/RobotLogic_0/inst/pwmL_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Sensors[0]
                            (input port)
  Destination:            robot_design_i/RobotLogic_0/inst/pwmL_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 1.613ns (41.640%)  route 2.260ns (58.360%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E7                                                0.000     0.000 f  Sensors[0] (IN)
                         net (fo=0)                   0.000     0.000    Sensors[0]
    E7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 f  Sensors_IBUF[0]_inst/O
                         net (fo=5, routed)           2.260     3.749    robot_design_i/RobotLogic_0/inst/sensor[0]
    SLICE_X83Y110        LUT3 (Prop_lut3_I2_O)        0.124     3.873 r  robot_design_i/RobotLogic_0/inst/pwmL[6]_i_2/O
                         net (fo=1, routed)           0.000     3.873    robot_design_i/RobotLogic_0/inst/p_1_in[6]
    SLICE_X83Y110        FDRE                                         r  robot_design_i/RobotLogic_0/inst/pwmL_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Sensors[0]
                            (input port)
  Destination:            robot_design_i/RobotLogic_0/inst/pwmL_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.868ns  (logic 1.613ns (41.693%)  route 2.255ns (58.307%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E7                                                0.000     0.000 r  Sensors[0] (IN)
                         net (fo=0)                   0.000     0.000    Sensors[0]
    E7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  Sensors_IBUF[0]_inst/O
                         net (fo=5, routed)           2.255     3.744    robot_design_i/RobotLogic_0/inst/sensor[0]
    SLICE_X83Y110        LUT3 (Prop_lut3_I1_O)        0.124     3.868 r  robot_design_i/RobotLogic_0/inst/pwmL[3]_i_1/O
                         net (fo=1, routed)           0.000     3.868    robot_design_i/RobotLogic_0/inst/p_1_in[3]
    SLICE_X83Y110        FDRE                                         r  robot_design_i/RobotLogic_0/inst/pwmL_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Sensors[1]
                            (input port)
  Destination:            robot_design_i/RobotLogic_0/inst/pwmR_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.898ns  (logic 0.273ns (30.382%)  route 0.625ns (69.618%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  Sensors[1] (IN)
                         net (fo=0)                   0.000     0.000    Sensors[1]
    J4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  Sensors_IBUF[1]_inst/O
                         net (fo=4, routed)           0.625     0.855    robot_design_i/RobotLogic_0/inst/sensor[1]
    SLICE_X83Y110        LUT3 (Prop_lut3_I0_O)        0.043     0.898 r  robot_design_i/RobotLogic_0/inst/pwmR[6]_i_1/O
                         net (fo=1, routed)           0.000     0.898    robot_design_i/RobotLogic_0/inst/pwmR[6]_i_1_n_0
    SLICE_X83Y110        FDRE                                         r  robot_design_i/RobotLogic_0/inst/pwmR_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Sensors[1]
                            (input port)
  Destination:            robot_design_i/RobotLogic_0/inst/pwmL_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.899ns  (logic 0.274ns (30.460%)  route 0.625ns (69.540%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 f  Sensors[1] (IN)
                         net (fo=0)                   0.000     0.000    Sensors[1]
    J4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 f  Sensors_IBUF[1]_inst/O
                         net (fo=4, routed)           0.625     0.855    robot_design_i/RobotLogic_0/inst/sensor[1]
    SLICE_X83Y110        LUT3 (Prop_lut3_I2_O)        0.044     0.899 r  robot_design_i/RobotLogic_0/inst/pwmL[5]_i_1/O
                         net (fo=1, routed)           0.000     0.899    robot_design_i/RobotLogic_0/inst/p_1_in[5]
    SLICE_X83Y110        FDRE                                         r  robot_design_i/RobotLogic_0/inst/pwmL_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Sensors[1]
                            (input port)
  Destination:            robot_design_i/RobotLogic_0/inst/pwmL_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.900ns  (logic 0.275ns (30.537%)  route 0.625ns (69.463%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 f  Sensors[1] (IN)
                         net (fo=0)                   0.000     0.000    Sensors[1]
    J4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 f  Sensors_IBUF[1]_inst/O
                         net (fo=4, routed)           0.625     0.855    robot_design_i/RobotLogic_0/inst/sensor[1]
    SLICE_X83Y110        LUT3 (Prop_lut3_I0_O)        0.045     0.900 r  robot_design_i/RobotLogic_0/inst/pwmL[3]_i_1/O
                         net (fo=1, routed)           0.000     0.900    robot_design_i/RobotLogic_0/inst/p_1_in[3]
    SLICE_X83Y110        FDRE                                         r  robot_design_i/RobotLogic_0/inst/pwmL_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Sensors[1]
                            (input port)
  Destination:            robot_design_i/RobotLogic_0/inst/pwmL_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.900ns  (logic 0.275ns (30.537%)  route 0.625ns (69.463%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  Sensors[1] (IN)
                         net (fo=0)                   0.000     0.000    Sensors[1]
    J4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  Sensors_IBUF[1]_inst/O
                         net (fo=4, routed)           0.625     0.855    robot_design_i/RobotLogic_0/inst/sensor[1]
    SLICE_X83Y110        LUT3 (Prop_lut3_I0_O)        0.045     0.900 r  robot_design_i/RobotLogic_0/inst/pwmL[6]_i_2/O
                         net (fo=1, routed)           0.000     0.900    robot_design_i/RobotLogic_0/inst/p_1_in[6]
    SLICE_X83Y110        FDRE                                         r  robot_design_i/RobotLogic_0/inst/pwmL_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Sensors[2]
                            (input port)
  Destination:            robot_design_i/RobotLogic_0/inst/pwmR_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.062ns  (logic 0.267ns (25.111%)  route 0.796ns (74.889%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J3                                                0.000     0.000 r  Sensors[2] (IN)
                         net (fo=0)                   0.000     0.000    Sensors[2]
    J3                   IBUF (Prop_ibuf_I_O)         0.222     0.222 r  Sensors_IBUF[2]_inst/O
                         net (fo=5, routed)           0.796     1.017    robot_design_i/RobotLogic_0/inst/sensor[2]
    SLICE_X83Y110        LUT2 (Prop_lut2_I0_O)        0.045     1.062 r  robot_design_i/RobotLogic_0/inst/pwmR[5]_i_1/O
                         net (fo=1, routed)           0.000     1.062    robot_design_i/RobotLogic_0/inst/pwmR[5]_i_1_n_0
    SLICE_X83Y110        FDRE                                         r  robot_design_i/RobotLogic_0/inst/pwmR_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            robot_design_i/RobotLogic_0/inst/pwmL_reg[3]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.772ns  (logic 0.335ns (8.868%)  route 3.438ns (91.132%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_0_IBUF_inst/O
                         net (fo=37, routed)          3.040     3.331    robot_design_i/RobotLogic_0/inst/rstn
    SLICE_X83Y110        LUT1 (Prop_lut1_I0_O)        0.043     3.374 r  robot_design_i/RobotLogic_0/inst/pwmL[6]_i_1/O
                         net (fo=5, routed)           0.398     3.772    robot_design_i/RobotLogic_0/inst/p_0_in
    SLICE_X83Y110        FDRE                                         r  robot_design_i/RobotLogic_0/inst/pwmL_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            robot_design_i/RobotLogic_0/inst/pwmL_reg[5]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.772ns  (logic 0.335ns (8.868%)  route 3.438ns (91.132%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_0_IBUF_inst/O
                         net (fo=37, routed)          3.040     3.331    robot_design_i/RobotLogic_0/inst/rstn
    SLICE_X83Y110        LUT1 (Prop_lut1_I0_O)        0.043     3.374 r  robot_design_i/RobotLogic_0/inst/pwmL[6]_i_1/O
                         net (fo=5, routed)           0.398     3.772    robot_design_i/RobotLogic_0/inst/p_0_in
    SLICE_X83Y110        FDRE                                         r  robot_design_i/RobotLogic_0/inst/pwmL_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            robot_design_i/RobotLogic_0/inst/pwmL_reg[6]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.772ns  (logic 0.335ns (8.868%)  route 3.438ns (91.132%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_0_IBUF_inst/O
                         net (fo=37, routed)          3.040     3.331    robot_design_i/RobotLogic_0/inst/rstn
    SLICE_X83Y110        LUT1 (Prop_lut1_I0_O)        0.043     3.374 r  robot_design_i/RobotLogic_0/inst/pwmL[6]_i_1/O
                         net (fo=5, routed)           0.398     3.772    robot_design_i/RobotLogic_0/inst/p_0_in
    SLICE_X83Y110        FDRE                                         r  robot_design_i/RobotLogic_0/inst/pwmL_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            robot_design_i/RobotLogic_0/inst/pwmR_reg[5]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.772ns  (logic 0.335ns (8.868%)  route 3.438ns (91.132%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_0_IBUF_inst/O
                         net (fo=37, routed)          3.040     3.331    robot_design_i/RobotLogic_0/inst/rstn
    SLICE_X83Y110        LUT1 (Prop_lut1_I0_O)        0.043     3.374 r  robot_design_i/RobotLogic_0/inst/pwmL[6]_i_1/O
                         net (fo=5, routed)           0.398     3.772    robot_design_i/RobotLogic_0/inst/p_0_in
    SLICE_X83Y110        FDRE                                         r  robot_design_i/RobotLogic_0/inst/pwmR_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            robot_design_i/RobotLogic_0/inst/pwmR_reg[6]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.772ns  (logic 0.335ns (8.868%)  route 3.438ns (91.132%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_0_IBUF_inst/O
                         net (fo=37, routed)          3.040     3.331    robot_design_i/RobotLogic_0/inst/rstn
    SLICE_X83Y110        LUT1 (Prop_lut1_I0_O)        0.043     3.374 r  robot_design_i/RobotLogic_0/inst/pwmL[6]_i_1/O
                         net (fo=5, routed)           0.398     3.772    robot_design_i/RobotLogic_0/inst/p_0_in
    SLICE_X83Y110        FDRE                                         r  robot_design_i/RobotLogic_0/inst/pwmR_reg[6]/R
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_robot_design_clk_wiz_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 robot_design_i/LPWM/inst/pwm_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.040ns  (logic 3.971ns (65.750%)  route 2.069ns (34.250%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          1.712    -0.828    robot_design_i/LPWM/inst/clk
    SLICE_X86Y112        FDRE                                         r  robot_design_i/LPWM/inst/pwm_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y112        FDRE (Prop_fdre_C_Q)         0.456    -0.372 r  robot_design_i/LPWM/inst/pwm_out_reg/Q
                         net (fo=2, routed)           2.069     1.697    pwm_0_OBUF
    K1                   OBUF (Prop_obuf_I_O)         3.515     5.212 r  pwm_0_OBUF_inst/O
                         net (fo=0)                   0.000     5.212    pwm_0
    K1                                                                r  pwm_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 robot_design_i/RPWM/inst/pwm_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.022ns  (logic 4.047ns (67.211%)  route 1.974ns (32.789%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          1.701    -0.839    robot_design_i/RPWM/inst/clk
    SLICE_X80Y115        FDRE                                         r  robot_design_i/RPWM/inst/pwm_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y115        FDRE (Prop_fdre_C_Q)         0.518    -0.321 r  robot_design_i/RPWM/inst/pwm_out_reg/Q
                         net (fo=2, routed)           1.974     1.653    pwm_2_OBUF
    F6                   OBUF (Prop_obuf_I_O)         3.529     5.183 r  pwm_2_OBUF_inst/O
                         net (fo=0)                   0.000     5.183    pwm_2
    F6                                                                r  pwm_2 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 robot_design_i/LPWM/inst/pwm_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.867ns  (logic 1.357ns (72.699%)  route 0.510ns (27.301%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          0.598    -0.566    robot_design_i/LPWM/inst/clk
    SLICE_X86Y112        FDRE                                         r  robot_design_i/LPWM/inst/pwm_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  robot_design_i/LPWM/inst/pwm_out_reg/Q
                         net (fo=2, routed)           0.510     0.085    pwm_0_OBUF
    K1                   OBUF (Prop_obuf_I_O)         1.216     1.301 r  pwm_0_OBUF_inst/O
                         net (fo=0)                   0.000     1.301    pwm_0
    K1                                                                r  pwm_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 robot_design_i/RPWM/inst/pwm_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm_2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.903ns  (logic 1.394ns (73.276%)  route 0.508ns (26.724%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          0.592    -0.572    robot_design_i/RPWM/inst/clk
    SLICE_X80Y115        FDRE                                         r  robot_design_i/RPWM/inst/pwm_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y115        FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  robot_design_i/RPWM/inst/pwm_out_reg/Q
                         net (fo=2, routed)           0.508     0.100    pwm_2_OBUF
    F6                   OBUF (Prop_obuf_I_O)         1.230     1.330 r  pwm_2_OBUF_inst/O
                         net (fo=0)                   0.000     1.330    pwm_2
    F6                                                                r  pwm_2 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_robot_design_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_robot_design_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_robot_design_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     5.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    robot_design_i/clk_wiz/inst/clkfbout_robot_design_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     3.327 f  robot_design_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    robot_design_i/clk_wiz/inst/clkfbout_buf_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_robot_design_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    robot_design_i/clk_wiz/inst/clkfbout_robot_design_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  robot_design_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    robot_design_i/clk_wiz/inst/clkfbout_buf_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_robot_design_clk_wiz_0

Max Delay            90 Endpoints
Min Delay            90 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            robot_design_i/RPWM/inst/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.772ns  (logic 1.648ns (16.865%)  route 8.124ns (83.135%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_0_IBUF_inst/O
                         net (fo=37, routed)          6.622     8.146    robot_design_i/RPWM/inst/rstn
    SLICE_X83Y112        LUT1 (Prop_lut1_I0_O)        0.124     8.270 r  robot_design_i/RPWM/inst/ccr[15]_i_1/O
                         net (fo=24, routed)          1.502     9.772    robot_design_i/RPWM/inst/ccr[15]_i_1_n_0
    SLICE_X78Y116        FDRE                                         r  robot_design_i/RPWM/inst/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          1.577    -1.444    robot_design_i/RPWM/inst/clk
    SLICE_X78Y116        FDRE                                         r  robot_design_i/RPWM/inst/cnt_reg[6]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            robot_design_i/RPWM/inst/cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.772ns  (logic 1.648ns (16.865%)  route 8.124ns (83.135%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.444ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_0_IBUF_inst/O
                         net (fo=37, routed)          6.622     8.146    robot_design_i/RPWM/inst/rstn
    SLICE_X83Y112        LUT1 (Prop_lut1_I0_O)        0.124     8.270 r  robot_design_i/RPWM/inst/ccr[15]_i_1/O
                         net (fo=24, routed)          1.502     9.772    robot_design_i/RPWM/inst/ccr[15]_i_1_n_0
    SLICE_X78Y116        FDRE                                         r  robot_design_i/RPWM/inst/cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          1.577    -1.444    robot_design_i/RPWM/inst/clk
    SLICE_X78Y116        FDRE                                         r  robot_design_i/RPWM/inst/cnt_reg[7]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            robot_design_i/RPWM/inst/psc_cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.645ns  (logic 1.648ns (17.088%)  route 7.997ns (82.912%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_0_IBUF_inst/O
                         net (fo=37, routed)          6.709     8.233    robot_design_i/RPWM/inst/rstn
    SLICE_X84Y115        LUT5 (Prop_lut5_I4_O)        0.124     8.357 r  robot_design_i/RPWM/inst/psc_cnt[0]_i_1/O
                         net (fo=16, routed)          1.287     9.645    robot_design_i/RPWM/inst/psc_cnt[0]_i_1_n_0
    SLICE_X83Y116        FDRE                                         r  robot_design_i/RPWM/inst/psc_cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          1.587    -1.434    robot_design_i/RPWM/inst/clk
    SLICE_X83Y116        FDRE                                         r  robot_design_i/RPWM/inst/psc_cnt_reg[12]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            robot_design_i/RPWM/inst/psc_cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.645ns  (logic 1.648ns (17.088%)  route 7.997ns (82.912%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_0_IBUF_inst/O
                         net (fo=37, routed)          6.709     8.233    robot_design_i/RPWM/inst/rstn
    SLICE_X84Y115        LUT5 (Prop_lut5_I4_O)        0.124     8.357 r  robot_design_i/RPWM/inst/psc_cnt[0]_i_1/O
                         net (fo=16, routed)          1.287     9.645    robot_design_i/RPWM/inst/psc_cnt[0]_i_1_n_0
    SLICE_X83Y116        FDRE                                         r  robot_design_i/RPWM/inst/psc_cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          1.587    -1.434    robot_design_i/RPWM/inst/clk
    SLICE_X83Y116        FDRE                                         r  robot_design_i/RPWM/inst/psc_cnt_reg[13]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            robot_design_i/RPWM/inst/psc_cnt_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.645ns  (logic 1.648ns (17.088%)  route 7.997ns (82.912%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_0_IBUF_inst/O
                         net (fo=37, routed)          6.709     8.233    robot_design_i/RPWM/inst/rstn
    SLICE_X84Y115        LUT5 (Prop_lut5_I4_O)        0.124     8.357 r  robot_design_i/RPWM/inst/psc_cnt[0]_i_1/O
                         net (fo=16, routed)          1.287     9.645    robot_design_i/RPWM/inst/psc_cnt[0]_i_1_n_0
    SLICE_X83Y116        FDRE                                         r  robot_design_i/RPWM/inst/psc_cnt_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          1.587    -1.434    robot_design_i/RPWM/inst/clk
    SLICE_X83Y116        FDRE                                         r  robot_design_i/RPWM/inst/psc_cnt_reg[14]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            robot_design_i/RPWM/inst/psc_cnt_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.645ns  (logic 1.648ns (17.088%)  route 7.997ns (82.912%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -1.434ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_0_IBUF_inst/O
                         net (fo=37, routed)          6.709     8.233    robot_design_i/RPWM/inst/rstn
    SLICE_X84Y115        LUT5 (Prop_lut5_I4_O)        0.124     8.357 r  robot_design_i/RPWM/inst/psc_cnt[0]_i_1/O
                         net (fo=16, routed)          1.287     9.645    robot_design_i/RPWM/inst/psc_cnt[0]_i_1_n_0
    SLICE_X83Y116        FDRE                                         r  robot_design_i/RPWM/inst/psc_cnt_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          1.587    -1.434    robot_design_i/RPWM/inst/clk
    SLICE_X83Y116        FDRE                                         r  robot_design_i/RPWM/inst/psc_cnt_reg[15]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            robot_design_i/LPWM/inst/cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.626ns  (logic 1.674ns (17.392%)  route 7.952ns (82.608%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_0_IBUF_inst/O
                         net (fo=37, routed)          6.622     8.146    robot_design_i/LPWM/inst/rstn
    SLICE_X83Y112        LUT1 (Prop_lut1_I0_O)        0.150     8.296 r  robot_design_i/LPWM/inst/ccr[15]_i_1/O
                         net (fo=24, routed)          1.330     9.626    robot_design_i/LPWM/inst/ccr[15]_i_1_n_0
    SLICE_X85Y109        FDRE                                         r  robot_design_i/LPWM/inst/cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          1.592    -1.429    robot_design_i/LPWM/inst/clk
    SLICE_X85Y109        FDRE                                         r  robot_design_i/LPWM/inst/cnt_reg[0]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            robot_design_i/LPWM/inst/cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.626ns  (logic 1.674ns (17.392%)  route 7.952ns (82.608%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_0_IBUF_inst/O
                         net (fo=37, routed)          6.622     8.146    robot_design_i/LPWM/inst/rstn
    SLICE_X83Y112        LUT1 (Prop_lut1_I0_O)        0.150     8.296 r  robot_design_i/LPWM/inst/ccr[15]_i_1/O
                         net (fo=24, routed)          1.330     9.626    robot_design_i/LPWM/inst/ccr[15]_i_1_n_0
    SLICE_X85Y109        FDRE                                         r  robot_design_i/LPWM/inst/cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          1.592    -1.429    robot_design_i/LPWM/inst/clk
    SLICE_X85Y109        FDRE                                         r  robot_design_i/LPWM/inst/cnt_reg[1]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            robot_design_i/LPWM/inst/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.626ns  (logic 1.674ns (17.392%)  route 7.952ns (82.608%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_0_IBUF_inst/O
                         net (fo=37, routed)          6.622     8.146    robot_design_i/LPWM/inst/rstn
    SLICE_X83Y112        LUT1 (Prop_lut1_I0_O)        0.150     8.296 r  robot_design_i/LPWM/inst/ccr[15]_i_1/O
                         net (fo=24, routed)          1.330     9.626    robot_design_i/LPWM/inst/ccr[15]_i_1_n_0
    SLICE_X85Y109        FDRE                                         r  robot_design_i/LPWM/inst/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          1.592    -1.429    robot_design_i/LPWM/inst/clk
    SLICE_X85Y109        FDRE                                         r  robot_design_i/LPWM/inst/cnt_reg[2]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            robot_design_i/LPWM/inst/cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.577ns  (logic 1.674ns (17.481%)  route 7.903ns (82.519%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.429ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_0_IBUF_inst/O
                         net (fo=37, routed)          6.622     8.146    robot_design_i/LPWM/inst/rstn
    SLICE_X83Y112        LUT1 (Prop_lut1_I0_O)        0.150     8.296 r  robot_design_i/LPWM/inst/ccr[15]_i_1/O
                         net (fo=24, routed)          1.281     9.577    robot_design_i/LPWM/inst/ccr[15]_i_1_n_0
    SLICE_X85Y110        FDRE                                         r  robot_design_i/LPWM/inst/cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          1.592    -1.429    robot_design_i/LPWM/inst/clk
    SLICE_X85Y110        FDRE                                         r  robot_design_i/LPWM/inst/cnt_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 robot_design_i/RobotLogic_0/inst/pwmL_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            robot_design_i/LPWM/inst/ccr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.387ns  (logic 0.249ns (64.312%)  route 0.138ns (35.688%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y110        FDRE                         0.000     0.000 r  robot_design_i/RobotLogic_0/inst/pwmL_reg[3]/C
    SLICE_X83Y110        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  robot_design_i/RobotLogic_0/inst/pwmL_reg[3]/Q
                         net (fo=1, routed)           0.138     0.342    robot_design_i/LPWM/inst/duty[3]
    SLICE_X83Y111        LUT4 (Prop_lut4_I0_O)        0.045     0.387 r  robot_design_i/LPWM/inst/ccr[3]_i_1/O
                         net (fo=1, routed)           0.000     0.387    robot_design_i/LPWM/inst/p_1_in[3]
    SLICE_X83Y111        FDRE                                         r  robot_design_i/LPWM/inst/ccr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          0.870    -0.803    robot_design_i/LPWM/inst/clk
    SLICE_X83Y111        FDRE                                         r  robot_design_i/LPWM/inst/ccr_reg[3]/C

Slack:                    inf
  Source:                 robot_design_i/RobotLogic_0/inst/pwmL_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            robot_design_i/LPWM/inst/ccr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.591ns  (logic 0.249ns (42.125%)  route 0.342ns (57.875%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y110        FDRE                         0.000     0.000 r  robot_design_i/RobotLogic_0/inst/pwmL_reg[6]/C
    SLICE_X83Y110        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  robot_design_i/RobotLogic_0/inst/pwmL_reg[6]/Q
                         net (fo=3, routed)           0.342     0.546    robot_design_i/LPWM/inst/duty[4]
    SLICE_X86Y111        LUT4 (Prop_lut4_I0_O)        0.045     0.591 r  robot_design_i/LPWM/inst/ccr[4]_i_1/O
                         net (fo=1, routed)           0.000     0.591    robot_design_i/LPWM/inst/p_1_in[4]
    SLICE_X86Y111        FDRE                                         r  robot_design_i/LPWM/inst/ccr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          0.871    -0.802    robot_design_i/LPWM/inst/clk
    SLICE_X86Y111        FDRE                                         r  robot_design_i/LPWM/inst/ccr_reg[4]/C

Slack:                    inf
  Source:                 robot_design_i/RobotLogic_0/inst/pwmL_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            robot_design_i/LPWM/inst/ccr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.599ns  (logic 0.249ns (41.548%)  route 0.350ns (58.452%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y110        FDRE                         0.000     0.000 r  robot_design_i/RobotLogic_0/inst/pwmL_reg[6]/C
    SLICE_X83Y110        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  robot_design_i/RobotLogic_0/inst/pwmL_reg[6]/Q
                         net (fo=3, routed)           0.350     0.554    robot_design_i/LPWM/inst/duty[6]
    SLICE_X84Y112        LUT4 (Prop_lut4_I0_O)        0.045     0.599 r  robot_design_i/LPWM/inst/ccr[6]_i_1/O
                         net (fo=1, routed)           0.000     0.599    robot_design_i/LPWM/inst/p_1_in[6]
    SLICE_X84Y112        FDRE                                         r  robot_design_i/LPWM/inst/ccr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          0.868    -0.805    robot_design_i/LPWM/inst/clk
    SLICE_X84Y112        FDRE                                         r  robot_design_i/LPWM/inst/ccr_reg[6]/C

Slack:                    inf
  Source:                 robot_design_i/RobotLogic_0/inst/pwmL_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            robot_design_i/RPWM/inst/ccr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.608ns  (logic 0.249ns (40.961%)  route 0.359ns (59.039%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y110        FDRE                         0.000     0.000 r  robot_design_i/RobotLogic_0/inst/pwmL_reg[6]/C
    SLICE_X83Y110        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  robot_design_i/RobotLogic_0/inst/pwmL_reg[6]/Q
                         net (fo=3, routed)           0.359     0.563    robot_design_i/RPWM/inst/duty[4]
    SLICE_X81Y114        LUT4 (Prop_lut4_I0_O)        0.045     0.608 r  robot_design_i/RPWM/inst/ccr[4]_i_1/O
                         net (fo=1, routed)           0.000     0.608    robot_design_i/RPWM/inst/p_1_in[4]
    SLICE_X81Y114        FDRE                                         r  robot_design_i/RPWM/inst/ccr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          0.862    -0.810    robot_design_i/RPWM/inst/clk
    SLICE_X81Y114        FDRE                                         r  robot_design_i/RPWM/inst/ccr_reg[4]/C

Slack:                    inf
  Source:                 robot_design_i/RobotLogic_0/inst/pwmL_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            robot_design_i/LPWM/inst/ccr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.622ns  (logic 0.290ns (46.628%)  route 0.332ns (53.372%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y110        FDRE                         0.000     0.000 r  robot_design_i/RobotLogic_0/inst/pwmL_reg[5]/C
    SLICE_X83Y110        FDRE (Prop_fdre_C_Q)         0.191     0.191 r  robot_design_i/RobotLogic_0/inst/pwmL_reg[5]/Q
                         net (fo=1, routed)           0.332     0.523    robot_design_i/LPWM/inst/duty[5]
    SLICE_X84Y112        LUT4 (Prop_lut4_I0_O)        0.099     0.622 r  robot_design_i/LPWM/inst/ccr[5]_i_1/O
                         net (fo=1, routed)           0.000     0.622    robot_design_i/LPWM/inst/p_1_in[5]
    SLICE_X84Y112        FDRE                                         r  robot_design_i/LPWM/inst/ccr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          0.868    -0.805    robot_design_i/LPWM/inst/clk
    SLICE_X84Y112        FDRE                                         r  robot_design_i/LPWM/inst/ccr_reg[5]/C

Slack:                    inf
  Source:                 robot_design_i/RobotLogic_0/inst/pwmR_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            robot_design_i/RPWM/inst/ccr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.705ns  (logic 0.249ns (35.327%)  route 0.456ns (64.673%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y110        FDRE                         0.000     0.000 r  robot_design_i/RobotLogic_0/inst/pwmR_reg[5]/C
    SLICE_X83Y110        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  robot_design_i/RobotLogic_0/inst/pwmR_reg[5]/Q
                         net (fo=2, routed)           0.456     0.660    robot_design_i/RPWM/inst/duty[3]
    SLICE_X81Y114        LUT4 (Prop_lut4_I0_O)        0.045     0.705 r  robot_design_i/RPWM/inst/ccr[3]_i_1/O
                         net (fo=1, routed)           0.000     0.705    robot_design_i/RPWM/inst/p_1_in[3]
    SLICE_X81Y114        FDRE                                         r  robot_design_i/RPWM/inst/ccr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          0.862    -0.810    robot_design_i/RPWM/inst/clk
    SLICE_X81Y114        FDRE                                         r  robot_design_i/RPWM/inst/ccr_reg[3]/C

Slack:                    inf
  Source:                 robot_design_i/RobotLogic_0/inst/pwmR_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            robot_design_i/RPWM/inst/ccr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.722ns  (logic 0.249ns (34.487%)  route 0.473ns (65.513%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y110        FDRE                         0.000     0.000 r  robot_design_i/RobotLogic_0/inst/pwmR_reg[5]/C
    SLICE_X83Y110        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  robot_design_i/RobotLogic_0/inst/pwmR_reg[5]/Q
                         net (fo=2, routed)           0.473     0.677    robot_design_i/RPWM/inst/duty[5]
    SLICE_X81Y113        LUT4 (Prop_lut4_I0_O)        0.045     0.722 r  robot_design_i/RPWM/inst/ccr[5]_i_1/O
                         net (fo=1, routed)           0.000     0.722    robot_design_i/RPWM/inst/p_1_in[5]
    SLICE_X81Y113        FDRE                                         r  robot_design_i/RPWM/inst/ccr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          0.862    -0.810    robot_design_i/RPWM/inst/clk
    SLICE_X81Y113        FDRE                                         r  robot_design_i/RPWM/inst/ccr_reg[5]/C

Slack:                    inf
  Source:                 robot_design_i/RobotLogic_0/inst/pwmR_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            robot_design_i/RPWM/inst/ccr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.806ns  (logic 0.289ns (35.836%)  route 0.517ns (64.164%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y110        FDRE                         0.000     0.000 r  robot_design_i/RobotLogic_0/inst/pwmR_reg[6]/C
    SLICE_X83Y110        FDRE (Prop_fdre_C_Q)         0.191     0.191 r  robot_design_i/RobotLogic_0/inst/pwmR_reg[6]/Q
                         net (fo=1, routed)           0.517     0.708    robot_design_i/RPWM/inst/duty[6]
    SLICE_X79Y114        LUT4 (Prop_lut4_I0_O)        0.098     0.806 r  robot_design_i/RPWM/inst/ccr[6]_i_1/O
                         net (fo=1, routed)           0.000     0.806    robot_design_i/RPWM/inst/p_1_in[6]
    SLICE_X79Y114        FDRE                                         r  robot_design_i/RPWM/inst/ccr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          0.860    -0.812    robot_design_i/RPWM/inst/clk
    SLICE_X79Y114        FDRE                                         r  robot_design_i/RPWM/inst/ccr_reg[6]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            robot_design_i/LPWM/inst/psc_cnt_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.165ns  (logic 0.337ns (10.631%)  route 2.829ns (89.369%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_0_IBUF_inst/O
                         net (fo=37, routed)          2.643     2.935    robot_design_i/LPWM/inst/rstn
    SLICE_X87Y108        LUT5 (Prop_lut5_I4_O)        0.045     2.980 r  robot_design_i/LPWM/inst/psc_cnt[0]_i_1/O
                         net (fo=16, routed)          0.186     3.165    robot_design_i/LPWM/inst/psc_cnt[0]_i_1_n_0
    SLICE_X86Y106        FDRE                                         r  robot_design_i/LPWM/inst/psc_cnt_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          0.872    -0.800    robot_design_i/LPWM/inst/clk
    SLICE_X86Y106        FDRE                                         r  robot_design_i/LPWM/inst/psc_cnt_reg[12]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            robot_design_i/LPWM/inst/psc_cnt_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_robot_design_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.165ns  (logic 0.337ns (10.631%)  route 2.829ns (89.369%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        -0.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  reset_0_IBUF_inst/O
                         net (fo=37, routed)          2.643     2.935    robot_design_i/LPWM/inst/rstn
    SLICE_X87Y108        LUT5 (Prop_lut5_I4_O)        0.045     2.980 r  robot_design_i/LPWM/inst/psc_cnt[0]_i_1/O
                         net (fo=16, routed)          0.186     3.165    robot_design_i/LPWM/inst/psc_cnt[0]_i_1_n_0
    SLICE_X86Y106        FDRE                                         r  robot_design_i/LPWM/inst/psc_cnt_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out1_robot_design_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=82, routed)          0.872    -0.800    robot_design_i/LPWM/inst/clk
    SLICE_X86Y106        FDRE                                         r  robot_design_i/LPWM/inst/psc_cnt_reg[13]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_robot_design_clk_wiz_0

Max Delay            56 Endpoints
Min Delay            56 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            robot_design_i/Clock_divider_0/inst/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.687ns  (logic 1.648ns (17.014%)  route 8.039ns (82.986%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_0_IBUF_inst/O
                         net (fo=37, routed)          6.498     8.022    robot_design_i/Clock_divider_0/inst/resetn
    SLICE_X83Y110        LUT2 (Prop_lut2_I1_O)        0.124     8.146 r  robot_design_i/Clock_divider_0/inst/counter[0]_i_1/O
                         net (fo=28, routed)          1.541     9.687    robot_design_i/Clock_divider_0/inst/counter[0]_i_1_n_0
    SLICE_X82Y102        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -4.751 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -3.112    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          1.595    -1.426    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X82Y102        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[0]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            robot_design_i/Clock_divider_0/inst/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.687ns  (logic 1.648ns (17.014%)  route 8.039ns (82.986%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_0_IBUF_inst/O
                         net (fo=37, routed)          6.498     8.022    robot_design_i/Clock_divider_0/inst/resetn
    SLICE_X83Y110        LUT2 (Prop_lut2_I1_O)        0.124     8.146 r  robot_design_i/Clock_divider_0/inst/counter[0]_i_1/O
                         net (fo=28, routed)          1.541     9.687    robot_design_i/Clock_divider_0/inst/counter[0]_i_1_n_0
    SLICE_X82Y102        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -4.751 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -3.112    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          1.595    -1.426    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X82Y102        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[1]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            robot_design_i/Clock_divider_0/inst/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.687ns  (logic 1.648ns (17.014%)  route 8.039ns (82.986%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_0_IBUF_inst/O
                         net (fo=37, routed)          6.498     8.022    robot_design_i/Clock_divider_0/inst/resetn
    SLICE_X83Y110        LUT2 (Prop_lut2_I1_O)        0.124     8.146 r  robot_design_i/Clock_divider_0/inst/counter[0]_i_1/O
                         net (fo=28, routed)          1.541     9.687    robot_design_i/Clock_divider_0/inst/counter[0]_i_1_n_0
    SLICE_X82Y102        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -4.751 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -3.112    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          1.595    -1.426    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X82Y102        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[2]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            robot_design_i/Clock_divider_0/inst/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.687ns  (logic 1.648ns (17.014%)  route 8.039ns (82.986%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_0_IBUF_inst/O
                         net (fo=37, routed)          6.498     8.022    robot_design_i/Clock_divider_0/inst/resetn
    SLICE_X83Y110        LUT2 (Prop_lut2_I1_O)        0.124     8.146 r  robot_design_i/Clock_divider_0/inst/counter[0]_i_1/O
                         net (fo=28, routed)          1.541     9.687    robot_design_i/Clock_divider_0/inst/counter[0]_i_1_n_0
    SLICE_X82Y102        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -4.751 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -3.112    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          1.595    -1.426    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X82Y102        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[3]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            robot_design_i/Clock_divider_0/inst/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.546ns  (logic 1.648ns (17.265%)  route 7.898ns (82.735%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_0_IBUF_inst/O
                         net (fo=37, routed)          6.498     8.022    robot_design_i/Clock_divider_0/inst/resetn
    SLICE_X83Y110        LUT2 (Prop_lut2_I1_O)        0.124     8.146 r  robot_design_i/Clock_divider_0/inst/counter[0]_i_1/O
                         net (fo=28, routed)          1.400     9.546    robot_design_i/Clock_divider_0/inst/counter[0]_i_1_n_0
    SLICE_X82Y103        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -4.751 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -3.112    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          1.594    -1.427    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X82Y103        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[4]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            robot_design_i/Clock_divider_0/inst/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.546ns  (logic 1.648ns (17.265%)  route 7.898ns (82.735%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_0_IBUF_inst/O
                         net (fo=37, routed)          6.498     8.022    robot_design_i/Clock_divider_0/inst/resetn
    SLICE_X83Y110        LUT2 (Prop_lut2_I1_O)        0.124     8.146 r  robot_design_i/Clock_divider_0/inst/counter[0]_i_1/O
                         net (fo=28, routed)          1.400     9.546    robot_design_i/Clock_divider_0/inst/counter[0]_i_1_n_0
    SLICE_X82Y103        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -4.751 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -3.112    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          1.594    -1.427    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X82Y103        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[5]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            robot_design_i/Clock_divider_0/inst/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.546ns  (logic 1.648ns (17.265%)  route 7.898ns (82.735%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_0_IBUF_inst/O
                         net (fo=37, routed)          6.498     8.022    robot_design_i/Clock_divider_0/inst/resetn
    SLICE_X83Y110        LUT2 (Prop_lut2_I1_O)        0.124     8.146 r  robot_design_i/Clock_divider_0/inst/counter[0]_i_1/O
                         net (fo=28, routed)          1.400     9.546    robot_design_i/Clock_divider_0/inst/counter[0]_i_1_n_0
    SLICE_X82Y103        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -4.751 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -3.112    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          1.594    -1.427    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X82Y103        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[6]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            robot_design_i/Clock_divider_0/inst/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.546ns  (logic 1.648ns (17.265%)  route 7.898ns (82.735%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_0_IBUF_inst/O
                         net (fo=37, routed)          6.498     8.022    robot_design_i/Clock_divider_0/inst/resetn
    SLICE_X83Y110        LUT2 (Prop_lut2_I1_O)        0.124     8.146 r  robot_design_i/Clock_divider_0/inst/counter[0]_i_1/O
                         net (fo=28, routed)          1.400     9.546    robot_design_i/Clock_divider_0/inst/counter[0]_i_1_n_0
    SLICE_X82Y103        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -4.751 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -3.112    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          1.594    -1.427    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X82Y103        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[7]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            robot_design_i/Clock_divider_0/inst/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.395ns  (logic 1.648ns (17.542%)  route 7.747ns (82.458%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_0_IBUF_inst/O
                         net (fo=37, routed)          6.498     8.022    robot_design_i/Clock_divider_0/inst/resetn
    SLICE_X83Y110        LUT2 (Prop_lut2_I1_O)        0.124     8.146 r  robot_design_i/Clock_divider_0/inst/counter[0]_i_1/O
                         net (fo=28, routed)          1.249     9.395    robot_design_i/Clock_divider_0/inst/counter[0]_i_1_n_0
    SLICE_X82Y104        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -4.751 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -3.112    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          1.594    -1.427    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X82Y104        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[10]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            robot_design_i/Clock_divider_0/inst/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.395ns  (logic 1.648ns (17.542%)  route 7.747ns (82.458%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  reset_0_IBUF_inst/O
                         net (fo=37, routed)          6.498     8.022    robot_design_i/Clock_divider_0/inst/resetn
    SLICE_X83Y110        LUT2 (Prop_lut2_I1_O)        0.124     8.146 r  robot_design_i/Clock_divider_0/inst/counter[0]_i_1/O
                         net (fo=28, routed)          1.249     9.395    robot_design_i/Clock_divider_0/inst/counter[0]_i_1_n_0
    SLICE_X82Y104        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    -4.751 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    -3.112    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          1.594    -1.427    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X82Y104        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            robot_design_i/Clock_divider_0/inst/counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.480ns  (logic 0.292ns (11.753%)  route 2.189ns (88.247%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  reset_0_IBUF_inst/O
                         net (fo=37, routed)          2.189     2.480    robot_design_i/Clock_divider_0/inst/resetn
    SLICE_X82Y102        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          0.873    -0.800    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X82Y102        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[0]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            robot_design_i/Clock_divider_0/inst/counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.480ns  (logic 0.292ns (11.753%)  route 2.189ns (88.247%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  reset_0_IBUF_inst/O
                         net (fo=37, routed)          2.189     2.480    robot_design_i/Clock_divider_0/inst/resetn
    SLICE_X82Y102        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          0.873    -0.800    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X82Y102        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[1]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            robot_design_i/Clock_divider_0/inst/counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.480ns  (logic 0.292ns (11.753%)  route 2.189ns (88.247%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  reset_0_IBUF_inst/O
                         net (fo=37, routed)          2.189     2.480    robot_design_i/Clock_divider_0/inst/resetn
    SLICE_X82Y102        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          0.873    -0.800    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X82Y102        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[2]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            robot_design_i/Clock_divider_0/inst/counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.480ns  (logic 0.292ns (11.753%)  route 2.189ns (88.247%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.800ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  reset_0_IBUF_inst/O
                         net (fo=37, routed)          2.189     2.480    robot_design_i/Clock_divider_0/inst/resetn
    SLICE_X82Y102        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          0.873    -0.800    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X82Y102        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[3]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            robot_design_i/Clock_divider_0/inst/counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.555ns  (logic 0.292ns (11.409%)  route 2.264ns (88.591%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  reset_0_IBUF_inst/O
                         net (fo=37, routed)          2.264     2.555    robot_design_i/Clock_divider_0/inst/resetn
    SLICE_X82Y103        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          0.871    -0.801    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X82Y103        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[4]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            robot_design_i/Clock_divider_0/inst/counter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.555ns  (logic 0.292ns (11.409%)  route 2.264ns (88.591%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  reset_0_IBUF_inst/O
                         net (fo=37, routed)          2.264     2.555    robot_design_i/Clock_divider_0/inst/resetn
    SLICE_X82Y103        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          0.871    -0.801    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X82Y103        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[5]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            robot_design_i/Clock_divider_0/inst/counter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.555ns  (logic 0.292ns (11.409%)  route 2.264ns (88.591%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  reset_0_IBUF_inst/O
                         net (fo=37, routed)          2.264     2.555    robot_design_i/Clock_divider_0/inst/resetn
    SLICE_X82Y103        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          0.871    -0.801    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X82Y103        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[6]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            robot_design_i/Clock_divider_0/inst/counter_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.555ns  (logic 0.292ns (11.409%)  route 2.264ns (88.591%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  reset_0_IBUF_inst/O
                         net (fo=37, routed)          2.264     2.555    robot_design_i/Clock_divider_0/inst/resetn
    SLICE_X82Y103        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          0.871    -0.801    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X82Y103        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[7]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            robot_design_i/Clock_divider_0/inst/counter_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.620ns  (logic 0.292ns (11.127%)  route 2.328ns (88.873%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  reset_0_IBUF_inst/O
                         net (fo=37, routed)          2.328     2.620    robot_design_i/Clock_divider_0/inst/resetn
    SLICE_X82Y104        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          0.871    -0.801    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X82Y104        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[10]/C

Slack:                    inf
  Source:                 reset_0
                            (input port)
  Destination:            robot_design_i/Clock_divider_0/inst/counter_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_robot_design_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.620ns  (logic 0.292ns (11.127%)  route 2.328ns (88.873%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.801ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  reset_0 (IN)
                         net (fo=0)                   0.000     0.000    reset_0
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  reset_0_IBUF_inst/O
                         net (fo=37, routed)          2.328     2.620    robot_design_i/Clock_divider_0/inst/resetn
    SLICE_X82Y104        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_robot_design_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    robot_design_i/clk_wiz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  robot_design_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    robot_design_i/clk_wiz/inst/clk_in1_robot_design_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  robot_design_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    robot_design_i/clk_wiz/inst/clk_out2_robot_design_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  robot_design_i/clk_wiz/inst/clkout2_buf/O
                         net (fo=28, routed)          0.871    -0.801    robot_design_i/Clock_divider_0/inst/clock_in
    SLICE_X82Y104        FDRE                                         r  robot_design_i/Clock_divider_0/inst/counter_reg[11]/C





