<module name="IPE3_LSE_ICONT" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="LSE_CTRL" acronym="LSE_CTRL" offset="0x0" width="32" description="Controller">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x00000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="INT_EOS_THRU" width="1" begin="12" end="12" resetval="0" description="int_eos through bit 0: LSE processes for the slice boundary after receiving int_eos. 1: int_eos is passed through to SYNCBOX_IPE3 without the process for the slice boundary." range="" rwaccess="RW"/>
    <bitfield id="ERR" width="3" begin="11" end="9" resetval="0x0" description="Error status bit [11]: DMA IP_CORE side [10]: DMA SL2 side [9]: CFG IP_CORE side 0: Sresp is not ERR. 1: Sresp is ERR. Writing 0 is ignored. These bits remain 1 until reset or until the host sets to 1." range="" rwaccess="RW WSpecial"/>
    <bitfield id="ADPTV_VALUE" width="1" begin="8" end="8" resetval="0" description="Status Adaptv_add() value. This signal is cleared if Token_clr = 1." range="" rwaccess="R"/>
    <bitfield id="TOKEN_CLR" width="1" begin="7" end="7" resetval="0" description="LSE internal signals are initialized to recognize the prologue (first MB): -Token status signal -Token start/end signal -DMA pointer Writing 0 is ignored. Writing 1 clears some internal signals. This is a self-clearing bit. The host always reads 0. If this is not used for initialization at prologue, some internal signals are kept. Synchronization does not function well." range="" rwaccess="W WSpecial"/>
    <bitfield id="SSM" width="1" begin="6" end="6" resetval="0" description="Single-step mode 1: Enable Single-step mode 0: Normal mode" range="" rwaccess="RW"/>
    <bitfield id="BFSW_CHG_DIS" width="1" begin="5" end="5" resetval="0" description="Disabled internal BFSW change 0: Enable internal BFSW change (default) Then, LSE controls BFSW after LD task completes. 1: Disable BFSW change (for host to control BFSW with each task step by step with LD_GO, Comp_GO and ST_GO)." range="" rwaccess="RW"/>
    <bitfield id="CSB" width="1" begin="4" end="4" resetval="0" description="Command status bit 0: LSE command is defined. 1: LSE command is undefined. Writing 0 is ignored . These bits remain 1 until reset or Token_clr or until host sets to 1." range="" rwaccess="RW WSpecial"/>
    <bitfield id="LD_GO" width="1" begin="3" end="3" resetval="0" description="Execute LOAD task in bypass mode. Target ParamAddr_ld_byps must be set before this bit is set. 1: Execute LD task. LSE accesses ParamAddr_ld_byps and executes the command for the LOAD task. 0: Idle Writing 0 is ignored. This bit is cleared after the LD task completes." range="" rwaccess="RW WSpecial"/>
    <bitfield id="COMP_GO" width="1" begin="2" end="2" resetval="0" description="Execute Comp task in bypass mode. 1: Execute Comp task. In single-step mode, LSE accesses ParamAddr_ld_byps and executes the command for the Comp task. In normal mode, LSE executes COMP commands followed by LD commands. 0: Idle Writing 0 is ignored. This bit is cleared after the Comp task completes." range="" rwaccess="RW WSpecial"/>
    <bitfield id="ST_GO" width="1" begin="1" end="1" resetval="0" description="Execute Store task in bypass mode. Target ParamAddr_st_byps must be set before this bit is set. 1: Execute Store task. LSE accesses ParamAddr_st_byps and executes the command for the Store task. 0: Idle Writing 0 is ignored. This bit is cleared after the ST task completes." range="" rwaccess="RW WSpecial"/>
    <bitfield id="SB_BYPS" width="1" begin="0" end="0" resetval="1" description="Sync-Box bypass mode 1: LSE functions in SYNCBOX_IPE3 bypass mode and executes the task of the go_bit. 0: LSE functions in normal SYNCBOX_IPE3 mode and waits for NewTaskSignal. This value must not change during execution." range="" rwaccess="RW"/>
  </register>
  <register id="LSE_PARAM" acronym="LSE_PARAM" offset="0x4" width="32" description="Parameter address for SB bypass mode">
    <bitfield id="PARAMADDR_LD_BYPS" width="16" begin="31" end="16" resetval="0x0000" description="Bypass mode only. Address of the first command of LD and COMP sequence (128-bit word unit). This is a 128-bit word address, not a byte address. The conversion from byte address to 128-bit word address must be done by CPU. IfLSE_CTRL SB_BYPS is 1, this value is used. In bypass mode, this address is given in this field, instead of through SYNCBOX_IPE3 And also, this field will be used in single-step mode." range="" rwaccess="RW"/>
    <bitfield id="PARAMADDR_ST_BYPS" width="16" begin="15" end="0" resetval="0x0000" description="Bypass mode only. Address of the first command of ST sequence (128-bit word unit). This is a 128-bit word address, not a byte address. The byte address is converted to a 128-bit word address by the CPU. IfLSE_CTRL SB_BYPS is 1, this value is used. In bypass mode, this address is given in this field, instead of through SYNCBOX_IPE3. This field is also used in single-step mode." range="" rwaccess="RW"/>
  </register>
</module>
