\hypertarget{register_8h_source}{}\doxysection{register.\+h}

\begin{DoxyCode}{0}
\DoxyCodeLine{1 \textcolor{preprocessor}{\#ifndef REGISTER\_H}}
\DoxyCodeLine{2 \textcolor{preprocessor}{\#define REGISTER\_H}}
\DoxyCodeLine{3 }
\DoxyCodeLine{4 \textcolor{keyword}{namespace }riscv\_emulator \{}
\DoxyCodeLine{5 }
\DoxyCodeLine{6 \textcolor{keyword}{const} \textcolor{keywordtype}{int} REGISTER\_BITS = 32;}
\DoxyCodeLine{7 }
\DoxyCodeLine{13 \textcolor{keyword}{class }\mbox{\hyperlink{classriscv__emulator_1_1_register}{Register}} \{}
\DoxyCodeLine{14     \textcolor{keyword}{private}:}
\DoxyCodeLine{15         \textcolor{keywordtype}{bool} contents[REGISTER\_BITS] = \{ \};}
\DoxyCodeLine{16     \textcolor{keyword}{public}:}
\DoxyCodeLine{20         \textcolor{keywordtype}{void} \mbox{\hyperlink{classriscv__emulator_1_1_register_a207d5b0d905ebe41c080756ddff00e9f}{set\_contents}}(\textcolor{keywordtype}{bool} updated\_contents[REGISTER\_BITS]);}
\DoxyCodeLine{24         \textcolor{keywordtype}{unsigned} \textcolor{keywordtype}{long} \mbox{\hyperlink{classriscv__emulator_1_1_register_a78680c9d3ccf94b7073fc9430c38fc4c}{get\_contents}}();}
\DoxyCodeLine{28         \textcolor{keywordtype}{void} \mbox{\hyperlink{classriscv__emulator_1_1_register_a3dd02ee32a15af2ab3aa43158d1d4c78}{copy\_contents}}(\textcolor{keywordtype}{bool} given\_array[REGISTER\_BITS]);}
\DoxyCodeLine{29 }
\DoxyCodeLine{30         \mbox{\hyperlink{classriscv__emulator_1_1_register}{Register}}();}
\DoxyCodeLine{31 \}; }
\DoxyCodeLine{32 }
\DoxyCodeLine{33 \} \textcolor{comment}{// riscv\_emulator}}
\DoxyCodeLine{34 }
\DoxyCodeLine{35 \textcolor{preprocessor}{\#endif}}

\end{DoxyCode}
