{
  "module_name": "dcore0_hmmu0_mmu_regs.h",
  "hash_id": "419ed9311db3382aad8e56974c3a5570d511d7027f9dd73f0bb32b5396baff06",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/gaudi2/asic_reg/dcore0_hmmu0_mmu_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_DCORE0_HMMU0_MMU_REGS_H_\n#define ASIC_REG_DCORE0_HMMU0_MMU_REGS_H_\n\n \n\n#define mmDCORE0_HMMU0_MMU_MMU_ENABLE 0x408000C\n\n#define mmDCORE0_HMMU0_MMU_FORCE_ORDERING 0x4080010\n\n#define mmDCORE0_HMMU0_MMU_FEATURE_ENABLE 0x4080014\n\n#define mmDCORE0_HMMU0_MMU_VA_ORDERING_MASK_38_7 0x4080018\n\n#define mmDCORE0_HMMU0_MMU_VA_ORDERING_MASK_64_39 0x408001C\n\n#define mmDCORE0_HMMU0_MMU_LOG2_DDR_SIZE 0x4080020\n\n#define mmDCORE0_HMMU0_MMU_SCRAMBLER 0x4080024\n\n#define mmDCORE0_HMMU0_MMU_MEM_INIT_BUSY 0x4080028\n\n#define mmDCORE0_HMMU0_MMU_SPI_SEI_MASK 0x408002C\n\n#define mmDCORE0_HMMU0_MMU_SPI_SEI_CAUSE 0x4080030\n\n#define mmDCORE0_HMMU0_MMU_PAGE_ERROR_CAPTURE 0x4080034\n\n#define mmDCORE0_HMMU0_MMU_PAGE_ERROR_CAPTURE_VA 0x4080038\n\n#define mmDCORE0_HMMU0_MMU_ACCESS_ERROR_CAPTURE 0x408003C\n\n#define mmDCORE0_HMMU0_MMU_ACCESS_ERROR_CAPTURE_VA 0x4080040\n\n#define mmDCORE0_HMMU0_MMU_ACCESS_PAGE_ERROR_VALID 0x4080044\n\n#define mmDCORE0_HMMU0_MMU_INTERRUPT_CLR 0x4080048\n\n#define mmDCORE0_HMMU0_MMU_INTERRUPT_MASK 0x408004C\n\n#define mmDCORE0_HMMU0_MMU_DBG_MEM_WRAP_RM 0x4080050\n\n#define mmDCORE0_HMMU0_MMU_SPI_CAUSE_CLR 0x4080054\n\n#define mmDCORE0_HMMU0_MMU_PIPE_CREDIT 0x4080058\n\n#define mmDCORE0_HMMU0_MMU_MMU_BYPASS 0x408006C\n\n#define mmDCORE0_HMMU0_MMU_STATIC_MULTI_PAGE_SIZE 0x4080070\n\n#define mmDCORE0_HMMU0_MMU_CORE_SEP_CACHE_RNG 0x40800A0\n\n#define mmDCORE0_HMMU0_MMU_CORE_SEP_SLICE_CRDT 0x40800D0\n\n#define mmDCORE0_HMMU0_MMU_TOTAL_SLICE_CREDIT 0x40800F4\n\n#define mmDCORE0_HMMU0_MMU_PAGE_FAULT_ID_LSB 0x40800F8\n\n#define mmDCORE0_HMMU0_MMU_PAGE_FAULT_ID_MSB 0x40800FC\n\n#define mmDCORE0_HMMU0_MMU_PAGE_ACCESS_ID_LSB 0x4080100\n\n#define mmDCORE0_HMMU0_MMU_PAGE_ACCESS_ID_MSB 0x4080104\n\n#define mmDCORE0_HMMU0_MMU_DDR_RANGE_REG_ENABLE 0x4080108\n\n#define mmDCORE0_HMMU0_MMU_MMU_RR_SEC_MIN_63_32_0 0x4080110\n\n#define mmDCORE0_HMMU0_MMU_MMU_RR_SEC_MIN_63_32_1 0x4080114\n\n#define mmDCORE0_HMMU0_MMU_MMU_RR_SEC_MIN_63_32_2 0x4080118\n\n#define mmDCORE0_HMMU0_MMU_MMU_RR_SEC_MIN_63_32_3 0x408011C\n\n#define mmDCORE0_HMMU0_MMU_MMU_RR_SEC_MIN_63_32_4 0x4080120\n\n#define mmDCORE0_HMMU0_MMU_MMU_RR_SEC_MIN_63_32_5 0x4080124\n\n#define mmDCORE0_HMMU0_MMU_MMU_RR_SEC_MIN_63_32_6 0x4080128\n\n#define mmDCORE0_HMMU0_MMU_MMU_RR_SEC_MIN_63_32_7 0x408012C\n\n#define mmDCORE0_HMMU0_MMU_MMU_RR_SEC_MIN_31_0_0 0x4080140\n\n#define mmDCORE0_HMMU0_MMU_MMU_RR_SEC_MIN_31_0_1 0x4080144\n\n#define mmDCORE0_HMMU0_MMU_MMU_RR_SEC_MIN_31_0_2 0x4080148\n\n#define mmDCORE0_HMMU0_MMU_MMU_RR_SEC_MIN_31_0_3 0x408014C\n\n#define mmDCORE0_HMMU0_MMU_MMU_RR_SEC_MIN_31_0_4 0x4080150\n\n#define mmDCORE0_HMMU0_MMU_MMU_RR_SEC_MIN_31_0_5 0x4080154\n\n#define mmDCORE0_HMMU0_MMU_MMU_RR_SEC_MIN_31_0_6 0x4080158\n\n#define mmDCORE0_HMMU0_MMU_MMU_RR_SEC_MIN_31_0_7 0x408015C\n\n#define mmDCORE0_HMMU0_MMU_MMU_RR_SEC_MAX_63_32_0 0x4080170\n\n#define mmDCORE0_HMMU0_MMU_MMU_RR_SEC_MAX_63_32_1 0x4080174\n\n#define mmDCORE0_HMMU0_MMU_MMU_RR_SEC_MAX_63_32_2 0x4080178\n\n#define mmDCORE0_HMMU0_MMU_MMU_RR_SEC_MAX_63_32_3 0x408017C\n\n#define mmDCORE0_HMMU0_MMU_MMU_RR_SEC_MAX_63_32_4 0x4080180\n\n#define mmDCORE0_HMMU0_MMU_MMU_RR_SEC_MAX_63_32_5 0x4080184\n\n#define mmDCORE0_HMMU0_MMU_MMU_RR_SEC_MAX_63_32_6 0x4080188\n\n#define mmDCORE0_HMMU0_MMU_MMU_RR_SEC_MAX_63_32_7 0x408018C\n\n#define mmDCORE0_HMMU0_MMU_MMU_RR_SEC_MAX_31_0_0 0x40801A0\n\n#define mmDCORE0_HMMU0_MMU_MMU_RR_SEC_MAX_31_0_1 0x40801A4\n\n#define mmDCORE0_HMMU0_MMU_MMU_RR_SEC_MAX_31_0_2 0x40801A8\n\n#define mmDCORE0_HMMU0_MMU_MMU_RR_SEC_MAX_31_0_3 0x40801AC\n\n#define mmDCORE0_HMMU0_MMU_MMU_RR_SEC_MAX_31_0_4 0x40801B0\n\n#define mmDCORE0_HMMU0_MMU_MMU_RR_SEC_MAX_31_0_5 0x40801B4\n\n#define mmDCORE0_HMMU0_MMU_MMU_RR_SEC_MAX_31_0_6 0x40801B8\n\n#define mmDCORE0_HMMU0_MMU_MMU_RR_SEC_MAX_31_0_7 0x40801BC\n\n#define mmDCORE0_HMMU0_MMU_MMU_RR_PRIV_MIN_63_32_0 0x40801D0\n\n#define mmDCORE0_HMMU0_MMU_MMU_RR_PRIV_MIN_63_32_1 0x40801D4\n\n#define mmDCORE0_HMMU0_MMU_MMU_RR_PRIV_MIN_63_32_2 0x40801D8\n\n#define mmDCORE0_HMMU0_MMU_MMU_RR_PRIV_MIN_63_32_3 0x40801DC\n\n#define mmDCORE0_HMMU0_MMU_MMU_RR_PRIV_MIN_63_32_4 0x40801E0\n\n#define mmDCORE0_HMMU0_MMU_MMU_RR_PRIV_MIN_63_32_5 0x40801E4\n\n#define mmDCORE0_HMMU0_MMU_MMU_RR_PRIV_MIN_63_32_6 0x40801E8\n\n#define mmDCORE0_HMMU0_MMU_MMU_RR_PRIV_MIN_63_32_7 0x40801EC\n\n#define mmDCORE0_HMMU0_MMU_MMU_RR_PRIV_MIN_31_0_0 0x4080200\n\n#define mmDCORE0_HMMU0_MMU_MMU_RR_PRIV_MIN_31_0_1 0x4080204\n\n#define mmDCORE0_HMMU0_MMU_MMU_RR_PRIV_MIN_31_0_2 0x4080208\n\n#define mmDCORE0_HMMU0_MMU_MMU_RR_PRIV_MIN_31_0_3 0x408020C\n\n#define mmDCORE0_HMMU0_MMU_MMU_RR_PRIV_MIN_31_0_4 0x4080210\n\n#define mmDCORE0_HMMU0_MMU_MMU_RR_PRIV_MIN_31_0_5 0x4080214\n\n#define mmDCORE0_HMMU0_MMU_MMU_RR_PRIV_MIN_31_0_6 0x4080218\n\n#define mmDCORE0_HMMU0_MMU_MMU_RR_PRIV_MIN_31_0_7 0x408021C\n\n#define mmDCORE0_HMMU0_MMU_MMU_RR_PRIV_MAX_63_32_0 0x4080230\n\n#define mmDCORE0_HMMU0_MMU_MMU_RR_PRIV_MAX_63_32_1 0x4080234\n\n#define mmDCORE0_HMMU0_MMU_MMU_RR_PRIV_MAX_63_32_2 0x4080238\n\n#define mmDCORE0_HMMU0_MMU_MMU_RR_PRIV_MAX_63_32_3 0x408023C\n\n#define mmDCORE0_HMMU0_MMU_MMU_RR_PRIV_MAX_63_32_4 0x4080240\n\n#define mmDCORE0_HMMU0_MMU_MMU_RR_PRIV_MAX_63_32_5 0x4080244\n\n#define mmDCORE0_HMMU0_MMU_MMU_RR_PRIV_MAX_63_32_6 0x4080248\n\n#define mmDCORE0_HMMU0_MMU_MMU_RR_PRIV_MAX_63_32_7 0x408024C\n\n#define mmDCORE0_HMMU0_MMU_MMU_RR_PRIV_MAX_31_0_0 0x4080260\n\n#define mmDCORE0_HMMU0_MMU_MMU_RR_PRIV_MAX_31_0_1 0x4080264\n\n#define mmDCORE0_HMMU0_MMU_MMU_RR_PRIV_MAX_31_0_2 0x4080268\n\n#define mmDCORE0_HMMU0_MMU_MMU_RR_PRIV_MAX_31_0_3 0x408026C\n\n#define mmDCORE0_HMMU0_MMU_MMU_RR_PRIV_MAX_31_0_4 0x4080270\n\n#define mmDCORE0_HMMU0_MMU_MMU_RR_PRIV_MAX_31_0_5 0x4080274\n\n#define mmDCORE0_HMMU0_MMU_MMU_RR_PRIV_MAX_31_0_6 0x4080278\n\n#define mmDCORE0_HMMU0_MMU_MMU_RR_PRIV_MAX_31_0_7 0x408027C\n\n#define mmDCORE0_HMMU0_MMU_ILLEGAL_ADDR_WRITE_63_32 0x4080290\n\n#define mmDCORE0_HMMU0_MMU_ILLEGAL_ADDR_WRITE_31_0 0x4080294\n\n#define mmDCORE0_HMMU0_MMU_ILLEGAL_ADDR_READ_63_32 0x4080298\n\n#define mmDCORE0_HMMU0_MMU_ILLEGAL_ADDR_READ_31_0 0x408029C\n\n#define mmDCORE0_HMMU0_MMU_RAZWI_WRITE_VLD 0x4080300\n\n#define mmDCORE0_HMMU0_MMU_RAZWI_WRITE_ID_31_0 0x4080304\n\n#define mmDCORE0_HMMU0_MMU_RAZWI_WRITE_ID_42_32 0x4080308\n\n#define mmDCORE0_HMMU0_MMU_RAZWI_READ_VLD 0x408030C\n\n#define mmDCORE0_HMMU0_MMU_RAZWI_READ_ID_31_0 0x4080310\n\n#define mmDCORE0_HMMU0_MMU_RAZWI_READ_ID_42_32 0x4080314\n\n#define mmDCORE0_HMMU0_MMU_MMU_SRC_NUM 0x408031C\n\n#define mmDCORE0_HMMU0_MMU_RAZWI_ADDR_LSB 0x4080320\n\n#define mmDCORE0_HMMU0_MMU_RAZWI_ADDR_MSB 0x4080324\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}