// Seed: 3006471479
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5;
  tri0 id_6, id_7;
  localparam id_8 = id_5.id_7;
  initial @(id_4) @(posedge -1) id_2 = -1'b0;
  wire id_9;
  wire id_10;
endmodule
module module_1 (
    output wor id_0,
    input uwire id_1,
    input uwire id_2,
    output wor id_3,
    output tri id_4,
    output tri id_5,
    output supply0 id_6,
    input uwire id_7,
    output uwire id_8,
    output tri id_9,
    input supply1 id_10,
    input tri id_11
);
  wire id_13, id_14;
  xor primCall (id_9, id_7, id_13, id_11, id_2, id_14, id_1, id_10);
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13,
      id_13
  );
  assign modCall_1.id_2 = 0;
  wire id_15;
endmodule
