	[00000000] <-- 3408040C
	[00000004] <-- 8D090000
	[00000008] <-- 340A0010
	[0000000C] <-- 01494804
	[00000010] <-- 340C0408
	[00000014] <-- 340A0400
	[00000018] <-- 8D4B0000
	[0000001C] <-- 1160FFFE
	[00000020] <-- 8D880000
	[00000024] <-- 01094025
	[00000028] <-- AD880000
	[0000002C] <-- FFFFFFFF
	[00000200] <-- 34080414
	[00000204] <-- 8D090000
	[00000208] <-- 340A0408
	[0000020C] <-- AD490000
	[00000210] <-- 34090400
	[00000214] <-- 340A0001
	[00000218] <-- AD2A0000
	[0000021C] <-- FFFFFFFF
	[00000400] <-- 00000000
	[00000408] <-- 00000000
	[0000040C] <-- 0000DEAD
	[00000410] <-- 00000000
	[00000414] <-- 0000BEEF
25 words loaded from meminit.hex
Starting simulation...

	Core 1
	PC <-- 00000000
	Core 2
	PC <-- 00000200

00000000(Core 1): 3408040C ORI R8, R0, 1036
	PC <-- 00000004
	R8 <-- 0000040C

00000004(Core 1): 8D090000 LW R9, 0(R8)
	PC <-- 00000008
	[word read from 0000040C]
	R9 <-- 0000DEAD

00000008(Core 1): 340A0010 ORI R10, R0, 16
	PC <-- 0000000C
	R10 <-- 00000010

00000200(Core 2): 34080414 ORI R8, R0, 1044
	PC <-- 00000204
	R8 <-- 00000414

00000204(Core 2): 8D090000 LW R9, 0(R8)
	PC <-- 00000208
	[word read from 00000414]
	R9 <-- 0000BEEF

0000000C(Core 1): 01494804 SLLV R9, R10, R9
	PC <-- 00000010
	R9 <-- DEAD0000

00000208(Core 2): 340A0408 ORI R10, R0, 1032
	PC <-- 0000020C
	R10 <-- 00000408

0000020C(Core 2): AD490000 SW R9, 0(R10)
	PC <-- 00000210
	[00000408] <-- 0000BEEF

00000210(Core 2): 34090400 ORI R9, R0, 1024
	PC <-- 00000214
	R9 <-- 00000400

00000010(Core 1): 340C0408 ORI R12, R0, 1032
	PC <-- 00000014
	R12 <-- 00000408

00000214(Core 2): 340A0001 ORI R10, R0, 1
	PC <-- 00000218
	R10 <-- 00000001

00000218(Core 2): AD2A0000 SW R10, 0(R9)
	PC <-- 0000021C
	[00000400] <-- 00000001

0000021C(Core 2): FFFFFFFF HALT
	PC <-- 00000220
HALT executed(Core 2).

00000014(Core 1): 340A0400 ORI R10, R0, 1024
	PC <-- 00000018
	R10 <-- 00000400

00000018(Core 1): 8D4B0000 LW R11, 0(R10)
	PC <-- 0000001C
	[word read from 00000400]
	R11 <-- 00000001

0000001C(Core 1): 1160FFFE BEQ R11, R0, 24
	PC <-- 00000020

00000020(Core 1): 8D880000 LW R8, 0(R12)
	PC <-- 00000024
	[word read from 00000408]
	R8 <-- 0000BEEF

00000024(Core 1): 01094025 OR R8, R8, R9
	PC <-- 00000028
	R8 <-- DEADBEEF

00000028(Core 1): AD880000 SW R8, 0(R12)
	PC <-- 0000002C
	[00000408] <-- DEADBEEF

0000002C(Core 1): FFFFFFFF HALT
	PC <-- 00000030
HALT executed(Core 1).
Done simulating...

Instruction Breakdown:

		Core 1
	  BEQ:    1 (8.33%)
	  ORI:    4 (33.33%)
	   LW:    3 (25.00%)
	   SW:    1 (8.33%)
	 HALT:    1 (8.33%)
	 SLLV:    1 (8.33%)
	   OR:    1 (8.33%)
	 TOTAL:   12

	PC: 00000030

General Purpose Registers:
	R 0: 00000000	R 1: 00000000	R 2: 00000000	R 3: 00000000
	R 4: 00000000	R 5: 00000000	R 6: 00000000	R 7: 00000000
	R 8: DEADBEEF	R 9: DEAD0000	R10: 00000400	R11: 00000001
	R12: 00000408	R13: 00000000	R14: 00000000	R15: 00000000
	R16: 00000000	R17: 00000000	R18: 00000000	R19: 00000000
	R20: 00000000	R21: 00000000	R22: 00000000	R23: 00000000
	R24: 00000000	R25: 00000000	R26: 00000000	R27: 00000000
	R28: 00000000	R29: 00000000	R30: 00000000	R31: 00000000


		Core 2
	  ORI:    4 (50.00%)
	   LW:    1 (12.50%)
	   SW:    2 (25.00%)
	 HALT:    1 (12.50%)
	 TOTAL:    8

	PC: 00000220

General Purpose Registers:
	R 0: 00000000	R 1: 00000000	R 2: 00000000	R 3: 00000000
	R 4: 00000000	R 5: 00000000	R 6: 00000000	R 7: 00000000
	R 8: 00000414	R 9: 00000400	R10: 00000001	R11: 00000000
	R12: 00000000	R13: 00000000	R14: 00000000	R15: 00000000
	R16: 00000000	R17: 00000000	R18: 00000000	R19: 00000000
	R20: 00000000	R21: 00000000	R22: 00000000	R23: 00000000
	R24: 00000000	R25: 00000000	R26: 00000000	R27: 00000000
	R28: 00000000	R29: 00000000	R30: 00000000	R31: 00000000
