{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 02 10:49:44 2020 " "Info: Processing started: Thu Jul 02 10:49:44 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab5_1 -c lab5_1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab5_1 -c lab5_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5_1.v 7 7 " "Info: Found 7 design units, including 7 entities, in source file lab5_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5_1 " "Info: Found entity 1: lab5_1" {  } { { "lab5_1.v" "" { Text "C:/altera/90sp2/quartus/lab5/lab5_1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 key_decode " "Info: Found entity 2: key_decode" {  } { { "lab5_1.v" "" { Text "C:/altera/90sp2/quartus/lab5/lab5_1.v" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 key_led " "Info: Found entity 3: key_led" {  } { { "lab5_1.v" "" { Text "C:/altera/90sp2/quartus/lab5/lab5_1.v" 62 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 key_buf " "Info: Found entity 4: key_buf" {  } { { "lab5_1.v" "" { Text "C:/altera/90sp2/quartus/lab5/lab5_1.v" 76 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 freq_div " "Info: Found entity 5: freq_div" {  } { { "lab5_1.v" "" { Text "C:/altera/90sp2/quartus/lab5/lab5_1.v" 91 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 count4 " "Info: Found entity 6: count4" {  } { { "lab5_1.v" "" { Text "C:/altera/90sp2/quartus/lab5/lab5_1.v" 111 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 bcd_led " "Info: Found entity 7: bcd_led" {  } { { "lab5_1.v" "" { Text "C:/altera/90sp2/quartus/lab5/lab5_1.v" 124 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab5_1.v(13) " "Critical Warning (10846): Verilog HDL Instantiation warning at lab5_1.v(13): instance has no name" {  } { { "lab5_1.v" "" { Text "C:/altera/90sp2/quartus/lab5/lab5_1.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab5_1.v(71) " "Critical Warning (10846): Verilog HDL Instantiation warning at lab5_1.v(71): instance has no name" {  } { { "lab5_1.v" "" { Text "C:/altera/90sp2/quartus/lab5/lab5_1.v" 71 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab5_1.v(72) " "Critical Warning (10846): Verilog HDL Instantiation warning at lab5_1.v(72): instance has no name" {  } { { "lab5_1.v" "" { Text "C:/altera/90sp2/quartus/lab5/lab5_1.v" 72 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab5_1.v(73) " "Critical Warning (10846): Verilog HDL Instantiation warning at lab5_1.v(73): instance has no name" {  } { { "lab5_1.v" "" { Text "C:/altera/90sp2/quartus/lab5/lab5_1.v" 73 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab5_1.v(14) " "Critical Warning (10846): Verilog HDL Instantiation warning at lab5_1.v(14): instance has no name" {  } { { "lab5_1.v" "" { Text "C:/altera/90sp2/quartus/lab5/lab5_1.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lab5_1.v(15) " "Critical Warning (10846): Verilog HDL Instantiation warning at lab5_1.v(15): instance has no name" {  } { { "lab5_1.v" "" { Text "C:/altera/90sp2/quartus/lab5/lab5_1.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab5_1 " "Info: Elaborating entity \"lab5_1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_div freq_div:comb_5 " "Info: Elaborating entity \"freq_div\" for hierarchy \"freq_div:comb_5\"" {  } { { "lab5_1.v" "comb_5" { Text "C:/altera/90sp2/quartus/lab5/lab5_1.v" 13 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i lab5_1.v(101) " "Warning (10240): Verilog HDL Always Construct warning at lab5_1.v(101): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "lab5_1.v" "" { Text "C:/altera/90sp2/quartus/lab5/lab5_1.v" 101 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_led key_led:comb_6 " "Info: Elaborating entity \"key_led\" for hierarchy \"key_led:comb_6\"" {  } { { "lab5_1.v" "comb_6" { Text "C:/altera/90sp2/quartus/lab5/lab5_1.v" 14 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count4 key_led:comb_6\|count4:comb_4 " "Info: Elaborating entity \"count4\" for hierarchy \"key_led:comb_6\|count4:comb_4\"" {  } { { "lab5_1.v" "comb_4" { Text "C:/altera/90sp2/quartus/lab5/lab5_1.v" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_decode key_led:comb_6\|key_decode:comb_5 " "Info: Elaborating entity \"key_decode\" for hierarchy \"key_led:comb_6\|key_decode:comb_5\"" {  } { { "lab5_1.v" "comb_5" { Text "C:/altera/90sp2/quartus/lab5/lab5_1.v" 72 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_buf key_led:comb_6\|key_buf:comb_6 " "Info: Elaborating entity \"key_buf\" for hierarchy \"key_led:comb_6\|key_buf:comb_6\"" {  } { { "lab5_1.v" "comb_6" { Text "C:/altera/90sp2/quartus/lab5/lab5_1.v" 73 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_led bcd_led:comb_7 " "Info: Elaborating entity \"bcd_led\" for hierarchy \"bcd_led:comb_7\"" {  } { { "lab5_1.v" "comb_7" { Text "C:/altera/90sp2/quartus/lab5/lab5_1.v" 15 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IOPT_LPM_COUNTER_INFERRED" "freq_div:comb_5\|divider\[0\]~0 13 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=13) from the following logic: \"freq_div:comb_5\|divider\[0\]~0\"" {  } { { "lab5_1.v" "divider\[0\]~0" { Text "C:/altera/90sp2/quartus/lab5/lab5_1.v" 107 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "freq_div:comb_5\|lpm_counter:divider_rtl_0 " "Info: Elaborated megafunction instantiation \"freq_div:comb_5\|lpm_counter:divider_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "freq_div:comb_5\|lpm_counter:divider_rtl_0 " "Info: Instantiated megafunction \"freq_div:comb_5\|lpm_counter:divider_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 13 " "Info: Parameter \"LPM_WIDTH\" = \"13\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "freq_div:comb_5\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter freq_div:comb_5\|lpm_counter:divider_rtl_0 " "Info: Elaborated megafunction instantiation \"freq_div:comb_5\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\", which is child of megafunction instantiation \"freq_div:comb_5\|lpm_counter:divider_rtl_0\"" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 425 4 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "sel\[2\] GND " "Warning (13410): Pin \"sel\[2\]\" is stuck at GND" {  } { { "lab5_1.v" "" { Text "C:/altera/90sp2/quartus/lab5/lab5_1.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "led_com VCC " "Warning (13410): Pin \"led_com\" is stuck at VCC" {  } { { "lab5_1.v" "" { Text "C:/altera/90sp2/quartus/lab5/lab5_1.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "lab5_1.v" "" { Text "C:/altera/90sp2/quartus/lab5/lab5_1.v" 87 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "61 " "Info: Implemented 61 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Info: Implemented 14 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "42 " "Info: Implemented 42 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "237 " "Info: Peak virtual memory: 237 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 02 10:49:46 2020 " "Info: Processing ended: Thu Jul 02 10:49:46 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
