module mux4_1(out,out_m,i0,i1,i2,i3,s1,s0);
  input i0,i1,i2,i3,s1,s0;
  output  out,out_m;
  wire mux1,mux2;
  mux2_1 mux_1(mux1,i0,i1,s1);
  mux2_1 mux_2(mux2,i2,i3,s1);
  mux2_1 mux_3(out,mux1,mux2,s0);
  sum sum_1(i0,i1,i2,i3,out_m);
endmodule

module mux2_1(out,a,b,s);
  input a,b,s;
  wire and_1,and_2,s_c;
  output out;
  not (s_c,s);
  and (and_1,a,s_c);
  and (and_2,b,s);
  or (out,and_1,and_2);
  endmodule
  
module sum(a,b,c,s,out_s);
  input a,b,c,s;
  output reg out_s;
  initial begin
  if (s == 1'b0)
    assign out_s = a+b;
  else
    assign out_s = a+c;
  $display("the sum is %b",out_s);
end
endmodule
  
