module SRLatch_tb();
 reg S, R;  
wire Q, Q_bar; 
SR_LATCH dut(S, R, Q, Q_bar);
initial begin
   $dumpfile("srlatch.vcd");
   $dumpvars;
    S=0; R=0; #5
    S=0; R=1; #5
    S=1; R=0; #5
    S=1; R=1; #5
    $monitor("S=%b, R=%b ==> Q=%b, Q_bar=%b # invalid state, so discount error",
              S, R, Q, Q_bar);
end
endmodule

