Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /cad1/Xilinx/Vivado/2016.2/bin/unwrapped/lnx64.o/xelab -wto f1a030eb72f44efca035727241454eb7 --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot wrapper_tb_func_synth xil_defaultlib.wrapper_tb xil_defaultlib.glbl -log elaborate.log -cc clang 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <image_processor_wrapper> not found while processing module instance <image_processor_wrapper_inst> [/nfs/ug/homes-3/v/veiranei/ece532/img_proc_full/jpeg.srcs/sim_1/wrapper_tb.v:11]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
