
Levitador_revancha.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b034  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a8  0800b144  0800b144  0000c144  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b1ec  0800b1ec  0000d240  2**0
                  CONTENTS
  4 .ARM          00000008  0800b1ec  0800b1ec  0000c1ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b1f4  0800b1f4  0000d240  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b1f4  0800b1f4  0000c1f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b1f8  0800b1f8  0000c1f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000240  20000000  0800b1fc  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001460  20000240  0800b43c  0000d240  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200016a0  0800b43c  0000d6a0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000d240  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013964  00000000  00000000  0000d269  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000364e  00000000  00000000  00020bcd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000011e0  00000000  00000000  00024220  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d94  00000000  00000000  00025400  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001ad9f  00000000  00000000  00026194  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016413  00000000  00000000  00040f33  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009237a  00000000  00000000  00057346  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e96c0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005030  00000000  00000000  000e9704  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  000ee734  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000240 	.word	0x20000240
 800012c:	00000000 	.word	0x00000000
 8000130:	0800b12c 	.word	0x0800b12c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000244 	.word	0x20000244
 800014c:	0800b12c 	.word	0x0800b12c

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_dmul>:
 8000160:	b570      	push	{r4, r5, r6, lr}
 8000162:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000166:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800016a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800016e:	bf1d      	ittte	ne
 8000170:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000174:	ea94 0f0c 	teqne	r4, ip
 8000178:	ea95 0f0c 	teqne	r5, ip
 800017c:	f000 f8de 	bleq	800033c <__aeabi_dmul+0x1dc>
 8000180:	442c      	add	r4, r5
 8000182:	ea81 0603 	eor.w	r6, r1, r3
 8000186:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800018a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800018e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000192:	bf18      	it	ne
 8000194:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000198:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800019c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80001a0:	d038      	beq.n	8000214 <__aeabi_dmul+0xb4>
 80001a2:	fba0 ce02 	umull	ip, lr, r0, r2
 80001a6:	f04f 0500 	mov.w	r5, #0
 80001aa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80001ae:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80001b2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80001b6:	f04f 0600 	mov.w	r6, #0
 80001ba:	fbe1 5603 	umlal	r5, r6, r1, r3
 80001be:	f09c 0f00 	teq	ip, #0
 80001c2:	bf18      	it	ne
 80001c4:	f04e 0e01 	orrne.w	lr, lr, #1
 80001c8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80001cc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80001d0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80001d4:	d204      	bcs.n	80001e0 <__aeabi_dmul+0x80>
 80001d6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80001da:	416d      	adcs	r5, r5
 80001dc:	eb46 0606 	adc.w	r6, r6, r6
 80001e0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80001e4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80001e8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80001ec:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80001f0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80001f4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80001f8:	bf88      	it	hi
 80001fa:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80001fe:	d81e      	bhi.n	800023e <__aeabi_dmul+0xde>
 8000200:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000204:	bf08      	it	eq
 8000206:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800020a:	f150 0000 	adcs.w	r0, r0, #0
 800020e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000212:	bd70      	pop	{r4, r5, r6, pc}
 8000214:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000218:	ea46 0101 	orr.w	r1, r6, r1
 800021c:	ea40 0002 	orr.w	r0, r0, r2
 8000220:	ea81 0103 	eor.w	r1, r1, r3
 8000224:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000228:	bfc2      	ittt	gt
 800022a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800022e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000232:	bd70      	popgt	{r4, r5, r6, pc}
 8000234:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000238:	f04f 0e00 	mov.w	lr, #0
 800023c:	3c01      	subs	r4, #1
 800023e:	f300 80ab 	bgt.w	8000398 <__aeabi_dmul+0x238>
 8000242:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000246:	bfde      	ittt	le
 8000248:	2000      	movle	r0, #0
 800024a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800024e:	bd70      	pople	{r4, r5, r6, pc}
 8000250:	f1c4 0400 	rsb	r4, r4, #0
 8000254:	3c20      	subs	r4, #32
 8000256:	da35      	bge.n	80002c4 <__aeabi_dmul+0x164>
 8000258:	340c      	adds	r4, #12
 800025a:	dc1b      	bgt.n	8000294 <__aeabi_dmul+0x134>
 800025c:	f104 0414 	add.w	r4, r4, #20
 8000260:	f1c4 0520 	rsb	r5, r4, #32
 8000264:	fa00 f305 	lsl.w	r3, r0, r5
 8000268:	fa20 f004 	lsr.w	r0, r0, r4
 800026c:	fa01 f205 	lsl.w	r2, r1, r5
 8000270:	ea40 0002 	orr.w	r0, r0, r2
 8000274:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000278:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800027c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000280:	fa21 f604 	lsr.w	r6, r1, r4
 8000284:	eb42 0106 	adc.w	r1, r2, r6
 8000288:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800028c:	bf08      	it	eq
 800028e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000292:	bd70      	pop	{r4, r5, r6, pc}
 8000294:	f1c4 040c 	rsb	r4, r4, #12
 8000298:	f1c4 0520 	rsb	r5, r4, #32
 800029c:	fa00 f304 	lsl.w	r3, r0, r4
 80002a0:	fa20 f005 	lsr.w	r0, r0, r5
 80002a4:	fa01 f204 	lsl.w	r2, r1, r4
 80002a8:	ea40 0002 	orr.w	r0, r0, r2
 80002ac:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80002b0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80002b4:	f141 0100 	adc.w	r1, r1, #0
 80002b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002bc:	bf08      	it	eq
 80002be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002c2:	bd70      	pop	{r4, r5, r6, pc}
 80002c4:	f1c4 0520 	rsb	r5, r4, #32
 80002c8:	fa00 f205 	lsl.w	r2, r0, r5
 80002cc:	ea4e 0e02 	orr.w	lr, lr, r2
 80002d0:	fa20 f304 	lsr.w	r3, r0, r4
 80002d4:	fa01 f205 	lsl.w	r2, r1, r5
 80002d8:	ea43 0302 	orr.w	r3, r3, r2
 80002dc:	fa21 f004 	lsr.w	r0, r1, r4
 80002e0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80002e4:	fa21 f204 	lsr.w	r2, r1, r4
 80002e8:	ea20 0002 	bic.w	r0, r0, r2
 80002ec:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80002f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002f4:	bf08      	it	eq
 80002f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002fa:	bd70      	pop	{r4, r5, r6, pc}
 80002fc:	f094 0f00 	teq	r4, #0
 8000300:	d10f      	bne.n	8000322 <__aeabi_dmul+0x1c2>
 8000302:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000306:	0040      	lsls	r0, r0, #1
 8000308:	eb41 0101 	adc.w	r1, r1, r1
 800030c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000310:	bf08      	it	eq
 8000312:	3c01      	subeq	r4, #1
 8000314:	d0f7      	beq.n	8000306 <__aeabi_dmul+0x1a6>
 8000316:	ea41 0106 	orr.w	r1, r1, r6
 800031a:	f095 0f00 	teq	r5, #0
 800031e:	bf18      	it	ne
 8000320:	4770      	bxne	lr
 8000322:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000326:	0052      	lsls	r2, r2, #1
 8000328:	eb43 0303 	adc.w	r3, r3, r3
 800032c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000330:	bf08      	it	eq
 8000332:	3d01      	subeq	r5, #1
 8000334:	d0f7      	beq.n	8000326 <__aeabi_dmul+0x1c6>
 8000336:	ea43 0306 	orr.w	r3, r3, r6
 800033a:	4770      	bx	lr
 800033c:	ea94 0f0c 	teq	r4, ip
 8000340:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000344:	bf18      	it	ne
 8000346:	ea95 0f0c 	teqne	r5, ip
 800034a:	d00c      	beq.n	8000366 <__aeabi_dmul+0x206>
 800034c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000350:	bf18      	it	ne
 8000352:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000356:	d1d1      	bne.n	80002fc <__aeabi_dmul+0x19c>
 8000358:	ea81 0103 	eor.w	r1, r1, r3
 800035c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000360:	f04f 0000 	mov.w	r0, #0
 8000364:	bd70      	pop	{r4, r5, r6, pc}
 8000366:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800036a:	bf06      	itte	eq
 800036c:	4610      	moveq	r0, r2
 800036e:	4619      	moveq	r1, r3
 8000370:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000374:	d019      	beq.n	80003aa <__aeabi_dmul+0x24a>
 8000376:	ea94 0f0c 	teq	r4, ip
 800037a:	d102      	bne.n	8000382 <__aeabi_dmul+0x222>
 800037c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000380:	d113      	bne.n	80003aa <__aeabi_dmul+0x24a>
 8000382:	ea95 0f0c 	teq	r5, ip
 8000386:	d105      	bne.n	8000394 <__aeabi_dmul+0x234>
 8000388:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800038c:	bf1c      	itt	ne
 800038e:	4610      	movne	r0, r2
 8000390:	4619      	movne	r1, r3
 8000392:	d10a      	bne.n	80003aa <__aeabi_dmul+0x24a>
 8000394:	ea81 0103 	eor.w	r1, r1, r3
 8000398:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800039c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd70      	pop	{r4, r5, r6, pc}
 80003aa:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80003ae:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80003b2:	bd70      	pop	{r4, r5, r6, pc}

080003b4 <__aeabi_drsub>:
 80003b4:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80003b8:	e002      	b.n	80003c0 <__adddf3>
 80003ba:	bf00      	nop

080003bc <__aeabi_dsub>:
 80003bc:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080003c0 <__adddf3>:
 80003c0:	b530      	push	{r4, r5, lr}
 80003c2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003c6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003ca:	ea94 0f05 	teq	r4, r5
 80003ce:	bf08      	it	eq
 80003d0:	ea90 0f02 	teqeq	r0, r2
 80003d4:	bf1f      	itttt	ne
 80003d6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003da:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003de:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003e2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003e6:	f000 80e2 	beq.w	80005ae <__adddf3+0x1ee>
 80003ea:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003ee:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003f2:	bfb8      	it	lt
 80003f4:	426d      	neglt	r5, r5
 80003f6:	dd0c      	ble.n	8000412 <__adddf3+0x52>
 80003f8:	442c      	add	r4, r5
 80003fa:	ea80 0202 	eor.w	r2, r0, r2
 80003fe:	ea81 0303 	eor.w	r3, r1, r3
 8000402:	ea82 0000 	eor.w	r0, r2, r0
 8000406:	ea83 0101 	eor.w	r1, r3, r1
 800040a:	ea80 0202 	eor.w	r2, r0, r2
 800040e:	ea81 0303 	eor.w	r3, r1, r3
 8000412:	2d36      	cmp	r5, #54	@ 0x36
 8000414:	bf88      	it	hi
 8000416:	bd30      	pophi	{r4, r5, pc}
 8000418:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800041c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000420:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000424:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000428:	d002      	beq.n	8000430 <__adddf3+0x70>
 800042a:	4240      	negs	r0, r0
 800042c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000430:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000434:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000438:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800043c:	d002      	beq.n	8000444 <__adddf3+0x84>
 800043e:	4252      	negs	r2, r2
 8000440:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000444:	ea94 0f05 	teq	r4, r5
 8000448:	f000 80a7 	beq.w	800059a <__adddf3+0x1da>
 800044c:	f1a4 0401 	sub.w	r4, r4, #1
 8000450:	f1d5 0e20 	rsbs	lr, r5, #32
 8000454:	db0d      	blt.n	8000472 <__adddf3+0xb2>
 8000456:	fa02 fc0e 	lsl.w	ip, r2, lr
 800045a:	fa22 f205 	lsr.w	r2, r2, r5
 800045e:	1880      	adds	r0, r0, r2
 8000460:	f141 0100 	adc.w	r1, r1, #0
 8000464:	fa03 f20e 	lsl.w	r2, r3, lr
 8000468:	1880      	adds	r0, r0, r2
 800046a:	fa43 f305 	asr.w	r3, r3, r5
 800046e:	4159      	adcs	r1, r3
 8000470:	e00e      	b.n	8000490 <__adddf3+0xd0>
 8000472:	f1a5 0520 	sub.w	r5, r5, #32
 8000476:	f10e 0e20 	add.w	lr, lr, #32
 800047a:	2a01      	cmp	r2, #1
 800047c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000480:	bf28      	it	cs
 8000482:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000486:	fa43 f305 	asr.w	r3, r3, r5
 800048a:	18c0      	adds	r0, r0, r3
 800048c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000490:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000494:	d507      	bpl.n	80004a6 <__adddf3+0xe6>
 8000496:	f04f 0e00 	mov.w	lr, #0
 800049a:	f1dc 0c00 	rsbs	ip, ip, #0
 800049e:	eb7e 0000 	sbcs.w	r0, lr, r0
 80004a2:	eb6e 0101 	sbc.w	r1, lr, r1
 80004a6:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80004aa:	d31b      	bcc.n	80004e4 <__adddf3+0x124>
 80004ac:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80004b0:	d30c      	bcc.n	80004cc <__adddf3+0x10c>
 80004b2:	0849      	lsrs	r1, r1, #1
 80004b4:	ea5f 0030 	movs.w	r0, r0, rrx
 80004b8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80004bc:	f104 0401 	add.w	r4, r4, #1
 80004c0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004c4:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80004c8:	f080 809a 	bcs.w	8000600 <__adddf3+0x240>
 80004cc:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004d0:	bf08      	it	eq
 80004d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004d6:	f150 0000 	adcs.w	r0, r0, #0
 80004da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004de:	ea41 0105 	orr.w	r1, r1, r5
 80004e2:	bd30      	pop	{r4, r5, pc}
 80004e4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004e8:	4140      	adcs	r0, r0
 80004ea:	eb41 0101 	adc.w	r1, r1, r1
 80004ee:	3c01      	subs	r4, #1
 80004f0:	bf28      	it	cs
 80004f2:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80004f6:	d2e9      	bcs.n	80004cc <__adddf3+0x10c>
 80004f8:	f091 0f00 	teq	r1, #0
 80004fc:	bf04      	itt	eq
 80004fe:	4601      	moveq	r1, r0
 8000500:	2000      	moveq	r0, #0
 8000502:	fab1 f381 	clz	r3, r1
 8000506:	bf08      	it	eq
 8000508:	3320      	addeq	r3, #32
 800050a:	f1a3 030b 	sub.w	r3, r3, #11
 800050e:	f1b3 0220 	subs.w	r2, r3, #32
 8000512:	da0c      	bge.n	800052e <__adddf3+0x16e>
 8000514:	320c      	adds	r2, #12
 8000516:	dd08      	ble.n	800052a <__adddf3+0x16a>
 8000518:	f102 0c14 	add.w	ip, r2, #20
 800051c:	f1c2 020c 	rsb	r2, r2, #12
 8000520:	fa01 f00c 	lsl.w	r0, r1, ip
 8000524:	fa21 f102 	lsr.w	r1, r1, r2
 8000528:	e00c      	b.n	8000544 <__adddf3+0x184>
 800052a:	f102 0214 	add.w	r2, r2, #20
 800052e:	bfd8      	it	le
 8000530:	f1c2 0c20 	rsble	ip, r2, #32
 8000534:	fa01 f102 	lsl.w	r1, r1, r2
 8000538:	fa20 fc0c 	lsr.w	ip, r0, ip
 800053c:	bfdc      	itt	le
 800053e:	ea41 010c 	orrle.w	r1, r1, ip
 8000542:	4090      	lslle	r0, r2
 8000544:	1ae4      	subs	r4, r4, r3
 8000546:	bfa2      	ittt	ge
 8000548:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800054c:	4329      	orrge	r1, r5
 800054e:	bd30      	popge	{r4, r5, pc}
 8000550:	ea6f 0404 	mvn.w	r4, r4
 8000554:	3c1f      	subs	r4, #31
 8000556:	da1c      	bge.n	8000592 <__adddf3+0x1d2>
 8000558:	340c      	adds	r4, #12
 800055a:	dc0e      	bgt.n	800057a <__adddf3+0x1ba>
 800055c:	f104 0414 	add.w	r4, r4, #20
 8000560:	f1c4 0220 	rsb	r2, r4, #32
 8000564:	fa20 f004 	lsr.w	r0, r0, r4
 8000568:	fa01 f302 	lsl.w	r3, r1, r2
 800056c:	ea40 0003 	orr.w	r0, r0, r3
 8000570:	fa21 f304 	lsr.w	r3, r1, r4
 8000574:	ea45 0103 	orr.w	r1, r5, r3
 8000578:	bd30      	pop	{r4, r5, pc}
 800057a:	f1c4 040c 	rsb	r4, r4, #12
 800057e:	f1c4 0220 	rsb	r2, r4, #32
 8000582:	fa20 f002 	lsr.w	r0, r0, r2
 8000586:	fa01 f304 	lsl.w	r3, r1, r4
 800058a:	ea40 0003 	orr.w	r0, r0, r3
 800058e:	4629      	mov	r1, r5
 8000590:	bd30      	pop	{r4, r5, pc}
 8000592:	fa21 f004 	lsr.w	r0, r1, r4
 8000596:	4629      	mov	r1, r5
 8000598:	bd30      	pop	{r4, r5, pc}
 800059a:	f094 0f00 	teq	r4, #0
 800059e:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80005a2:	bf06      	itte	eq
 80005a4:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80005a8:	3401      	addeq	r4, #1
 80005aa:	3d01      	subne	r5, #1
 80005ac:	e74e      	b.n	800044c <__adddf3+0x8c>
 80005ae:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005b2:	bf18      	it	ne
 80005b4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80005b8:	d029      	beq.n	800060e <__adddf3+0x24e>
 80005ba:	ea94 0f05 	teq	r4, r5
 80005be:	bf08      	it	eq
 80005c0:	ea90 0f02 	teqeq	r0, r2
 80005c4:	d005      	beq.n	80005d2 <__adddf3+0x212>
 80005c6:	ea54 0c00 	orrs.w	ip, r4, r0
 80005ca:	bf04      	itt	eq
 80005cc:	4619      	moveq	r1, r3
 80005ce:	4610      	moveq	r0, r2
 80005d0:	bd30      	pop	{r4, r5, pc}
 80005d2:	ea91 0f03 	teq	r1, r3
 80005d6:	bf1e      	ittt	ne
 80005d8:	2100      	movne	r1, #0
 80005da:	2000      	movne	r0, #0
 80005dc:	bd30      	popne	{r4, r5, pc}
 80005de:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005e2:	d105      	bne.n	80005f0 <__adddf3+0x230>
 80005e4:	0040      	lsls	r0, r0, #1
 80005e6:	4149      	adcs	r1, r1
 80005e8:	bf28      	it	cs
 80005ea:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80005ee:	bd30      	pop	{r4, r5, pc}
 80005f0:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80005f4:	bf3c      	itt	cc
 80005f6:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80005fa:	bd30      	popcc	{r4, r5, pc}
 80005fc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000600:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000604:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000608:	f04f 0000 	mov.w	r0, #0
 800060c:	bd30      	pop	{r4, r5, pc}
 800060e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000612:	bf1a      	itte	ne
 8000614:	4619      	movne	r1, r3
 8000616:	4610      	movne	r0, r2
 8000618:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800061c:	bf1c      	itt	ne
 800061e:	460b      	movne	r3, r1
 8000620:	4602      	movne	r2, r0
 8000622:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000626:	bf06      	itte	eq
 8000628:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800062c:	ea91 0f03 	teqeq	r1, r3
 8000630:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000634:	bd30      	pop	{r4, r5, pc}
 8000636:	bf00      	nop

08000638 <__aeabi_ui2d>:
 8000638:	f090 0f00 	teq	r0, #0
 800063c:	bf04      	itt	eq
 800063e:	2100      	moveq	r1, #0
 8000640:	4770      	bxeq	lr
 8000642:	b530      	push	{r4, r5, lr}
 8000644:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000648:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800064c:	f04f 0500 	mov.w	r5, #0
 8000650:	f04f 0100 	mov.w	r1, #0
 8000654:	e750      	b.n	80004f8 <__adddf3+0x138>
 8000656:	bf00      	nop

08000658 <__aeabi_i2d>:
 8000658:	f090 0f00 	teq	r0, #0
 800065c:	bf04      	itt	eq
 800065e:	2100      	moveq	r1, #0
 8000660:	4770      	bxeq	lr
 8000662:	b530      	push	{r4, r5, lr}
 8000664:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000668:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800066c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000670:	bf48      	it	mi
 8000672:	4240      	negmi	r0, r0
 8000674:	f04f 0100 	mov.w	r1, #0
 8000678:	e73e      	b.n	80004f8 <__adddf3+0x138>
 800067a:	bf00      	nop

0800067c <__aeabi_f2d>:
 800067c:	0042      	lsls	r2, r0, #1
 800067e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000682:	ea4f 0131 	mov.w	r1, r1, rrx
 8000686:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800068a:	bf1f      	itttt	ne
 800068c:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000690:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000694:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000698:	4770      	bxne	lr
 800069a:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800069e:	bf08      	it	eq
 80006a0:	4770      	bxeq	lr
 80006a2:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80006a6:	bf04      	itt	eq
 80006a8:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80006ac:	4770      	bxeq	lr
 80006ae:	b530      	push	{r4, r5, lr}
 80006b0:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80006b4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80006b8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006bc:	e71c      	b.n	80004f8 <__adddf3+0x138>
 80006be:	bf00      	nop

080006c0 <__aeabi_ul2d>:
 80006c0:	ea50 0201 	orrs.w	r2, r0, r1
 80006c4:	bf08      	it	eq
 80006c6:	4770      	bxeq	lr
 80006c8:	b530      	push	{r4, r5, lr}
 80006ca:	f04f 0500 	mov.w	r5, #0
 80006ce:	e00a      	b.n	80006e6 <__aeabi_l2d+0x16>

080006d0 <__aeabi_l2d>:
 80006d0:	ea50 0201 	orrs.w	r2, r0, r1
 80006d4:	bf08      	it	eq
 80006d6:	4770      	bxeq	lr
 80006d8:	b530      	push	{r4, r5, lr}
 80006da:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80006de:	d502      	bpl.n	80006e6 <__aeabi_l2d+0x16>
 80006e0:	4240      	negs	r0, r0
 80006e2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006e6:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006ea:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006ee:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006f2:	f43f aed8 	beq.w	80004a6 <__adddf3+0xe6>
 80006f6:	f04f 0203 	mov.w	r2, #3
 80006fa:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006fe:	bf18      	it	ne
 8000700:	3203      	addne	r2, #3
 8000702:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000706:	bf18      	it	ne
 8000708:	3203      	addne	r2, #3
 800070a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800070e:	f1c2 0320 	rsb	r3, r2, #32
 8000712:	fa00 fc03 	lsl.w	ip, r0, r3
 8000716:	fa20 f002 	lsr.w	r0, r0, r2
 800071a:	fa01 fe03 	lsl.w	lr, r1, r3
 800071e:	ea40 000e 	orr.w	r0, r0, lr
 8000722:	fa21 f102 	lsr.w	r1, r1, r2
 8000726:	4414      	add	r4, r2
 8000728:	e6bd      	b.n	80004a6 <__adddf3+0xe6>
 800072a:	bf00      	nop

0800072c <__aeabi_d2f>:
 800072c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000730:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000734:	bf24      	itt	cs
 8000736:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 800073a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 800073e:	d90d      	bls.n	800075c <__aeabi_d2f+0x30>
 8000740:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000744:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000748:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 800074c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000750:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000754:	bf08      	it	eq
 8000756:	f020 0001 	biceq.w	r0, r0, #1
 800075a:	4770      	bx	lr
 800075c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000760:	d121      	bne.n	80007a6 <__aeabi_d2f+0x7a>
 8000762:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000766:	bfbc      	itt	lt
 8000768:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 800076c:	4770      	bxlt	lr
 800076e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000772:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000776:	f1c2 0218 	rsb	r2, r2, #24
 800077a:	f1c2 0c20 	rsb	ip, r2, #32
 800077e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000782:	fa20 f002 	lsr.w	r0, r0, r2
 8000786:	bf18      	it	ne
 8000788:	f040 0001 	orrne.w	r0, r0, #1
 800078c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000790:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000794:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000798:	ea40 000c 	orr.w	r0, r0, ip
 800079c:	fa23 f302 	lsr.w	r3, r3, r2
 80007a0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80007a4:	e7cc      	b.n	8000740 <__aeabi_d2f+0x14>
 80007a6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80007aa:	d107      	bne.n	80007bc <__aeabi_d2f+0x90>
 80007ac:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80007b0:	bf1e      	ittt	ne
 80007b2:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 80007b6:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 80007ba:	4770      	bxne	lr
 80007bc:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 80007c0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80007c4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80007c8:	4770      	bx	lr
 80007ca:	bf00      	nop

080007cc <__aeabi_frsub>:
 80007cc:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 80007d0:	e002      	b.n	80007d8 <__addsf3>
 80007d2:	bf00      	nop

080007d4 <__aeabi_fsub>:
 80007d4:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

080007d8 <__addsf3>:
 80007d8:	0042      	lsls	r2, r0, #1
 80007da:	bf1f      	itttt	ne
 80007dc:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 80007e0:	ea92 0f03 	teqne	r2, r3
 80007e4:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 80007e8:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80007ec:	d06a      	beq.n	80008c4 <__addsf3+0xec>
 80007ee:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80007f2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 80007f6:	bfc1      	itttt	gt
 80007f8:	18d2      	addgt	r2, r2, r3
 80007fa:	4041      	eorgt	r1, r0
 80007fc:	4048      	eorgt	r0, r1
 80007fe:	4041      	eorgt	r1, r0
 8000800:	bfb8      	it	lt
 8000802:	425b      	neglt	r3, r3
 8000804:	2b19      	cmp	r3, #25
 8000806:	bf88      	it	hi
 8000808:	4770      	bxhi	lr
 800080a:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 800080e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000812:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000816:	bf18      	it	ne
 8000818:	4240      	negne	r0, r0
 800081a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800081e:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000822:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000826:	bf18      	it	ne
 8000828:	4249      	negne	r1, r1
 800082a:	ea92 0f03 	teq	r2, r3
 800082e:	d03f      	beq.n	80008b0 <__addsf3+0xd8>
 8000830:	f1a2 0201 	sub.w	r2, r2, #1
 8000834:	fa41 fc03 	asr.w	ip, r1, r3
 8000838:	eb10 000c 	adds.w	r0, r0, ip
 800083c:	f1c3 0320 	rsb	r3, r3, #32
 8000840:	fa01 f103 	lsl.w	r1, r1, r3
 8000844:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000848:	d502      	bpl.n	8000850 <__addsf3+0x78>
 800084a:	4249      	negs	r1, r1
 800084c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000850:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000854:	d313      	bcc.n	800087e <__addsf3+0xa6>
 8000856:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 800085a:	d306      	bcc.n	800086a <__addsf3+0x92>
 800085c:	0840      	lsrs	r0, r0, #1
 800085e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000862:	f102 0201 	add.w	r2, r2, #1
 8000866:	2afe      	cmp	r2, #254	@ 0xfe
 8000868:	d251      	bcs.n	800090e <__addsf3+0x136>
 800086a:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 800086e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000872:	bf08      	it	eq
 8000874:	f020 0001 	biceq.w	r0, r0, #1
 8000878:	ea40 0003 	orr.w	r0, r0, r3
 800087c:	4770      	bx	lr
 800087e:	0049      	lsls	r1, r1, #1
 8000880:	eb40 0000 	adc.w	r0, r0, r0
 8000884:	3a01      	subs	r2, #1
 8000886:	bf28      	it	cs
 8000888:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 800088c:	d2ed      	bcs.n	800086a <__addsf3+0x92>
 800088e:	fab0 fc80 	clz	ip, r0
 8000892:	f1ac 0c08 	sub.w	ip, ip, #8
 8000896:	ebb2 020c 	subs.w	r2, r2, ip
 800089a:	fa00 f00c 	lsl.w	r0, r0, ip
 800089e:	bfaa      	itet	ge
 80008a0:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 80008a4:	4252      	neglt	r2, r2
 80008a6:	4318      	orrge	r0, r3
 80008a8:	bfbc      	itt	lt
 80008aa:	40d0      	lsrlt	r0, r2
 80008ac:	4318      	orrlt	r0, r3
 80008ae:	4770      	bx	lr
 80008b0:	f092 0f00 	teq	r2, #0
 80008b4:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 80008b8:	bf06      	itte	eq
 80008ba:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 80008be:	3201      	addeq	r2, #1
 80008c0:	3b01      	subne	r3, #1
 80008c2:	e7b5      	b.n	8000830 <__addsf3+0x58>
 80008c4:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80008c8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80008cc:	bf18      	it	ne
 80008ce:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80008d2:	d021      	beq.n	8000918 <__addsf3+0x140>
 80008d4:	ea92 0f03 	teq	r2, r3
 80008d8:	d004      	beq.n	80008e4 <__addsf3+0x10c>
 80008da:	f092 0f00 	teq	r2, #0
 80008de:	bf08      	it	eq
 80008e0:	4608      	moveq	r0, r1
 80008e2:	4770      	bx	lr
 80008e4:	ea90 0f01 	teq	r0, r1
 80008e8:	bf1c      	itt	ne
 80008ea:	2000      	movne	r0, #0
 80008ec:	4770      	bxne	lr
 80008ee:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 80008f2:	d104      	bne.n	80008fe <__addsf3+0x126>
 80008f4:	0040      	lsls	r0, r0, #1
 80008f6:	bf28      	it	cs
 80008f8:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 80008fc:	4770      	bx	lr
 80008fe:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000902:	bf3c      	itt	cc
 8000904:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000908:	4770      	bxcc	lr
 800090a:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 800090e:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000912:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000916:	4770      	bx	lr
 8000918:	ea7f 6222 	mvns.w	r2, r2, asr #24
 800091c:	bf16      	itet	ne
 800091e:	4608      	movne	r0, r1
 8000920:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000924:	4601      	movne	r1, r0
 8000926:	0242      	lsls	r2, r0, #9
 8000928:	bf06      	itte	eq
 800092a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 800092e:	ea90 0f01 	teqeq	r0, r1
 8000932:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000936:	4770      	bx	lr

08000938 <__aeabi_ui2f>:
 8000938:	f04f 0300 	mov.w	r3, #0
 800093c:	e004      	b.n	8000948 <__aeabi_i2f+0x8>
 800093e:	bf00      	nop

08000940 <__aeabi_i2f>:
 8000940:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000944:	bf48      	it	mi
 8000946:	4240      	negmi	r0, r0
 8000948:	ea5f 0c00 	movs.w	ip, r0
 800094c:	bf08      	it	eq
 800094e:	4770      	bxeq	lr
 8000950:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000954:	4601      	mov	r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	e01c      	b.n	8000996 <__aeabi_l2f+0x2a>

0800095c <__aeabi_ul2f>:
 800095c:	ea50 0201 	orrs.w	r2, r0, r1
 8000960:	bf08      	it	eq
 8000962:	4770      	bxeq	lr
 8000964:	f04f 0300 	mov.w	r3, #0
 8000968:	e00a      	b.n	8000980 <__aeabi_l2f+0x14>
 800096a:	bf00      	nop

0800096c <__aeabi_l2f>:
 800096c:	ea50 0201 	orrs.w	r2, r0, r1
 8000970:	bf08      	it	eq
 8000972:	4770      	bxeq	lr
 8000974:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000978:	d502      	bpl.n	8000980 <__aeabi_l2f+0x14>
 800097a:	4240      	negs	r0, r0
 800097c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000980:	ea5f 0c01 	movs.w	ip, r1
 8000984:	bf02      	ittt	eq
 8000986:	4684      	moveq	ip, r0
 8000988:	4601      	moveq	r1, r0
 800098a:	2000      	moveq	r0, #0
 800098c:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000990:	bf08      	it	eq
 8000992:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000996:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 800099a:	fabc f28c 	clz	r2, ip
 800099e:	3a08      	subs	r2, #8
 80009a0:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 80009a4:	db10      	blt.n	80009c8 <__aeabi_l2f+0x5c>
 80009a6:	fa01 fc02 	lsl.w	ip, r1, r2
 80009aa:	4463      	add	r3, ip
 80009ac:	fa00 fc02 	lsl.w	ip, r0, r2
 80009b0:	f1c2 0220 	rsb	r2, r2, #32
 80009b4:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80009b8:	fa20 f202 	lsr.w	r2, r0, r2
 80009bc:	eb43 0002 	adc.w	r0, r3, r2
 80009c0:	bf08      	it	eq
 80009c2:	f020 0001 	biceq.w	r0, r0, #1
 80009c6:	4770      	bx	lr
 80009c8:	f102 0220 	add.w	r2, r2, #32
 80009cc:	fa01 fc02 	lsl.w	ip, r1, r2
 80009d0:	f1c2 0220 	rsb	r2, r2, #32
 80009d4:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 80009d8:	fa21 f202 	lsr.w	r2, r1, r2
 80009dc:	eb43 0002 	adc.w	r0, r3, r2
 80009e0:	bf08      	it	eq
 80009e2:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 80009e6:	4770      	bx	lr

080009e8 <__aeabi_fmul>:
 80009e8:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80009ec:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80009f0:	bf1e      	ittt	ne
 80009f2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80009f6:	ea92 0f0c 	teqne	r2, ip
 80009fa:	ea93 0f0c 	teqne	r3, ip
 80009fe:	d06f      	beq.n	8000ae0 <__aeabi_fmul+0xf8>
 8000a00:	441a      	add	r2, r3
 8000a02:	ea80 0c01 	eor.w	ip, r0, r1
 8000a06:	0240      	lsls	r0, r0, #9
 8000a08:	bf18      	it	ne
 8000a0a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000a0e:	d01e      	beq.n	8000a4e <__aeabi_fmul+0x66>
 8000a10:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000a14:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000a18:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000a1c:	fba0 3101 	umull	r3, r1, r0, r1
 8000a20:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000a24:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000a28:	bf3e      	ittt	cc
 8000a2a:	0049      	lslcc	r1, r1, #1
 8000a2c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000a30:	005b      	lslcc	r3, r3, #1
 8000a32:	ea40 0001 	orr.w	r0, r0, r1
 8000a36:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000a3a:	2afd      	cmp	r2, #253	@ 0xfd
 8000a3c:	d81d      	bhi.n	8000a7a <__aeabi_fmul+0x92>
 8000a3e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000a42:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000a46:	bf08      	it	eq
 8000a48:	f020 0001 	biceq.w	r0, r0, #1
 8000a4c:	4770      	bx	lr
 8000a4e:	f090 0f00 	teq	r0, #0
 8000a52:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000a56:	bf08      	it	eq
 8000a58:	0249      	lsleq	r1, r1, #9
 8000a5a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000a5e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000a62:	3a7f      	subs	r2, #127	@ 0x7f
 8000a64:	bfc2      	ittt	gt
 8000a66:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000a6a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000a6e:	4770      	bxgt	lr
 8000a70:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000a74:	f04f 0300 	mov.w	r3, #0
 8000a78:	3a01      	subs	r2, #1
 8000a7a:	dc5d      	bgt.n	8000b38 <__aeabi_fmul+0x150>
 8000a7c:	f112 0f19 	cmn.w	r2, #25
 8000a80:	bfdc      	itt	le
 8000a82:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000a86:	4770      	bxle	lr
 8000a88:	f1c2 0200 	rsb	r2, r2, #0
 8000a8c:	0041      	lsls	r1, r0, #1
 8000a8e:	fa21 f102 	lsr.w	r1, r1, r2
 8000a92:	f1c2 0220 	rsb	r2, r2, #32
 8000a96:	fa00 fc02 	lsl.w	ip, r0, r2
 8000a9a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000a9e:	f140 0000 	adc.w	r0, r0, #0
 8000aa2:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000aa6:	bf08      	it	eq
 8000aa8:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000aac:	4770      	bx	lr
 8000aae:	f092 0f00 	teq	r2, #0
 8000ab2:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000ab6:	bf02      	ittt	eq
 8000ab8:	0040      	lsleq	r0, r0, #1
 8000aba:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000abe:	3a01      	subeq	r2, #1
 8000ac0:	d0f9      	beq.n	8000ab6 <__aeabi_fmul+0xce>
 8000ac2:	ea40 000c 	orr.w	r0, r0, ip
 8000ac6:	f093 0f00 	teq	r3, #0
 8000aca:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ace:	bf02      	ittt	eq
 8000ad0:	0049      	lsleq	r1, r1, #1
 8000ad2:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000ad6:	3b01      	subeq	r3, #1
 8000ad8:	d0f9      	beq.n	8000ace <__aeabi_fmul+0xe6>
 8000ada:	ea41 010c 	orr.w	r1, r1, ip
 8000ade:	e78f      	b.n	8000a00 <__aeabi_fmul+0x18>
 8000ae0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000ae4:	ea92 0f0c 	teq	r2, ip
 8000ae8:	bf18      	it	ne
 8000aea:	ea93 0f0c 	teqne	r3, ip
 8000aee:	d00a      	beq.n	8000b06 <__aeabi_fmul+0x11e>
 8000af0:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000af4:	bf18      	it	ne
 8000af6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000afa:	d1d8      	bne.n	8000aae <__aeabi_fmul+0xc6>
 8000afc:	ea80 0001 	eor.w	r0, r0, r1
 8000b00:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000b04:	4770      	bx	lr
 8000b06:	f090 0f00 	teq	r0, #0
 8000b0a:	bf17      	itett	ne
 8000b0c:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000b10:	4608      	moveq	r0, r1
 8000b12:	f091 0f00 	teqne	r1, #0
 8000b16:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000b1a:	d014      	beq.n	8000b46 <__aeabi_fmul+0x15e>
 8000b1c:	ea92 0f0c 	teq	r2, ip
 8000b20:	d101      	bne.n	8000b26 <__aeabi_fmul+0x13e>
 8000b22:	0242      	lsls	r2, r0, #9
 8000b24:	d10f      	bne.n	8000b46 <__aeabi_fmul+0x15e>
 8000b26:	ea93 0f0c 	teq	r3, ip
 8000b2a:	d103      	bne.n	8000b34 <__aeabi_fmul+0x14c>
 8000b2c:	024b      	lsls	r3, r1, #9
 8000b2e:	bf18      	it	ne
 8000b30:	4608      	movne	r0, r1
 8000b32:	d108      	bne.n	8000b46 <__aeabi_fmul+0x15e>
 8000b34:	ea80 0001 	eor.w	r0, r0, r1
 8000b38:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000b3c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b40:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b44:	4770      	bx	lr
 8000b46:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b4a:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000b4e:	4770      	bx	lr

08000b50 <__aeabi_fdiv>:
 8000b50:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000b54:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000b58:	bf1e      	ittt	ne
 8000b5a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000b5e:	ea92 0f0c 	teqne	r2, ip
 8000b62:	ea93 0f0c 	teqne	r3, ip
 8000b66:	d069      	beq.n	8000c3c <__aeabi_fdiv+0xec>
 8000b68:	eba2 0203 	sub.w	r2, r2, r3
 8000b6c:	ea80 0c01 	eor.w	ip, r0, r1
 8000b70:	0249      	lsls	r1, r1, #9
 8000b72:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000b76:	d037      	beq.n	8000be8 <__aeabi_fdiv+0x98>
 8000b78:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000b7c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000b80:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000b84:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000b88:	428b      	cmp	r3, r1
 8000b8a:	bf38      	it	cc
 8000b8c:	005b      	lslcc	r3, r3, #1
 8000b8e:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000b92:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000b96:	428b      	cmp	r3, r1
 8000b98:	bf24      	itt	cs
 8000b9a:	1a5b      	subcs	r3, r3, r1
 8000b9c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000ba0:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000ba4:	bf24      	itt	cs
 8000ba6:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000baa:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000bae:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000bb2:	bf24      	itt	cs
 8000bb4:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000bb8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000bbc:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000bc0:	bf24      	itt	cs
 8000bc2:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000bc6:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000bca:	011b      	lsls	r3, r3, #4
 8000bcc:	bf18      	it	ne
 8000bce:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000bd2:	d1e0      	bne.n	8000b96 <__aeabi_fdiv+0x46>
 8000bd4:	2afd      	cmp	r2, #253	@ 0xfd
 8000bd6:	f63f af50 	bhi.w	8000a7a <__aeabi_fmul+0x92>
 8000bda:	428b      	cmp	r3, r1
 8000bdc:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000bec:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000bf0:	327f      	adds	r2, #127	@ 0x7f
 8000bf2:	bfc2      	ittt	gt
 8000bf4:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000bf8:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000bfc:	4770      	bxgt	lr
 8000bfe:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c02:	f04f 0300 	mov.w	r3, #0
 8000c06:	3a01      	subs	r2, #1
 8000c08:	e737      	b.n	8000a7a <__aeabi_fmul+0x92>
 8000c0a:	f092 0f00 	teq	r2, #0
 8000c0e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000c12:	bf02      	ittt	eq
 8000c14:	0040      	lsleq	r0, r0, #1
 8000c16:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000c1a:	3a01      	subeq	r2, #1
 8000c1c:	d0f9      	beq.n	8000c12 <__aeabi_fdiv+0xc2>
 8000c1e:	ea40 000c 	orr.w	r0, r0, ip
 8000c22:	f093 0f00 	teq	r3, #0
 8000c26:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c2a:	bf02      	ittt	eq
 8000c2c:	0049      	lsleq	r1, r1, #1
 8000c2e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000c32:	3b01      	subeq	r3, #1
 8000c34:	d0f9      	beq.n	8000c2a <__aeabi_fdiv+0xda>
 8000c36:	ea41 010c 	orr.w	r1, r1, ip
 8000c3a:	e795      	b.n	8000b68 <__aeabi_fdiv+0x18>
 8000c3c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000c40:	ea92 0f0c 	teq	r2, ip
 8000c44:	d108      	bne.n	8000c58 <__aeabi_fdiv+0x108>
 8000c46:	0242      	lsls	r2, r0, #9
 8000c48:	f47f af7d 	bne.w	8000b46 <__aeabi_fmul+0x15e>
 8000c4c:	ea93 0f0c 	teq	r3, ip
 8000c50:	f47f af70 	bne.w	8000b34 <__aeabi_fmul+0x14c>
 8000c54:	4608      	mov	r0, r1
 8000c56:	e776      	b.n	8000b46 <__aeabi_fmul+0x15e>
 8000c58:	ea93 0f0c 	teq	r3, ip
 8000c5c:	d104      	bne.n	8000c68 <__aeabi_fdiv+0x118>
 8000c5e:	024b      	lsls	r3, r1, #9
 8000c60:	f43f af4c 	beq.w	8000afc <__aeabi_fmul+0x114>
 8000c64:	4608      	mov	r0, r1
 8000c66:	e76e      	b.n	8000b46 <__aeabi_fmul+0x15e>
 8000c68:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000c6c:	bf18      	it	ne
 8000c6e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000c72:	d1ca      	bne.n	8000c0a <__aeabi_fdiv+0xba>
 8000c74:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000c78:	f47f af5c 	bne.w	8000b34 <__aeabi_fmul+0x14c>
 8000c7c:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000c80:	f47f af3c 	bne.w	8000afc <__aeabi_fmul+0x114>
 8000c84:	e75f      	b.n	8000b46 <__aeabi_fmul+0x15e>
 8000c86:	bf00      	nop

08000c88 <__aeabi_f2iz>:
 8000c88:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000c8c:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000c90:	d30f      	bcc.n	8000cb2 <__aeabi_f2iz+0x2a>
 8000c92:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000c96:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000c9a:	d90d      	bls.n	8000cb8 <__aeabi_f2iz+0x30>
 8000c9c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000ca0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ca4:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000ca8:	fa23 f002 	lsr.w	r0, r3, r2
 8000cac:	bf18      	it	ne
 8000cae:	4240      	negne	r0, r0
 8000cb0:	4770      	bx	lr
 8000cb2:	f04f 0000 	mov.w	r0, #0
 8000cb6:	4770      	bx	lr
 8000cb8:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000cbc:	d101      	bne.n	8000cc2 <__aeabi_f2iz+0x3a>
 8000cbe:	0242      	lsls	r2, r0, #9
 8000cc0:	d105      	bne.n	8000cce <__aeabi_f2iz+0x46>
 8000cc2:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8000cc6:	bf08      	it	eq
 8000cc8:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000ccc:	4770      	bx	lr
 8000cce:	f04f 0000 	mov.w	r0, #0
 8000cd2:	4770      	bx	lr

08000cd4 <fixed_to_float>:
{
  return (fixed_point_t)(x * (1 << FRACTIONAL_BITS));
}

float fixed_to_float(fixed_point_t x)
{
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	b082      	sub	sp, #8
 8000cd8:	af00      	add	r7, sp, #0
 8000cda:	6078      	str	r0, [r7, #4]
  return (float)x / (1 << FRACTIONAL_BITS);
 8000cdc:	6878      	ldr	r0, [r7, #4]
 8000cde:	f7ff fe2f 	bl	8000940 <__aeabi_i2f>
 8000ce2:	4603      	mov	r3, r0
 8000ce4:	f04f 4195 	mov.w	r1, #1249902592	@ 0x4a800000
 8000ce8:	4618      	mov	r0, r3
 8000cea:	f7ff ff31 	bl	8000b50 <__aeabi_fdiv>
 8000cee:	4603      	mov	r3, r0
}
 8000cf0:	4618      	mov	r0, r3
 8000cf2:	3708      	adds	r7, #8
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	bd80      	pop	{r7, pc}

08000cf8 <fixed_multiply>:

fixed_point_t fixed_multiply(fixed_point_t a, fixed_point_t b)
{
 8000cf8:	e92d 03b0 	stmdb	sp!, {r4, r5, r7, r8, r9}
 8000cfc:	b083      	sub	sp, #12
 8000cfe:	af00      	add	r7, sp, #0
 8000d00:	6078      	str	r0, [r7, #4]
 8000d02:	6039      	str	r1, [r7, #0]
  return (fixed_point_t)(((int64_t)a * b) >> FRACTIONAL_BITS);
 8000d04:	6879      	ldr	r1, [r7, #4]
 8000d06:	17c8      	asrs	r0, r1, #31
 8000d08:	4688      	mov	r8, r1
 8000d0a:	4681      	mov	r9, r0
 8000d0c:	6839      	ldr	r1, [r7, #0]
 8000d0e:	17c8      	asrs	r0, r1, #31
 8000d10:	460c      	mov	r4, r1
 8000d12:	4605      	mov	r5, r0
 8000d14:	fb04 f009 	mul.w	r0, r4, r9
 8000d18:	fb08 f105 	mul.w	r1, r8, r5
 8000d1c:	4401      	add	r1, r0
 8000d1e:	fba8 2304 	umull	r2, r3, r8, r4
 8000d22:	4419      	add	r1, r3
 8000d24:	460b      	mov	r3, r1
 8000d26:	f04f 0000 	mov.w	r0, #0
 8000d2a:	f04f 0100 	mov.w	r1, #0
 8000d2e:	0d90      	lsrs	r0, r2, #22
 8000d30:	ea40 2083 	orr.w	r0, r0, r3, lsl #10
 8000d34:	1599      	asrs	r1, r3, #22
 8000d36:	4603      	mov	r3, r0
}
 8000d38:	4618      	mov	r0, r3
 8000d3a:	370c      	adds	r7, #12
 8000d3c:	46bd      	mov	sp, r7
 8000d3e:	e8bd 03b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9}
 8000d42:	4770      	bx	lr

08000d44 <matmul>:

void matmul(int rowsA, int colsA, int colsB,
            const fixed_point_t A[rowsA][colsA],
            const fixed_point_t B[colsA][colsB],
            fixed_point_t result[rowsA][colsB])
{
 8000d44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000d48:	b08d      	sub	sp, #52	@ 0x34
 8000d4a:	af00      	add	r7, sp, #0
 8000d4c:	6178      	str	r0, [r7, #20]
 8000d4e:	6139      	str	r1, [r7, #16]
 8000d50:	60fa      	str	r2, [r7, #12]
 8000d52:	60bb      	str	r3, [r7, #8]
            const fixed_point_t A[rowsA][colsA],
 8000d54:	693a      	ldr	r2, [r7, #16]
 8000d56:	607a      	str	r2, [r7, #4]
 8000d58:	1e53      	subs	r3, r2, #1
void matmul(int rowsA, int colsA, int colsB,
 8000d5a:	623b      	str	r3, [r7, #32]
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	4692      	mov	sl, r2
 8000d60:	469b      	mov	fp, r3
 8000d62:	f04f 0200 	mov.w	r2, #0
 8000d66:	f04f 0300 	mov.w	r3, #0
 8000d6a:	ea4f 134b 	mov.w	r3, fp, lsl #5
 8000d6e:	ea43 63da 	orr.w	r3, r3, sl, lsr #27
 8000d72:	ea4f 124a 	mov.w	r2, sl, lsl #5
            const fixed_point_t B[colsA][colsB],
 8000d76:	68fa      	ldr	r2, [r7, #12]
 8000d78:	603a      	str	r2, [r7, #0]
 8000d7a:	1e53      	subs	r3, r2, #1
void matmul(int rowsA, int colsA, int colsB,
 8000d7c:	61fb      	str	r3, [r7, #28]
 8000d7e:	2300      	movs	r3, #0
 8000d80:	4690      	mov	r8, r2
 8000d82:	4699      	mov	r9, r3
 8000d84:	f04f 0200 	mov.w	r2, #0
 8000d88:	f04f 0300 	mov.w	r3, #0
 8000d8c:	ea4f 1349 	mov.w	r3, r9, lsl #5
 8000d90:	ea43 63d8 	orr.w	r3, r3, r8, lsr #27
 8000d94:	ea4f 1248 	mov.w	r2, r8, lsl #5
            fixed_point_t result[rowsA][colsB])
 8000d98:	68fe      	ldr	r6, [r7, #12]
 8000d9a:	1e73      	subs	r3, r6, #1
void matmul(int rowsA, int colsA, int colsB,
 8000d9c:	61bb      	str	r3, [r7, #24]
 8000d9e:	4632      	mov	r2, r6
 8000da0:	2300      	movs	r3, #0
 8000da2:	4614      	mov	r4, r2
 8000da4:	461d      	mov	r5, r3
 8000da6:	f04f 0200 	mov.w	r2, #0
 8000daa:	f04f 0300 	mov.w	r3, #0
 8000dae:	016b      	lsls	r3, r5, #5
 8000db0:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 8000db4:	0162      	lsls	r2, r4, #5
  for (int i = 0; i < rowsA; i++)
 8000db6:	2300      	movs	r3, #0
 8000db8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000dba:	e04d      	b.n	8000e58 <matmul+0x114>
  {
    for (int j = 0; j < colsB; j++)
 8000dbc:	2300      	movs	r3, #0
 8000dbe:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000dc0:	e043      	b.n	8000e4a <matmul+0x106>
    {
      result[i][j] = 0;
 8000dc2:	4632      	mov	r2, r6
 8000dc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000dc6:	fb02 f303 	mul.w	r3, r2, r3
 8000dca:	009b      	lsls	r3, r3, #2
 8000dcc:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8000dce:	4413      	add	r3, r2
 8000dd0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000dd2:	2100      	movs	r1, #0
 8000dd4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      for (int k = 0; k < colsA; k++)
 8000dd8:	2300      	movs	r3, #0
 8000dda:	627b      	str	r3, [r7, #36]	@ 0x24
 8000ddc:	e02e      	b.n	8000e3c <matmul+0xf8>
      {
        result[i][j] += fixed_multiply(A[i][k], B[k][j]);
 8000dde:	687a      	ldr	r2, [r7, #4]
 8000de0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000de2:	fb02 f303 	mul.w	r3, r2, r3
 8000de6:	009b      	lsls	r3, r3, #2
 8000de8:	68ba      	ldr	r2, [r7, #8]
 8000dea:	4413      	add	r3, r2
 8000dec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000dee:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8000df2:	683a      	ldr	r2, [r7, #0]
 8000df4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000df6:	fb02 f303 	mul.w	r3, r2, r3
 8000dfa:	009b      	lsls	r3, r3, #2
 8000dfc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8000dfe:	4413      	add	r3, r2
 8000e00:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000e02:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e06:	4619      	mov	r1, r3
 8000e08:	f7ff ff76 	bl	8000cf8 <fixed_multiply>
 8000e0c:	4632      	mov	r2, r6
 8000e0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000e10:	fb02 f303 	mul.w	r3, r2, r3
 8000e14:	009b      	lsls	r3, r3, #2
 8000e16:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8000e18:	4413      	add	r3, r2
 8000e1a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000e1c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000e20:	4631      	mov	r1, r6
 8000e22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000e24:	fb01 f303 	mul.w	r3, r1, r3
 8000e28:	009b      	lsls	r3, r3, #2
 8000e2a:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 8000e2c:	440b      	add	r3, r1
 8000e2e:	1881      	adds	r1, r0, r2
 8000e30:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000e32:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      for (int k = 0; k < colsA; k++)
 8000e36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e38:	3301      	adds	r3, #1
 8000e3a:	627b      	str	r3, [r7, #36]	@ 0x24
 8000e3c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000e3e:	693b      	ldr	r3, [r7, #16]
 8000e40:	429a      	cmp	r2, r3
 8000e42:	dbcc      	blt.n	8000dde <matmul+0x9a>
    for (int j = 0; j < colsB; j++)
 8000e44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000e46:	3301      	adds	r3, #1
 8000e48:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000e4a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000e4c:	68fb      	ldr	r3, [r7, #12]
 8000e4e:	429a      	cmp	r2, r3
 8000e50:	dbb7      	blt.n	8000dc2 <matmul+0x7e>
  for (int i = 0; i < rowsA; i++)
 8000e52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000e54:	3301      	adds	r3, #1
 8000e56:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8000e58:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000e5a:	697b      	ldr	r3, [r7, #20]
 8000e5c:	429a      	cmp	r2, r3
 8000e5e:	dbad      	blt.n	8000dbc <matmul+0x78>
      }
    }
  }
}
 8000e60:	bf00      	nop
 8000e62:	bf00      	nop
 8000e64:	3734      	adds	r7, #52	@ 0x34
 8000e66:	46bd      	mov	sp, r7
 8000e68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08000e6c <vecadd>:
 */
void vecadd(int size,
            const fixed_point_t a[size][1],
            const fixed_point_t b[size][1],
            fixed_point_t result[size][1])
{
 8000e6c:	b480      	push	{r7}
 8000e6e:	b087      	sub	sp, #28
 8000e70:	af00      	add	r7, sp, #0
 8000e72:	60f8      	str	r0, [r7, #12]
 8000e74:	60b9      	str	r1, [r7, #8]
 8000e76:	607a      	str	r2, [r7, #4]
 8000e78:	603b      	str	r3, [r7, #0]
  for (size_t i = 0; i < size; i++)
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	617b      	str	r3, [r7, #20]
 8000e7e:	e012      	b.n	8000ea6 <vecadd+0x3a>
  {
    result[i][0] = a[i][0] + b[i][0];
 8000e80:	697b      	ldr	r3, [r7, #20]
 8000e82:	009b      	lsls	r3, r3, #2
 8000e84:	68ba      	ldr	r2, [r7, #8]
 8000e86:	4413      	add	r3, r2
 8000e88:	6819      	ldr	r1, [r3, #0]
 8000e8a:	697b      	ldr	r3, [r7, #20]
 8000e8c:	009b      	lsls	r3, r3, #2
 8000e8e:	687a      	ldr	r2, [r7, #4]
 8000e90:	4413      	add	r3, r2
 8000e92:	681a      	ldr	r2, [r3, #0]
 8000e94:	697b      	ldr	r3, [r7, #20]
 8000e96:	009b      	lsls	r3, r3, #2
 8000e98:	6838      	ldr	r0, [r7, #0]
 8000e9a:	4403      	add	r3, r0
 8000e9c:	440a      	add	r2, r1
 8000e9e:	601a      	str	r2, [r3, #0]
  for (size_t i = 0; i < size; i++)
 8000ea0:	697b      	ldr	r3, [r7, #20]
 8000ea2:	3301      	adds	r3, #1
 8000ea4:	617b      	str	r3, [r7, #20]
 8000ea6:	68fb      	ldr	r3, [r7, #12]
 8000ea8:	697a      	ldr	r2, [r7, #20]
 8000eaa:	429a      	cmp	r2, r3
 8000eac:	d3e8      	bcc.n	8000e80 <vecadd+0x14>
  }
}
 8000eae:	bf00      	nop
 8000eb0:	bf00      	nop
 8000eb2:	371c      	adds	r7, #28
 8000eb4:	46bd      	mov	sp, r7
 8000eb6:	bc80      	pop	{r7}
 8000eb8:	4770      	bx	lr
	...

08000ebc <HAL_TIM_IC_CaptureCallback>:
/// Cuando se ejecuta, se actualiza el valor de h_prom con el valor de la seal, y
/// se hace un toggle al PIN 13, (???) (que hace el pin 13?)
/// @param htim
int captura = 0;
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b082      	sub	sp, #8
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	6078      	str	r0, [r7, #4]
  h_prom = TIM3->CCR1;
 8000ec4:	4b11      	ldr	r3, [pc, #68]	@ (8000f0c <HAL_TIM_IC_CaptureCallback+0x50>)
 8000ec6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000ec8:	461a      	mov	r2, r3
 8000eca:	4b11      	ldr	r3, [pc, #68]	@ (8000f10 <HAL_TIM_IC_CaptureCallback+0x54>)
 8000ecc:	601a      	str	r2, [r3, #0]
  // I don't remember why this is here
  //	mayor a 2900 lo ignoro, sino actualizo el valor por los pixeles al final del sensor
  if (captura == 0)
 8000ece:	4b11      	ldr	r3, [pc, #68]	@ (8000f14 <HAL_TIM_IC_CaptureCallback+0x58>)
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d116      	bne.n	8000f04 <HAL_TIM_IC_CaptureCallback+0x48>
  {
    if (h_prom > 2900)
 8000ed6:	4b0e      	ldr	r3, [pc, #56]	@ (8000f10 <HAL_TIM_IC_CaptureCallback+0x54>)
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	f640 3254 	movw	r2, #2900	@ 0xb54
 8000ede:	4293      	cmp	r3, r2
 8000ee0:	dd04      	ble.n	8000eec <HAL_TIM_IC_CaptureCallback+0x30>
    {
      h_prom = h_prom;
 8000ee2:	4b0b      	ldr	r3, [pc, #44]	@ (8000f10 <HAL_TIM_IC_CaptureCallback+0x54>)
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	4a0a      	ldr	r2, [pc, #40]	@ (8000f10 <HAL_TIM_IC_CaptureCallback+0x54>)
 8000ee8:	6013      	str	r3, [r2, #0]
 8000eea:	e003      	b.n	8000ef4 <HAL_TIM_IC_CaptureCallback+0x38>
    }
    else
    {
      h_prom = 2900;
 8000eec:	4b08      	ldr	r3, [pc, #32]	@ (8000f10 <HAL_TIM_IC_CaptureCallback+0x54>)
 8000eee:	f640 3254 	movw	r2, #2900	@ 0xb54
 8000ef2:	601a      	str	r2, [r3, #0]
    }
    HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13); // What is this for??? A LED?
 8000ef4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000ef8:	4807      	ldr	r0, [pc, #28]	@ (8000f18 <HAL_TIM_IC_CaptureCallback+0x5c>)
 8000efa:	f001 fd51 	bl	80029a0 <HAL_GPIO_TogglePin>
    captura = 1;
 8000efe:	4b05      	ldr	r3, [pc, #20]	@ (8000f14 <HAL_TIM_IC_CaptureCallback+0x58>)
 8000f00:	2201      	movs	r2, #1
 8000f02:	601a      	str	r2, [r3, #0]
  }
}
 8000f04:	bf00      	nop
 8000f06:	3708      	adds	r7, #8
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	bd80      	pop	{r7, pc}
 8000f0c:	40000400 	.word	0x40000400
 8000f10:	20000068 	.word	0x20000068
 8000f14:	20000378 	.word	0x20000378
 8000f18:	40011000 	.word	0x40011000
 8000f1c:	00000000 	.word	0x00000000

08000f20 <HAL_ADC_ConvCpltCallback>:
float i;
float u_float = 5.8;
float h; // Declare the variable 
initialized = 0;
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b08c      	sub	sp, #48	@ 0x30
 8000f24:	af02      	add	r7, sp, #8
 8000f26:	6078      	str	r0, [r7, #4]

  i = HAL_ADC_GetValue(&hadc1) * 0.0023157 - 4.785;
 8000f28:	4867      	ldr	r0, [pc, #412]	@ (80010c8 <HAL_ADC_ConvCpltCallback+0x1a8>)
 8000f2a:	f001 f81f 	bl	8001f6c <HAL_ADC_GetValue>
 8000f2e:	4603      	mov	r3, r0
 8000f30:	4618      	mov	r0, r3
 8000f32:	f7ff fb81 	bl	8000638 <__aeabi_ui2d>
 8000f36:	a35a      	add	r3, pc, #360	@ (adr r3, 80010a0 <HAL_ADC_ConvCpltCallback+0x180>)
 8000f38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f3c:	f7ff f910 	bl	8000160 <__aeabi_dmul>
 8000f40:	4602      	mov	r2, r0
 8000f42:	460b      	mov	r3, r1
 8000f44:	4610      	mov	r0, r2
 8000f46:	4619      	mov	r1, r3
 8000f48:	a357      	add	r3, pc, #348	@ (adr r3, 80010a8 <HAL_ADC_ConvCpltCallback+0x188>)
 8000f4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f4e:	f7ff fa35 	bl	80003bc <__aeabi_dsub>
 8000f52:	4602      	mov	r2, r0
 8000f54:	460b      	mov	r3, r1
 8000f56:	4610      	mov	r0, r2
 8000f58:	4619      	mov	r1, r3
 8000f5a:	f7ff fbe7 	bl	800072c <__aeabi_d2f>
 8000f5e:	4603      	mov	r3, r0
 8000f60:	4a5a      	ldr	r2, [pc, #360]	@ (80010cc <HAL_ADC_ConvCpltCallback+0x1ac>)
 8000f62:	6013      	str	r3, [r2, #0]
  h = ((h_prom) * 0.0272065 - 63.235847) * 0.001; // valor en mm
 8000f64:	4b5a      	ldr	r3, [pc, #360]	@ (80010d0 <HAL_ADC_ConvCpltCallback+0x1b0>)
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	4618      	mov	r0, r3
 8000f6a:	f7ff fb75 	bl	8000658 <__aeabi_i2d>
 8000f6e:	a350      	add	r3, pc, #320	@ (adr r3, 80010b0 <HAL_ADC_ConvCpltCallback+0x190>)
 8000f70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f74:	f7ff f8f4 	bl	8000160 <__aeabi_dmul>
 8000f78:	4602      	mov	r2, r0
 8000f7a:	460b      	mov	r3, r1
 8000f7c:	4610      	mov	r0, r2
 8000f7e:	4619      	mov	r1, r3
 8000f80:	a34d      	add	r3, pc, #308	@ (adr r3, 80010b8 <HAL_ADC_ConvCpltCallback+0x198>)
 8000f82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f86:	f7ff fa19 	bl	80003bc <__aeabi_dsub>
 8000f8a:	4602      	mov	r2, r0
 8000f8c:	460b      	mov	r3, r1
 8000f8e:	4610      	mov	r0, r2
 8000f90:	4619      	mov	r1, r3
 8000f92:	a34b      	add	r3, pc, #300	@ (adr r3, 80010c0 <HAL_ADC_ConvCpltCallback+0x1a0>)
 8000f94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f98:	f7ff f8e2 	bl	8000160 <__aeabi_dmul>
 8000f9c:	4602      	mov	r2, r0
 8000f9e:	460b      	mov	r3, r1
 8000fa0:	4610      	mov	r0, r2
 8000fa2:	4619      	mov	r1, r3
 8000fa4:	f7ff fbc2 	bl	800072c <__aeabi_d2f>
 8000fa8:	4603      	mov	r3, r0
 8000faa:	4a4a      	ldr	r2, [pc, #296]	@ (80010d4 <HAL_ADC_ConvCpltCallback+0x1b4>)
 8000fac:	6013      	str	r3, [r2, #0]

  if (initialized == 0)
 8000fae:	4b4a      	ldr	r3, [pc, #296]	@ (80010d8 <HAL_ADC_ConvCpltCallback+0x1b8>)
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d121      	bne.n	8000ffa <HAL_ADC_ConvCpltCallback+0xda>
  {
    // Initialize x_hat with the first measurement
    x_hat[0][0] = FLOAT_TO_FIXED(i);
 8000fb6:	4b45      	ldr	r3, [pc, #276]	@ (80010cc <HAL_ADC_ConvCpltCallback+0x1ac>)
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	f04f 4195 	mov.w	r1, #1249902592	@ 0x4a800000
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	f7ff fd12 	bl	80009e8 <__aeabi_fmul>
 8000fc4:	4603      	mov	r3, r0
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	f7ff fe5e 	bl	8000c88 <__aeabi_f2iz>
 8000fcc:	4603      	mov	r3, r0
 8000fce:	4a43      	ldr	r2, [pc, #268]	@ (80010dc <HAL_ADC_ConvCpltCallback+0x1bc>)
 8000fd0:	6013      	str	r3, [r2, #0]
    x_hat[1][0] = FLOAT_TO_FIXED(h);
 8000fd2:	4b40      	ldr	r3, [pc, #256]	@ (80010d4 <HAL_ADC_ConvCpltCallback+0x1b4>)
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	f04f 4195 	mov.w	r1, #1249902592	@ 0x4a800000
 8000fda:	4618      	mov	r0, r3
 8000fdc:	f7ff fd04 	bl	80009e8 <__aeabi_fmul>
 8000fe0:	4603      	mov	r3, r0
 8000fe2:	4618      	mov	r0, r3
 8000fe4:	f7ff fe50 	bl	8000c88 <__aeabi_f2iz>
 8000fe8:	4603      	mov	r3, r0
 8000fea:	4a3c      	ldr	r2, [pc, #240]	@ (80010dc <HAL_ADC_ConvCpltCallback+0x1bc>)
 8000fec:	6053      	str	r3, [r2, #4]
    x_hat[2][0] = FLOAT_TO_FIXED(0.0f);
 8000fee:	4b3b      	ldr	r3, [pc, #236]	@ (80010dc <HAL_ADC_ConvCpltCallback+0x1bc>)
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	609a      	str	r2, [r3, #8]
    initialized = 1;
 8000ff4:	4b38      	ldr	r3, [pc, #224]	@ (80010d8 <HAL_ADC_ConvCpltCallback+0x1b8>)
 8000ff6:	2201      	movs	r2, #1
 8000ff8:	601a      	str	r2, [r3, #0]
  // x_0 = [i; h; 0]
  // x_hat[0][0] = FLOAT_TO_FIXED(i);
  // x_hat[1][0] = FLOAT_TO_FIXED(h);
  // x_hat[2][0] = FLOAT_TO_FIXED(0.0f);

  y[0][0] = FLOAT_TO_FIXED(i);
 8000ffa:	4b34      	ldr	r3, [pc, #208]	@ (80010cc <HAL_ADC_ConvCpltCallback+0x1ac>)
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	f04f 4195 	mov.w	r1, #1249902592	@ 0x4a800000
 8001002:	4618      	mov	r0, r3
 8001004:	f7ff fcf0 	bl	80009e8 <__aeabi_fmul>
 8001008:	4603      	mov	r3, r0
 800100a:	4618      	mov	r0, r3
 800100c:	f7ff fe3c 	bl	8000c88 <__aeabi_f2iz>
 8001010:	4603      	mov	r3, r0
 8001012:	4a33      	ldr	r2, [pc, #204]	@ (80010e0 <HAL_ADC_ConvCpltCallback+0x1c0>)
 8001014:	6013      	str	r3, [r2, #0]
  y[1][0] = FLOAT_TO_FIXED(h);
 8001016:	4b2f      	ldr	r3, [pc, #188]	@ (80010d4 <HAL_ADC_ConvCpltCallback+0x1b4>)
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	f04f 4195 	mov.w	r1, #1249902592	@ 0x4a800000
 800101e:	4618      	mov	r0, r3
 8001020:	f7ff fce2 	bl	80009e8 <__aeabi_fmul>
 8001024:	4603      	mov	r3, r0
 8001026:	4618      	mov	r0, r3
 8001028:	f7ff fe2e 	bl	8000c88 <__aeabi_f2iz>
 800102c:	4603      	mov	r3, r0
 800102e:	4a2c      	ldr	r2, [pc, #176]	@ (80010e0 <HAL_ADC_ConvCpltCallback+0x1c0>)
 8001030:	6053      	str	r3, [r2, #4]

  // Perform calculations
  // step 1: x_hat = G*x_hat + H*u
  fixed_point_t Gx_hat[3][1];
  fixed_point_t x_hat_1[3][1];
  matmul(3, 3, 1, G, x_hat, x_hat_1);//Gx_hat); // G*x_hat
 8001032:	f107 0310 	add.w	r3, r7, #16
 8001036:	9301      	str	r3, [sp, #4]
 8001038:	4b28      	ldr	r3, [pc, #160]	@ (80010dc <HAL_ADC_ConvCpltCallback+0x1bc>)
 800103a:	9300      	str	r3, [sp, #0]
 800103c:	4b29      	ldr	r3, [pc, #164]	@ (80010e4 <HAL_ADC_ConvCpltCallback+0x1c4>)
 800103e:	2201      	movs	r2, #1
 8001040:	2103      	movs	r1, #3
 8001042:	2003      	movs	r0, #3
 8001044:	f7ff fe7e 	bl	8000d44 <matmul>
  // H_fixed_u[2][0] = fixed_multiply(H_fixed[0][2], FLOAT_TO_FIXED(u_float));
  // vecadd(3, Gx_hat, H_fixed_u, x_hat_1); // G x_hat + H_u

  // step 2: y_hat = Cminus*x_hat
  fixed_point_t y_hat_negative[2][1];
  matmul(2, 3, 1, Cminus, x_hat_1, y_hat_negative); // - C x_hat
 8001048:	f107 0308 	add.w	r3, r7, #8
 800104c:	9301      	str	r3, [sp, #4]
 800104e:	f107 0310 	add.w	r3, r7, #16
 8001052:	9300      	str	r3, [sp, #0]
 8001054:	4b24      	ldr	r3, [pc, #144]	@ (80010e8 <HAL_ADC_ConvCpltCallback+0x1c8>)
 8001056:	2201      	movs	r2, #1
 8001058:	2103      	movs	r1, #3
 800105a:	2002      	movs	r0, #2
 800105c:	f7ff fe72 	bl	8000d44 <matmul>
  // step 3: z_hat = y + y_hat_negative
  vecadd(2, y, y_hat_negative, z_hat);  // z = y - y_hat
 8001060:	f107 0208 	add.w	r2, r7, #8
 8001064:	4b21      	ldr	r3, [pc, #132]	@ (80010ec <HAL_ADC_ConvCpltCallback+0x1cc>)
 8001066:	491e      	ldr	r1, [pc, #120]	@ (80010e0 <HAL_ADC_ConvCpltCallback+0x1c0>)
 8001068:	2002      	movs	r0, #2
 800106a:	f7ff feff 	bl	8000e6c <vecadd>
  // step 4: x_hat = x_hat + K*z_hat
  matmul(3, 2, 1, Kkalman, z_hat, lz); // K z_hat
 800106e:	4b20      	ldr	r3, [pc, #128]	@ (80010f0 <HAL_ADC_ConvCpltCallback+0x1d0>)
 8001070:	9301      	str	r3, [sp, #4]
 8001072:	4b1e      	ldr	r3, [pc, #120]	@ (80010ec <HAL_ADC_ConvCpltCallback+0x1cc>)
 8001074:	9300      	str	r3, [sp, #0]
 8001076:	4b1f      	ldr	r3, [pc, #124]	@ (80010f4 <HAL_ADC_ConvCpltCallback+0x1d4>)
 8001078:	2201      	movs	r2, #1
 800107a:	2102      	movs	r1, #2
 800107c:	2003      	movs	r0, #3
 800107e:	f7ff fe61 	bl	8000d44 <matmul>
  vecadd(3, x_hat_1, lz, x_hat); // x_hat 
 8001082:	f107 0110 	add.w	r1, r7, #16
 8001086:	4b15      	ldr	r3, [pc, #84]	@ (80010dc <HAL_ADC_ConvCpltCallback+0x1bc>)
 8001088:	4a19      	ldr	r2, [pc, #100]	@ (80010f0 <HAL_ADC_ConvCpltCallback+0x1d0>)
 800108a:	2003      	movs	r0, #3
 800108c:	f7ff feee 	bl	8000e6c <vecadd>
  // else if (u_float > 12)
  // {
  //   u_float = 12;
  // }
  // TIM1->CCR1 = (uint32_t)((u_float / 12.0f) * 7199);
  captura = 0;
 8001090:	4b19      	ldr	r3, [pc, #100]	@ (80010f8 <HAL_ADC_ConvCpltCallback+0x1d8>)
 8001092:	2200      	movs	r2, #0
 8001094:	601a      	str	r2, [r3, #0]
}
 8001096:	bf00      	nop
 8001098:	3728      	adds	r7, #40	@ 0x28
 800109a:	46bd      	mov	sp, r7
 800109c:	bd80      	pop	{r7, pc}
 800109e:	bf00      	nop
 80010a0:	f88e1bb7 	.word	0xf88e1bb7
 80010a4:	3f62f85f 	.word	0x3f62f85f
 80010a8:	0a3d70a4 	.word	0x0a3d70a4
 80010ac:	401323d7 	.word	0x401323d7
 80010b0:	4ef459da 	.word	0x4ef459da
 80010b4:	3f9bdc05 	.word	0x3f9bdc05
 80010b8:	3c07ee0b 	.word	0x3c07ee0b
 80010bc:	404f9e30 	.word	0x404f9e30
 80010c0:	d2f1a9fc 	.word	0xd2f1a9fc
 80010c4:	3f50624d 	.word	0x3f50624d
 80010c8:	2000025c 	.word	0x2000025c
 80010cc:	2000037c 	.word	0x2000037c
 80010d0:	20000068 	.word	0x20000068
 80010d4:	20000380 	.word	0x20000380
 80010d8:	20000384 	.word	0x20000384
 80010dc:	20000024 	.word	0x20000024
 80010e0:	20000060 	.word	0x20000060
 80010e4:	20000000 	.word	0x20000000
 80010e8:	20000030 	.word	0x20000030
 80010ec:	20000364 	.word	0x20000364
 80010f0:	2000036c 	.word	0x2000036c
 80010f4:	20000048 	.word	0x20000048
 80010f8:	20000378 	.word	0x20000378

080010fc <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 80010fc:	b590      	push	{r4, r7, lr}
 80010fe:	b08b      	sub	sp, #44	@ 0x2c
 8001100:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001102:	f000 fd1f 	bl	8001b44 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001106:	f000 f891 	bl	800122c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800110a:	f000 fa83 	bl	8001614 <MX_GPIO_Init>
  MX_ADC1_Init();
 800110e:	f000 f8eb 	bl	80012e8 <MX_ADC1_Init>
  MX_TIM1_Init();
 8001112:	f000 f927 	bl	8001364 <MX_TIM1_Init>
  MX_TIM2_Init();
 8001116:	f000 f9a9 	bl	800146c <MX_TIM2_Init>
  MX_TIM3_Init();
 800111a:	f000 f9ff 	bl	800151c <MX_TIM3_Init>
  MX_USB_DEVICE_Init();
 800111e:	f008 feb9 	bl	8009e94 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADC_Start_IT(&hadc1);
 8001122:	4836      	ldr	r0, [pc, #216]	@ (80011fc <main+0x100>)
 8001124:	f000 fe6c 	bl	8001e00 <HAL_ADC_Start_IT>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8001128:	2104      	movs	r1, #4
 800112a:	4835      	ldr	r0, [pc, #212]	@ (8001200 <main+0x104>)
 800112c:	f003 fe96 	bl	8004e5c <HAL_TIM_PWM_Start>
  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_1);
 8001130:	2100      	movs	r1, #0
 8001132:	4833      	ldr	r0, [pc, #204]	@ (8001200 <main+0x104>)
 8001134:	f003 ff84 	bl	8005040 <HAL_TIM_IC_Start_IT>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8001138:	2100      	movs	r1, #0
 800113a:	4832      	ldr	r0, [pc, #200]	@ (8001204 <main+0x108>)
 800113c:	f003 fe8e 	bl	8004e5c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001140:	2100      	movs	r1, #0
 8001142:	4831      	ldr	r0, [pc, #196]	@ (8001208 <main+0x10c>)
 8001144:	f003 fe8a 	bl	8004e5c <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 8001148:	2100      	movs	r1, #0
 800114a:	482f      	ldr	r0, [pc, #188]	@ (8001208 <main+0x10c>)
 800114c:	f004 fe1e 	bl	8005d8c <HAL_TIMEx_PWMN_Start>
  char data[35];

  while (1)
  {
    /* USER CODE END WHILE */
    h_hat_float = fixed_to_float(x_hat[1][0]);
 8001150:	4b2e      	ldr	r3, [pc, #184]	@ (800120c <main+0x110>)
 8001152:	685b      	ldr	r3, [r3, #4]
 8001154:	4618      	mov	r0, r3
 8001156:	f7ff fdbd 	bl	8000cd4 <fixed_to_float>
 800115a:	4603      	mov	r3, r0
 800115c:	4a2c      	ldr	r2, [pc, #176]	@ (8001210 <main+0x114>)
 800115e:	6013      	str	r3, [r2, #0]
    //    sprintf(data, "%d %d %d",h_prom, (int)(10000*h), (int)(10000*h_hat)); // Test position and kalman
    //	CDC_Transmit_FS(data,strlen(data));
    //	HAL_Delay(100);
    // sprintf(data, "%d\n", h_prom);
    value += direction;
 8001160:	4b2c      	ldr	r3, [pc, #176]	@ (8001214 <main+0x118>)
 8001162:	681a      	ldr	r2, [r3, #0]
 8001164:	4b2c      	ldr	r3, [pc, #176]	@ (8001218 <main+0x11c>)
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	4413      	add	r3, r2
 800116a:	4a2a      	ldr	r2, [pc, #168]	@ (8001214 <main+0x118>)
 800116c:	6013      	str	r3, [r2, #0]
    value2 -= direction;
 800116e:	4b2b      	ldr	r3, [pc, #172]	@ (800121c <main+0x120>)
 8001170:	681a      	ldr	r2, [r3, #0]
 8001172:	4b29      	ldr	r3, [pc, #164]	@ (8001218 <main+0x11c>)
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	1ad3      	subs	r3, r2, r3
 8001178:	4a28      	ldr	r2, [pc, #160]	@ (800121c <main+0x120>)
 800117a:	6013      	str	r3, [r2, #0]
    if (value > 100)
 800117c:	4b25      	ldr	r3, [pc, #148]	@ (8001214 <main+0x118>)
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	2b64      	cmp	r3, #100	@ 0x64
 8001182:	dd07      	ble.n	8001194 <main+0x98>
    {
      value = 100;    // Constrain to max value
 8001184:	4b23      	ldr	r3, [pc, #140]	@ (8001214 <main+0x118>)
 8001186:	2264      	movs	r2, #100	@ 0x64
 8001188:	601a      	str	r2, [r3, #0]
      direction = -1; // Change direction
 800118a:	4b23      	ldr	r3, [pc, #140]	@ (8001218 <main+0x11c>)
 800118c:	f04f 32ff 	mov.w	r2, #4294967295
 8001190:	601a      	str	r2, [r3, #0]
 8001192:	e009      	b.n	80011a8 <main+0xac>
    }
    else if (value < 0)
 8001194:	4b1f      	ldr	r3, [pc, #124]	@ (8001214 <main+0x118>)
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	2b00      	cmp	r3, #0
 800119a:	da05      	bge.n	80011a8 <main+0xac>
    {
      value = 0;     // Constrain to min value
 800119c:	4b1d      	ldr	r3, [pc, #116]	@ (8001214 <main+0x118>)
 800119e:	2200      	movs	r2, #0
 80011a0:	601a      	str	r2, [r3, #0]
      direction = 1; // Change direction
 80011a2:	4b1d      	ldr	r3, [pc, #116]	@ (8001218 <main+0x11c>)
 80011a4:	2201      	movs	r2, #1
 80011a6:	601a      	str	r2, [r3, #0]
    }
    // signal_1 = (int)(h*1000);
    // signal_2 = (int)(h_hat*1000);
    HAL_Delay(100);
 80011a8:	2064      	movs	r0, #100	@ 0x64
 80011aa:	f000 fd2d 	bl	8001c08 <HAL_Delay>
    // signal_1 = (int)(h*1000);
    // signal_2 = (int)(h_hat*1000);

    sprintf(data, "%d|%d\n", (int)(h_hat_float*10000), (int)(h*10000));
 80011ae:	4b18      	ldr	r3, [pc, #96]	@ (8001210 <main+0x114>)
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	491b      	ldr	r1, [pc, #108]	@ (8001220 <main+0x124>)
 80011b4:	4618      	mov	r0, r3
 80011b6:	f7ff fc17 	bl	80009e8 <__aeabi_fmul>
 80011ba:	4603      	mov	r3, r0
 80011bc:	4618      	mov	r0, r3
 80011be:	f7ff fd63 	bl	8000c88 <__aeabi_f2iz>
 80011c2:	4604      	mov	r4, r0
 80011c4:	4b17      	ldr	r3, [pc, #92]	@ (8001224 <main+0x128>)
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	4915      	ldr	r1, [pc, #84]	@ (8001220 <main+0x124>)
 80011ca:	4618      	mov	r0, r3
 80011cc:	f7ff fc0c 	bl	80009e8 <__aeabi_fmul>
 80011d0:	4603      	mov	r3, r0
 80011d2:	4618      	mov	r0, r3
 80011d4:	f7ff fd58 	bl	8000c88 <__aeabi_f2iz>
 80011d8:	4603      	mov	r3, r0
 80011da:	1d38      	adds	r0, r7, #4
 80011dc:	4622      	mov	r2, r4
 80011de:	4912      	ldr	r1, [pc, #72]	@ (8001228 <main+0x12c>)
 80011e0:	f009 faf4 	bl	800a7cc <siprintf>
    // sprintf(data, "%d|%d\n", h_hat, h);

    CDC_Transmit_FS(data, strlen(data));
 80011e4:	1d3b      	adds	r3, r7, #4
 80011e6:	4618      	mov	r0, r3
 80011e8:	f7fe ffb2 	bl	8000150 <strlen>
 80011ec:	4603      	mov	r3, r0
 80011ee:	b29a      	uxth	r2, r3
 80011f0:	1d3b      	adds	r3, r7, #4
 80011f2:	4611      	mov	r1, r2
 80011f4:	4618      	mov	r0, r3
 80011f6:	f008 ff0b 	bl	800a010 <CDC_Transmit_FS>
    h_hat_float = fixed_to_float(x_hat[1][0]);
 80011fa:	e7a9      	b.n	8001150 <main+0x54>
 80011fc:	2000025c 	.word	0x2000025c
 8001200:	2000031c 	.word	0x2000031c
 8001204:	200002d4 	.word	0x200002d4
 8001208:	2000028c 	.word	0x2000028c
 800120c:	20000024 	.word	0x20000024
 8001210:	2000038c 	.word	0x2000038c
 8001214:	20000388 	.word	0x20000388
 8001218:	2000006c 	.word	0x2000006c
 800121c:	20000070 	.word	0x20000070
 8001220:	461c4000 	.word	0x461c4000
 8001224:	20000380 	.word	0x20000380
 8001228:	0800b144 	.word	0x0800b144

0800122c <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 800122c:	b580      	push	{r7, lr}
 800122e:	b094      	sub	sp, #80	@ 0x50
 8001230:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001232:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001236:	2228      	movs	r2, #40	@ 0x28
 8001238:	2100      	movs	r1, #0
 800123a:	4618      	mov	r0, r3
 800123c:	f009 fae6 	bl	800a80c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001240:	f107 0314 	add.w	r3, r7, #20
 8001244:	2200      	movs	r2, #0
 8001246:	601a      	str	r2, [r3, #0]
 8001248:	605a      	str	r2, [r3, #4]
 800124a:	609a      	str	r2, [r3, #8]
 800124c:	60da      	str	r2, [r3, #12]
 800124e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001250:	1d3b      	adds	r3, r7, #4
 8001252:	2200      	movs	r2, #0
 8001254:	601a      	str	r2, [r3, #0]
 8001256:	605a      	str	r2, [r3, #4]
 8001258:	609a      	str	r2, [r3, #8]
 800125a:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
   * in the RCC_OscInitTypeDef structure.
   */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800125c:	2301      	movs	r3, #1
 800125e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001260:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001264:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001266:	2300      	movs	r3, #0
 8001268:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800126a:	2301      	movs	r3, #1
 800126c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800126e:	2302      	movs	r3, #2
 8001270:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001272:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001276:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001278:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 800127c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800127e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001282:	4618      	mov	r0, r3
 8001284:	f003 f906 	bl	8004494 <HAL_RCC_OscConfig>
 8001288:	4603      	mov	r3, r0
 800128a:	2b00      	cmp	r3, #0
 800128c:	d001      	beq.n	8001292 <SystemClock_Config+0x66>
  {
    Error_Handler();
 800128e:	f000 fa19 	bl	80016c4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
   */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001292:	230f      	movs	r3, #15
 8001294:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001296:	2302      	movs	r3, #2
 8001298:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800129a:	2300      	movs	r3, #0
 800129c:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800129e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80012a2:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80012a4:	2300      	movs	r3, #0
 80012a6:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80012a8:	f107 0314 	add.w	r3, r7, #20
 80012ac:	2102      	movs	r1, #2
 80012ae:	4618      	mov	r0, r3
 80012b0:	f003 fb72 	bl	8004998 <HAL_RCC_ClockConfig>
 80012b4:	4603      	mov	r3, r0
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d001      	beq.n	80012be <SystemClock_Config+0x92>
  {
    Error_Handler();
 80012ba:	f000 fa03 	bl	80016c4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC | RCC_PERIPHCLK_USB;
 80012be:	2312      	movs	r3, #18
 80012c0:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 80012c2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80012c6:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 80012c8:	2300      	movs	r3, #0
 80012ca:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80012cc:	1d3b      	adds	r3, r7, #4
 80012ce:	4618      	mov	r0, r3
 80012d0:	f003 fcbe 	bl	8004c50 <HAL_RCCEx_PeriphCLKConfig>
 80012d4:	4603      	mov	r3, r0
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d001      	beq.n	80012de <SystemClock_Config+0xb2>
  {
    Error_Handler();
 80012da:	f000 f9f3 	bl	80016c4 <Error_Handler>
  }
}
 80012de:	bf00      	nop
 80012e0:	3750      	adds	r7, #80	@ 0x50
 80012e2:	46bd      	mov	sp, r7
 80012e4:	bd80      	pop	{r7, pc}
	...

080012e8 <MX_ADC1_Init>:
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b084      	sub	sp, #16
 80012ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80012ee:	1d3b      	adds	r3, r7, #4
 80012f0:	2200      	movs	r2, #0
 80012f2:	601a      	str	r2, [r3, #0]
 80012f4:	605a      	str	r2, [r3, #4]
 80012f6:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
   */
  hadc1.Instance = ADC1;
 80012f8:	4b18      	ldr	r3, [pc, #96]	@ (800135c <MX_ADC1_Init+0x74>)
 80012fa:	4a19      	ldr	r2, [pc, #100]	@ (8001360 <MX_ADC1_Init+0x78>)
 80012fc:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80012fe:	4b17      	ldr	r3, [pc, #92]	@ (800135c <MX_ADC1_Init+0x74>)
 8001300:	2200      	movs	r2, #0
 8001302:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001304:	4b15      	ldr	r3, [pc, #84]	@ (800135c <MX_ADC1_Init+0x74>)
 8001306:	2200      	movs	r2, #0
 8001308:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800130a:	4b14      	ldr	r3, [pc, #80]	@ (800135c <MX_ADC1_Init+0x74>)
 800130c:	2200      	movs	r2, #0
 800130e:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T3_TRGO;
 8001310:	4b12      	ldr	r3, [pc, #72]	@ (800135c <MX_ADC1_Init+0x74>)
 8001312:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8001316:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001318:	4b10      	ldr	r3, [pc, #64]	@ (800135c <MX_ADC1_Init+0x74>)
 800131a:	2200      	movs	r2, #0
 800131c:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 800131e:	4b0f      	ldr	r3, [pc, #60]	@ (800135c <MX_ADC1_Init+0x74>)
 8001320:	2201      	movs	r2, #1
 8001322:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001324:	480d      	ldr	r0, [pc, #52]	@ (800135c <MX_ADC1_Init+0x74>)
 8001326:	f000 fc93 	bl	8001c50 <HAL_ADC_Init>
 800132a:	4603      	mov	r3, r0
 800132c:	2b00      	cmp	r3, #0
 800132e:	d001      	beq.n	8001334 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8001330:	f000 f9c8 	bl	80016c4 <Error_Handler>
  }

  /** Configure Regular Channel
   */
  sConfig.Channel = ADC_CHANNEL_0;
 8001334:	2300      	movs	r3, #0
 8001336:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001338:	2301      	movs	r3, #1
 800133a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800133c:	2300      	movs	r3, #0
 800133e:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001340:	1d3b      	adds	r3, r7, #4
 8001342:	4619      	mov	r1, r3
 8001344:	4805      	ldr	r0, [pc, #20]	@ (800135c <MX_ADC1_Init+0x74>)
 8001346:	f000 fee5 	bl	8002114 <HAL_ADC_ConfigChannel>
 800134a:	4603      	mov	r3, r0
 800134c:	2b00      	cmp	r3, #0
 800134e:	d001      	beq.n	8001354 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8001350:	f000 f9b8 	bl	80016c4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */
}
 8001354:	bf00      	nop
 8001356:	3710      	adds	r7, #16
 8001358:	46bd      	mov	sp, r7
 800135a:	bd80      	pop	{r7, pc}
 800135c:	2000025c 	.word	0x2000025c
 8001360:	40012400 	.word	0x40012400

08001364 <MX_TIM1_Init>:
 * @brief TIM1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM1_Init(void)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	b092      	sub	sp, #72	@ 0x48
 8001368:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800136a:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800136e:	2200      	movs	r2, #0
 8001370:	601a      	str	r2, [r3, #0]
 8001372:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001374:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001378:	2200      	movs	r2, #0
 800137a:	601a      	str	r2, [r3, #0]
 800137c:	605a      	str	r2, [r3, #4]
 800137e:	609a      	str	r2, [r3, #8]
 8001380:	60da      	str	r2, [r3, #12]
 8001382:	611a      	str	r2, [r3, #16]
 8001384:	615a      	str	r2, [r3, #20]
 8001386:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001388:	1d3b      	adds	r3, r7, #4
 800138a:	2220      	movs	r2, #32
 800138c:	2100      	movs	r1, #0
 800138e:	4618      	mov	r0, r3
 8001390:	f009 fa3c 	bl	800a80c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001394:	4b33      	ldr	r3, [pc, #204]	@ (8001464 <MX_TIM1_Init+0x100>)
 8001396:	4a34      	ldr	r2, [pc, #208]	@ (8001468 <MX_TIM1_Init+0x104>)
 8001398:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800139a:	4b32      	ldr	r3, [pc, #200]	@ (8001464 <MX_TIM1_Init+0x100>)
 800139c:	2200      	movs	r2, #0
 800139e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013a0:	4b30      	ldr	r3, [pc, #192]	@ (8001464 <MX_TIM1_Init+0x100>)
 80013a2:	2200      	movs	r2, #0
 80013a4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 7199;
 80013a6:	4b2f      	ldr	r3, [pc, #188]	@ (8001464 <MX_TIM1_Init+0x100>)
 80013a8:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 80013ac:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013ae:	4b2d      	ldr	r3, [pc, #180]	@ (8001464 <MX_TIM1_Init+0x100>)
 80013b0:	2200      	movs	r2, #0
 80013b2:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80013b4:	4b2b      	ldr	r3, [pc, #172]	@ (8001464 <MX_TIM1_Init+0x100>)
 80013b6:	2200      	movs	r2, #0
 80013b8:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013ba:	4b2a      	ldr	r3, [pc, #168]	@ (8001464 <MX_TIM1_Init+0x100>)
 80013bc:	2200      	movs	r2, #0
 80013be:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80013c0:	4828      	ldr	r0, [pc, #160]	@ (8001464 <MX_TIM1_Init+0x100>)
 80013c2:	f003 fcfb 	bl	8004dbc <HAL_TIM_PWM_Init>
 80013c6:	4603      	mov	r3, r0
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d001      	beq.n	80013d0 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 80013cc:	f000 f97a 	bl	80016c4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80013d0:	2320      	movs	r3, #32
 80013d2:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013d4:	2300      	movs	r3, #0
 80013d6:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80013d8:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80013dc:	4619      	mov	r1, r3
 80013de:	4821      	ldr	r0, [pc, #132]	@ (8001464 <MX_TIM1_Init+0x100>)
 80013e0:	f004 fd72 	bl	8005ec8 <HAL_TIMEx_MasterConfigSynchronization>
 80013e4:	4603      	mov	r3, r0
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d001      	beq.n	80013ee <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 80013ea:	f000 f96b 	bl	80016c4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80013ee:	2360      	movs	r3, #96	@ 0x60
 80013f0:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 3600;
 80013f2:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 80013f6:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80013f8:	2300      	movs	r3, #0
 80013fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_LOW;
 80013fc:	2308      	movs	r3, #8
 80013fe:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001400:	2300      	movs	r3, #0
 8001402:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001404:	2300      	movs	r3, #0
 8001406:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001408:	2300      	movs	r3, #0
 800140a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800140c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001410:	2200      	movs	r2, #0
 8001412:	4619      	mov	r1, r3
 8001414:	4813      	ldr	r0, [pc, #76]	@ (8001464 <MX_TIM1_Init+0x100>)
 8001416:	f004 f8ab 	bl	8005570 <HAL_TIM_PWM_ConfigChannel>
 800141a:	4603      	mov	r3, r0
 800141c:	2b00      	cmp	r3, #0
 800141e:	d001      	beq.n	8001424 <MX_TIM1_Init+0xc0>
  {
    Error_Handler();
 8001420:	f000 f950 	bl	80016c4 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001424:	2300      	movs	r3, #0
 8001426:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001428:	2300      	movs	r3, #0
 800142a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800142c:	2300      	movs	r3, #0
 800142e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 36;
 8001430:	2324      	movs	r3, #36	@ 0x24
 8001432:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001434:	2300      	movs	r3, #0
 8001436:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001438:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800143c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800143e:	2300      	movs	r3, #0
 8001440:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001442:	1d3b      	adds	r3, r7, #4
 8001444:	4619      	mov	r1, r3
 8001446:	4807      	ldr	r0, [pc, #28]	@ (8001464 <MX_TIM1_Init+0x100>)
 8001448:	f004 fd9c 	bl	8005f84 <HAL_TIMEx_ConfigBreakDeadTime>
 800144c:	4603      	mov	r3, r0
 800144e:	2b00      	cmp	r3, #0
 8001450:	d001      	beq.n	8001456 <MX_TIM1_Init+0xf2>
  {
    Error_Handler();
 8001452:	f000 f937 	bl	80016c4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001456:	4803      	ldr	r0, [pc, #12]	@ (8001464 <MX_TIM1_Init+0x100>)
 8001458:	f000 fa26 	bl	80018a8 <HAL_TIM_MspPostInit>
}
 800145c:	bf00      	nop
 800145e:	3748      	adds	r7, #72	@ 0x48
 8001460:	46bd      	mov	sp, r7
 8001462:	bd80      	pop	{r7, pc}
 8001464:	2000028c 	.word	0x2000028c
 8001468:	40012c00 	.word	0x40012c00

0800146c <MX_TIM2_Init>:
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	b08a      	sub	sp, #40	@ 0x28
 8001470:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001472:	f107 0320 	add.w	r3, r7, #32
 8001476:	2200      	movs	r2, #0
 8001478:	601a      	str	r2, [r3, #0]
 800147a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800147c:	1d3b      	adds	r3, r7, #4
 800147e:	2200      	movs	r2, #0
 8001480:	601a      	str	r2, [r3, #0]
 8001482:	605a      	str	r2, [r3, #4]
 8001484:	609a      	str	r2, [r3, #8]
 8001486:	60da      	str	r2, [r3, #12]
 8001488:	611a      	str	r2, [r3, #16]
 800148a:	615a      	str	r2, [r3, #20]
 800148c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800148e:	4b22      	ldr	r3, [pc, #136]	@ (8001518 <MX_TIM2_Init+0xac>)
 8001490:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001494:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001496:	4b20      	ldr	r3, [pc, #128]	@ (8001518 <MX_TIM2_Init+0xac>)
 8001498:	2200      	movs	r2, #0
 800149a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800149c:	4b1e      	ldr	r3, [pc, #120]	@ (8001518 <MX_TIM2_Init+0xac>)
 800149e:	2200      	movs	r2, #0
 80014a0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 71;
 80014a2:	4b1d      	ldr	r3, [pc, #116]	@ (8001518 <MX_TIM2_Init+0xac>)
 80014a4:	2247      	movs	r2, #71	@ 0x47
 80014a6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014a8:	4b1b      	ldr	r3, [pc, #108]	@ (8001518 <MX_TIM2_Init+0xac>)
 80014aa:	2200      	movs	r2, #0
 80014ac:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014ae:	4b1a      	ldr	r3, [pc, #104]	@ (8001518 <MX_TIM2_Init+0xac>)
 80014b0:	2200      	movs	r2, #0
 80014b2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80014b4:	4818      	ldr	r0, [pc, #96]	@ (8001518 <MX_TIM2_Init+0xac>)
 80014b6:	f003 fc81 	bl	8004dbc <HAL_TIM_PWM_Init>
 80014ba:	4603      	mov	r3, r0
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d001      	beq.n	80014c4 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 80014c0:	f000 f900 	bl	80016c4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80014c4:	2300      	movs	r3, #0
 80014c6:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80014c8:	2300      	movs	r3, #0
 80014ca:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80014cc:	f107 0320 	add.w	r3, r7, #32
 80014d0:	4619      	mov	r1, r3
 80014d2:	4811      	ldr	r0, [pc, #68]	@ (8001518 <MX_TIM2_Init+0xac>)
 80014d4:	f004 fcf8 	bl	8005ec8 <HAL_TIMEx_MasterConfigSynchronization>
 80014d8:	4603      	mov	r3, r0
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d001      	beq.n	80014e2 <MX_TIM2_Init+0x76>
  {
    Error_Handler();
 80014de:	f000 f8f1 	bl	80016c4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80014e2:	2360      	movs	r3, #96	@ 0x60
 80014e4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 35;
 80014e6:	2323      	movs	r3, #35	@ 0x23
 80014e8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 80014ea:	2302      	movs	r3, #2
 80014ec:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80014ee:	2300      	movs	r3, #0
 80014f0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80014f2:	1d3b      	adds	r3, r7, #4
 80014f4:	2200      	movs	r2, #0
 80014f6:	4619      	mov	r1, r3
 80014f8:	4807      	ldr	r0, [pc, #28]	@ (8001518 <MX_TIM2_Init+0xac>)
 80014fa:	f004 f839 	bl	8005570 <HAL_TIM_PWM_ConfigChannel>
 80014fe:	4603      	mov	r3, r0
 8001500:	2b00      	cmp	r3, #0
 8001502:	d001      	beq.n	8001508 <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 8001504:	f000 f8de 	bl	80016c4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001508:	4803      	ldr	r0, [pc, #12]	@ (8001518 <MX_TIM2_Init+0xac>)
 800150a:	f000 f9cd 	bl	80018a8 <HAL_TIM_MspPostInit>
}
 800150e:	bf00      	nop
 8001510:	3728      	adds	r7, #40	@ 0x28
 8001512:	46bd      	mov	sp, r7
 8001514:	bd80      	pop	{r7, pc}
 8001516:	bf00      	nop
 8001518:	200002d4 	.word	0x200002d4

0800151c <MX_TIM3_Init>:
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b08e      	sub	sp, #56	@ 0x38
 8001520:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001522:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001526:	2200      	movs	r2, #0
 8001528:	601a      	str	r2, [r3, #0]
 800152a:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800152c:	f107 0320 	add.w	r3, r7, #32
 8001530:	2200      	movs	r2, #0
 8001532:	601a      	str	r2, [r3, #0]
 8001534:	605a      	str	r2, [r3, #4]
 8001536:	609a      	str	r2, [r3, #8]
 8001538:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800153a:	1d3b      	adds	r3, r7, #4
 800153c:	2200      	movs	r2, #0
 800153e:	601a      	str	r2, [r3, #0]
 8001540:	605a      	str	r2, [r3, #4]
 8001542:	609a      	str	r2, [r3, #8]
 8001544:	60da      	str	r2, [r3, #12]
 8001546:	611a      	str	r2, [r3, #16]
 8001548:	615a      	str	r2, [r3, #20]
 800154a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800154c:	4b2f      	ldr	r3, [pc, #188]	@ (800160c <MX_TIM3_Init+0xf0>)
 800154e:	4a30      	ldr	r2, [pc, #192]	@ (8001610 <MX_TIM3_Init+0xf4>)
 8001550:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001552:	4b2e      	ldr	r3, [pc, #184]	@ (800160c <MX_TIM3_Init+0xf0>)
 8001554:	2200      	movs	r2, #0
 8001556:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001558:	4b2c      	ldr	r3, [pc, #176]	@ (800160c <MX_TIM3_Init+0xf0>)
 800155a:	2200      	movs	r2, #0
 800155c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 7199;
 800155e:	4b2b      	ldr	r3, [pc, #172]	@ (800160c <MX_TIM3_Init+0xf0>)
 8001560:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8001564:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001566:	4b29      	ldr	r3, [pc, #164]	@ (800160c <MX_TIM3_Init+0xf0>)
 8001568:	2200      	movs	r2, #0
 800156a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800156c:	4b27      	ldr	r3, [pc, #156]	@ (800160c <MX_TIM3_Init+0xf0>)
 800156e:	2200      	movs	r2, #0
 8001570:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8001572:	4826      	ldr	r0, [pc, #152]	@ (800160c <MX_TIM3_Init+0xf0>)
 8001574:	f003 fd14 	bl	8004fa0 <HAL_TIM_IC_Init>
 8001578:	4603      	mov	r3, r0
 800157a:	2b00      	cmp	r3, #0
 800157c:	d001      	beq.n	8001582 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 800157e:	f000 f8a1 	bl	80016c4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001582:	4822      	ldr	r0, [pc, #136]	@ (800160c <MX_TIM3_Init+0xf0>)
 8001584:	f003 fc1a 	bl	8004dbc <HAL_TIM_PWM_Init>
 8001588:	4603      	mov	r3, r0
 800158a:	2b00      	cmp	r3, #0
 800158c:	d001      	beq.n	8001592 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 800158e:	f000 f899 	bl	80016c4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001592:	2320      	movs	r3, #32
 8001594:	633b      	str	r3, [r7, #48]	@ 0x30
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001596:	2300      	movs	r3, #0
 8001598:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800159a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800159e:	4619      	mov	r1, r3
 80015a0:	481a      	ldr	r0, [pc, #104]	@ (800160c <MX_TIM3_Init+0xf0>)
 80015a2:	f004 fc91 	bl	8005ec8 <HAL_TIMEx_MasterConfigSynchronization>
 80015a6:	4603      	mov	r3, r0
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d001      	beq.n	80015b0 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 80015ac:	f000 f88a 	bl	80016c4 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80015b0:	2300      	movs	r3, #0
 80015b2:	623b      	str	r3, [r7, #32]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80015b4:	2301      	movs	r3, #1
 80015b6:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80015b8:	2300      	movs	r3, #0
 80015ba:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigIC.ICFilter = 15;
 80015bc:	230f      	movs	r3, #15
 80015be:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80015c0:	f107 0320 	add.w	r3, r7, #32
 80015c4:	2200      	movs	r2, #0
 80015c6:	4619      	mov	r1, r3
 80015c8:	4810      	ldr	r0, [pc, #64]	@ (800160c <MX_TIM3_Init+0xf0>)
 80015ca:	f003 ff35 	bl	8005438 <HAL_TIM_IC_ConfigChannel>
 80015ce:	4603      	mov	r3, r0
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d001      	beq.n	80015d8 <MX_TIM3_Init+0xbc>
  {
    Error_Handler();
 80015d4:	f000 f876 	bl	80016c4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80015d8:	2360      	movs	r3, #96	@ 0x60
 80015da:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 72;
 80015dc:	2348      	movs	r3, #72	@ 0x48
 80015de:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80015e0:	2300      	movs	r3, #0
 80015e2:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80015e4:	2300      	movs	r3, #0
 80015e6:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80015e8:	1d3b      	adds	r3, r7, #4
 80015ea:	2204      	movs	r2, #4
 80015ec:	4619      	mov	r1, r3
 80015ee:	4807      	ldr	r0, [pc, #28]	@ (800160c <MX_TIM3_Init+0xf0>)
 80015f0:	f003 ffbe 	bl	8005570 <HAL_TIM_PWM_ConfigChannel>
 80015f4:	4603      	mov	r3, r0
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d001      	beq.n	80015fe <MX_TIM3_Init+0xe2>
  {
    Error_Handler();
 80015fa:	f000 f863 	bl	80016c4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80015fe:	4803      	ldr	r0, [pc, #12]	@ (800160c <MX_TIM3_Init+0xf0>)
 8001600:	f000 f952 	bl	80018a8 <HAL_TIM_MspPostInit>
}
 8001604:	bf00      	nop
 8001606:	3738      	adds	r7, #56	@ 0x38
 8001608:	46bd      	mov	sp, r7
 800160a:	bd80      	pop	{r7, pc}
 800160c:	2000031c 	.word	0x2000031c
 8001610:	40000400 	.word	0x40000400

08001614 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 8001614:	b580      	push	{r7, lr}
 8001616:	b088      	sub	sp, #32
 8001618:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800161a:	f107 0310 	add.w	r3, r7, #16
 800161e:	2200      	movs	r2, #0
 8001620:	601a      	str	r2, [r3, #0]
 8001622:	605a      	str	r2, [r3, #4]
 8001624:	609a      	str	r2, [r3, #8]
 8001626:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001628:	4b24      	ldr	r3, [pc, #144]	@ (80016bc <MX_GPIO_Init+0xa8>)
 800162a:	699b      	ldr	r3, [r3, #24]
 800162c:	4a23      	ldr	r2, [pc, #140]	@ (80016bc <MX_GPIO_Init+0xa8>)
 800162e:	f043 0310 	orr.w	r3, r3, #16
 8001632:	6193      	str	r3, [r2, #24]
 8001634:	4b21      	ldr	r3, [pc, #132]	@ (80016bc <MX_GPIO_Init+0xa8>)
 8001636:	699b      	ldr	r3, [r3, #24]
 8001638:	f003 0310 	and.w	r3, r3, #16
 800163c:	60fb      	str	r3, [r7, #12]
 800163e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001640:	4b1e      	ldr	r3, [pc, #120]	@ (80016bc <MX_GPIO_Init+0xa8>)
 8001642:	699b      	ldr	r3, [r3, #24]
 8001644:	4a1d      	ldr	r2, [pc, #116]	@ (80016bc <MX_GPIO_Init+0xa8>)
 8001646:	f043 0320 	orr.w	r3, r3, #32
 800164a:	6193      	str	r3, [r2, #24]
 800164c:	4b1b      	ldr	r3, [pc, #108]	@ (80016bc <MX_GPIO_Init+0xa8>)
 800164e:	699b      	ldr	r3, [r3, #24]
 8001650:	f003 0320 	and.w	r3, r3, #32
 8001654:	60bb      	str	r3, [r7, #8]
 8001656:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001658:	4b18      	ldr	r3, [pc, #96]	@ (80016bc <MX_GPIO_Init+0xa8>)
 800165a:	699b      	ldr	r3, [r3, #24]
 800165c:	4a17      	ldr	r2, [pc, #92]	@ (80016bc <MX_GPIO_Init+0xa8>)
 800165e:	f043 0304 	orr.w	r3, r3, #4
 8001662:	6193      	str	r3, [r2, #24]
 8001664:	4b15      	ldr	r3, [pc, #84]	@ (80016bc <MX_GPIO_Init+0xa8>)
 8001666:	699b      	ldr	r3, [r3, #24]
 8001668:	f003 0304 	and.w	r3, r3, #4
 800166c:	607b      	str	r3, [r7, #4]
 800166e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001670:	4b12      	ldr	r3, [pc, #72]	@ (80016bc <MX_GPIO_Init+0xa8>)
 8001672:	699b      	ldr	r3, [r3, #24]
 8001674:	4a11      	ldr	r2, [pc, #68]	@ (80016bc <MX_GPIO_Init+0xa8>)
 8001676:	f043 0308 	orr.w	r3, r3, #8
 800167a:	6193      	str	r3, [r2, #24]
 800167c:	4b0f      	ldr	r3, [pc, #60]	@ (80016bc <MX_GPIO_Init+0xa8>)
 800167e:	699b      	ldr	r3, [r3, #24]
 8001680:	f003 0308 	and.w	r3, r3, #8
 8001684:	603b      	str	r3, [r7, #0]
 8001686:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001688:	2200      	movs	r2, #0
 800168a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800168e:	480c      	ldr	r0, [pc, #48]	@ (80016c0 <MX_GPIO_Init+0xac>)
 8001690:	f001 f96e 	bl	8002970 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001694:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001698:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800169a:	2301      	movs	r3, #1
 800169c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800169e:	2300      	movs	r3, #0
 80016a0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016a2:	2302      	movs	r3, #2
 80016a4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016a6:	f107 0310 	add.w	r3, r7, #16
 80016aa:	4619      	mov	r1, r3
 80016ac:	4804      	ldr	r0, [pc, #16]	@ (80016c0 <MX_GPIO_Init+0xac>)
 80016ae:	f000 ffdb 	bl	8002668 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 80016b2:	bf00      	nop
 80016b4:	3720      	adds	r7, #32
 80016b6:	46bd      	mov	sp, r7
 80016b8:	bd80      	pop	{r7, pc}
 80016ba:	bf00      	nop
 80016bc:	40021000 	.word	0x40021000
 80016c0:	40011000 	.word	0x40011000

080016c4 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 80016c4:	b480      	push	{r7}
 80016c6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80016c8:	b672      	cpsid	i
}
 80016ca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80016cc:	bf00      	nop
 80016ce:	e7fd      	b.n	80016cc <Error_Handler+0x8>

080016d0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016d0:	b480      	push	{r7}
 80016d2:	b085      	sub	sp, #20
 80016d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80016d6:	4b15      	ldr	r3, [pc, #84]	@ (800172c <HAL_MspInit+0x5c>)
 80016d8:	699b      	ldr	r3, [r3, #24]
 80016da:	4a14      	ldr	r2, [pc, #80]	@ (800172c <HAL_MspInit+0x5c>)
 80016dc:	f043 0301 	orr.w	r3, r3, #1
 80016e0:	6193      	str	r3, [r2, #24]
 80016e2:	4b12      	ldr	r3, [pc, #72]	@ (800172c <HAL_MspInit+0x5c>)
 80016e4:	699b      	ldr	r3, [r3, #24]
 80016e6:	f003 0301 	and.w	r3, r3, #1
 80016ea:	60bb      	str	r3, [r7, #8]
 80016ec:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016ee:	4b0f      	ldr	r3, [pc, #60]	@ (800172c <HAL_MspInit+0x5c>)
 80016f0:	69db      	ldr	r3, [r3, #28]
 80016f2:	4a0e      	ldr	r2, [pc, #56]	@ (800172c <HAL_MspInit+0x5c>)
 80016f4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80016f8:	61d3      	str	r3, [r2, #28]
 80016fa:	4b0c      	ldr	r3, [pc, #48]	@ (800172c <HAL_MspInit+0x5c>)
 80016fc:	69db      	ldr	r3, [r3, #28]
 80016fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001702:	607b      	str	r3, [r7, #4]
 8001704:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001706:	4b0a      	ldr	r3, [pc, #40]	@ (8001730 <HAL_MspInit+0x60>)
 8001708:	685b      	ldr	r3, [r3, #4]
 800170a:	60fb      	str	r3, [r7, #12]
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001712:	60fb      	str	r3, [r7, #12]
 8001714:	68fb      	ldr	r3, [r7, #12]
 8001716:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800171a:	60fb      	str	r3, [r7, #12]
 800171c:	4a04      	ldr	r2, [pc, #16]	@ (8001730 <HAL_MspInit+0x60>)
 800171e:	68fb      	ldr	r3, [r7, #12]
 8001720:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001722:	bf00      	nop
 8001724:	3714      	adds	r7, #20
 8001726:	46bd      	mov	sp, r7
 8001728:	bc80      	pop	{r7}
 800172a:	4770      	bx	lr
 800172c:	40021000 	.word	0x40021000
 8001730:	40010000 	.word	0x40010000

08001734 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	b088      	sub	sp, #32
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800173c:	f107 0310 	add.w	r3, r7, #16
 8001740:	2200      	movs	r2, #0
 8001742:	601a      	str	r2, [r3, #0]
 8001744:	605a      	str	r2, [r3, #4]
 8001746:	609a      	str	r2, [r3, #8]
 8001748:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	4a18      	ldr	r2, [pc, #96]	@ (80017b0 <HAL_ADC_MspInit+0x7c>)
 8001750:	4293      	cmp	r3, r2
 8001752:	d129      	bne.n	80017a8 <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001754:	4b17      	ldr	r3, [pc, #92]	@ (80017b4 <HAL_ADC_MspInit+0x80>)
 8001756:	699b      	ldr	r3, [r3, #24]
 8001758:	4a16      	ldr	r2, [pc, #88]	@ (80017b4 <HAL_ADC_MspInit+0x80>)
 800175a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800175e:	6193      	str	r3, [r2, #24]
 8001760:	4b14      	ldr	r3, [pc, #80]	@ (80017b4 <HAL_ADC_MspInit+0x80>)
 8001762:	699b      	ldr	r3, [r3, #24]
 8001764:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001768:	60fb      	str	r3, [r7, #12]
 800176a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800176c:	4b11      	ldr	r3, [pc, #68]	@ (80017b4 <HAL_ADC_MspInit+0x80>)
 800176e:	699b      	ldr	r3, [r3, #24]
 8001770:	4a10      	ldr	r2, [pc, #64]	@ (80017b4 <HAL_ADC_MspInit+0x80>)
 8001772:	f043 0304 	orr.w	r3, r3, #4
 8001776:	6193      	str	r3, [r2, #24]
 8001778:	4b0e      	ldr	r3, [pc, #56]	@ (80017b4 <HAL_ADC_MspInit+0x80>)
 800177a:	699b      	ldr	r3, [r3, #24]
 800177c:	f003 0304 	and.w	r3, r3, #4
 8001780:	60bb      	str	r3, [r7, #8]
 8001782:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001784:	2301      	movs	r3, #1
 8001786:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001788:	2303      	movs	r3, #3
 800178a:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800178c:	f107 0310 	add.w	r3, r7, #16
 8001790:	4619      	mov	r1, r3
 8001792:	4809      	ldr	r0, [pc, #36]	@ (80017b8 <HAL_ADC_MspInit+0x84>)
 8001794:	f000 ff68 	bl	8002668 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8001798:	2200      	movs	r2, #0
 800179a:	2100      	movs	r1, #0
 800179c:	2012      	movs	r0, #18
 800179e:	f000 ff2c 	bl	80025fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 80017a2:	2012      	movs	r0, #18
 80017a4:	f000 ff45 	bl	8002632 <HAL_NVIC_EnableIRQ>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 80017a8:	bf00      	nop
 80017aa:	3720      	adds	r7, #32
 80017ac:	46bd      	mov	sp, r7
 80017ae:	bd80      	pop	{r7, pc}
 80017b0:	40012400 	.word	0x40012400
 80017b4:	40021000 	.word	0x40021000
 80017b8:	40010800 	.word	0x40010800

080017bc <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80017bc:	b480      	push	{r7}
 80017be:	b085      	sub	sp, #20
 80017c0:	af00      	add	r7, sp, #0
 80017c2:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	4a12      	ldr	r2, [pc, #72]	@ (8001814 <HAL_TIM_PWM_MspInit+0x58>)
 80017ca:	4293      	cmp	r3, r2
 80017cc:	d10c      	bne.n	80017e8 <HAL_TIM_PWM_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80017ce:	4b12      	ldr	r3, [pc, #72]	@ (8001818 <HAL_TIM_PWM_MspInit+0x5c>)
 80017d0:	699b      	ldr	r3, [r3, #24]
 80017d2:	4a11      	ldr	r2, [pc, #68]	@ (8001818 <HAL_TIM_PWM_MspInit+0x5c>)
 80017d4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80017d8:	6193      	str	r3, [r2, #24]
 80017da:	4b0f      	ldr	r3, [pc, #60]	@ (8001818 <HAL_TIM_PWM_MspInit+0x5c>)
 80017dc:	699b      	ldr	r3, [r3, #24]
 80017de:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80017e2:	60fb      	str	r3, [r7, #12]
 80017e4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80017e6:	e010      	b.n	800180a <HAL_TIM_PWM_MspInit+0x4e>
  else if(htim_pwm->Instance==TIM2)
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80017f0:	d10b      	bne.n	800180a <HAL_TIM_PWM_MspInit+0x4e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80017f2:	4b09      	ldr	r3, [pc, #36]	@ (8001818 <HAL_TIM_PWM_MspInit+0x5c>)
 80017f4:	69db      	ldr	r3, [r3, #28]
 80017f6:	4a08      	ldr	r2, [pc, #32]	@ (8001818 <HAL_TIM_PWM_MspInit+0x5c>)
 80017f8:	f043 0301 	orr.w	r3, r3, #1
 80017fc:	61d3      	str	r3, [r2, #28]
 80017fe:	4b06      	ldr	r3, [pc, #24]	@ (8001818 <HAL_TIM_PWM_MspInit+0x5c>)
 8001800:	69db      	ldr	r3, [r3, #28]
 8001802:	f003 0301 	and.w	r3, r3, #1
 8001806:	60bb      	str	r3, [r7, #8]
 8001808:	68bb      	ldr	r3, [r7, #8]
}
 800180a:	bf00      	nop
 800180c:	3714      	adds	r7, #20
 800180e:	46bd      	mov	sp, r7
 8001810:	bc80      	pop	{r7}
 8001812:	4770      	bx	lr
 8001814:	40012c00 	.word	0x40012c00
 8001818:	40021000 	.word	0x40021000

0800181c <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	b088      	sub	sp, #32
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001824:	f107 0310 	add.w	r3, r7, #16
 8001828:	2200      	movs	r2, #0
 800182a:	601a      	str	r2, [r3, #0]
 800182c:	605a      	str	r2, [r3, #4]
 800182e:	609a      	str	r2, [r3, #8]
 8001830:	60da      	str	r2, [r3, #12]
  if(htim_ic->Instance==TIM3)
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	4a19      	ldr	r2, [pc, #100]	@ (800189c <HAL_TIM_IC_MspInit+0x80>)
 8001838:	4293      	cmp	r3, r2
 800183a:	d12b      	bne.n	8001894 <HAL_TIM_IC_MspInit+0x78>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800183c:	4b18      	ldr	r3, [pc, #96]	@ (80018a0 <HAL_TIM_IC_MspInit+0x84>)
 800183e:	69db      	ldr	r3, [r3, #28]
 8001840:	4a17      	ldr	r2, [pc, #92]	@ (80018a0 <HAL_TIM_IC_MspInit+0x84>)
 8001842:	f043 0302 	orr.w	r3, r3, #2
 8001846:	61d3      	str	r3, [r2, #28]
 8001848:	4b15      	ldr	r3, [pc, #84]	@ (80018a0 <HAL_TIM_IC_MspInit+0x84>)
 800184a:	69db      	ldr	r3, [r3, #28]
 800184c:	f003 0302 	and.w	r3, r3, #2
 8001850:	60fb      	str	r3, [r7, #12]
 8001852:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001854:	4b12      	ldr	r3, [pc, #72]	@ (80018a0 <HAL_TIM_IC_MspInit+0x84>)
 8001856:	699b      	ldr	r3, [r3, #24]
 8001858:	4a11      	ldr	r2, [pc, #68]	@ (80018a0 <HAL_TIM_IC_MspInit+0x84>)
 800185a:	f043 0304 	orr.w	r3, r3, #4
 800185e:	6193      	str	r3, [r2, #24]
 8001860:	4b0f      	ldr	r3, [pc, #60]	@ (80018a0 <HAL_TIM_IC_MspInit+0x84>)
 8001862:	699b      	ldr	r3, [r3, #24]
 8001864:	f003 0304 	and.w	r3, r3, #4
 8001868:	60bb      	str	r3, [r7, #8]
 800186a:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800186c:	2340      	movs	r3, #64	@ 0x40
 800186e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001870:	2300      	movs	r3, #0
 8001872:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001874:	2300      	movs	r3, #0
 8001876:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001878:	f107 0310 	add.w	r3, r7, #16
 800187c:	4619      	mov	r1, r3
 800187e:	4809      	ldr	r0, [pc, #36]	@ (80018a4 <HAL_TIM_IC_MspInit+0x88>)
 8001880:	f000 fef2 	bl	8002668 <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001884:	2200      	movs	r2, #0
 8001886:	2100      	movs	r1, #0
 8001888:	201d      	movs	r0, #29
 800188a:	f000 feb6 	bl	80025fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800188e:	201d      	movs	r0, #29
 8001890:	f000 fecf 	bl	8002632 <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM3_MspInit 1 */

  }

}
 8001894:	bf00      	nop
 8001896:	3720      	adds	r7, #32
 8001898:	46bd      	mov	sp, r7
 800189a:	bd80      	pop	{r7, pc}
 800189c:	40000400 	.word	0x40000400
 80018a0:	40021000 	.word	0x40021000
 80018a4:	40010800 	.word	0x40010800

080018a8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b08c      	sub	sp, #48	@ 0x30
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018b0:	f107 031c 	add.w	r3, r7, #28
 80018b4:	2200      	movs	r2, #0
 80018b6:	601a      	str	r2, [r3, #0]
 80018b8:	605a      	str	r2, [r3, #4]
 80018ba:	609a      	str	r2, [r3, #8]
 80018bc:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	4a44      	ldr	r2, [pc, #272]	@ (80019d4 <HAL_TIM_MspPostInit+0x12c>)
 80018c4:	4293      	cmp	r3, r2
 80018c6:	d132      	bne.n	800192e <HAL_TIM_MspPostInit+0x86>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018c8:	4b43      	ldr	r3, [pc, #268]	@ (80019d8 <HAL_TIM_MspPostInit+0x130>)
 80018ca:	699b      	ldr	r3, [r3, #24]
 80018cc:	4a42      	ldr	r2, [pc, #264]	@ (80019d8 <HAL_TIM_MspPostInit+0x130>)
 80018ce:	f043 0308 	orr.w	r3, r3, #8
 80018d2:	6193      	str	r3, [r2, #24]
 80018d4:	4b40      	ldr	r3, [pc, #256]	@ (80019d8 <HAL_TIM_MspPostInit+0x130>)
 80018d6:	699b      	ldr	r3, [r3, #24]
 80018d8:	f003 0308 	and.w	r3, r3, #8
 80018dc:	61bb      	str	r3, [r7, #24]
 80018de:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018e0:	4b3d      	ldr	r3, [pc, #244]	@ (80019d8 <HAL_TIM_MspPostInit+0x130>)
 80018e2:	699b      	ldr	r3, [r3, #24]
 80018e4:	4a3c      	ldr	r2, [pc, #240]	@ (80019d8 <HAL_TIM_MspPostInit+0x130>)
 80018e6:	f043 0304 	orr.w	r3, r3, #4
 80018ea:	6193      	str	r3, [r2, #24]
 80018ec:	4b3a      	ldr	r3, [pc, #232]	@ (80019d8 <HAL_TIM_MspPostInit+0x130>)
 80018ee:	699b      	ldr	r3, [r3, #24]
 80018f0:	f003 0304 	and.w	r3, r3, #4
 80018f4:	617b      	str	r3, [r7, #20]
 80018f6:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration
    PB13     ------> TIM1_CH1N
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 80018f8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80018fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018fe:	2302      	movs	r3, #2
 8001900:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001902:	2302      	movs	r3, #2
 8001904:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001906:	f107 031c 	add.w	r3, r7, #28
 800190a:	4619      	mov	r1, r3
 800190c:	4833      	ldr	r0, [pc, #204]	@ (80019dc <HAL_TIM_MspPostInit+0x134>)
 800190e:	f000 feab 	bl	8002668 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001912:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001916:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001918:	2302      	movs	r3, #2
 800191a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800191c:	2302      	movs	r3, #2
 800191e:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001920:	f107 031c 	add.w	r3, r7, #28
 8001924:	4619      	mov	r1, r3
 8001926:	482e      	ldr	r0, [pc, #184]	@ (80019e0 <HAL_TIM_MspPostInit+0x138>)
 8001928:	f000 fe9e 	bl	8002668 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800192c:	e04d      	b.n	80019ca <HAL_TIM_MspPostInit+0x122>
  else if(htim->Instance==TIM2)
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001936:	d12b      	bne.n	8001990 <HAL_TIM_MspPostInit+0xe8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001938:	4b27      	ldr	r3, [pc, #156]	@ (80019d8 <HAL_TIM_MspPostInit+0x130>)
 800193a:	699b      	ldr	r3, [r3, #24]
 800193c:	4a26      	ldr	r2, [pc, #152]	@ (80019d8 <HAL_TIM_MspPostInit+0x130>)
 800193e:	f043 0304 	orr.w	r3, r3, #4
 8001942:	6193      	str	r3, [r2, #24]
 8001944:	4b24      	ldr	r3, [pc, #144]	@ (80019d8 <HAL_TIM_MspPostInit+0x130>)
 8001946:	699b      	ldr	r3, [r3, #24]
 8001948:	f003 0304 	and.w	r3, r3, #4
 800194c:	613b      	str	r3, [r7, #16]
 800194e:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001950:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001954:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001956:	2302      	movs	r3, #2
 8001958:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800195a:	2302      	movs	r3, #2
 800195c:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800195e:	f107 031c 	add.w	r3, r7, #28
 8001962:	4619      	mov	r1, r3
 8001964:	481e      	ldr	r0, [pc, #120]	@ (80019e0 <HAL_TIM_MspPostInit+0x138>)
 8001966:	f000 fe7f 	bl	8002668 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 800196a:	4b1e      	ldr	r3, [pc, #120]	@ (80019e4 <HAL_TIM_MspPostInit+0x13c>)
 800196c:	685b      	ldr	r3, [r3, #4]
 800196e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001970:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001972:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001976:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001978:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800197a:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 800197e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001980:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001982:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001986:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001988:	4a16      	ldr	r2, [pc, #88]	@ (80019e4 <HAL_TIM_MspPostInit+0x13c>)
 800198a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800198c:	6053      	str	r3, [r2, #4]
}
 800198e:	e01c      	b.n	80019ca <HAL_TIM_MspPostInit+0x122>
  else if(htim->Instance==TIM3)
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	4a14      	ldr	r2, [pc, #80]	@ (80019e8 <HAL_TIM_MspPostInit+0x140>)
 8001996:	4293      	cmp	r3, r2
 8001998:	d117      	bne.n	80019ca <HAL_TIM_MspPostInit+0x122>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800199a:	4b0f      	ldr	r3, [pc, #60]	@ (80019d8 <HAL_TIM_MspPostInit+0x130>)
 800199c:	699b      	ldr	r3, [r3, #24]
 800199e:	4a0e      	ldr	r2, [pc, #56]	@ (80019d8 <HAL_TIM_MspPostInit+0x130>)
 80019a0:	f043 0304 	orr.w	r3, r3, #4
 80019a4:	6193      	str	r3, [r2, #24]
 80019a6:	4b0c      	ldr	r3, [pc, #48]	@ (80019d8 <HAL_TIM_MspPostInit+0x130>)
 80019a8:	699b      	ldr	r3, [r3, #24]
 80019aa:	f003 0304 	and.w	r3, r3, #4
 80019ae:	60fb      	str	r3, [r7, #12]
 80019b0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80019b2:	2380      	movs	r3, #128	@ 0x80
 80019b4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019b6:	2302      	movs	r3, #2
 80019b8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019ba:	2302      	movs	r3, #2
 80019bc:	62bb      	str	r3, [r7, #40]	@ 0x28
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019be:	f107 031c 	add.w	r3, r7, #28
 80019c2:	4619      	mov	r1, r3
 80019c4:	4806      	ldr	r0, [pc, #24]	@ (80019e0 <HAL_TIM_MspPostInit+0x138>)
 80019c6:	f000 fe4f 	bl	8002668 <HAL_GPIO_Init>
}
 80019ca:	bf00      	nop
 80019cc:	3730      	adds	r7, #48	@ 0x30
 80019ce:	46bd      	mov	sp, r7
 80019d0:	bd80      	pop	{r7, pc}
 80019d2:	bf00      	nop
 80019d4:	40012c00 	.word	0x40012c00
 80019d8:	40021000 	.word	0x40021000
 80019dc:	40010c00 	.word	0x40010c00
 80019e0:	40010800 	.word	0x40010800
 80019e4:	40010000 	.word	0x40010000
 80019e8:	40000400 	.word	0x40000400

080019ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80019ec:	b480      	push	{r7}
 80019ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80019f0:	bf00      	nop
 80019f2:	e7fd      	b.n	80019f0 <NMI_Handler+0x4>

080019f4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80019f4:	b480      	push	{r7}
 80019f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019f8:	bf00      	nop
 80019fa:	e7fd      	b.n	80019f8 <HardFault_Handler+0x4>

080019fc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80019fc:	b480      	push	{r7}
 80019fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a00:	bf00      	nop
 8001a02:	e7fd      	b.n	8001a00 <MemManage_Handler+0x4>

08001a04 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a04:	b480      	push	{r7}
 8001a06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a08:	bf00      	nop
 8001a0a:	e7fd      	b.n	8001a08 <BusFault_Handler+0x4>

08001a0c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a0c:	b480      	push	{r7}
 8001a0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a10:	bf00      	nop
 8001a12:	e7fd      	b.n	8001a10 <UsageFault_Handler+0x4>

08001a14 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a14:	b480      	push	{r7}
 8001a16:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a18:	bf00      	nop
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	bc80      	pop	{r7}
 8001a1e:	4770      	bx	lr

08001a20 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a20:	b480      	push	{r7}
 8001a22:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a24:	bf00      	nop
 8001a26:	46bd      	mov	sp, r7
 8001a28:	bc80      	pop	{r7}
 8001a2a:	4770      	bx	lr

08001a2c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a2c:	b480      	push	{r7}
 8001a2e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a30:	bf00      	nop
 8001a32:	46bd      	mov	sp, r7
 8001a34:	bc80      	pop	{r7}
 8001a36:	4770      	bx	lr

08001a38 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a3c:	f000 f8c8 	bl	8001bd0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a40:	bf00      	nop
 8001a42:	bd80      	pop	{r7, pc}

08001a44 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001a48:	4802      	ldr	r0, [pc, #8]	@ (8001a54 <ADC1_2_IRQHandler+0x10>)
 8001a4a:	f000 fa9b 	bl	8001f84 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8001a4e:	bf00      	nop
 8001a50:	bd80      	pop	{r7, pc}
 8001a52:	bf00      	nop
 8001a54:	2000025c 	.word	0x2000025c

08001a58 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8001a5c:	4802      	ldr	r0, [pc, #8]	@ (8001a68 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 8001a5e:	f001 f8d4 	bl	8002c0a <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8001a62:	bf00      	nop
 8001a64:	bd80      	pop	{r7, pc}
 8001a66:	bf00      	nop
 8001a68:	20001060 	.word	0x20001060

08001a6c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001a70:	4802      	ldr	r0, [pc, #8]	@ (8001a7c <TIM3_IRQHandler+0x10>)
 8001a72:	f003 fbf1 	bl	8005258 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001a76:	bf00      	nop
 8001a78:	bd80      	pop	{r7, pc}
 8001a7a:	bf00      	nop
 8001a7c:	2000031c 	.word	0x2000031c

08001a80 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b086      	sub	sp, #24
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a88:	4a14      	ldr	r2, [pc, #80]	@ (8001adc <_sbrk+0x5c>)
 8001a8a:	4b15      	ldr	r3, [pc, #84]	@ (8001ae0 <_sbrk+0x60>)
 8001a8c:	1ad3      	subs	r3, r2, r3
 8001a8e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a90:	697b      	ldr	r3, [r7, #20]
 8001a92:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a94:	4b13      	ldr	r3, [pc, #76]	@ (8001ae4 <_sbrk+0x64>)
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d102      	bne.n	8001aa2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a9c:	4b11      	ldr	r3, [pc, #68]	@ (8001ae4 <_sbrk+0x64>)
 8001a9e:	4a12      	ldr	r2, [pc, #72]	@ (8001ae8 <_sbrk+0x68>)
 8001aa0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001aa2:	4b10      	ldr	r3, [pc, #64]	@ (8001ae4 <_sbrk+0x64>)
 8001aa4:	681a      	ldr	r2, [r3, #0]
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	4413      	add	r3, r2
 8001aaa:	693a      	ldr	r2, [r7, #16]
 8001aac:	429a      	cmp	r2, r3
 8001aae:	d207      	bcs.n	8001ac0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ab0:	f008 feb4 	bl	800a81c <__errno>
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	220c      	movs	r2, #12
 8001ab8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001aba:	f04f 33ff 	mov.w	r3, #4294967295
 8001abe:	e009      	b.n	8001ad4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ac0:	4b08      	ldr	r3, [pc, #32]	@ (8001ae4 <_sbrk+0x64>)
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001ac6:	4b07      	ldr	r3, [pc, #28]	@ (8001ae4 <_sbrk+0x64>)
 8001ac8:	681a      	ldr	r2, [r3, #0]
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	4413      	add	r3, r2
 8001ace:	4a05      	ldr	r2, [pc, #20]	@ (8001ae4 <_sbrk+0x64>)
 8001ad0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001ad2:	68fb      	ldr	r3, [r7, #12]
}
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	3718      	adds	r7, #24
 8001ad8:	46bd      	mov	sp, r7
 8001ada:	bd80      	pop	{r7, pc}
 8001adc:	20005000 	.word	0x20005000
 8001ae0:	00000400 	.word	0x00000400
 8001ae4:	20000390 	.word	0x20000390
 8001ae8:	200016a0 	.word	0x200016a0

08001aec <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001aec:	b480      	push	{r7}
 8001aee:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001af0:	bf00      	nop
 8001af2:	46bd      	mov	sp, r7
 8001af4:	bc80      	pop	{r7}
 8001af6:	4770      	bx	lr

08001af8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001af8:	f7ff fff8 	bl	8001aec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001afc:	480b      	ldr	r0, [pc, #44]	@ (8001b2c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001afe:	490c      	ldr	r1, [pc, #48]	@ (8001b30 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001b00:	4a0c      	ldr	r2, [pc, #48]	@ (8001b34 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001b02:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001b04:	e002      	b.n	8001b0c <LoopCopyDataInit>

08001b06 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001b06:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001b08:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001b0a:	3304      	adds	r3, #4

08001b0c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001b0c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001b0e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001b10:	d3f9      	bcc.n	8001b06 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001b12:	4a09      	ldr	r2, [pc, #36]	@ (8001b38 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001b14:	4c09      	ldr	r4, [pc, #36]	@ (8001b3c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001b16:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b18:	e001      	b.n	8001b1e <LoopFillZerobss>

08001b1a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b1a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b1c:	3204      	adds	r2, #4

08001b1e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b1e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b20:	d3fb      	bcc.n	8001b1a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001b22:	f008 fe81 	bl	800a828 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001b26:	f7ff fae9 	bl	80010fc <main>
  bx lr
 8001b2a:	4770      	bx	lr
  ldr r0, =_sdata
 8001b2c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b30:	20000240 	.word	0x20000240
  ldr r2, =_sidata
 8001b34:	0800b1fc 	.word	0x0800b1fc
  ldr r2, =_sbss
 8001b38:	20000240 	.word	0x20000240
  ldr r4, =_ebss
 8001b3c:	200016a0 	.word	0x200016a0

08001b40 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001b40:	e7fe      	b.n	8001b40 <CAN1_RX1_IRQHandler>
	...

08001b44 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b44:	b580      	push	{r7, lr}
 8001b46:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001b48:	4b08      	ldr	r3, [pc, #32]	@ (8001b6c <HAL_Init+0x28>)
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	4a07      	ldr	r2, [pc, #28]	@ (8001b6c <HAL_Init+0x28>)
 8001b4e:	f043 0310 	orr.w	r3, r3, #16
 8001b52:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b54:	2003      	movs	r0, #3
 8001b56:	f000 fd45 	bl	80025e4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001b5a:	200f      	movs	r0, #15
 8001b5c:	f000 f808 	bl	8001b70 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001b60:	f7ff fdb6 	bl	80016d0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001b64:	2300      	movs	r3, #0
}
 8001b66:	4618      	mov	r0, r3
 8001b68:	bd80      	pop	{r7, pc}
 8001b6a:	bf00      	nop
 8001b6c:	40022000 	.word	0x40022000

08001b70 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b082      	sub	sp, #8
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001b78:	4b12      	ldr	r3, [pc, #72]	@ (8001bc4 <HAL_InitTick+0x54>)
 8001b7a:	681a      	ldr	r2, [r3, #0]
 8001b7c:	4b12      	ldr	r3, [pc, #72]	@ (8001bc8 <HAL_InitTick+0x58>)
 8001b7e:	781b      	ldrb	r3, [r3, #0]
 8001b80:	4619      	mov	r1, r3
 8001b82:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001b86:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b8e:	4618      	mov	r0, r3
 8001b90:	f000 fd5d 	bl	800264e <HAL_SYSTICK_Config>
 8001b94:	4603      	mov	r3, r0
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d001      	beq.n	8001b9e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001b9a:	2301      	movs	r3, #1
 8001b9c:	e00e      	b.n	8001bbc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	2b0f      	cmp	r3, #15
 8001ba2:	d80a      	bhi.n	8001bba <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	6879      	ldr	r1, [r7, #4]
 8001ba8:	f04f 30ff 	mov.w	r0, #4294967295
 8001bac:	f000 fd25 	bl	80025fa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001bb0:	4a06      	ldr	r2, [pc, #24]	@ (8001bcc <HAL_InitTick+0x5c>)
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	e000      	b.n	8001bbc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001bba:	2301      	movs	r3, #1
}
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	3708      	adds	r7, #8
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	bd80      	pop	{r7, pc}
 8001bc4:	20000074 	.word	0x20000074
 8001bc8:	2000007c 	.word	0x2000007c
 8001bcc:	20000078 	.word	0x20000078

08001bd0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001bd0:	b480      	push	{r7}
 8001bd2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001bd4:	4b05      	ldr	r3, [pc, #20]	@ (8001bec <HAL_IncTick+0x1c>)
 8001bd6:	781b      	ldrb	r3, [r3, #0]
 8001bd8:	461a      	mov	r2, r3
 8001bda:	4b05      	ldr	r3, [pc, #20]	@ (8001bf0 <HAL_IncTick+0x20>)
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	4413      	add	r3, r2
 8001be0:	4a03      	ldr	r2, [pc, #12]	@ (8001bf0 <HAL_IncTick+0x20>)
 8001be2:	6013      	str	r3, [r2, #0]
}
 8001be4:	bf00      	nop
 8001be6:	46bd      	mov	sp, r7
 8001be8:	bc80      	pop	{r7}
 8001bea:	4770      	bx	lr
 8001bec:	2000007c 	.word	0x2000007c
 8001bf0:	20000394 	.word	0x20000394

08001bf4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001bf4:	b480      	push	{r7}
 8001bf6:	af00      	add	r7, sp, #0
  return uwTick;
 8001bf8:	4b02      	ldr	r3, [pc, #8]	@ (8001c04 <HAL_GetTick+0x10>)
 8001bfa:	681b      	ldr	r3, [r3, #0]
}
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	bc80      	pop	{r7}
 8001c02:	4770      	bx	lr
 8001c04:	20000394 	.word	0x20000394

08001c08 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001c08:	b580      	push	{r7, lr}
 8001c0a:	b084      	sub	sp, #16
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001c10:	f7ff fff0 	bl	8001bf4 <HAL_GetTick>
 8001c14:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c20:	d005      	beq.n	8001c2e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001c22:	4b0a      	ldr	r3, [pc, #40]	@ (8001c4c <HAL_Delay+0x44>)
 8001c24:	781b      	ldrb	r3, [r3, #0]
 8001c26:	461a      	mov	r2, r3
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	4413      	add	r3, r2
 8001c2c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001c2e:	bf00      	nop
 8001c30:	f7ff ffe0 	bl	8001bf4 <HAL_GetTick>
 8001c34:	4602      	mov	r2, r0
 8001c36:	68bb      	ldr	r3, [r7, #8]
 8001c38:	1ad3      	subs	r3, r2, r3
 8001c3a:	68fa      	ldr	r2, [r7, #12]
 8001c3c:	429a      	cmp	r2, r3
 8001c3e:	d8f7      	bhi.n	8001c30 <HAL_Delay+0x28>
  {
  }
}
 8001c40:	bf00      	nop
 8001c42:	bf00      	nop
 8001c44:	3710      	adds	r7, #16
 8001c46:	46bd      	mov	sp, r7
 8001c48:	bd80      	pop	{r7, pc}
 8001c4a:	bf00      	nop
 8001c4c:	2000007c 	.word	0x2000007c

08001c50 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b086      	sub	sp, #24
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001c58:	2300      	movs	r3, #0
 8001c5a:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001c5c:	2300      	movs	r3, #0
 8001c5e:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001c60:	2300      	movs	r3, #0
 8001c62:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001c64:	2300      	movs	r3, #0
 8001c66:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d101      	bne.n	8001c72 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001c6e:	2301      	movs	r3, #1
 8001c70:	e0be      	b.n	8001df0 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	689b      	ldr	r3, [r3, #8]
 8001c76:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d109      	bne.n	8001c94 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	2200      	movs	r2, #0
 8001c84:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	2200      	movs	r2, #0
 8001c8a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001c8e:	6878      	ldr	r0, [r7, #4]
 8001c90:	f7ff fd50 	bl	8001734 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001c94:	6878      	ldr	r0, [r7, #4]
 8001c96:	f000 fb8f 	bl	80023b8 <ADC_ConversionStop_Disable>
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ca2:	f003 0310 	and.w	r3, r3, #16
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	f040 8099 	bne.w	8001dde <HAL_ADC_Init+0x18e>
 8001cac:	7dfb      	ldrb	r3, [r7, #23]
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	f040 8095 	bne.w	8001dde <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cb8:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001cbc:	f023 0302 	bic.w	r3, r3, #2
 8001cc0:	f043 0202 	orr.w	r2, r3, #2
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001cd0:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	7b1b      	ldrb	r3, [r3, #12]
 8001cd6:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001cd8:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001cda:	68ba      	ldr	r2, [r7, #8]
 8001cdc:	4313      	orrs	r3, r2
 8001cde:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	689b      	ldr	r3, [r3, #8]
 8001ce4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001ce8:	d003      	beq.n	8001cf2 <HAL_ADC_Init+0xa2>
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	689b      	ldr	r3, [r3, #8]
 8001cee:	2b01      	cmp	r3, #1
 8001cf0:	d102      	bne.n	8001cf8 <HAL_ADC_Init+0xa8>
 8001cf2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001cf6:	e000      	b.n	8001cfa <HAL_ADC_Init+0xaa>
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	693a      	ldr	r2, [r7, #16]
 8001cfc:	4313      	orrs	r3, r2
 8001cfe:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	7d1b      	ldrb	r3, [r3, #20]
 8001d04:	2b01      	cmp	r3, #1
 8001d06:	d119      	bne.n	8001d3c <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	7b1b      	ldrb	r3, [r3, #12]
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d109      	bne.n	8001d24 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	699b      	ldr	r3, [r3, #24]
 8001d14:	3b01      	subs	r3, #1
 8001d16:	035a      	lsls	r2, r3, #13
 8001d18:	693b      	ldr	r3, [r7, #16]
 8001d1a:	4313      	orrs	r3, r2
 8001d1c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001d20:	613b      	str	r3, [r7, #16]
 8001d22:	e00b      	b.n	8001d3c <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d28:	f043 0220 	orr.w	r2, r3, #32
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d34:	f043 0201 	orr.w	r2, r3, #1
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	685b      	ldr	r3, [r3, #4]
 8001d42:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	693a      	ldr	r2, [r7, #16]
 8001d4c:	430a      	orrs	r2, r1
 8001d4e:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	689a      	ldr	r2, [r3, #8]
 8001d56:	4b28      	ldr	r3, [pc, #160]	@ (8001df8 <HAL_ADC_Init+0x1a8>)
 8001d58:	4013      	ands	r3, r2
 8001d5a:	687a      	ldr	r2, [r7, #4]
 8001d5c:	6812      	ldr	r2, [r2, #0]
 8001d5e:	68b9      	ldr	r1, [r7, #8]
 8001d60:	430b      	orrs	r3, r1
 8001d62:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	689b      	ldr	r3, [r3, #8]
 8001d68:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001d6c:	d003      	beq.n	8001d76 <HAL_ADC_Init+0x126>
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	689b      	ldr	r3, [r3, #8]
 8001d72:	2b01      	cmp	r3, #1
 8001d74:	d104      	bne.n	8001d80 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	691b      	ldr	r3, [r3, #16]
 8001d7a:	3b01      	subs	r3, #1
 8001d7c:	051b      	lsls	r3, r3, #20
 8001d7e:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d86:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	68fa      	ldr	r2, [r7, #12]
 8001d90:	430a      	orrs	r2, r1
 8001d92:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	689a      	ldr	r2, [r3, #8]
 8001d9a:	4b18      	ldr	r3, [pc, #96]	@ (8001dfc <HAL_ADC_Init+0x1ac>)
 8001d9c:	4013      	ands	r3, r2
 8001d9e:	68ba      	ldr	r2, [r7, #8]
 8001da0:	429a      	cmp	r2, r3
 8001da2:	d10b      	bne.n	8001dbc <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	2200      	movs	r2, #0
 8001da8:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001dae:	f023 0303 	bic.w	r3, r3, #3
 8001db2:	f043 0201 	orr.w	r2, r3, #1
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001dba:	e018      	b.n	8001dee <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001dc0:	f023 0312 	bic.w	r3, r3, #18
 8001dc4:	f043 0210 	orr.w	r2, r3, #16
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001dd0:	f043 0201 	orr.w	r2, r3, #1
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8001dd8:	2301      	movs	r3, #1
 8001dda:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8001ddc:	e007      	b.n	8001dee <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001de2:	f043 0210 	orr.w	r2, r3, #16
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 8001dea:	2301      	movs	r3, #1
 8001dec:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001dee:	7dfb      	ldrb	r3, [r7, #23]
}
 8001df0:	4618      	mov	r0, r3
 8001df2:	3718      	adds	r7, #24
 8001df4:	46bd      	mov	sp, r7
 8001df6:	bd80      	pop	{r7, pc}
 8001df8:	ffe1f7fd 	.word	0xffe1f7fd
 8001dfc:	ff1f0efe 	.word	0xff1f0efe

08001e00 <HAL_ADC_Start_IT>:
  *         Each of these interruptions has its dedicated callback function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b084      	sub	sp, #16
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001e08:	2300      	movs	r3, #0
 8001e0a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001e12:	2b01      	cmp	r3, #1
 8001e14:	d101      	bne.n	8001e1a <HAL_ADC_Start_IT+0x1a>
 8001e16:	2302      	movs	r3, #2
 8001e18:	e0a0      	b.n	8001f5c <HAL_ADC_Start_IT+0x15c>
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	2201      	movs	r2, #1
 8001e1e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8001e22:	6878      	ldr	r0, [r7, #4]
 8001e24:	f000 fa6e 	bl	8002304 <ADC_Enable>
 8001e28:	4603      	mov	r3, r0
 8001e2a:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8001e2c:	7bfb      	ldrb	r3, [r7, #15]
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	f040 808f 	bne.w	8001f52 <HAL_ADC_Start_IT+0x152>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e38:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001e3c:	f023 0301 	bic.w	r3, r3, #1
 8001e40:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	4a45      	ldr	r2, [pc, #276]	@ (8001f64 <HAL_ADC_Start_IT+0x164>)
 8001e4e:	4293      	cmp	r3, r2
 8001e50:	d105      	bne.n	8001e5e <HAL_ADC_Start_IT+0x5e>
 8001e52:	4b45      	ldr	r3, [pc, #276]	@ (8001f68 <HAL_ADC_Start_IT+0x168>)
 8001e54:	685b      	ldr	r3, [r3, #4]
 8001e56:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d115      	bne.n	8001e8a <HAL_ADC_Start_IT+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e62:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	685b      	ldr	r3, [r3, #4]
 8001e70:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d026      	beq.n	8001ec6 <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e7c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001e80:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001e88:	e01d      	b.n	8001ec6 <HAL_ADC_Start_IT+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e8e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	4a33      	ldr	r2, [pc, #204]	@ (8001f68 <HAL_ADC_Start_IT+0x168>)
 8001e9c:	4293      	cmp	r3, r2
 8001e9e:	d004      	beq.n	8001eaa <HAL_ADC_Start_IT+0xaa>
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	4a2f      	ldr	r2, [pc, #188]	@ (8001f64 <HAL_ADC_Start_IT+0x164>)
 8001ea6:	4293      	cmp	r3, r2
 8001ea8:	d10d      	bne.n	8001ec6 <HAL_ADC_Start_IT+0xc6>
 8001eaa:	4b2f      	ldr	r3, [pc, #188]	@ (8001f68 <HAL_ADC_Start_IT+0x168>)
 8001eac:	685b      	ldr	r3, [r3, #4]
 8001eae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d007      	beq.n	8001ec6 <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001eba:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001ebe:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001eca:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d006      	beq.n	8001ee0 <HAL_ADC_Start_IT+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ed6:	f023 0206 	bic.w	r2, r3, #6
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001ede:	e002      	b.n	8001ee6 <HAL_ADC_Start_IT+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	2200      	movs	r2, #0
 8001eea:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	f06f 0202 	mvn.w	r2, #2
 8001ef6:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	685a      	ldr	r2, [r3, #4]
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	f042 0220 	orr.w	r2, r2, #32
 8001f06:	605a      	str	r2, [r3, #4]
    /* If external trigger has been selected, conversion will start at next   */
    /* trigger event.                                                         */
    /* Case of multimode enabled:                                             */ 
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	689b      	ldr	r3, [r3, #8]
 8001f0e:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8001f12:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8001f16:	d113      	bne.n	8001f40 <HAL_ADC_Start_IT+0x140>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001f1c:	4a11      	ldr	r2, [pc, #68]	@ (8001f64 <HAL_ADC_Start_IT+0x164>)
 8001f1e:	4293      	cmp	r3, r2
 8001f20:	d105      	bne.n	8001f2e <HAL_ADC_Start_IT+0x12e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8001f22:	4b11      	ldr	r3, [pc, #68]	@ (8001f68 <HAL_ADC_Start_IT+0x168>)
 8001f24:	685b      	ldr	r3, [r3, #4]
 8001f26:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d108      	bne.n	8001f40 <HAL_ADC_Start_IT+0x140>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	689a      	ldr	r2, [r3, #8]
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8001f3c:	609a      	str	r2, [r3, #8]
 8001f3e:	e00c      	b.n	8001f5a <HAL_ADC_Start_IT+0x15a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	689a      	ldr	r2, [r3, #8]
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8001f4e:	609a      	str	r2, [r3, #8]
 8001f50:	e003      	b.n	8001f5a <HAL_ADC_Start_IT+0x15a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	2200      	movs	r2, #0
 8001f56:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001f5a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	3710      	adds	r7, #16
 8001f60:	46bd      	mov	sp, r7
 8001f62:	bd80      	pop	{r7, pc}
 8001f64:	40012800 	.word	0x40012800
 8001f68:	40012400 	.word	0x40012400

08001f6c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8001f6c:	b480      	push	{r7}
 8001f6e:	b083      	sub	sp, #12
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	370c      	adds	r7, #12
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	bc80      	pop	{r7}
 8001f82:	4770      	bx	lr

08001f84 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	b084      	sub	sp, #16
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	6078      	str	r0, [r7, #4]
  uint32_t tmp_sr = hadc->Instance->SR;
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	685b      	ldr	r3, [r3, #4]
 8001f9a:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if((tmp_cr1 & ADC_IT_EOC) == ADC_IT_EOC)
 8001f9c:	68bb      	ldr	r3, [r7, #8]
 8001f9e:	f003 0320 	and.w	r3, r3, #32
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d03e      	beq.n	8002024 <HAL_ADC_IRQHandler+0xa0>
  {
    if((tmp_sr & ADC_FLAG_EOC) == ADC_FLAG_EOC)
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	f003 0302 	and.w	r3, r3, #2
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d039      	beq.n	8002024 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fb4:	f003 0310 	and.w	r3, r3, #16
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d105      	bne.n	8001fc8 <HAL_ADC_IRQHandler+0x44>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fc0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	689b      	ldr	r3, [r3, #8]
 8001fce:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8001fd2:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8001fd6:	d11d      	bne.n	8002014 <HAL_ADC_IRQHandler+0x90>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d119      	bne.n	8002014 <HAL_ADC_IRQHandler+0x90>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	685a      	ldr	r2, [r3, #4]
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	f022 0220 	bic.w	r2, r2, #32
 8001fee:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ff4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	629a      	str	r2, [r3, #40]	@ 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002000:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002004:	2b00      	cmp	r3, #0
 8002006:	d105      	bne.n	8002014 <HAL_ADC_IRQHandler+0x90>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800200c:	f043 0201 	orr.w	r2, r3, #1
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8002014:	6878      	ldr	r0, [r7, #4]
 8002016:	f7fe ff83 	bl	8000f20 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	f06f 0212 	mvn.w	r2, #18
 8002022:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if((tmp_cr1 & ADC_IT_JEOC) == ADC_IT_JEOC)
 8002024:	68bb      	ldr	r3, [r7, #8]
 8002026:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800202a:	2b00      	cmp	r3, #0
 800202c:	d04d      	beq.n	80020ca <HAL_ADC_IRQHandler+0x146>
  {
    if((tmp_sr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC)
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	f003 0304 	and.w	r3, r3, #4
 8002034:	2b00      	cmp	r3, #0
 8002036:	d048      	beq.n	80020ca <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800203c:	f003 0310 	and.w	r3, r3, #16
 8002040:	2b00      	cmp	r3, #0
 8002042:	d105      	bne.n	8002050 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002048:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	629a      	str	r2, [r3, #40]	@ 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	689b      	ldr	r3, [r3, #8]
 8002056:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800205a:	f5b3 4fe0 	cmp.w	r3, #28672	@ 0x7000
 800205e:	d012      	beq.n	8002086 <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	685b      	ldr	r3, [r3, #4]
 8002066:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 800206a:	2b00      	cmp	r3, #0
 800206c:	d125      	bne.n	80020ba <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	689b      	ldr	r3, [r3, #8]
 8002074:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8002078:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 800207c:	d11d      	bne.n	80020ba <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8002082:	2b00      	cmp	r3, #0
 8002084:	d119      	bne.n	80020ba <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	685a      	ldr	r2, [r3, #4]
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002094:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800209a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	629a      	str	r2, [r3, #40]	@ 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d105      	bne.n	80020ba <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020b2:	f043 0201 	orr.w	r2, r3, #1
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80020ba:	6878      	ldr	r0, [r7, #4]
 80020bc:	f000 f9bd 	bl	800243a <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	f06f 020c 	mvn.w	r2, #12
 80020c8:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if((tmp_cr1 & ADC_IT_AWD) == ADC_IT_AWD)
 80020ca:	68bb      	ldr	r3, [r7, #8]
 80020cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d012      	beq.n	80020fa <HAL_ADC_IRQHandler+0x176>
  {
    if((tmp_sr & ADC_FLAG_AWD) == ADC_FLAG_AWD)
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	f003 0301 	and.w	r3, r3, #1
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d00d      	beq.n	80020fa <HAL_ADC_IRQHandler+0x176>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020e2:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80020ea:	6878      	ldr	r0, [r7, #4]
 80020ec:	f000 f809 	bl	8002102 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	f06f 0201 	mvn.w	r2, #1
 80020f8:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 80020fa:	bf00      	nop
 80020fc:	3710      	adds	r7, #16
 80020fe:	46bd      	mov	sp, r7
 8002100:	bd80      	pop	{r7, pc}

08002102 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8002102:	b480      	push	{r7}
 8002104:	b083      	sub	sp, #12
 8002106:	af00      	add	r7, sp, #0
 8002108:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 800210a:	bf00      	nop
 800210c:	370c      	adds	r7, #12
 800210e:	46bd      	mov	sp, r7
 8002110:	bc80      	pop	{r7}
 8002112:	4770      	bx	lr

08002114 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002114:	b480      	push	{r7}
 8002116:	b085      	sub	sp, #20
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]
 800211c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800211e:	2300      	movs	r3, #0
 8002120:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002122:	2300      	movs	r3, #0
 8002124:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800212c:	2b01      	cmp	r3, #1
 800212e:	d101      	bne.n	8002134 <HAL_ADC_ConfigChannel+0x20>
 8002130:	2302      	movs	r3, #2
 8002132:	e0dc      	b.n	80022ee <HAL_ADC_ConfigChannel+0x1da>
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	2201      	movs	r2, #1
 8002138:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800213c:	683b      	ldr	r3, [r7, #0]
 800213e:	685b      	ldr	r3, [r3, #4]
 8002140:	2b06      	cmp	r3, #6
 8002142:	d81c      	bhi.n	800217e <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800214a:	683b      	ldr	r3, [r7, #0]
 800214c:	685a      	ldr	r2, [r3, #4]
 800214e:	4613      	mov	r3, r2
 8002150:	009b      	lsls	r3, r3, #2
 8002152:	4413      	add	r3, r2
 8002154:	3b05      	subs	r3, #5
 8002156:	221f      	movs	r2, #31
 8002158:	fa02 f303 	lsl.w	r3, r2, r3
 800215c:	43db      	mvns	r3, r3
 800215e:	4019      	ands	r1, r3
 8002160:	683b      	ldr	r3, [r7, #0]
 8002162:	6818      	ldr	r0, [r3, #0]
 8002164:	683b      	ldr	r3, [r7, #0]
 8002166:	685a      	ldr	r2, [r3, #4]
 8002168:	4613      	mov	r3, r2
 800216a:	009b      	lsls	r3, r3, #2
 800216c:	4413      	add	r3, r2
 800216e:	3b05      	subs	r3, #5
 8002170:	fa00 f203 	lsl.w	r2, r0, r3
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	430a      	orrs	r2, r1
 800217a:	635a      	str	r2, [r3, #52]	@ 0x34
 800217c:	e03c      	b.n	80021f8 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800217e:	683b      	ldr	r3, [r7, #0]
 8002180:	685b      	ldr	r3, [r3, #4]
 8002182:	2b0c      	cmp	r3, #12
 8002184:	d81c      	bhi.n	80021c0 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800218c:	683b      	ldr	r3, [r7, #0]
 800218e:	685a      	ldr	r2, [r3, #4]
 8002190:	4613      	mov	r3, r2
 8002192:	009b      	lsls	r3, r3, #2
 8002194:	4413      	add	r3, r2
 8002196:	3b23      	subs	r3, #35	@ 0x23
 8002198:	221f      	movs	r2, #31
 800219a:	fa02 f303 	lsl.w	r3, r2, r3
 800219e:	43db      	mvns	r3, r3
 80021a0:	4019      	ands	r1, r3
 80021a2:	683b      	ldr	r3, [r7, #0]
 80021a4:	6818      	ldr	r0, [r3, #0]
 80021a6:	683b      	ldr	r3, [r7, #0]
 80021a8:	685a      	ldr	r2, [r3, #4]
 80021aa:	4613      	mov	r3, r2
 80021ac:	009b      	lsls	r3, r3, #2
 80021ae:	4413      	add	r3, r2
 80021b0:	3b23      	subs	r3, #35	@ 0x23
 80021b2:	fa00 f203 	lsl.w	r2, r0, r3
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	430a      	orrs	r2, r1
 80021bc:	631a      	str	r2, [r3, #48]	@ 0x30
 80021be:	e01b      	b.n	80021f8 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80021c6:	683b      	ldr	r3, [r7, #0]
 80021c8:	685a      	ldr	r2, [r3, #4]
 80021ca:	4613      	mov	r3, r2
 80021cc:	009b      	lsls	r3, r3, #2
 80021ce:	4413      	add	r3, r2
 80021d0:	3b41      	subs	r3, #65	@ 0x41
 80021d2:	221f      	movs	r2, #31
 80021d4:	fa02 f303 	lsl.w	r3, r2, r3
 80021d8:	43db      	mvns	r3, r3
 80021da:	4019      	ands	r1, r3
 80021dc:	683b      	ldr	r3, [r7, #0]
 80021de:	6818      	ldr	r0, [r3, #0]
 80021e0:	683b      	ldr	r3, [r7, #0]
 80021e2:	685a      	ldr	r2, [r3, #4]
 80021e4:	4613      	mov	r3, r2
 80021e6:	009b      	lsls	r3, r3, #2
 80021e8:	4413      	add	r3, r2
 80021ea:	3b41      	subs	r3, #65	@ 0x41
 80021ec:	fa00 f203 	lsl.w	r2, r0, r3
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	430a      	orrs	r2, r1
 80021f6:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80021f8:	683b      	ldr	r3, [r7, #0]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	2b09      	cmp	r3, #9
 80021fe:	d91c      	bls.n	800223a <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	68d9      	ldr	r1, [r3, #12]
 8002206:	683b      	ldr	r3, [r7, #0]
 8002208:	681a      	ldr	r2, [r3, #0]
 800220a:	4613      	mov	r3, r2
 800220c:	005b      	lsls	r3, r3, #1
 800220e:	4413      	add	r3, r2
 8002210:	3b1e      	subs	r3, #30
 8002212:	2207      	movs	r2, #7
 8002214:	fa02 f303 	lsl.w	r3, r2, r3
 8002218:	43db      	mvns	r3, r3
 800221a:	4019      	ands	r1, r3
 800221c:	683b      	ldr	r3, [r7, #0]
 800221e:	6898      	ldr	r0, [r3, #8]
 8002220:	683b      	ldr	r3, [r7, #0]
 8002222:	681a      	ldr	r2, [r3, #0]
 8002224:	4613      	mov	r3, r2
 8002226:	005b      	lsls	r3, r3, #1
 8002228:	4413      	add	r3, r2
 800222a:	3b1e      	subs	r3, #30
 800222c:	fa00 f203 	lsl.w	r2, r0, r3
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	430a      	orrs	r2, r1
 8002236:	60da      	str	r2, [r3, #12]
 8002238:	e019      	b.n	800226e <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	6919      	ldr	r1, [r3, #16]
 8002240:	683b      	ldr	r3, [r7, #0]
 8002242:	681a      	ldr	r2, [r3, #0]
 8002244:	4613      	mov	r3, r2
 8002246:	005b      	lsls	r3, r3, #1
 8002248:	4413      	add	r3, r2
 800224a:	2207      	movs	r2, #7
 800224c:	fa02 f303 	lsl.w	r3, r2, r3
 8002250:	43db      	mvns	r3, r3
 8002252:	4019      	ands	r1, r3
 8002254:	683b      	ldr	r3, [r7, #0]
 8002256:	6898      	ldr	r0, [r3, #8]
 8002258:	683b      	ldr	r3, [r7, #0]
 800225a:	681a      	ldr	r2, [r3, #0]
 800225c:	4613      	mov	r3, r2
 800225e:	005b      	lsls	r3, r3, #1
 8002260:	4413      	add	r3, r2
 8002262:	fa00 f203 	lsl.w	r2, r0, r3
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	430a      	orrs	r2, r1
 800226c:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800226e:	683b      	ldr	r3, [r7, #0]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	2b10      	cmp	r3, #16
 8002274:	d003      	beq.n	800227e <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002276:	683b      	ldr	r3, [r7, #0]
 8002278:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800227a:	2b11      	cmp	r3, #17
 800227c:	d132      	bne.n	80022e4 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	4a1d      	ldr	r2, [pc, #116]	@ (80022f8 <HAL_ADC_ConfigChannel+0x1e4>)
 8002284:	4293      	cmp	r3, r2
 8002286:	d125      	bne.n	80022d4 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	689b      	ldr	r3, [r3, #8]
 800228e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002292:	2b00      	cmp	r3, #0
 8002294:	d126      	bne.n	80022e4 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	689a      	ldr	r2, [r3, #8]
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 80022a4:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80022a6:	683b      	ldr	r3, [r7, #0]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	2b10      	cmp	r3, #16
 80022ac:	d11a      	bne.n	80022e4 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80022ae:	4b13      	ldr	r3, [pc, #76]	@ (80022fc <HAL_ADC_ConfigChannel+0x1e8>)
 80022b0:	681b      	ldr	r3, [r3, #0]
 80022b2:	4a13      	ldr	r2, [pc, #76]	@ (8002300 <HAL_ADC_ConfigChannel+0x1ec>)
 80022b4:	fba2 2303 	umull	r2, r3, r2, r3
 80022b8:	0c9a      	lsrs	r2, r3, #18
 80022ba:	4613      	mov	r3, r2
 80022bc:	009b      	lsls	r3, r3, #2
 80022be:	4413      	add	r3, r2
 80022c0:	005b      	lsls	r3, r3, #1
 80022c2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80022c4:	e002      	b.n	80022cc <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 80022c6:	68bb      	ldr	r3, [r7, #8]
 80022c8:	3b01      	subs	r3, #1
 80022ca:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80022cc:	68bb      	ldr	r3, [r7, #8]
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d1f9      	bne.n	80022c6 <HAL_ADC_ConfigChannel+0x1b2>
 80022d2:	e007      	b.n	80022e4 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022d8:	f043 0220 	orr.w	r2, r3, #32
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 80022e0:	2301      	movs	r3, #1
 80022e2:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	2200      	movs	r2, #0
 80022e8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80022ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80022ee:	4618      	mov	r0, r3
 80022f0:	3714      	adds	r7, #20
 80022f2:	46bd      	mov	sp, r7
 80022f4:	bc80      	pop	{r7}
 80022f6:	4770      	bx	lr
 80022f8:	40012400 	.word	0x40012400
 80022fc:	20000074 	.word	0x20000074
 8002300:	431bde83 	.word	0x431bde83

08002304 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	b084      	sub	sp, #16
 8002308:	af00      	add	r7, sp, #0
 800230a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800230c:	2300      	movs	r3, #0
 800230e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002310:	2300      	movs	r3, #0
 8002312:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	689b      	ldr	r3, [r3, #8]
 800231a:	f003 0301 	and.w	r3, r3, #1
 800231e:	2b01      	cmp	r3, #1
 8002320:	d040      	beq.n	80023a4 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	689a      	ldr	r2, [r3, #8]
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	f042 0201 	orr.w	r2, r2, #1
 8002330:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002332:	4b1f      	ldr	r3, [pc, #124]	@ (80023b0 <ADC_Enable+0xac>)
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	4a1f      	ldr	r2, [pc, #124]	@ (80023b4 <ADC_Enable+0xb0>)
 8002338:	fba2 2303 	umull	r2, r3, r2, r3
 800233c:	0c9b      	lsrs	r3, r3, #18
 800233e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002340:	e002      	b.n	8002348 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8002342:	68bb      	ldr	r3, [r7, #8]
 8002344:	3b01      	subs	r3, #1
 8002346:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002348:	68bb      	ldr	r3, [r7, #8]
 800234a:	2b00      	cmp	r3, #0
 800234c:	d1f9      	bne.n	8002342 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 800234e:	f7ff fc51 	bl	8001bf4 <HAL_GetTick>
 8002352:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002354:	e01f      	b.n	8002396 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002356:	f7ff fc4d 	bl	8001bf4 <HAL_GetTick>
 800235a:	4602      	mov	r2, r0
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	1ad3      	subs	r3, r2, r3
 8002360:	2b02      	cmp	r3, #2
 8002362:	d918      	bls.n	8002396 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	689b      	ldr	r3, [r3, #8]
 800236a:	f003 0301 	and.w	r3, r3, #1
 800236e:	2b01      	cmp	r3, #1
 8002370:	d011      	beq.n	8002396 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002376:	f043 0210 	orr.w	r2, r3, #16
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002382:	f043 0201 	orr.w	r2, r3, #1
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	2200      	movs	r2, #0
 800238e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8002392:	2301      	movs	r3, #1
 8002394:	e007      	b.n	80023a6 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	689b      	ldr	r3, [r3, #8]
 800239c:	f003 0301 	and.w	r3, r3, #1
 80023a0:	2b01      	cmp	r3, #1
 80023a2:	d1d8      	bne.n	8002356 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80023a4:	2300      	movs	r3, #0
}
 80023a6:	4618      	mov	r0, r3
 80023a8:	3710      	adds	r7, #16
 80023aa:	46bd      	mov	sp, r7
 80023ac:	bd80      	pop	{r7, pc}
 80023ae:	bf00      	nop
 80023b0:	20000074 	.word	0x20000074
 80023b4:	431bde83 	.word	0x431bde83

080023b8 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	b084      	sub	sp, #16
 80023bc:	af00      	add	r7, sp, #0
 80023be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80023c0:	2300      	movs	r3, #0
 80023c2:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	689b      	ldr	r3, [r3, #8]
 80023ca:	f003 0301 	and.w	r3, r3, #1
 80023ce:	2b01      	cmp	r3, #1
 80023d0:	d12e      	bne.n	8002430 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	689a      	ldr	r2, [r3, #8]
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	f022 0201 	bic.w	r2, r2, #1
 80023e0:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80023e2:	f7ff fc07 	bl	8001bf4 <HAL_GetTick>
 80023e6:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80023e8:	e01b      	b.n	8002422 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80023ea:	f7ff fc03 	bl	8001bf4 <HAL_GetTick>
 80023ee:	4602      	mov	r2, r0
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	1ad3      	subs	r3, r2, r3
 80023f4:	2b02      	cmp	r3, #2
 80023f6:	d914      	bls.n	8002422 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	689b      	ldr	r3, [r3, #8]
 80023fe:	f003 0301 	and.w	r3, r3, #1
 8002402:	2b01      	cmp	r3, #1
 8002404:	d10d      	bne.n	8002422 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800240a:	f043 0210 	orr.w	r2, r3, #16
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002416:	f043 0201 	orr.w	r2, r3, #1
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 800241e:	2301      	movs	r3, #1
 8002420:	e007      	b.n	8002432 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	689b      	ldr	r3, [r3, #8]
 8002428:	f003 0301 	and.w	r3, r3, #1
 800242c:	2b01      	cmp	r3, #1
 800242e:	d0dc      	beq.n	80023ea <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002430:	2300      	movs	r3, #0
}
 8002432:	4618      	mov	r0, r3
 8002434:	3710      	adds	r7, #16
 8002436:	46bd      	mov	sp, r7
 8002438:	bd80      	pop	{r7, pc}

0800243a <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800243a:	b480      	push	{r7}
 800243c:	b083      	sub	sp, #12
 800243e:	af00      	add	r7, sp, #0
 8002440:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8002442:	bf00      	nop
 8002444:	370c      	adds	r7, #12
 8002446:	46bd      	mov	sp, r7
 8002448:	bc80      	pop	{r7}
 800244a:	4770      	bx	lr

0800244c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800244c:	b480      	push	{r7}
 800244e:	b085      	sub	sp, #20
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	f003 0307 	and.w	r3, r3, #7
 800245a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800245c:	4b0c      	ldr	r3, [pc, #48]	@ (8002490 <__NVIC_SetPriorityGrouping+0x44>)
 800245e:	68db      	ldr	r3, [r3, #12]
 8002460:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002462:	68ba      	ldr	r2, [r7, #8]
 8002464:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002468:	4013      	ands	r3, r2
 800246a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002470:	68bb      	ldr	r3, [r7, #8]
 8002472:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002474:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002478:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800247c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800247e:	4a04      	ldr	r2, [pc, #16]	@ (8002490 <__NVIC_SetPriorityGrouping+0x44>)
 8002480:	68bb      	ldr	r3, [r7, #8]
 8002482:	60d3      	str	r3, [r2, #12]
}
 8002484:	bf00      	nop
 8002486:	3714      	adds	r7, #20
 8002488:	46bd      	mov	sp, r7
 800248a:	bc80      	pop	{r7}
 800248c:	4770      	bx	lr
 800248e:	bf00      	nop
 8002490:	e000ed00 	.word	0xe000ed00

08002494 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002494:	b480      	push	{r7}
 8002496:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002498:	4b04      	ldr	r3, [pc, #16]	@ (80024ac <__NVIC_GetPriorityGrouping+0x18>)
 800249a:	68db      	ldr	r3, [r3, #12]
 800249c:	0a1b      	lsrs	r3, r3, #8
 800249e:	f003 0307 	and.w	r3, r3, #7
}
 80024a2:	4618      	mov	r0, r3
 80024a4:	46bd      	mov	sp, r7
 80024a6:	bc80      	pop	{r7}
 80024a8:	4770      	bx	lr
 80024aa:	bf00      	nop
 80024ac:	e000ed00 	.word	0xe000ed00

080024b0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024b0:	b480      	push	{r7}
 80024b2:	b083      	sub	sp, #12
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	4603      	mov	r3, r0
 80024b8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024be:	2b00      	cmp	r3, #0
 80024c0:	db0b      	blt.n	80024da <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80024c2:	79fb      	ldrb	r3, [r7, #7]
 80024c4:	f003 021f 	and.w	r2, r3, #31
 80024c8:	4906      	ldr	r1, [pc, #24]	@ (80024e4 <__NVIC_EnableIRQ+0x34>)
 80024ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024ce:	095b      	lsrs	r3, r3, #5
 80024d0:	2001      	movs	r0, #1
 80024d2:	fa00 f202 	lsl.w	r2, r0, r2
 80024d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80024da:	bf00      	nop
 80024dc:	370c      	adds	r7, #12
 80024de:	46bd      	mov	sp, r7
 80024e0:	bc80      	pop	{r7}
 80024e2:	4770      	bx	lr
 80024e4:	e000e100 	.word	0xe000e100

080024e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80024e8:	b480      	push	{r7}
 80024ea:	b083      	sub	sp, #12
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	4603      	mov	r3, r0
 80024f0:	6039      	str	r1, [r7, #0]
 80024f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	db0a      	blt.n	8002512 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024fc:	683b      	ldr	r3, [r7, #0]
 80024fe:	b2da      	uxtb	r2, r3
 8002500:	490c      	ldr	r1, [pc, #48]	@ (8002534 <__NVIC_SetPriority+0x4c>)
 8002502:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002506:	0112      	lsls	r2, r2, #4
 8002508:	b2d2      	uxtb	r2, r2
 800250a:	440b      	add	r3, r1
 800250c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002510:	e00a      	b.n	8002528 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002512:	683b      	ldr	r3, [r7, #0]
 8002514:	b2da      	uxtb	r2, r3
 8002516:	4908      	ldr	r1, [pc, #32]	@ (8002538 <__NVIC_SetPriority+0x50>)
 8002518:	79fb      	ldrb	r3, [r7, #7]
 800251a:	f003 030f 	and.w	r3, r3, #15
 800251e:	3b04      	subs	r3, #4
 8002520:	0112      	lsls	r2, r2, #4
 8002522:	b2d2      	uxtb	r2, r2
 8002524:	440b      	add	r3, r1
 8002526:	761a      	strb	r2, [r3, #24]
}
 8002528:	bf00      	nop
 800252a:	370c      	adds	r7, #12
 800252c:	46bd      	mov	sp, r7
 800252e:	bc80      	pop	{r7}
 8002530:	4770      	bx	lr
 8002532:	bf00      	nop
 8002534:	e000e100 	.word	0xe000e100
 8002538:	e000ed00 	.word	0xe000ed00

0800253c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800253c:	b480      	push	{r7}
 800253e:	b089      	sub	sp, #36	@ 0x24
 8002540:	af00      	add	r7, sp, #0
 8002542:	60f8      	str	r0, [r7, #12]
 8002544:	60b9      	str	r1, [r7, #8]
 8002546:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	f003 0307 	and.w	r3, r3, #7
 800254e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002550:	69fb      	ldr	r3, [r7, #28]
 8002552:	f1c3 0307 	rsb	r3, r3, #7
 8002556:	2b04      	cmp	r3, #4
 8002558:	bf28      	it	cs
 800255a:	2304      	movcs	r3, #4
 800255c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800255e:	69fb      	ldr	r3, [r7, #28]
 8002560:	3304      	adds	r3, #4
 8002562:	2b06      	cmp	r3, #6
 8002564:	d902      	bls.n	800256c <NVIC_EncodePriority+0x30>
 8002566:	69fb      	ldr	r3, [r7, #28]
 8002568:	3b03      	subs	r3, #3
 800256a:	e000      	b.n	800256e <NVIC_EncodePriority+0x32>
 800256c:	2300      	movs	r3, #0
 800256e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002570:	f04f 32ff 	mov.w	r2, #4294967295
 8002574:	69bb      	ldr	r3, [r7, #24]
 8002576:	fa02 f303 	lsl.w	r3, r2, r3
 800257a:	43da      	mvns	r2, r3
 800257c:	68bb      	ldr	r3, [r7, #8]
 800257e:	401a      	ands	r2, r3
 8002580:	697b      	ldr	r3, [r7, #20]
 8002582:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002584:	f04f 31ff 	mov.w	r1, #4294967295
 8002588:	697b      	ldr	r3, [r7, #20]
 800258a:	fa01 f303 	lsl.w	r3, r1, r3
 800258e:	43d9      	mvns	r1, r3
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002594:	4313      	orrs	r3, r2
         );
}
 8002596:	4618      	mov	r0, r3
 8002598:	3724      	adds	r7, #36	@ 0x24
 800259a:	46bd      	mov	sp, r7
 800259c:	bc80      	pop	{r7}
 800259e:	4770      	bx	lr

080025a0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	b082      	sub	sp, #8
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	3b01      	subs	r3, #1
 80025ac:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80025b0:	d301      	bcc.n	80025b6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80025b2:	2301      	movs	r3, #1
 80025b4:	e00f      	b.n	80025d6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80025b6:	4a0a      	ldr	r2, [pc, #40]	@ (80025e0 <SysTick_Config+0x40>)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	3b01      	subs	r3, #1
 80025bc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80025be:	210f      	movs	r1, #15
 80025c0:	f04f 30ff 	mov.w	r0, #4294967295
 80025c4:	f7ff ff90 	bl	80024e8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80025c8:	4b05      	ldr	r3, [pc, #20]	@ (80025e0 <SysTick_Config+0x40>)
 80025ca:	2200      	movs	r2, #0
 80025cc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80025ce:	4b04      	ldr	r3, [pc, #16]	@ (80025e0 <SysTick_Config+0x40>)
 80025d0:	2207      	movs	r2, #7
 80025d2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80025d4:	2300      	movs	r3, #0
}
 80025d6:	4618      	mov	r0, r3
 80025d8:	3708      	adds	r7, #8
 80025da:	46bd      	mov	sp, r7
 80025dc:	bd80      	pop	{r7, pc}
 80025de:	bf00      	nop
 80025e0:	e000e010 	.word	0xe000e010

080025e4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	b082      	sub	sp, #8
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80025ec:	6878      	ldr	r0, [r7, #4]
 80025ee:	f7ff ff2d 	bl	800244c <__NVIC_SetPriorityGrouping>
}
 80025f2:	bf00      	nop
 80025f4:	3708      	adds	r7, #8
 80025f6:	46bd      	mov	sp, r7
 80025f8:	bd80      	pop	{r7, pc}

080025fa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80025fa:	b580      	push	{r7, lr}
 80025fc:	b086      	sub	sp, #24
 80025fe:	af00      	add	r7, sp, #0
 8002600:	4603      	mov	r3, r0
 8002602:	60b9      	str	r1, [r7, #8]
 8002604:	607a      	str	r2, [r7, #4]
 8002606:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002608:	2300      	movs	r3, #0
 800260a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800260c:	f7ff ff42 	bl	8002494 <__NVIC_GetPriorityGrouping>
 8002610:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002612:	687a      	ldr	r2, [r7, #4]
 8002614:	68b9      	ldr	r1, [r7, #8]
 8002616:	6978      	ldr	r0, [r7, #20]
 8002618:	f7ff ff90 	bl	800253c <NVIC_EncodePriority>
 800261c:	4602      	mov	r2, r0
 800261e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002622:	4611      	mov	r1, r2
 8002624:	4618      	mov	r0, r3
 8002626:	f7ff ff5f 	bl	80024e8 <__NVIC_SetPriority>
}
 800262a:	bf00      	nop
 800262c:	3718      	adds	r7, #24
 800262e:	46bd      	mov	sp, r7
 8002630:	bd80      	pop	{r7, pc}

08002632 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002632:	b580      	push	{r7, lr}
 8002634:	b082      	sub	sp, #8
 8002636:	af00      	add	r7, sp, #0
 8002638:	4603      	mov	r3, r0
 800263a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800263c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002640:	4618      	mov	r0, r3
 8002642:	f7ff ff35 	bl	80024b0 <__NVIC_EnableIRQ>
}
 8002646:	bf00      	nop
 8002648:	3708      	adds	r7, #8
 800264a:	46bd      	mov	sp, r7
 800264c:	bd80      	pop	{r7, pc}

0800264e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800264e:	b580      	push	{r7, lr}
 8002650:	b082      	sub	sp, #8
 8002652:	af00      	add	r7, sp, #0
 8002654:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002656:	6878      	ldr	r0, [r7, #4]
 8002658:	f7ff ffa2 	bl	80025a0 <SysTick_Config>
 800265c:	4603      	mov	r3, r0
}
 800265e:	4618      	mov	r0, r3
 8002660:	3708      	adds	r7, #8
 8002662:	46bd      	mov	sp, r7
 8002664:	bd80      	pop	{r7, pc}
	...

08002668 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002668:	b480      	push	{r7}
 800266a:	b08b      	sub	sp, #44	@ 0x2c
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]
 8002670:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002672:	2300      	movs	r3, #0
 8002674:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002676:	2300      	movs	r3, #0
 8002678:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800267a:	e169      	b.n	8002950 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800267c:	2201      	movs	r2, #1
 800267e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002680:	fa02 f303 	lsl.w	r3, r2, r3
 8002684:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002686:	683b      	ldr	r3, [r7, #0]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	69fa      	ldr	r2, [r7, #28]
 800268c:	4013      	ands	r3, r2
 800268e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002690:	69ba      	ldr	r2, [r7, #24]
 8002692:	69fb      	ldr	r3, [r7, #28]
 8002694:	429a      	cmp	r2, r3
 8002696:	f040 8158 	bne.w	800294a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800269a:	683b      	ldr	r3, [r7, #0]
 800269c:	685b      	ldr	r3, [r3, #4]
 800269e:	4a9a      	ldr	r2, [pc, #616]	@ (8002908 <HAL_GPIO_Init+0x2a0>)
 80026a0:	4293      	cmp	r3, r2
 80026a2:	d05e      	beq.n	8002762 <HAL_GPIO_Init+0xfa>
 80026a4:	4a98      	ldr	r2, [pc, #608]	@ (8002908 <HAL_GPIO_Init+0x2a0>)
 80026a6:	4293      	cmp	r3, r2
 80026a8:	d875      	bhi.n	8002796 <HAL_GPIO_Init+0x12e>
 80026aa:	4a98      	ldr	r2, [pc, #608]	@ (800290c <HAL_GPIO_Init+0x2a4>)
 80026ac:	4293      	cmp	r3, r2
 80026ae:	d058      	beq.n	8002762 <HAL_GPIO_Init+0xfa>
 80026b0:	4a96      	ldr	r2, [pc, #600]	@ (800290c <HAL_GPIO_Init+0x2a4>)
 80026b2:	4293      	cmp	r3, r2
 80026b4:	d86f      	bhi.n	8002796 <HAL_GPIO_Init+0x12e>
 80026b6:	4a96      	ldr	r2, [pc, #600]	@ (8002910 <HAL_GPIO_Init+0x2a8>)
 80026b8:	4293      	cmp	r3, r2
 80026ba:	d052      	beq.n	8002762 <HAL_GPIO_Init+0xfa>
 80026bc:	4a94      	ldr	r2, [pc, #592]	@ (8002910 <HAL_GPIO_Init+0x2a8>)
 80026be:	4293      	cmp	r3, r2
 80026c0:	d869      	bhi.n	8002796 <HAL_GPIO_Init+0x12e>
 80026c2:	4a94      	ldr	r2, [pc, #592]	@ (8002914 <HAL_GPIO_Init+0x2ac>)
 80026c4:	4293      	cmp	r3, r2
 80026c6:	d04c      	beq.n	8002762 <HAL_GPIO_Init+0xfa>
 80026c8:	4a92      	ldr	r2, [pc, #584]	@ (8002914 <HAL_GPIO_Init+0x2ac>)
 80026ca:	4293      	cmp	r3, r2
 80026cc:	d863      	bhi.n	8002796 <HAL_GPIO_Init+0x12e>
 80026ce:	4a92      	ldr	r2, [pc, #584]	@ (8002918 <HAL_GPIO_Init+0x2b0>)
 80026d0:	4293      	cmp	r3, r2
 80026d2:	d046      	beq.n	8002762 <HAL_GPIO_Init+0xfa>
 80026d4:	4a90      	ldr	r2, [pc, #576]	@ (8002918 <HAL_GPIO_Init+0x2b0>)
 80026d6:	4293      	cmp	r3, r2
 80026d8:	d85d      	bhi.n	8002796 <HAL_GPIO_Init+0x12e>
 80026da:	2b12      	cmp	r3, #18
 80026dc:	d82a      	bhi.n	8002734 <HAL_GPIO_Init+0xcc>
 80026de:	2b12      	cmp	r3, #18
 80026e0:	d859      	bhi.n	8002796 <HAL_GPIO_Init+0x12e>
 80026e2:	a201      	add	r2, pc, #4	@ (adr r2, 80026e8 <HAL_GPIO_Init+0x80>)
 80026e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026e8:	08002763 	.word	0x08002763
 80026ec:	0800273d 	.word	0x0800273d
 80026f0:	0800274f 	.word	0x0800274f
 80026f4:	08002791 	.word	0x08002791
 80026f8:	08002797 	.word	0x08002797
 80026fc:	08002797 	.word	0x08002797
 8002700:	08002797 	.word	0x08002797
 8002704:	08002797 	.word	0x08002797
 8002708:	08002797 	.word	0x08002797
 800270c:	08002797 	.word	0x08002797
 8002710:	08002797 	.word	0x08002797
 8002714:	08002797 	.word	0x08002797
 8002718:	08002797 	.word	0x08002797
 800271c:	08002797 	.word	0x08002797
 8002720:	08002797 	.word	0x08002797
 8002724:	08002797 	.word	0x08002797
 8002728:	08002797 	.word	0x08002797
 800272c:	08002745 	.word	0x08002745
 8002730:	08002759 	.word	0x08002759
 8002734:	4a79      	ldr	r2, [pc, #484]	@ (800291c <HAL_GPIO_Init+0x2b4>)
 8002736:	4293      	cmp	r3, r2
 8002738:	d013      	beq.n	8002762 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800273a:	e02c      	b.n	8002796 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 800273c:	683b      	ldr	r3, [r7, #0]
 800273e:	68db      	ldr	r3, [r3, #12]
 8002740:	623b      	str	r3, [r7, #32]
          break;
 8002742:	e029      	b.n	8002798 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002744:	683b      	ldr	r3, [r7, #0]
 8002746:	68db      	ldr	r3, [r3, #12]
 8002748:	3304      	adds	r3, #4
 800274a:	623b      	str	r3, [r7, #32]
          break;
 800274c:	e024      	b.n	8002798 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800274e:	683b      	ldr	r3, [r7, #0]
 8002750:	68db      	ldr	r3, [r3, #12]
 8002752:	3308      	adds	r3, #8
 8002754:	623b      	str	r3, [r7, #32]
          break;
 8002756:	e01f      	b.n	8002798 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002758:	683b      	ldr	r3, [r7, #0]
 800275a:	68db      	ldr	r3, [r3, #12]
 800275c:	330c      	adds	r3, #12
 800275e:	623b      	str	r3, [r7, #32]
          break;
 8002760:	e01a      	b.n	8002798 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002762:	683b      	ldr	r3, [r7, #0]
 8002764:	689b      	ldr	r3, [r3, #8]
 8002766:	2b00      	cmp	r3, #0
 8002768:	d102      	bne.n	8002770 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800276a:	2304      	movs	r3, #4
 800276c:	623b      	str	r3, [r7, #32]
          break;
 800276e:	e013      	b.n	8002798 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002770:	683b      	ldr	r3, [r7, #0]
 8002772:	689b      	ldr	r3, [r3, #8]
 8002774:	2b01      	cmp	r3, #1
 8002776:	d105      	bne.n	8002784 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002778:	2308      	movs	r3, #8
 800277a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	69fa      	ldr	r2, [r7, #28]
 8002780:	611a      	str	r2, [r3, #16]
          break;
 8002782:	e009      	b.n	8002798 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002784:	2308      	movs	r3, #8
 8002786:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	69fa      	ldr	r2, [r7, #28]
 800278c:	615a      	str	r2, [r3, #20]
          break;
 800278e:	e003      	b.n	8002798 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002790:	2300      	movs	r3, #0
 8002792:	623b      	str	r3, [r7, #32]
          break;
 8002794:	e000      	b.n	8002798 <HAL_GPIO_Init+0x130>
          break;
 8002796:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002798:	69bb      	ldr	r3, [r7, #24]
 800279a:	2bff      	cmp	r3, #255	@ 0xff
 800279c:	d801      	bhi.n	80027a2 <HAL_GPIO_Init+0x13a>
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	e001      	b.n	80027a6 <HAL_GPIO_Init+0x13e>
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	3304      	adds	r3, #4
 80027a6:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80027a8:	69bb      	ldr	r3, [r7, #24]
 80027aa:	2bff      	cmp	r3, #255	@ 0xff
 80027ac:	d802      	bhi.n	80027b4 <HAL_GPIO_Init+0x14c>
 80027ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027b0:	009b      	lsls	r3, r3, #2
 80027b2:	e002      	b.n	80027ba <HAL_GPIO_Init+0x152>
 80027b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027b6:	3b08      	subs	r3, #8
 80027b8:	009b      	lsls	r3, r3, #2
 80027ba:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80027bc:	697b      	ldr	r3, [r7, #20]
 80027be:	681a      	ldr	r2, [r3, #0]
 80027c0:	210f      	movs	r1, #15
 80027c2:	693b      	ldr	r3, [r7, #16]
 80027c4:	fa01 f303 	lsl.w	r3, r1, r3
 80027c8:	43db      	mvns	r3, r3
 80027ca:	401a      	ands	r2, r3
 80027cc:	6a39      	ldr	r1, [r7, #32]
 80027ce:	693b      	ldr	r3, [r7, #16]
 80027d0:	fa01 f303 	lsl.w	r3, r1, r3
 80027d4:	431a      	orrs	r2, r3
 80027d6:	697b      	ldr	r3, [r7, #20]
 80027d8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80027da:	683b      	ldr	r3, [r7, #0]
 80027dc:	685b      	ldr	r3, [r3, #4]
 80027de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	f000 80b1 	beq.w	800294a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80027e8:	4b4d      	ldr	r3, [pc, #308]	@ (8002920 <HAL_GPIO_Init+0x2b8>)
 80027ea:	699b      	ldr	r3, [r3, #24]
 80027ec:	4a4c      	ldr	r2, [pc, #304]	@ (8002920 <HAL_GPIO_Init+0x2b8>)
 80027ee:	f043 0301 	orr.w	r3, r3, #1
 80027f2:	6193      	str	r3, [r2, #24]
 80027f4:	4b4a      	ldr	r3, [pc, #296]	@ (8002920 <HAL_GPIO_Init+0x2b8>)
 80027f6:	699b      	ldr	r3, [r3, #24]
 80027f8:	f003 0301 	and.w	r3, r3, #1
 80027fc:	60bb      	str	r3, [r7, #8]
 80027fe:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002800:	4a48      	ldr	r2, [pc, #288]	@ (8002924 <HAL_GPIO_Init+0x2bc>)
 8002802:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002804:	089b      	lsrs	r3, r3, #2
 8002806:	3302      	adds	r3, #2
 8002808:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800280c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800280e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002810:	f003 0303 	and.w	r3, r3, #3
 8002814:	009b      	lsls	r3, r3, #2
 8002816:	220f      	movs	r2, #15
 8002818:	fa02 f303 	lsl.w	r3, r2, r3
 800281c:	43db      	mvns	r3, r3
 800281e:	68fa      	ldr	r2, [r7, #12]
 8002820:	4013      	ands	r3, r2
 8002822:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	4a40      	ldr	r2, [pc, #256]	@ (8002928 <HAL_GPIO_Init+0x2c0>)
 8002828:	4293      	cmp	r3, r2
 800282a:	d013      	beq.n	8002854 <HAL_GPIO_Init+0x1ec>
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	4a3f      	ldr	r2, [pc, #252]	@ (800292c <HAL_GPIO_Init+0x2c4>)
 8002830:	4293      	cmp	r3, r2
 8002832:	d00d      	beq.n	8002850 <HAL_GPIO_Init+0x1e8>
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	4a3e      	ldr	r2, [pc, #248]	@ (8002930 <HAL_GPIO_Init+0x2c8>)
 8002838:	4293      	cmp	r3, r2
 800283a:	d007      	beq.n	800284c <HAL_GPIO_Init+0x1e4>
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	4a3d      	ldr	r2, [pc, #244]	@ (8002934 <HAL_GPIO_Init+0x2cc>)
 8002840:	4293      	cmp	r3, r2
 8002842:	d101      	bne.n	8002848 <HAL_GPIO_Init+0x1e0>
 8002844:	2303      	movs	r3, #3
 8002846:	e006      	b.n	8002856 <HAL_GPIO_Init+0x1ee>
 8002848:	2304      	movs	r3, #4
 800284a:	e004      	b.n	8002856 <HAL_GPIO_Init+0x1ee>
 800284c:	2302      	movs	r3, #2
 800284e:	e002      	b.n	8002856 <HAL_GPIO_Init+0x1ee>
 8002850:	2301      	movs	r3, #1
 8002852:	e000      	b.n	8002856 <HAL_GPIO_Init+0x1ee>
 8002854:	2300      	movs	r3, #0
 8002856:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002858:	f002 0203 	and.w	r2, r2, #3
 800285c:	0092      	lsls	r2, r2, #2
 800285e:	4093      	lsls	r3, r2
 8002860:	68fa      	ldr	r2, [r7, #12]
 8002862:	4313      	orrs	r3, r2
 8002864:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002866:	492f      	ldr	r1, [pc, #188]	@ (8002924 <HAL_GPIO_Init+0x2bc>)
 8002868:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800286a:	089b      	lsrs	r3, r3, #2
 800286c:	3302      	adds	r3, #2
 800286e:	68fa      	ldr	r2, [r7, #12]
 8002870:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002874:	683b      	ldr	r3, [r7, #0]
 8002876:	685b      	ldr	r3, [r3, #4]
 8002878:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800287c:	2b00      	cmp	r3, #0
 800287e:	d006      	beq.n	800288e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002880:	4b2d      	ldr	r3, [pc, #180]	@ (8002938 <HAL_GPIO_Init+0x2d0>)
 8002882:	689a      	ldr	r2, [r3, #8]
 8002884:	492c      	ldr	r1, [pc, #176]	@ (8002938 <HAL_GPIO_Init+0x2d0>)
 8002886:	69bb      	ldr	r3, [r7, #24]
 8002888:	4313      	orrs	r3, r2
 800288a:	608b      	str	r3, [r1, #8]
 800288c:	e006      	b.n	800289c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800288e:	4b2a      	ldr	r3, [pc, #168]	@ (8002938 <HAL_GPIO_Init+0x2d0>)
 8002890:	689a      	ldr	r2, [r3, #8]
 8002892:	69bb      	ldr	r3, [r7, #24]
 8002894:	43db      	mvns	r3, r3
 8002896:	4928      	ldr	r1, [pc, #160]	@ (8002938 <HAL_GPIO_Init+0x2d0>)
 8002898:	4013      	ands	r3, r2
 800289a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800289c:	683b      	ldr	r3, [r7, #0]
 800289e:	685b      	ldr	r3, [r3, #4]
 80028a0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d006      	beq.n	80028b6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80028a8:	4b23      	ldr	r3, [pc, #140]	@ (8002938 <HAL_GPIO_Init+0x2d0>)
 80028aa:	68da      	ldr	r2, [r3, #12]
 80028ac:	4922      	ldr	r1, [pc, #136]	@ (8002938 <HAL_GPIO_Init+0x2d0>)
 80028ae:	69bb      	ldr	r3, [r7, #24]
 80028b0:	4313      	orrs	r3, r2
 80028b2:	60cb      	str	r3, [r1, #12]
 80028b4:	e006      	b.n	80028c4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80028b6:	4b20      	ldr	r3, [pc, #128]	@ (8002938 <HAL_GPIO_Init+0x2d0>)
 80028b8:	68da      	ldr	r2, [r3, #12]
 80028ba:	69bb      	ldr	r3, [r7, #24]
 80028bc:	43db      	mvns	r3, r3
 80028be:	491e      	ldr	r1, [pc, #120]	@ (8002938 <HAL_GPIO_Init+0x2d0>)
 80028c0:	4013      	ands	r3, r2
 80028c2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80028c4:	683b      	ldr	r3, [r7, #0]
 80028c6:	685b      	ldr	r3, [r3, #4]
 80028c8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d006      	beq.n	80028de <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80028d0:	4b19      	ldr	r3, [pc, #100]	@ (8002938 <HAL_GPIO_Init+0x2d0>)
 80028d2:	685a      	ldr	r2, [r3, #4]
 80028d4:	4918      	ldr	r1, [pc, #96]	@ (8002938 <HAL_GPIO_Init+0x2d0>)
 80028d6:	69bb      	ldr	r3, [r7, #24]
 80028d8:	4313      	orrs	r3, r2
 80028da:	604b      	str	r3, [r1, #4]
 80028dc:	e006      	b.n	80028ec <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80028de:	4b16      	ldr	r3, [pc, #88]	@ (8002938 <HAL_GPIO_Init+0x2d0>)
 80028e0:	685a      	ldr	r2, [r3, #4]
 80028e2:	69bb      	ldr	r3, [r7, #24]
 80028e4:	43db      	mvns	r3, r3
 80028e6:	4914      	ldr	r1, [pc, #80]	@ (8002938 <HAL_GPIO_Init+0x2d0>)
 80028e8:	4013      	ands	r3, r2
 80028ea:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80028ec:	683b      	ldr	r3, [r7, #0]
 80028ee:	685b      	ldr	r3, [r3, #4]
 80028f0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d021      	beq.n	800293c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80028f8:	4b0f      	ldr	r3, [pc, #60]	@ (8002938 <HAL_GPIO_Init+0x2d0>)
 80028fa:	681a      	ldr	r2, [r3, #0]
 80028fc:	490e      	ldr	r1, [pc, #56]	@ (8002938 <HAL_GPIO_Init+0x2d0>)
 80028fe:	69bb      	ldr	r3, [r7, #24]
 8002900:	4313      	orrs	r3, r2
 8002902:	600b      	str	r3, [r1, #0]
 8002904:	e021      	b.n	800294a <HAL_GPIO_Init+0x2e2>
 8002906:	bf00      	nop
 8002908:	10320000 	.word	0x10320000
 800290c:	10310000 	.word	0x10310000
 8002910:	10220000 	.word	0x10220000
 8002914:	10210000 	.word	0x10210000
 8002918:	10120000 	.word	0x10120000
 800291c:	10110000 	.word	0x10110000
 8002920:	40021000 	.word	0x40021000
 8002924:	40010000 	.word	0x40010000
 8002928:	40010800 	.word	0x40010800
 800292c:	40010c00 	.word	0x40010c00
 8002930:	40011000 	.word	0x40011000
 8002934:	40011400 	.word	0x40011400
 8002938:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800293c:	4b0b      	ldr	r3, [pc, #44]	@ (800296c <HAL_GPIO_Init+0x304>)
 800293e:	681a      	ldr	r2, [r3, #0]
 8002940:	69bb      	ldr	r3, [r7, #24]
 8002942:	43db      	mvns	r3, r3
 8002944:	4909      	ldr	r1, [pc, #36]	@ (800296c <HAL_GPIO_Init+0x304>)
 8002946:	4013      	ands	r3, r2
 8002948:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800294a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800294c:	3301      	adds	r3, #1
 800294e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002950:	683b      	ldr	r3, [r7, #0]
 8002952:	681a      	ldr	r2, [r3, #0]
 8002954:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002956:	fa22 f303 	lsr.w	r3, r2, r3
 800295a:	2b00      	cmp	r3, #0
 800295c:	f47f ae8e 	bne.w	800267c <HAL_GPIO_Init+0x14>
  }
}
 8002960:	bf00      	nop
 8002962:	bf00      	nop
 8002964:	372c      	adds	r7, #44	@ 0x2c
 8002966:	46bd      	mov	sp, r7
 8002968:	bc80      	pop	{r7}
 800296a:	4770      	bx	lr
 800296c:	40010400 	.word	0x40010400

08002970 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002970:	b480      	push	{r7}
 8002972:	b083      	sub	sp, #12
 8002974:	af00      	add	r7, sp, #0
 8002976:	6078      	str	r0, [r7, #4]
 8002978:	460b      	mov	r3, r1
 800297a:	807b      	strh	r3, [r7, #2]
 800297c:	4613      	mov	r3, r2
 800297e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002980:	787b      	ldrb	r3, [r7, #1]
 8002982:	2b00      	cmp	r3, #0
 8002984:	d003      	beq.n	800298e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002986:	887a      	ldrh	r2, [r7, #2]
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800298c:	e003      	b.n	8002996 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800298e:	887b      	ldrh	r3, [r7, #2]
 8002990:	041a      	lsls	r2, r3, #16
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	611a      	str	r2, [r3, #16]
}
 8002996:	bf00      	nop
 8002998:	370c      	adds	r7, #12
 800299a:	46bd      	mov	sp, r7
 800299c:	bc80      	pop	{r7}
 800299e:	4770      	bx	lr

080029a0 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80029a0:	b480      	push	{r7}
 80029a2:	b085      	sub	sp, #20
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]
 80029a8:	460b      	mov	r3, r1
 80029aa:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	68db      	ldr	r3, [r3, #12]
 80029b0:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80029b2:	887a      	ldrh	r2, [r7, #2]
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	4013      	ands	r3, r2
 80029b8:	041a      	lsls	r2, r3, #16
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	43d9      	mvns	r1, r3
 80029be:	887b      	ldrh	r3, [r7, #2]
 80029c0:	400b      	ands	r3, r1
 80029c2:	431a      	orrs	r2, r3
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	611a      	str	r2, [r3, #16]
}
 80029c8:	bf00      	nop
 80029ca:	3714      	adds	r7, #20
 80029cc:	46bd      	mov	sp, r7
 80029ce:	bc80      	pop	{r7}
 80029d0:	4770      	bx	lr

080029d2 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80029d2:	b580      	push	{r7, lr}
 80029d4:	b084      	sub	sp, #16
 80029d6:	af00      	add	r7, sp, #0
 80029d8:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d101      	bne.n	80029e4 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80029e0:	2301      	movs	r3, #1
 80029e2:	e0e8      	b.n	8002bb6 <HAL_PCD_Init+0x1e4>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 80029ea:	b2db      	uxtb	r3, r3
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d106      	bne.n	80029fe <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	2200      	movs	r2, #0
 80029f4:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80029f8:	6878      	ldr	r0, [r7, #4]
 80029fa:	f007 fc3d 	bl	800a278 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	2203      	movs	r2, #3
 8002a02:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable DMA mode for FS instance */
  hpcd->Init.dma_enable = 0U;
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	2200      	movs	r2, #0
 8002a0a:	715a      	strb	r2, [r3, #5]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	4618      	mov	r0, r3
 8002a12:	f003 fb61 	bl	80060d8 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	6818      	ldr	r0, [r3, #0]
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	3304      	adds	r3, #4
 8002a1e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002a20:	f003 fb37 	bl	8006092 <USB_CoreInit>
 8002a24:	4603      	mov	r3, r0
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d005      	beq.n	8002a36 <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	2202      	movs	r2, #2
 8002a2e:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 8002a32:	2301      	movs	r3, #1
 8002a34:	e0bf      	b.n	8002bb6 <HAL_PCD_Init+0x1e4>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	2100      	movs	r1, #0
 8002a3c:	4618      	mov	r0, r3
 8002a3e:	f003 fb65 	bl	800610c <USB_SetCurrentMode>
 8002a42:	4603      	mov	r3, r0
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d005      	beq.n	8002a54 <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	2202      	movs	r2, #2
 8002a4c:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 8002a50:	2301      	movs	r3, #1
 8002a52:	e0b0      	b.n	8002bb6 <HAL_PCD_Init+0x1e4>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002a54:	2300      	movs	r3, #0
 8002a56:	73fb      	strb	r3, [r7, #15]
 8002a58:	e03e      	b.n	8002ad8 <HAL_PCD_Init+0x106>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002a5a:	7bfa      	ldrb	r2, [r7, #15]
 8002a5c:	6879      	ldr	r1, [r7, #4]
 8002a5e:	4613      	mov	r3, r2
 8002a60:	009b      	lsls	r3, r3, #2
 8002a62:	4413      	add	r3, r2
 8002a64:	00db      	lsls	r3, r3, #3
 8002a66:	440b      	add	r3, r1
 8002a68:	3311      	adds	r3, #17
 8002a6a:	2201      	movs	r2, #1
 8002a6c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002a6e:	7bfa      	ldrb	r2, [r7, #15]
 8002a70:	6879      	ldr	r1, [r7, #4]
 8002a72:	4613      	mov	r3, r2
 8002a74:	009b      	lsls	r3, r3, #2
 8002a76:	4413      	add	r3, r2
 8002a78:	00db      	lsls	r3, r3, #3
 8002a7a:	440b      	add	r3, r1
 8002a7c:	3310      	adds	r3, #16
 8002a7e:	7bfa      	ldrb	r2, [r7, #15]
 8002a80:	701a      	strb	r2, [r3, #0]
#if defined (USB_OTG_FS)
    hpcd->IN_ep[i].tx_fifo_num = i;
#endif /* defined (USB_OTG_FS) */
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002a82:	7bfa      	ldrb	r2, [r7, #15]
 8002a84:	6879      	ldr	r1, [r7, #4]
 8002a86:	4613      	mov	r3, r2
 8002a88:	009b      	lsls	r3, r3, #2
 8002a8a:	4413      	add	r3, r2
 8002a8c:	00db      	lsls	r3, r3, #3
 8002a8e:	440b      	add	r3, r1
 8002a90:	3313      	adds	r3, #19
 8002a92:	2200      	movs	r2, #0
 8002a94:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002a96:	7bfa      	ldrb	r2, [r7, #15]
 8002a98:	6879      	ldr	r1, [r7, #4]
 8002a9a:	4613      	mov	r3, r2
 8002a9c:	009b      	lsls	r3, r3, #2
 8002a9e:	4413      	add	r3, r2
 8002aa0:	00db      	lsls	r3, r3, #3
 8002aa2:	440b      	add	r3, r1
 8002aa4:	3320      	adds	r3, #32
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002aaa:	7bfa      	ldrb	r2, [r7, #15]
 8002aac:	6879      	ldr	r1, [r7, #4]
 8002aae:	4613      	mov	r3, r2
 8002ab0:	009b      	lsls	r3, r3, #2
 8002ab2:	4413      	add	r3, r2
 8002ab4:	00db      	lsls	r3, r3, #3
 8002ab6:	440b      	add	r3, r1
 8002ab8:	3324      	adds	r3, #36	@ 0x24
 8002aba:	2200      	movs	r2, #0
 8002abc:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002abe:	7bfb      	ldrb	r3, [r7, #15]
 8002ac0:	6879      	ldr	r1, [r7, #4]
 8002ac2:	1c5a      	adds	r2, r3, #1
 8002ac4:	4613      	mov	r3, r2
 8002ac6:	009b      	lsls	r3, r3, #2
 8002ac8:	4413      	add	r3, r2
 8002aca:	00db      	lsls	r3, r3, #3
 8002acc:	440b      	add	r3, r1
 8002ace:	2200      	movs	r2, #0
 8002ad0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002ad2:	7bfb      	ldrb	r3, [r7, #15]
 8002ad4:	3301      	adds	r3, #1
 8002ad6:	73fb      	strb	r3, [r7, #15]
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	791b      	ldrb	r3, [r3, #4]
 8002adc:	7bfa      	ldrb	r2, [r7, #15]
 8002ade:	429a      	cmp	r2, r3
 8002ae0:	d3bb      	bcc.n	8002a5a <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002ae2:	2300      	movs	r3, #0
 8002ae4:	73fb      	strb	r3, [r7, #15]
 8002ae6:	e044      	b.n	8002b72 <HAL_PCD_Init+0x1a0>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002ae8:	7bfa      	ldrb	r2, [r7, #15]
 8002aea:	6879      	ldr	r1, [r7, #4]
 8002aec:	4613      	mov	r3, r2
 8002aee:	009b      	lsls	r3, r3, #2
 8002af0:	4413      	add	r3, r2
 8002af2:	00db      	lsls	r3, r3, #3
 8002af4:	440b      	add	r3, r1
 8002af6:	f203 1351 	addw	r3, r3, #337	@ 0x151
 8002afa:	2200      	movs	r2, #0
 8002afc:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002afe:	7bfa      	ldrb	r2, [r7, #15]
 8002b00:	6879      	ldr	r1, [r7, #4]
 8002b02:	4613      	mov	r3, r2
 8002b04:	009b      	lsls	r3, r3, #2
 8002b06:	4413      	add	r3, r2
 8002b08:	00db      	lsls	r3, r3, #3
 8002b0a:	440b      	add	r3, r1
 8002b0c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002b10:	7bfa      	ldrb	r2, [r7, #15]
 8002b12:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002b14:	7bfa      	ldrb	r2, [r7, #15]
 8002b16:	6879      	ldr	r1, [r7, #4]
 8002b18:	4613      	mov	r3, r2
 8002b1a:	009b      	lsls	r3, r3, #2
 8002b1c:	4413      	add	r3, r2
 8002b1e:	00db      	lsls	r3, r3, #3
 8002b20:	440b      	add	r3, r1
 8002b22:	f203 1353 	addw	r3, r3, #339	@ 0x153
 8002b26:	2200      	movs	r2, #0
 8002b28:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002b2a:	7bfa      	ldrb	r2, [r7, #15]
 8002b2c:	6879      	ldr	r1, [r7, #4]
 8002b2e:	4613      	mov	r3, r2
 8002b30:	009b      	lsls	r3, r3, #2
 8002b32:	4413      	add	r3, r2
 8002b34:	00db      	lsls	r3, r3, #3
 8002b36:	440b      	add	r3, r1
 8002b38:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8002b3c:	2200      	movs	r2, #0
 8002b3e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002b40:	7bfa      	ldrb	r2, [r7, #15]
 8002b42:	6879      	ldr	r1, [r7, #4]
 8002b44:	4613      	mov	r3, r2
 8002b46:	009b      	lsls	r3, r3, #2
 8002b48:	4413      	add	r3, r2
 8002b4a:	00db      	lsls	r3, r3, #3
 8002b4c:	440b      	add	r3, r1
 8002b4e:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8002b52:	2200      	movs	r2, #0
 8002b54:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002b56:	7bfa      	ldrb	r2, [r7, #15]
 8002b58:	6879      	ldr	r1, [r7, #4]
 8002b5a:	4613      	mov	r3, r2
 8002b5c:	009b      	lsls	r3, r3, #2
 8002b5e:	4413      	add	r3, r2
 8002b60:	00db      	lsls	r3, r3, #3
 8002b62:	440b      	add	r3, r1
 8002b64:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8002b68:	2200      	movs	r2, #0
 8002b6a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002b6c:	7bfb      	ldrb	r3, [r7, #15]
 8002b6e:	3301      	adds	r3, #1
 8002b70:	73fb      	strb	r3, [r7, #15]
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	791b      	ldrb	r3, [r3, #4]
 8002b76:	7bfa      	ldrb	r2, [r7, #15]
 8002b78:	429a      	cmp	r2, r3
 8002b7a:	d3b5      	bcc.n	8002ae8 <HAL_PCD_Init+0x116>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	6818      	ldr	r0, [r3, #0]
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	3304      	adds	r3, #4
 8002b84:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002b86:	f003 facd 	bl	8006124 <USB_DevInit>
 8002b8a:	4603      	mov	r3, r0
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d005      	beq.n	8002b9c <HAL_PCD_Init+0x1ca>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	2202      	movs	r2, #2
 8002b94:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
    return HAL_ERROR;
 8002b98:	2301      	movs	r3, #1
 8002b9a:	e00c      	b.n	8002bb6 <HAL_PCD_Init+0x1e4>
  }

  hpcd->USB_Address = 0U;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	2200      	movs	r2, #0
 8002ba0:	735a      	strb	r2, [r3, #13]
  hpcd->State = HAL_PCD_STATE_READY;
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	2201      	movs	r2, #1
 8002ba6:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
  (void)USB_DevDisconnect(hpcd->Instance);
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	4618      	mov	r0, r3
 8002bb0:	f005 fd4d 	bl	800864e <USB_DevDisconnect>

  return HAL_OK;
 8002bb4:	2300      	movs	r3, #0
}
 8002bb6:	4618      	mov	r0, r3
 8002bb8:	3710      	adds	r7, #16
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	bd80      	pop	{r7, pc}

08002bbe <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8002bbe:	b580      	push	{r7, lr}
 8002bc0:	b082      	sub	sp, #8
 8002bc2:	af00      	add	r7, sp, #0
 8002bc4:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8002bcc:	2b01      	cmp	r3, #1
 8002bce:	d101      	bne.n	8002bd4 <HAL_PCD_Start+0x16>
 8002bd0:	2302      	movs	r3, #2
 8002bd2:	e016      	b.n	8002c02 <HAL_PCD_Start+0x44>
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	2201      	movs	r2, #1
 8002bd8:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	4618      	mov	r0, r3
 8002be2:	f003 fa63 	bl	80060ac <USB_EnableGlobalInt>

#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 8002be6:	2101      	movs	r1, #1
 8002be8:	6878      	ldr	r0, [r7, #4]
 8002bea:	f007 fdb8 	bl	800a75e <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */

  (void)USB_DevConnect(hpcd->Instance);
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	f005 fd21 	bl	800863a <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	2200      	movs	r2, #0
 8002bfc:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8002c00:	2300      	movs	r3, #0
}
 8002c02:	4618      	mov	r0, r3
 8002c04:	3708      	adds	r7, #8
 8002c06:	46bd      	mov	sp, r7
 8002c08:	bd80      	pop	{r7, pc}

08002c0a <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8002c0a:	b580      	push	{r7, lr}
 8002c0c:	b088      	sub	sp, #32
 8002c0e:	af00      	add	r7, sp, #0
 8002c10:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	4618      	mov	r0, r3
 8002c18:	f005 fd23 	bl	8008662 <USB_ReadInterrupts>
 8002c1c:	61b8      	str	r0, [r7, #24]
  uint16_t store_ep[8];
  uint8_t i;

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8002c1e:	69bb      	ldr	r3, [r7, #24]
 8002c20:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d003      	beq.n	8002c30 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8002c28:	6878      	ldr	r0, [r7, #4]
 8002c2a:	f000 fb1a 	bl	8003262 <PCD_EP_ISR_Handler>

    return;
 8002c2e:	e119      	b.n	8002e64 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8002c30:	69bb      	ldr	r3, [r7, #24]
 8002c32:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d013      	beq.n	8002c62 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002c42:	b29a      	uxth	r2, r3
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002c4c:	b292      	uxth	r2, r2
 8002c4e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8002c52:	6878      	ldr	r0, [r7, #4]
 8002c54:	f007 fb8b 	bl	800a36e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8002c58:	2100      	movs	r1, #0
 8002c5a:	6878      	ldr	r0, [r7, #4]
 8002c5c:	f000 f905 	bl	8002e6a <HAL_PCD_SetAddress>

    return;
 8002c60:	e100      	b.n	8002e64 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8002c62:	69bb      	ldr	r3, [r7, #24]
 8002c64:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d00c      	beq.n	8002c86 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002c74:	b29a      	uxth	r2, r3
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8002c7e:	b292      	uxth	r2, r2
 8002c80:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8002c84:	e0ee      	b.n	8002e64 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8002c86:	69bb      	ldr	r3, [r7, #24]
 8002c88:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d00c      	beq.n	8002caa <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002c98:	b29a      	uxth	r2, r3
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002ca2:	b292      	uxth	r2, r2
 8002ca4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8002ca8:	e0dc      	b.n	8002e64 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8002caa:	69bb      	ldr	r3, [r7, #24]
 8002cac:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d027      	beq.n	8002d04 <HAL_PCD_IRQHandler+0xfa>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002cbc:	b29a      	uxth	r2, r3
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f022 0204 	bic.w	r2, r2, #4
 8002cc6:	b292      	uxth	r2, r2
 8002cc8:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002cd4:	b29a      	uxth	r2, r3
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f022 0208 	bic.w	r2, r2, #8
 8002cde:	b292      	uxth	r2, r2
 8002ce0:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8002ce4:	6878      	ldr	r0, [r7, #4]
 8002ce6:	f007 fb7b 	bl	800a3e0 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002cf2:	b29a      	uxth	r2, r3
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002cfc:	b292      	uxth	r2, r2
 8002cfe:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8002d02:	e0af      	b.n	8002e64 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8002d04:	69bb      	ldr	r3, [r7, #24]
 8002d06:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	f000 8083 	beq.w	8002e16 <HAL_PCD_IRQHandler+0x20c>
  {
    /* WA: To Clear Wakeup flag if raised with suspend signal */

    /* Store Endpoint registers */
    for (i = 0U; i < 8U; i++)
 8002d10:	2300      	movs	r3, #0
 8002d12:	77fb      	strb	r3, [r7, #31]
 8002d14:	e010      	b.n	8002d38 <HAL_PCD_IRQHandler+0x12e>
    {
      store_ep[i] = PCD_GET_ENDPOINT(hpcd->Instance, i);
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	461a      	mov	r2, r3
 8002d1c:	7ffb      	ldrb	r3, [r7, #31]
 8002d1e:	009b      	lsls	r3, r3, #2
 8002d20:	441a      	add	r2, r3
 8002d22:	7ffb      	ldrb	r3, [r7, #31]
 8002d24:	8812      	ldrh	r2, [r2, #0]
 8002d26:	b292      	uxth	r2, r2
 8002d28:	005b      	lsls	r3, r3, #1
 8002d2a:	3320      	adds	r3, #32
 8002d2c:	443b      	add	r3, r7
 8002d2e:	f823 2c18 	strh.w	r2, [r3, #-24]
    for (i = 0U; i < 8U; i++)
 8002d32:	7ffb      	ldrb	r3, [r7, #31]
 8002d34:	3301      	adds	r3, #1
 8002d36:	77fb      	strb	r3, [r7, #31]
 8002d38:	7ffb      	ldrb	r3, [r7, #31]
 8002d3a:	2b07      	cmp	r3, #7
 8002d3c:	d9eb      	bls.n	8002d16 <HAL_PCD_IRQHandler+0x10c>
    }

    /* FORCE RESET */
    hpcd->Instance->CNTR |= (uint16_t)(USB_CNTR_FRES);
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002d46:	b29a      	uxth	r2, r3
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	f042 0201 	orr.w	r2, r2, #1
 8002d50:	b292      	uxth	r2, r2
 8002d52:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* CLEAR RESET */
    hpcd->Instance->CNTR &= (uint16_t)(~USB_CNTR_FRES);
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002d5e:	b29a      	uxth	r2, r3
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f022 0201 	bic.w	r2, r2, #1
 8002d68:	b292      	uxth	r2, r2
 8002d6a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* wait for reset flag in ISTR */
    while ((hpcd->Instance->ISTR & USB_ISTR_RESET) == 0U)
 8002d6e:	bf00      	nop
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002d78:	b29b      	uxth	r3, r3
 8002d7a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d0f6      	beq.n	8002d70 <HAL_PCD_IRQHandler+0x166>
    {
    }

    /* Clear Reset Flag */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002d8a:	b29a      	uxth	r2, r3
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002d94:	b292      	uxth	r2, r2
 8002d96:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    /* Restore Registre */
    for (i = 0U; i < 8U; i++)
 8002d9a:	2300      	movs	r3, #0
 8002d9c:	77fb      	strb	r3, [r7, #31]
 8002d9e:	e00f      	b.n	8002dc0 <HAL_PCD_IRQHandler+0x1b6>
    {
      PCD_SET_ENDPOINT(hpcd->Instance, i, store_ep[i]);
 8002da0:	7ffb      	ldrb	r3, [r7, #31]
 8002da2:	687a      	ldr	r2, [r7, #4]
 8002da4:	6812      	ldr	r2, [r2, #0]
 8002da6:	4611      	mov	r1, r2
 8002da8:	7ffa      	ldrb	r2, [r7, #31]
 8002daa:	0092      	lsls	r2, r2, #2
 8002dac:	440a      	add	r2, r1
 8002dae:	005b      	lsls	r3, r3, #1
 8002db0:	3320      	adds	r3, #32
 8002db2:	443b      	add	r3, r7
 8002db4:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8002db8:	8013      	strh	r3, [r2, #0]
    for (i = 0U; i < 8U; i++)
 8002dba:	7ffb      	ldrb	r3, [r7, #31]
 8002dbc:	3301      	adds	r3, #1
 8002dbe:	77fb      	strb	r3, [r7, #31]
 8002dc0:	7ffb      	ldrb	r3, [r7, #31]
 8002dc2:	2b07      	cmp	r3, #7
 8002dc4:	d9ec      	bls.n	8002da0 <HAL_PCD_IRQHandler+0x196>
    }

    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002dce:	b29a      	uxth	r2, r3
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	f042 0208 	orr.w	r2, r2, #8
 8002dd8:	b292      	uxth	r2, r2
 8002dda:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002de6:	b29a      	uxth	r2, r3
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002df0:	b292      	uxth	r2, r2
 8002df2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LP_MODE;
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8002dfe:	b29a      	uxth	r2, r3
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f042 0204 	orr.w	r2, r2, #4
 8002e08:	b292      	uxth	r2, r2
 8002e0a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8002e0e:	6878      	ldr	r0, [r7, #4]
 8002e10:	f007 facc 	bl	800a3ac <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8002e14:	e026      	b.n	8002e64 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8002e16:	69bb      	ldr	r3, [r7, #24]
 8002e18:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d00f      	beq.n	8002e40 <HAL_PCD_IRQHandler+0x236>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002e28:	b29a      	uxth	r2, r3
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002e32:	b292      	uxth	r2, r2
 8002e34:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8002e38:	6878      	ldr	r0, [r7, #4]
 8002e3a:	f007 fa8a 	bl	800a352 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8002e3e:	e011      	b.n	8002e64 <HAL_PCD_IRQHandler+0x25a>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8002e40:	69bb      	ldr	r3, [r7, #24]
 8002e42:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d00c      	beq.n	8002e64 <HAL_PCD_IRQHandler+0x25a>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002e52:	b29a      	uxth	r2, r3
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002e5c:	b292      	uxth	r2, r2
 8002e5e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8002e62:	bf00      	nop
  }
}
 8002e64:	3720      	adds	r7, #32
 8002e66:	46bd      	mov	sp, r7
 8002e68:	bd80      	pop	{r7, pc}

08002e6a <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8002e6a:	b580      	push	{r7, lr}
 8002e6c:	b082      	sub	sp, #8
 8002e6e:	af00      	add	r7, sp, #0
 8002e70:	6078      	str	r0, [r7, #4]
 8002e72:	460b      	mov	r3, r1
 8002e74:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8002e7c:	2b01      	cmp	r3, #1
 8002e7e:	d101      	bne.n	8002e84 <HAL_PCD_SetAddress+0x1a>
 8002e80:	2302      	movs	r3, #2
 8002e82:	e012      	b.n	8002eaa <HAL_PCD_SetAddress+0x40>
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	2201      	movs	r2, #1
 8002e88:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	78fa      	ldrb	r2, [r7, #3]
 8002e90:	735a      	strb	r2, [r3, #13]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	78fa      	ldrb	r2, [r7, #3]
 8002e98:	4611      	mov	r1, r2
 8002e9a:	4618      	mov	r0, r3
 8002e9c:	f005 fbba 	bl	8008614 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	2200      	movs	r2, #0
 8002ea4:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8002ea8:	2300      	movs	r3, #0
}
 8002eaa:	4618      	mov	r0, r3
 8002eac:	3708      	adds	r7, #8
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	bd80      	pop	{r7, pc}

08002eb2 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8002eb2:	b580      	push	{r7, lr}
 8002eb4:	b084      	sub	sp, #16
 8002eb6:	af00      	add	r7, sp, #0
 8002eb8:	6078      	str	r0, [r7, #4]
 8002eba:	4608      	mov	r0, r1
 8002ebc:	4611      	mov	r1, r2
 8002ebe:	461a      	mov	r2, r3
 8002ec0:	4603      	mov	r3, r0
 8002ec2:	70fb      	strb	r3, [r7, #3]
 8002ec4:	460b      	mov	r3, r1
 8002ec6:	803b      	strh	r3, [r7, #0]
 8002ec8:	4613      	mov	r3, r2
 8002eca:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8002ecc:	2300      	movs	r3, #0
 8002ece:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002ed0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	da0e      	bge.n	8002ef6 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002ed8:	78fb      	ldrb	r3, [r7, #3]
 8002eda:	f003 0207 	and.w	r2, r3, #7
 8002ede:	4613      	mov	r3, r2
 8002ee0:	009b      	lsls	r3, r3, #2
 8002ee2:	4413      	add	r3, r2
 8002ee4:	00db      	lsls	r3, r3, #3
 8002ee6:	3310      	adds	r3, #16
 8002ee8:	687a      	ldr	r2, [r7, #4]
 8002eea:	4413      	add	r3, r2
 8002eec:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	2201      	movs	r2, #1
 8002ef2:	705a      	strb	r2, [r3, #1]
 8002ef4:	e00e      	b.n	8002f14 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002ef6:	78fb      	ldrb	r3, [r7, #3]
 8002ef8:	f003 0207 	and.w	r2, r3, #7
 8002efc:	4613      	mov	r3, r2
 8002efe:	009b      	lsls	r3, r3, #2
 8002f00:	4413      	add	r3, r2
 8002f02:	00db      	lsls	r3, r3, #3
 8002f04:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002f08:	687a      	ldr	r2, [r7, #4]
 8002f0a:	4413      	add	r3, r2
 8002f0c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	2200      	movs	r2, #0
 8002f12:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8002f14:	78fb      	ldrb	r3, [r7, #3]
 8002f16:	f003 0307 	and.w	r3, r3, #7
 8002f1a:	b2da      	uxtb	r2, r3
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8002f20:	883a      	ldrh	r2, [r7, #0]
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	78ba      	ldrb	r2, [r7, #2]
 8002f2a:	70da      	strb	r2, [r3, #3]
    ep->tx_fifo_num = ep->num;
  }
#endif /* defined (USB_OTG_FS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8002f2c:	78bb      	ldrb	r3, [r7, #2]
 8002f2e:	2b02      	cmp	r3, #2
 8002f30:	d102      	bne.n	8002f38 <HAL_PCD_EP_Open+0x86>
  {
    ep->data_pid_start = 0U;
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	2200      	movs	r2, #0
 8002f36:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8002f3e:	2b01      	cmp	r3, #1
 8002f40:	d101      	bne.n	8002f46 <HAL_PCD_EP_Open+0x94>
 8002f42:	2302      	movs	r3, #2
 8002f44:	e00e      	b.n	8002f64 <HAL_PCD_EP_Open+0xb2>
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	2201      	movs	r2, #1
 8002f4a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	68f9      	ldr	r1, [r7, #12]
 8002f54:	4618      	mov	r0, r3
 8002f56:	f003 f903 	bl	8006160 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 8002f62:	7afb      	ldrb	r3, [r7, #11]
}
 8002f64:	4618      	mov	r0, r3
 8002f66:	3710      	adds	r7, #16
 8002f68:	46bd      	mov	sp, r7
 8002f6a:	bd80      	pop	{r7, pc}

08002f6c <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002f6c:	b580      	push	{r7, lr}
 8002f6e:	b084      	sub	sp, #16
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	6078      	str	r0, [r7, #4]
 8002f74:	460b      	mov	r3, r1
 8002f76:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002f78:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	da0e      	bge.n	8002f9e <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002f80:	78fb      	ldrb	r3, [r7, #3]
 8002f82:	f003 0207 	and.w	r2, r3, #7
 8002f86:	4613      	mov	r3, r2
 8002f88:	009b      	lsls	r3, r3, #2
 8002f8a:	4413      	add	r3, r2
 8002f8c:	00db      	lsls	r3, r3, #3
 8002f8e:	3310      	adds	r3, #16
 8002f90:	687a      	ldr	r2, [r7, #4]
 8002f92:	4413      	add	r3, r2
 8002f94:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	2201      	movs	r2, #1
 8002f9a:	705a      	strb	r2, [r3, #1]
 8002f9c:	e00e      	b.n	8002fbc <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002f9e:	78fb      	ldrb	r3, [r7, #3]
 8002fa0:	f003 0207 	and.w	r2, r3, #7
 8002fa4:	4613      	mov	r3, r2
 8002fa6:	009b      	lsls	r3, r3, #2
 8002fa8:	4413      	add	r3, r2
 8002faa:	00db      	lsls	r3, r3, #3
 8002fac:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002fb0:	687a      	ldr	r2, [r7, #4]
 8002fb2:	4413      	add	r3, r2
 8002fb4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	2200      	movs	r2, #0
 8002fba:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8002fbc:	78fb      	ldrb	r3, [r7, #3]
 8002fbe:	f003 0307 	and.w	r3, r3, #7
 8002fc2:	b2da      	uxtb	r2, r3
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8002fce:	2b01      	cmp	r3, #1
 8002fd0:	d101      	bne.n	8002fd6 <HAL_PCD_EP_Close+0x6a>
 8002fd2:	2302      	movs	r3, #2
 8002fd4:	e00e      	b.n	8002ff4 <HAL_PCD_EP_Close+0x88>
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	2201      	movs	r2, #1
 8002fda:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	68f9      	ldr	r1, [r7, #12]
 8002fe4:	4618      	mov	r0, r3
 8002fe6:	f003 fc7b 	bl	80068e0 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	2200      	movs	r2, #0
 8002fee:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 8002ff2:	2300      	movs	r3, #0
}
 8002ff4:	4618      	mov	r0, r3
 8002ff6:	3710      	adds	r7, #16
 8002ff8:	46bd      	mov	sp, r7
 8002ffa:	bd80      	pop	{r7, pc}

08002ffc <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002ffc:	b580      	push	{r7, lr}
 8002ffe:	b086      	sub	sp, #24
 8003000:	af00      	add	r7, sp, #0
 8003002:	60f8      	str	r0, [r7, #12]
 8003004:	607a      	str	r2, [r7, #4]
 8003006:	603b      	str	r3, [r7, #0]
 8003008:	460b      	mov	r3, r1
 800300a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800300c:	7afb      	ldrb	r3, [r7, #11]
 800300e:	f003 0207 	and.w	r2, r3, #7
 8003012:	4613      	mov	r3, r2
 8003014:	009b      	lsls	r3, r3, #2
 8003016:	4413      	add	r3, r2
 8003018:	00db      	lsls	r3, r3, #3
 800301a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800301e:	68fa      	ldr	r2, [r7, #12]
 8003020:	4413      	add	r3, r2
 8003022:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8003024:	697b      	ldr	r3, [r7, #20]
 8003026:	687a      	ldr	r2, [r7, #4]
 8003028:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800302a:	697b      	ldr	r3, [r7, #20]
 800302c:	683a      	ldr	r2, [r7, #0]
 800302e:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8003030:	697b      	ldr	r3, [r7, #20]
 8003032:	2200      	movs	r2, #0
 8003034:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8003036:	697b      	ldr	r3, [r7, #20]
 8003038:	2200      	movs	r2, #0
 800303a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800303c:	7afb      	ldrb	r3, [r7, #11]
 800303e:	f003 0307 	and.w	r3, r3, #7
 8003042:	b2da      	uxtb	r2, r3
 8003044:	697b      	ldr	r3, [r7, #20]
 8003046:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	6979      	ldr	r1, [r7, #20]
 800304e:	4618      	mov	r0, r3
 8003050:	f003 fe32 	bl	8006cb8 <USB_EPStartXfer>

  return HAL_OK;
 8003054:	2300      	movs	r3, #0
}
 8003056:	4618      	mov	r0, r3
 8003058:	3718      	adds	r7, #24
 800305a:	46bd      	mov	sp, r7
 800305c:	bd80      	pop	{r7, pc}

0800305e <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800305e:	b480      	push	{r7}
 8003060:	b083      	sub	sp, #12
 8003062:	af00      	add	r7, sp, #0
 8003064:	6078      	str	r0, [r7, #4]
 8003066:	460b      	mov	r3, r1
 8003068:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800306a:	78fb      	ldrb	r3, [r7, #3]
 800306c:	f003 0207 	and.w	r2, r3, #7
 8003070:	6879      	ldr	r1, [r7, #4]
 8003072:	4613      	mov	r3, r2
 8003074:	009b      	lsls	r3, r3, #2
 8003076:	4413      	add	r3, r2
 8003078:	00db      	lsls	r3, r3, #3
 800307a:	440b      	add	r3, r1
 800307c:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 8003080:	681b      	ldr	r3, [r3, #0]
}
 8003082:	4618      	mov	r0, r3
 8003084:	370c      	adds	r7, #12
 8003086:	46bd      	mov	sp, r7
 8003088:	bc80      	pop	{r7}
 800308a:	4770      	bx	lr

0800308c <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800308c:	b580      	push	{r7, lr}
 800308e:	b086      	sub	sp, #24
 8003090:	af00      	add	r7, sp, #0
 8003092:	60f8      	str	r0, [r7, #12]
 8003094:	607a      	str	r2, [r7, #4]
 8003096:	603b      	str	r3, [r7, #0]
 8003098:	460b      	mov	r3, r1
 800309a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800309c:	7afb      	ldrb	r3, [r7, #11]
 800309e:	f003 0207 	and.w	r2, r3, #7
 80030a2:	4613      	mov	r3, r2
 80030a4:	009b      	lsls	r3, r3, #2
 80030a6:	4413      	add	r3, r2
 80030a8:	00db      	lsls	r3, r3, #3
 80030aa:	3310      	adds	r3, #16
 80030ac:	68fa      	ldr	r2, [r7, #12]
 80030ae:	4413      	add	r3, r2
 80030b0:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80030b2:	697b      	ldr	r3, [r7, #20]
 80030b4:	687a      	ldr	r2, [r7, #4]
 80030b6:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80030b8:	697b      	ldr	r3, [r7, #20]
 80030ba:	683a      	ldr	r2, [r7, #0]
 80030bc:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
 80030be:	697b      	ldr	r3, [r7, #20]
 80030c0:	2201      	movs	r2, #1
 80030c2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 80030c6:	697b      	ldr	r3, [r7, #20]
 80030c8:	683a      	ldr	r2, [r7, #0]
 80030ca:	621a      	str	r2, [r3, #32]
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 80030cc:	697b      	ldr	r3, [r7, #20]
 80030ce:	2200      	movs	r2, #0
 80030d0:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 80030d2:	697b      	ldr	r3, [r7, #20]
 80030d4:	2201      	movs	r2, #1
 80030d6:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80030d8:	7afb      	ldrb	r3, [r7, #11]
 80030da:	f003 0307 	and.w	r3, r3, #7
 80030de:	b2da      	uxtb	r2, r3
 80030e0:	697b      	ldr	r3, [r7, #20]
 80030e2:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	6979      	ldr	r1, [r7, #20]
 80030ea:	4618      	mov	r0, r3
 80030ec:	f003 fde4 	bl	8006cb8 <USB_EPStartXfer>

  return HAL_OK;
 80030f0:	2300      	movs	r3, #0
}
 80030f2:	4618      	mov	r0, r3
 80030f4:	3718      	adds	r7, #24
 80030f6:	46bd      	mov	sp, r7
 80030f8:	bd80      	pop	{r7, pc}

080030fa <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80030fa:	b580      	push	{r7, lr}
 80030fc:	b084      	sub	sp, #16
 80030fe:	af00      	add	r7, sp, #0
 8003100:	6078      	str	r0, [r7, #4]
 8003102:	460b      	mov	r3, r1
 8003104:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8003106:	78fb      	ldrb	r3, [r7, #3]
 8003108:	f003 0307 	and.w	r3, r3, #7
 800310c:	687a      	ldr	r2, [r7, #4]
 800310e:	7912      	ldrb	r2, [r2, #4]
 8003110:	4293      	cmp	r3, r2
 8003112:	d901      	bls.n	8003118 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8003114:	2301      	movs	r3, #1
 8003116:	e04c      	b.n	80031b2 <HAL_PCD_EP_SetStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8003118:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800311c:	2b00      	cmp	r3, #0
 800311e:	da0e      	bge.n	800313e <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003120:	78fb      	ldrb	r3, [r7, #3]
 8003122:	f003 0207 	and.w	r2, r3, #7
 8003126:	4613      	mov	r3, r2
 8003128:	009b      	lsls	r3, r3, #2
 800312a:	4413      	add	r3, r2
 800312c:	00db      	lsls	r3, r3, #3
 800312e:	3310      	adds	r3, #16
 8003130:	687a      	ldr	r2, [r7, #4]
 8003132:	4413      	add	r3, r2
 8003134:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	2201      	movs	r2, #1
 800313a:	705a      	strb	r2, [r3, #1]
 800313c:	e00c      	b.n	8003158 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800313e:	78fa      	ldrb	r2, [r7, #3]
 8003140:	4613      	mov	r3, r2
 8003142:	009b      	lsls	r3, r3, #2
 8003144:	4413      	add	r3, r2
 8003146:	00db      	lsls	r3, r3, #3
 8003148:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800314c:	687a      	ldr	r2, [r7, #4]
 800314e:	4413      	add	r3, r2
 8003150:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	2200      	movs	r2, #0
 8003156:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	2201      	movs	r2, #1
 800315c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800315e:	78fb      	ldrb	r3, [r7, #3]
 8003160:	f003 0307 	and.w	r3, r3, #7
 8003164:	b2da      	uxtb	r2, r3
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8003170:	2b01      	cmp	r3, #1
 8003172:	d101      	bne.n	8003178 <HAL_PCD_EP_SetStall+0x7e>
 8003174:	2302      	movs	r3, #2
 8003176:	e01c      	b.n	80031b2 <HAL_PCD_EP_SetStall+0xb8>
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	2201      	movs	r2, #1
 800317c:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	68f9      	ldr	r1, [r7, #12]
 8003186:	4618      	mov	r0, r3
 8003188:	f005 f947 	bl	800841a <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800318c:	78fb      	ldrb	r3, [r7, #3]
 800318e:	f003 0307 	and.w	r3, r3, #7
 8003192:	2b00      	cmp	r3, #0
 8003194:	d108      	bne.n	80031a8 <HAL_PCD_EP_SetStall+0xae>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681a      	ldr	r2, [r3, #0]
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 80031a0:	4619      	mov	r1, r3
 80031a2:	4610      	mov	r0, r2
 80031a4:	f005 fa6c 	bl	8008680 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	2200      	movs	r2, #0
 80031ac:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80031b0:	2300      	movs	r3, #0
}
 80031b2:	4618      	mov	r0, r3
 80031b4:	3710      	adds	r7, #16
 80031b6:	46bd      	mov	sp, r7
 80031b8:	bd80      	pop	{r7, pc}

080031ba <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80031ba:	b580      	push	{r7, lr}
 80031bc:	b084      	sub	sp, #16
 80031be:	af00      	add	r7, sp, #0
 80031c0:	6078      	str	r0, [r7, #4]
 80031c2:	460b      	mov	r3, r1
 80031c4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80031c6:	78fb      	ldrb	r3, [r7, #3]
 80031c8:	f003 030f 	and.w	r3, r3, #15
 80031cc:	687a      	ldr	r2, [r7, #4]
 80031ce:	7912      	ldrb	r2, [r2, #4]
 80031d0:	4293      	cmp	r3, r2
 80031d2:	d901      	bls.n	80031d8 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80031d4:	2301      	movs	r3, #1
 80031d6:	e040      	b.n	800325a <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80031d8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80031dc:	2b00      	cmp	r3, #0
 80031de:	da0e      	bge.n	80031fe <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80031e0:	78fb      	ldrb	r3, [r7, #3]
 80031e2:	f003 0207 	and.w	r2, r3, #7
 80031e6:	4613      	mov	r3, r2
 80031e8:	009b      	lsls	r3, r3, #2
 80031ea:	4413      	add	r3, r2
 80031ec:	00db      	lsls	r3, r3, #3
 80031ee:	3310      	adds	r3, #16
 80031f0:	687a      	ldr	r2, [r7, #4]
 80031f2:	4413      	add	r3, r2
 80031f4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	2201      	movs	r2, #1
 80031fa:	705a      	strb	r2, [r3, #1]
 80031fc:	e00e      	b.n	800321c <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80031fe:	78fb      	ldrb	r3, [r7, #3]
 8003200:	f003 0207 	and.w	r2, r3, #7
 8003204:	4613      	mov	r3, r2
 8003206:	009b      	lsls	r3, r3, #2
 8003208:	4413      	add	r3, r2
 800320a:	00db      	lsls	r3, r3, #3
 800320c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003210:	687a      	ldr	r2, [r7, #4]
 8003212:	4413      	add	r3, r2
 8003214:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	2200      	movs	r2, #0
 800321a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	2200      	movs	r2, #0
 8003220:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8003222:	78fb      	ldrb	r3, [r7, #3]
 8003224:	f003 0307 	and.w	r3, r3, #7
 8003228:	b2da      	uxtb	r2, r3
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8003234:	2b01      	cmp	r3, #1
 8003236:	d101      	bne.n	800323c <HAL_PCD_EP_ClrStall+0x82>
 8003238:	2302      	movs	r3, #2
 800323a:	e00e      	b.n	800325a <HAL_PCD_EP_ClrStall+0xa0>
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	2201      	movs	r2, #1
 8003240:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	68f9      	ldr	r1, [r7, #12]
 800324a:	4618      	mov	r0, r3
 800324c:	f005 f935 	bl	80084ba <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	2200      	movs	r2, #0
 8003254:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8003258:	2300      	movs	r3, #0
}
 800325a:	4618      	mov	r0, r3
 800325c:	3710      	adds	r7, #16
 800325e:	46bd      	mov	sp, r7
 8003260:	bd80      	pop	{r7, pc}

08003262 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8003262:	b580      	push	{r7, lr}
 8003264:	b096      	sub	sp, #88	@ 0x58
 8003266:	af00      	add	r7, sp, #0
 8003268:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800326a:	e3bb      	b.n	80039e4 <PCD_EP_ISR_Handler+0x782>
  {
    wIstr = hpcd->Instance->ISTR;
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8003274:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8003278:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800327c:	b2db      	uxtb	r3, r3
 800327e:	f003 030f 	and.w	r3, r3, #15
 8003282:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d

    if (epindex == 0U)
 8003286:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 800328a:	2b00      	cmp	r3, #0
 800328c:	f040 8175 	bne.w	800357a <PCD_EP_ISR_Handler+0x318>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8003290:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8003294:	f003 0310 	and.w	r3, r3, #16
 8003298:	2b00      	cmp	r3, #0
 800329a:	d14e      	bne.n	800333a <PCD_EP_ISR_Handler+0xd8>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	881b      	ldrh	r3, [r3, #0]
 80032a2:	b29b      	uxth	r3, r3
 80032a4:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 80032a8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80032ac:	81fb      	strh	r3, [r7, #14]
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681a      	ldr	r2, [r3, #0]
 80032b2:	89fb      	ldrh	r3, [r7, #14]
 80032b4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80032b8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80032bc:	b29b      	uxth	r3, r3
 80032be:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	3310      	adds	r3, #16
 80032c4:	657b      	str	r3, [r7, #84]	@ 0x54

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80032ce:	b29b      	uxth	r3, r3
 80032d0:	461a      	mov	r2, r3
 80032d2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80032d4:	781b      	ldrb	r3, [r3, #0]
 80032d6:	00db      	lsls	r3, r3, #3
 80032d8:	4413      	add	r3, r2
 80032da:	3302      	adds	r3, #2
 80032dc:	005b      	lsls	r3, r3, #1
 80032de:	687a      	ldr	r2, [r7, #4]
 80032e0:	6812      	ldr	r2, [r2, #0]
 80032e2:	4413      	add	r3, r2
 80032e4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80032e8:	881b      	ldrh	r3, [r3, #0]
 80032ea:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80032ee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80032f0:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 80032f2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80032f4:	695a      	ldr	r2, [r3, #20]
 80032f6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80032f8:	69db      	ldr	r3, [r3, #28]
 80032fa:	441a      	add	r2, r3
 80032fc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80032fe:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8003300:	2100      	movs	r1, #0
 8003302:	6878      	ldr	r0, [r7, #4]
 8003304:	f007 f80b 	bl	800a31e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	7b5b      	ldrb	r3, [r3, #13]
 800330c:	b2db      	uxtb	r3, r3
 800330e:	2b00      	cmp	r3, #0
 8003310:	f000 8368 	beq.w	80039e4 <PCD_EP_ISR_Handler+0x782>
 8003314:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003316:	699b      	ldr	r3, [r3, #24]
 8003318:	2b00      	cmp	r3, #0
 800331a:	f040 8363 	bne.w	80039e4 <PCD_EP_ISR_Handler+0x782>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	7b5b      	ldrb	r3, [r3, #13]
 8003322:	b2db      	uxtb	r3, r3
 8003324:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003328:	b2da      	uxtb	r2, r3
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	2200      	movs	r2, #0
 8003336:	735a      	strb	r2, [r3, #13]
 8003338:	e354      	b.n	80039e4 <PCD_EP_ISR_Handler+0x782>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8003340:	657b      	str	r3, [r7, #84]	@ 0x54
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	881b      	ldrh	r3, [r3, #0]
 8003348:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 800334c:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8003350:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003354:	2b00      	cmp	r3, #0
 8003356:	d034      	beq.n	80033c2 <PCD_EP_ISR_Handler+0x160>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003360:	b29b      	uxth	r3, r3
 8003362:	461a      	mov	r2, r3
 8003364:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003366:	781b      	ldrb	r3, [r3, #0]
 8003368:	00db      	lsls	r3, r3, #3
 800336a:	4413      	add	r3, r2
 800336c:	3306      	adds	r3, #6
 800336e:	005b      	lsls	r3, r3, #1
 8003370:	687a      	ldr	r2, [r7, #4]
 8003372:	6812      	ldr	r2, [r2, #0]
 8003374:	4413      	add	r3, r2
 8003376:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800337a:	881b      	ldrh	r3, [r3, #0]
 800337c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003380:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003382:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	6818      	ldr	r0, [r3, #0]
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 800338e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003390:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8003392:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003394:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8003396:	b29b      	uxth	r3, r3
 8003398:	f005 f9c2 	bl	8008720 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	881b      	ldrh	r3, [r3, #0]
 80033a2:	b29a      	uxth	r2, r3
 80033a4:	f640 738f 	movw	r3, #3983	@ 0xf8f
 80033a8:	4013      	ands	r3, r2
 80033aa:	823b      	strh	r3, [r7, #16]
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	8a3a      	ldrh	r2, [r7, #16]
 80033b2:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80033b6:	b292      	uxth	r2, r2
 80033b8:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 80033ba:	6878      	ldr	r0, [r7, #4]
 80033bc:	f006 ff82 	bl	800a2c4 <HAL_PCD_SetupStageCallback>
 80033c0:	e310      	b.n	80039e4 <PCD_EP_ISR_Handler+0x782>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80033c2:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	@ 0x4a
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	f280 830c 	bge.w	80039e4 <PCD_EP_ISR_Handler+0x782>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	881b      	ldrh	r3, [r3, #0]
 80033d2:	b29a      	uxth	r2, r3
 80033d4:	f640 738f 	movw	r3, #3983	@ 0xf8f
 80033d8:	4013      	ands	r3, r2
 80033da:	83fb      	strh	r3, [r7, #30]
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	8bfa      	ldrh	r2, [r7, #30]
 80033e2:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80033e6:	b292      	uxth	r2, r2
 80033e8:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80033f2:	b29b      	uxth	r3, r3
 80033f4:	461a      	mov	r2, r3
 80033f6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80033f8:	781b      	ldrb	r3, [r3, #0]
 80033fa:	00db      	lsls	r3, r3, #3
 80033fc:	4413      	add	r3, r2
 80033fe:	3306      	adds	r3, #6
 8003400:	005b      	lsls	r3, r3, #1
 8003402:	687a      	ldr	r2, [r7, #4]
 8003404:	6812      	ldr	r2, [r2, #0]
 8003406:	4413      	add	r3, r2
 8003408:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800340c:	881b      	ldrh	r3, [r3, #0]
 800340e:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003412:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003414:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8003416:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003418:	69db      	ldr	r3, [r3, #28]
 800341a:	2b00      	cmp	r3, #0
 800341c:	d019      	beq.n	8003452 <PCD_EP_ISR_Handler+0x1f0>
 800341e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003420:	695b      	ldr	r3, [r3, #20]
 8003422:	2b00      	cmp	r3, #0
 8003424:	d015      	beq.n	8003452 <PCD_EP_ISR_Handler+0x1f0>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	6818      	ldr	r0, [r3, #0]
 800342a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800342c:	6959      	ldr	r1, [r3, #20]
 800342e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003430:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8003432:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003434:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8003436:	b29b      	uxth	r3, r3
 8003438:	f005 f972 	bl	8008720 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 800343c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800343e:	695a      	ldr	r2, [r3, #20]
 8003440:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003442:	69db      	ldr	r3, [r3, #28]
 8003444:	441a      	add	r2, r3
 8003446:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003448:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 800344a:	2100      	movs	r1, #0
 800344c:	6878      	ldr	r0, [r7, #4]
 800344e:	f006 ff4b 	bl	800a2e8 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	881b      	ldrh	r3, [r3, #0]
 8003458:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 800345c:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8003460:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003464:	2b00      	cmp	r3, #0
 8003466:	f040 82bd 	bne.w	80039e4 <PCD_EP_ISR_Handler+0x782>
 800346a:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800346e:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8003472:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003476:	f000 82b5 	beq.w	80039e4 <PCD_EP_ISR_Handler+0x782>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	61bb      	str	r3, [r7, #24]
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003488:	b29b      	uxth	r3, r3
 800348a:	461a      	mov	r2, r3
 800348c:	69bb      	ldr	r3, [r7, #24]
 800348e:	4413      	add	r3, r2
 8003490:	61bb      	str	r3, [r7, #24]
 8003492:	69bb      	ldr	r3, [r7, #24]
 8003494:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8003498:	617b      	str	r3, [r7, #20]
 800349a:	697b      	ldr	r3, [r7, #20]
 800349c:	881b      	ldrh	r3, [r3, #0]
 800349e:	b29b      	uxth	r3, r3
 80034a0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80034a4:	b29a      	uxth	r2, r3
 80034a6:	697b      	ldr	r3, [r7, #20]
 80034a8:	801a      	strh	r2, [r3, #0]
 80034aa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80034ac:	691b      	ldr	r3, [r3, #16]
 80034ae:	2b3e      	cmp	r3, #62	@ 0x3e
 80034b0:	d91d      	bls.n	80034ee <PCD_EP_ISR_Handler+0x28c>
 80034b2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80034b4:	691b      	ldr	r3, [r3, #16]
 80034b6:	095b      	lsrs	r3, r3, #5
 80034b8:	647b      	str	r3, [r7, #68]	@ 0x44
 80034ba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80034bc:	691b      	ldr	r3, [r3, #16]
 80034be:	f003 031f 	and.w	r3, r3, #31
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d102      	bne.n	80034cc <PCD_EP_ISR_Handler+0x26a>
 80034c6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80034c8:	3b01      	subs	r3, #1
 80034ca:	647b      	str	r3, [r7, #68]	@ 0x44
 80034cc:	697b      	ldr	r3, [r7, #20]
 80034ce:	881b      	ldrh	r3, [r3, #0]
 80034d0:	b29a      	uxth	r2, r3
 80034d2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80034d4:	b29b      	uxth	r3, r3
 80034d6:	029b      	lsls	r3, r3, #10
 80034d8:	b29b      	uxth	r3, r3
 80034da:	4313      	orrs	r3, r2
 80034dc:	b29b      	uxth	r3, r3
 80034de:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80034e2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80034e6:	b29a      	uxth	r2, r3
 80034e8:	697b      	ldr	r3, [r7, #20]
 80034ea:	801a      	strh	r2, [r3, #0]
 80034ec:	e026      	b.n	800353c <PCD_EP_ISR_Handler+0x2da>
 80034ee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80034f0:	691b      	ldr	r3, [r3, #16]
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d10a      	bne.n	800350c <PCD_EP_ISR_Handler+0x2aa>
 80034f6:	697b      	ldr	r3, [r7, #20]
 80034f8:	881b      	ldrh	r3, [r3, #0]
 80034fa:	b29b      	uxth	r3, r3
 80034fc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003500:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003504:	b29a      	uxth	r2, r3
 8003506:	697b      	ldr	r3, [r7, #20]
 8003508:	801a      	strh	r2, [r3, #0]
 800350a:	e017      	b.n	800353c <PCD_EP_ISR_Handler+0x2da>
 800350c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800350e:	691b      	ldr	r3, [r3, #16]
 8003510:	085b      	lsrs	r3, r3, #1
 8003512:	647b      	str	r3, [r7, #68]	@ 0x44
 8003514:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003516:	691b      	ldr	r3, [r3, #16]
 8003518:	f003 0301 	and.w	r3, r3, #1
 800351c:	2b00      	cmp	r3, #0
 800351e:	d002      	beq.n	8003526 <PCD_EP_ISR_Handler+0x2c4>
 8003520:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003522:	3301      	adds	r3, #1
 8003524:	647b      	str	r3, [r7, #68]	@ 0x44
 8003526:	697b      	ldr	r3, [r7, #20]
 8003528:	881b      	ldrh	r3, [r3, #0]
 800352a:	b29a      	uxth	r2, r3
 800352c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800352e:	b29b      	uxth	r3, r3
 8003530:	029b      	lsls	r3, r3, #10
 8003532:	b29b      	uxth	r3, r3
 8003534:	4313      	orrs	r3, r2
 8003536:	b29a      	uxth	r2, r3
 8003538:	697b      	ldr	r3, [r7, #20]
 800353a:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	881b      	ldrh	r3, [r3, #0]
 8003542:	b29b      	uxth	r3, r3
 8003544:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003548:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800354c:	827b      	strh	r3, [r7, #18]
 800354e:	8a7b      	ldrh	r3, [r7, #18]
 8003550:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8003554:	827b      	strh	r3, [r7, #18]
 8003556:	8a7b      	ldrh	r3, [r7, #18]
 8003558:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800355c:	827b      	strh	r3, [r7, #18]
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681a      	ldr	r2, [r3, #0]
 8003562:	8a7b      	ldrh	r3, [r7, #18]
 8003564:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003568:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800356c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003570:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003574:	b29b      	uxth	r3, r3
 8003576:	8013      	strh	r3, [r2, #0]
 8003578:	e234      	b.n	80039e4 <PCD_EP_ISR_Handler+0x782>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	461a      	mov	r2, r3
 8003580:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 8003584:	009b      	lsls	r3, r3, #2
 8003586:	4413      	add	r3, r2
 8003588:	881b      	ldrh	r3, [r3, #0]
 800358a:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800358e:	f9b7 304a 	ldrsh.w	r3, [r7, #74]	@ 0x4a
 8003592:	2b00      	cmp	r3, #0
 8003594:	f280 80fc 	bge.w	8003790 <PCD_EP_ISR_Handler+0x52e>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	461a      	mov	r2, r3
 800359e:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 80035a2:	009b      	lsls	r3, r3, #2
 80035a4:	4413      	add	r3, r2
 80035a6:	881b      	ldrh	r3, [r3, #0]
 80035a8:	b29a      	uxth	r2, r3
 80035aa:	f640 738f 	movw	r3, #3983	@ 0xf8f
 80035ae:	4013      	ands	r3, r2
 80035b0:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	461a      	mov	r2, r3
 80035ba:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 80035be:	009b      	lsls	r3, r3, #2
 80035c0:	4413      	add	r3, r2
 80035c2:	f8b7 2048 	ldrh.w	r2, [r7, #72]	@ 0x48
 80035c6:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80035ca:	b292      	uxth	r2, r2
 80035cc:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 80035ce:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 80035d2:	4613      	mov	r3, r2
 80035d4:	009b      	lsls	r3, r3, #2
 80035d6:	4413      	add	r3, r2
 80035d8:	00db      	lsls	r3, r3, #3
 80035da:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80035de:	687a      	ldr	r2, [r7, #4]
 80035e0:	4413      	add	r3, r2
 80035e2:	657b      	str	r3, [r7, #84]	@ 0x54

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 80035e4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80035e6:	7b1b      	ldrb	r3, [r3, #12]
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d125      	bne.n	8003638 <PCD_EP_ISR_Handler+0x3d6>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80035f4:	b29b      	uxth	r3, r3
 80035f6:	461a      	mov	r2, r3
 80035f8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80035fa:	781b      	ldrb	r3, [r3, #0]
 80035fc:	00db      	lsls	r3, r3, #3
 80035fe:	4413      	add	r3, r2
 8003600:	3306      	adds	r3, #6
 8003602:	005b      	lsls	r3, r3, #1
 8003604:	687a      	ldr	r2, [r7, #4]
 8003606:	6812      	ldr	r2, [r2, #0]
 8003608:	4413      	add	r3, r2
 800360a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800360e:	881b      	ldrh	r3, [r3, #0]
 8003610:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003614:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

          if (count != 0U)
 8003618:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800361c:	2b00      	cmp	r3, #0
 800361e:	f000 8092 	beq.w	8003746 <PCD_EP_ISR_Handler+0x4e4>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	6818      	ldr	r0, [r3, #0]
 8003626:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003628:	6959      	ldr	r1, [r3, #20]
 800362a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800362c:	88da      	ldrh	r2, [r3, #6]
 800362e:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8003632:	f005 f875 	bl	8008720 <USB_ReadPMA>
 8003636:	e086      	b.n	8003746 <PCD_EP_ISR_Handler+0x4e4>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8003638:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800363a:	78db      	ldrb	r3, [r3, #3]
 800363c:	2b02      	cmp	r3, #2
 800363e:	d10a      	bne.n	8003656 <PCD_EP_ISR_Handler+0x3f4>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8003640:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8003644:	461a      	mov	r2, r3
 8003646:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003648:	6878      	ldr	r0, [r7, #4]
 800364a:	f000 f9d9 	bl	8003a00 <HAL_PCD_EP_DB_Receive>
 800364e:	4603      	mov	r3, r0
 8003650:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50
 8003654:	e077      	b.n	8003746 <PCD_EP_ISR_Handler+0x4e4>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	461a      	mov	r2, r3
 800365c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800365e:	781b      	ldrb	r3, [r3, #0]
 8003660:	009b      	lsls	r3, r3, #2
 8003662:	4413      	add	r3, r2
 8003664:	881b      	ldrh	r3, [r3, #0]
 8003666:	b29b      	uxth	r3, r3
 8003668:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800366c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003670:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	461a      	mov	r2, r3
 800367a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800367c:	781b      	ldrb	r3, [r3, #0]
 800367e:	009b      	lsls	r3, r3, #2
 8003680:	441a      	add	r2, r3
 8003682:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 8003686:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800368a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800368e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003692:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8003696:	b29b      	uxth	r3, r3
 8003698:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	461a      	mov	r2, r3
 80036a0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80036a2:	781b      	ldrb	r3, [r3, #0]
 80036a4:	009b      	lsls	r3, r3, #2
 80036a6:	4413      	add	r3, r2
 80036a8:	881b      	ldrh	r3, [r3, #0]
 80036aa:	b29b      	uxth	r3, r3
 80036ac:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d024      	beq.n	80036fe <PCD_EP_ISR_Handler+0x49c>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80036bc:	b29b      	uxth	r3, r3
 80036be:	461a      	mov	r2, r3
 80036c0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80036c2:	781b      	ldrb	r3, [r3, #0]
 80036c4:	00db      	lsls	r3, r3, #3
 80036c6:	4413      	add	r3, r2
 80036c8:	3302      	adds	r3, #2
 80036ca:	005b      	lsls	r3, r3, #1
 80036cc:	687a      	ldr	r2, [r7, #4]
 80036ce:	6812      	ldr	r2, [r2, #0]
 80036d0:	4413      	add	r3, r2
 80036d2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80036d6:	881b      	ldrh	r3, [r3, #0]
 80036d8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80036dc:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

              if (count != 0U)
 80036e0:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d02e      	beq.n	8003746 <PCD_EP_ISR_Handler+0x4e4>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	6818      	ldr	r0, [r3, #0]
 80036ec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80036ee:	6959      	ldr	r1, [r3, #20]
 80036f0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80036f2:	891a      	ldrh	r2, [r3, #8]
 80036f4:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80036f8:	f005 f812 	bl	8008720 <USB_ReadPMA>
 80036fc:	e023      	b.n	8003746 <PCD_EP_ISR_Handler+0x4e4>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003706:	b29b      	uxth	r3, r3
 8003708:	461a      	mov	r2, r3
 800370a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800370c:	781b      	ldrb	r3, [r3, #0]
 800370e:	00db      	lsls	r3, r3, #3
 8003710:	4413      	add	r3, r2
 8003712:	3306      	adds	r3, #6
 8003714:	005b      	lsls	r3, r3, #1
 8003716:	687a      	ldr	r2, [r7, #4]
 8003718:	6812      	ldr	r2, [r2, #0]
 800371a:	4413      	add	r3, r2
 800371c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8003720:	881b      	ldrh	r3, [r3, #0]
 8003722:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003726:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

              if (count != 0U)
 800372a:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800372e:	2b00      	cmp	r3, #0
 8003730:	d009      	beq.n	8003746 <PCD_EP_ISR_Handler+0x4e4>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	6818      	ldr	r0, [r3, #0]
 8003736:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003738:	6959      	ldr	r1, [r3, #20]
 800373a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800373c:	895a      	ldrh	r2, [r3, #10]
 800373e:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8003742:	f004 ffed 	bl	8008720 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8003746:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003748:	69da      	ldr	r2, [r3, #28]
 800374a:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800374e:	441a      	add	r2, r3
 8003750:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003752:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8003754:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003756:	695a      	ldr	r2, [r3, #20]
 8003758:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800375c:	441a      	add	r2, r3
 800375e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003760:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8003762:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003764:	699b      	ldr	r3, [r3, #24]
 8003766:	2b00      	cmp	r3, #0
 8003768:	d005      	beq.n	8003776 <PCD_EP_ISR_Handler+0x514>
 800376a:	f8b7 2050 	ldrh.w	r2, [r7, #80]	@ 0x50
 800376e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003770:	691b      	ldr	r3, [r3, #16]
 8003772:	429a      	cmp	r2, r3
 8003774:	d206      	bcs.n	8003784 <PCD_EP_ISR_Handler+0x522>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8003776:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003778:	781b      	ldrb	r3, [r3, #0]
 800377a:	4619      	mov	r1, r3
 800377c:	6878      	ldr	r0, [r7, #4]
 800377e:	f006 fdb3 	bl	800a2e8 <HAL_PCD_DataOutStageCallback>
 8003782:	e005      	b.n	8003790 <PCD_EP_ISR_Handler+0x52e>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800378a:	4618      	mov	r0, r3
 800378c:	f003 fa94 	bl	8006cb8 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8003790:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8003794:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003798:	2b00      	cmp	r3, #0
 800379a:	f000 8123 	beq.w	80039e4 <PCD_EP_ISR_Handler+0x782>
      {
        ep = &hpcd->IN_ep[epindex];
 800379e:	f897 204d 	ldrb.w	r2, [r7, #77]	@ 0x4d
 80037a2:	4613      	mov	r3, r2
 80037a4:	009b      	lsls	r3, r3, #2
 80037a6:	4413      	add	r3, r2
 80037a8:	00db      	lsls	r3, r3, #3
 80037aa:	3310      	adds	r3, #16
 80037ac:	687a      	ldr	r2, [r7, #4]
 80037ae:	4413      	add	r3, r2
 80037b0:	657b      	str	r3, [r7, #84]	@ 0x54

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	461a      	mov	r2, r3
 80037b8:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 80037bc:	009b      	lsls	r3, r3, #2
 80037be:	4413      	add	r3, r2
 80037c0:	881b      	ldrh	r3, [r3, #0]
 80037c2:	b29b      	uxth	r3, r3
 80037c4:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 80037c8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80037cc:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	461a      	mov	r2, r3
 80037d6:	f897 304d 	ldrb.w	r3, [r7, #77]	@ 0x4d
 80037da:	009b      	lsls	r3, r3, #2
 80037dc:	441a      	add	r2, r3
 80037de:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80037e2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80037e6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80037ea:	b29b      	uxth	r3, r3
 80037ec:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 80037ee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80037f0:	78db      	ldrb	r3, [r3, #3]
 80037f2:	2b01      	cmp	r3, #1
 80037f4:	f040 80a2 	bne.w	800393c <PCD_EP_ISR_Handler+0x6da>
        {
          ep->xfer_len = 0U;
 80037f8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80037fa:	2200      	movs	r2, #0
 80037fc:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 80037fe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003800:	7b1b      	ldrb	r3, [r3, #12]
 8003802:	2b00      	cmp	r3, #0
 8003804:	f000 8093 	beq.w	800392e <PCD_EP_ISR_Handler+0x6cc>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8003808:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800380c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003810:	2b00      	cmp	r3, #0
 8003812:	d046      	beq.n	80038a2 <PCD_EP_ISR_Handler+0x640>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003814:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003816:	785b      	ldrb	r3, [r3, #1]
 8003818:	2b00      	cmp	r3, #0
 800381a:	d126      	bne.n	800386a <PCD_EP_ISR_Handler+0x608>
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	627b      	str	r3, [r7, #36]	@ 0x24
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800382a:	b29b      	uxth	r3, r3
 800382c:	461a      	mov	r2, r3
 800382e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003830:	4413      	add	r3, r2
 8003832:	627b      	str	r3, [r7, #36]	@ 0x24
 8003834:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003836:	781b      	ldrb	r3, [r3, #0]
 8003838:	011a      	lsls	r2, r3, #4
 800383a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800383c:	4413      	add	r3, r2
 800383e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8003842:	623b      	str	r3, [r7, #32]
 8003844:	6a3b      	ldr	r3, [r7, #32]
 8003846:	881b      	ldrh	r3, [r3, #0]
 8003848:	b29b      	uxth	r3, r3
 800384a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800384e:	b29a      	uxth	r2, r3
 8003850:	6a3b      	ldr	r3, [r7, #32]
 8003852:	801a      	strh	r2, [r3, #0]
 8003854:	6a3b      	ldr	r3, [r7, #32]
 8003856:	881b      	ldrh	r3, [r3, #0]
 8003858:	b29b      	uxth	r3, r3
 800385a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800385e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003862:	b29a      	uxth	r2, r3
 8003864:	6a3b      	ldr	r3, [r7, #32]
 8003866:	801a      	strh	r2, [r3, #0]
 8003868:	e061      	b.n	800392e <PCD_EP_ISR_Handler+0x6cc>
 800386a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800386c:	785b      	ldrb	r3, [r3, #1]
 800386e:	2b01      	cmp	r3, #1
 8003870:	d15d      	bne.n	800392e <PCD_EP_ISR_Handler+0x6cc>
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003880:	b29b      	uxth	r3, r3
 8003882:	461a      	mov	r2, r3
 8003884:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003886:	4413      	add	r3, r2
 8003888:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800388a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800388c:	781b      	ldrb	r3, [r3, #0]
 800388e:	011a      	lsls	r2, r3, #4
 8003890:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003892:	4413      	add	r3, r2
 8003894:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8003898:	62bb      	str	r3, [r7, #40]	@ 0x28
 800389a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800389c:	2200      	movs	r2, #0
 800389e:	801a      	strh	r2, [r3, #0]
 80038a0:	e045      	b.n	800392e <PCD_EP_ISR_Handler+0x6cc>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80038a8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80038aa:	785b      	ldrb	r3, [r3, #1]
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d126      	bne.n	80038fe <PCD_EP_ISR_Handler+0x69c>
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	637b      	str	r3, [r7, #52]	@ 0x34
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80038be:	b29b      	uxth	r3, r3
 80038c0:	461a      	mov	r2, r3
 80038c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80038c4:	4413      	add	r3, r2
 80038c6:	637b      	str	r3, [r7, #52]	@ 0x34
 80038c8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80038ca:	781b      	ldrb	r3, [r3, #0]
 80038cc:	011a      	lsls	r2, r3, #4
 80038ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80038d0:	4413      	add	r3, r2
 80038d2:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80038d6:	633b      	str	r3, [r7, #48]	@ 0x30
 80038d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038da:	881b      	ldrh	r3, [r3, #0]
 80038dc:	b29b      	uxth	r3, r3
 80038de:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80038e2:	b29a      	uxth	r2, r3
 80038e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038e6:	801a      	strh	r2, [r3, #0]
 80038e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038ea:	881b      	ldrh	r3, [r3, #0]
 80038ec:	b29b      	uxth	r3, r3
 80038ee:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80038f2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80038f6:	b29a      	uxth	r2, r3
 80038f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038fa:	801a      	strh	r2, [r3, #0]
 80038fc:	e017      	b.n	800392e <PCD_EP_ISR_Handler+0x6cc>
 80038fe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003900:	785b      	ldrb	r3, [r3, #1]
 8003902:	2b01      	cmp	r3, #1
 8003904:	d113      	bne.n	800392e <PCD_EP_ISR_Handler+0x6cc>
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800390e:	b29b      	uxth	r3, r3
 8003910:	461a      	mov	r2, r3
 8003912:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003914:	4413      	add	r3, r2
 8003916:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003918:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800391a:	781b      	ldrb	r3, [r3, #0]
 800391c:	011a      	lsls	r2, r3, #4
 800391e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003920:	4413      	add	r3, r2
 8003922:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8003926:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003928:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800392a:	2200      	movs	r2, #0
 800392c:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800392e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003930:	781b      	ldrb	r3, [r3, #0]
 8003932:	4619      	mov	r1, r3
 8003934:	6878      	ldr	r0, [r7, #4]
 8003936:	f006 fcf2 	bl	800a31e <HAL_PCD_DataInStageCallback>
 800393a:	e053      	b.n	80039e4 <PCD_EP_ISR_Handler+0x782>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 800393c:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8003940:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003944:	2b00      	cmp	r3, #0
 8003946:	d146      	bne.n	80039d6 <PCD_EP_ISR_Handler+0x774>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003950:	b29b      	uxth	r3, r3
 8003952:	461a      	mov	r2, r3
 8003954:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003956:	781b      	ldrb	r3, [r3, #0]
 8003958:	00db      	lsls	r3, r3, #3
 800395a:	4413      	add	r3, r2
 800395c:	3302      	adds	r3, #2
 800395e:	005b      	lsls	r3, r3, #1
 8003960:	687a      	ldr	r2, [r7, #4]
 8003962:	6812      	ldr	r2, [r2, #0]
 8003964:	4413      	add	r3, r2
 8003966:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800396a:	881b      	ldrh	r3, [r3, #0]
 800396c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003970:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40

            if (ep->xfer_len > TxPctSize)
 8003974:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003976:	699a      	ldr	r2, [r3, #24]
 8003978:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800397c:	429a      	cmp	r2, r3
 800397e:	d907      	bls.n	8003990 <PCD_EP_ISR_Handler+0x72e>
            {
              ep->xfer_len -= TxPctSize;
 8003980:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003982:	699a      	ldr	r2, [r3, #24]
 8003984:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8003988:	1ad2      	subs	r2, r2, r3
 800398a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800398c:	619a      	str	r2, [r3, #24]
 800398e:	e002      	b.n	8003996 <PCD_EP_ISR_Handler+0x734>
            }
            else
            {
              ep->xfer_len = 0U;
 8003990:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003992:	2200      	movs	r2, #0
 8003994:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8003996:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003998:	699b      	ldr	r3, [r3, #24]
 800399a:	2b00      	cmp	r3, #0
 800399c:	d106      	bne.n	80039ac <PCD_EP_ISR_Handler+0x74a>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800399e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80039a0:	781b      	ldrb	r3, [r3, #0]
 80039a2:	4619      	mov	r1, r3
 80039a4:	6878      	ldr	r0, [r7, #4]
 80039a6:	f006 fcba 	bl	800a31e <HAL_PCD_DataInStageCallback>
 80039aa:	e01b      	b.n	80039e4 <PCD_EP_ISR_Handler+0x782>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 80039ac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80039ae:	695a      	ldr	r2, [r3, #20]
 80039b0:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80039b4:	441a      	add	r2, r3
 80039b6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80039b8:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 80039ba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80039bc:	69da      	ldr	r2, [r3, #28]
 80039be:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80039c2:	441a      	add	r2, r3
 80039c4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80039c6:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80039ce:	4618      	mov	r0, r3
 80039d0:	f003 f972 	bl	8006cb8 <USB_EPStartXfer>
 80039d4:	e006      	b.n	80039e4 <PCD_EP_ISR_Handler+0x782>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 80039d6:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80039da:	461a      	mov	r2, r3
 80039dc:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80039de:	6878      	ldr	r0, [r7, #4]
 80039e0:	f000 f91b 	bl	8003c1a <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80039ec:	b29b      	uxth	r3, r3
 80039ee:	b21b      	sxth	r3, r3
 80039f0:	2b00      	cmp	r3, #0
 80039f2:	f6ff ac3b 	blt.w	800326c <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 80039f6:	2300      	movs	r3, #0
}
 80039f8:	4618      	mov	r0, r3
 80039fa:	3758      	adds	r7, #88	@ 0x58
 80039fc:	46bd      	mov	sp, r7
 80039fe:	bd80      	pop	{r7, pc}

08003a00 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8003a00:	b580      	push	{r7, lr}
 8003a02:	b088      	sub	sp, #32
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	60f8      	str	r0, [r7, #12]
 8003a08:	60b9      	str	r1, [r7, #8]
 8003a0a:	4613      	mov	r3, r2
 8003a0c:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003a0e:	88fb      	ldrh	r3, [r7, #6]
 8003a10:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d07e      	beq.n	8003b16 <HAL_PCD_EP_DB_Receive+0x116>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003a20:	b29b      	uxth	r3, r3
 8003a22:	461a      	mov	r2, r3
 8003a24:	68bb      	ldr	r3, [r7, #8]
 8003a26:	781b      	ldrb	r3, [r3, #0]
 8003a28:	00db      	lsls	r3, r3, #3
 8003a2a:	4413      	add	r3, r2
 8003a2c:	3302      	adds	r3, #2
 8003a2e:	005b      	lsls	r3, r3, #1
 8003a30:	68fa      	ldr	r2, [r7, #12]
 8003a32:	6812      	ldr	r2, [r2, #0]
 8003a34:	4413      	add	r3, r2
 8003a36:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8003a3a:	881b      	ldrh	r3, [r3, #0]
 8003a3c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003a40:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8003a42:	68bb      	ldr	r3, [r7, #8]
 8003a44:	699a      	ldr	r2, [r3, #24]
 8003a46:	8b7b      	ldrh	r3, [r7, #26]
 8003a48:	429a      	cmp	r2, r3
 8003a4a:	d306      	bcc.n	8003a5a <HAL_PCD_EP_DB_Receive+0x5a>
    {
      ep->xfer_len -= count;
 8003a4c:	68bb      	ldr	r3, [r7, #8]
 8003a4e:	699a      	ldr	r2, [r3, #24]
 8003a50:	8b7b      	ldrh	r3, [r7, #26]
 8003a52:	1ad2      	subs	r2, r2, r3
 8003a54:	68bb      	ldr	r3, [r7, #8]
 8003a56:	619a      	str	r2, [r3, #24]
 8003a58:	e002      	b.n	8003a60 <HAL_PCD_EP_DB_Receive+0x60>
    }
    else
    {
      ep->xfer_len = 0U;
 8003a5a:	68bb      	ldr	r3, [r7, #8]
 8003a5c:	2200      	movs	r2, #0
 8003a5e:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8003a60:	68bb      	ldr	r3, [r7, #8]
 8003a62:	699b      	ldr	r3, [r3, #24]
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d123      	bne.n	8003ab0 <HAL_PCD_EP_DB_Receive+0xb0>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8003a68:	68fb      	ldr	r3, [r7, #12]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	461a      	mov	r2, r3
 8003a6e:	68bb      	ldr	r3, [r7, #8]
 8003a70:	781b      	ldrb	r3, [r3, #0]
 8003a72:	009b      	lsls	r3, r3, #2
 8003a74:	4413      	add	r3, r2
 8003a76:	881b      	ldrh	r3, [r3, #0]
 8003a78:	b29b      	uxth	r3, r3
 8003a7a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003a7e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003a82:	833b      	strh	r3, [r7, #24]
 8003a84:	8b3b      	ldrh	r3, [r7, #24]
 8003a86:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8003a8a:	833b      	strh	r3, [r7, #24]
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	461a      	mov	r2, r3
 8003a92:	68bb      	ldr	r3, [r7, #8]
 8003a94:	781b      	ldrb	r3, [r3, #0]
 8003a96:	009b      	lsls	r3, r3, #2
 8003a98:	441a      	add	r2, r3
 8003a9a:	8b3b      	ldrh	r3, [r7, #24]
 8003a9c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003aa0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003aa4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003aa8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003aac:	b29b      	uxth	r3, r3
 8003aae:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8003ab0:	88fb      	ldrh	r3, [r7, #6]
 8003ab2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d01f      	beq.n	8003afa <HAL_PCD_EP_DB_Receive+0xfa>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	461a      	mov	r2, r3
 8003ac0:	68bb      	ldr	r3, [r7, #8]
 8003ac2:	781b      	ldrb	r3, [r3, #0]
 8003ac4:	009b      	lsls	r3, r3, #2
 8003ac6:	4413      	add	r3, r2
 8003ac8:	881b      	ldrh	r3, [r3, #0]
 8003aca:	b29b      	uxth	r3, r3
 8003acc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003ad0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003ad4:	82fb      	strh	r3, [r7, #22]
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	461a      	mov	r2, r3
 8003adc:	68bb      	ldr	r3, [r7, #8]
 8003ade:	781b      	ldrb	r3, [r3, #0]
 8003ae0:	009b      	lsls	r3, r3, #2
 8003ae2:	441a      	add	r2, r3
 8003ae4:	8afb      	ldrh	r3, [r7, #22]
 8003ae6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003aea:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003aee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003af2:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8003af6:	b29b      	uxth	r3, r3
 8003af8:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8003afa:	8b7b      	ldrh	r3, [r7, #26]
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	f000 8087 	beq.w	8003c10 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	6818      	ldr	r0, [r3, #0]
 8003b06:	68bb      	ldr	r3, [r7, #8]
 8003b08:	6959      	ldr	r1, [r3, #20]
 8003b0a:	68bb      	ldr	r3, [r7, #8]
 8003b0c:	891a      	ldrh	r2, [r3, #8]
 8003b0e:	8b7b      	ldrh	r3, [r7, #26]
 8003b10:	f004 fe06 	bl	8008720 <USB_ReadPMA>
 8003b14:	e07c      	b.n	8003c10 <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003b1e:	b29b      	uxth	r3, r3
 8003b20:	461a      	mov	r2, r3
 8003b22:	68bb      	ldr	r3, [r7, #8]
 8003b24:	781b      	ldrb	r3, [r3, #0]
 8003b26:	00db      	lsls	r3, r3, #3
 8003b28:	4413      	add	r3, r2
 8003b2a:	3306      	adds	r3, #6
 8003b2c:	005b      	lsls	r3, r3, #1
 8003b2e:	68fa      	ldr	r2, [r7, #12]
 8003b30:	6812      	ldr	r2, [r2, #0]
 8003b32:	4413      	add	r3, r2
 8003b34:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8003b38:	881b      	ldrh	r3, [r3, #0]
 8003b3a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003b3e:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8003b40:	68bb      	ldr	r3, [r7, #8]
 8003b42:	699a      	ldr	r2, [r3, #24]
 8003b44:	8b7b      	ldrh	r3, [r7, #26]
 8003b46:	429a      	cmp	r2, r3
 8003b48:	d306      	bcc.n	8003b58 <HAL_PCD_EP_DB_Receive+0x158>
    {
      ep->xfer_len -= count;
 8003b4a:	68bb      	ldr	r3, [r7, #8]
 8003b4c:	699a      	ldr	r2, [r3, #24]
 8003b4e:	8b7b      	ldrh	r3, [r7, #26]
 8003b50:	1ad2      	subs	r2, r2, r3
 8003b52:	68bb      	ldr	r3, [r7, #8]
 8003b54:	619a      	str	r2, [r3, #24]
 8003b56:	e002      	b.n	8003b5e <HAL_PCD_EP_DB_Receive+0x15e>
    }
    else
    {
      ep->xfer_len = 0U;
 8003b58:	68bb      	ldr	r3, [r7, #8]
 8003b5a:	2200      	movs	r2, #0
 8003b5c:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8003b5e:	68bb      	ldr	r3, [r7, #8]
 8003b60:	699b      	ldr	r3, [r3, #24]
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d123      	bne.n	8003bae <HAL_PCD_EP_DB_Receive+0x1ae>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	461a      	mov	r2, r3
 8003b6c:	68bb      	ldr	r3, [r7, #8]
 8003b6e:	781b      	ldrb	r3, [r3, #0]
 8003b70:	009b      	lsls	r3, r3, #2
 8003b72:	4413      	add	r3, r2
 8003b74:	881b      	ldrh	r3, [r3, #0]
 8003b76:	b29b      	uxth	r3, r3
 8003b78:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003b7c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003b80:	83fb      	strh	r3, [r7, #30]
 8003b82:	8bfb      	ldrh	r3, [r7, #30]
 8003b84:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8003b88:	83fb      	strh	r3, [r7, #30]
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	461a      	mov	r2, r3
 8003b90:	68bb      	ldr	r3, [r7, #8]
 8003b92:	781b      	ldrb	r3, [r3, #0]
 8003b94:	009b      	lsls	r3, r3, #2
 8003b96:	441a      	add	r2, r3
 8003b98:	8bfb      	ldrh	r3, [r7, #30]
 8003b9a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003b9e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003ba2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003ba6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003baa:	b29b      	uxth	r3, r3
 8003bac:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8003bae:	88fb      	ldrh	r3, [r7, #6]
 8003bb0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d11f      	bne.n	8003bf8 <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	461a      	mov	r2, r3
 8003bbe:	68bb      	ldr	r3, [r7, #8]
 8003bc0:	781b      	ldrb	r3, [r3, #0]
 8003bc2:	009b      	lsls	r3, r3, #2
 8003bc4:	4413      	add	r3, r2
 8003bc6:	881b      	ldrh	r3, [r3, #0]
 8003bc8:	b29b      	uxth	r3, r3
 8003bca:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003bce:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003bd2:	83bb      	strh	r3, [r7, #28]
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	461a      	mov	r2, r3
 8003bda:	68bb      	ldr	r3, [r7, #8]
 8003bdc:	781b      	ldrb	r3, [r3, #0]
 8003bde:	009b      	lsls	r3, r3, #2
 8003be0:	441a      	add	r2, r3
 8003be2:	8bbb      	ldrh	r3, [r7, #28]
 8003be4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003be8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003bec:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003bf0:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8003bf4:	b29b      	uxth	r3, r3
 8003bf6:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8003bf8:	8b7b      	ldrh	r3, [r7, #26]
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d008      	beq.n	8003c10 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	6818      	ldr	r0, [r3, #0]
 8003c02:	68bb      	ldr	r3, [r7, #8]
 8003c04:	6959      	ldr	r1, [r3, #20]
 8003c06:	68bb      	ldr	r3, [r7, #8]
 8003c08:	895a      	ldrh	r2, [r3, #10]
 8003c0a:	8b7b      	ldrh	r3, [r7, #26]
 8003c0c:	f004 fd88 	bl	8008720 <USB_ReadPMA>
    }
  }

  return count;
 8003c10:	8b7b      	ldrh	r3, [r7, #26]
}
 8003c12:	4618      	mov	r0, r3
 8003c14:	3720      	adds	r7, #32
 8003c16:	46bd      	mov	sp, r7
 8003c18:	bd80      	pop	{r7, pc}

08003c1a <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8003c1a:	b580      	push	{r7, lr}
 8003c1c:	b0a4      	sub	sp, #144	@ 0x90
 8003c1e:	af00      	add	r7, sp, #0
 8003c20:	60f8      	str	r0, [r7, #12]
 8003c22:	60b9      	str	r1, [r7, #8]
 8003c24:	4613      	mov	r3, r2
 8003c26:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8003c28:	88fb      	ldrh	r3, [r7, #6]
 8003c2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	f000 81dd 	beq.w	8003fee <HAL_PCD_EP_DB_Transmit+0x3d4>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003c3c:	b29b      	uxth	r3, r3
 8003c3e:	461a      	mov	r2, r3
 8003c40:	68bb      	ldr	r3, [r7, #8]
 8003c42:	781b      	ldrb	r3, [r3, #0]
 8003c44:	00db      	lsls	r3, r3, #3
 8003c46:	4413      	add	r3, r2
 8003c48:	3302      	adds	r3, #2
 8003c4a:	005b      	lsls	r3, r3, #1
 8003c4c:	68fa      	ldr	r2, [r7, #12]
 8003c4e:	6812      	ldr	r2, [r2, #0]
 8003c50:	4413      	add	r3, r2
 8003c52:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8003c56:	881b      	ldrh	r3, [r3, #0]
 8003c58:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003c5c:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86

    if (ep->xfer_len > TxPctSize)
 8003c60:	68bb      	ldr	r3, [r7, #8]
 8003c62:	699a      	ldr	r2, [r3, #24]
 8003c64:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8003c68:	429a      	cmp	r2, r3
 8003c6a:	d907      	bls.n	8003c7c <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxPctSize;
 8003c6c:	68bb      	ldr	r3, [r7, #8]
 8003c6e:	699a      	ldr	r2, [r3, #24]
 8003c70:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8003c74:	1ad2      	subs	r2, r2, r3
 8003c76:	68bb      	ldr	r3, [r7, #8]
 8003c78:	619a      	str	r2, [r3, #24]
 8003c7a:	e002      	b.n	8003c82 <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 8003c7c:	68bb      	ldr	r3, [r7, #8]
 8003c7e:	2200      	movs	r2, #0
 8003c80:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8003c82:	68bb      	ldr	r3, [r7, #8]
 8003c84:	699b      	ldr	r3, [r3, #24]
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	f040 80b9 	bne.w	8003dfe <HAL_PCD_EP_DB_Transmit+0x1e4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003c8c:	68bb      	ldr	r3, [r7, #8]
 8003c8e:	785b      	ldrb	r3, [r3, #1]
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d126      	bne.n	8003ce2 <HAL_PCD_EP_DB_Transmit+0xc8>
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003ca2:	b29b      	uxth	r3, r3
 8003ca4:	461a      	mov	r2, r3
 8003ca6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ca8:	4413      	add	r3, r2
 8003caa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003cac:	68bb      	ldr	r3, [r7, #8]
 8003cae:	781b      	ldrb	r3, [r3, #0]
 8003cb0:	011a      	lsls	r2, r3, #4
 8003cb2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003cb4:	4413      	add	r3, r2
 8003cb6:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8003cba:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003cbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003cbe:	881b      	ldrh	r3, [r3, #0]
 8003cc0:	b29b      	uxth	r3, r3
 8003cc2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003cc6:	b29a      	uxth	r2, r3
 8003cc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003cca:	801a      	strh	r2, [r3, #0]
 8003ccc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003cce:	881b      	ldrh	r3, [r3, #0]
 8003cd0:	b29b      	uxth	r3, r3
 8003cd2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003cd6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003cda:	b29a      	uxth	r2, r3
 8003cdc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003cde:	801a      	strh	r2, [r3, #0]
 8003ce0:	e01a      	b.n	8003d18 <HAL_PCD_EP_DB_Transmit+0xfe>
 8003ce2:	68bb      	ldr	r3, [r7, #8]
 8003ce4:	785b      	ldrb	r3, [r3, #1]
 8003ce6:	2b01      	cmp	r3, #1
 8003ce8:	d116      	bne.n	8003d18 <HAL_PCD_EP_DB_Transmit+0xfe>
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	637b      	str	r3, [r7, #52]	@ 0x34
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003cf8:	b29b      	uxth	r3, r3
 8003cfa:	461a      	mov	r2, r3
 8003cfc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003cfe:	4413      	add	r3, r2
 8003d00:	637b      	str	r3, [r7, #52]	@ 0x34
 8003d02:	68bb      	ldr	r3, [r7, #8]
 8003d04:	781b      	ldrb	r3, [r3, #0]
 8003d06:	011a      	lsls	r2, r3, #4
 8003d08:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d0a:	4413      	add	r3, r2
 8003d0c:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8003d10:	633b      	str	r3, [r7, #48]	@ 0x30
 8003d12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d14:	2200      	movs	r2, #0
 8003d16:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	627b      	str	r3, [r7, #36]	@ 0x24
 8003d1e:	68bb      	ldr	r3, [r7, #8]
 8003d20:	785b      	ldrb	r3, [r3, #1]
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d126      	bne.n	8003d74 <HAL_PCD_EP_DB_Transmit+0x15a>
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	61fb      	str	r3, [r7, #28]
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003d34:	b29b      	uxth	r3, r3
 8003d36:	461a      	mov	r2, r3
 8003d38:	69fb      	ldr	r3, [r7, #28]
 8003d3a:	4413      	add	r3, r2
 8003d3c:	61fb      	str	r3, [r7, #28]
 8003d3e:	68bb      	ldr	r3, [r7, #8]
 8003d40:	781b      	ldrb	r3, [r3, #0]
 8003d42:	011a      	lsls	r2, r3, #4
 8003d44:	69fb      	ldr	r3, [r7, #28]
 8003d46:	4413      	add	r3, r2
 8003d48:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8003d4c:	61bb      	str	r3, [r7, #24]
 8003d4e:	69bb      	ldr	r3, [r7, #24]
 8003d50:	881b      	ldrh	r3, [r3, #0]
 8003d52:	b29b      	uxth	r3, r3
 8003d54:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003d58:	b29a      	uxth	r2, r3
 8003d5a:	69bb      	ldr	r3, [r7, #24]
 8003d5c:	801a      	strh	r2, [r3, #0]
 8003d5e:	69bb      	ldr	r3, [r7, #24]
 8003d60:	881b      	ldrh	r3, [r3, #0]
 8003d62:	b29b      	uxth	r3, r3
 8003d64:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003d68:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003d6c:	b29a      	uxth	r2, r3
 8003d6e:	69bb      	ldr	r3, [r7, #24]
 8003d70:	801a      	strh	r2, [r3, #0]
 8003d72:	e017      	b.n	8003da4 <HAL_PCD_EP_DB_Transmit+0x18a>
 8003d74:	68bb      	ldr	r3, [r7, #8]
 8003d76:	785b      	ldrb	r3, [r3, #1]
 8003d78:	2b01      	cmp	r3, #1
 8003d7a:	d113      	bne.n	8003da4 <HAL_PCD_EP_DB_Transmit+0x18a>
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003d84:	b29b      	uxth	r3, r3
 8003d86:	461a      	mov	r2, r3
 8003d88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d8a:	4413      	add	r3, r2
 8003d8c:	627b      	str	r3, [r7, #36]	@ 0x24
 8003d8e:	68bb      	ldr	r3, [r7, #8]
 8003d90:	781b      	ldrb	r3, [r3, #0]
 8003d92:	011a      	lsls	r2, r3, #4
 8003d94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d96:	4413      	add	r3, r2
 8003d98:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8003d9c:	623b      	str	r3, [r7, #32]
 8003d9e:	6a3b      	ldr	r3, [r7, #32]
 8003da0:	2200      	movs	r2, #0
 8003da2:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003da4:	68bb      	ldr	r3, [r7, #8]
 8003da6:	781b      	ldrb	r3, [r3, #0]
 8003da8:	4619      	mov	r1, r3
 8003daa:	68f8      	ldr	r0, [r7, #12]
 8003dac:	f006 fab7 	bl	800a31e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003db0:	88fb      	ldrh	r3, [r7, #6]
 8003db2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	f000 82fc 	beq.w	80043b4 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	461a      	mov	r2, r3
 8003dc2:	68bb      	ldr	r3, [r7, #8]
 8003dc4:	781b      	ldrb	r3, [r3, #0]
 8003dc6:	009b      	lsls	r3, r3, #2
 8003dc8:	4413      	add	r3, r2
 8003dca:	881b      	ldrh	r3, [r3, #0]
 8003dcc:	b29b      	uxth	r3, r3
 8003dce:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003dd2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003dd6:	82fb      	strh	r3, [r7, #22]
 8003dd8:	68fb      	ldr	r3, [r7, #12]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	461a      	mov	r2, r3
 8003dde:	68bb      	ldr	r3, [r7, #8]
 8003de0:	781b      	ldrb	r3, [r3, #0]
 8003de2:	009b      	lsls	r3, r3, #2
 8003de4:	441a      	add	r2, r3
 8003de6:	8afb      	ldrh	r3, [r7, #22]
 8003de8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003dec:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003df0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003df4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003df8:	b29b      	uxth	r3, r3
 8003dfa:	8013      	strh	r3, [r2, #0]
 8003dfc:	e2da      	b.n	80043b4 <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8003dfe:	88fb      	ldrh	r3, [r7, #6]
 8003e00:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d021      	beq.n	8003e4c <HAL_PCD_EP_DB_Transmit+0x232>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	461a      	mov	r2, r3
 8003e0e:	68bb      	ldr	r3, [r7, #8]
 8003e10:	781b      	ldrb	r3, [r3, #0]
 8003e12:	009b      	lsls	r3, r3, #2
 8003e14:	4413      	add	r3, r2
 8003e16:	881b      	ldrh	r3, [r3, #0]
 8003e18:	b29b      	uxth	r3, r3
 8003e1a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003e1e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003e22:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	461a      	mov	r2, r3
 8003e2c:	68bb      	ldr	r3, [r7, #8]
 8003e2e:	781b      	ldrb	r3, [r3, #0]
 8003e30:	009b      	lsls	r3, r3, #2
 8003e32:	441a      	add	r2, r3
 8003e34:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8003e38:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8003e3c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8003e40:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003e44:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003e48:	b29b      	uxth	r3, r3
 8003e4a:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8003e4c:	68bb      	ldr	r3, [r7, #8]
 8003e4e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003e52:	2b01      	cmp	r3, #1
 8003e54:	f040 82ae 	bne.w	80043b4 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 8003e58:	68bb      	ldr	r3, [r7, #8]
 8003e5a:	695a      	ldr	r2, [r3, #20]
 8003e5c:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8003e60:	441a      	add	r2, r3
 8003e62:	68bb      	ldr	r3, [r7, #8]
 8003e64:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8003e66:	68bb      	ldr	r3, [r7, #8]
 8003e68:	69da      	ldr	r2, [r3, #28]
 8003e6a:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8003e6e:	441a      	add	r2, r3
 8003e70:	68bb      	ldr	r3, [r7, #8]
 8003e72:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8003e74:	68bb      	ldr	r3, [r7, #8]
 8003e76:	6a1a      	ldr	r2, [r3, #32]
 8003e78:	68bb      	ldr	r3, [r7, #8]
 8003e7a:	691b      	ldr	r3, [r3, #16]
 8003e7c:	429a      	cmp	r2, r3
 8003e7e:	d30b      	bcc.n	8003e98 <HAL_PCD_EP_DB_Transmit+0x27e>
        {
          len = ep->maxpacket;
 8003e80:	68bb      	ldr	r3, [r7, #8]
 8003e82:	691b      	ldr	r3, [r3, #16]
 8003e84:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db -= len;
 8003e88:	68bb      	ldr	r3, [r7, #8]
 8003e8a:	6a1a      	ldr	r2, [r3, #32]
 8003e8c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003e90:	1ad2      	subs	r2, r2, r3
 8003e92:	68bb      	ldr	r3, [r7, #8]
 8003e94:	621a      	str	r2, [r3, #32]
 8003e96:	e017      	b.n	8003ec8 <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else if (ep->xfer_len_db == 0U)
 8003e98:	68bb      	ldr	r3, [r7, #8]
 8003e9a:	6a1b      	ldr	r3, [r3, #32]
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d108      	bne.n	8003eb2 <HAL_PCD_EP_DB_Transmit+0x298>
        {
          len = TxPctSize;
 8003ea0:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8003ea4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_fill_db = 0U;
 8003ea8:	68bb      	ldr	r3, [r7, #8]
 8003eaa:	2200      	movs	r2, #0
 8003eac:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8003eb0:	e00a      	b.n	8003ec8 <HAL_PCD_EP_DB_Transmit+0x2ae>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8003eb2:	68bb      	ldr	r3, [r7, #8]
 8003eb4:	2200      	movs	r2, #0
 8003eb6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 8003eba:	68bb      	ldr	r3, [r7, #8]
 8003ebc:	6a1b      	ldr	r3, [r3, #32]
 8003ebe:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db = 0U;
 8003ec2:	68bb      	ldr	r3, [r7, #8]
 8003ec4:	2200      	movs	r2, #0
 8003ec6:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8003ec8:	68bb      	ldr	r3, [r7, #8]
 8003eca:	785b      	ldrb	r3, [r3, #1]
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d165      	bne.n	8003f9c <HAL_PCD_EP_DB_Transmit+0x382>
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003ede:	b29b      	uxth	r3, r3
 8003ee0:	461a      	mov	r2, r3
 8003ee2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003ee4:	4413      	add	r3, r2
 8003ee6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003ee8:	68bb      	ldr	r3, [r7, #8]
 8003eea:	781b      	ldrb	r3, [r3, #0]
 8003eec:	011a      	lsls	r2, r3, #4
 8003eee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003ef0:	4413      	add	r3, r2
 8003ef2:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8003ef6:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003ef8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003efa:	881b      	ldrh	r3, [r3, #0]
 8003efc:	b29b      	uxth	r3, r3
 8003efe:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003f02:	b29a      	uxth	r2, r3
 8003f04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f06:	801a      	strh	r2, [r3, #0]
 8003f08:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003f0c:	2b3e      	cmp	r3, #62	@ 0x3e
 8003f0e:	d91d      	bls.n	8003f4c <HAL_PCD_EP_DB_Transmit+0x332>
 8003f10:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003f14:	095b      	lsrs	r3, r3, #5
 8003f16:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003f18:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003f1c:	f003 031f 	and.w	r3, r3, #31
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d102      	bne.n	8003f2a <HAL_PCD_EP_DB_Transmit+0x310>
 8003f24:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003f26:	3b01      	subs	r3, #1
 8003f28:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003f2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f2c:	881b      	ldrh	r3, [r3, #0]
 8003f2e:	b29a      	uxth	r2, r3
 8003f30:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003f32:	b29b      	uxth	r3, r3
 8003f34:	029b      	lsls	r3, r3, #10
 8003f36:	b29b      	uxth	r3, r3
 8003f38:	4313      	orrs	r3, r2
 8003f3a:	b29b      	uxth	r3, r3
 8003f3c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003f40:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003f44:	b29a      	uxth	r2, r3
 8003f46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f48:	801a      	strh	r2, [r3, #0]
 8003f4a:	e044      	b.n	8003fd6 <HAL_PCD_EP_DB_Transmit+0x3bc>
 8003f4c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d10a      	bne.n	8003f6a <HAL_PCD_EP_DB_Transmit+0x350>
 8003f54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f56:	881b      	ldrh	r3, [r3, #0]
 8003f58:	b29b      	uxth	r3, r3
 8003f5a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003f5e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003f62:	b29a      	uxth	r2, r3
 8003f64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f66:	801a      	strh	r2, [r3, #0]
 8003f68:	e035      	b.n	8003fd6 <HAL_PCD_EP_DB_Transmit+0x3bc>
 8003f6a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003f6e:	085b      	lsrs	r3, r3, #1
 8003f70:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003f72:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003f76:	f003 0301 	and.w	r3, r3, #1
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d002      	beq.n	8003f84 <HAL_PCD_EP_DB_Transmit+0x36a>
 8003f7e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003f80:	3301      	adds	r3, #1
 8003f82:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003f84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f86:	881b      	ldrh	r3, [r3, #0]
 8003f88:	b29a      	uxth	r2, r3
 8003f8a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003f8c:	b29b      	uxth	r3, r3
 8003f8e:	029b      	lsls	r3, r3, #10
 8003f90:	b29b      	uxth	r3, r3
 8003f92:	4313      	orrs	r3, r2
 8003f94:	b29a      	uxth	r2, r3
 8003f96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f98:	801a      	strh	r2, [r3, #0]
 8003f9a:	e01c      	b.n	8003fd6 <HAL_PCD_EP_DB_Transmit+0x3bc>
 8003f9c:	68bb      	ldr	r3, [r7, #8]
 8003f9e:	785b      	ldrb	r3, [r3, #1]
 8003fa0:	2b01      	cmp	r3, #1
 8003fa2:	d118      	bne.n	8003fd6 <HAL_PCD_EP_DB_Transmit+0x3bc>
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	647b      	str	r3, [r7, #68]	@ 0x44
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003fb2:	b29b      	uxth	r3, r3
 8003fb4:	461a      	mov	r2, r3
 8003fb6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003fb8:	4413      	add	r3, r2
 8003fba:	647b      	str	r3, [r7, #68]	@ 0x44
 8003fbc:	68bb      	ldr	r3, [r7, #8]
 8003fbe:	781b      	ldrb	r3, [r3, #0]
 8003fc0:	011a      	lsls	r2, r3, #4
 8003fc2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003fc4:	4413      	add	r3, r2
 8003fc6:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8003fca:	643b      	str	r3, [r7, #64]	@ 0x40
 8003fcc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003fd0:	b29a      	uxth	r2, r3
 8003fd2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003fd4:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	6818      	ldr	r0, [r3, #0]
 8003fda:	68bb      	ldr	r3, [r7, #8]
 8003fdc:	6959      	ldr	r1, [r3, #20]
 8003fde:	68bb      	ldr	r3, [r7, #8]
 8003fe0:	891a      	ldrh	r2, [r3, #8]
 8003fe2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003fe6:	b29b      	uxth	r3, r3
 8003fe8:	f004 fb55 	bl	8008696 <USB_WritePMA>
 8003fec:	e1e2      	b.n	80043b4 <HAL_PCD_EP_DB_Transmit+0x79a>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8003ff6:	b29b      	uxth	r3, r3
 8003ff8:	461a      	mov	r2, r3
 8003ffa:	68bb      	ldr	r3, [r7, #8]
 8003ffc:	781b      	ldrb	r3, [r3, #0]
 8003ffe:	00db      	lsls	r3, r3, #3
 8004000:	4413      	add	r3, r2
 8004002:	3306      	adds	r3, #6
 8004004:	005b      	lsls	r3, r3, #1
 8004006:	68fa      	ldr	r2, [r7, #12]
 8004008:	6812      	ldr	r2, [r2, #0]
 800400a:	4413      	add	r3, r2
 800400c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8004010:	881b      	ldrh	r3, [r3, #0]
 8004012:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004016:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86

    if (ep->xfer_len >= TxPctSize)
 800401a:	68bb      	ldr	r3, [r7, #8]
 800401c:	699a      	ldr	r2, [r3, #24]
 800401e:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8004022:	429a      	cmp	r2, r3
 8004024:	d307      	bcc.n	8004036 <HAL_PCD_EP_DB_Transmit+0x41c>
    {
      ep->xfer_len -= TxPctSize;
 8004026:	68bb      	ldr	r3, [r7, #8]
 8004028:	699a      	ldr	r2, [r3, #24]
 800402a:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800402e:	1ad2      	subs	r2, r2, r3
 8004030:	68bb      	ldr	r3, [r7, #8]
 8004032:	619a      	str	r2, [r3, #24]
 8004034:	e002      	b.n	800403c <HAL_PCD_EP_DB_Transmit+0x422>
    }
    else
    {
      ep->xfer_len = 0U;
 8004036:	68bb      	ldr	r3, [r7, #8]
 8004038:	2200      	movs	r2, #0
 800403a:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 800403c:	68bb      	ldr	r3, [r7, #8]
 800403e:	699b      	ldr	r3, [r3, #24]
 8004040:	2b00      	cmp	r3, #0
 8004042:	f040 80c0 	bne.w	80041c6 <HAL_PCD_EP_DB_Transmit+0x5ac>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8004046:	68bb      	ldr	r3, [r7, #8]
 8004048:	785b      	ldrb	r3, [r3, #1]
 800404a:	2b00      	cmp	r3, #0
 800404c:	d126      	bne.n	800409c <HAL_PCD_EP_DB_Transmit+0x482>
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800405c:	b29b      	uxth	r3, r3
 800405e:	461a      	mov	r2, r3
 8004060:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004062:	4413      	add	r3, r2
 8004064:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004066:	68bb      	ldr	r3, [r7, #8]
 8004068:	781b      	ldrb	r3, [r3, #0]
 800406a:	011a      	lsls	r2, r3, #4
 800406c:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800406e:	4413      	add	r3, r2
 8004070:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8004074:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004076:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004078:	881b      	ldrh	r3, [r3, #0]
 800407a:	b29b      	uxth	r3, r3
 800407c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004080:	b29a      	uxth	r2, r3
 8004082:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004084:	801a      	strh	r2, [r3, #0]
 8004086:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004088:	881b      	ldrh	r3, [r3, #0]
 800408a:	b29b      	uxth	r3, r3
 800408c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004090:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004094:	b29a      	uxth	r2, r3
 8004096:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004098:	801a      	strh	r2, [r3, #0]
 800409a:	e01a      	b.n	80040d2 <HAL_PCD_EP_DB_Transmit+0x4b8>
 800409c:	68bb      	ldr	r3, [r7, #8]
 800409e:	785b      	ldrb	r3, [r3, #1]
 80040a0:	2b01      	cmp	r3, #1
 80040a2:	d116      	bne.n	80040d2 <HAL_PCD_EP_DB_Transmit+0x4b8>
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	667b      	str	r3, [r7, #100]	@ 0x64
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80040b2:	b29b      	uxth	r3, r3
 80040b4:	461a      	mov	r2, r3
 80040b6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80040b8:	4413      	add	r3, r2
 80040ba:	667b      	str	r3, [r7, #100]	@ 0x64
 80040bc:	68bb      	ldr	r3, [r7, #8]
 80040be:	781b      	ldrb	r3, [r3, #0]
 80040c0:	011a      	lsls	r2, r3, #4
 80040c2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80040c4:	4413      	add	r3, r2
 80040c6:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80040ca:	663b      	str	r3, [r7, #96]	@ 0x60
 80040cc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80040ce:	2200      	movs	r2, #0
 80040d0:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	677b      	str	r3, [r7, #116]	@ 0x74
 80040d8:	68bb      	ldr	r3, [r7, #8]
 80040da:	785b      	ldrb	r3, [r3, #1]
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d12b      	bne.n	8004138 <HAL_PCD_EP_DB_Transmit+0x51e>
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80040ee:	b29b      	uxth	r3, r3
 80040f0:	461a      	mov	r2, r3
 80040f2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80040f4:	4413      	add	r3, r2
 80040f6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80040f8:	68bb      	ldr	r3, [r7, #8]
 80040fa:	781b      	ldrb	r3, [r3, #0]
 80040fc:	011a      	lsls	r2, r3, #4
 80040fe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004100:	4413      	add	r3, r2
 8004102:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8004106:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800410a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800410e:	881b      	ldrh	r3, [r3, #0]
 8004110:	b29b      	uxth	r3, r3
 8004112:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004116:	b29a      	uxth	r2, r3
 8004118:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800411c:	801a      	strh	r2, [r3, #0]
 800411e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004122:	881b      	ldrh	r3, [r3, #0]
 8004124:	b29b      	uxth	r3, r3
 8004126:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800412a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800412e:	b29a      	uxth	r2, r3
 8004130:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004134:	801a      	strh	r2, [r3, #0]
 8004136:	e017      	b.n	8004168 <HAL_PCD_EP_DB_Transmit+0x54e>
 8004138:	68bb      	ldr	r3, [r7, #8]
 800413a:	785b      	ldrb	r3, [r3, #1]
 800413c:	2b01      	cmp	r3, #1
 800413e:	d113      	bne.n	8004168 <HAL_PCD_EP_DB_Transmit+0x54e>
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8004148:	b29b      	uxth	r3, r3
 800414a:	461a      	mov	r2, r3
 800414c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800414e:	4413      	add	r3, r2
 8004150:	677b      	str	r3, [r7, #116]	@ 0x74
 8004152:	68bb      	ldr	r3, [r7, #8]
 8004154:	781b      	ldrb	r3, [r3, #0]
 8004156:	011a      	lsls	r2, r3, #4
 8004158:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800415a:	4413      	add	r3, r2
 800415c:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8004160:	673b      	str	r3, [r7, #112]	@ 0x70
 8004162:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004164:	2200      	movs	r2, #0
 8004166:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8004168:	68bb      	ldr	r3, [r7, #8]
 800416a:	781b      	ldrb	r3, [r3, #0]
 800416c:	4619      	mov	r1, r3
 800416e:	68f8      	ldr	r0, [r7, #12]
 8004170:	f006 f8d5 	bl	800a31e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8004174:	88fb      	ldrh	r3, [r7, #6]
 8004176:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800417a:	2b00      	cmp	r3, #0
 800417c:	f040 811a 	bne.w	80043b4 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	461a      	mov	r2, r3
 8004186:	68bb      	ldr	r3, [r7, #8]
 8004188:	781b      	ldrb	r3, [r3, #0]
 800418a:	009b      	lsls	r3, r3, #2
 800418c:	4413      	add	r3, r2
 800418e:	881b      	ldrh	r3, [r3, #0]
 8004190:	b29b      	uxth	r3, r3
 8004192:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004196:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800419a:	f8a7 3088 	strh.w	r3, [r7, #136]	@ 0x88
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	461a      	mov	r2, r3
 80041a4:	68bb      	ldr	r3, [r7, #8]
 80041a6:	781b      	ldrb	r3, [r3, #0]
 80041a8:	009b      	lsls	r3, r3, #2
 80041aa:	441a      	add	r2, r3
 80041ac:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 80041b0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80041b4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80041b8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80041bc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80041c0:	b29b      	uxth	r3, r3
 80041c2:	8013      	strh	r3, [r2, #0]
 80041c4:	e0f6      	b.n	80043b4 <HAL_PCD_EP_DB_Transmit+0x79a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80041c6:	88fb      	ldrh	r3, [r7, #6]
 80041c8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d121      	bne.n	8004214 <HAL_PCD_EP_DB_Transmit+0x5fa>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	461a      	mov	r2, r3
 80041d6:	68bb      	ldr	r3, [r7, #8]
 80041d8:	781b      	ldrb	r3, [r3, #0]
 80041da:	009b      	lsls	r3, r3, #2
 80041dc:	4413      	add	r3, r2
 80041de:	881b      	ldrh	r3, [r3, #0]
 80041e0:	b29b      	uxth	r3, r3
 80041e2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80041e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80041ea:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	461a      	mov	r2, r3
 80041f4:	68bb      	ldr	r3, [r7, #8]
 80041f6:	781b      	ldrb	r3, [r3, #0]
 80041f8:	009b      	lsls	r3, r3, #2
 80041fa:	441a      	add	r2, r3
 80041fc:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8004200:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8004204:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8004208:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800420c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004210:	b29b      	uxth	r3, r3
 8004212:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8004214:	68bb      	ldr	r3, [r7, #8]
 8004216:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800421a:	2b01      	cmp	r3, #1
 800421c:	f040 80ca 	bne.w	80043b4 <HAL_PCD_EP_DB_Transmit+0x79a>
      {
        ep->xfer_buff += TxPctSize;
 8004220:	68bb      	ldr	r3, [r7, #8]
 8004222:	695a      	ldr	r2, [r3, #20]
 8004224:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8004228:	441a      	add	r2, r3
 800422a:	68bb      	ldr	r3, [r7, #8]
 800422c:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 800422e:	68bb      	ldr	r3, [r7, #8]
 8004230:	69da      	ldr	r2, [r3, #28]
 8004232:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 8004236:	441a      	add	r2, r3
 8004238:	68bb      	ldr	r3, [r7, #8]
 800423a:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 800423c:	68bb      	ldr	r3, [r7, #8]
 800423e:	6a1a      	ldr	r2, [r3, #32]
 8004240:	68bb      	ldr	r3, [r7, #8]
 8004242:	691b      	ldr	r3, [r3, #16]
 8004244:	429a      	cmp	r2, r3
 8004246:	d30b      	bcc.n	8004260 <HAL_PCD_EP_DB_Transmit+0x646>
        {
          len = ep->maxpacket;
 8004248:	68bb      	ldr	r3, [r7, #8]
 800424a:	691b      	ldr	r3, [r3, #16]
 800424c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db -= len;
 8004250:	68bb      	ldr	r3, [r7, #8]
 8004252:	6a1a      	ldr	r2, [r3, #32]
 8004254:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004258:	1ad2      	subs	r2, r2, r3
 800425a:	68bb      	ldr	r3, [r7, #8]
 800425c:	621a      	str	r2, [r3, #32]
 800425e:	e017      	b.n	8004290 <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else if (ep->xfer_len_db == 0U)
 8004260:	68bb      	ldr	r3, [r7, #8]
 8004262:	6a1b      	ldr	r3, [r3, #32]
 8004264:	2b00      	cmp	r3, #0
 8004266:	d108      	bne.n	800427a <HAL_PCD_EP_DB_Transmit+0x660>
        {
          len = TxPctSize;
 8004268:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800426c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_fill_db = 0U;
 8004270:	68bb      	ldr	r3, [r7, #8]
 8004272:	2200      	movs	r2, #0
 8004274:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8004278:	e00a      	b.n	8004290 <HAL_PCD_EP_DB_Transmit+0x676>
        }
        else
        {
          len = ep->xfer_len_db;
 800427a:	68bb      	ldr	r3, [r7, #8]
 800427c:	6a1b      	ldr	r3, [r3, #32]
 800427e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db = 0U;
 8004282:	68bb      	ldr	r3, [r7, #8]
 8004284:	2200      	movs	r2, #0
 8004286:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8004288:	68bb      	ldr	r3, [r7, #8]
 800428a:	2200      	movs	r2, #0
 800428c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	657b      	str	r3, [r7, #84]	@ 0x54
 8004296:	68bb      	ldr	r3, [r7, #8]
 8004298:	785b      	ldrb	r3, [r3, #1]
 800429a:	2b00      	cmp	r3, #0
 800429c:	d165      	bne.n	800436a <HAL_PCD_EP_DB_Transmit+0x750>
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80042ac:	b29b      	uxth	r3, r3
 80042ae:	461a      	mov	r2, r3
 80042b0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80042b2:	4413      	add	r3, r2
 80042b4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80042b6:	68bb      	ldr	r3, [r7, #8]
 80042b8:	781b      	ldrb	r3, [r3, #0]
 80042ba:	011a      	lsls	r2, r3, #4
 80042bc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80042be:	4413      	add	r3, r2
 80042c0:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80042c4:	65bb      	str	r3, [r7, #88]	@ 0x58
 80042c6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80042c8:	881b      	ldrh	r3, [r3, #0]
 80042ca:	b29b      	uxth	r3, r3
 80042cc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80042d0:	b29a      	uxth	r2, r3
 80042d2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80042d4:	801a      	strh	r2, [r3, #0]
 80042d6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80042da:	2b3e      	cmp	r3, #62	@ 0x3e
 80042dc:	d91d      	bls.n	800431a <HAL_PCD_EP_DB_Transmit+0x700>
 80042de:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80042e2:	095b      	lsrs	r3, r3, #5
 80042e4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80042e6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80042ea:	f003 031f 	and.w	r3, r3, #31
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d102      	bne.n	80042f8 <HAL_PCD_EP_DB_Transmit+0x6de>
 80042f2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80042f4:	3b01      	subs	r3, #1
 80042f6:	66bb      	str	r3, [r7, #104]	@ 0x68
 80042f8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80042fa:	881b      	ldrh	r3, [r3, #0]
 80042fc:	b29a      	uxth	r2, r3
 80042fe:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8004300:	b29b      	uxth	r3, r3
 8004302:	029b      	lsls	r3, r3, #10
 8004304:	b29b      	uxth	r3, r3
 8004306:	4313      	orrs	r3, r2
 8004308:	b29b      	uxth	r3, r3
 800430a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800430e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004312:	b29a      	uxth	r2, r3
 8004314:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004316:	801a      	strh	r2, [r3, #0]
 8004318:	e041      	b.n	800439e <HAL_PCD_EP_DB_Transmit+0x784>
 800431a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800431e:	2b00      	cmp	r3, #0
 8004320:	d10a      	bne.n	8004338 <HAL_PCD_EP_DB_Transmit+0x71e>
 8004322:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004324:	881b      	ldrh	r3, [r3, #0]
 8004326:	b29b      	uxth	r3, r3
 8004328:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800432c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004330:	b29a      	uxth	r2, r3
 8004332:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004334:	801a      	strh	r2, [r3, #0]
 8004336:	e032      	b.n	800439e <HAL_PCD_EP_DB_Transmit+0x784>
 8004338:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800433c:	085b      	lsrs	r3, r3, #1
 800433e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004340:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004344:	f003 0301 	and.w	r3, r3, #1
 8004348:	2b00      	cmp	r3, #0
 800434a:	d002      	beq.n	8004352 <HAL_PCD_EP_DB_Transmit+0x738>
 800434c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800434e:	3301      	adds	r3, #1
 8004350:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004352:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004354:	881b      	ldrh	r3, [r3, #0]
 8004356:	b29a      	uxth	r2, r3
 8004358:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800435a:	b29b      	uxth	r3, r3
 800435c:	029b      	lsls	r3, r3, #10
 800435e:	b29b      	uxth	r3, r3
 8004360:	4313      	orrs	r3, r2
 8004362:	b29a      	uxth	r2, r3
 8004364:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004366:	801a      	strh	r2, [r3, #0]
 8004368:	e019      	b.n	800439e <HAL_PCD_EP_DB_Transmit+0x784>
 800436a:	68bb      	ldr	r3, [r7, #8]
 800436c:	785b      	ldrb	r3, [r3, #1]
 800436e:	2b01      	cmp	r3, #1
 8004370:	d115      	bne.n	800439e <HAL_PCD_EP_DB_Transmit+0x784>
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800437a:	b29b      	uxth	r3, r3
 800437c:	461a      	mov	r2, r3
 800437e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004380:	4413      	add	r3, r2
 8004382:	657b      	str	r3, [r7, #84]	@ 0x54
 8004384:	68bb      	ldr	r3, [r7, #8]
 8004386:	781b      	ldrb	r3, [r3, #0]
 8004388:	011a      	lsls	r2, r3, #4
 800438a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800438c:	4413      	add	r3, r2
 800438e:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8004392:	653b      	str	r3, [r7, #80]	@ 0x50
 8004394:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004398:	b29a      	uxth	r2, r3
 800439a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800439c:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	6818      	ldr	r0, [r3, #0]
 80043a2:	68bb      	ldr	r3, [r7, #8]
 80043a4:	6959      	ldr	r1, [r3, #20]
 80043a6:	68bb      	ldr	r3, [r7, #8]
 80043a8:	895a      	ldrh	r2, [r3, #10]
 80043aa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80043ae:	b29b      	uxth	r3, r3
 80043b0:	f004 f971 	bl	8008696 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	461a      	mov	r2, r3
 80043ba:	68bb      	ldr	r3, [r7, #8]
 80043bc:	781b      	ldrb	r3, [r3, #0]
 80043be:	009b      	lsls	r3, r3, #2
 80043c0:	4413      	add	r3, r2
 80043c2:	881b      	ldrh	r3, [r3, #0]
 80043c4:	b29b      	uxth	r3, r3
 80043c6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80043ca:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80043ce:	82bb      	strh	r3, [r7, #20]
 80043d0:	8abb      	ldrh	r3, [r7, #20]
 80043d2:	f083 0310 	eor.w	r3, r3, #16
 80043d6:	82bb      	strh	r3, [r7, #20]
 80043d8:	8abb      	ldrh	r3, [r7, #20]
 80043da:	f083 0320 	eor.w	r3, r3, #32
 80043de:	82bb      	strh	r3, [r7, #20]
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	461a      	mov	r2, r3
 80043e6:	68bb      	ldr	r3, [r7, #8]
 80043e8:	781b      	ldrb	r3, [r3, #0]
 80043ea:	009b      	lsls	r3, r3, #2
 80043ec:	441a      	add	r2, r3
 80043ee:	8abb      	ldrh	r3, [r7, #20]
 80043f0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80043f4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80043f8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80043fc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004400:	b29b      	uxth	r3, r3
 8004402:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8004404:	2300      	movs	r3, #0
}
 8004406:	4618      	mov	r0, r3
 8004408:	3790      	adds	r7, #144	@ 0x90
 800440a:	46bd      	mov	sp, r7
 800440c:	bd80      	pop	{r7, pc}

0800440e <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 800440e:	b480      	push	{r7}
 8004410:	b087      	sub	sp, #28
 8004412:	af00      	add	r7, sp, #0
 8004414:	60f8      	str	r0, [r7, #12]
 8004416:	607b      	str	r3, [r7, #4]
 8004418:	460b      	mov	r3, r1
 800441a:	817b      	strh	r3, [r7, #10]
 800441c:	4613      	mov	r3, r2
 800441e:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8004420:	897b      	ldrh	r3, [r7, #10]
 8004422:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004426:	b29b      	uxth	r3, r3
 8004428:	2b00      	cmp	r3, #0
 800442a:	d00b      	beq.n	8004444 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800442c:	897b      	ldrh	r3, [r7, #10]
 800442e:	f003 0207 	and.w	r2, r3, #7
 8004432:	4613      	mov	r3, r2
 8004434:	009b      	lsls	r3, r3, #2
 8004436:	4413      	add	r3, r2
 8004438:	00db      	lsls	r3, r3, #3
 800443a:	3310      	adds	r3, #16
 800443c:	68fa      	ldr	r2, [r7, #12]
 800443e:	4413      	add	r3, r2
 8004440:	617b      	str	r3, [r7, #20]
 8004442:	e009      	b.n	8004458 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004444:	897a      	ldrh	r2, [r7, #10]
 8004446:	4613      	mov	r3, r2
 8004448:	009b      	lsls	r3, r3, #2
 800444a:	4413      	add	r3, r2
 800444c:	00db      	lsls	r3, r3, #3
 800444e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8004452:	68fa      	ldr	r2, [r7, #12]
 8004454:	4413      	add	r3, r2
 8004456:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8004458:	893b      	ldrh	r3, [r7, #8]
 800445a:	2b00      	cmp	r3, #0
 800445c:	d107      	bne.n	800446e <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 800445e:	697b      	ldr	r3, [r7, #20]
 8004460:	2200      	movs	r2, #0
 8004462:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	b29a      	uxth	r2, r3
 8004468:	697b      	ldr	r3, [r7, #20]
 800446a:	80da      	strh	r2, [r3, #6]
 800446c:	e00b      	b.n	8004486 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 800446e:	697b      	ldr	r3, [r7, #20]
 8004470:	2201      	movs	r2, #1
 8004472:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	b29a      	uxth	r2, r3
 8004478:	697b      	ldr	r3, [r7, #20]
 800447a:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	0c1b      	lsrs	r3, r3, #16
 8004480:	b29a      	uxth	r2, r3
 8004482:	697b      	ldr	r3, [r7, #20]
 8004484:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8004486:	2300      	movs	r3, #0
}
 8004488:	4618      	mov	r0, r3
 800448a:	371c      	adds	r7, #28
 800448c:	46bd      	mov	sp, r7
 800448e:	bc80      	pop	{r7}
 8004490:	4770      	bx	lr
	...

08004494 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004494:	b580      	push	{r7, lr}
 8004496:	b086      	sub	sp, #24
 8004498:	af00      	add	r7, sp, #0
 800449a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d101      	bne.n	80044a6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80044a2:	2301      	movs	r3, #1
 80044a4:	e272      	b.n	800498c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	f003 0301 	and.w	r3, r3, #1
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	f000 8087 	beq.w	80045c2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80044b4:	4b92      	ldr	r3, [pc, #584]	@ (8004700 <HAL_RCC_OscConfig+0x26c>)
 80044b6:	685b      	ldr	r3, [r3, #4]
 80044b8:	f003 030c 	and.w	r3, r3, #12
 80044bc:	2b04      	cmp	r3, #4
 80044be:	d00c      	beq.n	80044da <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80044c0:	4b8f      	ldr	r3, [pc, #572]	@ (8004700 <HAL_RCC_OscConfig+0x26c>)
 80044c2:	685b      	ldr	r3, [r3, #4]
 80044c4:	f003 030c 	and.w	r3, r3, #12
 80044c8:	2b08      	cmp	r3, #8
 80044ca:	d112      	bne.n	80044f2 <HAL_RCC_OscConfig+0x5e>
 80044cc:	4b8c      	ldr	r3, [pc, #560]	@ (8004700 <HAL_RCC_OscConfig+0x26c>)
 80044ce:	685b      	ldr	r3, [r3, #4]
 80044d0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80044d4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80044d8:	d10b      	bne.n	80044f2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80044da:	4b89      	ldr	r3, [pc, #548]	@ (8004700 <HAL_RCC_OscConfig+0x26c>)
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d06c      	beq.n	80045c0 <HAL_RCC_OscConfig+0x12c>
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	685b      	ldr	r3, [r3, #4]
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d168      	bne.n	80045c0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80044ee:	2301      	movs	r3, #1
 80044f0:	e24c      	b.n	800498c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	685b      	ldr	r3, [r3, #4]
 80044f6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80044fa:	d106      	bne.n	800450a <HAL_RCC_OscConfig+0x76>
 80044fc:	4b80      	ldr	r3, [pc, #512]	@ (8004700 <HAL_RCC_OscConfig+0x26c>)
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	4a7f      	ldr	r2, [pc, #508]	@ (8004700 <HAL_RCC_OscConfig+0x26c>)
 8004502:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004506:	6013      	str	r3, [r2, #0]
 8004508:	e02e      	b.n	8004568 <HAL_RCC_OscConfig+0xd4>
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	685b      	ldr	r3, [r3, #4]
 800450e:	2b00      	cmp	r3, #0
 8004510:	d10c      	bne.n	800452c <HAL_RCC_OscConfig+0x98>
 8004512:	4b7b      	ldr	r3, [pc, #492]	@ (8004700 <HAL_RCC_OscConfig+0x26c>)
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	4a7a      	ldr	r2, [pc, #488]	@ (8004700 <HAL_RCC_OscConfig+0x26c>)
 8004518:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800451c:	6013      	str	r3, [r2, #0]
 800451e:	4b78      	ldr	r3, [pc, #480]	@ (8004700 <HAL_RCC_OscConfig+0x26c>)
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	4a77      	ldr	r2, [pc, #476]	@ (8004700 <HAL_RCC_OscConfig+0x26c>)
 8004524:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004528:	6013      	str	r3, [r2, #0]
 800452a:	e01d      	b.n	8004568 <HAL_RCC_OscConfig+0xd4>
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	685b      	ldr	r3, [r3, #4]
 8004530:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004534:	d10c      	bne.n	8004550 <HAL_RCC_OscConfig+0xbc>
 8004536:	4b72      	ldr	r3, [pc, #456]	@ (8004700 <HAL_RCC_OscConfig+0x26c>)
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	4a71      	ldr	r2, [pc, #452]	@ (8004700 <HAL_RCC_OscConfig+0x26c>)
 800453c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004540:	6013      	str	r3, [r2, #0]
 8004542:	4b6f      	ldr	r3, [pc, #444]	@ (8004700 <HAL_RCC_OscConfig+0x26c>)
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	4a6e      	ldr	r2, [pc, #440]	@ (8004700 <HAL_RCC_OscConfig+0x26c>)
 8004548:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800454c:	6013      	str	r3, [r2, #0]
 800454e:	e00b      	b.n	8004568 <HAL_RCC_OscConfig+0xd4>
 8004550:	4b6b      	ldr	r3, [pc, #428]	@ (8004700 <HAL_RCC_OscConfig+0x26c>)
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	4a6a      	ldr	r2, [pc, #424]	@ (8004700 <HAL_RCC_OscConfig+0x26c>)
 8004556:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800455a:	6013      	str	r3, [r2, #0]
 800455c:	4b68      	ldr	r3, [pc, #416]	@ (8004700 <HAL_RCC_OscConfig+0x26c>)
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	4a67      	ldr	r2, [pc, #412]	@ (8004700 <HAL_RCC_OscConfig+0x26c>)
 8004562:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004566:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	685b      	ldr	r3, [r3, #4]
 800456c:	2b00      	cmp	r3, #0
 800456e:	d013      	beq.n	8004598 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004570:	f7fd fb40 	bl	8001bf4 <HAL_GetTick>
 8004574:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004576:	e008      	b.n	800458a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004578:	f7fd fb3c 	bl	8001bf4 <HAL_GetTick>
 800457c:	4602      	mov	r2, r0
 800457e:	693b      	ldr	r3, [r7, #16]
 8004580:	1ad3      	subs	r3, r2, r3
 8004582:	2b64      	cmp	r3, #100	@ 0x64
 8004584:	d901      	bls.n	800458a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004586:	2303      	movs	r3, #3
 8004588:	e200      	b.n	800498c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800458a:	4b5d      	ldr	r3, [pc, #372]	@ (8004700 <HAL_RCC_OscConfig+0x26c>)
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004592:	2b00      	cmp	r3, #0
 8004594:	d0f0      	beq.n	8004578 <HAL_RCC_OscConfig+0xe4>
 8004596:	e014      	b.n	80045c2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004598:	f7fd fb2c 	bl	8001bf4 <HAL_GetTick>
 800459c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800459e:	e008      	b.n	80045b2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80045a0:	f7fd fb28 	bl	8001bf4 <HAL_GetTick>
 80045a4:	4602      	mov	r2, r0
 80045a6:	693b      	ldr	r3, [r7, #16]
 80045a8:	1ad3      	subs	r3, r2, r3
 80045aa:	2b64      	cmp	r3, #100	@ 0x64
 80045ac:	d901      	bls.n	80045b2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80045ae:	2303      	movs	r3, #3
 80045b0:	e1ec      	b.n	800498c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80045b2:	4b53      	ldr	r3, [pc, #332]	@ (8004700 <HAL_RCC_OscConfig+0x26c>)
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d1f0      	bne.n	80045a0 <HAL_RCC_OscConfig+0x10c>
 80045be:	e000      	b.n	80045c2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80045c0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	f003 0302 	and.w	r3, r3, #2
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d063      	beq.n	8004696 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80045ce:	4b4c      	ldr	r3, [pc, #304]	@ (8004700 <HAL_RCC_OscConfig+0x26c>)
 80045d0:	685b      	ldr	r3, [r3, #4]
 80045d2:	f003 030c 	and.w	r3, r3, #12
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d00b      	beq.n	80045f2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80045da:	4b49      	ldr	r3, [pc, #292]	@ (8004700 <HAL_RCC_OscConfig+0x26c>)
 80045dc:	685b      	ldr	r3, [r3, #4]
 80045de:	f003 030c 	and.w	r3, r3, #12
 80045e2:	2b08      	cmp	r3, #8
 80045e4:	d11c      	bne.n	8004620 <HAL_RCC_OscConfig+0x18c>
 80045e6:	4b46      	ldr	r3, [pc, #280]	@ (8004700 <HAL_RCC_OscConfig+0x26c>)
 80045e8:	685b      	ldr	r3, [r3, #4]
 80045ea:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80045ee:	2b00      	cmp	r3, #0
 80045f0:	d116      	bne.n	8004620 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80045f2:	4b43      	ldr	r3, [pc, #268]	@ (8004700 <HAL_RCC_OscConfig+0x26c>)
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	f003 0302 	and.w	r3, r3, #2
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d005      	beq.n	800460a <HAL_RCC_OscConfig+0x176>
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	691b      	ldr	r3, [r3, #16]
 8004602:	2b01      	cmp	r3, #1
 8004604:	d001      	beq.n	800460a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004606:	2301      	movs	r3, #1
 8004608:	e1c0      	b.n	800498c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800460a:	4b3d      	ldr	r3, [pc, #244]	@ (8004700 <HAL_RCC_OscConfig+0x26c>)
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	695b      	ldr	r3, [r3, #20]
 8004616:	00db      	lsls	r3, r3, #3
 8004618:	4939      	ldr	r1, [pc, #228]	@ (8004700 <HAL_RCC_OscConfig+0x26c>)
 800461a:	4313      	orrs	r3, r2
 800461c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800461e:	e03a      	b.n	8004696 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	691b      	ldr	r3, [r3, #16]
 8004624:	2b00      	cmp	r3, #0
 8004626:	d020      	beq.n	800466a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004628:	4b36      	ldr	r3, [pc, #216]	@ (8004704 <HAL_RCC_OscConfig+0x270>)
 800462a:	2201      	movs	r2, #1
 800462c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800462e:	f7fd fae1 	bl	8001bf4 <HAL_GetTick>
 8004632:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004634:	e008      	b.n	8004648 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004636:	f7fd fadd 	bl	8001bf4 <HAL_GetTick>
 800463a:	4602      	mov	r2, r0
 800463c:	693b      	ldr	r3, [r7, #16]
 800463e:	1ad3      	subs	r3, r2, r3
 8004640:	2b02      	cmp	r3, #2
 8004642:	d901      	bls.n	8004648 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004644:	2303      	movs	r3, #3
 8004646:	e1a1      	b.n	800498c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004648:	4b2d      	ldr	r3, [pc, #180]	@ (8004700 <HAL_RCC_OscConfig+0x26c>)
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f003 0302 	and.w	r3, r3, #2
 8004650:	2b00      	cmp	r3, #0
 8004652:	d0f0      	beq.n	8004636 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004654:	4b2a      	ldr	r3, [pc, #168]	@ (8004700 <HAL_RCC_OscConfig+0x26c>)
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	695b      	ldr	r3, [r3, #20]
 8004660:	00db      	lsls	r3, r3, #3
 8004662:	4927      	ldr	r1, [pc, #156]	@ (8004700 <HAL_RCC_OscConfig+0x26c>)
 8004664:	4313      	orrs	r3, r2
 8004666:	600b      	str	r3, [r1, #0]
 8004668:	e015      	b.n	8004696 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800466a:	4b26      	ldr	r3, [pc, #152]	@ (8004704 <HAL_RCC_OscConfig+0x270>)
 800466c:	2200      	movs	r2, #0
 800466e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004670:	f7fd fac0 	bl	8001bf4 <HAL_GetTick>
 8004674:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004676:	e008      	b.n	800468a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004678:	f7fd fabc 	bl	8001bf4 <HAL_GetTick>
 800467c:	4602      	mov	r2, r0
 800467e:	693b      	ldr	r3, [r7, #16]
 8004680:	1ad3      	subs	r3, r2, r3
 8004682:	2b02      	cmp	r3, #2
 8004684:	d901      	bls.n	800468a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004686:	2303      	movs	r3, #3
 8004688:	e180      	b.n	800498c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800468a:	4b1d      	ldr	r3, [pc, #116]	@ (8004700 <HAL_RCC_OscConfig+0x26c>)
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	f003 0302 	and.w	r3, r3, #2
 8004692:	2b00      	cmp	r3, #0
 8004694:	d1f0      	bne.n	8004678 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	f003 0308 	and.w	r3, r3, #8
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d03a      	beq.n	8004718 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	699b      	ldr	r3, [r3, #24]
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d019      	beq.n	80046de <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80046aa:	4b17      	ldr	r3, [pc, #92]	@ (8004708 <HAL_RCC_OscConfig+0x274>)
 80046ac:	2201      	movs	r2, #1
 80046ae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80046b0:	f7fd faa0 	bl	8001bf4 <HAL_GetTick>
 80046b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80046b6:	e008      	b.n	80046ca <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80046b8:	f7fd fa9c 	bl	8001bf4 <HAL_GetTick>
 80046bc:	4602      	mov	r2, r0
 80046be:	693b      	ldr	r3, [r7, #16]
 80046c0:	1ad3      	subs	r3, r2, r3
 80046c2:	2b02      	cmp	r3, #2
 80046c4:	d901      	bls.n	80046ca <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80046c6:	2303      	movs	r3, #3
 80046c8:	e160      	b.n	800498c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80046ca:	4b0d      	ldr	r3, [pc, #52]	@ (8004700 <HAL_RCC_OscConfig+0x26c>)
 80046cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046ce:	f003 0302 	and.w	r3, r3, #2
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d0f0      	beq.n	80046b8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80046d6:	2001      	movs	r0, #1
 80046d8:	f000 fa9c 	bl	8004c14 <RCC_Delay>
 80046dc:	e01c      	b.n	8004718 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80046de:	4b0a      	ldr	r3, [pc, #40]	@ (8004708 <HAL_RCC_OscConfig+0x274>)
 80046e0:	2200      	movs	r2, #0
 80046e2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80046e4:	f7fd fa86 	bl	8001bf4 <HAL_GetTick>
 80046e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80046ea:	e00f      	b.n	800470c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80046ec:	f7fd fa82 	bl	8001bf4 <HAL_GetTick>
 80046f0:	4602      	mov	r2, r0
 80046f2:	693b      	ldr	r3, [r7, #16]
 80046f4:	1ad3      	subs	r3, r2, r3
 80046f6:	2b02      	cmp	r3, #2
 80046f8:	d908      	bls.n	800470c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80046fa:	2303      	movs	r3, #3
 80046fc:	e146      	b.n	800498c <HAL_RCC_OscConfig+0x4f8>
 80046fe:	bf00      	nop
 8004700:	40021000 	.word	0x40021000
 8004704:	42420000 	.word	0x42420000
 8004708:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800470c:	4b92      	ldr	r3, [pc, #584]	@ (8004958 <HAL_RCC_OscConfig+0x4c4>)
 800470e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004710:	f003 0302 	and.w	r3, r3, #2
 8004714:	2b00      	cmp	r3, #0
 8004716:	d1e9      	bne.n	80046ec <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	f003 0304 	and.w	r3, r3, #4
 8004720:	2b00      	cmp	r3, #0
 8004722:	f000 80a6 	beq.w	8004872 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004726:	2300      	movs	r3, #0
 8004728:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800472a:	4b8b      	ldr	r3, [pc, #556]	@ (8004958 <HAL_RCC_OscConfig+0x4c4>)
 800472c:	69db      	ldr	r3, [r3, #28]
 800472e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004732:	2b00      	cmp	r3, #0
 8004734:	d10d      	bne.n	8004752 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004736:	4b88      	ldr	r3, [pc, #544]	@ (8004958 <HAL_RCC_OscConfig+0x4c4>)
 8004738:	69db      	ldr	r3, [r3, #28]
 800473a:	4a87      	ldr	r2, [pc, #540]	@ (8004958 <HAL_RCC_OscConfig+0x4c4>)
 800473c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004740:	61d3      	str	r3, [r2, #28]
 8004742:	4b85      	ldr	r3, [pc, #532]	@ (8004958 <HAL_RCC_OscConfig+0x4c4>)
 8004744:	69db      	ldr	r3, [r3, #28]
 8004746:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800474a:	60bb      	str	r3, [r7, #8]
 800474c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800474e:	2301      	movs	r3, #1
 8004750:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004752:	4b82      	ldr	r3, [pc, #520]	@ (800495c <HAL_RCC_OscConfig+0x4c8>)
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800475a:	2b00      	cmp	r3, #0
 800475c:	d118      	bne.n	8004790 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800475e:	4b7f      	ldr	r3, [pc, #508]	@ (800495c <HAL_RCC_OscConfig+0x4c8>)
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	4a7e      	ldr	r2, [pc, #504]	@ (800495c <HAL_RCC_OscConfig+0x4c8>)
 8004764:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004768:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800476a:	f7fd fa43 	bl	8001bf4 <HAL_GetTick>
 800476e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004770:	e008      	b.n	8004784 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004772:	f7fd fa3f 	bl	8001bf4 <HAL_GetTick>
 8004776:	4602      	mov	r2, r0
 8004778:	693b      	ldr	r3, [r7, #16]
 800477a:	1ad3      	subs	r3, r2, r3
 800477c:	2b64      	cmp	r3, #100	@ 0x64
 800477e:	d901      	bls.n	8004784 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004780:	2303      	movs	r3, #3
 8004782:	e103      	b.n	800498c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004784:	4b75      	ldr	r3, [pc, #468]	@ (800495c <HAL_RCC_OscConfig+0x4c8>)
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800478c:	2b00      	cmp	r3, #0
 800478e:	d0f0      	beq.n	8004772 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	68db      	ldr	r3, [r3, #12]
 8004794:	2b01      	cmp	r3, #1
 8004796:	d106      	bne.n	80047a6 <HAL_RCC_OscConfig+0x312>
 8004798:	4b6f      	ldr	r3, [pc, #444]	@ (8004958 <HAL_RCC_OscConfig+0x4c4>)
 800479a:	6a1b      	ldr	r3, [r3, #32]
 800479c:	4a6e      	ldr	r2, [pc, #440]	@ (8004958 <HAL_RCC_OscConfig+0x4c4>)
 800479e:	f043 0301 	orr.w	r3, r3, #1
 80047a2:	6213      	str	r3, [r2, #32]
 80047a4:	e02d      	b.n	8004802 <HAL_RCC_OscConfig+0x36e>
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	68db      	ldr	r3, [r3, #12]
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d10c      	bne.n	80047c8 <HAL_RCC_OscConfig+0x334>
 80047ae:	4b6a      	ldr	r3, [pc, #424]	@ (8004958 <HAL_RCC_OscConfig+0x4c4>)
 80047b0:	6a1b      	ldr	r3, [r3, #32]
 80047b2:	4a69      	ldr	r2, [pc, #420]	@ (8004958 <HAL_RCC_OscConfig+0x4c4>)
 80047b4:	f023 0301 	bic.w	r3, r3, #1
 80047b8:	6213      	str	r3, [r2, #32]
 80047ba:	4b67      	ldr	r3, [pc, #412]	@ (8004958 <HAL_RCC_OscConfig+0x4c4>)
 80047bc:	6a1b      	ldr	r3, [r3, #32]
 80047be:	4a66      	ldr	r2, [pc, #408]	@ (8004958 <HAL_RCC_OscConfig+0x4c4>)
 80047c0:	f023 0304 	bic.w	r3, r3, #4
 80047c4:	6213      	str	r3, [r2, #32]
 80047c6:	e01c      	b.n	8004802 <HAL_RCC_OscConfig+0x36e>
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	68db      	ldr	r3, [r3, #12]
 80047cc:	2b05      	cmp	r3, #5
 80047ce:	d10c      	bne.n	80047ea <HAL_RCC_OscConfig+0x356>
 80047d0:	4b61      	ldr	r3, [pc, #388]	@ (8004958 <HAL_RCC_OscConfig+0x4c4>)
 80047d2:	6a1b      	ldr	r3, [r3, #32]
 80047d4:	4a60      	ldr	r2, [pc, #384]	@ (8004958 <HAL_RCC_OscConfig+0x4c4>)
 80047d6:	f043 0304 	orr.w	r3, r3, #4
 80047da:	6213      	str	r3, [r2, #32]
 80047dc:	4b5e      	ldr	r3, [pc, #376]	@ (8004958 <HAL_RCC_OscConfig+0x4c4>)
 80047de:	6a1b      	ldr	r3, [r3, #32]
 80047e0:	4a5d      	ldr	r2, [pc, #372]	@ (8004958 <HAL_RCC_OscConfig+0x4c4>)
 80047e2:	f043 0301 	orr.w	r3, r3, #1
 80047e6:	6213      	str	r3, [r2, #32]
 80047e8:	e00b      	b.n	8004802 <HAL_RCC_OscConfig+0x36e>
 80047ea:	4b5b      	ldr	r3, [pc, #364]	@ (8004958 <HAL_RCC_OscConfig+0x4c4>)
 80047ec:	6a1b      	ldr	r3, [r3, #32]
 80047ee:	4a5a      	ldr	r2, [pc, #360]	@ (8004958 <HAL_RCC_OscConfig+0x4c4>)
 80047f0:	f023 0301 	bic.w	r3, r3, #1
 80047f4:	6213      	str	r3, [r2, #32]
 80047f6:	4b58      	ldr	r3, [pc, #352]	@ (8004958 <HAL_RCC_OscConfig+0x4c4>)
 80047f8:	6a1b      	ldr	r3, [r3, #32]
 80047fa:	4a57      	ldr	r2, [pc, #348]	@ (8004958 <HAL_RCC_OscConfig+0x4c4>)
 80047fc:	f023 0304 	bic.w	r3, r3, #4
 8004800:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	68db      	ldr	r3, [r3, #12]
 8004806:	2b00      	cmp	r3, #0
 8004808:	d015      	beq.n	8004836 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800480a:	f7fd f9f3 	bl	8001bf4 <HAL_GetTick>
 800480e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004810:	e00a      	b.n	8004828 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004812:	f7fd f9ef 	bl	8001bf4 <HAL_GetTick>
 8004816:	4602      	mov	r2, r0
 8004818:	693b      	ldr	r3, [r7, #16]
 800481a:	1ad3      	subs	r3, r2, r3
 800481c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004820:	4293      	cmp	r3, r2
 8004822:	d901      	bls.n	8004828 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004824:	2303      	movs	r3, #3
 8004826:	e0b1      	b.n	800498c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004828:	4b4b      	ldr	r3, [pc, #300]	@ (8004958 <HAL_RCC_OscConfig+0x4c4>)
 800482a:	6a1b      	ldr	r3, [r3, #32]
 800482c:	f003 0302 	and.w	r3, r3, #2
 8004830:	2b00      	cmp	r3, #0
 8004832:	d0ee      	beq.n	8004812 <HAL_RCC_OscConfig+0x37e>
 8004834:	e014      	b.n	8004860 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004836:	f7fd f9dd 	bl	8001bf4 <HAL_GetTick>
 800483a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800483c:	e00a      	b.n	8004854 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800483e:	f7fd f9d9 	bl	8001bf4 <HAL_GetTick>
 8004842:	4602      	mov	r2, r0
 8004844:	693b      	ldr	r3, [r7, #16]
 8004846:	1ad3      	subs	r3, r2, r3
 8004848:	f241 3288 	movw	r2, #5000	@ 0x1388
 800484c:	4293      	cmp	r3, r2
 800484e:	d901      	bls.n	8004854 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004850:	2303      	movs	r3, #3
 8004852:	e09b      	b.n	800498c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004854:	4b40      	ldr	r3, [pc, #256]	@ (8004958 <HAL_RCC_OscConfig+0x4c4>)
 8004856:	6a1b      	ldr	r3, [r3, #32]
 8004858:	f003 0302 	and.w	r3, r3, #2
 800485c:	2b00      	cmp	r3, #0
 800485e:	d1ee      	bne.n	800483e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004860:	7dfb      	ldrb	r3, [r7, #23]
 8004862:	2b01      	cmp	r3, #1
 8004864:	d105      	bne.n	8004872 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004866:	4b3c      	ldr	r3, [pc, #240]	@ (8004958 <HAL_RCC_OscConfig+0x4c4>)
 8004868:	69db      	ldr	r3, [r3, #28]
 800486a:	4a3b      	ldr	r2, [pc, #236]	@ (8004958 <HAL_RCC_OscConfig+0x4c4>)
 800486c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004870:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	69db      	ldr	r3, [r3, #28]
 8004876:	2b00      	cmp	r3, #0
 8004878:	f000 8087 	beq.w	800498a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800487c:	4b36      	ldr	r3, [pc, #216]	@ (8004958 <HAL_RCC_OscConfig+0x4c4>)
 800487e:	685b      	ldr	r3, [r3, #4]
 8004880:	f003 030c 	and.w	r3, r3, #12
 8004884:	2b08      	cmp	r3, #8
 8004886:	d061      	beq.n	800494c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	69db      	ldr	r3, [r3, #28]
 800488c:	2b02      	cmp	r3, #2
 800488e:	d146      	bne.n	800491e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004890:	4b33      	ldr	r3, [pc, #204]	@ (8004960 <HAL_RCC_OscConfig+0x4cc>)
 8004892:	2200      	movs	r2, #0
 8004894:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004896:	f7fd f9ad 	bl	8001bf4 <HAL_GetTick>
 800489a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800489c:	e008      	b.n	80048b0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800489e:	f7fd f9a9 	bl	8001bf4 <HAL_GetTick>
 80048a2:	4602      	mov	r2, r0
 80048a4:	693b      	ldr	r3, [r7, #16]
 80048a6:	1ad3      	subs	r3, r2, r3
 80048a8:	2b02      	cmp	r3, #2
 80048aa:	d901      	bls.n	80048b0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80048ac:	2303      	movs	r3, #3
 80048ae:	e06d      	b.n	800498c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80048b0:	4b29      	ldr	r3, [pc, #164]	@ (8004958 <HAL_RCC_OscConfig+0x4c4>)
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d1f0      	bne.n	800489e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	6a1b      	ldr	r3, [r3, #32]
 80048c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80048c4:	d108      	bne.n	80048d8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80048c6:	4b24      	ldr	r3, [pc, #144]	@ (8004958 <HAL_RCC_OscConfig+0x4c4>)
 80048c8:	685b      	ldr	r3, [r3, #4]
 80048ca:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	689b      	ldr	r3, [r3, #8]
 80048d2:	4921      	ldr	r1, [pc, #132]	@ (8004958 <HAL_RCC_OscConfig+0x4c4>)
 80048d4:	4313      	orrs	r3, r2
 80048d6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80048d8:	4b1f      	ldr	r3, [pc, #124]	@ (8004958 <HAL_RCC_OscConfig+0x4c4>)
 80048da:	685b      	ldr	r3, [r3, #4]
 80048dc:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	6a19      	ldr	r1, [r3, #32]
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048e8:	430b      	orrs	r3, r1
 80048ea:	491b      	ldr	r1, [pc, #108]	@ (8004958 <HAL_RCC_OscConfig+0x4c4>)
 80048ec:	4313      	orrs	r3, r2
 80048ee:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80048f0:	4b1b      	ldr	r3, [pc, #108]	@ (8004960 <HAL_RCC_OscConfig+0x4cc>)
 80048f2:	2201      	movs	r2, #1
 80048f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80048f6:	f7fd f97d 	bl	8001bf4 <HAL_GetTick>
 80048fa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80048fc:	e008      	b.n	8004910 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80048fe:	f7fd f979 	bl	8001bf4 <HAL_GetTick>
 8004902:	4602      	mov	r2, r0
 8004904:	693b      	ldr	r3, [r7, #16]
 8004906:	1ad3      	subs	r3, r2, r3
 8004908:	2b02      	cmp	r3, #2
 800490a:	d901      	bls.n	8004910 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800490c:	2303      	movs	r3, #3
 800490e:	e03d      	b.n	800498c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004910:	4b11      	ldr	r3, [pc, #68]	@ (8004958 <HAL_RCC_OscConfig+0x4c4>)
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004918:	2b00      	cmp	r3, #0
 800491a:	d0f0      	beq.n	80048fe <HAL_RCC_OscConfig+0x46a>
 800491c:	e035      	b.n	800498a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800491e:	4b10      	ldr	r3, [pc, #64]	@ (8004960 <HAL_RCC_OscConfig+0x4cc>)
 8004920:	2200      	movs	r2, #0
 8004922:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004924:	f7fd f966 	bl	8001bf4 <HAL_GetTick>
 8004928:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800492a:	e008      	b.n	800493e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800492c:	f7fd f962 	bl	8001bf4 <HAL_GetTick>
 8004930:	4602      	mov	r2, r0
 8004932:	693b      	ldr	r3, [r7, #16]
 8004934:	1ad3      	subs	r3, r2, r3
 8004936:	2b02      	cmp	r3, #2
 8004938:	d901      	bls.n	800493e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800493a:	2303      	movs	r3, #3
 800493c:	e026      	b.n	800498c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800493e:	4b06      	ldr	r3, [pc, #24]	@ (8004958 <HAL_RCC_OscConfig+0x4c4>)
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004946:	2b00      	cmp	r3, #0
 8004948:	d1f0      	bne.n	800492c <HAL_RCC_OscConfig+0x498>
 800494a:	e01e      	b.n	800498a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	69db      	ldr	r3, [r3, #28]
 8004950:	2b01      	cmp	r3, #1
 8004952:	d107      	bne.n	8004964 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004954:	2301      	movs	r3, #1
 8004956:	e019      	b.n	800498c <HAL_RCC_OscConfig+0x4f8>
 8004958:	40021000 	.word	0x40021000
 800495c:	40007000 	.word	0x40007000
 8004960:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004964:	4b0b      	ldr	r3, [pc, #44]	@ (8004994 <HAL_RCC_OscConfig+0x500>)
 8004966:	685b      	ldr	r3, [r3, #4]
 8004968:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	6a1b      	ldr	r3, [r3, #32]
 8004974:	429a      	cmp	r2, r3
 8004976:	d106      	bne.n	8004986 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004982:	429a      	cmp	r2, r3
 8004984:	d001      	beq.n	800498a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8004986:	2301      	movs	r3, #1
 8004988:	e000      	b.n	800498c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800498a:	2300      	movs	r3, #0
}
 800498c:	4618      	mov	r0, r3
 800498e:	3718      	adds	r7, #24
 8004990:	46bd      	mov	sp, r7
 8004992:	bd80      	pop	{r7, pc}
 8004994:	40021000 	.word	0x40021000

08004998 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004998:	b580      	push	{r7, lr}
 800499a:	b084      	sub	sp, #16
 800499c:	af00      	add	r7, sp, #0
 800499e:	6078      	str	r0, [r7, #4]
 80049a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d101      	bne.n	80049ac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80049a8:	2301      	movs	r3, #1
 80049aa:	e0d0      	b.n	8004b4e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80049ac:	4b6a      	ldr	r3, [pc, #424]	@ (8004b58 <HAL_RCC_ClockConfig+0x1c0>)
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	f003 0307 	and.w	r3, r3, #7
 80049b4:	683a      	ldr	r2, [r7, #0]
 80049b6:	429a      	cmp	r2, r3
 80049b8:	d910      	bls.n	80049dc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80049ba:	4b67      	ldr	r3, [pc, #412]	@ (8004b58 <HAL_RCC_ClockConfig+0x1c0>)
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	f023 0207 	bic.w	r2, r3, #7
 80049c2:	4965      	ldr	r1, [pc, #404]	@ (8004b58 <HAL_RCC_ClockConfig+0x1c0>)
 80049c4:	683b      	ldr	r3, [r7, #0]
 80049c6:	4313      	orrs	r3, r2
 80049c8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80049ca:	4b63      	ldr	r3, [pc, #396]	@ (8004b58 <HAL_RCC_ClockConfig+0x1c0>)
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	f003 0307 	and.w	r3, r3, #7
 80049d2:	683a      	ldr	r2, [r7, #0]
 80049d4:	429a      	cmp	r2, r3
 80049d6:	d001      	beq.n	80049dc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80049d8:	2301      	movs	r3, #1
 80049da:	e0b8      	b.n	8004b4e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	f003 0302 	and.w	r3, r3, #2
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d020      	beq.n	8004a2a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	f003 0304 	and.w	r3, r3, #4
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d005      	beq.n	8004a00 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80049f4:	4b59      	ldr	r3, [pc, #356]	@ (8004b5c <HAL_RCC_ClockConfig+0x1c4>)
 80049f6:	685b      	ldr	r3, [r3, #4]
 80049f8:	4a58      	ldr	r2, [pc, #352]	@ (8004b5c <HAL_RCC_ClockConfig+0x1c4>)
 80049fa:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80049fe:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	f003 0308 	and.w	r3, r3, #8
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d005      	beq.n	8004a18 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004a0c:	4b53      	ldr	r3, [pc, #332]	@ (8004b5c <HAL_RCC_ClockConfig+0x1c4>)
 8004a0e:	685b      	ldr	r3, [r3, #4]
 8004a10:	4a52      	ldr	r2, [pc, #328]	@ (8004b5c <HAL_RCC_ClockConfig+0x1c4>)
 8004a12:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8004a16:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004a18:	4b50      	ldr	r3, [pc, #320]	@ (8004b5c <HAL_RCC_ClockConfig+0x1c4>)
 8004a1a:	685b      	ldr	r3, [r3, #4]
 8004a1c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	689b      	ldr	r3, [r3, #8]
 8004a24:	494d      	ldr	r1, [pc, #308]	@ (8004b5c <HAL_RCC_ClockConfig+0x1c4>)
 8004a26:	4313      	orrs	r3, r2
 8004a28:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	f003 0301 	and.w	r3, r3, #1
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d040      	beq.n	8004ab8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	685b      	ldr	r3, [r3, #4]
 8004a3a:	2b01      	cmp	r3, #1
 8004a3c:	d107      	bne.n	8004a4e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a3e:	4b47      	ldr	r3, [pc, #284]	@ (8004b5c <HAL_RCC_ClockConfig+0x1c4>)
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d115      	bne.n	8004a76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a4a:	2301      	movs	r3, #1
 8004a4c:	e07f      	b.n	8004b4e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	685b      	ldr	r3, [r3, #4]
 8004a52:	2b02      	cmp	r3, #2
 8004a54:	d107      	bne.n	8004a66 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004a56:	4b41      	ldr	r3, [pc, #260]	@ (8004b5c <HAL_RCC_ClockConfig+0x1c4>)
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d109      	bne.n	8004a76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a62:	2301      	movs	r3, #1
 8004a64:	e073      	b.n	8004b4e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a66:	4b3d      	ldr	r3, [pc, #244]	@ (8004b5c <HAL_RCC_ClockConfig+0x1c4>)
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	f003 0302 	and.w	r3, r3, #2
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d101      	bne.n	8004a76 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004a72:	2301      	movs	r3, #1
 8004a74:	e06b      	b.n	8004b4e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004a76:	4b39      	ldr	r3, [pc, #228]	@ (8004b5c <HAL_RCC_ClockConfig+0x1c4>)
 8004a78:	685b      	ldr	r3, [r3, #4]
 8004a7a:	f023 0203 	bic.w	r2, r3, #3
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	685b      	ldr	r3, [r3, #4]
 8004a82:	4936      	ldr	r1, [pc, #216]	@ (8004b5c <HAL_RCC_ClockConfig+0x1c4>)
 8004a84:	4313      	orrs	r3, r2
 8004a86:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004a88:	f7fd f8b4 	bl	8001bf4 <HAL_GetTick>
 8004a8c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a8e:	e00a      	b.n	8004aa6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004a90:	f7fd f8b0 	bl	8001bf4 <HAL_GetTick>
 8004a94:	4602      	mov	r2, r0
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	1ad3      	subs	r3, r2, r3
 8004a9a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004a9e:	4293      	cmp	r3, r2
 8004aa0:	d901      	bls.n	8004aa6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004aa2:	2303      	movs	r3, #3
 8004aa4:	e053      	b.n	8004b4e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004aa6:	4b2d      	ldr	r3, [pc, #180]	@ (8004b5c <HAL_RCC_ClockConfig+0x1c4>)
 8004aa8:	685b      	ldr	r3, [r3, #4]
 8004aaa:	f003 020c 	and.w	r2, r3, #12
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	685b      	ldr	r3, [r3, #4]
 8004ab2:	009b      	lsls	r3, r3, #2
 8004ab4:	429a      	cmp	r2, r3
 8004ab6:	d1eb      	bne.n	8004a90 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004ab8:	4b27      	ldr	r3, [pc, #156]	@ (8004b58 <HAL_RCC_ClockConfig+0x1c0>)
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	f003 0307 	and.w	r3, r3, #7
 8004ac0:	683a      	ldr	r2, [r7, #0]
 8004ac2:	429a      	cmp	r2, r3
 8004ac4:	d210      	bcs.n	8004ae8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ac6:	4b24      	ldr	r3, [pc, #144]	@ (8004b58 <HAL_RCC_ClockConfig+0x1c0>)
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	f023 0207 	bic.w	r2, r3, #7
 8004ace:	4922      	ldr	r1, [pc, #136]	@ (8004b58 <HAL_RCC_ClockConfig+0x1c0>)
 8004ad0:	683b      	ldr	r3, [r7, #0]
 8004ad2:	4313      	orrs	r3, r2
 8004ad4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ad6:	4b20      	ldr	r3, [pc, #128]	@ (8004b58 <HAL_RCC_ClockConfig+0x1c0>)
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	f003 0307 	and.w	r3, r3, #7
 8004ade:	683a      	ldr	r2, [r7, #0]
 8004ae0:	429a      	cmp	r2, r3
 8004ae2:	d001      	beq.n	8004ae8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004ae4:	2301      	movs	r3, #1
 8004ae6:	e032      	b.n	8004b4e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	f003 0304 	and.w	r3, r3, #4
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d008      	beq.n	8004b06 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004af4:	4b19      	ldr	r3, [pc, #100]	@ (8004b5c <HAL_RCC_ClockConfig+0x1c4>)
 8004af6:	685b      	ldr	r3, [r3, #4]
 8004af8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	68db      	ldr	r3, [r3, #12]
 8004b00:	4916      	ldr	r1, [pc, #88]	@ (8004b5c <HAL_RCC_ClockConfig+0x1c4>)
 8004b02:	4313      	orrs	r3, r2
 8004b04:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	f003 0308 	and.w	r3, r3, #8
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d009      	beq.n	8004b26 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004b12:	4b12      	ldr	r3, [pc, #72]	@ (8004b5c <HAL_RCC_ClockConfig+0x1c4>)
 8004b14:	685b      	ldr	r3, [r3, #4]
 8004b16:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	691b      	ldr	r3, [r3, #16]
 8004b1e:	00db      	lsls	r3, r3, #3
 8004b20:	490e      	ldr	r1, [pc, #56]	@ (8004b5c <HAL_RCC_ClockConfig+0x1c4>)
 8004b22:	4313      	orrs	r3, r2
 8004b24:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004b26:	f000 f821 	bl	8004b6c <HAL_RCC_GetSysClockFreq>
 8004b2a:	4602      	mov	r2, r0
 8004b2c:	4b0b      	ldr	r3, [pc, #44]	@ (8004b5c <HAL_RCC_ClockConfig+0x1c4>)
 8004b2e:	685b      	ldr	r3, [r3, #4]
 8004b30:	091b      	lsrs	r3, r3, #4
 8004b32:	f003 030f 	and.w	r3, r3, #15
 8004b36:	490a      	ldr	r1, [pc, #40]	@ (8004b60 <HAL_RCC_ClockConfig+0x1c8>)
 8004b38:	5ccb      	ldrb	r3, [r1, r3]
 8004b3a:	fa22 f303 	lsr.w	r3, r2, r3
 8004b3e:	4a09      	ldr	r2, [pc, #36]	@ (8004b64 <HAL_RCC_ClockConfig+0x1cc>)
 8004b40:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004b42:	4b09      	ldr	r3, [pc, #36]	@ (8004b68 <HAL_RCC_ClockConfig+0x1d0>)
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	4618      	mov	r0, r3
 8004b48:	f7fd f812 	bl	8001b70 <HAL_InitTick>

  return HAL_OK;
 8004b4c:	2300      	movs	r3, #0
}
 8004b4e:	4618      	mov	r0, r3
 8004b50:	3710      	adds	r7, #16
 8004b52:	46bd      	mov	sp, r7
 8004b54:	bd80      	pop	{r7, pc}
 8004b56:	bf00      	nop
 8004b58:	40022000 	.word	0x40022000
 8004b5c:	40021000 	.word	0x40021000
 8004b60:	0800b194 	.word	0x0800b194
 8004b64:	20000074 	.word	0x20000074
 8004b68:	20000078 	.word	0x20000078

08004b6c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004b6c:	b480      	push	{r7}
 8004b6e:	b087      	sub	sp, #28
 8004b70:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004b72:	2300      	movs	r3, #0
 8004b74:	60fb      	str	r3, [r7, #12]
 8004b76:	2300      	movs	r3, #0
 8004b78:	60bb      	str	r3, [r7, #8]
 8004b7a:	2300      	movs	r3, #0
 8004b7c:	617b      	str	r3, [r7, #20]
 8004b7e:	2300      	movs	r3, #0
 8004b80:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004b82:	2300      	movs	r3, #0
 8004b84:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004b86:	4b1e      	ldr	r3, [pc, #120]	@ (8004c00 <HAL_RCC_GetSysClockFreq+0x94>)
 8004b88:	685b      	ldr	r3, [r3, #4]
 8004b8a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	f003 030c 	and.w	r3, r3, #12
 8004b92:	2b04      	cmp	r3, #4
 8004b94:	d002      	beq.n	8004b9c <HAL_RCC_GetSysClockFreq+0x30>
 8004b96:	2b08      	cmp	r3, #8
 8004b98:	d003      	beq.n	8004ba2 <HAL_RCC_GetSysClockFreq+0x36>
 8004b9a:	e027      	b.n	8004bec <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004b9c:	4b19      	ldr	r3, [pc, #100]	@ (8004c04 <HAL_RCC_GetSysClockFreq+0x98>)
 8004b9e:	613b      	str	r3, [r7, #16]
      break;
 8004ba0:	e027      	b.n	8004bf2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	0c9b      	lsrs	r3, r3, #18
 8004ba6:	f003 030f 	and.w	r3, r3, #15
 8004baa:	4a17      	ldr	r2, [pc, #92]	@ (8004c08 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004bac:	5cd3      	ldrb	r3, [r2, r3]
 8004bae:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d010      	beq.n	8004bdc <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004bba:	4b11      	ldr	r3, [pc, #68]	@ (8004c00 <HAL_RCC_GetSysClockFreq+0x94>)
 8004bbc:	685b      	ldr	r3, [r3, #4]
 8004bbe:	0c5b      	lsrs	r3, r3, #17
 8004bc0:	f003 0301 	and.w	r3, r3, #1
 8004bc4:	4a11      	ldr	r2, [pc, #68]	@ (8004c0c <HAL_RCC_GetSysClockFreq+0xa0>)
 8004bc6:	5cd3      	ldrb	r3, [r2, r3]
 8004bc8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	4a0d      	ldr	r2, [pc, #52]	@ (8004c04 <HAL_RCC_GetSysClockFreq+0x98>)
 8004bce:	fb03 f202 	mul.w	r2, r3, r2
 8004bd2:	68bb      	ldr	r3, [r7, #8]
 8004bd4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004bd8:	617b      	str	r3, [r7, #20]
 8004bda:	e004      	b.n	8004be6 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	4a0c      	ldr	r2, [pc, #48]	@ (8004c10 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004be0:	fb02 f303 	mul.w	r3, r2, r3
 8004be4:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8004be6:	697b      	ldr	r3, [r7, #20]
 8004be8:	613b      	str	r3, [r7, #16]
      break;
 8004bea:	e002      	b.n	8004bf2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004bec:	4b05      	ldr	r3, [pc, #20]	@ (8004c04 <HAL_RCC_GetSysClockFreq+0x98>)
 8004bee:	613b      	str	r3, [r7, #16]
      break;
 8004bf0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004bf2:	693b      	ldr	r3, [r7, #16]
}
 8004bf4:	4618      	mov	r0, r3
 8004bf6:	371c      	adds	r7, #28
 8004bf8:	46bd      	mov	sp, r7
 8004bfa:	bc80      	pop	{r7}
 8004bfc:	4770      	bx	lr
 8004bfe:	bf00      	nop
 8004c00:	40021000 	.word	0x40021000
 8004c04:	007a1200 	.word	0x007a1200
 8004c08:	0800b1a4 	.word	0x0800b1a4
 8004c0c:	0800b1b4 	.word	0x0800b1b4
 8004c10:	003d0900 	.word	0x003d0900

08004c14 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004c14:	b480      	push	{r7}
 8004c16:	b085      	sub	sp, #20
 8004c18:	af00      	add	r7, sp, #0
 8004c1a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004c1c:	4b0a      	ldr	r3, [pc, #40]	@ (8004c48 <RCC_Delay+0x34>)
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	4a0a      	ldr	r2, [pc, #40]	@ (8004c4c <RCC_Delay+0x38>)
 8004c22:	fba2 2303 	umull	r2, r3, r2, r3
 8004c26:	0a5b      	lsrs	r3, r3, #9
 8004c28:	687a      	ldr	r2, [r7, #4]
 8004c2a:	fb02 f303 	mul.w	r3, r2, r3
 8004c2e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004c30:	bf00      	nop
  }
  while (Delay --);
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	1e5a      	subs	r2, r3, #1
 8004c36:	60fa      	str	r2, [r7, #12]
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d1f9      	bne.n	8004c30 <RCC_Delay+0x1c>
}
 8004c3c:	bf00      	nop
 8004c3e:	bf00      	nop
 8004c40:	3714      	adds	r7, #20
 8004c42:	46bd      	mov	sp, r7
 8004c44:	bc80      	pop	{r7}
 8004c46:	4770      	bx	lr
 8004c48:	20000074 	.word	0x20000074
 8004c4c:	10624dd3 	.word	0x10624dd3

08004c50 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004c50:	b580      	push	{r7, lr}
 8004c52:	b086      	sub	sp, #24
 8004c54:	af00      	add	r7, sp, #0
 8004c56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004c58:	2300      	movs	r3, #0
 8004c5a:	613b      	str	r3, [r7, #16]
 8004c5c:	2300      	movs	r3, #0
 8004c5e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	f003 0301 	and.w	r3, r3, #1
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d07d      	beq.n	8004d68 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8004c6c:	2300      	movs	r3, #0
 8004c6e:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004c70:	4b4f      	ldr	r3, [pc, #316]	@ (8004db0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004c72:	69db      	ldr	r3, [r3, #28]
 8004c74:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d10d      	bne.n	8004c98 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004c7c:	4b4c      	ldr	r3, [pc, #304]	@ (8004db0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004c7e:	69db      	ldr	r3, [r3, #28]
 8004c80:	4a4b      	ldr	r2, [pc, #300]	@ (8004db0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004c82:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004c86:	61d3      	str	r3, [r2, #28]
 8004c88:	4b49      	ldr	r3, [pc, #292]	@ (8004db0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004c8a:	69db      	ldr	r3, [r3, #28]
 8004c8c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004c90:	60bb      	str	r3, [r7, #8]
 8004c92:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004c94:	2301      	movs	r3, #1
 8004c96:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c98:	4b46      	ldr	r3, [pc, #280]	@ (8004db4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d118      	bne.n	8004cd6 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004ca4:	4b43      	ldr	r3, [pc, #268]	@ (8004db4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	4a42      	ldr	r2, [pc, #264]	@ (8004db4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004caa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004cae:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004cb0:	f7fc ffa0 	bl	8001bf4 <HAL_GetTick>
 8004cb4:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004cb6:	e008      	b.n	8004cca <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004cb8:	f7fc ff9c 	bl	8001bf4 <HAL_GetTick>
 8004cbc:	4602      	mov	r2, r0
 8004cbe:	693b      	ldr	r3, [r7, #16]
 8004cc0:	1ad3      	subs	r3, r2, r3
 8004cc2:	2b64      	cmp	r3, #100	@ 0x64
 8004cc4:	d901      	bls.n	8004cca <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8004cc6:	2303      	movs	r3, #3
 8004cc8:	e06d      	b.n	8004da6 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004cca:	4b3a      	ldr	r3, [pc, #232]	@ (8004db4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d0f0      	beq.n	8004cb8 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004cd6:	4b36      	ldr	r3, [pc, #216]	@ (8004db0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004cd8:	6a1b      	ldr	r3, [r3, #32]
 8004cda:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004cde:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d02e      	beq.n	8004d44 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	685b      	ldr	r3, [r3, #4]
 8004cea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004cee:	68fa      	ldr	r2, [r7, #12]
 8004cf0:	429a      	cmp	r2, r3
 8004cf2:	d027      	beq.n	8004d44 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004cf4:	4b2e      	ldr	r3, [pc, #184]	@ (8004db0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004cf6:	6a1b      	ldr	r3, [r3, #32]
 8004cf8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004cfc:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004cfe:	4b2e      	ldr	r3, [pc, #184]	@ (8004db8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004d00:	2201      	movs	r2, #1
 8004d02:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004d04:	4b2c      	ldr	r3, [pc, #176]	@ (8004db8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004d06:	2200      	movs	r2, #0
 8004d08:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004d0a:	4a29      	ldr	r2, [pc, #164]	@ (8004db0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	f003 0301 	and.w	r3, r3, #1
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d014      	beq.n	8004d44 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d1a:	f7fc ff6b 	bl	8001bf4 <HAL_GetTick>
 8004d1e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d20:	e00a      	b.n	8004d38 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d22:	f7fc ff67 	bl	8001bf4 <HAL_GetTick>
 8004d26:	4602      	mov	r2, r0
 8004d28:	693b      	ldr	r3, [r7, #16]
 8004d2a:	1ad3      	subs	r3, r2, r3
 8004d2c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004d30:	4293      	cmp	r3, r2
 8004d32:	d901      	bls.n	8004d38 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8004d34:	2303      	movs	r3, #3
 8004d36:	e036      	b.n	8004da6 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d38:	4b1d      	ldr	r3, [pc, #116]	@ (8004db0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d3a:	6a1b      	ldr	r3, [r3, #32]
 8004d3c:	f003 0302 	and.w	r3, r3, #2
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d0ee      	beq.n	8004d22 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004d44:	4b1a      	ldr	r3, [pc, #104]	@ (8004db0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d46:	6a1b      	ldr	r3, [r3, #32]
 8004d48:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	685b      	ldr	r3, [r3, #4]
 8004d50:	4917      	ldr	r1, [pc, #92]	@ (8004db0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d52:	4313      	orrs	r3, r2
 8004d54:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004d56:	7dfb      	ldrb	r3, [r7, #23]
 8004d58:	2b01      	cmp	r3, #1
 8004d5a:	d105      	bne.n	8004d68 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004d5c:	4b14      	ldr	r3, [pc, #80]	@ (8004db0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d5e:	69db      	ldr	r3, [r3, #28]
 8004d60:	4a13      	ldr	r2, [pc, #76]	@ (8004db0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d62:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004d66:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	f003 0302 	and.w	r3, r3, #2
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d008      	beq.n	8004d86 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004d74:	4b0e      	ldr	r3, [pc, #56]	@ (8004db0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d76:	685b      	ldr	r3, [r3, #4]
 8004d78:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	689b      	ldr	r3, [r3, #8]
 8004d80:	490b      	ldr	r1, [pc, #44]	@ (8004db0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d82:	4313      	orrs	r3, r2
 8004d84:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	f003 0310 	and.w	r3, r3, #16
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d008      	beq.n	8004da4 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004d92:	4b07      	ldr	r3, [pc, #28]	@ (8004db0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004d94:	685b      	ldr	r3, [r3, #4]
 8004d96:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	68db      	ldr	r3, [r3, #12]
 8004d9e:	4904      	ldr	r1, [pc, #16]	@ (8004db0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004da0:	4313      	orrs	r3, r2
 8004da2:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004da4:	2300      	movs	r3, #0
}
 8004da6:	4618      	mov	r0, r3
 8004da8:	3718      	adds	r7, #24
 8004daa:	46bd      	mov	sp, r7
 8004dac:	bd80      	pop	{r7, pc}
 8004dae:	bf00      	nop
 8004db0:	40021000 	.word	0x40021000
 8004db4:	40007000 	.word	0x40007000
 8004db8:	42420440 	.word	0x42420440

08004dbc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004dbc:	b580      	push	{r7, lr}
 8004dbe:	b082      	sub	sp, #8
 8004dc0:	af00      	add	r7, sp, #0
 8004dc2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d101      	bne.n	8004dce <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004dca:	2301      	movs	r3, #1
 8004dcc:	e041      	b.n	8004e52 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004dd4:	b2db      	uxtb	r3, r3
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d106      	bne.n	8004de8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	2200      	movs	r2, #0
 8004dde:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004de2:	6878      	ldr	r0, [r7, #4]
 8004de4:	f7fc fcea 	bl	80017bc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	2202      	movs	r2, #2
 8004dec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681a      	ldr	r2, [r3, #0]
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	3304      	adds	r3, #4
 8004df8:	4619      	mov	r1, r3
 8004dfa:	4610      	mov	r0, r2
 8004dfc:	f000 fc9e 	bl	800573c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	2201      	movs	r2, #1
 8004e04:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	2201      	movs	r2, #1
 8004e0c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	2201      	movs	r2, #1
 8004e14:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	2201      	movs	r2, #1
 8004e1c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	2201      	movs	r2, #1
 8004e24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	2201      	movs	r2, #1
 8004e2c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	2201      	movs	r2, #1
 8004e34:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	2201      	movs	r2, #1
 8004e3c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	2201      	movs	r2, #1
 8004e44:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	2201      	movs	r2, #1
 8004e4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004e50:	2300      	movs	r3, #0
}
 8004e52:	4618      	mov	r0, r3
 8004e54:	3708      	adds	r7, #8
 8004e56:	46bd      	mov	sp, r7
 8004e58:	bd80      	pop	{r7, pc}
	...

08004e5c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004e5c:	b580      	push	{r7, lr}
 8004e5e:	b084      	sub	sp, #16
 8004e60:	af00      	add	r7, sp, #0
 8004e62:	6078      	str	r0, [r7, #4]
 8004e64:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004e66:	683b      	ldr	r3, [r7, #0]
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d109      	bne.n	8004e80 <HAL_TIM_PWM_Start+0x24>
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004e72:	b2db      	uxtb	r3, r3
 8004e74:	2b01      	cmp	r3, #1
 8004e76:	bf14      	ite	ne
 8004e78:	2301      	movne	r3, #1
 8004e7a:	2300      	moveq	r3, #0
 8004e7c:	b2db      	uxtb	r3, r3
 8004e7e:	e022      	b.n	8004ec6 <HAL_TIM_PWM_Start+0x6a>
 8004e80:	683b      	ldr	r3, [r7, #0]
 8004e82:	2b04      	cmp	r3, #4
 8004e84:	d109      	bne.n	8004e9a <HAL_TIM_PWM_Start+0x3e>
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004e8c:	b2db      	uxtb	r3, r3
 8004e8e:	2b01      	cmp	r3, #1
 8004e90:	bf14      	ite	ne
 8004e92:	2301      	movne	r3, #1
 8004e94:	2300      	moveq	r3, #0
 8004e96:	b2db      	uxtb	r3, r3
 8004e98:	e015      	b.n	8004ec6 <HAL_TIM_PWM_Start+0x6a>
 8004e9a:	683b      	ldr	r3, [r7, #0]
 8004e9c:	2b08      	cmp	r3, #8
 8004e9e:	d109      	bne.n	8004eb4 <HAL_TIM_PWM_Start+0x58>
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004ea6:	b2db      	uxtb	r3, r3
 8004ea8:	2b01      	cmp	r3, #1
 8004eaa:	bf14      	ite	ne
 8004eac:	2301      	movne	r3, #1
 8004eae:	2300      	moveq	r3, #0
 8004eb0:	b2db      	uxtb	r3, r3
 8004eb2:	e008      	b.n	8004ec6 <HAL_TIM_PWM_Start+0x6a>
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004eba:	b2db      	uxtb	r3, r3
 8004ebc:	2b01      	cmp	r3, #1
 8004ebe:	bf14      	ite	ne
 8004ec0:	2301      	movne	r3, #1
 8004ec2:	2300      	moveq	r3, #0
 8004ec4:	b2db      	uxtb	r3, r3
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d001      	beq.n	8004ece <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004eca:	2301      	movs	r3, #1
 8004ecc:	e05e      	b.n	8004f8c <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004ece:	683b      	ldr	r3, [r7, #0]
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d104      	bne.n	8004ede <HAL_TIM_PWM_Start+0x82>
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	2202      	movs	r2, #2
 8004ed8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004edc:	e013      	b.n	8004f06 <HAL_TIM_PWM_Start+0xaa>
 8004ede:	683b      	ldr	r3, [r7, #0]
 8004ee0:	2b04      	cmp	r3, #4
 8004ee2:	d104      	bne.n	8004eee <HAL_TIM_PWM_Start+0x92>
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	2202      	movs	r2, #2
 8004ee8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004eec:	e00b      	b.n	8004f06 <HAL_TIM_PWM_Start+0xaa>
 8004eee:	683b      	ldr	r3, [r7, #0]
 8004ef0:	2b08      	cmp	r3, #8
 8004ef2:	d104      	bne.n	8004efe <HAL_TIM_PWM_Start+0xa2>
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	2202      	movs	r2, #2
 8004ef8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004efc:	e003      	b.n	8004f06 <HAL_TIM_PWM_Start+0xaa>
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	2202      	movs	r2, #2
 8004f02:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	2201      	movs	r2, #1
 8004f0c:	6839      	ldr	r1, [r7, #0]
 8004f0e:	4618      	mov	r0, r3
 8004f10:	f000 ff17 	bl	8005d42 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	4a1e      	ldr	r2, [pc, #120]	@ (8004f94 <HAL_TIM_PWM_Start+0x138>)
 8004f1a:	4293      	cmp	r3, r2
 8004f1c:	d107      	bne.n	8004f2e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004f2c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	4a18      	ldr	r2, [pc, #96]	@ (8004f94 <HAL_TIM_PWM_Start+0x138>)
 8004f34:	4293      	cmp	r3, r2
 8004f36:	d00e      	beq.n	8004f56 <HAL_TIM_PWM_Start+0xfa>
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f40:	d009      	beq.n	8004f56 <HAL_TIM_PWM_Start+0xfa>
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	4a14      	ldr	r2, [pc, #80]	@ (8004f98 <HAL_TIM_PWM_Start+0x13c>)
 8004f48:	4293      	cmp	r3, r2
 8004f4a:	d004      	beq.n	8004f56 <HAL_TIM_PWM_Start+0xfa>
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	4a12      	ldr	r2, [pc, #72]	@ (8004f9c <HAL_TIM_PWM_Start+0x140>)
 8004f52:	4293      	cmp	r3, r2
 8004f54:	d111      	bne.n	8004f7a <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	689b      	ldr	r3, [r3, #8]
 8004f5c:	f003 0307 	and.w	r3, r3, #7
 8004f60:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	2b06      	cmp	r3, #6
 8004f66:	d010      	beq.n	8004f8a <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	681a      	ldr	r2, [r3, #0]
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	f042 0201 	orr.w	r2, r2, #1
 8004f76:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f78:	e007      	b.n	8004f8a <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	681a      	ldr	r2, [r3, #0]
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	f042 0201 	orr.w	r2, r2, #1
 8004f88:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004f8a:	2300      	movs	r3, #0
}
 8004f8c:	4618      	mov	r0, r3
 8004f8e:	3710      	adds	r7, #16
 8004f90:	46bd      	mov	sp, r7
 8004f92:	bd80      	pop	{r7, pc}
 8004f94:	40012c00 	.word	0x40012c00
 8004f98:	40000400 	.word	0x40000400
 8004f9c:	40000800 	.word	0x40000800

08004fa0 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8004fa0:	b580      	push	{r7, lr}
 8004fa2:	b082      	sub	sp, #8
 8004fa4:	af00      	add	r7, sp, #0
 8004fa6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d101      	bne.n	8004fb2 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8004fae:	2301      	movs	r3, #1
 8004fb0:	e041      	b.n	8005036 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004fb8:	b2db      	uxtb	r3, r3
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d106      	bne.n	8004fcc <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	2200      	movs	r2, #0
 8004fc2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8004fc6:	6878      	ldr	r0, [r7, #4]
 8004fc8:	f7fc fc28 	bl	800181c <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	2202      	movs	r2, #2
 8004fd0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681a      	ldr	r2, [r3, #0]
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	3304      	adds	r3, #4
 8004fdc:	4619      	mov	r1, r3
 8004fde:	4610      	mov	r0, r2
 8004fe0:	f000 fbac 	bl	800573c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	2201      	movs	r2, #1
 8004fe8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	2201      	movs	r2, #1
 8004ff0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	2201      	movs	r2, #1
 8004ff8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	2201      	movs	r2, #1
 8005000:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	2201      	movs	r2, #1
 8005008:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	2201      	movs	r2, #1
 8005010:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	2201      	movs	r2, #1
 8005018:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	2201      	movs	r2, #1
 8005020:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	2201      	movs	r2, #1
 8005028:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	2201      	movs	r2, #1
 8005030:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005034:	2300      	movs	r3, #0
}
 8005036:	4618      	mov	r0, r3
 8005038:	3708      	adds	r7, #8
 800503a:	46bd      	mov	sp, r7
 800503c:	bd80      	pop	{r7, pc}
	...

08005040 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005040:	b580      	push	{r7, lr}
 8005042:	b084      	sub	sp, #16
 8005044:	af00      	add	r7, sp, #0
 8005046:	6078      	str	r0, [r7, #4]
 8005048:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800504a:	2300      	movs	r3, #0
 800504c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 800504e:	683b      	ldr	r3, [r7, #0]
 8005050:	2b00      	cmp	r3, #0
 8005052:	d104      	bne.n	800505e <HAL_TIM_IC_Start_IT+0x1e>
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800505a:	b2db      	uxtb	r3, r3
 800505c:	e013      	b.n	8005086 <HAL_TIM_IC_Start_IT+0x46>
 800505e:	683b      	ldr	r3, [r7, #0]
 8005060:	2b04      	cmp	r3, #4
 8005062:	d104      	bne.n	800506e <HAL_TIM_IC_Start_IT+0x2e>
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800506a:	b2db      	uxtb	r3, r3
 800506c:	e00b      	b.n	8005086 <HAL_TIM_IC_Start_IT+0x46>
 800506e:	683b      	ldr	r3, [r7, #0]
 8005070:	2b08      	cmp	r3, #8
 8005072:	d104      	bne.n	800507e <HAL_TIM_IC_Start_IT+0x3e>
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800507a:	b2db      	uxtb	r3, r3
 800507c:	e003      	b.n	8005086 <HAL_TIM_IC_Start_IT+0x46>
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005084:	b2db      	uxtb	r3, r3
 8005086:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8005088:	683b      	ldr	r3, [r7, #0]
 800508a:	2b00      	cmp	r3, #0
 800508c:	d104      	bne.n	8005098 <HAL_TIM_IC_Start_IT+0x58>
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005094:	b2db      	uxtb	r3, r3
 8005096:	e013      	b.n	80050c0 <HAL_TIM_IC_Start_IT+0x80>
 8005098:	683b      	ldr	r3, [r7, #0]
 800509a:	2b04      	cmp	r3, #4
 800509c:	d104      	bne.n	80050a8 <HAL_TIM_IC_Start_IT+0x68>
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80050a4:	b2db      	uxtb	r3, r3
 80050a6:	e00b      	b.n	80050c0 <HAL_TIM_IC_Start_IT+0x80>
 80050a8:	683b      	ldr	r3, [r7, #0]
 80050aa:	2b08      	cmp	r3, #8
 80050ac:	d104      	bne.n	80050b8 <HAL_TIM_IC_Start_IT+0x78>
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80050b4:	b2db      	uxtb	r3, r3
 80050b6:	e003      	b.n	80050c0 <HAL_TIM_IC_Start_IT+0x80>
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80050be:	b2db      	uxtb	r3, r3
 80050c0:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80050c2:	7bbb      	ldrb	r3, [r7, #14]
 80050c4:	2b01      	cmp	r3, #1
 80050c6:	d102      	bne.n	80050ce <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80050c8:	7b7b      	ldrb	r3, [r7, #13]
 80050ca:	2b01      	cmp	r3, #1
 80050cc:	d001      	beq.n	80050d2 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 80050ce:	2301      	movs	r3, #1
 80050d0:	e0b8      	b.n	8005244 <HAL_TIM_IC_Start_IT+0x204>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80050d2:	683b      	ldr	r3, [r7, #0]
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d104      	bne.n	80050e2 <HAL_TIM_IC_Start_IT+0xa2>
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	2202      	movs	r2, #2
 80050dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80050e0:	e013      	b.n	800510a <HAL_TIM_IC_Start_IT+0xca>
 80050e2:	683b      	ldr	r3, [r7, #0]
 80050e4:	2b04      	cmp	r3, #4
 80050e6:	d104      	bne.n	80050f2 <HAL_TIM_IC_Start_IT+0xb2>
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	2202      	movs	r2, #2
 80050ec:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80050f0:	e00b      	b.n	800510a <HAL_TIM_IC_Start_IT+0xca>
 80050f2:	683b      	ldr	r3, [r7, #0]
 80050f4:	2b08      	cmp	r3, #8
 80050f6:	d104      	bne.n	8005102 <HAL_TIM_IC_Start_IT+0xc2>
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	2202      	movs	r2, #2
 80050fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005100:	e003      	b.n	800510a <HAL_TIM_IC_Start_IT+0xca>
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	2202      	movs	r2, #2
 8005106:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800510a:	683b      	ldr	r3, [r7, #0]
 800510c:	2b00      	cmp	r3, #0
 800510e:	d104      	bne.n	800511a <HAL_TIM_IC_Start_IT+0xda>
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	2202      	movs	r2, #2
 8005114:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005118:	e013      	b.n	8005142 <HAL_TIM_IC_Start_IT+0x102>
 800511a:	683b      	ldr	r3, [r7, #0]
 800511c:	2b04      	cmp	r3, #4
 800511e:	d104      	bne.n	800512a <HAL_TIM_IC_Start_IT+0xea>
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	2202      	movs	r2, #2
 8005124:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005128:	e00b      	b.n	8005142 <HAL_TIM_IC_Start_IT+0x102>
 800512a:	683b      	ldr	r3, [r7, #0]
 800512c:	2b08      	cmp	r3, #8
 800512e:	d104      	bne.n	800513a <HAL_TIM_IC_Start_IT+0xfa>
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	2202      	movs	r2, #2
 8005134:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005138:	e003      	b.n	8005142 <HAL_TIM_IC_Start_IT+0x102>
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	2202      	movs	r2, #2
 800513e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  switch (Channel)
 8005142:	683b      	ldr	r3, [r7, #0]
 8005144:	2b0c      	cmp	r3, #12
 8005146:	d841      	bhi.n	80051cc <HAL_TIM_IC_Start_IT+0x18c>
 8005148:	a201      	add	r2, pc, #4	@ (adr r2, 8005150 <HAL_TIM_IC_Start_IT+0x110>)
 800514a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800514e:	bf00      	nop
 8005150:	08005185 	.word	0x08005185
 8005154:	080051cd 	.word	0x080051cd
 8005158:	080051cd 	.word	0x080051cd
 800515c:	080051cd 	.word	0x080051cd
 8005160:	08005197 	.word	0x08005197
 8005164:	080051cd 	.word	0x080051cd
 8005168:	080051cd 	.word	0x080051cd
 800516c:	080051cd 	.word	0x080051cd
 8005170:	080051a9 	.word	0x080051a9
 8005174:	080051cd 	.word	0x080051cd
 8005178:	080051cd 	.word	0x080051cd
 800517c:	080051cd 	.word	0x080051cd
 8005180:	080051bb 	.word	0x080051bb
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	68da      	ldr	r2, [r3, #12]
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	f042 0202 	orr.w	r2, r2, #2
 8005192:	60da      	str	r2, [r3, #12]
      break;
 8005194:	e01d      	b.n	80051d2 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	68da      	ldr	r2, [r3, #12]
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	f042 0204 	orr.w	r2, r2, #4
 80051a4:	60da      	str	r2, [r3, #12]
      break;
 80051a6:	e014      	b.n	80051d2 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	68da      	ldr	r2, [r3, #12]
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	f042 0208 	orr.w	r2, r2, #8
 80051b6:	60da      	str	r2, [r3, #12]
      break;
 80051b8:	e00b      	b.n	80051d2 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	68da      	ldr	r2, [r3, #12]
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	f042 0210 	orr.w	r2, r2, #16
 80051c8:	60da      	str	r2, [r3, #12]
      break;
 80051ca:	e002      	b.n	80051d2 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 80051cc:	2301      	movs	r3, #1
 80051ce:	73fb      	strb	r3, [r7, #15]
      break;
 80051d0:	bf00      	nop
  }

  if (status == HAL_OK)
 80051d2:	7bfb      	ldrb	r3, [r7, #15]
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d134      	bne.n	8005242 <HAL_TIM_IC_Start_IT+0x202>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	2201      	movs	r2, #1
 80051de:	6839      	ldr	r1, [r7, #0]
 80051e0:	4618      	mov	r0, r3
 80051e2:	f000 fdae 	bl	8005d42 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	4a18      	ldr	r2, [pc, #96]	@ (800524c <HAL_TIM_IC_Start_IT+0x20c>)
 80051ec:	4293      	cmp	r3, r2
 80051ee:	d00e      	beq.n	800520e <HAL_TIM_IC_Start_IT+0x1ce>
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80051f8:	d009      	beq.n	800520e <HAL_TIM_IC_Start_IT+0x1ce>
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	4a14      	ldr	r2, [pc, #80]	@ (8005250 <HAL_TIM_IC_Start_IT+0x210>)
 8005200:	4293      	cmp	r3, r2
 8005202:	d004      	beq.n	800520e <HAL_TIM_IC_Start_IT+0x1ce>
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	4a12      	ldr	r2, [pc, #72]	@ (8005254 <HAL_TIM_IC_Start_IT+0x214>)
 800520a:	4293      	cmp	r3, r2
 800520c:	d111      	bne.n	8005232 <HAL_TIM_IC_Start_IT+0x1f2>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	689b      	ldr	r3, [r3, #8]
 8005214:	f003 0307 	and.w	r3, r3, #7
 8005218:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800521a:	68bb      	ldr	r3, [r7, #8]
 800521c:	2b06      	cmp	r3, #6
 800521e:	d010      	beq.n	8005242 <HAL_TIM_IC_Start_IT+0x202>
      {
        __HAL_TIM_ENABLE(htim);
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	681a      	ldr	r2, [r3, #0]
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	f042 0201 	orr.w	r2, r2, #1
 800522e:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005230:	e007      	b.n	8005242 <HAL_TIM_IC_Start_IT+0x202>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	681a      	ldr	r2, [r3, #0]
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	f042 0201 	orr.w	r2, r2, #1
 8005240:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8005242:	7bfb      	ldrb	r3, [r7, #15]
}
 8005244:	4618      	mov	r0, r3
 8005246:	3710      	adds	r7, #16
 8005248:	46bd      	mov	sp, r7
 800524a:	bd80      	pop	{r7, pc}
 800524c:	40012c00 	.word	0x40012c00
 8005250:	40000400 	.word	0x40000400
 8005254:	40000800 	.word	0x40000800

08005258 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005258:	b580      	push	{r7, lr}
 800525a:	b084      	sub	sp, #16
 800525c:	af00      	add	r7, sp, #0
 800525e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	68db      	ldr	r3, [r3, #12]
 8005266:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	691b      	ldr	r3, [r3, #16]
 800526e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005270:	68bb      	ldr	r3, [r7, #8]
 8005272:	f003 0302 	and.w	r3, r3, #2
 8005276:	2b00      	cmp	r3, #0
 8005278:	d020      	beq.n	80052bc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	f003 0302 	and.w	r3, r3, #2
 8005280:	2b00      	cmp	r3, #0
 8005282:	d01b      	beq.n	80052bc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	f06f 0202 	mvn.w	r2, #2
 800528c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	2201      	movs	r2, #1
 8005292:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	699b      	ldr	r3, [r3, #24]
 800529a:	f003 0303 	and.w	r3, r3, #3
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d003      	beq.n	80052aa <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80052a2:	6878      	ldr	r0, [r7, #4]
 80052a4:	f7fb fe0a 	bl	8000ebc <HAL_TIM_IC_CaptureCallback>
 80052a8:	e005      	b.n	80052b6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80052aa:	6878      	ldr	r0, [r7, #4]
 80052ac:	f000 fa2b 	bl	8005706 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80052b0:	6878      	ldr	r0, [r7, #4]
 80052b2:	f000 fa31 	bl	8005718 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	2200      	movs	r2, #0
 80052ba:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80052bc:	68bb      	ldr	r3, [r7, #8]
 80052be:	f003 0304 	and.w	r3, r3, #4
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d020      	beq.n	8005308 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	f003 0304 	and.w	r3, r3, #4
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d01b      	beq.n	8005308 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	f06f 0204 	mvn.w	r2, #4
 80052d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	2202      	movs	r2, #2
 80052de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	699b      	ldr	r3, [r3, #24]
 80052e6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d003      	beq.n	80052f6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80052ee:	6878      	ldr	r0, [r7, #4]
 80052f0:	f7fb fde4 	bl	8000ebc <HAL_TIM_IC_CaptureCallback>
 80052f4:	e005      	b.n	8005302 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80052f6:	6878      	ldr	r0, [r7, #4]
 80052f8:	f000 fa05 	bl	8005706 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80052fc:	6878      	ldr	r0, [r7, #4]
 80052fe:	f000 fa0b 	bl	8005718 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	2200      	movs	r2, #0
 8005306:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005308:	68bb      	ldr	r3, [r7, #8]
 800530a:	f003 0308 	and.w	r3, r3, #8
 800530e:	2b00      	cmp	r3, #0
 8005310:	d020      	beq.n	8005354 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	f003 0308 	and.w	r3, r3, #8
 8005318:	2b00      	cmp	r3, #0
 800531a:	d01b      	beq.n	8005354 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	f06f 0208 	mvn.w	r2, #8
 8005324:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	2204      	movs	r2, #4
 800532a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	69db      	ldr	r3, [r3, #28]
 8005332:	f003 0303 	and.w	r3, r3, #3
 8005336:	2b00      	cmp	r3, #0
 8005338:	d003      	beq.n	8005342 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800533a:	6878      	ldr	r0, [r7, #4]
 800533c:	f7fb fdbe 	bl	8000ebc <HAL_TIM_IC_CaptureCallback>
 8005340:	e005      	b.n	800534e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005342:	6878      	ldr	r0, [r7, #4]
 8005344:	f000 f9df 	bl	8005706 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005348:	6878      	ldr	r0, [r7, #4]
 800534a:	f000 f9e5 	bl	8005718 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	2200      	movs	r2, #0
 8005352:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005354:	68bb      	ldr	r3, [r7, #8]
 8005356:	f003 0310 	and.w	r3, r3, #16
 800535a:	2b00      	cmp	r3, #0
 800535c:	d020      	beq.n	80053a0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	f003 0310 	and.w	r3, r3, #16
 8005364:	2b00      	cmp	r3, #0
 8005366:	d01b      	beq.n	80053a0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	f06f 0210 	mvn.w	r2, #16
 8005370:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	2208      	movs	r2, #8
 8005376:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	69db      	ldr	r3, [r3, #28]
 800537e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005382:	2b00      	cmp	r3, #0
 8005384:	d003      	beq.n	800538e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005386:	6878      	ldr	r0, [r7, #4]
 8005388:	f7fb fd98 	bl	8000ebc <HAL_TIM_IC_CaptureCallback>
 800538c:	e005      	b.n	800539a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800538e:	6878      	ldr	r0, [r7, #4]
 8005390:	f000 f9b9 	bl	8005706 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005394:	6878      	ldr	r0, [r7, #4]
 8005396:	f000 f9bf 	bl	8005718 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	2200      	movs	r2, #0
 800539e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80053a0:	68bb      	ldr	r3, [r7, #8]
 80053a2:	f003 0301 	and.w	r3, r3, #1
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d00c      	beq.n	80053c4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	f003 0301 	and.w	r3, r3, #1
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d007      	beq.n	80053c4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	f06f 0201 	mvn.w	r2, #1
 80053bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80053be:	6878      	ldr	r0, [r7, #4]
 80053c0:	f000 f998 	bl	80056f4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80053c4:	68bb      	ldr	r3, [r7, #8]
 80053c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d00c      	beq.n	80053e8 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d007      	beq.n	80053e8 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80053e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80053e2:	6878      	ldr	r0, [r7, #4]
 80053e4:	f000 fe28 	bl	8006038 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80053e8:	68bb      	ldr	r3, [r7, #8]
 80053ea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d00c      	beq.n	800540c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d007      	beq.n	800540c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005404:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005406:	6878      	ldr	r0, [r7, #4]
 8005408:	f000 f98f 	bl	800572a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800540c:	68bb      	ldr	r3, [r7, #8]
 800540e:	f003 0320 	and.w	r3, r3, #32
 8005412:	2b00      	cmp	r3, #0
 8005414:	d00c      	beq.n	8005430 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	f003 0320 	and.w	r3, r3, #32
 800541c:	2b00      	cmp	r3, #0
 800541e:	d007      	beq.n	8005430 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	f06f 0220 	mvn.w	r2, #32
 8005428:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800542a:	6878      	ldr	r0, [r7, #4]
 800542c:	f000 fdfb 	bl	8006026 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005430:	bf00      	nop
 8005432:	3710      	adds	r7, #16
 8005434:	46bd      	mov	sp, r7
 8005436:	bd80      	pop	{r7, pc}

08005438 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8005438:	b580      	push	{r7, lr}
 800543a:	b086      	sub	sp, #24
 800543c:	af00      	add	r7, sp, #0
 800543e:	60f8      	str	r0, [r7, #12]
 8005440:	60b9      	str	r1, [r7, #8]
 8005442:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005444:	2300      	movs	r3, #0
 8005446:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800544e:	2b01      	cmp	r3, #1
 8005450:	d101      	bne.n	8005456 <HAL_TIM_IC_ConfigChannel+0x1e>
 8005452:	2302      	movs	r3, #2
 8005454:	e088      	b.n	8005568 <HAL_TIM_IC_ConfigChannel+0x130>
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	2201      	movs	r2, #1
 800545a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	2b00      	cmp	r3, #0
 8005462:	d11b      	bne.n	800549c <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005468:	68bb      	ldr	r3, [r7, #8]
 800546a:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800546c:	68bb      	ldr	r3, [r7, #8]
 800546e:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005470:	68bb      	ldr	r3, [r7, #8]
 8005472:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8005474:	f000 fb58 	bl	8005b28 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	699a      	ldr	r2, [r3, #24]
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	f022 020c 	bic.w	r2, r2, #12
 8005486:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	6999      	ldr	r1, [r3, #24]
 800548e:	68bb      	ldr	r3, [r7, #8]
 8005490:	689a      	ldr	r2, [r3, #8]
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	430a      	orrs	r2, r1
 8005498:	619a      	str	r2, [r3, #24]
 800549a:	e060      	b.n	800555e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	2b04      	cmp	r3, #4
 80054a0:	d11c      	bne.n	80054dc <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80054a6:	68bb      	ldr	r3, [r7, #8]
 80054a8:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80054aa:	68bb      	ldr	r3, [r7, #8]
 80054ac:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80054ae:	68bb      	ldr	r3, [r7, #8]
 80054b0:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 80054b2:	f000 fb93 	bl	8005bdc <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	699a      	ldr	r2, [r3, #24]
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80054c4:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	6999      	ldr	r1, [r3, #24]
 80054cc:	68bb      	ldr	r3, [r7, #8]
 80054ce:	689b      	ldr	r3, [r3, #8]
 80054d0:	021a      	lsls	r2, r3, #8
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	430a      	orrs	r2, r1
 80054d8:	619a      	str	r2, [r3, #24]
 80054da:	e040      	b.n	800555e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	2b08      	cmp	r3, #8
 80054e0:	d11b      	bne.n	800551a <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80054e6:	68bb      	ldr	r3, [r7, #8]
 80054e8:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80054ea:	68bb      	ldr	r3, [r7, #8]
 80054ec:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80054ee:	68bb      	ldr	r3, [r7, #8]
 80054f0:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 80054f2:	f000 fbaf 	bl	8005c54 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	69da      	ldr	r2, [r3, #28]
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	f022 020c 	bic.w	r2, r2, #12
 8005504:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	69d9      	ldr	r1, [r3, #28]
 800550c:	68bb      	ldr	r3, [r7, #8]
 800550e:	689a      	ldr	r2, [r3, #8]
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	430a      	orrs	r2, r1
 8005516:	61da      	str	r2, [r3, #28]
 8005518:	e021      	b.n	800555e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	2b0c      	cmp	r3, #12
 800551e:	d11c      	bne.n	800555a <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005524:	68bb      	ldr	r3, [r7, #8]
 8005526:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005528:	68bb      	ldr	r3, [r7, #8]
 800552a:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800552c:	68bb      	ldr	r3, [r7, #8]
 800552e:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8005530:	f000 fbcb 	bl	8005cca <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	69da      	ldr	r2, [r3, #28]
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8005542:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	69d9      	ldr	r1, [r3, #28]
 800554a:	68bb      	ldr	r3, [r7, #8]
 800554c:	689b      	ldr	r3, [r3, #8]
 800554e:	021a      	lsls	r2, r3, #8
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	430a      	orrs	r2, r1
 8005556:	61da      	str	r2, [r3, #28]
 8005558:	e001      	b.n	800555e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 800555a:	2301      	movs	r3, #1
 800555c:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	2200      	movs	r2, #0
 8005562:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005566:	7dfb      	ldrb	r3, [r7, #23]
}
 8005568:	4618      	mov	r0, r3
 800556a:	3718      	adds	r7, #24
 800556c:	46bd      	mov	sp, r7
 800556e:	bd80      	pop	{r7, pc}

08005570 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005570:	b580      	push	{r7, lr}
 8005572:	b086      	sub	sp, #24
 8005574:	af00      	add	r7, sp, #0
 8005576:	60f8      	str	r0, [r7, #12]
 8005578:	60b9      	str	r1, [r7, #8]
 800557a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800557c:	2300      	movs	r3, #0
 800557e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005586:	2b01      	cmp	r3, #1
 8005588:	d101      	bne.n	800558e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800558a:	2302      	movs	r3, #2
 800558c:	e0ae      	b.n	80056ec <HAL_TIM_PWM_ConfigChannel+0x17c>
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	2201      	movs	r2, #1
 8005592:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	2b0c      	cmp	r3, #12
 800559a:	f200 809f 	bhi.w	80056dc <HAL_TIM_PWM_ConfigChannel+0x16c>
 800559e:	a201      	add	r2, pc, #4	@ (adr r2, 80055a4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80055a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055a4:	080055d9 	.word	0x080055d9
 80055a8:	080056dd 	.word	0x080056dd
 80055ac:	080056dd 	.word	0x080056dd
 80055b0:	080056dd 	.word	0x080056dd
 80055b4:	08005619 	.word	0x08005619
 80055b8:	080056dd 	.word	0x080056dd
 80055bc:	080056dd 	.word	0x080056dd
 80055c0:	080056dd 	.word	0x080056dd
 80055c4:	0800565b 	.word	0x0800565b
 80055c8:	080056dd 	.word	0x080056dd
 80055cc:	080056dd 	.word	0x080056dd
 80055d0:	080056dd 	.word	0x080056dd
 80055d4:	0800569b 	.word	0x0800569b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	68b9      	ldr	r1, [r7, #8]
 80055de:	4618      	mov	r0, r3
 80055e0:	f000 f91a 	bl	8005818 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	699a      	ldr	r2, [r3, #24]
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	f042 0208 	orr.w	r2, r2, #8
 80055f2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	699a      	ldr	r2, [r3, #24]
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	f022 0204 	bic.w	r2, r2, #4
 8005602:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	6999      	ldr	r1, [r3, #24]
 800560a:	68bb      	ldr	r3, [r7, #8]
 800560c:	691a      	ldr	r2, [r3, #16]
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	430a      	orrs	r2, r1
 8005614:	619a      	str	r2, [r3, #24]
      break;
 8005616:	e064      	b.n	80056e2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	68b9      	ldr	r1, [r7, #8]
 800561e:	4618      	mov	r0, r3
 8005620:	f000 f960 	bl	80058e4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	699a      	ldr	r2, [r3, #24]
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005632:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	699a      	ldr	r2, [r3, #24]
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005642:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	6999      	ldr	r1, [r3, #24]
 800564a:	68bb      	ldr	r3, [r7, #8]
 800564c:	691b      	ldr	r3, [r3, #16]
 800564e:	021a      	lsls	r2, r3, #8
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	430a      	orrs	r2, r1
 8005656:	619a      	str	r2, [r3, #24]
      break;
 8005658:	e043      	b.n	80056e2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	68b9      	ldr	r1, [r7, #8]
 8005660:	4618      	mov	r0, r3
 8005662:	f000 f9a9 	bl	80059b8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	69da      	ldr	r2, [r3, #28]
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	f042 0208 	orr.w	r2, r2, #8
 8005674:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	69da      	ldr	r2, [r3, #28]
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	f022 0204 	bic.w	r2, r2, #4
 8005684:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	69d9      	ldr	r1, [r3, #28]
 800568c:	68bb      	ldr	r3, [r7, #8]
 800568e:	691a      	ldr	r2, [r3, #16]
 8005690:	68fb      	ldr	r3, [r7, #12]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	430a      	orrs	r2, r1
 8005696:	61da      	str	r2, [r3, #28]
      break;
 8005698:	e023      	b.n	80056e2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	68b9      	ldr	r1, [r7, #8]
 80056a0:	4618      	mov	r0, r3
 80056a2:	f000 f9f3 	bl	8005a8c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	69da      	ldr	r2, [r3, #28]
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80056b4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	69da      	ldr	r2, [r3, #28]
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80056c4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	69d9      	ldr	r1, [r3, #28]
 80056cc:	68bb      	ldr	r3, [r7, #8]
 80056ce:	691b      	ldr	r3, [r3, #16]
 80056d0:	021a      	lsls	r2, r3, #8
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	430a      	orrs	r2, r1
 80056d8:	61da      	str	r2, [r3, #28]
      break;
 80056da:	e002      	b.n	80056e2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80056dc:	2301      	movs	r3, #1
 80056de:	75fb      	strb	r3, [r7, #23]
      break;
 80056e0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	2200      	movs	r2, #0
 80056e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80056ea:	7dfb      	ldrb	r3, [r7, #23]
}
 80056ec:	4618      	mov	r0, r3
 80056ee:	3718      	adds	r7, #24
 80056f0:	46bd      	mov	sp, r7
 80056f2:	bd80      	pop	{r7, pc}

080056f4 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80056f4:	b480      	push	{r7}
 80056f6:	b083      	sub	sp, #12
 80056f8:	af00      	add	r7, sp, #0
 80056fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80056fc:	bf00      	nop
 80056fe:	370c      	adds	r7, #12
 8005700:	46bd      	mov	sp, r7
 8005702:	bc80      	pop	{r7}
 8005704:	4770      	bx	lr

08005706 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005706:	b480      	push	{r7}
 8005708:	b083      	sub	sp, #12
 800570a:	af00      	add	r7, sp, #0
 800570c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800570e:	bf00      	nop
 8005710:	370c      	adds	r7, #12
 8005712:	46bd      	mov	sp, r7
 8005714:	bc80      	pop	{r7}
 8005716:	4770      	bx	lr

08005718 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005718:	b480      	push	{r7}
 800571a:	b083      	sub	sp, #12
 800571c:	af00      	add	r7, sp, #0
 800571e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005720:	bf00      	nop
 8005722:	370c      	adds	r7, #12
 8005724:	46bd      	mov	sp, r7
 8005726:	bc80      	pop	{r7}
 8005728:	4770      	bx	lr

0800572a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800572a:	b480      	push	{r7}
 800572c:	b083      	sub	sp, #12
 800572e:	af00      	add	r7, sp, #0
 8005730:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005732:	bf00      	nop
 8005734:	370c      	adds	r7, #12
 8005736:	46bd      	mov	sp, r7
 8005738:	bc80      	pop	{r7}
 800573a:	4770      	bx	lr

0800573c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800573c:	b480      	push	{r7}
 800573e:	b085      	sub	sp, #20
 8005740:	af00      	add	r7, sp, #0
 8005742:	6078      	str	r0, [r7, #4]
 8005744:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	4a2f      	ldr	r2, [pc, #188]	@ (800580c <TIM_Base_SetConfig+0xd0>)
 8005750:	4293      	cmp	r3, r2
 8005752:	d00b      	beq.n	800576c <TIM_Base_SetConfig+0x30>
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800575a:	d007      	beq.n	800576c <TIM_Base_SetConfig+0x30>
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	4a2c      	ldr	r2, [pc, #176]	@ (8005810 <TIM_Base_SetConfig+0xd4>)
 8005760:	4293      	cmp	r3, r2
 8005762:	d003      	beq.n	800576c <TIM_Base_SetConfig+0x30>
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	4a2b      	ldr	r2, [pc, #172]	@ (8005814 <TIM_Base_SetConfig+0xd8>)
 8005768:	4293      	cmp	r3, r2
 800576a:	d108      	bne.n	800577e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005772:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005774:	683b      	ldr	r3, [r7, #0]
 8005776:	685b      	ldr	r3, [r3, #4]
 8005778:	68fa      	ldr	r2, [r7, #12]
 800577a:	4313      	orrs	r3, r2
 800577c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	4a22      	ldr	r2, [pc, #136]	@ (800580c <TIM_Base_SetConfig+0xd0>)
 8005782:	4293      	cmp	r3, r2
 8005784:	d00b      	beq.n	800579e <TIM_Base_SetConfig+0x62>
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800578c:	d007      	beq.n	800579e <TIM_Base_SetConfig+0x62>
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	4a1f      	ldr	r2, [pc, #124]	@ (8005810 <TIM_Base_SetConfig+0xd4>)
 8005792:	4293      	cmp	r3, r2
 8005794:	d003      	beq.n	800579e <TIM_Base_SetConfig+0x62>
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	4a1e      	ldr	r2, [pc, #120]	@ (8005814 <TIM_Base_SetConfig+0xd8>)
 800579a:	4293      	cmp	r3, r2
 800579c:	d108      	bne.n	80057b0 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80057a4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80057a6:	683b      	ldr	r3, [r7, #0]
 80057a8:	68db      	ldr	r3, [r3, #12]
 80057aa:	68fa      	ldr	r2, [r7, #12]
 80057ac:	4313      	orrs	r3, r2
 80057ae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80057b6:	683b      	ldr	r3, [r7, #0]
 80057b8:	695b      	ldr	r3, [r3, #20]
 80057ba:	4313      	orrs	r3, r2
 80057bc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	68fa      	ldr	r2, [r7, #12]
 80057c2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80057c4:	683b      	ldr	r3, [r7, #0]
 80057c6:	689a      	ldr	r2, [r3, #8]
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80057cc:	683b      	ldr	r3, [r7, #0]
 80057ce:	681a      	ldr	r2, [r3, #0]
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	4a0d      	ldr	r2, [pc, #52]	@ (800580c <TIM_Base_SetConfig+0xd0>)
 80057d8:	4293      	cmp	r3, r2
 80057da:	d103      	bne.n	80057e4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80057dc:	683b      	ldr	r3, [r7, #0]
 80057de:	691a      	ldr	r2, [r3, #16]
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	2201      	movs	r2, #1
 80057e8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	691b      	ldr	r3, [r3, #16]
 80057ee:	f003 0301 	and.w	r3, r3, #1
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d005      	beq.n	8005802 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	691b      	ldr	r3, [r3, #16]
 80057fa:	f023 0201 	bic.w	r2, r3, #1
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	611a      	str	r2, [r3, #16]
  }
}
 8005802:	bf00      	nop
 8005804:	3714      	adds	r7, #20
 8005806:	46bd      	mov	sp, r7
 8005808:	bc80      	pop	{r7}
 800580a:	4770      	bx	lr
 800580c:	40012c00 	.word	0x40012c00
 8005810:	40000400 	.word	0x40000400
 8005814:	40000800 	.word	0x40000800

08005818 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005818:	b480      	push	{r7}
 800581a:	b087      	sub	sp, #28
 800581c:	af00      	add	r7, sp, #0
 800581e:	6078      	str	r0, [r7, #4]
 8005820:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	6a1b      	ldr	r3, [r3, #32]
 8005826:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	6a1b      	ldr	r3, [r3, #32]
 800582c:	f023 0201 	bic.w	r2, r3, #1
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	685b      	ldr	r3, [r3, #4]
 8005838:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	699b      	ldr	r3, [r3, #24]
 800583e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005846:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	f023 0303 	bic.w	r3, r3, #3
 800584e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005850:	683b      	ldr	r3, [r7, #0]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	68fa      	ldr	r2, [r7, #12]
 8005856:	4313      	orrs	r3, r2
 8005858:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800585a:	697b      	ldr	r3, [r7, #20]
 800585c:	f023 0302 	bic.w	r3, r3, #2
 8005860:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005862:	683b      	ldr	r3, [r7, #0]
 8005864:	689b      	ldr	r3, [r3, #8]
 8005866:	697a      	ldr	r2, [r7, #20]
 8005868:	4313      	orrs	r3, r2
 800586a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	4a1c      	ldr	r2, [pc, #112]	@ (80058e0 <TIM_OC1_SetConfig+0xc8>)
 8005870:	4293      	cmp	r3, r2
 8005872:	d10c      	bne.n	800588e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005874:	697b      	ldr	r3, [r7, #20]
 8005876:	f023 0308 	bic.w	r3, r3, #8
 800587a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800587c:	683b      	ldr	r3, [r7, #0]
 800587e:	68db      	ldr	r3, [r3, #12]
 8005880:	697a      	ldr	r2, [r7, #20]
 8005882:	4313      	orrs	r3, r2
 8005884:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005886:	697b      	ldr	r3, [r7, #20]
 8005888:	f023 0304 	bic.w	r3, r3, #4
 800588c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	4a13      	ldr	r2, [pc, #76]	@ (80058e0 <TIM_OC1_SetConfig+0xc8>)
 8005892:	4293      	cmp	r3, r2
 8005894:	d111      	bne.n	80058ba <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005896:	693b      	ldr	r3, [r7, #16]
 8005898:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800589c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800589e:	693b      	ldr	r3, [r7, #16]
 80058a0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80058a4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80058a6:	683b      	ldr	r3, [r7, #0]
 80058a8:	695b      	ldr	r3, [r3, #20]
 80058aa:	693a      	ldr	r2, [r7, #16]
 80058ac:	4313      	orrs	r3, r2
 80058ae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80058b0:	683b      	ldr	r3, [r7, #0]
 80058b2:	699b      	ldr	r3, [r3, #24]
 80058b4:	693a      	ldr	r2, [r7, #16]
 80058b6:	4313      	orrs	r3, r2
 80058b8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	693a      	ldr	r2, [r7, #16]
 80058be:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	68fa      	ldr	r2, [r7, #12]
 80058c4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80058c6:	683b      	ldr	r3, [r7, #0]
 80058c8:	685a      	ldr	r2, [r3, #4]
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	697a      	ldr	r2, [r7, #20]
 80058d2:	621a      	str	r2, [r3, #32]
}
 80058d4:	bf00      	nop
 80058d6:	371c      	adds	r7, #28
 80058d8:	46bd      	mov	sp, r7
 80058da:	bc80      	pop	{r7}
 80058dc:	4770      	bx	lr
 80058de:	bf00      	nop
 80058e0:	40012c00 	.word	0x40012c00

080058e4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80058e4:	b480      	push	{r7}
 80058e6:	b087      	sub	sp, #28
 80058e8:	af00      	add	r7, sp, #0
 80058ea:	6078      	str	r0, [r7, #4]
 80058ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	6a1b      	ldr	r3, [r3, #32]
 80058f2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	6a1b      	ldr	r3, [r3, #32]
 80058f8:	f023 0210 	bic.w	r2, r3, #16
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	685b      	ldr	r3, [r3, #4]
 8005904:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	699b      	ldr	r3, [r3, #24]
 800590a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005912:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800591a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800591c:	683b      	ldr	r3, [r7, #0]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	021b      	lsls	r3, r3, #8
 8005922:	68fa      	ldr	r2, [r7, #12]
 8005924:	4313      	orrs	r3, r2
 8005926:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005928:	697b      	ldr	r3, [r7, #20]
 800592a:	f023 0320 	bic.w	r3, r3, #32
 800592e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005930:	683b      	ldr	r3, [r7, #0]
 8005932:	689b      	ldr	r3, [r3, #8]
 8005934:	011b      	lsls	r3, r3, #4
 8005936:	697a      	ldr	r2, [r7, #20]
 8005938:	4313      	orrs	r3, r2
 800593a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	4a1d      	ldr	r2, [pc, #116]	@ (80059b4 <TIM_OC2_SetConfig+0xd0>)
 8005940:	4293      	cmp	r3, r2
 8005942:	d10d      	bne.n	8005960 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005944:	697b      	ldr	r3, [r7, #20]
 8005946:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800594a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800594c:	683b      	ldr	r3, [r7, #0]
 800594e:	68db      	ldr	r3, [r3, #12]
 8005950:	011b      	lsls	r3, r3, #4
 8005952:	697a      	ldr	r2, [r7, #20]
 8005954:	4313      	orrs	r3, r2
 8005956:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005958:	697b      	ldr	r3, [r7, #20]
 800595a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800595e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	4a14      	ldr	r2, [pc, #80]	@ (80059b4 <TIM_OC2_SetConfig+0xd0>)
 8005964:	4293      	cmp	r3, r2
 8005966:	d113      	bne.n	8005990 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005968:	693b      	ldr	r3, [r7, #16]
 800596a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800596e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005970:	693b      	ldr	r3, [r7, #16]
 8005972:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005976:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005978:	683b      	ldr	r3, [r7, #0]
 800597a:	695b      	ldr	r3, [r3, #20]
 800597c:	009b      	lsls	r3, r3, #2
 800597e:	693a      	ldr	r2, [r7, #16]
 8005980:	4313      	orrs	r3, r2
 8005982:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005984:	683b      	ldr	r3, [r7, #0]
 8005986:	699b      	ldr	r3, [r3, #24]
 8005988:	009b      	lsls	r3, r3, #2
 800598a:	693a      	ldr	r2, [r7, #16]
 800598c:	4313      	orrs	r3, r2
 800598e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	693a      	ldr	r2, [r7, #16]
 8005994:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	68fa      	ldr	r2, [r7, #12]
 800599a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800599c:	683b      	ldr	r3, [r7, #0]
 800599e:	685a      	ldr	r2, [r3, #4]
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	697a      	ldr	r2, [r7, #20]
 80059a8:	621a      	str	r2, [r3, #32]
}
 80059aa:	bf00      	nop
 80059ac:	371c      	adds	r7, #28
 80059ae:	46bd      	mov	sp, r7
 80059b0:	bc80      	pop	{r7}
 80059b2:	4770      	bx	lr
 80059b4:	40012c00 	.word	0x40012c00

080059b8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80059b8:	b480      	push	{r7}
 80059ba:	b087      	sub	sp, #28
 80059bc:	af00      	add	r7, sp, #0
 80059be:	6078      	str	r0, [r7, #4]
 80059c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	6a1b      	ldr	r3, [r3, #32]
 80059c6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	6a1b      	ldr	r3, [r3, #32]
 80059cc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	685b      	ldr	r3, [r3, #4]
 80059d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	69db      	ldr	r3, [r3, #28]
 80059de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80059e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	f023 0303 	bic.w	r3, r3, #3
 80059ee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80059f0:	683b      	ldr	r3, [r7, #0]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	68fa      	ldr	r2, [r7, #12]
 80059f6:	4313      	orrs	r3, r2
 80059f8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80059fa:	697b      	ldr	r3, [r7, #20]
 80059fc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005a00:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005a02:	683b      	ldr	r3, [r7, #0]
 8005a04:	689b      	ldr	r3, [r3, #8]
 8005a06:	021b      	lsls	r3, r3, #8
 8005a08:	697a      	ldr	r2, [r7, #20]
 8005a0a:	4313      	orrs	r3, r2
 8005a0c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	4a1d      	ldr	r2, [pc, #116]	@ (8005a88 <TIM_OC3_SetConfig+0xd0>)
 8005a12:	4293      	cmp	r3, r2
 8005a14:	d10d      	bne.n	8005a32 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005a16:	697b      	ldr	r3, [r7, #20]
 8005a18:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005a1c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005a1e:	683b      	ldr	r3, [r7, #0]
 8005a20:	68db      	ldr	r3, [r3, #12]
 8005a22:	021b      	lsls	r3, r3, #8
 8005a24:	697a      	ldr	r2, [r7, #20]
 8005a26:	4313      	orrs	r3, r2
 8005a28:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005a2a:	697b      	ldr	r3, [r7, #20]
 8005a2c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005a30:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	4a14      	ldr	r2, [pc, #80]	@ (8005a88 <TIM_OC3_SetConfig+0xd0>)
 8005a36:	4293      	cmp	r3, r2
 8005a38:	d113      	bne.n	8005a62 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005a3a:	693b      	ldr	r3, [r7, #16]
 8005a3c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005a40:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005a42:	693b      	ldr	r3, [r7, #16]
 8005a44:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005a48:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005a4a:	683b      	ldr	r3, [r7, #0]
 8005a4c:	695b      	ldr	r3, [r3, #20]
 8005a4e:	011b      	lsls	r3, r3, #4
 8005a50:	693a      	ldr	r2, [r7, #16]
 8005a52:	4313      	orrs	r3, r2
 8005a54:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005a56:	683b      	ldr	r3, [r7, #0]
 8005a58:	699b      	ldr	r3, [r3, #24]
 8005a5a:	011b      	lsls	r3, r3, #4
 8005a5c:	693a      	ldr	r2, [r7, #16]
 8005a5e:	4313      	orrs	r3, r2
 8005a60:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	693a      	ldr	r2, [r7, #16]
 8005a66:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	68fa      	ldr	r2, [r7, #12]
 8005a6c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005a6e:	683b      	ldr	r3, [r7, #0]
 8005a70:	685a      	ldr	r2, [r3, #4]
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	697a      	ldr	r2, [r7, #20]
 8005a7a:	621a      	str	r2, [r3, #32]
}
 8005a7c:	bf00      	nop
 8005a7e:	371c      	adds	r7, #28
 8005a80:	46bd      	mov	sp, r7
 8005a82:	bc80      	pop	{r7}
 8005a84:	4770      	bx	lr
 8005a86:	bf00      	nop
 8005a88:	40012c00 	.word	0x40012c00

08005a8c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005a8c:	b480      	push	{r7}
 8005a8e:	b087      	sub	sp, #28
 8005a90:	af00      	add	r7, sp, #0
 8005a92:	6078      	str	r0, [r7, #4]
 8005a94:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	6a1b      	ldr	r3, [r3, #32]
 8005a9a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	6a1b      	ldr	r3, [r3, #32]
 8005aa0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	685b      	ldr	r3, [r3, #4]
 8005aac:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	69db      	ldr	r3, [r3, #28]
 8005ab2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005aba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005ac2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005ac4:	683b      	ldr	r3, [r7, #0]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	021b      	lsls	r3, r3, #8
 8005aca:	68fa      	ldr	r2, [r7, #12]
 8005acc:	4313      	orrs	r3, r2
 8005ace:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005ad0:	693b      	ldr	r3, [r7, #16]
 8005ad2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005ad6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005ad8:	683b      	ldr	r3, [r7, #0]
 8005ada:	689b      	ldr	r3, [r3, #8]
 8005adc:	031b      	lsls	r3, r3, #12
 8005ade:	693a      	ldr	r2, [r7, #16]
 8005ae0:	4313      	orrs	r3, r2
 8005ae2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	4a0f      	ldr	r2, [pc, #60]	@ (8005b24 <TIM_OC4_SetConfig+0x98>)
 8005ae8:	4293      	cmp	r3, r2
 8005aea:	d109      	bne.n	8005b00 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005aec:	697b      	ldr	r3, [r7, #20]
 8005aee:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005af2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005af4:	683b      	ldr	r3, [r7, #0]
 8005af6:	695b      	ldr	r3, [r3, #20]
 8005af8:	019b      	lsls	r3, r3, #6
 8005afa:	697a      	ldr	r2, [r7, #20]
 8005afc:	4313      	orrs	r3, r2
 8005afe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	697a      	ldr	r2, [r7, #20]
 8005b04:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	68fa      	ldr	r2, [r7, #12]
 8005b0a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005b0c:	683b      	ldr	r3, [r7, #0]
 8005b0e:	685a      	ldr	r2, [r3, #4]
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	693a      	ldr	r2, [r7, #16]
 8005b18:	621a      	str	r2, [r3, #32]
}
 8005b1a:	bf00      	nop
 8005b1c:	371c      	adds	r7, #28
 8005b1e:	46bd      	mov	sp, r7
 8005b20:	bc80      	pop	{r7}
 8005b22:	4770      	bx	lr
 8005b24:	40012c00 	.word	0x40012c00

08005b28 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8005b28:	b480      	push	{r7}
 8005b2a:	b087      	sub	sp, #28
 8005b2c:	af00      	add	r7, sp, #0
 8005b2e:	60f8      	str	r0, [r7, #12]
 8005b30:	60b9      	str	r1, [r7, #8]
 8005b32:	607a      	str	r2, [r7, #4]
 8005b34:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	6a1b      	ldr	r3, [r3, #32]
 8005b3a:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	6a1b      	ldr	r3, [r3, #32]
 8005b40:	f023 0201 	bic.w	r2, r3, #1
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	699b      	ldr	r3, [r3, #24]
 8005b4c:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	4a1f      	ldr	r2, [pc, #124]	@ (8005bd0 <TIM_TI1_SetConfig+0xa8>)
 8005b52:	4293      	cmp	r3, r2
 8005b54:	d00b      	beq.n	8005b6e <TIM_TI1_SetConfig+0x46>
 8005b56:	68fb      	ldr	r3, [r7, #12]
 8005b58:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005b5c:	d007      	beq.n	8005b6e <TIM_TI1_SetConfig+0x46>
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	4a1c      	ldr	r2, [pc, #112]	@ (8005bd4 <TIM_TI1_SetConfig+0xac>)
 8005b62:	4293      	cmp	r3, r2
 8005b64:	d003      	beq.n	8005b6e <TIM_TI1_SetConfig+0x46>
 8005b66:	68fb      	ldr	r3, [r7, #12]
 8005b68:	4a1b      	ldr	r2, [pc, #108]	@ (8005bd8 <TIM_TI1_SetConfig+0xb0>)
 8005b6a:	4293      	cmp	r3, r2
 8005b6c:	d101      	bne.n	8005b72 <TIM_TI1_SetConfig+0x4a>
 8005b6e:	2301      	movs	r3, #1
 8005b70:	e000      	b.n	8005b74 <TIM_TI1_SetConfig+0x4c>
 8005b72:	2300      	movs	r3, #0
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d008      	beq.n	8005b8a <TIM_TI1_SetConfig+0x62>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8005b78:	697b      	ldr	r3, [r7, #20]
 8005b7a:	f023 0303 	bic.w	r3, r3, #3
 8005b7e:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8005b80:	697a      	ldr	r2, [r7, #20]
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	4313      	orrs	r3, r2
 8005b86:	617b      	str	r3, [r7, #20]
 8005b88:	e003      	b.n	8005b92 <TIM_TI1_SetConfig+0x6a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8005b8a:	697b      	ldr	r3, [r7, #20]
 8005b8c:	f043 0301 	orr.w	r3, r3, #1
 8005b90:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005b92:	697b      	ldr	r3, [r7, #20]
 8005b94:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005b98:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8005b9a:	683b      	ldr	r3, [r7, #0]
 8005b9c:	011b      	lsls	r3, r3, #4
 8005b9e:	b2db      	uxtb	r3, r3
 8005ba0:	697a      	ldr	r2, [r7, #20]
 8005ba2:	4313      	orrs	r3, r2
 8005ba4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005ba6:	693b      	ldr	r3, [r7, #16]
 8005ba8:	f023 030a 	bic.w	r3, r3, #10
 8005bac:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8005bae:	68bb      	ldr	r3, [r7, #8]
 8005bb0:	f003 030a 	and.w	r3, r3, #10
 8005bb4:	693a      	ldr	r2, [r7, #16]
 8005bb6:	4313      	orrs	r3, r2
 8005bb8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	697a      	ldr	r2, [r7, #20]
 8005bbe:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	693a      	ldr	r2, [r7, #16]
 8005bc4:	621a      	str	r2, [r3, #32]
}
 8005bc6:	bf00      	nop
 8005bc8:	371c      	adds	r7, #28
 8005bca:	46bd      	mov	sp, r7
 8005bcc:	bc80      	pop	{r7}
 8005bce:	4770      	bx	lr
 8005bd0:	40012c00 	.word	0x40012c00
 8005bd4:	40000400 	.word	0x40000400
 8005bd8:	40000800 	.word	0x40000800

08005bdc <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005bdc:	b480      	push	{r7}
 8005bde:	b087      	sub	sp, #28
 8005be0:	af00      	add	r7, sp, #0
 8005be2:	60f8      	str	r0, [r7, #12]
 8005be4:	60b9      	str	r1, [r7, #8]
 8005be6:	607a      	str	r2, [r7, #4]
 8005be8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005bea:	68fb      	ldr	r3, [r7, #12]
 8005bec:	6a1b      	ldr	r3, [r3, #32]
 8005bee:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	6a1b      	ldr	r3, [r3, #32]
 8005bf4:	f023 0210 	bic.w	r2, r3, #16
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	699b      	ldr	r3, [r3, #24]
 8005c00:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8005c02:	693b      	ldr	r3, [r7, #16]
 8005c04:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005c08:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	021b      	lsls	r3, r3, #8
 8005c0e:	693a      	ldr	r2, [r7, #16]
 8005c10:	4313      	orrs	r3, r2
 8005c12:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005c14:	693b      	ldr	r3, [r7, #16]
 8005c16:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005c1a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8005c1c:	683b      	ldr	r3, [r7, #0]
 8005c1e:	031b      	lsls	r3, r3, #12
 8005c20:	b29b      	uxth	r3, r3
 8005c22:	693a      	ldr	r2, [r7, #16]
 8005c24:	4313      	orrs	r3, r2
 8005c26:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005c28:	697b      	ldr	r3, [r7, #20]
 8005c2a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005c2e:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8005c30:	68bb      	ldr	r3, [r7, #8]
 8005c32:	011b      	lsls	r3, r3, #4
 8005c34:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8005c38:	697a      	ldr	r2, [r7, #20]
 8005c3a:	4313      	orrs	r3, r2
 8005c3c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	693a      	ldr	r2, [r7, #16]
 8005c42:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	697a      	ldr	r2, [r7, #20]
 8005c48:	621a      	str	r2, [r3, #32]
}
 8005c4a:	bf00      	nop
 8005c4c:	371c      	adds	r7, #28
 8005c4e:	46bd      	mov	sp, r7
 8005c50:	bc80      	pop	{r7}
 8005c52:	4770      	bx	lr

08005c54 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005c54:	b480      	push	{r7}
 8005c56:	b087      	sub	sp, #28
 8005c58:	af00      	add	r7, sp, #0
 8005c5a:	60f8      	str	r0, [r7, #12]
 8005c5c:	60b9      	str	r1, [r7, #8]
 8005c5e:	607a      	str	r2, [r7, #4]
 8005c60:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	6a1b      	ldr	r3, [r3, #32]
 8005c66:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	6a1b      	ldr	r3, [r3, #32]
 8005c6c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	69db      	ldr	r3, [r3, #28]
 8005c78:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8005c7a:	693b      	ldr	r3, [r7, #16]
 8005c7c:	f023 0303 	bic.w	r3, r3, #3
 8005c80:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8005c82:	693a      	ldr	r2, [r7, #16]
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	4313      	orrs	r3, r2
 8005c88:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8005c8a:	693b      	ldr	r3, [r7, #16]
 8005c8c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005c90:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8005c92:	683b      	ldr	r3, [r7, #0]
 8005c94:	011b      	lsls	r3, r3, #4
 8005c96:	b2db      	uxtb	r3, r3
 8005c98:	693a      	ldr	r2, [r7, #16]
 8005c9a:	4313      	orrs	r3, r2
 8005c9c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P);
 8005c9e:	697b      	ldr	r3, [r7, #20]
 8005ca0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005ca4:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & TIM_CCER_CC3P);
 8005ca6:	68bb      	ldr	r3, [r7, #8]
 8005ca8:	021b      	lsls	r3, r3, #8
 8005caa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005cae:	697a      	ldr	r2, [r7, #20]
 8005cb0:	4313      	orrs	r3, r2
 8005cb2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	693a      	ldr	r2, [r7, #16]
 8005cb8:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	697a      	ldr	r2, [r7, #20]
 8005cbe:	621a      	str	r2, [r3, #32]
}
 8005cc0:	bf00      	nop
 8005cc2:	371c      	adds	r7, #28
 8005cc4:	46bd      	mov	sp, r7
 8005cc6:	bc80      	pop	{r7}
 8005cc8:	4770      	bx	lr

08005cca <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005cca:	b480      	push	{r7}
 8005ccc:	b087      	sub	sp, #28
 8005cce:	af00      	add	r7, sp, #0
 8005cd0:	60f8      	str	r0, [r7, #12]
 8005cd2:	60b9      	str	r1, [r7, #8]
 8005cd4:	607a      	str	r2, [r7, #4]
 8005cd6:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	6a1b      	ldr	r3, [r3, #32]
 8005cdc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	6a1b      	ldr	r3, [r3, #32]
 8005ce2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	69db      	ldr	r3, [r3, #28]
 8005cee:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8005cf0:	693b      	ldr	r3, [r7, #16]
 8005cf2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005cf6:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	021b      	lsls	r3, r3, #8
 8005cfc:	693a      	ldr	r2, [r7, #16]
 8005cfe:	4313      	orrs	r3, r2
 8005d00:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8005d02:	693b      	ldr	r3, [r7, #16]
 8005d04:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005d08:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8005d0a:	683b      	ldr	r3, [r7, #0]
 8005d0c:	031b      	lsls	r3, r3, #12
 8005d0e:	b29b      	uxth	r3, r3
 8005d10:	693a      	ldr	r2, [r7, #16]
 8005d12:	4313      	orrs	r3, r2
 8005d14:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P);
 8005d16:	697b      	ldr	r3, [r7, #20]
 8005d18:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005d1c:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & TIM_CCER_CC4P);
 8005d1e:	68bb      	ldr	r3, [r7, #8]
 8005d20:	031b      	lsls	r3, r3, #12
 8005d22:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005d26:	697a      	ldr	r2, [r7, #20]
 8005d28:	4313      	orrs	r3, r2
 8005d2a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	693a      	ldr	r2, [r7, #16]
 8005d30:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	697a      	ldr	r2, [r7, #20]
 8005d36:	621a      	str	r2, [r3, #32]
}
 8005d38:	bf00      	nop
 8005d3a:	371c      	adds	r7, #28
 8005d3c:	46bd      	mov	sp, r7
 8005d3e:	bc80      	pop	{r7}
 8005d40:	4770      	bx	lr

08005d42 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005d42:	b480      	push	{r7}
 8005d44:	b087      	sub	sp, #28
 8005d46:	af00      	add	r7, sp, #0
 8005d48:	60f8      	str	r0, [r7, #12]
 8005d4a:	60b9      	str	r1, [r7, #8]
 8005d4c:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005d4e:	68bb      	ldr	r3, [r7, #8]
 8005d50:	f003 031f 	and.w	r3, r3, #31
 8005d54:	2201      	movs	r2, #1
 8005d56:	fa02 f303 	lsl.w	r3, r2, r3
 8005d5a:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	6a1a      	ldr	r2, [r3, #32]
 8005d60:	697b      	ldr	r3, [r7, #20]
 8005d62:	43db      	mvns	r3, r3
 8005d64:	401a      	ands	r2, r3
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	6a1a      	ldr	r2, [r3, #32]
 8005d6e:	68bb      	ldr	r3, [r7, #8]
 8005d70:	f003 031f 	and.w	r3, r3, #31
 8005d74:	6879      	ldr	r1, [r7, #4]
 8005d76:	fa01 f303 	lsl.w	r3, r1, r3
 8005d7a:	431a      	orrs	r2, r3
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	621a      	str	r2, [r3, #32]
}
 8005d80:	bf00      	nop
 8005d82:	371c      	adds	r7, #28
 8005d84:	46bd      	mov	sp, r7
 8005d86:	bc80      	pop	{r7}
 8005d88:	4770      	bx	lr
	...

08005d8c <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005d8c:	b580      	push	{r7, lr}
 8005d8e:	b084      	sub	sp, #16
 8005d90:	af00      	add	r7, sp, #0
 8005d92:	6078      	str	r0, [r7, #4]
 8005d94:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005d96:	683b      	ldr	r3, [r7, #0]
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d109      	bne.n	8005db0 <HAL_TIMEx_PWMN_Start+0x24>
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005da2:	b2db      	uxtb	r3, r3
 8005da4:	2b01      	cmp	r3, #1
 8005da6:	bf14      	ite	ne
 8005da8:	2301      	movne	r3, #1
 8005daa:	2300      	moveq	r3, #0
 8005dac:	b2db      	uxtb	r3, r3
 8005dae:	e022      	b.n	8005df6 <HAL_TIMEx_PWMN_Start+0x6a>
 8005db0:	683b      	ldr	r3, [r7, #0]
 8005db2:	2b04      	cmp	r3, #4
 8005db4:	d109      	bne.n	8005dca <HAL_TIMEx_PWMN_Start+0x3e>
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005dbc:	b2db      	uxtb	r3, r3
 8005dbe:	2b01      	cmp	r3, #1
 8005dc0:	bf14      	ite	ne
 8005dc2:	2301      	movne	r3, #1
 8005dc4:	2300      	moveq	r3, #0
 8005dc6:	b2db      	uxtb	r3, r3
 8005dc8:	e015      	b.n	8005df6 <HAL_TIMEx_PWMN_Start+0x6a>
 8005dca:	683b      	ldr	r3, [r7, #0]
 8005dcc:	2b08      	cmp	r3, #8
 8005dce:	d109      	bne.n	8005de4 <HAL_TIMEx_PWMN_Start+0x58>
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005dd6:	b2db      	uxtb	r3, r3
 8005dd8:	2b01      	cmp	r3, #1
 8005dda:	bf14      	ite	ne
 8005ddc:	2301      	movne	r3, #1
 8005dde:	2300      	moveq	r3, #0
 8005de0:	b2db      	uxtb	r3, r3
 8005de2:	e008      	b.n	8005df6 <HAL_TIMEx_PWMN_Start+0x6a>
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005dea:	b2db      	uxtb	r3, r3
 8005dec:	2b01      	cmp	r3, #1
 8005dee:	bf14      	ite	ne
 8005df0:	2301      	movne	r3, #1
 8005df2:	2300      	moveq	r3, #0
 8005df4:	b2db      	uxtb	r3, r3
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d001      	beq.n	8005dfe <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 8005dfa:	2301      	movs	r3, #1
 8005dfc:	e059      	b.n	8005eb2 <HAL_TIMEx_PWMN_Start+0x126>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005dfe:	683b      	ldr	r3, [r7, #0]
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d104      	bne.n	8005e0e <HAL_TIMEx_PWMN_Start+0x82>
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	2202      	movs	r2, #2
 8005e08:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005e0c:	e013      	b.n	8005e36 <HAL_TIMEx_PWMN_Start+0xaa>
 8005e0e:	683b      	ldr	r3, [r7, #0]
 8005e10:	2b04      	cmp	r3, #4
 8005e12:	d104      	bne.n	8005e1e <HAL_TIMEx_PWMN_Start+0x92>
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	2202      	movs	r2, #2
 8005e18:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005e1c:	e00b      	b.n	8005e36 <HAL_TIMEx_PWMN_Start+0xaa>
 8005e1e:	683b      	ldr	r3, [r7, #0]
 8005e20:	2b08      	cmp	r3, #8
 8005e22:	d104      	bne.n	8005e2e <HAL_TIMEx_PWMN_Start+0xa2>
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	2202      	movs	r2, #2
 8005e28:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005e2c:	e003      	b.n	8005e36 <HAL_TIMEx_PWMN_Start+0xaa>
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	2202      	movs	r2, #2
 8005e32:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	2204      	movs	r2, #4
 8005e3c:	6839      	ldr	r1, [r7, #0]
 8005e3e:	4618      	mov	r0, r3
 8005e40:	f000 f903 	bl	800604a <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005e52:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	4a18      	ldr	r2, [pc, #96]	@ (8005ebc <HAL_TIMEx_PWMN_Start+0x130>)
 8005e5a:	4293      	cmp	r3, r2
 8005e5c:	d00e      	beq.n	8005e7c <HAL_TIMEx_PWMN_Start+0xf0>
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005e66:	d009      	beq.n	8005e7c <HAL_TIMEx_PWMN_Start+0xf0>
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	4a14      	ldr	r2, [pc, #80]	@ (8005ec0 <HAL_TIMEx_PWMN_Start+0x134>)
 8005e6e:	4293      	cmp	r3, r2
 8005e70:	d004      	beq.n	8005e7c <HAL_TIMEx_PWMN_Start+0xf0>
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	4a13      	ldr	r2, [pc, #76]	@ (8005ec4 <HAL_TIMEx_PWMN_Start+0x138>)
 8005e78:	4293      	cmp	r3, r2
 8005e7a:	d111      	bne.n	8005ea0 <HAL_TIMEx_PWMN_Start+0x114>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	689b      	ldr	r3, [r3, #8]
 8005e82:	f003 0307 	and.w	r3, r3, #7
 8005e86:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	2b06      	cmp	r3, #6
 8005e8c:	d010      	beq.n	8005eb0 <HAL_TIMEx_PWMN_Start+0x124>
    {
      __HAL_TIM_ENABLE(htim);
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	681a      	ldr	r2, [r3, #0]
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	f042 0201 	orr.w	r2, r2, #1
 8005e9c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e9e:	e007      	b.n	8005eb0 <HAL_TIMEx_PWMN_Start+0x124>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	681a      	ldr	r2, [r3, #0]
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	f042 0201 	orr.w	r2, r2, #1
 8005eae:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005eb0:	2300      	movs	r3, #0
}
 8005eb2:	4618      	mov	r0, r3
 8005eb4:	3710      	adds	r7, #16
 8005eb6:	46bd      	mov	sp, r7
 8005eb8:	bd80      	pop	{r7, pc}
 8005eba:	bf00      	nop
 8005ebc:	40012c00 	.word	0x40012c00
 8005ec0:	40000400 	.word	0x40000400
 8005ec4:	40000800 	.word	0x40000800

08005ec8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005ec8:	b480      	push	{r7}
 8005eca:	b085      	sub	sp, #20
 8005ecc:	af00      	add	r7, sp, #0
 8005ece:	6078      	str	r0, [r7, #4]
 8005ed0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005ed8:	2b01      	cmp	r3, #1
 8005eda:	d101      	bne.n	8005ee0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005edc:	2302      	movs	r3, #2
 8005ede:	e046      	b.n	8005f6e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	2201      	movs	r2, #1
 8005ee4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	2202      	movs	r2, #2
 8005eec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	685b      	ldr	r3, [r3, #4]
 8005ef6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	689b      	ldr	r3, [r3, #8]
 8005efe:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f06:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005f08:	683b      	ldr	r3, [r7, #0]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	68fa      	ldr	r2, [r7, #12]
 8005f0e:	4313      	orrs	r3, r2
 8005f10:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	68fa      	ldr	r2, [r7, #12]
 8005f18:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	4a16      	ldr	r2, [pc, #88]	@ (8005f78 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005f20:	4293      	cmp	r3, r2
 8005f22:	d00e      	beq.n	8005f42 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f2c:	d009      	beq.n	8005f42 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	4a12      	ldr	r2, [pc, #72]	@ (8005f7c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005f34:	4293      	cmp	r3, r2
 8005f36:	d004      	beq.n	8005f42 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	4a10      	ldr	r2, [pc, #64]	@ (8005f80 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8005f3e:	4293      	cmp	r3, r2
 8005f40:	d10c      	bne.n	8005f5c <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005f42:	68bb      	ldr	r3, [r7, #8]
 8005f44:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005f48:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005f4a:	683b      	ldr	r3, [r7, #0]
 8005f4c:	685b      	ldr	r3, [r3, #4]
 8005f4e:	68ba      	ldr	r2, [r7, #8]
 8005f50:	4313      	orrs	r3, r2
 8005f52:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	68ba      	ldr	r2, [r7, #8]
 8005f5a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	2201      	movs	r2, #1
 8005f60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	2200      	movs	r2, #0
 8005f68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005f6c:	2300      	movs	r3, #0
}
 8005f6e:	4618      	mov	r0, r3
 8005f70:	3714      	adds	r7, #20
 8005f72:	46bd      	mov	sp, r7
 8005f74:	bc80      	pop	{r7}
 8005f76:	4770      	bx	lr
 8005f78:	40012c00 	.word	0x40012c00
 8005f7c:	40000400 	.word	0x40000400
 8005f80:	40000800 	.word	0x40000800

08005f84 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005f84:	b480      	push	{r7}
 8005f86:	b085      	sub	sp, #20
 8005f88:	af00      	add	r7, sp, #0
 8005f8a:	6078      	str	r0, [r7, #4]
 8005f8c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005f8e:	2300      	movs	r3, #0
 8005f90:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005f98:	2b01      	cmp	r3, #1
 8005f9a:	d101      	bne.n	8005fa0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005f9c:	2302      	movs	r3, #2
 8005f9e:	e03d      	b.n	800601c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	2201      	movs	r2, #1
 8005fa4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8005fae:	683b      	ldr	r3, [r7, #0]
 8005fb0:	68db      	ldr	r3, [r3, #12]
 8005fb2:	4313      	orrs	r3, r2
 8005fb4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005fbc:	683b      	ldr	r3, [r7, #0]
 8005fbe:	689b      	ldr	r3, [r3, #8]
 8005fc0:	4313      	orrs	r3, r2
 8005fc2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8005fca:	683b      	ldr	r3, [r7, #0]
 8005fcc:	685b      	ldr	r3, [r3, #4]
 8005fce:	4313      	orrs	r3, r2
 8005fd0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8005fd8:	683b      	ldr	r3, [r7, #0]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	4313      	orrs	r3, r2
 8005fde:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005fe6:	683b      	ldr	r3, [r7, #0]
 8005fe8:	691b      	ldr	r3, [r3, #16]
 8005fea:	4313      	orrs	r3, r2
 8005fec:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8005ff4:	683b      	ldr	r3, [r7, #0]
 8005ff6:	695b      	ldr	r3, [r3, #20]
 8005ff8:	4313      	orrs	r3, r2
 8005ffa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8006002:	683b      	ldr	r3, [r7, #0]
 8006004:	69db      	ldr	r3, [r3, #28]
 8006006:	4313      	orrs	r3, r2
 8006008:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	68fa      	ldr	r2, [r7, #12]
 8006010:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	2200      	movs	r2, #0
 8006016:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800601a:	2300      	movs	r3, #0
}
 800601c:	4618      	mov	r0, r3
 800601e:	3714      	adds	r7, #20
 8006020:	46bd      	mov	sp, r7
 8006022:	bc80      	pop	{r7}
 8006024:	4770      	bx	lr

08006026 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006026:	b480      	push	{r7}
 8006028:	b083      	sub	sp, #12
 800602a:	af00      	add	r7, sp, #0
 800602c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800602e:	bf00      	nop
 8006030:	370c      	adds	r7, #12
 8006032:	46bd      	mov	sp, r7
 8006034:	bc80      	pop	{r7}
 8006036:	4770      	bx	lr

08006038 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006038:	b480      	push	{r7}
 800603a:	b083      	sub	sp, #12
 800603c:	af00      	add	r7, sp, #0
 800603e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006040:	bf00      	nop
 8006042:	370c      	adds	r7, #12
 8006044:	46bd      	mov	sp, r7
 8006046:	bc80      	pop	{r7}
 8006048:	4770      	bx	lr

0800604a <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 800604a:	b480      	push	{r7}
 800604c:	b087      	sub	sp, #28
 800604e:	af00      	add	r7, sp, #0
 8006050:	60f8      	str	r0, [r7, #12]
 8006052:	60b9      	str	r1, [r7, #8]
 8006054:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 8006056:	68bb      	ldr	r3, [r7, #8]
 8006058:	f003 030f 	and.w	r3, r3, #15
 800605c:	2204      	movs	r2, #4
 800605e:	fa02 f303 	lsl.w	r3, r2, r3
 8006062:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	6a1a      	ldr	r2, [r3, #32]
 8006068:	697b      	ldr	r3, [r7, #20]
 800606a:	43db      	mvns	r3, r3
 800606c:	401a      	ands	r2, r3
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	6a1a      	ldr	r2, [r3, #32]
 8006076:	68bb      	ldr	r3, [r7, #8]
 8006078:	f003 030f 	and.w	r3, r3, #15
 800607c:	6879      	ldr	r1, [r7, #4]
 800607e:	fa01 f303 	lsl.w	r3, r1, r3
 8006082:	431a      	orrs	r2, r3
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	621a      	str	r2, [r3, #32]
}
 8006088:	bf00      	nop
 800608a:	371c      	adds	r7, #28
 800608c:	46bd      	mov	sp, r7
 800608e:	bc80      	pop	{r7}
 8006090:	4770      	bx	lr

08006092 <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8006092:	b480      	push	{r7}
 8006094:	b085      	sub	sp, #20
 8006096:	af00      	add	r7, sp, #0
 8006098:	60f8      	str	r0, [r7, #12]
 800609a:	4638      	mov	r0, r7
 800609c:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 80060a0:	2300      	movs	r3, #0
}
 80060a2:	4618      	mov	r0, r3
 80060a4:	3714      	adds	r7, #20
 80060a6:	46bd      	mov	sp, r7
 80060a8:	bc80      	pop	{r7}
 80060aa:	4770      	bx	lr

080060ac <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 80060ac:	b480      	push	{r7}
 80060ae:	b085      	sub	sp, #20
 80060b0:	af00      	add	r7, sp, #0
 80060b2:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	2200      	movs	r2, #0
 80060b8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80060bc:	f44f 433f 	mov.w	r3, #48896	@ 0xbf00
 80060c0:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	b29a      	uxth	r2, r3
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80060cc:	2300      	movs	r3, #0
}
 80060ce:	4618      	mov	r0, r3
 80060d0:	3714      	adds	r7, #20
 80060d2:	46bd      	mov	sp, r7
 80060d4:	bc80      	pop	{r7}
 80060d6:	4770      	bx	lr

080060d8 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 80060d8:	b480      	push	{r7}
 80060da:	b085      	sub	sp, #20
 80060dc:	af00      	add	r7, sp, #0
 80060de:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80060e0:	f44f 433f 	mov.w	r3, #48896	@ 0xbf00
 80060e4:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80060ec:	b29a      	uxth	r2, r3
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	b29b      	uxth	r3, r3
 80060f2:	43db      	mvns	r3, r3
 80060f4:	b29b      	uxth	r3, r3
 80060f6:	4013      	ands	r3, r2
 80060f8:	b29a      	uxth	r2, r3
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8006100:	2300      	movs	r3, #0
}
 8006102:	4618      	mov	r0, r3
 8006104:	3714      	adds	r7, #20
 8006106:	46bd      	mov	sp, r7
 8006108:	bc80      	pop	{r7}
 800610a:	4770      	bx	lr

0800610c <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 800610c:	b480      	push	{r7}
 800610e:	b083      	sub	sp, #12
 8006110:	af00      	add	r7, sp, #0
 8006112:	6078      	str	r0, [r7, #4]
 8006114:	460b      	mov	r3, r1
 8006116:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8006118:	2300      	movs	r3, #0
}
 800611a:	4618      	mov	r0, r3
 800611c:	370c      	adds	r7, #12
 800611e:	46bd      	mov	sp, r7
 8006120:	bc80      	pop	{r7}
 8006122:	4770      	bx	lr

08006124 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8006124:	b480      	push	{r7}
 8006126:	b085      	sub	sp, #20
 8006128:	af00      	add	r7, sp, #0
 800612a:	60f8      	str	r0, [r7, #12]
 800612c:	4638      	mov	r0, r7
 800612e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	2201      	movs	r2, #1
 8006136:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	2200      	movs	r2, #0
 800613e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	2200      	movs	r2, #0
 8006146:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	2200      	movs	r2, #0
 800614e:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 8006152:	2300      	movs	r3, #0
}
 8006154:	4618      	mov	r0, r3
 8006156:	3714      	adds	r7, #20
 8006158:	46bd      	mov	sp, r7
 800615a:	bc80      	pop	{r7}
 800615c:	4770      	bx	lr
	...

08006160 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006160:	b480      	push	{r7}
 8006162:	b09d      	sub	sp, #116	@ 0x74
 8006164:	af00      	add	r7, sp, #0
 8006166:	6078      	str	r0, [r7, #4]
 8006168:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800616a:	2300      	movs	r3, #0
 800616c:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8006170:	687a      	ldr	r2, [r7, #4]
 8006172:	683b      	ldr	r3, [r7, #0]
 8006174:	781b      	ldrb	r3, [r3, #0]
 8006176:	009b      	lsls	r3, r3, #2
 8006178:	4413      	add	r3, r2
 800617a:	881b      	ldrh	r3, [r3, #0]
 800617c:	b29b      	uxth	r3, r3
 800617e:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 8006182:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006186:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c

  /* initialize Endpoint */
  switch (ep->type)
 800618a:	683b      	ldr	r3, [r7, #0]
 800618c:	78db      	ldrb	r3, [r3, #3]
 800618e:	2b03      	cmp	r3, #3
 8006190:	d81f      	bhi.n	80061d2 <USB_ActivateEndpoint+0x72>
 8006192:	a201      	add	r2, pc, #4	@ (adr r2, 8006198 <USB_ActivateEndpoint+0x38>)
 8006194:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006198:	080061a9 	.word	0x080061a9
 800619c:	080061c5 	.word	0x080061c5
 80061a0:	080061db 	.word	0x080061db
 80061a4:	080061b7 	.word	0x080061b7
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 80061a8:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80061ac:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80061b0:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 80061b4:	e012      	b.n	80061dc <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 80061b6:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80061ba:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 80061be:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 80061c2:	e00b      	b.n	80061dc <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 80061c4:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80061c8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80061cc:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 80061d0:	e004      	b.n	80061dc <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 80061d2:	2301      	movs	r3, #1
 80061d4:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
      break;
 80061d8:	e000      	b.n	80061dc <USB_ActivateEndpoint+0x7c>
      break;
 80061da:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 80061dc:	687a      	ldr	r2, [r7, #4]
 80061de:	683b      	ldr	r3, [r7, #0]
 80061e0:	781b      	ldrb	r3, [r3, #0]
 80061e2:	009b      	lsls	r3, r3, #2
 80061e4:	441a      	add	r2, r3
 80061e6:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80061ea:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80061ee:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80061f2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80061f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80061fa:	b29b      	uxth	r3, r3
 80061fc:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 80061fe:	687a      	ldr	r2, [r7, #4]
 8006200:	683b      	ldr	r3, [r7, #0]
 8006202:	781b      	ldrb	r3, [r3, #0]
 8006204:	009b      	lsls	r3, r3, #2
 8006206:	4413      	add	r3, r2
 8006208:	881b      	ldrh	r3, [r3, #0]
 800620a:	b29b      	uxth	r3, r3
 800620c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006210:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006214:	b29b      	uxth	r3, r3
 8006216:	683a      	ldr	r2, [r7, #0]
 8006218:	7812      	ldrb	r2, [r2, #0]
 800621a:	4313      	orrs	r3, r2
 800621c:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 8006220:	687a      	ldr	r2, [r7, #4]
 8006222:	683b      	ldr	r3, [r7, #0]
 8006224:	781b      	ldrb	r3, [r3, #0]
 8006226:	009b      	lsls	r3, r3, #2
 8006228:	441a      	add	r2, r3
 800622a:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 800622e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006232:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006236:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800623a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800623e:	b29b      	uxth	r3, r3
 8006240:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8006242:	683b      	ldr	r3, [r7, #0]
 8006244:	7b1b      	ldrb	r3, [r3, #12]
 8006246:	2b00      	cmp	r3, #0
 8006248:	f040 8178 	bne.w	800653c <USB_ActivateEndpoint+0x3dc>
  {
    if (ep->is_in != 0U)
 800624c:	683b      	ldr	r3, [r7, #0]
 800624e:	785b      	ldrb	r3, [r3, #1]
 8006250:	2b00      	cmp	r3, #0
 8006252:	f000 8084 	beq.w	800635e <USB_ActivateEndpoint+0x1fe>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	61bb      	str	r3, [r7, #24]
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006260:	b29b      	uxth	r3, r3
 8006262:	461a      	mov	r2, r3
 8006264:	69bb      	ldr	r3, [r7, #24]
 8006266:	4413      	add	r3, r2
 8006268:	61bb      	str	r3, [r7, #24]
 800626a:	683b      	ldr	r3, [r7, #0]
 800626c:	781b      	ldrb	r3, [r3, #0]
 800626e:	011a      	lsls	r2, r3, #4
 8006270:	69bb      	ldr	r3, [r7, #24]
 8006272:	4413      	add	r3, r2
 8006274:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8006278:	617b      	str	r3, [r7, #20]
 800627a:	683b      	ldr	r3, [r7, #0]
 800627c:	88db      	ldrh	r3, [r3, #6]
 800627e:	085b      	lsrs	r3, r3, #1
 8006280:	b29b      	uxth	r3, r3
 8006282:	005b      	lsls	r3, r3, #1
 8006284:	b29a      	uxth	r2, r3
 8006286:	697b      	ldr	r3, [r7, #20]
 8006288:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800628a:	687a      	ldr	r2, [r7, #4]
 800628c:	683b      	ldr	r3, [r7, #0]
 800628e:	781b      	ldrb	r3, [r3, #0]
 8006290:	009b      	lsls	r3, r3, #2
 8006292:	4413      	add	r3, r2
 8006294:	881b      	ldrh	r3, [r3, #0]
 8006296:	827b      	strh	r3, [r7, #18]
 8006298:	8a7b      	ldrh	r3, [r7, #18]
 800629a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d01b      	beq.n	80062da <USB_ActivateEndpoint+0x17a>
 80062a2:	687a      	ldr	r2, [r7, #4]
 80062a4:	683b      	ldr	r3, [r7, #0]
 80062a6:	781b      	ldrb	r3, [r3, #0]
 80062a8:	009b      	lsls	r3, r3, #2
 80062aa:	4413      	add	r3, r2
 80062ac:	881b      	ldrh	r3, [r3, #0]
 80062ae:	b29b      	uxth	r3, r3
 80062b0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80062b4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80062b8:	823b      	strh	r3, [r7, #16]
 80062ba:	687a      	ldr	r2, [r7, #4]
 80062bc:	683b      	ldr	r3, [r7, #0]
 80062be:	781b      	ldrb	r3, [r3, #0]
 80062c0:	009b      	lsls	r3, r3, #2
 80062c2:	441a      	add	r2, r3
 80062c4:	8a3b      	ldrh	r3, [r7, #16]
 80062c6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80062ca:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80062ce:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80062d2:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80062d6:	b29b      	uxth	r3, r3
 80062d8:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80062da:	683b      	ldr	r3, [r7, #0]
 80062dc:	78db      	ldrb	r3, [r3, #3]
 80062de:	2b01      	cmp	r3, #1
 80062e0:	d020      	beq.n	8006324 <USB_ActivateEndpoint+0x1c4>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80062e2:	687a      	ldr	r2, [r7, #4]
 80062e4:	683b      	ldr	r3, [r7, #0]
 80062e6:	781b      	ldrb	r3, [r3, #0]
 80062e8:	009b      	lsls	r3, r3, #2
 80062ea:	4413      	add	r3, r2
 80062ec:	881b      	ldrh	r3, [r3, #0]
 80062ee:	b29b      	uxth	r3, r3
 80062f0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80062f4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80062f8:	81bb      	strh	r3, [r7, #12]
 80062fa:	89bb      	ldrh	r3, [r7, #12]
 80062fc:	f083 0320 	eor.w	r3, r3, #32
 8006300:	81bb      	strh	r3, [r7, #12]
 8006302:	687a      	ldr	r2, [r7, #4]
 8006304:	683b      	ldr	r3, [r7, #0]
 8006306:	781b      	ldrb	r3, [r3, #0]
 8006308:	009b      	lsls	r3, r3, #2
 800630a:	441a      	add	r2, r3
 800630c:	89bb      	ldrh	r3, [r7, #12]
 800630e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006312:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006316:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800631a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800631e:	b29b      	uxth	r3, r3
 8006320:	8013      	strh	r3, [r2, #0]
 8006322:	e2d5      	b.n	80068d0 <USB_ActivateEndpoint+0x770>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006324:	687a      	ldr	r2, [r7, #4]
 8006326:	683b      	ldr	r3, [r7, #0]
 8006328:	781b      	ldrb	r3, [r3, #0]
 800632a:	009b      	lsls	r3, r3, #2
 800632c:	4413      	add	r3, r2
 800632e:	881b      	ldrh	r3, [r3, #0]
 8006330:	b29b      	uxth	r3, r3
 8006332:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006336:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800633a:	81fb      	strh	r3, [r7, #14]
 800633c:	687a      	ldr	r2, [r7, #4]
 800633e:	683b      	ldr	r3, [r7, #0]
 8006340:	781b      	ldrb	r3, [r3, #0]
 8006342:	009b      	lsls	r3, r3, #2
 8006344:	441a      	add	r2, r3
 8006346:	89fb      	ldrh	r3, [r7, #14]
 8006348:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800634c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006350:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006354:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006358:	b29b      	uxth	r3, r3
 800635a:	8013      	strh	r3, [r2, #0]
 800635c:	e2b8      	b.n	80068d0 <USB_ActivateEndpoint+0x770>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	633b      	str	r3, [r7, #48]	@ 0x30
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006368:	b29b      	uxth	r3, r3
 800636a:	461a      	mov	r2, r3
 800636c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800636e:	4413      	add	r3, r2
 8006370:	633b      	str	r3, [r7, #48]	@ 0x30
 8006372:	683b      	ldr	r3, [r7, #0]
 8006374:	781b      	ldrb	r3, [r3, #0]
 8006376:	011a      	lsls	r2, r3, #4
 8006378:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800637a:	4413      	add	r3, r2
 800637c:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 8006380:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006382:	683b      	ldr	r3, [r7, #0]
 8006384:	88db      	ldrh	r3, [r3, #6]
 8006386:	085b      	lsrs	r3, r3, #1
 8006388:	b29b      	uxth	r3, r3
 800638a:	005b      	lsls	r3, r3, #1
 800638c:	b29a      	uxth	r2, r3
 800638e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006390:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800639c:	b29b      	uxth	r3, r3
 800639e:	461a      	mov	r2, r3
 80063a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063a2:	4413      	add	r3, r2
 80063a4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80063a6:	683b      	ldr	r3, [r7, #0]
 80063a8:	781b      	ldrb	r3, [r3, #0]
 80063aa:	011a      	lsls	r2, r3, #4
 80063ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063ae:	4413      	add	r3, r2
 80063b0:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 80063b4:	627b      	str	r3, [r7, #36]	@ 0x24
 80063b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063b8:	881b      	ldrh	r3, [r3, #0]
 80063ba:	b29b      	uxth	r3, r3
 80063bc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80063c0:	b29a      	uxth	r2, r3
 80063c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063c4:	801a      	strh	r2, [r3, #0]
 80063c6:	683b      	ldr	r3, [r7, #0]
 80063c8:	691b      	ldr	r3, [r3, #16]
 80063ca:	2b3e      	cmp	r3, #62	@ 0x3e
 80063cc:	d91d      	bls.n	800640a <USB_ActivateEndpoint+0x2aa>
 80063ce:	683b      	ldr	r3, [r7, #0]
 80063d0:	691b      	ldr	r3, [r3, #16]
 80063d2:	095b      	lsrs	r3, r3, #5
 80063d4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80063d6:	683b      	ldr	r3, [r7, #0]
 80063d8:	691b      	ldr	r3, [r3, #16]
 80063da:	f003 031f 	and.w	r3, r3, #31
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d102      	bne.n	80063e8 <USB_ActivateEndpoint+0x288>
 80063e2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80063e4:	3b01      	subs	r3, #1
 80063e6:	66bb      	str	r3, [r7, #104]	@ 0x68
 80063e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063ea:	881b      	ldrh	r3, [r3, #0]
 80063ec:	b29a      	uxth	r2, r3
 80063ee:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80063f0:	b29b      	uxth	r3, r3
 80063f2:	029b      	lsls	r3, r3, #10
 80063f4:	b29b      	uxth	r3, r3
 80063f6:	4313      	orrs	r3, r2
 80063f8:	b29b      	uxth	r3, r3
 80063fa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80063fe:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006402:	b29a      	uxth	r2, r3
 8006404:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006406:	801a      	strh	r2, [r3, #0]
 8006408:	e026      	b.n	8006458 <USB_ActivateEndpoint+0x2f8>
 800640a:	683b      	ldr	r3, [r7, #0]
 800640c:	691b      	ldr	r3, [r3, #16]
 800640e:	2b00      	cmp	r3, #0
 8006410:	d10a      	bne.n	8006428 <USB_ActivateEndpoint+0x2c8>
 8006412:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006414:	881b      	ldrh	r3, [r3, #0]
 8006416:	b29b      	uxth	r3, r3
 8006418:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800641c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006420:	b29a      	uxth	r2, r3
 8006422:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006424:	801a      	strh	r2, [r3, #0]
 8006426:	e017      	b.n	8006458 <USB_ActivateEndpoint+0x2f8>
 8006428:	683b      	ldr	r3, [r7, #0]
 800642a:	691b      	ldr	r3, [r3, #16]
 800642c:	085b      	lsrs	r3, r3, #1
 800642e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006430:	683b      	ldr	r3, [r7, #0]
 8006432:	691b      	ldr	r3, [r3, #16]
 8006434:	f003 0301 	and.w	r3, r3, #1
 8006438:	2b00      	cmp	r3, #0
 800643a:	d002      	beq.n	8006442 <USB_ActivateEndpoint+0x2e2>
 800643c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800643e:	3301      	adds	r3, #1
 8006440:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006442:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006444:	881b      	ldrh	r3, [r3, #0]
 8006446:	b29a      	uxth	r2, r3
 8006448:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800644a:	b29b      	uxth	r3, r3
 800644c:	029b      	lsls	r3, r3, #10
 800644e:	b29b      	uxth	r3, r3
 8006450:	4313      	orrs	r3, r2
 8006452:	b29a      	uxth	r2, r3
 8006454:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006456:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006458:	687a      	ldr	r2, [r7, #4]
 800645a:	683b      	ldr	r3, [r7, #0]
 800645c:	781b      	ldrb	r3, [r3, #0]
 800645e:	009b      	lsls	r3, r3, #2
 8006460:	4413      	add	r3, r2
 8006462:	881b      	ldrh	r3, [r3, #0]
 8006464:	847b      	strh	r3, [r7, #34]	@ 0x22
 8006466:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8006468:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800646c:	2b00      	cmp	r3, #0
 800646e:	d01b      	beq.n	80064a8 <USB_ActivateEndpoint+0x348>
 8006470:	687a      	ldr	r2, [r7, #4]
 8006472:	683b      	ldr	r3, [r7, #0]
 8006474:	781b      	ldrb	r3, [r3, #0]
 8006476:	009b      	lsls	r3, r3, #2
 8006478:	4413      	add	r3, r2
 800647a:	881b      	ldrh	r3, [r3, #0]
 800647c:	b29b      	uxth	r3, r3
 800647e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006482:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006486:	843b      	strh	r3, [r7, #32]
 8006488:	687a      	ldr	r2, [r7, #4]
 800648a:	683b      	ldr	r3, [r7, #0]
 800648c:	781b      	ldrb	r3, [r3, #0]
 800648e:	009b      	lsls	r3, r3, #2
 8006490:	441a      	add	r2, r3
 8006492:	8c3b      	ldrh	r3, [r7, #32]
 8006494:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006498:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800649c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80064a0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80064a4:	b29b      	uxth	r3, r3
 80064a6:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 80064a8:	683b      	ldr	r3, [r7, #0]
 80064aa:	781b      	ldrb	r3, [r3, #0]
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d124      	bne.n	80064fa <USB_ActivateEndpoint+0x39a>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80064b0:	687a      	ldr	r2, [r7, #4]
 80064b2:	683b      	ldr	r3, [r7, #0]
 80064b4:	781b      	ldrb	r3, [r3, #0]
 80064b6:	009b      	lsls	r3, r3, #2
 80064b8:	4413      	add	r3, r2
 80064ba:	881b      	ldrh	r3, [r3, #0]
 80064bc:	b29b      	uxth	r3, r3
 80064be:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80064c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80064c6:	83bb      	strh	r3, [r7, #28]
 80064c8:	8bbb      	ldrh	r3, [r7, #28]
 80064ca:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80064ce:	83bb      	strh	r3, [r7, #28]
 80064d0:	8bbb      	ldrh	r3, [r7, #28]
 80064d2:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80064d6:	83bb      	strh	r3, [r7, #28]
 80064d8:	687a      	ldr	r2, [r7, #4]
 80064da:	683b      	ldr	r3, [r7, #0]
 80064dc:	781b      	ldrb	r3, [r3, #0]
 80064de:	009b      	lsls	r3, r3, #2
 80064e0:	441a      	add	r2, r3
 80064e2:	8bbb      	ldrh	r3, [r7, #28]
 80064e4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80064e8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80064ec:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80064f0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80064f4:	b29b      	uxth	r3, r3
 80064f6:	8013      	strh	r3, [r2, #0]
 80064f8:	e1ea      	b.n	80068d0 <USB_ActivateEndpoint+0x770>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 80064fa:	687a      	ldr	r2, [r7, #4]
 80064fc:	683b      	ldr	r3, [r7, #0]
 80064fe:	781b      	ldrb	r3, [r3, #0]
 8006500:	009b      	lsls	r3, r3, #2
 8006502:	4413      	add	r3, r2
 8006504:	881b      	ldrh	r3, [r3, #0]
 8006506:	b29b      	uxth	r3, r3
 8006508:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800650c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006510:	83fb      	strh	r3, [r7, #30]
 8006512:	8bfb      	ldrh	r3, [r7, #30]
 8006514:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8006518:	83fb      	strh	r3, [r7, #30]
 800651a:	687a      	ldr	r2, [r7, #4]
 800651c:	683b      	ldr	r3, [r7, #0]
 800651e:	781b      	ldrb	r3, [r3, #0]
 8006520:	009b      	lsls	r3, r3, #2
 8006522:	441a      	add	r2, r3
 8006524:	8bfb      	ldrh	r3, [r7, #30]
 8006526:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800652a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800652e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006532:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006536:	b29b      	uxth	r3, r3
 8006538:	8013      	strh	r3, [r2, #0]
 800653a:	e1c9      	b.n	80068d0 <USB_ActivateEndpoint+0x770>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 800653c:	683b      	ldr	r3, [r7, #0]
 800653e:	78db      	ldrb	r3, [r3, #3]
 8006540:	2b02      	cmp	r3, #2
 8006542:	d11e      	bne.n	8006582 <USB_ActivateEndpoint+0x422>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8006544:	687a      	ldr	r2, [r7, #4]
 8006546:	683b      	ldr	r3, [r7, #0]
 8006548:	781b      	ldrb	r3, [r3, #0]
 800654a:	009b      	lsls	r3, r3, #2
 800654c:	4413      	add	r3, r2
 800654e:	881b      	ldrh	r3, [r3, #0]
 8006550:	b29b      	uxth	r3, r3
 8006552:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006556:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800655a:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800655e:	687a      	ldr	r2, [r7, #4]
 8006560:	683b      	ldr	r3, [r7, #0]
 8006562:	781b      	ldrb	r3, [r3, #0]
 8006564:	009b      	lsls	r3, r3, #2
 8006566:	441a      	add	r2, r3
 8006568:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800656c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006570:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006574:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8006578:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800657c:	b29b      	uxth	r3, r3
 800657e:	8013      	strh	r3, [r2, #0]
 8006580:	e01d      	b.n	80065be <USB_ActivateEndpoint+0x45e>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8006582:	687a      	ldr	r2, [r7, #4]
 8006584:	683b      	ldr	r3, [r7, #0]
 8006586:	781b      	ldrb	r3, [r3, #0]
 8006588:	009b      	lsls	r3, r3, #2
 800658a:	4413      	add	r3, r2
 800658c:	881b      	ldrh	r3, [r3, #0]
 800658e:	b29b      	uxth	r3, r3
 8006590:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8006594:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006598:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800659c:	687a      	ldr	r2, [r7, #4]
 800659e:	683b      	ldr	r3, [r7, #0]
 80065a0:	781b      	ldrb	r3, [r3, #0]
 80065a2:	009b      	lsls	r3, r3, #2
 80065a4:	441a      	add	r2, r3
 80065a6:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 80065aa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80065ae:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80065b2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80065b6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80065ba:	b29b      	uxth	r3, r3
 80065bc:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80065c8:	b29b      	uxth	r3, r3
 80065ca:	461a      	mov	r2, r3
 80065cc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80065ce:	4413      	add	r3, r2
 80065d0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80065d2:	683b      	ldr	r3, [r7, #0]
 80065d4:	781b      	ldrb	r3, [r3, #0]
 80065d6:	011a      	lsls	r2, r3, #4
 80065d8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80065da:	4413      	add	r3, r2
 80065dc:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80065e0:	65bb      	str	r3, [r7, #88]	@ 0x58
 80065e2:	683b      	ldr	r3, [r7, #0]
 80065e4:	891b      	ldrh	r3, [r3, #8]
 80065e6:	085b      	lsrs	r3, r3, #1
 80065e8:	b29b      	uxth	r3, r3
 80065ea:	005b      	lsls	r3, r3, #1
 80065ec:	b29a      	uxth	r2, r3
 80065ee:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80065f0:	801a      	strh	r2, [r3, #0]
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	657b      	str	r3, [r7, #84]	@ 0x54
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80065fc:	b29b      	uxth	r3, r3
 80065fe:	461a      	mov	r2, r3
 8006600:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006602:	4413      	add	r3, r2
 8006604:	657b      	str	r3, [r7, #84]	@ 0x54
 8006606:	683b      	ldr	r3, [r7, #0]
 8006608:	781b      	ldrb	r3, [r3, #0]
 800660a:	011a      	lsls	r2, r3, #4
 800660c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800660e:	4413      	add	r3, r2
 8006610:	f503 6381 	add.w	r3, r3, #1032	@ 0x408
 8006614:	653b      	str	r3, [r7, #80]	@ 0x50
 8006616:	683b      	ldr	r3, [r7, #0]
 8006618:	895b      	ldrh	r3, [r3, #10]
 800661a:	085b      	lsrs	r3, r3, #1
 800661c:	b29b      	uxth	r3, r3
 800661e:	005b      	lsls	r3, r3, #1
 8006620:	b29a      	uxth	r2, r3
 8006622:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006624:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8006626:	683b      	ldr	r3, [r7, #0]
 8006628:	785b      	ldrb	r3, [r3, #1]
 800662a:	2b00      	cmp	r3, #0
 800662c:	f040 8093 	bne.w	8006756 <USB_ActivateEndpoint+0x5f6>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006630:	687a      	ldr	r2, [r7, #4]
 8006632:	683b      	ldr	r3, [r7, #0]
 8006634:	781b      	ldrb	r3, [r3, #0]
 8006636:	009b      	lsls	r3, r3, #2
 8006638:	4413      	add	r3, r2
 800663a:	881b      	ldrh	r3, [r3, #0]
 800663c:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 8006640:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8006644:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006648:	2b00      	cmp	r3, #0
 800664a:	d01b      	beq.n	8006684 <USB_ActivateEndpoint+0x524>
 800664c:	687a      	ldr	r2, [r7, #4]
 800664e:	683b      	ldr	r3, [r7, #0]
 8006650:	781b      	ldrb	r3, [r3, #0]
 8006652:	009b      	lsls	r3, r3, #2
 8006654:	4413      	add	r3, r2
 8006656:	881b      	ldrh	r3, [r3, #0]
 8006658:	b29b      	uxth	r3, r3
 800665a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800665e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006662:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 8006664:	687a      	ldr	r2, [r7, #4]
 8006666:	683b      	ldr	r3, [r7, #0]
 8006668:	781b      	ldrb	r3, [r3, #0]
 800666a:	009b      	lsls	r3, r3, #2
 800666c:	441a      	add	r2, r3
 800666e:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8006670:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006674:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006678:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800667c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006680:	b29b      	uxth	r3, r3
 8006682:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006684:	687a      	ldr	r2, [r7, #4]
 8006686:	683b      	ldr	r3, [r7, #0]
 8006688:	781b      	ldrb	r3, [r3, #0]
 800668a:	009b      	lsls	r3, r3, #2
 800668c:	4413      	add	r3, r2
 800668e:	881b      	ldrh	r3, [r3, #0]
 8006690:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 8006692:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8006694:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006698:	2b00      	cmp	r3, #0
 800669a:	d01b      	beq.n	80066d4 <USB_ActivateEndpoint+0x574>
 800669c:	687a      	ldr	r2, [r7, #4]
 800669e:	683b      	ldr	r3, [r7, #0]
 80066a0:	781b      	ldrb	r3, [r3, #0]
 80066a2:	009b      	lsls	r3, r3, #2
 80066a4:	4413      	add	r3, r2
 80066a6:	881b      	ldrh	r3, [r3, #0]
 80066a8:	b29b      	uxth	r3, r3
 80066aa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80066ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80066b2:	877b      	strh	r3, [r7, #58]	@ 0x3a
 80066b4:	687a      	ldr	r2, [r7, #4]
 80066b6:	683b      	ldr	r3, [r7, #0]
 80066b8:	781b      	ldrb	r3, [r3, #0]
 80066ba:	009b      	lsls	r3, r3, #2
 80066bc:	441a      	add	r2, r3
 80066be:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80066c0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80066c4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80066c8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80066cc:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80066d0:	b29b      	uxth	r3, r3
 80066d2:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80066d4:	687a      	ldr	r2, [r7, #4]
 80066d6:	683b      	ldr	r3, [r7, #0]
 80066d8:	781b      	ldrb	r3, [r3, #0]
 80066da:	009b      	lsls	r3, r3, #2
 80066dc:	4413      	add	r3, r2
 80066de:	881b      	ldrh	r3, [r3, #0]
 80066e0:	b29b      	uxth	r3, r3
 80066e2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80066e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80066ea:	873b      	strh	r3, [r7, #56]	@ 0x38
 80066ec:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80066ee:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80066f2:	873b      	strh	r3, [r7, #56]	@ 0x38
 80066f4:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80066f6:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80066fa:	873b      	strh	r3, [r7, #56]	@ 0x38
 80066fc:	687a      	ldr	r2, [r7, #4]
 80066fe:	683b      	ldr	r3, [r7, #0]
 8006700:	781b      	ldrb	r3, [r3, #0]
 8006702:	009b      	lsls	r3, r3, #2
 8006704:	441a      	add	r2, r3
 8006706:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8006708:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800670c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006710:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006714:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006718:	b29b      	uxth	r3, r3
 800671a:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800671c:	687a      	ldr	r2, [r7, #4]
 800671e:	683b      	ldr	r3, [r7, #0]
 8006720:	781b      	ldrb	r3, [r3, #0]
 8006722:	009b      	lsls	r3, r3, #2
 8006724:	4413      	add	r3, r2
 8006726:	881b      	ldrh	r3, [r3, #0]
 8006728:	b29b      	uxth	r3, r3
 800672a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800672e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006732:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8006734:	687a      	ldr	r2, [r7, #4]
 8006736:	683b      	ldr	r3, [r7, #0]
 8006738:	781b      	ldrb	r3, [r3, #0]
 800673a:	009b      	lsls	r3, r3, #2
 800673c:	441a      	add	r2, r3
 800673e:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006740:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006744:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006748:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800674c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006750:	b29b      	uxth	r3, r3
 8006752:	8013      	strh	r3, [r2, #0]
 8006754:	e0bc      	b.n	80068d0 <USB_ActivateEndpoint+0x770>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006756:	687a      	ldr	r2, [r7, #4]
 8006758:	683b      	ldr	r3, [r7, #0]
 800675a:	781b      	ldrb	r3, [r3, #0]
 800675c:	009b      	lsls	r3, r3, #2
 800675e:	4413      	add	r3, r2
 8006760:	881b      	ldrh	r3, [r3, #0]
 8006762:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8006766:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800676a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800676e:	2b00      	cmp	r3, #0
 8006770:	d01d      	beq.n	80067ae <USB_ActivateEndpoint+0x64e>
 8006772:	687a      	ldr	r2, [r7, #4]
 8006774:	683b      	ldr	r3, [r7, #0]
 8006776:	781b      	ldrb	r3, [r3, #0]
 8006778:	009b      	lsls	r3, r3, #2
 800677a:	4413      	add	r3, r2
 800677c:	881b      	ldrh	r3, [r3, #0]
 800677e:	b29b      	uxth	r3, r3
 8006780:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006784:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006788:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 800678c:	687a      	ldr	r2, [r7, #4]
 800678e:	683b      	ldr	r3, [r7, #0]
 8006790:	781b      	ldrb	r3, [r3, #0]
 8006792:	009b      	lsls	r3, r3, #2
 8006794:	441a      	add	r2, r3
 8006796:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 800679a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800679e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80067a2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80067a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80067aa:	b29b      	uxth	r3, r3
 80067ac:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80067ae:	687a      	ldr	r2, [r7, #4]
 80067b0:	683b      	ldr	r3, [r7, #0]
 80067b2:	781b      	ldrb	r3, [r3, #0]
 80067b4:	009b      	lsls	r3, r3, #2
 80067b6:	4413      	add	r3, r2
 80067b8:	881b      	ldrh	r3, [r3, #0]
 80067ba:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 80067be:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 80067c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d01d      	beq.n	8006806 <USB_ActivateEndpoint+0x6a6>
 80067ca:	687a      	ldr	r2, [r7, #4]
 80067cc:	683b      	ldr	r3, [r7, #0]
 80067ce:	781b      	ldrb	r3, [r3, #0]
 80067d0:	009b      	lsls	r3, r3, #2
 80067d2:	4413      	add	r3, r2
 80067d4:	881b      	ldrh	r3, [r3, #0]
 80067d6:	b29b      	uxth	r3, r3
 80067d8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80067dc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80067e0:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 80067e4:	687a      	ldr	r2, [r7, #4]
 80067e6:	683b      	ldr	r3, [r7, #0]
 80067e8:	781b      	ldrb	r3, [r3, #0]
 80067ea:	009b      	lsls	r3, r3, #2
 80067ec:	441a      	add	r2, r3
 80067ee:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 80067f2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80067f6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80067fa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80067fe:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006802:	b29b      	uxth	r3, r3
 8006804:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8006806:	683b      	ldr	r3, [r7, #0]
 8006808:	78db      	ldrb	r3, [r3, #3]
 800680a:	2b01      	cmp	r3, #1
 800680c:	d024      	beq.n	8006858 <USB_ActivateEndpoint+0x6f8>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800680e:	687a      	ldr	r2, [r7, #4]
 8006810:	683b      	ldr	r3, [r7, #0]
 8006812:	781b      	ldrb	r3, [r3, #0]
 8006814:	009b      	lsls	r3, r3, #2
 8006816:	4413      	add	r3, r2
 8006818:	881b      	ldrh	r3, [r3, #0]
 800681a:	b29b      	uxth	r3, r3
 800681c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006820:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006824:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 8006828:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800682c:	f083 0320 	eor.w	r3, r3, #32
 8006830:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 8006834:	687a      	ldr	r2, [r7, #4]
 8006836:	683b      	ldr	r3, [r7, #0]
 8006838:	781b      	ldrb	r3, [r3, #0]
 800683a:	009b      	lsls	r3, r3, #2
 800683c:	441a      	add	r2, r3
 800683e:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8006842:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006846:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800684a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800684e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006852:	b29b      	uxth	r3, r3
 8006854:	8013      	strh	r3, [r2, #0]
 8006856:	e01d      	b.n	8006894 <USB_ActivateEndpoint+0x734>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006858:	687a      	ldr	r2, [r7, #4]
 800685a:	683b      	ldr	r3, [r7, #0]
 800685c:	781b      	ldrb	r3, [r3, #0]
 800685e:	009b      	lsls	r3, r3, #2
 8006860:	4413      	add	r3, r2
 8006862:	881b      	ldrh	r3, [r3, #0]
 8006864:	b29b      	uxth	r3, r3
 8006866:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800686a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800686e:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8006872:	687a      	ldr	r2, [r7, #4]
 8006874:	683b      	ldr	r3, [r7, #0]
 8006876:	781b      	ldrb	r3, [r3, #0]
 8006878:	009b      	lsls	r3, r3, #2
 800687a:	441a      	add	r2, r3
 800687c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8006880:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006884:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006888:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800688c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006890:	b29b      	uxth	r3, r3
 8006892:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006894:	687a      	ldr	r2, [r7, #4]
 8006896:	683b      	ldr	r3, [r7, #0]
 8006898:	781b      	ldrb	r3, [r3, #0]
 800689a:	009b      	lsls	r3, r3, #2
 800689c:	4413      	add	r3, r2
 800689e:	881b      	ldrh	r3, [r3, #0]
 80068a0:	b29b      	uxth	r3, r3
 80068a2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80068a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80068aa:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 80068ae:	687a      	ldr	r2, [r7, #4]
 80068b0:	683b      	ldr	r3, [r7, #0]
 80068b2:	781b      	ldrb	r3, [r3, #0]
 80068b4:	009b      	lsls	r3, r3, #2
 80068b6:	441a      	add	r2, r3
 80068b8:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80068bc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80068c0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80068c4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80068c8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80068cc:	b29b      	uxth	r3, r3
 80068ce:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 80068d0:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
}
 80068d4:	4618      	mov	r0, r3
 80068d6:	3774      	adds	r7, #116	@ 0x74
 80068d8:	46bd      	mov	sp, r7
 80068da:	bc80      	pop	{r7}
 80068dc:	4770      	bx	lr
 80068de:	bf00      	nop

080068e0 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80068e0:	b480      	push	{r7}
 80068e2:	b08d      	sub	sp, #52	@ 0x34
 80068e4:	af00      	add	r7, sp, #0
 80068e6:	6078      	str	r0, [r7, #4]
 80068e8:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 80068ea:	683b      	ldr	r3, [r7, #0]
 80068ec:	7b1b      	ldrb	r3, [r3, #12]
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	f040 808e 	bne.w	8006a10 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 80068f4:	683b      	ldr	r3, [r7, #0]
 80068f6:	785b      	ldrb	r3, [r3, #1]
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d044      	beq.n	8006986 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80068fc:	687a      	ldr	r2, [r7, #4]
 80068fe:	683b      	ldr	r3, [r7, #0]
 8006900:	781b      	ldrb	r3, [r3, #0]
 8006902:	009b      	lsls	r3, r3, #2
 8006904:	4413      	add	r3, r2
 8006906:	881b      	ldrh	r3, [r3, #0]
 8006908:	81bb      	strh	r3, [r7, #12]
 800690a:	89bb      	ldrh	r3, [r7, #12]
 800690c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006910:	2b00      	cmp	r3, #0
 8006912:	d01b      	beq.n	800694c <USB_DeactivateEndpoint+0x6c>
 8006914:	687a      	ldr	r2, [r7, #4]
 8006916:	683b      	ldr	r3, [r7, #0]
 8006918:	781b      	ldrb	r3, [r3, #0]
 800691a:	009b      	lsls	r3, r3, #2
 800691c:	4413      	add	r3, r2
 800691e:	881b      	ldrh	r3, [r3, #0]
 8006920:	b29b      	uxth	r3, r3
 8006922:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006926:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800692a:	817b      	strh	r3, [r7, #10]
 800692c:	687a      	ldr	r2, [r7, #4]
 800692e:	683b      	ldr	r3, [r7, #0]
 8006930:	781b      	ldrb	r3, [r3, #0]
 8006932:	009b      	lsls	r3, r3, #2
 8006934:	441a      	add	r2, r3
 8006936:	897b      	ldrh	r3, [r7, #10]
 8006938:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800693c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006940:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006944:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006948:	b29b      	uxth	r3, r3
 800694a:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800694c:	687a      	ldr	r2, [r7, #4]
 800694e:	683b      	ldr	r3, [r7, #0]
 8006950:	781b      	ldrb	r3, [r3, #0]
 8006952:	009b      	lsls	r3, r3, #2
 8006954:	4413      	add	r3, r2
 8006956:	881b      	ldrh	r3, [r3, #0]
 8006958:	b29b      	uxth	r3, r3
 800695a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800695e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006962:	813b      	strh	r3, [r7, #8]
 8006964:	687a      	ldr	r2, [r7, #4]
 8006966:	683b      	ldr	r3, [r7, #0]
 8006968:	781b      	ldrb	r3, [r3, #0]
 800696a:	009b      	lsls	r3, r3, #2
 800696c:	441a      	add	r2, r3
 800696e:	893b      	ldrh	r3, [r7, #8]
 8006970:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006974:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006978:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800697c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006980:	b29b      	uxth	r3, r3
 8006982:	8013      	strh	r3, [r2, #0]
 8006984:	e192      	b.n	8006cac <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006986:	687a      	ldr	r2, [r7, #4]
 8006988:	683b      	ldr	r3, [r7, #0]
 800698a:	781b      	ldrb	r3, [r3, #0]
 800698c:	009b      	lsls	r3, r3, #2
 800698e:	4413      	add	r3, r2
 8006990:	881b      	ldrh	r3, [r3, #0]
 8006992:	827b      	strh	r3, [r7, #18]
 8006994:	8a7b      	ldrh	r3, [r7, #18]
 8006996:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800699a:	2b00      	cmp	r3, #0
 800699c:	d01b      	beq.n	80069d6 <USB_DeactivateEndpoint+0xf6>
 800699e:	687a      	ldr	r2, [r7, #4]
 80069a0:	683b      	ldr	r3, [r7, #0]
 80069a2:	781b      	ldrb	r3, [r3, #0]
 80069a4:	009b      	lsls	r3, r3, #2
 80069a6:	4413      	add	r3, r2
 80069a8:	881b      	ldrh	r3, [r3, #0]
 80069aa:	b29b      	uxth	r3, r3
 80069ac:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80069b0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80069b4:	823b      	strh	r3, [r7, #16]
 80069b6:	687a      	ldr	r2, [r7, #4]
 80069b8:	683b      	ldr	r3, [r7, #0]
 80069ba:	781b      	ldrb	r3, [r3, #0]
 80069bc:	009b      	lsls	r3, r3, #2
 80069be:	441a      	add	r2, r3
 80069c0:	8a3b      	ldrh	r3, [r7, #16]
 80069c2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80069c6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80069ca:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80069ce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80069d2:	b29b      	uxth	r3, r3
 80069d4:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80069d6:	687a      	ldr	r2, [r7, #4]
 80069d8:	683b      	ldr	r3, [r7, #0]
 80069da:	781b      	ldrb	r3, [r3, #0]
 80069dc:	009b      	lsls	r3, r3, #2
 80069de:	4413      	add	r3, r2
 80069e0:	881b      	ldrh	r3, [r3, #0]
 80069e2:	b29b      	uxth	r3, r3
 80069e4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80069e8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80069ec:	81fb      	strh	r3, [r7, #14]
 80069ee:	687a      	ldr	r2, [r7, #4]
 80069f0:	683b      	ldr	r3, [r7, #0]
 80069f2:	781b      	ldrb	r3, [r3, #0]
 80069f4:	009b      	lsls	r3, r3, #2
 80069f6:	441a      	add	r2, r3
 80069f8:	89fb      	ldrh	r3, [r7, #14]
 80069fa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80069fe:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006a02:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006a06:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006a0a:	b29b      	uxth	r3, r3
 8006a0c:	8013      	strh	r3, [r2, #0]
 8006a0e:	e14d      	b.n	8006cac <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 8006a10:	683b      	ldr	r3, [r7, #0]
 8006a12:	785b      	ldrb	r3, [r3, #1]
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	f040 80a5 	bne.w	8006b64 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006a1a:	687a      	ldr	r2, [r7, #4]
 8006a1c:	683b      	ldr	r3, [r7, #0]
 8006a1e:	781b      	ldrb	r3, [r3, #0]
 8006a20:	009b      	lsls	r3, r3, #2
 8006a22:	4413      	add	r3, r2
 8006a24:	881b      	ldrh	r3, [r3, #0]
 8006a26:	843b      	strh	r3, [r7, #32]
 8006a28:	8c3b      	ldrh	r3, [r7, #32]
 8006a2a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d01b      	beq.n	8006a6a <USB_DeactivateEndpoint+0x18a>
 8006a32:	687a      	ldr	r2, [r7, #4]
 8006a34:	683b      	ldr	r3, [r7, #0]
 8006a36:	781b      	ldrb	r3, [r3, #0]
 8006a38:	009b      	lsls	r3, r3, #2
 8006a3a:	4413      	add	r3, r2
 8006a3c:	881b      	ldrh	r3, [r3, #0]
 8006a3e:	b29b      	uxth	r3, r3
 8006a40:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006a44:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006a48:	83fb      	strh	r3, [r7, #30]
 8006a4a:	687a      	ldr	r2, [r7, #4]
 8006a4c:	683b      	ldr	r3, [r7, #0]
 8006a4e:	781b      	ldrb	r3, [r3, #0]
 8006a50:	009b      	lsls	r3, r3, #2
 8006a52:	441a      	add	r2, r3
 8006a54:	8bfb      	ldrh	r3, [r7, #30]
 8006a56:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006a5a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006a5e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006a62:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006a66:	b29b      	uxth	r3, r3
 8006a68:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006a6a:	687a      	ldr	r2, [r7, #4]
 8006a6c:	683b      	ldr	r3, [r7, #0]
 8006a6e:	781b      	ldrb	r3, [r3, #0]
 8006a70:	009b      	lsls	r3, r3, #2
 8006a72:	4413      	add	r3, r2
 8006a74:	881b      	ldrh	r3, [r3, #0]
 8006a76:	83bb      	strh	r3, [r7, #28]
 8006a78:	8bbb      	ldrh	r3, [r7, #28]
 8006a7a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d01b      	beq.n	8006aba <USB_DeactivateEndpoint+0x1da>
 8006a82:	687a      	ldr	r2, [r7, #4]
 8006a84:	683b      	ldr	r3, [r7, #0]
 8006a86:	781b      	ldrb	r3, [r3, #0]
 8006a88:	009b      	lsls	r3, r3, #2
 8006a8a:	4413      	add	r3, r2
 8006a8c:	881b      	ldrh	r3, [r3, #0]
 8006a8e:	b29b      	uxth	r3, r3
 8006a90:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006a94:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006a98:	837b      	strh	r3, [r7, #26]
 8006a9a:	687a      	ldr	r2, [r7, #4]
 8006a9c:	683b      	ldr	r3, [r7, #0]
 8006a9e:	781b      	ldrb	r3, [r3, #0]
 8006aa0:	009b      	lsls	r3, r3, #2
 8006aa2:	441a      	add	r2, r3
 8006aa4:	8b7b      	ldrh	r3, [r7, #26]
 8006aa6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006aaa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006aae:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006ab2:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006ab6:	b29b      	uxth	r3, r3
 8006ab8:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8006aba:	687a      	ldr	r2, [r7, #4]
 8006abc:	683b      	ldr	r3, [r7, #0]
 8006abe:	781b      	ldrb	r3, [r3, #0]
 8006ac0:	009b      	lsls	r3, r3, #2
 8006ac2:	4413      	add	r3, r2
 8006ac4:	881b      	ldrh	r3, [r3, #0]
 8006ac6:	b29b      	uxth	r3, r3
 8006ac8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006acc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006ad0:	833b      	strh	r3, [r7, #24]
 8006ad2:	687a      	ldr	r2, [r7, #4]
 8006ad4:	683b      	ldr	r3, [r7, #0]
 8006ad6:	781b      	ldrb	r3, [r3, #0]
 8006ad8:	009b      	lsls	r3, r3, #2
 8006ada:	441a      	add	r2, r3
 8006adc:	8b3b      	ldrh	r3, [r7, #24]
 8006ade:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006ae2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006ae6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006aea:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006aee:	b29b      	uxth	r3, r3
 8006af0:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006af2:	687a      	ldr	r2, [r7, #4]
 8006af4:	683b      	ldr	r3, [r7, #0]
 8006af6:	781b      	ldrb	r3, [r3, #0]
 8006af8:	009b      	lsls	r3, r3, #2
 8006afa:	4413      	add	r3, r2
 8006afc:	881b      	ldrh	r3, [r3, #0]
 8006afe:	b29b      	uxth	r3, r3
 8006b00:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006b04:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006b08:	82fb      	strh	r3, [r7, #22]
 8006b0a:	687a      	ldr	r2, [r7, #4]
 8006b0c:	683b      	ldr	r3, [r7, #0]
 8006b0e:	781b      	ldrb	r3, [r3, #0]
 8006b10:	009b      	lsls	r3, r3, #2
 8006b12:	441a      	add	r2, r3
 8006b14:	8afb      	ldrh	r3, [r7, #22]
 8006b16:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006b1a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006b1e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006b22:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006b26:	b29b      	uxth	r3, r3
 8006b28:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006b2a:	687a      	ldr	r2, [r7, #4]
 8006b2c:	683b      	ldr	r3, [r7, #0]
 8006b2e:	781b      	ldrb	r3, [r3, #0]
 8006b30:	009b      	lsls	r3, r3, #2
 8006b32:	4413      	add	r3, r2
 8006b34:	881b      	ldrh	r3, [r3, #0]
 8006b36:	b29b      	uxth	r3, r3
 8006b38:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006b3c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006b40:	82bb      	strh	r3, [r7, #20]
 8006b42:	687a      	ldr	r2, [r7, #4]
 8006b44:	683b      	ldr	r3, [r7, #0]
 8006b46:	781b      	ldrb	r3, [r3, #0]
 8006b48:	009b      	lsls	r3, r3, #2
 8006b4a:	441a      	add	r2, r3
 8006b4c:	8abb      	ldrh	r3, [r7, #20]
 8006b4e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006b52:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006b56:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006b5a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006b5e:	b29b      	uxth	r3, r3
 8006b60:	8013      	strh	r3, [r2, #0]
 8006b62:	e0a3      	b.n	8006cac <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006b64:	687a      	ldr	r2, [r7, #4]
 8006b66:	683b      	ldr	r3, [r7, #0]
 8006b68:	781b      	ldrb	r3, [r3, #0]
 8006b6a:	009b      	lsls	r3, r3, #2
 8006b6c:	4413      	add	r3, r2
 8006b6e:	881b      	ldrh	r3, [r3, #0]
 8006b70:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8006b72:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8006b74:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d01b      	beq.n	8006bb4 <USB_DeactivateEndpoint+0x2d4>
 8006b7c:	687a      	ldr	r2, [r7, #4]
 8006b7e:	683b      	ldr	r3, [r7, #0]
 8006b80:	781b      	ldrb	r3, [r3, #0]
 8006b82:	009b      	lsls	r3, r3, #2
 8006b84:	4413      	add	r3, r2
 8006b86:	881b      	ldrh	r3, [r3, #0]
 8006b88:	b29b      	uxth	r3, r3
 8006b8a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006b8e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006b92:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8006b94:	687a      	ldr	r2, [r7, #4]
 8006b96:	683b      	ldr	r3, [r7, #0]
 8006b98:	781b      	ldrb	r3, [r3, #0]
 8006b9a:	009b      	lsls	r3, r3, #2
 8006b9c:	441a      	add	r2, r3
 8006b9e:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8006ba0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006ba4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006ba8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006bac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006bb0:	b29b      	uxth	r3, r3
 8006bb2:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006bb4:	687a      	ldr	r2, [r7, #4]
 8006bb6:	683b      	ldr	r3, [r7, #0]
 8006bb8:	781b      	ldrb	r3, [r3, #0]
 8006bba:	009b      	lsls	r3, r3, #2
 8006bbc:	4413      	add	r3, r2
 8006bbe:	881b      	ldrh	r3, [r3, #0]
 8006bc0:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8006bc2:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8006bc4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d01b      	beq.n	8006c04 <USB_DeactivateEndpoint+0x324>
 8006bcc:	687a      	ldr	r2, [r7, #4]
 8006bce:	683b      	ldr	r3, [r7, #0]
 8006bd0:	781b      	ldrb	r3, [r3, #0]
 8006bd2:	009b      	lsls	r3, r3, #2
 8006bd4:	4413      	add	r3, r2
 8006bd6:	881b      	ldrh	r3, [r3, #0]
 8006bd8:	b29b      	uxth	r3, r3
 8006bda:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006bde:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006be2:	853b      	strh	r3, [r7, #40]	@ 0x28
 8006be4:	687a      	ldr	r2, [r7, #4]
 8006be6:	683b      	ldr	r3, [r7, #0]
 8006be8:	781b      	ldrb	r3, [r3, #0]
 8006bea:	009b      	lsls	r3, r3, #2
 8006bec:	441a      	add	r2, r3
 8006bee:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8006bf0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006bf4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006bf8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006bfc:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006c00:	b29b      	uxth	r3, r3
 8006c02:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8006c04:	687a      	ldr	r2, [r7, #4]
 8006c06:	683b      	ldr	r3, [r7, #0]
 8006c08:	781b      	ldrb	r3, [r3, #0]
 8006c0a:	009b      	lsls	r3, r3, #2
 8006c0c:	4413      	add	r3, r2
 8006c0e:	881b      	ldrh	r3, [r3, #0]
 8006c10:	b29b      	uxth	r3, r3
 8006c12:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006c16:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006c1a:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8006c1c:	687a      	ldr	r2, [r7, #4]
 8006c1e:	683b      	ldr	r3, [r7, #0]
 8006c20:	781b      	ldrb	r3, [r3, #0]
 8006c22:	009b      	lsls	r3, r3, #2
 8006c24:	441a      	add	r2, r3
 8006c26:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006c28:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006c2c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006c30:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006c34:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006c38:	b29b      	uxth	r3, r3
 8006c3a:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006c3c:	687a      	ldr	r2, [r7, #4]
 8006c3e:	683b      	ldr	r3, [r7, #0]
 8006c40:	781b      	ldrb	r3, [r3, #0]
 8006c42:	009b      	lsls	r3, r3, #2
 8006c44:	4413      	add	r3, r2
 8006c46:	881b      	ldrh	r3, [r3, #0]
 8006c48:	b29b      	uxth	r3, r3
 8006c4a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006c4e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006c52:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8006c54:	687a      	ldr	r2, [r7, #4]
 8006c56:	683b      	ldr	r3, [r7, #0]
 8006c58:	781b      	ldrb	r3, [r3, #0]
 8006c5a:	009b      	lsls	r3, r3, #2
 8006c5c:	441a      	add	r2, r3
 8006c5e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006c60:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006c64:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006c68:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006c6c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006c70:	b29b      	uxth	r3, r3
 8006c72:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006c74:	687a      	ldr	r2, [r7, #4]
 8006c76:	683b      	ldr	r3, [r7, #0]
 8006c78:	781b      	ldrb	r3, [r3, #0]
 8006c7a:	009b      	lsls	r3, r3, #2
 8006c7c:	4413      	add	r3, r2
 8006c7e:	881b      	ldrh	r3, [r3, #0]
 8006c80:	b29b      	uxth	r3, r3
 8006c82:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006c86:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006c8a:	847b      	strh	r3, [r7, #34]	@ 0x22
 8006c8c:	687a      	ldr	r2, [r7, #4]
 8006c8e:	683b      	ldr	r3, [r7, #0]
 8006c90:	781b      	ldrb	r3, [r3, #0]
 8006c92:	009b      	lsls	r3, r3, #2
 8006c94:	441a      	add	r2, r3
 8006c96:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8006c98:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006c9c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006ca0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006ca4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006ca8:	b29b      	uxth	r3, r3
 8006caa:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8006cac:	2300      	movs	r3, #0
}
 8006cae:	4618      	mov	r0, r3
 8006cb0:	3734      	adds	r7, #52	@ 0x34
 8006cb2:	46bd      	mov	sp, r7
 8006cb4:	bc80      	pop	{r7}
 8006cb6:	4770      	bx	lr

08006cb8 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006cb8:	b580      	push	{r7, lr}
 8006cba:	b0c2      	sub	sp, #264	@ 0x108
 8006cbc:	af00      	add	r7, sp, #0
 8006cbe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006cc2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006cc6:	6018      	str	r0, [r3, #0]
 8006cc8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006ccc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006cd0:	6019      	str	r1, [r3, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 8006cd2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006cd6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	785b      	ldrb	r3, [r3, #1]
 8006cde:	2b01      	cmp	r3, #1
 8006ce0:	f040 86b7 	bne.w	8007a52 <USB_EPStartXfer+0xd9a>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8006ce4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006ce8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	699a      	ldr	r2, [r3, #24]
 8006cf0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006cf4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	691b      	ldr	r3, [r3, #16]
 8006cfc:	429a      	cmp	r2, r3
 8006cfe:	d908      	bls.n	8006d12 <USB_EPStartXfer+0x5a>
    {
      len = ep->maxpacket;
 8006d00:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006d04:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	691b      	ldr	r3, [r3, #16]
 8006d0c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8006d10:	e007      	b.n	8006d22 <USB_EPStartXfer+0x6a>
    }
    else
    {
      len = ep->xfer_len;
 8006d12:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006d16:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	699b      	ldr	r3, [r3, #24]
 8006d1e:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8006d22:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006d26:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	7b1b      	ldrb	r3, [r3, #12]
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d13a      	bne.n	8006da8 <USB_EPStartXfer+0xf0>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8006d32:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006d36:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	6959      	ldr	r1, [r3, #20]
 8006d3e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006d42:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	88da      	ldrh	r2, [r3, #6]
 8006d4a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006d4e:	b29b      	uxth	r3, r3
 8006d50:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8006d54:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8006d58:	6800      	ldr	r0, [r0, #0]
 8006d5a:	f001 fc9c 	bl	8008696 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8006d5e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006d62:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	613b      	str	r3, [r7, #16]
 8006d6a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006d6e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006d78:	b29b      	uxth	r3, r3
 8006d7a:	461a      	mov	r2, r3
 8006d7c:	693b      	ldr	r3, [r7, #16]
 8006d7e:	4413      	add	r3, r2
 8006d80:	613b      	str	r3, [r7, #16]
 8006d82:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006d86:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	781b      	ldrb	r3, [r3, #0]
 8006d8e:	011a      	lsls	r2, r3, #4
 8006d90:	693b      	ldr	r3, [r7, #16]
 8006d92:	4413      	add	r3, r2
 8006d94:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8006d98:	60fb      	str	r3, [r7, #12]
 8006d9a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006d9e:	b29a      	uxth	r2, r3
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	801a      	strh	r2, [r3, #0]
 8006da4:	f000 be1f 	b.w	80079e6 <USB_EPStartXfer+0xd2e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8006da8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006dac:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	78db      	ldrb	r3, [r3, #3]
 8006db4:	2b02      	cmp	r3, #2
 8006db6:	f040 8462 	bne.w	800767e <USB_EPStartXfer+0x9c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8006dba:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006dbe:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	6a1a      	ldr	r2, [r3, #32]
 8006dc6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006dca:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	691b      	ldr	r3, [r3, #16]
 8006dd2:	429a      	cmp	r2, r3
 8006dd4:	f240 83df 	bls.w	8007596 <USB_EPStartXfer+0x8de>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8006dd8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006ddc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006de0:	681a      	ldr	r2, [r3, #0]
 8006de2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006de6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	781b      	ldrb	r3, [r3, #0]
 8006dee:	009b      	lsls	r3, r3, #2
 8006df0:	4413      	add	r3, r2
 8006df2:	881b      	ldrh	r3, [r3, #0]
 8006df4:	b29b      	uxth	r3, r3
 8006df6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006dfa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006dfe:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8006e02:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006e06:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006e0a:	681a      	ldr	r2, [r3, #0]
 8006e0c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006e10:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	781b      	ldrb	r3, [r3, #0]
 8006e18:	009b      	lsls	r3, r3, #2
 8006e1a:	441a      	add	r2, r3
 8006e1c:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8006e20:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006e24:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006e28:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8006e2c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006e30:	b29b      	uxth	r3, r3
 8006e32:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8006e34:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006e38:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	6a1a      	ldr	r2, [r3, #32]
 8006e40:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006e44:	1ad2      	subs	r2, r2, r3
 8006e46:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006e4a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8006e52:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006e56:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006e5a:	681a      	ldr	r2, [r3, #0]
 8006e5c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006e60:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	781b      	ldrb	r3, [r3, #0]
 8006e68:	009b      	lsls	r3, r3, #2
 8006e6a:	4413      	add	r3, r2
 8006e6c:	881b      	ldrh	r3, [r3, #0]
 8006e6e:	b29b      	uxth	r3, r3
 8006e70:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	f000 81c7 	beq.w	8007208 <USB_EPStartXfer+0x550>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8006e7a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006e7e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	633b      	str	r3, [r7, #48]	@ 0x30
 8006e86:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006e8a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	785b      	ldrb	r3, [r3, #1]
 8006e92:	2b00      	cmp	r3, #0
 8006e94:	d177      	bne.n	8006f86 <USB_EPStartXfer+0x2ce>
 8006e96:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006e9a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006ea2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006ea6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006eb0:	b29b      	uxth	r3, r3
 8006eb2:	461a      	mov	r2, r3
 8006eb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006eb6:	4413      	add	r3, r2
 8006eb8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006eba:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006ebe:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	781b      	ldrb	r3, [r3, #0]
 8006ec6:	011a      	lsls	r2, r3, #4
 8006ec8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006eca:	4413      	add	r3, r2
 8006ecc:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8006ed0:	627b      	str	r3, [r7, #36]	@ 0x24
 8006ed2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ed4:	881b      	ldrh	r3, [r3, #0]
 8006ed6:	b29b      	uxth	r3, r3
 8006ed8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006edc:	b29a      	uxth	r2, r3
 8006ede:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ee0:	801a      	strh	r2, [r3, #0]
 8006ee2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006ee6:	2b3e      	cmp	r3, #62	@ 0x3e
 8006ee8:	d921      	bls.n	8006f2e <USB_EPStartXfer+0x276>
 8006eea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006eee:	095b      	lsrs	r3, r3, #5
 8006ef0:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8006ef4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006ef8:	f003 031f 	and.w	r3, r3, #31
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d104      	bne.n	8006f0a <USB_EPStartXfer+0x252>
 8006f00:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8006f04:	3b01      	subs	r3, #1
 8006f06:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8006f0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f0c:	881b      	ldrh	r3, [r3, #0]
 8006f0e:	b29a      	uxth	r2, r3
 8006f10:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8006f14:	b29b      	uxth	r3, r3
 8006f16:	029b      	lsls	r3, r3, #10
 8006f18:	b29b      	uxth	r3, r3
 8006f1a:	4313      	orrs	r3, r2
 8006f1c:	b29b      	uxth	r3, r3
 8006f1e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006f22:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006f26:	b29a      	uxth	r2, r3
 8006f28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f2a:	801a      	strh	r2, [r3, #0]
 8006f2c:	e050      	b.n	8006fd0 <USB_EPStartXfer+0x318>
 8006f2e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d10a      	bne.n	8006f4c <USB_EPStartXfer+0x294>
 8006f36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f38:	881b      	ldrh	r3, [r3, #0]
 8006f3a:	b29b      	uxth	r3, r3
 8006f3c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006f40:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006f44:	b29a      	uxth	r2, r3
 8006f46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f48:	801a      	strh	r2, [r3, #0]
 8006f4a:	e041      	b.n	8006fd0 <USB_EPStartXfer+0x318>
 8006f4c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006f50:	085b      	lsrs	r3, r3, #1
 8006f52:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8006f56:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006f5a:	f003 0301 	and.w	r3, r3, #1
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d004      	beq.n	8006f6c <USB_EPStartXfer+0x2b4>
 8006f62:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8006f66:	3301      	adds	r3, #1
 8006f68:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8006f6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f6e:	881b      	ldrh	r3, [r3, #0]
 8006f70:	b29a      	uxth	r2, r3
 8006f72:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8006f76:	b29b      	uxth	r3, r3
 8006f78:	029b      	lsls	r3, r3, #10
 8006f7a:	b29b      	uxth	r3, r3
 8006f7c:	4313      	orrs	r3, r2
 8006f7e:	b29a      	uxth	r2, r3
 8006f80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f82:	801a      	strh	r2, [r3, #0]
 8006f84:	e024      	b.n	8006fd0 <USB_EPStartXfer+0x318>
 8006f86:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006f8a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	785b      	ldrb	r3, [r3, #1]
 8006f92:	2b01      	cmp	r3, #1
 8006f94:	d11c      	bne.n	8006fd0 <USB_EPStartXfer+0x318>
 8006f96:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006f9a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006fa4:	b29b      	uxth	r3, r3
 8006fa6:	461a      	mov	r2, r3
 8006fa8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006faa:	4413      	add	r3, r2
 8006fac:	633b      	str	r3, [r7, #48]	@ 0x30
 8006fae:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006fb2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	781b      	ldrb	r3, [r3, #0]
 8006fba:	011a      	lsls	r2, r3, #4
 8006fbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006fbe:	4413      	add	r3, r2
 8006fc0:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8006fc4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006fc6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006fca:	b29a      	uxth	r2, r3
 8006fcc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006fce:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8006fd0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006fd4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	895b      	ldrh	r3, [r3, #10]
 8006fdc:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006fe0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8006fe4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	6959      	ldr	r1, [r3, #20]
 8006fec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006ff0:	b29b      	uxth	r3, r3
 8006ff2:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8006ff6:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8006ffa:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8006ffe:	6800      	ldr	r0, [r0, #0]
 8007000:	f001 fb49 	bl	8008696 <USB_WritePMA>
            ep->xfer_buff += len;
 8007004:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007008:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	695a      	ldr	r2, [r3, #20]
 8007010:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007014:	441a      	add	r2, r3
 8007016:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800701a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8007022:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007026:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	6a1a      	ldr	r2, [r3, #32]
 800702e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007032:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	691b      	ldr	r3, [r3, #16]
 800703a:	429a      	cmp	r2, r3
 800703c:	d90f      	bls.n	800705e <USB_EPStartXfer+0x3a6>
            {
              ep->xfer_len_db -= len;
 800703e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007042:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	6a1a      	ldr	r2, [r3, #32]
 800704a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800704e:	1ad2      	subs	r2, r2, r3
 8007050:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007054:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	621a      	str	r2, [r3, #32]
 800705c:	e00e      	b.n	800707c <USB_EPStartXfer+0x3c4>
            }
            else
            {
              len = ep->xfer_len_db;
 800705e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007062:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	6a1b      	ldr	r3, [r3, #32]
 800706a:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
              ep->xfer_len_db = 0U;
 800706e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007072:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	2200      	movs	r2, #0
 800707a:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800707c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007080:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	785b      	ldrb	r3, [r3, #1]
 8007088:	2b00      	cmp	r3, #0
 800708a:	d177      	bne.n	800717c <USB_EPStartXfer+0x4c4>
 800708c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007090:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	61bb      	str	r3, [r7, #24]
 8007098:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800709c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80070a6:	b29b      	uxth	r3, r3
 80070a8:	461a      	mov	r2, r3
 80070aa:	69bb      	ldr	r3, [r7, #24]
 80070ac:	4413      	add	r3, r2
 80070ae:	61bb      	str	r3, [r7, #24]
 80070b0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80070b4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	781b      	ldrb	r3, [r3, #0]
 80070bc:	011a      	lsls	r2, r3, #4
 80070be:	69bb      	ldr	r3, [r7, #24]
 80070c0:	4413      	add	r3, r2
 80070c2:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80070c6:	617b      	str	r3, [r7, #20]
 80070c8:	697b      	ldr	r3, [r7, #20]
 80070ca:	881b      	ldrh	r3, [r3, #0]
 80070cc:	b29b      	uxth	r3, r3
 80070ce:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80070d2:	b29a      	uxth	r2, r3
 80070d4:	697b      	ldr	r3, [r7, #20]
 80070d6:	801a      	strh	r2, [r3, #0]
 80070d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80070dc:	2b3e      	cmp	r3, #62	@ 0x3e
 80070de:	d921      	bls.n	8007124 <USB_EPStartXfer+0x46c>
 80070e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80070e4:	095b      	lsrs	r3, r3, #5
 80070e6:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80070ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80070ee:	f003 031f 	and.w	r3, r3, #31
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d104      	bne.n	8007100 <USB_EPStartXfer+0x448>
 80070f6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80070fa:	3b01      	subs	r3, #1
 80070fc:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8007100:	697b      	ldr	r3, [r7, #20]
 8007102:	881b      	ldrh	r3, [r3, #0]
 8007104:	b29a      	uxth	r2, r3
 8007106:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800710a:	b29b      	uxth	r3, r3
 800710c:	029b      	lsls	r3, r3, #10
 800710e:	b29b      	uxth	r3, r3
 8007110:	4313      	orrs	r3, r2
 8007112:	b29b      	uxth	r3, r3
 8007114:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007118:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800711c:	b29a      	uxth	r2, r3
 800711e:	697b      	ldr	r3, [r7, #20]
 8007120:	801a      	strh	r2, [r3, #0]
 8007122:	e056      	b.n	80071d2 <USB_EPStartXfer+0x51a>
 8007124:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007128:	2b00      	cmp	r3, #0
 800712a:	d10a      	bne.n	8007142 <USB_EPStartXfer+0x48a>
 800712c:	697b      	ldr	r3, [r7, #20]
 800712e:	881b      	ldrh	r3, [r3, #0]
 8007130:	b29b      	uxth	r3, r3
 8007132:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007136:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800713a:	b29a      	uxth	r2, r3
 800713c:	697b      	ldr	r3, [r7, #20]
 800713e:	801a      	strh	r2, [r3, #0]
 8007140:	e047      	b.n	80071d2 <USB_EPStartXfer+0x51a>
 8007142:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007146:	085b      	lsrs	r3, r3, #1
 8007148:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800714c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007150:	f003 0301 	and.w	r3, r3, #1
 8007154:	2b00      	cmp	r3, #0
 8007156:	d004      	beq.n	8007162 <USB_EPStartXfer+0x4aa>
 8007158:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800715c:	3301      	adds	r3, #1
 800715e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8007162:	697b      	ldr	r3, [r7, #20]
 8007164:	881b      	ldrh	r3, [r3, #0]
 8007166:	b29a      	uxth	r2, r3
 8007168:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800716c:	b29b      	uxth	r3, r3
 800716e:	029b      	lsls	r3, r3, #10
 8007170:	b29b      	uxth	r3, r3
 8007172:	4313      	orrs	r3, r2
 8007174:	b29a      	uxth	r2, r3
 8007176:	697b      	ldr	r3, [r7, #20]
 8007178:	801a      	strh	r2, [r3, #0]
 800717a:	e02a      	b.n	80071d2 <USB_EPStartXfer+0x51a>
 800717c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007180:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	785b      	ldrb	r3, [r3, #1]
 8007188:	2b01      	cmp	r3, #1
 800718a:	d122      	bne.n	80071d2 <USB_EPStartXfer+0x51a>
 800718c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007190:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	623b      	str	r3, [r7, #32]
 8007198:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800719c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80071a6:	b29b      	uxth	r3, r3
 80071a8:	461a      	mov	r2, r3
 80071aa:	6a3b      	ldr	r3, [r7, #32]
 80071ac:	4413      	add	r3, r2
 80071ae:	623b      	str	r3, [r7, #32]
 80071b0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80071b4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	781b      	ldrb	r3, [r3, #0]
 80071bc:	011a      	lsls	r2, r3, #4
 80071be:	6a3b      	ldr	r3, [r7, #32]
 80071c0:	4413      	add	r3, r2
 80071c2:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80071c6:	61fb      	str	r3, [r7, #28]
 80071c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80071cc:	b29a      	uxth	r2, r3
 80071ce:	69fb      	ldr	r3, [r7, #28]
 80071d0:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 80071d2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80071d6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	891b      	ldrh	r3, [r3, #8]
 80071de:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80071e2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80071e6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	6959      	ldr	r1, [r3, #20]
 80071ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80071f2:	b29b      	uxth	r3, r3
 80071f4:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80071f8:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 80071fc:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8007200:	6800      	ldr	r0, [r0, #0]
 8007202:	f001 fa48 	bl	8008696 <USB_WritePMA>
 8007206:	e3ee      	b.n	80079e6 <USB_EPStartXfer+0xd2e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8007208:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800720c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	785b      	ldrb	r3, [r3, #1]
 8007214:	2b00      	cmp	r3, #0
 8007216:	d177      	bne.n	8007308 <USB_EPStartXfer+0x650>
 8007218:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800721c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007224:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007228:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007232:	b29b      	uxth	r3, r3
 8007234:	461a      	mov	r2, r3
 8007236:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007238:	4413      	add	r3, r2
 800723a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800723c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007240:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	781b      	ldrb	r3, [r3, #0]
 8007248:	011a      	lsls	r2, r3, #4
 800724a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800724c:	4413      	add	r3, r2
 800724e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8007252:	647b      	str	r3, [r7, #68]	@ 0x44
 8007254:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007256:	881b      	ldrh	r3, [r3, #0]
 8007258:	b29b      	uxth	r3, r3
 800725a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800725e:	b29a      	uxth	r2, r3
 8007260:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007262:	801a      	strh	r2, [r3, #0]
 8007264:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007268:	2b3e      	cmp	r3, #62	@ 0x3e
 800726a:	d921      	bls.n	80072b0 <USB_EPStartXfer+0x5f8>
 800726c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007270:	095b      	lsrs	r3, r3, #5
 8007272:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8007276:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800727a:	f003 031f 	and.w	r3, r3, #31
 800727e:	2b00      	cmp	r3, #0
 8007280:	d104      	bne.n	800728c <USB_EPStartXfer+0x5d4>
 8007282:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8007286:	3b01      	subs	r3, #1
 8007288:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800728c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800728e:	881b      	ldrh	r3, [r3, #0]
 8007290:	b29a      	uxth	r2, r3
 8007292:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8007296:	b29b      	uxth	r3, r3
 8007298:	029b      	lsls	r3, r3, #10
 800729a:	b29b      	uxth	r3, r3
 800729c:	4313      	orrs	r3, r2
 800729e:	b29b      	uxth	r3, r3
 80072a0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80072a4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80072a8:	b29a      	uxth	r2, r3
 80072aa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80072ac:	801a      	strh	r2, [r3, #0]
 80072ae:	e056      	b.n	800735e <USB_EPStartXfer+0x6a6>
 80072b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d10a      	bne.n	80072ce <USB_EPStartXfer+0x616>
 80072b8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80072ba:	881b      	ldrh	r3, [r3, #0]
 80072bc:	b29b      	uxth	r3, r3
 80072be:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80072c2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80072c6:	b29a      	uxth	r2, r3
 80072c8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80072ca:	801a      	strh	r2, [r3, #0]
 80072cc:	e047      	b.n	800735e <USB_EPStartXfer+0x6a6>
 80072ce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80072d2:	085b      	lsrs	r3, r3, #1
 80072d4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80072d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80072dc:	f003 0301 	and.w	r3, r3, #1
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d004      	beq.n	80072ee <USB_EPStartXfer+0x636>
 80072e4:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80072e8:	3301      	adds	r3, #1
 80072ea:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80072ee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80072f0:	881b      	ldrh	r3, [r3, #0]
 80072f2:	b29a      	uxth	r2, r3
 80072f4:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80072f8:	b29b      	uxth	r3, r3
 80072fa:	029b      	lsls	r3, r3, #10
 80072fc:	b29b      	uxth	r3, r3
 80072fe:	4313      	orrs	r3, r2
 8007300:	b29a      	uxth	r2, r3
 8007302:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007304:	801a      	strh	r2, [r3, #0]
 8007306:	e02a      	b.n	800735e <USB_EPStartXfer+0x6a6>
 8007308:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800730c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	785b      	ldrb	r3, [r3, #1]
 8007314:	2b01      	cmp	r3, #1
 8007316:	d122      	bne.n	800735e <USB_EPStartXfer+0x6a6>
 8007318:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800731c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	653b      	str	r3, [r7, #80]	@ 0x50
 8007324:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007328:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007332:	b29b      	uxth	r3, r3
 8007334:	461a      	mov	r2, r3
 8007336:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007338:	4413      	add	r3, r2
 800733a:	653b      	str	r3, [r7, #80]	@ 0x50
 800733c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007340:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	781b      	ldrb	r3, [r3, #0]
 8007348:	011a      	lsls	r2, r3, #4
 800734a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800734c:	4413      	add	r3, r2
 800734e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8007352:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007354:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007358:	b29a      	uxth	r2, r3
 800735a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800735c:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800735e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007362:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007366:	681b      	ldr	r3, [r3, #0]
 8007368:	891b      	ldrh	r3, [r3, #8]
 800736a:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800736e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007372:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	6959      	ldr	r1, [r3, #20]
 800737a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800737e:	b29b      	uxth	r3, r3
 8007380:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8007384:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8007388:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 800738c:	6800      	ldr	r0, [r0, #0]
 800738e:	f001 f982 	bl	8008696 <USB_WritePMA>
            ep->xfer_buff += len;
 8007392:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007396:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	695a      	ldr	r2, [r3, #20]
 800739e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80073a2:	441a      	add	r2, r3
 80073a4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80073a8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 80073b0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80073b4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	6a1a      	ldr	r2, [r3, #32]
 80073bc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80073c0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	691b      	ldr	r3, [r3, #16]
 80073c8:	429a      	cmp	r2, r3
 80073ca:	d90f      	bls.n	80073ec <USB_EPStartXfer+0x734>
            {
              ep->xfer_len_db -= len;
 80073cc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80073d0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	6a1a      	ldr	r2, [r3, #32]
 80073d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80073dc:	1ad2      	subs	r2, r2, r3
 80073de:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80073e2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	621a      	str	r2, [r3, #32]
 80073ea:	e00e      	b.n	800740a <USB_EPStartXfer+0x752>
            }
            else
            {
              len = ep->xfer_len_db;
 80073ec:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80073f0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	6a1b      	ldr	r3, [r3, #32]
 80073f8:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
              ep->xfer_len_db = 0U;
 80073fc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007400:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	2200      	movs	r2, #0
 8007408:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800740a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800740e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	643b      	str	r3, [r7, #64]	@ 0x40
 8007416:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800741a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	785b      	ldrb	r3, [r3, #1]
 8007422:	2b00      	cmp	r3, #0
 8007424:	d177      	bne.n	8007516 <USB_EPStartXfer+0x85e>
 8007426:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800742a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007432:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007436:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800743a:	681b      	ldr	r3, [r3, #0]
 800743c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007440:	b29b      	uxth	r3, r3
 8007442:	461a      	mov	r2, r3
 8007444:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007446:	4413      	add	r3, r2
 8007448:	63bb      	str	r3, [r7, #56]	@ 0x38
 800744a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800744e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	781b      	ldrb	r3, [r3, #0]
 8007456:	011a      	lsls	r2, r3, #4
 8007458:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800745a:	4413      	add	r3, r2
 800745c:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8007460:	637b      	str	r3, [r7, #52]	@ 0x34
 8007462:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007464:	881b      	ldrh	r3, [r3, #0]
 8007466:	b29b      	uxth	r3, r3
 8007468:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800746c:	b29a      	uxth	r2, r3
 800746e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007470:	801a      	strh	r2, [r3, #0]
 8007472:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007476:	2b3e      	cmp	r3, #62	@ 0x3e
 8007478:	d921      	bls.n	80074be <USB_EPStartXfer+0x806>
 800747a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800747e:	095b      	lsrs	r3, r3, #5
 8007480:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8007484:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007488:	f003 031f 	and.w	r3, r3, #31
 800748c:	2b00      	cmp	r3, #0
 800748e:	d104      	bne.n	800749a <USB_EPStartXfer+0x7e2>
 8007490:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007494:	3b01      	subs	r3, #1
 8007496:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800749a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800749c:	881b      	ldrh	r3, [r3, #0]
 800749e:	b29a      	uxth	r2, r3
 80074a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80074a4:	b29b      	uxth	r3, r3
 80074a6:	029b      	lsls	r3, r3, #10
 80074a8:	b29b      	uxth	r3, r3
 80074aa:	4313      	orrs	r3, r2
 80074ac:	b29b      	uxth	r3, r3
 80074ae:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80074b2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80074b6:	b29a      	uxth	r2, r3
 80074b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80074ba:	801a      	strh	r2, [r3, #0]
 80074bc:	e050      	b.n	8007560 <USB_EPStartXfer+0x8a8>
 80074be:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d10a      	bne.n	80074dc <USB_EPStartXfer+0x824>
 80074c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80074c8:	881b      	ldrh	r3, [r3, #0]
 80074ca:	b29b      	uxth	r3, r3
 80074cc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80074d0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80074d4:	b29a      	uxth	r2, r3
 80074d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80074d8:	801a      	strh	r2, [r3, #0]
 80074da:	e041      	b.n	8007560 <USB_EPStartXfer+0x8a8>
 80074dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80074e0:	085b      	lsrs	r3, r3, #1
 80074e2:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80074e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80074ea:	f003 0301 	and.w	r3, r3, #1
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d004      	beq.n	80074fc <USB_EPStartXfer+0x844>
 80074f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80074f6:	3301      	adds	r3, #1
 80074f8:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80074fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80074fe:	881b      	ldrh	r3, [r3, #0]
 8007500:	b29a      	uxth	r2, r3
 8007502:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007506:	b29b      	uxth	r3, r3
 8007508:	029b      	lsls	r3, r3, #10
 800750a:	b29b      	uxth	r3, r3
 800750c:	4313      	orrs	r3, r2
 800750e:	b29a      	uxth	r2, r3
 8007510:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007512:	801a      	strh	r2, [r3, #0]
 8007514:	e024      	b.n	8007560 <USB_EPStartXfer+0x8a8>
 8007516:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800751a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800751e:	681b      	ldr	r3, [r3, #0]
 8007520:	785b      	ldrb	r3, [r3, #1]
 8007522:	2b01      	cmp	r3, #1
 8007524:	d11c      	bne.n	8007560 <USB_EPStartXfer+0x8a8>
 8007526:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800752a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007534:	b29b      	uxth	r3, r3
 8007536:	461a      	mov	r2, r3
 8007538:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800753a:	4413      	add	r3, r2
 800753c:	643b      	str	r3, [r7, #64]	@ 0x40
 800753e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007542:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	781b      	ldrb	r3, [r3, #0]
 800754a:	011a      	lsls	r2, r3, #4
 800754c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800754e:	4413      	add	r3, r2
 8007550:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8007554:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007556:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800755a:	b29a      	uxth	r2, r3
 800755c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800755e:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8007560:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007564:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	895b      	ldrh	r3, [r3, #10]
 800756c:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007570:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007574:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007578:	681b      	ldr	r3, [r3, #0]
 800757a:	6959      	ldr	r1, [r3, #20]
 800757c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007580:	b29b      	uxth	r3, r3
 8007582:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8007586:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 800758a:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 800758e:	6800      	ldr	r0, [r0, #0]
 8007590:	f001 f881 	bl	8008696 <USB_WritePMA>
 8007594:	e227      	b.n	80079e6 <USB_EPStartXfer+0xd2e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8007596:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800759a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	6a1b      	ldr	r3, [r3, #32]
 80075a2:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 80075a6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80075aa:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80075ae:	681a      	ldr	r2, [r3, #0]
 80075b0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80075b4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	781b      	ldrb	r3, [r3, #0]
 80075bc:	009b      	lsls	r3, r3, #2
 80075be:	4413      	add	r3, r2
 80075c0:	881b      	ldrh	r3, [r3, #0]
 80075c2:	b29b      	uxth	r3, r3
 80075c4:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 80075c8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80075cc:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 80075d0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80075d4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80075d8:	681a      	ldr	r2, [r3, #0]
 80075da:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80075de:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	781b      	ldrb	r3, [r3, #0]
 80075e6:	009b      	lsls	r3, r3, #2
 80075e8:	441a      	add	r2, r3
 80075ea:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 80075ee:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80075f2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80075f6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80075fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80075fe:	b29b      	uxth	r3, r3
 8007600:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8007602:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007606:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800760e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007612:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800761c:	b29b      	uxth	r3, r3
 800761e:	461a      	mov	r2, r3
 8007620:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007622:	4413      	add	r3, r2
 8007624:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007626:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800762a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	781b      	ldrb	r3, [r3, #0]
 8007632:	011a      	lsls	r2, r3, #4
 8007634:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007636:	4413      	add	r3, r2
 8007638:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800763c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800763e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007642:	b29a      	uxth	r2, r3
 8007644:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007646:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8007648:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800764c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	891b      	ldrh	r3, [r3, #8]
 8007654:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007658:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800765c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	6959      	ldr	r1, [r3, #20]
 8007664:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007668:	b29b      	uxth	r3, r3
 800766a:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800766e:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8007672:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8007676:	6800      	ldr	r0, [r0, #0]
 8007678:	f001 f80d 	bl	8008696 <USB_WritePMA>
 800767c:	e1b3      	b.n	80079e6 <USB_EPStartXfer+0xd2e>
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800767e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007682:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	6a1a      	ldr	r2, [r3, #32]
 800768a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800768e:	1ad2      	subs	r2, r2, r3
 8007690:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007694:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800769c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80076a0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80076a4:	681a      	ldr	r2, [r3, #0]
 80076a6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80076aa:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	781b      	ldrb	r3, [r3, #0]
 80076b2:	009b      	lsls	r3, r3, #2
 80076b4:	4413      	add	r3, r2
 80076b6:	881b      	ldrh	r3, [r3, #0]
 80076b8:	b29b      	uxth	r3, r3
 80076ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80076be:	2b00      	cmp	r3, #0
 80076c0:	f000 80c6 	beq.w	8007850 <USB_EPStartXfer+0xb98>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80076c4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80076c8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	673b      	str	r3, [r7, #112]	@ 0x70
 80076d0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80076d4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	785b      	ldrb	r3, [r3, #1]
 80076dc:	2b00      	cmp	r3, #0
 80076de:	d177      	bne.n	80077d0 <USB_EPStartXfer+0xb18>
 80076e0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80076e4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	66bb      	str	r3, [r7, #104]	@ 0x68
 80076ec:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80076f0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80076fa:	b29b      	uxth	r3, r3
 80076fc:	461a      	mov	r2, r3
 80076fe:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007700:	4413      	add	r3, r2
 8007702:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007704:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007708:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	781b      	ldrb	r3, [r3, #0]
 8007710:	011a      	lsls	r2, r3, #4
 8007712:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007714:	4413      	add	r3, r2
 8007716:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800771a:	667b      	str	r3, [r7, #100]	@ 0x64
 800771c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800771e:	881b      	ldrh	r3, [r3, #0]
 8007720:	b29b      	uxth	r3, r3
 8007722:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007726:	b29a      	uxth	r2, r3
 8007728:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800772a:	801a      	strh	r2, [r3, #0]
 800772c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007730:	2b3e      	cmp	r3, #62	@ 0x3e
 8007732:	d921      	bls.n	8007778 <USB_EPStartXfer+0xac0>
 8007734:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007738:	095b      	lsrs	r3, r3, #5
 800773a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800773e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007742:	f003 031f 	and.w	r3, r3, #31
 8007746:	2b00      	cmp	r3, #0
 8007748:	d104      	bne.n	8007754 <USB_EPStartXfer+0xa9c>
 800774a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800774e:	3b01      	subs	r3, #1
 8007750:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8007754:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007756:	881b      	ldrh	r3, [r3, #0]
 8007758:	b29a      	uxth	r2, r3
 800775a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800775e:	b29b      	uxth	r3, r3
 8007760:	029b      	lsls	r3, r3, #10
 8007762:	b29b      	uxth	r3, r3
 8007764:	4313      	orrs	r3, r2
 8007766:	b29b      	uxth	r3, r3
 8007768:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800776c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007770:	b29a      	uxth	r2, r3
 8007772:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007774:	801a      	strh	r2, [r3, #0]
 8007776:	e050      	b.n	800781a <USB_EPStartXfer+0xb62>
 8007778:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800777c:	2b00      	cmp	r3, #0
 800777e:	d10a      	bne.n	8007796 <USB_EPStartXfer+0xade>
 8007780:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007782:	881b      	ldrh	r3, [r3, #0]
 8007784:	b29b      	uxth	r3, r3
 8007786:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800778a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800778e:	b29a      	uxth	r2, r3
 8007790:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007792:	801a      	strh	r2, [r3, #0]
 8007794:	e041      	b.n	800781a <USB_EPStartXfer+0xb62>
 8007796:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800779a:	085b      	lsrs	r3, r3, #1
 800779c:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80077a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80077a4:	f003 0301 	and.w	r3, r3, #1
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	d004      	beq.n	80077b6 <USB_EPStartXfer+0xafe>
 80077ac:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80077b0:	3301      	adds	r3, #1
 80077b2:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80077b6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80077b8:	881b      	ldrh	r3, [r3, #0]
 80077ba:	b29a      	uxth	r2, r3
 80077bc:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80077c0:	b29b      	uxth	r3, r3
 80077c2:	029b      	lsls	r3, r3, #10
 80077c4:	b29b      	uxth	r3, r3
 80077c6:	4313      	orrs	r3, r2
 80077c8:	b29a      	uxth	r2, r3
 80077ca:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80077cc:	801a      	strh	r2, [r3, #0]
 80077ce:	e024      	b.n	800781a <USB_EPStartXfer+0xb62>
 80077d0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80077d4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	785b      	ldrb	r3, [r3, #1]
 80077dc:	2b01      	cmp	r3, #1
 80077de:	d11c      	bne.n	800781a <USB_EPStartXfer+0xb62>
 80077e0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80077e4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80077ee:	b29b      	uxth	r3, r3
 80077f0:	461a      	mov	r2, r3
 80077f2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80077f4:	4413      	add	r3, r2
 80077f6:	673b      	str	r3, [r7, #112]	@ 0x70
 80077f8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80077fc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	781b      	ldrb	r3, [r3, #0]
 8007804:	011a      	lsls	r2, r3, #4
 8007806:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007808:	4413      	add	r3, r2
 800780a:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 800780e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007810:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007814:	b29a      	uxth	r2, r3
 8007816:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007818:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800781a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800781e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	895b      	ldrh	r3, [r3, #10]
 8007826:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800782a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800782e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	6959      	ldr	r1, [r3, #20]
 8007836:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800783a:	b29b      	uxth	r3, r3
 800783c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8007840:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8007844:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8007848:	6800      	ldr	r0, [r0, #0]
 800784a:	f000 ff24 	bl	8008696 <USB_WritePMA>
 800784e:	e0ca      	b.n	80079e6 <USB_EPStartXfer+0xd2e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8007850:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007854:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	785b      	ldrb	r3, [r3, #1]
 800785c:	2b00      	cmp	r3, #0
 800785e:	d177      	bne.n	8007950 <USB_EPStartXfer+0xc98>
 8007860:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007864:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800786c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007870:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800787a:	b29b      	uxth	r3, r3
 800787c:	461a      	mov	r2, r3
 800787e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007880:	4413      	add	r3, r2
 8007882:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007884:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007888:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	781b      	ldrb	r3, [r3, #0]
 8007890:	011a      	lsls	r2, r3, #4
 8007892:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007894:	4413      	add	r3, r2
 8007896:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800789a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800789c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800789e:	881b      	ldrh	r3, [r3, #0]
 80078a0:	b29b      	uxth	r3, r3
 80078a2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80078a6:	b29a      	uxth	r2, r3
 80078a8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80078aa:	801a      	strh	r2, [r3, #0]
 80078ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80078b0:	2b3e      	cmp	r3, #62	@ 0x3e
 80078b2:	d921      	bls.n	80078f8 <USB_EPStartXfer+0xc40>
 80078b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80078b8:	095b      	lsrs	r3, r3, #5
 80078ba:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80078be:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80078c2:	f003 031f 	and.w	r3, r3, #31
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	d104      	bne.n	80078d4 <USB_EPStartXfer+0xc1c>
 80078ca:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 80078ce:	3b01      	subs	r3, #1
 80078d0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80078d4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80078d6:	881b      	ldrh	r3, [r3, #0]
 80078d8:	b29a      	uxth	r2, r3
 80078da:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 80078de:	b29b      	uxth	r3, r3
 80078e0:	029b      	lsls	r3, r3, #10
 80078e2:	b29b      	uxth	r3, r3
 80078e4:	4313      	orrs	r3, r2
 80078e6:	b29b      	uxth	r3, r3
 80078e8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80078ec:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80078f0:	b29a      	uxth	r2, r3
 80078f2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80078f4:	801a      	strh	r2, [r3, #0]
 80078f6:	e05c      	b.n	80079b2 <USB_EPStartXfer+0xcfa>
 80078f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	d10a      	bne.n	8007916 <USB_EPStartXfer+0xc5e>
 8007900:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007902:	881b      	ldrh	r3, [r3, #0]
 8007904:	b29b      	uxth	r3, r3
 8007906:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800790a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800790e:	b29a      	uxth	r2, r3
 8007910:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007912:	801a      	strh	r2, [r3, #0]
 8007914:	e04d      	b.n	80079b2 <USB_EPStartXfer+0xcfa>
 8007916:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800791a:	085b      	lsrs	r3, r3, #1
 800791c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8007920:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007924:	f003 0301 	and.w	r3, r3, #1
 8007928:	2b00      	cmp	r3, #0
 800792a:	d004      	beq.n	8007936 <USB_EPStartXfer+0xc7e>
 800792c:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8007930:	3301      	adds	r3, #1
 8007932:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8007936:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007938:	881b      	ldrh	r3, [r3, #0]
 800793a:	b29a      	uxth	r2, r3
 800793c:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8007940:	b29b      	uxth	r3, r3
 8007942:	029b      	lsls	r3, r3, #10
 8007944:	b29b      	uxth	r3, r3
 8007946:	4313      	orrs	r3, r2
 8007948:	b29a      	uxth	r2, r3
 800794a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800794c:	801a      	strh	r2, [r3, #0]
 800794e:	e030      	b.n	80079b2 <USB_EPStartXfer+0xcfa>
 8007950:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007954:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	785b      	ldrb	r3, [r3, #1]
 800795c:	2b01      	cmp	r3, #1
 800795e:	d128      	bne.n	80079b2 <USB_EPStartXfer+0xcfa>
 8007960:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007964:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800796e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007972:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800797c:	b29b      	uxth	r3, r3
 800797e:	461a      	mov	r2, r3
 8007980:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007984:	4413      	add	r3, r2
 8007986:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800798a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800798e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	781b      	ldrb	r3, [r3, #0]
 8007996:	011a      	lsls	r2, r3, #4
 8007998:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800799c:	4413      	add	r3, r2
 800799e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80079a2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80079a6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80079aa:	b29a      	uxth	r2, r3
 80079ac:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80079b0:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 80079b2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80079b6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80079ba:	681b      	ldr	r3, [r3, #0]
 80079bc:	891b      	ldrh	r3, [r3, #8]
 80079be:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80079c2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80079c6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	6959      	ldr	r1, [r3, #20]
 80079ce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80079d2:	b29b      	uxth	r3, r3
 80079d4:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80079d8:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 80079dc:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 80079e0:	6800      	ldr	r0, [r0, #0]
 80079e2:	f000 fe58 	bl	8008696 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 80079e6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80079ea:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80079ee:	681a      	ldr	r2, [r3, #0]
 80079f0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80079f4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	781b      	ldrb	r3, [r3, #0]
 80079fc:	009b      	lsls	r3, r3, #2
 80079fe:	4413      	add	r3, r2
 8007a00:	881b      	ldrh	r3, [r3, #0]
 8007a02:	b29b      	uxth	r3, r3
 8007a04:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007a08:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007a0c:	817b      	strh	r3, [r7, #10]
 8007a0e:	897b      	ldrh	r3, [r7, #10]
 8007a10:	f083 0310 	eor.w	r3, r3, #16
 8007a14:	817b      	strh	r3, [r7, #10]
 8007a16:	897b      	ldrh	r3, [r7, #10]
 8007a18:	f083 0320 	eor.w	r3, r3, #32
 8007a1c:	817b      	strh	r3, [r7, #10]
 8007a1e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007a22:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007a26:	681a      	ldr	r2, [r3, #0]
 8007a28:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007a2c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	781b      	ldrb	r3, [r3, #0]
 8007a34:	009b      	lsls	r3, r3, #2
 8007a36:	441a      	add	r2, r3
 8007a38:	897b      	ldrh	r3, [r7, #10]
 8007a3a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007a3e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007a42:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007a46:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007a4a:	b29b      	uxth	r3, r3
 8007a4c:	8013      	strh	r3, [r2, #0]
 8007a4e:	f000 bcde 	b.w	800840e <USB_EPStartXfer+0x1756>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8007a52:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007a56:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	7b1b      	ldrb	r3, [r3, #12]
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	f040 80bb 	bne.w	8007bda <USB_EPStartXfer+0xf22>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8007a64:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007a68:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	699a      	ldr	r2, [r3, #24]
 8007a70:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007a74:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	691b      	ldr	r3, [r3, #16]
 8007a7c:	429a      	cmp	r2, r3
 8007a7e:	d917      	bls.n	8007ab0 <USB_EPStartXfer+0xdf8>
      {
        len = ep->maxpacket;
 8007a80:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007a84:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	691b      	ldr	r3, [r3, #16]
 8007a8c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
        ep->xfer_len -= len;
 8007a90:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007a94:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	699a      	ldr	r2, [r3, #24]
 8007a9c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007aa0:	1ad2      	subs	r2, r2, r3
 8007aa2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007aa6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	619a      	str	r2, [r3, #24]
 8007aae:	e00e      	b.n	8007ace <USB_EPStartXfer+0xe16>
      }
      else
      {
        len = ep->xfer_len;
 8007ab0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007ab4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	699b      	ldr	r3, [r3, #24]
 8007abc:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
        ep->xfer_len = 0U;
 8007ac0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007ac4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	2200      	movs	r2, #0
 8007acc:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8007ace:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007ad2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007adc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007ae0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007aea:	b29b      	uxth	r3, r3
 8007aec:	461a      	mov	r2, r3
 8007aee:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8007af2:	4413      	add	r3, r2
 8007af4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007af8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007afc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	781b      	ldrb	r3, [r3, #0]
 8007b04:	011a      	lsls	r2, r3, #4
 8007b06:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8007b0a:	4413      	add	r3, r2
 8007b0c:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8007b10:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8007b14:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007b18:	881b      	ldrh	r3, [r3, #0]
 8007b1a:	b29b      	uxth	r3, r3
 8007b1c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007b20:	b29a      	uxth	r2, r3
 8007b22:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007b26:	801a      	strh	r2, [r3, #0]
 8007b28:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b2c:	2b3e      	cmp	r3, #62	@ 0x3e
 8007b2e:	d924      	bls.n	8007b7a <USB_EPStartXfer+0xec2>
 8007b30:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b34:	095b      	lsrs	r3, r3, #5
 8007b36:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007b3a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b3e:	f003 031f 	and.w	r3, r3, #31
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	d104      	bne.n	8007b50 <USB_EPStartXfer+0xe98>
 8007b46:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8007b4a:	3b01      	subs	r3, #1
 8007b4c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007b50:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007b54:	881b      	ldrh	r3, [r3, #0]
 8007b56:	b29a      	uxth	r2, r3
 8007b58:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8007b5c:	b29b      	uxth	r3, r3
 8007b5e:	029b      	lsls	r3, r3, #10
 8007b60:	b29b      	uxth	r3, r3
 8007b62:	4313      	orrs	r3, r2
 8007b64:	b29b      	uxth	r3, r3
 8007b66:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007b6a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007b6e:	b29a      	uxth	r2, r3
 8007b70:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007b74:	801a      	strh	r2, [r3, #0]
 8007b76:	f000 bc10 	b.w	800839a <USB_EPStartXfer+0x16e2>
 8007b7a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b7e:	2b00      	cmp	r3, #0
 8007b80:	d10c      	bne.n	8007b9c <USB_EPStartXfer+0xee4>
 8007b82:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007b86:	881b      	ldrh	r3, [r3, #0]
 8007b88:	b29b      	uxth	r3, r3
 8007b8a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007b8e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007b92:	b29a      	uxth	r2, r3
 8007b94:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007b98:	801a      	strh	r2, [r3, #0]
 8007b9a:	e3fe      	b.n	800839a <USB_EPStartXfer+0x16e2>
 8007b9c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ba0:	085b      	lsrs	r3, r3, #1
 8007ba2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007ba6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007baa:	f003 0301 	and.w	r3, r3, #1
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	d004      	beq.n	8007bbc <USB_EPStartXfer+0xf04>
 8007bb2:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8007bb6:	3301      	adds	r3, #1
 8007bb8:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007bbc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007bc0:	881b      	ldrh	r3, [r3, #0]
 8007bc2:	b29a      	uxth	r2, r3
 8007bc4:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8007bc8:	b29b      	uxth	r3, r3
 8007bca:	029b      	lsls	r3, r3, #10
 8007bcc:	b29b      	uxth	r3, r3
 8007bce:	4313      	orrs	r3, r2
 8007bd0:	b29a      	uxth	r2, r3
 8007bd2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007bd6:	801a      	strh	r2, [r3, #0]
 8007bd8:	e3df      	b.n	800839a <USB_EPStartXfer+0x16e2>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8007bda:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007bde:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	78db      	ldrb	r3, [r3, #3]
 8007be6:	2b02      	cmp	r3, #2
 8007be8:	f040 8218 	bne.w	800801c <USB_EPStartXfer+0x1364>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8007bec:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007bf0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	785b      	ldrb	r3, [r3, #1]
 8007bf8:	2b00      	cmp	r3, #0
 8007bfa:	f040 809d 	bne.w	8007d38 <USB_EPStartXfer+0x1080>
 8007bfe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007c02:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007c0c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007c10:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007c1a:	b29b      	uxth	r3, r3
 8007c1c:	461a      	mov	r2, r3
 8007c1e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007c22:	4413      	add	r3, r2
 8007c24:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007c28:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007c2c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	781b      	ldrb	r3, [r3, #0]
 8007c34:	011a      	lsls	r2, r3, #4
 8007c36:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007c3a:	4413      	add	r3, r2
 8007c3c:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8007c40:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007c44:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007c48:	881b      	ldrh	r3, [r3, #0]
 8007c4a:	b29b      	uxth	r3, r3
 8007c4c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007c50:	b29a      	uxth	r2, r3
 8007c52:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007c56:	801a      	strh	r2, [r3, #0]
 8007c58:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007c5c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	691b      	ldr	r3, [r3, #16]
 8007c64:	2b3e      	cmp	r3, #62	@ 0x3e
 8007c66:	d92b      	bls.n	8007cc0 <USB_EPStartXfer+0x1008>
 8007c68:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007c6c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	691b      	ldr	r3, [r3, #16]
 8007c74:	095b      	lsrs	r3, r3, #5
 8007c76:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007c7a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007c7e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	691b      	ldr	r3, [r3, #16]
 8007c86:	f003 031f 	and.w	r3, r3, #31
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	d104      	bne.n	8007c98 <USB_EPStartXfer+0xfe0>
 8007c8e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007c92:	3b01      	subs	r3, #1
 8007c94:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007c98:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007c9c:	881b      	ldrh	r3, [r3, #0]
 8007c9e:	b29a      	uxth	r2, r3
 8007ca0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007ca4:	b29b      	uxth	r3, r3
 8007ca6:	029b      	lsls	r3, r3, #10
 8007ca8:	b29b      	uxth	r3, r3
 8007caa:	4313      	orrs	r3, r2
 8007cac:	b29b      	uxth	r3, r3
 8007cae:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007cb2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007cb6:	b29a      	uxth	r2, r3
 8007cb8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007cbc:	801a      	strh	r2, [r3, #0]
 8007cbe:	e070      	b.n	8007da2 <USB_EPStartXfer+0x10ea>
 8007cc0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007cc4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	691b      	ldr	r3, [r3, #16]
 8007ccc:	2b00      	cmp	r3, #0
 8007cce:	d10c      	bne.n	8007cea <USB_EPStartXfer+0x1032>
 8007cd0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007cd4:	881b      	ldrh	r3, [r3, #0]
 8007cd6:	b29b      	uxth	r3, r3
 8007cd8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007cdc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007ce0:	b29a      	uxth	r2, r3
 8007ce2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007ce6:	801a      	strh	r2, [r3, #0]
 8007ce8:	e05b      	b.n	8007da2 <USB_EPStartXfer+0x10ea>
 8007cea:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007cee:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	691b      	ldr	r3, [r3, #16]
 8007cf6:	085b      	lsrs	r3, r3, #1
 8007cf8:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007cfc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007d00:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	691b      	ldr	r3, [r3, #16]
 8007d08:	f003 0301 	and.w	r3, r3, #1
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	d004      	beq.n	8007d1a <USB_EPStartXfer+0x1062>
 8007d10:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007d14:	3301      	adds	r3, #1
 8007d16:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007d1a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007d1e:	881b      	ldrh	r3, [r3, #0]
 8007d20:	b29a      	uxth	r2, r3
 8007d22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007d26:	b29b      	uxth	r3, r3
 8007d28:	029b      	lsls	r3, r3, #10
 8007d2a:	b29b      	uxth	r3, r3
 8007d2c:	4313      	orrs	r3, r2
 8007d2e:	b29a      	uxth	r2, r3
 8007d30:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007d34:	801a      	strh	r2, [r3, #0]
 8007d36:	e034      	b.n	8007da2 <USB_EPStartXfer+0x10ea>
 8007d38:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007d3c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	785b      	ldrb	r3, [r3, #1]
 8007d44:	2b01      	cmp	r3, #1
 8007d46:	d12c      	bne.n	8007da2 <USB_EPStartXfer+0x10ea>
 8007d48:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007d4c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007d56:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007d5a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007d64:	b29b      	uxth	r3, r3
 8007d66:	461a      	mov	r2, r3
 8007d68:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007d6c:	4413      	add	r3, r2
 8007d6e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007d72:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007d76:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	781b      	ldrb	r3, [r3, #0]
 8007d7e:	011a      	lsls	r2, r3, #4
 8007d80:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8007d84:	4413      	add	r3, r2
 8007d86:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8007d8a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007d8e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007d92:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	691b      	ldr	r3, [r3, #16]
 8007d9a:	b29a      	uxth	r2, r3
 8007d9c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8007da0:	801a      	strh	r2, [r3, #0]
 8007da2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007da6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8007db0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007db4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	785b      	ldrb	r3, [r3, #1]
 8007dbc:	2b00      	cmp	r3, #0
 8007dbe:	f040 809d 	bne.w	8007efc <USB_EPStartXfer+0x1244>
 8007dc2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007dc6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007dd0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007dd4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007dde:	b29b      	uxth	r3, r3
 8007de0:	461a      	mov	r2, r3
 8007de2:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007de6:	4413      	add	r3, r2
 8007de8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007dec:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007df0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	781b      	ldrb	r3, [r3, #0]
 8007df8:	011a      	lsls	r2, r3, #4
 8007dfa:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007dfe:	4413      	add	r3, r2
 8007e00:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8007e04:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007e08:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007e0c:	881b      	ldrh	r3, [r3, #0]
 8007e0e:	b29b      	uxth	r3, r3
 8007e10:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007e14:	b29a      	uxth	r2, r3
 8007e16:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007e1a:	801a      	strh	r2, [r3, #0]
 8007e1c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007e20:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	691b      	ldr	r3, [r3, #16]
 8007e28:	2b3e      	cmp	r3, #62	@ 0x3e
 8007e2a:	d92b      	bls.n	8007e84 <USB_EPStartXfer+0x11cc>
 8007e2c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007e30:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	691b      	ldr	r3, [r3, #16]
 8007e38:	095b      	lsrs	r3, r3, #5
 8007e3a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007e3e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007e42:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	691b      	ldr	r3, [r3, #16]
 8007e4a:	f003 031f 	and.w	r3, r3, #31
 8007e4e:	2b00      	cmp	r3, #0
 8007e50:	d104      	bne.n	8007e5c <USB_EPStartXfer+0x11a4>
 8007e52:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007e56:	3b01      	subs	r3, #1
 8007e58:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007e5c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007e60:	881b      	ldrh	r3, [r3, #0]
 8007e62:	b29a      	uxth	r2, r3
 8007e64:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007e68:	b29b      	uxth	r3, r3
 8007e6a:	029b      	lsls	r3, r3, #10
 8007e6c:	b29b      	uxth	r3, r3
 8007e6e:	4313      	orrs	r3, r2
 8007e70:	b29b      	uxth	r3, r3
 8007e72:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007e76:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007e7a:	b29a      	uxth	r2, r3
 8007e7c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007e80:	801a      	strh	r2, [r3, #0]
 8007e82:	e069      	b.n	8007f58 <USB_EPStartXfer+0x12a0>
 8007e84:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007e88:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	691b      	ldr	r3, [r3, #16]
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d10c      	bne.n	8007eae <USB_EPStartXfer+0x11f6>
 8007e94:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007e98:	881b      	ldrh	r3, [r3, #0]
 8007e9a:	b29b      	uxth	r3, r3
 8007e9c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007ea0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007ea4:	b29a      	uxth	r2, r3
 8007ea6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007eaa:	801a      	strh	r2, [r3, #0]
 8007eac:	e054      	b.n	8007f58 <USB_EPStartXfer+0x12a0>
 8007eae:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007eb2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	691b      	ldr	r3, [r3, #16]
 8007eba:	085b      	lsrs	r3, r3, #1
 8007ebc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007ec0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007ec4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	691b      	ldr	r3, [r3, #16]
 8007ecc:	f003 0301 	and.w	r3, r3, #1
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	d004      	beq.n	8007ede <USB_EPStartXfer+0x1226>
 8007ed4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007ed8:	3301      	adds	r3, #1
 8007eda:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007ede:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007ee2:	881b      	ldrh	r3, [r3, #0]
 8007ee4:	b29a      	uxth	r2, r3
 8007ee6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007eea:	b29b      	uxth	r3, r3
 8007eec:	029b      	lsls	r3, r3, #10
 8007eee:	b29b      	uxth	r3, r3
 8007ef0:	4313      	orrs	r3, r2
 8007ef2:	b29a      	uxth	r2, r3
 8007ef4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007ef8:	801a      	strh	r2, [r3, #0]
 8007efa:	e02d      	b.n	8007f58 <USB_EPStartXfer+0x12a0>
 8007efc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007f00:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	785b      	ldrb	r3, [r3, #1]
 8007f08:	2b01      	cmp	r3, #1
 8007f0a:	d125      	bne.n	8007f58 <USB_EPStartXfer+0x12a0>
 8007f0c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007f10:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007f1a:	b29b      	uxth	r3, r3
 8007f1c:	461a      	mov	r2, r3
 8007f1e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8007f22:	4413      	add	r3, r2
 8007f24:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8007f28:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007f2c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	781b      	ldrb	r3, [r3, #0]
 8007f34:	011a      	lsls	r2, r3, #4
 8007f36:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8007f3a:	4413      	add	r3, r2
 8007f3c:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8007f40:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007f44:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007f48:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	691b      	ldr	r3, [r3, #16]
 8007f50:	b29a      	uxth	r2, r3
 8007f52:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007f56:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8007f58:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007f5c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	69db      	ldr	r3, [r3, #28]
 8007f64:	2b00      	cmp	r3, #0
 8007f66:	f000 8218 	beq.w	800839a <USB_EPStartXfer+0x16e2>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8007f6a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007f6e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007f72:	681a      	ldr	r2, [r3, #0]
 8007f74:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007f78:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	781b      	ldrb	r3, [r3, #0]
 8007f80:	009b      	lsls	r3, r3, #2
 8007f82:	4413      	add	r3, r2
 8007f84:	881b      	ldrh	r3, [r3, #0]
 8007f86:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8007f8a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8007f8e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007f92:	2b00      	cmp	r3, #0
 8007f94:	d005      	beq.n	8007fa2 <USB_EPStartXfer+0x12ea>
 8007f96:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8007f9a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d10d      	bne.n	8007fbe <USB_EPStartXfer+0x1306>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8007fa2:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8007fa6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	f040 81f5 	bne.w	800839a <USB_EPStartXfer+0x16e2>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8007fb0:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8007fb4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007fb8:	2b00      	cmp	r3, #0
 8007fba:	f040 81ee 	bne.w	800839a <USB_EPStartXfer+0x16e2>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 8007fbe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007fc2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007fc6:	681a      	ldr	r2, [r3, #0]
 8007fc8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007fcc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	781b      	ldrb	r3, [r3, #0]
 8007fd4:	009b      	lsls	r3, r3, #2
 8007fd6:	4413      	add	r3, r2
 8007fd8:	881b      	ldrh	r3, [r3, #0]
 8007fda:	b29b      	uxth	r3, r3
 8007fdc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007fe0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007fe4:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 8007fe8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007fec:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007ff0:	681a      	ldr	r2, [r3, #0]
 8007ff2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007ff6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	781b      	ldrb	r3, [r3, #0]
 8007ffe:	009b      	lsls	r3, r3, #2
 8008000:	441a      	add	r2, r3
 8008002:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 8008006:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800800a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800800e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008012:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8008016:	b29b      	uxth	r3, r3
 8008018:	8013      	strh	r3, [r2, #0]
 800801a:	e1be      	b.n	800839a <USB_EPStartXfer+0x16e2>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800801c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008020:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	78db      	ldrb	r3, [r3, #3]
 8008028:	2b01      	cmp	r3, #1
 800802a:	f040 81b4 	bne.w	8008396 <USB_EPStartXfer+0x16de>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 800802e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008032:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	699a      	ldr	r2, [r3, #24]
 800803a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800803e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	691b      	ldr	r3, [r3, #16]
 8008046:	429a      	cmp	r2, r3
 8008048:	d917      	bls.n	800807a <USB_EPStartXfer+0x13c2>
        {
          len = ep->maxpacket;
 800804a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800804e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	691b      	ldr	r3, [r3, #16]
 8008056:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
          ep->xfer_len -= len;
 800805a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800805e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	699a      	ldr	r2, [r3, #24]
 8008066:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800806a:	1ad2      	subs	r2, r2, r3
 800806c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008070:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	619a      	str	r2, [r3, #24]
 8008078:	e00e      	b.n	8008098 <USB_EPStartXfer+0x13e0>
        }
        else
        {
          len = ep->xfer_len;
 800807a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800807e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	699b      	ldr	r3, [r3, #24]
 8008086:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
          ep->xfer_len = 0U;
 800808a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800808e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	2200      	movs	r2, #0
 8008096:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8008098:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800809c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	785b      	ldrb	r3, [r3, #1]
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	f040 8085 	bne.w	80081b4 <USB_EPStartXfer+0x14fc>
 80080aa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80080ae:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80080b2:	681b      	ldr	r3, [r3, #0]
 80080b4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80080b8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80080bc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80080c0:	681b      	ldr	r3, [r3, #0]
 80080c2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80080c6:	b29b      	uxth	r3, r3
 80080c8:	461a      	mov	r2, r3
 80080ca:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80080ce:	4413      	add	r3, r2
 80080d0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80080d4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80080d8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80080dc:	681b      	ldr	r3, [r3, #0]
 80080de:	781b      	ldrb	r3, [r3, #0]
 80080e0:	011a      	lsls	r2, r3, #4
 80080e2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80080e6:	4413      	add	r3, r2
 80080e8:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80080ec:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80080f0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80080f4:	881b      	ldrh	r3, [r3, #0]
 80080f6:	b29b      	uxth	r3, r3
 80080f8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80080fc:	b29a      	uxth	r2, r3
 80080fe:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008102:	801a      	strh	r2, [r3, #0]
 8008104:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008108:	2b3e      	cmp	r3, #62	@ 0x3e
 800810a:	d923      	bls.n	8008154 <USB_EPStartXfer+0x149c>
 800810c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008110:	095b      	lsrs	r3, r3, #5
 8008112:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8008116:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800811a:	f003 031f 	and.w	r3, r3, #31
 800811e:	2b00      	cmp	r3, #0
 8008120:	d104      	bne.n	800812c <USB_EPStartXfer+0x1474>
 8008122:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008126:	3b01      	subs	r3, #1
 8008128:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800812c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008130:	881b      	ldrh	r3, [r3, #0]
 8008132:	b29a      	uxth	r2, r3
 8008134:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008138:	b29b      	uxth	r3, r3
 800813a:	029b      	lsls	r3, r3, #10
 800813c:	b29b      	uxth	r3, r3
 800813e:	4313      	orrs	r3, r2
 8008140:	b29b      	uxth	r3, r3
 8008142:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008146:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800814a:	b29a      	uxth	r2, r3
 800814c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008150:	801a      	strh	r2, [r3, #0]
 8008152:	e060      	b.n	8008216 <USB_EPStartXfer+0x155e>
 8008154:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008158:	2b00      	cmp	r3, #0
 800815a:	d10c      	bne.n	8008176 <USB_EPStartXfer+0x14be>
 800815c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008160:	881b      	ldrh	r3, [r3, #0]
 8008162:	b29b      	uxth	r3, r3
 8008164:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008168:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800816c:	b29a      	uxth	r2, r3
 800816e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008172:	801a      	strh	r2, [r3, #0]
 8008174:	e04f      	b.n	8008216 <USB_EPStartXfer+0x155e>
 8008176:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800817a:	085b      	lsrs	r3, r3, #1
 800817c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8008180:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008184:	f003 0301 	and.w	r3, r3, #1
 8008188:	2b00      	cmp	r3, #0
 800818a:	d004      	beq.n	8008196 <USB_EPStartXfer+0x14de>
 800818c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008190:	3301      	adds	r3, #1
 8008192:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8008196:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800819a:	881b      	ldrh	r3, [r3, #0]
 800819c:	b29a      	uxth	r2, r3
 800819e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80081a2:	b29b      	uxth	r3, r3
 80081a4:	029b      	lsls	r3, r3, #10
 80081a6:	b29b      	uxth	r3, r3
 80081a8:	4313      	orrs	r3, r2
 80081aa:	b29a      	uxth	r2, r3
 80081ac:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80081b0:	801a      	strh	r2, [r3, #0]
 80081b2:	e030      	b.n	8008216 <USB_EPStartXfer+0x155e>
 80081b4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80081b8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	785b      	ldrb	r3, [r3, #1]
 80081c0:	2b01      	cmp	r3, #1
 80081c2:	d128      	bne.n	8008216 <USB_EPStartXfer+0x155e>
 80081c4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80081c8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80081d2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80081d6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80081e0:	b29b      	uxth	r3, r3
 80081e2:	461a      	mov	r2, r3
 80081e4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80081e8:	4413      	add	r3, r2
 80081ea:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80081ee:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80081f2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	781b      	ldrb	r3, [r3, #0]
 80081fa:	011a      	lsls	r2, r3, #4
 80081fc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008200:	4413      	add	r3, r2
 8008202:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8008206:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800820a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800820e:	b29a      	uxth	r2, r3
 8008210:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8008214:	801a      	strh	r2, [r3, #0]
 8008216:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800821a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800821e:	681b      	ldr	r3, [r3, #0]
 8008220:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008224:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008228:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	785b      	ldrb	r3, [r3, #1]
 8008230:	2b00      	cmp	r3, #0
 8008232:	f040 8085 	bne.w	8008340 <USB_EPStartXfer+0x1688>
 8008236:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800823a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8008244:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008248:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008252:	b29b      	uxth	r3, r3
 8008254:	461a      	mov	r2, r3
 8008256:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800825a:	4413      	add	r3, r2
 800825c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8008260:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008264:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	781b      	ldrb	r3, [r3, #0]
 800826c:	011a      	lsls	r2, r3, #4
 800826e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8008272:	4413      	add	r3, r2
 8008274:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8008278:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800827c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8008280:	881b      	ldrh	r3, [r3, #0]
 8008282:	b29b      	uxth	r3, r3
 8008284:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008288:	b29a      	uxth	r2, r3
 800828a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800828e:	801a      	strh	r2, [r3, #0]
 8008290:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008294:	2b3e      	cmp	r3, #62	@ 0x3e
 8008296:	d923      	bls.n	80082e0 <USB_EPStartXfer+0x1628>
 8008298:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800829c:	095b      	lsrs	r3, r3, #5
 800829e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80082a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80082a6:	f003 031f 	and.w	r3, r3, #31
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	d104      	bne.n	80082b8 <USB_EPStartXfer+0x1600>
 80082ae:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80082b2:	3b01      	subs	r3, #1
 80082b4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80082b8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80082bc:	881b      	ldrh	r3, [r3, #0]
 80082be:	b29a      	uxth	r2, r3
 80082c0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80082c4:	b29b      	uxth	r3, r3
 80082c6:	029b      	lsls	r3, r3, #10
 80082c8:	b29b      	uxth	r3, r3
 80082ca:	4313      	orrs	r3, r2
 80082cc:	b29b      	uxth	r3, r3
 80082ce:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80082d2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80082d6:	b29a      	uxth	r2, r3
 80082d8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80082dc:	801a      	strh	r2, [r3, #0]
 80082de:	e05c      	b.n	800839a <USB_EPStartXfer+0x16e2>
 80082e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	d10c      	bne.n	8008302 <USB_EPStartXfer+0x164a>
 80082e8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80082ec:	881b      	ldrh	r3, [r3, #0]
 80082ee:	b29b      	uxth	r3, r3
 80082f0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80082f4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80082f8:	b29a      	uxth	r2, r3
 80082fa:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80082fe:	801a      	strh	r2, [r3, #0]
 8008300:	e04b      	b.n	800839a <USB_EPStartXfer+0x16e2>
 8008302:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008306:	085b      	lsrs	r3, r3, #1
 8008308:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800830c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008310:	f003 0301 	and.w	r3, r3, #1
 8008314:	2b00      	cmp	r3, #0
 8008316:	d004      	beq.n	8008322 <USB_EPStartXfer+0x166a>
 8008318:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800831c:	3301      	adds	r3, #1
 800831e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8008322:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8008326:	881b      	ldrh	r3, [r3, #0]
 8008328:	b29a      	uxth	r2, r3
 800832a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800832e:	b29b      	uxth	r3, r3
 8008330:	029b      	lsls	r3, r3, #10
 8008332:	b29b      	uxth	r3, r3
 8008334:	4313      	orrs	r3, r2
 8008336:	b29a      	uxth	r2, r3
 8008338:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800833c:	801a      	strh	r2, [r3, #0]
 800833e:	e02c      	b.n	800839a <USB_EPStartXfer+0x16e2>
 8008340:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008344:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	785b      	ldrb	r3, [r3, #1]
 800834c:	2b01      	cmp	r3, #1
 800834e:	d124      	bne.n	800839a <USB_EPStartXfer+0x16e2>
 8008350:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008354:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800835e:	b29b      	uxth	r3, r3
 8008360:	461a      	mov	r2, r3
 8008362:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8008366:	4413      	add	r3, r2
 8008368:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800836c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008370:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	781b      	ldrb	r3, [r3, #0]
 8008378:	011a      	lsls	r2, r3, #4
 800837a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800837e:	4413      	add	r3, r2
 8008380:	f203 430c 	addw	r3, r3, #1036	@ 0x40c
 8008384:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008388:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800838c:	b29a      	uxth	r2, r3
 800838e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8008392:	801a      	strh	r2, [r3, #0]
 8008394:	e001      	b.n	800839a <USB_EPStartXfer+0x16e2>
      }
      else
      {
        return HAL_ERROR;
 8008396:	2301      	movs	r3, #1
 8008398:	e03a      	b.n	8008410 <USB_EPStartXfer+0x1758>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800839a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800839e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80083a2:	681a      	ldr	r2, [r3, #0]
 80083a4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80083a8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	781b      	ldrb	r3, [r3, #0]
 80083b0:	009b      	lsls	r3, r3, #2
 80083b2:	4413      	add	r3, r2
 80083b4:	881b      	ldrh	r3, [r3, #0]
 80083b6:	b29b      	uxth	r3, r3
 80083b8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80083bc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80083c0:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 80083c4:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80083c8:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80083cc:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 80083d0:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80083d4:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80083d8:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 80083dc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80083e0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80083e4:	681a      	ldr	r2, [r3, #0]
 80083e6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80083ea:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	781b      	ldrb	r3, [r3, #0]
 80083f2:	009b      	lsls	r3, r3, #2
 80083f4:	441a      	add	r2, r3
 80083f6:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80083fa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80083fe:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008402:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008406:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800840a:	b29b      	uxth	r3, r3
 800840c:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800840e:	2300      	movs	r3, #0
}
 8008410:	4618      	mov	r0, r3
 8008412:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 8008416:	46bd      	mov	sp, r7
 8008418:	bd80      	pop	{r7, pc}

0800841a <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800841a:	b480      	push	{r7}
 800841c:	b085      	sub	sp, #20
 800841e:	af00      	add	r7, sp, #0
 8008420:	6078      	str	r0, [r7, #4]
 8008422:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8008424:	683b      	ldr	r3, [r7, #0]
 8008426:	785b      	ldrb	r3, [r3, #1]
 8008428:	2b00      	cmp	r3, #0
 800842a:	d020      	beq.n	800846e <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800842c:	687a      	ldr	r2, [r7, #4]
 800842e:	683b      	ldr	r3, [r7, #0]
 8008430:	781b      	ldrb	r3, [r3, #0]
 8008432:	009b      	lsls	r3, r3, #2
 8008434:	4413      	add	r3, r2
 8008436:	881b      	ldrh	r3, [r3, #0]
 8008438:	b29b      	uxth	r3, r3
 800843a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800843e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008442:	81bb      	strh	r3, [r7, #12]
 8008444:	89bb      	ldrh	r3, [r7, #12]
 8008446:	f083 0310 	eor.w	r3, r3, #16
 800844a:	81bb      	strh	r3, [r7, #12]
 800844c:	687a      	ldr	r2, [r7, #4]
 800844e:	683b      	ldr	r3, [r7, #0]
 8008450:	781b      	ldrb	r3, [r3, #0]
 8008452:	009b      	lsls	r3, r3, #2
 8008454:	441a      	add	r2, r3
 8008456:	89bb      	ldrh	r3, [r7, #12]
 8008458:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800845c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008460:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008464:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008468:	b29b      	uxth	r3, r3
 800846a:	8013      	strh	r3, [r2, #0]
 800846c:	e01f      	b.n	80084ae <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800846e:	687a      	ldr	r2, [r7, #4]
 8008470:	683b      	ldr	r3, [r7, #0]
 8008472:	781b      	ldrb	r3, [r3, #0]
 8008474:	009b      	lsls	r3, r3, #2
 8008476:	4413      	add	r3, r2
 8008478:	881b      	ldrh	r3, [r3, #0]
 800847a:	b29b      	uxth	r3, r3
 800847c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008480:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008484:	81fb      	strh	r3, [r7, #14]
 8008486:	89fb      	ldrh	r3, [r7, #14]
 8008488:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800848c:	81fb      	strh	r3, [r7, #14]
 800848e:	687a      	ldr	r2, [r7, #4]
 8008490:	683b      	ldr	r3, [r7, #0]
 8008492:	781b      	ldrb	r3, [r3, #0]
 8008494:	009b      	lsls	r3, r3, #2
 8008496:	441a      	add	r2, r3
 8008498:	89fb      	ldrh	r3, [r7, #14]
 800849a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800849e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80084a2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80084a6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80084aa:	b29b      	uxth	r3, r3
 80084ac:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 80084ae:	2300      	movs	r3, #0
}
 80084b0:	4618      	mov	r0, r3
 80084b2:	3714      	adds	r7, #20
 80084b4:	46bd      	mov	sp, r7
 80084b6:	bc80      	pop	{r7}
 80084b8:	4770      	bx	lr

080084ba <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80084ba:	b480      	push	{r7}
 80084bc:	b087      	sub	sp, #28
 80084be:	af00      	add	r7, sp, #0
 80084c0:	6078      	str	r0, [r7, #4]
 80084c2:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 80084c4:	683b      	ldr	r3, [r7, #0]
 80084c6:	7b1b      	ldrb	r3, [r3, #12]
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	f040 809d 	bne.w	8008608 <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 80084ce:	683b      	ldr	r3, [r7, #0]
 80084d0:	785b      	ldrb	r3, [r3, #1]
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	d04c      	beq.n	8008570 <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80084d6:	687a      	ldr	r2, [r7, #4]
 80084d8:	683b      	ldr	r3, [r7, #0]
 80084da:	781b      	ldrb	r3, [r3, #0]
 80084dc:	009b      	lsls	r3, r3, #2
 80084de:	4413      	add	r3, r2
 80084e0:	881b      	ldrh	r3, [r3, #0]
 80084e2:	823b      	strh	r3, [r7, #16]
 80084e4:	8a3b      	ldrh	r3, [r7, #16]
 80084e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	d01b      	beq.n	8008526 <USB_EPClearStall+0x6c>
 80084ee:	687a      	ldr	r2, [r7, #4]
 80084f0:	683b      	ldr	r3, [r7, #0]
 80084f2:	781b      	ldrb	r3, [r3, #0]
 80084f4:	009b      	lsls	r3, r3, #2
 80084f6:	4413      	add	r3, r2
 80084f8:	881b      	ldrh	r3, [r3, #0]
 80084fa:	b29b      	uxth	r3, r3
 80084fc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008500:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008504:	81fb      	strh	r3, [r7, #14]
 8008506:	687a      	ldr	r2, [r7, #4]
 8008508:	683b      	ldr	r3, [r7, #0]
 800850a:	781b      	ldrb	r3, [r3, #0]
 800850c:	009b      	lsls	r3, r3, #2
 800850e:	441a      	add	r2, r3
 8008510:	89fb      	ldrh	r3, [r7, #14]
 8008512:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008516:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800851a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800851e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8008522:	b29b      	uxth	r3, r3
 8008524:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8008526:	683b      	ldr	r3, [r7, #0]
 8008528:	78db      	ldrb	r3, [r3, #3]
 800852a:	2b01      	cmp	r3, #1
 800852c:	d06c      	beq.n	8008608 <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800852e:	687a      	ldr	r2, [r7, #4]
 8008530:	683b      	ldr	r3, [r7, #0]
 8008532:	781b      	ldrb	r3, [r3, #0]
 8008534:	009b      	lsls	r3, r3, #2
 8008536:	4413      	add	r3, r2
 8008538:	881b      	ldrh	r3, [r3, #0]
 800853a:	b29b      	uxth	r3, r3
 800853c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008540:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008544:	81bb      	strh	r3, [r7, #12]
 8008546:	89bb      	ldrh	r3, [r7, #12]
 8008548:	f083 0320 	eor.w	r3, r3, #32
 800854c:	81bb      	strh	r3, [r7, #12]
 800854e:	687a      	ldr	r2, [r7, #4]
 8008550:	683b      	ldr	r3, [r7, #0]
 8008552:	781b      	ldrb	r3, [r3, #0]
 8008554:	009b      	lsls	r3, r3, #2
 8008556:	441a      	add	r2, r3
 8008558:	89bb      	ldrh	r3, [r7, #12]
 800855a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800855e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008562:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008566:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800856a:	b29b      	uxth	r3, r3
 800856c:	8013      	strh	r3, [r2, #0]
 800856e:	e04b      	b.n	8008608 <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008570:	687a      	ldr	r2, [r7, #4]
 8008572:	683b      	ldr	r3, [r7, #0]
 8008574:	781b      	ldrb	r3, [r3, #0]
 8008576:	009b      	lsls	r3, r3, #2
 8008578:	4413      	add	r3, r2
 800857a:	881b      	ldrh	r3, [r3, #0]
 800857c:	82fb      	strh	r3, [r7, #22]
 800857e:	8afb      	ldrh	r3, [r7, #22]
 8008580:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008584:	2b00      	cmp	r3, #0
 8008586:	d01b      	beq.n	80085c0 <USB_EPClearStall+0x106>
 8008588:	687a      	ldr	r2, [r7, #4]
 800858a:	683b      	ldr	r3, [r7, #0]
 800858c:	781b      	ldrb	r3, [r3, #0]
 800858e:	009b      	lsls	r3, r3, #2
 8008590:	4413      	add	r3, r2
 8008592:	881b      	ldrh	r3, [r3, #0]
 8008594:	b29b      	uxth	r3, r3
 8008596:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800859a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800859e:	82bb      	strh	r3, [r7, #20]
 80085a0:	687a      	ldr	r2, [r7, #4]
 80085a2:	683b      	ldr	r3, [r7, #0]
 80085a4:	781b      	ldrb	r3, [r3, #0]
 80085a6:	009b      	lsls	r3, r3, #2
 80085a8:	441a      	add	r2, r3
 80085aa:	8abb      	ldrh	r3, [r7, #20]
 80085ac:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80085b0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80085b4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80085b8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80085bc:	b29b      	uxth	r3, r3
 80085be:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80085c0:	687a      	ldr	r2, [r7, #4]
 80085c2:	683b      	ldr	r3, [r7, #0]
 80085c4:	781b      	ldrb	r3, [r3, #0]
 80085c6:	009b      	lsls	r3, r3, #2
 80085c8:	4413      	add	r3, r2
 80085ca:	881b      	ldrh	r3, [r3, #0]
 80085cc:	b29b      	uxth	r3, r3
 80085ce:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80085d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80085d6:	827b      	strh	r3, [r7, #18]
 80085d8:	8a7b      	ldrh	r3, [r7, #18]
 80085da:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 80085de:	827b      	strh	r3, [r7, #18]
 80085e0:	8a7b      	ldrh	r3, [r7, #18]
 80085e2:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80085e6:	827b      	strh	r3, [r7, #18]
 80085e8:	687a      	ldr	r2, [r7, #4]
 80085ea:	683b      	ldr	r3, [r7, #0]
 80085ec:	781b      	ldrb	r3, [r3, #0]
 80085ee:	009b      	lsls	r3, r3, #2
 80085f0:	441a      	add	r2, r3
 80085f2:	8a7b      	ldrh	r3, [r7, #18]
 80085f4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80085f8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80085fc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008600:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008604:	b29b      	uxth	r3, r3
 8008606:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8008608:	2300      	movs	r3, #0
}
 800860a:	4618      	mov	r0, r3
 800860c:	371c      	adds	r7, #28
 800860e:	46bd      	mov	sp, r7
 8008610:	bc80      	pop	{r7}
 8008612:	4770      	bx	lr

08008614 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8008614:	b480      	push	{r7}
 8008616:	b083      	sub	sp, #12
 8008618:	af00      	add	r7, sp, #0
 800861a:	6078      	str	r0, [r7, #4]
 800861c:	460b      	mov	r3, r1
 800861e:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8008620:	78fb      	ldrb	r3, [r7, #3]
 8008622:	2b00      	cmp	r3, #0
 8008624:	d103      	bne.n	800862e <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	2280      	movs	r2, #128	@ 0x80
 800862a:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800862e:	2300      	movs	r3, #0
}
 8008630:	4618      	mov	r0, r3
 8008632:	370c      	adds	r7, #12
 8008634:	46bd      	mov	sp, r7
 8008636:	bc80      	pop	{r7}
 8008638:	4770      	bx	lr

0800863a <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800863a:	b480      	push	{r7}
 800863c:	b083      	sub	sp, #12
 800863e:	af00      	add	r7, sp, #0
 8008640:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8008642:	2300      	movs	r3, #0
}
 8008644:	4618      	mov	r0, r3
 8008646:	370c      	adds	r7, #12
 8008648:	46bd      	mov	sp, r7
 800864a:	bc80      	pop	{r7}
 800864c:	4770      	bx	lr

0800864e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 800864e:	b480      	push	{r7}
 8008650:	b083      	sub	sp, #12
 8008652:	af00      	add	r7, sp, #0
 8008654:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8008656:	2300      	movs	r3, #0
}
 8008658:	4618      	mov	r0, r3
 800865a:	370c      	adds	r7, #12
 800865c:	46bd      	mov	sp, r7
 800865e:	bc80      	pop	{r7}
 8008660:	4770      	bx	lr

08008662 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 8008662:	b480      	push	{r7}
 8008664:	b085      	sub	sp, #20
 8008666:	af00      	add	r7, sp, #0
 8008668:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8008670:	b29b      	uxth	r3, r3
 8008672:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8008674:	68fb      	ldr	r3, [r7, #12]
}
 8008676:	4618      	mov	r0, r3
 8008678:	3714      	adds	r7, #20
 800867a:	46bd      	mov	sp, r7
 800867c:	bc80      	pop	{r7}
 800867e:	4770      	bx	lr

08008680 <USB_EP0_OutStart>:
  * @param  USBx Selected device
  * @param  psetup pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 8008680:	b480      	push	{r7}
 8008682:	b083      	sub	sp, #12
 8008684:	af00      	add	r7, sp, #0
 8008686:	6078      	str	r0, [r7, #4]
 8008688:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 800868a:	2300      	movs	r3, #0
}
 800868c:	4618      	mov	r0, r3
 800868e:	370c      	adds	r7, #12
 8008690:	46bd      	mov	sp, r7
 8008692:	bc80      	pop	{r7}
 8008694:	4770      	bx	lr

08008696 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8008696:	b480      	push	{r7}
 8008698:	b08b      	sub	sp, #44	@ 0x2c
 800869a:	af00      	add	r7, sp, #0
 800869c:	60f8      	str	r0, [r7, #12]
 800869e:	60b9      	str	r1, [r7, #8]
 80086a0:	4611      	mov	r1, r2
 80086a2:	461a      	mov	r2, r3
 80086a4:	460b      	mov	r3, r1
 80086a6:	80fb      	strh	r3, [r7, #6]
 80086a8:	4613      	mov	r3, r2
 80086aa:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 80086ac:	88bb      	ldrh	r3, [r7, #4]
 80086ae:	3301      	adds	r3, #1
 80086b0:	085b      	lsrs	r3, r3, #1
 80086b2:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 80086b8:	68bb      	ldr	r3, [r7, #8]
 80086ba:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80086bc:	88fb      	ldrh	r3, [r7, #6]
 80086be:	005a      	lsls	r2, r3, #1
 80086c0:	697b      	ldr	r3, [r7, #20]
 80086c2:	4413      	add	r3, r2
 80086c4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80086c8:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 80086ca:	69bb      	ldr	r3, [r7, #24]
 80086cc:	627b      	str	r3, [r7, #36]	@ 0x24
 80086ce:	e01e      	b.n	800870e <USB_WritePMA+0x78>
  {
    WrVal = pBuf[0];
 80086d0:	69fb      	ldr	r3, [r7, #28]
 80086d2:	781b      	ldrb	r3, [r3, #0]
 80086d4:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 80086d6:	69fb      	ldr	r3, [r7, #28]
 80086d8:	3301      	adds	r3, #1
 80086da:	781b      	ldrb	r3, [r3, #0]
 80086dc:	021b      	lsls	r3, r3, #8
 80086de:	b21a      	sxth	r2, r3
 80086e0:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80086e4:	4313      	orrs	r3, r2
 80086e6:	b21b      	sxth	r3, r3
 80086e8:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 80086ea:	6a3b      	ldr	r3, [r7, #32]
 80086ec:	8a7a      	ldrh	r2, [r7, #18]
 80086ee:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 80086f0:	6a3b      	ldr	r3, [r7, #32]
 80086f2:	3302      	adds	r3, #2
 80086f4:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
 80086f6:	6a3b      	ldr	r3, [r7, #32]
 80086f8:	3302      	adds	r3, #2
 80086fa:	623b      	str	r3, [r7, #32]
#endif /* PMA_ACCESS */

    pBuf++;
 80086fc:	69fb      	ldr	r3, [r7, #28]
 80086fe:	3301      	adds	r3, #1
 8008700:	61fb      	str	r3, [r7, #28]
    pBuf++;
 8008702:	69fb      	ldr	r3, [r7, #28]
 8008704:	3301      	adds	r3, #1
 8008706:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8008708:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800870a:	3b01      	subs	r3, #1
 800870c:	627b      	str	r3, [r7, #36]	@ 0x24
 800870e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008710:	2b00      	cmp	r3, #0
 8008712:	d1dd      	bne.n	80086d0 <USB_WritePMA+0x3a>
  }
}
 8008714:	bf00      	nop
 8008716:	bf00      	nop
 8008718:	372c      	adds	r7, #44	@ 0x2c
 800871a:	46bd      	mov	sp, r7
 800871c:	bc80      	pop	{r7}
 800871e:	4770      	bx	lr

08008720 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8008720:	b480      	push	{r7}
 8008722:	b08b      	sub	sp, #44	@ 0x2c
 8008724:	af00      	add	r7, sp, #0
 8008726:	60f8      	str	r0, [r7, #12]
 8008728:	60b9      	str	r1, [r7, #8]
 800872a:	4611      	mov	r1, r2
 800872c:	461a      	mov	r2, r3
 800872e:	460b      	mov	r3, r1
 8008730:	80fb      	strh	r3, [r7, #6]
 8008732:	4613      	mov	r3, r2
 8008734:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8008736:	88bb      	ldrh	r3, [r7, #4]
 8008738:	085b      	lsrs	r3, r3, #1
 800873a:	b29b      	uxth	r3, r3
 800873c:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8008742:	68bb      	ldr	r3, [r7, #8]
 8008744:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8008746:	88fb      	ldrh	r3, [r7, #6]
 8008748:	005a      	lsls	r2, r3, #1
 800874a:	697b      	ldr	r3, [r7, #20]
 800874c:	4413      	add	r3, r2
 800874e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008752:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8008754:	69bb      	ldr	r3, [r7, #24]
 8008756:	627b      	str	r3, [r7, #36]	@ 0x24
 8008758:	e01b      	b.n	8008792 <USB_ReadPMA+0x72>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 800875a:	6a3b      	ldr	r3, [r7, #32]
 800875c:	881b      	ldrh	r3, [r3, #0]
 800875e:	b29b      	uxth	r3, r3
 8008760:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8008762:	6a3b      	ldr	r3, [r7, #32]
 8008764:	3302      	adds	r3, #2
 8008766:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8008768:	693b      	ldr	r3, [r7, #16]
 800876a:	b2da      	uxtb	r2, r3
 800876c:	69fb      	ldr	r3, [r7, #28]
 800876e:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8008770:	69fb      	ldr	r3, [r7, #28]
 8008772:	3301      	adds	r3, #1
 8008774:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 8008776:	693b      	ldr	r3, [r7, #16]
 8008778:	0a1b      	lsrs	r3, r3, #8
 800877a:	b2da      	uxtb	r2, r3
 800877c:	69fb      	ldr	r3, [r7, #28]
 800877e:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8008780:	69fb      	ldr	r3, [r7, #28]
 8008782:	3301      	adds	r3, #1
 8008784:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 8008786:	6a3b      	ldr	r3, [r7, #32]
 8008788:	3302      	adds	r3, #2
 800878a:	623b      	str	r3, [r7, #32]
  for (count = n; count != 0U; count--)
 800878c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800878e:	3b01      	subs	r3, #1
 8008790:	627b      	str	r3, [r7, #36]	@ 0x24
 8008792:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008794:	2b00      	cmp	r3, #0
 8008796:	d1e0      	bne.n	800875a <USB_ReadPMA+0x3a>
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 8008798:	88bb      	ldrh	r3, [r7, #4]
 800879a:	f003 0301 	and.w	r3, r3, #1
 800879e:	b29b      	uxth	r3, r3
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	d007      	beq.n	80087b4 <USB_ReadPMA+0x94>
  {
    RdVal = *pdwVal;
 80087a4:	6a3b      	ldr	r3, [r7, #32]
 80087a6:	881b      	ldrh	r3, [r3, #0]
 80087a8:	b29b      	uxth	r3, r3
 80087aa:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 80087ac:	693b      	ldr	r3, [r7, #16]
 80087ae:	b2da      	uxtb	r2, r3
 80087b0:	69fb      	ldr	r3, [r7, #28]
 80087b2:	701a      	strb	r2, [r3, #0]
  }
}
 80087b4:	bf00      	nop
 80087b6:	372c      	adds	r7, #44	@ 0x2c
 80087b8:	46bd      	mov	sp, r7
 80087ba:	bc80      	pop	{r7}
 80087bc:	4770      	bx	lr

080087be <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80087be:	b580      	push	{r7, lr}
 80087c0:	b084      	sub	sp, #16
 80087c2:	af00      	add	r7, sp, #0
 80087c4:	6078      	str	r0, [r7, #4]
 80087c6:	460b      	mov	r3, r1
 80087c8:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 80087ca:	2300      	movs	r3, #0
 80087cc:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	7c1b      	ldrb	r3, [r3, #16]
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	d115      	bne.n	8008802 <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80087d6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80087da:	2202      	movs	r2, #2
 80087dc:	2181      	movs	r1, #129	@ 0x81
 80087de:	6878      	ldr	r0, [r7, #4]
 80087e0:	f001 fe81 	bl	800a4e6 <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	2201      	movs	r2, #1
 80087e8:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80087ea:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80087ee:	2202      	movs	r2, #2
 80087f0:	2101      	movs	r1, #1
 80087f2:	6878      	ldr	r0, [r7, #4]
 80087f4:	f001 fe77 	bl	800a4e6 <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	2201      	movs	r2, #1
 80087fc:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
 8008800:	e012      	b.n	8008828 <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8008802:	2340      	movs	r3, #64	@ 0x40
 8008804:	2202      	movs	r2, #2
 8008806:	2181      	movs	r1, #129	@ 0x81
 8008808:	6878      	ldr	r0, [r7, #4]
 800880a:	f001 fe6c 	bl	800a4e6 <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	2201      	movs	r2, #1
 8008812:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8008814:	2340      	movs	r3, #64	@ 0x40
 8008816:	2202      	movs	r2, #2
 8008818:	2101      	movs	r1, #1
 800881a:	6878      	ldr	r0, [r7, #4]
 800881c:	f001 fe63 	bl	800a4e6 <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	2201      	movs	r2, #1
 8008824:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8008828:	2308      	movs	r3, #8
 800882a:	2203      	movs	r2, #3
 800882c:	2182      	movs	r1, #130	@ 0x82
 800882e:	6878      	ldr	r0, [r7, #4]
 8008830:	f001 fe59 	bl	800a4e6 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	2201      	movs	r2, #1
 8008838:	641a      	str	r2, [r3, #64]	@ 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800883a:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800883e:	f001 ff79 	bl	800a734 <USBD_static_malloc>
 8008842:	4602      	mov	r2, r0
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8

  if (pdev->pClassData == NULL)
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008850:	2b00      	cmp	r3, #0
 8008852:	d102      	bne.n	800885a <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 8008854:	2301      	movs	r3, #1
 8008856:	73fb      	strb	r3, [r7, #15]
 8008858:	e026      	b.n	80088a8 <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008860:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8008862:	687b      	ldr	r3, [r7, #4]
 8008864:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008868:	681b      	ldr	r3, [r3, #0]
 800886a:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 800886c:	68bb      	ldr	r3, [r7, #8]
 800886e:	2200      	movs	r2, #0
 8008870:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    hcdc->RxState = 0U;
 8008874:	68bb      	ldr	r3, [r7, #8]
 8008876:	2200      	movs	r2, #0
 8008878:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	7c1b      	ldrb	r3, [r3, #16]
 8008880:	2b00      	cmp	r3, #0
 8008882:	d109      	bne.n	8008898 <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8008884:	68bb      	ldr	r3, [r7, #8]
 8008886:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800888a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800888e:	2101      	movs	r1, #1
 8008890:	6878      	ldr	r0, [r7, #4]
 8008892:	f001 ff18 	bl	800a6c6 <USBD_LL_PrepareReceive>
 8008896:	e007      	b.n	80088a8 <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8008898:	68bb      	ldr	r3, [r7, #8]
 800889a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800889e:	2340      	movs	r3, #64	@ 0x40
 80088a0:	2101      	movs	r1, #1
 80088a2:	6878      	ldr	r0, [r7, #4]
 80088a4:	f001 ff0f 	bl	800a6c6 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 80088a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80088aa:	4618      	mov	r0, r3
 80088ac:	3710      	adds	r7, #16
 80088ae:	46bd      	mov	sp, r7
 80088b0:	bd80      	pop	{r7, pc}

080088b2 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80088b2:	b580      	push	{r7, lr}
 80088b4:	b084      	sub	sp, #16
 80088b6:	af00      	add	r7, sp, #0
 80088b8:	6078      	str	r0, [r7, #4]
 80088ba:	460b      	mov	r3, r1
 80088bc:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 80088be:	2300      	movs	r3, #0
 80088c0:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 80088c2:	2181      	movs	r1, #129	@ 0x81
 80088c4:	6878      	ldr	r0, [r7, #4]
 80088c6:	f001 fe34 	bl	800a532 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	2200      	movs	r2, #0
 80088ce:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 80088d0:	2101      	movs	r1, #1
 80088d2:	6878      	ldr	r0, [r7, #4]
 80088d4:	f001 fe2d 	bl	800a532 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	2200      	movs	r2, #0
 80088dc:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 80088e0:	2182      	movs	r1, #130	@ 0x82
 80088e2:	6878      	ldr	r0, [r7, #4]
 80088e4:	f001 fe25 	bl	800a532 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	2200      	movs	r2, #0
 80088ec:	641a      	str	r2, [r3, #64]	@ 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80088f4:	2b00      	cmp	r3, #0
 80088f6:	d00e      	beq.n	8008916 <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 80088f8:	687b      	ldr	r3, [r7, #4]
 80088fa:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80088fe:	685b      	ldr	r3, [r3, #4]
 8008900:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008908:	4618      	mov	r0, r3
 800890a:	f001 ff1f 	bl	800a74c <USBD_static_free>
    pdev->pClassData = NULL;
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	2200      	movs	r2, #0
 8008912:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  }

  return ret;
 8008916:	7bfb      	ldrb	r3, [r7, #15]
}
 8008918:	4618      	mov	r0, r3
 800891a:	3710      	adds	r7, #16
 800891c:	46bd      	mov	sp, r7
 800891e:	bd80      	pop	{r7, pc}

08008920 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8008920:	b580      	push	{r7, lr}
 8008922:	b086      	sub	sp, #24
 8008924:	af00      	add	r7, sp, #0
 8008926:	6078      	str	r0, [r7, #4]
 8008928:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008930:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 8008932:	2300      	movs	r3, #0
 8008934:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 8008936:	2300      	movs	r3, #0
 8008938:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 800893a:	2300      	movs	r3, #0
 800893c:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800893e:	683b      	ldr	r3, [r7, #0]
 8008940:	781b      	ldrb	r3, [r3, #0]
 8008942:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008946:	2b00      	cmp	r3, #0
 8008948:	d039      	beq.n	80089be <USBD_CDC_Setup+0x9e>
 800894a:	2b20      	cmp	r3, #32
 800894c:	d17f      	bne.n	8008a4e <USBD_CDC_Setup+0x12e>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 800894e:	683b      	ldr	r3, [r7, #0]
 8008950:	88db      	ldrh	r3, [r3, #6]
 8008952:	2b00      	cmp	r3, #0
 8008954:	d029      	beq.n	80089aa <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 8008956:	683b      	ldr	r3, [r7, #0]
 8008958:	781b      	ldrb	r3, [r3, #0]
 800895a:	b25b      	sxtb	r3, r3
 800895c:	2b00      	cmp	r3, #0
 800895e:	da11      	bge.n	8008984 <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008966:	689b      	ldr	r3, [r3, #8]
 8008968:	683a      	ldr	r2, [r7, #0]
 800896a:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 800896c:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800896e:	683a      	ldr	r2, [r7, #0]
 8008970:	88d2      	ldrh	r2, [r2, #6]
 8008972:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8008974:	6939      	ldr	r1, [r7, #16]
 8008976:	683b      	ldr	r3, [r7, #0]
 8008978:	88db      	ldrh	r3, [r3, #6]
 800897a:	461a      	mov	r2, r3
 800897c:	6878      	ldr	r0, [r7, #4]
 800897e:	f001 fa05 	bl	8009d8c <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 8008982:	e06b      	b.n	8008a5c <USBD_CDC_Setup+0x13c>
          hcdc->CmdOpCode = req->bRequest;
 8008984:	683b      	ldr	r3, [r7, #0]
 8008986:	785a      	ldrb	r2, [r3, #1]
 8008988:	693b      	ldr	r3, [r7, #16]
 800898a:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800898e:	683b      	ldr	r3, [r7, #0]
 8008990:	88db      	ldrh	r3, [r3, #6]
 8008992:	b2da      	uxtb	r2, r3
 8008994:	693b      	ldr	r3, [r7, #16]
 8008996:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800899a:	6939      	ldr	r1, [r7, #16]
 800899c:	683b      	ldr	r3, [r7, #0]
 800899e:	88db      	ldrh	r3, [r3, #6]
 80089a0:	461a      	mov	r2, r3
 80089a2:	6878      	ldr	r0, [r7, #4]
 80089a4:	f001 fa20 	bl	8009de8 <USBD_CtlPrepareRx>
      break;
 80089a8:	e058      	b.n	8008a5c <USBD_CDC_Setup+0x13c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 80089b0:	689b      	ldr	r3, [r3, #8]
 80089b2:	683a      	ldr	r2, [r7, #0]
 80089b4:	7850      	ldrb	r0, [r2, #1]
 80089b6:	2200      	movs	r2, #0
 80089b8:	6839      	ldr	r1, [r7, #0]
 80089ba:	4798      	blx	r3
      break;
 80089bc:	e04e      	b.n	8008a5c <USBD_CDC_Setup+0x13c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80089be:	683b      	ldr	r3, [r7, #0]
 80089c0:	785b      	ldrb	r3, [r3, #1]
 80089c2:	2b0b      	cmp	r3, #11
 80089c4:	d02e      	beq.n	8008a24 <USBD_CDC_Setup+0x104>
 80089c6:	2b0b      	cmp	r3, #11
 80089c8:	dc38      	bgt.n	8008a3c <USBD_CDC_Setup+0x11c>
 80089ca:	2b00      	cmp	r3, #0
 80089cc:	d002      	beq.n	80089d4 <USBD_CDC_Setup+0xb4>
 80089ce:	2b0a      	cmp	r3, #10
 80089d0:	d014      	beq.n	80089fc <USBD_CDC_Setup+0xdc>
 80089d2:	e033      	b.n	8008a3c <USBD_CDC_Setup+0x11c>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80089da:	2b03      	cmp	r3, #3
 80089dc:	d107      	bne.n	80089ee <USBD_CDC_Setup+0xce>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 80089de:	f107 030c 	add.w	r3, r7, #12
 80089e2:	2202      	movs	r2, #2
 80089e4:	4619      	mov	r1, r3
 80089e6:	6878      	ldr	r0, [r7, #4]
 80089e8:	f001 f9d0 	bl	8009d8c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80089ec:	e02e      	b.n	8008a4c <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 80089ee:	6839      	ldr	r1, [r7, #0]
 80089f0:	6878      	ldr	r0, [r7, #4]
 80089f2:	f001 f961 	bl	8009cb8 <USBD_CtlError>
            ret = USBD_FAIL;
 80089f6:	2302      	movs	r3, #2
 80089f8:	75fb      	strb	r3, [r7, #23]
          break;
 80089fa:	e027      	b.n	8008a4c <USBD_CDC_Setup+0x12c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008a02:	2b03      	cmp	r3, #3
 8008a04:	d107      	bne.n	8008a16 <USBD_CDC_Setup+0xf6>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 8008a06:	f107 030f 	add.w	r3, r7, #15
 8008a0a:	2201      	movs	r2, #1
 8008a0c:	4619      	mov	r1, r3
 8008a0e:	6878      	ldr	r0, [r7, #4]
 8008a10:	f001 f9bc 	bl	8009d8c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008a14:	e01a      	b.n	8008a4c <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8008a16:	6839      	ldr	r1, [r7, #0]
 8008a18:	6878      	ldr	r0, [r7, #4]
 8008a1a:	f001 f94d 	bl	8009cb8 <USBD_CtlError>
            ret = USBD_FAIL;
 8008a1e:	2302      	movs	r3, #2
 8008a20:	75fb      	strb	r3, [r7, #23]
          break;
 8008a22:	e013      	b.n	8008a4c <USBD_CDC_Setup+0x12c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008a2a:	2b03      	cmp	r3, #3
 8008a2c:	d00d      	beq.n	8008a4a <USBD_CDC_Setup+0x12a>
          {
            USBD_CtlError(pdev, req);
 8008a2e:	6839      	ldr	r1, [r7, #0]
 8008a30:	6878      	ldr	r0, [r7, #4]
 8008a32:	f001 f941 	bl	8009cb8 <USBD_CtlError>
            ret = USBD_FAIL;
 8008a36:	2302      	movs	r3, #2
 8008a38:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8008a3a:	e006      	b.n	8008a4a <USBD_CDC_Setup+0x12a>

        default:
          USBD_CtlError(pdev, req);
 8008a3c:	6839      	ldr	r1, [r7, #0]
 8008a3e:	6878      	ldr	r0, [r7, #4]
 8008a40:	f001 f93a 	bl	8009cb8 <USBD_CtlError>
          ret = USBD_FAIL;
 8008a44:	2302      	movs	r3, #2
 8008a46:	75fb      	strb	r3, [r7, #23]
          break;
 8008a48:	e000      	b.n	8008a4c <USBD_CDC_Setup+0x12c>
          break;
 8008a4a:	bf00      	nop
      }
      break;
 8008a4c:	e006      	b.n	8008a5c <USBD_CDC_Setup+0x13c>

    default:
      USBD_CtlError(pdev, req);
 8008a4e:	6839      	ldr	r1, [r7, #0]
 8008a50:	6878      	ldr	r0, [r7, #4]
 8008a52:	f001 f931 	bl	8009cb8 <USBD_CtlError>
      ret = USBD_FAIL;
 8008a56:	2302      	movs	r3, #2
 8008a58:	75fb      	strb	r3, [r7, #23]
      break;
 8008a5a:	bf00      	nop
  }

  return ret;
 8008a5c:	7dfb      	ldrb	r3, [r7, #23]
}
 8008a5e:	4618      	mov	r0, r3
 8008a60:	3718      	adds	r7, #24
 8008a62:	46bd      	mov	sp, r7
 8008a64:	bd80      	pop	{r7, pc}

08008a66 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008a66:	b580      	push	{r7, lr}
 8008a68:	b084      	sub	sp, #16
 8008a6a:	af00      	add	r7, sp, #0
 8008a6c:	6078      	str	r0, [r7, #4]
 8008a6e:	460b      	mov	r3, r1
 8008a70:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008a78:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8008a80:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	d03a      	beq.n	8008b02 <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8008a8c:	78fa      	ldrb	r2, [r7, #3]
 8008a8e:	6879      	ldr	r1, [r7, #4]
 8008a90:	4613      	mov	r3, r2
 8008a92:	009b      	lsls	r3, r3, #2
 8008a94:	4413      	add	r3, r2
 8008a96:	009b      	lsls	r3, r3, #2
 8008a98:	440b      	add	r3, r1
 8008a9a:	331c      	adds	r3, #28
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	2b00      	cmp	r3, #0
 8008aa0:	d029      	beq.n	8008af6 <USBD_CDC_DataIn+0x90>
 8008aa2:	78fa      	ldrb	r2, [r7, #3]
 8008aa4:	6879      	ldr	r1, [r7, #4]
 8008aa6:	4613      	mov	r3, r2
 8008aa8:	009b      	lsls	r3, r3, #2
 8008aaa:	4413      	add	r3, r2
 8008aac:	009b      	lsls	r3, r3, #2
 8008aae:	440b      	add	r3, r1
 8008ab0:	331c      	adds	r3, #28
 8008ab2:	681a      	ldr	r2, [r3, #0]
 8008ab4:	78f9      	ldrb	r1, [r7, #3]
 8008ab6:	68b8      	ldr	r0, [r7, #8]
 8008ab8:	460b      	mov	r3, r1
 8008aba:	009b      	lsls	r3, r3, #2
 8008abc:	440b      	add	r3, r1
 8008abe:	00db      	lsls	r3, r3, #3
 8008ac0:	4403      	add	r3, r0
 8008ac2:	3320      	adds	r3, #32
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	fbb2 f1f3 	udiv	r1, r2, r3
 8008aca:	fb01 f303 	mul.w	r3, r1, r3
 8008ace:	1ad3      	subs	r3, r2, r3
 8008ad0:	2b00      	cmp	r3, #0
 8008ad2:	d110      	bne.n	8008af6 <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 8008ad4:	78fa      	ldrb	r2, [r7, #3]
 8008ad6:	6879      	ldr	r1, [r7, #4]
 8008ad8:	4613      	mov	r3, r2
 8008ada:	009b      	lsls	r3, r3, #2
 8008adc:	4413      	add	r3, r2
 8008ade:	009b      	lsls	r3, r3, #2
 8008ae0:	440b      	add	r3, r1
 8008ae2:	331c      	adds	r3, #28
 8008ae4:	2200      	movs	r2, #0
 8008ae6:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8008ae8:	78f9      	ldrb	r1, [r7, #3]
 8008aea:	2300      	movs	r3, #0
 8008aec:	2200      	movs	r2, #0
 8008aee:	6878      	ldr	r0, [r7, #4]
 8008af0:	f001 fdc6 	bl	800a680 <USBD_LL_Transmit>
 8008af4:	e003      	b.n	8008afe <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 8008af6:	68fb      	ldr	r3, [r7, #12]
 8008af8:	2200      	movs	r2, #0
 8008afa:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }
    return USBD_OK;
 8008afe:	2300      	movs	r3, #0
 8008b00:	e000      	b.n	8008b04 <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 8008b02:	2302      	movs	r3, #2
  }
}
 8008b04:	4618      	mov	r0, r3
 8008b06:	3710      	adds	r7, #16
 8008b08:	46bd      	mov	sp, r7
 8008b0a:	bd80      	pop	{r7, pc}

08008b0c <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008b0c:	b580      	push	{r7, lr}
 8008b0e:	b084      	sub	sp, #16
 8008b10:	af00      	add	r7, sp, #0
 8008b12:	6078      	str	r0, [r7, #4]
 8008b14:	460b      	mov	r3, r1
 8008b16:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008b1e:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8008b20:	78fb      	ldrb	r3, [r7, #3]
 8008b22:	4619      	mov	r1, r3
 8008b24:	6878      	ldr	r0, [r7, #4]
 8008b26:	f001 fdf1 	bl	800a70c <USBD_LL_GetRxDataSize>
 8008b2a:	4602      	mov	r2, r0
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	d00d      	beq.n	8008b58 <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008b42:	68db      	ldr	r3, [r3, #12]
 8008b44:	68fa      	ldr	r2, [r7, #12]
 8008b46:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8008b4a:	68fa      	ldr	r2, [r7, #12]
 8008b4c:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8008b50:	4611      	mov	r1, r2
 8008b52:	4798      	blx	r3

    return USBD_OK;
 8008b54:	2300      	movs	r3, #0
 8008b56:	e000      	b.n	8008b5a <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 8008b58:	2302      	movs	r3, #2
  }
}
 8008b5a:	4618      	mov	r0, r3
 8008b5c:	3710      	adds	r7, #16
 8008b5e:	46bd      	mov	sp, r7
 8008b60:	bd80      	pop	{r7, pc}

08008b62 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8008b62:	b580      	push	{r7, lr}
 8008b64:	b084      	sub	sp, #16
 8008b66:	af00      	add	r7, sp, #0
 8008b68:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008b70:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008b78:	2b00      	cmp	r3, #0
 8008b7a:	d014      	beq.n	8008ba6 <USBD_CDC_EP0_RxReady+0x44>
 8008b7c:	68fb      	ldr	r3, [r7, #12]
 8008b7e:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8008b82:	2bff      	cmp	r3, #255	@ 0xff
 8008b84:	d00f      	beq.n	8008ba6 <USBD_CDC_EP0_RxReady+0x44>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008b8c:	689b      	ldr	r3, [r3, #8]
 8008b8e:	68fa      	ldr	r2, [r7, #12]
 8008b90:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 8008b94:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8008b96:	68fa      	ldr	r2, [r7, #12]
 8008b98:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8008b9c:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8008b9e:	68fb      	ldr	r3, [r7, #12]
 8008ba0:	22ff      	movs	r2, #255	@ 0xff
 8008ba2:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200

  }
  return USBD_OK;
 8008ba6:	2300      	movs	r3, #0
}
 8008ba8:	4618      	mov	r0, r3
 8008baa:	3710      	adds	r7, #16
 8008bac:	46bd      	mov	sp, r7
 8008bae:	bd80      	pop	{r7, pc}

08008bb0 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8008bb0:	b480      	push	{r7}
 8008bb2:	b083      	sub	sp, #12
 8008bb4:	af00      	add	r7, sp, #0
 8008bb6:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	2243      	movs	r2, #67	@ 0x43
 8008bbc:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 8008bbe:	4b03      	ldr	r3, [pc, #12]	@ (8008bcc <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8008bc0:	4618      	mov	r0, r3
 8008bc2:	370c      	adds	r7, #12
 8008bc4:	46bd      	mov	sp, r7
 8008bc6:	bc80      	pop	{r7}
 8008bc8:	4770      	bx	lr
 8008bca:	bf00      	nop
 8008bcc:	20000108 	.word	0x20000108

08008bd0 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8008bd0:	b480      	push	{r7}
 8008bd2:	b083      	sub	sp, #12
 8008bd4:	af00      	add	r7, sp, #0
 8008bd6:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	2243      	movs	r2, #67	@ 0x43
 8008bdc:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 8008bde:	4b03      	ldr	r3, [pc, #12]	@ (8008bec <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8008be0:	4618      	mov	r0, r3
 8008be2:	370c      	adds	r7, #12
 8008be4:	46bd      	mov	sp, r7
 8008be6:	bc80      	pop	{r7}
 8008be8:	4770      	bx	lr
 8008bea:	bf00      	nop
 8008bec:	200000c4 	.word	0x200000c4

08008bf0 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8008bf0:	b480      	push	{r7}
 8008bf2:	b083      	sub	sp, #12
 8008bf4:	af00      	add	r7, sp, #0
 8008bf6:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	2243      	movs	r2, #67	@ 0x43
 8008bfc:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 8008bfe:	4b03      	ldr	r3, [pc, #12]	@ (8008c0c <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8008c00:	4618      	mov	r0, r3
 8008c02:	370c      	adds	r7, #12
 8008c04:	46bd      	mov	sp, r7
 8008c06:	bc80      	pop	{r7}
 8008c08:	4770      	bx	lr
 8008c0a:	bf00      	nop
 8008c0c:	2000014c 	.word	0x2000014c

08008c10 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8008c10:	b480      	push	{r7}
 8008c12:	b083      	sub	sp, #12
 8008c14:	af00      	add	r7, sp, #0
 8008c16:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	220a      	movs	r2, #10
 8008c1c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 8008c1e:	4b03      	ldr	r3, [pc, #12]	@ (8008c2c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8008c20:	4618      	mov	r0, r3
 8008c22:	370c      	adds	r7, #12
 8008c24:	46bd      	mov	sp, r7
 8008c26:	bc80      	pop	{r7}
 8008c28:	4770      	bx	lr
 8008c2a:	bf00      	nop
 8008c2c:	20000080 	.word	0x20000080

08008c30 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 8008c30:	b480      	push	{r7}
 8008c32:	b085      	sub	sp, #20
 8008c34:	af00      	add	r7, sp, #0
 8008c36:	6078      	str	r0, [r7, #4]
 8008c38:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 8008c3a:	2302      	movs	r3, #2
 8008c3c:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 8008c3e:	683b      	ldr	r3, [r7, #0]
 8008c40:	2b00      	cmp	r3, #0
 8008c42:	d005      	beq.n	8008c50 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	683a      	ldr	r2, [r7, #0]
 8008c48:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    ret = USBD_OK;
 8008c4c:	2300      	movs	r3, #0
 8008c4e:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8008c50:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c52:	4618      	mov	r0, r3
 8008c54:	3714      	adds	r7, #20
 8008c56:	46bd      	mov	sp, r7
 8008c58:	bc80      	pop	{r7}
 8008c5a:	4770      	bx	lr

08008c5c <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 8008c5c:	b480      	push	{r7}
 8008c5e:	b087      	sub	sp, #28
 8008c60:	af00      	add	r7, sp, #0
 8008c62:	60f8      	str	r0, [r7, #12]
 8008c64:	60b9      	str	r1, [r7, #8]
 8008c66:	4613      	mov	r3, r2
 8008c68:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008c6a:	68fb      	ldr	r3, [r7, #12]
 8008c6c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008c70:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 8008c72:	697b      	ldr	r3, [r7, #20]
 8008c74:	68ba      	ldr	r2, [r7, #8]
 8008c76:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8008c7a:	88fa      	ldrh	r2, [r7, #6]
 8008c7c:	697b      	ldr	r3, [r7, #20]
 8008c7e:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return USBD_OK;
 8008c82:	2300      	movs	r3, #0
}
 8008c84:	4618      	mov	r0, r3
 8008c86:	371c      	adds	r7, #28
 8008c88:	46bd      	mov	sp, r7
 8008c8a:	bc80      	pop	{r7}
 8008c8c:	4770      	bx	lr

08008c8e <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 8008c8e:	b480      	push	{r7}
 8008c90:	b085      	sub	sp, #20
 8008c92:	af00      	add	r7, sp, #0
 8008c94:	6078      	str	r0, [r7, #4]
 8008c96:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008c9e:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 8008ca0:	68fb      	ldr	r3, [r7, #12]
 8008ca2:	683a      	ldr	r2, [r7, #0]
 8008ca4:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return USBD_OK;
 8008ca8:	2300      	movs	r3, #0
}
 8008caa:	4618      	mov	r0, r3
 8008cac:	3714      	adds	r7, #20
 8008cae:	46bd      	mov	sp, r7
 8008cb0:	bc80      	pop	{r7}
 8008cb2:	4770      	bx	lr

08008cb4 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8008cb4:	b580      	push	{r7, lr}
 8008cb6:	b084      	sub	sp, #16
 8008cb8:	af00      	add	r7, sp, #0
 8008cba:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008cc2:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008cca:	2b00      	cmp	r3, #0
 8008ccc:	d01c      	beq.n	8008d08 <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 8008cce:	68fb      	ldr	r3, [r7, #12]
 8008cd0:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8008cd4:	2b00      	cmp	r3, #0
 8008cd6:	d115      	bne.n	8008d04 <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 8008cd8:	68fb      	ldr	r3, [r7, #12]
 8008cda:	2201      	movs	r2, #1
 8008cdc:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8008ce0:	68fb      	ldr	r3, [r7, #12]
 8008ce2:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8008cea:	68fb      	ldr	r3, [r7, #12]
 8008cec:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
                       (uint16_t)hcdc->TxLength);
 8008cf0:	68fb      	ldr	r3, [r7, #12]
 8008cf2:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8008cf6:	b29b      	uxth	r3, r3
 8008cf8:	2181      	movs	r1, #129	@ 0x81
 8008cfa:	6878      	ldr	r0, [r7, #4]
 8008cfc:	f001 fcc0 	bl	800a680 <USBD_LL_Transmit>

      return USBD_OK;
 8008d00:	2300      	movs	r3, #0
 8008d02:	e002      	b.n	8008d0a <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 8008d04:	2301      	movs	r3, #1
 8008d06:	e000      	b.n	8008d0a <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 8008d08:	2302      	movs	r3, #2
  }
}
 8008d0a:	4618      	mov	r0, r3
 8008d0c:	3710      	adds	r7, #16
 8008d0e:	46bd      	mov	sp, r7
 8008d10:	bd80      	pop	{r7, pc}

08008d12 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8008d12:	b580      	push	{r7, lr}
 8008d14:	b084      	sub	sp, #16
 8008d16:	af00      	add	r7, sp, #0
 8008d18:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008d20:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008d28:	2b00      	cmp	r3, #0
 8008d2a:	d017      	beq.n	8008d5c <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	7c1b      	ldrb	r3, [r3, #16]
 8008d30:	2b00      	cmp	r3, #0
 8008d32:	d109      	bne.n	8008d48 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8008d34:	68fb      	ldr	r3, [r7, #12]
 8008d36:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008d3a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008d3e:	2101      	movs	r1, #1
 8008d40:	6878      	ldr	r0, [r7, #4]
 8008d42:	f001 fcc0 	bl	800a6c6 <USBD_LL_PrepareReceive>
 8008d46:	e007      	b.n	8008d58 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8008d48:	68fb      	ldr	r3, [r7, #12]
 8008d4a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008d4e:	2340      	movs	r3, #64	@ 0x40
 8008d50:	2101      	movs	r1, #1
 8008d52:	6878      	ldr	r0, [r7, #4]
 8008d54:	f001 fcb7 	bl	800a6c6 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 8008d58:	2300      	movs	r3, #0
 8008d5a:	e000      	b.n	8008d5e <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 8008d5c:	2302      	movs	r3, #2
  }
}
 8008d5e:	4618      	mov	r0, r3
 8008d60:	3710      	adds	r7, #16
 8008d62:	46bd      	mov	sp, r7
 8008d64:	bd80      	pop	{r7, pc}

08008d66 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8008d66:	b580      	push	{r7, lr}
 8008d68:	b084      	sub	sp, #16
 8008d6a:	af00      	add	r7, sp, #0
 8008d6c:	60f8      	str	r0, [r7, #12]
 8008d6e:	60b9      	str	r1, [r7, #8]
 8008d70:	4613      	mov	r3, r2
 8008d72:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	2b00      	cmp	r3, #0
 8008d78:	d101      	bne.n	8008d7e <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8008d7a:	2302      	movs	r3, #2
 8008d7c:	e01a      	b.n	8008db4 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 8008d7e:	68fb      	ldr	r3, [r7, #12]
 8008d80:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008d84:	2b00      	cmp	r3, #0
 8008d86:	d003      	beq.n	8008d90 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 8008d88:	68fb      	ldr	r3, [r7, #12]
 8008d8a:	2200      	movs	r2, #0
 8008d8c:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8008d90:	68bb      	ldr	r3, [r7, #8]
 8008d92:	2b00      	cmp	r3, #0
 8008d94:	d003      	beq.n	8008d9e <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 8008d96:	68fb      	ldr	r3, [r7, #12]
 8008d98:	68ba      	ldr	r2, [r7, #8]
 8008d9a:	f8c3 22b0 	str.w	r2, [r3, #688]	@ 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008d9e:	68fb      	ldr	r3, [r7, #12]
 8008da0:	2201      	movs	r2, #1
 8008da2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8008da6:	68fb      	ldr	r3, [r7, #12]
 8008da8:	79fa      	ldrb	r2, [r7, #7]
 8008daa:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8008dac:	68f8      	ldr	r0, [r7, #12]
 8008dae:	f001 fb25 	bl	800a3fc <USBD_LL_Init>

  return USBD_OK;
 8008db2:	2300      	movs	r3, #0
}
 8008db4:	4618      	mov	r0, r3
 8008db6:	3710      	adds	r7, #16
 8008db8:	46bd      	mov	sp, r7
 8008dba:	bd80      	pop	{r7, pc}

08008dbc <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8008dbc:	b480      	push	{r7}
 8008dbe:	b085      	sub	sp, #20
 8008dc0:	af00      	add	r7, sp, #0
 8008dc2:	6078      	str	r0, [r7, #4]
 8008dc4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 8008dc6:	2300      	movs	r3, #0
 8008dc8:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 8008dca:	683b      	ldr	r3, [r7, #0]
 8008dcc:	2b00      	cmp	r3, #0
 8008dce:	d006      	beq.n	8008dde <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	683a      	ldr	r2, [r7, #0]
 8008dd4:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
    status = USBD_OK;
 8008dd8:	2300      	movs	r3, #0
 8008dda:	73fb      	strb	r3, [r7, #15]
 8008ddc:	e001      	b.n	8008de2 <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 8008dde:	2302      	movs	r3, #2
 8008de0:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8008de2:	7bfb      	ldrb	r3, [r7, #15]
}
 8008de4:	4618      	mov	r0, r3
 8008de6:	3714      	adds	r7, #20
 8008de8:	46bd      	mov	sp, r7
 8008dea:	bc80      	pop	{r7}
 8008dec:	4770      	bx	lr

08008dee <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 8008dee:	b580      	push	{r7, lr}
 8008df0:	b082      	sub	sp, #8
 8008df2:	af00      	add	r7, sp, #0
 8008df4:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 8008df6:	6878      	ldr	r0, [r7, #4]
 8008df8:	f001 fb5a 	bl	800a4b0 <USBD_LL_Start>

  return USBD_OK;
 8008dfc:	2300      	movs	r3, #0
}
 8008dfe:	4618      	mov	r0, r3
 8008e00:	3708      	adds	r7, #8
 8008e02:	46bd      	mov	sp, r7
 8008e04:	bd80      	pop	{r7, pc}

08008e06 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 8008e06:	b480      	push	{r7}
 8008e08:	b083      	sub	sp, #12
 8008e0a:	af00      	add	r7, sp, #0
 8008e0c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008e0e:	2300      	movs	r3, #0
}
 8008e10:	4618      	mov	r0, r3
 8008e12:	370c      	adds	r7, #12
 8008e14:	46bd      	mov	sp, r7
 8008e16:	bc80      	pop	{r7}
 8008e18:	4770      	bx	lr

08008e1a <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8008e1a:	b580      	push	{r7, lr}
 8008e1c:	b084      	sub	sp, #16
 8008e1e:	af00      	add	r7, sp, #0
 8008e20:	6078      	str	r0, [r7, #4]
 8008e22:	460b      	mov	r3, r1
 8008e24:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8008e26:	2302      	movs	r3, #2
 8008e28:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008e30:	2b00      	cmp	r3, #0
 8008e32:	d00c      	beq.n	8008e4e <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	78fa      	ldrb	r2, [r7, #3]
 8008e3e:	4611      	mov	r1, r2
 8008e40:	6878      	ldr	r0, [r7, #4]
 8008e42:	4798      	blx	r3
 8008e44:	4603      	mov	r3, r0
 8008e46:	2b00      	cmp	r3, #0
 8008e48:	d101      	bne.n	8008e4e <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 8008e4a:	2300      	movs	r3, #0
 8008e4c:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 8008e4e:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e50:	4618      	mov	r0, r3
 8008e52:	3710      	adds	r7, #16
 8008e54:	46bd      	mov	sp, r7
 8008e56:	bd80      	pop	{r7, pc}

08008e58 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8008e58:	b580      	push	{r7, lr}
 8008e5a:	b082      	sub	sp, #8
 8008e5c:	af00      	add	r7, sp, #0
 8008e5e:	6078      	str	r0, [r7, #4]
 8008e60:	460b      	mov	r3, r1
 8008e62:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 8008e64:	687b      	ldr	r3, [r7, #4]
 8008e66:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008e6a:	685b      	ldr	r3, [r3, #4]
 8008e6c:	78fa      	ldrb	r2, [r7, #3]
 8008e6e:	4611      	mov	r1, r2
 8008e70:	6878      	ldr	r0, [r7, #4]
 8008e72:	4798      	blx	r3

  return USBD_OK;
 8008e74:	2300      	movs	r3, #0
}
 8008e76:	4618      	mov	r0, r3
 8008e78:	3708      	adds	r7, #8
 8008e7a:	46bd      	mov	sp, r7
 8008e7c:	bd80      	pop	{r7, pc}

08008e7e <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8008e7e:	b580      	push	{r7, lr}
 8008e80:	b082      	sub	sp, #8
 8008e82:	af00      	add	r7, sp, #0
 8008e84:	6078      	str	r0, [r7, #4]
 8008e86:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8008e8e:	6839      	ldr	r1, [r7, #0]
 8008e90:	4618      	mov	r0, r3
 8008e92:	f000 fed8 	bl	8009c46 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	2201      	movs	r2, #1
 8008e9a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8008ea4:	461a      	mov	r2, r3
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 8008eb2:	f003 031f 	and.w	r3, r3, #31
 8008eb6:	2b02      	cmp	r3, #2
 8008eb8:	d016      	beq.n	8008ee8 <USBD_LL_SetupStage+0x6a>
 8008eba:	2b02      	cmp	r3, #2
 8008ebc:	d81c      	bhi.n	8008ef8 <USBD_LL_SetupStage+0x7a>
 8008ebe:	2b00      	cmp	r3, #0
 8008ec0:	d002      	beq.n	8008ec8 <USBD_LL_SetupStage+0x4a>
 8008ec2:	2b01      	cmp	r3, #1
 8008ec4:	d008      	beq.n	8008ed8 <USBD_LL_SetupStage+0x5a>
 8008ec6:	e017      	b.n	8008ef8 <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8008ece:	4619      	mov	r1, r3
 8008ed0:	6878      	ldr	r0, [r7, #4]
 8008ed2:	f000 f9cb 	bl	800926c <USBD_StdDevReq>
      break;
 8008ed6:	e01a      	b.n	8008f0e <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8008ede:	4619      	mov	r1, r3
 8008ee0:	6878      	ldr	r0, [r7, #4]
 8008ee2:	f000 fa2d 	bl	8009340 <USBD_StdItfReq>
      break;
 8008ee6:	e012      	b.n	8008f0e <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8008eee:	4619      	mov	r1, r3
 8008ef0:	6878      	ldr	r0, [r7, #4]
 8008ef2:	f000 fa6d 	bl	80093d0 <USBD_StdEPReq>
      break;
 8008ef6:	e00a      	b.n	8008f0e <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 8008efe:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8008f02:	b2db      	uxtb	r3, r3
 8008f04:	4619      	mov	r1, r3
 8008f06:	6878      	ldr	r0, [r7, #4]
 8008f08:	f001 fb32 	bl	800a570 <USBD_LL_StallEP>
      break;
 8008f0c:	bf00      	nop
  }

  return USBD_OK;
 8008f0e:	2300      	movs	r3, #0
}
 8008f10:	4618      	mov	r0, r3
 8008f12:	3708      	adds	r7, #8
 8008f14:	46bd      	mov	sp, r7
 8008f16:	bd80      	pop	{r7, pc}

08008f18 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8008f18:	b580      	push	{r7, lr}
 8008f1a:	b086      	sub	sp, #24
 8008f1c:	af00      	add	r7, sp, #0
 8008f1e:	60f8      	str	r0, [r7, #12]
 8008f20:	460b      	mov	r3, r1
 8008f22:	607a      	str	r2, [r7, #4]
 8008f24:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8008f26:	7afb      	ldrb	r3, [r7, #11]
 8008f28:	2b00      	cmp	r3, #0
 8008f2a:	d14b      	bne.n	8008fc4 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 8008f2c:	68fb      	ldr	r3, [r7, #12]
 8008f2e:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8008f32:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8008f34:	68fb      	ldr	r3, [r7, #12]
 8008f36:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008f3a:	2b03      	cmp	r3, #3
 8008f3c:	d134      	bne.n	8008fa8 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 8008f3e:	697b      	ldr	r3, [r7, #20]
 8008f40:	68da      	ldr	r2, [r3, #12]
 8008f42:	697b      	ldr	r3, [r7, #20]
 8008f44:	691b      	ldr	r3, [r3, #16]
 8008f46:	429a      	cmp	r2, r3
 8008f48:	d919      	bls.n	8008f7e <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 8008f4a:	697b      	ldr	r3, [r7, #20]
 8008f4c:	68da      	ldr	r2, [r3, #12]
 8008f4e:	697b      	ldr	r3, [r7, #20]
 8008f50:	691b      	ldr	r3, [r3, #16]
 8008f52:	1ad2      	subs	r2, r2, r3
 8008f54:	697b      	ldr	r3, [r7, #20]
 8008f56:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8008f58:	697b      	ldr	r3, [r7, #20]
 8008f5a:	68da      	ldr	r2, [r3, #12]
 8008f5c:	697b      	ldr	r3, [r7, #20]
 8008f5e:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8008f60:	429a      	cmp	r2, r3
 8008f62:	d203      	bcs.n	8008f6c <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8008f64:	697b      	ldr	r3, [r7, #20]
 8008f66:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 8008f68:	b29b      	uxth	r3, r3
 8008f6a:	e002      	b.n	8008f72 <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8008f6c:	697b      	ldr	r3, [r7, #20]
 8008f6e:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8008f70:	b29b      	uxth	r3, r3
 8008f72:	461a      	mov	r2, r3
 8008f74:	6879      	ldr	r1, [r7, #4]
 8008f76:	68f8      	ldr	r0, [r7, #12]
 8008f78:	f000 ff54 	bl	8009e24 <USBD_CtlContinueRx>
 8008f7c:	e038      	b.n	8008ff0 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8008f7e:	68fb      	ldr	r3, [r7, #12]
 8008f80:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008f84:	691b      	ldr	r3, [r3, #16]
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	d00a      	beq.n	8008fa0 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8008f90:	2b03      	cmp	r3, #3
 8008f92:	d105      	bne.n	8008fa0 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 8008f94:	68fb      	ldr	r3, [r7, #12]
 8008f96:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008f9a:	691b      	ldr	r3, [r3, #16]
 8008f9c:	68f8      	ldr	r0, [r7, #12]
 8008f9e:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8008fa0:	68f8      	ldr	r0, [r7, #12]
 8008fa2:	f000 ff51 	bl	8009e48 <USBD_CtlSendStatus>
 8008fa6:	e023      	b.n	8008ff0 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 8008fa8:	68fb      	ldr	r3, [r7, #12]
 8008faa:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008fae:	2b05      	cmp	r3, #5
 8008fb0:	d11e      	bne.n	8008ff0 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 8008fb2:	68fb      	ldr	r3, [r7, #12]
 8008fb4:	2200      	movs	r2, #0
 8008fb6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
        USBD_LL_StallEP(pdev, 0U);
 8008fba:	2100      	movs	r1, #0
 8008fbc:	68f8      	ldr	r0, [r7, #12]
 8008fbe:	f001 fad7 	bl	800a570 <USBD_LL_StallEP>
 8008fc2:	e015      	b.n	8008ff0 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 8008fc4:	68fb      	ldr	r3, [r7, #12]
 8008fc6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008fca:	699b      	ldr	r3, [r3, #24]
 8008fcc:	2b00      	cmp	r3, #0
 8008fce:	d00d      	beq.n	8008fec <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8008fd0:	68fb      	ldr	r3, [r7, #12]
 8008fd2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 8008fd6:	2b03      	cmp	r3, #3
 8008fd8:	d108      	bne.n	8008fec <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 8008fda:	68fb      	ldr	r3, [r7, #12]
 8008fdc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008fe0:	699b      	ldr	r3, [r3, #24]
 8008fe2:	7afa      	ldrb	r2, [r7, #11]
 8008fe4:	4611      	mov	r1, r2
 8008fe6:	68f8      	ldr	r0, [r7, #12]
 8008fe8:	4798      	blx	r3
 8008fea:	e001      	b.n	8008ff0 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8008fec:	2302      	movs	r3, #2
 8008fee:	e000      	b.n	8008ff2 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 8008ff0:	2300      	movs	r3, #0
}
 8008ff2:	4618      	mov	r0, r3
 8008ff4:	3718      	adds	r7, #24
 8008ff6:	46bd      	mov	sp, r7
 8008ff8:	bd80      	pop	{r7, pc}

08008ffa <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8008ffa:	b580      	push	{r7, lr}
 8008ffc:	b086      	sub	sp, #24
 8008ffe:	af00      	add	r7, sp, #0
 8009000:	60f8      	str	r0, [r7, #12]
 8009002:	460b      	mov	r3, r1
 8009004:	607a      	str	r2, [r7, #4]
 8009006:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8009008:	7afb      	ldrb	r3, [r7, #11]
 800900a:	2b00      	cmp	r3, #0
 800900c:	d17f      	bne.n	800910e <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 800900e:	68fb      	ldr	r3, [r7, #12]
 8009010:	3314      	adds	r3, #20
 8009012:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8009014:	68fb      	ldr	r3, [r7, #12]
 8009016:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800901a:	2b02      	cmp	r3, #2
 800901c:	d15c      	bne.n	80090d8 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 800901e:	697b      	ldr	r3, [r7, #20]
 8009020:	68da      	ldr	r2, [r3, #12]
 8009022:	697b      	ldr	r3, [r7, #20]
 8009024:	691b      	ldr	r3, [r3, #16]
 8009026:	429a      	cmp	r2, r3
 8009028:	d915      	bls.n	8009056 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 800902a:	697b      	ldr	r3, [r7, #20]
 800902c:	68da      	ldr	r2, [r3, #12]
 800902e:	697b      	ldr	r3, [r7, #20]
 8009030:	691b      	ldr	r3, [r3, #16]
 8009032:	1ad2      	subs	r2, r2, r3
 8009034:	697b      	ldr	r3, [r7, #20]
 8009036:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 8009038:	697b      	ldr	r3, [r7, #20]
 800903a:	68db      	ldr	r3, [r3, #12]
 800903c:	b29b      	uxth	r3, r3
 800903e:	461a      	mov	r2, r3
 8009040:	6879      	ldr	r1, [r7, #4]
 8009042:	68f8      	ldr	r0, [r7, #12]
 8009044:	f000 febe 	bl	8009dc4 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009048:	2300      	movs	r3, #0
 800904a:	2200      	movs	r2, #0
 800904c:	2100      	movs	r1, #0
 800904e:	68f8      	ldr	r0, [r7, #12]
 8009050:	f001 fb39 	bl	800a6c6 <USBD_LL_PrepareReceive>
 8009054:	e04e      	b.n	80090f4 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8009056:	697b      	ldr	r3, [r7, #20]
 8009058:	689b      	ldr	r3, [r3, #8]
 800905a:	697a      	ldr	r2, [r7, #20]
 800905c:	6912      	ldr	r2, [r2, #16]
 800905e:	fbb3 f1f2 	udiv	r1, r3, r2
 8009062:	fb01 f202 	mul.w	r2, r1, r2
 8009066:	1a9b      	subs	r3, r3, r2
 8009068:	2b00      	cmp	r3, #0
 800906a:	d11c      	bne.n	80090a6 <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 800906c:	697b      	ldr	r3, [r7, #20]
 800906e:	689a      	ldr	r2, [r3, #8]
 8009070:	697b      	ldr	r3, [r7, #20]
 8009072:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8009074:	429a      	cmp	r2, r3
 8009076:	d316      	bcc.n	80090a6 <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 8009078:	697b      	ldr	r3, [r7, #20]
 800907a:	689a      	ldr	r2, [r3, #8]
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8009082:	429a      	cmp	r2, r3
 8009084:	d20f      	bcs.n	80090a6 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 8009086:	2200      	movs	r2, #0
 8009088:	2100      	movs	r1, #0
 800908a:	68f8      	ldr	r0, [r7, #12]
 800908c:	f000 fe9a 	bl	8009dc4 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	2200      	movs	r2, #0
 8009094:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009098:	2300      	movs	r3, #0
 800909a:	2200      	movs	r2, #0
 800909c:	2100      	movs	r1, #0
 800909e:	68f8      	ldr	r0, [r7, #12]
 80090a0:	f001 fb11 	bl	800a6c6 <USBD_LL_PrepareReceive>
 80090a4:	e026      	b.n	80090f4 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 80090a6:	68fb      	ldr	r3, [r7, #12]
 80090a8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80090ac:	68db      	ldr	r3, [r3, #12]
 80090ae:	2b00      	cmp	r3, #0
 80090b0:	d00a      	beq.n	80090c8 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 80090b2:	68fb      	ldr	r3, [r7, #12]
 80090b4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 80090b8:	2b03      	cmp	r3, #3
 80090ba:	d105      	bne.n	80090c8 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 80090bc:	68fb      	ldr	r3, [r7, #12]
 80090be:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80090c2:	68db      	ldr	r3, [r3, #12]
 80090c4:	68f8      	ldr	r0, [r7, #12]
 80090c6:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 80090c8:	2180      	movs	r1, #128	@ 0x80
 80090ca:	68f8      	ldr	r0, [r7, #12]
 80090cc:	f001 fa50 	bl	800a570 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 80090d0:	68f8      	ldr	r0, [r7, #12]
 80090d2:	f000 fecc 	bl	8009e6e <USBD_CtlReceiveStatus>
 80090d6:	e00d      	b.n	80090f4 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 80090d8:	68fb      	ldr	r3, [r7, #12]
 80090da:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80090de:	2b04      	cmp	r3, #4
 80090e0:	d004      	beq.n	80090ec <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 80090e2:	68fb      	ldr	r3, [r7, #12]
 80090e4:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 80090e8:	2b00      	cmp	r3, #0
 80090ea:	d103      	bne.n	80090f4 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 80090ec:	2180      	movs	r1, #128	@ 0x80
 80090ee:	68f8      	ldr	r0, [r7, #12]
 80090f0:	f001 fa3e 	bl	800a570 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 80090fa:	2b01      	cmp	r3, #1
 80090fc:	d11d      	bne.n	800913a <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 80090fe:	68f8      	ldr	r0, [r7, #12]
 8009100:	f7ff fe81 	bl	8008e06 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8009104:	68fb      	ldr	r3, [r7, #12]
 8009106:	2200      	movs	r2, #0
 8009108:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800910c:	e015      	b.n	800913a <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800910e:	68fb      	ldr	r3, [r7, #12]
 8009110:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009114:	695b      	ldr	r3, [r3, #20]
 8009116:	2b00      	cmp	r3, #0
 8009118:	d00d      	beq.n	8009136 <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800911a:	68fb      	ldr	r3, [r7, #12]
 800911c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 8009120:	2b03      	cmp	r3, #3
 8009122:	d108      	bne.n	8009136 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 8009124:	68fb      	ldr	r3, [r7, #12]
 8009126:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800912a:	695b      	ldr	r3, [r3, #20]
 800912c:	7afa      	ldrb	r2, [r7, #11]
 800912e:	4611      	mov	r1, r2
 8009130:	68f8      	ldr	r0, [r7, #12]
 8009132:	4798      	blx	r3
 8009134:	e001      	b.n	800913a <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8009136:	2302      	movs	r3, #2
 8009138:	e000      	b.n	800913c <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 800913a:	2300      	movs	r3, #0
}
 800913c:	4618      	mov	r0, r3
 800913e:	3718      	adds	r7, #24
 8009140:	46bd      	mov	sp, r7
 8009142:	bd80      	pop	{r7, pc}

08009144 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8009144:	b580      	push	{r7, lr}
 8009146:	b082      	sub	sp, #8
 8009148:	af00      	add	r7, sp, #0
 800914a:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800914c:	2340      	movs	r3, #64	@ 0x40
 800914e:	2200      	movs	r2, #0
 8009150:	2100      	movs	r1, #0
 8009152:	6878      	ldr	r0, [r7, #4]
 8009154:	f001 f9c7 	bl	800a4e6 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	2201      	movs	r2, #1
 800915c:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	2240      	movs	r2, #64	@ 0x40
 8009164:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009168:	2340      	movs	r3, #64	@ 0x40
 800916a:	2200      	movs	r2, #0
 800916c:	2180      	movs	r1, #128	@ 0x80
 800916e:	6878      	ldr	r0, [r7, #4]
 8009170:	f001 f9b9 	bl	800a4e6 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	2201      	movs	r2, #1
 8009178:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	2240      	movs	r2, #64	@ 0x40
 800917e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	2201      	movs	r2, #1
 8009184:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	2200      	movs	r2, #0
 800918c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	2200      	movs	r2, #0
 8009194:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	2200      	movs	r2, #0
 800919a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClassData)
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80091a4:	2b00      	cmp	r3, #0
 80091a6:	d009      	beq.n	80091bc <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80091ae:	685b      	ldr	r3, [r3, #4]
 80091b0:	687a      	ldr	r2, [r7, #4]
 80091b2:	6852      	ldr	r2, [r2, #4]
 80091b4:	b2d2      	uxtb	r2, r2
 80091b6:	4611      	mov	r1, r2
 80091b8:	6878      	ldr	r0, [r7, #4]
 80091ba:	4798      	blx	r3
  }

  return USBD_OK;
 80091bc:	2300      	movs	r3, #0
}
 80091be:	4618      	mov	r0, r3
 80091c0:	3708      	adds	r7, #8
 80091c2:	46bd      	mov	sp, r7
 80091c4:	bd80      	pop	{r7, pc}

080091c6 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80091c6:	b480      	push	{r7}
 80091c8:	b083      	sub	sp, #12
 80091ca:	af00      	add	r7, sp, #0
 80091cc:	6078      	str	r0, [r7, #4]
 80091ce:	460b      	mov	r3, r1
 80091d0:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	78fa      	ldrb	r2, [r7, #3]
 80091d6:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80091d8:	2300      	movs	r3, #0
}
 80091da:	4618      	mov	r0, r3
 80091dc:	370c      	adds	r7, #12
 80091de:	46bd      	mov	sp, r7
 80091e0:	bc80      	pop	{r7}
 80091e2:	4770      	bx	lr

080091e4 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 80091e4:	b480      	push	{r7}
 80091e6:	b083      	sub	sp, #12
 80091e8:	af00      	add	r7, sp, #0
 80091ea:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	f893 229c 	ldrb.w	r2, [r3, #668]	@ 0x29c
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	2204      	movs	r2, #4
 80091fc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8009200:	2300      	movs	r3, #0
}
 8009202:	4618      	mov	r0, r3
 8009204:	370c      	adds	r7, #12
 8009206:	46bd      	mov	sp, r7
 8009208:	bc80      	pop	{r7}
 800920a:	4770      	bx	lr

0800920c <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800920c:	b480      	push	{r7}
 800920e:	b083      	sub	sp, #12
 8009210:	af00      	add	r7, sp, #0
 8009212:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800921a:	2b04      	cmp	r3, #4
 800921c:	d105      	bne.n	800922a <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	f893 229d 	ldrb.w	r2, [r3, #669]	@ 0x29d
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800922a:	2300      	movs	r3, #0
}
 800922c:	4618      	mov	r0, r3
 800922e:	370c      	adds	r7, #12
 8009230:	46bd      	mov	sp, r7
 8009232:	bc80      	pop	{r7}
 8009234:	4770      	bx	lr

08009236 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8009236:	b580      	push	{r7, lr}
 8009238:	b082      	sub	sp, #8
 800923a:	af00      	add	r7, sp, #0
 800923c:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009244:	2b03      	cmp	r3, #3
 8009246:	d10b      	bne.n	8009260 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800924e:	69db      	ldr	r3, [r3, #28]
 8009250:	2b00      	cmp	r3, #0
 8009252:	d005      	beq.n	8009260 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800925a:	69db      	ldr	r3, [r3, #28]
 800925c:	6878      	ldr	r0, [r7, #4]
 800925e:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009260:	2300      	movs	r3, #0
}
 8009262:	4618      	mov	r0, r3
 8009264:	3708      	adds	r7, #8
 8009266:	46bd      	mov	sp, r7
 8009268:	bd80      	pop	{r7, pc}
	...

0800926c <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 800926c:	b580      	push	{r7, lr}
 800926e:	b084      	sub	sp, #16
 8009270:	af00      	add	r7, sp, #0
 8009272:	6078      	str	r0, [r7, #4]
 8009274:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009276:	2300      	movs	r3, #0
 8009278:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800927a:	683b      	ldr	r3, [r7, #0]
 800927c:	781b      	ldrb	r3, [r3, #0]
 800927e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009282:	2b40      	cmp	r3, #64	@ 0x40
 8009284:	d005      	beq.n	8009292 <USBD_StdDevReq+0x26>
 8009286:	2b40      	cmp	r3, #64	@ 0x40
 8009288:	d84f      	bhi.n	800932a <USBD_StdDevReq+0xbe>
 800928a:	2b00      	cmp	r3, #0
 800928c:	d009      	beq.n	80092a2 <USBD_StdDevReq+0x36>
 800928e:	2b20      	cmp	r3, #32
 8009290:	d14b      	bne.n	800932a <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009298:	689b      	ldr	r3, [r3, #8]
 800929a:	6839      	ldr	r1, [r7, #0]
 800929c:	6878      	ldr	r0, [r7, #4]
 800929e:	4798      	blx	r3
      break;
 80092a0:	e048      	b.n	8009334 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80092a2:	683b      	ldr	r3, [r7, #0]
 80092a4:	785b      	ldrb	r3, [r3, #1]
 80092a6:	2b09      	cmp	r3, #9
 80092a8:	d839      	bhi.n	800931e <USBD_StdDevReq+0xb2>
 80092aa:	a201      	add	r2, pc, #4	@ (adr r2, 80092b0 <USBD_StdDevReq+0x44>)
 80092ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80092b0:	08009301 	.word	0x08009301
 80092b4:	08009315 	.word	0x08009315
 80092b8:	0800931f 	.word	0x0800931f
 80092bc:	0800930b 	.word	0x0800930b
 80092c0:	0800931f 	.word	0x0800931f
 80092c4:	080092e3 	.word	0x080092e3
 80092c8:	080092d9 	.word	0x080092d9
 80092cc:	0800931f 	.word	0x0800931f
 80092d0:	080092f7 	.word	0x080092f7
 80092d4:	080092ed 	.word	0x080092ed
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80092d8:	6839      	ldr	r1, [r7, #0]
 80092da:	6878      	ldr	r0, [r7, #4]
 80092dc:	f000 f9dc 	bl	8009698 <USBD_GetDescriptor>
          break;
 80092e0:	e022      	b.n	8009328 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80092e2:	6839      	ldr	r1, [r7, #0]
 80092e4:	6878      	ldr	r0, [r7, #4]
 80092e6:	f000 fb3f 	bl	8009968 <USBD_SetAddress>
          break;
 80092ea:	e01d      	b.n	8009328 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 80092ec:	6839      	ldr	r1, [r7, #0]
 80092ee:	6878      	ldr	r0, [r7, #4]
 80092f0:	f000 fb7e 	bl	80099f0 <USBD_SetConfig>
          break;
 80092f4:	e018      	b.n	8009328 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80092f6:	6839      	ldr	r1, [r7, #0]
 80092f8:	6878      	ldr	r0, [r7, #4]
 80092fa:	f000 fc07 	bl	8009b0c <USBD_GetConfig>
          break;
 80092fe:	e013      	b.n	8009328 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8009300:	6839      	ldr	r1, [r7, #0]
 8009302:	6878      	ldr	r0, [r7, #4]
 8009304:	f000 fc37 	bl	8009b76 <USBD_GetStatus>
          break;
 8009308:	e00e      	b.n	8009328 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800930a:	6839      	ldr	r1, [r7, #0]
 800930c:	6878      	ldr	r0, [r7, #4]
 800930e:	f000 fc65 	bl	8009bdc <USBD_SetFeature>
          break;
 8009312:	e009      	b.n	8009328 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8009314:	6839      	ldr	r1, [r7, #0]
 8009316:	6878      	ldr	r0, [r7, #4]
 8009318:	f000 fc74 	bl	8009c04 <USBD_ClrFeature>
          break;
 800931c:	e004      	b.n	8009328 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 800931e:	6839      	ldr	r1, [r7, #0]
 8009320:	6878      	ldr	r0, [r7, #4]
 8009322:	f000 fcc9 	bl	8009cb8 <USBD_CtlError>
          break;
 8009326:	bf00      	nop
      }
      break;
 8009328:	e004      	b.n	8009334 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 800932a:	6839      	ldr	r1, [r7, #0]
 800932c:	6878      	ldr	r0, [r7, #4]
 800932e:	f000 fcc3 	bl	8009cb8 <USBD_CtlError>
      break;
 8009332:	bf00      	nop
  }

  return ret;
 8009334:	7bfb      	ldrb	r3, [r7, #15]
}
 8009336:	4618      	mov	r0, r3
 8009338:	3710      	adds	r7, #16
 800933a:	46bd      	mov	sp, r7
 800933c:	bd80      	pop	{r7, pc}
 800933e:	bf00      	nop

08009340 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 8009340:	b580      	push	{r7, lr}
 8009342:	b084      	sub	sp, #16
 8009344:	af00      	add	r7, sp, #0
 8009346:	6078      	str	r0, [r7, #4]
 8009348:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800934a:	2300      	movs	r3, #0
 800934c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800934e:	683b      	ldr	r3, [r7, #0]
 8009350:	781b      	ldrb	r3, [r3, #0]
 8009352:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009356:	2b40      	cmp	r3, #64	@ 0x40
 8009358:	d005      	beq.n	8009366 <USBD_StdItfReq+0x26>
 800935a:	2b40      	cmp	r3, #64	@ 0x40
 800935c:	d82e      	bhi.n	80093bc <USBD_StdItfReq+0x7c>
 800935e:	2b00      	cmp	r3, #0
 8009360:	d001      	beq.n	8009366 <USBD_StdItfReq+0x26>
 8009362:	2b20      	cmp	r3, #32
 8009364:	d12a      	bne.n	80093bc <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800936c:	3b01      	subs	r3, #1
 800936e:	2b02      	cmp	r3, #2
 8009370:	d81d      	bhi.n	80093ae <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8009372:	683b      	ldr	r3, [r7, #0]
 8009374:	889b      	ldrh	r3, [r3, #4]
 8009376:	b2db      	uxtb	r3, r3
 8009378:	2b01      	cmp	r3, #1
 800937a:	d813      	bhi.n	80093a4 <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009382:	689b      	ldr	r3, [r3, #8]
 8009384:	6839      	ldr	r1, [r7, #0]
 8009386:	6878      	ldr	r0, [r7, #4]
 8009388:	4798      	blx	r3
 800938a:	4603      	mov	r3, r0
 800938c:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800938e:	683b      	ldr	r3, [r7, #0]
 8009390:	88db      	ldrh	r3, [r3, #6]
 8009392:	2b00      	cmp	r3, #0
 8009394:	d110      	bne.n	80093b8 <USBD_StdItfReq+0x78>
 8009396:	7bfb      	ldrb	r3, [r7, #15]
 8009398:	2b00      	cmp	r3, #0
 800939a:	d10d      	bne.n	80093b8 <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 800939c:	6878      	ldr	r0, [r7, #4]
 800939e:	f000 fd53 	bl	8009e48 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80093a2:	e009      	b.n	80093b8 <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 80093a4:	6839      	ldr	r1, [r7, #0]
 80093a6:	6878      	ldr	r0, [r7, #4]
 80093a8:	f000 fc86 	bl	8009cb8 <USBD_CtlError>
          break;
 80093ac:	e004      	b.n	80093b8 <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 80093ae:	6839      	ldr	r1, [r7, #0]
 80093b0:	6878      	ldr	r0, [r7, #4]
 80093b2:	f000 fc81 	bl	8009cb8 <USBD_CtlError>
          break;
 80093b6:	e000      	b.n	80093ba <USBD_StdItfReq+0x7a>
          break;
 80093b8:	bf00      	nop
      }
      break;
 80093ba:	e004      	b.n	80093c6 <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 80093bc:	6839      	ldr	r1, [r7, #0]
 80093be:	6878      	ldr	r0, [r7, #4]
 80093c0:	f000 fc7a 	bl	8009cb8 <USBD_CtlError>
      break;
 80093c4:	bf00      	nop
  }

  return USBD_OK;
 80093c6:	2300      	movs	r3, #0
}
 80093c8:	4618      	mov	r0, r3
 80093ca:	3710      	adds	r7, #16
 80093cc:	46bd      	mov	sp, r7
 80093ce:	bd80      	pop	{r7, pc}

080093d0 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 80093d0:	b580      	push	{r7, lr}
 80093d2:	b084      	sub	sp, #16
 80093d4:	af00      	add	r7, sp, #0
 80093d6:	6078      	str	r0, [r7, #4]
 80093d8:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 80093da:	2300      	movs	r3, #0
 80093dc:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 80093de:	683b      	ldr	r3, [r7, #0]
 80093e0:	889b      	ldrh	r3, [r3, #4]
 80093e2:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80093e4:	683b      	ldr	r3, [r7, #0]
 80093e6:	781b      	ldrb	r3, [r3, #0]
 80093e8:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80093ec:	2b40      	cmp	r3, #64	@ 0x40
 80093ee:	d007      	beq.n	8009400 <USBD_StdEPReq+0x30>
 80093f0:	2b40      	cmp	r3, #64	@ 0x40
 80093f2:	f200 8146 	bhi.w	8009682 <USBD_StdEPReq+0x2b2>
 80093f6:	2b00      	cmp	r3, #0
 80093f8:	d00a      	beq.n	8009410 <USBD_StdEPReq+0x40>
 80093fa:	2b20      	cmp	r3, #32
 80093fc:	f040 8141 	bne.w	8009682 <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009406:	689b      	ldr	r3, [r3, #8]
 8009408:	6839      	ldr	r1, [r7, #0]
 800940a:	6878      	ldr	r0, [r7, #4]
 800940c:	4798      	blx	r3
      break;
 800940e:	e13d      	b.n	800968c <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 8009410:	683b      	ldr	r3, [r7, #0]
 8009412:	781b      	ldrb	r3, [r3, #0]
 8009414:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009418:	2b20      	cmp	r3, #32
 800941a:	d10a      	bne.n	8009432 <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009422:	689b      	ldr	r3, [r3, #8]
 8009424:	6839      	ldr	r1, [r7, #0]
 8009426:	6878      	ldr	r0, [r7, #4]
 8009428:	4798      	blx	r3
 800942a:	4603      	mov	r3, r0
 800942c:	73fb      	strb	r3, [r7, #15]

        return ret;
 800942e:	7bfb      	ldrb	r3, [r7, #15]
 8009430:	e12d      	b.n	800968e <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 8009432:	683b      	ldr	r3, [r7, #0]
 8009434:	785b      	ldrb	r3, [r3, #1]
 8009436:	2b03      	cmp	r3, #3
 8009438:	d007      	beq.n	800944a <USBD_StdEPReq+0x7a>
 800943a:	2b03      	cmp	r3, #3
 800943c:	f300 811b 	bgt.w	8009676 <USBD_StdEPReq+0x2a6>
 8009440:	2b00      	cmp	r3, #0
 8009442:	d072      	beq.n	800952a <USBD_StdEPReq+0x15a>
 8009444:	2b01      	cmp	r3, #1
 8009446:	d03a      	beq.n	80094be <USBD_StdEPReq+0xee>
 8009448:	e115      	b.n	8009676 <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009450:	2b02      	cmp	r3, #2
 8009452:	d002      	beq.n	800945a <USBD_StdEPReq+0x8a>
 8009454:	2b03      	cmp	r3, #3
 8009456:	d015      	beq.n	8009484 <USBD_StdEPReq+0xb4>
 8009458:	e02b      	b.n	80094b2 <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800945a:	7bbb      	ldrb	r3, [r7, #14]
 800945c:	2b00      	cmp	r3, #0
 800945e:	d00c      	beq.n	800947a <USBD_StdEPReq+0xaa>
 8009460:	7bbb      	ldrb	r3, [r7, #14]
 8009462:	2b80      	cmp	r3, #128	@ 0x80
 8009464:	d009      	beq.n	800947a <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8009466:	7bbb      	ldrb	r3, [r7, #14]
 8009468:	4619      	mov	r1, r3
 800946a:	6878      	ldr	r0, [r7, #4]
 800946c:	f001 f880 	bl	800a570 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8009470:	2180      	movs	r1, #128	@ 0x80
 8009472:	6878      	ldr	r0, [r7, #4]
 8009474:	f001 f87c 	bl	800a570 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009478:	e020      	b.n	80094bc <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 800947a:	6839      	ldr	r1, [r7, #0]
 800947c:	6878      	ldr	r0, [r7, #4]
 800947e:	f000 fc1b 	bl	8009cb8 <USBD_CtlError>
              break;
 8009482:	e01b      	b.n	80094bc <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009484:	683b      	ldr	r3, [r7, #0]
 8009486:	885b      	ldrh	r3, [r3, #2]
 8009488:	2b00      	cmp	r3, #0
 800948a:	d10e      	bne.n	80094aa <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 800948c:	7bbb      	ldrb	r3, [r7, #14]
 800948e:	2b00      	cmp	r3, #0
 8009490:	d00b      	beq.n	80094aa <USBD_StdEPReq+0xda>
 8009492:	7bbb      	ldrb	r3, [r7, #14]
 8009494:	2b80      	cmp	r3, #128	@ 0x80
 8009496:	d008      	beq.n	80094aa <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8009498:	683b      	ldr	r3, [r7, #0]
 800949a:	88db      	ldrh	r3, [r3, #6]
 800949c:	2b00      	cmp	r3, #0
 800949e:	d104      	bne.n	80094aa <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 80094a0:	7bbb      	ldrb	r3, [r7, #14]
 80094a2:	4619      	mov	r1, r3
 80094a4:	6878      	ldr	r0, [r7, #4]
 80094a6:	f001 f863 	bl	800a570 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 80094aa:	6878      	ldr	r0, [r7, #4]
 80094ac:	f000 fccc 	bl	8009e48 <USBD_CtlSendStatus>

              break;
 80094b0:	e004      	b.n	80094bc <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 80094b2:	6839      	ldr	r1, [r7, #0]
 80094b4:	6878      	ldr	r0, [r7, #4]
 80094b6:	f000 fbff 	bl	8009cb8 <USBD_CtlError>
              break;
 80094ba:	bf00      	nop
          }
          break;
 80094bc:	e0e0      	b.n	8009680 <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80094c4:	2b02      	cmp	r3, #2
 80094c6:	d002      	beq.n	80094ce <USBD_StdEPReq+0xfe>
 80094c8:	2b03      	cmp	r3, #3
 80094ca:	d015      	beq.n	80094f8 <USBD_StdEPReq+0x128>
 80094cc:	e026      	b.n	800951c <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80094ce:	7bbb      	ldrb	r3, [r7, #14]
 80094d0:	2b00      	cmp	r3, #0
 80094d2:	d00c      	beq.n	80094ee <USBD_StdEPReq+0x11e>
 80094d4:	7bbb      	ldrb	r3, [r7, #14]
 80094d6:	2b80      	cmp	r3, #128	@ 0x80
 80094d8:	d009      	beq.n	80094ee <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 80094da:	7bbb      	ldrb	r3, [r7, #14]
 80094dc:	4619      	mov	r1, r3
 80094de:	6878      	ldr	r0, [r7, #4]
 80094e0:	f001 f846 	bl	800a570 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 80094e4:	2180      	movs	r1, #128	@ 0x80
 80094e6:	6878      	ldr	r0, [r7, #4]
 80094e8:	f001 f842 	bl	800a570 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80094ec:	e01c      	b.n	8009528 <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 80094ee:	6839      	ldr	r1, [r7, #0]
 80094f0:	6878      	ldr	r0, [r7, #4]
 80094f2:	f000 fbe1 	bl	8009cb8 <USBD_CtlError>
              break;
 80094f6:	e017      	b.n	8009528 <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80094f8:	683b      	ldr	r3, [r7, #0]
 80094fa:	885b      	ldrh	r3, [r3, #2]
 80094fc:	2b00      	cmp	r3, #0
 80094fe:	d112      	bne.n	8009526 <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8009500:	7bbb      	ldrb	r3, [r7, #14]
 8009502:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009506:	2b00      	cmp	r3, #0
 8009508:	d004      	beq.n	8009514 <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 800950a:	7bbb      	ldrb	r3, [r7, #14]
 800950c:	4619      	mov	r1, r3
 800950e:	6878      	ldr	r0, [r7, #4]
 8009510:	f001 f84d 	bl	800a5ae <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 8009514:	6878      	ldr	r0, [r7, #4]
 8009516:	f000 fc97 	bl	8009e48 <USBD_CtlSendStatus>
              }
              break;
 800951a:	e004      	b.n	8009526 <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 800951c:	6839      	ldr	r1, [r7, #0]
 800951e:	6878      	ldr	r0, [r7, #4]
 8009520:	f000 fbca 	bl	8009cb8 <USBD_CtlError>
              break;
 8009524:	e000      	b.n	8009528 <USBD_StdEPReq+0x158>
              break;
 8009526:	bf00      	nop
          }
          break;
 8009528:	e0aa      	b.n	8009680 <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009530:	2b02      	cmp	r3, #2
 8009532:	d002      	beq.n	800953a <USBD_StdEPReq+0x16a>
 8009534:	2b03      	cmp	r3, #3
 8009536:	d032      	beq.n	800959e <USBD_StdEPReq+0x1ce>
 8009538:	e097      	b.n	800966a <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800953a:	7bbb      	ldrb	r3, [r7, #14]
 800953c:	2b00      	cmp	r3, #0
 800953e:	d007      	beq.n	8009550 <USBD_StdEPReq+0x180>
 8009540:	7bbb      	ldrb	r3, [r7, #14]
 8009542:	2b80      	cmp	r3, #128	@ 0x80
 8009544:	d004      	beq.n	8009550 <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 8009546:	6839      	ldr	r1, [r7, #0]
 8009548:	6878      	ldr	r0, [r7, #4]
 800954a:	f000 fbb5 	bl	8009cb8 <USBD_CtlError>
                break;
 800954e:	e091      	b.n	8009674 <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009550:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009554:	2b00      	cmp	r3, #0
 8009556:	da0b      	bge.n	8009570 <USBD_StdEPReq+0x1a0>
 8009558:	7bbb      	ldrb	r3, [r7, #14]
 800955a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800955e:	4613      	mov	r3, r2
 8009560:	009b      	lsls	r3, r3, #2
 8009562:	4413      	add	r3, r2
 8009564:	009b      	lsls	r3, r3, #2
 8009566:	3310      	adds	r3, #16
 8009568:	687a      	ldr	r2, [r7, #4]
 800956a:	4413      	add	r3, r2
 800956c:	3304      	adds	r3, #4
 800956e:	e00b      	b.n	8009588 <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009570:	7bbb      	ldrb	r3, [r7, #14]
 8009572:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009576:	4613      	mov	r3, r2
 8009578:	009b      	lsls	r3, r3, #2
 800957a:	4413      	add	r3, r2
 800957c:	009b      	lsls	r3, r3, #2
 800957e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009582:	687a      	ldr	r2, [r7, #4]
 8009584:	4413      	add	r3, r2
 8009586:	3304      	adds	r3, #4
 8009588:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800958a:	68bb      	ldr	r3, [r7, #8]
 800958c:	2200      	movs	r2, #0
 800958e:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8009590:	68bb      	ldr	r3, [r7, #8]
 8009592:	2202      	movs	r2, #2
 8009594:	4619      	mov	r1, r3
 8009596:	6878      	ldr	r0, [r7, #4]
 8009598:	f000 fbf8 	bl	8009d8c <USBD_CtlSendData>
              break;
 800959c:	e06a      	b.n	8009674 <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800959e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	da11      	bge.n	80095ca <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80095a6:	7bbb      	ldrb	r3, [r7, #14]
 80095a8:	f003 020f 	and.w	r2, r3, #15
 80095ac:	6879      	ldr	r1, [r7, #4]
 80095ae:	4613      	mov	r3, r2
 80095b0:	009b      	lsls	r3, r3, #2
 80095b2:	4413      	add	r3, r2
 80095b4:	009b      	lsls	r3, r3, #2
 80095b6:	440b      	add	r3, r1
 80095b8:	3318      	adds	r3, #24
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	2b00      	cmp	r3, #0
 80095be:	d117      	bne.n	80095f0 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 80095c0:	6839      	ldr	r1, [r7, #0]
 80095c2:	6878      	ldr	r0, [r7, #4]
 80095c4:	f000 fb78 	bl	8009cb8 <USBD_CtlError>
                  break;
 80095c8:	e054      	b.n	8009674 <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80095ca:	7bbb      	ldrb	r3, [r7, #14]
 80095cc:	f003 020f 	and.w	r2, r3, #15
 80095d0:	6879      	ldr	r1, [r7, #4]
 80095d2:	4613      	mov	r3, r2
 80095d4:	009b      	lsls	r3, r3, #2
 80095d6:	4413      	add	r3, r2
 80095d8:	009b      	lsls	r3, r3, #2
 80095da:	440b      	add	r3, r1
 80095dc:	f503 73ac 	add.w	r3, r3, #344	@ 0x158
 80095e0:	681b      	ldr	r3, [r3, #0]
 80095e2:	2b00      	cmp	r3, #0
 80095e4:	d104      	bne.n	80095f0 <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 80095e6:	6839      	ldr	r1, [r7, #0]
 80095e8:	6878      	ldr	r0, [r7, #4]
 80095ea:	f000 fb65 	bl	8009cb8 <USBD_CtlError>
                  break;
 80095ee:	e041      	b.n	8009674 <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80095f0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80095f4:	2b00      	cmp	r3, #0
 80095f6:	da0b      	bge.n	8009610 <USBD_StdEPReq+0x240>
 80095f8:	7bbb      	ldrb	r3, [r7, #14]
 80095fa:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80095fe:	4613      	mov	r3, r2
 8009600:	009b      	lsls	r3, r3, #2
 8009602:	4413      	add	r3, r2
 8009604:	009b      	lsls	r3, r3, #2
 8009606:	3310      	adds	r3, #16
 8009608:	687a      	ldr	r2, [r7, #4]
 800960a:	4413      	add	r3, r2
 800960c:	3304      	adds	r3, #4
 800960e:	e00b      	b.n	8009628 <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009610:	7bbb      	ldrb	r3, [r7, #14]
 8009612:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009616:	4613      	mov	r3, r2
 8009618:	009b      	lsls	r3, r3, #2
 800961a:	4413      	add	r3, r2
 800961c:	009b      	lsls	r3, r3, #2
 800961e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009622:	687a      	ldr	r2, [r7, #4]
 8009624:	4413      	add	r3, r2
 8009626:	3304      	adds	r3, #4
 8009628:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800962a:	7bbb      	ldrb	r3, [r7, #14]
 800962c:	2b00      	cmp	r3, #0
 800962e:	d002      	beq.n	8009636 <USBD_StdEPReq+0x266>
 8009630:	7bbb      	ldrb	r3, [r7, #14]
 8009632:	2b80      	cmp	r3, #128	@ 0x80
 8009634:	d103      	bne.n	800963e <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 8009636:	68bb      	ldr	r3, [r7, #8]
 8009638:	2200      	movs	r2, #0
 800963a:	601a      	str	r2, [r3, #0]
 800963c:	e00e      	b.n	800965c <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 800963e:	7bbb      	ldrb	r3, [r7, #14]
 8009640:	4619      	mov	r1, r3
 8009642:	6878      	ldr	r0, [r7, #4]
 8009644:	f000 ffd2 	bl	800a5ec <USBD_LL_IsStallEP>
 8009648:	4603      	mov	r3, r0
 800964a:	2b00      	cmp	r3, #0
 800964c:	d003      	beq.n	8009656 <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 800964e:	68bb      	ldr	r3, [r7, #8]
 8009650:	2201      	movs	r2, #1
 8009652:	601a      	str	r2, [r3, #0]
 8009654:	e002      	b.n	800965c <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 8009656:	68bb      	ldr	r3, [r7, #8]
 8009658:	2200      	movs	r2, #0
 800965a:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800965c:	68bb      	ldr	r3, [r7, #8]
 800965e:	2202      	movs	r2, #2
 8009660:	4619      	mov	r1, r3
 8009662:	6878      	ldr	r0, [r7, #4]
 8009664:	f000 fb92 	bl	8009d8c <USBD_CtlSendData>
              break;
 8009668:	e004      	b.n	8009674 <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 800966a:	6839      	ldr	r1, [r7, #0]
 800966c:	6878      	ldr	r0, [r7, #4]
 800966e:	f000 fb23 	bl	8009cb8 <USBD_CtlError>
              break;
 8009672:	bf00      	nop
          }
          break;
 8009674:	e004      	b.n	8009680 <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 8009676:	6839      	ldr	r1, [r7, #0]
 8009678:	6878      	ldr	r0, [r7, #4]
 800967a:	f000 fb1d 	bl	8009cb8 <USBD_CtlError>
          break;
 800967e:	bf00      	nop
      }
      break;
 8009680:	e004      	b.n	800968c <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 8009682:	6839      	ldr	r1, [r7, #0]
 8009684:	6878      	ldr	r0, [r7, #4]
 8009686:	f000 fb17 	bl	8009cb8 <USBD_CtlError>
      break;
 800968a:	bf00      	nop
  }

  return ret;
 800968c:	7bfb      	ldrb	r3, [r7, #15]
}
 800968e:	4618      	mov	r0, r3
 8009690:	3710      	adds	r7, #16
 8009692:	46bd      	mov	sp, r7
 8009694:	bd80      	pop	{r7, pc}
	...

08009698 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8009698:	b580      	push	{r7, lr}
 800969a:	b084      	sub	sp, #16
 800969c:	af00      	add	r7, sp, #0
 800969e:	6078      	str	r0, [r7, #4]
 80096a0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80096a2:	2300      	movs	r3, #0
 80096a4:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80096a6:	2300      	movs	r3, #0
 80096a8:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80096aa:	2300      	movs	r3, #0
 80096ac:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80096ae:	683b      	ldr	r3, [r7, #0]
 80096b0:	885b      	ldrh	r3, [r3, #2]
 80096b2:	0a1b      	lsrs	r3, r3, #8
 80096b4:	b29b      	uxth	r3, r3
 80096b6:	3b01      	subs	r3, #1
 80096b8:	2b06      	cmp	r3, #6
 80096ba:	f200 8128 	bhi.w	800990e <USBD_GetDescriptor+0x276>
 80096be:	a201      	add	r2, pc, #4	@ (adr r2, 80096c4 <USBD_GetDescriptor+0x2c>)
 80096c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80096c4:	080096e1 	.word	0x080096e1
 80096c8:	080096f9 	.word	0x080096f9
 80096cc:	08009739 	.word	0x08009739
 80096d0:	0800990f 	.word	0x0800990f
 80096d4:	0800990f 	.word	0x0800990f
 80096d8:	080098af 	.word	0x080098af
 80096dc:	080098db 	.word	0x080098db
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80096e6:	681b      	ldr	r3, [r3, #0]
 80096e8:	687a      	ldr	r2, [r7, #4]
 80096ea:	7c12      	ldrb	r2, [r2, #16]
 80096ec:	f107 0108 	add.w	r1, r7, #8
 80096f0:	4610      	mov	r0, r2
 80096f2:	4798      	blx	r3
 80096f4:	60f8      	str	r0, [r7, #12]
      break;
 80096f6:	e112      	b.n	800991e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	7c1b      	ldrb	r3, [r3, #16]
 80096fc:	2b00      	cmp	r3, #0
 80096fe:	d10d      	bne.n	800971c <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009706:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009708:	f107 0208 	add.w	r2, r7, #8
 800970c:	4610      	mov	r0, r2
 800970e:	4798      	blx	r3
 8009710:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009712:	68fb      	ldr	r3, [r7, #12]
 8009714:	3301      	adds	r3, #1
 8009716:	2202      	movs	r2, #2
 8009718:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800971a:	e100      	b.n	800991e <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009722:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009724:	f107 0208 	add.w	r2, r7, #8
 8009728:	4610      	mov	r0, r2
 800972a:	4798      	blx	r3
 800972c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800972e:	68fb      	ldr	r3, [r7, #12]
 8009730:	3301      	adds	r3, #1
 8009732:	2202      	movs	r2, #2
 8009734:	701a      	strb	r2, [r3, #0]
      break;
 8009736:	e0f2      	b.n	800991e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8009738:	683b      	ldr	r3, [r7, #0]
 800973a:	885b      	ldrh	r3, [r3, #2]
 800973c:	b2db      	uxtb	r3, r3
 800973e:	2b05      	cmp	r3, #5
 8009740:	f200 80ac 	bhi.w	800989c <USBD_GetDescriptor+0x204>
 8009744:	a201      	add	r2, pc, #4	@ (adr r2, 800974c <USBD_GetDescriptor+0xb4>)
 8009746:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800974a:	bf00      	nop
 800974c:	08009765 	.word	0x08009765
 8009750:	08009799 	.word	0x08009799
 8009754:	080097cd 	.word	0x080097cd
 8009758:	08009801 	.word	0x08009801
 800975c:	08009835 	.word	0x08009835
 8009760:	08009869 	.word	0x08009869
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800976a:	685b      	ldr	r3, [r3, #4]
 800976c:	2b00      	cmp	r3, #0
 800976e:	d00b      	beq.n	8009788 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8009770:	687b      	ldr	r3, [r7, #4]
 8009772:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8009776:	685b      	ldr	r3, [r3, #4]
 8009778:	687a      	ldr	r2, [r7, #4]
 800977a:	7c12      	ldrb	r2, [r2, #16]
 800977c:	f107 0108 	add.w	r1, r7, #8
 8009780:	4610      	mov	r0, r2
 8009782:	4798      	blx	r3
 8009784:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009786:	e091      	b.n	80098ac <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009788:	6839      	ldr	r1, [r7, #0]
 800978a:	6878      	ldr	r0, [r7, #4]
 800978c:	f000 fa94 	bl	8009cb8 <USBD_CtlError>
            err++;
 8009790:	7afb      	ldrb	r3, [r7, #11]
 8009792:	3301      	adds	r3, #1
 8009794:	72fb      	strb	r3, [r7, #11]
          break;
 8009796:	e089      	b.n	80098ac <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800979e:	689b      	ldr	r3, [r3, #8]
 80097a0:	2b00      	cmp	r3, #0
 80097a2:	d00b      	beq.n	80097bc <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80097aa:	689b      	ldr	r3, [r3, #8]
 80097ac:	687a      	ldr	r2, [r7, #4]
 80097ae:	7c12      	ldrb	r2, [r2, #16]
 80097b0:	f107 0108 	add.w	r1, r7, #8
 80097b4:	4610      	mov	r0, r2
 80097b6:	4798      	blx	r3
 80097b8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80097ba:	e077      	b.n	80098ac <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80097bc:	6839      	ldr	r1, [r7, #0]
 80097be:	6878      	ldr	r0, [r7, #4]
 80097c0:	f000 fa7a 	bl	8009cb8 <USBD_CtlError>
            err++;
 80097c4:	7afb      	ldrb	r3, [r7, #11]
 80097c6:	3301      	adds	r3, #1
 80097c8:	72fb      	strb	r3, [r7, #11]
          break;
 80097ca:	e06f      	b.n	80098ac <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80097d2:	68db      	ldr	r3, [r3, #12]
 80097d4:	2b00      	cmp	r3, #0
 80097d6:	d00b      	beq.n	80097f0 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 80097de:	68db      	ldr	r3, [r3, #12]
 80097e0:	687a      	ldr	r2, [r7, #4]
 80097e2:	7c12      	ldrb	r2, [r2, #16]
 80097e4:	f107 0108 	add.w	r1, r7, #8
 80097e8:	4610      	mov	r0, r2
 80097ea:	4798      	blx	r3
 80097ec:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80097ee:	e05d      	b.n	80098ac <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80097f0:	6839      	ldr	r1, [r7, #0]
 80097f2:	6878      	ldr	r0, [r7, #4]
 80097f4:	f000 fa60 	bl	8009cb8 <USBD_CtlError>
            err++;
 80097f8:	7afb      	ldrb	r3, [r7, #11]
 80097fa:	3301      	adds	r3, #1
 80097fc:	72fb      	strb	r3, [r7, #11]
          break;
 80097fe:	e055      	b.n	80098ac <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8009806:	691b      	ldr	r3, [r3, #16]
 8009808:	2b00      	cmp	r3, #0
 800980a:	d00b      	beq.n	8009824 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8009812:	691b      	ldr	r3, [r3, #16]
 8009814:	687a      	ldr	r2, [r7, #4]
 8009816:	7c12      	ldrb	r2, [r2, #16]
 8009818:	f107 0108 	add.w	r1, r7, #8
 800981c:	4610      	mov	r0, r2
 800981e:	4798      	blx	r3
 8009820:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009822:	e043      	b.n	80098ac <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009824:	6839      	ldr	r1, [r7, #0]
 8009826:	6878      	ldr	r0, [r7, #4]
 8009828:	f000 fa46 	bl	8009cb8 <USBD_CtlError>
            err++;
 800982c:	7afb      	ldrb	r3, [r7, #11]
 800982e:	3301      	adds	r3, #1
 8009830:	72fb      	strb	r3, [r7, #11]
          break;
 8009832:	e03b      	b.n	80098ac <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800983a:	695b      	ldr	r3, [r3, #20]
 800983c:	2b00      	cmp	r3, #0
 800983e:	d00b      	beq.n	8009858 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8009846:	695b      	ldr	r3, [r3, #20]
 8009848:	687a      	ldr	r2, [r7, #4]
 800984a:	7c12      	ldrb	r2, [r2, #16]
 800984c:	f107 0108 	add.w	r1, r7, #8
 8009850:	4610      	mov	r0, r2
 8009852:	4798      	blx	r3
 8009854:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009856:	e029      	b.n	80098ac <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009858:	6839      	ldr	r1, [r7, #0]
 800985a:	6878      	ldr	r0, [r7, #4]
 800985c:	f000 fa2c 	bl	8009cb8 <USBD_CtlError>
            err++;
 8009860:	7afb      	ldrb	r3, [r7, #11]
 8009862:	3301      	adds	r3, #1
 8009864:	72fb      	strb	r3, [r7, #11]
          break;
 8009866:	e021      	b.n	80098ac <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8009868:	687b      	ldr	r3, [r7, #4]
 800986a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800986e:	699b      	ldr	r3, [r3, #24]
 8009870:	2b00      	cmp	r3, #0
 8009872:	d00b      	beq.n	800988c <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8009874:	687b      	ldr	r3, [r7, #4]
 8009876:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 800987a:	699b      	ldr	r3, [r3, #24]
 800987c:	687a      	ldr	r2, [r7, #4]
 800987e:	7c12      	ldrb	r2, [r2, #16]
 8009880:	f107 0108 	add.w	r1, r7, #8
 8009884:	4610      	mov	r0, r2
 8009886:	4798      	blx	r3
 8009888:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800988a:	e00f      	b.n	80098ac <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800988c:	6839      	ldr	r1, [r7, #0]
 800988e:	6878      	ldr	r0, [r7, #4]
 8009890:	f000 fa12 	bl	8009cb8 <USBD_CtlError>
            err++;
 8009894:	7afb      	ldrb	r3, [r7, #11]
 8009896:	3301      	adds	r3, #1
 8009898:	72fb      	strb	r3, [r7, #11]
          break;
 800989a:	e007      	b.n	80098ac <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 800989c:	6839      	ldr	r1, [r7, #0]
 800989e:	6878      	ldr	r0, [r7, #4]
 80098a0:	f000 fa0a 	bl	8009cb8 <USBD_CtlError>
          err++;
 80098a4:	7afb      	ldrb	r3, [r7, #11]
 80098a6:	3301      	adds	r3, #1
 80098a8:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 80098aa:	e038      	b.n	800991e <USBD_GetDescriptor+0x286>
 80098ac:	e037      	b.n	800991e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	7c1b      	ldrb	r3, [r3, #16]
 80098b2:	2b00      	cmp	r3, #0
 80098b4:	d109      	bne.n	80098ca <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80098bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80098be:	f107 0208 	add.w	r2, r7, #8
 80098c2:	4610      	mov	r0, r2
 80098c4:	4798      	blx	r3
 80098c6:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80098c8:	e029      	b.n	800991e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80098ca:	6839      	ldr	r1, [r7, #0]
 80098cc:	6878      	ldr	r0, [r7, #4]
 80098ce:	f000 f9f3 	bl	8009cb8 <USBD_CtlError>
        err++;
 80098d2:	7afb      	ldrb	r3, [r7, #11]
 80098d4:	3301      	adds	r3, #1
 80098d6:	72fb      	strb	r3, [r7, #11]
      break;
 80098d8:	e021      	b.n	800991e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	7c1b      	ldrb	r3, [r3, #16]
 80098de:	2b00      	cmp	r3, #0
 80098e0:	d10d      	bne.n	80098fe <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80098e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80098ea:	f107 0208 	add.w	r2, r7, #8
 80098ee:	4610      	mov	r0, r2
 80098f0:	4798      	blx	r3
 80098f2:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80098f4:	68fb      	ldr	r3, [r7, #12]
 80098f6:	3301      	adds	r3, #1
 80098f8:	2207      	movs	r2, #7
 80098fa:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80098fc:	e00f      	b.n	800991e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80098fe:	6839      	ldr	r1, [r7, #0]
 8009900:	6878      	ldr	r0, [r7, #4]
 8009902:	f000 f9d9 	bl	8009cb8 <USBD_CtlError>
        err++;
 8009906:	7afb      	ldrb	r3, [r7, #11]
 8009908:	3301      	adds	r3, #1
 800990a:	72fb      	strb	r3, [r7, #11]
      break;
 800990c:	e007      	b.n	800991e <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800990e:	6839      	ldr	r1, [r7, #0]
 8009910:	6878      	ldr	r0, [r7, #4]
 8009912:	f000 f9d1 	bl	8009cb8 <USBD_CtlError>
      err++;
 8009916:	7afb      	ldrb	r3, [r7, #11]
 8009918:	3301      	adds	r3, #1
 800991a:	72fb      	strb	r3, [r7, #11]
      break;
 800991c:	bf00      	nop
  }

  if (err != 0U)
 800991e:	7afb      	ldrb	r3, [r7, #11]
 8009920:	2b00      	cmp	r3, #0
 8009922:	d11c      	bne.n	800995e <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 8009924:	893b      	ldrh	r3, [r7, #8]
 8009926:	2b00      	cmp	r3, #0
 8009928:	d011      	beq.n	800994e <USBD_GetDescriptor+0x2b6>
 800992a:	683b      	ldr	r3, [r7, #0]
 800992c:	88db      	ldrh	r3, [r3, #6]
 800992e:	2b00      	cmp	r3, #0
 8009930:	d00d      	beq.n	800994e <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 8009932:	683b      	ldr	r3, [r7, #0]
 8009934:	88da      	ldrh	r2, [r3, #6]
 8009936:	893b      	ldrh	r3, [r7, #8]
 8009938:	4293      	cmp	r3, r2
 800993a:	bf28      	it	cs
 800993c:	4613      	movcs	r3, r2
 800993e:	b29b      	uxth	r3, r3
 8009940:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8009942:	893b      	ldrh	r3, [r7, #8]
 8009944:	461a      	mov	r2, r3
 8009946:	68f9      	ldr	r1, [r7, #12]
 8009948:	6878      	ldr	r0, [r7, #4]
 800994a:	f000 fa1f 	bl	8009d8c <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 800994e:	683b      	ldr	r3, [r7, #0]
 8009950:	88db      	ldrh	r3, [r3, #6]
 8009952:	2b00      	cmp	r3, #0
 8009954:	d104      	bne.n	8009960 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 8009956:	6878      	ldr	r0, [r7, #4]
 8009958:	f000 fa76 	bl	8009e48 <USBD_CtlSendStatus>
 800995c:	e000      	b.n	8009960 <USBD_GetDescriptor+0x2c8>
    return;
 800995e:	bf00      	nop
    }
  }
}
 8009960:	3710      	adds	r7, #16
 8009962:	46bd      	mov	sp, r7
 8009964:	bd80      	pop	{r7, pc}
 8009966:	bf00      	nop

08009968 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8009968:	b580      	push	{r7, lr}
 800996a:	b084      	sub	sp, #16
 800996c:	af00      	add	r7, sp, #0
 800996e:	6078      	str	r0, [r7, #4]
 8009970:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8009972:	683b      	ldr	r3, [r7, #0]
 8009974:	889b      	ldrh	r3, [r3, #4]
 8009976:	2b00      	cmp	r3, #0
 8009978:	d130      	bne.n	80099dc <USBD_SetAddress+0x74>
 800997a:	683b      	ldr	r3, [r7, #0]
 800997c:	88db      	ldrh	r3, [r3, #6]
 800997e:	2b00      	cmp	r3, #0
 8009980:	d12c      	bne.n	80099dc <USBD_SetAddress+0x74>
 8009982:	683b      	ldr	r3, [r7, #0]
 8009984:	885b      	ldrh	r3, [r3, #2]
 8009986:	2b7f      	cmp	r3, #127	@ 0x7f
 8009988:	d828      	bhi.n	80099dc <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800998a:	683b      	ldr	r3, [r7, #0]
 800998c:	885b      	ldrh	r3, [r3, #2]
 800998e:	b2db      	uxtb	r3, r3
 8009990:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009994:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800999c:	2b03      	cmp	r3, #3
 800999e:	d104      	bne.n	80099aa <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 80099a0:	6839      	ldr	r1, [r7, #0]
 80099a2:	6878      	ldr	r0, [r7, #4]
 80099a4:	f000 f988 	bl	8009cb8 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80099a8:	e01d      	b.n	80099e6 <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	7bfa      	ldrb	r2, [r7, #15]
 80099ae:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 80099b2:	7bfb      	ldrb	r3, [r7, #15]
 80099b4:	4619      	mov	r1, r3
 80099b6:	6878      	ldr	r0, [r7, #4]
 80099b8:	f000 fe43 	bl	800a642 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 80099bc:	6878      	ldr	r0, [r7, #4]
 80099be:	f000 fa43 	bl	8009e48 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 80099c2:	7bfb      	ldrb	r3, [r7, #15]
 80099c4:	2b00      	cmp	r3, #0
 80099c6:	d004      	beq.n	80099d2 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	2202      	movs	r2, #2
 80099cc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80099d0:	e009      	b.n	80099e6 <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	2201      	movs	r2, #1
 80099d6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80099da:	e004      	b.n	80099e6 <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80099dc:	6839      	ldr	r1, [r7, #0]
 80099de:	6878      	ldr	r0, [r7, #4]
 80099e0:	f000 f96a 	bl	8009cb8 <USBD_CtlError>
  }
}
 80099e4:	bf00      	nop
 80099e6:	bf00      	nop
 80099e8:	3710      	adds	r7, #16
 80099ea:	46bd      	mov	sp, r7
 80099ec:	bd80      	pop	{r7, pc}
	...

080099f0 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80099f0:	b580      	push	{r7, lr}
 80099f2:	b082      	sub	sp, #8
 80099f4:	af00      	add	r7, sp, #0
 80099f6:	6078      	str	r0, [r7, #4]
 80099f8:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80099fa:	683b      	ldr	r3, [r7, #0]
 80099fc:	885b      	ldrh	r3, [r3, #2]
 80099fe:	b2da      	uxtb	r2, r3
 8009a00:	4b41      	ldr	r3, [pc, #260]	@ (8009b08 <USBD_SetConfig+0x118>)
 8009a02:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8009a04:	4b40      	ldr	r3, [pc, #256]	@ (8009b08 <USBD_SetConfig+0x118>)
 8009a06:	781b      	ldrb	r3, [r3, #0]
 8009a08:	2b01      	cmp	r3, #1
 8009a0a:	d904      	bls.n	8009a16 <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 8009a0c:	6839      	ldr	r1, [r7, #0]
 8009a0e:	6878      	ldr	r0, [r7, #4]
 8009a10:	f000 f952 	bl	8009cb8 <USBD_CtlError>
 8009a14:	e075      	b.n	8009b02 <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009a1c:	2b02      	cmp	r3, #2
 8009a1e:	d002      	beq.n	8009a26 <USBD_SetConfig+0x36>
 8009a20:	2b03      	cmp	r3, #3
 8009a22:	d023      	beq.n	8009a6c <USBD_SetConfig+0x7c>
 8009a24:	e062      	b.n	8009aec <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 8009a26:	4b38      	ldr	r3, [pc, #224]	@ (8009b08 <USBD_SetConfig+0x118>)
 8009a28:	781b      	ldrb	r3, [r3, #0]
 8009a2a:	2b00      	cmp	r3, #0
 8009a2c:	d01a      	beq.n	8009a64 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 8009a2e:	4b36      	ldr	r3, [pc, #216]	@ (8009b08 <USBD_SetConfig+0x118>)
 8009a30:	781b      	ldrb	r3, [r3, #0]
 8009a32:	461a      	mov	r2, r3
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	2203      	movs	r2, #3
 8009a3c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8009a40:	4b31      	ldr	r3, [pc, #196]	@ (8009b08 <USBD_SetConfig+0x118>)
 8009a42:	781b      	ldrb	r3, [r3, #0]
 8009a44:	4619      	mov	r1, r3
 8009a46:	6878      	ldr	r0, [r7, #4]
 8009a48:	f7ff f9e7 	bl	8008e1a <USBD_SetClassConfig>
 8009a4c:	4603      	mov	r3, r0
 8009a4e:	2b02      	cmp	r3, #2
 8009a50:	d104      	bne.n	8009a5c <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 8009a52:	6839      	ldr	r1, [r7, #0]
 8009a54:	6878      	ldr	r0, [r7, #4]
 8009a56:	f000 f92f 	bl	8009cb8 <USBD_CtlError>
            return;
 8009a5a:	e052      	b.n	8009b02 <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 8009a5c:	6878      	ldr	r0, [r7, #4]
 8009a5e:	f000 f9f3 	bl	8009e48 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8009a62:	e04e      	b.n	8009b02 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8009a64:	6878      	ldr	r0, [r7, #4]
 8009a66:	f000 f9ef 	bl	8009e48 <USBD_CtlSendStatus>
        break;
 8009a6a:	e04a      	b.n	8009b02 <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 8009a6c:	4b26      	ldr	r3, [pc, #152]	@ (8009b08 <USBD_SetConfig+0x118>)
 8009a6e:	781b      	ldrb	r3, [r3, #0]
 8009a70:	2b00      	cmp	r3, #0
 8009a72:	d112      	bne.n	8009a9a <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	2202      	movs	r2, #2
 8009a78:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          pdev->dev_config = cfgidx;
 8009a7c:	4b22      	ldr	r3, [pc, #136]	@ (8009b08 <USBD_SetConfig+0x118>)
 8009a7e:	781b      	ldrb	r3, [r3, #0]
 8009a80:	461a      	mov	r2, r3
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 8009a86:	4b20      	ldr	r3, [pc, #128]	@ (8009b08 <USBD_SetConfig+0x118>)
 8009a88:	781b      	ldrb	r3, [r3, #0]
 8009a8a:	4619      	mov	r1, r3
 8009a8c:	6878      	ldr	r0, [r7, #4]
 8009a8e:	f7ff f9e3 	bl	8008e58 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 8009a92:	6878      	ldr	r0, [r7, #4]
 8009a94:	f000 f9d8 	bl	8009e48 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8009a98:	e033      	b.n	8009b02 <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 8009a9a:	4b1b      	ldr	r3, [pc, #108]	@ (8009b08 <USBD_SetConfig+0x118>)
 8009a9c:	781b      	ldrb	r3, [r3, #0]
 8009a9e:	461a      	mov	r2, r3
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	685b      	ldr	r3, [r3, #4]
 8009aa4:	429a      	cmp	r2, r3
 8009aa6:	d01d      	beq.n	8009ae4 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	685b      	ldr	r3, [r3, #4]
 8009aac:	b2db      	uxtb	r3, r3
 8009aae:	4619      	mov	r1, r3
 8009ab0:	6878      	ldr	r0, [r7, #4]
 8009ab2:	f7ff f9d1 	bl	8008e58 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 8009ab6:	4b14      	ldr	r3, [pc, #80]	@ (8009b08 <USBD_SetConfig+0x118>)
 8009ab8:	781b      	ldrb	r3, [r3, #0]
 8009aba:	461a      	mov	r2, r3
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8009ac0:	4b11      	ldr	r3, [pc, #68]	@ (8009b08 <USBD_SetConfig+0x118>)
 8009ac2:	781b      	ldrb	r3, [r3, #0]
 8009ac4:	4619      	mov	r1, r3
 8009ac6:	6878      	ldr	r0, [r7, #4]
 8009ac8:	f7ff f9a7 	bl	8008e1a <USBD_SetClassConfig>
 8009acc:	4603      	mov	r3, r0
 8009ace:	2b02      	cmp	r3, #2
 8009ad0:	d104      	bne.n	8009adc <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 8009ad2:	6839      	ldr	r1, [r7, #0]
 8009ad4:	6878      	ldr	r0, [r7, #4]
 8009ad6:	f000 f8ef 	bl	8009cb8 <USBD_CtlError>
            return;
 8009ada:	e012      	b.n	8009b02 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8009adc:	6878      	ldr	r0, [r7, #4]
 8009ade:	f000 f9b3 	bl	8009e48 <USBD_CtlSendStatus>
        break;
 8009ae2:	e00e      	b.n	8009b02 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8009ae4:	6878      	ldr	r0, [r7, #4]
 8009ae6:	f000 f9af 	bl	8009e48 <USBD_CtlSendStatus>
        break;
 8009aea:	e00a      	b.n	8009b02 <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 8009aec:	6839      	ldr	r1, [r7, #0]
 8009aee:	6878      	ldr	r0, [r7, #4]
 8009af0:	f000 f8e2 	bl	8009cb8 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 8009af4:	4b04      	ldr	r3, [pc, #16]	@ (8009b08 <USBD_SetConfig+0x118>)
 8009af6:	781b      	ldrb	r3, [r3, #0]
 8009af8:	4619      	mov	r1, r3
 8009afa:	6878      	ldr	r0, [r7, #4]
 8009afc:	f7ff f9ac 	bl	8008e58 <USBD_ClrClassConfig>
        break;
 8009b00:	bf00      	nop
    }
  }
}
 8009b02:	3708      	adds	r7, #8
 8009b04:	46bd      	mov	sp, r7
 8009b06:	bd80      	pop	{r7, pc}
 8009b08:	20000398 	.word	0x20000398

08009b0c <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009b0c:	b580      	push	{r7, lr}
 8009b0e:	b082      	sub	sp, #8
 8009b10:	af00      	add	r7, sp, #0
 8009b12:	6078      	str	r0, [r7, #4]
 8009b14:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8009b16:	683b      	ldr	r3, [r7, #0]
 8009b18:	88db      	ldrh	r3, [r3, #6]
 8009b1a:	2b01      	cmp	r3, #1
 8009b1c:	d004      	beq.n	8009b28 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8009b1e:	6839      	ldr	r1, [r7, #0]
 8009b20:	6878      	ldr	r0, [r7, #4]
 8009b22:	f000 f8c9 	bl	8009cb8 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8009b26:	e022      	b.n	8009b6e <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009b2e:	2b02      	cmp	r3, #2
 8009b30:	dc02      	bgt.n	8009b38 <USBD_GetConfig+0x2c>
 8009b32:	2b00      	cmp	r3, #0
 8009b34:	dc03      	bgt.n	8009b3e <USBD_GetConfig+0x32>
 8009b36:	e015      	b.n	8009b64 <USBD_GetConfig+0x58>
 8009b38:	2b03      	cmp	r3, #3
 8009b3a:	d00b      	beq.n	8009b54 <USBD_GetConfig+0x48>
 8009b3c:	e012      	b.n	8009b64 <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	2200      	movs	r2, #0
 8009b42:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 8009b44:	687b      	ldr	r3, [r7, #4]
 8009b46:	3308      	adds	r3, #8
 8009b48:	2201      	movs	r2, #1
 8009b4a:	4619      	mov	r1, r3
 8009b4c:	6878      	ldr	r0, [r7, #4]
 8009b4e:	f000 f91d 	bl	8009d8c <USBD_CtlSendData>
        break;
 8009b52:	e00c      	b.n	8009b6e <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	3304      	adds	r3, #4
 8009b58:	2201      	movs	r2, #1
 8009b5a:	4619      	mov	r1, r3
 8009b5c:	6878      	ldr	r0, [r7, #4]
 8009b5e:	f000 f915 	bl	8009d8c <USBD_CtlSendData>
        break;
 8009b62:	e004      	b.n	8009b6e <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 8009b64:	6839      	ldr	r1, [r7, #0]
 8009b66:	6878      	ldr	r0, [r7, #4]
 8009b68:	f000 f8a6 	bl	8009cb8 <USBD_CtlError>
        break;
 8009b6c:	bf00      	nop
}
 8009b6e:	bf00      	nop
 8009b70:	3708      	adds	r7, #8
 8009b72:	46bd      	mov	sp, r7
 8009b74:	bd80      	pop	{r7, pc}

08009b76 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009b76:	b580      	push	{r7, lr}
 8009b78:	b082      	sub	sp, #8
 8009b7a:	af00      	add	r7, sp, #0
 8009b7c:	6078      	str	r0, [r7, #4]
 8009b7e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009b86:	3b01      	subs	r3, #1
 8009b88:	2b02      	cmp	r3, #2
 8009b8a:	d81e      	bhi.n	8009bca <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8009b8c:	683b      	ldr	r3, [r7, #0]
 8009b8e:	88db      	ldrh	r3, [r3, #6]
 8009b90:	2b02      	cmp	r3, #2
 8009b92:	d004      	beq.n	8009b9e <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 8009b94:	6839      	ldr	r1, [r7, #0]
 8009b96:	6878      	ldr	r0, [r7, #4]
 8009b98:	f000 f88e 	bl	8009cb8 <USBD_CtlError>
        break;
 8009b9c:	e01a      	b.n	8009bd4 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8009b9e:	687b      	ldr	r3, [r7, #4]
 8009ba0:	2201      	movs	r2, #1
 8009ba2:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8009baa:	2b00      	cmp	r3, #0
 8009bac:	d005      	beq.n	8009bba <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	68db      	ldr	r3, [r3, #12]
 8009bb2:	f043 0202 	orr.w	r2, r3, #2
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	330c      	adds	r3, #12
 8009bbe:	2202      	movs	r2, #2
 8009bc0:	4619      	mov	r1, r3
 8009bc2:	6878      	ldr	r0, [r7, #4]
 8009bc4:	f000 f8e2 	bl	8009d8c <USBD_CtlSendData>
      break;
 8009bc8:	e004      	b.n	8009bd4 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 8009bca:	6839      	ldr	r1, [r7, #0]
 8009bcc:	6878      	ldr	r0, [r7, #4]
 8009bce:	f000 f873 	bl	8009cb8 <USBD_CtlError>
      break;
 8009bd2:	bf00      	nop
  }
}
 8009bd4:	bf00      	nop
 8009bd6:	3708      	adds	r7, #8
 8009bd8:	46bd      	mov	sp, r7
 8009bda:	bd80      	pop	{r7, pc}

08009bdc <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8009bdc:	b580      	push	{r7, lr}
 8009bde:	b082      	sub	sp, #8
 8009be0:	af00      	add	r7, sp, #0
 8009be2:	6078      	str	r0, [r7, #4]
 8009be4:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009be6:	683b      	ldr	r3, [r7, #0]
 8009be8:	885b      	ldrh	r3, [r3, #2]
 8009bea:	2b01      	cmp	r3, #1
 8009bec:	d106      	bne.n	8009bfc <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	2201      	movs	r2, #1
 8009bf2:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    USBD_CtlSendStatus(pdev);
 8009bf6:	6878      	ldr	r0, [r7, #4]
 8009bf8:	f000 f926 	bl	8009e48 <USBD_CtlSendStatus>
  }
}
 8009bfc:	bf00      	nop
 8009bfe:	3708      	adds	r7, #8
 8009c00:	46bd      	mov	sp, r7
 8009c02:	bd80      	pop	{r7, pc}

08009c04 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8009c04:	b580      	push	{r7, lr}
 8009c06:	b082      	sub	sp, #8
 8009c08:	af00      	add	r7, sp, #0
 8009c0a:	6078      	str	r0, [r7, #4]
 8009c0c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009c14:	3b01      	subs	r3, #1
 8009c16:	2b02      	cmp	r3, #2
 8009c18:	d80b      	bhi.n	8009c32 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009c1a:	683b      	ldr	r3, [r7, #0]
 8009c1c:	885b      	ldrh	r3, [r3, #2]
 8009c1e:	2b01      	cmp	r3, #1
 8009c20:	d10c      	bne.n	8009c3c <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	2200      	movs	r2, #0
 8009c26:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        USBD_CtlSendStatus(pdev);
 8009c2a:	6878      	ldr	r0, [r7, #4]
 8009c2c:	f000 f90c 	bl	8009e48 <USBD_CtlSendStatus>
      }
      break;
 8009c30:	e004      	b.n	8009c3c <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 8009c32:	6839      	ldr	r1, [r7, #0]
 8009c34:	6878      	ldr	r0, [r7, #4]
 8009c36:	f000 f83f 	bl	8009cb8 <USBD_CtlError>
      break;
 8009c3a:	e000      	b.n	8009c3e <USBD_ClrFeature+0x3a>
      break;
 8009c3c:	bf00      	nop
  }
}
 8009c3e:	bf00      	nop
 8009c40:	3708      	adds	r7, #8
 8009c42:	46bd      	mov	sp, r7
 8009c44:	bd80      	pop	{r7, pc}

08009c46 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8009c46:	b480      	push	{r7}
 8009c48:	b083      	sub	sp, #12
 8009c4a:	af00      	add	r7, sp, #0
 8009c4c:	6078      	str	r0, [r7, #4]
 8009c4e:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 8009c50:	683b      	ldr	r3, [r7, #0]
 8009c52:	781a      	ldrb	r2, [r3, #0]
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 8009c58:	683b      	ldr	r3, [r7, #0]
 8009c5a:	785a      	ldrb	r2, [r3, #1]
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 8009c60:	683b      	ldr	r3, [r7, #0]
 8009c62:	3302      	adds	r3, #2
 8009c64:	781b      	ldrb	r3, [r3, #0]
 8009c66:	461a      	mov	r2, r3
 8009c68:	683b      	ldr	r3, [r7, #0]
 8009c6a:	3303      	adds	r3, #3
 8009c6c:	781b      	ldrb	r3, [r3, #0]
 8009c6e:	021b      	lsls	r3, r3, #8
 8009c70:	b29b      	uxth	r3, r3
 8009c72:	4413      	add	r3, r2
 8009c74:	b29a      	uxth	r2, r3
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 8009c7a:	683b      	ldr	r3, [r7, #0]
 8009c7c:	3304      	adds	r3, #4
 8009c7e:	781b      	ldrb	r3, [r3, #0]
 8009c80:	461a      	mov	r2, r3
 8009c82:	683b      	ldr	r3, [r7, #0]
 8009c84:	3305      	adds	r3, #5
 8009c86:	781b      	ldrb	r3, [r3, #0]
 8009c88:	021b      	lsls	r3, r3, #8
 8009c8a:	b29b      	uxth	r3, r3
 8009c8c:	4413      	add	r3, r2
 8009c8e:	b29a      	uxth	r2, r3
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 8009c94:	683b      	ldr	r3, [r7, #0]
 8009c96:	3306      	adds	r3, #6
 8009c98:	781b      	ldrb	r3, [r3, #0]
 8009c9a:	461a      	mov	r2, r3
 8009c9c:	683b      	ldr	r3, [r7, #0]
 8009c9e:	3307      	adds	r3, #7
 8009ca0:	781b      	ldrb	r3, [r3, #0]
 8009ca2:	021b      	lsls	r3, r3, #8
 8009ca4:	b29b      	uxth	r3, r3
 8009ca6:	4413      	add	r3, r2
 8009ca8:	b29a      	uxth	r2, r3
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	80da      	strh	r2, [r3, #6]

}
 8009cae:	bf00      	nop
 8009cb0:	370c      	adds	r7, #12
 8009cb2:	46bd      	mov	sp, r7
 8009cb4:	bc80      	pop	{r7}
 8009cb6:	4770      	bx	lr

08009cb8 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 8009cb8:	b580      	push	{r7, lr}
 8009cba:	b082      	sub	sp, #8
 8009cbc:	af00      	add	r7, sp, #0
 8009cbe:	6078      	str	r0, [r7, #4]
 8009cc0:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 8009cc2:	2180      	movs	r1, #128	@ 0x80
 8009cc4:	6878      	ldr	r0, [r7, #4]
 8009cc6:	f000 fc53 	bl	800a570 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 8009cca:	2100      	movs	r1, #0
 8009ccc:	6878      	ldr	r0, [r7, #4]
 8009cce:	f000 fc4f 	bl	800a570 <USBD_LL_StallEP>
}
 8009cd2:	bf00      	nop
 8009cd4:	3708      	adds	r7, #8
 8009cd6:	46bd      	mov	sp, r7
 8009cd8:	bd80      	pop	{r7, pc}

08009cda <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8009cda:	b580      	push	{r7, lr}
 8009cdc:	b086      	sub	sp, #24
 8009cde:	af00      	add	r7, sp, #0
 8009ce0:	60f8      	str	r0, [r7, #12]
 8009ce2:	60b9      	str	r1, [r7, #8]
 8009ce4:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8009ce6:	2300      	movs	r3, #0
 8009ce8:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 8009cea:	68fb      	ldr	r3, [r7, #12]
 8009cec:	2b00      	cmp	r3, #0
 8009cee:	d032      	beq.n	8009d56 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 8009cf0:	68f8      	ldr	r0, [r7, #12]
 8009cf2:	f000 f834 	bl	8009d5e <USBD_GetLen>
 8009cf6:	4603      	mov	r3, r0
 8009cf8:	3301      	adds	r3, #1
 8009cfa:	b29b      	uxth	r3, r3
 8009cfc:	005b      	lsls	r3, r3, #1
 8009cfe:	b29a      	uxth	r2, r3
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 8009d04:	7dfb      	ldrb	r3, [r7, #23]
 8009d06:	1c5a      	adds	r2, r3, #1
 8009d08:	75fa      	strb	r2, [r7, #23]
 8009d0a:	461a      	mov	r2, r3
 8009d0c:	68bb      	ldr	r3, [r7, #8]
 8009d0e:	4413      	add	r3, r2
 8009d10:	687a      	ldr	r2, [r7, #4]
 8009d12:	7812      	ldrb	r2, [r2, #0]
 8009d14:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 8009d16:	7dfb      	ldrb	r3, [r7, #23]
 8009d18:	1c5a      	adds	r2, r3, #1
 8009d1a:	75fa      	strb	r2, [r7, #23]
 8009d1c:	461a      	mov	r2, r3
 8009d1e:	68bb      	ldr	r3, [r7, #8]
 8009d20:	4413      	add	r3, r2
 8009d22:	2203      	movs	r2, #3
 8009d24:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 8009d26:	e012      	b.n	8009d4e <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 8009d28:	68fb      	ldr	r3, [r7, #12]
 8009d2a:	1c5a      	adds	r2, r3, #1
 8009d2c:	60fa      	str	r2, [r7, #12]
 8009d2e:	7dfa      	ldrb	r2, [r7, #23]
 8009d30:	1c51      	adds	r1, r2, #1
 8009d32:	75f9      	strb	r1, [r7, #23]
 8009d34:	4611      	mov	r1, r2
 8009d36:	68ba      	ldr	r2, [r7, #8]
 8009d38:	440a      	add	r2, r1
 8009d3a:	781b      	ldrb	r3, [r3, #0]
 8009d3c:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 8009d3e:	7dfb      	ldrb	r3, [r7, #23]
 8009d40:	1c5a      	adds	r2, r3, #1
 8009d42:	75fa      	strb	r2, [r7, #23]
 8009d44:	461a      	mov	r2, r3
 8009d46:	68bb      	ldr	r3, [r7, #8]
 8009d48:	4413      	add	r3, r2
 8009d4a:	2200      	movs	r2, #0
 8009d4c:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 8009d4e:	68fb      	ldr	r3, [r7, #12]
 8009d50:	781b      	ldrb	r3, [r3, #0]
 8009d52:	2b00      	cmp	r3, #0
 8009d54:	d1e8      	bne.n	8009d28 <USBD_GetString+0x4e>
    }
  }
}
 8009d56:	bf00      	nop
 8009d58:	3718      	adds	r7, #24
 8009d5a:	46bd      	mov	sp, r7
 8009d5c:	bd80      	pop	{r7, pc}

08009d5e <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8009d5e:	b480      	push	{r7}
 8009d60:	b085      	sub	sp, #20
 8009d62:	af00      	add	r7, sp, #0
 8009d64:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8009d66:	2300      	movs	r3, #0
 8009d68:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 8009d6a:	e005      	b.n	8009d78 <USBD_GetLen+0x1a>
  {
    len++;
 8009d6c:	7bfb      	ldrb	r3, [r7, #15]
 8009d6e:	3301      	adds	r3, #1
 8009d70:	73fb      	strb	r3, [r7, #15]
    buf++;
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	3301      	adds	r3, #1
 8009d76:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	781b      	ldrb	r3, [r3, #0]
 8009d7c:	2b00      	cmp	r3, #0
 8009d7e:	d1f5      	bne.n	8009d6c <USBD_GetLen+0xe>
  }

  return len;
 8009d80:	7bfb      	ldrb	r3, [r7, #15]
}
 8009d82:	4618      	mov	r0, r3
 8009d84:	3714      	adds	r7, #20
 8009d86:	46bd      	mov	sp, r7
 8009d88:	bc80      	pop	{r7}
 8009d8a:	4770      	bx	lr

08009d8c <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 8009d8c:	b580      	push	{r7, lr}
 8009d8e:	b084      	sub	sp, #16
 8009d90:	af00      	add	r7, sp, #0
 8009d92:	60f8      	str	r0, [r7, #12]
 8009d94:	60b9      	str	r1, [r7, #8]
 8009d96:	4613      	mov	r3, r2
 8009d98:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8009d9a:	68fb      	ldr	r3, [r7, #12]
 8009d9c:	2202      	movs	r2, #2
 8009d9e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8009da2:	88fa      	ldrh	r2, [r7, #6]
 8009da4:	68fb      	ldr	r3, [r7, #12]
 8009da6:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 8009da8:	88fa      	ldrh	r2, [r7, #6]
 8009daa:	68fb      	ldr	r3, [r7, #12]
 8009dac:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009dae:	88fb      	ldrh	r3, [r7, #6]
 8009db0:	68ba      	ldr	r2, [r7, #8]
 8009db2:	2100      	movs	r1, #0
 8009db4:	68f8      	ldr	r0, [r7, #12]
 8009db6:	f000 fc63 	bl	800a680 <USBD_LL_Transmit>

  return USBD_OK;
 8009dba:	2300      	movs	r3, #0
}
 8009dbc:	4618      	mov	r0, r3
 8009dbe:	3710      	adds	r7, #16
 8009dc0:	46bd      	mov	sp, r7
 8009dc2:	bd80      	pop	{r7, pc}

08009dc4 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 8009dc4:	b580      	push	{r7, lr}
 8009dc6:	b084      	sub	sp, #16
 8009dc8:	af00      	add	r7, sp, #0
 8009dca:	60f8      	str	r0, [r7, #12]
 8009dcc:	60b9      	str	r1, [r7, #8]
 8009dce:	4613      	mov	r3, r2
 8009dd0:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8009dd2:	88fb      	ldrh	r3, [r7, #6]
 8009dd4:	68ba      	ldr	r2, [r7, #8]
 8009dd6:	2100      	movs	r1, #0
 8009dd8:	68f8      	ldr	r0, [r7, #12]
 8009dda:	f000 fc51 	bl	800a680 <USBD_LL_Transmit>

  return USBD_OK;
 8009dde:	2300      	movs	r3, #0
}
 8009de0:	4618      	mov	r0, r3
 8009de2:	3710      	adds	r7, #16
 8009de4:	46bd      	mov	sp, r7
 8009de6:	bd80      	pop	{r7, pc}

08009de8 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 8009de8:	b580      	push	{r7, lr}
 8009dea:	b084      	sub	sp, #16
 8009dec:	af00      	add	r7, sp, #0
 8009dee:	60f8      	str	r0, [r7, #12]
 8009df0:	60b9      	str	r1, [r7, #8]
 8009df2:	4613      	mov	r3, r2
 8009df4:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8009df6:	68fb      	ldr	r3, [r7, #12]
 8009df8:	2203      	movs	r2, #3
 8009dfa:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8009dfe:	88fa      	ldrh	r2, [r7, #6]
 8009e00:	68fb      	ldr	r3, [r7, #12]
 8009e02:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
  pdev->ep_out[0].rem_length   = len;
 8009e06:	88fa      	ldrh	r2, [r7, #6]
 8009e08:	68fb      	ldr	r3, [r7, #12]
 8009e0a:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009e0e:	88fb      	ldrh	r3, [r7, #6]
 8009e10:	68ba      	ldr	r2, [r7, #8]
 8009e12:	2100      	movs	r1, #0
 8009e14:	68f8      	ldr	r0, [r7, #12]
 8009e16:	f000 fc56 	bl	800a6c6 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009e1a:	2300      	movs	r3, #0
}
 8009e1c:	4618      	mov	r0, r3
 8009e1e:	3710      	adds	r7, #16
 8009e20:	46bd      	mov	sp, r7
 8009e22:	bd80      	pop	{r7, pc}

08009e24 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 8009e24:	b580      	push	{r7, lr}
 8009e26:	b084      	sub	sp, #16
 8009e28:	af00      	add	r7, sp, #0
 8009e2a:	60f8      	str	r0, [r7, #12]
 8009e2c:	60b9      	str	r1, [r7, #8]
 8009e2e:	4613      	mov	r3, r2
 8009e30:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8009e32:	88fb      	ldrh	r3, [r7, #6]
 8009e34:	68ba      	ldr	r2, [r7, #8]
 8009e36:	2100      	movs	r1, #0
 8009e38:	68f8      	ldr	r0, [r7, #12]
 8009e3a:	f000 fc44 	bl	800a6c6 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009e3e:	2300      	movs	r3, #0
}
 8009e40:	4618      	mov	r0, r3
 8009e42:	3710      	adds	r7, #16
 8009e44:	46bd      	mov	sp, r7
 8009e46:	bd80      	pop	{r7, pc}

08009e48 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8009e48:	b580      	push	{r7, lr}
 8009e4a:	b082      	sub	sp, #8
 8009e4c:	af00      	add	r7, sp, #0
 8009e4e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	2204      	movs	r2, #4
 8009e54:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8009e58:	2300      	movs	r3, #0
 8009e5a:	2200      	movs	r2, #0
 8009e5c:	2100      	movs	r1, #0
 8009e5e:	6878      	ldr	r0, [r7, #4]
 8009e60:	f000 fc0e 	bl	800a680 <USBD_LL_Transmit>

  return USBD_OK;
 8009e64:	2300      	movs	r3, #0
}
 8009e66:	4618      	mov	r0, r3
 8009e68:	3708      	adds	r7, #8
 8009e6a:	46bd      	mov	sp, r7
 8009e6c:	bd80      	pop	{r7, pc}

08009e6e <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8009e6e:	b580      	push	{r7, lr}
 8009e70:	b082      	sub	sp, #8
 8009e72:	af00      	add	r7, sp, #0
 8009e74:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	2205      	movs	r2, #5
 8009e7a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009e7e:	2300      	movs	r3, #0
 8009e80:	2200      	movs	r2, #0
 8009e82:	2100      	movs	r1, #0
 8009e84:	6878      	ldr	r0, [r7, #4]
 8009e86:	f000 fc1e 	bl	800a6c6 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8009e8a:	2300      	movs	r3, #0
}
 8009e8c:	4618      	mov	r0, r3
 8009e8e:	3708      	adds	r7, #8
 8009e90:	46bd      	mov	sp, r7
 8009e92:	bd80      	pop	{r7, pc}

08009e94 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8009e94:	b580      	push	{r7, lr}
 8009e96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8009e98:	2200      	movs	r2, #0
 8009e9a:	4912      	ldr	r1, [pc, #72]	@ (8009ee4 <MX_USB_DEVICE_Init+0x50>)
 8009e9c:	4812      	ldr	r0, [pc, #72]	@ (8009ee8 <MX_USB_DEVICE_Init+0x54>)
 8009e9e:	f7fe ff62 	bl	8008d66 <USBD_Init>
 8009ea2:	4603      	mov	r3, r0
 8009ea4:	2b00      	cmp	r3, #0
 8009ea6:	d001      	beq.n	8009eac <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8009ea8:	f7f7 fc0c 	bl	80016c4 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8009eac:	490f      	ldr	r1, [pc, #60]	@ (8009eec <MX_USB_DEVICE_Init+0x58>)
 8009eae:	480e      	ldr	r0, [pc, #56]	@ (8009ee8 <MX_USB_DEVICE_Init+0x54>)
 8009eb0:	f7fe ff84 	bl	8008dbc <USBD_RegisterClass>
 8009eb4:	4603      	mov	r3, r0
 8009eb6:	2b00      	cmp	r3, #0
 8009eb8:	d001      	beq.n	8009ebe <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8009eba:	f7f7 fc03 	bl	80016c4 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8009ebe:	490c      	ldr	r1, [pc, #48]	@ (8009ef0 <MX_USB_DEVICE_Init+0x5c>)
 8009ec0:	4809      	ldr	r0, [pc, #36]	@ (8009ee8 <MX_USB_DEVICE_Init+0x54>)
 8009ec2:	f7fe feb5 	bl	8008c30 <USBD_CDC_RegisterInterface>
 8009ec6:	4603      	mov	r3, r0
 8009ec8:	2b00      	cmp	r3, #0
 8009eca:	d001      	beq.n	8009ed0 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8009ecc:	f7f7 fbfa 	bl	80016c4 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8009ed0:	4805      	ldr	r0, [pc, #20]	@ (8009ee8 <MX_USB_DEVICE_Init+0x54>)
 8009ed2:	f7fe ff8c 	bl	8008dee <USBD_Start>
 8009ed6:	4603      	mov	r3, r0
 8009ed8:	2b00      	cmp	r3, #0
 8009eda:	d001      	beq.n	8009ee0 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8009edc:	f7f7 fbf2 	bl	80016c4 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8009ee0:	bf00      	nop
 8009ee2:	bd80      	pop	{r7, pc}
 8009ee4:	200001a0 	.word	0x200001a0
 8009ee8:	2000039c 	.word	0x2000039c
 8009eec:	2000008c 	.word	0x2000008c
 8009ef0:	20000190 	.word	0x20000190

08009ef4 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8009ef4:	b580      	push	{r7, lr}
 8009ef6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8009ef8:	2200      	movs	r2, #0
 8009efa:	4905      	ldr	r1, [pc, #20]	@ (8009f10 <CDC_Init_FS+0x1c>)
 8009efc:	4805      	ldr	r0, [pc, #20]	@ (8009f14 <CDC_Init_FS+0x20>)
 8009efe:	f7fe fead 	bl	8008c5c <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8009f02:	4905      	ldr	r1, [pc, #20]	@ (8009f18 <CDC_Init_FS+0x24>)
 8009f04:	4803      	ldr	r0, [pc, #12]	@ (8009f14 <CDC_Init_FS+0x20>)
 8009f06:	f7fe fec2 	bl	8008c8e <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8009f0a:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8009f0c:	4618      	mov	r0, r3
 8009f0e:	bd80      	pop	{r7, pc}
 8009f10:	20000a60 	.word	0x20000a60
 8009f14:	2000039c 	.word	0x2000039c
 8009f18:	20000660 	.word	0x20000660

08009f1c <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8009f1c:	b480      	push	{r7}
 8009f1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8009f20:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8009f22:	4618      	mov	r0, r3
 8009f24:	46bd      	mov	sp, r7
 8009f26:	bc80      	pop	{r7}
 8009f28:	4770      	bx	lr
	...

08009f2c <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8009f2c:	b480      	push	{r7}
 8009f2e:	b083      	sub	sp, #12
 8009f30:	af00      	add	r7, sp, #0
 8009f32:	4603      	mov	r3, r0
 8009f34:	6039      	str	r1, [r7, #0]
 8009f36:	71fb      	strb	r3, [r7, #7]
 8009f38:	4613      	mov	r3, r2
 8009f3a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8009f3c:	79fb      	ldrb	r3, [r7, #7]
 8009f3e:	2b23      	cmp	r3, #35	@ 0x23
 8009f40:	d84a      	bhi.n	8009fd8 <CDC_Control_FS+0xac>
 8009f42:	a201      	add	r2, pc, #4	@ (adr r2, 8009f48 <CDC_Control_FS+0x1c>)
 8009f44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009f48:	08009fd9 	.word	0x08009fd9
 8009f4c:	08009fd9 	.word	0x08009fd9
 8009f50:	08009fd9 	.word	0x08009fd9
 8009f54:	08009fd9 	.word	0x08009fd9
 8009f58:	08009fd9 	.word	0x08009fd9
 8009f5c:	08009fd9 	.word	0x08009fd9
 8009f60:	08009fd9 	.word	0x08009fd9
 8009f64:	08009fd9 	.word	0x08009fd9
 8009f68:	08009fd9 	.word	0x08009fd9
 8009f6c:	08009fd9 	.word	0x08009fd9
 8009f70:	08009fd9 	.word	0x08009fd9
 8009f74:	08009fd9 	.word	0x08009fd9
 8009f78:	08009fd9 	.word	0x08009fd9
 8009f7c:	08009fd9 	.word	0x08009fd9
 8009f80:	08009fd9 	.word	0x08009fd9
 8009f84:	08009fd9 	.word	0x08009fd9
 8009f88:	08009fd9 	.word	0x08009fd9
 8009f8c:	08009fd9 	.word	0x08009fd9
 8009f90:	08009fd9 	.word	0x08009fd9
 8009f94:	08009fd9 	.word	0x08009fd9
 8009f98:	08009fd9 	.word	0x08009fd9
 8009f9c:	08009fd9 	.word	0x08009fd9
 8009fa0:	08009fd9 	.word	0x08009fd9
 8009fa4:	08009fd9 	.word	0x08009fd9
 8009fa8:	08009fd9 	.word	0x08009fd9
 8009fac:	08009fd9 	.word	0x08009fd9
 8009fb0:	08009fd9 	.word	0x08009fd9
 8009fb4:	08009fd9 	.word	0x08009fd9
 8009fb8:	08009fd9 	.word	0x08009fd9
 8009fbc:	08009fd9 	.word	0x08009fd9
 8009fc0:	08009fd9 	.word	0x08009fd9
 8009fc4:	08009fd9 	.word	0x08009fd9
 8009fc8:	08009fd9 	.word	0x08009fd9
 8009fcc:	08009fd9 	.word	0x08009fd9
 8009fd0:	08009fd9 	.word	0x08009fd9
 8009fd4:	08009fd9 	.word	0x08009fd9
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8009fd8:	bf00      	nop
  }

  return (USBD_OK);
 8009fda:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8009fdc:	4618      	mov	r0, r3
 8009fde:	370c      	adds	r7, #12
 8009fe0:	46bd      	mov	sp, r7
 8009fe2:	bc80      	pop	{r7}
 8009fe4:	4770      	bx	lr
 8009fe6:	bf00      	nop

08009fe8 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8009fe8:	b580      	push	{r7, lr}
 8009fea:	b082      	sub	sp, #8
 8009fec:	af00      	add	r7, sp, #0
 8009fee:	6078      	str	r0, [r7, #4]
 8009ff0:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8009ff2:	6879      	ldr	r1, [r7, #4]
 8009ff4:	4805      	ldr	r0, [pc, #20]	@ (800a00c <CDC_Receive_FS+0x24>)
 8009ff6:	f7fe fe4a 	bl	8008c8e <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8009ffa:	4804      	ldr	r0, [pc, #16]	@ (800a00c <CDC_Receive_FS+0x24>)
 8009ffc:	f7fe fe89 	bl	8008d12 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800a000:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800a002:	4618      	mov	r0, r3
 800a004:	3708      	adds	r7, #8
 800a006:	46bd      	mov	sp, r7
 800a008:	bd80      	pop	{r7, pc}
 800a00a:	bf00      	nop
 800a00c:	2000039c 	.word	0x2000039c

0800a010 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800a010:	b580      	push	{r7, lr}
 800a012:	b084      	sub	sp, #16
 800a014:	af00      	add	r7, sp, #0
 800a016:	6078      	str	r0, [r7, #4]
 800a018:	460b      	mov	r3, r1
 800a01a:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800a01c:	2300      	movs	r3, #0
 800a01e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800a020:	4b0d      	ldr	r3, [pc, #52]	@ (800a058 <CDC_Transmit_FS+0x48>)
 800a022:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a026:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800a028:	68bb      	ldr	r3, [r7, #8]
 800a02a:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800a02e:	2b00      	cmp	r3, #0
 800a030:	d001      	beq.n	800a036 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800a032:	2301      	movs	r3, #1
 800a034:	e00b      	b.n	800a04e <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800a036:	887b      	ldrh	r3, [r7, #2]
 800a038:	461a      	mov	r2, r3
 800a03a:	6879      	ldr	r1, [r7, #4]
 800a03c:	4806      	ldr	r0, [pc, #24]	@ (800a058 <CDC_Transmit_FS+0x48>)
 800a03e:	f7fe fe0d 	bl	8008c5c <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800a042:	4805      	ldr	r0, [pc, #20]	@ (800a058 <CDC_Transmit_FS+0x48>)
 800a044:	f7fe fe36 	bl	8008cb4 <USBD_CDC_TransmitPacket>
 800a048:	4603      	mov	r3, r0
 800a04a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800a04c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a04e:	4618      	mov	r0, r3
 800a050:	3710      	adds	r7, #16
 800a052:	46bd      	mov	sp, r7
 800a054:	bd80      	pop	{r7, pc}
 800a056:	bf00      	nop
 800a058:	2000039c 	.word	0x2000039c

0800a05c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a05c:	b480      	push	{r7}
 800a05e:	b083      	sub	sp, #12
 800a060:	af00      	add	r7, sp, #0
 800a062:	4603      	mov	r3, r0
 800a064:	6039      	str	r1, [r7, #0]
 800a066:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800a068:	683b      	ldr	r3, [r7, #0]
 800a06a:	2212      	movs	r2, #18
 800a06c:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800a06e:	4b03      	ldr	r3, [pc, #12]	@ (800a07c <USBD_FS_DeviceDescriptor+0x20>)
}
 800a070:	4618      	mov	r0, r3
 800a072:	370c      	adds	r7, #12
 800a074:	46bd      	mov	sp, r7
 800a076:	bc80      	pop	{r7}
 800a078:	4770      	bx	lr
 800a07a:	bf00      	nop
 800a07c:	200001bc 	.word	0x200001bc

0800a080 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a080:	b480      	push	{r7}
 800a082:	b083      	sub	sp, #12
 800a084:	af00      	add	r7, sp, #0
 800a086:	4603      	mov	r3, r0
 800a088:	6039      	str	r1, [r7, #0]
 800a08a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800a08c:	683b      	ldr	r3, [r7, #0]
 800a08e:	2204      	movs	r2, #4
 800a090:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800a092:	4b03      	ldr	r3, [pc, #12]	@ (800a0a0 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800a094:	4618      	mov	r0, r3
 800a096:	370c      	adds	r7, #12
 800a098:	46bd      	mov	sp, r7
 800a09a:	bc80      	pop	{r7}
 800a09c:	4770      	bx	lr
 800a09e:	bf00      	nop
 800a0a0:	200001d0 	.word	0x200001d0

0800a0a4 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a0a4:	b580      	push	{r7, lr}
 800a0a6:	b082      	sub	sp, #8
 800a0a8:	af00      	add	r7, sp, #0
 800a0aa:	4603      	mov	r3, r0
 800a0ac:	6039      	str	r1, [r7, #0]
 800a0ae:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a0b0:	79fb      	ldrb	r3, [r7, #7]
 800a0b2:	2b00      	cmp	r3, #0
 800a0b4:	d105      	bne.n	800a0c2 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a0b6:	683a      	ldr	r2, [r7, #0]
 800a0b8:	4907      	ldr	r1, [pc, #28]	@ (800a0d8 <USBD_FS_ProductStrDescriptor+0x34>)
 800a0ba:	4808      	ldr	r0, [pc, #32]	@ (800a0dc <USBD_FS_ProductStrDescriptor+0x38>)
 800a0bc:	f7ff fe0d 	bl	8009cda <USBD_GetString>
 800a0c0:	e004      	b.n	800a0cc <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a0c2:	683a      	ldr	r2, [r7, #0]
 800a0c4:	4904      	ldr	r1, [pc, #16]	@ (800a0d8 <USBD_FS_ProductStrDescriptor+0x34>)
 800a0c6:	4805      	ldr	r0, [pc, #20]	@ (800a0dc <USBD_FS_ProductStrDescriptor+0x38>)
 800a0c8:	f7ff fe07 	bl	8009cda <USBD_GetString>
  }
  return USBD_StrDesc;
 800a0cc:	4b02      	ldr	r3, [pc, #8]	@ (800a0d8 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800a0ce:	4618      	mov	r0, r3
 800a0d0:	3708      	adds	r7, #8
 800a0d2:	46bd      	mov	sp, r7
 800a0d4:	bd80      	pop	{r7, pc}
 800a0d6:	bf00      	nop
 800a0d8:	20000e60 	.word	0x20000e60
 800a0dc:	0800b14c 	.word	0x0800b14c

0800a0e0 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a0e0:	b580      	push	{r7, lr}
 800a0e2:	b082      	sub	sp, #8
 800a0e4:	af00      	add	r7, sp, #0
 800a0e6:	4603      	mov	r3, r0
 800a0e8:	6039      	str	r1, [r7, #0]
 800a0ea:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800a0ec:	683a      	ldr	r2, [r7, #0]
 800a0ee:	4904      	ldr	r1, [pc, #16]	@ (800a100 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800a0f0:	4804      	ldr	r0, [pc, #16]	@ (800a104 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800a0f2:	f7ff fdf2 	bl	8009cda <USBD_GetString>
  return USBD_StrDesc;
 800a0f6:	4b02      	ldr	r3, [pc, #8]	@ (800a100 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800a0f8:	4618      	mov	r0, r3
 800a0fa:	3708      	adds	r7, #8
 800a0fc:	46bd      	mov	sp, r7
 800a0fe:	bd80      	pop	{r7, pc}
 800a100:	20000e60 	.word	0x20000e60
 800a104:	0800b164 	.word	0x0800b164

0800a108 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a108:	b580      	push	{r7, lr}
 800a10a:	b082      	sub	sp, #8
 800a10c:	af00      	add	r7, sp, #0
 800a10e:	4603      	mov	r3, r0
 800a110:	6039      	str	r1, [r7, #0]
 800a112:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800a114:	683b      	ldr	r3, [r7, #0]
 800a116:	221a      	movs	r2, #26
 800a118:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800a11a:	f000 f843 	bl	800a1a4 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800a11e:	4b02      	ldr	r3, [pc, #8]	@ (800a128 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800a120:	4618      	mov	r0, r3
 800a122:	3708      	adds	r7, #8
 800a124:	46bd      	mov	sp, r7
 800a126:	bd80      	pop	{r7, pc}
 800a128:	200001d4 	.word	0x200001d4

0800a12c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a12c:	b580      	push	{r7, lr}
 800a12e:	b082      	sub	sp, #8
 800a130:	af00      	add	r7, sp, #0
 800a132:	4603      	mov	r3, r0
 800a134:	6039      	str	r1, [r7, #0]
 800a136:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800a138:	79fb      	ldrb	r3, [r7, #7]
 800a13a:	2b00      	cmp	r3, #0
 800a13c:	d105      	bne.n	800a14a <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a13e:	683a      	ldr	r2, [r7, #0]
 800a140:	4907      	ldr	r1, [pc, #28]	@ (800a160 <USBD_FS_ConfigStrDescriptor+0x34>)
 800a142:	4808      	ldr	r0, [pc, #32]	@ (800a164 <USBD_FS_ConfigStrDescriptor+0x38>)
 800a144:	f7ff fdc9 	bl	8009cda <USBD_GetString>
 800a148:	e004      	b.n	800a154 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a14a:	683a      	ldr	r2, [r7, #0]
 800a14c:	4904      	ldr	r1, [pc, #16]	@ (800a160 <USBD_FS_ConfigStrDescriptor+0x34>)
 800a14e:	4805      	ldr	r0, [pc, #20]	@ (800a164 <USBD_FS_ConfigStrDescriptor+0x38>)
 800a150:	f7ff fdc3 	bl	8009cda <USBD_GetString>
  }
  return USBD_StrDesc;
 800a154:	4b02      	ldr	r3, [pc, #8]	@ (800a160 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800a156:	4618      	mov	r0, r3
 800a158:	3708      	adds	r7, #8
 800a15a:	46bd      	mov	sp, r7
 800a15c:	bd80      	pop	{r7, pc}
 800a15e:	bf00      	nop
 800a160:	20000e60 	.word	0x20000e60
 800a164:	0800b178 	.word	0x0800b178

0800a168 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a168:	b580      	push	{r7, lr}
 800a16a:	b082      	sub	sp, #8
 800a16c:	af00      	add	r7, sp, #0
 800a16e:	4603      	mov	r3, r0
 800a170:	6039      	str	r1, [r7, #0]
 800a172:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a174:	79fb      	ldrb	r3, [r7, #7]
 800a176:	2b00      	cmp	r3, #0
 800a178:	d105      	bne.n	800a186 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a17a:	683a      	ldr	r2, [r7, #0]
 800a17c:	4907      	ldr	r1, [pc, #28]	@ (800a19c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a17e:	4808      	ldr	r0, [pc, #32]	@ (800a1a0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a180:	f7ff fdab 	bl	8009cda <USBD_GetString>
 800a184:	e004      	b.n	800a190 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a186:	683a      	ldr	r2, [r7, #0]
 800a188:	4904      	ldr	r1, [pc, #16]	@ (800a19c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a18a:	4805      	ldr	r0, [pc, #20]	@ (800a1a0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a18c:	f7ff fda5 	bl	8009cda <USBD_GetString>
  }
  return USBD_StrDesc;
 800a190:	4b02      	ldr	r3, [pc, #8]	@ (800a19c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800a192:	4618      	mov	r0, r3
 800a194:	3708      	adds	r7, #8
 800a196:	46bd      	mov	sp, r7
 800a198:	bd80      	pop	{r7, pc}
 800a19a:	bf00      	nop
 800a19c:	20000e60 	.word	0x20000e60
 800a1a0:	0800b184 	.word	0x0800b184

0800a1a4 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800a1a4:	b580      	push	{r7, lr}
 800a1a6:	b084      	sub	sp, #16
 800a1a8:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800a1aa:	4b0f      	ldr	r3, [pc, #60]	@ (800a1e8 <Get_SerialNum+0x44>)
 800a1ac:	681b      	ldr	r3, [r3, #0]
 800a1ae:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800a1b0:	4b0e      	ldr	r3, [pc, #56]	@ (800a1ec <Get_SerialNum+0x48>)
 800a1b2:	681b      	ldr	r3, [r3, #0]
 800a1b4:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800a1b6:	4b0e      	ldr	r3, [pc, #56]	@ (800a1f0 <Get_SerialNum+0x4c>)
 800a1b8:	681b      	ldr	r3, [r3, #0]
 800a1ba:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800a1bc:	68fa      	ldr	r2, [r7, #12]
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	4413      	add	r3, r2
 800a1c2:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800a1c4:	68fb      	ldr	r3, [r7, #12]
 800a1c6:	2b00      	cmp	r3, #0
 800a1c8:	d009      	beq.n	800a1de <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800a1ca:	2208      	movs	r2, #8
 800a1cc:	4909      	ldr	r1, [pc, #36]	@ (800a1f4 <Get_SerialNum+0x50>)
 800a1ce:	68f8      	ldr	r0, [r7, #12]
 800a1d0:	f000 f814 	bl	800a1fc <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800a1d4:	2204      	movs	r2, #4
 800a1d6:	4908      	ldr	r1, [pc, #32]	@ (800a1f8 <Get_SerialNum+0x54>)
 800a1d8:	68b8      	ldr	r0, [r7, #8]
 800a1da:	f000 f80f 	bl	800a1fc <IntToUnicode>
  }
}
 800a1de:	bf00      	nop
 800a1e0:	3710      	adds	r7, #16
 800a1e2:	46bd      	mov	sp, r7
 800a1e4:	bd80      	pop	{r7, pc}
 800a1e6:	bf00      	nop
 800a1e8:	1ffff7e8 	.word	0x1ffff7e8
 800a1ec:	1ffff7ec 	.word	0x1ffff7ec
 800a1f0:	1ffff7f0 	.word	0x1ffff7f0
 800a1f4:	200001d6 	.word	0x200001d6
 800a1f8:	200001e6 	.word	0x200001e6

0800a1fc <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800a1fc:	b480      	push	{r7}
 800a1fe:	b087      	sub	sp, #28
 800a200:	af00      	add	r7, sp, #0
 800a202:	60f8      	str	r0, [r7, #12]
 800a204:	60b9      	str	r1, [r7, #8]
 800a206:	4613      	mov	r3, r2
 800a208:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800a20a:	2300      	movs	r3, #0
 800a20c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800a20e:	2300      	movs	r3, #0
 800a210:	75fb      	strb	r3, [r7, #23]
 800a212:	e027      	b.n	800a264 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800a214:	68fb      	ldr	r3, [r7, #12]
 800a216:	0f1b      	lsrs	r3, r3, #28
 800a218:	2b09      	cmp	r3, #9
 800a21a:	d80b      	bhi.n	800a234 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800a21c:	68fb      	ldr	r3, [r7, #12]
 800a21e:	0f1b      	lsrs	r3, r3, #28
 800a220:	b2da      	uxtb	r2, r3
 800a222:	7dfb      	ldrb	r3, [r7, #23]
 800a224:	005b      	lsls	r3, r3, #1
 800a226:	4619      	mov	r1, r3
 800a228:	68bb      	ldr	r3, [r7, #8]
 800a22a:	440b      	add	r3, r1
 800a22c:	3230      	adds	r2, #48	@ 0x30
 800a22e:	b2d2      	uxtb	r2, r2
 800a230:	701a      	strb	r2, [r3, #0]
 800a232:	e00a      	b.n	800a24a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800a234:	68fb      	ldr	r3, [r7, #12]
 800a236:	0f1b      	lsrs	r3, r3, #28
 800a238:	b2da      	uxtb	r2, r3
 800a23a:	7dfb      	ldrb	r3, [r7, #23]
 800a23c:	005b      	lsls	r3, r3, #1
 800a23e:	4619      	mov	r1, r3
 800a240:	68bb      	ldr	r3, [r7, #8]
 800a242:	440b      	add	r3, r1
 800a244:	3237      	adds	r2, #55	@ 0x37
 800a246:	b2d2      	uxtb	r2, r2
 800a248:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800a24a:	68fb      	ldr	r3, [r7, #12]
 800a24c:	011b      	lsls	r3, r3, #4
 800a24e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800a250:	7dfb      	ldrb	r3, [r7, #23]
 800a252:	005b      	lsls	r3, r3, #1
 800a254:	3301      	adds	r3, #1
 800a256:	68ba      	ldr	r2, [r7, #8]
 800a258:	4413      	add	r3, r2
 800a25a:	2200      	movs	r2, #0
 800a25c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800a25e:	7dfb      	ldrb	r3, [r7, #23]
 800a260:	3301      	adds	r3, #1
 800a262:	75fb      	strb	r3, [r7, #23]
 800a264:	7dfa      	ldrb	r2, [r7, #23]
 800a266:	79fb      	ldrb	r3, [r7, #7]
 800a268:	429a      	cmp	r2, r3
 800a26a:	d3d3      	bcc.n	800a214 <IntToUnicode+0x18>
  }
}
 800a26c:	bf00      	nop
 800a26e:	bf00      	nop
 800a270:	371c      	adds	r7, #28
 800a272:	46bd      	mov	sp, r7
 800a274:	bc80      	pop	{r7}
 800a276:	4770      	bx	lr

0800a278 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800a278:	b580      	push	{r7, lr}
 800a27a:	b084      	sub	sp, #16
 800a27c:	af00      	add	r7, sp, #0
 800a27e:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	681b      	ldr	r3, [r3, #0]
 800a284:	4a0d      	ldr	r2, [pc, #52]	@ (800a2bc <HAL_PCD_MspInit+0x44>)
 800a286:	4293      	cmp	r3, r2
 800a288:	d113      	bne.n	800a2b2 <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800a28a:	4b0d      	ldr	r3, [pc, #52]	@ (800a2c0 <HAL_PCD_MspInit+0x48>)
 800a28c:	69db      	ldr	r3, [r3, #28]
 800a28e:	4a0c      	ldr	r2, [pc, #48]	@ (800a2c0 <HAL_PCD_MspInit+0x48>)
 800a290:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800a294:	61d3      	str	r3, [r2, #28]
 800a296:	4b0a      	ldr	r3, [pc, #40]	@ (800a2c0 <HAL_PCD_MspInit+0x48>)
 800a298:	69db      	ldr	r3, [r3, #28]
 800a29a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a29e:	60fb      	str	r3, [r7, #12]
 800a2a0:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 800a2a2:	2200      	movs	r2, #0
 800a2a4:	2100      	movs	r1, #0
 800a2a6:	2014      	movs	r0, #20
 800a2a8:	f7f8 f9a7 	bl	80025fa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 800a2ac:	2014      	movs	r0, #20
 800a2ae:	f7f8 f9c0 	bl	8002632 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800a2b2:	bf00      	nop
 800a2b4:	3710      	adds	r7, #16
 800a2b6:	46bd      	mov	sp, r7
 800a2b8:	bd80      	pop	{r7, pc}
 800a2ba:	bf00      	nop
 800a2bc:	40005c00 	.word	0x40005c00
 800a2c0:	40021000 	.word	0x40021000

0800a2c4 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a2c4:	b580      	push	{r7, lr}
 800a2c6:	b082      	sub	sp, #8
 800a2c8:	af00      	add	r7, sp, #0
 800a2ca:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 800a2d8:	4619      	mov	r1, r3
 800a2da:	4610      	mov	r0, r2
 800a2dc:	f7fe fdcf 	bl	8008e7e <USBD_LL_SetupStage>
}
 800a2e0:	bf00      	nop
 800a2e2:	3708      	adds	r7, #8
 800a2e4:	46bd      	mov	sp, r7
 800a2e6:	bd80      	pop	{r7, pc}

0800a2e8 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a2e8:	b580      	push	{r7, lr}
 800a2ea:	b082      	sub	sp, #8
 800a2ec:	af00      	add	r7, sp, #0
 800a2ee:	6078      	str	r0, [r7, #4]
 800a2f0:	460b      	mov	r3, r1
 800a2f2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	f8d3 02d4 	ldr.w	r0, [r3, #724]	@ 0x2d4
 800a2fa:	78fa      	ldrb	r2, [r7, #3]
 800a2fc:	6879      	ldr	r1, [r7, #4]
 800a2fe:	4613      	mov	r3, r2
 800a300:	009b      	lsls	r3, r3, #2
 800a302:	4413      	add	r3, r2
 800a304:	00db      	lsls	r3, r3, #3
 800a306:	440b      	add	r3, r1
 800a308:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800a30c:	681a      	ldr	r2, [r3, #0]
 800a30e:	78fb      	ldrb	r3, [r7, #3]
 800a310:	4619      	mov	r1, r3
 800a312:	f7fe fe01 	bl	8008f18 <USBD_LL_DataOutStage>
}
 800a316:	bf00      	nop
 800a318:	3708      	adds	r7, #8
 800a31a:	46bd      	mov	sp, r7
 800a31c:	bd80      	pop	{r7, pc}

0800a31e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a31e:	b580      	push	{r7, lr}
 800a320:	b082      	sub	sp, #8
 800a322:	af00      	add	r7, sp, #0
 800a324:	6078      	str	r0, [r7, #4]
 800a326:	460b      	mov	r3, r1
 800a328:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	f8d3 02d4 	ldr.w	r0, [r3, #724]	@ 0x2d4
 800a330:	78fa      	ldrb	r2, [r7, #3]
 800a332:	6879      	ldr	r1, [r7, #4]
 800a334:	4613      	mov	r3, r2
 800a336:	009b      	lsls	r3, r3, #2
 800a338:	4413      	add	r3, r2
 800a33a:	00db      	lsls	r3, r3, #3
 800a33c:	440b      	add	r3, r1
 800a33e:	3324      	adds	r3, #36	@ 0x24
 800a340:	681a      	ldr	r2, [r3, #0]
 800a342:	78fb      	ldrb	r3, [r7, #3]
 800a344:	4619      	mov	r1, r3
 800a346:	f7fe fe58 	bl	8008ffa <USBD_LL_DataInStage>
}
 800a34a:	bf00      	nop
 800a34c:	3708      	adds	r7, #8
 800a34e:	46bd      	mov	sp, r7
 800a350:	bd80      	pop	{r7, pc}

0800a352 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a352:	b580      	push	{r7, lr}
 800a354:	b082      	sub	sp, #8
 800a356:	af00      	add	r7, sp, #0
 800a358:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a360:	4618      	mov	r0, r3
 800a362:	f7fe ff68 	bl	8009236 <USBD_LL_SOF>
}
 800a366:	bf00      	nop
 800a368:	3708      	adds	r7, #8
 800a36a:	46bd      	mov	sp, r7
 800a36c:	bd80      	pop	{r7, pc}

0800a36e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a36e:	b580      	push	{r7, lr}
 800a370:	b084      	sub	sp, #16
 800a372:	af00      	add	r7, sp, #0
 800a374:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800a376:	2301      	movs	r3, #1
 800a378:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	799b      	ldrb	r3, [r3, #6]
 800a37e:	2b02      	cmp	r3, #2
 800a380:	d001      	beq.n	800a386 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800a382:	f7f7 f99f 	bl	80016c4 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a38c:	7bfa      	ldrb	r2, [r7, #15]
 800a38e:	4611      	mov	r1, r2
 800a390:	4618      	mov	r0, r3
 800a392:	f7fe ff18 	bl	80091c6 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a39c:	4618      	mov	r0, r3
 800a39e:	f7fe fed1 	bl	8009144 <USBD_LL_Reset>
}
 800a3a2:	bf00      	nop
 800a3a4:	3710      	adds	r7, #16
 800a3a6:	46bd      	mov	sp, r7
 800a3a8:	bd80      	pop	{r7, pc}
	...

0800a3ac <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a3ac:	b580      	push	{r7, lr}
 800a3ae:	b082      	sub	sp, #8
 800a3b0:	af00      	add	r7, sp, #0
 800a3b2:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a3ba:	4618      	mov	r0, r3
 800a3bc:	f7fe ff12 	bl	80091e4 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	7a9b      	ldrb	r3, [r3, #10]
 800a3c4:	2b00      	cmp	r3, #0
 800a3c6:	d005      	beq.n	800a3d4 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800a3c8:	4b04      	ldr	r3, [pc, #16]	@ (800a3dc <HAL_PCD_SuspendCallback+0x30>)
 800a3ca:	691b      	ldr	r3, [r3, #16]
 800a3cc:	4a03      	ldr	r2, [pc, #12]	@ (800a3dc <HAL_PCD_SuspendCallback+0x30>)
 800a3ce:	f043 0306 	orr.w	r3, r3, #6
 800a3d2:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800a3d4:	bf00      	nop
 800a3d6:	3708      	adds	r7, #8
 800a3d8:	46bd      	mov	sp, r7
 800a3da:	bd80      	pop	{r7, pc}
 800a3dc:	e000ed00 	.word	0xe000ed00

0800a3e0 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a3e0:	b580      	push	{r7, lr}
 800a3e2:	b082      	sub	sp, #8
 800a3e4:	af00      	add	r7, sp, #0
 800a3e6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800a3ee:	4618      	mov	r0, r3
 800a3f0:	f7fe ff0c 	bl	800920c <USBD_LL_Resume>
}
 800a3f4:	bf00      	nop
 800a3f6:	3708      	adds	r7, #8
 800a3f8:	46bd      	mov	sp, r7
 800a3fa:	bd80      	pop	{r7, pc}

0800a3fc <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800a3fc:	b580      	push	{r7, lr}
 800a3fe:	b082      	sub	sp, #8
 800a400:	af00      	add	r7, sp, #0
 800a402:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 800a404:	4a28      	ldr	r2, [pc, #160]	@ (800a4a8 <USBD_LL_Init+0xac>)
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	f8c2 32d4 	str.w	r3, [r2, #724]	@ 0x2d4
  pdev->pData = &hpcd_USB_FS;
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	4a26      	ldr	r2, [pc, #152]	@ (800a4a8 <USBD_LL_Init+0xac>)
 800a410:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  hpcd_USB_FS.Instance = USB;
 800a414:	4b24      	ldr	r3, [pc, #144]	@ (800a4a8 <USBD_LL_Init+0xac>)
 800a416:	4a25      	ldr	r2, [pc, #148]	@ (800a4ac <USBD_LL_Init+0xb0>)
 800a418:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800a41a:	4b23      	ldr	r3, [pc, #140]	@ (800a4a8 <USBD_LL_Init+0xac>)
 800a41c:	2208      	movs	r2, #8
 800a41e:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800a420:	4b21      	ldr	r3, [pc, #132]	@ (800a4a8 <USBD_LL_Init+0xac>)
 800a422:	2202      	movs	r2, #2
 800a424:	719a      	strb	r2, [r3, #6]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800a426:	4b20      	ldr	r3, [pc, #128]	@ (800a4a8 <USBD_LL_Init+0xac>)
 800a428:	2200      	movs	r2, #0
 800a42a:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800a42c:	4b1e      	ldr	r3, [pc, #120]	@ (800a4a8 <USBD_LL_Init+0xac>)
 800a42e:	2200      	movs	r2, #0
 800a430:	72da      	strb	r2, [r3, #11]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800a432:	4b1d      	ldr	r3, [pc, #116]	@ (800a4a8 <USBD_LL_Init+0xac>)
 800a434:	2200      	movs	r2, #0
 800a436:	731a      	strb	r2, [r3, #12]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800a438:	481b      	ldr	r0, [pc, #108]	@ (800a4a8 <USBD_LL_Init+0xac>)
 800a43a:	f7f8 faca 	bl	80029d2 <HAL_PCD_Init>
 800a43e:	4603      	mov	r3, r0
 800a440:	2b00      	cmp	r3, #0
 800a442:	d001      	beq.n	800a448 <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 800a444:	f7f7 f93e 	bl	80016c4 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800a44e:	2318      	movs	r3, #24
 800a450:	2200      	movs	r2, #0
 800a452:	2100      	movs	r1, #0
 800a454:	f7f9 ffdb 	bl	800440e <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800a45e:	2358      	movs	r3, #88	@ 0x58
 800a460:	2200      	movs	r2, #0
 800a462:	2180      	movs	r1, #128	@ 0x80
 800a464:	f7f9 ffd3 	bl	800440e <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800a468:	687b      	ldr	r3, [r7, #4]
 800a46a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800a46e:	23c0      	movs	r3, #192	@ 0xc0
 800a470:	2200      	movs	r2, #0
 800a472:	2181      	movs	r1, #129	@ 0x81
 800a474:	f7f9 ffcb 	bl	800440e <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800a47e:	f44f 7388 	mov.w	r3, #272	@ 0x110
 800a482:	2200      	movs	r2, #0
 800a484:	2101      	movs	r1, #1
 800a486:	f7f9 ffc2 	bl	800440e <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800a490:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800a494:	2200      	movs	r2, #0
 800a496:	2182      	movs	r1, #130	@ 0x82
 800a498:	f7f9 ffb9 	bl	800440e <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800a49c:	2300      	movs	r3, #0
}
 800a49e:	4618      	mov	r0, r3
 800a4a0:	3708      	adds	r7, #8
 800a4a2:	46bd      	mov	sp, r7
 800a4a4:	bd80      	pop	{r7, pc}
 800a4a6:	bf00      	nop
 800a4a8:	20001060 	.word	0x20001060
 800a4ac:	40005c00 	.word	0x40005c00

0800a4b0 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800a4b0:	b580      	push	{r7, lr}
 800a4b2:	b084      	sub	sp, #16
 800a4b4:	af00      	add	r7, sp, #0
 800a4b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a4b8:	2300      	movs	r3, #0
 800a4ba:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a4bc:	2300      	movs	r3, #0
 800a4be:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800a4c6:	4618      	mov	r0, r3
 800a4c8:	f7f8 fb79 	bl	8002bbe <HAL_PCD_Start>
 800a4cc:	4603      	mov	r3, r0
 800a4ce:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a4d0:	7bfb      	ldrb	r3, [r7, #15]
 800a4d2:	4618      	mov	r0, r3
 800a4d4:	f000 f94e 	bl	800a774 <USBD_Get_USB_Status>
 800a4d8:	4603      	mov	r3, r0
 800a4da:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a4dc:	7bbb      	ldrb	r3, [r7, #14]
}
 800a4de:	4618      	mov	r0, r3
 800a4e0:	3710      	adds	r7, #16
 800a4e2:	46bd      	mov	sp, r7
 800a4e4:	bd80      	pop	{r7, pc}

0800a4e6 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800a4e6:	b580      	push	{r7, lr}
 800a4e8:	b084      	sub	sp, #16
 800a4ea:	af00      	add	r7, sp, #0
 800a4ec:	6078      	str	r0, [r7, #4]
 800a4ee:	4608      	mov	r0, r1
 800a4f0:	4611      	mov	r1, r2
 800a4f2:	461a      	mov	r2, r3
 800a4f4:	4603      	mov	r3, r0
 800a4f6:	70fb      	strb	r3, [r7, #3]
 800a4f8:	460b      	mov	r3, r1
 800a4fa:	70bb      	strb	r3, [r7, #2]
 800a4fc:	4613      	mov	r3, r2
 800a4fe:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a500:	2300      	movs	r3, #0
 800a502:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a504:	2300      	movs	r3, #0
 800a506:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800a50e:	78bb      	ldrb	r3, [r7, #2]
 800a510:	883a      	ldrh	r2, [r7, #0]
 800a512:	78f9      	ldrb	r1, [r7, #3]
 800a514:	f7f8 fccd 	bl	8002eb2 <HAL_PCD_EP_Open>
 800a518:	4603      	mov	r3, r0
 800a51a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a51c:	7bfb      	ldrb	r3, [r7, #15]
 800a51e:	4618      	mov	r0, r3
 800a520:	f000 f928 	bl	800a774 <USBD_Get_USB_Status>
 800a524:	4603      	mov	r3, r0
 800a526:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a528:	7bbb      	ldrb	r3, [r7, #14]
}
 800a52a:	4618      	mov	r0, r3
 800a52c:	3710      	adds	r7, #16
 800a52e:	46bd      	mov	sp, r7
 800a530:	bd80      	pop	{r7, pc}

0800a532 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a532:	b580      	push	{r7, lr}
 800a534:	b084      	sub	sp, #16
 800a536:	af00      	add	r7, sp, #0
 800a538:	6078      	str	r0, [r7, #4]
 800a53a:	460b      	mov	r3, r1
 800a53c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a53e:	2300      	movs	r3, #0
 800a540:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a542:	2300      	movs	r3, #0
 800a544:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800a54c:	78fa      	ldrb	r2, [r7, #3]
 800a54e:	4611      	mov	r1, r2
 800a550:	4618      	mov	r0, r3
 800a552:	f7f8 fd0b 	bl	8002f6c <HAL_PCD_EP_Close>
 800a556:	4603      	mov	r3, r0
 800a558:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a55a:	7bfb      	ldrb	r3, [r7, #15]
 800a55c:	4618      	mov	r0, r3
 800a55e:	f000 f909 	bl	800a774 <USBD_Get_USB_Status>
 800a562:	4603      	mov	r3, r0
 800a564:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a566:	7bbb      	ldrb	r3, [r7, #14]
}
 800a568:	4618      	mov	r0, r3
 800a56a:	3710      	adds	r7, #16
 800a56c:	46bd      	mov	sp, r7
 800a56e:	bd80      	pop	{r7, pc}

0800a570 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a570:	b580      	push	{r7, lr}
 800a572:	b084      	sub	sp, #16
 800a574:	af00      	add	r7, sp, #0
 800a576:	6078      	str	r0, [r7, #4]
 800a578:	460b      	mov	r3, r1
 800a57a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a57c:	2300      	movs	r3, #0
 800a57e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a580:	2300      	movs	r3, #0
 800a582:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800a58a:	78fa      	ldrb	r2, [r7, #3]
 800a58c:	4611      	mov	r1, r2
 800a58e:	4618      	mov	r0, r3
 800a590:	f7f8 fdb3 	bl	80030fa <HAL_PCD_EP_SetStall>
 800a594:	4603      	mov	r3, r0
 800a596:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a598:	7bfb      	ldrb	r3, [r7, #15]
 800a59a:	4618      	mov	r0, r3
 800a59c:	f000 f8ea 	bl	800a774 <USBD_Get_USB_Status>
 800a5a0:	4603      	mov	r3, r0
 800a5a2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a5a4:	7bbb      	ldrb	r3, [r7, #14]
}
 800a5a6:	4618      	mov	r0, r3
 800a5a8:	3710      	adds	r7, #16
 800a5aa:	46bd      	mov	sp, r7
 800a5ac:	bd80      	pop	{r7, pc}

0800a5ae <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a5ae:	b580      	push	{r7, lr}
 800a5b0:	b084      	sub	sp, #16
 800a5b2:	af00      	add	r7, sp, #0
 800a5b4:	6078      	str	r0, [r7, #4]
 800a5b6:	460b      	mov	r3, r1
 800a5b8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a5ba:	2300      	movs	r3, #0
 800a5bc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a5be:	2300      	movs	r3, #0
 800a5c0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800a5c8:	78fa      	ldrb	r2, [r7, #3]
 800a5ca:	4611      	mov	r1, r2
 800a5cc:	4618      	mov	r0, r3
 800a5ce:	f7f8 fdf4 	bl	80031ba <HAL_PCD_EP_ClrStall>
 800a5d2:	4603      	mov	r3, r0
 800a5d4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a5d6:	7bfb      	ldrb	r3, [r7, #15]
 800a5d8:	4618      	mov	r0, r3
 800a5da:	f000 f8cb 	bl	800a774 <USBD_Get_USB_Status>
 800a5de:	4603      	mov	r3, r0
 800a5e0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a5e2:	7bbb      	ldrb	r3, [r7, #14]
}
 800a5e4:	4618      	mov	r0, r3
 800a5e6:	3710      	adds	r7, #16
 800a5e8:	46bd      	mov	sp, r7
 800a5ea:	bd80      	pop	{r7, pc}

0800a5ec <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a5ec:	b480      	push	{r7}
 800a5ee:	b085      	sub	sp, #20
 800a5f0:	af00      	add	r7, sp, #0
 800a5f2:	6078      	str	r0, [r7, #4]
 800a5f4:	460b      	mov	r3, r1
 800a5f6:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800a5fe:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800a600:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a604:	2b00      	cmp	r3, #0
 800a606:	da0b      	bge.n	800a620 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800a608:	78fb      	ldrb	r3, [r7, #3]
 800a60a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a60e:	68f9      	ldr	r1, [r7, #12]
 800a610:	4613      	mov	r3, r2
 800a612:	009b      	lsls	r3, r3, #2
 800a614:	4413      	add	r3, r2
 800a616:	00db      	lsls	r3, r3, #3
 800a618:	440b      	add	r3, r1
 800a61a:	3312      	adds	r3, #18
 800a61c:	781b      	ldrb	r3, [r3, #0]
 800a61e:	e00b      	b.n	800a638 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800a620:	78fb      	ldrb	r3, [r7, #3]
 800a622:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a626:	68f9      	ldr	r1, [r7, #12]
 800a628:	4613      	mov	r3, r2
 800a62a:	009b      	lsls	r3, r3, #2
 800a62c:	4413      	add	r3, r2
 800a62e:	00db      	lsls	r3, r3, #3
 800a630:	440b      	add	r3, r1
 800a632:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 800a636:	781b      	ldrb	r3, [r3, #0]
  }
}
 800a638:	4618      	mov	r0, r3
 800a63a:	3714      	adds	r7, #20
 800a63c:	46bd      	mov	sp, r7
 800a63e:	bc80      	pop	{r7}
 800a640:	4770      	bx	lr

0800a642 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800a642:	b580      	push	{r7, lr}
 800a644:	b084      	sub	sp, #16
 800a646:	af00      	add	r7, sp, #0
 800a648:	6078      	str	r0, [r7, #4]
 800a64a:	460b      	mov	r3, r1
 800a64c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a64e:	2300      	movs	r3, #0
 800a650:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a652:	2300      	movs	r3, #0
 800a654:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800a65c:	78fa      	ldrb	r2, [r7, #3]
 800a65e:	4611      	mov	r1, r2
 800a660:	4618      	mov	r0, r3
 800a662:	f7f8 fc02 	bl	8002e6a <HAL_PCD_SetAddress>
 800a666:	4603      	mov	r3, r0
 800a668:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a66a:	7bfb      	ldrb	r3, [r7, #15]
 800a66c:	4618      	mov	r0, r3
 800a66e:	f000 f881 	bl	800a774 <USBD_Get_USB_Status>
 800a672:	4603      	mov	r3, r0
 800a674:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a676:	7bbb      	ldrb	r3, [r7, #14]
}
 800a678:	4618      	mov	r0, r3
 800a67a:	3710      	adds	r7, #16
 800a67c:	46bd      	mov	sp, r7
 800a67e:	bd80      	pop	{r7, pc}

0800a680 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800a680:	b580      	push	{r7, lr}
 800a682:	b086      	sub	sp, #24
 800a684:	af00      	add	r7, sp, #0
 800a686:	60f8      	str	r0, [r7, #12]
 800a688:	607a      	str	r2, [r7, #4]
 800a68a:	461a      	mov	r2, r3
 800a68c:	460b      	mov	r3, r1
 800a68e:	72fb      	strb	r3, [r7, #11]
 800a690:	4613      	mov	r3, r2
 800a692:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a694:	2300      	movs	r3, #0
 800a696:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a698:	2300      	movs	r3, #0
 800a69a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800a69c:	68fb      	ldr	r3, [r7, #12]
 800a69e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800a6a2:	893b      	ldrh	r3, [r7, #8]
 800a6a4:	7af9      	ldrb	r1, [r7, #11]
 800a6a6:	687a      	ldr	r2, [r7, #4]
 800a6a8:	f7f8 fcf0 	bl	800308c <HAL_PCD_EP_Transmit>
 800a6ac:	4603      	mov	r3, r0
 800a6ae:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a6b0:	7dfb      	ldrb	r3, [r7, #23]
 800a6b2:	4618      	mov	r0, r3
 800a6b4:	f000 f85e 	bl	800a774 <USBD_Get_USB_Status>
 800a6b8:	4603      	mov	r3, r0
 800a6ba:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800a6bc:	7dbb      	ldrb	r3, [r7, #22]
}
 800a6be:	4618      	mov	r0, r3
 800a6c0:	3718      	adds	r7, #24
 800a6c2:	46bd      	mov	sp, r7
 800a6c4:	bd80      	pop	{r7, pc}

0800a6c6 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800a6c6:	b580      	push	{r7, lr}
 800a6c8:	b086      	sub	sp, #24
 800a6ca:	af00      	add	r7, sp, #0
 800a6cc:	60f8      	str	r0, [r7, #12]
 800a6ce:	607a      	str	r2, [r7, #4]
 800a6d0:	461a      	mov	r2, r3
 800a6d2:	460b      	mov	r3, r1
 800a6d4:	72fb      	strb	r3, [r7, #11]
 800a6d6:	4613      	mov	r3, r2
 800a6d8:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a6da:	2300      	movs	r3, #0
 800a6dc:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a6de:	2300      	movs	r3, #0
 800a6e0:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800a6e2:	68fb      	ldr	r3, [r7, #12]
 800a6e4:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800a6e8:	893b      	ldrh	r3, [r7, #8]
 800a6ea:	7af9      	ldrb	r1, [r7, #11]
 800a6ec:	687a      	ldr	r2, [r7, #4]
 800a6ee:	f7f8 fc85 	bl	8002ffc <HAL_PCD_EP_Receive>
 800a6f2:	4603      	mov	r3, r0
 800a6f4:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a6f6:	7dfb      	ldrb	r3, [r7, #23]
 800a6f8:	4618      	mov	r0, r3
 800a6fa:	f000 f83b 	bl	800a774 <USBD_Get_USB_Status>
 800a6fe:	4603      	mov	r3, r0
 800a700:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800a702:	7dbb      	ldrb	r3, [r7, #22]
}
 800a704:	4618      	mov	r0, r3
 800a706:	3718      	adds	r7, #24
 800a708:	46bd      	mov	sp, r7
 800a70a:	bd80      	pop	{r7, pc}

0800a70c <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a70c:	b580      	push	{r7, lr}
 800a70e:	b082      	sub	sp, #8
 800a710:	af00      	add	r7, sp, #0
 800a712:	6078      	str	r0, [r7, #4]
 800a714:	460b      	mov	r3, r1
 800a716:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800a71e:	78fa      	ldrb	r2, [r7, #3]
 800a720:	4611      	mov	r1, r2
 800a722:	4618      	mov	r0, r3
 800a724:	f7f8 fc9b 	bl	800305e <HAL_PCD_EP_GetRxCount>
 800a728:	4603      	mov	r3, r0
}
 800a72a:	4618      	mov	r0, r3
 800a72c:	3708      	adds	r7, #8
 800a72e:	46bd      	mov	sp, r7
 800a730:	bd80      	pop	{r7, pc}
	...

0800a734 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800a734:	b480      	push	{r7}
 800a736:	b083      	sub	sp, #12
 800a738:	af00      	add	r7, sp, #0
 800a73a:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800a73c:	4b02      	ldr	r3, [pc, #8]	@ (800a748 <USBD_static_malloc+0x14>)
}
 800a73e:	4618      	mov	r0, r3
 800a740:	370c      	adds	r7, #12
 800a742:	46bd      	mov	sp, r7
 800a744:	bc80      	pop	{r7}
 800a746:	4770      	bx	lr
 800a748:	20001338 	.word	0x20001338

0800a74c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800a74c:	b480      	push	{r7}
 800a74e:	b083      	sub	sp, #12
 800a750:	af00      	add	r7, sp, #0
 800a752:	6078      	str	r0, [r7, #4]

}
 800a754:	bf00      	nop
 800a756:	370c      	adds	r7, #12
 800a758:	46bd      	mov	sp, r7
 800a75a:	bc80      	pop	{r7}
 800a75c:	4770      	bx	lr

0800a75e <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a75e:	b480      	push	{r7}
 800a760:	b083      	sub	sp, #12
 800a762:	af00      	add	r7, sp, #0
 800a764:	6078      	str	r0, [r7, #4]
 800a766:	460b      	mov	r3, r1
 800a768:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 800a76a:	bf00      	nop
 800a76c:	370c      	adds	r7, #12
 800a76e:	46bd      	mov	sp, r7
 800a770:	bc80      	pop	{r7}
 800a772:	4770      	bx	lr

0800a774 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800a774:	b480      	push	{r7}
 800a776:	b085      	sub	sp, #20
 800a778:	af00      	add	r7, sp, #0
 800a77a:	4603      	mov	r3, r0
 800a77c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a77e:	2300      	movs	r3, #0
 800a780:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800a782:	79fb      	ldrb	r3, [r7, #7]
 800a784:	2b03      	cmp	r3, #3
 800a786:	d817      	bhi.n	800a7b8 <USBD_Get_USB_Status+0x44>
 800a788:	a201      	add	r2, pc, #4	@ (adr r2, 800a790 <USBD_Get_USB_Status+0x1c>)
 800a78a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a78e:	bf00      	nop
 800a790:	0800a7a1 	.word	0x0800a7a1
 800a794:	0800a7a7 	.word	0x0800a7a7
 800a798:	0800a7ad 	.word	0x0800a7ad
 800a79c:	0800a7b3 	.word	0x0800a7b3
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800a7a0:	2300      	movs	r3, #0
 800a7a2:	73fb      	strb	r3, [r7, #15]
    break;
 800a7a4:	e00b      	b.n	800a7be <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800a7a6:	2302      	movs	r3, #2
 800a7a8:	73fb      	strb	r3, [r7, #15]
    break;
 800a7aa:	e008      	b.n	800a7be <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800a7ac:	2301      	movs	r3, #1
 800a7ae:	73fb      	strb	r3, [r7, #15]
    break;
 800a7b0:	e005      	b.n	800a7be <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800a7b2:	2302      	movs	r3, #2
 800a7b4:	73fb      	strb	r3, [r7, #15]
    break;
 800a7b6:	e002      	b.n	800a7be <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800a7b8:	2302      	movs	r3, #2
 800a7ba:	73fb      	strb	r3, [r7, #15]
    break;
 800a7bc:	bf00      	nop
  }
  return usb_status;
 800a7be:	7bfb      	ldrb	r3, [r7, #15]
}
 800a7c0:	4618      	mov	r0, r3
 800a7c2:	3714      	adds	r7, #20
 800a7c4:	46bd      	mov	sp, r7
 800a7c6:	bc80      	pop	{r7}
 800a7c8:	4770      	bx	lr
 800a7ca:	bf00      	nop

0800a7cc <siprintf>:
 800a7cc:	b40e      	push	{r1, r2, r3}
 800a7ce:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800a7d2:	b500      	push	{lr}
 800a7d4:	b09c      	sub	sp, #112	@ 0x70
 800a7d6:	ab1d      	add	r3, sp, #116	@ 0x74
 800a7d8:	9002      	str	r0, [sp, #8]
 800a7da:	9006      	str	r0, [sp, #24]
 800a7dc:	9107      	str	r1, [sp, #28]
 800a7de:	9104      	str	r1, [sp, #16]
 800a7e0:	4808      	ldr	r0, [pc, #32]	@ (800a804 <siprintf+0x38>)
 800a7e2:	4909      	ldr	r1, [pc, #36]	@ (800a808 <siprintf+0x3c>)
 800a7e4:	f853 2b04 	ldr.w	r2, [r3], #4
 800a7e8:	9105      	str	r1, [sp, #20]
 800a7ea:	6800      	ldr	r0, [r0, #0]
 800a7ec:	a902      	add	r1, sp, #8
 800a7ee:	9301      	str	r3, [sp, #4]
 800a7f0:	f000 f992 	bl	800ab18 <_svfiprintf_r>
 800a7f4:	2200      	movs	r2, #0
 800a7f6:	9b02      	ldr	r3, [sp, #8]
 800a7f8:	701a      	strb	r2, [r3, #0]
 800a7fa:	b01c      	add	sp, #112	@ 0x70
 800a7fc:	f85d eb04 	ldr.w	lr, [sp], #4
 800a800:	b003      	add	sp, #12
 800a802:	4770      	bx	lr
 800a804:	200001f0 	.word	0x200001f0
 800a808:	ffff0208 	.word	0xffff0208

0800a80c <memset>:
 800a80c:	4603      	mov	r3, r0
 800a80e:	4402      	add	r2, r0
 800a810:	4293      	cmp	r3, r2
 800a812:	d100      	bne.n	800a816 <memset+0xa>
 800a814:	4770      	bx	lr
 800a816:	f803 1b01 	strb.w	r1, [r3], #1
 800a81a:	e7f9      	b.n	800a810 <memset+0x4>

0800a81c <__errno>:
 800a81c:	4b01      	ldr	r3, [pc, #4]	@ (800a824 <__errno+0x8>)
 800a81e:	6818      	ldr	r0, [r3, #0]
 800a820:	4770      	bx	lr
 800a822:	bf00      	nop
 800a824:	200001f0 	.word	0x200001f0

0800a828 <__libc_init_array>:
 800a828:	b570      	push	{r4, r5, r6, lr}
 800a82a:	2600      	movs	r6, #0
 800a82c:	4d0c      	ldr	r5, [pc, #48]	@ (800a860 <__libc_init_array+0x38>)
 800a82e:	4c0d      	ldr	r4, [pc, #52]	@ (800a864 <__libc_init_array+0x3c>)
 800a830:	1b64      	subs	r4, r4, r5
 800a832:	10a4      	asrs	r4, r4, #2
 800a834:	42a6      	cmp	r6, r4
 800a836:	d109      	bne.n	800a84c <__libc_init_array+0x24>
 800a838:	f000 fc78 	bl	800b12c <_init>
 800a83c:	2600      	movs	r6, #0
 800a83e:	4d0a      	ldr	r5, [pc, #40]	@ (800a868 <__libc_init_array+0x40>)
 800a840:	4c0a      	ldr	r4, [pc, #40]	@ (800a86c <__libc_init_array+0x44>)
 800a842:	1b64      	subs	r4, r4, r5
 800a844:	10a4      	asrs	r4, r4, #2
 800a846:	42a6      	cmp	r6, r4
 800a848:	d105      	bne.n	800a856 <__libc_init_array+0x2e>
 800a84a:	bd70      	pop	{r4, r5, r6, pc}
 800a84c:	f855 3b04 	ldr.w	r3, [r5], #4
 800a850:	4798      	blx	r3
 800a852:	3601      	adds	r6, #1
 800a854:	e7ee      	b.n	800a834 <__libc_init_array+0xc>
 800a856:	f855 3b04 	ldr.w	r3, [r5], #4
 800a85a:	4798      	blx	r3
 800a85c:	3601      	adds	r6, #1
 800a85e:	e7f2      	b.n	800a846 <__libc_init_array+0x1e>
 800a860:	0800b1f4 	.word	0x0800b1f4
 800a864:	0800b1f4 	.word	0x0800b1f4
 800a868:	0800b1f4 	.word	0x0800b1f4
 800a86c:	0800b1f8 	.word	0x0800b1f8

0800a870 <__retarget_lock_acquire_recursive>:
 800a870:	4770      	bx	lr

0800a872 <__retarget_lock_release_recursive>:
 800a872:	4770      	bx	lr

0800a874 <_free_r>:
 800a874:	b538      	push	{r3, r4, r5, lr}
 800a876:	4605      	mov	r5, r0
 800a878:	2900      	cmp	r1, #0
 800a87a:	d040      	beq.n	800a8fe <_free_r+0x8a>
 800a87c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a880:	1f0c      	subs	r4, r1, #4
 800a882:	2b00      	cmp	r3, #0
 800a884:	bfb8      	it	lt
 800a886:	18e4      	addlt	r4, r4, r3
 800a888:	f000 f8de 	bl	800aa48 <__malloc_lock>
 800a88c:	4a1c      	ldr	r2, [pc, #112]	@ (800a900 <_free_r+0x8c>)
 800a88e:	6813      	ldr	r3, [r2, #0]
 800a890:	b933      	cbnz	r3, 800a8a0 <_free_r+0x2c>
 800a892:	6063      	str	r3, [r4, #4]
 800a894:	6014      	str	r4, [r2, #0]
 800a896:	4628      	mov	r0, r5
 800a898:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a89c:	f000 b8da 	b.w	800aa54 <__malloc_unlock>
 800a8a0:	42a3      	cmp	r3, r4
 800a8a2:	d908      	bls.n	800a8b6 <_free_r+0x42>
 800a8a4:	6820      	ldr	r0, [r4, #0]
 800a8a6:	1821      	adds	r1, r4, r0
 800a8a8:	428b      	cmp	r3, r1
 800a8aa:	bf01      	itttt	eq
 800a8ac:	6819      	ldreq	r1, [r3, #0]
 800a8ae:	685b      	ldreq	r3, [r3, #4]
 800a8b0:	1809      	addeq	r1, r1, r0
 800a8b2:	6021      	streq	r1, [r4, #0]
 800a8b4:	e7ed      	b.n	800a892 <_free_r+0x1e>
 800a8b6:	461a      	mov	r2, r3
 800a8b8:	685b      	ldr	r3, [r3, #4]
 800a8ba:	b10b      	cbz	r3, 800a8c0 <_free_r+0x4c>
 800a8bc:	42a3      	cmp	r3, r4
 800a8be:	d9fa      	bls.n	800a8b6 <_free_r+0x42>
 800a8c0:	6811      	ldr	r1, [r2, #0]
 800a8c2:	1850      	adds	r0, r2, r1
 800a8c4:	42a0      	cmp	r0, r4
 800a8c6:	d10b      	bne.n	800a8e0 <_free_r+0x6c>
 800a8c8:	6820      	ldr	r0, [r4, #0]
 800a8ca:	4401      	add	r1, r0
 800a8cc:	1850      	adds	r0, r2, r1
 800a8ce:	4283      	cmp	r3, r0
 800a8d0:	6011      	str	r1, [r2, #0]
 800a8d2:	d1e0      	bne.n	800a896 <_free_r+0x22>
 800a8d4:	6818      	ldr	r0, [r3, #0]
 800a8d6:	685b      	ldr	r3, [r3, #4]
 800a8d8:	4408      	add	r0, r1
 800a8da:	6010      	str	r0, [r2, #0]
 800a8dc:	6053      	str	r3, [r2, #4]
 800a8de:	e7da      	b.n	800a896 <_free_r+0x22>
 800a8e0:	d902      	bls.n	800a8e8 <_free_r+0x74>
 800a8e2:	230c      	movs	r3, #12
 800a8e4:	602b      	str	r3, [r5, #0]
 800a8e6:	e7d6      	b.n	800a896 <_free_r+0x22>
 800a8e8:	6820      	ldr	r0, [r4, #0]
 800a8ea:	1821      	adds	r1, r4, r0
 800a8ec:	428b      	cmp	r3, r1
 800a8ee:	bf01      	itttt	eq
 800a8f0:	6819      	ldreq	r1, [r3, #0]
 800a8f2:	685b      	ldreq	r3, [r3, #4]
 800a8f4:	1809      	addeq	r1, r1, r0
 800a8f6:	6021      	streq	r1, [r4, #0]
 800a8f8:	6063      	str	r3, [r4, #4]
 800a8fa:	6054      	str	r4, [r2, #4]
 800a8fc:	e7cb      	b.n	800a896 <_free_r+0x22>
 800a8fe:	bd38      	pop	{r3, r4, r5, pc}
 800a900:	2000169c 	.word	0x2000169c

0800a904 <sbrk_aligned>:
 800a904:	b570      	push	{r4, r5, r6, lr}
 800a906:	4e0f      	ldr	r6, [pc, #60]	@ (800a944 <sbrk_aligned+0x40>)
 800a908:	460c      	mov	r4, r1
 800a90a:	6831      	ldr	r1, [r6, #0]
 800a90c:	4605      	mov	r5, r0
 800a90e:	b911      	cbnz	r1, 800a916 <sbrk_aligned+0x12>
 800a910:	f000 fbaa 	bl	800b068 <_sbrk_r>
 800a914:	6030      	str	r0, [r6, #0]
 800a916:	4621      	mov	r1, r4
 800a918:	4628      	mov	r0, r5
 800a91a:	f000 fba5 	bl	800b068 <_sbrk_r>
 800a91e:	1c43      	adds	r3, r0, #1
 800a920:	d103      	bne.n	800a92a <sbrk_aligned+0x26>
 800a922:	f04f 34ff 	mov.w	r4, #4294967295
 800a926:	4620      	mov	r0, r4
 800a928:	bd70      	pop	{r4, r5, r6, pc}
 800a92a:	1cc4      	adds	r4, r0, #3
 800a92c:	f024 0403 	bic.w	r4, r4, #3
 800a930:	42a0      	cmp	r0, r4
 800a932:	d0f8      	beq.n	800a926 <sbrk_aligned+0x22>
 800a934:	1a21      	subs	r1, r4, r0
 800a936:	4628      	mov	r0, r5
 800a938:	f000 fb96 	bl	800b068 <_sbrk_r>
 800a93c:	3001      	adds	r0, #1
 800a93e:	d1f2      	bne.n	800a926 <sbrk_aligned+0x22>
 800a940:	e7ef      	b.n	800a922 <sbrk_aligned+0x1e>
 800a942:	bf00      	nop
 800a944:	20001698 	.word	0x20001698

0800a948 <_malloc_r>:
 800a948:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a94c:	1ccd      	adds	r5, r1, #3
 800a94e:	f025 0503 	bic.w	r5, r5, #3
 800a952:	3508      	adds	r5, #8
 800a954:	2d0c      	cmp	r5, #12
 800a956:	bf38      	it	cc
 800a958:	250c      	movcc	r5, #12
 800a95a:	2d00      	cmp	r5, #0
 800a95c:	4606      	mov	r6, r0
 800a95e:	db01      	blt.n	800a964 <_malloc_r+0x1c>
 800a960:	42a9      	cmp	r1, r5
 800a962:	d904      	bls.n	800a96e <_malloc_r+0x26>
 800a964:	230c      	movs	r3, #12
 800a966:	6033      	str	r3, [r6, #0]
 800a968:	2000      	movs	r0, #0
 800a96a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a96e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800aa44 <_malloc_r+0xfc>
 800a972:	f000 f869 	bl	800aa48 <__malloc_lock>
 800a976:	f8d8 3000 	ldr.w	r3, [r8]
 800a97a:	461c      	mov	r4, r3
 800a97c:	bb44      	cbnz	r4, 800a9d0 <_malloc_r+0x88>
 800a97e:	4629      	mov	r1, r5
 800a980:	4630      	mov	r0, r6
 800a982:	f7ff ffbf 	bl	800a904 <sbrk_aligned>
 800a986:	1c43      	adds	r3, r0, #1
 800a988:	4604      	mov	r4, r0
 800a98a:	d158      	bne.n	800aa3e <_malloc_r+0xf6>
 800a98c:	f8d8 4000 	ldr.w	r4, [r8]
 800a990:	4627      	mov	r7, r4
 800a992:	2f00      	cmp	r7, #0
 800a994:	d143      	bne.n	800aa1e <_malloc_r+0xd6>
 800a996:	2c00      	cmp	r4, #0
 800a998:	d04b      	beq.n	800aa32 <_malloc_r+0xea>
 800a99a:	6823      	ldr	r3, [r4, #0]
 800a99c:	4639      	mov	r1, r7
 800a99e:	4630      	mov	r0, r6
 800a9a0:	eb04 0903 	add.w	r9, r4, r3
 800a9a4:	f000 fb60 	bl	800b068 <_sbrk_r>
 800a9a8:	4581      	cmp	r9, r0
 800a9aa:	d142      	bne.n	800aa32 <_malloc_r+0xea>
 800a9ac:	6821      	ldr	r1, [r4, #0]
 800a9ae:	4630      	mov	r0, r6
 800a9b0:	1a6d      	subs	r5, r5, r1
 800a9b2:	4629      	mov	r1, r5
 800a9b4:	f7ff ffa6 	bl	800a904 <sbrk_aligned>
 800a9b8:	3001      	adds	r0, #1
 800a9ba:	d03a      	beq.n	800aa32 <_malloc_r+0xea>
 800a9bc:	6823      	ldr	r3, [r4, #0]
 800a9be:	442b      	add	r3, r5
 800a9c0:	6023      	str	r3, [r4, #0]
 800a9c2:	f8d8 3000 	ldr.w	r3, [r8]
 800a9c6:	685a      	ldr	r2, [r3, #4]
 800a9c8:	bb62      	cbnz	r2, 800aa24 <_malloc_r+0xdc>
 800a9ca:	f8c8 7000 	str.w	r7, [r8]
 800a9ce:	e00f      	b.n	800a9f0 <_malloc_r+0xa8>
 800a9d0:	6822      	ldr	r2, [r4, #0]
 800a9d2:	1b52      	subs	r2, r2, r5
 800a9d4:	d420      	bmi.n	800aa18 <_malloc_r+0xd0>
 800a9d6:	2a0b      	cmp	r2, #11
 800a9d8:	d917      	bls.n	800aa0a <_malloc_r+0xc2>
 800a9da:	1961      	adds	r1, r4, r5
 800a9dc:	42a3      	cmp	r3, r4
 800a9de:	6025      	str	r5, [r4, #0]
 800a9e0:	bf18      	it	ne
 800a9e2:	6059      	strne	r1, [r3, #4]
 800a9e4:	6863      	ldr	r3, [r4, #4]
 800a9e6:	bf08      	it	eq
 800a9e8:	f8c8 1000 	streq.w	r1, [r8]
 800a9ec:	5162      	str	r2, [r4, r5]
 800a9ee:	604b      	str	r3, [r1, #4]
 800a9f0:	4630      	mov	r0, r6
 800a9f2:	f000 f82f 	bl	800aa54 <__malloc_unlock>
 800a9f6:	f104 000b 	add.w	r0, r4, #11
 800a9fa:	1d23      	adds	r3, r4, #4
 800a9fc:	f020 0007 	bic.w	r0, r0, #7
 800aa00:	1ac2      	subs	r2, r0, r3
 800aa02:	bf1c      	itt	ne
 800aa04:	1a1b      	subne	r3, r3, r0
 800aa06:	50a3      	strne	r3, [r4, r2]
 800aa08:	e7af      	b.n	800a96a <_malloc_r+0x22>
 800aa0a:	6862      	ldr	r2, [r4, #4]
 800aa0c:	42a3      	cmp	r3, r4
 800aa0e:	bf0c      	ite	eq
 800aa10:	f8c8 2000 	streq.w	r2, [r8]
 800aa14:	605a      	strne	r2, [r3, #4]
 800aa16:	e7eb      	b.n	800a9f0 <_malloc_r+0xa8>
 800aa18:	4623      	mov	r3, r4
 800aa1a:	6864      	ldr	r4, [r4, #4]
 800aa1c:	e7ae      	b.n	800a97c <_malloc_r+0x34>
 800aa1e:	463c      	mov	r4, r7
 800aa20:	687f      	ldr	r7, [r7, #4]
 800aa22:	e7b6      	b.n	800a992 <_malloc_r+0x4a>
 800aa24:	461a      	mov	r2, r3
 800aa26:	685b      	ldr	r3, [r3, #4]
 800aa28:	42a3      	cmp	r3, r4
 800aa2a:	d1fb      	bne.n	800aa24 <_malloc_r+0xdc>
 800aa2c:	2300      	movs	r3, #0
 800aa2e:	6053      	str	r3, [r2, #4]
 800aa30:	e7de      	b.n	800a9f0 <_malloc_r+0xa8>
 800aa32:	230c      	movs	r3, #12
 800aa34:	4630      	mov	r0, r6
 800aa36:	6033      	str	r3, [r6, #0]
 800aa38:	f000 f80c 	bl	800aa54 <__malloc_unlock>
 800aa3c:	e794      	b.n	800a968 <_malloc_r+0x20>
 800aa3e:	6005      	str	r5, [r0, #0]
 800aa40:	e7d6      	b.n	800a9f0 <_malloc_r+0xa8>
 800aa42:	bf00      	nop
 800aa44:	2000169c 	.word	0x2000169c

0800aa48 <__malloc_lock>:
 800aa48:	4801      	ldr	r0, [pc, #4]	@ (800aa50 <__malloc_lock+0x8>)
 800aa4a:	f7ff bf11 	b.w	800a870 <__retarget_lock_acquire_recursive>
 800aa4e:	bf00      	nop
 800aa50:	20001694 	.word	0x20001694

0800aa54 <__malloc_unlock>:
 800aa54:	4801      	ldr	r0, [pc, #4]	@ (800aa5c <__malloc_unlock+0x8>)
 800aa56:	f7ff bf0c 	b.w	800a872 <__retarget_lock_release_recursive>
 800aa5a:	bf00      	nop
 800aa5c:	20001694 	.word	0x20001694

0800aa60 <__ssputs_r>:
 800aa60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aa64:	461f      	mov	r7, r3
 800aa66:	688e      	ldr	r6, [r1, #8]
 800aa68:	4682      	mov	sl, r0
 800aa6a:	42be      	cmp	r6, r7
 800aa6c:	460c      	mov	r4, r1
 800aa6e:	4690      	mov	r8, r2
 800aa70:	680b      	ldr	r3, [r1, #0]
 800aa72:	d82d      	bhi.n	800aad0 <__ssputs_r+0x70>
 800aa74:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800aa78:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800aa7c:	d026      	beq.n	800aacc <__ssputs_r+0x6c>
 800aa7e:	6965      	ldr	r5, [r4, #20]
 800aa80:	6909      	ldr	r1, [r1, #16]
 800aa82:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800aa86:	eba3 0901 	sub.w	r9, r3, r1
 800aa8a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800aa8e:	1c7b      	adds	r3, r7, #1
 800aa90:	444b      	add	r3, r9
 800aa92:	106d      	asrs	r5, r5, #1
 800aa94:	429d      	cmp	r5, r3
 800aa96:	bf38      	it	cc
 800aa98:	461d      	movcc	r5, r3
 800aa9a:	0553      	lsls	r3, r2, #21
 800aa9c:	d527      	bpl.n	800aaee <__ssputs_r+0x8e>
 800aa9e:	4629      	mov	r1, r5
 800aaa0:	f7ff ff52 	bl	800a948 <_malloc_r>
 800aaa4:	4606      	mov	r6, r0
 800aaa6:	b360      	cbz	r0, 800ab02 <__ssputs_r+0xa2>
 800aaa8:	464a      	mov	r2, r9
 800aaaa:	6921      	ldr	r1, [r4, #16]
 800aaac:	f000 fafa 	bl	800b0a4 <memcpy>
 800aab0:	89a3      	ldrh	r3, [r4, #12]
 800aab2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800aab6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aaba:	81a3      	strh	r3, [r4, #12]
 800aabc:	6126      	str	r6, [r4, #16]
 800aabe:	444e      	add	r6, r9
 800aac0:	6026      	str	r6, [r4, #0]
 800aac2:	463e      	mov	r6, r7
 800aac4:	6165      	str	r5, [r4, #20]
 800aac6:	eba5 0509 	sub.w	r5, r5, r9
 800aaca:	60a5      	str	r5, [r4, #8]
 800aacc:	42be      	cmp	r6, r7
 800aace:	d900      	bls.n	800aad2 <__ssputs_r+0x72>
 800aad0:	463e      	mov	r6, r7
 800aad2:	4632      	mov	r2, r6
 800aad4:	4641      	mov	r1, r8
 800aad6:	6820      	ldr	r0, [r4, #0]
 800aad8:	f000 faac 	bl	800b034 <memmove>
 800aadc:	2000      	movs	r0, #0
 800aade:	68a3      	ldr	r3, [r4, #8]
 800aae0:	1b9b      	subs	r3, r3, r6
 800aae2:	60a3      	str	r3, [r4, #8]
 800aae4:	6823      	ldr	r3, [r4, #0]
 800aae6:	4433      	add	r3, r6
 800aae8:	6023      	str	r3, [r4, #0]
 800aaea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aaee:	462a      	mov	r2, r5
 800aaf0:	f000 fae6 	bl	800b0c0 <_realloc_r>
 800aaf4:	4606      	mov	r6, r0
 800aaf6:	2800      	cmp	r0, #0
 800aaf8:	d1e0      	bne.n	800aabc <__ssputs_r+0x5c>
 800aafa:	4650      	mov	r0, sl
 800aafc:	6921      	ldr	r1, [r4, #16]
 800aafe:	f7ff feb9 	bl	800a874 <_free_r>
 800ab02:	230c      	movs	r3, #12
 800ab04:	f8ca 3000 	str.w	r3, [sl]
 800ab08:	89a3      	ldrh	r3, [r4, #12]
 800ab0a:	f04f 30ff 	mov.w	r0, #4294967295
 800ab0e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ab12:	81a3      	strh	r3, [r4, #12]
 800ab14:	e7e9      	b.n	800aaea <__ssputs_r+0x8a>
	...

0800ab18 <_svfiprintf_r>:
 800ab18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab1c:	4698      	mov	r8, r3
 800ab1e:	898b      	ldrh	r3, [r1, #12]
 800ab20:	4607      	mov	r7, r0
 800ab22:	061b      	lsls	r3, r3, #24
 800ab24:	460d      	mov	r5, r1
 800ab26:	4614      	mov	r4, r2
 800ab28:	b09d      	sub	sp, #116	@ 0x74
 800ab2a:	d510      	bpl.n	800ab4e <_svfiprintf_r+0x36>
 800ab2c:	690b      	ldr	r3, [r1, #16]
 800ab2e:	b973      	cbnz	r3, 800ab4e <_svfiprintf_r+0x36>
 800ab30:	2140      	movs	r1, #64	@ 0x40
 800ab32:	f7ff ff09 	bl	800a948 <_malloc_r>
 800ab36:	6028      	str	r0, [r5, #0]
 800ab38:	6128      	str	r0, [r5, #16]
 800ab3a:	b930      	cbnz	r0, 800ab4a <_svfiprintf_r+0x32>
 800ab3c:	230c      	movs	r3, #12
 800ab3e:	603b      	str	r3, [r7, #0]
 800ab40:	f04f 30ff 	mov.w	r0, #4294967295
 800ab44:	b01d      	add	sp, #116	@ 0x74
 800ab46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab4a:	2340      	movs	r3, #64	@ 0x40
 800ab4c:	616b      	str	r3, [r5, #20]
 800ab4e:	2300      	movs	r3, #0
 800ab50:	9309      	str	r3, [sp, #36]	@ 0x24
 800ab52:	2320      	movs	r3, #32
 800ab54:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ab58:	2330      	movs	r3, #48	@ 0x30
 800ab5a:	f04f 0901 	mov.w	r9, #1
 800ab5e:	f8cd 800c 	str.w	r8, [sp, #12]
 800ab62:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 800acfc <_svfiprintf_r+0x1e4>
 800ab66:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ab6a:	4623      	mov	r3, r4
 800ab6c:	469a      	mov	sl, r3
 800ab6e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ab72:	b10a      	cbz	r2, 800ab78 <_svfiprintf_r+0x60>
 800ab74:	2a25      	cmp	r2, #37	@ 0x25
 800ab76:	d1f9      	bne.n	800ab6c <_svfiprintf_r+0x54>
 800ab78:	ebba 0b04 	subs.w	fp, sl, r4
 800ab7c:	d00b      	beq.n	800ab96 <_svfiprintf_r+0x7e>
 800ab7e:	465b      	mov	r3, fp
 800ab80:	4622      	mov	r2, r4
 800ab82:	4629      	mov	r1, r5
 800ab84:	4638      	mov	r0, r7
 800ab86:	f7ff ff6b 	bl	800aa60 <__ssputs_r>
 800ab8a:	3001      	adds	r0, #1
 800ab8c:	f000 80a7 	beq.w	800acde <_svfiprintf_r+0x1c6>
 800ab90:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ab92:	445a      	add	r2, fp
 800ab94:	9209      	str	r2, [sp, #36]	@ 0x24
 800ab96:	f89a 3000 	ldrb.w	r3, [sl]
 800ab9a:	2b00      	cmp	r3, #0
 800ab9c:	f000 809f 	beq.w	800acde <_svfiprintf_r+0x1c6>
 800aba0:	2300      	movs	r3, #0
 800aba2:	f04f 32ff 	mov.w	r2, #4294967295
 800aba6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800abaa:	f10a 0a01 	add.w	sl, sl, #1
 800abae:	9304      	str	r3, [sp, #16]
 800abb0:	9307      	str	r3, [sp, #28]
 800abb2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800abb6:	931a      	str	r3, [sp, #104]	@ 0x68
 800abb8:	4654      	mov	r4, sl
 800abba:	2205      	movs	r2, #5
 800abbc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800abc0:	484e      	ldr	r0, [pc, #312]	@ (800acfc <_svfiprintf_r+0x1e4>)
 800abc2:	f000 fa61 	bl	800b088 <memchr>
 800abc6:	9a04      	ldr	r2, [sp, #16]
 800abc8:	b9d8      	cbnz	r0, 800ac02 <_svfiprintf_r+0xea>
 800abca:	06d0      	lsls	r0, r2, #27
 800abcc:	bf44      	itt	mi
 800abce:	2320      	movmi	r3, #32
 800abd0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800abd4:	0711      	lsls	r1, r2, #28
 800abd6:	bf44      	itt	mi
 800abd8:	232b      	movmi	r3, #43	@ 0x2b
 800abda:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800abde:	f89a 3000 	ldrb.w	r3, [sl]
 800abe2:	2b2a      	cmp	r3, #42	@ 0x2a
 800abe4:	d015      	beq.n	800ac12 <_svfiprintf_r+0xfa>
 800abe6:	4654      	mov	r4, sl
 800abe8:	2000      	movs	r0, #0
 800abea:	f04f 0c0a 	mov.w	ip, #10
 800abee:	9a07      	ldr	r2, [sp, #28]
 800abf0:	4621      	mov	r1, r4
 800abf2:	f811 3b01 	ldrb.w	r3, [r1], #1
 800abf6:	3b30      	subs	r3, #48	@ 0x30
 800abf8:	2b09      	cmp	r3, #9
 800abfa:	d94b      	bls.n	800ac94 <_svfiprintf_r+0x17c>
 800abfc:	b1b0      	cbz	r0, 800ac2c <_svfiprintf_r+0x114>
 800abfe:	9207      	str	r2, [sp, #28]
 800ac00:	e014      	b.n	800ac2c <_svfiprintf_r+0x114>
 800ac02:	eba0 0308 	sub.w	r3, r0, r8
 800ac06:	fa09 f303 	lsl.w	r3, r9, r3
 800ac0a:	4313      	orrs	r3, r2
 800ac0c:	46a2      	mov	sl, r4
 800ac0e:	9304      	str	r3, [sp, #16]
 800ac10:	e7d2      	b.n	800abb8 <_svfiprintf_r+0xa0>
 800ac12:	9b03      	ldr	r3, [sp, #12]
 800ac14:	1d19      	adds	r1, r3, #4
 800ac16:	681b      	ldr	r3, [r3, #0]
 800ac18:	9103      	str	r1, [sp, #12]
 800ac1a:	2b00      	cmp	r3, #0
 800ac1c:	bfbb      	ittet	lt
 800ac1e:	425b      	neglt	r3, r3
 800ac20:	f042 0202 	orrlt.w	r2, r2, #2
 800ac24:	9307      	strge	r3, [sp, #28]
 800ac26:	9307      	strlt	r3, [sp, #28]
 800ac28:	bfb8      	it	lt
 800ac2a:	9204      	strlt	r2, [sp, #16]
 800ac2c:	7823      	ldrb	r3, [r4, #0]
 800ac2e:	2b2e      	cmp	r3, #46	@ 0x2e
 800ac30:	d10a      	bne.n	800ac48 <_svfiprintf_r+0x130>
 800ac32:	7863      	ldrb	r3, [r4, #1]
 800ac34:	2b2a      	cmp	r3, #42	@ 0x2a
 800ac36:	d132      	bne.n	800ac9e <_svfiprintf_r+0x186>
 800ac38:	9b03      	ldr	r3, [sp, #12]
 800ac3a:	3402      	adds	r4, #2
 800ac3c:	1d1a      	adds	r2, r3, #4
 800ac3e:	681b      	ldr	r3, [r3, #0]
 800ac40:	9203      	str	r2, [sp, #12]
 800ac42:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ac46:	9305      	str	r3, [sp, #20]
 800ac48:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800ad00 <_svfiprintf_r+0x1e8>
 800ac4c:	2203      	movs	r2, #3
 800ac4e:	4650      	mov	r0, sl
 800ac50:	7821      	ldrb	r1, [r4, #0]
 800ac52:	f000 fa19 	bl	800b088 <memchr>
 800ac56:	b138      	cbz	r0, 800ac68 <_svfiprintf_r+0x150>
 800ac58:	2240      	movs	r2, #64	@ 0x40
 800ac5a:	9b04      	ldr	r3, [sp, #16]
 800ac5c:	eba0 000a 	sub.w	r0, r0, sl
 800ac60:	4082      	lsls	r2, r0
 800ac62:	4313      	orrs	r3, r2
 800ac64:	3401      	adds	r4, #1
 800ac66:	9304      	str	r3, [sp, #16]
 800ac68:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ac6c:	2206      	movs	r2, #6
 800ac6e:	4825      	ldr	r0, [pc, #148]	@ (800ad04 <_svfiprintf_r+0x1ec>)
 800ac70:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800ac74:	f000 fa08 	bl	800b088 <memchr>
 800ac78:	2800      	cmp	r0, #0
 800ac7a:	d036      	beq.n	800acea <_svfiprintf_r+0x1d2>
 800ac7c:	4b22      	ldr	r3, [pc, #136]	@ (800ad08 <_svfiprintf_r+0x1f0>)
 800ac7e:	bb1b      	cbnz	r3, 800acc8 <_svfiprintf_r+0x1b0>
 800ac80:	9b03      	ldr	r3, [sp, #12]
 800ac82:	3307      	adds	r3, #7
 800ac84:	f023 0307 	bic.w	r3, r3, #7
 800ac88:	3308      	adds	r3, #8
 800ac8a:	9303      	str	r3, [sp, #12]
 800ac8c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ac8e:	4433      	add	r3, r6
 800ac90:	9309      	str	r3, [sp, #36]	@ 0x24
 800ac92:	e76a      	b.n	800ab6a <_svfiprintf_r+0x52>
 800ac94:	460c      	mov	r4, r1
 800ac96:	2001      	movs	r0, #1
 800ac98:	fb0c 3202 	mla	r2, ip, r2, r3
 800ac9c:	e7a8      	b.n	800abf0 <_svfiprintf_r+0xd8>
 800ac9e:	2300      	movs	r3, #0
 800aca0:	f04f 0c0a 	mov.w	ip, #10
 800aca4:	4619      	mov	r1, r3
 800aca6:	3401      	adds	r4, #1
 800aca8:	9305      	str	r3, [sp, #20]
 800acaa:	4620      	mov	r0, r4
 800acac:	f810 2b01 	ldrb.w	r2, [r0], #1
 800acb0:	3a30      	subs	r2, #48	@ 0x30
 800acb2:	2a09      	cmp	r2, #9
 800acb4:	d903      	bls.n	800acbe <_svfiprintf_r+0x1a6>
 800acb6:	2b00      	cmp	r3, #0
 800acb8:	d0c6      	beq.n	800ac48 <_svfiprintf_r+0x130>
 800acba:	9105      	str	r1, [sp, #20]
 800acbc:	e7c4      	b.n	800ac48 <_svfiprintf_r+0x130>
 800acbe:	4604      	mov	r4, r0
 800acc0:	2301      	movs	r3, #1
 800acc2:	fb0c 2101 	mla	r1, ip, r1, r2
 800acc6:	e7f0      	b.n	800acaa <_svfiprintf_r+0x192>
 800acc8:	ab03      	add	r3, sp, #12
 800acca:	9300      	str	r3, [sp, #0]
 800accc:	462a      	mov	r2, r5
 800acce:	4638      	mov	r0, r7
 800acd0:	4b0e      	ldr	r3, [pc, #56]	@ (800ad0c <_svfiprintf_r+0x1f4>)
 800acd2:	a904      	add	r1, sp, #16
 800acd4:	f3af 8000 	nop.w
 800acd8:	1c42      	adds	r2, r0, #1
 800acda:	4606      	mov	r6, r0
 800acdc:	d1d6      	bne.n	800ac8c <_svfiprintf_r+0x174>
 800acde:	89ab      	ldrh	r3, [r5, #12]
 800ace0:	065b      	lsls	r3, r3, #25
 800ace2:	f53f af2d 	bmi.w	800ab40 <_svfiprintf_r+0x28>
 800ace6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ace8:	e72c      	b.n	800ab44 <_svfiprintf_r+0x2c>
 800acea:	ab03      	add	r3, sp, #12
 800acec:	9300      	str	r3, [sp, #0]
 800acee:	462a      	mov	r2, r5
 800acf0:	4638      	mov	r0, r7
 800acf2:	4b06      	ldr	r3, [pc, #24]	@ (800ad0c <_svfiprintf_r+0x1f4>)
 800acf4:	a904      	add	r1, sp, #16
 800acf6:	f000 f87d 	bl	800adf4 <_printf_i>
 800acfa:	e7ed      	b.n	800acd8 <_svfiprintf_r+0x1c0>
 800acfc:	0800b1b6 	.word	0x0800b1b6
 800ad00:	0800b1bc 	.word	0x0800b1bc
 800ad04:	0800b1c0 	.word	0x0800b1c0
 800ad08:	00000000 	.word	0x00000000
 800ad0c:	0800aa61 	.word	0x0800aa61

0800ad10 <_printf_common>:
 800ad10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ad14:	4616      	mov	r6, r2
 800ad16:	4698      	mov	r8, r3
 800ad18:	688a      	ldr	r2, [r1, #8]
 800ad1a:	690b      	ldr	r3, [r1, #16]
 800ad1c:	4607      	mov	r7, r0
 800ad1e:	4293      	cmp	r3, r2
 800ad20:	bfb8      	it	lt
 800ad22:	4613      	movlt	r3, r2
 800ad24:	6033      	str	r3, [r6, #0]
 800ad26:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800ad2a:	460c      	mov	r4, r1
 800ad2c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800ad30:	b10a      	cbz	r2, 800ad36 <_printf_common+0x26>
 800ad32:	3301      	adds	r3, #1
 800ad34:	6033      	str	r3, [r6, #0]
 800ad36:	6823      	ldr	r3, [r4, #0]
 800ad38:	0699      	lsls	r1, r3, #26
 800ad3a:	bf42      	ittt	mi
 800ad3c:	6833      	ldrmi	r3, [r6, #0]
 800ad3e:	3302      	addmi	r3, #2
 800ad40:	6033      	strmi	r3, [r6, #0]
 800ad42:	6825      	ldr	r5, [r4, #0]
 800ad44:	f015 0506 	ands.w	r5, r5, #6
 800ad48:	d106      	bne.n	800ad58 <_printf_common+0x48>
 800ad4a:	f104 0a19 	add.w	sl, r4, #25
 800ad4e:	68e3      	ldr	r3, [r4, #12]
 800ad50:	6832      	ldr	r2, [r6, #0]
 800ad52:	1a9b      	subs	r3, r3, r2
 800ad54:	42ab      	cmp	r3, r5
 800ad56:	dc2b      	bgt.n	800adb0 <_printf_common+0xa0>
 800ad58:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800ad5c:	6822      	ldr	r2, [r4, #0]
 800ad5e:	3b00      	subs	r3, #0
 800ad60:	bf18      	it	ne
 800ad62:	2301      	movne	r3, #1
 800ad64:	0692      	lsls	r2, r2, #26
 800ad66:	d430      	bmi.n	800adca <_printf_common+0xba>
 800ad68:	4641      	mov	r1, r8
 800ad6a:	4638      	mov	r0, r7
 800ad6c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800ad70:	47c8      	blx	r9
 800ad72:	3001      	adds	r0, #1
 800ad74:	d023      	beq.n	800adbe <_printf_common+0xae>
 800ad76:	6823      	ldr	r3, [r4, #0]
 800ad78:	6922      	ldr	r2, [r4, #16]
 800ad7a:	f003 0306 	and.w	r3, r3, #6
 800ad7e:	2b04      	cmp	r3, #4
 800ad80:	bf14      	ite	ne
 800ad82:	2500      	movne	r5, #0
 800ad84:	6833      	ldreq	r3, [r6, #0]
 800ad86:	f04f 0600 	mov.w	r6, #0
 800ad8a:	bf08      	it	eq
 800ad8c:	68e5      	ldreq	r5, [r4, #12]
 800ad8e:	f104 041a 	add.w	r4, r4, #26
 800ad92:	bf08      	it	eq
 800ad94:	1aed      	subeq	r5, r5, r3
 800ad96:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800ad9a:	bf08      	it	eq
 800ad9c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800ada0:	4293      	cmp	r3, r2
 800ada2:	bfc4      	itt	gt
 800ada4:	1a9b      	subgt	r3, r3, r2
 800ada6:	18ed      	addgt	r5, r5, r3
 800ada8:	42b5      	cmp	r5, r6
 800adaa:	d11a      	bne.n	800ade2 <_printf_common+0xd2>
 800adac:	2000      	movs	r0, #0
 800adae:	e008      	b.n	800adc2 <_printf_common+0xb2>
 800adb0:	2301      	movs	r3, #1
 800adb2:	4652      	mov	r2, sl
 800adb4:	4641      	mov	r1, r8
 800adb6:	4638      	mov	r0, r7
 800adb8:	47c8      	blx	r9
 800adba:	3001      	adds	r0, #1
 800adbc:	d103      	bne.n	800adc6 <_printf_common+0xb6>
 800adbe:	f04f 30ff 	mov.w	r0, #4294967295
 800adc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800adc6:	3501      	adds	r5, #1
 800adc8:	e7c1      	b.n	800ad4e <_printf_common+0x3e>
 800adca:	2030      	movs	r0, #48	@ 0x30
 800adcc:	18e1      	adds	r1, r4, r3
 800adce:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800add2:	1c5a      	adds	r2, r3, #1
 800add4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800add8:	4422      	add	r2, r4
 800adda:	3302      	adds	r3, #2
 800addc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800ade0:	e7c2      	b.n	800ad68 <_printf_common+0x58>
 800ade2:	2301      	movs	r3, #1
 800ade4:	4622      	mov	r2, r4
 800ade6:	4641      	mov	r1, r8
 800ade8:	4638      	mov	r0, r7
 800adea:	47c8      	blx	r9
 800adec:	3001      	adds	r0, #1
 800adee:	d0e6      	beq.n	800adbe <_printf_common+0xae>
 800adf0:	3601      	adds	r6, #1
 800adf2:	e7d9      	b.n	800ada8 <_printf_common+0x98>

0800adf4 <_printf_i>:
 800adf4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800adf8:	7e0f      	ldrb	r7, [r1, #24]
 800adfa:	4691      	mov	r9, r2
 800adfc:	2f78      	cmp	r7, #120	@ 0x78
 800adfe:	4680      	mov	r8, r0
 800ae00:	460c      	mov	r4, r1
 800ae02:	469a      	mov	sl, r3
 800ae04:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800ae06:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800ae0a:	d807      	bhi.n	800ae1c <_printf_i+0x28>
 800ae0c:	2f62      	cmp	r7, #98	@ 0x62
 800ae0e:	d80a      	bhi.n	800ae26 <_printf_i+0x32>
 800ae10:	2f00      	cmp	r7, #0
 800ae12:	f000 80d3 	beq.w	800afbc <_printf_i+0x1c8>
 800ae16:	2f58      	cmp	r7, #88	@ 0x58
 800ae18:	f000 80ba 	beq.w	800af90 <_printf_i+0x19c>
 800ae1c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ae20:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800ae24:	e03a      	b.n	800ae9c <_printf_i+0xa8>
 800ae26:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800ae2a:	2b15      	cmp	r3, #21
 800ae2c:	d8f6      	bhi.n	800ae1c <_printf_i+0x28>
 800ae2e:	a101      	add	r1, pc, #4	@ (adr r1, 800ae34 <_printf_i+0x40>)
 800ae30:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ae34:	0800ae8d 	.word	0x0800ae8d
 800ae38:	0800aea1 	.word	0x0800aea1
 800ae3c:	0800ae1d 	.word	0x0800ae1d
 800ae40:	0800ae1d 	.word	0x0800ae1d
 800ae44:	0800ae1d 	.word	0x0800ae1d
 800ae48:	0800ae1d 	.word	0x0800ae1d
 800ae4c:	0800aea1 	.word	0x0800aea1
 800ae50:	0800ae1d 	.word	0x0800ae1d
 800ae54:	0800ae1d 	.word	0x0800ae1d
 800ae58:	0800ae1d 	.word	0x0800ae1d
 800ae5c:	0800ae1d 	.word	0x0800ae1d
 800ae60:	0800afa3 	.word	0x0800afa3
 800ae64:	0800aecb 	.word	0x0800aecb
 800ae68:	0800af5d 	.word	0x0800af5d
 800ae6c:	0800ae1d 	.word	0x0800ae1d
 800ae70:	0800ae1d 	.word	0x0800ae1d
 800ae74:	0800afc5 	.word	0x0800afc5
 800ae78:	0800ae1d 	.word	0x0800ae1d
 800ae7c:	0800aecb 	.word	0x0800aecb
 800ae80:	0800ae1d 	.word	0x0800ae1d
 800ae84:	0800ae1d 	.word	0x0800ae1d
 800ae88:	0800af65 	.word	0x0800af65
 800ae8c:	6833      	ldr	r3, [r6, #0]
 800ae8e:	1d1a      	adds	r2, r3, #4
 800ae90:	681b      	ldr	r3, [r3, #0]
 800ae92:	6032      	str	r2, [r6, #0]
 800ae94:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800ae98:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800ae9c:	2301      	movs	r3, #1
 800ae9e:	e09e      	b.n	800afde <_printf_i+0x1ea>
 800aea0:	6833      	ldr	r3, [r6, #0]
 800aea2:	6820      	ldr	r0, [r4, #0]
 800aea4:	1d19      	adds	r1, r3, #4
 800aea6:	6031      	str	r1, [r6, #0]
 800aea8:	0606      	lsls	r6, r0, #24
 800aeaa:	d501      	bpl.n	800aeb0 <_printf_i+0xbc>
 800aeac:	681d      	ldr	r5, [r3, #0]
 800aeae:	e003      	b.n	800aeb8 <_printf_i+0xc4>
 800aeb0:	0645      	lsls	r5, r0, #25
 800aeb2:	d5fb      	bpl.n	800aeac <_printf_i+0xb8>
 800aeb4:	f9b3 5000 	ldrsh.w	r5, [r3]
 800aeb8:	2d00      	cmp	r5, #0
 800aeba:	da03      	bge.n	800aec4 <_printf_i+0xd0>
 800aebc:	232d      	movs	r3, #45	@ 0x2d
 800aebe:	426d      	negs	r5, r5
 800aec0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800aec4:	230a      	movs	r3, #10
 800aec6:	4859      	ldr	r0, [pc, #356]	@ (800b02c <_printf_i+0x238>)
 800aec8:	e011      	b.n	800aeee <_printf_i+0xfa>
 800aeca:	6821      	ldr	r1, [r4, #0]
 800aecc:	6833      	ldr	r3, [r6, #0]
 800aece:	0608      	lsls	r0, r1, #24
 800aed0:	f853 5b04 	ldr.w	r5, [r3], #4
 800aed4:	d402      	bmi.n	800aedc <_printf_i+0xe8>
 800aed6:	0649      	lsls	r1, r1, #25
 800aed8:	bf48      	it	mi
 800aeda:	b2ad      	uxthmi	r5, r5
 800aedc:	2f6f      	cmp	r7, #111	@ 0x6f
 800aede:	6033      	str	r3, [r6, #0]
 800aee0:	bf14      	ite	ne
 800aee2:	230a      	movne	r3, #10
 800aee4:	2308      	moveq	r3, #8
 800aee6:	4851      	ldr	r0, [pc, #324]	@ (800b02c <_printf_i+0x238>)
 800aee8:	2100      	movs	r1, #0
 800aeea:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800aeee:	6866      	ldr	r6, [r4, #4]
 800aef0:	2e00      	cmp	r6, #0
 800aef2:	bfa8      	it	ge
 800aef4:	6821      	ldrge	r1, [r4, #0]
 800aef6:	60a6      	str	r6, [r4, #8]
 800aef8:	bfa4      	itt	ge
 800aefa:	f021 0104 	bicge.w	r1, r1, #4
 800aefe:	6021      	strge	r1, [r4, #0]
 800af00:	b90d      	cbnz	r5, 800af06 <_printf_i+0x112>
 800af02:	2e00      	cmp	r6, #0
 800af04:	d04b      	beq.n	800af9e <_printf_i+0x1aa>
 800af06:	4616      	mov	r6, r2
 800af08:	fbb5 f1f3 	udiv	r1, r5, r3
 800af0c:	fb03 5711 	mls	r7, r3, r1, r5
 800af10:	5dc7      	ldrb	r7, [r0, r7]
 800af12:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800af16:	462f      	mov	r7, r5
 800af18:	42bb      	cmp	r3, r7
 800af1a:	460d      	mov	r5, r1
 800af1c:	d9f4      	bls.n	800af08 <_printf_i+0x114>
 800af1e:	2b08      	cmp	r3, #8
 800af20:	d10b      	bne.n	800af3a <_printf_i+0x146>
 800af22:	6823      	ldr	r3, [r4, #0]
 800af24:	07df      	lsls	r7, r3, #31
 800af26:	d508      	bpl.n	800af3a <_printf_i+0x146>
 800af28:	6923      	ldr	r3, [r4, #16]
 800af2a:	6861      	ldr	r1, [r4, #4]
 800af2c:	4299      	cmp	r1, r3
 800af2e:	bfde      	ittt	le
 800af30:	2330      	movle	r3, #48	@ 0x30
 800af32:	f806 3c01 	strble.w	r3, [r6, #-1]
 800af36:	f106 36ff 	addle.w	r6, r6, #4294967295
 800af3a:	1b92      	subs	r2, r2, r6
 800af3c:	6122      	str	r2, [r4, #16]
 800af3e:	464b      	mov	r3, r9
 800af40:	4621      	mov	r1, r4
 800af42:	4640      	mov	r0, r8
 800af44:	f8cd a000 	str.w	sl, [sp]
 800af48:	aa03      	add	r2, sp, #12
 800af4a:	f7ff fee1 	bl	800ad10 <_printf_common>
 800af4e:	3001      	adds	r0, #1
 800af50:	d14a      	bne.n	800afe8 <_printf_i+0x1f4>
 800af52:	f04f 30ff 	mov.w	r0, #4294967295
 800af56:	b004      	add	sp, #16
 800af58:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800af5c:	6823      	ldr	r3, [r4, #0]
 800af5e:	f043 0320 	orr.w	r3, r3, #32
 800af62:	6023      	str	r3, [r4, #0]
 800af64:	2778      	movs	r7, #120	@ 0x78
 800af66:	4832      	ldr	r0, [pc, #200]	@ (800b030 <_printf_i+0x23c>)
 800af68:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800af6c:	6823      	ldr	r3, [r4, #0]
 800af6e:	6831      	ldr	r1, [r6, #0]
 800af70:	061f      	lsls	r7, r3, #24
 800af72:	f851 5b04 	ldr.w	r5, [r1], #4
 800af76:	d402      	bmi.n	800af7e <_printf_i+0x18a>
 800af78:	065f      	lsls	r7, r3, #25
 800af7a:	bf48      	it	mi
 800af7c:	b2ad      	uxthmi	r5, r5
 800af7e:	6031      	str	r1, [r6, #0]
 800af80:	07d9      	lsls	r1, r3, #31
 800af82:	bf44      	itt	mi
 800af84:	f043 0320 	orrmi.w	r3, r3, #32
 800af88:	6023      	strmi	r3, [r4, #0]
 800af8a:	b11d      	cbz	r5, 800af94 <_printf_i+0x1a0>
 800af8c:	2310      	movs	r3, #16
 800af8e:	e7ab      	b.n	800aee8 <_printf_i+0xf4>
 800af90:	4826      	ldr	r0, [pc, #152]	@ (800b02c <_printf_i+0x238>)
 800af92:	e7e9      	b.n	800af68 <_printf_i+0x174>
 800af94:	6823      	ldr	r3, [r4, #0]
 800af96:	f023 0320 	bic.w	r3, r3, #32
 800af9a:	6023      	str	r3, [r4, #0]
 800af9c:	e7f6      	b.n	800af8c <_printf_i+0x198>
 800af9e:	4616      	mov	r6, r2
 800afa0:	e7bd      	b.n	800af1e <_printf_i+0x12a>
 800afa2:	6833      	ldr	r3, [r6, #0]
 800afa4:	6825      	ldr	r5, [r4, #0]
 800afa6:	1d18      	adds	r0, r3, #4
 800afa8:	6961      	ldr	r1, [r4, #20]
 800afaa:	6030      	str	r0, [r6, #0]
 800afac:	062e      	lsls	r6, r5, #24
 800afae:	681b      	ldr	r3, [r3, #0]
 800afb0:	d501      	bpl.n	800afb6 <_printf_i+0x1c2>
 800afb2:	6019      	str	r1, [r3, #0]
 800afb4:	e002      	b.n	800afbc <_printf_i+0x1c8>
 800afb6:	0668      	lsls	r0, r5, #25
 800afb8:	d5fb      	bpl.n	800afb2 <_printf_i+0x1be>
 800afba:	8019      	strh	r1, [r3, #0]
 800afbc:	2300      	movs	r3, #0
 800afbe:	4616      	mov	r6, r2
 800afc0:	6123      	str	r3, [r4, #16]
 800afc2:	e7bc      	b.n	800af3e <_printf_i+0x14a>
 800afc4:	6833      	ldr	r3, [r6, #0]
 800afc6:	2100      	movs	r1, #0
 800afc8:	1d1a      	adds	r2, r3, #4
 800afca:	6032      	str	r2, [r6, #0]
 800afcc:	681e      	ldr	r6, [r3, #0]
 800afce:	6862      	ldr	r2, [r4, #4]
 800afd0:	4630      	mov	r0, r6
 800afd2:	f000 f859 	bl	800b088 <memchr>
 800afd6:	b108      	cbz	r0, 800afdc <_printf_i+0x1e8>
 800afd8:	1b80      	subs	r0, r0, r6
 800afda:	6060      	str	r0, [r4, #4]
 800afdc:	6863      	ldr	r3, [r4, #4]
 800afde:	6123      	str	r3, [r4, #16]
 800afe0:	2300      	movs	r3, #0
 800afe2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800afe6:	e7aa      	b.n	800af3e <_printf_i+0x14a>
 800afe8:	4632      	mov	r2, r6
 800afea:	4649      	mov	r1, r9
 800afec:	4640      	mov	r0, r8
 800afee:	6923      	ldr	r3, [r4, #16]
 800aff0:	47d0      	blx	sl
 800aff2:	3001      	adds	r0, #1
 800aff4:	d0ad      	beq.n	800af52 <_printf_i+0x15e>
 800aff6:	6823      	ldr	r3, [r4, #0]
 800aff8:	079b      	lsls	r3, r3, #30
 800affa:	d413      	bmi.n	800b024 <_printf_i+0x230>
 800affc:	68e0      	ldr	r0, [r4, #12]
 800affe:	9b03      	ldr	r3, [sp, #12]
 800b000:	4298      	cmp	r0, r3
 800b002:	bfb8      	it	lt
 800b004:	4618      	movlt	r0, r3
 800b006:	e7a6      	b.n	800af56 <_printf_i+0x162>
 800b008:	2301      	movs	r3, #1
 800b00a:	4632      	mov	r2, r6
 800b00c:	4649      	mov	r1, r9
 800b00e:	4640      	mov	r0, r8
 800b010:	47d0      	blx	sl
 800b012:	3001      	adds	r0, #1
 800b014:	d09d      	beq.n	800af52 <_printf_i+0x15e>
 800b016:	3501      	adds	r5, #1
 800b018:	68e3      	ldr	r3, [r4, #12]
 800b01a:	9903      	ldr	r1, [sp, #12]
 800b01c:	1a5b      	subs	r3, r3, r1
 800b01e:	42ab      	cmp	r3, r5
 800b020:	dcf2      	bgt.n	800b008 <_printf_i+0x214>
 800b022:	e7eb      	b.n	800affc <_printf_i+0x208>
 800b024:	2500      	movs	r5, #0
 800b026:	f104 0619 	add.w	r6, r4, #25
 800b02a:	e7f5      	b.n	800b018 <_printf_i+0x224>
 800b02c:	0800b1c7 	.word	0x0800b1c7
 800b030:	0800b1d8 	.word	0x0800b1d8

0800b034 <memmove>:
 800b034:	4288      	cmp	r0, r1
 800b036:	b510      	push	{r4, lr}
 800b038:	eb01 0402 	add.w	r4, r1, r2
 800b03c:	d902      	bls.n	800b044 <memmove+0x10>
 800b03e:	4284      	cmp	r4, r0
 800b040:	4623      	mov	r3, r4
 800b042:	d807      	bhi.n	800b054 <memmove+0x20>
 800b044:	1e43      	subs	r3, r0, #1
 800b046:	42a1      	cmp	r1, r4
 800b048:	d008      	beq.n	800b05c <memmove+0x28>
 800b04a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b04e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b052:	e7f8      	b.n	800b046 <memmove+0x12>
 800b054:	4601      	mov	r1, r0
 800b056:	4402      	add	r2, r0
 800b058:	428a      	cmp	r2, r1
 800b05a:	d100      	bne.n	800b05e <memmove+0x2a>
 800b05c:	bd10      	pop	{r4, pc}
 800b05e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b062:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b066:	e7f7      	b.n	800b058 <memmove+0x24>

0800b068 <_sbrk_r>:
 800b068:	b538      	push	{r3, r4, r5, lr}
 800b06a:	2300      	movs	r3, #0
 800b06c:	4d05      	ldr	r5, [pc, #20]	@ (800b084 <_sbrk_r+0x1c>)
 800b06e:	4604      	mov	r4, r0
 800b070:	4608      	mov	r0, r1
 800b072:	602b      	str	r3, [r5, #0]
 800b074:	f7f6 fd04 	bl	8001a80 <_sbrk>
 800b078:	1c43      	adds	r3, r0, #1
 800b07a:	d102      	bne.n	800b082 <_sbrk_r+0x1a>
 800b07c:	682b      	ldr	r3, [r5, #0]
 800b07e:	b103      	cbz	r3, 800b082 <_sbrk_r+0x1a>
 800b080:	6023      	str	r3, [r4, #0]
 800b082:	bd38      	pop	{r3, r4, r5, pc}
 800b084:	20001690 	.word	0x20001690

0800b088 <memchr>:
 800b088:	4603      	mov	r3, r0
 800b08a:	b510      	push	{r4, lr}
 800b08c:	b2c9      	uxtb	r1, r1
 800b08e:	4402      	add	r2, r0
 800b090:	4293      	cmp	r3, r2
 800b092:	4618      	mov	r0, r3
 800b094:	d101      	bne.n	800b09a <memchr+0x12>
 800b096:	2000      	movs	r0, #0
 800b098:	e003      	b.n	800b0a2 <memchr+0x1a>
 800b09a:	7804      	ldrb	r4, [r0, #0]
 800b09c:	3301      	adds	r3, #1
 800b09e:	428c      	cmp	r4, r1
 800b0a0:	d1f6      	bne.n	800b090 <memchr+0x8>
 800b0a2:	bd10      	pop	{r4, pc}

0800b0a4 <memcpy>:
 800b0a4:	440a      	add	r2, r1
 800b0a6:	4291      	cmp	r1, r2
 800b0a8:	f100 33ff 	add.w	r3, r0, #4294967295
 800b0ac:	d100      	bne.n	800b0b0 <memcpy+0xc>
 800b0ae:	4770      	bx	lr
 800b0b0:	b510      	push	{r4, lr}
 800b0b2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b0b6:	4291      	cmp	r1, r2
 800b0b8:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b0bc:	d1f9      	bne.n	800b0b2 <memcpy+0xe>
 800b0be:	bd10      	pop	{r4, pc}

0800b0c0 <_realloc_r>:
 800b0c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b0c4:	4680      	mov	r8, r0
 800b0c6:	4615      	mov	r5, r2
 800b0c8:	460c      	mov	r4, r1
 800b0ca:	b921      	cbnz	r1, 800b0d6 <_realloc_r+0x16>
 800b0cc:	4611      	mov	r1, r2
 800b0ce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b0d2:	f7ff bc39 	b.w	800a948 <_malloc_r>
 800b0d6:	b92a      	cbnz	r2, 800b0e4 <_realloc_r+0x24>
 800b0d8:	f7ff fbcc 	bl	800a874 <_free_r>
 800b0dc:	2400      	movs	r4, #0
 800b0de:	4620      	mov	r0, r4
 800b0e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b0e4:	f000 f81a 	bl	800b11c <_malloc_usable_size_r>
 800b0e8:	4285      	cmp	r5, r0
 800b0ea:	4606      	mov	r6, r0
 800b0ec:	d802      	bhi.n	800b0f4 <_realloc_r+0x34>
 800b0ee:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800b0f2:	d8f4      	bhi.n	800b0de <_realloc_r+0x1e>
 800b0f4:	4629      	mov	r1, r5
 800b0f6:	4640      	mov	r0, r8
 800b0f8:	f7ff fc26 	bl	800a948 <_malloc_r>
 800b0fc:	4607      	mov	r7, r0
 800b0fe:	2800      	cmp	r0, #0
 800b100:	d0ec      	beq.n	800b0dc <_realloc_r+0x1c>
 800b102:	42b5      	cmp	r5, r6
 800b104:	462a      	mov	r2, r5
 800b106:	4621      	mov	r1, r4
 800b108:	bf28      	it	cs
 800b10a:	4632      	movcs	r2, r6
 800b10c:	f7ff ffca 	bl	800b0a4 <memcpy>
 800b110:	4621      	mov	r1, r4
 800b112:	4640      	mov	r0, r8
 800b114:	f7ff fbae 	bl	800a874 <_free_r>
 800b118:	463c      	mov	r4, r7
 800b11a:	e7e0      	b.n	800b0de <_realloc_r+0x1e>

0800b11c <_malloc_usable_size_r>:
 800b11c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b120:	1f18      	subs	r0, r3, #4
 800b122:	2b00      	cmp	r3, #0
 800b124:	bfbc      	itt	lt
 800b126:	580b      	ldrlt	r3, [r1, r0]
 800b128:	18c0      	addlt	r0, r0, r3
 800b12a:	4770      	bx	lr

0800b12c <_init>:
 800b12c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b12e:	bf00      	nop
 800b130:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b132:	bc08      	pop	{r3}
 800b134:	469e      	mov	lr, r3
 800b136:	4770      	bx	lr

0800b138 <_fini>:
 800b138:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b13a:	bf00      	nop
 800b13c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b13e:	bc08      	pop	{r3}
 800b140:	469e      	mov	lr, r3
 800b142:	4770      	bx	lr
