$date
	Sat Sep 05 19:30:42 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 4 ! Q [0:3] $end
$var reg 4 " D [0:3] $end
$var reg 1 # clk $end
$var reg 1 $ reset $end
$var reg 1 % set $end
$scope module G1 $end
$var wire 1 # clk $end
$var wire 4 & d [3:0] $end
$var wire 1 $ reset $end
$var wire 1 % set $end
$var reg 4 ' q [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '
bx &
0%
0$
0#
bx "
bx !
$end
#1
b0 !
b0 '
1$
#2
b0 "
b0 &
0$
1#
#3
b10 "
b10 &
1%
#4
0%
1$
b11 "
b11 &
0#
#5
1%
b100 "
b100 &
#6
b101 !
b101 '
0%
b101 "
b101 &
1#
#7
0$
b110 "
b110 &
#8
1%
b111 "
b111 &
0#
#9
0%
b1000 "
b1000 &
#10
b1001 !
b1001 '
1$
b1001 "
b1001 &
1#
#11
1%
b1010 "
b1010 &
#12
0$
b1011 "
b1011 &
0#
#13
0%
b1100 "
b1100 &
#14
b1101 !
b1101 '
b1101 "
b1101 &
1#
#15
b0 !
b0 '
1$
b1110 "
b1110 &
#16
0$
b1111 "
b1111 &
0#
#18
b1111 !
b1111 '
1#
#20
0#
#22
1#
#24
0#
#26
1#
#28
0#
#30
1#
#32
0#
#34
1#
#36
0#
#38
1#
#40
0#
#42
1#
#44
0#
#46
1#
#48
0#
#50
1#
#52
0#
#54
1#
#56
0#
#58
1#
#60
0#
#62
1#
#64
0#
#66
1#
#68
0#
#70
1#
#72
0#
#74
1#
#76
0#
#78
1#
#80
0#
#82
1#
#84
0#
#86
1#
#88
0#
#90
1#
#92
0#
#94
1#
#96
0#
#98
1#
#100
0#
#102
1#
#104
0#
#106
1#
#108
0#
#110
1#
#112
0#
#114
1#
#116
0#
#118
1#
#120
0#
#122
1#
#124
0#
#126
1#
#128
0#
#130
1#
#132
0#
#134
1#
#136
0#
#138
1#
#140
0#
#142
1#
#144
0#
#146
1#
#148
0#
#150
1#
#152
0#
#154
1#
#156
0#
#158
1#
#160
0#
#162
1#
#164
0#
#166
1#
#168
0#
#170
1#
#172
0#
#174
1#
#176
0#
#178
1#
#180
0#
#182
1#
#184
0#
#186
1#
#188
0#
#190
1#
#192
0#
#194
1#
#196
0#
#198
1#
#200
0#
