
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1.1 (64-bit)
  **** SW Build 3286242 on Wed Jul 28 13:09:46 MDT 2021
  **** IP Build 3279568 on Wed Jul 28 16:48:48 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'rsarkar30' on host 'flubber1.crnch.gatech.edu' (Linux_x86_64 version 4.15.0-163-generic) on Sun Jan 02 16:28:14 EST 2022
INFO: [HLS 200-10] On os Ubuntu 18.04.6 LTS
INFO: [HLS 200-10] In directory '/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim'
Sourcing Tcl script 'script.tcl'
INFO: [HLS 200-1510] Running: open_project project_2 
INFO: [HLS 200-10] Opening project '/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2'.
INFO: [HLS 200-1510] Running: set_top DGN_compute_one_graph 
INFO: [HLS 200-1510] Running: add_files DGN_compute.cc 
INFO: [HLS 200-10] Adding design file 'DGN_compute.cc' to the project
INFO: [HLS 200-1510] Running: add_files dcl.h 
INFO: [HLS 200-10] Adding design file 'dcl.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb dgn_conv_bias_dim100.bin 
INFO: [HLS 200-10] Adding test bench file 'dgn_conv_bias_dim100.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb dgn_conv_weights_dim100.bin 
INFO: [HLS 200-10] Adding test bench file 'dgn_conv_weights_dim100.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb dgn_ep1_nd_embed_dim100.bin 
INFO: [HLS 200-10] Adding test bench file 'dgn_ep1_nd_embed_dim100.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb dgn_ep1_noBN_dim100.weights.all.bin 
INFO: [HLS 200-10] Adding test bench file 'dgn_ep1_noBN_dim100.weights.all.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb load_weights_graph.cc 
INFO: [HLS 200-10] Adding test bench file 'load_weights_graph.cc' to the project
INFO: [HLS 200-1510] Running: add_files -tb main.cc 
INFO: [HLS 200-10] Adding test bench file 'main.cc' to the project
INFO: [HLS 200-1510] Running: add_files -tb gtest_edge_attr.bin 
INFO: [HLS 200-10] Adding test bench file 'gtest_edge_attr.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb gtest_edge_list.bin 
INFO: [HLS 200-10] Adding test bench file 'gtest_edge_list.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb gtest_node_feature.bin 
INFO: [HLS 200-10] Adding test bench file 'gtest_node_feature.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb gtest_info.txt 
INFO: [HLS 200-10] Adding test bench file 'gtest_info.txt' to the project
INFO: [HLS 200-1510] Running: add_files -tb eig_gtest.txt 
INFO: [HLS 200-10] Adding test bench file 'eig_gtest.txt' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution '/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 4ns -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.08 seconds; current allocated memory: 244.019 MB.
INFO: [HLS 200-10] Analyzing design file 'DGN_compute.cc' ... 
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses: /usr/include/x86_64-linux-gnu/gmp.h:2135:345
INFO: [HLS 207-4181] remove extraneous parentheses around the comparison to silence this warning: /usr/include/x86_64-linux-gnu/gmp.h:2135:345
INFO: [HLS 207-4182] use '=' to turn this equality comparison into an assignment: /usr/include/x86_64-linux-gnu/gmp.h:2135:345
WARNING: [HLS 207-5528] Ignore interface attribute or pragma which is not used in top function: DGN_compute.cc:374:9
WARNING: [HLS 207-4827] equality comparison with extraneous parentheses: /usr/include/x86_64-linux-gnu/gmp.h:2135:383
INFO: [HLS 207-4181] remove extraneous parentheses around the comparison to silence this warning: /usr/include/x86_64-linux-gnu/gmp.h:2135:383
INFO: [HLS 207-4182] use '=' to turn this equality comparison into an assignment: /usr/include/x86_64-linux-gnu/gmp.h:2135:383
WARNING: [HLS 207-5301] unused parameter 'print': /tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 32.74 seconds. CPU system time: 2.24 seconds. Elapsed time: 38.31 seconds; current allocated memory: 247.554 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::write(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::operator<<(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:129:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::operator<<(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'gather(hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [100], int, int)' (DGN_compute.cc:149:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::operator<<(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'gather(hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [100], int, int)' (DGN_compute.cc:148:27)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::operator<<(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'gather(hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [100], int, int)' (DGN_compute.cc:147:27)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::read(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::operator>>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:125:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::operator>>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'apply(hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [100], int, int)' (DGN_compute.cc:205:27)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::operator>>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'apply(hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [100], int, int)' (DGN_compute.cc:207:27)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::operator>>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'apply(hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [100], int, int)' (DGN_compute.cc:225:26)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::stream()' into 'compute_CONV_layer(int, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [100], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [100], int, int)' (DGN_compute.cc:245:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::stream()' into 'compute_CONV_layer(int, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [100], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [100], int, int)' (DGN_compute.cc:247:23)
INFO: [HLS 214-131] Inlining function 'hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>::stream()' into 'compute_CONV_layer(int, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [100], ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [100], int, int)' (DGN_compute.cc:249:23)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_337_4' (DGN_compute.cc:337:27) in function 'load_input_node_embeddings' completely with a factor of 8 (DGN_compute.cc:316:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<88, 44, (ap_q_mode)5, (ap_o_mode)3, 0> fabs_fixed<88, 44>(ap_fixed<88, 44, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'ap_fixed<88, 44, (ap_q_mode)5, (ap_o_mode)3, 0> hls::abs<88, 44>(ap_fixed<88, 44, (ap_q_mode)5, (ap_o_mode)3, 0>)' (/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_math.h:1421:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> fabs_fixed<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> hls::abs<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' (/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_math.h:1421:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<88, 44, (ap_q_mode)5, (ap_o_mode)3, 0> hls::abs<88, 44>(ap_fixed<88, 44, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'gather(hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [100], int, int) (.43.50.69)' (DGN_compute.cc:105:0)
INFO: [HLS 214-178] Inlining function 'ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> hls::abs<32, 10>(ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'gather(hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [100], int, int) (.43.50.69)' (DGN_compute.cc:105:0)
INFO: [HLS 214-241] Aggregating maxi variable 'MLP_layer_FC_layers_2_bias_in' with non-compact mode in 32-bits (DGN_compute.cc:373:0)
INFO: [HLS 214-241] Aggregating maxi variable 'MLP_layer_FC_layers_2_weight_in' with non-compact mode in 32-bits (DGN_compute.cc:373:0)
INFO: [HLS 214-241] Aggregating maxi variable 'MLP_layer_FC_layers_1_bias_in' with non-compact mode in 32-bits (DGN_compute.cc:373:0)
INFO: [HLS 214-241] Aggregating maxi variable 'MLP_layer_FC_layers_1_weight_in' with non-compact mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'MLP_layer_FC_layers_0_bias_in' with non-compact mode in 32-bits (DGN_compute.cc:373:0)
INFO: [HLS 214-241] Aggregating maxi variable 'MLP_layer_FC_layers_0_weight_in' with non-compact mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'layers_posttrans_fully_connected_0_linear_bias_in' with non-compact mode in 32-bits (DGN_compute.cc:373:0)
INFO: [HLS 214-241] Aggregating maxi variable 'layers_posttrans_fully_connected_0_linear_weight_in' with non-compact mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'embedding_h_atom_embedding_list_weights_in' with non-compact mode in 32-bits
INFO: [HLS 214-241] Aggregating maxi variable 'node_eigen_in' with non-compact mode in 32-bits
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-270] Inferring complete partitioning for array 'layers_posttrans_fully_connected_0_linear_bias' on dimension 2 (DGN_compute.cc:10:0)
INFO: [HLS 214-270] Inferring cyclic partitioning for array 'layers_posttrans_fully_connected_0_linear_weight' on dimension 3 with factor 3 (DGN_compute.cc:9:0)
INFO: [HLS 214-270] Inferring complete partitioning for array 'layers_posttrans_fully_connected_0_linear_weight' on dimension 2 (DGN_compute.cc:9:0)
INFO: [HLS 214-270] Inferring complete partitioning for array 'accs' on dimension 1 (DGN_compute.cc:197:17)
INFO: [HLS 214-115] Multiple burst reads of length 3 and bit width 32 has been inferred on port 'mem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (DGN_compute.cc:401:21)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_91_3'(DGN_compute.cc:91:22) has been inferred on port 'mem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (DGN_compute.cc:91:22)
INFO: [HLS 214-115] Multiple burst reads of length 9 and bit width 32 in loop 'VITIS_LOOP_326_2'(DGN_compute.cc:326:20) has been inferred on port 'mem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (DGN_compute.cc:326:20)
INFO: [HLS 214-115] Multiple burst reads of length 100 and bit width 32 in loop 'VITIS_LOOP_332_3'(DGN_compute.cc:332:31) has been inferred on port 'mem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (DGN_compute.cc:332:31)
INFO: [HLS 214-115] Multiple burst reads of length 100 and bit width 32 in loop 'VITIS_LOOP_341_5'(DGN_compute.cc:341:31) has been inferred on port 'mem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (DGN_compute.cc:341:31)
INFO: [HLS 214-115] Multiple burst reads of length 100 and bit width 32 in loop 'VITIS_LOOP_341_5'(DGN_compute.cc:341:31) has been inferred on port 'mem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (DGN_compute.cc:341:31)
INFO: [HLS 214-115] Multiple burst reads of length 100 and bit width 32 in loop 'VITIS_LOOP_341_5'(DGN_compute.cc:341:31) has been inferred on port 'mem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (DGN_compute.cc:341:31)
INFO: [HLS 214-115] Multiple burst reads of length 100 and bit width 32 in loop 'VITIS_LOOP_341_5'(DGN_compute.cc:341:31) has been inferred on port 'mem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (DGN_compute.cc:341:31)
INFO: [HLS 214-115] Multiple burst reads of length 100 and bit width 32 in loop 'VITIS_LOOP_341_5'(DGN_compute.cc:341:31) has been inferred on port 'mem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (DGN_compute.cc:341:31)
INFO: [HLS 214-115] Multiple burst reads of length 100 and bit width 32 in loop 'VITIS_LOOP_341_5'(DGN_compute.cc:341:31) has been inferred on port 'mem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (DGN_compute.cc:341:31)
INFO: [HLS 214-115] Multiple burst reads of length 100 and bit width 32 in loop 'VITIS_LOOP_341_5'(DGN_compute.cc:341:31) has been inferred on port 'mem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (DGN_compute.cc:341:31)
INFO: [HLS 214-115] Multiple burst reads of length 100 and bit width 32 in loop 'VITIS_LOOP_341_5'(DGN_compute.cc:341:31) has been inferred on port 'mem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (DGN_compute.cc:341:31)
INFO: [HLS 214-115] Multiple burst reads of length 80000 and bit width 32 in loop 'VITIS_LOOP_49_1'(DGN_compute.cc:49:19) has been inferred on port 'mem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (DGN_compute.cc:49:19)
INFO: [HLS 214-115] Multiple burst reads of length 400 and bit width 32 in loop 'VITIS_LOOP_39_1'(DGN_compute.cc:39:19) has been inferred on port 'mem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (DGN_compute.cc:39:19)
INFO: [HLS 214-115] Multiple burst reads of length 5000 and bit width 32 in loop 'VITIS_LOOP_39_1'(DGN_compute.cc:39:19) has been inferred on port 'mem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (DGN_compute.cc:39:19)
INFO: [HLS 214-115] Multiple burst reads of length 50 and bit width 32 in loop 'VITIS_LOOP_31_1'(DGN_compute.cc:31:19) has been inferred on port 'mem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (DGN_compute.cc:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 1250 and bit width 32 in loop 'VITIS_LOOP_39_1'(DGN_compute.cc:39:19) has been inferred on port 'mem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (DGN_compute.cc:39:19)
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 32 in loop 'VITIS_LOOP_31_1'(DGN_compute.cc:31:19) has been inferred on port 'mem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (DGN_compute.cc:31:19)
INFO: [HLS 214-115] Multiple burst reads of length 25 and bit width 32 in loop 'VITIS_LOOP_40_2'(DGN_compute.cc:40:26) has been inferred on port 'mem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (DGN_compute.cc:40:26)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixeds' into 'gather(hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [100], int, int) (.43.50.69.1)' (/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixeds' into 'gather(hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [100], int, int) (.43.50.69.1)' (/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i32.s_struct.ap_fixeds' into 'gather(hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [100], int, int) (.43.50.69.1)' (/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.24 seconds. CPU system time: 0.56 seconds. Elapsed time: 7.96 seconds; current allocated memory: 251.543 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 251.550 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 264.419 MB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] /tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/common/technology/autopilot/ap_fixed_base.h:950: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 282.045 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_51_3' (DGN_compute.cc:51) in function 'load_array_3d<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 100, 200>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_2' (DGN_compute.cc:40) in function 'load_array_2d<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 50, 100>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_2' (DGN_compute.cc:40) in function 'load_array_2d<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 100>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_2' (DGN_compute.cc:40) in function 'load_array_2d<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 25, 50>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_40_2' (DGN_compute.cc:40) in function 'load_array_2d<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 1, 25>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_31_1' (DGN_compute.cc:31) in function 'load_array_1d<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 50>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_31_1' (DGN_compute.cc:31) in function 'load_array_1d<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 25>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_135_2' (DGN_compute.cc:113) in function 'gather' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_332_3' (DGN_compute.cc:332) in function 'load_input_node_embeddings' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_341_5' (DGN_compute.cc:341) in function 'load_input_node_embeddings' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_341_5' (DGN_compute.cc:341) in function 'load_input_node_embeddings' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_341_5' (DGN_compute.cc:341) in function 'load_input_node_embeddings' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_341_5' (DGN_compute.cc:341) in function 'load_input_node_embeddings' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_341_5' (DGN_compute.cc:341) in function 'load_input_node_embeddings' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_341_5' (DGN_compute.cc:341) in function 'load_input_node_embeddings' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_341_5' (DGN_compute.cc:341) in function 'load_input_node_embeddings' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_341_5' (DGN_compute.cc:341) in function 'load_input_node_embeddings' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_347_6' (DGN_compute.cc:347) in function 'load_input_node_embeddings' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_326_2' (DGN_compute.cc:326) in function 'load_input_node_embeddings' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_83_1' (DGN_compute.cc:83) in function 'load_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_87_2' (DGN_compute.cc:87) in function 'load_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_91_3' (DGN_compute.cc:91) in function 'load_graph' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_262_2' (DGN_compute.cc:262) in function 'global_mean_pooling' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_288_1' (DGN_compute.cc:288) in function 'MLP' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MLP_loop_2' (DGN_compute.cc:296) in function 'MLP' automatically.
INFO: [XFORM 203-510] Pipelining loop 'MLP_loop_3' (DGN_compute.cc:282) in function 'MLP' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'MLP_loop_2' (DGN_compute.cc:296) in function 'MLP' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_198_2' (DGN_compute.cc:198) in function 'apply' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_299_2' (DGN_compute.cc:299) in function 'MLP' completely with a factor of 50.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_209_3' (DGN_compute.cc:209) in function 'apply' completely with a factor of 100.
INFO: [XFORM 203-101] Partitioning array 'nd_fs' (DGN_compute.cc:323) in dimension 1 completely.
WARNING: [HLS 200-914] Completely partitioning array 'MLP_layer_FC_layers_1_weight.V'  accessed through non-constant indices on dimension 2 (DGN_compute.cc:41:13), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
Resolution: For help on HLS 200-914 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-914.html
INFO: [XFORM 203-101] Partitioning array 'MLP_layer_FC_layers_1_weight.V'  in dimension 2 completely.
WARNING: [HLS 200-914] Completely partitioning array 'layers_posttrans_fully_connected_0_linear_bias.V'  accessed through non-constant indices on dimension 2 (DGN_compute.cc:41:13), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
Resolution: For help on HLS 200-914 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-914.html
INFO: [XFORM 203-101] Partitioning array 'layers_posttrans_fully_connected_0_linear_bias.V'  in dimension 2 completely.
WARNING: [HLS 200-914] Completely partitioning array 'layers_posttrans_fully_connected_0_linear_weight.V'  accessed through non-constant indices on dimension 2 (DGN_compute.cc:52:17), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
Resolution: For help on HLS 200-914 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-914.html
INFO: [XFORM 203-101] Partitioning array 'layers_posttrans_fully_connected_0_linear_weight.V'  in dimension 2 completely.
WARNING: [HLS 200-914] Completely partitioning array 'accs.V' (DGN_compute.cc:197) accessed through non-constant indices on dimension 1 (DGN_compute.cc:226:31), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
Resolution: For help on HLS 200-914 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-914.html
INFO: [XFORM 203-101] Partitioning array 'accs.V' (DGN_compute.cc:197) in dimension 1 completely.
WARNING: [HLS 200-914] Completely partitioning array 'node_acc_1.V' (DGN_compute.cc:117) accessed through non-constant indices on dimension 1 (DGN_compute.cc:147:31), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
Resolution: For help on HLS 200-914 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-914.html
INFO: [XFORM 203-101] Partitioning array 'node_acc_1.V' (DGN_compute.cc:117) in dimension 1 completely.
WARNING: [HLS 200-914] Completely partitioning array 'node_acc_2.V' (DGN_compute.cc:119) accessed through non-constant indices on dimension 1 (DGN_compute.cc:170:21), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
Resolution: For help on HLS 200-914 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-914.html
INFO: [XFORM 203-101] Partitioning array 'node_acc_2.V' (DGN_compute.cc:119) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layers_posttrans_fully_connected_0_linear_weight.V'  in dimension 3 with a cyclic factor 3.
INFO: [XFORM 203-712] Applying dataflow to function 'compute_CONV_layer' (DGN_compute.cc:245:1), detected/extracted 3 process function(s): 
	 'entry_proc'
	 'gather'
	 'apply'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (DGN_compute.cc:203:21) in function 'apply'... converting 1101 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (DGN_compute.cc:223:33) in function 'apply'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (DGN_compute.cc:312:5) in function 'MLP'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 5.91 seconds. CPU system time: 0.11 seconds. Elapsed time: 6.1 seconds; current allocated memory: 336.857 MB.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_320_1' (DGN_compute.cc:320:29) in function 'load_input_node_embeddings' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_50_2' (DGN_compute.cc:50:35) in function 'load_array_3d<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 100, 200>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_49_1' (DGN_compute.cc:49:28) in function 'load_array_3d<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 100, 200>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_39_1' (DGN_compute.cc:39:28) in function 'load_array_2d<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 50, 100>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_39_1' (DGN_compute.cc:39:28) in function 'load_array_2d<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 100>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_39_1' (DGN_compute.cc:39:28) in function 'load_array_2d<ap_fixed<32, 10, (ap_q_mode)5, (ap_o_mode)3, 0>, 25, 50>'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_260_1' (DGN_compute.cc:260:29) in function 'global_mean_pooling'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_122_1' (DGN_compute.cc:113:13) in function 'gather'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_195_1' (DGN_compute.cc:195:29) in function 'apply'.
WARNING: [HLS 200-960] Cannot flatten loop 'MLP_loop_1' (DGN_compute.cc:285:14) in function 'MLP' the outer loop is not a perfect loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-960.html
INFO: [HLS 200-472] Inferring partial write operation for 'MLP_layer_FC_layers_2_bias.V' (DGN_compute.cc:32:15)
INFO: [HLS 200-472] Inferring partial write operation for 'h_graph.V' (DGN_compute.cc:266:28)
INFO: [HLS 200-472] Inferring partial write operation for 'node_eigen.V' (DGN_compute.cc:85:23)
INFO: [HLS 200-472] Inferring partial write operation for 'degree_table' (DGN_compute.cc:89:25)
INFO: [HLS 200-472] Inferring partial write operation for 'layers_posttrans_fully_connected_0_linear_weight.V.0.0' (DGN_compute.cc:52:29)
INFO: [HLS 200-472] Inferring partial write operation for 'MLP_layer_FC_layers_0_weight.V' (DGN_compute.cc:41:22)
INFO: [HLS 200-472] Inferring partial write operation for 'layers_posttrans_fully_connected_0_linear_bias.V.0' (DGN_compute.cc:41:22)
INFO: [HLS 200-472] Inferring partial write operation for 'MLP_layer_FC_layers_1_weight.V.0' (DGN_compute.cc:41:22)
INFO: [HLS 200-472] Inferring partial write operation for 'MLP_layer_FC_layers_2_weight.V' (DGN_compute.cc:41:22)
INFO: [HLS 200-472] Inferring partial write operation for 'MLP_layer_FC_layers_0_bias.V' (DGN_compute.cc:32:15)
INFO: [HLS 200-472] Inferring partial write operation for 'MLP_layer_FC_layers_1_bias.V' (DGN_compute.cc:32:15)
INFO: [HLS 200-472] Inferring partial write operation for 'next_h_node' (DGN_compute.cc:228:41)
INFO: [HLS 200-472] Inferring partial write operation for 'h_node_ping.V' (DGN_compute.cc:349:33)
INFO: [HLS 200-472] Inferring partial write operation for 'h_node_nd.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'h_node_nd.V' (DGN_compute.cc:334:32)
INFO: [HLS 200-472] Inferring partial write operation for 'neighbor_table' (DGN_compute.cc:93:27)
INFO: [HLS 200-472] Inferring partial write operation for 'temp_0.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'temp_1.V' 
WARNING: [HLS 200-1449] Process apply has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 4.44 seconds. CPU system time: 0.23 seconds. Elapsed time: 4.72 seconds; current allocated memory: 824.454 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'DGN_compute_one_graph' ...
WARNING: [SYN 201-103] Legalizing function name 'load_array_3d<ap_fixed<32, 10, 5, 3, 0>, 4, 100, 200>_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3' to 'load_array_3d_ap_fixed_32_10_5_3_0_4_100_200_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3'.
WARNING: [SYN 201-103] Legalizing function name 'load_array_3d<ap_fixed<32, 10, 5, 3, 0>, 4, 100, 200>' to 'load_array_3d_ap_fixed_32_10_5_3_0_4_100_200_s'.
WARNING: [SYN 201-103] Legalizing function name 'load_array_2d<ap_fixed<32, 10, 5, 3, 0>, 4, 100>_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2' to 'load_array_2d_ap_fixed_32_10_5_3_0_4_100_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2'.
WARNING: [SYN 201-103] Legalizing function name 'load_array_2d<ap_fixed<32, 10, 5, 3, 0>, 4, 100>' to 'load_array_2d_ap_fixed_32_10_5_3_0_4_100_s'.
WARNING: [SYN 201-103] Legalizing function name 'load_array_2d<ap_fixed<32, 10, 5, 3, 0>, 50, 100>_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2' to 'load_array_2d_ap_fixed_32_10_5_3_0_50_100_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2'.
WARNING: [SYN 201-103] Legalizing function name 'load_array_2d<ap_fixed<32, 10, 5, 3, 0>, 50, 100>' to 'load_array_2d_ap_fixed_32_10_5_3_0_50_100_s'.
WARNING: [SYN 201-103] Legalizing function name 'load_array_1d<ap_fixed<32, 10, 5, 3, 0>, 50>_Pipeline_VITIS_LOOP_31_1' to 'load_array_1d_ap_fixed_32_10_5_3_0_50_Pipeline_VITIS_LOOP_31_1'.
WARNING: [SYN 201-103] Legalizing function name 'load_array_1d<ap_fixed<32, 10, 5, 3, 0>, 50>' to 'load_array_1d_ap_fixed_32_10_5_3_0_50_s'.
WARNING: [SYN 201-103] Legalizing function name 'load_array_2d<ap_fixed<32, 10, 5, 3, 0>, 25, 50>_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2' to 'load_array_2d_ap_fixed_32_10_5_3_0_25_50_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2'.
WARNING: [SYN 201-103] Legalizing function name 'load_array_2d<ap_fixed<32, 10, 5, 3, 0>, 25, 50>' to 'load_array_2d_ap_fixed_32_10_5_3_0_25_50_s'.
WARNING: [SYN 201-103] Legalizing function name 'load_array_1d<ap_fixed<32, 10, 5, 3, 0>, 25>_Pipeline_VITIS_LOOP_31_1' to 'load_array_1d_ap_fixed_32_10_5_3_0_25_Pipeline_VITIS_LOOP_31_1'.
WARNING: [SYN 201-103] Legalizing function name 'load_array_1d<ap_fixed<32, 10, 5, 3, 0>, 25>' to 'load_array_1d_ap_fixed_32_10_5_3_0_25_s'.
WARNING: [SYN 201-103] Legalizing function name 'load_array_2d<ap_fixed<32, 10, 5, 3, 0>, 1, 25>_Pipeline_VITIS_LOOP_40_2' to 'load_array_2d_ap_fixed_32_10_5_3_0_1_25_Pipeline_VITIS_LOOP_40_2'.
WARNING: [SYN 201-103] Legalizing function name 'load_array_2d<ap_fixed<32, 10, 5, 3, 0>, 1, 25>' to 'load_array_2d_ap_fixed_32_10_5_3_0_1_25_s'.
WARNING: [SYN 201-103] Legalizing function name 'load_array_1d<ap_fixed<32, 10, 5, 3, 0>, 1>' to 'load_array_1d_ap_fixed_32_10_5_3_0_1_s'.
WARNING: [SYN 201-107] Renaming port name 'DGN_compute_one_graph/out' to 'DGN_compute_one_graph/out_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'DGN_compute_one_graph/degree_table' to 'DGN_compute_one_graph/degree_table_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'DGN_compute_one_graph/neighbor_table' to 'DGN_compute_one_graph/neighbor_table_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_array_3d_ap_fixed_32_10_5_3_0_4_100_200_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln52) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.36 seconds. CPU system time: 0.1 seconds. Elapsed time: 2.56 seconds; current allocated memory: 834.436 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.44 seconds; current allocated memory: 849.095 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_array_3d_ap_fixed_32_10_5_3_0_4_100_200_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.96 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.08 seconds; current allocated memory: 849.509 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.78 seconds. CPU system time: 0 seconds. Elapsed time: 0.8 seconds; current allocated memory: 850.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_array_2d_ap_fixed_32_10_5_3_0_4_100_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_1_VITIS_LOOP_40_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_39_1_VITIS_LOOP_40_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 851.806 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 853.829 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_array_2d_ap_fixed_32_10_5_3_0_4_100_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 853.996 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 854.346 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_array_2d_ap_fixed_32_10_5_3_0_50_100_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln41) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_1_VITIS_LOOP_40_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_39_1_VITIS_LOOP_40_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 854.502 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 854.687 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_array_2d_ap_fixed_32_10_5_3_0_50_100_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 854.751 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 854.843 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_array_1d_ap_fixed_32_10_5_3_0_50_Pipeline_VITIS_LOOP_31_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_31_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 854.941 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 855.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_array_1d_ap_fixed_32_10_5_3_0_50_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 855.118 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 855.210 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_array_2d_ap_fixed_32_10_5_3_0_25_50_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_1_VITIS_LOOP_40_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_39_1_VITIS_LOOP_40_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 855.987 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 857.052 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_array_2d_ap_fixed_32_10_5_3_0_25_50_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 857.197 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 857.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_array_1d_ap_fixed_32_10_5_3_0_25_Pipeline_VITIS_LOOP_31_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_31_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 857.508 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 857.624 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_array_1d_ap_fixed_32_10_5_3_0_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 857.689 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 857.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_array_2d_ap_fixed_32_10_5_3_0_1_25_Pipeline_VITIS_LOOP_40_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_40_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_40_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 857.900 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 858.013 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_array_2d_ap_fixed_32_10_5_3_0_1_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 858.075 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 858.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_array_1d_ap_fixed_32_10_5_3_0_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 858.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 858.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weights' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 858.858 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.17 seconds; current allocated memory: 860.032 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_graph_Pipeline_VITIS_LOOP_83_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_83_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_83_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 860.157 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 860.303 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_graph_Pipeline_VITIS_LOOP_87_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_87_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_87_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 860.425 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 860.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_graph_Pipeline_VITIS_LOOP_91_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_91_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_91_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 860.668 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 860.784 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_graph' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 860.896 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 861.056 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_node_embeddings_Pipeline_VITIS_LOOP_326_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_326_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_326_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 861.300 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 861.677 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_node_embeddings_Pipeline_VITIS_LOOP_332_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_332_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_332_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 861.766 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 861.907 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_341_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_341_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 862.004 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 862.147 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_341_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_341_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 862.247 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 862.368 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_55' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_341_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_341_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 862.465 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 862.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_56' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_341_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_341_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 862.677 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 862.798 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_57' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_341_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_341_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 862.895 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 863.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_58' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_341_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_341_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 863.107 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 863.224 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_59' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_341_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_341_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 863.322 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 863.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_510' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_341_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_341_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 863.536 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 863.655 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_node_embeddings_Pipeline_VITIS_LOOP_347_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_347_6'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_347_6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 863.752 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 863.849 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_node_embeddings' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 864.451 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.67 seconds. CPU system time: 0 seconds. Elapsed time: 0.69 seconds; current allocated memory: 865.353 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 865.382 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 865.429 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gather_Pipeline_VITIS_LOOP_122_1_VITIS_LOOP_135_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln143) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_122_1_VITIS_LOOP_135_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 102, loop 'VITIS_LOOP_122_1_VITIS_LOOP_135_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.25 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.31 seconds; current allocated memory: 870.323 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.13 seconds; current allocated memory: 884.401 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gather' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 884.512 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 884.642 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'apply_Pipeline_VITIS_LOOP_195_1_VITIS_LOOP_198_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln228) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_195_1_VITIS_LOOP_198_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 21, loop 'VITIS_LOOP_195_1_VITIS_LOOP_198_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 7.39 seconds; current allocated memory: 896.175 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5.84 seconds. CPU system time: 0.03 seconds. Elapsed time: 6.01 seconds; current allocated memory: 912.685 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'apply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.72 seconds. CPU system time: 0.05 seconds. Elapsed time: 6.96 seconds; current allocated memory: 913.232 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.09 seconds; current allocated memory: 914.403 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_CONV_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.19 seconds; current allocated memory: 915.015 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.14 seconds; current allocated memory: 916.083 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'global_mean_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln264) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_260_1_VITIS_LOOP_262_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 42, loop 'VITIS_LOOP_260_1_VITIS_LOOP_262_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.45 seconds; current allocated memory: 916.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 916.752 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MLP_Pipeline_VITIS_LOOP_288_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_288_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'VITIS_LOOP_288_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 916.920 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 917.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MLP_Pipeline_MLP_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MLP_loop_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 30, loop 'MLP_loop_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.8 seconds; current allocated memory: 918.732 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.81 seconds. CPU system time: 0 seconds. Elapsed time: 0.85 seconds; current allocated memory: 920.967 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MLP_Pipeline_MLP_loop_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MLP_loop_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'MLP_loop_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.9 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.95 seconds; current allocated memory: 921.091 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 921.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MLP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 921.924 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.83 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.87 seconds; current allocated memory: 922.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DGN_compute_one_graph' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.95 seconds. CPU system time: 0 seconds. Elapsed time: 1 seconds; current allocated memory: 923.323 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 6.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 6.31 seconds; current allocated memory: 926.015 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_array_3d_ap_fixed_32_10_5_3_0_4_100_200_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_array_3d_ap_fixed_32_10_5_3_0_4_100_200_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3' pipeline 'VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_array_3d_ap_fixed_32_10_5_3_0_4_100_200_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_array_3d_ap_fixed_32_10_5_3_0_4_100_200_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_array_3d_ap_fixed_32_10_5_3_0_4_100_200_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_array_3d_ap_fixed_32_10_5_3_0_4_100_200_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_array_3d_ap_fixed_32_10_5_3_0_4_100_200_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_array_3d_ap_fixed_32_10_5_3_0_4_100_200_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_array_3d_ap_fixed_32_10_5_3_0_4_100_200_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_array_3d_ap_fixed_32_10_5_3_0_4_100_200_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_array_3d_ap_fixed_32_10_5_3_0_4_100_200_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_array_3d_ap_fixed_32_10_5_3_0_4_100_200_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_array_3d_ap_fixed_32_10_5_3_0_4_100_200_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_array_3d_ap_fixed_32_10_5_3_0_4_100_200_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3/m_axi_mem_ARUSER' to 0.
INFO: [RTGEN 206-104] Estimated max fanout for 'load_array_3d_ap_fixed_32_10_5_3_0_4_100_200_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3' is 12300 from HDL expression: ((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_3ns_7ns_7ns_9_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_3ns_2_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_array_3d_ap_fixed_32_10_5_3_0_4_100_200_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.42 seconds. CPU system time: 0.06 seconds. Elapsed time: 6.59 seconds; current allocated memory: 932.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_array_3d_ap_fixed_32_10_5_3_0_4_100_200_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_array_3d_ap_fixed_32_10_5_3_0_4_100_200_s' is 12900 from HDL expression: (1'b1 == ap_CS_fsm_state9)
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_array_3d_ap_fixed_32_10_5_3_0_4_100_200_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.76 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.94 seconds; current allocated memory: 963.631 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_array_2d_ap_fixed_32_10_5_3_0_4_100_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_array_2d_ap_fixed_32_10_5_3_0_4_100_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2' pipeline 'VITIS_LOOP_39_1_VITIS_LOOP_40_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_array_2d_ap_fixed_32_10_5_3_0_4_100_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_array_2d_ap_fixed_32_10_5_3_0_4_100_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_array_2d_ap_fixed_32_10_5_3_0_4_100_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_array_2d_ap_fixed_32_10_5_3_0_4_100_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_array_2d_ap_fixed_32_10_5_3_0_4_100_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_array_2d_ap_fixed_32_10_5_3_0_4_100_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_array_2d_ap_fixed_32_10_5_3_0_4_100_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_array_2d_ap_fixed_32_10_5_3_0_4_100_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_array_2d_ap_fixed_32_10_5_3_0_4_100_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_array_2d_ap_fixed_32_10_5_3_0_4_100_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_array_2d_ap_fixed_32_10_5_3_0_4_100_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_array_2d_ap_fixed_32_10_5_3_0_4_100_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2/m_axi_mem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_array_2d_ap_fixed_32_10_5_3_0_4_100_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.59 seconds; current allocated memory: 968.960 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_array_2d_ap_fixed_32_10_5_3_0_4_100_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_array_2d_ap_fixed_32_10_5_3_0_4_100_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.61 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.68 seconds; current allocated memory: 978.868 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_array_2d_ap_fixed_32_10_5_3_0_50_100_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_array_2d_ap_fixed_32_10_5_3_0_50_100_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2' pipeline 'VITIS_LOOP_39_1_VITIS_LOOP_40_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_array_2d_ap_fixed_32_10_5_3_0_50_100_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_array_2d_ap_fixed_32_10_5_3_0_50_100_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_array_2d_ap_fixed_32_10_5_3_0_50_100_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_array_2d_ap_fixed_32_10_5_3_0_50_100_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_array_2d_ap_fixed_32_10_5_3_0_50_100_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_array_2d_ap_fixed_32_10_5_3_0_50_100_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_array_2d_ap_fixed_32_10_5_3_0_50_100_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_array_2d_ap_fixed_32_10_5_3_0_50_100_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_array_2d_ap_fixed_32_10_5_3_0_50_100_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_array_2d_ap_fixed_32_10_5_3_0_50_100_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_array_2d_ap_fixed_32_10_5_3_0_50_100_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_array_2d_ap_fixed_32_10_5_3_0_50_100_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2/m_axi_mem_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_6ns_7ns_7ns_13_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_array_2d_ap_fixed_32_10_5_3_0_50_100_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 980.483 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_array_2d_ap_fixed_32_10_5_3_0_50_100_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_array_2d_ap_fixed_32_10_5_3_0_50_100_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 981.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_array_1d_ap_fixed_32_10_5_3_0_50_Pipeline_VITIS_LOOP_31_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_array_1d_ap_fixed_32_10_5_3_0_50_Pipeline_VITIS_LOOP_31_1' pipeline 'VITIS_LOOP_31_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_array_1d_ap_fixed_32_10_5_3_0_50_Pipeline_VITIS_LOOP_31_1/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_array_1d_ap_fixed_32_10_5_3_0_50_Pipeline_VITIS_LOOP_31_1/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_array_1d_ap_fixed_32_10_5_3_0_50_Pipeline_VITIS_LOOP_31_1/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_array_1d_ap_fixed_32_10_5_3_0_50_Pipeline_VITIS_LOOP_31_1/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_array_1d_ap_fixed_32_10_5_3_0_50_Pipeline_VITIS_LOOP_31_1/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_array_1d_ap_fixed_32_10_5_3_0_50_Pipeline_VITIS_LOOP_31_1/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_array_1d_ap_fixed_32_10_5_3_0_50_Pipeline_VITIS_LOOP_31_1/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_array_1d_ap_fixed_32_10_5_3_0_50_Pipeline_VITIS_LOOP_31_1/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_array_1d_ap_fixed_32_10_5_3_0_50_Pipeline_VITIS_LOOP_31_1/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_array_1d_ap_fixed_32_10_5_3_0_50_Pipeline_VITIS_LOOP_31_1/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_array_1d_ap_fixed_32_10_5_3_0_50_Pipeline_VITIS_LOOP_31_1/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_array_1d_ap_fixed_32_10_5_3_0_50_Pipeline_VITIS_LOOP_31_1/m_axi_mem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_array_1d_ap_fixed_32_10_5_3_0_50_Pipeline_VITIS_LOOP_31_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 982.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_array_1d_ap_fixed_32_10_5_3_0_50_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_array_1d_ap_fixed_32_10_5_3_0_50_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 983.439 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_array_2d_ap_fixed_32_10_5_3_0_25_50_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_array_2d_ap_fixed_32_10_5_3_0_25_50_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2' pipeline 'VITIS_LOOP_39_1_VITIS_LOOP_40_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_array_2d_ap_fixed_32_10_5_3_0_25_50_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_array_2d_ap_fixed_32_10_5_3_0_25_50_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_array_2d_ap_fixed_32_10_5_3_0_25_50_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_array_2d_ap_fixed_32_10_5_3_0_25_50_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_array_2d_ap_fixed_32_10_5_3_0_25_50_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_array_2d_ap_fixed_32_10_5_3_0_25_50_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_array_2d_ap_fixed_32_10_5_3_0_25_50_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_array_2d_ap_fixed_32_10_5_3_0_25_50_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_array_2d_ap_fixed_32_10_5_3_0_25_50_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_array_2d_ap_fixed_32_10_5_3_0_25_50_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_array_2d_ap_fixed_32_10_5_3_0_25_50_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_array_2d_ap_fixed_32_10_5_3_0_25_50_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2/m_axi_mem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_array_2d_ap_fixed_32_10_5_3_0_25_50_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 985.151 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_array_2d_ap_fixed_32_10_5_3_0_25_50_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_array_2d_ap_fixed_32_10_5_3_0_25_50_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.49 seconds; current allocated memory: 990.548 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_array_1d_ap_fixed_32_10_5_3_0_25_Pipeline_VITIS_LOOP_31_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_array_1d_ap_fixed_32_10_5_3_0_25_Pipeline_VITIS_LOOP_31_1' pipeline 'VITIS_LOOP_31_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_array_1d_ap_fixed_32_10_5_3_0_25_Pipeline_VITIS_LOOP_31_1/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_array_1d_ap_fixed_32_10_5_3_0_25_Pipeline_VITIS_LOOP_31_1/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_array_1d_ap_fixed_32_10_5_3_0_25_Pipeline_VITIS_LOOP_31_1/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_array_1d_ap_fixed_32_10_5_3_0_25_Pipeline_VITIS_LOOP_31_1/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_array_1d_ap_fixed_32_10_5_3_0_25_Pipeline_VITIS_LOOP_31_1/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_array_1d_ap_fixed_32_10_5_3_0_25_Pipeline_VITIS_LOOP_31_1/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_array_1d_ap_fixed_32_10_5_3_0_25_Pipeline_VITIS_LOOP_31_1/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_array_1d_ap_fixed_32_10_5_3_0_25_Pipeline_VITIS_LOOP_31_1/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_array_1d_ap_fixed_32_10_5_3_0_25_Pipeline_VITIS_LOOP_31_1/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_array_1d_ap_fixed_32_10_5_3_0_25_Pipeline_VITIS_LOOP_31_1/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_array_1d_ap_fixed_32_10_5_3_0_25_Pipeline_VITIS_LOOP_31_1/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_array_1d_ap_fixed_32_10_5_3_0_25_Pipeline_VITIS_LOOP_31_1/m_axi_mem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_array_1d_ap_fixed_32_10_5_3_0_25_Pipeline_VITIS_LOOP_31_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 991.667 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_array_1d_ap_fixed_32_10_5_3_0_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_array_1d_ap_fixed_32_10_5_3_0_25_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 992.650 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_array_2d_ap_fixed_32_10_5_3_0_1_25_Pipeline_VITIS_LOOP_40_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_array_2d_ap_fixed_32_10_5_3_0_1_25_Pipeline_VITIS_LOOP_40_2' pipeline 'VITIS_LOOP_40_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_array_2d_ap_fixed_32_10_5_3_0_1_25_Pipeline_VITIS_LOOP_40_2/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_array_2d_ap_fixed_32_10_5_3_0_1_25_Pipeline_VITIS_LOOP_40_2/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_array_2d_ap_fixed_32_10_5_3_0_1_25_Pipeline_VITIS_LOOP_40_2/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_array_2d_ap_fixed_32_10_5_3_0_1_25_Pipeline_VITIS_LOOP_40_2/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_array_2d_ap_fixed_32_10_5_3_0_1_25_Pipeline_VITIS_LOOP_40_2/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_array_2d_ap_fixed_32_10_5_3_0_1_25_Pipeline_VITIS_LOOP_40_2/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_array_2d_ap_fixed_32_10_5_3_0_1_25_Pipeline_VITIS_LOOP_40_2/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_array_2d_ap_fixed_32_10_5_3_0_1_25_Pipeline_VITIS_LOOP_40_2/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_array_2d_ap_fixed_32_10_5_3_0_1_25_Pipeline_VITIS_LOOP_40_2/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_array_2d_ap_fixed_32_10_5_3_0_1_25_Pipeline_VITIS_LOOP_40_2/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_array_2d_ap_fixed_32_10_5_3_0_1_25_Pipeline_VITIS_LOOP_40_2/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_array_2d_ap_fixed_32_10_5_3_0_1_25_Pipeline_VITIS_LOOP_40_2/m_axi_mem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_array_2d_ap_fixed_32_10_5_3_0_1_25_Pipeline_VITIS_LOOP_40_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 993.374 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_array_2d_ap_fixed_32_10_5_3_0_1_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_array_2d_ap_fixed_32_10_5_3_0_1_25_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 994.330 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_array_1d_ap_fixed_32_10_5_3_0_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_array_1d_ap_fixed_32_10_5_3_0_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 994.979 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weights' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_weights' is 12900 from HDL expression: (1'b1 == ap_CS_fsm_state2)
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weights'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1010.632 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_graph_Pipeline_VITIS_LOOP_83_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_graph_Pipeline_VITIS_LOOP_83_1' pipeline 'VITIS_LOOP_83_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_graph_Pipeline_VITIS_LOOP_83_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.53 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1015.823 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_graph_Pipeline_VITIS_LOOP_87_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_graph_Pipeline_VITIS_LOOP_87_2' pipeline 'VITIS_LOOP_87_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_graph_Pipeline_VITIS_LOOP_87_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1016.892 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_graph_Pipeline_VITIS_LOOP_91_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_graph_Pipeline_VITIS_LOOP_91_3' pipeline 'VITIS_LOOP_91_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_graph_Pipeline_VITIS_LOOP_91_3/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_graph_Pipeline_VITIS_LOOP_91_3/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_graph_Pipeline_VITIS_LOOP_91_3/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_graph_Pipeline_VITIS_LOOP_91_3/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_graph_Pipeline_VITIS_LOOP_91_3/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_graph_Pipeline_VITIS_LOOP_91_3/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_graph_Pipeline_VITIS_LOOP_91_3/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_graph_Pipeline_VITIS_LOOP_91_3/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_graph_Pipeline_VITIS_LOOP_91_3/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_graph_Pipeline_VITIS_LOOP_91_3/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_graph_Pipeline_VITIS_LOOP_91_3/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_graph_Pipeline_VITIS_LOOP_91_3/m_axi_mem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_graph_Pipeline_VITIS_LOOP_91_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1017.854 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_graph' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_graph'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1019.384 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_node_embeddings_Pipeline_VITIS_LOOP_326_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_input_node_embeddings_Pipeline_VITIS_LOOP_326_2' pipeline 'VITIS_LOOP_326_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_326_2/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_326_2/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_326_2/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_326_2/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_326_2/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_326_2/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_326_2/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_326_2/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_326_2/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_326_2/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_326_2/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_326_2/m_axi_mem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_node_embeddings_Pipeline_VITIS_LOOP_326_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1020.644 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_node_embeddings_Pipeline_VITIS_LOOP_332_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_input_node_embeddings_Pipeline_VITIS_LOOP_332_3' pipeline 'VITIS_LOOP_332_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_332_3/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_332_3/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_332_3/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_332_3/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_332_3/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_332_3/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_332_3/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_332_3/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_332_3/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_332_3/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_332_3/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_332_3/m_axi_mem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_node_embeddings_Pipeline_VITIS_LOOP_332_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1022.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_5' pipeline 'VITIS_LOOP_341_5' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_5/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_5/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_5/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_5/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_5/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_5/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_5/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_5/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_5/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_5/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_5/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_5/m_axi_mem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1023.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_54' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_54' pipeline 'VITIS_LOOP_341_5' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_54/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_54/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_54/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_54/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_54/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_54/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_54/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_54/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_54/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_54/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_54/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_54/m_axi_mem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_54'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.000 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_55' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_55' pipeline 'VITIS_LOOP_341_5' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_55/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_55/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_55/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_55/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_55/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_55/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_55/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_55/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_55/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_55/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_55/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_55/m_axi_mem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_55'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.001 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_56' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_56' pipeline 'VITIS_LOOP_341_5' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_56/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_56/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_56/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_56/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_56/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_56/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_56/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_56/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_56/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_56/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_56/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_56/m_axi_mem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_56'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.002 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_57' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_57' pipeline 'VITIS_LOOP_341_5' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_57/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_57/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_57/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_57/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_57/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_57/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_57/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_57/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_57/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_57/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_57/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_57/m_axi_mem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_57'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.003 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_58' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_58' pipeline 'VITIS_LOOP_341_5' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_58/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_58/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_58/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_58/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_58/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_58/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_58/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_58/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_58/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_58/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_58/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_58/m_axi_mem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_58'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.004 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_59' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_59' pipeline 'VITIS_LOOP_341_5' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_59/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_59/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_59/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_59/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_59/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_59/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_59/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_59/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_59/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_59/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_59/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_59/m_axi_mem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_59'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.004 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_510' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_510' pipeline 'VITIS_LOOP_341_5' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_510/m_axi_mem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_510/m_axi_mem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_510/m_axi_mem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_510/m_axi_mem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_510/m_axi_mem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_510/m_axi_mem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_510/m_axi_mem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_510/m_axi_mem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_510/m_axi_mem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_510/m_axi_mem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_510/m_axi_mem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_510/m_axi_mem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_node_embeddings_Pipeline_VITIS_LOOP_341_510'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.005 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_node_embeddings_Pipeline_VITIS_LOOP_347_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_input_node_embeddings_Pipeline_VITIS_LOOP_347_6' pipeline 'VITIS_LOOP_347_6' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_node_embeddings_Pipeline_VITIS_LOOP_347_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.006 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_node_embeddings' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_10ns_41_2_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_10ns_42_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_node_embeddings'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.011 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.69 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.77 seconds; current allocated memory: 1.014 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gather_Pipeline_VITIS_LOOP_122_1_VITIS_LOOP_135_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'gather_Pipeline_VITIS_LOOP_122_1_VITIS_LOOP_135_2' pipeline 'VITIS_LOOP_122_1_VITIS_LOOP_135_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'gather_Pipeline_VITIS_LOOP_122_1_VITIS_LOOP_135_2' is 5509 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_7ns_7ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_64_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1007_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_32ns_32ns_32_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_87s_32s_87_91_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gather_Pipeline_VITIS_LOOP_122_1_VITIS_LOOP_135_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gather' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_8ns_39_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gather'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.17 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.38 seconds; current allocated memory: 1.048 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'apply_Pipeline_VITIS_LOOP_195_1_VITIS_LOOP_198_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'apply_Pipeline_VITIS_LOOP_195_1_VITIS_LOOP_198_2' pipeline 'VITIS_LOOP_195_1_VITIS_LOOP_198_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'apply_Pipeline_VITIS_LOOP_195_1_VITIS_LOOP_198_2' is 182736 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_54_2_1': 200 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_10ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_16s_7ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1007_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_8ns_3ns_2_12_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'apply_Pipeline_VITIS_LOOP_195_1_VITIS_LOOP_198_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.5 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.64 seconds; current allocated memory: 1.087 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'apply' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'apply' is 6353 from HDL expression: (1'b1 == ap_CS_fsm_state5)
INFO: [RTGEN 206-100] Generating core module 'mul_2ns_8ns_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_9ns_40_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'apply'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 17.64 seconds. CPU system time: 0.22 seconds. Elapsed time: 18.11 seconds; current allocated memory: 1.159 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_CONV_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_CONV_layer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.6 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.69 seconds; current allocated memory: 1.181 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'global_mean_pooling' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_7ns_7ns_16_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_8ns_39_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sdiv_33ns_32s_32_37_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'global_mean_pooling'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.87 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.98 seconds; current allocated memory: 1.189 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MLP_Pipeline_VITIS_LOOP_288_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MLP_Pipeline_VITIS_LOOP_288_1' pipeline 'VITIS_LOOP_288_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MLP_Pipeline_VITIS_LOOP_288_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.190 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MLP_Pipeline_MLP_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MLP_Pipeline_MLP_loop_2' pipeline 'MLP_loop_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'MLP_Pipeline_MLP_loop_2' is 6822 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mul_32s_31ns_54_2_1': 50 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MLP_Pipeline_MLP_loop_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.197 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MLP_Pipeline_MLP_loop_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'MLP_Pipeline_MLP_loop_3' pipeline 'MLP_loop_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_31ns_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MLP_Pipeline_MLP_loop_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.55 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.63 seconds; current allocated memory: 1.205 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MLP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_31ns_54_2_1': 50 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_54_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'MLP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.210 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DGN_compute_one_graph' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'DGN_compute_one_graph/mem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DGN_compute_one_graph/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DGN_compute_one_graph/node_feature_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DGN_compute_one_graph/node_eigen_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DGN_compute_one_graph/degree_table' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DGN_compute_one_graph/neighbor_table' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DGN_compute_one_graph/graph_attr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DGN_compute_one_graph/embedding_h_atom_embedding_list_weights_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DGN_compute_one_graph/layers_posttrans_fully_connected_0_linear_weight_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DGN_compute_one_graph/layers_posttrans_fully_connected_0_linear_bias_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DGN_compute_one_graph/MLP_layer_FC_layers_0_weight_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DGN_compute_one_graph/MLP_layer_FC_layers_0_bias_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DGN_compute_one_graph/MLP_layer_FC_layers_1_weight_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DGN_compute_one_graph/MLP_layer_FC_layers_1_bias_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DGN_compute_one_graph/MLP_layer_FC_layers_2_weight_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'DGN_compute_one_graph/MLP_layer_FC_layers_2_bias_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'DGN_compute_one_graph' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_0_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_0_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_0_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_1_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_1_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_1_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_2_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_2_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_2_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_3_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_3_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_3_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_4_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_4_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_4_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_5_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_5_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_5_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_6_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_6_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_6_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_7_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_7_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_7_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_8_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_8_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_8_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_9_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_9_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_9_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_10_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_10_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_10_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_11_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_11_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_11_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_12_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_12_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_12_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_13_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_13_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_13_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_14_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_14_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_14_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_15_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_15_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_15_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_16_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_16_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_16_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_17_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_17_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_17_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_18_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_18_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_18_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_19_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_19_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_19_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_20_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_20_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_20_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_21_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_21_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_21_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_22_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_22_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_22_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_23_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_23_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_23_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_24_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_24_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_24_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_25_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_25_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_25_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_26_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_26_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_26_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_27_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_27_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_27_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_28_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_28_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_28_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_29_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_29_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_29_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_30_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_30_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_30_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_31_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_31_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_31_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_32_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_32_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_32_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_33_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_33_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_33_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_34_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_34_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_34_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_35_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_35_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_35_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_36_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_36_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_36_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_37_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_37_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_37_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_38_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_38_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_38_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_39_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_39_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_39_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_40_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_40_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_40_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_41_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_41_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_41_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_42_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_42_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_42_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_43_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_43_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_43_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_44_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_44_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_44_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_45_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_45_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_45_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_46_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_46_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_46_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_47_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_47_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_47_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_48_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_48_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_48_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_49_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_49_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_49_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_50_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_50_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_50_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_51_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_51_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_51_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_52_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_52_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_52_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_53_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_53_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_53_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_54_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_54_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_54_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_55_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_55_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_55_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_56_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_56_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_56_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_57_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_57_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_57_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_58_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_58_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_58_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_59_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_59_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_59_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_60_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_60_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_60_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_61_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_61_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_61_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_62_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_62_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_62_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_63_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_63_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_63_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_64_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_64_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_64_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_65_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_65_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_65_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_66_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_66_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_66_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_67_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_67_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_67_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_68_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_68_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_68_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_69_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_69_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_69_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_70_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_70_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_70_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_71_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_71_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_71_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_72_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_72_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_72_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_73_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_73_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_73_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_74_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_74_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_74_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_75_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_75_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_75_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_76_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_76_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_76_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_77_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_77_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_77_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_78_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_78_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_78_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_79_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_79_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_79_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_80_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_80_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_80_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_81_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_81_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_81_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_82_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_82_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_82_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_83_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_83_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_83_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_84_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_84_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_84_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_85_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_85_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_85_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_86_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_86_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_86_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_87_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_87_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_87_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_88_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_88_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_88_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_89_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_89_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_89_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_90_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_90_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_90_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_91_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_91_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_91_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_92_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_92_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_92_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_93_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_93_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_93_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_94_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_94_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_94_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_95_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_95_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_95_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_96_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_96_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_96_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_97_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_97_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_97_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_98_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_98_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_98_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_99_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_99_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_weight_V_99_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_16' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_17' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_18' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_19' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_20' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_21' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_22' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_23' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_24' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_25' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_26' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_27' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_28' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_29' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_30' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_31' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_32' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_33' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_34' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_35' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_36' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_37' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_38' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_39' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_40' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_41' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_42' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_43' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_44' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_45' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_46' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_47' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_48' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_49' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_50' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_51' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_52' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_53' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_54' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_55' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_56' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_57' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_58' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_59' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_60' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_61' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_62' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_63' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_64' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_65' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_66' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_67' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_68' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_69' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_70' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_71' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_72' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_73' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_74' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_75' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_76' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_77' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_78' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_79' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_80' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_81' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_82' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_83' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_84' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_85' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_86' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_87' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_88' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_89' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_90' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_91' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_92' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_93' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_94' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_95' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_96' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_97' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_98' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'layers_posttrans_fully_connected_0_linear_bias_V_99' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MLP_layer_FC_layers_0_weight_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MLP_layer_FC_layers_0_bias_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MLP_layer_FC_layers_1_weight_V_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MLP_layer_FC_layers_1_weight_V_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MLP_layer_FC_layers_1_weight_V_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MLP_layer_FC_layers_1_weight_V_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MLP_layer_FC_layers_1_weight_V_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MLP_layer_FC_layers_1_weight_V_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MLP_layer_FC_layers_1_weight_V_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MLP_layer_FC_layers_1_weight_V_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MLP_layer_FC_layers_1_weight_V_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MLP_layer_FC_layers_1_weight_V_9' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MLP_layer_FC_layers_1_weight_V_10' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MLP_layer_FC_layers_1_weight_V_11' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MLP_layer_FC_layers_1_weight_V_12' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MLP_layer_FC_layers_1_weight_V_13' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MLP_layer_FC_layers_1_weight_V_14' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MLP_layer_FC_layers_1_weight_V_15' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MLP_layer_FC_layers_1_weight_V_16' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MLP_layer_FC_layers_1_weight_V_17' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MLP_layer_FC_layers_1_weight_V_18' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MLP_layer_FC_layers_1_weight_V_19' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MLP_layer_FC_layers_1_weight_V_20' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MLP_layer_FC_layers_1_weight_V_21' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MLP_layer_FC_layers_1_weight_V_22' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MLP_layer_FC_layers_1_weight_V_23' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MLP_layer_FC_layers_1_weight_V_24' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MLP_layer_FC_layers_1_weight_V_25' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MLP_layer_FC_layers_1_weight_V_26' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MLP_layer_FC_layers_1_weight_V_27' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MLP_layer_FC_layers_1_weight_V_28' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MLP_layer_FC_layers_1_weight_V_29' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MLP_layer_FC_layers_1_weight_V_30' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MLP_layer_FC_layers_1_weight_V_31' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MLP_layer_FC_layers_1_weight_V_32' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MLP_layer_FC_layers_1_weight_V_33' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MLP_layer_FC_layers_1_weight_V_34' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MLP_layer_FC_layers_1_weight_V_35' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MLP_layer_FC_layers_1_weight_V_36' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MLP_layer_FC_layers_1_weight_V_37' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MLP_layer_FC_layers_1_weight_V_38' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MLP_layer_FC_layers_1_weight_V_39' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MLP_layer_FC_layers_1_weight_V_40' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MLP_layer_FC_layers_1_weight_V_41' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MLP_layer_FC_layers_1_weight_V_42' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MLP_layer_FC_layers_1_weight_V_43' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MLP_layer_FC_layers_1_weight_V_44' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MLP_layer_FC_layers_1_weight_V_45' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MLP_layer_FC_layers_1_weight_V_46' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MLP_layer_FC_layers_1_weight_V_47' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MLP_layer_FC_layers_1_weight_V_48' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MLP_layer_FC_layers_1_weight_V_49' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MLP_layer_FC_layers_1_bias_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'MLP_layer_FC_layers_2_weight_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'h_node_ping_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'h_node_pong_V' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'h_graph_V' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'out_r', 'node_feature_in', 'node_eigen_in', 'degree_table', 'neighbor_table', 'graph_attr', 'embedding_h_atom_embedding_list_weights_in', 'layers_posttrans_fully_connected_0_linear_weight_in', 'layers_posttrans_fully_connected_0_linear_bias_in', 'MLP_layer_FC_layers_0_weight_in', 'MLP_layer_FC_layers_0_bias_in', 'MLP_layer_FC_layers_1_weight_in', 'MLP_layer_FC_layers_1_bias_in', 'MLP_layer_FC_layers_2_weight_in', 'MLP_layer_FC_layers_2_bias_in' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_8ns_39_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_10ns_41_2_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_10ns_42_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'DGN_compute_one_graph'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 13.96 seconds. CPU system time: 0.35 seconds. Elapsed time: 16.57 seconds; current allocated memory: 1.256 GB.
INFO: [RTMG 210-278] Implementing memory 'DGN_compute_one_graph_load_input_node_embeddings_h_node_nd_V_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'i_c_U(DGN_compute_one_graph_fifo_w2_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'message_1_U(DGN_compute_one_graph_fifo_w32_d1000_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'message_2_U(DGN_compute_one_graph_fifo_w32_d1000_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'h_node_v_U(DGN_compute_one_graph_fifo_w32_d1000_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'num_of_nodes_c_U(DGN_compute_one_graph_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'DGN_compute_one_graph_MLP_temp_0_V_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'DGN_compute_one_graph_MLP_temp_1_V_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'DGN_compute_one_graph_layers_posttrans_fully_connected_0_linear_weight_V_0_0_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'DGN_compute_one_graph_layers_posttrans_fully_connected_0_linear_weight_V_0_2_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'DGN_compute_one_graph_layers_posttrans_fully_connected_0_linear_bias_V_0_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'DGN_compute_one_graph_MLP_layer_FC_layers_0_weight_V_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'DGN_compute_one_graph_MLP_layer_FC_layers_0_bias_V_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'DGN_compute_one_graph_MLP_layer_FC_layers_1_weight_V_0_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'DGN_compute_one_graph_MLP_layer_FC_layers_2_bias_V_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'DGN_compute_one_graph_node_eigen_V_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'DGN_compute_one_graph_neighbor_table_r_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'DGN_compute_one_graph_h_node_ping_V_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'DGN_compute_one_graph_h_graph_V_ram (RAM_2P_BRAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 30.72 seconds. CPU system time: 0.39 seconds. Elapsed time: 32 seconds; current allocated memory: 1.276 GB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 4.74 seconds. CPU system time: 0.1 seconds. Elapsed time: 4.94 seconds; current allocated memory: 1.319 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for DGN_compute_one_graph.
INFO: [VLOG 209-307] Generating Verilog RTL for DGN_compute_one_graph.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 342.47 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 213.13 seconds. CPU system time: 6.05 seconds. Elapsed time: 231.39 seconds; current allocated memory: 1.319 GB.
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/tools/reconfig/xilinx/Vitis/2021.1/Vitis_HLS/2021.1/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling apatb_DGN_compute_one_graph.cpp
   Compiling main.cc_pre.cc.tb.cc
   Compiling load_weights_graph.cc_pre.cc.tb.cc
   Compiling DGN_compute.cc_pre.cc.tb.cc
   Compiling apatb_DGN_compute_one_graph_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 

******* This is the golden C file for DGN model *******
Loading weights for DGN ...
********** Computing Graph gtest *************
# of nodes: 19, # of edges: 40
Loading graph ...
Computing DGN ...
-3.86677742
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...

****** Vivado v2021.1.1 (64-bit)
  **** SW Build 3286242 on Wed Jul 28 13:09:46 MDT 2021
  **** IP Build 3279568 on Wed Jul 28 16:48:48 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source run_vivado_gen_ip.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/reconfig/xilinx/Vitis/2021.1/Vivado/2021.1/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'DGN_compute_one_graph_dcmp_64ns_64ns_1_2_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'DGN_compute_one_graph_dcmp_64ns_64ns_1_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'DGN_compute_one_graph_dcmp_64ns_64ns_1_2_no_dsp_1_ip'...
INFO: [Common 17-206] Exiting Vivado at Sun Jan  2 16:33:43 2022...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
Vivado Simulator v2021.1.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/reconfig/xilinx/Vitis/2021.1/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_DGN_compute_one_graph_top glbl -Oenable_linking_all_libraries -prj DGN_compute_one_graph.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_19 -L floating_point_v7_1_12 --lib ieee_proposed=./ieee_proposed -s DGN_compute_one_graph -debug wave 
Multi-threading is on. Using 38 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/ip/xil_defaultlib/DGN_compute_one_graph_dcmp_64ns_64ns_1_2_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_dcmp_64ns_64ns_1_2_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/DGN_compute_one_graph_global_mean_pooling.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_global_mean_pooling
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/DGN_compute_one_graph_dcmp_64ns_64ns_1_2_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_dcmp_64ns_64ns_1_2_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/DGN_compute_one_graph_mul_32ns_8ns_39_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_mul_32ns_8ns_39_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/DGN_compute_one_graph_load_array_3d_ap_fixed_32_10_5_3_0_4_100_200_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_load_array_3d_ap_fixed_32_10_5_3_0_4_100_200_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/DGN_compute_one_graph_gather_Pipeline_VITIS_LOOP_122_1_VITIS_LOOP_135_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_gather_Pipeline_VITIS_LOOP_122_1_VITIS_LOOP_135_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/DGN_compute_one_graph_entry_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_entry_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/DGN_compute_one_graph_load_array_1d_ap_fixed_32_10_5_3_0_25_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_load_array_1d_ap_fixed_32_10_5_3_0_25_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/DGN_compute_one_graph_mul_32s_31ns_54_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_mul_32s_31ns_54_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/DGN_compute_one_graph_load_array_1d_ap_fixed_32_10_5_3_0_50_Pipeline_VITIS_LOOP_31_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_load_array_1d_ap_fixed_32_10_5_3_0_50_Pipeline_VITIS_LOOP_31_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/DGN_compute_one_graph_load_array_1d_ap_fixed_32_10_5_3_0_50_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_load_array_1d_ap_fixed_32_10_5_3_0_50_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/DGN_compute_one_graph_load_input_node_embeddings_Pipeline_VITIS_LOOP_341_58.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_load_input_node_embeddings_Pipeline_VITIS_LOOP_341_58
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/DGN_compute_one_graph_load_graph.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_load_graph
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/DGN_compute_one_graph_MLP_layer_FC_layers_1_weight_V_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_MLP_layer_FC_layers_1_weight_V_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/DGN_compute_one_graph_load_input_node_embeddings_Pipeline_VITIS_LOOP_341_59.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_load_input_node_embeddings_Pipeline_VITIS_LOOP_341_59
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/DGN_compute_one_graph_load_input_node_embeddings_Pipeline_VITIS_LOOP_332_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_load_input_node_embeddings_Pipeline_VITIS_LOOP_332_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/DGN_compute_one_graph_load_array_1d_ap_fixed_32_10_5_3_0_25_Pipeline_VITIS_LOOP_31_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_load_array_1d_ap_fixed_32_10_5_3_0_25_Pipeline_VITIS_LOOP_31_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/DGN_compute_one_graph_mac_muladd_9ns_7ns_7ns_16_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_mac_muladd_9ns_7ns_7ns_16_4_1_DSP48_2
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_mac_muladd_9ns_7ns_7ns_16_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/DGN_compute_one_graph_mul_mul_16s_7ns_16_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_mul_mul_16s_7ns_16_4_1_DSP48_3
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_mul_mul_16s_7ns_16_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/DGN_compute_one_graph_h_node_ping_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_h_node_ping_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/DGN_compute_one_graph_mac_muladd_6ns_7ns_7ns_13_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_mac_muladd_6ns_7ns_7ns_13_4_1_DSP48_1
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_mac_muladd_6ns_7ns_7ns_13_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/DGN_compute_one_graph_mem_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_mem_m_axi
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_mem_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_mem_m_axi_fifo
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_mem_m_axi_buffer
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_mem_m_axi_decoder
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_mem_m_axi_throttle
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_mem_m_axi_read
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_mem_m_axi_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/DGN_compute_one_graph_load_graph_Pipeline_VITIS_LOOP_91_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_load_graph_Pipeline_VITIS_LOOP_91_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/DGN_compute_one_graph_mul_32s_32s_64_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_mul_32s_32s_64_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/DGN_compute_one_graph_load_graph_Pipeline_VITIS_LOOP_87_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_load_graph_Pipeline_VITIS_LOOP_87_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/DGN_compute_one_graph_fifo_w32_d1000_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_fifo_w32_d1000_A_ram
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_fifo_w32_d1000_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/DGN_compute_one_graph_MLP_layer_FC_layers_2_bias_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_MLP_layer_FC_layers_2_bias_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/DGN_compute_one_graph_sdiv_33ns_32s_32_37_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_sdiv_33ns_32s_32_37_1_divider
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_sdiv_33ns_32s_32_37_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/DGN_compute_one_graph_load_array_2d_ap_fixed_32_10_5_3_0_25_50_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_load_array_2d_ap_fixed_32_10_5_3_0_25_50_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/DGN_compute_one_graph_MLP_Pipeline_MLP_loop_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_MLP_Pipeline_MLP_loop_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/DGN_compute_one_graph_mul_32s_8ns_32_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_mul_32s_8ns_32_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/DGN_compute_one_graph_mux_1007_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_mux_1007_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/DGN_compute_one_graph_mul_8ns_10ns_17_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_mul_8ns_10ns_17_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/DGN_compute_one_graph_load_array_2d_ap_fixed_32_10_5_3_0_25_50_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_load_array_2d_ap_fixed_32_10_5_3_0_25_50_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/DGN_compute_one_graph.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_DGN_compute_one_graph_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/DGN_compute_one_graph_apply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_apply
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/DGN_compute_one_graph_MLP_Pipeline_MLP_loop_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_MLP_Pipeline_MLP_loop_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/DGN_compute_one_graph_mul_8ns_10ns_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_mul_8ns_10ns_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/DGN_compute_one_graph_mul_2ns_8ns_8_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_mul_2ns_8ns_8_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/DGN_compute_one_graph_fifo_w64_d3_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_fifo_w64_d3_S_shiftReg
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_fifo_w64_d3_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/DGN_compute_one_graph_MLP_temp_0_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_MLP_temp_0_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/DGN_compute_one_graph_load_input_node_embeddings_Pipeline_VITIS_LOOP_341_54.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_load_input_node_embeddings_Pipeline_VITIS_LOOP_341_54
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/DGN_compute_one_graph_mac_muladd_3ns_7ns_7ns_9_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_mac_muladd_3ns_7ns_7ns_9_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_mac_muladd_3ns_7ns_7ns_9_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/DGN_compute_one_graph_load_array_2d_ap_fixed_32_10_5_3_0_1_25_Pipeline_VITIS_LOOP_40_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_load_array_2d_ap_fixed_32_10_5_3_0_1_25_Pipeline_VITIS_LOOP_40_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/DGN_compute_one_graph_load_array_2d_ap_fixed_32_10_5_3_0_1_25_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_load_array_2d_ap_fixed_32_10_5_3_0_1_25_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/DGN_compute_one_graph_fifo_w2_d3_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_fifo_w2_d3_S_shiftReg
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_fifo_w2_d3_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/AESL_axi_master_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/DGN_compute_one_graph_start_for_apply_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_start_for_apply_U0_shiftReg
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_start_for_apply_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/DGN_compute_one_graph_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/DGN_compute_one_graph_MLP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_MLP
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/DGN_compute_one_graph_load_graph_Pipeline_VITIS_LOOP_83_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_load_graph_Pipeline_VITIS_LOOP_83_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/DGN_compute_one_graph_load_input_node_embeddings_Pipeline_VITIS_LOOP_326_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_load_input_node_embeddings_Pipeline_VITIS_LOOP_326_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/DGN_compute_one_graph_load_array_2d_ap_fixed_32_10_5_3_0_4_100_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_load_array_2d_ap_fixed_32_10_5_3_0_4_100_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/DGN_compute_one_graph_mul_32s_10ns_41_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_mul_32s_10ns_41_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/DGN_compute_one_graph_MLP_Pipeline_VITIS_LOOP_288_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_MLP_Pipeline_VITIS_LOOP_288_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/DGN_compute_one_graph_neighbor_table.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_neighbor_table
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/DGN_compute_one_graph_h_graph_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_h_graph_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/DGN_compute_one_graph_load_input_node_embeddings_Pipeline_VITIS_LOOP_341_55.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_load_input_node_embeddings_Pipeline_VITIS_LOOP_341_55
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/DGN_compute_one_graph_layers_posttrans_fully_connected_0_linear_weight_V_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_layers_posttrans_fully_connected_0_linear_weight_V_0_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/DGN_compute_one_graph_load_input_node_embeddings_Pipeline_VITIS_LOOP_341_510.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_load_input_node_embeddings_Pipeline_VITIS_LOOP_341_510
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/DGN_compute_one_graph_load_array_2d_ap_fixed_32_10_5_3_0_4_100_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_load_array_2d_ap_fixed_32_10_5_3_0_4_100_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/DGN_compute_one_graph_load_input_node_embeddings_h_node_nd_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_load_input_node_embeddings_h_node_nd_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/DGN_compute_one_graph_load_array_2d_ap_fixed_32_10_5_3_0_50_100_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_load_array_2d_ap_fixed_32_10_5_3_0_50_100_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/DGN_compute_one_graph_mul_32s_10ns_42_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_mul_32s_10ns_42_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/DGN_compute_one_graph_sdiv_87s_32s_87_91_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_sdiv_87s_32s_87_91_1_divider
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_sdiv_87s_32s_87_91_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/DGN_compute_one_graph_mul_32s_32s_54_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_mul_32s_32s_54_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/DGN_compute_one_graph_layers_posttrans_fully_connected_0_linear_weight_V_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_layers_posttrans_fully_connected_0_linear_weight_V_0_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/DGN_compute_one_graph_load_array_2d_ap_fixed_32_10_5_3_0_50_100_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_load_array_2d_ap_fixed_32_10_5_3_0_50_100_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/DGN_compute_one_graph_load_input_node_embeddings_Pipeline_VITIS_LOOP_341_57.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_load_input_node_embeddings_Pipeline_VITIS_LOOP_341_57
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/DGN_compute_one_graph_MLP_layer_FC_layers_0_weight_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_MLP_layer_FC_layers_0_weight_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/DGN_compute_one_graph_node_eigen_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_node_eigen_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/DGN_compute_one_graph_fifo_w32_d2_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_fifo_w32_d2_S_shiftReg
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_fifo_w32_d2_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/DGN_compute_one_graph_MLP_temp_1_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_MLP_temp_1_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/DGN_compute_one_graph_load_weights.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_load_weights
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/DGN_compute_one_graph_neighbor_table_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_neighbor_table_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/DGN_compute_one_graph_load_input_node_embeddings.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_load_input_node_embeddings
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/DGN_compute_one_graph_gather.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_gather
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/DGN_compute_one_graph_sdiv_32ns_32ns_32_36_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_sdiv_32ns_32ns_32_36_1_divider
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_sdiv_32ns_32ns_32_36_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/DGN_compute_one_graph.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/DGN_compute_one_graph_MLP_layer_FC_layers_0_bias_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_MLP_layer_FC_layers_0_bias_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/DGN_compute_one_graph_load_input_node_embeddings_Pipeline_VITIS_LOOP_347_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_load_input_node_embeddings_Pipeline_VITIS_LOOP_347_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/DGN_compute_one_graph_mac_muladd_16s_7ns_7ns_16_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_mac_muladd_16s_7ns_7ns_16_4_1_DSP48_4
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_mac_muladd_16s_7ns_7ns_16_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/DGN_compute_one_graph_load_array_3d_ap_fixed_32_10_5_3_0_4_100_200_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_load_array_3d_ap_fixed_32_10_5_3_0_4_100_200_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/DGN_compute_one_graph_load_input_node_embeddings_Pipeline_VITIS_LOOP_341_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_load_input_node_embeddings_Pipeline_VITIS_LOOP_341_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/DGN_compute_one_graph_load_input_node_embeddings_Pipeline_VITIS_LOOP_341_56.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_load_input_node_embeddings_Pipeline_VITIS_LOOP_341_56
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/DGN_compute_one_graph_mul_32ns_9ns_40_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_mul_32ns_9ns_40_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/DGN_compute_one_graph_apply_Pipeline_VITIS_LOOP_195_1_VITIS_LOOP_198_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_apply_Pipeline_VITIS_LOOP_195_1_VITIS_LOOP_198_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/DGN_compute_one_graph_load_array_1d_ap_fixed_32_10_5_3_0_1_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_load_array_1d_ap_fixed_32_10_5_3_0_1_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/DGN_compute_one_graph_compute_CONV_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_compute_CONV_layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/DGN_compute_one_graph_layers_posttrans_fully_connected_0_linear_bias_V_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_layers_posttrans_fully_connected_0_linear_bias_V_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/DGN_compute_one_graph_urem_8ns_3ns_2_12_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_urem_8ns_3ns_2_12_1_divider
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_urem_8ns_3ns_2_12_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/DGN_compute_one_graph_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DGN_compute_one_graph_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_12.floating_point_v7_1_12_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_12.floating_point_v7_1_12_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_12.floating_point_v7_1_12_exp_table...
Compiling package mult_gen_v12_0_17.mult_gen_v12_0_17_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_12.floating_point_v7_1_12_pkg
Compiling package floating_point_v7_1_12.flt_utils
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.DGN_compute_one_graph_layers_pos...
Compiling module xil_defaultlib.DGN_compute_one_graph_layers_pos...
Compiling module xil_defaultlib.DGN_compute_one_graph_layers_pos...
Compiling module xil_defaultlib.DGN_compute_one_graph_MLP_layer_...
Compiling module xil_defaultlib.DGN_compute_one_graph_MLP_layer_...
Compiling module xil_defaultlib.DGN_compute_one_graph_MLP_layer_...
Compiling module xil_defaultlib.DGN_compute_one_graph_MLP_layer_...
Compiling module xil_defaultlib.DGN_compute_one_graph_node_eigen...
Compiling module xil_defaultlib.DGN_compute_one_graph_neighbor_t...
Compiling module xil_defaultlib.DGN_compute_one_graph_h_node_pin...
Compiling module xil_defaultlib.DGN_compute_one_graph_h_graph_V
Compiling module xil_defaultlib.DGN_compute_one_graph_urem_8ns_3...
Compiling module xil_defaultlib.DGN_compute_one_graph_urem_8ns_3...
Compiling module xil_defaultlib.DGN_compute_one_graph_mul_8ns_10...
Compiling module xil_defaultlib.DGN_compute_one_graph_mac_muladd...
Compiling module xil_defaultlib.DGN_compute_one_graph_mac_muladd...
Compiling module xil_defaultlib.DGN_compute_one_graph_flow_contr...
Compiling module xil_defaultlib.DGN_compute_one_graph_load_array...
Compiling module xil_defaultlib.DGN_compute_one_graph_load_array...
Compiling module xil_defaultlib.DGN_compute_one_graph_load_array...
Compiling module xil_defaultlib.DGN_compute_one_graph_load_array...
Compiling module xil_defaultlib.DGN_compute_one_graph_mac_muladd...
Compiling module xil_defaultlib.DGN_compute_one_graph_mac_muladd...
Compiling module xil_defaultlib.DGN_compute_one_graph_load_array...
Compiling module xil_defaultlib.DGN_compute_one_graph_load_array...
Compiling module xil_defaultlib.DGN_compute_one_graph_load_array...
Compiling module xil_defaultlib.DGN_compute_one_graph_load_array...
Compiling module xil_defaultlib.DGN_compute_one_graph_load_array...
Compiling module xil_defaultlib.DGN_compute_one_graph_load_array...
Compiling module xil_defaultlib.DGN_compute_one_graph_load_array...
Compiling module xil_defaultlib.DGN_compute_one_graph_load_array...
Compiling module xil_defaultlib.DGN_compute_one_graph_load_array...
Compiling module xil_defaultlib.DGN_compute_one_graph_load_array...
Compiling module xil_defaultlib.DGN_compute_one_graph_load_array...
Compiling module xil_defaultlib.DGN_compute_one_graph_load_weigh...
Compiling module xil_defaultlib.DGN_compute_one_graph_load_graph...
Compiling module xil_defaultlib.DGN_compute_one_graph_load_graph...
Compiling module xil_defaultlib.DGN_compute_one_graph_load_graph...
Compiling module xil_defaultlib.DGN_compute_one_graph_load_graph
Compiling module xil_defaultlib.DGN_compute_one_graph_load_input...
Compiling module xil_defaultlib.DGN_compute_one_graph_load_input...
Compiling module xil_defaultlib.DGN_compute_one_graph_load_input...
Compiling module xil_defaultlib.DGN_compute_one_graph_load_input...
Compiling module xil_defaultlib.DGN_compute_one_graph_load_input...
Compiling module xil_defaultlib.DGN_compute_one_graph_load_input...
Compiling module xil_defaultlib.DGN_compute_one_graph_load_input...
Compiling module xil_defaultlib.DGN_compute_one_graph_load_input...
Compiling module xil_defaultlib.DGN_compute_one_graph_load_input...
Compiling module xil_defaultlib.DGN_compute_one_graph_load_input...
Compiling module xil_defaultlib.DGN_compute_one_graph_load_input...
Compiling module xil_defaultlib.DGN_compute_one_graph_load_input...
Compiling module xil_defaultlib.DGN_compute_one_graph_load_input...
Compiling module xil_defaultlib.DGN_compute_one_graph_entry_proc
Compiling module xil_defaultlib.DGN_compute_one_graph_mux_1007_3...
Compiling module xil_defaultlib.DGN_compute_one_graph_mul_32s_32...
Compiling module xil_defaultlib.DGN_compute_one_graph_sdiv_32ns_...
Compiling module xil_defaultlib.DGN_compute_one_graph_sdiv_32ns_...
Compiling module xil_defaultlib.DGN_compute_one_graph_mul_32s_32...
Compiling module xil_defaultlib.DGN_compute_one_graph_sdiv_87s_3...
Compiling module xil_defaultlib.DGN_compute_one_graph_sdiv_87s_3...
Compiling module xil_defaultlib.DGN_compute_one_graph_mac_muladd...
Compiling module xil_defaultlib.DGN_compute_one_graph_mac_muladd...
Compiling module xil_defaultlib.DGN_compute_one_graph_gather_Pip...
Compiling module xil_defaultlib.DGN_compute_one_graph_mul_32ns_8...
Compiling module xil_defaultlib.DGN_compute_one_graph_gather
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_12.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_12.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=2,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_12.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=22,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_12.compare_eq [\compare_eq(c_xdevicefamily="vir...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=32,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_12.compare_gt [\compare_gt(c_xdevicefamily="vir...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_12.fp_cmp [\fp_cmp(c_xdevicefamily="virtexu...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture xilinx of entity floating_point_v7_1_12.floating_point_v7_1_12_viv [\floating_point_v7_1_12_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_12.floating_point_v7_1_12 [\floating_point_v7_1_12(c_xdevic...]
Compiling module xil_defaultlib.DGN_compute_one_graph_dcmp_64ns_...
Compiling module xil_defaultlib.DGN_compute_one_graph_dcmp_64ns_...
Compiling module xil_defaultlib.DGN_compute_one_graph_mul_8ns_10...
Compiling module xil_defaultlib.DGN_compute_one_graph_mul_mul_16...
Compiling module xil_defaultlib.DGN_compute_one_graph_mul_mul_16...
Compiling module xil_defaultlib.DGN_compute_one_graph_apply_Pipe...
Compiling module xil_defaultlib.DGN_compute_one_graph_mul_32ns_9...
Compiling module xil_defaultlib.DGN_compute_one_graph_mul_2ns_8n...
Compiling module xil_defaultlib.DGN_compute_one_graph_apply
Compiling module xil_defaultlib.DGN_compute_one_graph_fifo_w2_d3...
Compiling module xil_defaultlib.DGN_compute_one_graph_fifo_w2_d3...
Compiling module xil_defaultlib.DGN_compute_one_graph_fifo_w32_d...
Compiling module xil_defaultlib.DGN_compute_one_graph_fifo_w32_d...
Compiling module xil_defaultlib.DGN_compute_one_graph_fifo_w32_d...
Compiling module xil_defaultlib.DGN_compute_one_graph_fifo_w32_d...
Compiling module xil_defaultlib.DGN_compute_one_graph_compute_CO...
Compiling module xil_defaultlib.DGN_compute_one_graph_sdiv_33ns_...
Compiling module xil_defaultlib.DGN_compute_one_graph_sdiv_33ns_...
Compiling module xil_defaultlib.DGN_compute_one_graph_mac_muladd...
Compiling module xil_defaultlib.DGN_compute_one_graph_mac_muladd...
Compiling module xil_defaultlib.DGN_compute_one_graph_global_mea...
Compiling module xil_defaultlib.DGN_compute_one_graph_MLP_temp_0...
Compiling module xil_defaultlib.DGN_compute_one_graph_MLP_temp_1...
Compiling module xil_defaultlib.DGN_compute_one_graph_MLP_Pipeli...
Compiling module xil_defaultlib.DGN_compute_one_graph_MLP_Pipeli...
Compiling module xil_defaultlib.DGN_compute_one_graph_MLP_Pipeli...
Compiling module xil_defaultlib.DGN_compute_one_graph_mul_32s_31...
Compiling module xil_defaultlib.DGN_compute_one_graph_MLP
Compiling module xil_defaultlib.DGN_compute_one_graph_control_s_...
Compiling module xil_defaultlib.DGN_compute_one_graph_mem_m_axi_...
Compiling module xil_defaultlib.DGN_compute_one_graph_mem_m_axi_...
Compiling module xil_defaultlib.DGN_compute_one_graph_mem_m_axi_...
Compiling module xil_defaultlib.DGN_compute_one_graph_mem_m_axi_...
Compiling module xil_defaultlib.DGN_compute_one_graph_mem_m_axi_...
Compiling module xil_defaultlib.DGN_compute_one_graph_mem_m_axi_...
Compiling module xil_defaultlib.DGN_compute_one_graph_mem_m_axi_...
Compiling module xil_defaultlib.DGN_compute_one_graph_mem_m_axi_...
Compiling module xil_defaultlib.DGN_compute_one_graph_mem_m_axi_...
Compiling module xil_defaultlib.DGN_compute_one_graph_mem_m_axi_...
Compiling module xil_defaultlib.DGN_compute_one_graph_mem_m_axi_...
Compiling module xil_defaultlib.DGN_compute_one_graph_mem_m_axi(...
Compiling module xil_defaultlib.DGN_compute_one_graph_mul_32s_10...
Compiling module xil_defaultlib.DGN_compute_one_graph_mul_32s_10...
Compiling module xil_defaultlib.DGN_compute_one_graph
Compiling module xil_defaultlib.AESL_axi_master_mem
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.df_fifo_intf
Compiling module xil_defaultlib.df_process_intf
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.pp_loop_intf(FSM_WIDTH=4)
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=29)
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=97)
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=36)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_DGN_compute_one_graph_top
Compiling module work.glbl
Built simulation snapshot DGN_compute_one_graph

****** Webtalk v2021.1.1 (64-bit)
  **** SW Build 3286242 on Wed Jul 28 13:09:46 MDT 2021
  **** IP Build 3279568 on Wed Jul 28 16:48:48 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/xsim.dir/DGN_compute_one_graph/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Jan  2 16:35:11 2022...

****** xsim v2021.1.1 (64-bit)
  **** SW Build 3286242 on Wed Jul 28 13:09:46 MDT 2021
  **** IP Build 3279568 on Wed Jul 28 16:48:48 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source xsim.dir/DGN_compute_one_graph/xsim_script.tcl
# xsim {DGN_compute_one_graph} -view {{DGN_compute_one_graph_dataflow_ana.wcfg}} -tclbatch {DGN_compute_one_graph.tcl} -protoinst {DGN_compute_one_graph.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file DGN_compute_one_graph.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph//AESL_inst_DGN_compute_one_graph_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/grp_MLP_fu_2972/grp_MLP_Pipeline_MLP_loop_2_fu_754/grp_MLP_Pipeline_MLP_loop_2_fu_754_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/grp_MLP_fu_2972/grp_MLP_Pipeline_MLP_loop_3_fu_913/grp_MLP_Pipeline_MLP_loop_3_fu_913_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/grp_MLP_fu_2972/grp_MLP_Pipeline_VITIS_LOOP_288_1_fu_742/grp_MLP_Pipeline_VITIS_LOOP_288_1_fu_742_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/grp_MLP_fu_2972/grp_MLP_fu_2972_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/grp_compute_CONV_layer_fu_2144/apply_U0/apply_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/grp_compute_CONV_layer_fu_2144/apply_U0/grp_apply_Pipeline_VITIS_LOOP_195_1_VITIS_LOOP_198_2_fu_870/grp_apply_Pipeline_VITIS_LOOP_195_1_VITIS_LOOP_198_2_fu_870_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/grp_compute_CONV_layer_fu_2144/entry_proc_U0/entry_proc_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/grp_compute_CONV_layer_fu_2144/gather_U0/gather_U0_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/grp_compute_CONV_layer_fu_2144/gather_U0/grp_gather_Pipeline_VITIS_LOOP_122_1_VITIS_LOOP_135_2_fu_86/grp_gather_Pipeline_VITIS_LOOP_122_1_VITIS_LOOP_135_2_fu_86_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/grp_compute_CONV_layer_fu_2144/grp_compute_CONV_layer_fu_2144_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/grp_global_mean_pooling_fu_2963/grp_global_mean_pooling_fu_2963_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/grp_load_graph_fu_2116/grp_load_graph_Pipeline_VITIS_LOOP_83_1_fu_88/grp_load_graph_Pipeline_VITIS_LOOP_83_1_fu_88_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/grp_load_graph_fu_2116/grp_load_graph_Pipeline_VITIS_LOOP_87_2_fu_99/grp_load_graph_Pipeline_VITIS_LOOP_87_2_fu_99_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/grp_load_graph_fu_2116/grp_load_graph_Pipeline_VITIS_LOOP_91_3_fu_109/grp_load_graph_Pipeline_VITIS_LOOP_91_3_fu_109_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/grp_load_graph_fu_2116/grp_load_graph_fu_2116_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/grp_load_input_node_embeddings_fu_2133/grp_load_input_node_embeddings_Pipeline_VITIS_LOOP_326_2_fu_274/grp_load_input_node_embeddings_Pipeline_VITIS_LOOP_326_2_fu_274_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/grp_load_input_node_embeddings_fu_2133/grp_load_input_node_embeddings_Pipeline_VITIS_LOOP_332_3_fu_299/grp_load_input_node_embeddings_Pipeline_VITIS_LOOP_332_3_fu_299_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/grp_load_input_node_embeddings_fu_2133/grp_load_input_node_embeddings_Pipeline_VITIS_LOOP_341_510_fu_363/grp_load_input_node_embeddings_Pipeline_VITIS_LOOP_341_510_fu_363_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/grp_load_input_node_embeddings_fu_2133/grp_load_input_node_embeddings_Pipeline_VITIS_LOOP_341_54_fu_315/grp_load_input_node_embeddings_Pipeline_VITIS_LOOP_341_54_fu_315_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/grp_load_input_node_embeddings_fu_2133/grp_load_input_node_embeddings_Pipeline_VITIS_LOOP_341_55_fu_323/grp_load_input_node_embeddings_Pipeline_VITIS_LOOP_341_55_fu_323_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/grp_load_input_node_embeddings_fu_2133/grp_load_input_node_embeddings_Pipeline_VITIS_LOOP_341_56_fu_331/grp_load_input_node_embeddings_Pipeline_VITIS_LOOP_341_56_fu_331_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/grp_load_input_node_embeddings_fu_2133/grp_load_input_node_embeddings_Pipeline_VITIS_LOOP_341_57_fu_339/grp_load_input_node_embeddings_Pipeline_VITIS_LOOP_341_57_fu_339_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/grp_load_input_node_embeddings_fu_2133/grp_load_input_node_embeddings_Pipeline_VITIS_LOOP_341_58_fu_347/grp_load_input_node_embeddings_Pipeline_VITIS_LOOP_341_58_fu_347_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/grp_load_input_node_embeddings_fu_2133/grp_load_input_node_embeddings_Pipeline_VITIS_LOOP_341_59_fu_355/grp_load_input_node_embeddings_Pipeline_VITIS_LOOP_341_59_fu_355_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/grp_load_input_node_embeddings_fu_2133/grp_load_input_node_embeddings_Pipeline_VITIS_LOOP_341_5_fu_307/grp_load_input_node_embeddings_Pipeline_VITIS_LOOP_341_5_fu_307_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/grp_load_input_node_embeddings_fu_2133/grp_load_input_node_embeddings_Pipeline_VITIS_LOOP_347_6_fu_371/grp_load_input_node_embeddings_Pipeline_VITIS_LOOP_347_6_fu_371_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/grp_load_input_node_embeddings_fu_2133/grp_load_input_node_embeddings_fu_2133_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/grp_load_weights_fu_1192/grp_load_array_1d_ap_fixed_32_10_5_3_0_1_s_fu_1974/grp_load_array_1d_ap_fixed_32_10_5_3_0_1_s_fu_1974_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/grp_load_weights_fu_1192/grp_load_array_1d_ap_fixed_32_10_5_3_0_25_s_fu_1954/grp_load_array_1d_ap_fixed_32_10_5_3_0_25_Pipeline_VITIS_LOOP_31_1_fu_57/grp_load_array_1d_ap_fixed_32_10_5_3_0_25_Pipeline_VITIS_LOOP_31_1_fu_57_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/grp_load_weights_fu_1192/grp_load_array_1d_ap_fixed_32_10_5_3_0_25_s_fu_1954/grp_load_array_1d_ap_fixed_32_10_5_3_0_25_s_fu_1954_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/grp_load_weights_fu_1192/grp_load_array_1d_ap_fixed_32_10_5_3_0_50_s_fu_1836/grp_load_array_1d_ap_fixed_32_10_5_3_0_50_Pipeline_VITIS_LOOP_31_1_fu_57/grp_load_array_1d_ap_fixed_32_10_5_3_0_50_Pipeline_VITIS_LOOP_31_1_fu_57_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/grp_load_weights_fu_1192/grp_load_array_1d_ap_fixed_32_10_5_3_0_50_s_fu_1836/grp_load_array_1d_ap_fixed_32_10_5_3_0_50_s_fu_1836_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/grp_load_weights_fu_1192/grp_load_array_2d_ap_fixed_32_10_5_3_0_1_25_s_fu_1964/grp_load_array_2d_ap_fixed_32_10_5_3_0_1_25_Pipeline_VITIS_LOOP_40_2_fu_57/grp_load_array_2d_ap_fixed_32_10_5_3_0_1_25_Pipeline_VITIS_LOOP_40_2_fu_57_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/grp_load_weights_fu_1192/grp_load_array_2d_ap_fixed_32_10_5_3_0_1_25_s_fu_1964/grp_load_array_2d_ap_fixed_32_10_5_3_0_1_25_s_fu_1964_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/grp_load_weights_fu_1192/grp_load_array_2d_ap_fixed_32_10_5_3_0_25_50_s_fu_1846/grp_load_array_2d_ap_fixed_32_10_5_3_0_25_50_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_155/grp_load_array_2d_ap_fixed_32_10_5_3_0_25_50_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_155_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/grp_load_weights_fu_1192/grp_load_array_2d_ap_fixed_32_10_5_3_0_25_50_s_fu_1846/grp_load_array_2d_ap_fixed_32_10_5_3_0_25_50_s_fu_1846_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/grp_load_weights_fu_1192/grp_load_array_2d_ap_fixed_32_10_5_3_0_4_100_s_fu_1618/grp_load_array_2d_ap_fixed_32_10_5_3_0_4_100_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_255/grp_load_array_2d_ap_fixed_32_10_5_3_0_4_100_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_255_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/grp_load_weights_fu_1192/grp_load_array_2d_ap_fixed_32_10_5_3_0_4_100_s_fu_1618/grp_load_array_2d_ap_fixed_32_10_5_3_0_4_100_s_fu_1618_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/grp_load_weights_fu_1192/grp_load_array_2d_ap_fixed_32_10_5_3_0_50_100_s_fu_1826/grp_load_array_2d_ap_fixed_32_10_5_3_0_50_100_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_57/grp_load_array_2d_ap_fixed_32_10_5_3_0_50_100_Pipeline_VITIS_LOOP_39_1_VITIS_LOOP_40_2_fu_57_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/grp_load_weights_fu_1192/grp_load_array_2d_ap_fixed_32_10_5_3_0_50_100_s_fu_1826/grp_load_array_2d_ap_fixed_32_10_5_3_0_50_100_s_fu_1826_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/grp_load_weights_fu_1192/grp_load_array_3d_ap_fixed_32_10_5_3_0_4_100_200_s_fu_1010/grp_load_array_3d_ap_fixed_32_10_5_3_0_4_100_200_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_655/grp_load_array_3d_ap_fixed_32_10_5_3_0_4_100_200_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_50_2_VITIS_LOOP_51_3_fu_655_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/grp_load_weights_fu_1192/grp_load_array_3d_ap_fixed_32_10_5_3_0_4_100_200_s_fu_1010/grp_load_array_3d_ap_fixed_32_10_5_3_0_4_100_200_s_fu_1010_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/grp_load_weights_fu_1192/grp_load_weights_fu_1192_activity
Time resolution is 1 ps
open_wave_config DGN_compute_one_graph_dataflow_ana.wcfg
source DGN_compute_one_graph.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set cinoutgroup [add_wave_group "C InOuts" -into $designtopgroup]
## set out_r__node_feature_in__node_eigen_in__degree_table__neighbor_table__graph_attr__embedding_h_atom_embedding_list_weights_in__layers_posttrans_fully_connected_0_linear_weight_in__layers_posttrans_fully_connected_0_linear_bias_in__MLP_layer_FC_layers_0_weight_in__MLP_layer_FC_layers_0_bias_in__MLP_layer_FC_layers_1_weight_in__MLP_layer_FC_layers_1_bias_in__MLP_layer_FC_layers_2_weight_in__MLP_layer_FC_layers_2_bias_in_group [add_wave_group out_r__node_feature_in__node_eigen_in__degree_table__neighbor_table__graph_attr__embedding_h_atom_embedding_list_weights_in__layers_posttrans_fully_connected_0_linear_weight_in__layers_posttrans_fully_connected_0_linear_bias_in__MLP_layer_FC_layers_0_weight_in__MLP_layer_FC_layers_0_bias_in__MLP_layer_FC_layers_1_weight_in__MLP_layer_FC_layers_1_bias_in__MLP_layer_FC_layers_2_weight_in__MLP_layer_FC_layers_2_bias_in(axi_master) -into $cinoutgroup]
## set rdata_group [add_wave_group "Read Channel" -into $out_r__node_feature_in__node_eigen_in__degree_table__neighbor_table__graph_attr__embedding_h_atom_embedding_list_weights_in__layers_posttrans_fully_connected_0_linear_weight_in__layers_posttrans_fully_connected_0_linear_bias_in__MLP_layer_FC_layers_0_weight_in__MLP_layer_FC_layers_0_bias_in__MLP_layer_FC_layers_1_weight_in__MLP_layer_FC_layers_1_bias_in__MLP_layer_FC_layers_2_weight_in__MLP_layer_FC_layers_2_bias_in_group]
## set wdata_group [add_wave_group "Write Channel" -into $out_r__node_feature_in__node_eigen_in__degree_table__neighbor_table__graph_attr__embedding_h_atom_embedding_list_weights_in__layers_posttrans_fully_connected_0_linear_weight_in__layers_posttrans_fully_connected_0_linear_bias_in__MLP_layer_FC_layers_0_weight_in__MLP_layer_FC_layers_0_bias_in__MLP_layer_FC_layers_1_weight_in__MLP_layer_FC_layers_1_bias_in__MLP_layer_FC_layers_2_weight_in__MLP_layer_FC_layers_2_bias_in_group]
## set ctrl_group [add_wave_group "Handshakes" -into $out_r__node_feature_in__node_eigen_in__degree_table__neighbor_table__graph_attr__embedding_h_atom_embedding_list_weights_in__layers_posttrans_fully_connected_0_linear_weight_in__layers_posttrans_fully_connected_0_linear_bias_in__MLP_layer_FC_layers_0_weight_in__MLP_layer_FC_layers_0_bias_in__MLP_layer_FC_layers_1_weight_in__MLP_layer_FC_layers_1_bias_in__MLP_layer_FC_layers_2_weight_in__MLP_layer_FC_layers_2_bias_in_group]
## add_wave /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/m_axi_mem_BUSER -into $wdata_group -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/m_axi_mem_BID -into $wdata_group -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/m_axi_mem_BRESP -into $wdata_group -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/m_axi_mem_BREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/m_axi_mem_BVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/m_axi_mem_RRESP -into $rdata_group -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/m_axi_mem_RUSER -into $rdata_group -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/m_axi_mem_RID -into $rdata_group -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/m_axi_mem_RLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/m_axi_mem_RDATA -into $rdata_group -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/m_axi_mem_RREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/m_axi_mem_RVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/m_axi_mem_ARUSER -into $rdata_group -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/m_axi_mem_ARREGION -into $rdata_group -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/m_axi_mem_ARQOS -into $rdata_group -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/m_axi_mem_ARPROT -into $rdata_group -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/m_axi_mem_ARCACHE -into $rdata_group -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/m_axi_mem_ARLOCK -into $rdata_group -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/m_axi_mem_ARBURST -into $rdata_group -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/m_axi_mem_ARSIZE -into $rdata_group -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/m_axi_mem_ARLEN -into $rdata_group -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/m_axi_mem_ARID -into $rdata_group -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/m_axi_mem_ARADDR -into $rdata_group -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/m_axi_mem_ARREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/m_axi_mem_ARVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/m_axi_mem_WUSER -into $wdata_group -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/m_axi_mem_WID -into $wdata_group -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/m_axi_mem_WLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/m_axi_mem_WSTRB -into $wdata_group -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/m_axi_mem_WDATA -into $wdata_group -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/m_axi_mem_WREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/m_axi_mem_WVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/m_axi_mem_AWUSER -into $wdata_group -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/m_axi_mem_AWREGION -into $wdata_group -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/m_axi_mem_AWQOS -into $wdata_group -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/m_axi_mem_AWPROT -into $wdata_group -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/m_axi_mem_AWCACHE -into $wdata_group -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/m_axi_mem_AWLOCK -into $wdata_group -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/m_axi_mem_AWBURST -into $wdata_group -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/m_axi_mem_AWSIZE -into $wdata_group -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/m_axi_mem_AWLEN -into $wdata_group -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/m_axi_mem_AWID -into $wdata_group -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/m_axi_mem_AWADDR -into $wdata_group -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/m_axi_mem_AWREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/m_axi_mem_AWVALID -into $ctrl_group -color #ffff00 -radix hex
## set out_r__node_feature_in__node_eigen_in__degree_table__neighbor_table__graph_attr__embedding_h_atom_embedding_list_weights_in__layers_posttrans_fully_connected_0_linear_weight_in__layers_posttrans_fully_connected_0_linear_bias_in__MLP_layer_FC_layers_0_weight_in__MLP_layer_FC_layers_0_bias_in__MLP_layer_FC_layers_1_weight_in__MLP_layer_FC_layers_1_bias_in__MLP_layer_FC_layers_2_weight_in__MLP_layer_FC_layers_2_bias_in__return_group [add_wave_group out_r__node_feature_in__node_eigen_in__degree_table__neighbor_table__graph_attr__embedding_h_atom_embedding_list_weights_in__layers_posttrans_fully_connected_0_linear_weight_in__layers_posttrans_fully_connected_0_linear_bias_in__MLP_layer_FC_layers_0_weight_in__MLP_layer_FC_layers_0_bias_in__MLP_layer_FC_layers_1_weight_in__MLP_layer_FC_layers_1_bias_in__MLP_layer_FC_layers_2_weight_in__MLP_layer_FC_layers_2_bias_in__return(axi_slave) -into $cinoutgroup]
## add_wave /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/interrupt -into $out_r__node_feature_in__node_eigen_in__degree_table__neighbor_table__graph_attr__embedding_h_atom_embedding_list_weights_in__layers_posttrans_fully_connected_0_linear_weight_in__layers_posttrans_fully_connected_0_linear_bias_in__MLP_layer_FC_layers_0_weight_in__MLP_layer_FC_layers_0_bias_in__MLP_layer_FC_layers_1_weight_in__MLP_layer_FC_layers_1_bias_in__MLP_layer_FC_layers_2_weight_in__MLP_layer_FC_layers_2_bias_in__return_group -color #ffff00 -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/s_axi_control_BRESP -into $out_r__node_feature_in__node_eigen_in__degree_table__neighbor_table__graph_attr__embedding_h_atom_embedding_list_weights_in__layers_posttrans_fully_connected_0_linear_weight_in__layers_posttrans_fully_connected_0_linear_bias_in__MLP_layer_FC_layers_0_weight_in__MLP_layer_FC_layers_0_bias_in__MLP_layer_FC_layers_1_weight_in__MLP_layer_FC_layers_1_bias_in__MLP_layer_FC_layers_2_weight_in__MLP_layer_FC_layers_2_bias_in__return_group -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/s_axi_control_BREADY -into $out_r__node_feature_in__node_eigen_in__degree_table__neighbor_table__graph_attr__embedding_h_atom_embedding_list_weights_in__layers_posttrans_fully_connected_0_linear_weight_in__layers_posttrans_fully_connected_0_linear_bias_in__MLP_layer_FC_layers_0_weight_in__MLP_layer_FC_layers_0_bias_in__MLP_layer_FC_layers_1_weight_in__MLP_layer_FC_layers_1_bias_in__MLP_layer_FC_layers_2_weight_in__MLP_layer_FC_layers_2_bias_in__return_group -color #ffff00 -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/s_axi_control_BVALID -into $out_r__node_feature_in__node_eigen_in__degree_table__neighbor_table__graph_attr__embedding_h_atom_embedding_list_weights_in__layers_posttrans_fully_connected_0_linear_weight_in__layers_posttrans_fully_connected_0_linear_bias_in__MLP_layer_FC_layers_0_weight_in__MLP_layer_FC_layers_0_bias_in__MLP_layer_FC_layers_1_weight_in__MLP_layer_FC_layers_1_bias_in__MLP_layer_FC_layers_2_weight_in__MLP_layer_FC_layers_2_bias_in__return_group -color #ffff00 -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/s_axi_control_RRESP -into $out_r__node_feature_in__node_eigen_in__degree_table__neighbor_table__graph_attr__embedding_h_atom_embedding_list_weights_in__layers_posttrans_fully_connected_0_linear_weight_in__layers_posttrans_fully_connected_0_linear_bias_in__MLP_layer_FC_layers_0_weight_in__MLP_layer_FC_layers_0_bias_in__MLP_layer_FC_layers_1_weight_in__MLP_layer_FC_layers_1_bias_in__MLP_layer_FC_layers_2_weight_in__MLP_layer_FC_layers_2_bias_in__return_group -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/s_axi_control_RDATA -into $out_r__node_feature_in__node_eigen_in__degree_table__neighbor_table__graph_attr__embedding_h_atom_embedding_list_weights_in__layers_posttrans_fully_connected_0_linear_weight_in__layers_posttrans_fully_connected_0_linear_bias_in__MLP_layer_FC_layers_0_weight_in__MLP_layer_FC_layers_0_bias_in__MLP_layer_FC_layers_1_weight_in__MLP_layer_FC_layers_1_bias_in__MLP_layer_FC_layers_2_weight_in__MLP_layer_FC_layers_2_bias_in__return_group -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/s_axi_control_RREADY -into $out_r__node_feature_in__node_eigen_in__degree_table__neighbor_table__graph_attr__embedding_h_atom_embedding_list_weights_in__layers_posttrans_fully_connected_0_linear_weight_in__layers_posttrans_fully_connected_0_linear_bias_in__MLP_layer_FC_layers_0_weight_in__MLP_layer_FC_layers_0_bias_in__MLP_layer_FC_layers_1_weight_in__MLP_layer_FC_layers_1_bias_in__MLP_layer_FC_layers_2_weight_in__MLP_layer_FC_layers_2_bias_in__return_group -color #ffff00 -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/s_axi_control_RVALID -into $out_r__node_feature_in__node_eigen_in__degree_table__neighbor_table__graph_attr__embedding_h_atom_embedding_list_weights_in__layers_posttrans_fully_connected_0_linear_weight_in__layers_posttrans_fully_connected_0_linear_bias_in__MLP_layer_FC_layers_0_weight_in__MLP_layer_FC_layers_0_bias_in__MLP_layer_FC_layers_1_weight_in__MLP_layer_FC_layers_1_bias_in__MLP_layer_FC_layers_2_weight_in__MLP_layer_FC_layers_2_bias_in__return_group -color #ffff00 -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/s_axi_control_ARREADY -into $out_r__node_feature_in__node_eigen_in__degree_table__neighbor_table__graph_attr__embedding_h_atom_embedding_list_weights_in__layers_posttrans_fully_connected_0_linear_weight_in__layers_posttrans_fully_connected_0_linear_bias_in__MLP_layer_FC_layers_0_weight_in__MLP_layer_FC_layers_0_bias_in__MLP_layer_FC_layers_1_weight_in__MLP_layer_FC_layers_1_bias_in__MLP_layer_FC_layers_2_weight_in__MLP_layer_FC_layers_2_bias_in__return_group -color #ffff00 -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/s_axi_control_ARVALID -into $out_r__node_feature_in__node_eigen_in__degree_table__neighbor_table__graph_attr__embedding_h_atom_embedding_list_weights_in__layers_posttrans_fully_connected_0_linear_weight_in__layers_posttrans_fully_connected_0_linear_bias_in__MLP_layer_FC_layers_0_weight_in__MLP_layer_FC_layers_0_bias_in__MLP_layer_FC_layers_1_weight_in__MLP_layer_FC_layers_1_bias_in__MLP_layer_FC_layers_2_weight_in__MLP_layer_FC_layers_2_bias_in__return_group -color #ffff00 -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/s_axi_control_ARADDR -into $out_r__node_feature_in__node_eigen_in__degree_table__neighbor_table__graph_attr__embedding_h_atom_embedding_list_weights_in__layers_posttrans_fully_connected_0_linear_weight_in__layers_posttrans_fully_connected_0_linear_bias_in__MLP_layer_FC_layers_0_weight_in__MLP_layer_FC_layers_0_bias_in__MLP_layer_FC_layers_1_weight_in__MLP_layer_FC_layers_1_bias_in__MLP_layer_FC_layers_2_weight_in__MLP_layer_FC_layers_2_bias_in__return_group -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/s_axi_control_WSTRB -into $out_r__node_feature_in__node_eigen_in__degree_table__neighbor_table__graph_attr__embedding_h_atom_embedding_list_weights_in__layers_posttrans_fully_connected_0_linear_weight_in__layers_posttrans_fully_connected_0_linear_bias_in__MLP_layer_FC_layers_0_weight_in__MLP_layer_FC_layers_0_bias_in__MLP_layer_FC_layers_1_weight_in__MLP_layer_FC_layers_1_bias_in__MLP_layer_FC_layers_2_weight_in__MLP_layer_FC_layers_2_bias_in__return_group -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/s_axi_control_WDATA -into $out_r__node_feature_in__node_eigen_in__degree_table__neighbor_table__graph_attr__embedding_h_atom_embedding_list_weights_in__layers_posttrans_fully_connected_0_linear_weight_in__layers_posttrans_fully_connected_0_linear_bias_in__MLP_layer_FC_layers_0_weight_in__MLP_layer_FC_layers_0_bias_in__MLP_layer_FC_layers_1_weight_in__MLP_layer_FC_layers_1_bias_in__MLP_layer_FC_layers_2_weight_in__MLP_layer_FC_layers_2_bias_in__return_group -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/s_axi_control_WREADY -into $out_r__node_feature_in__node_eigen_in__degree_table__neighbor_table__graph_attr__embedding_h_atom_embedding_list_weights_in__layers_posttrans_fully_connected_0_linear_weight_in__layers_posttrans_fully_connected_0_linear_bias_in__MLP_layer_FC_layers_0_weight_in__MLP_layer_FC_layers_0_bias_in__MLP_layer_FC_layers_1_weight_in__MLP_layer_FC_layers_1_bias_in__MLP_layer_FC_layers_2_weight_in__MLP_layer_FC_layers_2_bias_in__return_group -color #ffff00 -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/s_axi_control_WVALID -into $out_r__node_feature_in__node_eigen_in__degree_table__neighbor_table__graph_attr__embedding_h_atom_embedding_list_weights_in__layers_posttrans_fully_connected_0_linear_weight_in__layers_posttrans_fully_connected_0_linear_bias_in__MLP_layer_FC_layers_0_weight_in__MLP_layer_FC_layers_0_bias_in__MLP_layer_FC_layers_1_weight_in__MLP_layer_FC_layers_1_bias_in__MLP_layer_FC_layers_2_weight_in__MLP_layer_FC_layers_2_bias_in__return_group -color #ffff00 -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/s_axi_control_AWREADY -into $out_r__node_feature_in__node_eigen_in__degree_table__neighbor_table__graph_attr__embedding_h_atom_embedding_list_weights_in__layers_posttrans_fully_connected_0_linear_weight_in__layers_posttrans_fully_connected_0_linear_bias_in__MLP_layer_FC_layers_0_weight_in__MLP_layer_FC_layers_0_bias_in__MLP_layer_FC_layers_1_weight_in__MLP_layer_FC_layers_1_bias_in__MLP_layer_FC_layers_2_weight_in__MLP_layer_FC_layers_2_bias_in__return_group -color #ffff00 -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/s_axi_control_AWVALID -into $out_r__node_feature_in__node_eigen_in__degree_table__neighbor_table__graph_attr__embedding_h_atom_embedding_list_weights_in__layers_posttrans_fully_connected_0_linear_weight_in__layers_posttrans_fully_connected_0_linear_bias_in__MLP_layer_FC_layers_0_weight_in__MLP_layer_FC_layers_0_bias_in__MLP_layer_FC_layers_1_weight_in__MLP_layer_FC_layers_1_bias_in__MLP_layer_FC_layers_2_weight_in__MLP_layer_FC_layers_2_bias_in__return_group -color #ffff00 -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/s_axi_control_AWADDR -into $out_r__node_feature_in__node_eigen_in__degree_table__neighbor_table__graph_attr__embedding_h_atom_embedding_list_weights_in__layers_posttrans_fully_connected_0_linear_weight_in__layers_posttrans_fully_connected_0_linear_bias_in__MLP_layer_FC_layers_0_weight_in__MLP_layer_FC_layers_0_bias_in__MLP_layer_FC_layers_1_weight_in__MLP_layer_FC_layers_1_bias_in__MLP_layer_FC_layers_2_weight_in__MLP_layer_FC_layers_2_bias_in__return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake(internal)" -into $designtopgroup]
## add_wave /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/ap_done -into $blocksiggroup
## add_wave /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/ap_idle -into $blocksiggroup
## add_wave /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/ap_ready -into $blocksiggroup
## add_wave /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/ap_start -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_DGN_compute_one_graph_top/AESL_inst_DGN_compute_one_graph/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_DGN_compute_one_graph_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/LENGTH_mem -into $tb_portdepth_group -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/LENGTH_out_r -into $tb_portdepth_group -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/LENGTH_node_feature_in -into $tb_portdepth_group -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/LENGTH_node_eigen_in -into $tb_portdepth_group -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/LENGTH_degree_table -into $tb_portdepth_group -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/LENGTH_neighbor_table -into $tb_portdepth_group -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/LENGTH_graph_attr -into $tb_portdepth_group -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/LENGTH_embedding_h_atom_embedding_list_weights_in -into $tb_portdepth_group -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/LENGTH_layers_posttrans_fully_connected_0_linear_weight_in -into $tb_portdepth_group -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/LENGTH_layers_posttrans_fully_connected_0_linear_bias_in -into $tb_portdepth_group -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/LENGTH_MLP_layer_FC_layers_0_weight_in -into $tb_portdepth_group -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/LENGTH_MLP_layer_FC_layers_0_bias_in -into $tb_portdepth_group -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/LENGTH_MLP_layer_FC_layers_1_weight_in -into $tb_portdepth_group -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/LENGTH_MLP_layer_FC_layers_1_bias_in -into $tb_portdepth_group -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/LENGTH_MLP_layer_FC_layers_2_weight_in -into $tb_portdepth_group -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/LENGTH_MLP_layer_FC_layers_2_bias_in -into $tb_portdepth_group -radix hex
## set tbcinoutgroup [add_wave_group "C InOuts" -into $testbenchgroup]
## set tb_out_r__node_feature_in__node_eigen_in__degree_table__neighbor_table__graph_attr__embedding_h_atom_embedding_list_weights_in__layers_posttrans_fully_connected_0_linear_weight_in__layers_posttrans_fully_connected_0_linear_bias_in__MLP_layer_FC_layers_0_weight_in__MLP_layer_FC_layers_0_bias_in__MLP_layer_FC_layers_1_weight_in__MLP_layer_FC_layers_1_bias_in__MLP_layer_FC_layers_2_weight_in__MLP_layer_FC_layers_2_bias_in_group [add_wave_group out_r__node_feature_in__node_eigen_in__degree_table__neighbor_table__graph_attr__embedding_h_atom_embedding_list_weights_in__layers_posttrans_fully_connected_0_linear_weight_in__layers_posttrans_fully_connected_0_linear_bias_in__MLP_layer_FC_layers_0_weight_in__MLP_layer_FC_layers_0_bias_in__MLP_layer_FC_layers_1_weight_in__MLP_layer_FC_layers_1_bias_in__MLP_layer_FC_layers_2_weight_in__MLP_layer_FC_layers_2_bias_in(axi_master) -into $tbcinoutgroup]
## set rdata_group [add_wave_group "Read Channel" -into $tb_out_r__node_feature_in__node_eigen_in__degree_table__neighbor_table__graph_attr__embedding_h_atom_embedding_list_weights_in__layers_posttrans_fully_connected_0_linear_weight_in__layers_posttrans_fully_connected_0_linear_bias_in__MLP_layer_FC_layers_0_weight_in__MLP_layer_FC_layers_0_bias_in__MLP_layer_FC_layers_1_weight_in__MLP_layer_FC_layers_1_bias_in__MLP_layer_FC_layers_2_weight_in__MLP_layer_FC_layers_2_bias_in_group]
## set wdata_group [add_wave_group "Write Channel" -into $tb_out_r__node_feature_in__node_eigen_in__degree_table__neighbor_table__graph_attr__embedding_h_atom_embedding_list_weights_in__layers_posttrans_fully_connected_0_linear_weight_in__layers_posttrans_fully_connected_0_linear_bias_in__MLP_layer_FC_layers_0_weight_in__MLP_layer_FC_layers_0_bias_in__MLP_layer_FC_layers_1_weight_in__MLP_layer_FC_layers_1_bias_in__MLP_layer_FC_layers_2_weight_in__MLP_layer_FC_layers_2_bias_in_group]
## set ctrl_group [add_wave_group "Handshakes" -into $tb_out_r__node_feature_in__node_eigen_in__degree_table__neighbor_table__graph_attr__embedding_h_atom_embedding_list_weights_in__layers_posttrans_fully_connected_0_linear_weight_in__layers_posttrans_fully_connected_0_linear_bias_in__MLP_layer_FC_layers_0_weight_in__MLP_layer_FC_layers_0_bias_in__MLP_layer_FC_layers_1_weight_in__MLP_layer_FC_layers_1_bias_in__MLP_layer_FC_layers_2_weight_in__MLP_layer_FC_layers_2_bias_in_group]
## add_wave /apatb_DGN_compute_one_graph_top/mem_BUSER -into $wdata_group -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/mem_BID -into $wdata_group -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/mem_BRESP -into $wdata_group -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/mem_BREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/mem_BVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/mem_RRESP -into $rdata_group -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/mem_RUSER -into $rdata_group -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/mem_RID -into $rdata_group -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/mem_RLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/mem_RDATA -into $rdata_group -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/mem_RREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/mem_RVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/mem_ARUSER -into $rdata_group -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/mem_ARREGION -into $rdata_group -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/mem_ARQOS -into $rdata_group -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/mem_ARPROT -into $rdata_group -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/mem_ARCACHE -into $rdata_group -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/mem_ARLOCK -into $rdata_group -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/mem_ARBURST -into $rdata_group -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/mem_ARSIZE -into $rdata_group -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/mem_ARLEN -into $rdata_group -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/mem_ARID -into $rdata_group -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/mem_ARADDR -into $rdata_group -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/mem_ARREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/mem_ARVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/mem_WUSER -into $wdata_group -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/mem_WID -into $wdata_group -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/mem_WLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/mem_WSTRB -into $wdata_group -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/mem_WDATA -into $wdata_group -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/mem_WREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/mem_WVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/mem_AWUSER -into $wdata_group -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/mem_AWREGION -into $wdata_group -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/mem_AWQOS -into $wdata_group -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/mem_AWPROT -into $wdata_group -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/mem_AWCACHE -into $wdata_group -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/mem_AWLOCK -into $wdata_group -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/mem_AWBURST -into $wdata_group -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/mem_AWSIZE -into $wdata_group -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/mem_AWLEN -into $wdata_group -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/mem_AWID -into $wdata_group -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/mem_AWADDR -into $wdata_group -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/mem_AWREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/mem_AWVALID -into $ctrl_group -color #ffff00 -radix hex
## set tb_out_r__node_feature_in__node_eigen_in__degree_table__neighbor_table__graph_attr__embedding_h_atom_embedding_list_weights_in__layers_posttrans_fully_connected_0_linear_weight_in__layers_posttrans_fully_connected_0_linear_bias_in__MLP_layer_FC_layers_0_weight_in__MLP_layer_FC_layers_0_bias_in__MLP_layer_FC_layers_1_weight_in__MLP_layer_FC_layers_1_bias_in__MLP_layer_FC_layers_2_weight_in__MLP_layer_FC_layers_2_bias_in__return_group [add_wave_group out_r__node_feature_in__node_eigen_in__degree_table__neighbor_table__graph_attr__embedding_h_atom_embedding_list_weights_in__layers_posttrans_fully_connected_0_linear_weight_in__layers_posttrans_fully_connected_0_linear_bias_in__MLP_layer_FC_layers_0_weight_in__MLP_layer_FC_layers_0_bias_in__MLP_layer_FC_layers_1_weight_in__MLP_layer_FC_layers_1_bias_in__MLP_layer_FC_layers_2_weight_in__MLP_layer_FC_layers_2_bias_in__return(axi_slave) -into $tbcinoutgroup]
## add_wave /apatb_DGN_compute_one_graph_top/control_INTERRUPT -into $tb_out_r__node_feature_in__node_eigen_in__degree_table__neighbor_table__graph_attr__embedding_h_atom_embedding_list_weights_in__layers_posttrans_fully_connected_0_linear_weight_in__layers_posttrans_fully_connected_0_linear_bias_in__MLP_layer_FC_layers_0_weight_in__MLP_layer_FC_layers_0_bias_in__MLP_layer_FC_layers_1_weight_in__MLP_layer_FC_layers_1_bias_in__MLP_layer_FC_layers_2_weight_in__MLP_layer_FC_layers_2_bias_in__return_group -color #ffff00 -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/control_BRESP -into $tb_out_r__node_feature_in__node_eigen_in__degree_table__neighbor_table__graph_attr__embedding_h_atom_embedding_list_weights_in__layers_posttrans_fully_connected_0_linear_weight_in__layers_posttrans_fully_connected_0_linear_bias_in__MLP_layer_FC_layers_0_weight_in__MLP_layer_FC_layers_0_bias_in__MLP_layer_FC_layers_1_weight_in__MLP_layer_FC_layers_1_bias_in__MLP_layer_FC_layers_2_weight_in__MLP_layer_FC_layers_2_bias_in__return_group -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/control_BREADY -into $tb_out_r__node_feature_in__node_eigen_in__degree_table__neighbor_table__graph_attr__embedding_h_atom_embedding_list_weights_in__layers_posttrans_fully_connected_0_linear_weight_in__layers_posttrans_fully_connected_0_linear_bias_in__MLP_layer_FC_layers_0_weight_in__MLP_layer_FC_layers_0_bias_in__MLP_layer_FC_layers_1_weight_in__MLP_layer_FC_layers_1_bias_in__MLP_layer_FC_layers_2_weight_in__MLP_layer_FC_layers_2_bias_in__return_group -color #ffff00 -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/control_BVALID -into $tb_out_r__node_feature_in__node_eigen_in__degree_table__neighbor_table__graph_attr__embedding_h_atom_embedding_list_weights_in__layers_posttrans_fully_connected_0_linear_weight_in__layers_posttrans_fully_connected_0_linear_bias_in__MLP_layer_FC_layers_0_weight_in__MLP_layer_FC_layers_0_bias_in__MLP_layer_FC_layers_1_weight_in__MLP_layer_FC_layers_1_bias_in__MLP_layer_FC_layers_2_weight_in__MLP_layer_FC_layers_2_bias_in__return_group -color #ffff00 -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/control_RRESP -into $tb_out_r__node_feature_in__node_eigen_in__degree_table__neighbor_table__graph_attr__embedding_h_atom_embedding_list_weights_in__layers_posttrans_fully_connected_0_linear_weight_in__layers_posttrans_fully_connected_0_linear_bias_in__MLP_layer_FC_layers_0_weight_in__MLP_layer_FC_layers_0_bias_in__MLP_layer_FC_layers_1_weight_in__MLP_layer_FC_layers_1_bias_in__MLP_layer_FC_layers_2_weight_in__MLP_layer_FC_layers_2_bias_in__return_group -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/control_RDATA -into $tb_out_r__node_feature_in__node_eigen_in__degree_table__neighbor_table__graph_attr__embedding_h_atom_embedding_list_weights_in__layers_posttrans_fully_connected_0_linear_weight_in__layers_posttrans_fully_connected_0_linear_bias_in__MLP_layer_FC_layers_0_weight_in__MLP_layer_FC_layers_0_bias_in__MLP_layer_FC_layers_1_weight_in__MLP_layer_FC_layers_1_bias_in__MLP_layer_FC_layers_2_weight_in__MLP_layer_FC_layers_2_bias_in__return_group -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/control_RREADY -into $tb_out_r__node_feature_in__node_eigen_in__degree_table__neighbor_table__graph_attr__embedding_h_atom_embedding_list_weights_in__layers_posttrans_fully_connected_0_linear_weight_in__layers_posttrans_fully_connected_0_linear_bias_in__MLP_layer_FC_layers_0_weight_in__MLP_layer_FC_layers_0_bias_in__MLP_layer_FC_layers_1_weight_in__MLP_layer_FC_layers_1_bias_in__MLP_layer_FC_layers_2_weight_in__MLP_layer_FC_layers_2_bias_in__return_group -color #ffff00 -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/control_RVALID -into $tb_out_r__node_feature_in__node_eigen_in__degree_table__neighbor_table__graph_attr__embedding_h_atom_embedding_list_weights_in__layers_posttrans_fully_connected_0_linear_weight_in__layers_posttrans_fully_connected_0_linear_bias_in__MLP_layer_FC_layers_0_weight_in__MLP_layer_FC_layers_0_bias_in__MLP_layer_FC_layers_1_weight_in__MLP_layer_FC_layers_1_bias_in__MLP_layer_FC_layers_2_weight_in__MLP_layer_FC_layers_2_bias_in__return_group -color #ffff00 -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/control_ARREADY -into $tb_out_r__node_feature_in__node_eigen_in__degree_table__neighbor_table__graph_attr__embedding_h_atom_embedding_list_weights_in__layers_posttrans_fully_connected_0_linear_weight_in__layers_posttrans_fully_connected_0_linear_bias_in__MLP_layer_FC_layers_0_weight_in__MLP_layer_FC_layers_0_bias_in__MLP_layer_FC_layers_1_weight_in__MLP_layer_FC_layers_1_bias_in__MLP_layer_FC_layers_2_weight_in__MLP_layer_FC_layers_2_bias_in__return_group -color #ffff00 -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/control_ARVALID -into $tb_out_r__node_feature_in__node_eigen_in__degree_table__neighbor_table__graph_attr__embedding_h_atom_embedding_list_weights_in__layers_posttrans_fully_connected_0_linear_weight_in__layers_posttrans_fully_connected_0_linear_bias_in__MLP_layer_FC_layers_0_weight_in__MLP_layer_FC_layers_0_bias_in__MLP_layer_FC_layers_1_weight_in__MLP_layer_FC_layers_1_bias_in__MLP_layer_FC_layers_2_weight_in__MLP_layer_FC_layers_2_bias_in__return_group -color #ffff00 -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/control_ARADDR -into $tb_out_r__node_feature_in__node_eigen_in__degree_table__neighbor_table__graph_attr__embedding_h_atom_embedding_list_weights_in__layers_posttrans_fully_connected_0_linear_weight_in__layers_posttrans_fully_connected_0_linear_bias_in__MLP_layer_FC_layers_0_weight_in__MLP_layer_FC_layers_0_bias_in__MLP_layer_FC_layers_1_weight_in__MLP_layer_FC_layers_1_bias_in__MLP_layer_FC_layers_2_weight_in__MLP_layer_FC_layers_2_bias_in__return_group -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/control_WSTRB -into $tb_out_r__node_feature_in__node_eigen_in__degree_table__neighbor_table__graph_attr__embedding_h_atom_embedding_list_weights_in__layers_posttrans_fully_connected_0_linear_weight_in__layers_posttrans_fully_connected_0_linear_bias_in__MLP_layer_FC_layers_0_weight_in__MLP_layer_FC_layers_0_bias_in__MLP_layer_FC_layers_1_weight_in__MLP_layer_FC_layers_1_bias_in__MLP_layer_FC_layers_2_weight_in__MLP_layer_FC_layers_2_bias_in__return_group -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/control_WDATA -into $tb_out_r__node_feature_in__node_eigen_in__degree_table__neighbor_table__graph_attr__embedding_h_atom_embedding_list_weights_in__layers_posttrans_fully_connected_0_linear_weight_in__layers_posttrans_fully_connected_0_linear_bias_in__MLP_layer_FC_layers_0_weight_in__MLP_layer_FC_layers_0_bias_in__MLP_layer_FC_layers_1_weight_in__MLP_layer_FC_layers_1_bias_in__MLP_layer_FC_layers_2_weight_in__MLP_layer_FC_layers_2_bias_in__return_group -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/control_WREADY -into $tb_out_r__node_feature_in__node_eigen_in__degree_table__neighbor_table__graph_attr__embedding_h_atom_embedding_list_weights_in__layers_posttrans_fully_connected_0_linear_weight_in__layers_posttrans_fully_connected_0_linear_bias_in__MLP_layer_FC_layers_0_weight_in__MLP_layer_FC_layers_0_bias_in__MLP_layer_FC_layers_1_weight_in__MLP_layer_FC_layers_1_bias_in__MLP_layer_FC_layers_2_weight_in__MLP_layer_FC_layers_2_bias_in__return_group -color #ffff00 -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/control_WVALID -into $tb_out_r__node_feature_in__node_eigen_in__degree_table__neighbor_table__graph_attr__embedding_h_atom_embedding_list_weights_in__layers_posttrans_fully_connected_0_linear_weight_in__layers_posttrans_fully_connected_0_linear_bias_in__MLP_layer_FC_layers_0_weight_in__MLP_layer_FC_layers_0_bias_in__MLP_layer_FC_layers_1_weight_in__MLP_layer_FC_layers_1_bias_in__MLP_layer_FC_layers_2_weight_in__MLP_layer_FC_layers_2_bias_in__return_group -color #ffff00 -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/control_AWREADY -into $tb_out_r__node_feature_in__node_eigen_in__degree_table__neighbor_table__graph_attr__embedding_h_atom_embedding_list_weights_in__layers_posttrans_fully_connected_0_linear_weight_in__layers_posttrans_fully_connected_0_linear_bias_in__MLP_layer_FC_layers_0_weight_in__MLP_layer_FC_layers_0_bias_in__MLP_layer_FC_layers_1_weight_in__MLP_layer_FC_layers_1_bias_in__MLP_layer_FC_layers_2_weight_in__MLP_layer_FC_layers_2_bias_in__return_group -color #ffff00 -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/control_AWVALID -into $tb_out_r__node_feature_in__node_eigen_in__degree_table__neighbor_table__graph_attr__embedding_h_atom_embedding_list_weights_in__layers_posttrans_fully_connected_0_linear_weight_in__layers_posttrans_fully_connected_0_linear_bias_in__MLP_layer_FC_layers_0_weight_in__MLP_layer_FC_layers_0_bias_in__MLP_layer_FC_layers_1_weight_in__MLP_layer_FC_layers_1_bias_in__MLP_layer_FC_layers_2_weight_in__MLP_layer_FC_layers_2_bias_in__return_group -color #ffff00 -radix hex
## add_wave /apatb_DGN_compute_one_graph_top/control_AWADDR -into $tb_out_r__node_feature_in__node_eigen_in__degree_table__neighbor_table__graph_attr__embedding_h_atom_embedding_list_weights_in__layers_posttrans_fully_connected_0_linear_weight_in__layers_posttrans_fully_connected_0_linear_bias_in__MLP_layer_FC_layers_0_weight_in__MLP_layer_FC_layers_0_bias_in__MLP_layer_FC_layers_1_weight_in__MLP_layer_FC_layers_1_bias_in__MLP_layer_FC_layers_2_weight_in__MLP_layer_FC_layers_2_bias_in__return_group -radix hex
## save_wave_config DGN_compute_one_graph.wcfg
## run all
WARNING: Too many words specified in data file ./DGN_compute_one_graph_MLP_layer_FC_layers_2_bias_V.dat
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "110000"
// RTL Simulation : 1 / 1 [n/a] @ "564422000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 564446 ns : File "/nethome/rsarkar30/git/GNN_Acc/DGN/DGN_HLS_Cosim/project_2/solution1/sim/verilog/DGN_compute_one_graph.autotb.v" Line 491
run: Time (s): cpu = 00:09:45 ; elapsed = 00:10:35 . Memory (MB): peak = 5254.641 ; gain = 0.000 ; free physical = 170248 ; free virtual = 223439
## quit
INFO: [Common 17-206] Exiting xsim at Sun Jan  2 16:46:09 2022...
INFO: [COSIM 212-316] Starting C post checking ...

******* This is the golden C file for DGN model *******
Loading weights for DGN ...
********** Computing Graph gtest *************
# of nodes: 19, # of edges: 40
Loading graph ...
Computing DGN ...
-3.86677742
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1078.6 seconds. CPU system time: 32.93 seconds. Elapsed time: 843.74 seconds; current allocated memory: 1.342 GB.
INFO: [HLS 200-112] Total CPU user time: 1296.67 seconds. Total CPU system time: 40.22 seconds. Total elapsed time: 1079.44 seconds; peak allocated memory: 1.319 GB.
INFO: [Common 17-206] Exiting vitis_hls at Sun Jan  2 16:46:12 2022...
