// Seed: 3141647557
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_8;
endmodule
module module_1 (
    output wand  id_0
    , id_5,
    input  uwire id_1,
    input  wor   id_2,
    input  uwire id_3
);
  tri1 id_6, id_7;
  wire id_8;
  assign id_7 = id_7 ~^ id_6;
  wire id_9;
  module_0(
      id_5, id_9, id_5, id_9, id_6, id_6, id_7
  );
  assign id_5 = id_8;
  tri1 id_10 = 1 ? 1 : 1;
  wire id_11;
endmodule
