(pcb "C:\Users\daniel\Desktop\kicad-designs\AS3363\ASVCA\ASVCA1.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(6.0.0)")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  61468 -126365  22352 -126365  22352 -24257  61468 -24257
            61468 -126365)
    )
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component benjiaomodular:Resistor_L6.3mm_D2.5mm_P7.62mm_Horizontal
      (place R15 37592.000000 -45212.000000 front 0.000000 (PN 2.5k))
    )
    (component benjiaomodular:Resistor_L6.3mm_D2.5mm_P7.62mm_Horizontal::1
      (place R27 47244.000000 -59499.500000 front 0.000000 (PN 250k))
    )
    (component "Package_DIP:DIP-14_W7.62mm_Socket"
      (place U4 47000.000000 -86228.000000 front 0.000000 (PN TL074))
    )
    (component benjiaomodular:Resistor_L6.3mm_D2.5mm_P7.62mm_Horizontal::2
      (place R18 29210.000000 -65108.670000 front 0.000000 (PN 100k))
    )
    (component benjiaomodular:Resistor_L6.3mm_D2.5mm_P7.62mm_Horizontal::3
      (place R28 47244.000000 -78930.500000 front 0.000000 (PN 10k))
    )
    (component Capacitor_THT:C_Disc_D6.0mm_W2.5mm_P5.00mm
      (place C4 44363.000000 -118237.000000 front 0.000000 (PN 100n))
    )
    (component benjiaomodular:Resistor_L6.3mm_D2.5mm_P7.62mm_Horizontal::4
      (place R4 52070.000000 -115189.000000 front 0.000000 (PN 21k))
    )
    (component "Package_DIP:DIP-14_W7.62mm_Socket::1"
      (place U3 29347.000000 -86101.000000 front 0.000000 (PN TL074))
    )
    (component benjiaomodular:Resistor_L6.3mm_D2.5mm_P7.62mm_Horizontal::5
      (place R31 47244.000000 -75692.000000 front 0.000000 (PN 2.5k))
    )
    (component benjiaomodular:Resistor_L6.3mm_D2.5mm_P7.62mm_Horizontal::6
      (place R22 29210.000000 -73702.335000 front 0.000000 (PN 1k))
    )
    (component benjiaomodular:Resistor_L6.3mm_D2.5mm_P7.62mm_Horizontal::7
      (place R14 37592.000000 -48387.000000 front 0.000000 (PN 1k))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x16_P2.54mm_Vertical
      (place J12 41656.000000 -55753.000000 front 0.000000 (PN Conn_01x14_Female))
    )
    (component "Connector_IDC:IDC-Header_2x05_P2.54mm_Vertical"
      (place J1 26679.500000 -109474.000000 front 0.000000 (PN Conn_02x05_Counter_Clockwise))
    )
    (component benjiaomodular:Resistor_L6.3mm_D2.5mm_P7.62mm_Horizontal::8
      (place R25 47244.000000 -65976.500000 front 0.000000 (PN 100k))
    )
    (component benjiaomodular:Resistor_L6.3mm_D2.5mm_P7.62mm_Horizontal::9
      (place R6 29210.000000 -67973.225000 front 0.000000 (PN 100k))
    )
    (component benjiaomodular:Resistor_L6.3mm_D2.5mm_P7.62mm_Horizontal::10
      (place R13 37592.000000 -26162.000000 front 0.000000 (PN 1k))
    )
    (component benjiaomodular:Resistor_L6.3mm_D2.5mm_P7.62mm_Horizontal::11
      (place R9 37592.000000 -35687.000000 front 0.000000 (PN 250k))
    )
    (component Capacitor_THT:CP_Radial_D5.0mm_P2.50mm
      (place C1 38354.000000 -109538.887000 front -90.000000 (PN 10u))
    )
    (component Capacitor_THT:C_Disc_D6.0mm_W2.5mm_P5.00mm::1
      (place C3 44363.000000 -111633.000000 front 0.000000 (PN 100n))
    )
    (component benjiaomodular:Resistor_L6.3mm_D2.5mm_P7.62mm_Horizontal::12
      (place R20 29210.000000 -76566.890000 front 0.000000 (PN 10k))
    )
    (component benjiaomodular:Resistor_L6.3mm_D2.5mm_P7.62mm_Horizontal::13
      (place R5 37592.000000 -38862.000000 front 0.000000 (PN 100k))
    )
    (component benjiaomodular:Resistor_L6.3mm_D2.5mm_P7.62mm_Horizontal::14
      (place R8 37592.000000 -42037.000000 front 0.000000 (PN 100k))
    )
    (component benjiaomodular:Resistor_L6.3mm_D2.5mm_P7.62mm_Horizontal::15
      (place R29 47244.000000 -72453.500000 front 0.000000 (PN 1k))
    )
    (component benjiaomodular:Resistor_L6.3mm_D2.5mm_P7.62mm_Horizontal::16
      (place R21 29210.000000 -62244.115000 front 0.000000 (PN 1k))
    )
    (component benjiaomodular:Resistor_L6.3mm_D2.5mm_P7.62mm_Horizontal::17
      (place R10 29210.000000 -79431.445000 front 0.000000 (PN 250k))
    )
    (component benjiaomodular:Resistor_L6.3mm_D2.5mm_P7.62mm_Horizontal::18
      (place R26 47244.000000 -69215.000000 front 0.000000 (PN 100k))
    )
    (component benjiaomodular:Resistor_L6.3mm_D2.5mm_P7.62mm_Horizontal::19
      (place R11 37592.000000 -51562.000000 front 0.000000 (PN 10k))
    )
    (component Capacitor_THT:C_Disc_D6.0mm_W2.5mm_P5.00mm::2
      (place C7 48300.000000 -105283.000000 front 0.000000 (PN 33pf))
    )
    (component benjiaomodular:Resistor_L6.3mm_D2.5mm_P7.62mm_Horizontal::20
      (place R7 37592.000000 -29337.000000 front 0.000000 (PN 100k))
    )
    (component benjiaomodular:Resistor_L6.3mm_D2.5mm_P7.62mm_Horizontal::21
      (place R24 47244.000000 -62738.000000 front 0.000000 (PN 100k))
    )
    (component benjiaomodular:Resistor_L6.3mm_D2.5mm_P7.62mm_Horizontal::22
      (place R30 47244.000000 -56261.000000 front 0.000000 (PN 1k))
    )
    (component benjiaomodular:Resistor_L6.3mm_D2.5mm_P7.62mm_Horizontal::23
      (place R19 29210.000000 -70837.780000 front 0.000000 (PN 250k))
    )
    (component benjiaomodular:Resistor_L6.3mm_D2.5mm_P7.62mm_Horizontal::24
      (place R16 29210.000000 -59379.560000 front 0.000000 (PN 100k))
    )
    (component Capacitor_THT:CP_Radial_D5.0mm_P2.50mm::1
      (place C2 38354.000000 -119696.113000 front 90.000000 (PN 10u))
    )
    (component benjiaomodular:Resistor_L6.3mm_D2.5mm_P7.62mm_Horizontal::25
      (place R2 47244.000000 -82169.000000 front 0.000000 (PN 100k))
    )
    (component benjiaomodular:Resistor_L6.3mm_D2.5mm_P7.62mm_Horizontal::26
      (place R17 29210.000000 -82296.000000 front 0.000000 (PN 100k))
    )
    (component Capacitor_THT:C_Disc_D6.0mm_W2.5mm_P5.00mm::3
      (place C5 31329.000000 -47117.000000 front 180.000000 (PN 33pf))
    )
    (component benjiaomodular:Resistor_L6.3mm_D2.5mm_P7.62mm_Horizontal::27
      (place R12 37592.000000 -32512.000000 front 0.000000 (PN 1k))
    )
    (component benjiaomodular:Resistor_L6.3mm_D2.5mm_P7.62mm_Horizontal::28
      (place R3 52070.000000 -111506.000000 front 0.000000 (PN 21k))
    )
    (component benjiaomodular:Resistor_L6.3mm_D2.5mm_P7.62mm_Horizontal::29
      (place R1 52070.000000 -118618.000000 front 0.000000 (PN 100k))
    )
    (component Capacitor_THT:C_Disc_D6.0mm_W2.5mm_P5.00mm::4
      (place C6 37124.000000 -105537.000000 front 0.000000 (PN 33pf))
    )
    (component "Package_DIP:DIP-14_W7.62mm_Socket::2"
      (place U2 25029.000000 -27173.000000 front 0.000000 (PN TL074))
    )
    (component benjiaomodular:Resistor_L6.3mm_D2.5mm_P7.62mm_Horizontal::30
      (place R23 29210.000000 -56515.005000 front 0.000000 (PN 2.5k))
    )
    (component "Package_DIP:DIP-16_W7.62mm_Socket"
      (place U1 50683.000000 -26533.000000 front 0.000000 (PN AS3363))
    )
  )
  (library
    (image benjiaomodular:Resistor_L6.3mm_D2.5mm_P7.62mm_Horizontal
      (outline (path signal 120  7080 1370  7080 1040))
      (outline (path signal 120  540 1370  7080 1370))
      (outline (path signal 120  540 -1040  540 -1370))
      (outline (path signal 120  540 1040  540 1370))
      (outline (path signal 120  540 -1370  7080 -1370))
      (outline (path signal 120  7080 -1370  7080 -1040))
      (outline (path signal 50  8670 1500  -1050 1500))
      (outline (path signal 50  8670 -1500  8670 1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  -1050 -1500  8670 -1500))
      (outline (path signal 100  6960 1250  660 1250))
      (outline (path signal 100  660 -1250  6960 -1250))
      (outline (path signal 100  7620 0  6960 0))
      (outline (path signal 100  660 1250  660 -1250))
      (outline (path signal 100  0 0  660 0))
      (outline (path signal 100  6960 -1250  6960 1250))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
    )
    (image benjiaomodular:Resistor_L6.3mm_D2.5mm_P7.62mm_Horizontal::1
      (outline (path signal 120  540 -1370  7080 -1370))
      (outline (path signal 120  540 1370  7080 1370))
      (outline (path signal 120  7080 1370  7080 1040))
      (outline (path signal 120  7080 -1370  7080 -1040))
      (outline (path signal 120  540 -1040  540 -1370))
      (outline (path signal 120  540 1040  540 1370))
      (outline (path signal 50  8670 -1500  8670 1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  8670 1500  -1050 1500))
      (outline (path signal 50  -1050 -1500  8670 -1500))
      (outline (path signal 100  6960 -1250  6960 1250))
      (outline (path signal 100  660 1250  660 -1250))
      (outline (path signal 100  6960 1250  660 1250))
      (outline (path signal 100  660 -1250  6960 -1250))
      (outline (path signal 100  7620 0  6960 0))
      (outline (path signal 100  0 0  660 0))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
    )
    (image "Package_DIP:DIP-14_W7.62mm_Socket"
      (outline (path signal 120  1160 -16570  6460 -16570))
      (outline (path signal 120  -1330 1390  -1330 -16630))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  1160 1330  1160 -16570))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  -1330 -16630  8950 -16630))
      (outline (path signal 120  6460 -16570  6460 1330))
      (outline (path signal 120  8950 -16630  8950 1390))
      (outline (path signal 0  4852.43 1372.43  4870 1330  4851.95 1135.23  4798.42 947.084
            4711.23 771.982  4593.35 615.883  4448.79 484.102  4282.48 381.127
            4100.08 310.465  3907.8 274.522  3712.2 274.522  3519.92 310.465
            3337.52 381.127  3171.21 484.102  3026.65 615.883  2908.77 771.982
            2821.58 947.084  2768.05 1135.23  2750 1330  2767.57 1372.43
            2810 1390  2852.43 1372.43  2870 1330  2888.06 1146.62  2941.55 970.278
            3028.42 807.764  3145.32 665.32  3287.76 548.419  3450.28 461.553
            3626.61 408.062  3810 390  3993.39 408.062  4169.72 461.553
            4332.24 548.419  4474.68 665.32  4591.58 807.764  4678.45 970.278
            4731.94 1146.62  4750 1330  4767.57 1372.43  4810 1390))
      (outline (path signal 50  -1550 1600  -1550 -16850))
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  -1550 -16850  9150 -16850))
      (outline (path signal 50  9150 -16850  9150 1600))
      (outline (path signal 100  8890 -16570  8890 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  -1270 1330  -1270 -16570))
      (outline (path signal 100  -1270 -16570  8890 -16570))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  635 270  1635 1270))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 14 7620 0)
    )
    (image benjiaomodular:Resistor_L6.3mm_D2.5mm_P7.62mm_Horizontal::2
      (outline (path signal 120  540 -1040  540 -1370))
      (outline (path signal 120  540 -1370  7080 -1370))
      (outline (path signal 120  7080 1370  7080 1040))
      (outline (path signal 120  540 1040  540 1370))
      (outline (path signal 120  540 1370  7080 1370))
      (outline (path signal 120  7080 -1370  7080 -1040))
      (outline (path signal 50  8670 -1500  8670 1500))
      (outline (path signal 50  -1050 -1500  8670 -1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  8670 1500  -1050 1500))
      (outline (path signal 100  7620 0  6960 0))
      (outline (path signal 100  660 -1250  6960 -1250))
      (outline (path signal 100  6960 1250  660 1250))
      (outline (path signal 100  660 1250  660 -1250))
      (outline (path signal 100  0 0  660 0))
      (outline (path signal 100  6960 -1250  6960 1250))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
    )
    (image benjiaomodular:Resistor_L6.3mm_D2.5mm_P7.62mm_Horizontal::3
      (outline (path signal 120  7080 -1370  7080 -1040))
      (outline (path signal 120  540 -1040  540 -1370))
      (outline (path signal 120  540 1040  540 1370))
      (outline (path signal 120  540 1370  7080 1370))
      (outline (path signal 120  540 -1370  7080 -1370))
      (outline (path signal 120  7080 1370  7080 1040))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  8670 1500  -1050 1500))
      (outline (path signal 50  8670 -1500  8670 1500))
      (outline (path signal 50  -1050 -1500  8670 -1500))
      (outline (path signal 100  0 0  660 0))
      (outline (path signal 100  6960 -1250  6960 1250))
      (outline (path signal 100  7620 0  6960 0))
      (outline (path signal 100  660 -1250  6960 -1250))
      (outline (path signal 100  660 1250  660 -1250))
      (outline (path signal 100  6960 1250  660 1250))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
    )
    (image Capacitor_THT:C_Disc_D6.0mm_W2.5mm_P5.00mm
      (outline (path signal 120  5620 -925  5620 -1370))
      (outline (path signal 120  -620 1370  5620 1370))
      (outline (path signal 120  -620 -925  -620 -1370))
      (outline (path signal 120  -620 -1370  5620 -1370))
      (outline (path signal 120  5620 1370  5620 925))
      (outline (path signal 120  -620 1370  -620 925))
      (outline (path signal 50  6050 -1500  6050 1500))
      (outline (path signal 50  6050 1500  -1050 1500))
      (outline (path signal 50  -1050 -1500  6050 -1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 100  5500 1250  -500 1250))
      (outline (path signal 100  -500 1250  -500 -1250))
      (outline (path signal 100  5500 -1250  5500 1250))
      (outline (path signal 100  -500 -1250  5500 -1250))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 5000 0)
    )
    (image benjiaomodular:Resistor_L6.3mm_D2.5mm_P7.62mm_Horizontal::4
      (outline (path signal 120  7080 1370  7080 1040))
      (outline (path signal 120  540 1040  540 1370))
      (outline (path signal 120  540 1370  7080 1370))
      (outline (path signal 120  7080 -1370  7080 -1040))
      (outline (path signal 120  540 -1040  540 -1370))
      (outline (path signal 120  540 -1370  7080 -1370))
      (outline (path signal 50  8670 -1500  8670 1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  8670 1500  -1050 1500))
      (outline (path signal 50  -1050 -1500  8670 -1500))
      (outline (path signal 100  6960 1250  660 1250))
      (outline (path signal 100  660 -1250  6960 -1250))
      (outline (path signal 100  7620 0  6960 0))
      (outline (path signal 100  6960 -1250  6960 1250))
      (outline (path signal 100  0 0  660 0))
      (outline (path signal 100  660 1250  660 -1250))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
    )
    (image "Package_DIP:DIP-14_W7.62mm_Socket::1"
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  8950 -16630  8950 1390))
      (outline (path signal 120  -1330 1390  -1330 -16630))
      (outline (path signal 120  -1330 -16630  8950 -16630))
      (outline (path signal 120  1160 -16570  6460 -16570))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  6460 -16570  6460 1330))
      (outline (path signal 120  1160 1330  1160 -16570))
      (outline (path signal 0  4852.43 1372.43  4870 1330  4851.95 1135.23  4798.42 947.084
            4711.23 771.982  4593.35 615.883  4448.79 484.102  4282.48 381.127
            4100.08 310.465  3907.8 274.522  3712.2 274.522  3519.92 310.465
            3337.52 381.127  3171.21 484.102  3026.65 615.883  2908.77 771.982
            2821.58 947.084  2768.05 1135.23  2750 1330  2767.57 1372.43
            2810 1390  2852.43 1372.43  2870 1330  2888.06 1146.62  2941.55 970.278
            3028.42 807.764  3145.32 665.32  3287.76 548.419  3450.28 461.553
            3626.61 408.062  3810 390  3993.39 408.062  4169.72 461.553
            4332.24 548.419  4474.68 665.32  4591.58 807.764  4678.45 970.278
            4731.94 1146.62  4750 1330  4767.57 1372.43  4810 1390))
      (outline (path signal 50  -1550 -16850  9150 -16850))
      (outline (path signal 50  -1550 1600  -1550 -16850))
      (outline (path signal 50  9150 -16850  9150 1600))
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  -1270 -16570  8890 -16570))
      (outline (path signal 100  -1270 1330  -1270 -16570))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  8890 -16570  8890 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 14 7620 0)
    )
    (image benjiaomodular:Resistor_L6.3mm_D2.5mm_P7.62mm_Horizontal::5
      (outline (path signal 120  7080 -1370  7080 -1040))
      (outline (path signal 120  540 1040  540 1370))
      (outline (path signal 120  540 -1370  7080 -1370))
      (outline (path signal 120  540 1370  7080 1370))
      (outline (path signal 120  7080 1370  7080 1040))
      (outline (path signal 120  540 -1040  540 -1370))
      (outline (path signal 50  8670 -1500  8670 1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  8670 1500  -1050 1500))
      (outline (path signal 50  -1050 -1500  8670 -1500))
      (outline (path signal 100  660 1250  660 -1250))
      (outline (path signal 100  6960 1250  660 1250))
      (outline (path signal 100  660 -1250  6960 -1250))
      (outline (path signal 100  6960 -1250  6960 1250))
      (outline (path signal 100  0 0  660 0))
      (outline (path signal 100  7620 0  6960 0))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
    )
    (image benjiaomodular:Resistor_L6.3mm_D2.5mm_P7.62mm_Horizontal::6
      (outline (path signal 120  540 -1040  540 -1370))
      (outline (path signal 120  7080 1370  7080 1040))
      (outline (path signal 120  540 -1370  7080 -1370))
      (outline (path signal 120  540 1040  540 1370))
      (outline (path signal 120  540 1370  7080 1370))
      (outline (path signal 120  7080 -1370  7080 -1040))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  8670 1500  -1050 1500))
      (outline (path signal 50  8670 -1500  8670 1500))
      (outline (path signal 50  -1050 -1500  8670 -1500))
      (outline (path signal 100  6960 -1250  6960 1250))
      (outline (path signal 100  660 1250  660 -1250))
      (outline (path signal 100  0 0  660 0))
      (outline (path signal 100  660 -1250  6960 -1250))
      (outline (path signal 100  6960 1250  660 1250))
      (outline (path signal 100  7620 0  6960 0))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
    )
    (image benjiaomodular:Resistor_L6.3mm_D2.5mm_P7.62mm_Horizontal::7
      (outline (path signal 120  540 -1370  7080 -1370))
      (outline (path signal 120  540 -1040  540 -1370))
      (outline (path signal 120  540 1040  540 1370))
      (outline (path signal 120  7080 -1370  7080 -1040))
      (outline (path signal 120  7080 1370  7080 1040))
      (outline (path signal 120  540 1370  7080 1370))
      (outline (path signal 50  8670 1500  -1050 1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  -1050 -1500  8670 -1500))
      (outline (path signal 50  8670 -1500  8670 1500))
      (outline (path signal 100  6960 1250  660 1250))
      (outline (path signal 100  7620 0  6960 0))
      (outline (path signal 100  660 -1250  6960 -1250))
      (outline (path signal 100  660 1250  660 -1250))
      (outline (path signal 100  6960 -1250  6960 1250))
      (outline (path signal 100  0 0  660 0))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x16_P2.54mm_Vertical
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  1330 -1270  1330 -39430))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -1270  -1330 -39430))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 -39430  1330 -39430))
      (outline (path signal 50  1800 -39900  1800 1800))
      (outline (path signal 50  -1800 1800  -1800 -39900))
      (outline (path signal 50  -1800 -39900  1800 -39900))
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 100  1270 -39370  -1270 -39370))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -1270 -39370  -1270 635))
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -39370))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 7 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 8 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 9 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 10 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 11 0 -25400)
      (pin Oval[A]Pad_1700x1700_um 12 0 -27940)
      (pin Oval[A]Pad_1700x1700_um 13 0 -30480)
      (pin Oval[A]Pad_1700x1700_um 14 0 -33020)
      (pin Oval[A]Pad_1700x1700_um 15 0 -35560)
      (pin Oval[A]Pad_1700x1700_um 16 0 -38100)
    )
    (image "Connector_IDC:IDC-Header_2x05_P2.54mm_Vertical"
      (outline (path signal 120  -4680 500  -4680 -500))
      (outline (path signal 120  -3680 0  -4680 500))
      (outline (path signal 120  5830 -15370  -3290 -15370))
      (outline (path signal 120  -3290 -15370  -3290 5210))
      (outline (path signal 120  -1980 -14070  -1980 -7130))
      (outline (path signal 120  -1980 3910  4520 3910))
      (outline (path signal 120  -4680 -500  -3680 0))
      (outline (path signal 120  -3290 5210  5830 5210))
      (outline (path signal 120  4520 3910  4520 -14070))
      (outline (path signal 120  -1980 -3030  -1980 3910))
      (outline (path signal 120  -1980 -7130  -3290 -7130))
      (outline (path signal 120  -1980 -7130  -1980 -7130))
      (outline (path signal 120  5830 5210  5830 -15370))
      (outline (path signal 120  4520 -14070  -1980 -14070))
      (outline (path signal 120  -3290 -3030  -1980 -3030))
      (outline (path signal 50  6220 -15760  6220 5600))
      (outline (path signal 50  -3680 -15760  6220 -15760))
      (outline (path signal 50  -3680 5600  -3680 -15760))
      (outline (path signal 50  6220 5600  -3680 5600))
      (outline (path signal 100  -1980 3910  4520 3910))
      (outline (path signal 100  5720 -15260  -3180 -15260))
      (outline (path signal 100  -1980 -14070  -1980 -7130))
      (outline (path signal 100  -3180 4100  -2180 5100))
      (outline (path signal 100  5720 5100  5720 -15260))
      (outline (path signal 100  -1980 -7130  -1980 -7130))
      (outline (path signal 100  -1980 -3030  -1980 3910))
      (outline (path signal 100  4520 3910  4520 -14070))
      (outline (path signal 100  -3180 -3030  -1980 -3030))
      (outline (path signal 100  -1980 -7130  -3180 -7130))
      (outline (path signal 100  -2180 5100  5720 5100))
      (outline (path signal 100  4520 -14070  -1980 -14070))
      (outline (path signal 100  -3180 -15260  -3180 4100))
      (pin RoundRect[A]Pad_1700x1700_250.951_um_0.000000_0 1 0 0)
      (pin Round[A]Pad_1700_um 2 2540 0)
      (pin Round[A]Pad_1700_um 3 0 -2540)
      (pin Round[A]Pad_1700_um 4 2540 -2540)
      (pin Round[A]Pad_1700_um 5 0 -5080)
      (pin Round[A]Pad_1700_um 6 2540 -5080)
      (pin Round[A]Pad_1700_um 7 0 -7620)
      (pin Round[A]Pad_1700_um 8 2540 -7620)
      (pin Round[A]Pad_1700_um 9 0 -10160)
      (pin Round[A]Pad_1700_um 10 2540 -10160)
    )
    (image benjiaomodular:Resistor_L6.3mm_D2.5mm_P7.62mm_Horizontal::8
      (outline (path signal 120  540 1040  540 1370))
      (outline (path signal 120  7080 -1370  7080 -1040))
      (outline (path signal 120  7080 1370  7080 1040))
      (outline (path signal 120  540 -1040  540 -1370))
      (outline (path signal 120  540 1370  7080 1370))
      (outline (path signal 120  540 -1370  7080 -1370))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  8670 -1500  8670 1500))
      (outline (path signal 50  -1050 -1500  8670 -1500))
      (outline (path signal 50  8670 1500  -1050 1500))
      (outline (path signal 100  6960 1250  660 1250))
      (outline (path signal 100  0 0  660 0))
      (outline (path signal 100  660 1250  660 -1250))
      (outline (path signal 100  6960 -1250  6960 1250))
      (outline (path signal 100  660 -1250  6960 -1250))
      (outline (path signal 100  7620 0  6960 0))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
    )
    (image benjiaomodular:Resistor_L6.3mm_D2.5mm_P7.62mm_Horizontal::9
      (outline (path signal 120  540 -1370  7080 -1370))
      (outline (path signal 120  7080 -1370  7080 -1040))
      (outline (path signal 120  540 1040  540 1370))
      (outline (path signal 120  7080 1370  7080 1040))
      (outline (path signal 120  540 -1040  540 -1370))
      (outline (path signal 120  540 1370  7080 1370))
      (outline (path signal 50  8670 1500  -1050 1500))
      (outline (path signal 50  8670 -1500  8670 1500))
      (outline (path signal 50  -1050 -1500  8670 -1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 100  6960 -1250  6960 1250))
      (outline (path signal 100  6960 1250  660 1250))
      (outline (path signal 100  7620 0  6960 0))
      (outline (path signal 100  0 0  660 0))
      (outline (path signal 100  660 1250  660 -1250))
      (outline (path signal 100  660 -1250  6960 -1250))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
    )
    (image benjiaomodular:Resistor_L6.3mm_D2.5mm_P7.62mm_Horizontal::10
      (outline (path signal 120  7080 1370  7080 1040))
      (outline (path signal 120  7080 -1370  7080 -1040))
      (outline (path signal 120  540 -1370  7080 -1370))
      (outline (path signal 120  540 -1040  540 -1370))
      (outline (path signal 120  540 1040  540 1370))
      (outline (path signal 120  540 1370  7080 1370))
      (outline (path signal 50  8670 1500  -1050 1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  -1050 -1500  8670 -1500))
      (outline (path signal 50  8670 -1500  8670 1500))
      (outline (path signal 100  6960 -1250  6960 1250))
      (outline (path signal 100  7620 0  6960 0))
      (outline (path signal 100  660 -1250  6960 -1250))
      (outline (path signal 100  0 0  660 0))
      (outline (path signal 100  660 1250  660 -1250))
      (outline (path signal 100  6960 1250  660 1250))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
    )
    (image benjiaomodular:Resistor_L6.3mm_D2.5mm_P7.62mm_Horizontal::11
      (outline (path signal 120  540 -1370  7080 -1370))
      (outline (path signal 120  540 1040  540 1370))
      (outline (path signal 120  540 -1040  540 -1370))
      (outline (path signal 120  7080 1370  7080 1040))
      (outline (path signal 120  540 1370  7080 1370))
      (outline (path signal 120  7080 -1370  7080 -1040))
      (outline (path signal 50  -1050 -1500  8670 -1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  8670 1500  -1050 1500))
      (outline (path signal 50  8670 -1500  8670 1500))
      (outline (path signal 100  7620 0  6960 0))
      (outline (path signal 100  6960 -1250  6960 1250))
      (outline (path signal 100  660 -1250  6960 -1250))
      (outline (path signal 100  660 1250  660 -1250))
      (outline (path signal 100  0 0  660 0))
      (outline (path signal 100  6960 1250  660 1250))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
    )
    (image Capacitor_THT:CP_Radial_D5.0mm_P2.50mm
      (outline (path signal 120  2411 2310  2411 1040))
      (outline (path signal 120  1730 -1040  1730 -2536))
      (outline (path signal 120  1330 2579  1330 -2579))
      (outline (path signal 120  3291 1605  3291 1040))
      (outline (path signal 120  3131 -1040  3131 -1785))
      (outline (path signal 120  2571 -1040  2571 -2224))
      (outline (path signal 120  3051 -1040  3051 -1864))
      (outline (path signal 120  1930 2491  1930 1040))
      (outline (path signal 120  2651 2175  2651 1040))
      (outline (path signal 120  2771 2095  2771 1040))
      (outline (path signal 120  2531 2247  2531 1040))
      (outline (path signal 120  3411 -1040  3411 -1443))
      (outline (path signal 120  2331 -1040  2331 -2348))
      (outline (path signal 120  1290 2580  1290 -2580))
      (outline (path signal 120  3611 1098  3611 -1098))
      (outline (path signal 120  2371 -1040  2371 -2329))
      (outline (path signal 120  3251 1653  3251 1040))
      (outline (path signal 120  1850 -1040  1850 -2511))
      (outline (path signal 120  3531 1251  3531 1040))
      (outline (path signal 120  3131 1785  3131 1040))
      (outline (path signal 120  2291 -1040  2291 -2365))
      (outline (path signal 120  1530 2565  1530 1040))
      (outline (path signal 120  1610 2556  1610 1040))
      (outline (path signal 120  1410 2576  1410 -2576))
      (outline (path signal 120  3571 1178  3571 -1178))
      (outline (path signal 120  1850 2511  1850 1040))
      (outline (path signal 120  2731 2122  2731 1040))
      (outline (path signal 120  2651 -1040  2651 -2175))
      (outline (path signal 120  2971 -1040  2971 -1937))
      (outline (path signal 120  2011 2468  2011 1040))
      (outline (path signal 120  1450 2573  1450 -2573))
      (outline (path signal 120  1730 2536  1730 1040))
      (outline (path signal 120  2331 2348  2331 1040))
      (outline (path signal 120  2091 -1040  2091 -2442))
      (outline (path signal 120  2811 -1040  2811 -2065))
      (outline (path signal 120  1650 -1040  1650 -2550))
      (outline (path signal 120  3691 915  3691 -915))
      (outline (path signal 120  2691 -1040  2691 -2149))
      (outline (path signal 120  2491 -1040  2491 -2268))
      (outline (path signal 120  2531 -1040  2531 -2247))
      (outline (path signal 120  2731 -1040  2731 -2122))
      (outline (path signal 120  1650 2550  1650 1040))
      (outline (path signal 120  3771 677  3771 -677))
      (outline (path signal 120  1370 2578  1370 -2578))
      (outline (path signal 120  2771 -1040  2771 -2095))
      (outline (path signal 120  3491 -1040  3491 -1319))
      (outline (path signal 120  1690 -1040  1690 -2543))
      (outline (path signal 120  3331 -1040  3331 -1554))
      (outline (path signal 120  2931 -1040  2931 -1971))
      (outline (path signal 120  2251 -1040  2251 -2382))
      (outline (path signal 120  3851 284  3851 -284))
      (outline (path signal 120  3211 -1040  3211 -1699))
      (outline (path signal 120  2611 2200  2611 1040))
      (outline (path signal 120  2011 -1040  2011 -2468))
      (outline (path signal 120  1570 -1040  1570 -2561))
      (outline (path signal 120  2051 2455  2051 1040))
      (outline (path signal 120  3051 1864  3051 1040))
      (outline (path signal 120  3371 -1040  3371 -1500))
      (outline (path signal 120  2451 -1040  2451 -2290))
      (outline (path signal 120  3171 -1040  3171 -1743))
      (outline (path signal 120  3811 518  3811 -518))
      (outline (path signal 120  2891 -1040  2891 -2004))
      (outline (path signal 120  2131 2428  2131 1040))
      (outline (path signal 120  1610 -1040  1610 -2556))
      (outline (path signal 120  3091 1826  3091 1040))
      (outline (path signal 120  2131 -1040  2131 -2428))
      (outline (path signal 120  3211 1699  3211 1040))
      (outline (path signal 120  3411 1443  3411 1040))
      (outline (path signal 120  1490 -1040  1490 -2569))
      (outline (path signal 120  3531 -1040  3531 -1251))
      (outline (path signal 120  1770 -1040  1770 -2528))
      (outline (path signal 120  -1554.78 1475  -1054.78 1475))
      (outline (path signal 120  3011 1901  3011 1040))
      (outline (path signal 120  3371 1500  3371 1040))
      (outline (path signal 120  3451 1383  3451 1040))
      (outline (path signal 120  1971 -1040  1971 -2480))
      (outline (path signal 120  2291 2365  2291 1040))
      (outline (path signal 120  1250 2580  1250 -2580))
      (outline (path signal 120  3291 -1040  3291 -1605))
      (outline (path signal 120  2171 2414  2171 1040))
      (outline (path signal 120  2931 1971  2931 1040))
      (outline (path signal 120  3651 1011  3651 -1011))
      (outline (path signal 120  1770 2528  1770 1040))
      (outline (path signal 120  1810 2520  1810 1040))
      (outline (path signal 120  1810 -1040  1810 -2520))
      (outline (path signal 120  2251 2382  2251 1040))
      (outline (path signal 120  1890 -1040  1890 -2501))
      (outline (path signal 120  2091 2442  2091 1040))
      (outline (path signal 120  2051 -1040  2051 -2455))
      (outline (path signal 120  2211 -1040  2211 -2398))
      (outline (path signal 120  3451 -1040  3451 -1383))
      (outline (path signal 120  2891 2004  2891 1040))
      (outline (path signal 120  3491 1319  3491 1040))
      (outline (path signal 120  2811 2065  2811 1040))
      (outline (path signal 120  1890 2501  1890 1040))
      (outline (path signal 120  2211 2398  2211 1040))
      (outline (path signal 120  1971 2480  1971 1040))
      (outline (path signal 120  2691 2149  2691 1040))
      (outline (path signal 120  3251 -1040  3251 -1653))
      (outline (path signal 120  2851 2035  2851 1040))
      (outline (path signal 120  1570 2561  1570 1040))
      (outline (path signal 120  2411 -1040  2411 -2310))
      (outline (path signal 120  2851 -1040  2851 -2035))
      (outline (path signal 120  3091 -1040  3091 -1826))
      (outline (path signal 120  2451 2290  2451 1040))
      (outline (path signal 120  2491 2268  2491 1040))
      (outline (path signal 120  2171 -1040  2171 -2414))
      (outline (path signal 120  3331 1554  3331 1040))
      (outline (path signal 120  3011 -1040  3011 -1901))
      (outline (path signal 120  -1304.78 1725  -1304.78 1225))
      (outline (path signal 120  1530 -1040  1530 -2565))
      (outline (path signal 120  2611 -1040  2611 -2200))
      (outline (path signal 120  2571 2224  2571 1040))
      (outline (path signal 120  2971 1937  2971 1040))
      (outline (path signal 120  1490 2569  1490 1040))
      (outline (path signal 120  1690 2543  1690 1040))
      (outline (path signal 120  1930 -1040  1930 -2491))
      (outline (path signal 120  3731 805  3731 -805))
      (outline (path signal 120  2371 2329  2371 1040))
      (outline (path signal 120  3171 1743  3171 1040))
      (outline (path signal 120  3870 0  3850.9 -315.806  3793.87 -627.007  3699.74 -929.065
            3569.89 -1217.58  3406.22 -1488.33  3211.1 -1737.38  2987.38 -1961.1
            2738.33 -2156.22  2467.57 -2319.89  2179.07 -2449.74  1877.01 -2543.87
            1565.81 -2600.9  1250 -2620  934.194 -2600.9  622.993 -2543.87
            320.935 -2449.74  32.425 -2319.89  -238.33 -2156.22  -487.381 -1961.1
            -711.098 -1737.38  -906.218 -1488.33  -1069.89 -1217.58  -1199.74 -929.065
            -1293.87 -627.007  -1350.9 -315.806  -1370 0  -1350.9 315.806
            -1293.87 627.007  -1199.74 929.065  -1069.89 1217.58  -906.218 1488.33
            -711.098 1737.38  -487.381 1961.1  -238.33 2156.22  32.425 2319.89
            320.935 2449.74  622.993 2543.87  934.194 2600.9  1250 2620
            1565.81 2600.9  1877.01 2543.87  2179.07 2449.74  2467.57 2319.89
            2738.33 2156.22  2987.38 1961.1  3211.1 1737.38  3406.22 1488.33
            3569.89 1217.58  3699.74 929.065  3793.87 627.007  3850.9 315.806
            3870 0))
      (outline (path signal 50  4000 0  3980.7 -325.251  3923.06 -645.937  3827.9 -957.554
            3696.56 -1255.73  3530.87 -1536.28  3333.16 -1795.26  3106.2 -2029.04
            2853.19 -2234.34  2577.68 -2408.27  2283.53 -2548.4  1974.87 -2652.75
            1656.03 -2719.86  1331.49 -2748.79  1005.81 -2739.14  683.559 -2691.03
            369.258 -2605.15  67.321 -2482.69  -218.014 -2325.39  -482.742 -2135.44
            -723.145 -1915.52  -935.85 -1668.7  -1117.87 -1398.46  -1266.65 -1108.59
            -1380.1 -803.156  -1456.63 -486.448  -1495.17 -162.912  -1495.17 162.912
            -1456.63 486.448  -1380.1 803.156  -1266.65 1108.59  -1117.87 1398.46
            -935.85 1668.7  -723.145 1915.52  -482.742 2135.44  -218.014 2325.39
            67.321 2482.69  369.258 2605.15  683.559 2691.03  1005.81 2739.14
            1331.49 2748.79  1656.03 2719.86  1974.87 2652.75  2283.53 2548.4
            2577.68 2408.27  2853.19 2234.34  3106.2 2029.04  3333.16 1795.26
            3530.87 1536.28  3696.56 1255.73  3827.9 957.554  3923.06 645.937
            3980.7 325.251  4000 0))
      (outline (path signal 100  -633.605 1337.5  -633.605 837.5))
      (outline (path signal 100  -883.605 1087.5  -383.605 1087.5))
      (outline (path signal 100  3750 0  3731.05 -307.221  3674.49 -609.784  3581.18 -903.104
            3452.53 -1182.73  3290.49 -1444.43  3097.52 -1684.24  2876.55 -1898.51
            2630.91 -2084.01  2364.35 -2237.91  2080.89 -2357.89  1784.83 -2442.12
            1480.67 -2489.34  1173.01 -2498.81  866.521 -2470.41  565.843 -2404.56
            275.535 -2302.26  0 -2165.06  -256.587 -1995.04  -490.335 -1794.78
            -697.701 -1567.31  -875.543 -1316.08  -1021.16 -1044.9  -1132.36 -757.882
            -1207.43 -459.374  -1245.26 -153.902  -1245.26 153.902  -1207.43 459.374
            -1132.36 757.882  -1021.16 1044.9  -875.543 1316.08  -697.701 1567.31
            -490.335 1794.78  -256.587 1995.04  0 2165.06  275.535 2302.26
            565.843 2404.56  866.521 2470.41  1173.01 2498.81  1480.67 2489.34
            1784.83 2442.12  2080.89 2357.89  2364.35 2237.91  2630.91 2084.01
            2876.55 1898.51  3097.52 1684.24  3290.49 1444.43  3452.53 1182.73
            3581.18 903.104  3674.49 609.784  3731.05 307.221  3750 0))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 2500 0)
    )
    (image Capacitor_THT:C_Disc_D6.0mm_W2.5mm_P5.00mm::1
      (outline (path signal 120  5620 -925  5620 -1370))
      (outline (path signal 120  -620 1370  -620 925))
      (outline (path signal 120  -620 -925  -620 -1370))
      (outline (path signal 120  -620 1370  5620 1370))
      (outline (path signal 120  -620 -1370  5620 -1370))
      (outline (path signal 120  5620 1370  5620 925))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  6050 -1500  6050 1500))
      (outline (path signal 50  6050 1500  -1050 1500))
      (outline (path signal 50  -1050 -1500  6050 -1500))
      (outline (path signal 100  5500 1250  -500 1250))
      (outline (path signal 100  -500 1250  -500 -1250))
      (outline (path signal 100  -500 -1250  5500 -1250))
      (outline (path signal 100  5500 -1250  5500 1250))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 5000 0)
    )
    (image benjiaomodular:Resistor_L6.3mm_D2.5mm_P7.62mm_Horizontal::12
      (outline (path signal 120  7080 1370  7080 1040))
      (outline (path signal 120  540 -1370  7080 -1370))
      (outline (path signal 120  7080 -1370  7080 -1040))
      (outline (path signal 120  540 -1040  540 -1370))
      (outline (path signal 120  540 1040  540 1370))
      (outline (path signal 120  540 1370  7080 1370))
      (outline (path signal 50  8670 -1500  8670 1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  8670 1500  -1050 1500))
      (outline (path signal 50  -1050 -1500  8670 -1500))
      (outline (path signal 100  6960 1250  660 1250))
      (outline (path signal 100  660 1250  660 -1250))
      (outline (path signal 100  0 0  660 0))
      (outline (path signal 100  6960 -1250  6960 1250))
      (outline (path signal 100  7620 0  6960 0))
      (outline (path signal 100  660 -1250  6960 -1250))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
    )
    (image benjiaomodular:Resistor_L6.3mm_D2.5mm_P7.62mm_Horizontal::13
      (outline (path signal 120  540 1370  7080 1370))
      (outline (path signal 120  540 -1370  7080 -1370))
      (outline (path signal 120  7080 -1370  7080 -1040))
      (outline (path signal 120  540 -1040  540 -1370))
      (outline (path signal 120  540 1040  540 1370))
      (outline (path signal 120  7080 1370  7080 1040))
      (outline (path signal 50  8670 1500  -1050 1500))
      (outline (path signal 50  8670 -1500  8670 1500))
      (outline (path signal 50  -1050 -1500  8670 -1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 100  7620 0  6960 0))
      (outline (path signal 100  660 -1250  6960 -1250))
      (outline (path signal 100  6960 -1250  6960 1250))
      (outline (path signal 100  0 0  660 0))
      (outline (path signal 100  660 1250  660 -1250))
      (outline (path signal 100  6960 1250  660 1250))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
    )
    (image benjiaomodular:Resistor_L6.3mm_D2.5mm_P7.62mm_Horizontal::14
      (outline (path signal 120  540 -1370  7080 -1370))
      (outline (path signal 120  7080 1370  7080 1040))
      (outline (path signal 120  7080 -1370  7080 -1040))
      (outline (path signal 120  540 -1040  540 -1370))
      (outline (path signal 120  540 1040  540 1370))
      (outline (path signal 120  540 1370  7080 1370))
      (outline (path signal 50  -1050 -1500  8670 -1500))
      (outline (path signal 50  8670 1500  -1050 1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  8670 -1500  8670 1500))
      (outline (path signal 100  660 1250  660 -1250))
      (outline (path signal 100  6960 1250  660 1250))
      (outline (path signal 100  660 -1250  6960 -1250))
      (outline (path signal 100  6960 -1250  6960 1250))
      (outline (path signal 100  0 0  660 0))
      (outline (path signal 100  7620 0  6960 0))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
    )
    (image benjiaomodular:Resistor_L6.3mm_D2.5mm_P7.62mm_Horizontal::15
      (outline (path signal 120  540 -1370  7080 -1370))
      (outline (path signal 120  540 1040  540 1370))
      (outline (path signal 120  540 -1040  540 -1370))
      (outline (path signal 120  7080 -1370  7080 -1040))
      (outline (path signal 120  7080 1370  7080 1040))
      (outline (path signal 120  540 1370  7080 1370))
      (outline (path signal 50  -1050 -1500  8670 -1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  8670 -1500  8670 1500))
      (outline (path signal 50  8670 1500  -1050 1500))
      (outline (path signal 100  660 1250  660 -1250))
      (outline (path signal 100  660 -1250  6960 -1250))
      (outline (path signal 100  7620 0  6960 0))
      (outline (path signal 100  6960 1250  660 1250))
      (outline (path signal 100  0 0  660 0))
      (outline (path signal 100  6960 -1250  6960 1250))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
    )
    (image benjiaomodular:Resistor_L6.3mm_D2.5mm_P7.62mm_Horizontal::16
      (outline (path signal 120  540 -1040  540 -1370))
      (outline (path signal 120  540 1370  7080 1370))
      (outline (path signal 120  7080 -1370  7080 -1040))
      (outline (path signal 120  7080 1370  7080 1040))
      (outline (path signal 120  540 1040  540 1370))
      (outline (path signal 120  540 -1370  7080 -1370))
      (outline (path signal 50  8670 1500  -1050 1500))
      (outline (path signal 50  -1050 -1500  8670 -1500))
      (outline (path signal 50  8670 -1500  8670 1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 100  660 1250  660 -1250))
      (outline (path signal 100  6960 1250  660 1250))
      (outline (path signal 100  7620 0  6960 0))
      (outline (path signal 100  660 -1250  6960 -1250))
      (outline (path signal 100  6960 -1250  6960 1250))
      (outline (path signal 100  0 0  660 0))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
    )
    (image benjiaomodular:Resistor_L6.3mm_D2.5mm_P7.62mm_Horizontal::17
      (outline (path signal 120  540 -1370  7080 -1370))
      (outline (path signal 120  7080 -1370  7080 -1040))
      (outline (path signal 120  7080 1370  7080 1040))
      (outline (path signal 120  540 -1040  540 -1370))
      (outline (path signal 120  540 1370  7080 1370))
      (outline (path signal 120  540 1040  540 1370))
      (outline (path signal 50  -1050 -1500  8670 -1500))
      (outline (path signal 50  8670 -1500  8670 1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  8670 1500  -1050 1500))
      (outline (path signal 100  660 -1250  6960 -1250))
      (outline (path signal 100  6960 1250  660 1250))
      (outline (path signal 100  660 1250  660 -1250))
      (outline (path signal 100  7620 0  6960 0))
      (outline (path signal 100  6960 -1250  6960 1250))
      (outline (path signal 100  0 0  660 0))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
    )
    (image benjiaomodular:Resistor_L6.3mm_D2.5mm_P7.62mm_Horizontal::18
      (outline (path signal 120  540 -1370  7080 -1370))
      (outline (path signal 120  7080 1370  7080 1040))
      (outline (path signal 120  7080 -1370  7080 -1040))
      (outline (path signal 120  540 -1040  540 -1370))
      (outline (path signal 120  540 1040  540 1370))
      (outline (path signal 120  540 1370  7080 1370))
      (outline (path signal 50  -1050 -1500  8670 -1500))
      (outline (path signal 50  8670 1500  -1050 1500))
      (outline (path signal 50  8670 -1500  8670 1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 100  6960 -1250  6960 1250))
      (outline (path signal 100  6960 1250  660 1250))
      (outline (path signal 100  0 0  660 0))
      (outline (path signal 100  7620 0  6960 0))
      (outline (path signal 100  660 -1250  6960 -1250))
      (outline (path signal 100  660 1250  660 -1250))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
    )
    (image benjiaomodular:Resistor_L6.3mm_D2.5mm_P7.62mm_Horizontal::19
      (outline (path signal 120  7080 1370  7080 1040))
      (outline (path signal 120  540 1040  540 1370))
      (outline (path signal 120  540 1370  7080 1370))
      (outline (path signal 120  540 -1370  7080 -1370))
      (outline (path signal 120  540 -1040  540 -1370))
      (outline (path signal 120  7080 -1370  7080 -1040))
      (outline (path signal 50  8670 1500  -1050 1500))
      (outline (path signal 50  -1050 -1500  8670 -1500))
      (outline (path signal 50  8670 -1500  8670 1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 100  6960 1250  660 1250))
      (outline (path signal 100  0 0  660 0))
      (outline (path signal 100  660 -1250  6960 -1250))
      (outline (path signal 100  660 1250  660 -1250))
      (outline (path signal 100  6960 -1250  6960 1250))
      (outline (path signal 100  7620 0  6960 0))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
    )
    (image Capacitor_THT:C_Disc_D6.0mm_W2.5mm_P5.00mm::2
      (outline (path signal 120  -620 1370  -620 925))
      (outline (path signal 120  -620 -1370  5620 -1370))
      (outline (path signal 120  5620 -925  5620 -1370))
      (outline (path signal 120  -620 -925  -620 -1370))
      (outline (path signal 120  5620 1370  5620 925))
      (outline (path signal 120  -620 1370  5620 1370))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  6050 -1500  6050 1500))
      (outline (path signal 50  -1050 -1500  6050 -1500))
      (outline (path signal 50  6050 1500  -1050 1500))
      (outline (path signal 100  5500 -1250  5500 1250))
      (outline (path signal 100  -500 1250  -500 -1250))
      (outline (path signal 100  -500 -1250  5500 -1250))
      (outline (path signal 100  5500 1250  -500 1250))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 5000 0)
    )
    (image benjiaomodular:Resistor_L6.3mm_D2.5mm_P7.62mm_Horizontal::20
      (outline (path signal 120  540 -1040  540 -1370))
      (outline (path signal 120  7080 1370  7080 1040))
      (outline (path signal 120  540 -1370  7080 -1370))
      (outline (path signal 120  540 1370  7080 1370))
      (outline (path signal 120  7080 -1370  7080 -1040))
      (outline (path signal 120  540 1040  540 1370))
      (outline (path signal 50  8670 1500  -1050 1500))
      (outline (path signal 50  -1050 -1500  8670 -1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  8670 -1500  8670 1500))
      (outline (path signal 100  7620 0  6960 0))
      (outline (path signal 100  6960 -1250  6960 1250))
      (outline (path signal 100  660 -1250  6960 -1250))
      (outline (path signal 100  6960 1250  660 1250))
      (outline (path signal 100  0 0  660 0))
      (outline (path signal 100  660 1250  660 -1250))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
    )
    (image benjiaomodular:Resistor_L6.3mm_D2.5mm_P7.62mm_Horizontal::21
      (outline (path signal 120  540 -1040  540 -1370))
      (outline (path signal 120  7080 -1370  7080 -1040))
      (outline (path signal 120  540 1370  7080 1370))
      (outline (path signal 120  540 -1370  7080 -1370))
      (outline (path signal 120  7080 1370  7080 1040))
      (outline (path signal 120  540 1040  540 1370))
      (outline (path signal 50  8670 -1500  8670 1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  -1050 -1500  8670 -1500))
      (outline (path signal 50  8670 1500  -1050 1500))
      (outline (path signal 100  660 -1250  6960 -1250))
      (outline (path signal 100  6960 1250  660 1250))
      (outline (path signal 100  0 0  660 0))
      (outline (path signal 100  6960 -1250  6960 1250))
      (outline (path signal 100  7620 0  6960 0))
      (outline (path signal 100  660 1250  660 -1250))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
    )
    (image benjiaomodular:Resistor_L6.3mm_D2.5mm_P7.62mm_Horizontal::22
      (outline (path signal 120  540 1040  540 1370))
      (outline (path signal 120  7080 1370  7080 1040))
      (outline (path signal 120  540 1370  7080 1370))
      (outline (path signal 120  540 -1370  7080 -1370))
      (outline (path signal 120  540 -1040  540 -1370))
      (outline (path signal 120  7080 -1370  7080 -1040))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  8670 1500  -1050 1500))
      (outline (path signal 50  8670 -1500  8670 1500))
      (outline (path signal 50  -1050 -1500  8670 -1500))
      (outline (path signal 100  660 1250  660 -1250))
      (outline (path signal 100  6960 1250  660 1250))
      (outline (path signal 100  7620 0  6960 0))
      (outline (path signal 100  0 0  660 0))
      (outline (path signal 100  6960 -1250  6960 1250))
      (outline (path signal 100  660 -1250  6960 -1250))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
    )
    (image benjiaomodular:Resistor_L6.3mm_D2.5mm_P7.62mm_Horizontal::23
      (outline (path signal 120  540 -1370  7080 -1370))
      (outline (path signal 120  540 1370  7080 1370))
      (outline (path signal 120  7080 -1370  7080 -1040))
      (outline (path signal 120  7080 1370  7080 1040))
      (outline (path signal 120  540 1040  540 1370))
      (outline (path signal 120  540 -1040  540 -1370))
      (outline (path signal 50  8670 -1500  8670 1500))
      (outline (path signal 50  -1050 -1500  8670 -1500))
      (outline (path signal 50  8670 1500  -1050 1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 100  660 -1250  6960 -1250))
      (outline (path signal 100  6960 1250  660 1250))
      (outline (path signal 100  6960 -1250  6960 1250))
      (outline (path signal 100  7620 0  6960 0))
      (outline (path signal 100  660 1250  660 -1250))
      (outline (path signal 100  0 0  660 0))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
    )
    (image benjiaomodular:Resistor_L6.3mm_D2.5mm_P7.62mm_Horizontal::24
      (outline (path signal 120  540 1370  7080 1370))
      (outline (path signal 120  540 -1040  540 -1370))
      (outline (path signal 120  540 -1370  7080 -1370))
      (outline (path signal 120  7080 -1370  7080 -1040))
      (outline (path signal 120  7080 1370  7080 1040))
      (outline (path signal 120  540 1040  540 1370))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  8670 1500  -1050 1500))
      (outline (path signal 50  8670 -1500  8670 1500))
      (outline (path signal 50  -1050 -1500  8670 -1500))
      (outline (path signal 100  660 -1250  6960 -1250))
      (outline (path signal 100  6960 1250  660 1250))
      (outline (path signal 100  660 1250  660 -1250))
      (outline (path signal 100  7620 0  6960 0))
      (outline (path signal 100  0 0  660 0))
      (outline (path signal 100  6960 -1250  6960 1250))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
    )
    (image Capacitor_THT:CP_Radial_D5.0mm_P2.50mm::1
      (outline (path signal 120  1330 2579  1330 -2579))
      (outline (path signal 120  2491 -1040  2491 -2268))
      (outline (path signal 120  3371 1500  3371 1040))
      (outline (path signal 120  3171 -1040  3171 -1743))
      (outline (path signal 120  2091 2442  2091 1040))
      (outline (path signal 120  2131 -1040  2131 -2428))
      (outline (path signal 120  2291 -1040  2291 -2365))
      (outline (path signal 120  2971 1937  2971 1040))
      (outline (path signal 120  1570 -1040  1570 -2561))
      (outline (path signal 120  3491 1319  3491 1040))
      (outline (path signal 120  3331 1554  3331 1040))
      (outline (path signal 120  3291 -1040  3291 -1605))
      (outline (path signal 120  1930 2491  1930 1040))
      (outline (path signal 120  2091 -1040  2091 -2442))
      (outline (path signal 120  3811 518  3811 -518))
      (outline (path signal 120  2891 -1040  2891 -2004))
      (outline (path signal 120  2131 2428  2131 1040))
      (outline (path signal 120  3251 1653  3251 1040))
      (outline (path signal 120  2931 1971  2931 1040))
      (outline (path signal 120  2771 2095  2771 1040))
      (outline (path signal 120  1610 -1040  1610 -2556))
      (outline (path signal 120  3171 1743  3171 1040))
      (outline (path signal 120  2731 2122  2731 1040))
      (outline (path signal 120  2531 -1040  2531 -2247))
      (outline (path signal 120  1250 2580  1250 -2580))
      (outline (path signal 120  2571 2224  2571 1040))
      (outline (path signal 120  3531 1251  3531 1040))
      (outline (path signal 120  2051 -1040  2051 -2455))
      (outline (path signal 120  1290 2580  1290 -2580))
      (outline (path signal 120  3011 1901  3011 1040))
      (outline (path signal 120  2611 -1040  2611 -2200))
      (outline (path signal 120  3211 -1040  3211 -1699))
      (outline (path signal 120  -1304.78 1725  -1304.78 1225))
      (outline (path signal 120  1810 -1040  1810 -2520))
      (outline (path signal 120  3371 -1040  3371 -1500))
      (outline (path signal 120  1890 -1040  1890 -2501))
      (outline (path signal 120  1850 2511  1850 1040))
      (outline (path signal 120  1370 2578  1370 -2578))
      (outline (path signal 120  2011 -1040  2011 -2468))
      (outline (path signal 120  2211 -1040  2211 -2398))
      (outline (path signal 120  2851 2035  2851 1040))
      (outline (path signal 120  3571 1178  3571 -1178))
      (outline (path signal 120  2451 2290  2451 1040))
      (outline (path signal 120  2371 -1040  2371 -2329))
      (outline (path signal 120  3651 1011  3651 -1011))
      (outline (path signal 120  3211 1699  3211 1040))
      (outline (path signal 120  1930 -1040  1930 -2491))
      (outline (path signal 120  1690 -1040  1690 -2543))
      (outline (path signal 120  3451 1383  3451 1040))
      (outline (path signal 120  3131 -1040  3131 -1785))
      (outline (path signal 120  2491 2268  2491 1040))
      (outline (path signal 120  2171 -1040  2171 -2414))
      (outline (path signal 120  1610 2556  1610 1040))
      (outline (path signal 120  2851 -1040  2851 -2035))
      (outline (path signal 120  3411 -1040  3411 -1443))
      (outline (path signal 120  2171 2414  2171 1040))
      (outline (path signal 120  2451 -1040  2451 -2290))
      (outline (path signal 120  2251 -1040  2251 -2382))
      (outline (path signal 120  1770 -1040  1770 -2528))
      (outline (path signal 120  3411 1443  3411 1040))
      (outline (path signal 120  2331 -1040  2331 -2348))
      (outline (path signal 120  2731 -1040  2731 -2122))
      (outline (path signal 120  3731 805  3731 -805))
      (outline (path signal 120  3091 1826  3091 1040))
      (outline (path signal 120  1490 2569  1490 1040))
      (outline (path signal 120  2771 -1040  2771 -2095))
      (outline (path signal 120  2411 -1040  2411 -2310))
      (outline (path signal 120  2651 2175  2651 1040))
      (outline (path signal 120  3771 677  3771 -677))
      (outline (path signal 120  3131 1785  3131 1040))
      (outline (path signal 120  1530 -1040  1530 -2565))
      (outline (path signal 120  2811 2065  2811 1040))
      (outline (path signal 120  2371 2329  2371 1040))
      (outline (path signal 120  2571 -1040  2571 -2224))
      (outline (path signal 120  1650 2550  1650 1040))
      (outline (path signal 120  3251 -1040  3251 -1653))
      (outline (path signal 120  1730 -1040  1730 -2536))
      (outline (path signal 120  2211 2398  2211 1040))
      (outline (path signal 120  2811 -1040  2811 -2065))
      (outline (path signal 120  3691 915  3691 -915))
      (outline (path signal 120  2691 2149  2691 1040))
      (outline (path signal 120  1570 2561  1570 1040))
      (outline (path signal 120  3611 1098  3611 -1098))
      (outline (path signal 120  3491 -1040  3491 -1319))
      (outline (path signal 120  2651 -1040  2651 -2175))
      (outline (path signal 120  2411 2310  2411 1040))
      (outline (path signal 120  3011 -1040  3011 -1901))
      (outline (path signal 120  2531 2247  2531 1040))
      (outline (path signal 120  -1554.78 1475  -1054.78 1475))
      (outline (path signal 120  3091 -1040  3091 -1826))
      (outline (path signal 120  1810 2520  1810 1040))
      (outline (path signal 120  3331 -1040  3331 -1554))
      (outline (path signal 120  2931 -1040  2931 -1971))
      (outline (path signal 120  3851 284  3851 -284))
      (outline (path signal 120  3451 -1040  3451 -1383))
      (outline (path signal 120  1450 2573  1450 -2573))
      (outline (path signal 120  2691 -1040  2691 -2149))
      (outline (path signal 120  1490 -1040  1490 -2569))
      (outline (path signal 120  1530 2565  1530 1040))
      (outline (path signal 120  2051 2455  2051 1040))
      (outline (path signal 120  1770 2528  1770 1040))
      (outline (path signal 120  1650 -1040  1650 -2550))
      (outline (path signal 120  3291 1605  3291 1040))
      (outline (path signal 120  1971 2480  1971 1040))
      (outline (path signal 120  3051 1864  3051 1040))
      (outline (path signal 120  1410 2576  1410 -2576))
      (outline (path signal 120  1730 2536  1730 1040))
      (outline (path signal 120  1850 -1040  1850 -2511))
      (outline (path signal 120  2251 2382  2251 1040))
      (outline (path signal 120  2291 2365  2291 1040))
      (outline (path signal 120  3051 -1040  3051 -1864))
      (outline (path signal 120  1890 2501  1890 1040))
      (outline (path signal 120  2891 2004  2891 1040))
      (outline (path signal 120  3531 -1040  3531 -1251))
      (outline (path signal 120  2971 -1040  2971 -1937))
      (outline (path signal 120  1690 2543  1690 1040))
      (outline (path signal 120  2331 2348  2331 1040))
      (outline (path signal 120  2011 2468  2011 1040))
      (outline (path signal 120  1971 -1040  1971 -2480))
      (outline (path signal 120  2611 2200  2611 1040))
      (outline (path signal 120  3870 0  3850.9 -315.806  3793.87 -627.007  3699.74 -929.065
            3569.89 -1217.58  3406.22 -1488.33  3211.1 -1737.38  2987.38 -1961.1
            2738.33 -2156.22  2467.57 -2319.89  2179.07 -2449.74  1877.01 -2543.87
            1565.81 -2600.9  1250 -2620  934.194 -2600.9  622.993 -2543.87
            320.935 -2449.74  32.425 -2319.89  -238.33 -2156.22  -487.381 -1961.1
            -711.098 -1737.38  -906.218 -1488.33  -1069.89 -1217.58  -1199.74 -929.065
            -1293.87 -627.007  -1350.9 -315.806  -1370 0  -1350.9 315.806
            -1293.87 627.007  -1199.74 929.065  -1069.89 1217.58  -906.218 1488.33
            -711.098 1737.38  -487.381 1961.1  -238.33 2156.22  32.425 2319.89
            320.935 2449.74  622.993 2543.87  934.194 2600.9  1250 2620
            1565.81 2600.9  1877.01 2543.87  2179.07 2449.74  2467.57 2319.89
            2738.33 2156.22  2987.38 1961.1  3211.1 1737.38  3406.22 1488.33
            3569.89 1217.58  3699.74 929.065  3793.87 627.007  3850.9 315.806
            3870 0))
      (outline (path signal 50  4000 0  3980.7 -325.251  3923.06 -645.937  3827.9 -957.554
            3696.56 -1255.73  3530.87 -1536.28  3333.16 -1795.26  3106.2 -2029.04
            2853.19 -2234.34  2577.68 -2408.27  2283.53 -2548.4  1974.87 -2652.75
            1656.03 -2719.86  1331.49 -2748.79  1005.81 -2739.14  683.559 -2691.03
            369.258 -2605.15  67.321 -2482.69  -218.014 -2325.39  -482.742 -2135.44
            -723.145 -1915.52  -935.85 -1668.7  -1117.87 -1398.46  -1266.65 -1108.59
            -1380.1 -803.156  -1456.63 -486.448  -1495.17 -162.912  -1495.17 162.912
            -1456.63 486.448  -1380.1 803.156  -1266.65 1108.59  -1117.87 1398.46
            -935.85 1668.7  -723.145 1915.52  -482.742 2135.44  -218.014 2325.39
            67.321 2482.69  369.258 2605.15  683.559 2691.03  1005.81 2739.14
            1331.49 2748.79  1656.03 2719.86  1974.87 2652.75  2283.53 2548.4
            2577.68 2408.27  2853.19 2234.34  3106.2 2029.04  3333.16 1795.26
            3530.87 1536.28  3696.56 1255.73  3827.9 957.554  3923.06 645.937
            3980.7 325.251  4000 0))
      (outline (path signal 100  -633.605 1337.5  -633.605 837.5))
      (outline (path signal 100  -883.605 1087.5  -383.605 1087.5))
      (outline (path signal 100  3750 0  3731.05 -307.221  3674.49 -609.784  3581.18 -903.104
            3452.53 -1182.73  3290.49 -1444.43  3097.52 -1684.24  2876.55 -1898.51
            2630.91 -2084.01  2364.35 -2237.91  2080.89 -2357.89  1784.83 -2442.12
            1480.67 -2489.34  1173.01 -2498.81  866.521 -2470.41  565.843 -2404.56
            275.535 -2302.26  0 -2165.06  -256.587 -1995.04  -490.335 -1794.78
            -697.701 -1567.31  -875.543 -1316.08  -1021.16 -1044.9  -1132.36 -757.882
            -1207.43 -459.374  -1245.26 -153.902  -1245.26 153.902  -1207.43 459.374
            -1132.36 757.882  -1021.16 1044.9  -875.543 1316.08  -697.701 1567.31
            -490.335 1794.78  -256.587 1995.04  0 2165.06  275.535 2302.26
            565.843 2404.56  866.521 2470.41  1173.01 2498.81  1480.67 2489.34
            1784.83 2442.12  2080.89 2357.89  2364.35 2237.91  2630.91 2084.01
            2876.55 1898.51  3097.52 1684.24  3290.49 1444.43  3452.53 1182.73
            3581.18 903.104  3674.49 609.784  3731.05 307.221  3750 0))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 2500 0)
    )
    (image benjiaomodular:Resistor_L6.3mm_D2.5mm_P7.62mm_Horizontal::25
      (outline (path signal 120  540 -1370  7080 -1370))
      (outline (path signal 120  540 1370  7080 1370))
      (outline (path signal 120  540 1040  540 1370))
      (outline (path signal 120  540 -1040  540 -1370))
      (outline (path signal 120  7080 -1370  7080 -1040))
      (outline (path signal 120  7080 1370  7080 1040))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  8670 -1500  8670 1500))
      (outline (path signal 50  8670 1500  -1050 1500))
      (outline (path signal 50  -1050 -1500  8670 -1500))
      (outline (path signal 100  660 1250  660 -1250))
      (outline (path signal 100  6960 1250  660 1250))
      (outline (path signal 100  660 -1250  6960 -1250))
      (outline (path signal 100  7620 0  6960 0))
      (outline (path signal 100  6960 -1250  6960 1250))
      (outline (path signal 100  0 0  660 0))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
    )
    (image benjiaomodular:Resistor_L6.3mm_D2.5mm_P7.62mm_Horizontal::26
      (outline (path signal 120  540 -1370  7080 -1370))
      (outline (path signal 120  540 -1040  540 -1370))
      (outline (path signal 120  7080 1370  7080 1040))
      (outline (path signal 120  540 1040  540 1370))
      (outline (path signal 120  540 1370  7080 1370))
      (outline (path signal 120  7080 -1370  7080 -1040))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  8670 -1500  8670 1500))
      (outline (path signal 50  -1050 -1500  8670 -1500))
      (outline (path signal 50  8670 1500  -1050 1500))
      (outline (path signal 100  660 -1250  6960 -1250))
      (outline (path signal 100  7620 0  6960 0))
      (outline (path signal 100  6960 1250  660 1250))
      (outline (path signal 100  0 0  660 0))
      (outline (path signal 100  660 1250  660 -1250))
      (outline (path signal 100  6960 -1250  6960 1250))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
    )
    (image Capacitor_THT:C_Disc_D6.0mm_W2.5mm_P5.00mm::3
      (outline (path signal 120  5620 -925  5620 -1370))
      (outline (path signal 120  -620 -925  -620 -1370))
      (outline (path signal 120  -620 1370  5620 1370))
      (outline (path signal 120  5620 1370  5620 925))
      (outline (path signal 120  -620 -1370  5620 -1370))
      (outline (path signal 120  -620 1370  -620 925))
      (outline (path signal 50  6050 -1500  6050 1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  6050 1500  -1050 1500))
      (outline (path signal 50  -1050 -1500  6050 -1500))
      (outline (path signal 100  5500 1250  -500 1250))
      (outline (path signal 100  -500 1250  -500 -1250))
      (outline (path signal 100  5500 -1250  5500 1250))
      (outline (path signal 100  -500 -1250  5500 -1250))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 5000 0)
    )
    (image benjiaomodular:Resistor_L6.3mm_D2.5mm_P7.62mm_Horizontal::27
      (outline (path signal 120  540 -1370  7080 -1370))
      (outline (path signal 120  540 1040  540 1370))
      (outline (path signal 120  540 1370  7080 1370))
      (outline (path signal 120  7080 1370  7080 1040))
      (outline (path signal 120  7080 -1370  7080 -1040))
      (outline (path signal 120  540 -1040  540 -1370))
      (outline (path signal 50  8670 -1500  8670 1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  -1050 -1500  8670 -1500))
      (outline (path signal 50  8670 1500  -1050 1500))
      (outline (path signal 100  7620 0  6960 0))
      (outline (path signal 100  660 -1250  6960 -1250))
      (outline (path signal 100  6960 -1250  6960 1250))
      (outline (path signal 100  0 0  660 0))
      (outline (path signal 100  6960 1250  660 1250))
      (outline (path signal 100  660 1250  660 -1250))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
    )
    (image benjiaomodular:Resistor_L6.3mm_D2.5mm_P7.62mm_Horizontal::28
      (outline (path signal 120  7080 -1370  7080 -1040))
      (outline (path signal 120  540 1040  540 1370))
      (outline (path signal 120  7080 1370  7080 1040))
      (outline (path signal 120  540 -1370  7080 -1370))
      (outline (path signal 120  540 -1040  540 -1370))
      (outline (path signal 120  540 1370  7080 1370))
      (outline (path signal 50  8670 -1500  8670 1500))
      (outline (path signal 50  -1050 -1500  8670 -1500))
      (outline (path signal 50  8670 1500  -1050 1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 100  6960 -1250  6960 1250))
      (outline (path signal 100  0 0  660 0))
      (outline (path signal 100  7620 0  6960 0))
      (outline (path signal 100  6960 1250  660 1250))
      (outline (path signal 100  660 1250  660 -1250))
      (outline (path signal 100  660 -1250  6960 -1250))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
    )
    (image benjiaomodular:Resistor_L6.3mm_D2.5mm_P7.62mm_Horizontal::29
      (outline (path signal 120  540 1370  7080 1370))
      (outline (path signal 120  7080 -1370  7080 -1040))
      (outline (path signal 120  540 1040  540 1370))
      (outline (path signal 120  540 -1370  7080 -1370))
      (outline (path signal 120  7080 1370  7080 1040))
      (outline (path signal 120  540 -1040  540 -1370))
      (outline (path signal 50  8670 -1500  8670 1500))
      (outline (path signal 50  -1050 -1500  8670 -1500))
      (outline (path signal 50  8670 1500  -1050 1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 100  660 -1250  6960 -1250))
      (outline (path signal 100  6960 1250  660 1250))
      (outline (path signal 100  0 0  660 0))
      (outline (path signal 100  660 1250  660 -1250))
      (outline (path signal 100  6960 -1250  6960 1250))
      (outline (path signal 100  7620 0  6960 0))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
    )
    (image Capacitor_THT:C_Disc_D6.0mm_W2.5mm_P5.00mm::4
      (outline (path signal 120  -620 -1370  5620 -1370))
      (outline (path signal 120  -620 1370  -620 925))
      (outline (path signal 120  5620 1370  5620 925))
      (outline (path signal 120  -620 -925  -620 -1370))
      (outline (path signal 120  5620 -925  5620 -1370))
      (outline (path signal 120  -620 1370  5620 1370))
      (outline (path signal 50  6050 -1500  6050 1500))
      (outline (path signal 50  6050 1500  -1050 1500))
      (outline (path signal 50  -1050 -1500  6050 -1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 100  5500 1250  -500 1250))
      (outline (path signal 100  -500 1250  -500 -1250))
      (outline (path signal 100  5500 -1250  5500 1250))
      (outline (path signal 100  -500 -1250  5500 -1250))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 5000 0)
    )
    (image "Package_DIP:DIP-14_W7.62mm_Socket::2"
      (outline (path signal 120  8950 -16630  8950 1390))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 -16570  6460 -16570))
      (outline (path signal 120  1160 1330  1160 -16570))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -16570  6460 1330))
      (outline (path signal 120  -1330 1390  -1330 -16630))
      (outline (path signal 120  -1330 -16630  8950 -16630))
      (outline (path signal 0  4852.43 1372.43  4870 1330  4851.95 1135.23  4798.42 947.084
            4711.23 771.982  4593.35 615.883  4448.79 484.102  4282.48 381.127
            4100.08 310.465  3907.8 274.522  3712.2 274.522  3519.92 310.465
            3337.52 381.127  3171.21 484.102  3026.65 615.883  2908.77 771.982
            2821.58 947.084  2768.05 1135.23  2750 1330  2767.57 1372.43
            2810 1390  2852.43 1372.43  2870 1330  2888.06 1146.62  2941.55 970.278
            3028.42 807.764  3145.32 665.32  3287.76 548.419  3450.28 461.553
            3626.61 408.062  3810 390  3993.39 408.062  4169.72 461.553
            4332.24 548.419  4474.68 665.32  4591.58 807.764  4678.45 970.278
            4731.94 1146.62  4750 1330  4767.57 1372.43  4810 1390))
      (outline (path signal 50  -1550 -16850  9150 -16850))
      (outline (path signal 50  9150 -16850  9150 1600))
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  -1550 1600  -1550 -16850))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  -1270 -16570  8890 -16570))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  -1270 1330  -1270 -16570))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  8890 -16570  8890 1330))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 14 7620 0)
    )
    (image benjiaomodular:Resistor_L6.3mm_D2.5mm_P7.62mm_Horizontal::30
      (outline (path signal 120  540 1040  540 1370))
      (outline (path signal 120  7080 1370  7080 1040))
      (outline (path signal 120  540 1370  7080 1370))
      (outline (path signal 120  540 -1040  540 -1370))
      (outline (path signal 120  7080 -1370  7080 -1040))
      (outline (path signal 120  540 -1370  7080 -1370))
      (outline (path signal 50  -1050 -1500  8670 -1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  8670 1500  -1050 1500))
      (outline (path signal 50  8670 -1500  8670 1500))
      (outline (path signal 100  660 -1250  6960 -1250))
      (outline (path signal 100  660 1250  660 -1250))
      (outline (path signal 100  7620 0  6960 0))
      (outline (path signal 100  0 0  660 0))
      (outline (path signal 100  6960 1250  660 1250))
      (outline (path signal 100  6960 -1250  6960 1250))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
    )
    (image "Package_DIP:DIP-16_W7.62mm_Socket"
      (outline (path signal 120  8950 -19170  8950 1390))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  -1330 1390  -1330 -19170))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  6460 -19110  6460 1330))
      (outline (path signal 120  1160 1330  1160 -19110))
      (outline (path signal 120  1160 -19110  6460 -19110))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  -1330 -19170  8950 -19170))
      (outline (path signal 0  4852.43 1372.43  4870 1330  4851.95 1135.23  4798.42 947.084
            4711.23 771.982  4593.35 615.883  4448.79 484.102  4282.48 381.127
            4100.08 310.465  3907.8 274.522  3712.2 274.522  3519.92 310.465
            3337.52 381.127  3171.21 484.102  3026.65 615.883  2908.77 771.982
            2821.58 947.084  2768.05 1135.23  2750 1330  2767.57 1372.43
            2810 1390  2852.43 1372.43  2870 1330  2888.06 1146.62  2941.55 970.278
            3028.42 807.764  3145.32 665.32  3287.76 548.419  3450.28 461.553
            3626.61 408.062  3810 390  3993.39 408.062  4169.72 461.553
            4332.24 548.419  4474.68 665.32  4591.58 807.764  4678.45 970.278
            4731.94 1146.62  4750 1330  4767.57 1372.43  4810 1390))
      (outline (path signal 50  -1550 -19400  9150 -19400))
      (outline (path signal 50  9150 -19400  9150 1600))
      (outline (path signal 50  -1550 1600  -1550 -19400))
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 100  -1270 -19110  8890 -19110))
      (outline (path signal 100  6985 -19050  635 -19050))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  8890 -19110  8890 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  -1270 1330  -1270 -19110))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  6985 1270  6985 -19050))
      (outline (path signal 100  635 -19050  635 270))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 16 7620 0)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_1700_um
      (shape (circle F.Cu 1700))
      (shape (circle B.Cu 1700))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack RoundRect[A]Pad_1700x1700_250.951_um_0.000000_0
      (shape (polygon F.Cu 0  -850.951 600  -831.848 696.035  -777.449 777.449  -696.035 831.848
            -599.999 850.95  600 850.951  696.035 831.848  777.449 777.449
            831.848 696.035  850.95 599.999  850.951 -600  831.848 -696.035
            777.449 -777.449  696.035 -831.848  599.999 -850.95  -600 -850.951
            -696.035 -831.848  -777.449 -777.449  -831.848 -696.035  -850.95 -599.999
            -850.951 600))
      (shape (polygon B.Cu 0  -850.951 600  -831.848 696.035  -777.449 777.449  -696.035 831.848
            -599.999 850.95  600 850.951  696.035 831.848  777.449 777.449
            831.848 696.035  850.95 599.999  850.951 -600  831.848 -696.035
            777.449 -777.449  696.035 -831.848  599.999 -850.95  -600 -850.951
            -696.035 -831.848  -777.449 -777.449  -831.848 -696.035  -850.95 -599.999
            -850.951 600))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net +12V
      (pins J1-1 J1-2 C1-1 C3-1 R1-1 U2-4 U1-16)
    )
    (net GND
      (pins R15-1 U4-10 U4-12 C4-1 R4-1 U3-10 U3-12 R31-1 R22-1 R14-1 J12-1 J1-3 J1-4
        J1-5 J1-6 J1-7 J1-8 R13-1 C1-2 C3-2 R30-1 C2-2 R3-2 U2-12 R23-1 U1-1)
    )
    (net -12V
      (pins C4-2 J1-9 J1-10 C2-1 R2-2 U2-11 U1-8)
    )
    (net Iout3
      (pins R8-1 C5-1 U2-13 U1-6)
    )
    (net "Net-(C5-Pad2)"
      (pins R8-2 C5-2 R12-2 U2-14)
    )
    (net Iout2
      (pins R18-1 U3-9 C6-1 U1-12)
    )
    (net "Net-(C6-Pad2)"
      (pins R18-2 U3-8 R21-2 C6-2)
    )
    (net Iout1
      (pins U4-9 R26-1 C7-1 U1-5)
    )
    (net "Net-(C7-Pad2)"
      (pins U4-8 R29-2 R26-2 C7-2)
    )
    (net PosRef
      (pins J12-2 R3-1 R1-2)
    )
    (net NegRef
      (pins R4-2 J12-3 R2-1)
    )
    (net "Net-(R5-Pad2)"
      (pins R5-2 U2-3)
    )
    (net INPUT3a
      (pins J12-10 R5-1)
    )
    (net "Net-(R6-Pad2)"
      (pins R6-2 U2-5)
    )
    (net INPUT3b
      (pins J12-7 R6-1)
    )
    (net "Net-(R7-Pad2)"
      (pins R7-2 U2-10)
    )
    (net CVIN3
      (pins J12-9 R7-1)
    )
    (net in3a
      (pins R13-2 R9-2 U1-9)
    )
    (net "Net-(R9-Pad1)"
      (pins R9-1 U2-1 U2-2)
    )
    (net in3b
      (pins R14-2 R10-2 U1-10)
    )
    (net "Net-(R10-Pad1)"
      (pins R10-1 U2-6 U2-7)
    )
    (net VCntrl3
      (pins R15-2 R11-2 U1-7)
    )
    (net "Net-(R11-Pad1)"
      (pins R11-1 U2-8 U2-9)
    )
    (net OUTPUT3
      (pins J12-8 R12-1)
    )
    (net "Net-(R16-Pad2)"
      (pins U3-3 R16-2)
    )
    (net INPUT2
      (pins J12-11 R16-1)
    )
    (net "Net-(R17-Pad2)"
      (pins U3-5 R17-2)
    )
    (net CVIN2
      (pins J12-12 R17-1)
    )
    (net in2
      (pins R22-2 R19-2 U1-15)
    )
    (net "Net-(R19-Pad1)"
      (pins U3-1 U3-2 R19-1)
    )
    (net VCntrl2
      (pins R20-2 R23-2 U1-13)
    )
    (net "Net-(R20-Pad1)"
      (pins U3-6 U3-7 R20-1)
    )
    (net OUTPUT2
      (pins J12-13 R21-1)
    )
    (net "Net-(R24-Pad2)"
      (pins U4-3 R24-2)
    )
    (net INPUT1
      (pins J12-14 R24-1)
    )
    (net "Net-(R25-Pad2)"
      (pins U4-5 R25-2)
    )
    (net in1
      (pins R27-2 R30-2 U1-2)
    )
    (net "Net-(R27-Pad1)"
      (pins R27-1 U4-1 U4-2)
    )
    (net VCntrl1
      (pins R28-2 R31-2 U1-4)
    )
    (net "Net-(R28-Pad1)"
      (pins U4-6 U4-7 R28-1)
    )
    (net OUTPUT1
      (pins J12-16 R29-1)
    )
    (net to_CVMix1
      (pins J12-6 U1-3)
    )
    (net to_CVMix2
      (pins J12-5 U1-14)
    )
    (net to_CVMix3
      (pins J12-4 U1-11)
    )
    (net "Net-(U3-Pad13)"
      (pins U3-13 U3-14)
    )
    (net "Net-(U4-Pad13)"
      (pins U4-13 U4-14)
    )
    (net CVIN1
      (pins J12-15 R25-1)
    )
    (class kicad_default
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
