{
  "module_name": "pfc-r8a7740.c",
  "hash_id": "ff539e318d0fa02b220363102b1d6bec56bfd8d14949e74d6cd961d32011a6a5",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/renesas/pfc-r8a7740.c",
  "human_readable_source": "\n \n#include <linux/io.h>\n#include <linux/kernel.h>\n#include <linux/pinctrl/pinconf-generic.h>\n\n#include \"sh_pfc.h\"\n\n#define CPU_ALL_PORT(fn, pfx, sfx)\t\t\t\t\t\\\n\tPORT_10(0,  fn, pfx, sfx),\tPORT_90(0,   fn, pfx, sfx),\t\\\n\tPORT_10(100, fn, pfx##10, sfx),\tPORT_90(100, fn, pfx##1, sfx),\t\\\n\tPORT_10(200, fn, pfx##20, sfx),\t\t\t\t\t\\\n\tPORT_1(210, fn, pfx##210, sfx),\tPORT_1(211, fn, pfx##211, sfx)\n\n#define IRQC_PIN_MUX(irq, pin)\t\t\t\t\t\t\\\nstatic const unsigned int intc_irq##irq##_pins[] = {\t\t\t\\\n\tpin,\t\t\t\t\t\t\t\t\\\n};\t\t\t\t\t\t\t\t\t\\\nstatic const unsigned int intc_irq##irq##_mux[] = {\t\t\t\\\n\tIRQ##irq##_MARK,\t\t\t\t\t\t\\\n}\n\n#define IRQC_PINS_MUX(irq, idx, pin)\t\t\t\t\t\\\nstatic const unsigned int intc_irq##irq##_##idx##_pins[] = {\t\t\\\n\tpin,\t\t\t\t\t\t\t\t\\\n};\t\t\t\t\t\t\t\t\t\\\nstatic const unsigned int intc_irq##irq##_##idx##_mux[] = {\t\t\\\n\tIRQ##irq##_PORT##pin##_MARK,\t\t\t\t\t\\\n}\n\nenum {\n\tPINMUX_RESERVED = 0,\n\n\t \n\tPINMUX_DATA_BEGIN,\n\tPORT_ALL(DATA),\n\tPINMUX_DATA_END,\n\n\t \n\tPINMUX_INPUT_BEGIN,\n\tPORT_ALL(IN),\n\tPINMUX_INPUT_END,\n\n\t \n\tPINMUX_OUTPUT_BEGIN,\n\tPORT_ALL(OUT),\n\tPINMUX_OUTPUT_END,\n\n\tPINMUX_FUNCTION_BEGIN,\n\tPORT_ALL(FN_IN),\t \n\tPORT_ALL(FN_OUT),\t \n\tPORT_ALL(FN0),\t\t \n\tPORT_ALL(FN1),\t\t \n\tPORT_ALL(FN2),\t\t \n\tPORT_ALL(FN3),\t\t \n\tPORT_ALL(FN4),\t\t \n\tPORT_ALL(FN5),\t\t \n\tPORT_ALL(FN6),\t\t \n\tPORT_ALL(FN7),\t\t \n\n\tMSEL1CR_31_0,\tMSEL1CR_31_1,\n\tMSEL1CR_30_0,\tMSEL1CR_30_1,\n\tMSEL1CR_29_0,\tMSEL1CR_29_1,\n\tMSEL1CR_28_0,\tMSEL1CR_28_1,\n\tMSEL1CR_27_0,\tMSEL1CR_27_1,\n\tMSEL1CR_26_0,\tMSEL1CR_26_1,\n\tMSEL1CR_16_0,\tMSEL1CR_16_1,\n\tMSEL1CR_15_0,\tMSEL1CR_15_1,\n\tMSEL1CR_14_0,\tMSEL1CR_14_1,\n\tMSEL1CR_13_0,\tMSEL1CR_13_1,\n\tMSEL1CR_12_0,\tMSEL1CR_12_1,\n\tMSEL1CR_9_0,\tMSEL1CR_9_1,\n\tMSEL1CR_7_0,\tMSEL1CR_7_1,\n\tMSEL1CR_6_0,\tMSEL1CR_6_1,\n\tMSEL1CR_5_0,\tMSEL1CR_5_1,\n\tMSEL1CR_4_0,\tMSEL1CR_4_1,\n\tMSEL1CR_3_0,\tMSEL1CR_3_1,\n\tMSEL1CR_2_0,\tMSEL1CR_2_1,\n\tMSEL1CR_0_0,\tMSEL1CR_0_1,\n\n\tMSEL3CR_15_0,\tMSEL3CR_15_1,  \n\tMSEL3CR_6_0,\tMSEL3CR_6_1,\n\n\tMSEL4CR_19_0,\tMSEL4CR_19_1,\n\tMSEL4CR_18_0,\tMSEL4CR_18_1,\n\tMSEL4CR_15_0,\tMSEL4CR_15_1,\n\tMSEL4CR_10_0,\tMSEL4CR_10_1,\n\tMSEL4CR_6_0,\tMSEL4CR_6_1,\n\tMSEL4CR_4_0,\tMSEL4CR_4_1,\n\tMSEL4CR_1_0,\tMSEL4CR_1_1,\n\n\tMSEL5CR_31_0,\tMSEL5CR_31_1,  \n\tMSEL5CR_30_0,\tMSEL5CR_30_1,\n\tMSEL5CR_29_0,\tMSEL5CR_29_1,\n\tMSEL5CR_27_0,\tMSEL5CR_27_1,\n\tMSEL5CR_25_0,\tMSEL5CR_25_1,\n\tMSEL5CR_23_0,\tMSEL5CR_23_1,\n\tMSEL5CR_21_0,\tMSEL5CR_21_1,\n\tMSEL5CR_19_0,\tMSEL5CR_19_1,\n\tMSEL5CR_17_0,\tMSEL5CR_17_1,\n\tMSEL5CR_15_0,\tMSEL5CR_15_1,\n\tMSEL5CR_14_0,\tMSEL5CR_14_1,\n\tMSEL5CR_13_0,\tMSEL5CR_13_1,\n\tMSEL5CR_12_0,\tMSEL5CR_12_1,\n\tMSEL5CR_11_0,\tMSEL5CR_11_1,\n\tMSEL5CR_10_0,\tMSEL5CR_10_1,\n\tMSEL5CR_8_0,\tMSEL5CR_8_1,\n\tMSEL5CR_7_0,\tMSEL5CR_7_1,\n\tMSEL5CR_6_0,\tMSEL5CR_6_1,\n\tMSEL5CR_5_0,\tMSEL5CR_5_1,\n\tMSEL5CR_4_0,\tMSEL5CR_4_1,\n\tMSEL5CR_3_0,\tMSEL5CR_3_1,\n\tMSEL5CR_2_0,\tMSEL5CR_2_1,\n\tMSEL5CR_0_0,\tMSEL5CR_0_1,\n\tPINMUX_FUNCTION_END,\n\n\tPINMUX_MARK_BEGIN,\n\n\t \n\tIRQ0_PORT2_MARK,\tIRQ0_PORT13_MARK,\n\tIRQ1_MARK,\n\tIRQ2_PORT11_MARK,\tIRQ2_PORT12_MARK,\n\tIRQ3_PORT10_MARK,\tIRQ3_PORT14_MARK,\n\tIRQ4_PORT15_MARK,\tIRQ4_PORT172_MARK,\n\tIRQ5_PORT0_MARK,\tIRQ5_PORT1_MARK,\n\tIRQ6_PORT121_MARK,\tIRQ6_PORT173_MARK,\n\tIRQ7_PORT120_MARK,\tIRQ7_PORT209_MARK,\n\tIRQ8_MARK,\n\tIRQ9_PORT118_MARK,\tIRQ9_PORT210_MARK,\n\tIRQ10_MARK,\n\tIRQ11_MARK,\n\tIRQ12_PORT42_MARK,\tIRQ12_PORT97_MARK,\n\tIRQ13_PORT64_MARK,\tIRQ13_PORT98_MARK,\n\tIRQ14_PORT63_MARK,\tIRQ14_PORT99_MARK,\n\tIRQ15_PORT62_MARK,\tIRQ15_PORT100_MARK,\n\tIRQ16_PORT68_MARK,\tIRQ16_PORT211_MARK,\n\tIRQ17_MARK,\n\tIRQ18_MARK,\n\tIRQ19_MARK,\n\tIRQ20_MARK,\n\tIRQ21_MARK,\n\tIRQ22_MARK,\n\tIRQ23_MARK,\n\tIRQ24_MARK,\n\tIRQ25_MARK,\n\tIRQ26_PORT58_MARK,\tIRQ26_PORT81_MARK,\n\tIRQ27_PORT57_MARK,\tIRQ27_PORT168_MARK,\n\tIRQ28_PORT56_MARK,\tIRQ28_PORT169_MARK,\n\tIRQ29_PORT50_MARK,\tIRQ29_PORT170_MARK,\n\tIRQ30_PORT49_MARK,\tIRQ30_PORT171_MARK,\n\tIRQ31_PORT41_MARK,\tIRQ31_PORT167_MARK,\n\n\t \n\n\t \n\tDBGMDT2_MARK,\tDBGMDT1_MARK,\tDBGMDT0_MARK,\n\tDBGMD10_MARK,\tDBGMD11_MARK,\tDBGMD20_MARK,\n\tDBGMD21_MARK,\n\n\t \n\tFSIAISLD_PORT0_MARK,\t \n\tFSIAISLD_PORT5_MARK,\n\tFSIASPDIF_PORT9_MARK,\t \n\tFSIASPDIF_PORT18_MARK,\n\tFSIAOSLD1_MARK,\tFSIAOSLD2_MARK,\tFSIAOLR_MARK,\n\tFSIAOBT_MARK,\tFSIAOSLD_MARK,\tFSIAOMC_MARK,\n\tFSIACK_MARK,\tFSIAILR_MARK,\tFSIAIBT_MARK,\n\n\t \n\tFSIBCK_MARK,\n\n\t \n\tFMSISLD_PORT1_MARK,  \n\tFMSISLD_PORT6_MARK,\n\tFMSIILR_MARK,\tFMSIIBT_MARK,\tFMSIOLR_MARK,\tFMSIOBT_MARK,\n\tFMSICK_MARK,\tFMSOILR_MARK,\tFMSOIBT_MARK,\tFMSOOLR_MARK,\n\tFMSOOBT_MARK,\tFMSOSLD_MARK,\tFMSOCK_MARK,\n\n\t \n\tSCIFA0_SCK_MARK,\tSCIFA0_CTS_MARK,\tSCIFA0_RTS_MARK,\n\tSCIFA0_RXD_MARK,\tSCIFA0_TXD_MARK,\n\n\t \n\tSCIFA1_CTS_MARK,\tSCIFA1_SCK_MARK,\tSCIFA1_RXD_MARK,\n\tSCIFA1_TXD_MARK,\tSCIFA1_RTS_MARK,\n\n\t \n\tSCIFA2_SCK_PORT22_MARK,  \n\tSCIFA2_SCK_PORT199_MARK,\n\tSCIFA2_RXD_MARK,\tSCIFA2_TXD_MARK,\n\tSCIFA2_CTS_MARK,\tSCIFA2_RTS_MARK,\n\n\t \n\tSCIFA3_RTS_PORT105_MARK,  \n\tSCIFA3_SCK_PORT116_MARK,\n\tSCIFA3_CTS_PORT117_MARK,\n\tSCIFA3_RXD_PORT174_MARK,\n\tSCIFA3_TXD_PORT175_MARK,\n\n\tSCIFA3_RTS_PORT161_MARK,  \n\tSCIFA3_SCK_PORT158_MARK,\n\tSCIFA3_CTS_PORT162_MARK,\n\tSCIFA3_RXD_PORT159_MARK,\n\tSCIFA3_TXD_PORT160_MARK,\n\n\t \n\tSCIFA4_RXD_PORT12_MARK,  \n\tSCIFA4_TXD_PORT13_MARK,\n\n\tSCIFA4_RXD_PORT204_MARK,  \n\tSCIFA4_TXD_PORT203_MARK,\n\n\tSCIFA4_RXD_PORT94_MARK,  \n\tSCIFA4_TXD_PORT93_MARK,\n\n\tSCIFA4_SCK_PORT21_MARK,  \n\tSCIFA4_SCK_PORT205_MARK,\n\n\t \n\tSCIFA5_TXD_PORT20_MARK,  \n\tSCIFA5_RXD_PORT10_MARK,\n\n\tSCIFA5_RXD_PORT207_MARK,  \n\tSCIFA5_TXD_PORT208_MARK,\n\n\tSCIFA5_TXD_PORT91_MARK,  \n\tSCIFA5_RXD_PORT92_MARK,\n\n\tSCIFA5_SCK_PORT23_MARK,  \n\tSCIFA5_SCK_PORT206_MARK,\n\n\t \n\tSCIFA6_SCK_MARK,\tSCIFA6_RXD_MARK,\tSCIFA6_TXD_MARK,\n\n\t \n\tSCIFA7_TXD_MARK,\tSCIFA7_RXD_MARK,\n\n\t \n\tSCIFB_SCK_PORT190_MARK,  \n\tSCIFB_RXD_PORT191_MARK,\n\tSCIFB_TXD_PORT192_MARK,\n\tSCIFB_RTS_PORT186_MARK,\n\tSCIFB_CTS_PORT187_MARK,\n\n\tSCIFB_SCK_PORT2_MARK,  \n\tSCIFB_RXD_PORT3_MARK,\n\tSCIFB_TXD_PORT4_MARK,\n\tSCIFB_RTS_PORT172_MARK,\n\tSCIFB_CTS_PORT173_MARK,\n\n\t \n\tLCD0_D0_MARK,\tLCD0_D1_MARK,\tLCD0_D2_MARK,\tLCD0_D3_MARK,\n\tLCD0_D4_MARK,\tLCD0_D5_MARK,\tLCD0_D6_MARK,\tLCD0_D7_MARK,\n\tLCD0_D8_MARK,\tLCD0_D9_MARK,\tLCD0_D10_MARK,\tLCD0_D11_MARK,\n\tLCD0_D12_MARK,\tLCD0_D13_MARK,\tLCD0_D14_MARK,\tLCD0_D15_MARK,\n\tLCD0_D16_MARK,\tLCD0_D17_MARK,\n\tLCD0_DON_MARK,\tLCD0_VCPWC_MARK,\tLCD0_VEPWC_MARK,\n\tLCD0_DCK_MARK,\tLCD0_VSYN_MARK,\t \n\tLCD0_HSYN_MARK,\tLCD0_DISP_MARK,\t \n\tLCD0_WR_MARK,\tLCD0_RD_MARK,\t \n\tLCD0_CS_MARK,\tLCD0_RS_MARK,\t \n\n\tLCD0_D21_PORT158_MARK,\tLCD0_D23_PORT159_MARK,  \n\tLCD0_D22_PORT160_MARK,\tLCD0_D20_PORT161_MARK,\n\tLCD0_D19_PORT162_MARK,\tLCD0_D18_PORT163_MARK,\n\tLCD0_LCLK_PORT165_MARK,\n\n\tLCD0_D18_PORT40_MARK,\tLCD0_D22_PORT0_MARK,  \n\tLCD0_D23_PORT1_MARK,\tLCD0_D21_PORT2_MARK,\n\tLCD0_D20_PORT3_MARK,\tLCD0_D19_PORT4_MARK,\n\tLCD0_LCLK_PORT102_MARK,\n\n\t \n\tLCD1_D0_MARK,\tLCD1_D1_MARK,\tLCD1_D2_MARK,\tLCD1_D3_MARK,\n\tLCD1_D4_MARK,\tLCD1_D5_MARK,\tLCD1_D6_MARK,\tLCD1_D7_MARK,\n\tLCD1_D8_MARK,\tLCD1_D9_MARK,\tLCD1_D10_MARK,\tLCD1_D11_MARK,\n\tLCD1_D12_MARK,\tLCD1_D13_MARK,\tLCD1_D14_MARK,\tLCD1_D15_MARK,\n\tLCD1_D16_MARK,\tLCD1_D17_MARK,\tLCD1_D18_MARK,\tLCD1_D19_MARK,\n\tLCD1_D20_MARK,\tLCD1_D21_MARK,\tLCD1_D22_MARK,\tLCD1_D23_MARK,\n\tLCD1_DON_MARK,\tLCD1_VCPWC_MARK,\n\tLCD1_LCLK_MARK,\tLCD1_VEPWC_MARK,\n\n\tLCD1_DCK_MARK,\tLCD1_VSYN_MARK,\t \n\tLCD1_HSYN_MARK,\tLCD1_DISP_MARK,\t \n\tLCD1_RS_MARK,\tLCD1_CS_MARK,\t \n\tLCD1_RD_MARK,\tLCD1_WR_MARK,\t \n\n\t \n\tRSPI_SSL0_A_MARK,\tRSPI_SSL1_A_MARK,\tRSPI_SSL2_A_MARK,\n\tRSPI_SSL3_A_MARK,\tRSPI_CK_A_MARK,\t\tRSPI_MOSI_A_MARK,\n\tRSPI_MISO_A_MARK,\n\n\t \n\tVIO_CKO1_MARK,  \n\tVIO_CKO2_MARK,\n\tVIO_CKO_1_MARK,\n\tVIO_CKO_MARK,\n\n\t \n\tVIO0_D0_MARK,\tVIO0_D1_MARK,\tVIO0_D2_MARK,\tVIO0_D3_MARK,\n\tVIO0_D4_MARK,\tVIO0_D5_MARK,\tVIO0_D6_MARK,\tVIO0_D7_MARK,\n\tVIO0_D8_MARK,\tVIO0_D9_MARK,\tVIO0_D10_MARK,\tVIO0_D11_MARK,\n\tVIO0_D12_MARK,\tVIO0_VD_MARK,\tVIO0_HD_MARK,\tVIO0_CLK_MARK,\n\tVIO0_FIELD_MARK,\n\n\tVIO0_D13_PORT26_MARK,  \n\tVIO0_D14_PORT25_MARK,\n\tVIO0_D15_PORT24_MARK,\n\n\tVIO0_D13_PORT22_MARK,  \n\tVIO0_D14_PORT95_MARK,\n\tVIO0_D15_PORT96_MARK,\n\n\t \n\tVIO1_D0_MARK,\tVIO1_D1_MARK,\tVIO1_D2_MARK,\tVIO1_D3_MARK,\n\tVIO1_D4_MARK,\tVIO1_D5_MARK,\tVIO1_D6_MARK,\tVIO1_D7_MARK,\n\tVIO1_VD_MARK,\tVIO1_HD_MARK,\tVIO1_CLK_MARK,\tVIO1_FIELD_MARK,\n\n\t \n\tTPU0TO0_MARK,\tTPU0TO1_MARK,\tTPU0TO3_MARK,\n\tTPU0TO2_PORT66_MARK,  \n\tTPU0TO2_PORT202_MARK,\n\n\t \n\tSTP0_IPD0_MARK,\tSTP0_IPD1_MARK,\tSTP0_IPD2_MARK,\tSTP0_IPD3_MARK,\n\tSTP0_IPD4_MARK,\tSTP0_IPD5_MARK,\tSTP0_IPD6_MARK,\tSTP0_IPD7_MARK,\n\tSTP0_IPEN_MARK,\tSTP0_IPCLK_MARK,\tSTP0_IPSYNC_MARK,\n\n\t \n\tSTP1_IPD1_MARK,\tSTP1_IPD2_MARK,\tSTP1_IPD3_MARK,\tSTP1_IPD4_MARK,\n\tSTP1_IPD5_MARK,\tSTP1_IPD6_MARK,\tSTP1_IPD7_MARK,\tSTP1_IPCLK_MARK,\n\tSTP1_IPSYNC_MARK,\n\n\tSTP1_IPD0_PORT186_MARK,  \n\tSTP1_IPEN_PORT187_MARK,\n\n\tSTP1_IPD0_PORT194_MARK,  \n\tSTP1_IPEN_PORT193_MARK,\n\n\t \n\tSIM_RST_MARK,\tSIM_CLK_MARK,\n\tSIM_D_PORT22_MARK,  \n\tSIM_D_PORT199_MARK,\n\n\t \n\tSDHI0_D0_MARK,\tSDHI0_D1_MARK,\tSDHI0_D2_MARK,\tSDHI0_D3_MARK,\n\tSDHI0_CD_MARK,\tSDHI0_WP_MARK,\tSDHI0_CMD_MARK,\tSDHI0_CLK_MARK,\n\n\t \n\tSDHI1_D0_MARK,\tSDHI1_D1_MARK,\tSDHI1_D2_MARK,\tSDHI1_D3_MARK,\n\tSDHI1_CD_MARK,\tSDHI1_WP_MARK,\tSDHI1_CMD_MARK,\tSDHI1_CLK_MARK,\n\n\t \n\tSDHI2_D0_MARK,\tSDHI2_D1_MARK,\tSDHI2_D2_MARK,\tSDHI2_D3_MARK,\n\tSDHI2_CLK_MARK,\tSDHI2_CMD_MARK,\n\n\tSDHI2_CD_PORT24_MARK,  \n\tSDHI2_WP_PORT25_MARK,\n\n\tSDHI2_WP_PORT177_MARK,  \n\tSDHI2_CD_PORT202_MARK,\n\n\t \n\tMSIOF2_TXD_MARK,\tMSIOF2_RXD_MARK,\tMSIOF2_TSCK_MARK,\n\tMSIOF2_SS2_MARK,\tMSIOF2_TSYNC_MARK,\tMSIOF2_SS1_MARK,\n\tMSIOF2_MCK1_MARK,\tMSIOF2_MCK0_MARK,\tMSIOF2_RSYNC_MARK,\n\tMSIOF2_RSCK_MARK,\n\n\t \n\tKEYIN4_MARK,\tKEYIN5_MARK,\tKEYIN6_MARK,\tKEYIN7_MARK,\n\tKEYOUT0_MARK,\tKEYOUT1_MARK,\tKEYOUT2_MARK,\tKEYOUT3_MARK,\n\tKEYOUT4_MARK,\tKEYOUT5_MARK,\tKEYOUT6_MARK,\tKEYOUT7_MARK,\n\n\tKEYIN0_PORT43_MARK,  \n\tKEYIN1_PORT44_MARK,\n\tKEYIN2_PORT45_MARK,\n\tKEYIN3_PORT46_MARK,\n\n\tKEYIN0_PORT58_MARK,  \n\tKEYIN1_PORT57_MARK,\n\tKEYIN2_PORT56_MARK,\n\tKEYIN3_PORT55_MARK,\n\n\t \n\tDV_D0_MARK,\tDV_D1_MARK,\tDV_D2_MARK,\tDV_D3_MARK,\n\tDV_D4_MARK,\tDV_D5_MARK,\tDV_D6_MARK,\tDV_D7_MARK,\n\tDV_D8_MARK,\tDV_D9_MARK,\tDV_D10_MARK,\tDV_D11_MARK,\n\tDV_D12_MARK,\tDV_D13_MARK,\tDV_D14_MARK,\tDV_D15_MARK,\n\tDV_CLK_MARK,\tDV_VSYNC_MARK,\tDV_HSYNC_MARK,\n\n\t \n\tMEMC_AD0_MARK,\tMEMC_AD1_MARK,\tMEMC_AD2_MARK,\tMEMC_AD3_MARK,\n\tMEMC_AD4_MARK,\tMEMC_AD5_MARK,\tMEMC_AD6_MARK,\tMEMC_AD7_MARK,\n\tMEMC_AD8_MARK,\tMEMC_AD9_MARK,\tMEMC_AD10_MARK,\tMEMC_AD11_MARK,\n\tMEMC_AD12_MARK,\tMEMC_AD13_MARK,\tMEMC_AD14_MARK,\tMEMC_AD15_MARK,\n\tMEMC_CS0_MARK,\tMEMC_INT_MARK,\tMEMC_NWE_MARK,\tMEMC_NOE_MARK,\n\n\tMEMC_CS1_MARK,  \n\tMEMC_ADV_MARK,\n\tMEMC_WAIT_MARK,\n\tMEMC_BUSCLK_MARK,\n\n\tMEMC_A1_MARK,  \n\tMEMC_DREQ0_MARK,\n\tMEMC_DREQ1_MARK,\n\tMEMC_A0_MARK,\n\n\t \n\tMMC0_D0_PORT68_MARK,\tMMC0_D1_PORT69_MARK,\tMMC0_D2_PORT70_MARK,\n\tMMC0_D3_PORT71_MARK,\tMMC0_D4_PORT72_MARK,\tMMC0_D5_PORT73_MARK,\n\tMMC0_D6_PORT74_MARK,\tMMC0_D7_PORT75_MARK,\tMMC0_CLK_PORT66_MARK,\n\tMMC0_CMD_PORT67_MARK,\t \n\n\tMMC1_D0_PORT149_MARK,\tMMC1_D1_PORT148_MARK,\tMMC1_D2_PORT147_MARK,\n\tMMC1_D3_PORT146_MARK,\tMMC1_D4_PORT145_MARK,\tMMC1_D5_PORT144_MARK,\n\tMMC1_D6_PORT143_MARK,\tMMC1_D7_PORT142_MARK,\tMMC1_CLK_PORT103_MARK,\n\tMMC1_CMD_PORT104_MARK,\t \n\n\t \n\tMSIOF0_SS1_MARK,\tMSIOF0_SS2_MARK,\tMSIOF0_RXD_MARK,\n\tMSIOF0_TXD_MARK,\tMSIOF0_MCK0_MARK,\tMSIOF0_MCK1_MARK,\n\tMSIOF0_RSYNC_MARK,\tMSIOF0_RSCK_MARK,\tMSIOF0_TSCK_MARK,\n\tMSIOF0_TSYNC_MARK,\n\n\t \n\tMSIOF1_RSCK_MARK,\tMSIOF1_RSYNC_MARK,\n\tMSIOF1_MCK0_MARK,\tMSIOF1_MCK1_MARK,\n\n\tMSIOF1_SS2_PORT116_MARK,\tMSIOF1_SS1_PORT117_MARK,\n\tMSIOF1_RXD_PORT118_MARK,\tMSIOF1_TXD_PORT119_MARK,\n\tMSIOF1_TSYNC_PORT120_MARK,\n\tMSIOF1_TSCK_PORT121_MARK,\t \n\n\tMSIOF1_SS1_PORT67_MARK,\t\tMSIOF1_TSCK_PORT72_MARK,\n\tMSIOF1_TSYNC_PORT73_MARK,\tMSIOF1_TXD_PORT74_MARK,\n\tMSIOF1_RXD_PORT75_MARK,\n\tMSIOF1_SS2_PORT202_MARK,\t \n\n\t \n\tGPO0_MARK,\tGPI0_MARK,\tGPO1_MARK,\tGPI1_MARK,\n\n\t \n\tUSB0_OCI_MARK,\tUSB0_PPON_MARK,\tVBUS_MARK,\n\n\t \n\tUSB1_OCI_MARK,\tUSB1_PPON_MARK,\n\n\t \n\tBBIF1_RXD_MARK,\t\tBBIF1_TXD_MARK,\t\tBBIF1_TSYNC_MARK,\n\tBBIF1_TSCK_MARK,\tBBIF1_RSCK_MARK,\tBBIF1_RSYNC_MARK,\n\tBBIF1_FLOW_MARK,\tBBIF1_RX_FLOW_N_MARK,\n\n\t \n\tBBIF2_TXD2_PORT5_MARK,  \n\tBBIF2_RXD2_PORT60_MARK,\n\tBBIF2_TSYNC2_PORT6_MARK,\n\tBBIF2_TSCK2_PORT59_MARK,\n\n\tBBIF2_RXD2_PORT90_MARK,  \n\tBBIF2_TXD2_PORT183_MARK,\n\tBBIF2_TSCK2_PORT89_MARK,\n\tBBIF2_TSYNC2_PORT184_MARK,\n\n\t \n\tCS0_MARK,\tCS2_MARK,\tCS4_MARK,\n\tCS5B_MARK,\tCS6A_MARK,\n\tCS5A_PORT105_MARK,  \n\tCS5A_PORT19_MARK,\n\tIOIS16_MARK,  \n\n\tA0_MARK,\tA1_MARK,\tA2_MARK,\tA3_MARK,\n\tA4_FOE_MARK,\t \n\tA5_FCDE_MARK,\t \n\tA6_MARK,\tA7_MARK,\tA8_MARK,\tA9_MARK,\n\tA10_MARK,\tA11_MARK,\tA12_MARK,\tA13_MARK,\n\tA14_MARK,\tA15_MARK,\tA16_MARK,\tA17_MARK,\n\tA18_MARK,\tA19_MARK,\tA20_MARK,\tA21_MARK,\n\tA22_MARK,\tA23_MARK,\tA24_MARK,\tA25_MARK,\n\tA26_MARK,\n\n\tD0_NAF0_MARK,\tD1_NAF1_MARK,\tD2_NAF2_MARK,\t \n\tD3_NAF3_MARK,\tD4_NAF4_MARK,\tD5_NAF5_MARK,\t \n\tD6_NAF6_MARK,\tD7_NAF7_MARK,\tD8_NAF8_MARK,\t \n\tD9_NAF9_MARK,\tD10_NAF10_MARK,\tD11_NAF11_MARK,\t \n\tD12_NAF12_MARK,\tD13_NAF13_MARK,\tD14_NAF14_MARK,\t \n\tD15_NAF15_MARK,\t\t\t\t\t \n\tD16_MARK,\tD17_MARK,\tD18_MARK,\tD19_MARK,\n\tD20_MARK,\tD21_MARK,\tD22_MARK,\tD23_MARK,\n\tD24_MARK,\tD25_MARK,\tD26_MARK,\tD27_MARK,\n\tD28_MARK,\tD29_MARK,\tD30_MARK,\tD31_MARK,\n\n\tWE0_FWE_MARK,\t \n\tWE1_MARK,\n\tWE2_ICIORD_MARK,\t \n\tWE3_ICIOWR_MARK,\t \n\tCKO_MARK,\tBS_MARK,\tRDWR_MARK,\n\tRD_FSC_MARK,\t \n\tWAIT_PORT177_MARK,  \n\tWAIT_PORT90_MARK,\n\n\tFCE0_MARK,\tFCE1_MARK,\tFRB_MARK,  \n\n\t \n\tIRDA_FIRSEL_MARK,\tIRDA_IN_MARK,\tIRDA_OUT_MARK,\n\n\t \n\tIDE_D0_MARK,\tIDE_D1_MARK,\tIDE_D2_MARK,\tIDE_D3_MARK,\n\tIDE_D4_MARK,\tIDE_D5_MARK,\tIDE_D6_MARK,\tIDE_D7_MARK,\n\tIDE_D8_MARK,\tIDE_D9_MARK,\tIDE_D10_MARK,\tIDE_D11_MARK,\n\tIDE_D12_MARK,\tIDE_D13_MARK,\tIDE_D14_MARK,\tIDE_D15_MARK,\n\tIDE_A0_MARK,\tIDE_A1_MARK,\tIDE_A2_MARK,\tIDE_CS0_MARK,\n\tIDE_CS1_MARK,\tIDE_IOWR_MARK,\tIDE_IORD_MARK,\tIDE_IORDY_MARK,\n\tIDE_INT_MARK,\t\tIDE_RST_MARK,\t\tIDE_DIRECTION_MARK,\n\tIDE_EXBUF_ENB_MARK,\tIDE_IODACK_MARK,\tIDE_IODREQ_MARK,\n\n\t \n\tRMII_CRS_DV_MARK,\tRMII_RX_ER_MARK,\tRMII_RXD0_MARK,\n\tRMII_RXD1_MARK,\t\tRMII_TX_EN_MARK,\tRMII_TXD0_MARK,\n\tRMII_MDC_MARK,\t\tRMII_TXD1_MARK,\t\tRMII_MDIO_MARK,\n\tRMII_REF50CK_MARK,\t \n\tRMII_REF125CK_MARK,\t \n\n\t \n\tET_TX_CLK_MARK,\tET_TX_EN_MARK,\tET_ETXD0_MARK,\tET_ETXD1_MARK,\n\tET_ETXD2_MARK,\tET_ETXD3_MARK,\n\tET_ETXD4_MARK,\tET_ETXD5_MARK,  \n\tET_ETXD6_MARK,\tET_ETXD7_MARK,  \n\tET_COL_MARK,\tET_TX_ER_MARK,\tET_RX_CLK_MARK,\tET_RX_DV_MARK,\n\tET_ERXD0_MARK,\tET_ERXD1_MARK,\tET_ERXD2_MARK,\tET_ERXD3_MARK,\n\tET_ERXD4_MARK,\tET_ERXD5_MARK,  \n\tET_ERXD6_MARK,\tET_ERXD7_MARK,  \n\tET_RX_ER_MARK,\tET_CRS_MARK,\t\tET_MDC_MARK,\tET_MDIO_MARK,\n\tET_LINK_MARK,\tET_PHY_INT_MARK,\tET_WOL_MARK,\tET_GTX_CLK_MARK,\n\n\t \n\tDREQ0_MARK,\tDACK0_MARK,\n\n\t \n\tDREQ1_MARK,\tDACK1_MARK,\n\n\t \n\tRESETOUTS_MARK,\t\tRESETP_PULLUP_MARK,\tRESETP_PLAIN_MARK,\n\n\t \n\tIROUT_MARK,\n\n\t \n\tSDENC_CPG_MARK,\t\tSDENC_DV_CLKI_MARK,\n\n\t \n\tHDMI_HPD_MARK, HDMI_CEC_MARK,\n\n\t \n\tEDEBGREQ_PULLUP_MARK,\t \n\tEDEBGREQ_PULLDOWN_MARK,\n\n\tTRACEAUD_FROM_VIO_MARK,\t \n\tTRACEAUD_FROM_LCDC0_MARK,\n\tTRACEAUD_FROM_MEMC_MARK,\n\n\tPINMUX_MARK_END,\n};\n\nstatic const u16 pinmux_data[] = {\n\tPINMUX_DATA_ALL(),\n\n\t \n\tPINMUX_DATA(DBGMDT2_MARK,\t\tPORT0_FN1),\n\tPINMUX_DATA(FSIAISLD_PORT0_MARK,\tPORT0_FN2,\tMSEL5CR_3_0),\n\tPINMUX_DATA(FSIAOSLD1_MARK,\t\tPORT0_FN3),\n\tPINMUX_DATA(LCD0_D22_PORT0_MARK,\tPORT0_FN4,\tMSEL5CR_6_0),\n\tPINMUX_DATA(SCIFA7_RXD_MARK,\t\tPORT0_FN6),\n\tPINMUX_DATA(LCD1_D4_MARK,\t\tPORT0_FN7),\n\tPINMUX_DATA(IRQ5_PORT0_MARK,\t\tPORT0_FN0,\tMSEL1CR_5_0),\n\n\t \n\tPINMUX_DATA(DBGMDT1_MARK,\t\tPORT1_FN1),\n\tPINMUX_DATA(FMSISLD_PORT1_MARK,\t\tPORT1_FN2,\tMSEL5CR_5_0),\n\tPINMUX_DATA(FSIAOSLD2_MARK,\t\tPORT1_FN3),\n\tPINMUX_DATA(LCD0_D23_PORT1_MARK,\tPORT1_FN4,\tMSEL5CR_6_0),\n\tPINMUX_DATA(SCIFA7_TXD_MARK,\t\tPORT1_FN6),\n\tPINMUX_DATA(LCD1_D3_MARK,\t\tPORT1_FN7),\n\tPINMUX_DATA(IRQ5_PORT1_MARK,\t\tPORT1_FN0,\tMSEL1CR_5_1),\n\n\t \n\tPINMUX_DATA(DBGMDT0_MARK,\t\tPORT2_FN1),\n\tPINMUX_DATA(SCIFB_SCK_PORT2_MARK,\tPORT2_FN2,\tMSEL5CR_17_1),\n\tPINMUX_DATA(LCD0_D21_PORT2_MARK,\tPORT2_FN4,\tMSEL5CR_6_0),\n\tPINMUX_DATA(LCD1_D2_MARK,\t\tPORT2_FN7),\n\tPINMUX_DATA(IRQ0_PORT2_MARK,\t\tPORT2_FN0,\tMSEL1CR_0_1),\n\n\t \n\tPINMUX_DATA(DBGMD21_MARK,\t\tPORT3_FN1),\n\tPINMUX_DATA(SCIFB_RXD_PORT3_MARK,\tPORT3_FN2,\tMSEL5CR_17_1),\n\tPINMUX_DATA(LCD0_D20_PORT3_MARK,\tPORT3_FN4,\tMSEL5CR_6_0),\n\tPINMUX_DATA(LCD1_D1_MARK,\t\tPORT3_FN7),\n\n\t \n\tPINMUX_DATA(DBGMD20_MARK,\t\tPORT4_FN1),\n\tPINMUX_DATA(SCIFB_TXD_PORT4_MARK,\tPORT4_FN2,\tMSEL5CR_17_1),\n\tPINMUX_DATA(LCD0_D19_PORT4_MARK,\tPORT4_FN4,\tMSEL5CR_6_0),\n\tPINMUX_DATA(LCD1_D0_MARK,\t\tPORT4_FN7),\n\n\t \n\tPINMUX_DATA(DBGMD11_MARK,\t\tPORT5_FN1),\n\tPINMUX_DATA(BBIF2_TXD2_PORT5_MARK,\tPORT5_FN2,\tMSEL5CR_0_0),\n\tPINMUX_DATA(FSIAISLD_PORT5_MARK,\tPORT5_FN4,\tMSEL5CR_3_1),\n\tPINMUX_DATA(RSPI_SSL0_A_MARK,\t\tPORT5_FN6),\n\tPINMUX_DATA(LCD1_VCPWC_MARK,\t\tPORT5_FN7),\n\n\t \n\tPINMUX_DATA(DBGMD10_MARK,\t\tPORT6_FN1),\n\tPINMUX_DATA(BBIF2_TSYNC2_PORT6_MARK,\tPORT6_FN2,\tMSEL5CR_0_0),\n\tPINMUX_DATA(FMSISLD_PORT6_MARK,\t\tPORT6_FN4,\tMSEL5CR_5_1),\n\tPINMUX_DATA(RSPI_SSL1_A_MARK,\t\tPORT6_FN6),\n\tPINMUX_DATA(LCD1_VEPWC_MARK,\t\tPORT6_FN7),\n\n\t \n\tPINMUX_DATA(FSIAOLR_MARK,\t\tPORT7_FN1),\n\n\t \n\tPINMUX_DATA(FSIAOBT_MARK,\t\tPORT8_FN1),\n\n\t \n\tPINMUX_DATA(FSIAOSLD_MARK,\t\tPORT9_FN1),\n\tPINMUX_DATA(FSIASPDIF_PORT9_MARK,\tPORT9_FN2,\tMSEL5CR_4_0),\n\n\t \n\tPINMUX_DATA(FSIAOMC_MARK,\t\tPORT10_FN1),\n\tPINMUX_DATA(SCIFA5_RXD_PORT10_MARK,\tPORT10_FN3,\tMSEL5CR_14_0,\tMSEL5CR_15_0),\n\tPINMUX_DATA(IRQ3_PORT10_MARK,\t\tPORT10_FN0,\tMSEL1CR_3_0),\n\n\t \n\tPINMUX_DATA(FSIACK_MARK,\t\tPORT11_FN1),\n\tPINMUX_DATA(FSIBCK_MARK,\t\tPORT11_FN2),\n\tPINMUX_DATA(IRQ2_PORT11_MARK,\t\tPORT11_FN0,\tMSEL1CR_2_0),\n\n\t \n\tPINMUX_DATA(FSIAILR_MARK,\t\tPORT12_FN1),\n\tPINMUX_DATA(SCIFA4_RXD_PORT12_MARK,\tPORT12_FN2,\tMSEL5CR_12_0,\tMSEL5CR_11_0),\n\tPINMUX_DATA(LCD1_RS_MARK,\t\tPORT12_FN6),\n\tPINMUX_DATA(LCD1_DISP_MARK,\t\tPORT12_FN7),\n\tPINMUX_DATA(IRQ2_PORT12_MARK,\t\tPORT12_FN0,\tMSEL1CR_2_1),\n\n\t \n\tPINMUX_DATA(FSIAIBT_MARK,\t\tPORT13_FN1),\n\tPINMUX_DATA(SCIFA4_TXD_PORT13_MARK,\tPORT13_FN2,\tMSEL5CR_12_0,\tMSEL5CR_11_0),\n\tPINMUX_DATA(LCD1_RD_MARK,\t\tPORT13_FN7),\n\tPINMUX_DATA(IRQ0_PORT13_MARK,\t\tPORT13_FN0,\tMSEL1CR_0_0),\n\n\t \n\tPINMUX_DATA(FMSOILR_MARK,\t\tPORT14_FN1),\n\tPINMUX_DATA(FMSIILR_MARK,\t\tPORT14_FN2),\n\tPINMUX_DATA(VIO_CKO1_MARK,\t\tPORT14_FN3),\n\tPINMUX_DATA(LCD1_D23_MARK,\t\tPORT14_FN7),\n\tPINMUX_DATA(IRQ3_PORT14_MARK,\t\tPORT14_FN0,\tMSEL1CR_3_1),\n\n\t \n\tPINMUX_DATA(FMSOIBT_MARK,\t\tPORT15_FN1),\n\tPINMUX_DATA(FMSIIBT_MARK,\t\tPORT15_FN2),\n\tPINMUX_DATA(VIO_CKO2_MARK,\t\tPORT15_FN3),\n\tPINMUX_DATA(LCD1_D22_MARK,\t\tPORT15_FN7),\n\tPINMUX_DATA(IRQ4_PORT15_MARK,\t\tPORT15_FN0,\tMSEL1CR_4_0),\n\n\t \n\tPINMUX_DATA(FMSOOLR_MARK,\t\tPORT16_FN1),\n\tPINMUX_DATA(FMSIOLR_MARK,\t\tPORT16_FN2),\n\n\t \n\tPINMUX_DATA(FMSOOBT_MARK,\t\tPORT17_FN1),\n\tPINMUX_DATA(FMSIOBT_MARK,\t\tPORT17_FN2),\n\n\t \n\tPINMUX_DATA(FMSOSLD_MARK,\t\tPORT18_FN1),\n\tPINMUX_DATA(FSIASPDIF_PORT18_MARK,\tPORT18_FN2,\tMSEL5CR_4_1),\n\n\t \n\tPINMUX_DATA(FMSICK_MARK,\t\tPORT19_FN1),\n\tPINMUX_DATA(CS5A_PORT19_MARK,\t\tPORT19_FN7,\tMSEL5CR_2_1),\n\tPINMUX_DATA(IRQ10_MARK,\t\t\tPORT19_FN0),\n\n\t \n\tPINMUX_DATA(FMSOCK_MARK,\t\tPORT20_FN1),\n\tPINMUX_DATA(SCIFA5_TXD_PORT20_MARK,\tPORT20_FN3,\tMSEL5CR_15_0,\tMSEL5CR_14_0),\n\tPINMUX_DATA(IRQ1_MARK,\t\t\tPORT20_FN0),\n\n\t \n\tPINMUX_DATA(SCIFA1_CTS_MARK,\t\tPORT21_FN1),\n\tPINMUX_DATA(SCIFA4_SCK_PORT21_MARK,\tPORT21_FN2,\tMSEL5CR_10_0),\n\tPINMUX_DATA(TPU0TO1_MARK,\t\tPORT21_FN4),\n\tPINMUX_DATA(VIO1_FIELD_MARK,\t\tPORT21_FN5),\n\tPINMUX_DATA(STP0_IPD5_MARK,\t\tPORT21_FN6),\n\tPINMUX_DATA(LCD1_D10_MARK,\t\tPORT21_FN7),\n\n\t \n\tPINMUX_DATA(SCIFA2_SCK_PORT22_MARK,\tPORT22_FN1,\tMSEL5CR_7_0),\n\tPINMUX_DATA(SIM_D_PORT22_MARK,\t\tPORT22_FN4,\tMSEL5CR_21_0),\n\tPINMUX_DATA(VIO0_D13_PORT22_MARK,\tPORT22_FN7,\tMSEL5CR_27_1),\n\n\t \n\tPINMUX_DATA(SCIFA1_RTS_MARK,\t\tPORT23_FN1),\n\tPINMUX_DATA(SCIFA5_SCK_PORT23_MARK,\tPORT23_FN3,\tMSEL5CR_13_0),\n\tPINMUX_DATA(TPU0TO0_MARK,\t\tPORT23_FN4),\n\tPINMUX_DATA(VIO_CKO_1_MARK,\t\tPORT23_FN5),\n\tPINMUX_DATA(STP0_IPD2_MARK,\t\tPORT23_FN6),\n\tPINMUX_DATA(LCD1_D7_MARK,\t\tPORT23_FN7),\n\n\t \n\tPINMUX_DATA(VIO0_D15_PORT24_MARK,\tPORT24_FN1,\tMSEL5CR_27_0),\n\tPINMUX_DATA(VIO1_D7_MARK,\t\tPORT24_FN5),\n\tPINMUX_DATA(SCIFA6_SCK_MARK,\t\tPORT24_FN6),\n\tPINMUX_DATA(SDHI2_CD_PORT24_MARK,\tPORT24_FN7,\tMSEL5CR_19_0),\n\n\t \n\tPINMUX_DATA(VIO0_D14_PORT25_MARK,\tPORT25_FN1,\tMSEL5CR_27_0),\n\tPINMUX_DATA(VIO1_D6_MARK,\t\tPORT25_FN5),\n\tPINMUX_DATA(SCIFA6_RXD_MARK,\t\tPORT25_FN6),\n\tPINMUX_DATA(SDHI2_WP_PORT25_MARK,\tPORT25_FN7,\tMSEL5CR_19_0),\n\n\t \n\tPINMUX_DATA(VIO0_D13_PORT26_MARK,\tPORT26_FN1,\tMSEL5CR_27_0),\n\tPINMUX_DATA(VIO1_D5_MARK,\t\tPORT26_FN5),\n\tPINMUX_DATA(SCIFA6_TXD_MARK,\t\tPORT26_FN6),\n\n\t \n\tPINMUX_DATA(VIO0_D7_MARK,\t\tPORT27_FN1),\n\tPINMUX_DATA(VIO0_D6_MARK,\t\tPORT28_FN1),\n\tPINMUX_DATA(VIO0_D5_MARK,\t\tPORT29_FN1),\n\tPINMUX_DATA(VIO0_D4_MARK,\t\tPORT30_FN1),\n\tPINMUX_DATA(VIO0_D3_MARK,\t\tPORT31_FN1),\n\tPINMUX_DATA(VIO0_D2_MARK,\t\tPORT32_FN1),\n\tPINMUX_DATA(VIO0_D1_MARK,\t\tPORT33_FN1),\n\tPINMUX_DATA(VIO0_D0_MARK,\t\tPORT34_FN1),\n\tPINMUX_DATA(VIO0_CLK_MARK,\t\tPORT35_FN1),\n\tPINMUX_DATA(VIO_CKO_MARK,\t\tPORT36_FN1),\n\tPINMUX_DATA(VIO0_HD_MARK,\t\tPORT37_FN1),\n\tPINMUX_DATA(VIO0_FIELD_MARK,\t\tPORT38_FN1),\n\tPINMUX_DATA(VIO0_VD_MARK,\t\tPORT39_FN1),\n\n\t \n\tPINMUX_DATA(IRQ25_MARK,\t\t\tPORT38_FN0),\n\n\t \n\tPINMUX_DATA(LCD0_D18_PORT40_MARK,\tPORT40_FN4,\tMSEL5CR_6_0),\n\tPINMUX_DATA(RSPI_CK_A_MARK,\t\tPORT40_FN6),\n\tPINMUX_DATA(LCD1_LCLK_MARK,\t\tPORT40_FN7),\n\n\t \n\tPINMUX_DATA(LCD0_D17_MARK,\t\tPORT41_FN1),\n\tPINMUX_DATA(MSIOF2_SS1_MARK,\t\tPORT41_FN2),\n\tPINMUX_DATA(IRQ31_PORT41_MARK,\t\tPORT41_FN0,\tMSEL1CR_31_1),\n\n\t \n\tPINMUX_DATA(LCD0_D16_MARK,\t\tPORT42_FN1),\n\tPINMUX_DATA(MSIOF2_MCK1_MARK,\t\tPORT42_FN2),\n\tPINMUX_DATA(IRQ12_PORT42_MARK,\t\tPORT42_FN0,\tMSEL1CR_12_1),\n\n\t \n\tPINMUX_DATA(LCD0_D15_MARK,\t\tPORT43_FN1),\n\tPINMUX_DATA(MSIOF2_MCK0_MARK,\t\tPORT43_FN2),\n\tPINMUX_DATA(KEYIN0_PORT43_MARK,\t\tPORT43_FN3,\tMSEL4CR_18_0),\n\tPINMUX_DATA(DV_D15_MARK,\t\tPORT43_FN6),\n\n\t \n\tPINMUX_DATA(LCD0_D14_MARK,\t\tPORT44_FN1),\n\tPINMUX_DATA(MSIOF2_RSYNC_MARK,\t\tPORT44_FN2),\n\tPINMUX_DATA(KEYIN1_PORT44_MARK,\t\tPORT44_FN3,\tMSEL4CR_18_0),\n\tPINMUX_DATA(DV_D14_MARK,\t\tPORT44_FN6),\n\n\t \n\tPINMUX_DATA(LCD0_D13_MARK,\t\tPORT45_FN1),\n\tPINMUX_DATA(MSIOF2_RSCK_MARK,\t\tPORT45_FN2),\n\tPINMUX_DATA(KEYIN2_PORT45_MARK,\t\tPORT45_FN3,\tMSEL4CR_18_0),\n\tPINMUX_DATA(DV_D13_MARK,\t\tPORT45_FN6),\n\n\t \n\tPINMUX_DATA(LCD0_D12_MARK,\t\tPORT46_FN1),\n\tPINMUX_DATA(KEYIN3_PORT46_MARK,\t\tPORT46_FN3,\tMSEL4CR_18_0),\n\tPINMUX_DATA(DV_D12_MARK,\t\tPORT46_FN6),\n\n\t \n\tPINMUX_DATA(LCD0_D11_MARK,\t\tPORT47_FN1),\n\tPINMUX_DATA(KEYIN4_MARK,\t\tPORT47_FN3),\n\tPINMUX_DATA(DV_D11_MARK,\t\tPORT47_FN6),\n\n\t \n\tPINMUX_DATA(LCD0_D10_MARK,\t\tPORT48_FN1),\n\tPINMUX_DATA(KEYIN5_MARK,\t\tPORT48_FN3),\n\tPINMUX_DATA(DV_D10_MARK,\t\tPORT48_FN6),\n\n\t \n\tPINMUX_DATA(LCD0_D9_MARK,\t\tPORT49_FN1),\n\tPINMUX_DATA(KEYIN6_MARK,\t\tPORT49_FN3),\n\tPINMUX_DATA(DV_D9_MARK,\t\t\tPORT49_FN6),\n\tPINMUX_DATA(IRQ30_PORT49_MARK,\t\tPORT49_FN0,\tMSEL1CR_30_1),\n\n\t \n\tPINMUX_DATA(LCD0_D8_MARK,\t\tPORT50_FN1),\n\tPINMUX_DATA(KEYIN7_MARK,\t\tPORT50_FN3),\n\tPINMUX_DATA(DV_D8_MARK,\t\t\tPORT50_FN6),\n\tPINMUX_DATA(IRQ29_PORT50_MARK,\t\tPORT50_FN0,\tMSEL1CR_29_1),\n\n\t \n\tPINMUX_DATA(LCD0_D7_MARK,\t\tPORT51_FN1),\n\tPINMUX_DATA(KEYOUT0_MARK,\t\tPORT51_FN3),\n\tPINMUX_DATA(DV_D7_MARK,\t\t\tPORT51_FN6),\n\n\t \n\tPINMUX_DATA(LCD0_D6_MARK,\t\tPORT52_FN1),\n\tPINMUX_DATA(KEYOUT1_MARK,\t\tPORT52_FN3),\n\tPINMUX_DATA(DV_D6_MARK,\t\t\tPORT52_FN6),\n\n\t \n\tPINMUX_DATA(LCD0_D5_MARK,\t\tPORT53_FN1),\n\tPINMUX_DATA(KEYOUT2_MARK,\t\tPORT53_FN3),\n\tPINMUX_DATA(DV_D5_MARK,\t\t\tPORT53_FN6),\n\n\t \n\tPINMUX_DATA(LCD0_D4_MARK,\t\tPORT54_FN1),\n\tPINMUX_DATA(KEYOUT3_MARK,\t\tPORT54_FN3),\n\tPINMUX_DATA(DV_D4_MARK,\t\t\tPORT54_FN6),\n\n\t \n\tPINMUX_DATA(LCD0_D3_MARK,\t\tPORT55_FN1),\n\tPINMUX_DATA(KEYOUT4_MARK,\t\tPORT55_FN3),\n\tPINMUX_DATA(KEYIN3_PORT55_MARK,\t\tPORT55_FN4,\tMSEL4CR_18_1),\n\tPINMUX_DATA(DV_D3_MARK,\t\t\tPORT55_FN6),\n\n\t \n\tPINMUX_DATA(LCD0_D2_MARK,\t\tPORT56_FN1),\n\tPINMUX_DATA(KEYOUT5_MARK,\t\tPORT56_FN3),\n\tPINMUX_DATA(KEYIN2_PORT56_MARK,\t\tPORT56_FN4,\tMSEL4CR_18_1),\n\tPINMUX_DATA(DV_D2_MARK,\t\t\tPORT56_FN6),\n\tPINMUX_DATA(IRQ28_PORT56_MARK,\t\tPORT56_FN0,\tMSEL1CR_28_1),\n\n\t \n\tPINMUX_DATA(LCD0_D1_MARK,\t\tPORT57_FN1),\n\tPINMUX_DATA(KEYOUT6_MARK,\t\tPORT57_FN3),\n\tPINMUX_DATA(KEYIN1_PORT57_MARK,\t\tPORT57_FN4,\tMSEL4CR_18_1),\n\tPINMUX_DATA(DV_D1_MARK,\t\t\tPORT57_FN6),\n\tPINMUX_DATA(IRQ27_PORT57_MARK,\t\tPORT57_FN0,\tMSEL1CR_27_1),\n\n\t \n\tPINMUX_DATA(LCD0_D0_MARK,\t\tPORT58_FN1,\tMSEL3CR_6_0),\n\tPINMUX_DATA(KEYOUT7_MARK,\t\tPORT58_FN3),\n\tPINMUX_DATA(KEYIN0_PORT58_MARK,\t\tPORT58_FN4,\tMSEL4CR_18_1),\n\tPINMUX_DATA(DV_D0_MARK,\t\t\tPORT58_FN6),\n\tPINMUX_DATA(IRQ26_PORT58_MARK,\t\tPORT58_FN0,\tMSEL1CR_26_1),\n\n\t \n\tPINMUX_DATA(LCD0_VCPWC_MARK,\t\tPORT59_FN1),\n\tPINMUX_DATA(BBIF2_TSCK2_PORT59_MARK,\tPORT59_FN2,\tMSEL5CR_0_0),\n\tPINMUX_DATA(RSPI_MOSI_A_MARK,\t\tPORT59_FN6),\n\n\t \n\tPINMUX_DATA(LCD0_VEPWC_MARK,\t\tPORT60_FN1),\n\tPINMUX_DATA(BBIF2_RXD2_PORT60_MARK,\tPORT60_FN2,\tMSEL5CR_0_0),\n\tPINMUX_DATA(RSPI_MISO_A_MARK,\t\tPORT60_FN6),\n\n\t \n\tPINMUX_DATA(LCD0_DON_MARK,\t\tPORT61_FN1),\n\tPINMUX_DATA(MSIOF2_TXD_MARK,\t\tPORT61_FN2),\n\n\t \n\tPINMUX_DATA(LCD0_DCK_MARK,\t\tPORT62_FN1),\n\tPINMUX_DATA(LCD0_WR_MARK,\t\tPORT62_FN4),\n\tPINMUX_DATA(DV_CLK_MARK,\t\tPORT62_FN6),\n\tPINMUX_DATA(IRQ15_PORT62_MARK,\t\tPORT62_FN0,\tMSEL1CR_15_1),\n\n\t \n\tPINMUX_DATA(LCD0_VSYN_MARK,\t\tPORT63_FN1),\n\tPINMUX_DATA(DV_VSYNC_MARK,\t\tPORT63_FN6),\n\tPINMUX_DATA(IRQ14_PORT63_MARK,\t\tPORT63_FN0,\tMSEL1CR_14_1),\n\n\t \n\tPINMUX_DATA(LCD0_HSYN_MARK,\t\tPORT64_FN1),\n\tPINMUX_DATA(LCD0_CS_MARK,\t\tPORT64_FN4),\n\tPINMUX_DATA(DV_HSYNC_MARK,\t\tPORT64_FN6),\n\tPINMUX_DATA(IRQ13_PORT64_MARK,\t\tPORT64_FN0,\tMSEL1CR_13_1),\n\n\t \n\tPINMUX_DATA(LCD0_DISP_MARK,\t\tPORT65_FN1),\n\tPINMUX_DATA(MSIOF2_TSCK_MARK,\t\tPORT65_FN2),\n\tPINMUX_DATA(LCD0_RS_MARK,\t\tPORT65_FN4),\n\n\t \n\tPINMUX_DATA(MEMC_INT_MARK,\t\tPORT66_FN1),\n\tPINMUX_DATA(TPU0TO2_PORT66_MARK,\tPORT66_FN3,\tMSEL5CR_25_0),\n\tPINMUX_DATA(MMC0_CLK_PORT66_MARK,\tPORT66_FN4,\tMSEL4CR_15_0),\n\tPINMUX_DATA(SDHI1_CLK_MARK,\t\tPORT66_FN6),\n\n\t \n\tPINMUX_DATA(MEMC_CS0_MARK,\t\tPORT67_FN1),\n\tPINMUX_DATA(MEMC_AD8_MARK,\t\tPORT68_FN1),\n\tPINMUX_DATA(MEMC_AD9_MARK,\t\tPORT69_FN1),\n\tPINMUX_DATA(MEMC_AD10_MARK,\t\tPORT70_FN1),\n\tPINMUX_DATA(MEMC_AD11_MARK,\t\tPORT71_FN1),\n\tPINMUX_DATA(MEMC_AD12_MARK,\t\tPORT72_FN1),\n\tPINMUX_DATA(MEMC_AD13_MARK,\t\tPORT73_FN1),\n\n\t \n\tPINMUX_DATA(MSIOF1_SS1_PORT67_MARK,\tPORT67_FN2,\tMSEL4CR_10_1),\n\tPINMUX_DATA(MSIOF1_RSCK_MARK,\t\tPORT68_FN2),\n\tPINMUX_DATA(MSIOF1_RSYNC_MARK,\t\tPORT69_FN2),\n\tPINMUX_DATA(MSIOF1_MCK0_MARK,\t\tPORT70_FN2),\n\tPINMUX_DATA(MSIOF1_MCK1_MARK,\t\tPORT71_FN2),\n\tPINMUX_DATA(MSIOF1_TSCK_PORT72_MARK,\tPORT72_FN2,\tMSEL4CR_10_1),\n\tPINMUX_DATA(MSIOF1_TSYNC_PORT73_MARK,\tPORT73_FN2,\tMSEL4CR_10_1),\n\n\t \n\tPINMUX_DATA(MMC0_CMD_PORT67_MARK,\tPORT67_FN4,\tMSEL4CR_15_0),\n\tPINMUX_DATA(MMC0_D0_PORT68_MARK,\tPORT68_FN4,\tMSEL4CR_15_0),\n\tPINMUX_DATA(MMC0_D1_PORT69_MARK,\tPORT69_FN4,\tMSEL4CR_15_0),\n\tPINMUX_DATA(MMC0_D2_PORT70_MARK,\tPORT70_FN4,\tMSEL4CR_15_0),\n\tPINMUX_DATA(MMC0_D3_PORT71_MARK,\tPORT71_FN4,\tMSEL4CR_15_0),\n\tPINMUX_DATA(MMC0_D4_PORT72_MARK,\tPORT72_FN4,\tMSEL4CR_15_0),\n\tPINMUX_DATA(MMC0_D5_PORT73_MARK,\tPORT73_FN4,\tMSEL4CR_15_0),\n\n\t \n\tPINMUX_DATA(SDHI1_CMD_MARK,\t\tPORT67_FN6),\n\tPINMUX_DATA(SDHI1_D0_MARK,\t\tPORT68_FN6),\n\tPINMUX_DATA(SDHI1_D1_MARK,\t\tPORT69_FN6),\n\tPINMUX_DATA(SDHI1_D2_MARK,\t\tPORT70_FN6),\n\tPINMUX_DATA(SDHI1_D3_MARK,\t\tPORT71_FN6),\n\tPINMUX_DATA(SDHI1_CD_MARK,\t\tPORT72_FN6),\n\tPINMUX_DATA(SDHI1_WP_MARK,\t\tPORT73_FN6),\n\n\t \n\tPINMUX_DATA(IRQ20_MARK,\t\t\tPORT67_FN0),\n\tPINMUX_DATA(IRQ16_PORT68_MARK,\t\tPORT68_FN0,\tMSEL1CR_16_0),\n\tPINMUX_DATA(IRQ17_MARK,\t\t\tPORT69_FN0),\n\tPINMUX_DATA(IRQ18_MARK,\t\t\tPORT70_FN0),\n\tPINMUX_DATA(IRQ19_MARK,\t\t\tPORT71_FN0),\n\n\t \n\tPINMUX_DATA(MEMC_AD14_MARK,\t\tPORT74_FN1),\n\tPINMUX_DATA(MSIOF1_TXD_PORT74_MARK,\tPORT74_FN2,\tMSEL4CR_10_1),\n\tPINMUX_DATA(MMC0_D6_PORT74_MARK,\tPORT74_FN4,\tMSEL4CR_15_0),\n\tPINMUX_DATA(STP1_IPD7_MARK,\t\tPORT74_FN6),\n\tPINMUX_DATA(LCD1_D21_MARK,\t\tPORT74_FN7),\n\n\t \n\tPINMUX_DATA(MEMC_AD15_MARK,\t\tPORT75_FN1),\n\tPINMUX_DATA(MSIOF1_RXD_PORT75_MARK,\tPORT75_FN2,\tMSEL4CR_10_1),\n\tPINMUX_DATA(MMC0_D7_PORT75_MARK,\tPORT75_FN4,\tMSEL4CR_15_0),\n\tPINMUX_DATA(STP1_IPD6_MARK,\t\tPORT75_FN6),\n\tPINMUX_DATA(LCD1_D20_MARK,\t\tPORT75_FN7),\n\n\t \n\tPINMUX_DATA(SDHI0_CMD_MARK,\t\tPORT76_FN1),\n\tPINMUX_DATA(SDHI0_D0_MARK,\t\tPORT77_FN1),\n\tPINMUX_DATA(SDHI0_D1_MARK,\t\tPORT78_FN1),\n\tPINMUX_DATA(SDHI0_D2_MARK,\t\tPORT79_FN1),\n\tPINMUX_DATA(SDHI0_D3_MARK,\t\tPORT80_FN1),\n\n\t \n\tPINMUX_DATA(SDHI0_CD_MARK,\t\tPORT81_FN1),\n\tPINMUX_DATA(IRQ26_PORT81_MARK,\t\tPORT81_FN0,\tMSEL1CR_26_0),\n\n\t \n\tPINMUX_DATA(SDHI0_CLK_MARK,\t\tPORT82_FN1),\n\tPINMUX_DATA(SDHI0_WP_MARK,\t\tPORT83_FN1),\n\tPINMUX_DATA(RESETOUTS_MARK,\t\tPORT84_FN1),\n\tPINMUX_DATA(USB0_PPON_MARK,\t\tPORT85_FN1),\n\tPINMUX_DATA(USB0_OCI_MARK,\t\tPORT86_FN1),\n\tPINMUX_DATA(USB1_PPON_MARK,\t\tPORT87_FN1),\n\tPINMUX_DATA(USB1_OCI_MARK,\t\tPORT88_FN1),\n\n\t \n\tPINMUX_DATA(DREQ0_MARK,\t\t\tPORT89_FN1),\n\tPINMUX_DATA(BBIF2_TSCK2_PORT89_MARK,\tPORT89_FN2,\tMSEL5CR_0_1),\n\tPINMUX_DATA(RSPI_SSL3_A_MARK,\t\tPORT89_FN6),\n\n\t \n\tPINMUX_DATA(DACK0_MARK,\t\t\tPORT90_FN1),\n\tPINMUX_DATA(BBIF2_RXD2_PORT90_MARK,\tPORT90_FN2,\tMSEL5CR_0_1),\n\tPINMUX_DATA(RSPI_SSL2_A_MARK,\t\tPORT90_FN6),\n\tPINMUX_DATA(WAIT_PORT90_MARK,\t\tPORT90_FN7,\tMSEL5CR_2_1),\n\n\t \n\tPINMUX_DATA(MEMC_AD0_MARK,\t\tPORT91_FN1),\n\tPINMUX_DATA(BBIF1_RXD_MARK,\t\tPORT91_FN2),\n\tPINMUX_DATA(SCIFA5_TXD_PORT91_MARK,\tPORT91_FN3,\tMSEL5CR_15_1,\tMSEL5CR_14_0),\n\tPINMUX_DATA(LCD1_D5_MARK,\t\tPORT91_FN7),\n\n\t \n\tPINMUX_DATA(MEMC_AD1_MARK,\t\tPORT92_FN1),\n\tPINMUX_DATA(BBIF1_TSYNC_MARK,\t\tPORT92_FN2),\n\tPINMUX_DATA(SCIFA5_RXD_PORT92_MARK,\tPORT92_FN3,\tMSEL5CR_15_1,\tMSEL5CR_14_0),\n\tPINMUX_DATA(STP0_IPD1_MARK,\t\tPORT92_FN6),\n\tPINMUX_DATA(LCD1_D6_MARK,\t\tPORT92_FN7),\n\n\t \n\tPINMUX_DATA(MEMC_AD2_MARK,\t\tPORT93_FN1),\n\tPINMUX_DATA(BBIF1_TSCK_MARK,\t\tPORT93_FN2),\n\tPINMUX_DATA(SCIFA4_TXD_PORT93_MARK,\tPORT93_FN3,\tMSEL5CR_12_1,\tMSEL5CR_11_0),\n\tPINMUX_DATA(STP0_IPD3_MARK,\t\tPORT93_FN6),\n\tPINMUX_DATA(LCD1_D8_MARK,\t\tPORT93_FN7),\n\n\t \n\tPINMUX_DATA(MEMC_AD3_MARK,\t\tPORT94_FN1),\n\tPINMUX_DATA(BBIF1_TXD_MARK,\t\tPORT94_FN2),\n\tPINMUX_DATA(SCIFA4_RXD_PORT94_MARK,\tPORT94_FN3,\tMSEL5CR_12_1,\tMSEL5CR_11_0),\n\tPINMUX_DATA(STP0_IPD4_MARK,\t\tPORT94_FN6),\n\tPINMUX_DATA(LCD1_D9_MARK,\t\tPORT94_FN7),\n\n\t \n\tPINMUX_DATA(MEMC_CS1_MARK,\t\tPORT95_FN1,\tMSEL4CR_6_0),\n\tPINMUX_DATA(MEMC_A1_MARK,\t\tPORT95_FN1,\tMSEL4CR_6_1),\n\n\tPINMUX_DATA(SCIFA2_CTS_MARK,\t\tPORT95_FN2),\n\tPINMUX_DATA(SIM_RST_MARK,\t\tPORT95_FN4),\n\tPINMUX_DATA(VIO0_D14_PORT95_MARK,\tPORT95_FN7,\tMSEL5CR_27_1),\n\tPINMUX_DATA(IRQ22_MARK,\t\t\tPORT95_FN0),\n\n\t \n\tPINMUX_DATA(MEMC_ADV_MARK,\t\tPORT96_FN1,\tMSEL4CR_6_0),\n\tPINMUX_DATA(MEMC_DREQ0_MARK,\t\tPORT96_FN1,\tMSEL4CR_6_1),\n\n\tPINMUX_DATA(SCIFA2_RTS_MARK,\t\tPORT96_FN2),\n\tPINMUX_DATA(SIM_CLK_MARK,\t\tPORT96_FN4),\n\tPINMUX_DATA(VIO0_D15_PORT96_MARK,\tPORT96_FN7,\tMSEL5CR_27_1),\n\tPINMUX_DATA(IRQ23_MARK,\t\t\tPORT96_FN0),\n\n\t \n\tPINMUX_DATA(MEMC_AD4_MARK,\t\tPORT97_FN1),\n\tPINMUX_DATA(BBIF1_RSCK_MARK,\t\tPORT97_FN2),\n\tPINMUX_DATA(LCD1_CS_MARK,\t\tPORT97_FN6),\n\tPINMUX_DATA(LCD1_HSYN_MARK,\t\tPORT97_FN7),\n\tPINMUX_DATA(IRQ12_PORT97_MARK,\t\tPORT97_FN0,\tMSEL1CR_12_0),\n\n\t \n\tPINMUX_DATA(MEMC_AD5_MARK,\t\tPORT98_FN1),\n\tPINMUX_DATA(BBIF1_RSYNC_MARK,\t\tPORT98_FN2),\n\tPINMUX_DATA(LCD1_VSYN_MARK,\t\tPORT98_FN7),\n\tPINMUX_DATA(IRQ13_PORT98_MARK,\t\tPORT98_FN0,\tMSEL1CR_13_0),\n\n\t \n\tPINMUX_DATA(MEMC_AD6_MARK,\t\tPORT99_FN1),\n\tPINMUX_DATA(BBIF1_FLOW_MARK,\t\tPORT99_FN2),\n\tPINMUX_DATA(LCD1_WR_MARK,\t\tPORT99_FN6),\n\tPINMUX_DATA(LCD1_DCK_MARK,\t\tPORT99_FN7),\n\tPINMUX_DATA(IRQ14_PORT99_MARK,\t\tPORT99_FN0,\tMSEL1CR_14_0),\n\n\t \n\tPINMUX_DATA(MEMC_AD7_MARK,\t\tPORT100_FN1),\n\tPINMUX_DATA(BBIF1_RX_FLOW_N_MARK,\tPORT100_FN2),\n\tPINMUX_DATA(LCD1_DON_MARK,\t\tPORT100_FN7),\n\tPINMUX_DATA(IRQ15_PORT100_MARK,\t\tPORT100_FN0,\tMSEL1CR_15_0),\n\n\t \n\tPINMUX_DATA(FCE0_MARK,\t\t\tPORT101_FN1),\n\n\t \n\tPINMUX_DATA(FRB_MARK,\t\t\tPORT102_FN1),\n\tPINMUX_DATA(LCD0_LCLK_PORT102_MARK,\tPORT102_FN4,\tMSEL5CR_6_0),\n\n\t \n\tPINMUX_DATA(CS5B_MARK,\t\t\tPORT103_FN1),\n\tPINMUX_DATA(FCE1_MARK,\t\t\tPORT103_FN2),\n\tPINMUX_DATA(MMC1_CLK_PORT103_MARK,\tPORT103_FN3,\tMSEL4CR_15_1),\n\n\t \n\tPINMUX_DATA(CS6A_MARK,\t\t\tPORT104_FN1),\n\tPINMUX_DATA(MMC1_CMD_PORT104_MARK,\tPORT104_FN3,\tMSEL4CR_15_1),\n\tPINMUX_DATA(IRQ11_MARK,\t\t\tPORT104_FN0),\n\n\t \n\tPINMUX_DATA(CS5A_PORT105_MARK,\t\tPORT105_FN1,\tMSEL5CR_2_0),\n\tPINMUX_DATA(SCIFA3_RTS_PORT105_MARK,\tPORT105_FN4,\tMSEL5CR_8_0),\n\n\t \n\tPINMUX_DATA(IOIS16_MARK,\t\tPORT106_FN1),\n\tPINMUX_DATA(IDE_EXBUF_ENB_MARK,\t\tPORT106_FN6),\n\n\t \n\tPINMUX_DATA(WE3_ICIOWR_MARK,\t\tPORT107_FN1),\n\tPINMUX_DATA(WE2_ICIORD_MARK,\t\tPORT108_FN1),\n\tPINMUX_DATA(CS0_MARK,\t\t\tPORT109_FN1),\n\tPINMUX_DATA(CS2_MARK,\t\t\tPORT110_FN1),\n\tPINMUX_DATA(CS4_MARK,\t\t\tPORT111_FN1),\n\tPINMUX_DATA(WE1_MARK,\t\t\tPORT112_FN1),\n\tPINMUX_DATA(WE0_FWE_MARK,\t\tPORT113_FN1),\n\tPINMUX_DATA(RDWR_MARK,\t\t\tPORT114_FN1),\n\tPINMUX_DATA(RD_FSC_MARK,\t\tPORT115_FN1),\n\n\t \n\tPINMUX_DATA(A25_MARK,\t\t\tPORT116_FN1),\n\tPINMUX_DATA(MSIOF0_SS2_MARK,\t\tPORT116_FN2),\n\tPINMUX_DATA(MSIOF1_SS2_PORT116_MARK,\tPORT116_FN3,\tMSEL4CR_10_0),\n\tPINMUX_DATA(SCIFA3_SCK_PORT116_MARK,\tPORT116_FN4,\tMSEL5CR_8_0),\n\tPINMUX_DATA(GPO1_MARK,\t\t\tPORT116_FN5),\n\n\t \n\tPINMUX_DATA(A24_MARK,\t\t\tPORT117_FN1),\n\tPINMUX_DATA(MSIOF0_SS1_MARK,\t\tPORT117_FN2),\n\tPINMUX_DATA(MSIOF1_SS1_PORT117_MARK,\tPORT117_FN3,\tMSEL4CR_10_0),\n\tPINMUX_DATA(SCIFA3_CTS_PORT117_MARK,\tPORT117_FN4,\tMSEL5CR_8_0),\n\tPINMUX_DATA(GPO0_MARK,\t\t\tPORT117_FN5),\n\n\t \n\tPINMUX_DATA(A23_MARK,\t\t\tPORT118_FN1),\n\tPINMUX_DATA(MSIOF0_MCK1_MARK,\t\tPORT118_FN2),\n\tPINMUX_DATA(MSIOF1_RXD_PORT118_MARK,\tPORT118_FN3,\tMSEL4CR_10_0),\n\tPINMUX_DATA(GPI1_MARK,\t\t\tPORT118_FN5),\n\tPINMUX_DATA(IRQ9_PORT118_MARK,\t\tPORT118_FN0,\tMSEL1CR_9_0),\n\n\t \n\tPINMUX_DATA(A22_MARK,\t\t\tPORT119_FN1),\n\tPINMUX_DATA(MSIOF0_MCK0_MARK,\t\tPORT119_FN2),\n\tPINMUX_DATA(MSIOF1_TXD_PORT119_MARK,\tPORT119_FN3,\tMSEL4CR_10_0),\n\tPINMUX_DATA(GPI0_MARK,\t\t\tPORT119_FN5),\n\tPINMUX_DATA(IRQ8_MARK,\t\t\tPORT119_FN0),\n\n\t \n\tPINMUX_DATA(A21_MARK,\t\t\tPORT120_FN1),\n\tPINMUX_DATA(MSIOF0_RSYNC_MARK,\t\tPORT120_FN2),\n\tPINMUX_DATA(MSIOF1_TSYNC_PORT120_MARK,\tPORT120_FN3,\tMSEL4CR_10_0),\n\tPINMUX_DATA(IRQ7_PORT120_MARK,\t\tPORT120_FN0,\tMSEL1CR_7_1),\n\n\t \n\tPINMUX_DATA(A20_MARK,\t\t\tPORT121_FN1),\n\tPINMUX_DATA(MSIOF0_RSCK_MARK,\t\tPORT121_FN2),\n\tPINMUX_DATA(MSIOF1_TSCK_PORT121_MARK,\tPORT121_FN3,\tMSEL4CR_10_0),\n\tPINMUX_DATA(IRQ6_PORT121_MARK,\t\tPORT121_FN0,\tMSEL1CR_6_0),\n\n\t \n\tPINMUX_DATA(A19_MARK,\t\t\tPORT122_FN1),\n\tPINMUX_DATA(MSIOF0_RXD_MARK,\t\tPORT122_FN2),\n\n\t \n\tPINMUX_DATA(A18_MARK,\t\t\tPORT123_FN1),\n\tPINMUX_DATA(MSIOF0_TSCK_MARK,\t\tPORT123_FN2),\n\n\t \n\tPINMUX_DATA(A17_MARK,\t\t\tPORT124_FN1),\n\tPINMUX_DATA(MSIOF0_TSYNC_MARK,\t\tPORT124_FN2),\n\n\t \n\tPINMUX_DATA(A16_MARK,\t\t\tPORT125_FN1),\n\tPINMUX_DATA(A15_MARK,\t\t\tPORT126_FN1),\n\tPINMUX_DATA(A14_MARK,\t\t\tPORT127_FN1),\n\tPINMUX_DATA(A13_MARK,\t\t\tPORT128_FN1),\n\tPINMUX_DATA(A12_MARK,\t\t\tPORT129_FN1),\n\tPINMUX_DATA(A11_MARK,\t\t\tPORT130_FN1),\n\tPINMUX_DATA(A10_MARK,\t\t\tPORT131_FN1),\n\tPINMUX_DATA(A9_MARK,\t\t\tPORT132_FN1),\n\tPINMUX_DATA(A8_MARK,\t\t\tPORT133_FN1),\n\tPINMUX_DATA(A7_MARK,\t\t\tPORT134_FN1),\n\tPINMUX_DATA(A6_MARK,\t\t\tPORT135_FN1),\n\tPINMUX_DATA(A5_FCDE_MARK,\t\tPORT136_FN1),\n\tPINMUX_DATA(A4_FOE_MARK,\t\tPORT137_FN1),\n\tPINMUX_DATA(A3_MARK,\t\t\tPORT138_FN1),\n\tPINMUX_DATA(A2_MARK,\t\t\tPORT139_FN1),\n\tPINMUX_DATA(A1_MARK,\t\t\tPORT140_FN1),\n\tPINMUX_DATA(CKO_MARK,\t\t\tPORT141_FN1),\n\n\t \n\tPINMUX_DATA(D15_NAF15_MARK,\t\tPORT142_FN1),\n\tPINMUX_DATA(D14_NAF14_MARK,\t\tPORT143_FN1),\n\tPINMUX_DATA(D13_NAF13_MARK,\t\tPORT144_FN1),\n\tPINMUX_DATA(D12_NAF12_MARK,\t\tPORT145_FN1),\n\tPINMUX_DATA(D11_NAF11_MARK,\t\tPORT146_FN1),\n\tPINMUX_DATA(D10_NAF10_MARK,\t\tPORT147_FN1),\n\tPINMUX_DATA(D9_NAF9_MARK,\t\tPORT148_FN1),\n\tPINMUX_DATA(D8_NAF8_MARK,\t\tPORT149_FN1),\n\tPINMUX_DATA(D7_NAF7_MARK,\t\tPORT150_FN1),\n\tPINMUX_DATA(D6_NAF6_MARK,\t\tPORT151_FN1),\n\tPINMUX_DATA(D5_NAF5_MARK,\t\tPORT152_FN1),\n\tPINMUX_DATA(D4_NAF4_MARK,\t\tPORT153_FN1),\n\tPINMUX_DATA(D3_NAF3_MARK,\t\tPORT154_FN1),\n\tPINMUX_DATA(D2_NAF2_MARK,\t\tPORT155_FN1),\n\tPINMUX_DATA(D1_NAF1_MARK,\t\tPORT156_FN1),\n\tPINMUX_DATA(D0_NAF0_MARK,\t\tPORT157_FN1),\n\n\t \n\tPINMUX_DATA(MMC1_D7_PORT142_MARK,\tPORT142_FN3,\tMSEL4CR_15_1),\n\tPINMUX_DATA(MMC1_D6_PORT143_MARK,\tPORT143_FN3,\tMSEL4CR_15_1),\n\tPINMUX_DATA(MMC1_D5_PORT144_MARK,\tPORT144_FN3,\tMSEL4CR_15_1),\n\tPINMUX_DATA(MMC1_D4_PORT145_MARK,\tPORT145_FN3,\tMSEL4CR_15_1),\n\tPINMUX_DATA(MMC1_D3_PORT146_MARK,\tPORT146_FN3,\tMSEL4CR_15_1),\n\tPINMUX_DATA(MMC1_D2_PORT147_MARK,\tPORT147_FN3,\tMSEL4CR_15_1),\n\tPINMUX_DATA(MMC1_D1_PORT148_MARK,\tPORT148_FN3,\tMSEL4CR_15_1),\n\tPINMUX_DATA(MMC1_D0_PORT149_MARK,\tPORT149_FN3,\tMSEL4CR_15_1),\n\n\t \n\tPINMUX_DATA(D31_MARK,\t\t\tPORT158_FN1),\n\tPINMUX_DATA(SCIFA3_SCK_PORT158_MARK,\tPORT158_FN2,\tMSEL5CR_8_1),\n\tPINMUX_DATA(RMII_REF125CK_MARK,\t\tPORT158_FN3),\n\tPINMUX_DATA(LCD0_D21_PORT158_MARK,\tPORT158_FN4,\tMSEL5CR_6_1),\n\tPINMUX_DATA(IRDA_FIRSEL_MARK,\t\tPORT158_FN5),\n\tPINMUX_DATA(IDE_D15_MARK,\t\tPORT158_FN6),\n\n\t \n\tPINMUX_DATA(D30_MARK,\t\t\tPORT159_FN1),\n\tPINMUX_DATA(SCIFA3_RXD_PORT159_MARK,\tPORT159_FN2,\tMSEL5CR_8_1),\n\tPINMUX_DATA(RMII_REF50CK_MARK,\t\tPORT159_FN3),\n\tPINMUX_DATA(LCD0_D23_PORT159_MARK,\tPORT159_FN4,\tMSEL5CR_6_1),\n\tPINMUX_DATA(IDE_D14_MARK,\t\tPORT159_FN6),\n\n\t \n\tPINMUX_DATA(D29_MARK,\t\t\tPORT160_FN1),\n\tPINMUX_DATA(SCIFA3_TXD_PORT160_MARK,\tPORT160_FN2,\tMSEL5CR_8_1),\n\tPINMUX_DATA(LCD0_D22_PORT160_MARK,\tPORT160_FN4,\tMSEL5CR_6_1),\n\tPINMUX_DATA(VIO1_HD_MARK,\t\tPORT160_FN5),\n\tPINMUX_DATA(IDE_D13_MARK,\t\tPORT160_FN6),\n\n\t \n\tPINMUX_DATA(D28_MARK,\t\t\tPORT161_FN1),\n\tPINMUX_DATA(SCIFA3_RTS_PORT161_MARK,\tPORT161_FN2,\tMSEL5CR_8_1),\n\tPINMUX_DATA(ET_RX_DV_MARK,\t\tPORT161_FN3),\n\tPINMUX_DATA(LCD0_D20_PORT161_MARK,\tPORT161_FN4,\tMSEL5CR_6_1),\n\tPINMUX_DATA(IRDA_IN_MARK,\t\tPORT161_FN5),\n\tPINMUX_DATA(IDE_D12_MARK,\t\tPORT161_FN6),\n\n\t \n\tPINMUX_DATA(D27_MARK,\t\t\tPORT162_FN1),\n\tPINMUX_DATA(SCIFA3_CTS_PORT162_MARK,\tPORT162_FN2,\tMSEL5CR_8_1),\n\tPINMUX_DATA(LCD0_D19_PORT162_MARK,\tPORT162_FN4,\tMSEL5CR_6_1),\n\tPINMUX_DATA(IRDA_OUT_MARK,\t\tPORT162_FN5),\n\tPINMUX_DATA(IDE_D11_MARK,\t\tPORT162_FN6),\n\n\t \n\tPINMUX_DATA(D26_MARK,\t\t\tPORT163_FN1),\n\tPINMUX_DATA(MSIOF2_SS2_MARK,\t\tPORT163_FN2),\n\tPINMUX_DATA(ET_COL_MARK,\t\tPORT163_FN3),\n\tPINMUX_DATA(LCD0_D18_PORT163_MARK,\tPORT163_FN4,\tMSEL5CR_6_1),\n\tPINMUX_DATA(IROUT_MARK,\t\t\tPORT163_FN5),\n\tPINMUX_DATA(IDE_D10_MARK,\t\tPORT163_FN6),\n\n\t \n\tPINMUX_DATA(D25_MARK,\t\t\tPORT164_FN1),\n\tPINMUX_DATA(MSIOF2_TSYNC_MARK,\t\tPORT164_FN2),\n\tPINMUX_DATA(ET_PHY_INT_MARK,\t\tPORT164_FN3),\n\tPINMUX_DATA(LCD0_RD_MARK,\t\tPORT164_FN4),\n\tPINMUX_DATA(IDE_D9_MARK,\t\tPORT164_FN6),\n\n\t \n\tPINMUX_DATA(D24_MARK,\t\t\tPORT165_FN1),\n\tPINMUX_DATA(MSIOF2_RXD_MARK,\t\tPORT165_FN2),\n\tPINMUX_DATA(LCD0_LCLK_PORT165_MARK,\tPORT165_FN4,\tMSEL5CR_6_1),\n\tPINMUX_DATA(IDE_D8_MARK,\t\tPORT165_FN6),\n\n\t \n\tPINMUX_DATA(D21_MARK,\t\t\tPORT166_FN1),\n\tPINMUX_DATA(D20_MARK,\t\t\tPORT167_FN1),\n\tPINMUX_DATA(D19_MARK,\t\t\tPORT168_FN1),\n\tPINMUX_DATA(D18_MARK,\t\t\tPORT169_FN1),\n\tPINMUX_DATA(D17_MARK,\t\t\tPORT170_FN1),\n\tPINMUX_DATA(D16_MARK,\t\t\tPORT171_FN1),\n\n\t \n\tPINMUX_DATA(ET_ETXD5_MARK,\t\tPORT166_FN3),\n\tPINMUX_DATA(ET_ETXD4_MARK,\t\tPORT167_FN3),\n\tPINMUX_DATA(ET_ETXD3_MARK,\t\tPORT168_FN3),\n\tPINMUX_DATA(ET_ETXD2_MARK,\t\tPORT169_FN3),\n\tPINMUX_DATA(ET_ETXD1_MARK,\t\tPORT170_FN3),\n\tPINMUX_DATA(ET_ETXD0_MARK,\t\tPORT171_FN3),\n\n\t \n\tPINMUX_DATA(IDE_D5_MARK,\t\tPORT166_FN6),\n\tPINMUX_DATA(IDE_D4_MARK,\t\tPORT167_FN6),\n\tPINMUX_DATA(IDE_D3_MARK,\t\tPORT168_FN6),\n\tPINMUX_DATA(IDE_D2_MARK,\t\tPORT169_FN6),\n\tPINMUX_DATA(IDE_D1_MARK,\t\tPORT170_FN6),\n\tPINMUX_DATA(IDE_D0_MARK,\t\tPORT171_FN6),\n\n\t \n\tPINMUX_DATA(IRQ31_PORT167_MARK,\t\tPORT167_FN0,\tMSEL1CR_31_0),\n\tPINMUX_DATA(IRQ27_PORT168_MARK,\t\tPORT168_FN0,\tMSEL1CR_27_0),\n\tPINMUX_DATA(IRQ28_PORT169_MARK,\t\tPORT169_FN0,\tMSEL1CR_28_0),\n\tPINMUX_DATA(IRQ29_PORT170_MARK,\t\tPORT170_FN0,\tMSEL1CR_29_0),\n\tPINMUX_DATA(IRQ30_PORT171_MARK,\t\tPORT171_FN0,\tMSEL1CR_30_0),\n\n\t \n\tPINMUX_DATA(D23_MARK,\t\t\tPORT172_FN1),\n\tPINMUX_DATA(SCIFB_RTS_PORT172_MARK,\tPORT172_FN2,\tMSEL5CR_17_1),\n\tPINMUX_DATA(ET_ETXD7_MARK,\t\tPORT172_FN3),\n\tPINMUX_DATA(IDE_D7_MARK,\t\tPORT172_FN6),\n\tPINMUX_DATA(IRQ4_PORT172_MARK,\t\tPORT172_FN0,\tMSEL1CR_4_1),\n\n\t \n\tPINMUX_DATA(D22_MARK,\t\t\tPORT173_FN1),\n\tPINMUX_DATA(SCIFB_CTS_PORT173_MARK,\tPORT173_FN2,\tMSEL5CR_17_1),\n\tPINMUX_DATA(ET_ETXD6_MARK,\t\tPORT173_FN3),\n\tPINMUX_DATA(IDE_D6_MARK,\t\tPORT173_FN6),\n\tPINMUX_DATA(IRQ6_PORT173_MARK,\t\tPORT173_FN0,\tMSEL1CR_6_1),\n\n\t \n\tPINMUX_DATA(A26_MARK,\t\t\tPORT174_FN1),\n\tPINMUX_DATA(MSIOF0_TXD_MARK,\t\tPORT174_FN2),\n\tPINMUX_DATA(ET_RX_CLK_MARK,\t\tPORT174_FN3),\n\tPINMUX_DATA(SCIFA3_RXD_PORT174_MARK,\tPORT174_FN4,\tMSEL5CR_8_0),\n\n\t \n\tPINMUX_DATA(A0_MARK,\t\t\tPORT175_FN1),\n\tPINMUX_DATA(BS_MARK,\t\t\tPORT175_FN2),\n\tPINMUX_DATA(ET_WOL_MARK,\t\tPORT175_FN3),\n\tPINMUX_DATA(SCIFA3_TXD_PORT175_MARK,\tPORT175_FN4,\tMSEL5CR_8_0),\n\n\t \n\tPINMUX_DATA(ET_GTX_CLK_MARK,\t\tPORT176_FN3),\n\n\t \n\tPINMUX_DATA(WAIT_PORT177_MARK,\t\tPORT177_FN1,\tMSEL5CR_2_0),\n\tPINMUX_DATA(ET_LINK_MARK,\t\tPORT177_FN3),\n\tPINMUX_DATA(IDE_IOWR_MARK,\t\tPORT177_FN6),\n\tPINMUX_DATA(SDHI2_WP_PORT177_MARK,\tPORT177_FN7,\tMSEL5CR_19_1),\n\n\t \n\tPINMUX_DATA(VIO0_D12_MARK,\t\tPORT178_FN1),\n\tPINMUX_DATA(VIO1_D4_MARK,\t\tPORT178_FN5),\n\tPINMUX_DATA(IDE_IORD_MARK,\t\tPORT178_FN6),\n\n\t \n\tPINMUX_DATA(VIO0_D11_MARK,\t\tPORT179_FN1),\n\tPINMUX_DATA(VIO1_D3_MARK,\t\tPORT179_FN5),\n\tPINMUX_DATA(IDE_IORDY_MARK,\t\tPORT179_FN6),\n\n\t \n\tPINMUX_DATA(VIO0_D10_MARK,\t\tPORT180_FN1),\n\tPINMUX_DATA(TPU0TO3_MARK,\t\tPORT180_FN4),\n\tPINMUX_DATA(VIO1_D2_MARK,\t\tPORT180_FN5),\n\tPINMUX_DATA(IDE_INT_MARK,\t\tPORT180_FN6),\n\tPINMUX_DATA(IRQ24_MARK,\t\t\tPORT180_FN0),\n\n\t \n\tPINMUX_DATA(VIO0_D9_MARK,\t\tPORT181_FN1),\n\tPINMUX_DATA(VIO1_D1_MARK,\t\tPORT181_FN5),\n\tPINMUX_DATA(IDE_RST_MARK,\t\tPORT181_FN6),\n\n\t \n\tPINMUX_DATA(VIO0_D8_MARK,\t\tPORT182_FN1),\n\tPINMUX_DATA(VIO1_D0_MARK,\t\tPORT182_FN5),\n\tPINMUX_DATA(IDE_DIRECTION_MARK,\t\tPORT182_FN6),\n\n\t \n\tPINMUX_DATA(DREQ1_MARK,\t\t\tPORT183_FN1),\n\tPINMUX_DATA(BBIF2_TXD2_PORT183_MARK,\tPORT183_FN2,\tMSEL5CR_0_1),\n\tPINMUX_DATA(ET_TX_EN_MARK,\t\tPORT183_FN3),\n\n\t \n\tPINMUX_DATA(DACK1_MARK,\t\t\tPORT184_FN1),\n\tPINMUX_DATA(BBIF2_TSYNC2_PORT184_MARK,\tPORT184_FN2,\tMSEL5CR_0_1),\n\tPINMUX_DATA(ET_TX_CLK_MARK,\t\tPORT184_FN3),\n\n\t \n\tPINMUX_DATA(SCIFA1_SCK_MARK,\t\tPORT185_FN1),\n\tPINMUX_DATA(SCIFB_RTS_PORT186_MARK,\tPORT186_FN1,\tMSEL5CR_17_0),\n\tPINMUX_DATA(SCIFB_CTS_PORT187_MARK,\tPORT187_FN1,\tMSEL5CR_17_0),\n\tPINMUX_DATA(SCIFA0_SCK_MARK,\t\tPORT188_FN1),\n\tPINMUX_DATA(SCIFB_SCK_PORT190_MARK,\tPORT190_FN1,\tMSEL5CR_17_0),\n\tPINMUX_DATA(SCIFB_RXD_PORT191_MARK,\tPORT191_FN1,\tMSEL5CR_17_0),\n\tPINMUX_DATA(SCIFB_TXD_PORT192_MARK,\tPORT192_FN1,\tMSEL5CR_17_0),\n\n\t \n\tPINMUX_DATA(ET_ERXD0_MARK,\t\tPORT185_FN3),\n\tPINMUX_DATA(ET_ERXD1_MARK,\t\tPORT186_FN3),\n\tPINMUX_DATA(ET_ERXD2_MARK,\t\tPORT187_FN3),\n\tPINMUX_DATA(ET_ERXD3_MARK,\t\tPORT188_FN3),\n\tPINMUX_DATA(ET_ERXD4_MARK,\t\tPORT189_FN3),\n\tPINMUX_DATA(ET_ERXD5_MARK,\t\tPORT190_FN3),\n\tPINMUX_DATA(ET_ERXD6_MARK,\t\tPORT191_FN3),\n\tPINMUX_DATA(ET_ERXD7_MARK,\t\tPORT192_FN3),\n\n\t \n\tPINMUX_DATA(STP1_IPCLK_MARK,\t\tPORT185_FN6),\n\tPINMUX_DATA(STP1_IPD0_PORT186_MARK,\tPORT186_FN6,\tMSEL5CR_23_0),\n\tPINMUX_DATA(STP1_IPEN_PORT187_MARK,\tPORT187_FN6,\tMSEL5CR_23_0),\n\tPINMUX_DATA(STP1_IPSYNC_MARK,\t\tPORT188_FN6),\n\tPINMUX_DATA(STP0_IPCLK_MARK,\t\tPORT189_FN6),\n\tPINMUX_DATA(STP0_IPD0_MARK,\t\tPORT190_FN6),\n\tPINMUX_DATA(STP0_IPEN_MARK,\t\tPORT191_FN6),\n\tPINMUX_DATA(STP0_IPSYNC_MARK,\t\tPORT192_FN6),\n\n\t \n\tPINMUX_DATA(SCIFA0_CTS_MARK,\t\tPORT193_FN1),\n\tPINMUX_DATA(RMII_CRS_DV_MARK,\t\tPORT193_FN3),\n\tPINMUX_DATA(STP1_IPEN_PORT193_MARK,\tPORT193_FN6,\tMSEL5CR_23_1),  \n\tPINMUX_DATA(LCD1_D17_MARK,\t\tPORT193_FN7),\n\n\t \n\tPINMUX_DATA(SCIFA0_RTS_MARK,\t\tPORT194_FN1),\n\tPINMUX_DATA(RMII_RX_ER_MARK,\t\tPORT194_FN3),\n\tPINMUX_DATA(STP1_IPD0_PORT194_MARK,\tPORT194_FN6,\tMSEL5CR_23_1),  \n\tPINMUX_DATA(LCD1_D16_MARK,\t\tPORT194_FN7),\n\n\t \n\tPINMUX_DATA(SCIFA1_RXD_MARK,\t\tPORT195_FN1),\n\tPINMUX_DATA(RMII_RXD0_MARK,\t\tPORT195_FN3),\n\tPINMUX_DATA(STP1_IPD3_MARK,\t\tPORT195_FN6),\n\tPINMUX_DATA(LCD1_D15_MARK,\t\tPORT195_FN7),\n\n\t \n\tPINMUX_DATA(SCIFA1_TXD_MARK,\t\tPORT196_FN1),\n\tPINMUX_DATA(RMII_RXD1_MARK,\t\tPORT196_FN3),\n\tPINMUX_DATA(STP1_IPD2_MARK,\t\tPORT196_FN6),\n\tPINMUX_DATA(LCD1_D14_MARK,\t\tPORT196_FN7),\n\n\t \n\tPINMUX_DATA(SCIFA0_RXD_MARK,\t\tPORT197_FN1),\n\tPINMUX_DATA(VIO1_CLK_MARK,\t\tPORT197_FN5),\n\tPINMUX_DATA(STP1_IPD5_MARK,\t\tPORT197_FN6),\n\tPINMUX_DATA(LCD1_D19_MARK,\t\tPORT197_FN7),\n\n\t \n\tPINMUX_DATA(SCIFA0_TXD_MARK,\t\tPORT198_FN1),\n\tPINMUX_DATA(VIO1_VD_MARK,\t\tPORT198_FN5),\n\tPINMUX_DATA(STP1_IPD4_MARK,\t\tPORT198_FN6),\n\tPINMUX_DATA(LCD1_D18_MARK,\t\tPORT198_FN7),\n\n\t \n\tPINMUX_DATA(MEMC_NWE_MARK,\t\tPORT199_FN1),\n\tPINMUX_DATA(SCIFA2_SCK_PORT199_MARK,\tPORT199_FN2,\tMSEL5CR_7_1),\n\tPINMUX_DATA(RMII_TX_EN_MARK,\t\tPORT199_FN3),\n\tPINMUX_DATA(SIM_D_PORT199_MARK,\t\tPORT199_FN4,\tMSEL5CR_21_1),\n\tPINMUX_DATA(STP1_IPD1_MARK,\t\tPORT199_FN6),\n\tPINMUX_DATA(LCD1_D13_MARK,\t\tPORT199_FN7),\n\n\t \n\tPINMUX_DATA(MEMC_NOE_MARK,\t\tPORT200_FN1),\n\tPINMUX_DATA(SCIFA2_RXD_MARK,\t\tPORT200_FN2),\n\tPINMUX_DATA(RMII_TXD0_MARK,\t\tPORT200_FN3),\n\tPINMUX_DATA(STP0_IPD7_MARK,\t\tPORT200_FN6),\n\tPINMUX_DATA(LCD1_D12_MARK,\t\tPORT200_FN7),\n\n\t \n\tPINMUX_DATA(MEMC_WAIT_MARK,\t\tPORT201_FN1,\tMSEL4CR_6_0),\n\tPINMUX_DATA(MEMC_DREQ1_MARK,\t\tPORT201_FN1,\tMSEL4CR_6_1),\n\n\tPINMUX_DATA(SCIFA2_TXD_MARK,\t\tPORT201_FN2),\n\tPINMUX_DATA(RMII_TXD1_MARK,\t\tPORT201_FN3),\n\tPINMUX_DATA(STP0_IPD6_MARK,\t\tPORT201_FN6),\n\tPINMUX_DATA(LCD1_D11_MARK,\t\tPORT201_FN7),\n\n\t \n\tPINMUX_DATA(MEMC_BUSCLK_MARK,\t\tPORT202_FN1,\tMSEL4CR_6_0),\n\tPINMUX_DATA(MEMC_A0_MARK,\t\tPORT202_FN1,\tMSEL4CR_6_1),\n\n\tPINMUX_DATA(MSIOF1_SS2_PORT202_MARK,\tPORT202_FN2,\tMSEL4CR_10_1),\n\tPINMUX_DATA(RMII_MDC_MARK,\t\tPORT202_FN3),\n\tPINMUX_DATA(TPU0TO2_PORT202_MARK,\tPORT202_FN4,\tMSEL5CR_25_1),\n\tPINMUX_DATA(IDE_CS0_MARK,\t\tPORT202_FN6),\n\tPINMUX_DATA(SDHI2_CD_PORT202_MARK,\tPORT202_FN7,\tMSEL5CR_19_1),\n\tPINMUX_DATA(IRQ21_MARK,\t\t\tPORT202_FN0),\n\n\t \n\tPINMUX_DATA(SDHI2_CLK_MARK,\t\tPORT203_FN1),\n\tPINMUX_DATA(SDHI2_CMD_MARK,\t\tPORT204_FN1),\n\tPINMUX_DATA(SDHI2_D0_MARK,\t\tPORT205_FN1),\n\tPINMUX_DATA(SDHI2_D1_MARK,\t\tPORT206_FN1),\n\tPINMUX_DATA(SDHI2_D2_MARK,\t\tPORT207_FN1),\n\tPINMUX_DATA(SDHI2_D3_MARK,\t\tPORT208_FN1),\n\n\t \n\tPINMUX_DATA(ET_TX_ER_MARK,\t\tPORT203_FN3),\n\tPINMUX_DATA(ET_RX_ER_MARK,\t\tPORT204_FN3),\n\tPINMUX_DATA(ET_CRS_MARK,\t\tPORT205_FN3),\n\tPINMUX_DATA(ET_MDC_MARK,\t\tPORT206_FN3),\n\tPINMUX_DATA(ET_MDIO_MARK,\t\tPORT207_FN3),\n\tPINMUX_DATA(RMII_MDIO_MARK,\t\tPORT208_FN3),\n\n\t \n\tPINMUX_DATA(IDE_A2_MARK,\t\tPORT203_FN6),\n\tPINMUX_DATA(IDE_A1_MARK,\t\tPORT204_FN6),\n\tPINMUX_DATA(IDE_A0_MARK,\t\tPORT205_FN6),\n\tPINMUX_DATA(IDE_IODACK_MARK,\t\tPORT206_FN6),\n\tPINMUX_DATA(IDE_IODREQ_MARK,\t\tPORT207_FN6),\n\tPINMUX_DATA(IDE_CS1_MARK,\t\tPORT208_FN6),\n\n\t \n\tPINMUX_DATA(SCIFA4_TXD_PORT203_MARK,\tPORT203_FN7,\tMSEL5CR_12_0,\tMSEL5CR_11_1),\n\tPINMUX_DATA(SCIFA4_RXD_PORT204_MARK,\tPORT204_FN7,\tMSEL5CR_12_0,\tMSEL5CR_11_1),\n\tPINMUX_DATA(SCIFA4_SCK_PORT205_MARK,\tPORT205_FN7,\tMSEL5CR_10_1),\n\tPINMUX_DATA(SCIFA5_SCK_PORT206_MARK,\tPORT206_FN7,\tMSEL5CR_13_1),\n\tPINMUX_DATA(SCIFA5_RXD_PORT207_MARK,\tPORT207_FN7,\tMSEL5CR_15_0,\tMSEL5CR_14_1),\n\tPINMUX_DATA(SCIFA5_TXD_PORT208_MARK,\tPORT208_FN7,\tMSEL5CR_15_0,\tMSEL5CR_14_1),\n\n\t \n\tPINMUX_DATA(VBUS_MARK,\t\t\tPORT209_FN1),\n\tPINMUX_DATA(IRQ7_PORT209_MARK,\t\tPORT209_FN0,\tMSEL1CR_7_0),\n\n\t \n\tPINMUX_DATA(IRQ9_PORT210_MARK,\t\tPORT210_FN0,\tMSEL1CR_9_1),\n\tPINMUX_DATA(HDMI_HPD_MARK,\t\tPORT210_FN1),\n\n\t \n\tPINMUX_DATA(IRQ16_PORT211_MARK,\t\tPORT211_FN0,\tMSEL1CR_16_1),\n\tPINMUX_DATA(HDMI_CEC_MARK,\t\tPORT211_FN1),\n\n\t \n\tPINMUX_DATA(SDENC_CPG_MARK,\t\t\t\tMSEL4CR_19_0),\n\tPINMUX_DATA(SDENC_DV_CLKI_MARK,\t\t\t\tMSEL4CR_19_1),\n\n\t \n\tPINMUX_DATA(RESETP_PULLUP_MARK,\t\t\t\tMSEL4CR_4_0),\n\tPINMUX_DATA(RESETP_PLAIN_MARK,\t\t\t\tMSEL4CR_4_1),\n\n\t \n\tPINMUX_DATA(EDEBGREQ_PULLDOWN_MARK,\t\t\tMSEL4CR_1_0),\n\tPINMUX_DATA(EDEBGREQ_PULLUP_MARK,\t\t\tMSEL4CR_1_1),\n\n\tPINMUX_DATA(TRACEAUD_FROM_VIO_MARK,\t\t\tMSEL5CR_30_0,\tMSEL5CR_29_0),\n\tPINMUX_DATA(TRACEAUD_FROM_LCDC0_MARK,\t\t\tMSEL5CR_30_0,\tMSEL5CR_29_1),\n\tPINMUX_DATA(TRACEAUD_FROM_MEMC_MARK,\t\t\tMSEL5CR_30_1,\tMSEL5CR_29_0),\n};\n\n#define __I\t\t(SH_PFC_PIN_CFG_INPUT)\n#define __O\t\t(SH_PFC_PIN_CFG_OUTPUT)\n#define __IO\t\t(SH_PFC_PIN_CFG_INPUT | SH_PFC_PIN_CFG_OUTPUT)\n#define __PD\t\t(SH_PFC_PIN_CFG_PULL_DOWN)\n#define __PU\t\t(SH_PFC_PIN_CFG_PULL_UP)\n#define __PUD\t\t(SH_PFC_PIN_CFG_PULL_UP_DOWN)\n\n#define R8A7740_PIN_I_PD(pin)\t\tSH_PFC_PIN_CFG(pin, __I | __PD)\n#define R8A7740_PIN_I_PU(pin)\t\tSH_PFC_PIN_CFG(pin, __I | __PU)\n#define R8A7740_PIN_I_PU_PD(pin)\tSH_PFC_PIN_CFG(pin, __I | __PUD)\n#define R8A7740_PIN_IO(pin)\t\tSH_PFC_PIN_CFG(pin, __IO)\n#define R8A7740_PIN_IO_PD(pin)\t\tSH_PFC_PIN_CFG(pin, __IO | __PD)\n#define R8A7740_PIN_IO_PU(pin)\t\tSH_PFC_PIN_CFG(pin, __IO | __PU)\n#define R8A7740_PIN_IO_PU_PD(pin)\tSH_PFC_PIN_CFG(pin, __IO | __PUD)\n#define R8A7740_PIN_O(pin)\t\tSH_PFC_PIN_CFG(pin, __O)\n#define R8A7740_PIN_O_PU_PD(pin)\tSH_PFC_PIN_CFG(pin, __O | __PUD)\n\nstatic const struct sh_pfc_pin pinmux_pins[] = {\n\t \n\tR8A7740_PIN_IO_PD(0),\t\tR8A7740_PIN_IO_PD(1),\n\tR8A7740_PIN_IO_PD(2),\t\tR8A7740_PIN_IO_PD(3),\n\tR8A7740_PIN_IO_PD(4),\t\tR8A7740_PIN_IO_PD(5),\n\tR8A7740_PIN_IO_PD(6),\t\tR8A7740_PIN_IO(7),\n\tR8A7740_PIN_IO(8),\t\tR8A7740_PIN_IO(9),\n\tR8A7740_PIN_IO_PD(10),\t\tR8A7740_PIN_IO_PD(11),\n\tR8A7740_PIN_IO_PD(12),\t\tR8A7740_PIN_IO_PU_PD(13),\n\tR8A7740_PIN_IO_PD(14),\t\tR8A7740_PIN_IO_PD(15),\n\tR8A7740_PIN_IO_PD(16),\t\tR8A7740_PIN_IO_PD(17),\n\tR8A7740_PIN_IO(18),\t\tR8A7740_PIN_IO_PU(19),\n\tR8A7740_PIN_IO_PU_PD(20),\tR8A7740_PIN_IO_PD(21),\n\tR8A7740_PIN_IO_PU_PD(22),\tR8A7740_PIN_IO(23),\n\tR8A7740_PIN_IO_PU(24),\t\tR8A7740_PIN_IO_PU(25),\n\tR8A7740_PIN_IO_PU(26),\t\tR8A7740_PIN_IO_PU(27),\n\tR8A7740_PIN_IO_PU(28),\t\tR8A7740_PIN_IO_PU(29),\n\tR8A7740_PIN_IO_PU(30),\t\tR8A7740_PIN_IO_PD(31),\n\tR8A7740_PIN_IO_PD(32),\t\tR8A7740_PIN_IO_PD(33),\n\tR8A7740_PIN_IO_PD(34),\t\tR8A7740_PIN_IO_PU(35),\n\tR8A7740_PIN_IO_PU(36),\t\tR8A7740_PIN_IO_PD(37),\n\tR8A7740_PIN_IO_PU(38),\t\tR8A7740_PIN_IO_PD(39),\n\tR8A7740_PIN_IO_PU_PD(40),\tR8A7740_PIN_IO_PD(41),\n\tR8A7740_PIN_IO_PD(42),\t\tR8A7740_PIN_IO_PU_PD(43),\n\tR8A7740_PIN_IO_PU_PD(44),\tR8A7740_PIN_IO_PU_PD(45),\n\tR8A7740_PIN_IO_PU_PD(46),\tR8A7740_PIN_IO_PU_PD(47),\n\tR8A7740_PIN_IO_PU_PD(48),\tR8A7740_PIN_IO_PU_PD(49),\n\tR8A7740_PIN_IO_PU_PD(50),\tR8A7740_PIN_IO_PD(51),\n\tR8A7740_PIN_IO_PD(52),\t\tR8A7740_PIN_IO_PD(53),\n\tR8A7740_PIN_IO_PD(54),\t\tR8A7740_PIN_IO_PU_PD(55),\n\tR8A7740_PIN_IO_PU_PD(56),\tR8A7740_PIN_IO_PU_PD(57),\n\tR8A7740_PIN_IO_PU_PD(58),\tR8A7740_PIN_IO_PU_PD(59),\n\tR8A7740_PIN_IO_PU_PD(60),\tR8A7740_PIN_IO_PD(61),\n\tR8A7740_PIN_IO_PD(62),\t\tR8A7740_PIN_IO_PD(63),\n\tR8A7740_PIN_IO_PD(64),\t\tR8A7740_PIN_IO_PD(65),\n\tR8A7740_PIN_IO_PU_PD(66),\tR8A7740_PIN_IO_PU_PD(67),\n\tR8A7740_PIN_IO_PU_PD(68),\tR8A7740_PIN_IO_PU_PD(69),\n\tR8A7740_PIN_IO_PU_PD(70),\tR8A7740_PIN_IO_PU_PD(71),\n\tR8A7740_PIN_IO_PU_PD(72),\tR8A7740_PIN_IO_PU_PD(73),\n\tR8A7740_PIN_IO_PU_PD(74),\tR8A7740_PIN_IO_PU_PD(75),\n\tR8A7740_PIN_IO_PU_PD(76),\tR8A7740_PIN_IO_PU_PD(77),\n\tR8A7740_PIN_IO_PU_PD(78),\tR8A7740_PIN_IO_PU_PD(79),\n\tR8A7740_PIN_IO_PU_PD(80),\tR8A7740_PIN_IO_PU_PD(81),\n\tR8A7740_PIN_IO(82),\t\tR8A7740_PIN_IO_PU_PD(83),\n\tR8A7740_PIN_IO(84),\t\tR8A7740_PIN_IO_PD(85),\n\tR8A7740_PIN_IO_PD(86),\t\tR8A7740_PIN_IO_PD(87),\n\tR8A7740_PIN_IO_PD(88),\t\tR8A7740_PIN_IO_PD(89),\n\tR8A7740_PIN_IO_PD(90),\t\tR8A7740_PIN_IO_PU_PD(91),\n\tR8A7740_PIN_IO_PU_PD(92),\tR8A7740_PIN_IO_PU_PD(93),\n\tR8A7740_PIN_IO_PU_PD(94),\tR8A7740_PIN_IO_PU_PD(95),\n\tR8A7740_PIN_IO_PU_PD(96),\tR8A7740_PIN_IO_PU_PD(97),\n\tR8A7740_PIN_IO_PU_PD(98),\tR8A7740_PIN_IO_PU_PD(99),\n\tR8A7740_PIN_IO_PU_PD(100),\tR8A7740_PIN_IO(101),\n\tR8A7740_PIN_IO_PU(102),\t\tR8A7740_PIN_IO_PU_PD(103),\n\tR8A7740_PIN_IO_PU(104),\t\tR8A7740_PIN_IO_PU(105),\n\tR8A7740_PIN_IO_PU_PD(106),\tR8A7740_PIN_IO(107),\n\tR8A7740_PIN_IO(108),\t\tR8A7740_PIN_IO(109),\n\tR8A7740_PIN_IO(110),\t\tR8A7740_PIN_IO(111),\n\tR8A7740_PIN_IO(112),\t\tR8A7740_PIN_IO(113),\n\tR8A7740_PIN_IO_PU_PD(114),\tR8A7740_PIN_IO(115),\n\tR8A7740_PIN_IO_PD(116),\t\tR8A7740_PIN_IO_PD(117),\n\tR8A7740_PIN_IO_PD(118),\t\tR8A7740_PIN_IO_PD(119),\n\tR8A7740_PIN_IO_PD(120),\t\tR8A7740_PIN_IO_PD(121),\n\tR8A7740_PIN_IO_PD(122),\t\tR8A7740_PIN_IO_PD(123),\n\tR8A7740_PIN_IO_PD(124),\t\tR8A7740_PIN_IO(125),\n\tR8A7740_PIN_IO(126),\t\tR8A7740_PIN_IO(127),\n\tR8A7740_PIN_IO(128),\t\tR8A7740_PIN_IO(129),\n\tR8A7740_PIN_IO(130),\t\tR8A7740_PIN_IO(131),\n\tR8A7740_PIN_IO(132),\t\tR8A7740_PIN_IO(133),\n\tR8A7740_PIN_IO(134),\t\tR8A7740_PIN_IO(135),\n\tR8A7740_PIN_IO(136),\t\tR8A7740_PIN_IO(137),\n\tR8A7740_PIN_IO(138),\t\tR8A7740_PIN_IO(139),\n\tR8A7740_PIN_IO(140),\t\tR8A7740_PIN_IO(141),\n\tR8A7740_PIN_IO_PU(142),\t\tR8A7740_PIN_IO_PU(143),\n\tR8A7740_PIN_IO_PU(144),\t\tR8A7740_PIN_IO_PU(145),\n\tR8A7740_PIN_IO_PU(146),\t\tR8A7740_PIN_IO_PU(147),\n\tR8A7740_PIN_IO_PU(148),\t\tR8A7740_PIN_IO_PU(149),\n\tR8A7740_PIN_IO_PU(150),\t\tR8A7740_PIN_IO_PU(151),\n\tR8A7740_PIN_IO_PU(152),\t\tR8A7740_PIN_IO_PU(153),\n\tR8A7740_PIN_IO_PU(154),\t\tR8A7740_PIN_IO_PU(155),\n\tR8A7740_PIN_IO_PU(156),\t\tR8A7740_PIN_IO_PU(157),\n\tR8A7740_PIN_IO_PD(158),\t\tR8A7740_PIN_IO_PD(159),\n\tR8A7740_PIN_IO_PU_PD(160),\tR8A7740_PIN_IO_PD(161),\n\tR8A7740_PIN_IO_PD(162),\t\tR8A7740_PIN_IO_PD(163),\n\tR8A7740_PIN_IO_PD(164),\t\tR8A7740_PIN_IO_PD(165),\n\tR8A7740_PIN_IO_PU(166),\t\tR8A7740_PIN_IO_PU(167),\n\tR8A7740_PIN_IO_PU(168),\t\tR8A7740_PIN_IO_PU(169),\n\tR8A7740_PIN_IO_PU(170),\t\tR8A7740_PIN_IO_PU(171),\n\tR8A7740_PIN_IO_PD(172),\t\tR8A7740_PIN_IO_PD(173),\n\tR8A7740_PIN_IO_PD(174),\t\tR8A7740_PIN_IO_PD(175),\n\tR8A7740_PIN_IO_PU(176),\t\tR8A7740_PIN_IO_PU_PD(177),\n\tR8A7740_PIN_IO_PU(178),\t\tR8A7740_PIN_IO_PD(179),\n\tR8A7740_PIN_IO_PD(180),\t\tR8A7740_PIN_IO_PU(181),\n\tR8A7740_PIN_IO_PU(182),\t\tR8A7740_PIN_IO(183),\n\tR8A7740_PIN_IO_PD(184),\t\tR8A7740_PIN_IO_PD(185),\n\tR8A7740_PIN_IO_PD(186),\t\tR8A7740_PIN_IO_PD(187),\n\tR8A7740_PIN_IO_PD(188),\t\tR8A7740_PIN_IO_PD(189),\n\tR8A7740_PIN_IO_PD(190),\t\tR8A7740_PIN_IO_PD(191),\n\tR8A7740_PIN_IO_PD(192),\t\tR8A7740_PIN_IO_PU_PD(193),\n\tR8A7740_PIN_IO_PU_PD(194),\tR8A7740_PIN_IO_PD(195),\n\tR8A7740_PIN_IO_PU_PD(196),\tR8A7740_PIN_IO_PD(197),\n\tR8A7740_PIN_IO_PU_PD(198),\tR8A7740_PIN_IO_PU_PD(199),\n\tR8A7740_PIN_IO_PU_PD(200),\tR8A7740_PIN_IO_PU(201),\n\tR8A7740_PIN_IO_PU_PD(202),\tR8A7740_PIN_IO(203),\n\tR8A7740_PIN_IO_PU_PD(204),\tR8A7740_PIN_IO_PU_PD(205),\n\tR8A7740_PIN_IO_PU_PD(206),\tR8A7740_PIN_IO_PU_PD(207),\n\tR8A7740_PIN_IO_PU_PD(208),\tR8A7740_PIN_IO_PD(209),\n\tR8A7740_PIN_IO_PD(210),\t\tR8A7740_PIN_IO_PD(211),\n};\n\n \nstatic const unsigned int bsc_data_pins[] = {\n\t \n\t157, 156, 155, 154, 153, 152, 151, 150,\n\t149, 148, 147, 146, 145, 144, 143, 142,\n\t171, 170, 169, 168, 167, 166, 173, 172,\n\t165, 164, 163, 162, 161, 160, 159, 158,\n};\nstatic const unsigned int bsc_data_mux[] = {\n\tD0_NAF0_MARK, D1_NAF1_MARK, D2_NAF2_MARK, D3_NAF3_MARK,\n\tD4_NAF4_MARK, D5_NAF5_MARK, D6_NAF6_MARK, D7_NAF7_MARK,\n\tD8_NAF8_MARK, D9_NAF9_MARK, D10_NAF10_MARK, D11_NAF11_MARK,\n\tD12_NAF12_MARK, D13_NAF13_MARK, D14_NAF14_MARK, D15_NAF15_MARK,\n\tD16_MARK, D17_MARK, D18_MARK, D19_MARK,\n\tD20_MARK, D21_MARK, D22_MARK, D23_MARK,\n\tD24_MARK, D25_MARK, D26_MARK, D27_MARK,\n\tD28_MARK, D29_MARK, D30_MARK, D31_MARK,\n};\nstatic const unsigned int bsc_cs0_pins[] = {\n\t \n\t109,\n};\nstatic const unsigned int bsc_cs0_mux[] = {\n\tCS0_MARK,\n};\nstatic const unsigned int bsc_cs2_pins[] = {\n\t \n\t110,\n};\nstatic const unsigned int bsc_cs2_mux[] = {\n\tCS2_MARK,\n};\nstatic const unsigned int bsc_cs4_pins[] = {\n\t \n\t111,\n};\nstatic const unsigned int bsc_cs4_mux[] = {\n\tCS4_MARK,\n};\nstatic const unsigned int bsc_cs5a_0_pins[] = {\n\t \n\t105,\n};\nstatic const unsigned int bsc_cs5a_0_mux[] = {\n\tCS5A_PORT105_MARK,\n};\nstatic const unsigned int bsc_cs5a_1_pins[] = {\n\t \n\t19,\n};\nstatic const unsigned int bsc_cs5a_1_mux[] = {\n\tCS5A_PORT19_MARK,\n};\nstatic const unsigned int bsc_cs5b_pins[] = {\n\t \n\t103,\n};\nstatic const unsigned int bsc_cs5b_mux[] = {\n\tCS5B_MARK,\n};\nstatic const unsigned int bsc_cs6a_pins[] = {\n\t \n\t104,\n};\nstatic const unsigned int bsc_cs6a_mux[] = {\n\tCS6A_MARK,\n};\nstatic const unsigned int bsc_rd_we_pins[] = {\n\t \n\t115, 113, 112, 108, 107,\n};\nstatic const unsigned int bsc_rd_we_mux[] = {\n\tRD_FSC_MARK, WE0_FWE_MARK, WE1_MARK, WE2_ICIORD_MARK, WE3_ICIOWR_MARK,\n};\nstatic const unsigned int bsc_bs_pins[] = {\n\t \n\t175,\n};\nstatic const unsigned int bsc_bs_mux[] = {\n\tBS_MARK,\n};\nstatic const unsigned int bsc_rdwr_pins[] = {\n\t \n\t114,\n};\nstatic const unsigned int bsc_rdwr_mux[] = {\n\tRDWR_MARK,\n};\n \nstatic const unsigned int ceu0_data_0_7_pins[] = {\n\t \n\t34, 33, 32, 31, 30, 29, 28, 27,\n};\nstatic const unsigned int ceu0_data_0_7_mux[] = {\n\tVIO0_D0_MARK, VIO0_D1_MARK, VIO0_D2_MARK, VIO0_D3_MARK,\n\tVIO0_D4_MARK, VIO0_D5_MARK, VIO0_D6_MARK, VIO0_D7_MARK,\n};\nstatic const unsigned int ceu0_data_8_15_0_pins[] = {\n\t \n\t182, 181, 180, 179, 178, 26, 25, 24,\n};\nstatic const unsigned int ceu0_data_8_15_0_mux[] = {\n\tVIO0_D8_MARK, VIO0_D9_MARK, VIO0_D10_MARK, VIO0_D11_MARK,\n\tVIO0_D12_MARK, VIO0_D13_PORT26_MARK, VIO0_D14_PORT25_MARK,\n\tVIO0_D15_PORT24_MARK,\n};\nstatic const unsigned int ceu0_data_8_15_1_pins[] = {\n\t \n\t182, 181, 180, 179, 178, 22, 95, 96,\n};\nstatic const unsigned int ceu0_data_8_15_1_mux[] = {\n\tVIO0_D8_MARK, VIO0_D9_MARK, VIO0_D10_MARK, VIO0_D11_MARK,\n\tVIO0_D12_MARK, VIO0_D13_PORT22_MARK, VIO0_D14_PORT95_MARK,\n\tVIO0_D15_PORT96_MARK,\n};\nstatic const unsigned int ceu0_clk_0_pins[] = {\n\t \n\t36,\n};\nstatic const unsigned int ceu0_clk_0_mux[] = {\n\tVIO_CKO_MARK,\n};\nstatic const unsigned int ceu0_clk_1_pins[] = {\n\t \n\t14,\n};\nstatic const unsigned int ceu0_clk_1_mux[] = {\n\tVIO_CKO1_MARK,\n};\nstatic const unsigned int ceu0_clk_2_pins[] = {\n\t \n\t15,\n};\nstatic const unsigned int ceu0_clk_2_mux[] = {\n\tVIO_CKO2_MARK,\n};\nstatic const unsigned int ceu0_sync_pins[] = {\n\t \n\t35, 39, 37,\n};\nstatic const unsigned int ceu0_sync_mux[] = {\n\tVIO0_CLK_MARK, VIO0_VD_MARK, VIO0_HD_MARK,\n};\nstatic const unsigned int ceu0_field_pins[] = {\n\t \n\t38,\n};\nstatic const unsigned int ceu0_field_mux[] = {\n\tVIO0_FIELD_MARK,\n};\n \nstatic const unsigned int ceu1_data_pins[] = {\n\t \n\t182, 181, 180, 179, 178, 26, 25, 24,\n};\nstatic const unsigned int ceu1_data_mux[] = {\n\tVIO1_D0_MARK, VIO1_D1_MARK, VIO1_D2_MARK, VIO1_D3_MARK,\n\tVIO1_D4_MARK, VIO1_D5_MARK, VIO1_D6_MARK, VIO1_D7_MARK,\n};\nstatic const unsigned int ceu1_clk_pins[] = {\n\t \n\t23,\n};\nstatic const unsigned int ceu1_clk_mux[] = {\n\tVIO_CKO_1_MARK,\n};\nstatic const unsigned int ceu1_sync_pins[] = {\n\t \n\t197, 198, 160,\n};\nstatic const unsigned int ceu1_sync_mux[] = {\n\tVIO1_CLK_MARK, VIO1_VD_MARK, VIO1_HD_MARK,\n};\nstatic const unsigned int ceu1_field_pins[] = {\n\t \n\t21,\n};\nstatic const unsigned int ceu1_field_mux[] = {\n\tVIO1_FIELD_MARK,\n};\n \nstatic const unsigned int fsia_mclk_in_pins[] = {\n\t \n\t11,\n};\nstatic const unsigned int fsia_mclk_in_mux[] = {\n\tFSIACK_MARK,\n};\nstatic const unsigned int fsia_mclk_out_pins[] = {\n\t \n\t10,\n};\nstatic const unsigned int fsia_mclk_out_mux[] = {\n\tFSIAOMC_MARK,\n};\nstatic const unsigned int fsia_sclk_in_pins[] = {\n\t \n\t12, 13,\n};\nstatic const unsigned int fsia_sclk_in_mux[] = {\n\tFSIAILR_MARK, FSIAIBT_MARK,\n};\nstatic const unsigned int fsia_sclk_out_pins[] = {\n\t \n\t7, 8,\n};\nstatic const unsigned int fsia_sclk_out_mux[] = {\n\tFSIAOLR_MARK, FSIAOBT_MARK,\n};\nstatic const unsigned int fsia_data_in_0_pins[] = {\n\t \n\t0,\n};\nstatic const unsigned int fsia_data_in_0_mux[] = {\n\tFSIAISLD_PORT0_MARK,\n};\nstatic const unsigned int fsia_data_in_1_pins[] = {\n\t \n\t5,\n};\nstatic const unsigned int fsia_data_in_1_mux[] = {\n\tFSIAISLD_PORT5_MARK,\n};\nstatic const unsigned int fsia_data_out_0_pins[] = {\n\t \n\t9,\n};\nstatic const unsigned int fsia_data_out_0_mux[] = {\n\tFSIAOSLD_MARK,\n};\nstatic const unsigned int fsia_data_out_1_pins[] = {\n\t \n\t0,\n};\nstatic const unsigned int fsia_data_out_1_mux[] = {\n\tFSIAOSLD1_MARK,\n};\nstatic const unsigned int fsia_data_out_2_pins[] = {\n\t \n\t1,\n};\nstatic const unsigned int fsia_data_out_2_mux[] = {\n\tFSIAOSLD2_MARK,\n};\nstatic const unsigned int fsia_spdif_0_pins[] = {\n\t \n\t9,\n};\nstatic const unsigned int fsia_spdif_0_mux[] = {\n\tFSIASPDIF_PORT9_MARK,\n};\nstatic const unsigned int fsia_spdif_1_pins[] = {\n\t \n\t18,\n};\nstatic const unsigned int fsia_spdif_1_mux[] = {\n\tFSIASPDIF_PORT18_MARK,\n};\n \nstatic const unsigned int fsib_mclk_in_pins[] = {\n\t \n\t11,\n};\nstatic const unsigned int fsib_mclk_in_mux[] = {\n\tFSIBCK_MARK,\n};\n \nstatic const unsigned int gether_rmii_pins[] = {\n\t \n\t195, 196, 194, 193, 200, 201, 199, 159, 202, 208,\n};\nstatic const unsigned int gether_rmii_mux[] = {\n\tRMII_RXD0_MARK, RMII_RXD1_MARK, RMII_RX_ER_MARK, RMII_CRS_DV_MARK,\n\tRMII_TXD0_MARK, RMII_TXD1_MARK, RMII_TX_EN_MARK, RMII_REF50CK_MARK,\n\tRMII_MDC_MARK, RMII_MDIO_MARK,\n};\nstatic const unsigned int gether_mii_pins[] = {\n\t \n\t185, 186, 187, 188, 174, 161, 204,\n\t171, 170, 169, 168, 184, 183, 203,\n\t205, 163, 206, 207,\n};\nstatic const unsigned int gether_mii_mux[] = {\n\tET_ERXD0_MARK, ET_ERXD1_MARK, ET_ERXD2_MARK, ET_ERXD3_MARK,\n\tET_RX_CLK_MARK, ET_RX_DV_MARK, ET_RX_ER_MARK,\n\tET_ETXD0_MARK, ET_ETXD1_MARK, ET_ETXD2_MARK, ET_ETXD3_MARK,\n\tET_TX_CLK_MARK, ET_TX_EN_MARK, ET_TX_ER_MARK,\n\tET_CRS_MARK, ET_COL_MARK, ET_MDC_MARK, ET_MDIO_MARK,\n};\nstatic const unsigned int gether_gmii_pins[] = {\n\t \n\t185, 186, 187, 188, 189, 190, 191, 192, 174, 161, 204,\n\t171, 170, 169, 168, 167, 166, 173, 172, 176, 184, 183, 203,\n\t205, 163, 206, 207, 158,\n};\nstatic const unsigned int gether_gmii_mux[] = {\n\tET_ERXD0_MARK, ET_ERXD1_MARK, ET_ERXD2_MARK, ET_ERXD3_MARK,\n\tET_ERXD4_MARK, ET_ERXD5_MARK, ET_ERXD6_MARK, ET_ERXD7_MARK,\n\tET_RX_CLK_MARK, ET_RX_DV_MARK, ET_RX_ER_MARK,\n\tET_ETXD0_MARK, ET_ETXD1_MARK, ET_ETXD2_MARK, ET_ETXD3_MARK,\n\tET_ETXD4_MARK, ET_ETXD5_MARK, ET_ETXD6_MARK, ET_ETXD7_MARK,\n\tET_GTX_CLK_MARK, ET_TX_CLK_MARK, ET_TX_EN_MARK, ET_TX_ER_MARK,\n\tET_CRS_MARK, ET_COL_MARK, ET_MDC_MARK, ET_MDIO_MARK,\n\tRMII_REF125CK_MARK,\n};\nstatic const unsigned int gether_int_pins[] = {\n\t \n\t164,\n};\nstatic const unsigned int gether_int_mux[] = {\n\tET_PHY_INT_MARK,\n};\nstatic const unsigned int gether_link_pins[] = {\n\t \n\t177,\n};\nstatic const unsigned int gether_link_mux[] = {\n\tET_LINK_MARK,\n};\nstatic const unsigned int gether_wol_pins[] = {\n\t \n\t175,\n};\nstatic const unsigned int gether_wol_mux[] = {\n\tET_WOL_MARK,\n};\n \nstatic const unsigned int hdmi_pins[] = {\n\t \n\t210, 211,\n};\nstatic const unsigned int hdmi_mux[] = {\n\tHDMI_HPD_MARK, HDMI_CEC_MARK,\n};\n \nIRQC_PINS_MUX(0, 0, 2);\nIRQC_PINS_MUX(0, 1, 13);\nIRQC_PIN_MUX(1, 20);\nIRQC_PINS_MUX(2, 0, 11);\nIRQC_PINS_MUX(2, 1, 12);\nIRQC_PINS_MUX(3, 0, 10);\nIRQC_PINS_MUX(3, 1, 14);\nIRQC_PINS_MUX(4, 0, 15);\nIRQC_PINS_MUX(4, 1, 172);\nIRQC_PINS_MUX(5, 0, 0);\nIRQC_PINS_MUX(5, 1, 1);\nIRQC_PINS_MUX(6, 0, 121);\nIRQC_PINS_MUX(6, 1, 173);\nIRQC_PINS_MUX(7, 0, 120);\nIRQC_PINS_MUX(7, 1, 209);\nIRQC_PIN_MUX(8, 119);\nIRQC_PINS_MUX(9, 0, 118);\nIRQC_PINS_MUX(9, 1, 210);\nIRQC_PIN_MUX(10, 19);\nIRQC_PIN_MUX(11, 104);\nIRQC_PINS_MUX(12, 0, 42);\nIRQC_PINS_MUX(12, 1, 97);\nIRQC_PINS_MUX(13, 0, 64);\nIRQC_PINS_MUX(13, 1, 98);\nIRQC_PINS_MUX(14, 0, 63);\nIRQC_PINS_MUX(14, 1, 99);\nIRQC_PINS_MUX(15, 0, 62);\nIRQC_PINS_MUX(15, 1, 100);\nIRQC_PINS_MUX(16, 0, 68);\nIRQC_PINS_MUX(16, 1, 211);\nIRQC_PIN_MUX(17, 69);\nIRQC_PIN_MUX(18, 70);\nIRQC_PIN_MUX(19, 71);\nIRQC_PIN_MUX(20, 67);\nIRQC_PIN_MUX(21, 202);\nIRQC_PIN_MUX(22, 95);\nIRQC_PIN_MUX(23, 96);\nIRQC_PIN_MUX(24, 180);\nIRQC_PIN_MUX(25, 38);\nIRQC_PINS_MUX(26, 0, 58);\nIRQC_PINS_MUX(26, 1, 81);\nIRQC_PINS_MUX(27, 0, 57);\nIRQC_PINS_MUX(27, 1, 168);\nIRQC_PINS_MUX(28, 0, 56);\nIRQC_PINS_MUX(28, 1, 169);\nIRQC_PINS_MUX(29, 0, 50);\nIRQC_PINS_MUX(29, 1, 170);\nIRQC_PINS_MUX(30, 0, 49);\nIRQC_PINS_MUX(30, 1, 171);\nIRQC_PINS_MUX(31, 0, 41);\nIRQC_PINS_MUX(31, 1, 167);\n\n \nstatic const unsigned int lcd0_data24_0_pins[] = {\n\t \n\t58, 57, 56, 55, 54, 53, 52, 51,\n\t50, 49, 48, 47, 46, 45, 44, 43,\n\t42, 41, 40, 4, 3, 2, 0, 1,\n};\nstatic const unsigned int lcd0_data24_0_mux[] = {\n\tLCD0_D0_MARK, LCD0_D1_MARK, LCD0_D2_MARK, LCD0_D3_MARK,\n\tLCD0_D4_MARK, LCD0_D5_MARK, LCD0_D6_MARK, LCD0_D7_MARK,\n\tLCD0_D8_MARK, LCD0_D9_MARK, LCD0_D10_MARK, LCD0_D11_MARK,\n\tLCD0_D12_MARK, LCD0_D13_MARK, LCD0_D14_MARK, LCD0_D15_MARK,\n\tLCD0_D16_MARK, LCD0_D17_MARK, LCD0_D18_PORT40_MARK, LCD0_D19_PORT4_MARK,\n\tLCD0_D20_PORT3_MARK, LCD0_D21_PORT2_MARK, LCD0_D22_PORT0_MARK,\n\tLCD0_D23_PORT1_MARK,\n};\nstatic const unsigned int lcd0_data24_1_pins[] = {\n\t \n\t58, 57, 56, 55, 54, 53, 52, 51,\n\t50, 49, 48, 47, 46, 45, 44, 43,\n\t42, 41, 163, 162, 161, 158, 160, 159,\n};\nstatic const unsigned int lcd0_data24_1_mux[] = {\n\tLCD0_D0_MARK, LCD0_D1_MARK, LCD0_D2_MARK, LCD0_D3_MARK,\n\tLCD0_D4_MARK, LCD0_D5_MARK, LCD0_D6_MARK, LCD0_D7_MARK,\n\tLCD0_D8_MARK, LCD0_D9_MARK, LCD0_D10_MARK, LCD0_D11_MARK,\n\tLCD0_D12_MARK, LCD0_D13_MARK, LCD0_D14_MARK, LCD0_D15_MARK,\n\tLCD0_D16_MARK, LCD0_D17_MARK, LCD0_D18_PORT163_MARK,\n\tLCD0_D19_PORT162_MARK, LCD0_D20_PORT161_MARK, LCD0_D21_PORT158_MARK,\n\tLCD0_D22_PORT160_MARK, LCD0_D23_PORT159_MARK,\n};\nstatic const unsigned int lcd0_display_pins[] = {\n\t \n\t61, 59, 60,\n};\nstatic const unsigned int lcd0_display_mux[] = {\n\tLCD0_DON_MARK, LCD0_VCPWC_MARK, LCD0_VEPWC_MARK,\n};\nstatic const unsigned int lcd0_lclk_0_pins[] = {\n\t \n\t102,\n};\nstatic const unsigned int lcd0_lclk_0_mux[] = {\n\tLCD0_LCLK_PORT102_MARK,\n};\nstatic const unsigned int lcd0_lclk_1_pins[] = {\n\t \n\t165,\n};\nstatic const unsigned int lcd0_lclk_1_mux[] = {\n\tLCD0_LCLK_PORT165_MARK,\n};\nstatic const unsigned int lcd0_sync_pins[] = {\n\t \n\t63, 64, 62, 65,\n};\nstatic const unsigned int lcd0_sync_mux[] = {\n\tLCD0_VSYN_MARK, LCD0_HSYN_MARK, LCD0_DCK_MARK, LCD0_DISP_MARK,\n};\nstatic const unsigned int lcd0_sys_pins[] = {\n\t \n\t64, 62, 164, 65,\n};\nstatic const unsigned int lcd0_sys_mux[] = {\n\tLCD0_CS_MARK, LCD0_WR_MARK, LCD0_RD_MARK, LCD0_RS_MARK,\n};\n \nstatic const unsigned int lcd1_data_pins[] = {\n\t \n\t4, 3, 2, 1, 0, 91, 92, 23,\n\t93, 94, 21, 201, 200, 199, 196, 195,\n\t194, 193, 198, 197, 75, 74, 15, 14,\n};\nstatic const unsigned int lcd1_data_mux[] = {\n\tLCD1_D0_MARK, LCD1_D1_MARK, LCD1_D2_MARK, LCD1_D3_MARK,\n\tLCD1_D4_MARK, LCD1_D5_MARK, LCD1_D6_MARK, LCD1_D7_MARK,\n\tLCD1_D8_MARK, LCD1_D9_MARK, LCD1_D10_MARK, LCD1_D11_MARK,\n\tLCD1_D12_MARK, LCD1_D13_MARK, LCD1_D14_MARK, LCD1_D15_MARK,\n\tLCD1_D16_MARK, LCD1_D17_MARK, LCD1_D18_MARK, LCD1_D19_MARK,\n\tLCD1_D20_MARK, LCD1_D21_MARK, LCD1_D22_MARK, LCD1_D23_MARK,\n};\nstatic const unsigned int lcd1_display_pins[] = {\n\t \n\t100, 5, 6,\n};\nstatic const unsigned int lcd1_display_mux[] = {\n\tLCD1_DON_MARK, LCD1_VCPWC_MARK, LCD1_VEPWC_MARK,\n};\nstatic const unsigned int lcd1_lclk_pins[] = {\n\t \n\t40,\n};\nstatic const unsigned int lcd1_lclk_mux[] = {\n\tLCD1_LCLK_MARK,\n};\nstatic const unsigned int lcd1_sync_pins[] = {\n\t \n\t98, 97, 99, 12,\n};\nstatic const unsigned int lcd1_sync_mux[] = {\n\tLCD1_VSYN_MARK, LCD1_HSYN_MARK, LCD1_DCK_MARK, LCD1_DISP_MARK,\n};\nstatic const unsigned int lcd1_sys_pins[] = {\n\t \n\t97, 99, 13, 12,\n};\nstatic const unsigned int lcd1_sys_mux[] = {\n\tLCD1_CS_MARK, LCD1_WR_MARK, LCD1_RD_MARK, LCD1_RS_MARK,\n};\n \nstatic const unsigned int mmc0_data_0_pins[] = {\n\t \n\t68, 69, 70, 71, 72, 73, 74, 75,\n};\nstatic const unsigned int mmc0_data_0_mux[] = {\n\tMMC0_D0_PORT68_MARK, MMC0_D1_PORT69_MARK, MMC0_D2_PORT70_MARK, MMC0_D3_PORT71_MARK,\n\tMMC0_D4_PORT72_MARK, MMC0_D5_PORT73_MARK, MMC0_D6_PORT74_MARK, MMC0_D7_PORT75_MARK,\n};\nstatic const unsigned int mmc0_ctrl_0_pins[] = {\n\t \n\t67, 66,\n};\nstatic const unsigned int mmc0_ctrl_0_mux[] = {\n\tMMC0_CMD_PORT67_MARK, MMC0_CLK_PORT66_MARK,\n};\n\nstatic const unsigned int mmc0_data_1_pins[] = {\n\t \n\t149, 148, 147, 146, 145, 144, 143, 142,\n};\nstatic const unsigned int mmc0_data_1_mux[] = {\n\tMMC1_D0_PORT149_MARK, MMC1_D1_PORT148_MARK, MMC1_D2_PORT147_MARK, MMC1_D3_PORT146_MARK,\n\tMMC1_D4_PORT145_MARK, MMC1_D5_PORT144_MARK, MMC1_D6_PORT143_MARK, MMC1_D7_PORT142_MARK,\n};\nstatic const unsigned int mmc0_ctrl_1_pins[] = {\n\t \n\t104, 103,\n};\nstatic const unsigned int mmc0_ctrl_1_mux[] = {\n\tMMC1_CMD_PORT104_MARK, MMC1_CLK_PORT103_MARK,\n};\n \nstatic const unsigned int scifa0_data_pins[] = {\n\t \n\t197, 198,\n};\nstatic const unsigned int scifa0_data_mux[] = {\n\tSCIFA0_RXD_MARK, SCIFA0_TXD_MARK,\n};\nstatic const unsigned int scifa0_clk_pins[] = {\n\t \n\t188,\n};\nstatic const unsigned int scifa0_clk_mux[] = {\n\tSCIFA0_SCK_MARK,\n};\nstatic const unsigned int scifa0_ctrl_pins[] = {\n\t \n\t194, 193,\n};\nstatic const unsigned int scifa0_ctrl_mux[] = {\n\tSCIFA0_RTS_MARK, SCIFA0_CTS_MARK,\n};\n \nstatic const unsigned int scifa1_data_pins[] = {\n\t \n\t195, 196,\n};\nstatic const unsigned int scifa1_data_mux[] = {\n\tSCIFA1_RXD_MARK, SCIFA1_TXD_MARK,\n};\nstatic const unsigned int scifa1_clk_pins[] = {\n\t \n\t185,\n};\nstatic const unsigned int scifa1_clk_mux[] = {\n\tSCIFA1_SCK_MARK,\n};\nstatic const unsigned int scifa1_ctrl_pins[] = {\n\t \n\t23, 21,\n};\nstatic const unsigned int scifa1_ctrl_mux[] = {\n\tSCIFA1_RTS_MARK, SCIFA1_CTS_MARK,\n};\n \nstatic const unsigned int scifa2_data_pins[] = {\n\t \n\t200, 201,\n};\nstatic const unsigned int scifa2_data_mux[] = {\n\tSCIFA2_RXD_MARK, SCIFA2_TXD_MARK,\n};\nstatic const unsigned int scifa2_clk_0_pins[] = {\n\t \n\t22,\n};\nstatic const unsigned int scifa2_clk_0_mux[] = {\n\tSCIFA2_SCK_PORT22_MARK,\n};\nstatic const unsigned int scifa2_clk_1_pins[] = {\n\t \n\t199,\n};\nstatic const unsigned int scifa2_clk_1_mux[] = {\n\tSCIFA2_SCK_PORT199_MARK,\n};\nstatic const unsigned int scifa2_ctrl_pins[] = {\n\t \n\t96, 95,\n};\nstatic const unsigned int scifa2_ctrl_mux[] = {\n\tSCIFA2_RTS_MARK, SCIFA2_CTS_MARK,\n};\n \nstatic const unsigned int scifa3_data_0_pins[] = {\n\t \n\t174, 175,\n};\nstatic const unsigned int scifa3_data_0_mux[] = {\n\tSCIFA3_RXD_PORT174_MARK, SCIFA3_TXD_PORT175_MARK,\n};\nstatic const unsigned int scifa3_clk_0_pins[] = {\n\t \n\t116,\n};\nstatic const unsigned int scifa3_clk_0_mux[] = {\n\tSCIFA3_SCK_PORT116_MARK,\n};\nstatic const unsigned int scifa3_ctrl_0_pins[] = {\n\t \n\t105, 117,\n};\nstatic const unsigned int scifa3_ctrl_0_mux[] = {\n\tSCIFA3_RTS_PORT105_MARK, SCIFA3_CTS_PORT117_MARK,\n};\nstatic const unsigned int scifa3_data_1_pins[] = {\n\t \n\t159, 160,\n};\nstatic const unsigned int scifa3_data_1_mux[] = {\n\tSCIFA3_RXD_PORT159_MARK, SCIFA3_TXD_PORT160_MARK,\n};\nstatic const unsigned int scifa3_clk_1_pins[] = {\n\t \n\t158,\n};\nstatic const unsigned int scifa3_clk_1_mux[] = {\n\tSCIFA3_SCK_PORT158_MARK,\n};\nstatic const unsigned int scifa3_ctrl_1_pins[] = {\n\t \n\t161, 162,\n};\nstatic const unsigned int scifa3_ctrl_1_mux[] = {\n\tSCIFA3_RTS_PORT161_MARK, SCIFA3_CTS_PORT162_MARK,\n};\n \nstatic const unsigned int scifa4_data_0_pins[] = {\n\t \n\t12, 13,\n};\nstatic const unsigned int scifa4_data_0_mux[] = {\n\tSCIFA4_RXD_PORT12_MARK, SCIFA4_TXD_PORT13_MARK,\n};\nstatic const unsigned int scifa4_data_1_pins[] = {\n\t \n\t204, 203,\n};\nstatic const unsigned int scifa4_data_1_mux[] = {\n\tSCIFA4_RXD_PORT204_MARK, SCIFA4_TXD_PORT203_MARK,\n};\nstatic const unsigned int scifa4_data_2_pins[] = {\n\t \n\t94, 93,\n};\nstatic const unsigned int scifa4_data_2_mux[] = {\n\tSCIFA4_RXD_PORT94_MARK, SCIFA4_TXD_PORT93_MARK,\n};\nstatic const unsigned int scifa4_clk_0_pins[] = {\n\t \n\t21,\n};\nstatic const unsigned int scifa4_clk_0_mux[] = {\n\tSCIFA4_SCK_PORT21_MARK,\n};\nstatic const unsigned int scifa4_clk_1_pins[] = {\n\t \n\t205,\n};\nstatic const unsigned int scifa4_clk_1_mux[] = {\n\tSCIFA4_SCK_PORT205_MARK,\n};\n \nstatic const unsigned int scifa5_data_0_pins[] = {\n\t \n\t10, 20,\n};\nstatic const unsigned int scifa5_data_0_mux[] = {\n\tSCIFA5_RXD_PORT10_MARK, SCIFA5_TXD_PORT20_MARK,\n};\nstatic const unsigned int scifa5_data_1_pins[] = {\n\t \n\t207, 208,\n};\nstatic const unsigned int scifa5_data_1_mux[] = {\n\tSCIFA5_RXD_PORT207_MARK, SCIFA5_TXD_PORT208_MARK,\n};\nstatic const unsigned int scifa5_data_2_pins[] = {\n\t \n\t92, 91,\n};\nstatic const unsigned int scifa5_data_2_mux[] = {\n\tSCIFA5_RXD_PORT92_MARK, SCIFA5_TXD_PORT91_MARK,\n};\nstatic const unsigned int scifa5_clk_0_pins[] = {\n\t \n\t23,\n};\nstatic const unsigned int scifa5_clk_0_mux[] = {\n\tSCIFA5_SCK_PORT23_MARK,\n};\nstatic const unsigned int scifa5_clk_1_pins[] = {\n\t \n\t206,\n};\nstatic const unsigned int scifa5_clk_1_mux[] = {\n\tSCIFA5_SCK_PORT206_MARK,\n};\n \nstatic const unsigned int scifa6_data_pins[] = {\n\t \n\t25, 26,\n};\nstatic const unsigned int scifa6_data_mux[] = {\n\tSCIFA6_RXD_MARK, SCIFA6_TXD_MARK,\n};\nstatic const unsigned int scifa6_clk_pins[] = {\n\t \n\t24,\n};\nstatic const unsigned int scifa6_clk_mux[] = {\n\tSCIFA6_SCK_MARK,\n};\n \nstatic const unsigned int scifa7_data_pins[] = {\n\t \n\t0, 1,\n};\nstatic const unsigned int scifa7_data_mux[] = {\n\tSCIFA7_RXD_MARK, SCIFA7_TXD_MARK,\n};\n \nstatic const unsigned int scifb_data_0_pins[] = {\n\t \n\t191, 192,\n};\nstatic const unsigned int scifb_data_0_mux[] = {\n\tSCIFB_RXD_PORT191_MARK, SCIFB_TXD_PORT192_MARK,\n};\nstatic const unsigned int scifb_clk_0_pins[] = {\n\t \n\t190,\n};\nstatic const unsigned int scifb_clk_0_mux[] = {\n\tSCIFB_SCK_PORT190_MARK,\n};\nstatic const unsigned int scifb_ctrl_0_pins[] = {\n\t \n\t186, 187,\n};\nstatic const unsigned int scifb_ctrl_0_mux[] = {\n\tSCIFB_RTS_PORT186_MARK, SCIFB_CTS_PORT187_MARK,\n};\nstatic const unsigned int scifb_data_1_pins[] = {\n\t \n\t3, 4,\n};\nstatic const unsigned int scifb_data_1_mux[] = {\n\tSCIFB_RXD_PORT3_MARK, SCIFB_TXD_PORT4_MARK,\n};\nstatic const unsigned int scifb_clk_1_pins[] = {\n\t \n\t2,\n};\nstatic const unsigned int scifb_clk_1_mux[] = {\n\tSCIFB_SCK_PORT2_MARK,\n};\nstatic const unsigned int scifb_ctrl_1_pins[] = {\n\t \n\t172, 173,\n};\nstatic const unsigned int scifb_ctrl_1_mux[] = {\n\tSCIFB_RTS_PORT172_MARK, SCIFB_CTS_PORT173_MARK,\n};\n \nstatic const unsigned int sdhi0_data_pins[] = {\n\t \n\t77, 78, 79, 80,\n};\nstatic const unsigned int sdhi0_data_mux[] = {\n\tSDHI0_D0_MARK, SDHI0_D1_MARK, SDHI0_D2_MARK, SDHI0_D3_MARK,\n};\nstatic const unsigned int sdhi0_ctrl_pins[] = {\n\t \n\t76, 82,\n};\nstatic const unsigned int sdhi0_ctrl_mux[] = {\n\tSDHI0_CMD_MARK, SDHI0_CLK_MARK,\n};\nstatic const unsigned int sdhi0_cd_pins[] = {\n\t \n\t81,\n};\nstatic const unsigned int sdhi0_cd_mux[] = {\n\tSDHI0_CD_MARK,\n};\nstatic const unsigned int sdhi0_wp_pins[] = {\n\t \n\t83,\n};\nstatic const unsigned int sdhi0_wp_mux[] = {\n\tSDHI0_WP_MARK,\n};\n \nstatic const unsigned int sdhi1_data_pins[] = {\n\t \n\t68, 69, 70, 71,\n};\nstatic const unsigned int sdhi1_data_mux[] = {\n\tSDHI1_D0_MARK, SDHI1_D1_MARK, SDHI1_D2_MARK, SDHI1_D3_MARK,\n};\nstatic const unsigned int sdhi1_ctrl_pins[] = {\n\t \n\t67, 66,\n};\nstatic const unsigned int sdhi1_ctrl_mux[] = {\n\tSDHI1_CMD_MARK, SDHI1_CLK_MARK,\n};\nstatic const unsigned int sdhi1_cd_pins[] = {\n\t \n\t72,\n};\nstatic const unsigned int sdhi1_cd_mux[] = {\n\tSDHI1_CD_MARK,\n};\nstatic const unsigned int sdhi1_wp_pins[] = {\n\t \n\t73,\n};\nstatic const unsigned int sdhi1_wp_mux[] = {\n\tSDHI1_WP_MARK,\n};\n \nstatic const unsigned int sdhi2_data_pins[] = {\n\t \n\t205, 206, 207, 208,\n};\nstatic const unsigned int sdhi2_data_mux[] = {\n\tSDHI2_D0_MARK, SDHI2_D1_MARK, SDHI2_D2_MARK, SDHI2_D3_MARK,\n};\nstatic const unsigned int sdhi2_ctrl_pins[] = {\n\t \n\t204, 203,\n};\nstatic const unsigned int sdhi2_ctrl_mux[] = {\n\tSDHI2_CMD_MARK, SDHI2_CLK_MARK,\n};\nstatic const unsigned int sdhi2_cd_0_pins[] = {\n\t \n\t202,\n};\nstatic const unsigned int sdhi2_cd_0_mux[] = {\n\tSDHI2_CD_PORT202_MARK,\n};\nstatic const unsigned int sdhi2_wp_0_pins[] = {\n\t \n\t177,\n};\nstatic const unsigned int sdhi2_wp_0_mux[] = {\n\tSDHI2_WP_PORT177_MARK,\n};\nstatic const unsigned int sdhi2_cd_1_pins[] = {\n\t \n\t24,\n};\nstatic const unsigned int sdhi2_cd_1_mux[] = {\n\tSDHI2_CD_PORT24_MARK,\n};\nstatic const unsigned int sdhi2_wp_1_pins[] = {\n\t \n\t25,\n};\nstatic const unsigned int sdhi2_wp_1_mux[] = {\n\tSDHI2_WP_PORT25_MARK,\n};\n \nstatic const unsigned int tpu0_to0_pins[] = {\n\t \n\t23,\n};\nstatic const unsigned int tpu0_to0_mux[] = {\n\tTPU0TO0_MARK,\n};\nstatic const unsigned int tpu0_to1_pins[] = {\n\t \n\t21,\n};\nstatic const unsigned int tpu0_to1_mux[] = {\n\tTPU0TO1_MARK,\n};\nstatic const unsigned int tpu0_to2_0_pins[] = {\n\t \n\t66,\n};\nstatic const unsigned int tpu0_to2_0_mux[] = {\n\tTPU0TO2_PORT66_MARK,\n};\nstatic const unsigned int tpu0_to2_1_pins[] = {\n\t \n\t202,\n};\nstatic const unsigned int tpu0_to2_1_mux[] = {\n\tTPU0TO2_PORT202_MARK,\n};\nstatic const unsigned int tpu0_to3_pins[] = {\n\t \n\t180,\n};\nstatic const unsigned int tpu0_to3_mux[] = {\n\tTPU0TO3_MARK,\n};\n\nstatic const struct sh_pfc_pin_group pinmux_groups[] = {\n\tBUS_DATA_PIN_GROUP(bsc_data, 8),\n\tBUS_DATA_PIN_GROUP(bsc_data, 16),\n\tBUS_DATA_PIN_GROUP(bsc_data, 32),\n\tSH_PFC_PIN_GROUP(bsc_cs0),\n\tSH_PFC_PIN_GROUP(bsc_cs2),\n\tSH_PFC_PIN_GROUP(bsc_cs4),\n\tSH_PFC_PIN_GROUP(bsc_cs5a_0),\n\tSH_PFC_PIN_GROUP(bsc_cs5a_1),\n\tSH_PFC_PIN_GROUP(bsc_cs5b),\n\tSH_PFC_PIN_GROUP(bsc_cs6a),\n\tSH_PFC_PIN_GROUP_SUBSET(bsc_rd_we8, bsc_rd_we, 0, 2),\n\tSH_PFC_PIN_GROUP_SUBSET(bsc_rd_we16, bsc_rd_we, 0, 3),\n\tSH_PFC_PIN_GROUP_SUBSET(bsc_rd_we32, bsc_rd_we, 0, 5),\n\tSH_PFC_PIN_GROUP(bsc_bs),\n\tSH_PFC_PIN_GROUP(bsc_rdwr),\n\tSH_PFC_PIN_GROUP(ceu0_data_0_7),\n\tSH_PFC_PIN_GROUP(ceu0_data_8_15_0),\n\tSH_PFC_PIN_GROUP(ceu0_data_8_15_1),\n\tSH_PFC_PIN_GROUP(ceu0_clk_0),\n\tSH_PFC_PIN_GROUP(ceu0_clk_1),\n\tSH_PFC_PIN_GROUP(ceu0_clk_2),\n\tSH_PFC_PIN_GROUP(ceu0_sync),\n\tSH_PFC_PIN_GROUP(ceu0_field),\n\tSH_PFC_PIN_GROUP(ceu1_data),\n\tSH_PFC_PIN_GROUP(ceu1_clk),\n\tSH_PFC_PIN_GROUP(ceu1_sync),\n\tSH_PFC_PIN_GROUP(ceu1_field),\n\tSH_PFC_PIN_GROUP(fsia_mclk_in),\n\tSH_PFC_PIN_GROUP(fsia_mclk_out),\n\tSH_PFC_PIN_GROUP(fsia_sclk_in),\n\tSH_PFC_PIN_GROUP(fsia_sclk_out),\n\tSH_PFC_PIN_GROUP(fsia_data_in_0),\n\tSH_PFC_PIN_GROUP(fsia_data_in_1),\n\tSH_PFC_PIN_GROUP(fsia_data_out_0),\n\tSH_PFC_PIN_GROUP(fsia_data_out_1),\n\tSH_PFC_PIN_GROUP(fsia_data_out_2),\n\tSH_PFC_PIN_GROUP(fsia_spdif_0),\n\tSH_PFC_PIN_GROUP(fsia_spdif_1),\n\tSH_PFC_PIN_GROUP(fsib_mclk_in),\n\tSH_PFC_PIN_GROUP(gether_rmii),\n\tSH_PFC_PIN_GROUP(gether_mii),\n\tSH_PFC_PIN_GROUP(gether_gmii),\n\tSH_PFC_PIN_GROUP(gether_int),\n\tSH_PFC_PIN_GROUP(gether_link),\n\tSH_PFC_PIN_GROUP(gether_wol),\n\tSH_PFC_PIN_GROUP(hdmi),\n\tSH_PFC_PIN_GROUP(intc_irq0_0),\n\tSH_PFC_PIN_GROUP(intc_irq0_1),\n\tSH_PFC_PIN_GROUP(intc_irq1),\n\tSH_PFC_PIN_GROUP(intc_irq2_0),\n\tSH_PFC_PIN_GROUP(intc_irq2_1),\n\tSH_PFC_PIN_GROUP(intc_irq3_0),\n\tSH_PFC_PIN_GROUP(intc_irq3_1),\n\tSH_PFC_PIN_GROUP(intc_irq4_0),\n\tSH_PFC_PIN_GROUP(intc_irq4_1),\n\tSH_PFC_PIN_GROUP(intc_irq5_0),\n\tSH_PFC_PIN_GROUP(intc_irq5_1),\n\tSH_PFC_PIN_GROUP(intc_irq6_0),\n\tSH_PFC_PIN_GROUP(intc_irq6_1),\n\tSH_PFC_PIN_GROUP(intc_irq7_0),\n\tSH_PFC_PIN_GROUP(intc_irq7_1),\n\tSH_PFC_PIN_GROUP(intc_irq8),\n\tSH_PFC_PIN_GROUP(intc_irq9_0),\n\tSH_PFC_PIN_GROUP(intc_irq9_1),\n\tSH_PFC_PIN_GROUP(intc_irq10),\n\tSH_PFC_PIN_GROUP(intc_irq11),\n\tSH_PFC_PIN_GROUP(intc_irq12_0),\n\tSH_PFC_PIN_GROUP(intc_irq12_1),\n\tSH_PFC_PIN_GROUP(intc_irq13_0),\n\tSH_PFC_PIN_GROUP(intc_irq13_1),\n\tSH_PFC_PIN_GROUP(intc_irq14_0),\n\tSH_PFC_PIN_GROUP(intc_irq14_1),\n\tSH_PFC_PIN_GROUP(intc_irq15_0),\n\tSH_PFC_PIN_GROUP(intc_irq15_1),\n\tSH_PFC_PIN_GROUP(intc_irq16_0),\n\tSH_PFC_PIN_GROUP(intc_irq16_1),\n\tSH_PFC_PIN_GROUP(intc_irq17),\n\tSH_PFC_PIN_GROUP(intc_irq18),\n\tSH_PFC_PIN_GROUP(intc_irq19),\n\tSH_PFC_PIN_GROUP(intc_irq20),\n\tSH_PFC_PIN_GROUP(intc_irq21),\n\tSH_PFC_PIN_GROUP(intc_irq22),\n\tSH_PFC_PIN_GROUP(intc_irq23),\n\tSH_PFC_PIN_GROUP(intc_irq24),\n\tSH_PFC_PIN_GROUP(intc_irq25),\n\tSH_PFC_PIN_GROUP(intc_irq26_0),\n\tSH_PFC_PIN_GROUP(intc_irq26_1),\n\tSH_PFC_PIN_GROUP(intc_irq27_0),\n\tSH_PFC_PIN_GROUP(intc_irq27_1),\n\tSH_PFC_PIN_GROUP(intc_irq28_0),\n\tSH_PFC_PIN_GROUP(intc_irq28_1),\n\tSH_PFC_PIN_GROUP(intc_irq29_0),\n\tSH_PFC_PIN_GROUP(intc_irq29_1),\n\tSH_PFC_PIN_GROUP(intc_irq30_0),\n\tSH_PFC_PIN_GROUP(intc_irq30_1),\n\tSH_PFC_PIN_GROUP(intc_irq31_0),\n\tSH_PFC_PIN_GROUP(intc_irq31_1),\n\tSH_PFC_PIN_GROUP_SUBSET(lcd0_data8, lcd0_data24_0, 0, 8),\n\tSH_PFC_PIN_GROUP_SUBSET(lcd0_data9, lcd0_data24_0, 0, 9),\n\tSH_PFC_PIN_GROUP_SUBSET(lcd0_data12, lcd0_data24_0, 0, 12),\n\tSH_PFC_PIN_GROUP_SUBSET(lcd0_data16, lcd0_data24_0, 0, 16),\n\tSH_PFC_PIN_GROUP_SUBSET(lcd0_data18, lcd0_data24_0, 0, 18),\n\tSH_PFC_PIN_GROUP(lcd0_data24_0),\n\tSH_PFC_PIN_GROUP(lcd0_data24_1),\n\tSH_PFC_PIN_GROUP(lcd0_display),\n\tSH_PFC_PIN_GROUP(lcd0_lclk_0),\n\tSH_PFC_PIN_GROUP(lcd0_lclk_1),\n\tSH_PFC_PIN_GROUP(lcd0_sync),\n\tSH_PFC_PIN_GROUP(lcd0_sys),\n\tBUS_DATA_PIN_GROUP(lcd1_data, 8),\n\tBUS_DATA_PIN_GROUP(lcd1_data, 9),\n\tBUS_DATA_PIN_GROUP(lcd1_data, 12),\n\tBUS_DATA_PIN_GROUP(lcd1_data, 16),\n\tBUS_DATA_PIN_GROUP(lcd1_data, 18),\n\tBUS_DATA_PIN_GROUP(lcd1_data, 24),\n\tSH_PFC_PIN_GROUP(lcd1_display),\n\tSH_PFC_PIN_GROUP(lcd1_lclk),\n\tSH_PFC_PIN_GROUP(lcd1_sync),\n\tSH_PFC_PIN_GROUP(lcd1_sys),\n\tBUS_DATA_PIN_GROUP(mmc0_data, 1, _0),\n\tBUS_DATA_PIN_GROUP(mmc0_data, 4, _0),\n\tBUS_DATA_PIN_GROUP(mmc0_data, 8, _0),\n\tSH_PFC_PIN_GROUP(mmc0_ctrl_0),\n\tBUS_DATA_PIN_GROUP(mmc0_data, 1, _1),\n\tBUS_DATA_PIN_GROUP(mmc0_data, 4, _1),\n\tBUS_DATA_PIN_GROUP(mmc0_data, 8, _1),\n\tSH_PFC_PIN_GROUP(mmc0_ctrl_1),\n\tSH_PFC_PIN_GROUP(scifa0_data),\n\tSH_PFC_PIN_GROUP(scifa0_clk),\n\tSH_PFC_PIN_GROUP(scifa0_ctrl),\n\tSH_PFC_PIN_GROUP(scifa1_data),\n\tSH_PFC_PIN_GROUP(scifa1_clk),\n\tSH_PFC_PIN_GROUP(scifa1_ctrl),\n\tSH_PFC_PIN_GROUP(scifa2_data),\n\tSH_PFC_PIN_GROUP(scifa2_clk_0),\n\tSH_PFC_PIN_GROUP(scifa2_clk_1),\n\tSH_PFC_PIN_GROUP(scifa2_ctrl),\n\tSH_PFC_PIN_GROUP(scifa3_data_0),\n\tSH_PFC_PIN_GROUP(scifa3_clk_0),\n\tSH_PFC_PIN_GROUP(scifa3_ctrl_0),\n\tSH_PFC_PIN_GROUP(scifa3_data_1),\n\tSH_PFC_PIN_GROUP(scifa3_clk_1),\n\tSH_PFC_PIN_GROUP(scifa3_ctrl_1),\n\tSH_PFC_PIN_GROUP(scifa4_data_0),\n\tSH_PFC_PIN_GROUP(scifa4_data_1),\n\tSH_PFC_PIN_GROUP(scifa4_data_2),\n\tSH_PFC_PIN_GROUP(scifa4_clk_0),\n\tSH_PFC_PIN_GROUP(scifa4_clk_1),\n\tSH_PFC_PIN_GROUP(scifa5_data_0),\n\tSH_PFC_PIN_GROUP(scifa5_data_1),\n\tSH_PFC_PIN_GROUP(scifa5_data_2),\n\tSH_PFC_PIN_GROUP(scifa5_clk_0),\n\tSH_PFC_PIN_GROUP(scifa5_clk_1),\n\tSH_PFC_PIN_GROUP(scifa6_data),\n\tSH_PFC_PIN_GROUP(scifa6_clk),\n\tSH_PFC_PIN_GROUP(scifa7_data),\n\tSH_PFC_PIN_GROUP(scifb_data_0),\n\tSH_PFC_PIN_GROUP(scifb_clk_0),\n\tSH_PFC_PIN_GROUP(scifb_ctrl_0),\n\tSH_PFC_PIN_GROUP(scifb_data_1),\n\tSH_PFC_PIN_GROUP(scifb_clk_1),\n\tSH_PFC_PIN_GROUP(scifb_ctrl_1),\n\tBUS_DATA_PIN_GROUP(sdhi0_data, 1),\n\tBUS_DATA_PIN_GROUP(sdhi0_data, 4),\n\tSH_PFC_PIN_GROUP(sdhi0_ctrl),\n\tSH_PFC_PIN_GROUP(sdhi0_cd),\n\tSH_PFC_PIN_GROUP(sdhi0_wp),\n\tBUS_DATA_PIN_GROUP(sdhi1_data, 1),\n\tBUS_DATA_PIN_GROUP(sdhi1_data, 4),\n\tSH_PFC_PIN_GROUP(sdhi1_ctrl),\n\tSH_PFC_PIN_GROUP(sdhi1_cd),\n\tSH_PFC_PIN_GROUP(sdhi1_wp),\n\tBUS_DATA_PIN_GROUP(sdhi2_data, 1),\n\tBUS_DATA_PIN_GROUP(sdhi2_data, 4),\n\tSH_PFC_PIN_GROUP(sdhi2_ctrl),\n\tSH_PFC_PIN_GROUP(sdhi2_cd_0),\n\tSH_PFC_PIN_GROUP(sdhi2_wp_0),\n\tSH_PFC_PIN_GROUP(sdhi2_cd_1),\n\tSH_PFC_PIN_GROUP(sdhi2_wp_1),\n\tSH_PFC_PIN_GROUP(tpu0_to0),\n\tSH_PFC_PIN_GROUP(tpu0_to1),\n\tSH_PFC_PIN_GROUP(tpu0_to2_0),\n\tSH_PFC_PIN_GROUP(tpu0_to2_1),\n\tSH_PFC_PIN_GROUP(tpu0_to3),\n};\n\nstatic const char * const bsc_groups[] = {\n\t\"bsc_data8\",\n\t\"bsc_data16\",\n\t\"bsc_data32\",\n\t\"bsc_cs0\",\n\t\"bsc_cs2\",\n\t\"bsc_cs4\",\n\t\"bsc_cs5a_0\",\n\t\"bsc_cs5a_1\",\n\t\"bsc_cs5b\",\n\t\"bsc_cs6a\",\n\t\"bsc_rd_we8\",\n\t\"bsc_rd_we16\",\n\t\"bsc_rd_we32\",\n\t\"bsc_bs\",\n\t\"bsc_rdwr\",\n};\n\nstatic const char * const ceu0_groups[] = {\n\t\"ceu0_data_0_7\",\n\t\"ceu0_data_8_15_0\",\n\t\"ceu0_data_8_15_1\",\n\t\"ceu0_clk_0\",\n\t\"ceu0_clk_1\",\n\t\"ceu0_clk_2\",\n\t\"ceu0_sync\",\n\t\"ceu0_field\",\n};\n\nstatic const char * const ceu1_groups[] = {\n\t\"ceu1_data\",\n\t\"ceu1_clk\",\n\t\"ceu1_sync\",\n\t\"ceu1_field\",\n};\n\nstatic const char * const fsia_groups[] = {\n\t\"fsia_mclk_in\",\n\t\"fsia_mclk_out\",\n\t\"fsia_sclk_in\",\n\t\"fsia_sclk_out\",\n\t\"fsia_data_in_0\",\n\t\"fsia_data_in_1\",\n\t\"fsia_data_out_0\",\n\t\"fsia_data_out_1\",\n\t\"fsia_data_out_2\",\n\t\"fsia_spdif_0\",\n\t\"fsia_spdif_1\",\n};\n\nstatic const char * const fsib_groups[] = {\n\t\"fsib_mclk_in\",\n};\n\nstatic const char * const gether_groups[] = {\n\t\"gether_rmii\",\n\t\"gether_mii\",\n\t\"gether_gmii\",\n\t\"gether_int\",\n\t\"gether_link\",\n\t\"gether_wol\",\n};\n\nstatic const char * const hdmi_groups[] = {\n\t\"hdmi\",\n};\n\nstatic const char * const intc_groups[] = {\n\t\"intc_irq0_0\",\n\t\"intc_irq0_1\",\n\t\"intc_irq1\",\n\t\"intc_irq2_0\",\n\t\"intc_irq2_1\",\n\t\"intc_irq3_0\",\n\t\"intc_irq3_1\",\n\t\"intc_irq4_0\",\n\t\"intc_irq4_1\",\n\t\"intc_irq5_0\",\n\t\"intc_irq5_1\",\n\t\"intc_irq6_0\",\n\t\"intc_irq6_1\",\n\t\"intc_irq7_0\",\n\t\"intc_irq7_1\",\n\t\"intc_irq8\",\n\t\"intc_irq9_0\",\n\t\"intc_irq9_1\",\n\t\"intc_irq10\",\n\t\"intc_irq11\",\n\t\"intc_irq12_0\",\n\t\"intc_irq12_1\",\n\t\"intc_irq13_0\",\n\t\"intc_irq13_1\",\n\t\"intc_irq14_0\",\n\t\"intc_irq14_1\",\n\t\"intc_irq15_0\",\n\t\"intc_irq15_1\",\n\t\"intc_irq16_0\",\n\t\"intc_irq16_1\",\n\t\"intc_irq17\",\n\t\"intc_irq18\",\n\t\"intc_irq19\",\n\t\"intc_irq20\",\n\t\"intc_irq21\",\n\t\"intc_irq22\",\n\t\"intc_irq23\",\n\t\"intc_irq24\",\n\t\"intc_irq25\",\n\t\"intc_irq26_0\",\n\t\"intc_irq26_1\",\n\t\"intc_irq27_0\",\n\t\"intc_irq27_1\",\n\t\"intc_irq28_0\",\n\t\"intc_irq28_1\",\n\t\"intc_irq29_0\",\n\t\"intc_irq29_1\",\n\t\"intc_irq30_0\",\n\t\"intc_irq30_1\",\n\t\"intc_irq31_0\",\n\t\"intc_irq31_1\",\n};\n\nstatic const char * const lcd0_groups[] = {\n\t\"lcd0_data8\",\n\t\"lcd0_data9\",\n\t\"lcd0_data12\",\n\t\"lcd0_data16\",\n\t\"lcd0_data18\",\n\t\"lcd0_data24_0\",\n\t\"lcd0_data24_1\",\n\t\"lcd0_display\",\n\t\"lcd0_lclk_0\",\n\t\"lcd0_lclk_1\",\n\t\"lcd0_sync\",\n\t\"lcd0_sys\",\n};\n\nstatic const char * const lcd1_groups[] = {\n\t\"lcd1_data8\",\n\t\"lcd1_data9\",\n\t\"lcd1_data12\",\n\t\"lcd1_data16\",\n\t\"lcd1_data18\",\n\t\"lcd1_data24\",\n\t\"lcd1_display\",\n\t\"lcd1_lclk\",\n\t\"lcd1_sync\",\n\t\"lcd1_sys\",\n};\n\nstatic const char * const mmc0_groups[] = {\n\t\"mmc0_data1_0\",\n\t\"mmc0_data4_0\",\n\t\"mmc0_data8_0\",\n\t\"mmc0_ctrl_0\",\n\t\"mmc0_data1_1\",\n\t\"mmc0_data4_1\",\n\t\"mmc0_data8_1\",\n\t\"mmc0_ctrl_1\",\n};\n\nstatic const char * const scifa0_groups[] = {\n\t\"scifa0_data\",\n\t\"scifa0_clk\",\n\t\"scifa0_ctrl\",\n};\n\nstatic const char * const scifa1_groups[] = {\n\t\"scifa1_data\",\n\t\"scifa1_clk\",\n\t\"scifa1_ctrl\",\n};\n\nstatic const char * const scifa2_groups[] = {\n\t\"scifa2_data\",\n\t\"scifa2_clk_0\",\n\t\"scifa2_clk_1\",\n\t\"scifa2_ctrl\",\n};\n\nstatic const char * const scifa3_groups[] = {\n\t\"scifa3_data_0\",\n\t\"scifa3_clk_0\",\n\t\"scifa3_ctrl_0\",\n\t\"scifa3_data_1\",\n\t\"scifa3_clk_1\",\n\t\"scifa3_ctrl_1\",\n};\n\nstatic const char * const scifa4_groups[] = {\n\t\"scifa4_data_0\",\n\t\"scifa4_data_1\",\n\t\"scifa4_data_2\",\n\t\"scifa4_clk_0\",\n\t\"scifa4_clk_1\",\n};\n\nstatic const char * const scifa5_groups[] = {\n\t\"scifa5_data_0\",\n\t\"scifa5_data_1\",\n\t\"scifa5_data_2\",\n\t\"scifa5_clk_0\",\n\t\"scifa5_clk_1\",\n};\n\nstatic const char * const scifa6_groups[] = {\n\t\"scifa6_data\",\n\t\"scifa6_clk\",\n};\n\nstatic const char * const scifa7_groups[] = {\n\t\"scifa7_data\",\n};\n\nstatic const char * const scifb_groups[] = {\n\t\"scifb_data_0\",\n\t\"scifb_clk_0\",\n\t\"scifb_ctrl_0\",\n\t\"scifb_data_1\",\n\t\"scifb_clk_1\",\n\t\"scifb_ctrl_1\",\n};\n\nstatic const char * const sdhi0_groups[] = {\n\t\"sdhi0_data1\",\n\t\"sdhi0_data4\",\n\t\"sdhi0_ctrl\",\n\t\"sdhi0_cd\",\n\t\"sdhi0_wp\",\n};\n\nstatic const char * const sdhi1_groups[] = {\n\t\"sdhi1_data1\",\n\t\"sdhi1_data4\",\n\t\"sdhi1_ctrl\",\n\t\"sdhi1_cd\",\n\t\"sdhi1_wp\",\n};\n\nstatic const char * const sdhi2_groups[] = {\n\t\"sdhi2_data1\",\n\t\"sdhi2_data4\",\n\t\"sdhi2_ctrl\",\n\t\"sdhi2_cd_0\",\n\t\"sdhi2_wp_0\",\n\t\"sdhi2_cd_1\",\n\t\"sdhi2_wp_1\",\n};\n\nstatic const char * const tpu0_groups[] = {\n\t\"tpu0_to0\",\n\t\"tpu0_to1\",\n\t\"tpu0_to2_0\",\n\t\"tpu0_to2_1\",\n\t\"tpu0_to3\",\n};\n\nstatic const struct sh_pfc_function pinmux_functions[] = {\n\tSH_PFC_FUNCTION(bsc),\n\tSH_PFC_FUNCTION(ceu0),\n\tSH_PFC_FUNCTION(ceu1),\n\tSH_PFC_FUNCTION(fsia),\n\tSH_PFC_FUNCTION(fsib),\n\tSH_PFC_FUNCTION(gether),\n\tSH_PFC_FUNCTION(hdmi),\n\tSH_PFC_FUNCTION(intc),\n\tSH_PFC_FUNCTION(lcd0),\n\tSH_PFC_FUNCTION(lcd1),\n\tSH_PFC_FUNCTION(mmc0),\n\tSH_PFC_FUNCTION(scifa0),\n\tSH_PFC_FUNCTION(scifa1),\n\tSH_PFC_FUNCTION(scifa2),\n\tSH_PFC_FUNCTION(scifa3),\n\tSH_PFC_FUNCTION(scifa4),\n\tSH_PFC_FUNCTION(scifa5),\n\tSH_PFC_FUNCTION(scifa6),\n\tSH_PFC_FUNCTION(scifa7),\n\tSH_PFC_FUNCTION(scifb),\n\tSH_PFC_FUNCTION(sdhi0),\n\tSH_PFC_FUNCTION(sdhi1),\n\tSH_PFC_FUNCTION(sdhi2),\n\tSH_PFC_FUNCTION(tpu0),\n};\n\nstatic const struct pinmux_cfg_reg pinmux_config_regs[] = {\n\tPORTCR(0,\t0xe6050000),  \n\tPORTCR(1,\t0xe6050001),  \n\tPORTCR(2,\t0xe6050002),  \n\tPORTCR(3,\t0xe6050003),  \n\tPORTCR(4,\t0xe6050004),  \n\tPORTCR(5,\t0xe6050005),  \n\tPORTCR(6,\t0xe6050006),  \n\tPORTCR(7,\t0xe6050007),  \n\tPORTCR(8,\t0xe6050008),  \n\tPORTCR(9,\t0xe6050009),  \n\tPORTCR(10,\t0xe605000a),  \n\tPORTCR(11,\t0xe605000b),  \n\tPORTCR(12,\t0xe605000c),  \n\tPORTCR(13,\t0xe605000d),  \n\tPORTCR(14,\t0xe605000e),  \n\tPORTCR(15,\t0xe605000f),  \n\tPORTCR(16,\t0xe6050010),  \n\tPORTCR(17,\t0xe6050011),  \n\tPORTCR(18,\t0xe6050012),  \n\tPORTCR(19,\t0xe6050013),  \n\tPORTCR(20,\t0xe6050014),  \n\tPORTCR(21,\t0xe6050015),  \n\tPORTCR(22,\t0xe6050016),  \n\tPORTCR(23,\t0xe6050017),  \n\tPORTCR(24,\t0xe6050018),  \n\tPORTCR(25,\t0xe6050019),  \n\tPORTCR(26,\t0xe605001a),  \n\tPORTCR(27,\t0xe605001b),  \n\tPORTCR(28,\t0xe605001c),  \n\tPORTCR(29,\t0xe605001d),  \n\tPORTCR(30,\t0xe605001e),  \n\tPORTCR(31,\t0xe605001f),  \n\tPORTCR(32,\t0xe6050020),  \n\tPORTCR(33,\t0xe6050021),  \n\tPORTCR(34,\t0xe6050022),  \n\tPORTCR(35,\t0xe6050023),  \n\tPORTCR(36,\t0xe6050024),  \n\tPORTCR(37,\t0xe6050025),  \n\tPORTCR(38,\t0xe6050026),  \n\tPORTCR(39,\t0xe6050027),  \n\tPORTCR(40,\t0xe6050028),  \n\tPORTCR(41,\t0xe6050029),  \n\tPORTCR(42,\t0xe605002a),  \n\tPORTCR(43,\t0xe605002b),  \n\tPORTCR(44,\t0xe605002c),  \n\tPORTCR(45,\t0xe605002d),  \n\tPORTCR(46,\t0xe605002e),  \n\tPORTCR(47,\t0xe605002f),  \n\tPORTCR(48,\t0xe6050030),  \n\tPORTCR(49,\t0xe6050031),  \n\tPORTCR(50,\t0xe6050032),  \n\tPORTCR(51,\t0xe6050033),  \n\tPORTCR(52,\t0xe6050034),  \n\tPORTCR(53,\t0xe6050035),  \n\tPORTCR(54,\t0xe6050036),  \n\tPORTCR(55,\t0xe6050037),  \n\tPORTCR(56,\t0xe6050038),  \n\tPORTCR(57,\t0xe6050039),  \n\tPORTCR(58,\t0xe605003a),  \n\tPORTCR(59,\t0xe605003b),  \n\tPORTCR(60,\t0xe605003c),  \n\tPORTCR(61,\t0xe605003d),  \n\tPORTCR(62,\t0xe605003e),  \n\tPORTCR(63,\t0xe605003f),  \n\tPORTCR(64,\t0xe6050040),  \n\tPORTCR(65,\t0xe6050041),  \n\tPORTCR(66,\t0xe6050042),  \n\tPORTCR(67,\t0xe6050043),  \n\tPORTCR(68,\t0xe6050044),  \n\tPORTCR(69,\t0xe6050045),  \n\tPORTCR(70,\t0xe6050046),  \n\tPORTCR(71,\t0xe6050047),  \n\tPORTCR(72,\t0xe6050048),  \n\tPORTCR(73,\t0xe6050049),  \n\tPORTCR(74,\t0xe605004a),  \n\tPORTCR(75,\t0xe605004b),  \n\tPORTCR(76,\t0xe605004c),  \n\tPORTCR(77,\t0xe605004d),  \n\tPORTCR(78,\t0xe605004e),  \n\tPORTCR(79,\t0xe605004f),  \n\tPORTCR(80,\t0xe6050050),  \n\tPORTCR(81,\t0xe6050051),  \n\tPORTCR(82,\t0xe6050052),  \n\tPORTCR(83,\t0xe6050053),  \n\n\tPORTCR(84,\t0xe6051054),  \n\tPORTCR(85,\t0xe6051055),  \n\tPORTCR(86,\t0xe6051056),  \n\tPORTCR(87,\t0xe6051057),  \n\tPORTCR(88,\t0xe6051058),  \n\tPORTCR(89,\t0xe6051059),  \n\tPORTCR(90,\t0xe605105a),  \n\tPORTCR(91,\t0xe605105b),  \n\tPORTCR(92,\t0xe605105c),  \n\tPORTCR(93,\t0xe605105d),  \n\tPORTCR(94,\t0xe605105e),  \n\tPORTCR(95,\t0xe605105f),  \n\tPORTCR(96,\t0xe6051060),  \n\tPORTCR(97,\t0xe6051061),  \n\tPORTCR(98,\t0xe6051062),  \n\tPORTCR(99,\t0xe6051063),  \n\tPORTCR(100,\t0xe6051064),  \n\tPORTCR(101,\t0xe6051065),  \n\tPORTCR(102,\t0xe6051066),  \n\tPORTCR(103,\t0xe6051067),  \n\tPORTCR(104,\t0xe6051068),  \n\tPORTCR(105,\t0xe6051069),  \n\tPORTCR(106,\t0xe605106a),  \n\tPORTCR(107,\t0xe605106b),  \n\tPORTCR(108,\t0xe605106c),  \n\tPORTCR(109,\t0xe605106d),  \n\tPORTCR(110,\t0xe605106e),  \n\tPORTCR(111,\t0xe605106f),  \n\tPORTCR(112,\t0xe6051070),  \n\tPORTCR(113,\t0xe6051071),  \n\tPORTCR(114,\t0xe6051072),  \n\n\tPORTCR(115,\t0xe6052073),  \n\tPORTCR(116,\t0xe6052074),  \n\tPORTCR(117,\t0xe6052075),  \n\tPORTCR(118,\t0xe6052076),  \n\tPORTCR(119,\t0xe6052077),  \n\tPORTCR(120,\t0xe6052078),  \n\tPORTCR(121,\t0xe6052079),  \n\tPORTCR(122,\t0xe605207a),  \n\tPORTCR(123,\t0xe605207b),  \n\tPORTCR(124,\t0xe605207c),  \n\tPORTCR(125,\t0xe605207d),  \n\tPORTCR(126,\t0xe605207e),  \n\tPORTCR(127,\t0xe605207f),  \n\tPORTCR(128,\t0xe6052080),  \n\tPORTCR(129,\t0xe6052081),  \n\tPORTCR(130,\t0xe6052082),  \n\tPORTCR(131,\t0xe6052083),  \n\tPORTCR(132,\t0xe6052084),  \n\tPORTCR(133,\t0xe6052085),  \n\tPORTCR(134,\t0xe6052086),  \n\tPORTCR(135,\t0xe6052087),  \n\tPORTCR(136,\t0xe6052088),  \n\tPORTCR(137,\t0xe6052089),  \n\tPORTCR(138,\t0xe605208a),  \n\tPORTCR(139,\t0xe605208b),  \n\tPORTCR(140,\t0xe605208c),  \n\tPORTCR(141,\t0xe605208d),  \n\tPORTCR(142,\t0xe605208e),  \n\tPORTCR(143,\t0xe605208f),  \n\tPORTCR(144,\t0xe6052090),  \n\tPORTCR(145,\t0xe6052091),  \n\tPORTCR(146,\t0xe6052092),  \n\tPORTCR(147,\t0xe6052093),  \n\tPORTCR(148,\t0xe6052094),  \n\tPORTCR(149,\t0xe6052095),  \n\tPORTCR(150,\t0xe6052096),  \n\tPORTCR(151,\t0xe6052097),  \n\tPORTCR(152,\t0xe6052098),  \n\tPORTCR(153,\t0xe6052099),  \n\tPORTCR(154,\t0xe605209a),  \n\tPORTCR(155,\t0xe605209b),  \n\tPORTCR(156,\t0xe605209c),  \n\tPORTCR(157,\t0xe605209d),  \n\tPORTCR(158,\t0xe605209e),  \n\tPORTCR(159,\t0xe605209f),  \n\tPORTCR(160,\t0xe60520a0),  \n\tPORTCR(161,\t0xe60520a1),  \n\tPORTCR(162,\t0xe60520a2),  \n\tPORTCR(163,\t0xe60520a3),  \n\tPORTCR(164,\t0xe60520a4),  \n\tPORTCR(165,\t0xe60520a5),  \n\tPORTCR(166,\t0xe60520a6),  \n\tPORTCR(167,\t0xe60520a7),  \n\tPORTCR(168,\t0xe60520a8),  \n\tPORTCR(169,\t0xe60520a9),  \n\tPORTCR(170,\t0xe60520aa),  \n\tPORTCR(171,\t0xe60520ab),  \n\tPORTCR(172,\t0xe60520ac),  \n\tPORTCR(173,\t0xe60520ad),  \n\tPORTCR(174,\t0xe60520ae),  \n\tPORTCR(175,\t0xe60520af),  \n\tPORTCR(176,\t0xe60520b0),  \n\tPORTCR(177,\t0xe60520b1),  \n\tPORTCR(178,\t0xe60520b2),  \n\tPORTCR(179,\t0xe60520b3),  \n\tPORTCR(180,\t0xe60520b4),  \n\tPORTCR(181,\t0xe60520b5),  \n\tPORTCR(182,\t0xe60520b6),  \n\tPORTCR(183,\t0xe60520b7),  \n\tPORTCR(184,\t0xe60520b8),  \n\tPORTCR(185,\t0xe60520b9),  \n\tPORTCR(186,\t0xe60520ba),  \n\tPORTCR(187,\t0xe60520bb),  \n\tPORTCR(188,\t0xe60520bc),  \n\tPORTCR(189,\t0xe60520bd),  \n\tPORTCR(190,\t0xe60520be),  \n\tPORTCR(191,\t0xe60520bf),  \n\tPORTCR(192,\t0xe60520c0),  \n\tPORTCR(193,\t0xe60520c1),  \n\tPORTCR(194,\t0xe60520c2),  \n\tPORTCR(195,\t0xe60520c3),  \n\tPORTCR(196,\t0xe60520c4),  \n\tPORTCR(197,\t0xe60520c5),  \n\tPORTCR(198,\t0xe60520c6),  \n\tPORTCR(199,\t0xe60520c7),  \n\tPORTCR(200,\t0xe60520c8),  \n\tPORTCR(201,\t0xe60520c9),  \n\tPORTCR(202,\t0xe60520ca),  \n\tPORTCR(203,\t0xe60520cb),  \n\tPORTCR(204,\t0xe60520cc),  \n\tPORTCR(205,\t0xe60520cd),  \n\tPORTCR(206,\t0xe60520ce),  \n\tPORTCR(207,\t0xe60520cf),  \n\tPORTCR(208,\t0xe60520d0),  \n\tPORTCR(209,\t0xe60520d1),  \n\n\tPORTCR(210,\t0xe60530d2),  \n\tPORTCR(211,\t0xe60530d3),  \n\n\t{ PINMUX_CFG_REG_VAR(\"MSEL1CR\", 0xe605800c, 32,\n\t\t\t    GROUP(1, 1, 1, 1, 1, 1, -9, 1, 1, 1, 1, 1,\n\t\t\t\t  -2, 1, -1, 1, 1, 1, 1, 1, 1, -1, 1),\n\t\t\t    GROUP(\n\t\t\tMSEL1CR_31_0,\tMSEL1CR_31_1,\n\t\t\tMSEL1CR_30_0,\tMSEL1CR_30_1,\n\t\t\tMSEL1CR_29_0,\tMSEL1CR_29_1,\n\t\t\tMSEL1CR_28_0,\tMSEL1CR_28_1,\n\t\t\tMSEL1CR_27_0,\tMSEL1CR_27_1,\n\t\t\tMSEL1CR_26_0,\tMSEL1CR_26_1,\n\t\t\t \n\t\t\tMSEL1CR_16_0,\tMSEL1CR_16_1,\n\t\t\tMSEL1CR_15_0,\tMSEL1CR_15_1,\n\t\t\tMSEL1CR_14_0,\tMSEL1CR_14_1,\n\t\t\tMSEL1CR_13_0,\tMSEL1CR_13_1,\n\t\t\tMSEL1CR_12_0,\tMSEL1CR_12_1,\n\t\t\t \n\t\t\tMSEL1CR_9_0,\tMSEL1CR_9_1,\n\t\t\t \n\t\t\tMSEL1CR_7_0,\tMSEL1CR_7_1,\n\t\t\tMSEL1CR_6_0,\tMSEL1CR_6_1,\n\t\t\tMSEL1CR_5_0,\tMSEL1CR_5_1,\n\t\t\tMSEL1CR_4_0,\tMSEL1CR_4_1,\n\t\t\tMSEL1CR_3_0,\tMSEL1CR_3_1,\n\t\t\tMSEL1CR_2_0,\tMSEL1CR_2_1,\n\t\t\t \n\t\t\tMSEL1CR_0_0,\tMSEL1CR_0_1,\n\t\t))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"MSEL3CR\", 0xE6058020, 32,\n\t\t\t     GROUP(-16, 1, -8, 1, -6),\n\t\t\t     GROUP(\n\t\t\t \n\t\t\tMSEL3CR_15_0,\tMSEL3CR_15_1,\n\t\t\t \n\t\t\tMSEL3CR_6_0,\tMSEL3CR_6_1,\n\t\t\t \n\t\t\t))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"MSEL4CR\", 0xE6058024, 32,\n\t\t\t     GROUP(-12, 1, 1, -2, 1, -4, 1, -3, 1, -1, 1, -2,\n\t\t\t\t   1, -1),\n\t\t\t     GROUP(\n\t\t\t \n\t\t\tMSEL4CR_19_0,\tMSEL4CR_19_1,\n\t\t\tMSEL4CR_18_0,\tMSEL4CR_18_1,\n\t\t\t \n\t\t\tMSEL4CR_15_0,\tMSEL4CR_15_1,\n\t\t\t \n\t\t\tMSEL4CR_10_0,\tMSEL4CR_10_1,\n\t\t\t \n\t\t\tMSEL4CR_6_0,\tMSEL4CR_6_1,\n\t\t\t \n\t\t\tMSEL4CR_4_0,\tMSEL4CR_4_1,\n\t\t\t \n\t\t\tMSEL4CR_1_0,\tMSEL4CR_1_1,\n\t\t\t \n\t\t))\n\t},\n\t{ PINMUX_CFG_REG_VAR(\"MSEL5CR\", 0xE6058028, 32,\n\t\t\t     GROUP(1, 1, 1, -1, 1, -1, 1, -1, 1, -1, 1,\n\t\t\t\t   -1, 1, -1, 1, -1, 1, 1, 1, 1, 1, 1,\n\t\t\t\t   -1, 1, 1, 1, 1, 1, 1, 1, -1, 1),\n\t\t\t     GROUP(\n\t\t\tMSEL5CR_31_0,\tMSEL5CR_31_1,\n\t\t\tMSEL5CR_30_0,\tMSEL5CR_30_1,\n\t\t\tMSEL5CR_29_0,\tMSEL5CR_29_1,\n\t\t\t \n\t\t\tMSEL5CR_27_0,\tMSEL5CR_27_1,\n\t\t\t \n\t\t\tMSEL5CR_25_0,\tMSEL5CR_25_1,\n\t\t\t \n\t\t\tMSEL5CR_23_0,\tMSEL5CR_23_1,\n\t\t\t \n\t\t\tMSEL5CR_21_0,\tMSEL5CR_21_1,\n\t\t\t \n\t\t\tMSEL5CR_19_0,\tMSEL5CR_19_1,\n\t\t\t \n\t\t\tMSEL5CR_17_0,\tMSEL5CR_17_1,\n\t\t\t \n\t\t\tMSEL5CR_15_0,\tMSEL5CR_15_1,\n\t\t\tMSEL5CR_14_0,\tMSEL5CR_14_1,\n\t\t\tMSEL5CR_13_0,\tMSEL5CR_13_1,\n\t\t\tMSEL5CR_12_0,\tMSEL5CR_12_1,\n\t\t\tMSEL5CR_11_0,\tMSEL5CR_11_1,\n\t\t\tMSEL5CR_10_0,\tMSEL5CR_10_1,\n\t\t\t \n\t\t\tMSEL5CR_8_0,\tMSEL5CR_8_1,\n\t\t\tMSEL5CR_7_0,\tMSEL5CR_7_1,\n\t\t\tMSEL5CR_6_0,\tMSEL5CR_6_1,\n\t\t\tMSEL5CR_5_0,\tMSEL5CR_5_1,\n\t\t\tMSEL5CR_4_0,\tMSEL5CR_4_1,\n\t\t\tMSEL5CR_3_0,\tMSEL5CR_3_1,\n\t\t\tMSEL5CR_2_0,\tMSEL5CR_2_1,\n\t\t\t \n\t\t\tMSEL5CR_0_0,\tMSEL5CR_0_1,\n\t\t))\n\t},\n\t{   }\n};\n\nstatic const struct pinmux_data_reg pinmux_data_regs[] = {\n\t{ PINMUX_DATA_REG(\"PORTL031_000DR\", 0xe6054800, 32, GROUP(\n\t\tPORT31_DATA,\tPORT30_DATA,\tPORT29_DATA,\tPORT28_DATA,\n\t\tPORT27_DATA,\tPORT26_DATA,\tPORT25_DATA,\tPORT24_DATA,\n\t\tPORT23_DATA,\tPORT22_DATA,\tPORT21_DATA,\tPORT20_DATA,\n\t\tPORT19_DATA,\tPORT18_DATA,\tPORT17_DATA,\tPORT16_DATA,\n\t\tPORT15_DATA,\tPORT14_DATA,\tPORT13_DATA,\tPORT12_DATA,\n\t\tPORT11_DATA,\tPORT10_DATA,\tPORT9_DATA,\tPORT8_DATA,\n\t\tPORT7_DATA,\tPORT6_DATA,\tPORT5_DATA,\tPORT4_DATA,\n\t\tPORT3_DATA,\tPORT2_DATA,\tPORT1_DATA,\tPORT0_DATA ))\n\t},\n\t{ PINMUX_DATA_REG(\"PORTL063_032DR\", 0xe6054804, 32, GROUP(\n\t\tPORT63_DATA,\tPORT62_DATA,\tPORT61_DATA,\tPORT60_DATA,\n\t\tPORT59_DATA,\tPORT58_DATA,\tPORT57_DATA,\tPORT56_DATA,\n\t\tPORT55_DATA,\tPORT54_DATA,\tPORT53_DATA,\tPORT52_DATA,\n\t\tPORT51_DATA,\tPORT50_DATA,\tPORT49_DATA,\tPORT48_DATA,\n\t\tPORT47_DATA,\tPORT46_DATA,\tPORT45_DATA,\tPORT44_DATA,\n\t\tPORT43_DATA,\tPORT42_DATA,\tPORT41_DATA,\tPORT40_DATA,\n\t\tPORT39_DATA,\tPORT38_DATA,\tPORT37_DATA,\tPORT36_DATA,\n\t\tPORT35_DATA,\tPORT34_DATA,\tPORT33_DATA,\tPORT32_DATA ))\n\t},\n\t{ PINMUX_DATA_REG(\"PORTL095_064DR\", 0xe6054808, 32, GROUP(\n\t\t0, 0, 0, 0,\n\t\t0, 0, 0, 0,\n\t\t0, 0, 0, 0,\n\t\tPORT83_DATA,\tPORT82_DATA,\tPORT81_DATA,\tPORT80_DATA,\n\t\tPORT79_DATA,\tPORT78_DATA,\tPORT77_DATA,\tPORT76_DATA,\n\t\tPORT75_DATA,\tPORT74_DATA,\tPORT73_DATA,\tPORT72_DATA,\n\t\tPORT71_DATA,\tPORT70_DATA,\tPORT69_DATA,\tPORT68_DATA,\n\t\tPORT67_DATA,\tPORT66_DATA,\tPORT65_DATA,\tPORT64_DATA ))\n\t},\n\t{ PINMUX_DATA_REG(\"PORTD095_064DR\", 0xe6055808, 32, GROUP(\n\t\tPORT95_DATA,\tPORT94_DATA,\tPORT93_DATA,\tPORT92_DATA,\n\t\tPORT91_DATA,\tPORT90_DATA,\tPORT89_DATA,\tPORT88_DATA,\n\t\tPORT87_DATA,\tPORT86_DATA,\tPORT85_DATA,\tPORT84_DATA,\n\t\t0, 0, 0, 0,\n\t\t0, 0, 0, 0,\n\t\t0, 0, 0, 0,\n\t\t0, 0, 0, 0,\n\t\t0, 0, 0, 0 ))\n\t},\n\t{ PINMUX_DATA_REG(\"PORTD127_096DR\", 0xe605580c, 32, GROUP(\n\t\t0, 0, 0, 0,\n\t\t0, 0, 0, 0,\n\t\t0, 0, 0, 0,\n\t\t0,\t\tPORT114_DATA,\tPORT113_DATA,\tPORT112_DATA,\n\t\tPORT111_DATA,\tPORT110_DATA,\tPORT109_DATA,\tPORT108_DATA,\n\t\tPORT107_DATA,\tPORT106_DATA,\tPORT105_DATA,\tPORT104_DATA,\n\t\tPORT103_DATA,\tPORT102_DATA,\tPORT101_DATA,\tPORT100_DATA,\n\t\tPORT99_DATA,\tPORT98_DATA,\tPORT97_DATA,\tPORT96_DATA ))\n\t},\n\t{ PINMUX_DATA_REG(\"PORTR127_096DR\", 0xe605680C, 32, GROUP(\n\t\tPORT127_DATA,\tPORT126_DATA,\tPORT125_DATA,\tPORT124_DATA,\n\t\tPORT123_DATA,\tPORT122_DATA,\tPORT121_DATA,\tPORT120_DATA,\n\t\tPORT119_DATA,\tPORT118_DATA,\tPORT117_DATA,\tPORT116_DATA,\n\t\tPORT115_DATA,\t0, 0, 0,\n\t\t0, 0, 0, 0,\n\t\t0, 0, 0, 0,\n\t\t0, 0, 0, 0,\n\t\t0, 0, 0, 0 ))\n\t},\n\t{ PINMUX_DATA_REG(\"PORTR159_128DR\", 0xe6056810, 32, GROUP(\n\t\tPORT159_DATA,\tPORT158_DATA,\tPORT157_DATA,\tPORT156_DATA,\n\t\tPORT155_DATA,\tPORT154_DATA,\tPORT153_DATA,\tPORT152_DATA,\n\t\tPORT151_DATA,\tPORT150_DATA,\tPORT149_DATA,\tPORT148_DATA,\n\t\tPORT147_DATA,\tPORT146_DATA,\tPORT145_DATA,\tPORT144_DATA,\n\t\tPORT143_DATA,\tPORT142_DATA,\tPORT141_DATA,\tPORT140_DATA,\n\t\tPORT139_DATA,\tPORT138_DATA,\tPORT137_DATA,\tPORT136_DATA,\n\t\tPORT135_DATA,\tPORT134_DATA,\tPORT133_DATA,\tPORT132_DATA,\n\t\tPORT131_DATA,\tPORT130_DATA,\tPORT129_DATA,\tPORT128_DATA ))\n\t},\n\t{ PINMUX_DATA_REG(\"PORTR191_160DR\", 0xe6056814, 32, GROUP(\n\t\tPORT191_DATA,\tPORT190_DATA,\tPORT189_DATA,\tPORT188_DATA,\n\t\tPORT187_DATA,\tPORT186_DATA,\tPORT185_DATA,\tPORT184_DATA,\n\t\tPORT183_DATA,\tPORT182_DATA,\tPORT181_DATA,\tPORT180_DATA,\n\t\tPORT179_DATA,\tPORT178_DATA,\tPORT177_DATA,\tPORT176_DATA,\n\t\tPORT175_DATA,\tPORT174_DATA,\tPORT173_DATA,\tPORT172_DATA,\n\t\tPORT171_DATA,\tPORT170_DATA,\tPORT169_DATA,\tPORT168_DATA,\n\t\tPORT167_DATA,\tPORT166_DATA,\tPORT165_DATA,\tPORT164_DATA,\n\t\tPORT163_DATA,\tPORT162_DATA,\tPORT161_DATA,\tPORT160_DATA ))\n\t},\n\t{ PINMUX_DATA_REG(\"PORTR223_192DR\", 0xe6056818, 32, GROUP(\n\t\t0, 0, 0, 0,\n\t\t0, 0, 0, 0,\n\t\t0, 0, 0, 0,\n\t\t0, 0,\t\t\t\tPORT209_DATA,\tPORT208_DATA,\n\t\tPORT207_DATA,\tPORT206_DATA,\tPORT205_DATA,\tPORT204_DATA,\n\t\tPORT203_DATA,\tPORT202_DATA,\tPORT201_DATA,\tPORT200_DATA,\n\t\tPORT199_DATA,\tPORT198_DATA,\tPORT197_DATA,\tPORT196_DATA,\n\t\tPORT195_DATA,\tPORT194_DATA,\tPORT193_DATA,\tPORT192_DATA ))\n\t},\n\t{ PINMUX_DATA_REG(\"PORTU223_192DR\", 0xe6057818, 32, GROUP(\n\t\t0, 0, 0, 0,\n\t\t0, 0, 0, 0,\n\t\t0, 0, 0, 0,\n\t\tPORT211_DATA,\tPORT210_DATA, 0, 0,\n\t\t0, 0, 0, 0,\n\t\t0, 0, 0, 0,\n\t\t0, 0, 0, 0,\n\t\t0, 0, 0, 0 ))\n\t},\n\t{   }\n};\n\nstatic const struct pinmux_irq pinmux_irqs[] = {\n\tPINMUX_IRQ(2,   13),\t \n\tPINMUX_IRQ(20),\t\t \n\tPINMUX_IRQ(11,  12),\t \n\tPINMUX_IRQ(10,  14),\t \n\tPINMUX_IRQ(15,  172),\t \n\tPINMUX_IRQ(0,   1),\t \n\tPINMUX_IRQ(121, 173),\t \n\tPINMUX_IRQ(120, 209),\t \n\tPINMUX_IRQ(119),\t \n\tPINMUX_IRQ(118, 210),\t \n\tPINMUX_IRQ(19),\t\t \n\tPINMUX_IRQ(104),\t \n\tPINMUX_IRQ(42,  97),\t \n\tPINMUX_IRQ(64,  98),\t \n\tPINMUX_IRQ(63,  99),\t \n\tPINMUX_IRQ(62,  100),\t \n\tPINMUX_IRQ(68,  211),\t \n\tPINMUX_IRQ(69),\t\t \n\tPINMUX_IRQ(70),\t\t \n\tPINMUX_IRQ(71),\t\t \n\tPINMUX_IRQ(67),\t\t \n\tPINMUX_IRQ(202),\t \n\tPINMUX_IRQ(95),\t\t \n\tPINMUX_IRQ(96),\t\t \n\tPINMUX_IRQ(180),\t \n\tPINMUX_IRQ(38),\t\t \n\tPINMUX_IRQ(58,  81),\t \n\tPINMUX_IRQ(57,  168),\t \n\tPINMUX_IRQ(56,  169),\t \n\tPINMUX_IRQ(50,  170),\t \n\tPINMUX_IRQ(49,  171),\t \n\tPINMUX_IRQ(41,  167),\t \n};\n\nstruct r8a7740_portcr_group {\n\tunsigned int end_pin;\n\tunsigned int offset;\n};\n\nstatic const struct r8a7740_portcr_group r8a7740_portcr_offsets[] = {\n\t{ 83, 0x0000 }, { 114, 0x1000 }, { 209, 0x2000 }, { 211, 0x3000 },\n};\n\nstatic int r8a7740_pin_to_portcr(unsigned int pin)\n{\n\tunsigned int i;\n\n\tfor (i = 0; i < ARRAY_SIZE(r8a7740_portcr_offsets); ++i) {\n\t\tconst struct r8a7740_portcr_group *group =\n\t\t\t&r8a7740_portcr_offsets[i];\n\n\t\tif (pin <= group->end_pin)\n\t\t\treturn group->offset + pin;\n\t}\n\n\treturn -1;\n}\n\nstatic const struct sh_pfc_soc_operations r8a7740_pfc_ops = {\n\t.get_bias = rmobile_pinmux_get_bias,\n\t.set_bias = rmobile_pinmux_set_bias,\n\t.pin_to_portcr = r8a7740_pin_to_portcr,\n};\n\nconst struct sh_pfc_soc_info r8a7740_pinmux_info = {\n\t.name\t\t= \"r8a7740_pfc\",\n\t.ops\t\t= &r8a7740_pfc_ops,\n\n\t.input\t\t= { PINMUX_INPUT_BEGIN,\n\t\t\t    PINMUX_INPUT_END },\n\t.output\t\t= { PINMUX_OUTPUT_BEGIN,\n\t\t\t    PINMUX_OUTPUT_END },\n\t.function\t= { PINMUX_FUNCTION_BEGIN,\n\t\t\t    PINMUX_FUNCTION_END },\n\n\t.pins\t\t= pinmux_pins,\n\t.nr_pins\t= ARRAY_SIZE(pinmux_pins),\n\t.groups\t\t= pinmux_groups,\n\t.nr_groups\t= ARRAY_SIZE(pinmux_groups),\n\t.functions\t= pinmux_functions,\n\t.nr_functions\t= ARRAY_SIZE(pinmux_functions),\n\n\t.cfg_regs\t= pinmux_config_regs,\n\t.data_regs\t= pinmux_data_regs,\n\n\t.pinmux_data\t= pinmux_data,\n\t.pinmux_data_size = ARRAY_SIZE(pinmux_data),\n\n\t.gpio_irq\t= pinmux_irqs,\n\t.gpio_irq_size\t= ARRAY_SIZE(pinmux_irqs),\n};\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}