// Seed: 188287559
module module_0 (
    input id_0,
    input id_1,
    input id_2,
    output logic id_3,
    input id_4,
    input id_5,
    output id_6,
    input id_7,
    input id_8,
    output id_9,
    input tri0 id_10,
    input id_11,
    input logic id_12,
    input logic id_13,
    input id_14,
    output id_15,
    input id_16,
    output id_17,
    output logic id_18
);
  logic id_19;
  assign id_3 = id_10[1==1];
endmodule
