

================================================================
== Vivado HLS Report for 'resize_accel'
================================================================
* Date:           Fri Jan 31 23:06:22 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        moments
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.400|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+----------+
    |     Latency     |     Interval    | Pipeline |
    |   min  |   max  |   min  |   max  |   Type   |
    +--------+--------+--------+--------+----------+
    |  491302|  497839|  491302|  497839| dataflow |
    +--------+--------+--------+--------+----------+

    + Detail: 
        * Instance: 
        +---------------+------------+--------+--------+--------+--------+----------+
        |               |            |     Latency     |     Interval    | Pipeline |
        |    Instance   |   Module   |   min  |   max  |   min  |   max  |   Type   |
        +---------------+------------+--------+--------+--------+--------+----------+
        |resize_U0      |resize      |  491301|  497838|  491302|  497839| dataflow |
        |xfMat2axis_U0  |xfMat2axis  |   58321|   58321|   58321|   58321|   none   |
        |axis2xfMat_U0  |axis2xfMat  |  231481|  231481|  231481|  231481|   none   |
        +---------------+------------+--------+--------+--------+--------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|      4|
|FIFO             |        4|      -|      98|    114|
|Instance         |       33|    118|   13667|  15897|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       37|    118|   13765|  16015|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       13|     53|      12|     30|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------+-----------------------------+---------+-------+-------+-------+
    |            Instance           |            Module           | BRAM_18K| DSP48E|   FF  |  LUT  |
    +-------------------------------+-----------------------------+---------+-------+-------+-------+
    |axis2xfMat_U0                  |axis2xfMat                   |        0|      0|    113|    199|
    |resize_U0                      |resize                       |       33|    118|  13233|  15078|
    |resize_accel_AXILiteS_s_axi_U  |resize_accel_AXILiteS_s_axi  |        0|      0|    226|    360|
    |xfMat2axis_U0                  |xfMat2axis                   |        0|      0|     95|    260|
    +-------------------------------+-----------------------------+---------+-------+-------+-------+
    |Total                          |                             |       33|    118|  13667|  15897|
    +-------------------------------+-----------------------------+---------+-------+-------+-------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +----------------+---------+----+----+------+-----+---------+
    |      Name      | BRAM_18K| FF | LUT| Depth| Bits| Size:D*B|
    +----------------+---------+----+----+------+-----+---------+
    |p_dst_data_V_U  |        2|  49|  57|   150|   24|     3600|
    |p_src_data_V_U  |        2|  49|  57|   150|   24|     3600|
    +----------------+---------+----+----+------+-----+---------+
    |Total           |        4|  98| 114|   300|   48|     7200|
    +----------------+---------+----+----+------+-----+---------+

    * Expression: 
    +--------------+----------+-------+---+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+----+------------+------------+
    |ap_idle       |    and   |      0|  0|   2|           1|           1|
    |ap_sync_done  |    and   |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+
    |Total         |          |      0|  0|   4|           2|           2|
    +--------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_AWADDR   |  in |    6|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_ARADDR   |  in |    6|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |    pointer   |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |    pointer   |
|ap_clk                  |  in |    1| ap_ctrl_hs | resize_accel | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs | resize_accel | return value |
|interrupt               | out |    1| ap_ctrl_hs | resize_accel | return value |
|src_TDATA               |  in |   24|    axis    |  src_data_V  |    pointer   |
|src_TVALID              |  in |    1|    axis    |  src_data_V  |    pointer   |
|src_TREADY              | out |    1|    axis    |  src_data_V  |    pointer   |
|src_TLAST               |  in |    1|    axis    |  src_last_V  |    pointer   |
|dst_TDATA               | out |   24|    axis    |  dst_data_V  |    pointer   |
|dst_TLAST               | out |    1|    axis    |  dst_last_V  |    pointer   |
|dst_TVALID              | out |    1|    axis    |  dst_last_V  |    pointer   |
|dst_TREADY              |  in |    1|    axis    |  dst_last_V  |    pointer   |
+------------------------+-----+-----+------------+--------------+--------------+

