# RTL_Example_using_verilog