Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Mon Jun 25 18:57:45 2018
| Host         : DESKTOP-II8OTGJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Testing_IP_timing_summary_routed.rpt -pb Testing_IP_timing_summary_routed.pb -rpx Testing_IP_timing_summary_routed.rpx -warn_on_violation
| Design       : Testing_IP
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.380        0.000                      0                  224        0.146        0.000                      0                  224        3.020        0.000                       0                   104  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.380        0.000                      0                  222        0.146        0.000                      0                  222        3.020        0.000                       0                   104  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.460        0.000                      0                    2        0.681        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.380ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.380ns  (required time - arrival time)
  Source:                 Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.890ns  (logic 0.856ns (22.005%)  route 3.034ns (77.995%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 12.952 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.739     5.407    Simon_DUT/INST_SHORT_LFSR/clk_IBUF_BUFG
    SLICE_X40Y57         FDSE                                         r  Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDSE (Prop_fdse_C_Q)         0.456     5.863 f  Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[0]/Q
                         net (fo=5, routed)           0.832     6.695    Simon_DUT/INST_SHORT_LFSR/lfsr_parallel_out[0]
    SLICE_X40Y57         LUT6 (Prop_lut6_I3_O)        0.124     6.819 f  Simon_DUT/INST_SHORT_LFSR/temp_reg[31]_i_3/O
                         net (fo=3, routed)           0.645     7.464    Simon_DUT/INST_SHORT_LFSR/temp_reg[31]_i_3_n_0
    SLICE_X39Y56         LUT2 (Prop_lut2_I1_O)        0.124     7.588 r  Simon_DUT/INST_SHORT_LFSR/temp_reg[31]_i_1__0/O
                         net (fo=39, routed)          0.849     8.437    Simon_DUT/INST_SHORT_LFSR/KEY_REG_CE
    SLICE_X39Y56         LUT3 (Prop_lut3_I0_O)        0.152     8.589 r  Simon_DUT/INST_SHORT_LFSR/temp_reg[15]_i_1/O
                         net (fo=11, routed)          0.708     9.297    Simon_DUT/INST_LEFT_KEY_REG/FSM_sequential_current_state_reg[0]
    SLICE_X36Y58         FDRE                                         r  Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.561    12.952    Simon_DUT/INST_LEFT_KEY_REG/clk_IBUF_BUFG
    SLICE_X36Y58         FDRE                                         r  Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[7]/C
                         clock pessimism              0.391    13.343    
                         clock uncertainty           -0.035    13.308    
    SLICE_X36Y58         FDRE (Setup_fdre_C_R)       -0.631    12.677    Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         12.677    
                         arrival time                          -9.297    
  -------------------------------------------------------------------
                         slack                                  3.380    

Slack (MET) :             3.486ns  (required time - arrival time)
  Source:                 Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.689ns  (logic 0.856ns (23.204%)  route 2.833ns (76.796%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 12.952 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.739     5.407    Simon_DUT/INST_SHORT_LFSR/clk_IBUF_BUFG
    SLICE_X40Y57         FDSE                                         r  Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDSE (Prop_fdse_C_Q)         0.456     5.863 f  Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[0]/Q
                         net (fo=5, routed)           0.832     6.695    Simon_DUT/INST_SHORT_LFSR/lfsr_parallel_out[0]
    SLICE_X40Y57         LUT6 (Prop_lut6_I3_O)        0.124     6.819 f  Simon_DUT/INST_SHORT_LFSR/temp_reg[31]_i_3/O
                         net (fo=3, routed)           0.645     7.464    Simon_DUT/INST_SHORT_LFSR/temp_reg[31]_i_3_n_0
    SLICE_X39Y56         LUT2 (Prop_lut2_I1_O)        0.124     7.588 r  Simon_DUT/INST_SHORT_LFSR/temp_reg[31]_i_1__0/O
                         net (fo=39, routed)          0.849     8.437    Simon_DUT/INST_SHORT_LFSR/KEY_REG_CE
    SLICE_X39Y56         LUT3 (Prop_lut3_I0_O)        0.152     8.589 r  Simon_DUT/INST_SHORT_LFSR/temp_reg[15]_i_1/O
                         net (fo=11, routed)          0.507     9.096    Simon_DUT/INST_LEFT_KEY_REG/FSM_sequential_current_state_reg[0]
    SLICE_X38Y58         FDRE                                         r  Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.561    12.952    Simon_DUT/INST_LEFT_KEY_REG/clk_IBUF_BUFG
    SLICE_X38Y58         FDRE                                         r  Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[13]/C
                         clock pessimism              0.391    13.343    
                         clock uncertainty           -0.035    13.308    
    SLICE_X38Y58         FDRE (Setup_fdre_C_R)       -0.726    12.582    Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         12.582    
                         arrival time                          -9.096    
  -------------------------------------------------------------------
                         slack                                  3.486    

Slack (MET) :             3.486ns  (required time - arrival time)
  Source:                 Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.689ns  (logic 0.856ns (23.204%)  route 2.833ns (76.796%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 12.952 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.739     5.407    Simon_DUT/INST_SHORT_LFSR/clk_IBUF_BUFG
    SLICE_X40Y57         FDSE                                         r  Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDSE (Prop_fdse_C_Q)         0.456     5.863 f  Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[0]/Q
                         net (fo=5, routed)           0.832     6.695    Simon_DUT/INST_SHORT_LFSR/lfsr_parallel_out[0]
    SLICE_X40Y57         LUT6 (Prop_lut6_I3_O)        0.124     6.819 f  Simon_DUT/INST_SHORT_LFSR/temp_reg[31]_i_3/O
                         net (fo=3, routed)           0.645     7.464    Simon_DUT/INST_SHORT_LFSR/temp_reg[31]_i_3_n_0
    SLICE_X39Y56         LUT2 (Prop_lut2_I1_O)        0.124     7.588 r  Simon_DUT/INST_SHORT_LFSR/temp_reg[31]_i_1__0/O
                         net (fo=39, routed)          0.849     8.437    Simon_DUT/INST_SHORT_LFSR/KEY_REG_CE
    SLICE_X39Y56         LUT3 (Prop_lut3_I0_O)        0.152     8.589 r  Simon_DUT/INST_SHORT_LFSR/temp_reg[15]_i_1/O
                         net (fo=11, routed)          0.507     9.096    Simon_DUT/INST_LEFT_KEY_REG/FSM_sequential_current_state_reg[0]
    SLICE_X38Y58         FDRE                                         r  Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.561    12.952    Simon_DUT/INST_LEFT_KEY_REG/clk_IBUF_BUFG
    SLICE_X38Y58         FDRE                                         r  Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[15]/C
                         clock pessimism              0.391    13.343    
                         clock uncertainty           -0.035    13.308    
    SLICE_X38Y58         FDRE (Setup_fdre_C_R)       -0.726    12.582    Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         12.582    
                         arrival time                          -9.096    
  -------------------------------------------------------------------
                         slack                                  3.486    

Slack (MET) :             3.587ns  (required time - arrival time)
  Source:                 Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 0.856ns (23.244%)  route 2.827ns (76.756%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 12.952 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.739     5.407    Simon_DUT/INST_SHORT_LFSR/clk_IBUF_BUFG
    SLICE_X40Y57         FDSE                                         r  Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDSE (Prop_fdse_C_Q)         0.456     5.863 f  Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[0]/Q
                         net (fo=5, routed)           0.832     6.695    Simon_DUT/INST_SHORT_LFSR/lfsr_parallel_out[0]
    SLICE_X40Y57         LUT6 (Prop_lut6_I3_O)        0.124     6.819 f  Simon_DUT/INST_SHORT_LFSR/temp_reg[31]_i_3/O
                         net (fo=3, routed)           0.645     7.464    Simon_DUT/INST_SHORT_LFSR/temp_reg[31]_i_3_n_0
    SLICE_X39Y56         LUT2 (Prop_lut2_I1_O)        0.124     7.588 r  Simon_DUT/INST_SHORT_LFSR/temp_reg[31]_i_1__0/O
                         net (fo=39, routed)          0.849     8.437    Simon_DUT/INST_SHORT_LFSR/KEY_REG_CE
    SLICE_X39Y56         LUT3 (Prop_lut3_I0_O)        0.152     8.589 r  Simon_DUT/INST_SHORT_LFSR/temp_reg[15]_i_1/O
                         net (fo=11, routed)          0.501     9.090    Simon_DUT/INST_LEFT_KEY_REG/FSM_sequential_current_state_reg[0]
    SLICE_X37Y57         FDRE                                         r  Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.561    12.952    Simon_DUT/INST_LEFT_KEY_REG/clk_IBUF_BUFG
    SLICE_X37Y57         FDRE                                         r  Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[14]/C
                         clock pessimism              0.391    13.343    
                         clock uncertainty           -0.035    13.308    
    SLICE_X37Y57         FDRE (Setup_fdre_C_R)       -0.631    12.677    Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         12.677    
                         arrival time                          -9.090    
  -------------------------------------------------------------------
                         slack                                  3.587    

Slack (MET) :             3.587ns  (required time - arrival time)
  Source:                 Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 0.856ns (23.244%)  route 2.827ns (76.756%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 12.952 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.739     5.407    Simon_DUT/INST_SHORT_LFSR/clk_IBUF_BUFG
    SLICE_X40Y57         FDSE                                         r  Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDSE (Prop_fdse_C_Q)         0.456     5.863 f  Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[0]/Q
                         net (fo=5, routed)           0.832     6.695    Simon_DUT/INST_SHORT_LFSR/lfsr_parallel_out[0]
    SLICE_X40Y57         LUT6 (Prop_lut6_I3_O)        0.124     6.819 f  Simon_DUT/INST_SHORT_LFSR/temp_reg[31]_i_3/O
                         net (fo=3, routed)           0.645     7.464    Simon_DUT/INST_SHORT_LFSR/temp_reg[31]_i_3_n_0
    SLICE_X39Y56         LUT2 (Prop_lut2_I1_O)        0.124     7.588 r  Simon_DUT/INST_SHORT_LFSR/temp_reg[31]_i_1__0/O
                         net (fo=39, routed)          0.849     8.437    Simon_DUT/INST_SHORT_LFSR/KEY_REG_CE
    SLICE_X39Y56         LUT3 (Prop_lut3_I0_O)        0.152     8.589 r  Simon_DUT/INST_SHORT_LFSR/temp_reg[15]_i_1/O
                         net (fo=11, routed)          0.501     9.090    Simon_DUT/INST_LEFT_KEY_REG/FSM_sequential_current_state_reg[0]
    SLICE_X37Y57         FDRE                                         r  Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.561    12.952    Simon_DUT/INST_LEFT_KEY_REG/clk_IBUF_BUFG
    SLICE_X37Y57         FDRE                                         r  Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[1]/C
                         clock pessimism              0.391    13.343    
                         clock uncertainty           -0.035    13.308    
    SLICE_X37Y57         FDRE (Setup_fdre_C_R)       -0.631    12.677    Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.677    
                         arrival time                          -9.090    
  -------------------------------------------------------------------
                         slack                                  3.587    

Slack (MET) :             3.587ns  (required time - arrival time)
  Source:                 Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 0.856ns (23.244%)  route 2.827ns (76.756%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 12.952 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.739     5.407    Simon_DUT/INST_SHORT_LFSR/clk_IBUF_BUFG
    SLICE_X40Y57         FDSE                                         r  Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDSE (Prop_fdse_C_Q)         0.456     5.863 f  Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[0]/Q
                         net (fo=5, routed)           0.832     6.695    Simon_DUT/INST_SHORT_LFSR/lfsr_parallel_out[0]
    SLICE_X40Y57         LUT6 (Prop_lut6_I3_O)        0.124     6.819 f  Simon_DUT/INST_SHORT_LFSR/temp_reg[31]_i_3/O
                         net (fo=3, routed)           0.645     7.464    Simon_DUT/INST_SHORT_LFSR/temp_reg[31]_i_3_n_0
    SLICE_X39Y56         LUT2 (Prop_lut2_I1_O)        0.124     7.588 r  Simon_DUT/INST_SHORT_LFSR/temp_reg[31]_i_1__0/O
                         net (fo=39, routed)          0.849     8.437    Simon_DUT/INST_SHORT_LFSR/KEY_REG_CE
    SLICE_X39Y56         LUT3 (Prop_lut3_I0_O)        0.152     8.589 r  Simon_DUT/INST_SHORT_LFSR/temp_reg[15]_i_1/O
                         net (fo=11, routed)          0.501     9.090    Simon_DUT/INST_LEFT_KEY_REG/FSM_sequential_current_state_reg[0]
    SLICE_X37Y57         FDRE                                         r  Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.561    12.952    Simon_DUT/INST_LEFT_KEY_REG/clk_IBUF_BUFG
    SLICE_X37Y57         FDRE                                         r  Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[2]/C
                         clock pessimism              0.391    13.343    
                         clock uncertainty           -0.035    13.308    
    SLICE_X37Y57         FDRE (Setup_fdre_C_R)       -0.631    12.677    Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.677    
                         arrival time                          -9.090    
  -------------------------------------------------------------------
                         slack                                  3.587    

Slack (MET) :             3.587ns  (required time - arrival time)
  Source:                 Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 0.856ns (23.244%)  route 2.827ns (76.756%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 12.952 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.739     5.407    Simon_DUT/INST_SHORT_LFSR/clk_IBUF_BUFG
    SLICE_X40Y57         FDSE                                         r  Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDSE (Prop_fdse_C_Q)         0.456     5.863 f  Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[0]/Q
                         net (fo=5, routed)           0.832     6.695    Simon_DUT/INST_SHORT_LFSR/lfsr_parallel_out[0]
    SLICE_X40Y57         LUT6 (Prop_lut6_I3_O)        0.124     6.819 f  Simon_DUT/INST_SHORT_LFSR/temp_reg[31]_i_3/O
                         net (fo=3, routed)           0.645     7.464    Simon_DUT/INST_SHORT_LFSR/temp_reg[31]_i_3_n_0
    SLICE_X39Y56         LUT2 (Prop_lut2_I1_O)        0.124     7.588 r  Simon_DUT/INST_SHORT_LFSR/temp_reg[31]_i_1__0/O
                         net (fo=39, routed)          0.849     8.437    Simon_DUT/INST_SHORT_LFSR/KEY_REG_CE
    SLICE_X39Y56         LUT3 (Prop_lut3_I0_O)        0.152     8.589 r  Simon_DUT/INST_SHORT_LFSR/temp_reg[15]_i_1/O
                         net (fo=11, routed)          0.501     9.090    Simon_DUT/INST_LEFT_KEY_REG/FSM_sequential_current_state_reg[0]
    SLICE_X37Y57         FDRE                                         r  Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.561    12.952    Simon_DUT/INST_LEFT_KEY_REG/clk_IBUF_BUFG
    SLICE_X37Y57         FDRE                                         r  Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[6]/C
                         clock pessimism              0.391    13.343    
                         clock uncertainty           -0.035    13.308    
    SLICE_X37Y57         FDRE (Setup_fdre_C_R)       -0.631    12.677    Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         12.677    
                         arrival time                          -9.090    
  -------------------------------------------------------------------
                         slack                                  3.587    

Slack (MET) :             3.619ns  (required time - arrival time)
  Source:                 Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[19]_srl2/CE
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.808ns  (logic 0.952ns (24.999%)  route 2.856ns (75.001%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.739     5.407    Simon_DUT/INST_SHORT_LFSR/clk_IBUF_BUFG
    SLICE_X40Y57         FDSE                                         r  Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDSE (Prop_fdse_C_Q)         0.456     5.863 r  Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[0]/Q
                         net (fo=5, routed)           0.832     6.695    Simon_DUT/INST_SHORT_LFSR/lfsr_parallel_out[0]
    SLICE_X40Y57         LUT6 (Prop_lut6_I3_O)        0.124     6.819 r  Simon_DUT/INST_SHORT_LFSR/temp_reg[31]_i_3/O
                         net (fo=3, routed)           0.645     7.464    Simon_DUT/INST_SHORT_LFSR/temp_reg[31]_i_3_n_0
    SLICE_X39Y56         LUT2 (Prop_lut2_I1_O)        0.124     7.588 f  Simon_DUT/INST_SHORT_LFSR/temp_reg[31]_i_1__0/O
                         net (fo=39, routed)          0.465     8.053    Simon_DUT/INST_SHORT_LFSR/KEY_REG_CE
    SLICE_X41Y57         LUT6 (Prop_lut6_I2_O)        0.124     8.177 r  Simon_DUT/INST_SHORT_LFSR/FSM_sequential_current_state[0]_i_1/O
                         net (fo=3, routed)           0.318     8.494    Simon_DUT/INST_LEFT_KEY_REG/pwropt
    SLICE_X42Y57         LUT6 (Prop_lut6_I4_O)        0.124     8.618 r  Simon_DUT/INST_LEFT_KEY_REG/xlnx_opt_LUT_temp_reg_reg[0]_CE_cooolgate_en_gate_2/O
                         net (fo=23, routed)          0.597     9.216    Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[0]_CE_cooolgate_en_sig_2
    SLICE_X42Y57         SRL16E                                       r  Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[19]_srl2/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.562    12.953    Simon_DUT/INST_LEFT_KEY_REG/clk_IBUF_BUFG
    SLICE_X42Y57         SRL16E                                       r  Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[19]_srl2/CLK
                         clock pessimism              0.429    13.382    
                         clock uncertainty           -0.035    13.347    
    SLICE_X42Y57         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.512    12.835    Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[19]_srl2
  -------------------------------------------------------------------
                         required time                         12.835    
                         arrival time                          -9.216    
  -------------------------------------------------------------------
                         slack                                  3.619    

Slack (MET) :             3.683ns  (required time - arrival time)
  Source:                 Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.055ns  (logic 0.952ns (23.478%)  route 3.103ns (76.522%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.739     5.407    Simon_DUT/INST_SHORT_LFSR/clk_IBUF_BUFG
    SLICE_X40Y57         FDSE                                         r  Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDSE (Prop_fdse_C_Q)         0.456     5.863 f  Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[0]/Q
                         net (fo=5, routed)           0.832     6.695    Simon_DUT/INST_SHORT_LFSR/lfsr_parallel_out[0]
    SLICE_X40Y57         LUT6 (Prop_lut6_I3_O)        0.124     6.819 f  Simon_DUT/INST_SHORT_LFSR/temp_reg[31]_i_3/O
                         net (fo=3, routed)           0.645     7.464    Simon_DUT/INST_SHORT_LFSR/temp_reg[31]_i_3_n_0
    SLICE_X39Y56         LUT2 (Prop_lut2_I1_O)        0.124     7.588 r  Simon_DUT/INST_SHORT_LFSR/temp_reg[31]_i_1__0/O
                         net (fo=39, routed)          0.465     8.053    Simon_DUT/INST_SHORT_LFSR/KEY_REG_CE
    SLICE_X41Y57         LUT6 (Prop_lut6_I2_O)        0.124     8.177 f  Simon_DUT/INST_SHORT_LFSR/FSM_sequential_current_state[0]_i_1/O
                         net (fo=3, routed)           0.593     8.769    Simon_DUT/INST_SHORT_LFSR/FSM_sequential_current_state_reg[0]
    SLICE_X41Y57         LUT3 (Prop_lut3_I0_O)        0.124     8.893 r  Simon_DUT/INST_SHORT_LFSR/xlnx_opt_LUT_lfsr_internal_reg[0]_CE_cooolgate_en_gate_26/O
                         net (fo=5, routed)           0.569     9.462    Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[0]_CE_cooolgate_en_sig_4
    SLICE_X41Y57         FDSE                                         r  Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.562    12.953    Simon_DUT/INST_SHORT_LFSR/clk_IBUF_BUFG
    SLICE_X41Y57         FDSE                                         r  Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[4]/C
                         clock pessimism              0.432    13.385    
                         clock uncertainty           -0.035    13.350    
    SLICE_X41Y57         FDSE (Setup_fdse_C_CE)      -0.205    13.145    Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[4]
  -------------------------------------------------------------------
                         required time                         13.145    
                         arrival time                          -9.462    
  -------------------------------------------------------------------
                         slack                                  3.683    

Slack (MET) :             3.719ns  (required time - arrival time)
  Source:                 Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.551ns  (logic 0.856ns (24.108%)  route 2.695ns (75.892%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 12.952 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.739     5.407    Simon_DUT/INST_SHORT_LFSR/clk_IBUF_BUFG
    SLICE_X40Y57         FDSE                                         r  Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y57         FDSE (Prop_fdse_C_Q)         0.456     5.863 f  Simon_DUT/INST_SHORT_LFSR/lfsr_internal_reg[0]/Q
                         net (fo=5, routed)           0.832     6.695    Simon_DUT/INST_SHORT_LFSR/lfsr_parallel_out[0]
    SLICE_X40Y57         LUT6 (Prop_lut6_I3_O)        0.124     6.819 f  Simon_DUT/INST_SHORT_LFSR/temp_reg[31]_i_3/O
                         net (fo=3, routed)           0.645     7.464    Simon_DUT/INST_SHORT_LFSR/temp_reg[31]_i_3_n_0
    SLICE_X39Y56         LUT2 (Prop_lut2_I1_O)        0.124     7.588 r  Simon_DUT/INST_SHORT_LFSR/temp_reg[31]_i_1__0/O
                         net (fo=39, routed)          0.849     8.437    Simon_DUT/INST_SHORT_LFSR/KEY_REG_CE
    SLICE_X39Y56         LUT3 (Prop_lut3_I0_O)        0.152     8.589 r  Simon_DUT/INST_SHORT_LFSR/temp_reg[15]_i_1/O
                         net (fo=11, routed)          0.369     8.958    Simon_DUT/INST_LEFT_KEY_REG/FSM_sequential_current_state_reg[0]
    SLICE_X39Y57         FDRE                                         r  Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.561    12.952    Simon_DUT/INST_LEFT_KEY_REG/clk_IBUF_BUFG
    SLICE_X39Y57         FDRE                                         r  Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[0]/C
                         clock pessimism              0.391    13.343    
                         clock uncertainty           -0.035    13.308    
    SLICE_X39Y57         FDRE (Setup_fdre_C_R)       -0.631    12.677    Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.677    
                         arrival time                          -8.958    
  -------------------------------------------------------------------
                         slack                                  3.719    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_RIGHT_KEY_REG/temp_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.077%)  route 0.065ns (25.923%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.585     1.497    Simon_DUT/INST_RIGHT_KEY_REG/clk_IBUF_BUFG
    SLICE_X36Y57         FDRE                                         r  Simon_DUT/INST_RIGHT_KEY_REG/temp_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y57         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  Simon_DUT/INST_RIGHT_KEY_REG/temp_reg_reg[17]/Q
                         net (fo=2, routed)           0.065     1.703    Simon_DUT/INST_RIGHT_KEY_REG/Q[1]
    SLICE_X37Y57         LUT4 (Prop_lut4_I3_O)        0.045     1.748 r  Simon_DUT/INST_RIGHT_KEY_REG/temp_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.748    Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[1]_1
    SLICE_X37Y57         FDRE                                         r  Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.855     2.014    Simon_DUT/INST_LEFT_KEY_REG/clk_IBUF_BUFG
    SLICE_X37Y57         FDRE                                         r  Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[1]/C
                         clock pessimism             -0.504     1.510    
    SLICE_X37Y57         FDRE (Hold_fdre_C_D)         0.092     1.602    Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.267%)  route 0.119ns (45.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.585     1.497    Simon_DUT/INST_LEFT_KEY_REG/clk_IBUF_BUFG
    SLICE_X39Y57         FDRE                                         r  Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y57         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[0]/Q
                         net (fo=1, routed)           0.119     1.757    Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg_n_0_[0]
    SLICE_X40Y56         FDRE                                         r  Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.858     2.017    Simon_DUT/INST_LEFT_KEY_REG/clk_IBUF_BUFG
    SLICE_X40Y56         FDRE                                         r  Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[16]/C
                         clock pessimism             -0.481     1.536    
    SLICE_X40Y56         FDRE (Hold_fdre_C_D)         0.070     1.606    Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_RIGHT_KEY_REG/temp_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.186ns (72.463%)  route 0.071ns (27.537%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.585     1.497    Simon_DUT/INST_RIGHT_KEY_REG/clk_IBUF_BUFG
    SLICE_X37Y58         FDRE                                         r  Simon_DUT/INST_RIGHT_KEY_REG/temp_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y58         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  Simon_DUT/INST_RIGHT_KEY_REG/temp_reg_reg[23]/Q
                         net (fo=2, routed)           0.071     1.709    Simon_DUT/INST_RIGHT_KEY_REG/Q[7]
    SLICE_X36Y58         LUT4 (Prop_lut4_I3_O)        0.045     1.754 r  Simon_DUT/INST_RIGHT_KEY_REG/temp_reg[7]_i_1__0/O
                         net (fo=1, routed)           0.000     1.754    Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[2]_0
    SLICE_X36Y58         FDRE                                         r  Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.855     2.014    Simon_DUT/INST_LEFT_KEY_REG/clk_IBUF_BUFG
    SLICE_X36Y58         FDRE                                         r  Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[7]/C
                         clock pessimism             -0.504     1.510    
    SLICE_X36Y58         FDRE (Hold_fdre_C_D)         0.091     1.601    Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_RIGHT_KEY_REG/temp_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.399%)  route 0.118ns (45.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.588     1.500    Simon_DUT/INST_LEFT_KEY_REG/clk_IBUF_BUFG
    SLICE_X40Y56         FDRE                                         r  Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[25]/Q
                         net (fo=1, routed)           0.118     1.759    Simon_DUT/INST_RIGHT_KEY_REG/D[6]
    SLICE_X39Y56         FDRE                                         r  Simon_DUT/INST_RIGHT_KEY_REG/temp_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.856     2.015    Simon_DUT/INST_RIGHT_KEY_REG/clk_IBUF_BUFG
    SLICE_X39Y56         FDRE                                         r  Simon_DUT/INST_RIGHT_KEY_REG/temp_reg_reg[9]/C
                         clock pessimism             -0.481     1.534    
    SLICE_X39Y56         FDRE (Hold_fdre_C_D)         0.071     1.605    Simon_DUT/INST_RIGHT_KEY_REG/temp_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_IS_REG/temp_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_IS_REG/temp_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.186ns (69.735%)  route 0.081ns (30.265%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.584     1.496    Simon_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X37Y60         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y60         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  Simon_DUT/INST_IS_REG/temp_reg_reg[2]/Q
                         net (fo=4, routed)           0.081     1.718    Simon_DUT/INST_IS_REG/IS_left_reg_out[2]
    SLICE_X36Y60         LUT5 (Prop_lut5_I4_O)        0.045     1.763 r  Simon_DUT/INST_IS_REG/temp_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.763    Simon_DUT/INST_IS_REG/temp_reg[3]_i_1_n_0
    SLICE_X36Y60         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.854     2.013    Simon_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X36Y60         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[3]/C
                         clock pessimism             -0.504     1.509    
    SLICE_X36Y60         FDRE (Hold_fdre_C_D)         0.092     1.601    Simon_DUT/INST_IS_REG/temp_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_RIGHT_KEY_REG/temp_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.034%)  route 0.120ns (45.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.588     1.500    Simon_DUT/INST_LEFT_KEY_REG/clk_IBUF_BUFG
    SLICE_X40Y56         FDRE                                         r  Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y56         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[16]/Q
                         net (fo=1, routed)           0.120     1.761    Simon_DUT/INST_RIGHT_KEY_REG/D[0]
    SLICE_X38Y56         FDRE                                         r  Simon_DUT/INST_RIGHT_KEY_REG/temp_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.856     2.015    Simon_DUT/INST_RIGHT_KEY_REG/clk_IBUF_BUFG
    SLICE_X38Y56         FDRE                                         r  Simon_DUT/INST_RIGHT_KEY_REG/temp_reg_reg[0]/C
                         clock pessimism             -0.481     1.534    
    SLICE_X38Y56         FDRE (Hold_fdre_C_D)         0.059     1.593    Simon_DUT/INST_RIGHT_KEY_REG/temp_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_RIGHT_KEY_REG/temp_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.331%)  route 0.114ns (44.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.586     1.498    Simon_DUT/INST_LEFT_KEY_REG/clk_IBUF_BUFG
    SLICE_X36Y56         FDRE                                         r  Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[18]/Q
                         net (fo=1, routed)           0.114     1.753    Simon_DUT/INST_RIGHT_KEY_REG/D[2]
    SLICE_X36Y57         FDRE                                         r  Simon_DUT/INST_RIGHT_KEY_REG/temp_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.855     2.014    Simon_DUT/INST_RIGHT_KEY_REG/clk_IBUF_BUFG
    SLICE_X36Y57         FDRE                                         r  Simon_DUT/INST_RIGHT_KEY_REG/temp_reg_reg[2]/C
                         clock pessimism             -0.501     1.513    
    SLICE_X36Y57         FDRE (Hold_fdre_C_D)         0.071     1.584    Simon_DUT/INST_RIGHT_KEY_REG/temp_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_IS_REG/temp_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_IS_REG/temp_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.680%)  route 0.068ns (29.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.585     1.497    Simon_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X38Y59         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y59         FDRE (Prop_fdre_C_Q)         0.164     1.661 r  Simon_DUT/INST_IS_REG/temp_reg_reg[1]/Q
                         net (fo=4, routed)           0.068     1.729    Simon_DUT/INST_IS_REG/IS_left_reg_out[1]
    SLICE_X38Y59         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.855     2.014    Simon_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X38Y59         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[17]/C
                         clock pessimism             -0.517     1.497    
    SLICE_X38Y59         FDRE (Hold_fdre_C_D)         0.060     1.557    Simon_DUT/INST_IS_REG/temp_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_RIGHT_KEY_REG/temp_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.895%)  route 0.116ns (45.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.586     1.498    Simon_DUT/INST_LEFT_KEY_REG/clk_IBUF_BUFG
    SLICE_X36Y56         FDRE                                         r  Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y56         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[22]/Q
                         net (fo=1, routed)           0.116     1.755    Simon_DUT/INST_RIGHT_KEY_REG/D[4]
    SLICE_X37Y56         FDRE                                         r  Simon_DUT/INST_RIGHT_KEY_REG/temp_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.856     2.015    Simon_DUT/INST_RIGHT_KEY_REG/clk_IBUF_BUFG
    SLICE_X37Y56         FDRE                                         r  Simon_DUT/INST_RIGHT_KEY_REG/temp_reg_reg[6]/C
                         clock pessimism             -0.504     1.511    
    SLICE_X37Y56         FDRE (Hold_fdre_C_D)         0.070     1.581    Simon_DUT/INST_RIGHT_KEY_REG/temp_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 Simon_DUT/INST_IS_REG/temp_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Simon_DUT/INST_IS_REG/temp_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.141ns (48.619%)  route 0.149ns (51.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.587     1.499    Simon_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X40Y58         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y58         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  Simon_DUT/INST_IS_REG/temp_reg_reg[0]/Q
                         net (fo=4, routed)           0.149     1.789    Simon_DUT/INST_IS_REG/IS_left_reg_out[0]
    SLICE_X39Y59         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.855     2.014    Simon_DUT/INST_IS_REG/clk_IBUF_BUFG
    SLICE_X39Y59         FDRE                                         r  Simon_DUT/INST_IS_REG/temp_reg_reg[16]/C
                         clock pessimism             -0.481     1.533    
    SLICE_X39Y59         FDRE (Hold_fdre_C_D)         0.075     1.608    Simon_DUT/INST_IS_REG/temp_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.181    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         8.000       7.000      SLICE_X40Y59    INST_CNT/cnt_internal_value_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         8.000       7.000      SLICE_X40Y59    INST_CNT/cnt_internal_value_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X41Y58    Simon_DUT/FSM_sequential_current_state_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X41Y58    Simon_DUT/FSM_sequential_current_state_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X40Y58    Simon_DUT/INST_IS_REG/temp_reg_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X37Y59    Simon_DUT/INST_IS_REG/temp_reg_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X36Y59    Simon_DUT/INST_IS_REG/temp_reg_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X39Y60    Simon_DUT/INST_IS_REG/temp_reg_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X38Y61    Simon_DUT/INST_IS_REG/temp_reg_reg[13]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X42Y57    Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[19]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y57    Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[20]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y57    Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[24]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y57    Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[27]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y57    Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[28]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X42Y57    Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[19]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y57    Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[20]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y57    Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[24]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y57    Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[27]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y57    Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[28]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X42Y57    Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[19]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X42Y57    Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[19]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y57    Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[20]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y57    Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[20]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y57    Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[24]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y57    Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[24]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y57    Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[27]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y57    Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[27]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y57    Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[28]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y57    Simon_DUT/INST_LEFT_KEY_REG/temp_reg_reg[28]_srl2/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.460ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.681ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.460ns  (required time - arrival time)
  Source:                 current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 0.580ns (27.923%)  route 1.497ns (72.077%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 12.952 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.738     5.406    clk_IBUF_BUFG
    SLICE_X41Y59         FDRE                                         r  current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y59         FDRE (Prop_fdre_C_Q)         0.456     5.862 f  current_state_reg[0]/Q
                         net (fo=24, routed)          0.871     6.733    INST_CNT/current_state[0]
    SLICE_X40Y59         LUT3 (Prop_lut3_I1_O)        0.124     6.857 f  INST_CNT/cnt_internal_value[1]_i_3/O
                         net (fo=2, routed)           0.626     7.483    INST_CNT/cnt_internal_value[1]_i_3_n_0
    SLICE_X40Y59         FDCE                                         f  INST_CNT/cnt_internal_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.561    12.952    INST_CNT/clk_IBUF_BUFG
    SLICE_X40Y59         FDCE                                         r  INST_CNT/cnt_internal_value_reg[0]/C
                         clock pessimism              0.432    13.384    
                         clock uncertainty           -0.035    13.349    
    SLICE_X40Y59         FDCE (Recov_fdce_C_CLR)     -0.405    12.944    INST_CNT/cnt_internal_value_reg[0]
  -------------------------------------------------------------------
                         required time                         12.944    
                         arrival time                          -7.483    
  -------------------------------------------------------------------
                         slack                                  5.460    

Slack (MET) :             5.460ns  (required time - arrival time)
  Source:                 current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 0.580ns (27.923%)  route 1.497ns (72.077%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 12.952 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.738     5.406    clk_IBUF_BUFG
    SLICE_X41Y59         FDRE                                         r  current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y59         FDRE (Prop_fdre_C_Q)         0.456     5.862 f  current_state_reg[0]/Q
                         net (fo=24, routed)          0.871     6.733    INST_CNT/current_state[0]
    SLICE_X40Y59         LUT3 (Prop_lut3_I1_O)        0.124     6.857 f  INST_CNT/cnt_internal_value[1]_i_3/O
                         net (fo=2, routed)           0.626     7.483    INST_CNT/cnt_internal_value[1]_i_3_n_0
    SLICE_X40Y59         FDCE                                         f  INST_CNT/cnt_internal_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.561    12.952    INST_CNT/clk_IBUF_BUFG
    SLICE_X40Y59         FDCE                                         r  INST_CNT/cnt_internal_value_reg[1]/C
                         clock pessimism              0.432    13.384    
                         clock uncertainty           -0.035    13.349    
    SLICE_X40Y59         FDCE (Recov_fdce_C_CLR)     -0.405    12.944    INST_CNT/cnt_internal_value_reg[1]
  -------------------------------------------------------------------
                         required time                         12.944    
                         arrival time                          -7.483    
  -------------------------------------------------------------------
                         slack                                  5.460    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.186ns (30.672%)  route 0.420ns (69.328%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.586     1.498    clk_IBUF_BUFG
    SLICE_X40Y60         FDRE                                         r  current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  current_state_reg[2]/Q
                         net (fo=24, routed)          0.185     1.824    INST_CNT/current_state[2]
    SLICE_X40Y59         LUT3 (Prop_lut3_I0_O)        0.045     1.869 f  INST_CNT/cnt_internal_value[1]_i_3/O
                         net (fo=2, routed)           0.235     2.104    INST_CNT/cnt_internal_value[1]_i_3_n_0
    SLICE_X40Y59         FDCE                                         f  INST_CNT/cnt_internal_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.857     2.016    INST_CNT/clk_IBUF_BUFG
    SLICE_X40Y59         FDCE                                         r  INST_CNT/cnt_internal_value_reg[0]/C
                         clock pessimism             -0.501     1.515    
    SLICE_X40Y59         FDCE (Remov_fdce_C_CLR)     -0.092     1.423    INST_CNT/cnt_internal_value_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.423    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.186ns (30.672%)  route 0.420ns (69.328%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.586     1.498    clk_IBUF_BUFG
    SLICE_X40Y60         FDRE                                         r  current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y60         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  current_state_reg[2]/Q
                         net (fo=24, routed)          0.185     1.824    INST_CNT/current_state[2]
    SLICE_X40Y59         LUT3 (Prop_lut3_I0_O)        0.045     1.869 f  INST_CNT/cnt_internal_value[1]_i_3/O
                         net (fo=2, routed)           0.235     2.104    INST_CNT/cnt_internal_value[1]_i_3_n_0
    SLICE_X40Y59         FDCE                                         f  INST_CNT/cnt_internal_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.857     2.016    INST_CNT/clk_IBUF_BUFG
    SLICE_X40Y59         FDCE                                         r  INST_CNT/cnt_internal_value_reg[1]/C
                         clock pessimism             -0.501     1.515    
    SLICE_X40Y59         FDCE (Remov_fdce_C_CLR)     -0.092     1.423    INST_CNT/cnt_internal_value_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.423    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.681    





