
*** Running vivado
    with args -log pcie4_uscale_plus_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pcie4_uscale_plus_1.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source pcie4_uscale_plus_1.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1559.246 ; gain = 0.000 ; free physical = 336 ; free virtual = 40162
INFO: [Synth 8-638] synthesizing module 'pcie4_uscale_plus_1' [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/synth/pcie4_uscale_plus_1.v:78]
INFO: [Synth 8-638] synthesizing module 'pcie4_uscale_plus_1_pcie4_uscale_core_top' [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_pcie4_uscale_core_top.v:59]
INFO: [Synth 8-638] synthesizing module 'pcie4_uscale_plus_1_pipe' [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_pipe.v:60]
INFO: [Synth 8-638] synthesizing module 'pcie4_uscale_plus_1_seqnum_fifo' [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_seqnum_fifo.v:59]
INFO: [Synth 8-256] done synthesizing module 'pcie4_uscale_plus_1_seqnum_fifo' (1#1) [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_seqnum_fifo.v:59]
INFO: [Synth 8-638] synthesizing module 'PCIE40E4' [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:31405]
INFO: [Synth 8-256] done synthesizing module 'PCIE40E4' (2#1) [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:31405]
INFO: [Synth 8-638] synthesizing module 'pcie4_uscale_plus_1_bram' [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_bram.v:59]
INFO: [Synth 8-638] synthesizing module 'pcie4_uscale_plus_1_bram_32k' [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_bram_32k.v:59]
INFO: [Synth 8-638] synthesizing module 'pcie4_uscale_plus_1_bram_16k_int' [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_bram_16k_int.v:59]
INFO: [Synth 8-638] synthesizing module 'RAMB36E2' [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:49765]
INFO: [Synth 8-256] done synthesizing module 'RAMB36E2' (3#1) [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:49765]
INFO: [Synth 8-256] done synthesizing module 'pcie4_uscale_plus_1_bram_16k_int' (4#1) [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_bram_16k_int.v:59]
INFO: [Synth 8-256] done synthesizing module 'pcie4_uscale_plus_1_bram_32k' (5#1) [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_bram_32k.v:59]
INFO: [Synth 8-638] synthesizing module 'pcie4_uscale_plus_1_bram_rep' [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_bram_rep.v:59]
INFO: [Synth 8-638] synthesizing module 'pcie4_uscale_plus_1_bram_rep_int' [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_bram_rep_int.v:59]
INFO: [Synth 8-256] done synthesizing module 'pcie4_uscale_plus_1_bram_rep_int' (6#1) [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_bram_rep_int.v:59]
INFO: [Synth 8-256] done synthesizing module 'pcie4_uscale_plus_1_bram_rep' (7#1) [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_bram_rep.v:59]
INFO: [Synth 8-638] synthesizing module 'pcie4_uscale_plus_1_bram_16k' [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_bram_16k.v:59]
INFO: [Synth 8-256] done synthesizing module 'pcie4_uscale_plus_1_bram_16k' (8#1) [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_bram_16k.v:59]
INFO: [Synth 8-638] synthesizing module 'pcie4_uscale_plus_1_bram_msix' [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_bram_msix.v:59]
INFO: [Synth 8-256] done synthesizing module 'pcie4_uscale_plus_1_bram_msix' (9#1) [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_bram_msix.v:59]
INFO: [Synth 8-638] synthesizing module 'pcie4_uscale_plus_1_bram_tph' [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_bram_tph.v:59]
INFO: [Synth 8-256] done synthesizing module 'pcie4_uscale_plus_1_bram_tph' (10#1) [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_bram_tph.v:59]
INFO: [Synth 8-256] done synthesizing module 'pcie4_uscale_plus_1_bram' (11#1) [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_bram.v:59]
INFO: [Synth 8-638] synthesizing module 'pcie4_uscale_plus_1_init_ctrl' [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_init_ctrl.v:62]
INFO: [Synth 8-256] done synthesizing module 'pcie4_uscale_plus_1_init_ctrl' (12#1) [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_init_ctrl.v:62]
INFO: [Synth 8-638] synthesizing module 'pcie4_uscale_plus_1_vf_decode' [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_vf_decode.v:59]
INFO: [Synth 8-256] done synthesizing module 'pcie4_uscale_plus_1_vf_decode' (13#1) [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_vf_decode.v:59]
INFO: [Synth 8-638] synthesizing module 'pcie4_uscale_plus_1_pl_eq' [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_pl_eq.v:59]
INFO: [Synth 8-256] done synthesizing module 'pcie4_uscale_plus_1_pl_eq' (14#1) [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_pl_eq.v:59]
INFO: [Synth 8-256] done synthesizing module 'pcie4_uscale_plus_1_pipe' (15#1) [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_pipe.v:60]
INFO: [Synth 8-638] synthesizing module 'BUFG_GT' [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:760]
INFO: [Synth 8-256] done synthesizing module 'BUFG_GT' (16#1) [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:760]
INFO: [Synth 8-638] synthesizing module 'BUFG_GT_SYNC' [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:780]
INFO: [Synth 8-256] done synthesizing module 'BUFG_GT_SYNC' (17#1) [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:780]
INFO: [Synth 8-638] synthesizing module 'pcie4_uscale_plus_1_phy_top' [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_phy_top.v:111]
INFO: [Synth 8-638] synthesizing module 'pcie4_uscale_plus_1_gt_phy_wrapper' [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_gt_phy_wrapper.v:140]
INFO: [Synth 8-638] synthesizing module 'pcie4_uscale_plus_1_gt_phy_txeq' [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_gt_phy_txeq.v:70]
INFO: [Synth 8-638] synthesizing module 'pcie4_uscale_plus_1_sync' [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_sync.v:66]
INFO: [Synth 8-638] synthesizing module 'pcie4_uscale_plus_1_sync_cell' [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_sync_cell.v:66]
INFO: [Synth 8-256] done synthesizing module 'pcie4_uscale_plus_1_sync_cell' (18#1) [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_sync_cell.v:66]
INFO: [Synth 8-256] done synthesizing module 'pcie4_uscale_plus_1_sync' (19#1) [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_sync.v:66]
INFO: [Synth 8-638] synthesizing module 'pcie4_uscale_plus_1_sync__parameterized0' [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_sync.v:66]
INFO: [Synth 8-256] done synthesizing module 'pcie4_uscale_plus_1_sync__parameterized0' (19#1) [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_sync.v:66]
INFO: [Synth 8-638] synthesizing module 'pcie4_uscale_plus_1_sync__parameterized1' [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_sync.v:66]
INFO: [Synth 8-256] done synthesizing module 'pcie4_uscale_plus_1_sync__parameterized1' (19#1) [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_sync.v:66]
INFO: [Synth 8-256] done synthesizing module 'pcie4_uscale_plus_1_gt_phy_txeq' (20#1) [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_gt_phy_txeq.v:70]
INFO: [Synth 8-638] synthesizing module 'pcie4_uscale_plus_1_gt_phy_rxeq' [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_gt_phy_rxeq.v:66]
INFO: [Synth 8-638] synthesizing module 'pcie4_uscale_plus_1_sync__parameterized2' [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_sync.v:66]
INFO: [Synth 8-256] done synthesizing module 'pcie4_uscale_plus_1_sync__parameterized2' (20#1) [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_sync.v:66]
INFO: [Synth 8-256] done synthesizing module 'pcie4_uscale_plus_1_gt_phy_rxeq' (21#1) [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_gt_phy_rxeq.v:66]
INFO: [Synth 8-638] synthesizing module 'pcie4_uscale_plus_1_gt_receiver_detect_rxterm' [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_gt_receiver_detect_rxterm.v:69]
INFO: [Synth 8-638] synthesizing module 'pcie4_uscale_plus_1_sync__parameterized3' [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_sync.v:66]
INFO: [Synth 8-256] done synthesizing module 'pcie4_uscale_plus_1_sync__parameterized3' (21#1) [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_sync.v:66]
INFO: [Synth 8-256] done synthesizing module 'pcie4_uscale_plus_1_gt_receiver_detect_rxterm' (22#1) [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_gt_receiver_detect_rxterm.v:69]
INFO: [Synth 8-638] synthesizing module 'pcie4_uscale_plus_1_gt_cdr_ctrl_on_eidle' [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_gt_cdr_ctrl_on_eidle.v:66]
INFO: [Synth 8-256] done synthesizing module 'pcie4_uscale_plus_1_gt_cdr_ctrl_on_eidle' (23#1) [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_gt_cdr_ctrl_on_eidle.v:66]
INFO: [Synth 8-638] synthesizing module 'pcie4_uscale_plus_1_gtwizard_top' [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_gtwizard_top.v:66]
INFO: [Synth 8-638] synthesizing module 'pcie4_uscale_plus_1_gt' [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/ip_0/synth/pcie4_uscale_plus_1_gt.v:62]
INFO: [Synth 8-638] synthesizing module 'pcie4_uscale_plus_1_gt_gtwizard_top' [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/ip_0/synth/pcie4_uscale_plus_1_gt_gtwizard_top.v:170]
INFO: [Synth 8-638] synthesizing module 'pcie4_uscale_plus_1_gt_gtwizard_gtye4' [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/ip_0/synth/pcie4_uscale_plus_1_gt_gtwizard_gtye4.v:138]
INFO: [Synth 8-638] synthesizing module 'pcie4_uscale_plus_1_gt_gtye4_common_wrapper' [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/ip_0/synth/pcie4_uscale_plus_1_gt_gtye4_common_wrapper.v:56]
INFO: [Synth 8-638] synthesizing module 'gtwizard_ultrascale_v1_7_1_gtye4_common' [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/ip_0/synth/gtwizard_ultrascale_v1_7_gtye4_common.v:55]
INFO: [Synth 8-638] synthesizing module 'GTYE4_COMMON' [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:13933]
INFO: [Synth 8-256] done synthesizing module 'GTYE4_COMMON' (24#1) [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:13933]
INFO: [Synth 8-256] done synthesizing module 'gtwizard_ultrascale_v1_7_1_gtye4_common' (25#1) [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/ip_0/synth/gtwizard_ultrascale_v1_7_gtye4_common.v:55]
INFO: [Synth 8-256] done synthesizing module 'pcie4_uscale_plus_1_gt_gtye4_common_wrapper' (26#1) [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/ip_0/synth/pcie4_uscale_plus_1_gt_gtye4_common_wrapper.v:56]
INFO: [Synth 8-638] synthesizing module 'pcie4_uscale_plus_1_gt_gtye4_channel_wrapper' [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/ip_0/synth/pcie4_uscale_plus_1_gt_gtye4_channel_wrapper.v:56]
INFO: [Synth 8-638] synthesizing module 'gtwizard_ultrascale_v1_7_1_gtye4_channel' [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/ip_0/synth/gtwizard_ultrascale_v1_7_gtye4_channel.v:55]
INFO: [Synth 8-638] synthesizing module 'GTYE4_CHANNEL' [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:12772]
INFO: [Synth 8-256] done synthesizing module 'GTYE4_CHANNEL' (27#1) [/opt/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:12772]
INFO: [Synth 8-256] done synthesizing module 'gtwizard_ultrascale_v1_7_1_gtye4_channel' (28#1) [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/ip_0/synth/gtwizard_ultrascale_v1_7_gtye4_channel.v:55]
INFO: [Synth 8-256] done synthesizing module 'pcie4_uscale_plus_1_gt_gtye4_channel_wrapper' (29#1) [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/ip_0/synth/pcie4_uscale_plus_1_gt_gtye4_channel_wrapper.v:56]
INFO: [Synth 8-638] synthesizing module 'gtwizard_ultrascale_v1_7_1_gtye4_cpll_cal' [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal.v:55]
INFO: [Synth 8-638] synthesizing module 'gtwizard_ultrascale_v1_7_1_reset_synchronizer' [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/ip_0/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:55]
INFO: [Synth 8-256] done synthesizing module 'gtwizard_ultrascale_v1_7_1_reset_synchronizer' (30#1) [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/ip_0/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:55]
INFO: [Synth 8-638] synthesizing module 'gtwizard_ultrascale_v1_7_1_bit_synchronizer' [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/ip_0/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:55]
INFO: [Synth 8-256] done synthesizing module 'gtwizard_ultrascale_v1_7_1_bit_synchronizer' (31#1) [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/ip_0/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:55]
INFO: [Synth 8-638] synthesizing module 'gtwizard_ultrascale_v1_7_1_gtye4_cpll_cal_tx' [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal_tx.v:55]
INFO: [Synth 8-638] synthesizing module 'gtwizard_ultrascale_v1_7_1_gtye4_cpll_cal_freq_counter' [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cal_freqcnt.v:55]
INFO: [Synth 8-256] done synthesizing module 'gtwizard_ultrascale_v1_7_1_gtye4_cpll_cal_freq_counter' (32#1) [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cal_freqcnt.v:55]
INFO: [Synth 8-256] done synthesizing module 'gtwizard_ultrascale_v1_7_1_gtye4_cpll_cal_tx' (33#1) [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal_tx.v:55]
INFO: [Synth 8-638] synthesizing module 'gtwizard_ultrascale_v1_7_1_gtye4_cpll_cal_rx' [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal_rx.v:55]
INFO: [Synth 8-256] done synthesizing module 'gtwizard_ultrascale_v1_7_1_gtye4_cpll_cal_rx' (34#1) [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal_rx.v:55]
INFO: [Synth 8-638] synthesizing module 'gtwizard_ultrascale_v1_7_1_gte4_drp_arb' [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/ip_0/hdl/gtwizard_ultrascale_v1_7_gte4_drp_arb.v:55]
INFO: [Synth 8-256] done synthesizing module 'gtwizard_ultrascale_v1_7_1_gte4_drp_arb' (35#1) [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/ip_0/hdl/gtwizard_ultrascale_v1_7_gte4_drp_arb.v:55]
INFO: [Synth 8-256] done synthesizing module 'gtwizard_ultrascale_v1_7_1_gtye4_cpll_cal' (36#1) [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_cpll_cal.v:55]
INFO: [Synth 8-638] synthesizing module 'gtwizard_ultrascale_v1_7_1_gtye4_delay_powergood' [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_delay_powergood.v:55]
INFO: [Synth 8-256] done synthesizing module 'gtwizard_ultrascale_v1_7_1_gtye4_delay_powergood' (37#1) [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/ip_0/hdl/gtwizard_ultrascale_v1_7_gtye4_delay_powergood.v:55]
INFO: [Synth 8-256] done synthesizing module 'pcie4_uscale_plus_1_gt_gtwizard_gtye4' (38#1) [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/ip_0/synth/pcie4_uscale_plus_1_gt_gtwizard_gtye4.v:138]
INFO: [Synth 8-256] done synthesizing module 'pcie4_uscale_plus_1_gt_gtwizard_top' (39#1) [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/ip_0/synth/pcie4_uscale_plus_1_gt_gtwizard_top.v:170]
INFO: [Synth 8-256] done synthesizing module 'pcie4_uscale_plus_1_gt' (40#1) [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/ip_0/synth/pcie4_uscale_plus_1_gt.v:62]
INFO: [Synth 8-256] done synthesizing module 'pcie4_uscale_plus_1_gtwizard_top' (41#1) [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_gtwizard_top.v:66]
INFO: [Synth 8-638] synthesizing module 'pcie4_uscale_plus_1_gt_phy_clk' [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_gt_phy_clk.v:66]
INFO: [Synth 8-256] done synthesizing module 'pcie4_uscale_plus_1_gt_phy_clk' (42#1) [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_gt_phy_clk.v:66]
INFO: [Synth 8-638] synthesizing module 'pcie4_uscale_plus_1_gt_phy_rst' [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_gt_phy_rst.v:66]
INFO: [Synth 8-638] synthesizing module 'pcie4_uscale_plus_1_sync__parameterized4' [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_sync.v:66]
INFO: [Synth 8-256] done synthesizing module 'pcie4_uscale_plus_1_sync__parameterized4' (42#1) [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_sync.v:66]
INFO: [Synth 8-256] done synthesizing module 'pcie4_uscale_plus_1_gt_phy_rst' (43#1) [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_gt_phy_rst.v:66]
INFO: [Synth 8-256] done synthesizing module 'pcie4_uscale_plus_1_gt_phy_wrapper' (44#1) [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_gt_phy_wrapper.v:140]
INFO: [Synth 8-638] synthesizing module 'pcie4_uscale_plus_1_phy_pipeline' [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_phy_pipeline.v:78]
INFO: [Synth 8-638] synthesizing module 'pcie4_uscale_plus_1_phy_ff_chain' [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_phy_ff_chain.v:80]
INFO: [Synth 8-256] done synthesizing module 'pcie4_uscale_plus_1_phy_ff_chain' (45#1) [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_phy_ff_chain.v:80]
INFO: [Synth 8-638] synthesizing module 'pcie4_uscale_plus_1_phy_ff_chain__parameterized0' [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_phy_ff_chain.v:80]
INFO: [Synth 8-256] done synthesizing module 'pcie4_uscale_plus_1_phy_ff_chain__parameterized0' (45#1) [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_phy_ff_chain.v:80]
INFO: [Synth 8-638] synthesizing module 'pcie4_uscale_plus_1_phy_ff_chain__parameterized1' [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_phy_ff_chain.v:80]
INFO: [Synth 8-256] done synthesizing module 'pcie4_uscale_plus_1_phy_ff_chain__parameterized1' (45#1) [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_phy_ff_chain.v:80]
INFO: [Synth 8-638] synthesizing module 'pcie4_uscale_plus_1_phy_ff_chain__parameterized2' [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_phy_ff_chain.v:80]
INFO: [Synth 8-256] done synthesizing module 'pcie4_uscale_plus_1_phy_ff_chain__parameterized2' (45#1) [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_phy_ff_chain.v:80]
INFO: [Synth 8-638] synthesizing module 'pcie4_uscale_plus_1_phy_ff_chain__parameterized3' [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_phy_ff_chain.v:80]
INFO: [Synth 8-256] done synthesizing module 'pcie4_uscale_plus_1_phy_ff_chain__parameterized3' (45#1) [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_phy_ff_chain.v:80]
INFO: [Synth 8-638] synthesizing module 'pcie4_uscale_plus_1_phy_ff_chain__parameterized4' [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_phy_ff_chain.v:80]
INFO: [Synth 8-256] done synthesizing module 'pcie4_uscale_plus_1_phy_ff_chain__parameterized4' (45#1) [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_phy_ff_chain.v:80]
INFO: [Synth 8-638] synthesizing module 'pcie4_uscale_plus_1_phy_ff_chain__parameterized5' [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_phy_ff_chain.v:80]
INFO: [Synth 8-256] done synthesizing module 'pcie4_uscale_plus_1_phy_ff_chain__parameterized5' (45#1) [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_phy_ff_chain.v:80]
INFO: [Synth 8-638] synthesizing module 'pcie4_uscale_plus_1_phy_ff_chain__parameterized6' [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_phy_ff_chain.v:80]
INFO: [Synth 8-256] done synthesizing module 'pcie4_uscale_plus_1_phy_ff_chain__parameterized6' (45#1) [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_phy_ff_chain.v:80]
INFO: [Synth 8-638] synthesizing module 'pcie4_uscale_plus_1_phy_ff_chain__parameterized7' [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_phy_ff_chain.v:80]
INFO: [Synth 8-256] done synthesizing module 'pcie4_uscale_plus_1_phy_ff_chain__parameterized7' (45#1) [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_phy_ff_chain.v:80]
INFO: [Synth 8-638] synthesizing module 'pcie4_uscale_plus_1_phy_ff_chain__parameterized8' [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_phy_ff_chain.v:80]
INFO: [Synth 8-256] done synthesizing module 'pcie4_uscale_plus_1_phy_ff_chain__parameterized8' (45#1) [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_phy_ff_chain.v:80]
INFO: [Synth 8-256] done synthesizing module 'pcie4_uscale_plus_1_phy_pipeline' (46#1) [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_phy_pipeline.v:78]
INFO: [Synth 8-256] done synthesizing module 'pcie4_uscale_plus_1_phy_top' (47#1) [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_phy_top.v:111]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_async_rst' [/opt/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1177]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_async_rst' (48#1) [/opt/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1177]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_async_rst__parameterized0' [/opt/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1177]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_async_rst__parameterized0' (48#1) [/opt/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1177]
INFO: [Synth 8-256] done synthesizing module 'pcie4_uscale_plus_1_pcie4_uscale_core_top' (49#1) [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/source/pcie4_uscale_plus_1_pcie4_uscale_core_top.v:59]
INFO: [Synth 8-256] done synthesizing module 'pcie4_uscale_plus_1' (50#1) [/home/chiwei/work/checkout/xilinx-bali.git.new/xilinx_ip/pcie4_uscale_plus/pcie_gen3x8.srcs/sources_1/ip/pcie4_uscale_plus_1/synth/pcie4_uscale_plus_1.v:78]
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1711.812 ; gain = 152.566 ; free physical = 362 ; free virtual = 40021
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1711.812 ; gain = 152.566 ; free physical = 417 ; free virtual = 40076
INFO: [Device 21-403] Loading part xcku15p-ffve1517-3-e
Constraint Validation Runtime : Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2658.512 ; gain = 0.004 ; free physical = 229 ; free virtual = 39111
Finished Constraint Validation : Time (s): cpu = 00:00:44 ; elapsed = 00:00:55 . Memory (MB): peak = 2658.512 ; gain = 1099.266 ; free physical = 385 ; free virtual = 39267
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:44 ; elapsed = 00:00:55 . Memory (MB): peak = 2658.512 ; gain = 1099.266 ; free physical = 385 ; free virtual = 39267
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:00:55 . Memory (MB): peak = 2658.512 ; gain = 1099.266 ; free physical = 387 ; free virtual = 39269
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:48 ; elapsed = 00:00:58 . Memory (MB): peak = 2658.512 ; gain = 1099.266 ; free physical = 368 ; free virtual = 39250
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:24 ; elapsed = 00:01:41 . Memory (MB): peak = 2658.512 ; gain = 1099.266 ; free physical = 289 ; free virtual = 39078
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:38 ; elapsed = 00:02:14 . Memory (MB): peak = 4347.977 ; gain = 2788.730 ; free physical = 843 ; free virtual = 37394
Finished Timing Optimization : Time (s): cpu = 00:01:41 ; elapsed = 00:02:18 . Memory (MB): peak = 4401.000 ; gain = 2841.754 ; free physical = 791 ; free virtual = 37345
Finished Technology Mapping : Time (s): cpu = 00:01:54 ; elapsed = 00:02:31 . Memory (MB): peak = 4482.133 ; gain = 2922.887 ; free physical = 906 ; free virtual = 37457
Finished IO Insertion : Time (s): cpu = 00:01:57 ; elapsed = 00:02:34 . Memory (MB): peak = 4482.137 ; gain = 2922.891 ; free physical = 904 ; free virtual = 37456
Finished Renaming Generated Instances : Time (s): cpu = 00:01:58 ; elapsed = 00:02:34 . Memory (MB): peak = 4482.137 ; gain = 2922.891 ; free physical = 904 ; free virtual = 37456
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:59 ; elapsed = 00:02:36 . Memory (MB): peak = 4482.137 ; gain = 2922.891 ; free physical = 900 ; free virtual = 37451
Finished Renaming Generated Ports : Time (s): cpu = 00:01:59 ; elapsed = 00:02:36 . Memory (MB): peak = 4482.137 ; gain = 2922.891 ; free physical = 900 ; free virtual = 37451
Finished Handling Custom Attributes : Time (s): cpu = 00:02:01 ; elapsed = 00:02:38 . Memory (MB): peak = 4482.137 ; gain = 2922.891 ; free physical = 901 ; free virtual = 37452
Finished Renaming Generated Nets : Time (s): cpu = 00:02:01 ; elapsed = 00:02:38 . Memory (MB): peak = 4482.137 ; gain = 2922.891 ; free physical = 901 ; free virtual = 37452

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |BUFG_GT       |    14|
|2     |BUFG_GT_SYNC  |     1|
|3     |CARRY8        |   171|
|4     |GTYE4_CHANNEL |     8|
|5     |GTYE4_COMMON  |     2|
|6     |LUT1          |    99|
|7     |LUT2          |  1009|
|8     |LUT3          |  1170|
|9     |LUT4          |  1600|
|10    |LUT5          |  2088|
|11    |LUT6          |  2880|
|12    |MUXF7         |    57|
|13    |MUXF8         |     7|
|14    |PCIE40E4      |     1|
|15    |RAMB36E2      |    22|
|16    |SRL16E        |    13|
|17    |SRLC32E       |     8|
|18    |FDCE          |   569|
|19    |FDPE          |   151|
|20    |FDRE          | 10713|
|21    |FDSE          |   165|
+------+--------------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:02:01 ; elapsed = 00:02:38 . Memory (MB): peak = 4482.137 ; gain = 2922.891 ; free physical = 901 ; free virtual = 37452
synth_design: Time (s): cpu = 00:02:09 ; elapsed = 00:02:45 . Memory (MB): peak = 4638.184 ; gain = 3104.438 ; free physical = 1855 ; free virtual = 38407
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4662.199 ; gain = 24.016 ; free physical = 1845 ; free virtual = 38403
