// Seed: 353162276
module module_0 (
    input tri1 id_0
);
  wor id_2;
  assign id_2 = 1 - -1;
endmodule
module module_1 #(
    parameter id_2 = 32'd11,
    parameter id_3 = 32'd10,
    parameter id_6 = 32'd5
) (
    output supply0 id_0,
    input wor id_1,
    input wand _id_2,
    input supply1 _id_3
);
  parameter id_5 = 1 <-> 1;
  module_0 modCall_1 (id_1);
  assign modCall_1.id_2 = 0;
  logic _id_6;
  wire [id_2 : id_3] id_7;
  bit id_8;
  logic id_9;
  logic [1 : id_6] id_10 = id_6;
  always begin : LABEL_0
    id_8 <= id_6 * id_6;
  end
endmodule
