
---------- Begin Simulation Statistics ----------
final_tick                               866572848000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  94444                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739332                       # Number of bytes of host memory used
host_op_rate                                    94748                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10784.33                       # Real time elapsed on the host
host_tick_rate                               80354836                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1018513855                       # Number of instructions simulated
sim_ops                                    1021795509                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.866573                       # Number of seconds simulated
sim_ticks                                866572848000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.297199                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              118608661                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           135867659                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         15156910                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        183721645                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          16307338                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       16364653                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           57315                       # Number of indirect misses.
system.cpu0.branchPred.lookups              234192366                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1662863                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        819898                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9065100                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 221017390                       # Number of branches committed
system.cpu0.commit.bw_lim_events             28753324                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        2466259                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       40422273                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           892416486                       # Number of instructions committed
system.cpu0.commit.committedOps             893238601                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1559130553                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.572908                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.385520                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1144558808     73.41%     73.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    242446465     15.55%     88.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     60664331      3.89%     92.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     54425871      3.49%     96.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     15938178      1.02%     97.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5869542      0.38%     97.74% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2259391      0.14%     97.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4214643      0.27%     98.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     28753324      1.84%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1559130553                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            18341593                       # Number of function calls committed.
system.cpu0.commit.int_insts                863526518                       # Number of committed integer instructions.
system.cpu0.commit.loads                    280414949                       # Number of loads committed
system.cpu0.commit.membars                    1641866                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1641875      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       491125278     54.98%     55.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        7835040      0.88%     56.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1638717      0.18%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      281234835     31.48%     87.71% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     109762791     12.29%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        893238601                       # Class of committed instruction
system.cpu0.commit.refs                     390997661                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  892416486                       # Number of Instructions Simulated
system.cpu0.committedOps                    893238601                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.908673                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.908673                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            208823587                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              6095405                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           117946524                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             953952812                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               660612514                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                689404117                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               9074418                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             11153581                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3407590                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  234192366                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                176304634                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    907569324                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3974573                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          121                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     971303378                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  64                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          181                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               30332512                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.137491                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         648586280                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         134915999                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.570237                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1571322226                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.618668                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.859128                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               860595888     54.77%     54.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               540388415     34.39%     89.16% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               105078654      6.69%     95.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                50401021      3.21%     99.05% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 7517827      0.48%     99.53% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 5435503      0.35%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  233298      0.01%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1643307      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   28313      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1571322226                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       56                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      33                       # number of floating regfile writes
system.cpu0.idleCycles                      132009095                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             9106560                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               226972926                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.545472                       # Inst execution rate
system.cpu0.iew.exec_refs                   413684108                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 113455946                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              174011066                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            299196423                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            825202                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          4758951                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           114954566                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          933653264                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            300228162                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          3395952                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            929119994                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                869938                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2941298                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               9074418                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4748208                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        68784                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        18068262                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        11901                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         9939                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      3648930                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     18781474                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4371854                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          9939                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       643472                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8463088                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                383715732                       # num instructions consuming a value
system.cpu0.iew.wb_count                    922639135                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.857889                       # average fanout of values written-back
system.cpu0.iew.wb_producers                329185444                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.541667                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     922670709                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1131528969                       # number of integer regfile reads
system.cpu0.int_regfile_writes              589822165                       # number of integer regfile writes
system.cpu0.ipc                              0.523924                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.523924                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1643404      0.18%      0.18% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            505649196     54.22%     54.40% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             7839633      0.84%     55.24% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1639156      0.18%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.42% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           302129720     32.40%     87.82% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          113614771     12.18%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             14      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            23      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             932515947                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     70                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                137                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           67                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                69                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     998819                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001071                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 172601     17.28%     17.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     17.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     17.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     17.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     17.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     17.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     17.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     17.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     17.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     17.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     17.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     17.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     17.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     17.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     17.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     17.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     17.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     17.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     17.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     17.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     17.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     17.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     17.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     17.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     17.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     17.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     17.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     17.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     17.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     17.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     17.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     17.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     17.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     17.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     17.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     17.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     17.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     17.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     17.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     17.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     17.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     17.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     17.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     17.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     17.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     17.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                713731     71.46%     88.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               112484     11.26%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             931871292                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3437412919                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    922639068                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        974076671                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 931186009                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                932515947                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            2467255                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       40414659                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            60118                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           996                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     12819122                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1571322226                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.593459                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.793908                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          880276765     56.02%     56.02% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          496332197     31.59%     87.61% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          160011514     10.18%     97.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           26939454      1.71%     99.51% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            4253898      0.27%     99.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2950133      0.19%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             384978      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             120061      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              53226      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1571322226                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.547466                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          9060149                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1449104                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           299196423                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          114954566                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1543                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                      1703331321                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    29814382                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              184266952                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            569167993                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               5401262                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               672604074                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               7410050                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 6443                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1154167783                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             947173339                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          608389064                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                680369311                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              11689333                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               9074418                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             24727426                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                39221066                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               56                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1154167727                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        280045                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4655                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 12032372                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4653                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  2464018837                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1879519250                       # The number of ROB writes
system.cpu0.timesIdled                       20373108                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1499                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            82.025044                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                9269227                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            11300484                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2104449                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         14301978                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            246392                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         361443                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          115051                       # Number of indirect misses.
system.cpu1.branchPred.lookups               16581916                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        24470                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        819647                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1605632                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  10298960                       # Number of branches committed
system.cpu1.commit.bw_lim_events               753178                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2459637                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       15901997                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            41841198                       # Number of instructions committed
system.cpu1.commit.committedOps              42661046                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    234904374                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.181610                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.777831                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    215358504     91.68%     91.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9765499      4.16%     95.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3708569      1.58%     97.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3379152      1.44%     98.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1104718      0.47%     99.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       190906      0.08%     99.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       564809      0.24%     99.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        79039      0.03%     99.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       753178      0.32%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    234904374                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              317281                       # Number of function calls committed.
system.cpu1.commit.int_insts                 40175689                       # Number of committed integer instructions.
system.cpu1.commit.loads                     11551303                       # Number of loads committed
system.cpu1.commit.membars                    1639376                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1639376      3.84%      3.84% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        24985898     58.57%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       12370950     29.00%     91.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3664681      8.59%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         42661046                       # Class of committed instruction
system.cpu1.commit.refs                      16035643                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   41841198                       # Number of Instructions Simulated
system.cpu1.committedOps                     42661046                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.703894                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.703894                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            189860804                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               504271                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             8596558                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              65194314                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                12476572                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 31941119                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1606732                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               542461                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1896538                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   16581916                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  9459991                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    224318747                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               362304                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      69311308                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                4211098                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.069480                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          11357454                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           9515619                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.290421                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         237781765                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.297534                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.764278                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               193837773     81.52%     81.52% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                27498143     11.56%     93.08% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                10512499      4.42%     97.50% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3636224      1.53%     99.03% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  966670      0.41%     99.44% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  590896      0.25%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  708936      0.30%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    3441      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   27183      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           237781765                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         875976                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1648170                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                11899519                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.208991                       # Inst execution rate
system.cpu1.iew.exec_refs                    18195560                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5272277                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              168275662                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             15385633                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1205100                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1668707                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             6562602                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           58545859                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             12923283                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1629664                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             49877430                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                804131                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               720584                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1606732                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2303741                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        38424                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          223997                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        10881                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2363                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         2067                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3834330                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2078262                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2363                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       638614                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1009556                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 25205921                       # num instructions consuming a value
system.cpu1.iew.wb_count                     49009698                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.802095                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 20217534                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.205356                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      49037330                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                63863806                       # number of integer regfile reads
system.cpu1.int_regfile_writes               31238848                       # number of integer regfile writes
system.cpu1.ipc                              0.175319                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.175319                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1639587      3.18%      3.18% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             31172523     60.52%     63.70% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  53      0.00%     63.70% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     63.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     63.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     63.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     63.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     63.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     63.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     63.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     63.70% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     63.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     63.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     63.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     63.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     63.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     63.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     63.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     63.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     63.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     63.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     63.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     63.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     63.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     63.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     63.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     63.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     63.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     63.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     63.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     63.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     63.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     63.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     63.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     63.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     63.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     63.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     63.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     63.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     63.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     63.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     63.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     63.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     63.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     63.70% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     63.70% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            14097092     27.37%     91.07% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4597741      8.93%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              51507094                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     923286                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.017925                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 148759     16.11%     16.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     16.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     16.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     16.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     16.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     16.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     16.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     16.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     16.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     16.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     16.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     16.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     16.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     16.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     16.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     16.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     16.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     16.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     16.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     16.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     16.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     16.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     16.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     16.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     16.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     16.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     16.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     16.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     16.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     16.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     16.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     16.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     16.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     16.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     16.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     16.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     16.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     16.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     16.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     16.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     16.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     16.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     16.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                677459     73.37%     89.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                97065     10.51%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              50790778                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         341780418                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     49009686                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         74431791                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  54950302                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 51507094                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3595557                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       15884812                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            61206                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       1135920                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      9896733                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    237781765                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.216615                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.645761                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          204527610     86.01%     86.01% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           21983103      9.25%     95.26% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            6979506      2.94%     98.20% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2537822      1.07%     99.26% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1212594      0.51%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             265635      0.11%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             181608      0.08%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              67782      0.03%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              26105      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      237781765                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.215820                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          8427388                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1541385                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            15385633                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            6562602                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    211                       # number of misc regfile reads
system.cpu1.numCycles                       238657741                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1494481090                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              174953707                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             27212658                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               4202943                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                14422483                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                727202                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 9240                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             80352566                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              62648257                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           39754554                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 31464370                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              10216122                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1606732                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             15313437                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                12541896                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        80352554                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         21036                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               804                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  9047302                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           798                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   292713173                       # The number of ROB reads
system.cpu1.rob.rob_writes                  120008774                       # The number of ROB writes
system.cpu1.timesIdled                          36108                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            84.325246                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               11285859                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            13383725                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          3368976                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         17735025                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            256166                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         353663                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           97497                       # Number of indirect misses.
system.cpu2.branchPred.lookups               20198258                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        24113                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        819667                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          2219657                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  10231789                       # Number of branches committed
system.cpu2.commit.bw_lim_events               735705                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        2459679                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       30212770                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            41657400                       # Number of instructions committed
system.cpu2.commit.committedOps              42477258                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    232966594                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.182332                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.777235                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    213433133     91.62%     91.62% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      9778681      4.20%     95.81% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      3721237      1.60%     97.41% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3376556      1.45%     98.86% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      1084006      0.47%     99.32% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       200210      0.09%     99.41% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       555741      0.24%     99.65% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        81325      0.03%     99.68% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       735705      0.32%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    232966594                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              318138                       # Number of function calls committed.
system.cpu2.commit.int_insts                 39999173                       # Number of committed integer instructions.
system.cpu2.commit.loads                     11490252                       # Number of loads committed
system.cpu2.commit.membars                    1639380                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1639380      3.86%      3.86% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        24875453     58.56%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             43      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              86      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     62.42% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       12309919     28.98%     91.40% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       3652365      8.60%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         42477258                       # Class of committed instruction
system.cpu2.commit.refs                      15962296                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   41657400                       # Number of Instructions Simulated
system.cpu2.committedOps                     42477258                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              5.738709                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        5.738709                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            176522502                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred              1154798                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            10073411                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              82171584                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                16998145                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 40331692                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               2220714                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts              2127055                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2066574                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   20198258                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 12349761                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    219730201                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               773589                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           30                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      94538366                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                6740066                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.084490                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          15039360                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          11542025                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.395459                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         238139627                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.411607                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.928757                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               181255871     76.11%     76.11% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                33362921     14.01%     90.12% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                14579552      6.12%     96.25% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 4976224      2.09%     98.33% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  909904      0.38%     98.72% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                 1458002      0.61%     99.33% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 1567156      0.66%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                    3383      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   26614      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           238139627                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         920089                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             2261955                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                13319045                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.219295                       # Inst execution rate
system.cpu2.iew.exec_refs                    18146795                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   5245511                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              155793275                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             19894559                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           2049140                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1686813                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             8202768                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           72676252                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             12901284                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1652167                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             52424551                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents               1181096                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               827785                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               2220714                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2753019                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        38887                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          222807                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        10795                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         2216                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads         1972                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      8404307                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      3730724                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          2216                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       620453                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       1641502                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 26584475                       # num instructions consuming a value
system.cpu2.iew.wb_count                     51546111                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.788025                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 20949232                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.215620                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      51572334                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                67611399                       # number of integer regfile reads
system.cpu2.int_regfile_writes               32382306                       # number of integer regfile writes
system.cpu2.ipc                              0.174255                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.174255                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1639606      3.03%      3.03% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             33793540     62.49%     65.52% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  52      0.00%     65.52% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   86      0.00%     65.52% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     65.52% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     65.52% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     65.52% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     65.52% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     65.52% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     65.52% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     65.52% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     65.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     65.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     65.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     65.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     65.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     65.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     65.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     65.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     65.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     65.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     65.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     65.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     65.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     65.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     65.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.52% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     65.52% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            14071825     26.02%     91.55% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            4571597      8.45%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              54076718                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     916543                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.016949                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 142856     15.59%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     15.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                676513     73.81%     89.40% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                97171     10.60%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              53353640                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         347267404                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     51546099                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        102876313                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  66545093                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 54076718                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            6131159                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       30198993                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            57825                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       3671480                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     21259255                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    238139627                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.227080                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.652763                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          202619412     85.08%     85.08% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           24095493     10.12%     95.20% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            6977776      2.93%     98.13% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2686894      1.13%     99.26% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1226086      0.51%     99.78% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             264365      0.11%     99.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             175528      0.07%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              66930      0.03%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              27143      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      238139627                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.226206                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads         12940287                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         2360981                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            19894559                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            8202768                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    226                       # number of misc regfile reads
system.cpu2.numCycles                       239059716                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  1494079118                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              162001696                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             27108900                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               3518880                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                19928482                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                572722                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 6951                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             97876945                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              77236985                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           49390204                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 38794985                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents              10684226                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               2220714                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             15170384                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                22281304                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        97876933                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         23366                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               809                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  8315035                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           815                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   304919799                       # The number of ROB reads
system.cpu2.rob.rob_writes                  150558739                       # The number of ROB writes
system.cpu2.timesIdled                          34897                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            94.812540                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               11361983                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            11983629                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          2992460                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         17599088                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            227265                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         518180                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses          290915                       # Number of indirect misses.
system.cpu3.branchPred.lookups               20678534                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        21945                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        819626                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          2146063                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  10574364                       # Number of branches committed
system.cpu3.commit.bw_lim_events               655452                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        2459629                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       29116876                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            42598771                       # Number of instructions committed
system.cpu3.commit.committedOps              43418604                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    234372606                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.185255                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.776018                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    214284324     91.43%     91.43% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     10068176      4.30%     95.72% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      3793321      1.62%     97.34% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3487492      1.49%     98.83% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      1159106      0.49%     99.33% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       211279      0.09%     99.42% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       629317      0.27%     99.68% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        84139      0.04%     99.72% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       655452      0.28%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    234372606                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              292186                       # Number of function calls committed.
system.cpu3.commit.int_insts                 40880656                       # Number of committed integer instructions.
system.cpu3.commit.loads                     11835926                       # Number of loads committed
system.cpu3.commit.membars                    1639346                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1639346      3.78%      3.78% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        25387376     58.47%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             43      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              86      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     62.25% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       12655552     29.15%     91.39% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       3736189      8.61%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         43418604                       # Class of committed instruction
system.cpu3.commit.refs                      16391753                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   42598771                       # Number of Instructions Simulated
system.cpu3.committedOps                     43418604                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              5.636156                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        5.636156                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            178856831                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               850060                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            10315830                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              82637205                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                15533699                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 40763382                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               2147121                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts              2126515                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2087254                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   20678534                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 12355834                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    221910976                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               805332                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      94441642                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                5987036                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.086127                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          14483780                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          11589248                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.393354                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         239388287                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.408300                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.904160                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               181257482     75.72%     75.72% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                34414227     14.38%     90.09% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                15439708      6.45%     96.54% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 4815054      2.01%     98.55% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  874599      0.37%     98.92% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                 1075177      0.45%     99.37% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                 1481994      0.62%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    3136      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   26910      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           239388287                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         705052                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             2190049                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                13401756                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.221727                       # Inst execution rate
system.cpu3.iew.exec_refs                    18821575                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5391878                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              158858211                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             19808793                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1942928                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1821862                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             8195829                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           72518756                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             13429697                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1769952                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             53235153                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                964597                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents               926106                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               2147121                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2717464                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        45603                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          235461                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        13446                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         2258                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads         1822                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      7972867                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      3640002                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          2258                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       748412                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       1441637                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 26749592                       # num instructions consuming a value
system.cpu3.iew.wb_count                     52243661                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.784023                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 20972301                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.217597                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      52274781                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                68482547                       # number of integer regfile reads
system.cpu3.int_regfile_writes               32838418                       # number of integer regfile writes
system.cpu3.ipc                              0.177426                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.177426                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1639567      2.98%      2.98% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             34001942     61.82%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  48      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   86      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.80% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            14636847     26.61%     91.41% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4726603      8.59%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              55005105                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     928536                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.016881                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 143861     15.49%     15.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     15.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     15.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     15.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     15.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     15.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     15.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     15.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     15.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     15.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     15.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     15.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     15.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     15.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     15.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     15.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     15.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     15.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     15.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     15.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     15.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     15.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     15.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     15.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     15.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     15.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     15.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     15.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     15.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     15.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     15.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     15.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     15.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     15.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     15.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     15.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     15.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     15.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     15.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     15.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     15.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     15.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     15.49% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                684827     73.75%     89.25% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                99845     10.75%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              54294059                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         350390260                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     52243649                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        101619961                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  66705750                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 55005105                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            5813006                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       29100151                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            63254                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       3353377                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     20495680                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    239388287                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.229774                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.658724                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          203584262     85.04%     85.04% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           23916976      9.99%     95.03% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            7323548      3.06%     98.09% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2758872      1.15%     99.25% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1251892      0.52%     99.77% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             281407      0.12%     99.89% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             177141      0.07%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              66544      0.03%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              27645      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      239388287                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.229099                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads         12383889                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         2355046                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            19808793                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            8195829                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    221                       # number of misc regfile reads
system.cpu3.numCycles                       240093339                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  1493045900                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              165378532                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             27611472                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               3421558                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                18198882                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                745811                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 7691                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             98483307                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              78028304                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           49769284                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 39394386                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               9644264                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               2147121                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             14245103                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                22157812                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        98483295                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         24263                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               858                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  7992060                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           857                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   306251295                       # The number of ROB reads
system.cpu3.rob.rob_writes                  150091473                       # The number of ROB writes
system.cpu3.timesIdled                          26556                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4326536                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8581830                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       697857                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        88343                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     58143919                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4781647                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    116707319                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        4869990                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 866572848000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1386911                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3049819                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1205360                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              862                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            536                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2938256                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2938214                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1386911                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            86                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     12906955                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               12906955                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    471996416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               471996416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1301                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4326651                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4326651    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4326651                       # Request fanout histogram
system.membus.respLayer1.occupancy        23313397250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         22031400004                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                279                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          140                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    5333158085.714286                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   31661849296.922653                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          136     97.14%     97.14% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.71%     97.86% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.71%     98.57% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.71%     99.29% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2.5e+11-3e+11            1      0.71%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        30000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 265182188500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            140                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   119930716000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 746642132000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 866572848000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     12285004                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12285004                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     12285004                       # number of overall hits
system.cpu2.icache.overall_hits::total       12285004                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        64757                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         64757                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        64757                       # number of overall misses
system.cpu2.icache.overall_misses::total        64757                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1601167000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1601167000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1601167000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1601167000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     12349761                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12349761                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     12349761                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12349761                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.005244                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.005244                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.005244                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.005244                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 24725.774820                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 24725.774820                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 24725.774820                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 24725.774820                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          136                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets          166                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs           68                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          166                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        51794                       # number of writebacks
system.cpu2.icache.writebacks::total            51794                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst        12931                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total        12931                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst        12931                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total        12931                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        51826                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        51826                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        51826                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        51826                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1171178500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1171178500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1171178500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1171178500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.004197                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.004197                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.004197                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.004197                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 22598.280786                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 22598.280786                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 22598.280786                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 22598.280786                       # average overall mshr miss latency
system.cpu2.icache.replacements                 51794                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     12285004                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12285004                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        64757                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        64757                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1601167000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1601167000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     12349761                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12349761                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.005244                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.005244                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 24725.774820                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 24725.774820                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst        12931                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total        12931                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        51826                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        51826                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1171178500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1171178500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.004197                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.004197                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 22598.280786                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 22598.280786                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 866572848000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.126428                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           12178426                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            51794                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           235.131984                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        400943000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.126428                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.972701                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.972701                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           11                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         24751348                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        24751348                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 866572848000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     13550883                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        13550883                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     13550883                       # number of overall hits
system.cpu2.dcache.overall_hits::total       13550883                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      2587630                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2587630                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      2587630                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2587630                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 335761249399                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 335761249399                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 335761249399                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 335761249399                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     16138513                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16138513                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     16138513                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16138513                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.160339                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.160339                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.160339                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.160339                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 129756.282544                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 129756.282544                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 129756.282544                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 129756.282544                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      2409945                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       378607                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            37635                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           4525                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    64.034675                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    83.670055                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1012631                       # number of writebacks
system.cpu2.dcache.writebacks::total          1012631                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      1982100                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1982100                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      1982100                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1982100                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       605530                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       605530                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       605530                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       605530                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  70348132389                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  70348132389                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  70348132389                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  70348132389                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.037521                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.037521                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.037521                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.037521                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 116176.130644                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 116176.130644                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 116176.130644                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 116176.130644                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1012631                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     10976027                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10976027                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      1510515                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1510515                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 156645577500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 156645577500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     12486542                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     12486542                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.120971                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.120971                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 103703.423998                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 103703.423998                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      1214527                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1214527                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       295988                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       295988                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  31239114000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  31239114000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.023705                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.023705                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 105541.826020                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 105541.826020                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2574856                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2574856                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1077115                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1077115                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 179115671899                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 179115671899                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      3651971                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3651971                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.294941                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.294941                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 166292.059714                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 166292.059714                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       767573                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       767573                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       309542                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       309542                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  39109018389                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  39109018389                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.084760                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.084760                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 126344.788071                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 126344.788071                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          333                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          333                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          192                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          192                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      2991500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      2991500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          525                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          525                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.365714                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.365714                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 15580.729167                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 15580.729167                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data           89                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           89                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          103                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          103                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      1861500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      1861500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.196190                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.196190                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 18072.815534                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18072.815534                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          196                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          196                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          173                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          173                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1199500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1199500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          369                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          369                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.468835                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.468835                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  6933.526012                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6933.526012                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          169                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          169                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      1055500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      1055500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.457995                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.457995                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6245.562130                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6245.562130                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       241000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       241000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       216000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       216000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       400883                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         400883                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       418784                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       418784                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  44855097500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  44855097500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       819667                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       819667                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.510920                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.510920                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 107107.954220                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 107107.954220                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       418784                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       418784                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  44436313500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  44436313500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.510920                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.510920                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 106107.954220                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 106107.954220                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 866572848000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           29.212338                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           14976606                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1024159                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            14.623321                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        400954500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    29.212338                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.912886                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.912886                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         34942334                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        34942334                       # Number of data accesses
system.cpu3.numPwrStateTransitions                235                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          118                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    6323034012.711864                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   34424880556.781410                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          114     96.61%     96.61% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.85%     97.46% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.85%     98.31% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.85%     99.15% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2.5e+11-3e+11            1      0.85%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        29500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 265182295500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            118                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   120454834500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 746118013500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 866572848000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     12307176                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12307176                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     12307176                       # number of overall hits
system.cpu3.icache.overall_hits::total       12307176                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        48658                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         48658                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        48658                       # number of overall misses
system.cpu3.icache.overall_misses::total        48658                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1173540000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1173540000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1173540000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1173540000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     12355834                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12355834                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     12355834                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12355834                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.003938                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.003938                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.003938                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.003938                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 24118.130626                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 24118.130626                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 24118.130626                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 24118.130626                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets           44                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets           44                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        39326                       # number of writebacks
system.cpu3.icache.writebacks::total            39326                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         9300                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         9300                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         9300                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         9300                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        39358                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        39358                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        39358                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        39358                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    885723500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    885723500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    885723500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    885723500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.003185                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.003185                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.003185                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.003185                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 22504.281213                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 22504.281213                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 22504.281213                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 22504.281213                       # average overall mshr miss latency
system.cpu3.icache.replacements                 39326                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     12307176                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12307176                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        48658                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        48658                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1173540000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1173540000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     12355834                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12355834                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.003938                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.003938                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 24118.130626                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 24118.130626                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         9300                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         9300                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        39358                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        39358                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    885723500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    885723500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.003185                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.003185                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 22504.281213                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 22504.281213                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 866572848000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.135078                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           12238744                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            39326                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           311.212531                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        408239000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.135078                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.972971                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.972971                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         24751026                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        24751026                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 866572848000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     14048058                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        14048058                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     14048058                       # number of overall hits
system.cpu3.dcache.overall_hits::total       14048058                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      2652446                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2652446                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      2652446                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2652446                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 320271663472                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 320271663472                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 320271663472                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 320271663472                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     16700504                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16700504                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     16700504                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16700504                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.158824                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.158824                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.158824                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.158824                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 120745.780865                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 120745.780865                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 120745.780865                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 120745.780865                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      2604415                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       530512                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            42387                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           6295                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    61.443721                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    84.275139                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1024480                       # number of writebacks
system.cpu3.dcache.writebacks::total          1024480                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      2039280                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2039280                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      2039280                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2039280                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       613166                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       613166                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       613166                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       613166                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  69185004008                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  69185004008                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  69185004008                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  69185004008                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.036715                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.036715                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.036715                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.036715                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 112832.420597                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 112832.420597                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 112832.420597                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 112832.420597                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1024480                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     11401347                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       11401347                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      1563392                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1563392                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 154261460500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 154261460500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     12964739                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     12964739                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.120588                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.120588                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 98671.005416                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 98671.005416                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      1263964                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1263964                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       299428                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       299428                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  30643180500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  30643180500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.023096                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.023096                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 102339.061477                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 102339.061477                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2646711                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2646711                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1089054                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1089054                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 166010202972                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 166010202972                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      3735765                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3735765                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.291521                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.291521                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 152435.235509                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 152435.235509                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       775316                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       775316                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       313738                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       313738                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  38541823508                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  38541823508                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.083982                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.083982                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 122847.163901                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 122847.163901                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          374                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          374                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          187                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          187                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      4481500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      4481500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          561                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          561                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.333333                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.333333                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 23965.240642                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 23965.240642                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data           75                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           75                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          112                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          112                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      2863500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      2863500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.199643                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.199643                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 25566.964286                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25566.964286                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          227                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          227                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          176                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          176                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1266500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1266500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          403                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          403                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.436725                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.436725                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7196.022727                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7196.022727                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          164                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          164                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1123500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1123500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.406948                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.406948                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6850.609756                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6850.609756                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       212000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       212000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       191000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       191000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       396513                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         396513                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       423113                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       423113                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  45063951000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  45063951000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       819626                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       819626                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.516227                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.516227                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 106505.711240                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 106505.711240                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       423113                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       423113                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  44640838000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  44640838000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.516227                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.516227                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 105505.711240                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 105505.711240                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 866572848000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           26.852088                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           15481550                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1036118                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            14.941879                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        408250500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    26.852088                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.839128                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.839128                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         36078336                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        36078336                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 36                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           18                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    828177777.777778                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   2654933421.970708                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           18    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        22500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value  11302248000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             18                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   851665648000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED  14907200000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 866572848000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    149236986                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       149236986                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    149236986                       # number of overall hits
system.cpu0.icache.overall_hits::total      149236986                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     27067647                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      27067647                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     27067647                       # number of overall misses
system.cpu0.icache.overall_misses::total     27067647                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 354062378497                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 354062378497                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 354062378497                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 354062378497                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    176304633                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    176304633                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    176304633                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    176304633                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.153528                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.153528                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.153528                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.153528                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13080.648587                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13080.648587                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13080.648587                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13080.648587                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3885                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               52                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    74.711538                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     23853910                       # number of writebacks
system.cpu0.icache.writebacks::total         23853910                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3213702                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3213702                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3213702                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3213702                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     23853945                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     23853945                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     23853945                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     23853945                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 303439566499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 303439566499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 303439566499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 303439566499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.135300                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.135300                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.135300                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.135300                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12720.728856                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12720.728856                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12720.728856                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12720.728856                       # average overall mshr miss latency
system.cpu0.icache.replacements              23853910                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    149236986                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      149236986                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     27067647                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     27067647                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 354062378497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 354062378497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    176304633                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    176304633                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.153528                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.153528                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13080.648587                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13080.648587                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3213702                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3213702                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     23853945                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     23853945                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 303439566499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 303439566499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.135300                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.135300                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12720.728856                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12720.728856                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 866572848000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999929                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          173090664                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         23853911                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.256280                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999929                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        376463209                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       376463209                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 866572848000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    347949856                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       347949856                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    347949856                       # number of overall hits
system.cpu0.dcache.overall_hits::total      347949856                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     40043976                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      40043976                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     40043976                       # number of overall misses
system.cpu0.dcache.overall_misses::total     40043976                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 962084817481                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 962084817481                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 962084817481                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 962084817481                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    387993832                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    387993832                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    387993832                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    387993832                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.103208                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.103208                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.103208                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.103208                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 24025.706575                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 24025.706575                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 24025.706575                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 24025.706575                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4136142                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       178491                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            79258                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2191                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    52.185798                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    81.465541                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     31279672                       # number of writebacks
system.cpu0.dcache.writebacks::total         31279672                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      9171479                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      9171479                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      9171479                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      9171479                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     30872497                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     30872497                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     30872497                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     30872497                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 502060411715                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 502060411715                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 502060411715                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 502060411715                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.079570                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.079570                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.079570                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.079570                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16262.384339                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16262.384339                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 16262.384339                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16262.384339                       # average overall mshr miss latency
system.cpu0.dcache.replacements              31279672                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    247179757                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      247179757                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     31054248                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     31054248                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 597934275500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 597934275500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    278234005                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    278234005                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.111612                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.111612                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 19254.508288                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 19254.508288                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      5057250                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      5057250                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     25996998                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     25996998                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 369417862500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 369417862500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.093436                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.093436                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14210.020038                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14210.020038                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    100770099                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     100770099                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      8989728                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      8989728                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 364150541981                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 364150541981                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    109759827                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    109759827                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.081904                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.081904                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 40507.403781                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 40507.403781                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      4114229                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      4114229                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4875499                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4875499                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 132642549215                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 132642549215                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.044420                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.044420                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 27205.943272                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 27205.943272                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1813                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1813                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1262                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1262                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     88503500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     88503500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3075                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3075                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.410407                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.410407                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 70129.556260                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 70129.556260                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1233                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1233                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           29                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           29                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1195500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1195500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.009431                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.009431                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 41224.137931                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 41224.137931                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2807                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2807                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          179                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          179                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      1108000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      1108000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         2986                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2986                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.059946                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.059946                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  6189.944134                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  6189.944134                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          178                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          178                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       933000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       933000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.059612                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.059612                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  5241.573034                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  5241.573034                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        18000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        18000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        15000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        15000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       403107                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         403107                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       416791                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       416791                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  45189245500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  45189245500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       819898                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       819898                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.508345                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.508345                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 108421.836124                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 108421.836124                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       416791                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       416791                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  44772454500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  44772454500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.508345                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.508345                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 107421.836124                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 107421.836124                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 866572848000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.970107                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          379646620                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         31289063                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.133525                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.970107                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999066                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999066                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        808928675                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       808928675                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 866572848000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            23800059                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            29811252                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               47381                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               88579                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               45856                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               86284                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               34909                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               86903                       # number of demand (read+write) hits
system.l2.demand_hits::total                 54001223                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           23800059                       # number of overall hits
system.l2.overall_hits::.cpu0.data           29811252                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              47381                       # number of overall hits
system.l2.overall_hits::.cpu1.data              88579                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              45856                       # number of overall hits
system.l2.overall_hits::.cpu2.data              86284                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              34909                       # number of overall hits
system.l2.overall_hits::.cpu3.data              86903                       # number of overall hits
system.l2.overall_hits::total                54001223                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             53883                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1467986                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              5245                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            928300                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              5970                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            926591                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              4449                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            937590                       # number of demand (read+write) misses
system.l2.demand_misses::total                4330014                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            53883                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1467986                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             5245                       # number of overall misses
system.l2.overall_misses::.cpu1.data           928300                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             5970                       # number of overall misses
system.l2.overall_misses::.cpu2.data           926591                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             4449                       # number of overall misses
system.l2.overall_misses::.cpu3.data           937590                       # number of overall misses
system.l2.overall_misses::total               4330014                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4523190000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 154324442999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    500161000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 111325931000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    564812500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 111805824499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    428381000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 110837874500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     494310617498                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4523190000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 154324442999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    500161000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 111325931000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    564812500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 111805824499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    428381000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 110837874500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    494310617498                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        23853942                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        31279238                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           52626                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1016879                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           51826                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1012875                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           39358                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1024493                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             58331237                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       23853942                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       31279238                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          52626                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1016879                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          51826                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1012875                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          39358                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1024493                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            58331237                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002259                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.046932                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.099666                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.912891                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.115193                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.914813                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.113039                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.915175                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.074231                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002259                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.046932                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.099666                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.912891                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.115193                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.914813                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.113039                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.915175                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.074231                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83944.657870                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 105126.644940                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 95359.580553                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 119924.519013                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 94608.458961                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 120663.620194                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 96287.030793                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 118215.717424                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 114159.126852                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83944.657870                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 105126.644940                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 95359.580553                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 119924.519013                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 94608.458961                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 120663.620194                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 96287.030793                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 118215.717424                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 114159.126852                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             3049819                       # number of writebacks
system.l2.writebacks::total                   3049819                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            343                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            320                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            679                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            759                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            740                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            795                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            583                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            669                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                4888                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           343                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           320                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           679                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           759                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           740                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           795                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           583                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           669                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               4888                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        53540                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1467666                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4566                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       927541                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         5230                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       925796                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         3866                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       936921                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4325126                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        53540                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1467666                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4566                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       927541                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         5230                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       925796                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         3866                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       936921                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          4325126                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3965692500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 139623452500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    405224500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 101993180000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    458880500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 102492783000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    347145500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 101420098000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 450706456500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3965692500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 139623452500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    405224500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 101993180000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    458880500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 102492783000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    347145500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 101420098000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 450706456500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002244                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.046921                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.086763                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.912145                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.100915                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.914028                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.098227                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.914522                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.074148                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002244                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.046921                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.086763                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.912145                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.100915                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.914028                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.098227                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.914522                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.074148                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 74069.714232                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 95132.988364                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 88748.247919                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 109960.831920                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 87740.057361                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 110707.740150                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 89794.490429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 108248.292012                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 104206.549474                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 74069.714232                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 95132.988364                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 88748.247919                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 109960.831920                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 87740.057361                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 110707.740150                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 89794.490429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 108248.292012                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 104206.549474                       # average overall mshr miss latency
system.l2.replacements                        9121250                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8418799                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8418799                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8418799                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8418799                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     49608344                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         49608344                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     49608344                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     49608344                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data              10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              42                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              42                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              53                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  147                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            34                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            16                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            13                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            19                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 82                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       301000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       331500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           44                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           58                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           55                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           72                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              229                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.772727                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.275862                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.236364                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.263889                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.358079                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  8852.941176                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1906.250000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4042.682927                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           34                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           16                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           13                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           19                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            82                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       689500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       319500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       267999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       386500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1663499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.772727                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.275862                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.236364                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.263889                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.358079                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20279.411765                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19968.750000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20615.307692                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20342.105263                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20286.573171                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data            18                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            23                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 51                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           16                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               57                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           27                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           28                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           39                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            108                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.642857                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.410256                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.527778                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           14                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           18                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           16                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           57                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       284000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       178500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       364000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       325000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1151500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.642857                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.410256                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.527778                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20285.714286                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19833.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20222.222222                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20312.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20201.754386                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          4407723                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            34835                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            34615                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            35697                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4512870                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         882804                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         682862                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         682709                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         689839                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2938214                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  96669057999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  81571943500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  81770425499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  81387628500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  341399055498                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      5290527                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       717697                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       717324                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       725536                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7451084                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.166865                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.951463                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.951744                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.950799                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.394334                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 109502.288162                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 119455.971338                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 119773.469368                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 117980.613592                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 116192.712817                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       882804                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       682862                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       682709                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       689839                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2938214                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  87841017999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  74743323500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  74943335000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  74489238500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 312016914999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.166865                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.951463                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.951744                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.950799                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.394334                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 99502.288162                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 109455.971338                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 109773.468637                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 107980.613592                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 106192.712648                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      23800059                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         47381                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         45856                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         34909                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           23928205                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        53883                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         5245                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         5970                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         4449                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            69547                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4523190000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    500161000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    564812500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    428381000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   6016544500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     23853942                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        52626                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        51826                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        39358                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       23997752                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002259                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.099666                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.115193                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.113039                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002898                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83944.657870                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 95359.580553                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 94608.458961                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 96287.030793                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86510.482120                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          343                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          679                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          740                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          583                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          2345                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        53540                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4566                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         5230                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         3866                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        67202                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3965692500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    405224500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    458880500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    347145500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5176943000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002244                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.086763                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.100915                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.098227                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002800                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 74069.714232                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 88748.247919                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 87740.057361                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 89794.490429                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77035.549537                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     25403529                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        53744                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        51669                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        51206                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          25560148                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       585182                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       245438                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       243882                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       247751                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1322253                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  57655385000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  29753987500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  30035399000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  29450246000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 146895017500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     25988711                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       299182                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       295551                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       298957                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      26882401                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.022517                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.820364                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.825177                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.828718                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.049187                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 98525.561278                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 121228.120747                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 123155.456327                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 118870.341593                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 111094.486078                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          320                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          759                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          795                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          669                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         2543                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       584862                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       244679                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       243087                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       247082                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1319710                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  51782434501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  27249856500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  27549448000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  26930859500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 133512598501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.022504                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.817827                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.822487                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.826480                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.049092                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 88537.867909                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 111369.821276                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 113331.638467                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 108995.635052                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 101168.134288                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 3                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           23                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           26                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           12                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           25                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              86                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           26                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           26                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           12                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           25                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            89                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.884615                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.966292                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           23                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           26                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           12                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           25                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           86                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       442500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       510500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       235000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       491000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1679000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.884615                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.966292                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19239.130435                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19634.615385                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 19583.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        19640                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19523.255814                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 866572848000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999888                       # Cycle average of tags in use
system.l2.tags.total_refs                   116353545                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   9121253                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.756312                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.641229                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.676198                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       26.722425                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.038413                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.212547                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.042392                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.210097                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.033347                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.423242                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.463144                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.057441                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.417538                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000600                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.018946                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000662                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.018908                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000521                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.022238                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 939991765                       # Number of tag accesses
system.l2.tags.data_accesses                939991765                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 866572848000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3426496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      93930624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        292224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      59362624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        334720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      59250944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        247424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      59962944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          276808000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3426496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       292224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       334720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       247424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4300864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    195188416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       195188416                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          53539                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1467666                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4566                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         927541                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           5230                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         925796                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           3866                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         936921                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             4325125                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3049819                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3049819                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3954077                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        108393223                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           337218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         68502751                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           386257                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         68373875                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           285520                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         69195503                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             319428425                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3954077                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       337218                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       386257                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       285520                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4963073                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      225241786                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            225241786                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      225241786                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3954077                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       108393223                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          337218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        68502751                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          386257                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        68373875                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          285520                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        69195503                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            544670211                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2986029.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     53539.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1395690.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4566.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    923272.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      5230.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    921303.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      3866.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    930873.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003475178750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       184921                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       184921                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8919570                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2812238                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     4325125                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3049819                       # Number of write requests accepted
system.mem_ctrls.readBursts                   4325125                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3049819                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  86786                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 63790                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            218705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            221954                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            260915                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            370726                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            374242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            257262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            287932                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            282275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            289521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            242995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           246119                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           261733                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           264131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           224857                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           213079                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           221893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            166041                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            166880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            177045                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            189182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            186918                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            187830                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            218066                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            226309                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            191211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            189925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           184754                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           210151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           193297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           172152                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           158361                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           167877                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.31                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.96                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 191071572250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                21191695000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            270540428500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     45081.71                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                63831.71                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1494438                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1598824                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 35.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.54                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               4325125                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3049819                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1319277                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1109984                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  852573                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  457899                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  127877                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   75111                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   73178                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   74563                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   63565                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   46449                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  21130                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   8523                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   2537                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2106                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1919                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1647                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  11722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  24409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  58011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 115944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 171021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 198311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 205543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 207776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 210867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 213751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 215211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 207820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 202503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 199492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 192652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 189717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 197117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  12749                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   6473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   8120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   8804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   8957                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   9009                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   8958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   8734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   8350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   8096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   8029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   8683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  10185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   5366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      4131066                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    111.921756                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    84.578408                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   148.168837                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3106959     75.21%     75.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       737028     17.84%     93.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       111086      2.69%     95.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        50456      1.22%     96.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        24831      0.60%     97.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        15349      0.37%     97.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        11540      0.28%     98.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9063      0.22%     98.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        64754      1.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      4131066                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       184921                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.919182                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    239.279786                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       184920    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::102400-106495            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        184921                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       184921                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.147431                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.138008                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.577695                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           172546     93.31%     93.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              761      0.41%     93.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9153      4.95%     98.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1837      0.99%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              490      0.26%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               92      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               32      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        184921                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              271253696                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5554304                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               191103936                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               276808000                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            195188416                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       313.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       220.53                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    319.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    225.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.17                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.45                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.72                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  866572831500                       # Total gap between requests
system.mem_ctrls.avgGap                     117502.29                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3426496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     89324160                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       292224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     59089408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       334720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     58963392                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       247424                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     59575872                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    191103936                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3954077.268758367747                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 103077496.838442370296                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 337218.043092898733                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 68187467.604570046067                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 386257.197848414478                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 68042048.785724237561                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 285520.138983168348                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 68748832.989052981138                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 220528414.248215645552                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        53539                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1467666                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4566                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       927541                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         5230                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       925796                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         3866                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       936921                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3049819                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1747590250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  79033389250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    212375750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  63163093250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    237740000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  63738254000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    183993500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  62223992500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 20908133443750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32641.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     53849.71                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     46512.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     68097.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     45456.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     68846.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     47592.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     66413.28                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6855532.56                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    42.82                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          14549242260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           7733082885                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         14025301920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7661540160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     68406358800.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     171816359130                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     188076513600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       472268398755                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        544.984071                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 486861027500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  28936700000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 350775120500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          14946640380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           7944312585                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         16236438540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         7925374620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     68406358800.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     321174397920                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      62301323040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       498934845885                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        575.756380                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 158656229500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  28936700000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 678979918500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                257                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          129                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5789539248.062016                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   32952850588.253231                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          125     96.90%     96.90% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.78%     97.67% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.78%     98.45% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.78%     99.22% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      0.78%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        29500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 265182347500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            129                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   119722285000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 746850563000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 866572848000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      9396276                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         9396276                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      9396276                       # number of overall hits
system.cpu1.icache.overall_hits::total        9396276                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        63715                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         63715                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        63715                       # number of overall misses
system.cpu1.icache.overall_misses::total        63715                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1439140000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1439140000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1439140000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1439140000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      9459991                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      9459991                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      9459991                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      9459991                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.006735                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.006735                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.006735                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.006735                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 22587.145884                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 22587.145884                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 22587.145884                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 22587.145884                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          146                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    48.666667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        52594                       # number of writebacks
system.cpu1.icache.writebacks::total            52594                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst        11089                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        11089                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst        11089                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        11089                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        52626                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        52626                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        52626                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        52626                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1126315500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1126315500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1126315500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1126315500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.005563                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005563                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.005563                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005563                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 21402.263140                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 21402.263140                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 21402.263140                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 21402.263140                       # average overall mshr miss latency
system.cpu1.icache.replacements                 52594                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      9396276                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        9396276                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        63715                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        63715                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1439140000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1439140000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      9459991                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      9459991                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.006735                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.006735                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 22587.145884                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 22587.145884                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst        11089                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        11089                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        52626                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        52626                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1126315500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1126315500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.005563                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005563                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 21402.263140                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 21402.263140                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 866572848000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.952318                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            9291594                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            52594                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           176.666426                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        393493000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.952318                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.998510                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.998510                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         18972608                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        18972608                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 866572848000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     13592079                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        13592079                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     13592079                       # number of overall hits
system.cpu1.dcache.overall_hits::total       13592079                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2583715                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2583715                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2583715                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2583715                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 326257837500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 326257837500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 326257837500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 326257837500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     16175794                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16175794                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     16175794                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16175794                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.159727                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.159727                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.159727                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.159727                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 126274.700383                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 126274.700383                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 126274.700383                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 126274.700383                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2442831                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       259520                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            38778                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3090                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    62.995281                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    83.987055                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1016667                       # number of writebacks
system.cpu1.dcache.writebacks::total          1016667                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1973968                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1973968                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1973968                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1973968                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       609747                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       609747                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       609747                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       609747                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  69731980958                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  69731980958                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  69731980958                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  69731980958                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.037695                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.037695                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.037695                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.037695                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 114362.155054                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 114362.155054                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 114362.155054                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 114362.155054                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1016667                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     11006823                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11006823                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1504681                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1504681                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 153001130500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 153001130500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     12511504                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     12511504                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.120264                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.120264                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 101683.433565                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 101683.433565                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1205037                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1205037                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       299644                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       299644                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  30996102500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  30996102500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.023949                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.023949                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 103443.094138                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 103443.094138                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2585256                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2585256                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1079034                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1079034                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 173256707000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 173256707000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3664290                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3664290                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.294473                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.294473                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 160566.494661                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 160566.494661                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       768931                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       768931                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       310103                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       310103                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  38735878458                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  38735878458                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.084628                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.084628                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 124912.943306                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 124912.943306                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          347                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          347                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          183                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          183                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      3743000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      3743000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          530                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          530                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.345283                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.345283                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 20453.551913                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 20453.551913                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           69                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           69                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          114                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          114                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2520000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2520000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.215094                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.215094                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 22105.263158                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22105.263158                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          210                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          210                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          153                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          153                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       948000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       948000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          363                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          363                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.421488                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.421488                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6196.078431                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6196.078431                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          147                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          147                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       823000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       823000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.404959                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.404959                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5598.639456                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5598.639456                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       227500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       227500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       205500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       205500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       401813                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         401813                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       417834                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       417834                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  45030186500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  45030186500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       819647                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       819647                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.509773                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.509773                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 107770.517718                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 107770.517718                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       417834                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       417834                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  44612352500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  44612352500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.509773                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.509773                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 106770.517718                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 106770.517718                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 866572848000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.100118                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           15022048                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1027461                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.620553                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        393504500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.100118                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.909379                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.909379                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         35020157                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        35020157                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 866572848000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          50882411                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            3                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11468618                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     49912250                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6071431                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1009                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           587                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1596                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           71                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           71                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7492095                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7492095                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      23997754                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     26884661                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           89                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           89                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     71561795                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     93848483                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       157846                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3061507                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       155446                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      3050186                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       118042                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3085672                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             175038977                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3053302464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4003769728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      6734080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    130146688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      6631680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    129631936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      5035776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    131133888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             7466386240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         9165853                       # Total snoops (count)
system.tol2bus.snoopTraffic                 197962432                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         67497519                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.088160                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.325669                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               62116935     92.03%     92.03% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5061418      7.50%     99.53% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 113998      0.17%     99.70% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 159529      0.24%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  45639      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           67497519                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       116684720476                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.5                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1537606633                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          78203404                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1555430374                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          59376191                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       46935033531                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       35810160343                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1542470212                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          79374449                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2371091630500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  61202                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741380                       # Number of bytes of host memory used
host_op_rate                                    61282                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 43151.47                       # Real time elapsed on the host
host_tick_rate                               34865994                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2640940723                       # Number of instructions simulated
sim_ops                                    2644424769                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.504519                       # Number of seconds simulated
sim_ticks                                1504518782500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.731720                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               73844258                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            74042900                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          3291655                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         77248105                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             93250                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         103053                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            9803                       # Number of indirect misses.
system.cpu0.branchPred.lookups               78209188                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         7016                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                         49396                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3277953                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  55552422                       # Number of branches committed
system.cpu0.commit.bw_lim_events              6113845                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         155656                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       57246783                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           406573725                       # Number of instructions committed
system.cpu0.commit.committedOps             406623129                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2975617563                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.136652                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.849818                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2860363533     96.13%     96.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     51905209      1.74%     97.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      6770881      0.23%     98.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      3067360      0.10%     98.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      2068403      0.07%     98.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2538008      0.09%     98.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6     37432602      1.26%     99.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      5357722      0.18%     99.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      6113845      0.21%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2975617563                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                 128368803                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls              210278                       # Number of function calls committed.
system.cpu0.commit.int_insts                340875291                       # Number of committed integer instructions.
system.cpu0.commit.loads                    112096301                       # Number of loads committed
system.cpu0.commit.membars                      96440                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        97163      0.02%      0.02% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       217196029     53.41%     53.44% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          10165      0.00%     53.44% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1324      0.00%     53.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd      54357172     13.37%     66.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           706      0.00%     66.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt       8462363      2.08%     68.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult      2499361      0.61%     69.51% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     69.51% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv       2828945      0.70%     70.20% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc      2816068      0.69%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.89% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       60589464     14.90%     85.79% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        360181      0.09%     85.88% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead     51556233     12.68%     98.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite      5847955      1.44%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        406623129                       # Class of committed instruction
system.cpu0.commit.refs                     118353833                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  406573725                       # Number of Instructions Simulated
system.cpu0.committedOps                    406623129                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              7.371176                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        7.371176                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           2848277875                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                13812                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            62600090                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             493137710                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                26618354                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 68425459                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3391063                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                23626                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             38131219                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   78209188                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  9785954                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2968589565                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                81942                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           67                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     572219666                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                6809530                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.026096                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          12849569                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          73937508                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.190935                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2984843970                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.191731                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.619328                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2600941587     87.14%     87.14% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               296584922      9.94%     97.07% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                12778484      0.43%     97.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                64163637      2.15%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 2584276      0.09%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   78715      0.00%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 7073555      0.24%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  627000      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   11794      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2984843970                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                134658635                       # number of floating regfile reads
system.cpu0.fp_regfile_writes               123999524                       # number of floating regfile writes
system.cpu0.idleCycles                       12082616                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3372037                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                59741745                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.303106                       # Inst execution rate
system.cpu0.iew.exec_refs                   607189591                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   6355711                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles             1465794794                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            128175186                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             67115                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1499406                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             6854634                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          462935476                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            600833880                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2809361                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            908387596                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               8193899                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            842026055                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3391063                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            861100293                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     46715815                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           94519                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          136                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation       118509                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           14                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     16078885                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       597102                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents        118509                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       657162                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       2714875                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                369380521                       # num instructions consuming a value
system.cpu0.iew.wb_count                    421386894                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.824169                       # average fanout of values written-back
system.cpu0.iew.wb_producers                304431937                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.140606                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     421868098                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               950291608                       # number of integer regfile reads
system.cpu0.int_regfile_writes              231879992                       # number of integer regfile writes
system.cpu0.ipc                              0.135664                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.135664                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           100260      0.01%      0.01% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            230255418     25.27%     25.28% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               10183      0.00%     25.28% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1325      0.00%     25.28% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd           54717761      6.01%     31.29% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                713      0.00%     31.29% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt            9395349      1.03%     32.32% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult           2502776      0.27%     32.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     32.59% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv            2828945      0.31%     32.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc           2879514      0.32%     33.22% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     33.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     33.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     33.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     33.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     33.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     33.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     33.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     33.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     33.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     33.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     33.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     33.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     33.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     33.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     33.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     33.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     33.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     33.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     33.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     33.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     33.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     33.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     33.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     33.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     33.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     33.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     33.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     33.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     33.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     33.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     33.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     33.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     33.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     33.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     33.22% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     33.22% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           367831075     40.37%     73.59% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             367013      0.04%     73.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead      234362736     25.72%     99.35% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite       5943888      0.65%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             911196956                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses              358273786                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads          671191183                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses    129934580                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes         163325893                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                  141687441                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.155496                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                3731981      2.63%      2.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      2.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      2.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                 1464      0.00%      2.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      2.63% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                15934      0.01%      2.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                  28      0.00%      2.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      2.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv             13743867      9.70%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                4829      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     12.35% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              92302005     65.14%     77.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                11351      0.01%     77.50% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead         31875318     22.50%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite             664      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             694510351                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4280287199                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    291452314                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        356040435                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 462757175                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                911196956                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             178301                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       56312350                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          2553058                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         22645                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     57131412                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2984843970                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.305275                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.067306                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2683856264     89.92%     89.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           89647003      3.00%     92.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           44644673      1.50%     94.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           27069665      0.91%     95.32% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           77480080      2.60%     97.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           45891340      1.54%     99.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            7333804      0.25%     99.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            3697360      0.12%     99.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            5223781      0.18%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2984843970                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.304044                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          3020898                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1934359                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           128175186                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            6854634                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads              135118225                       # number of misc regfile reads
system.cpu0.misc_regfile_writes              70964615                       # number of misc regfile writes
system.cpu0.numCycles                      2996926586                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    12111096                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             2426073735                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            344900419                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents             130522932                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                41697423                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             358552670                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              2611770                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            674820741                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             475434722                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          404365719                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 81969906                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1418627                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3391063                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            431328524                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                59465305                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups        156128631                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       518692110                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        383319                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             10997                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                257463007                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         10770                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3433340285                       # The number of ROB reads
system.cpu0.rob.rob_writes                  936974366                       # The number of ROB writes
system.cpu0.timesIdled                         117937                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 3085                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.822994                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               73774231                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            73905047                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          3277211                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         77097607                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             68967                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          72073                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3106                       # Number of indirect misses.
system.cpu1.branchPred.lookups               77993656                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1826                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                         48702                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          3269158                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  55322589                       # Number of branches committed
system.cpu1.commit.bw_lim_events              6081778                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         154364                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       57335465                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           405330932                       # Number of instructions committed
system.cpu1.commit.committedOps             405382109                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   2971955519                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.136402                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.849238                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   2857168077     96.14%     96.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     51652534      1.74%     97.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      6713084      0.23%     98.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3044143      0.10%     98.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2031545      0.07%     98.27% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      2535214      0.09%     98.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6     37389504      1.26%     99.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      5339640      0.18%     99.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      6081778      0.20%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   2971955519                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                 128415594                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              159754                       # Number of function calls committed.
system.cpu1.commit.int_insts                339589288                       # Number of committed integer instructions.
system.cpu1.commit.loads                    111820171                       # Number of loads committed
system.cpu1.commit.membars                      98631                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        98631      0.02%      0.02% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       216391032     53.38%     53.40% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            354      0.00%     53.40% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             480      0.00%     53.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd      54362211     13.41%     66.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt       8493174      2.10%     68.91% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult      2507674      0.62%     69.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     69.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv       2828896      0.70%     70.23% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc      2831791      0.70%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       60340448     14.88%     85.81% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        135570      0.03%     85.84% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead     51528425     12.71%     98.55% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite      5863423      1.45%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        405382109                       # Class of committed instruction
system.cpu1.commit.refs                     117867866                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  405330932                       # Number of Instructions Simulated
system.cpu1.committedOps                    405382109                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              7.359969                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        7.359969                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           2847976601                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 8070                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            62491909                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             492010619                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                24569225                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 67067550                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               3380085                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                19776                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             38187636                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   77993656                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  9657714                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   2967150994                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                70863                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     571207318                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                6776276                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.026144                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          10641965                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          73843198                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.191473                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        2981181097                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.191631                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.619197                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              2597954797     87.15%     87.15% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               296103674      9.93%     97.08% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                12661360      0.42%     97.50% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                64122875      2.15%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2553664      0.09%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   63691      0.00%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 7091142      0.24%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  628308      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    1586      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          2981181097                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                134775712                       # number of floating regfile reads
system.cpu1.fp_regfile_writes               124050341                       # number of floating regfile writes
system.cpu1.idleCycles                        2041811                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             3364133                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                59518736                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.303868                       # Inst execution rate
system.cpu1.iew.exec_refs                   606026477                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6149261                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles             1466637829                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            127927333                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             64645                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1498696                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             6642080                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          461778689                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            599877216                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2803801                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            906504797                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               8213276                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            841200059                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               3380085                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            860323539                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked     46658298                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           88158                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           31                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation       117119                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     16107162                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       594385                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents        117119                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       652455                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       2711678                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                369146337                       # num instructions consuming a value
system.cpu1.iew.wb_count                    420185172                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.823902                       # average fanout of values written-back
system.cpu1.iew.wb_producers                304140350                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.140849                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     420669848                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               947934020                       # number of integer regfile reads
system.cpu1.int_regfile_writes              231031412                       # number of integer regfile writes
system.cpu1.ipc                              0.135870                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.135870                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           100818      0.01%      0.01% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            229468318     25.24%     25.25% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 368      0.00%     25.25% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  480      0.00%     25.25% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd           54729832      6.02%     31.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     31.27% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt            9429561      1.04%     32.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult           2510982      0.28%     32.58% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     32.58% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv            2828896      0.31%     32.89% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc           2899166      0.32%     33.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     33.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     33.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     33.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     33.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     33.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     33.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     33.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     33.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     33.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     33.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     33.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     33.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     33.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     33.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     33.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     33.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     33.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     33.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     33.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     33.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     33.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     33.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     33.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     33.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     33.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     33.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     33.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     33.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     33.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     33.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     33.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     33.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     33.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     33.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     33.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     33.21% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           367104219     40.37%     73.58% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             140285      0.02%     73.60% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead      234132691     25.75%     99.34% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite       5962982      0.66%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             909308598                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses              357992680                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads          670776633                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses    130003578                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes         163457292                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                  141392071                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.155494                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                3733694      2.64%      2.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      2.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      2.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                 1664      0.00%      2.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      2.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                10287      0.01%      2.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                  28      0.00%      2.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      2.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv             13659938      9.66%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                5499      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     12.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead              92159512     65.18%     77.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  295      0.00%     77.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead         31820638     22.51%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite             516      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             692607171                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        4272975977                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    290181594                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        354835084                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 461600968                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                909308598                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             177721                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       56396580                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          2562246                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         23357                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     57192967                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   2981181097                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.305016                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.067182                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         2681144886     89.94%     89.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           89073557      2.99%     92.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           44580947      1.50%     94.42% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           26932207      0.90%     95.32% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           77332889      2.59%     97.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           45841397      1.54%     99.45% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            7373890      0.25%     99.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            3715947      0.12%     99.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8            5185377      0.17%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     2981181097                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.304807                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          3036558                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1940976                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           127927333                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            6642080                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads              135210886                       # number of misc regfile reads
system.cpu1.misc_regfile_writes              71023746                       # number of misc regfile writes
system.cpu1.numCycles                      2983222908                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    25682776                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles             2426468368                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            344069135                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents             130524572                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                39620427                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             358115042                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              2597744                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            673356020                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             474288507                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          403635175                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 80695347                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               1072367                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               3380085                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            430706251                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                59566040                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups        156278755                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       517077265                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        310619                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              8963                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                257935274                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          8945                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  3428578276                       # The number of ROB reads
system.cpu1.rob.rob_writes                  934668729                       # The number of ROB writes
system.cpu1.timesIdled                          22965                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.812076                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               73812147                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            73951119                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          3284529                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         77149560                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             70370                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          74906                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            4536                       # Number of indirect misses.
system.cpu2.branchPred.lookups               78058293                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1867                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                         48476                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          3275955                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  55317049                       # Number of branches committed
system.cpu2.commit.bw_lim_events              6080170                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         154166                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       57604364                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts           405282434                       # Number of instructions committed
system.cpu2.commit.committedOps             405333106                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples   2974801045                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.136256                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.848976                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0   2860097426     96.14%     96.14% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     51604692      1.73%     97.88% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      6693229      0.22%     98.10% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3013387      0.10%     98.21% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      2026255      0.07%     98.27% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5      2541724      0.09%     98.36% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6     37362339      1.26%     99.61% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7      5381823      0.18%     99.80% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      6080170      0.20%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total   2974801045                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                 128428067                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              161404                       # Number of function calls committed.
system.cpu2.commit.int_insts                339521318                       # Number of committed integer instructions.
system.cpu2.commit.loads                    111794374                       # Number of loads committed
system.cpu2.commit.membars                      97817                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        97817      0.02%      0.02% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu       216331259     53.37%     53.40% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            438      0.00%     53.40% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             480      0.00%     53.40% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd      54356984     13.41%     66.81% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     66.81% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt       8510090      2.10%     68.91% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult      2513683      0.62%     69.53% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     69.53% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv       2828896      0.70%     70.22% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc      2840251      0.70%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       60336570     14.89%     85.81% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        138475      0.03%     85.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead     51506280     12.71%     98.55% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite      5871883      1.45%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total        405333106                       # Class of committed instruction
system.cpu2.commit.refs                     117853208                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                  405282434                       # Number of Instructions Simulated
system.cpu2.committedOps                    405333106                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              7.367566                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        7.367566                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles           2851348429                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                 8708                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            62515375                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             492283886                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                24604552                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 66504059                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               3388923                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                21964                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles             38220829                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   78058293                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  9714386                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                   2969921709                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                71079                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                     571604935                       # Number of instructions fetch has processed
system.cpu2.fetch.SquashCycles                6794994                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.026142                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          10747586                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          73882517                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.191432                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples        2984066792                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.191578                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.619302                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0              2600671658     87.15%     87.15% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1               296197124      9.93%     97.08% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                12679853      0.42%     97.50% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                64144423      2.15%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 2559413      0.09%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   66085      0.00%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 7115734      0.24%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                  630097      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    2405      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total          2984066792                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                134850032                       # number of floating regfile reads
system.cpu2.fp_regfile_writes               124087777                       # number of floating regfile writes
system.cpu2.idleCycles                        1878297                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             3372115                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                59539770                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.303411                       # Inst execution rate
system.cpu2.iew.exec_refs                   605427806                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   6164669                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles             1468955562                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts            127974728                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             65376                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1508469                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             6660670                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts          461998733                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts            599263137                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          2813995                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts            905969799                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents               8211595                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents            840389190                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               3388923                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles            859458297                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked     46572803                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           88322                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           40                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation       118748                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads     16180354                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       601836                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents        118748                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       652970                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       2719145                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                369814034                       # num instructions consuming a value
system.cpu2.iew.wb_count                    420256570                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.823486                       # average fanout of values written-back
system.cpu2.iew.wb_producers                304536589                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.140745                       # insts written-back per cycle
system.cpu2.iew.wb_sent                     420744658                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               947346836                       # number of integer regfile reads
system.cpu2.int_regfile_writes              231034772                       # number of integer regfile writes
system.cpu2.ipc                              0.135730                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.135730                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           100431      0.01%      0.01% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu            229482811     25.25%     25.26% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 456      0.00%     25.26% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  480      0.00%     25.26% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd           54735847      6.02%     31.29% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     31.29% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt            9459644      1.04%     32.33% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult           2517151      0.28%     32.60% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     32.60% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv            2828896      0.31%     32.91% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc           2911702      0.32%     33.24% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     33.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     33.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     33.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     33.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     33.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     33.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     33.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     33.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     33.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     33.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     33.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     33.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     33.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     33.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     33.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     33.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     33.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     33.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     33.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     33.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     33.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     33.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     33.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     33.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     33.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     33.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     33.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     33.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     33.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     33.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     33.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     33.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     33.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     33.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     33.24% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     33.24% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead           366739856     40.36%     73.59% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             142331      0.02%     73.61% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead      233888023     25.74%     99.34% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite       5976166      0.66%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             908783794                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses              357646380                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads          670253218                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses    130053907                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes         163668383                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                  141126347                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.155291                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                3749620      2.66%      2.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%      2.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%      2.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                 1608      0.00%      2.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%      2.66% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                14320      0.01%      2.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                  31      0.00%      2.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%      2.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv             13503765      9.57%     12.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                5456      0.00%     12.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     12.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     12.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     12.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     12.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     12.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     12.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     12.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     12.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     12.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     12.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     12.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     12.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     12.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     12.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     12.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     12.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     12.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     12.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     12.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     12.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     12.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     12.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     12.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     12.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     12.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     12.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     12.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     12.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     12.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     12.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     12.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     12.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     12.24% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead              92047726     65.22%     77.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   50      0.00%     77.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead         31803257     22.54%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite             514      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             692163330                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads        4275077148                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses    290202663                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        355114710                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                 461820935                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                908783794                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             177798                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       56665627                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued          2569639                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved         23632                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     57396562                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples   2984066792                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.304545                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.066770                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0         2684411449     89.96%     89.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           88806847      2.98%     92.93% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           44521156      1.49%     94.43% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3           26956014      0.90%     95.33% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4           77287181      2.59%     97.92% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5           45808093      1.54%     99.45% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            7316649      0.25%     99.70% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7            3697714      0.12%     99.82% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8            5261689      0.18%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total     2984066792                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.304354                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          3045966                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1946411                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads           127974728                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            6660670                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads              135277049                       # number of misc regfile reads
system.cpu2.misc_regfile_writes              71049904                       # number of misc regfile writes
system.cpu2.numCycles                      2985945089                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    22960057                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles             2428258294                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps            344016511                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents             130765714                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                39625926                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents             359574092                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents              2628825                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            673712017                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             474549980                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands          403840701                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 80185749                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               1032820                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               3388923                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles            432229665                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                59824190                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups        156437397                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       517274620                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles        378235                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts             10030                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                258565854                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts         10001                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                  3431636947                       # The number of ROB reads
system.cpu2.rob.rob_writes                  935148828                       # The number of ROB writes
system.cpu2.timesIdled                          21966                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.824579                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               73736672                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            73866249                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          3272424                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         77057835                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             69120                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          71879                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            2759                       # Number of indirect misses.
system.cpu3.branchPred.lookups               77945396                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         2017                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                         48673                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          3264097                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  55308308                       # Number of branches committed
system.cpu3.commit.bw_lim_events              6045176                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls         154284                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       57237919                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts           405239777                       # Number of instructions committed
system.cpu3.commit.committedOps             405290916                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples   2974007796                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.136278                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.848881                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0   2859266567     96.14%     96.14% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     51636957      1.74%     97.88% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      6694549      0.23%     98.10% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3024685      0.10%     98.20% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      2032402      0.07%     98.27% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5      2534753      0.09%     98.36% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6     37382924      1.26%     99.62% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7      5389783      0.18%     99.80% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      6045176      0.20%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total   2974007796                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                 128373902                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              159653                       # Number of function calls committed.
system.cpu3.commit.int_insts                339526746                       # Number of committed integer instructions.
system.cpu3.commit.loads                    111799477                       # Number of loads committed
system.cpu3.commit.membars                      98525                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        98525      0.02%      0.02% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu       216354967     53.38%     53.41% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            374      0.00%     53.41% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             480      0.00%     53.41% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd      54346814     13.41%     66.82% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     66.82% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt       8484438      2.09%     68.91% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult      2506194      0.62%     69.53% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     69.53% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv       2828672      0.70%     70.23% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc      2827541      0.70%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     70.92% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       60326840     14.88%     85.81% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        135828      0.03%     85.84% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead     51521310     12.71%     98.55% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite      5858933      1.45%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total        405290916                       # Class of committed instruction
system.cpu3.commit.refs                     117842911                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                  405239777                       # Number of Instructions Simulated
system.cpu3.committedOps                    405290916                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              7.366000                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        7.366000                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles           2851005417                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                 8355                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            62466132                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts             491775126                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                24497159                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 66084757                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               3374940                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                22247                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles             38256005                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   77945396                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  9612644                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                   2969252306                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                69637                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                     570874235                       # Number of instructions fetch has processed
system.cpu3.fetch.SquashCycles                6766534                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.026112                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          10582705                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          73805792                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.191248                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples        2983218278                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.191388                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.618684                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0              2600125914     87.16%     87.16% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1               296030061      9.92%     97.08% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                12668065      0.42%     97.51% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                64079072      2.15%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 2552891      0.09%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   63034      0.00%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                 7074441      0.24%     99.98% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                  623029      0.02%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    1771      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total          2983218278                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                134721568                       # number of floating regfile reads
system.cpu3.fp_regfile_writes               124005887                       # number of floating regfile writes
system.cpu3.idleCycles                        1777862                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             3358203                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                59493800                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.303571                       # Inst execution rate
system.cpu3.iew.exec_refs                   605783364                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   6144909                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles             1465919024                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts            127883579                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             64379                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          1493824                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             6633512                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts          461587409                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts            599638455                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          2800182                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts            906158481                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents               8234225                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents            841996857                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               3374940                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles            861098689                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked     46599504                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           88026                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           95                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation       116813                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads     16084102                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       590078                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents        116813                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       649275                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       2708928                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                369564456                       # num instructions consuming a value
system.cpu3.iew.wb_count                    420050076                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.823818                       # average fanout of values written-back
system.cpu3.iew.wb_producers                304453963                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.140720                       # insts written-back per cycle
system.cpu3.iew.wb_sent                     420531462                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads               947599975                       # number of integer regfile reads
system.cpu3.int_regfile_writes              230966065                       # number of integer regfile writes
system.cpu3.ipc                              0.135759                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.135759                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           100727      0.01%      0.01% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu            229398751     25.24%     25.25% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 379      0.00%     25.25% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  480      0.00%     25.25% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd           54712302      6.02%     31.27% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     31.27% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt            9415549      1.04%     32.30% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult           2509548      0.28%     32.58% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     32.58% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv            2828672      0.31%     32.89% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc           2895214      0.32%     33.21% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     33.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     33.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     33.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     33.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     33.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     33.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     33.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     33.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     33.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     33.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     33.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     33.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     33.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     33.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     33.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     33.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     33.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     33.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     33.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     33.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     33.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     33.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     33.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     33.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     33.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     33.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     33.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     33.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     33.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     33.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     33.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     33.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     33.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     33.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     33.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     33.21% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead           367002416     40.38%     73.59% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             140059      0.02%     73.60% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead      233995768     25.74%     99.34% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite       5958798      0.66%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             908958663                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses              357691509                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads          670295668                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses    129954903                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes         163334154                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                  141271787                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.155422                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                3759818      2.66%      2.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%      2.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%      2.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                 1592      0.00%      2.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%      2.66% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                10465      0.01%      2.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                  17      0.00%      2.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%      2.67% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv             13546630      9.59%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                5392      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     12.26% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead              92136181     65.22%     77.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                  130      0.00%     77.48% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead         31811068     22.52%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite             494      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             692438214                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads        4274669253                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses    290095173                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        354666553                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                 461410433                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                908958663                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             176976                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       56296493                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued          2557530                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         22692                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     57112150                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples   2983218278                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.304691                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.067030                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0         2683570142     89.96%     89.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           88765534      2.98%     92.93% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           44512552      1.49%     94.42% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3           26911882      0.90%     95.33% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4           77324809      2.59%     97.92% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5           45843875      1.54%     99.45% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            7344206      0.25%     99.70% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7            3713692      0.12%     99.82% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8            5231586      0.18%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total     2983218278                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.304509                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          3026579                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         1934941                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads           127883579                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            6633512                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads              135154950                       # number of misc regfile reads
system.cpu3.misc_regfile_writes              70993659                       # number of misc regfile writes
system.cpu3.numCycles                      2984996140                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    23908367                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles             2426836808                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps            343996529                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents             130973176                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                39519811                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents             360612920                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents              2578757                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            673068965                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts             474081745                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands          403469683                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 79812695                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               1110155                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               3374940                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles            433367305                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                59473154                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups        156166215                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups       516902750                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles        306719                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts              9021                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                258797461                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts          9002                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                  3430478442                       # The number of ROB reads
system.cpu3.rob.rob_writes                  934276165                       # The number of ROB writes
system.cpu3.timesIdled                          21344                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    195313710                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     382657744                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests     14163480                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      8110177                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    204118840                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops    182553821                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    412142812                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops      190663998                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1504518782500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          194081122                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3129236                       # Transaction distribution
system.membus.trans_dist::CleanEvict        184216163                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            30048                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           6927                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1194247                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1193078                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     194081123                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    577931944                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              577931944                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  12697819904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             12697819904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            28881                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         195312345                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               195312345    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           195312345                       # Request fanout histogram
system.membus.respLayer1.occupancy       1008404488517                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             67.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        472339698143                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              31.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               2122                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples         1062                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    10872663.370998                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   12421266.631500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10         1062    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        10500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value     69641500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total           1062                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   1492972014000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED  11546768500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1504518782500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      9687934                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         9687934                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      9687934                       # number of overall hits
system.cpu2.icache.overall_hits::total        9687934                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        26452                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         26452                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        26452                       # number of overall misses
system.cpu2.icache.overall_misses::total        26452                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1641486500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1641486500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1641486500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1641486500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      9714386                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      9714386                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      9714386                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      9714386                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.002723                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.002723                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.002723                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.002723                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 62055.288825                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 62055.288825                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 62055.288825                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 62055.288825                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          131                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    43.666667                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        24815                       # number of writebacks
system.cpu2.icache.writebacks::total            24815                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1637                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1637                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1637                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1637                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        24815                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        24815                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        24815                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        24815                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1524051500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1524051500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1524051500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1524051500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.002554                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.002554                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.002554                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002554                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 61416.542414                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 61416.542414                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 61416.542414                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 61416.542414                       # average overall mshr miss latency
system.cpu2.icache.replacements                 24815                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      9687934                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        9687934                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        26452                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        26452                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1641486500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1641486500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      9714386                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      9714386                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.002723                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.002723                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 62055.288825                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 62055.288825                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1637                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1637                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        24815                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        24815                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1524051500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1524051500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.002554                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.002554                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 61416.542414                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 61416.542414                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1504518782500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            9871153                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            24847                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           397.277458                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         19453587                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        19453587                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1504518782500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     47818373                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        47818373                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     47818373                       # number of overall hits
system.cpu2.dcache.overall_hits::total       47818373                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data     74000574                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      74000574                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data     74000574                       # number of overall misses
system.cpu2.dcache.overall_misses::total     74000574                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 7236566913787                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 7236566913787                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 7236566913787                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 7236566913787                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data    121818947                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    121818947                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data    121818947                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    121818947                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.607464                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.607464                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.607464                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.607464                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 97790.686242                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 97790.686242                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 97790.686242                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 97790.686242                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs   2590850198                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       200945                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs         47123731                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           2918                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    54.979734                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    68.863948                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks     51427336                       # number of writebacks
system.cpu2.dcache.writebacks::total         51427336                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data     22589783                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total     22589783                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data     22589783                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total     22589783                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data     51410791                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total     51410791                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data     51410791                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total     51410791                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 5645122545562                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 5645122545562                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 5645122545562                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 5645122545562                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.422026                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.422026                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.422026                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.422026                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 109804.234398                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 109804.234398                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 109804.234398                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 109804.234398                       # average overall mshr miss latency
system.cpu2.dcache.replacements              51427334                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     43520077                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       43520077                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data     72293771                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     72293771                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 7138894462000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 7138894462000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data    115813848                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    115813848                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.624224                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.624224                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 98748.403400                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 98748.403400                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data     21287687                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total     21287687                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data     51006084                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total     51006084                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 5613900420000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 5613900420000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.440414                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.440414                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 110063.348913                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 110063.348913                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      4298296                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       4298296                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1706803                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1706803                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  97672451787                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  97672451787                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      6005099                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6005099                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.284226                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.284226                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 57225.380895                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 57225.380895                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      1302096                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1302096                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       404707                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       404707                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  31222125562                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  31222125562                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.067394                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.067394                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 77147.480923                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 77147.480923                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data         5317                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         5317                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         1114                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1114                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     21870500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     21870500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data         6431                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         6431                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.173223                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.173223                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 19632.405745                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 19632.405745                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          246                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          246                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          868                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          868                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     14982500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     14982500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.134971                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.134971                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 17260.944700                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17260.944700                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data         2597                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         2597                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         2381                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         2381                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     19231500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     19231500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data         4978                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         4978                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.478305                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.478305                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  8077.068459                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8077.068459                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         2344                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         2344                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     17059500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     17059500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.470872                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.470872                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  7277.943686                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7277.943686                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      1654500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      1654500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      1482500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1482500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1845                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1845                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data        46631                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total        46631                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data   1990064499                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total   1990064499                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data        48476                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total        48476                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.961940                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.961940                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 42676.856576                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 42676.856576                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            2                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data        46629                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total        46629                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data   1943424999                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total   1943424999                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.961899                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.961899                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 41678.461880                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 41678.461880                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1504518782500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.959525                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           99291992                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         51450463                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             1.929856                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.959525                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.998735                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.998735                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           23                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.718750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        295208100                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       295208100                       # Number of data accesses
system.cpu3.numPwrStateTransitions               2592                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples         1297                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    9268594.448728                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   11693346.566312                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10         1297    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        25000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value     69765000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total           1297                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   1492497415500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED  12021367000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1504518782500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      9587575                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         9587575                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      9587575                       # number of overall hits
system.cpu3.icache.overall_hits::total        9587575                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        25069                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         25069                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        25069                       # number of overall misses
system.cpu3.icache.overall_misses::total        25069                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1553029500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1553029500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1553029500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1553029500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      9612644                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      9612644                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      9612644                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      9612644                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.002608                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002608                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.002608                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002608                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 61950.197455                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 61950.197455                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 61950.197455                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 61950.197455                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          224                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    37.333333                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        23941                       # number of writebacks
system.cpu3.icache.writebacks::total            23941                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1128                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1128                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1128                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1128                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        23941                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        23941                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        23941                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        23941                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1469719000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1469719000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1469719000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1469719000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.002491                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.002491                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.002491                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.002491                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 61389.206800                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 61389.206800                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 61389.206800                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 61389.206800                       # average overall mshr miss latency
system.cpu3.icache.replacements                 23941                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      9587575                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        9587575                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        25069                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        25069                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1553029500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1553029500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      9612644                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      9612644                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.002608                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002608                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 61950.197455                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 61950.197455                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1128                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1128                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        23941                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        23941                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1469719000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1469719000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.002491                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.002491                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 61389.206800                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 61389.206800                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1504518782500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            9719306                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            23973                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           405.427189                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         19249229                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        19249229                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1504518782500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     47571509                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        47571509                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     47571509                       # number of overall hits
system.cpu3.dcache.overall_hits::total       47571509                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data     74191807                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      74191807                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data     74191807                       # number of overall misses
system.cpu3.dcache.overall_misses::total     74191807                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 7237887018045                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 7237887018045                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 7237887018045                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 7237887018045                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data    121763316                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    121763316                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data    121763316                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    121763316                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.609312                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.609312                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.609312                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.609312                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 97556.419108                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 97556.419108                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 97556.419108                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 97556.419108                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs   2589778530                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       208761                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs         47140903                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           3029                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    54.936973                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    68.920766                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks     51435836                       # number of writebacks
system.cpu3.dcache.writebacks::total         51435836                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data     22772891                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total     22772891                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data     22772891                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total     22772891                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data     51418916                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total     51418916                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data     51418916                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total     51418916                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 5644548446881                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 5644548446881                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 5644548446881                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 5644548446881                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.422286                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.422286                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.422286                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.422286                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 109775.718471                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 109775.718471                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 109775.718471                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 109775.718471                       # average overall mshr miss latency
system.cpu3.dcache.replacements              51435834                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     43442173                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       43442173                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data     72331266                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     72331266                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 7129346373000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 7129346373000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data    115773439                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    115773439                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.624766                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.624766                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 98565.209311                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 98565.209311                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data     21316954                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total     21316954                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data     51014312                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total     51014312                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 5612600370500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 5612600370500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.440639                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.440639                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 110020.112993                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 110020.112993                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      4129336                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       4129336                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1860541                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1860541                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 108540645045                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 108540645045                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      5989877                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      5989877                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.310614                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.310614                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 58338.217242                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 58338.217242                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      1455937                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1455937                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       404604                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       404604                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  31948076381                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  31948076381                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.067548                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.067548                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 78961.345862                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 78961.345862                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data         4868                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         4868                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         1254                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1254                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     43081000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     43081000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data         6122                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         6122                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.204835                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.204835                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 34354.864434                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 34354.864434                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data           96                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           96                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data         1158                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         1158                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     36139000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     36139000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.189154                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.189154                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 31208.117444                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 31208.117444                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data         2230                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         2230                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         2189                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         2189                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     16709000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     16709000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data         4419                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         4419                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.495361                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.495361                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7633.165829                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7633.165829                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         2110                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         2110                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     14845000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     14845000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.477484                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.477484                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7035.545024                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7035.545024                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      2671000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      2671000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      2425000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      2425000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1974                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1974                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data        46699                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total        46699                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data   1985768500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total   1985768500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data        48673                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total        48673                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.959444                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.959444                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 42522.719973                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 42522.719973                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data        46699                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total        46699                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data   1939069500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total   1939069500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.959444                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.959444                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 41522.719973                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 41522.719973                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1504518782500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.958437                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           99052509                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs         51458604                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             1.924897                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.958437                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.998701                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.998701                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        295103634                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       295103634                       # Number of data accesses
system.cpu0.numPwrStateTransitions               1254                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          627                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    9658471.291866                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   12607158.078372                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          627    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        15500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     36216500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            627                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1498462921000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6055861500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1504518782500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      9669578                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         9669578                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      9669578                       # number of overall hits
system.cpu0.icache.overall_hits::total        9669578                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       116376                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        116376                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       116376                       # number of overall misses
system.cpu0.icache.overall_misses::total       116376                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   8824380996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   8824380996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   8824380996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   8824380996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      9785954                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      9785954                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      9785954                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      9785954                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.011892                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.011892                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.011892                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.011892                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 75826.467622                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 75826.467622                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 75826.467622                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 75826.467622                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2633                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               40                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    65.825000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       109095                       # number of writebacks
system.cpu0.icache.writebacks::total           109095                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         7280                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         7280                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         7280                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         7280                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       109096                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       109096                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       109096                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       109096                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   8252783996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   8252783996                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   8252783996                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   8252783996                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.011148                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.011148                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.011148                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.011148                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 75646.989770                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 75646.989770                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 75646.989770                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 75646.989770                       # average overall mshr miss latency
system.cpu0.icache.replacements                109095                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      9669578                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        9669578                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       116376                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       116376                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   8824380996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   8824380996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      9785954                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      9785954                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.011892                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.011892                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 75826.467622                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 75826.467622                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         7280                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         7280                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       109096                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       109096                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   8252783996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   8252783996                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.011148                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.011148                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 75646.989770                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 75646.989770                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1504518782500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           32.000000                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            9778939                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           109128                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            89.609807                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    32.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         19681004                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        19681004                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1504518782500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     48297693                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        48297693                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     48297693                       # number of overall hits
system.cpu0.dcache.overall_hits::total       48297693                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     73971448                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      73971448                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     73971448                       # number of overall misses
system.cpu0.dcache.overall_misses::total     73971448                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 7240978708106                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 7240978708106                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 7240978708106                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 7240978708106                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    122269141                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    122269141                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    122269141                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    122269141                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.604989                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.604989                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.604989                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.604989                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 97888.832839                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 97888.832839                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 97888.832839                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 97888.832839                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   2596524520                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       207003                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         47235390                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2982                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    54.969897                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    69.417505                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     51513707                       # number of writebacks
system.cpu0.dcache.writebacks::total         51513707                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     22474238                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     22474238                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     22474238                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     22474238                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     51497210                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     51497210                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     51497210                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     51497210                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 5652444717668                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 5652444717668                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 5652444717668                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 5652444717668                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.421179                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.421179                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.421179                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.421179                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 109762.154448                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 109762.154448                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 109762.154448                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 109762.154448                       # average overall mshr miss latency
system.cpu0.dcache.replacements              51513705                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     44282653                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       44282653                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     71784364                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     71784364                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 7095886940500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 7095886940500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    116067017                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    116067017                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.618473                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.618473                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 98850.035650                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 98850.035650                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     20712955                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     20712955                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     51071409                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     51071409                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 5616428162000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 5616428162000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.440017                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.440017                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 109972.062098                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 109972.062098                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      4015040                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4015040                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2187084                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2187084                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 145091767606                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 145091767606                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      6202124                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6202124                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.352635                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.352635                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 66340.281217                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 66340.281217                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1761283                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1761283                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       425801                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       425801                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  36016555668                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  36016555668                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.068654                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.068654                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 84585.418231                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 84585.418231                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         5914                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         5914                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          918                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          918                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     43804000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     43804000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         6832                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         6832                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.134368                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.134368                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 47716.775599                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 47716.775599                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          754                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          754                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          164                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          164                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       992500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       992500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.024005                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.024005                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  6051.829268                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6051.829268                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         4090                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         4090                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1852                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1852                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     10614000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     10614000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5942                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5942                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.311680                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.311680                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5731.101512                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5731.101512                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1837                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1837                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      8827000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      8827000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.309155                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.309155                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4805.117039                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4805.117039                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       307000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       307000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       257000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       257000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         3778                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           3778                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        45618                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        45618                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   2012010000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   2012010000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data        49396                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total        49396                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.923516                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.923516                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 44105.616204                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 44105.616204                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        45618                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        45618                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   1966392000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   1966392000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.923516                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.923516                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 43105.616204                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 43105.616204                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1504518782500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.983064                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           99859439                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         51535563                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             1.937680                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.983064                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999471                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999471                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        296198155                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       296198155                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1504518782500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               13770                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             2355309                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                8743                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             2350786                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                9363                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data             2350666                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                8958                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data             2348446                       # number of demand (read+write) hits
system.l2.demand_hits::total                  9446041                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              13770                       # number of overall hits
system.l2.overall_hits::.cpu0.data            2355309                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               8743                       # number of overall hits
system.l2.overall_hits::.cpu1.data            2350786                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               9363                       # number of overall hits
system.l2.overall_hits::.cpu2.data            2350666                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               8958                       # number of overall hits
system.l2.overall_hits::.cpu3.data            2348446                       # number of overall hits
system.l2.overall_hits::total                 9446041                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             95325                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          49156317                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             15620                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          49096533                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             15452                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data          49076352                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             14983                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data          49086472                       # number of demand (read+write) misses
system.l2.demand_misses::total              196557054                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            95325                       # number of overall misses
system.l2.overall_misses::.cpu0.data         49156317                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            15620                       # number of overall misses
system.l2.overall_misses::.cpu1.data         49096533                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            15452                       # number of overall misses
system.l2.overall_misses::.cpu2.data         49076352                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            14983                       # number of overall misses
system.l2.overall_misses::.cpu3.data         49086472                       # number of overall misses
system.l2.overall_misses::total             196557054                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7922950500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 5522908726439                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1480809000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 5516104417465                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1373305500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 5515842054456                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1325029000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 5515303611966                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     22082260904326                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7922950500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 5522908726439                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1480809000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 5516104417465                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1373305500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 5515842054456                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1325029000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 5515303611966                       # number of overall miss cycles
system.l2.overall_miss_latency::total    22082260904326                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          109095                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        51511626                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           24363                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        51447319                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           24815                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data        51427018                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           23941                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data        51434918                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            206003095                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         109095                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       51511626                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          24363                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       51447319                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          24815                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data       51427018                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          23941                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data       51434918                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           206003095                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.873780                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.954276                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.641136                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.954307                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.622688                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.954291                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.625830                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.954341                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.954146                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.873780                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.954276                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.641136                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.954307                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.622688                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.954291                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.625830                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.954341                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.954146                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83115.137687                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 112353.997685                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 94802.112676                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 112352.218790                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 88875.582449                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 112393.073847                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 88435.493559                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 112358.932864                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 112345.298502                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83115.137687                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 112353.997685                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 94802.112676                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 112352.218790                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 88875.582449                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 112393.073847                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 88435.493559                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 112358.932864                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 112345.298502                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             3129236                       # number of writebacks
system.l2.writebacks::total                   3129236                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            475                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         317006                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           3034                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         318927                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           2691                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data         319299                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           2692                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data         318184                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             1282308                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           475                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        317006                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          3034                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        318927                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          2691                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data        319299                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          2692                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data        318184                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            1282308                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        94850                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     48839311                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        12586                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     48777606                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst        12761                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data     48757053                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst        12291                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data     48768288                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         195274746                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        94850                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     48839311                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        12586                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     48777606                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst        12761                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data     48757053                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst        12291                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data     48768288                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        195274746                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6950397505                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 5015099256533                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1143727503                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 5008787952042                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst   1042962502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 5008682244035                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst   1016194005                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 5008102180546                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 20050824914671                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6950397505                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 5015099256533                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1143727503                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 5008787952042                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst   1042962502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 5008682244035                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst   1016194005                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 5008102180546                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 20050824914671                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.869426                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.948122                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.516603                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.948108                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.514245                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.948082                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.513387                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.948155                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.947921                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.869426                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.948122                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.516603                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.948108                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.514245                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.948082                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.513387                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.948155                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.947921                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73277.780759                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 102685.708579                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 90872.994041                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 102686.219411                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 81730.467988                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 102727.337603                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 82677.894801                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 102691.777504                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 102680.071670                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73277.780759                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 102685.708579                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 90872.994041                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 102686.219411                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 81730.467988                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 102727.337603                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 82677.894801                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 102691.777504                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 102680.071670                       # average overall mshr miss latency
system.l2.replacements                      377956755                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4126792                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4126792                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4126792                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4126792                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    189789337                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        189789337                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    189789337                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    189789337                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data             580                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             984                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             801                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             983                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 3348                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          2022                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          1892                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data          1960                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data          1986                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               7860                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     17196500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     16872500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data     16698000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data     18278000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     69045000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         2602                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         2876                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data         2761                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data         2969                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            11208                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.777095                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.657858                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.709888                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.668912                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.701285                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  8504.698318                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  8917.811839                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  8519.387755                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  9203.423968                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  8784.351145                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           23                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           28                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data           25                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data           32                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             108                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         1999                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         1864                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data         1935                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data         1954                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          7752                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     41032999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     38407499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     39836999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data     40297498                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    159574995                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.768255                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.648122                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.700833                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.658134                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.691649                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20526.762881                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20604.881438                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20587.596382                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20623.079836                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20585.009675                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           213                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           121                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           190                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                526                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          110                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          215                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          312                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          238                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              875                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      1003000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       614500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data       916500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data       987500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      3521500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          112                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          428                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          433                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          428                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1401                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.982143                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.502336                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.720554                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.556075                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.624554                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  9118.181818                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2858.139535                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  2937.500000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  4149.159664                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  4024.571429                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            5                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            6                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            17                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          105                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          212                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          306                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          235                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          858                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      2255500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      4463000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      6398499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      5139000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     18255999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.937500                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.495327                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.706697                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.549065                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.612420                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 21480.952381                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 21051.886792                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20910.127451                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 21868.085106                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 21277.388112                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           139668                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           139112                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data           139448                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data           139410                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                557638                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         313681                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         292972                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         293644                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         293312                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1193609                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  34813597500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  32124448500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  30062751000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  30776972000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  127777769000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       453349                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       432084                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       433092                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       432722                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1751247                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.691919                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.678044                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.678018                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.677830                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.681577                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 110984.080961                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 109650.234493                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 102378.223291                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 104929.126664                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 107051.613217                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data            2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data            3                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data            6                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               12                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       313679                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       292969                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       293643                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       293306                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1193597                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  31676766001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  29194652000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  27126311000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  27843779001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 115841508002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.691915                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.678037                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.678015                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.677816                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.681570                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 100984.656292                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 99650.993791                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 92378.537884                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 94930.819693                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 97052.445676                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         13770                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          8743                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          9363                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          8958                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              40834                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        95325                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        15620                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        15452                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        14983                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           141380                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7922950500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1480809000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1373305500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1325029000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  12102094000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       109095                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        24363                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        24815                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        23941                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         182214                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.873780                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.641136                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.622688                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.625830                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.775901                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83115.137687                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 94802.112676                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 88875.582449                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 88435.493559                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85599.759513                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          475                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         3034                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         2691                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         2692                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          8892                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        94850                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        12586                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst        12761                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst        12291                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       132488                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6950397505                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1143727503                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst   1042962502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst   1016194005                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  10153281515                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.869426                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.516603                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.514245                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.513387                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.727101                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73277.780759                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 90872.994041                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 81730.467988                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 82677.894801                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76635.480308                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      2215641                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      2211674                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data      2211218                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data      2209036                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           8847569                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     48842636                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     48803561                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data     48782708                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data     48793160                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total       195222065                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 5488095128939                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 5483979968965                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 5485779303456                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 5484526639966                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 21942381041326                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     51058277                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     51015235                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data     50993926                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data     51002196                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     204069634                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.956606                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.956647                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.956638                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.956687                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.956644                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 112362.795672                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 112368.439036                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 112453.357519                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 112403.595913                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 112397.033815                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       317004                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       318924                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data       319298                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data       318178                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      1273404                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     48525632                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     48484637                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data     48463410                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data     48474982                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total    193948661                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 4983422490532                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 4979593300042                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 4981555933035                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 4980258401545                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 19924830125154                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.950397                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.950395                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.950376                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.950449                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.950404                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 102696.704507                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 102704.559798                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 102790.041663                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 102738.736479                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 102732.496437                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1504518782500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                   398643117                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 377956819                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.054732                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.672838                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.118582                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.080037                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.007866                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        8.033072                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.010031                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        8.038810                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.008324                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        8.030440                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.494888                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001853                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.126251                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000123                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.125517                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000157                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.125606                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000130                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.125476                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                3577411587                       # Number of tag accesses
system.l2.tags.data_accesses               3577411587                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1504518782500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       6070400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    3125706368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        805504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data    3121758976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        816704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data    3120442560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        786624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data    3121161664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        12497548800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      6070400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       805504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       816704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       786624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       8479232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    200271104                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       200271104                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          94850                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       48839162                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          12586                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       48777484                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst          12761                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data       48756915                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst          12291                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data       48768151                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           195274200                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3129236                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3129236                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4034778                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       2077545594                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           535390                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       2074921903                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           542834                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data       2074046929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           522841                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data       2074524891                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            8306675161                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4034778                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       535390                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       542834                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       522841                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5635843                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      133113063                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            133113063                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      133113063                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4034778                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      2077545594                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          535390                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      2074921903                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          542834                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data      2074046929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          522841                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data      2074524891                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           8439788224                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1631353.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     94851.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  48457227.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     12586.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  48395241.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples     12761.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples  48367612.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples     12291.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples  48385487.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000921684750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       101930                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       101930                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           255320674                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1541375                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   195274201                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3129236                       # Number of write requests accepted
system.mem_ctrls.readBursts                 195274201                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3129236                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1536145                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               1497883                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0          15162944                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1          15477327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2          14307203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3          12486866                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4          11614427                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           8996731                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           8958916                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           8305376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          10695830                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           7706931                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          6568400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          6528737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12         15886710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13         18044893                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14         17069442                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15         15927323                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             89292                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             88923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             89471                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            128787                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            112193                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             92004                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            124569                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            123916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            127403                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             93681                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           100234                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            80086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           111678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            91038                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            89283                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            88794                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       8.98                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.76                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 8306903211406                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               968690280000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            11939491761406                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     42876.98                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                61626.98                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                143447572                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1457295                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.04                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.33                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             195274201                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3129236                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  261450                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  538359                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1576099                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 4416054                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                10128950                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                26385506                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                41205360                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                32987196                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                27370132                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                20053868                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10               13829107                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                9167125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                3505367                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                1628143                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 506505                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 178804                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    175                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  49119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  61099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  71937                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  81794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  89679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  94927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  99934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 103740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 107233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 111963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 112615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 109919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 108928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 108889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 108619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 108831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  29012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  18067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  12107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   8253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   6071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   4674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    663                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     50464536                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    247.770855                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   152.842716                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   279.582861                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     21021376     41.66%     41.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     13762846     27.27%     68.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      5136457     10.18%     79.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      2693517      5.34%     84.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      1708637      3.39%     87.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767      1171926      2.32%     90.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       855177      1.69%     91.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       649187      1.29%     93.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      3465413      6.87%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     50464536                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       101930                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1900.697233                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    425.374878                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2294.262874                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         51267     50.30%     50.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023         3912      3.84%     54.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535         3787      3.72%     57.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047         3620      3.55%     61.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559         4724      4.63%     66.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071         4711      4.62%     70.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583         3831      3.76%     74.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095         4142      4.06%     78.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607         4662      4.57%     83.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119         4472      4.39%     87.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631         3714      3.64%     91.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143         2968      2.91%     94.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655         2225      2.18%     96.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-7167         1538      1.51%     97.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7679          991      0.97%     98.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-8191          652      0.64%     99.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703          392      0.38%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215          209      0.21%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-9727           86      0.08%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9728-10239           26      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-10751            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        101930                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       101930                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.004631                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.004330                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.102926                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           101704     99.78%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               34      0.03%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              143      0.14%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               44      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        101930                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            12399235584                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                98313280                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               104406528                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys             12497548864                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            200271104                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      8241.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        69.40                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   8306.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    133.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        64.93                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    64.39                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.54                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1504518775500                       # Total gap between requests
system.mem_ctrls.avgGap                       7583.13                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      6070464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   3101262528                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       805504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data   3097295424                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       816704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data   3095527168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       786624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data   3096671168                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    104406528                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4034821.014273379464                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 2061298645.169955015182                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 535389.793314195471                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 2058661852.564808368683                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 542834.034044370637                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 2057486555.838328361511                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 522840.930369043141                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 2058246931.855767726898                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 69395297.163729488850                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        94851                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     48839162                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        12586                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     48777484                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst        12761                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data     48756915                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst        12291                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data     48768151                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3129236                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3022053000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 2986311584733                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    615912750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 2982662114477                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    507940500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 2983486676978                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    500578500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 2982384900468                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 37402938072984                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31861.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     61145.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     48936.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     61148.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     39804.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     61191.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     40727.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     61154.36                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  11952738.01                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    74.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         186532792740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          99144526800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        702777819240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4083068340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     118765043280.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     682913399310                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2650244640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1796866894350                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1194.313368                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1540604000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  50239020000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1452739158500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         173784022860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          92368387320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        680511893460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4432589100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     118765043280.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     682954117260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2615955840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1755432009120                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1166.773077                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1435642250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  50239020000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1452844120250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               2564                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         1283                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    10060771.239283                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   11302889.910275                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         1283    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        24500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     69373000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           1283                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   1491610813000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  12907969500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1504518782500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      9632252                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         9632252                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      9632252                       # number of overall hits
system.cpu1.icache.overall_hits::total        9632252                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        25462                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         25462                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        25462                       # number of overall misses
system.cpu1.icache.overall_misses::total        25462                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1708444500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1708444500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1708444500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1708444500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      9657714                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      9657714                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      9657714                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      9657714                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002636                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002636                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002636                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002636                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 67097.812426                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 67097.812426                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 67097.812426                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 67097.812426                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          247                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    16.466667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        24363                       # number of writebacks
system.cpu1.icache.writebacks::total            24363                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1099                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1099                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1099                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1099                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        24363                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        24363                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        24363                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        24363                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1624610000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1624610000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1624610000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1624610000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002523                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002523                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002523                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002523                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 66683.495464                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 66683.495464                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 66683.495464                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 66683.495464                       # average overall mshr miss latency
system.cpu1.icache.replacements                 24363                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      9632252                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        9632252                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        25462                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        25462                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1708444500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1708444500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      9657714                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      9657714                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002636                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002636                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 67097.812426                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 67097.812426                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1099                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1099                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        24363                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        24363                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1624610000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1624610000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002523                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002523                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 66683.495464                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 66683.495464                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1504518782500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            9813923                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            24395                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           402.292396                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         19339791                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        19339791                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1504518782500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     47866837                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        47866837                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     47866837                       # number of overall hits
system.cpu1.dcache.overall_hits::total       47866837                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     73932352                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      73932352                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     73932352                       # number of overall misses
system.cpu1.dcache.overall_misses::total     73932352                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 7204880137223                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 7204880137223                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 7204880137223                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 7204880137223                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    121799189                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    121799189                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    121799189                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    121799189                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.607002                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.607002                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.607002                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.607002                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 97452.332332                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 97452.332332                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 97452.332332                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 97452.332332                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs   2594231188                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       204527                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         47185641                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2949                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    54.979251                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    69.354697                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     51446682                       # number of writebacks
system.cpu1.dcache.writebacks::total         51446682                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     22503454                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     22503454                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     22503454                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     22503454                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     51428898                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     51428898                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     51428898                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     51428898                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 5645410755655                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 5645410755655                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 5645410755655                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 5645410755655                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.422243                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.422243                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.422243                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.422243                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 109771.178757                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 109771.178757                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 109771.178757                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 109771.178757                       # average overall mshr miss latency
system.cpu1.dcache.replacements              51446680                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     43923462                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       43923462                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     71881578                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     71881578                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 7091554425000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 7091554425000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    115805040                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    115805040                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.620712                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.620712                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 98656.076039                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 98656.076039                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     20855566                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     20855566                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     51026012                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     51026012                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 5612118435000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 5612118435000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.440620                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.440620                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 109985.441053                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 109985.441053                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3943375                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3943375                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2050774                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2050774                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 113325712223                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 113325712223                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5994149                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5994149                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.342129                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.342129                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 55259.971222                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 55259.971222                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1647888                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1647888                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       402886                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       402886                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  33292320655                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  33292320655                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.067213                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.067213                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 82634.593049                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 82634.593049                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         4618                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         4618                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1459                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1459                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     63601000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     63601000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         6077                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         6077                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.240086                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.240086                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 43592.186429                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 43592.186429                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          320                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          320                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         1139                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         1139                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     39996000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     39996000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.187428                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.187428                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 35115.013169                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 35115.013169                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         2452                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         2452                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1942                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1942                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     15140000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     15140000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         4394                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         4394                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.441966                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.441966                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7796.086509                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7796.086509                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1882                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1882                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     13508000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     13508000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.428311                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.428311                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7177.470776                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7177.470776                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      2584000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      2584000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      2334000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      2334000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1929                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1929                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        46773                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        46773                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   1991138500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   1991138500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data        48702                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total        48702                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.960392                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.960392                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 42570.254206                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 42570.254206                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        46773                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        46773                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   1944365500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   1944365500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.960392                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.960392                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 41570.254206                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 41570.254206                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1504518782500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.959141                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           99357475                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         51469752                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             1.930405                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.959141                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.998723                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998723                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        295186448                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       295186448                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1504518782500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         204301953                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            7                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      7256028                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    201878932                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       374827519                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           32866                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          7455                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          40321                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          718                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          718                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1793812                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1793812                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        182216                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    204119745                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       327286                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    154573208                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        73089                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    154376384                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        74445                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side    154318582                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        71823                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side    154343422                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             618158239                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     13964096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   6593620992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3118464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   6585215104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      3176320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side   6582677312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      3064448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side   6583727616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            26368564352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       378077863                       # Total snoops (count)
system.tol2bus.snoopTraffic                 206248448                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        584093779                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.368053                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.530543                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              381157621     65.26%     65.26% # Request fanout histogram
system.tol2bus.snoop_fanout::1              192850735     33.02%     98.27% # Request fanout histogram
system.tol2bus.snoop_fanout::2                8408843      1.44%     99.71% # Request fanout histogram
system.tol2bus.snoop_fanout::3                1397153      0.24%     99.95% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 279427      0.05%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          584093779                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       412077444370                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             27.4                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       77370813695                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             5.1                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          38605382                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy       77382820085                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             5.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          37283051                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       77497243900                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         163983175                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       77398933764                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             5.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          38096595                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
