[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/ParamNoImport/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/ParamNoImport/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<110> s<109> l<1:1> el<1:0>
n<module> u<2> t<Module_keyword> p<19> s<3> l<1:1> el<1:7>
n<test> u<3> t<StringConst> p<19> s<16> l<1:8> el<1:12>
n<> u<4> t<Data_type_or_implicit> p<14> s<13> l<1:26> el<1:26>
n<PWR_AST_RSP> u<5> t<StringConst> p<12> s<11> l<1:26> el<1:37>
n<> u<6> t<Number_Tick0> p<7> l<1:40> el<1:42>
n<> u<7> t<Primary_literal> p<8> c<6> l<1:40> el<1:42>
n<> u<8> t<Constant_primary> p<9> c<7> l<1:40> el<1:42>
n<> u<9> t<Constant_expression> p<10> c<8> l<1:40> el<1:42>
n<> u<10> t<Constant_mintypmax_expression> p<11> c<9> l<1:40> el<1:42>
n<> u<11> t<Constant_param_expression> p<12> c<10> l<1:40> el<1:42>
n<> u<12> t<Param_assignment> p<13> c<5> l<1:26> el<1:42>
n<> u<13> t<List_of_param_assignments> p<14> c<12> l<1:26> el<1:42>
n<> u<14> t<Parameter_declaration> p<15> c<4> l<1:16> el<1:42>
n<> u<15> t<Parameter_port_declaration> p<16> c<14> l<1:16> el<1:42>
n<> u<16> t<Parameter_port_list> p<19> c<15> s<18> l<1:13> el<1:43>
n<> u<17> t<Port> p<18> l<1:44> el<1:44>
n<> u<18> t<List_of_ports> p<19> c<17> l<1:43> el<1:45>
n<> u<19> t<Module_nonansi_header> p<21> c<2> s<20> l<1:1> el<1:46>
n<> u<20> t<ENDMODULE> p<21> l<3:1> el<3:10>
n<> u<21> t<Module_declaration> p<22> c<19> l<1:1> el<3:10>
n<> u<22> t<Description> p<109> c<21> s<75> l<1:1> el<3:10>
n<> u<23> t<PACKAGE> p<74> s<24> l<5:1> el<5:8>
n<pkg> u<24> t<StringConst> p<74> s<50> l<5:9> el<5:12>
n<> u<25> t<Struct_keyword> p<26> l<6:9> el<6:15>
n<> u<26> t<Struct_union> p<45> c<25> s<27> l<6:9> el<6:15>
n<> u<27> t<Packed_keyword> p<45> s<44> l<6:16> el<6:22>
n<> u<28> t<IntVec_TypeLogic> p<39> s<38> l<7:3> el<7:8>
n<1> u<29> t<IntConst> p<30> l<7:10> el<7:11>
n<> u<30> t<Primary_literal> p<31> c<29> l<7:10> el<7:11>
n<> u<31> t<Constant_primary> p<32> c<30> l<7:10> el<7:11>
n<> u<32> t<Constant_expression> p<37> c<31> s<36> l<7:10> el<7:11>
n<0> u<33> t<IntConst> p<34> l<7:12> el<7:13>
n<> u<34> t<Primary_literal> p<35> c<33> l<7:12> el<7:13>
n<> u<35> t<Constant_primary> p<36> c<34> l<7:12> el<7:13>
n<> u<36> t<Constant_expression> p<37> c<35> l<7:12> el<7:13>
n<> u<37> t<Constant_range> p<38> c<32> l<7:10> el<7:13>
n<> u<38> t<Packed_dimension> p<39> c<37> l<7:9> el<7:14>
n<> u<39> t<Data_type> p<40> c<28> l<7:3> el<7:14>
n<> u<40> t<Data_type_or_void> p<44> c<39> s<43> l<7:3> el<7:14>
n<slow_clk_val> u<41> t<StringConst> p<42> l<7:15> el<7:27>
n<> u<42> t<Variable_decl_assignment> p<43> c<41> l<7:15> el<7:27>
n<> u<43> t<List_of_variable_decl_assignments> p<44> c<42> l<7:15> el<7:27>
n<> u<44> t<Struct_union_member> p<45> c<40> l<7:3> el<7:28>
n<> u<45> t<Data_type> p<47> c<26> s<46> l<6:9> el<8:2>
n<pwr_ast_rsp_t> u<46> t<StringConst> p<47> l<8:3> el<8:16>
n<> u<47> t<Type_declaration> p<48> c<45> l<6:1> el<8:17>
n<> u<48> t<Data_declaration> p<49> c<47> l<6:1> el<8:17>
n<> u<49> t<Package_or_generate_item_declaration> p<50> c<48> l<6:1> el<8:17>
n<> u<50> t<Package_item> p<74> c<49> s<72> l<6:1> el<8:17>
n<pwr_ast_rsp_t> u<51> t<StringConst> p<52> l<9:11> el<9:24>
n<> u<52> t<Data_type> p<53> c<51> l<9:11> el<9:24>
n<> u<53> t<Data_type_or_implicit> p<70> c<52> s<69> l<9:11> el<9:24>
n<PWR_AST_RSP_DEFAULT> u<54> t<StringConst> p<68> s<67> l<9:25> el<9:44>
n<slow_clk_val> u<55> t<StringConst> p<56> l<10:3> el<10:15>
n<> u<56> t<Structure_pattern_key> p<61> c<55> s<60> l<10:3> el<10:15>
n<2'b10> u<57> t<IntConst> p<58> l<10:17> el<10:22>
n<> u<58> t<Primary_literal> p<59> c<57> l<10:17> el<10:22>
n<> u<59> t<Primary> p<60> c<58> l<10:17> el<10:22>
n<> u<60> t<Expression> p<61> c<59> l<10:17> el<10:22>
n<> u<61> t<Assignment_pattern> p<62> c<56> l<9:47> el<11:2>
n<> u<62> t<Assignment_pattern_expression> p<63> c<61> l<9:47> el<11:2>
n<> u<63> t<Constant_assignment_pattern_expression> p<64> c<62> l<9:47> el<11:2>
n<> u<64> t<Constant_primary> p<65> c<63> l<9:47> el<11:2>
n<> u<65> t<Constant_expression> p<66> c<64> l<9:47> el<11:2>
n<> u<66> t<Constant_mintypmax_expression> p<67> c<65> l<9:47> el<11:2>
n<> u<67> t<Constant_param_expression> p<68> c<66> l<9:47> el<11:2>
n<> u<68> t<Param_assignment> p<69> c<54> l<9:25> el<11:2>
n<> u<69> t<List_of_param_assignments> p<70> c<68> l<9:25> el<11:2>
n<> u<70> t<Parameter_declaration> p<71> c<53> l<9:1> el<11:2>
n<> u<71> t<Package_or_generate_item_declaration> p<72> c<70> l<9:1> el<11:3>
n<> u<72> t<Package_item> p<74> c<71> s<73> l<9:1> el<11:3>
n<> u<73> t<ENDPACKAGE> p<74> l<12:1> el<12:11>
n<> u<74> t<Package_declaration> p<75> c<23> l<5:1> el<12:11>
n<> u<75> t<Description> p<109> c<74> s<108> l<5:1> el<12:11>
n<module> u<76> t<Module_keyword> p<80> s<77> l<14:1> el<14:7>
n<dut> u<77> t<StringConst> p<80> s<79> l<14:8> el<14:11>
n<> u<78> t<Port> p<79> l<14:12> el<14:12>
n<> u<79> t<List_of_ports> p<80> c<78> l<14:11> el<14:13>
n<> u<80> t<Module_nonansi_header> p<107> c<76> s<105> l<14:1> el<14:14>
n<test> u<81> t<StringConst> p<102> s<96> l<16:1> el<16:5>
n<PWR_AST_RSP> u<82> t<StringConst> p<94> s<93> l<16:9> el<16:20>
n<pkg> u<83> t<StringConst> p<84> l<16:21> el<16:24>
n<> u<84> t<Class_type> p<85> c<83> l<16:21> el<16:24>
n<> u<85> t<Class_scope> p<89> c<84> s<86> l<16:21> el<16:26>
n<PWR_AST_RSP_DEFAULT> u<86> t<StringConst> p<89> s<88> l<16:26> el<16:45>
n<> u<87> t<Bit_select> p<88> l<16:45> el<16:45>
n<> u<88> t<Select> p<89> c<87> l<16:45> el<16:45>
n<> u<89> t<Complex_func_call> p<90> c<85> l<16:21> el<16:45>
n<> u<90> t<Primary> p<91> c<89> l<16:21> el<16:45>
n<> u<91> t<Expression> p<92> c<90> l<16:21> el<16:45>
n<> u<92> t<Mintypmax_expression> p<93> c<91> l<16:21> el<16:45>
n<> u<93> t<Param_expression> p<94> c<92> l<16:21> el<16:45>
n<> u<94> t<Named_parameter_assignment> p<95> c<82> l<16:8> el<16:46>
n<> u<95> t<List_of_parameter_assignments> p<96> c<94> l<16:8> el<16:46>
n<> u<96> t<Parameter_value_assignment> p<102> c<95> s<101> l<16:6> el<16:47>
n<t> u<97> t<StringConst> p<98> l<16:48> el<16:49>
n<> u<98> t<Name_of_instance> p<101> c<97> s<100> l<16:48> el<16:49>
n<> u<99> t<Ordered_port_connection> p<100> l<16:50> el<16:50>
n<> u<100> t<List_of_port_connections> p<101> c<99> l<16:50> el<16:50>
n<> u<101> t<Hierarchical_instance> p<102> c<98> l<16:48> el<16:51>
n<> u<102> t<Module_instantiation> p<103> c<81> l<16:1> el<16:52>
n<> u<103> t<Module_or_generate_item> p<104> c<102> l<16:1> el<16:52>
n<> u<104> t<Non_port_module_item> p<105> c<103> l<16:1> el<16:52>
n<> u<105> t<Module_item> p<107> c<104> s<106> l<16:1> el<16:52>
n<> u<106> t<ENDMODULE> p<107> l<18:1> el<18:10>
n<> u<107> t<Module_declaration> p<108> c<80> l<14:1> el<18:10>
n<> u<108> t<Description> p<109> c<107> l<14:1> el<18:10>
n<> u<109> t<Source_text> p<110> c<22> l<1:1> el<18:10>
n<> u<110> t<Top_level_rule> c<1> l<1:1> el<19:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ParamNoImport/dut.sv:1:1: No timescale set for "test".

[WRN:PA0205] ${SURELOG_DIR}/tests/ParamNoImport/dut.sv:5:1: No timescale set for "pkg".

[WRN:PA0205] ${SURELOG_DIR}/tests/ParamNoImport/dut.sv:14:1: No timescale set for "dut".

[INF:CP0300] Compilation...

[INF:CP0301] ${SURELOG_DIR}/tests/ParamNoImport/dut.sv:5:1: Compile package "pkg".

[INF:CP0303] ${SURELOG_DIR}/tests/ParamNoImport/dut.sv:14:1: Compile module "work@dut".

[INF:CP0303] ${SURELOG_DIR}/tests/ParamNoImport/dut.sv:1:1: Compile module "work@test".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/tests/ParamNoImport/dut.sv:14:1: Top level module "work@dut".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
constant                                              25
design                                                 1
int_typespec                                           1
logic_typespec                                         7
module_inst                                            7
operation                                              9
package                                                2
param_assign                                           6
parameter                                              7
range                                                  7
ref_module                                             1
ref_obj                                                1
ref_typespec                                          25
string_typespec                                        7
struct_typespec                                        7
tagged_pattern                                         7
typespec_member                                        7
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
constant                                              25
design                                                 1
int_typespec                                           1
logic_typespec                                         7
module_inst                                            7
operation                                              9
package                                                2
param_assign                                           6
parameter                                              7
range                                                  7
ref_module                                             1
ref_obj                                                1
ref_typespec                                          25
string_typespec                                        7
struct_typespec                                        7
tagged_pattern                                         7
typespec_member                                        7
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ParamNoImport/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/ParamNoImport/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/ParamNoImport/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@dut)
|vpiElaborated:1
|vpiName:work@dut
|uhdmallPackages:
\_package: pkg (pkg::), file:${SURELOG_DIR}/tests/ParamNoImport/dut.sv, line:5:1, endln:12:11
  |vpiParent:
  \_design: (work@dut)
  |vpiName:pkg
  |vpiFullName:pkg::
  |vpiParameter:
  \_parameter: (pkg::PWR_AST_RSP_DEFAULT), line:9:25, endln:9:44
    |vpiParent:
    \_package: pkg (pkg::), file:${SURELOG_DIR}/tests/ParamNoImport/dut.sv, line:5:1, endln:12:11
    |vpiTypespec:
    \_ref_typespec: (pkg::PWR_AST_RSP_DEFAULT)
      |vpiParent:
      \_parameter: (pkg::PWR_AST_RSP_DEFAULT), line:9:25, endln:9:44
      |vpiFullName:pkg::PWR_AST_RSP_DEFAULT
      |vpiActual:
      \_struct_typespec: (pkg::pwr_ast_rsp_t), line:6:9, endln:8:2
    |vpiName:PWR_AST_RSP_DEFAULT
    |vpiFullName:pkg::PWR_AST_RSP_DEFAULT
  |vpiParamAssign:
  \_param_assign: , line:9:25, endln:11:2
    |vpiParent:
    \_package: pkg (pkg::), file:${SURELOG_DIR}/tests/ParamNoImport/dut.sv, line:5:1, endln:12:11
    |vpiRhs:
    \_operation: , line:9:47, endln:11:2
      |vpiParent:
      \_param_assign: , line:9:25, endln:11:2
      |vpiOpType:75
      |vpiOperand:
      \_tagged_pattern: , line:10:17, endln:10:22
        |vpiParent:
        \_operation: , line:9:47, endln:11:2
        |vpiPattern:
        \_constant: , line:10:17, endln:10:22
          |vpiDecompile:2'b10
          |vpiSize:2
          |BIN:10
          |vpiConstType:3
        |vpiTypespec:
        \_ref_typespec: (pkg)
          |vpiParent:
          \_tagged_pattern: , line:10:17, endln:10:22
          |vpiFullName:pkg
          |vpiActual:
          \_string_typespec: (slow_clk_val), line:10:3, endln:10:15
    |vpiLhs:
    \_parameter: (pkg::PWR_AST_RSP_DEFAULT), line:9:25, endln:9:44
  |vpiTypedef:
  \_struct_typespec: (pkg::pwr_ast_rsp_t), line:6:9, endln:8:2
    |vpiParent:
    \_package: pkg (pkg::), file:${SURELOG_DIR}/tests/ParamNoImport/dut.sv, line:5:1, endln:12:11
    |vpiName:pkg::pwr_ast_rsp_t
    |vpiInstance:
    \_package: pkg (pkg::), file:${SURELOG_DIR}/tests/ParamNoImport/dut.sv, line:5:1, endln:12:11
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (slow_clk_val), line:7:15, endln:7:27
      |vpiParent:
      \_struct_typespec: (pkg::pwr_ast_rsp_t), line:6:9, endln:8:2
      |vpiName:slow_clk_val
      |vpiTypespec:
      \_ref_typespec: (pkg::pkg::pwr_ast_rsp_t::slow_clk_val)
        |vpiParent:
        \_typespec_member: (slow_clk_val), line:7:15, endln:7:27
        |vpiFullName:pkg::pkg::pwr_ast_rsp_t::slow_clk_val
        |vpiActual:
        \_logic_typespec: , line:7:3, endln:7:14
      |vpiRefFile:${SURELOG_DIR}/tests/ParamNoImport/dut.sv
      |vpiRefLineNo:7
      |vpiRefColumnNo:3
      |vpiRefEndLineNo:7
      |vpiRefEndColumnNo:14
  |vpiDefName:pkg
|uhdmtopPackages:
\_package: pkg (pkg::), file:${SURELOG_DIR}/tests/ParamNoImport/dut.sv, line:5:1, endln:12:11
  |vpiParent:
  \_design: (work@dut)
  |vpiName:pkg
  |vpiFullName:pkg::
  |vpiParameter:
  \_parameter: (pkg::PWR_AST_RSP_DEFAULT), line:9:25, endln:9:44
    |vpiParent:
    \_package: pkg (pkg::), file:${SURELOG_DIR}/tests/ParamNoImport/dut.sv, line:5:1, endln:12:11
    |vpiTypespec:
    \_ref_typespec: (pkg::PWR_AST_RSP_DEFAULT)
      |vpiParent:
      \_parameter: (pkg::PWR_AST_RSP_DEFAULT), line:9:25, endln:9:44
      |vpiFullName:pkg::PWR_AST_RSP_DEFAULT
      |vpiActual:
      \_struct_typespec: (pkg::pwr_ast_rsp_t), line:6:9, endln:8:2
    |vpiName:PWR_AST_RSP_DEFAULT
    |vpiFullName:pkg::PWR_AST_RSP_DEFAULT
  |vpiParamAssign:
  \_param_assign: , line:9:25, endln:11:2
    |vpiParent:
    \_package: pkg (pkg::), file:${SURELOG_DIR}/tests/ParamNoImport/dut.sv, line:5:1, endln:12:11
    |vpiRhs:
    \_operation: , line:9:47, endln:11:2
      |vpiParent:
      \_param_assign: , line:9:25, endln:11:2
      |vpiOpType:75
      |vpiOperand:
      \_tagged_pattern: , line:10:17, endln:10:22
        |vpiParent:
        \_operation: , line:9:47, endln:11:2
        |vpiPattern:
        \_constant: , line:10:17, endln:10:22
          |vpiDecompile:2'b10
          |vpiSize:2
          |BIN:10
          |vpiConstType:3
        |vpiTypespec:
        \_ref_typespec: (pkg)
          |vpiParent:
          \_tagged_pattern: , line:10:17, endln:10:22
          |vpiFullName:pkg
          |vpiActual:
          \_string_typespec: (slow_clk_val), line:10:3, endln:10:15
    |vpiLhs:
    \_parameter: (pkg::PWR_AST_RSP_DEFAULT), line:9:25, endln:9:44
  |vpiTypedef:
  \_struct_typespec: (pkg::pwr_ast_rsp_t), line:6:9, endln:8:2
    |vpiParent:
    \_package: pkg (pkg::), file:${SURELOG_DIR}/tests/ParamNoImport/dut.sv, line:5:1, endln:12:11
    |vpiName:pkg::pwr_ast_rsp_t
    |vpiInstance:
    \_package: pkg (pkg::), file:${SURELOG_DIR}/tests/ParamNoImport/dut.sv, line:5:1, endln:12:11
    |vpiPacked:1
    |vpiTypespecMember:
    \_typespec_member: (slow_clk_val), line:7:15, endln:7:27
      |vpiParent:
      \_struct_typespec: (pkg::pwr_ast_rsp_t), line:6:9, endln:8:2
      |vpiName:slow_clk_val
      |vpiTypespec:
      \_ref_typespec: (pkg::pkg::pwr_ast_rsp_t::slow_clk_val)
        |vpiParent:
        \_typespec_member: (slow_clk_val), line:7:15, endln:7:27
        |vpiFullName:pkg::pkg::pwr_ast_rsp_t::slow_clk_val
        |vpiActual:
        \_logic_typespec: , line:7:3, endln:7:14
      |vpiRefFile:${SURELOG_DIR}/tests/ParamNoImport/dut.sv
      |vpiRefLineNo:7
      |vpiRefColumnNo:3
      |vpiRefEndLineNo:7
      |vpiRefEndColumnNo:14
  |vpiDefName:pkg
  |vpiTop:1
|uhdmallModules:
\_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/ParamNoImport/dut.sv, line:14:1, endln:18:10
  |vpiParent:
  \_design: (work@dut)
  |vpiFullName:work@dut
  |vpiDefName:work@dut
  |vpiRefModule:
  \_ref_module: work@test (t), line:16:48, endln:16:49
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/ParamNoImport/dut.sv, line:14:1, endln:18:10
    |vpiName:t
    |vpiDefName:work@test
    |vpiActual:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/ParamNoImport/dut.sv, line:1:1, endln:3:10
|uhdmallModules:
\_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/ParamNoImport/dut.sv, line:1:1, endln:3:10
  |vpiParent:
  \_design: (work@dut)
  |vpiFullName:work@test
  |vpiParameter:
  \_parameter: (work@test.PWR_AST_RSP), line:1:26, endln:1:37
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/ParamNoImport/dut.sv, line:1:1, endln:3:10
    |BIN:0
    |vpiName:PWR_AST_RSP
    |vpiFullName:work@test.PWR_AST_RSP
  |vpiParamAssign:
  \_param_assign: , line:1:26, endln:1:42
    |vpiParent:
    \_module_inst: work@test (work@test), file:${SURELOG_DIR}/tests/ParamNoImport/dut.sv, line:1:1, endln:3:10
    |vpiRhs:
    \_constant: , line:1:40, endln:1:42
      |vpiParent:
      \_param_assign: , line:1:26, endln:1:42
      |vpiDecompile:'0
      |vpiSize:-1
      |BIN:0
      |vpiTypespec:
      \_ref_typespec: (work@test)
        |vpiParent:
        \_constant: , line:1:40, endln:1:42
        |vpiFullName:work@test
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@test.PWR_AST_RSP), line:1:26, endln:1:37
  |vpiDefName:work@test
|uhdmtopModules:
\_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/ParamNoImport/dut.sv, line:14:1, endln:18:10
  |vpiName:work@dut
  |vpiDefName:work@dut
  |vpiTop:1
  |vpiTopModule:1
  |vpiModule:
  \_module_inst: work@test (work@dut.t), file:${SURELOG_DIR}/tests/ParamNoImport/dut.sv, line:16:1, endln:16:52
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/ParamNoImport/dut.sv, line:14:1, endln:18:10
    |vpiName:t
    |vpiFullName:work@dut.t
    |vpiParameter:
    \_parameter: (work@dut.t.PWR_AST_RSP), line:1:26, endln:1:37
      |vpiParent:
      \_module_inst: work@test (work@dut.t), file:${SURELOG_DIR}/tests/ParamNoImport/dut.sv, line:16:1, endln:16:52
      |BIN:0
      |vpiName:PWR_AST_RSP
      |vpiFullName:work@dut.t.PWR_AST_RSP
    |vpiParamAssign:
    \_param_assign: , line:1:26, endln:1:42
      |vpiParent:
      \_module_inst: work@test (work@dut.t), file:${SURELOG_DIR}/tests/ParamNoImport/dut.sv, line:16:1, endln:16:52
      |vpiOverriden:1
      |vpiRhs:
      \_operation: , line:9:47, endln:11:2
        |vpiParent:
        \_param_assign: , line:1:26, endln:1:42
        |vpiTypespec:
        \_ref_typespec: (work@dut.t)
          |vpiParent:
          \_operation: , line:9:47, endln:11:2
          |vpiFullName:work@dut.t
          |vpiActual:
          \_struct_typespec: (pkg::pwr_ast_rsp_t), line:6:9, endln:8:2
        |vpiOpType:75
        |vpiOperand:
        \_constant: , line:10:17, endln:10:22
          |vpiParent:
          \_operation: , line:9:47, endln:11:2
          |vpiDecompile:2'b10
          |vpiSize:2
          |BIN:10
          |vpiConstType:3
      |vpiLhs:
      \_parameter: (work@dut.t.PWR_AST_RSP), line:1:26, endln:1:37
    |vpiDefName:work@test
    |vpiDefFile:${SURELOG_DIR}/tests/ParamNoImport/dut.sv
    |vpiDefLineNo:1
    |vpiInstance:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/ParamNoImport/dut.sv, line:14:1, endln:18:10
\_weaklyReferenced:
\_logic_typespec: , line:7:3, endln:7:14
  |vpiParent:
  \_typespec_member: (slow_clk_val), line:7:15, endln:7:27
  |vpiInstance:
  \_package: pkg (pkg::), file:${SURELOG_DIR}/tests/ParamNoImport/dut.sv, line:5:1, endln:12:11
  |vpiRange:
  \_range: , line:7:9, endln:7:14
    |vpiParent:
    \_logic_typespec: , line:7:3, endln:7:14
    |vpiLeftRange:
    \_constant: , line:7:10, endln:7:11
      |vpiParent:
      \_range: , line:7:9, endln:7:14
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:7:12, endln:7:13
      |vpiParent:
      \_range: , line:7:9, endln:7:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_string_typespec: (slow_clk_val), line:10:3, endln:10:15
  |vpiParent:
  \_tagged_pattern: , line:10:17, endln:10:22
  |vpiName:slow_clk_val
\_logic_typespec: , line:7:3, endln:7:14
  |vpiParent:
  \_typespec_member: (slow_clk_val), line:7:15, endln:7:27
  |vpiInstance:
  \_package: pkg (pkg::), file:${SURELOG_DIR}/tests/ParamNoImport/dut.sv, line:5:1, endln:12:11
  |vpiRange:
  \_range: , line:7:9, endln:7:14
    |vpiParent:
    \_logic_typespec: , line:7:3, endln:7:14
    |vpiLeftRange:
    \_constant: , line:7:10, endln:7:11
      |vpiParent:
      \_range: , line:7:9, endln:7:14
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:7:12, endln:7:13
      |vpiParent:
      \_range: , line:7:9, endln:7:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_string_typespec: (slow_clk_val), line:10:3, endln:10:15
  |vpiParent:
  \_tagged_pattern: , line:10:17, endln:10:22
  |vpiName:slow_clk_val
\_struct_typespec: (pkg::pwr_ast_rsp_t), line:6:9, endln:8:2
  |vpiParent:
  \_ref_typespec: (work@dut.t)
  |vpiName:pkg::pwr_ast_rsp_t
  |vpiInstance:
  \_package: pkg (pkg::), file:${SURELOG_DIR}/tests/ParamNoImport/dut.sv, line:5:1, endln:12:11
  |vpiPacked:1
  |vpiTypespecMember:
  \_typespec_member: (slow_clk_val), line:7:15, endln:7:27
    |vpiParent:
    \_struct_typespec: (pkg::pwr_ast_rsp_t), line:6:9, endln:8:2
    |vpiName:slow_clk_val
    |vpiTypespec:
    \_ref_typespec: (work@dut.t.pkg::pwr_ast_rsp_t.slow_clk_val)
      |vpiParent:
      \_typespec_member: (slow_clk_val), line:7:15, endln:7:27
      |vpiFullName:work@dut.t.pkg::pwr_ast_rsp_t.slow_clk_val
      |vpiActual:
      \_logic_typespec: , line:7:3, endln:7:14
    |vpiRefFile:${SURELOG_DIR}/tests/ParamNoImport/dut.sv
    |vpiRefLineNo:7
    |vpiRefColumnNo:3
    |vpiRefEndLineNo:7
    |vpiRefEndColumnNo:14
\_logic_typespec: , line:7:3, endln:7:14
  |vpiParent:
  \_ref_typespec: (work@dut.t.pkg::pwr_ast_rsp_t.slow_clk_val)
  |vpiInstance:
  \_package: pkg (pkg::), file:${SURELOG_DIR}/tests/ParamNoImport/dut.sv, line:5:1, endln:12:11
  |vpiRange:
  \_range: , line:7:9, endln:7:14
    |vpiParent:
    \_logic_typespec: , line:7:3, endln:7:14
    |vpiLeftRange:
    \_constant: , line:7:10, endln:7:11
      |vpiParent:
      \_range: , line:7:9, endln:7:14
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:7:12, endln:7:13
      |vpiParent:
      \_range: , line:7:9, endln:7:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_operation: , line:9:47, endln:11:2
  |vpiParent:
  \_param_assign: , line:1:26, endln:1:42
  |vpiTypespec:
  \_ref_typespec: (work@dut.t)
    |vpiParent:
    \_operation: , line:9:47, endln:11:2
    |vpiFullName:work@dut.t
    |vpiActual:
    \_struct_typespec: (pkg::pwr_ast_rsp_t), line:6:9, endln:8:2
  |vpiOpType:75
  |vpiOperand:
  \_constant: , line:10:17, endln:10:22
\_struct_typespec: (pkg::pwr_ast_rsp_t), line:6:9, endln:8:2
  |vpiParent:
  \_ref_typespec: (work@dut.t)
  |vpiName:pkg::pwr_ast_rsp_t
  |vpiInstance:
  \_package: pkg (pkg::), file:${SURELOG_DIR}/tests/ParamNoImport/dut.sv, line:5:1, endln:12:11
  |vpiPacked:1
  |vpiTypespecMember:
  \_typespec_member: (slow_clk_val), line:7:15, endln:7:27
    |vpiParent:
    \_struct_typespec: (pkg::pwr_ast_rsp_t), line:6:9, endln:8:2
    |vpiName:slow_clk_val
    |vpiTypespec:
    \_ref_typespec: (work@dut.t.pkg::pwr_ast_rsp_t.slow_clk_val)
      |vpiParent:
      \_typespec_member: (slow_clk_val), line:7:15, endln:7:27
      |vpiFullName:work@dut.t.pkg::pwr_ast_rsp_t.slow_clk_val
      |vpiActual:
      \_logic_typespec: , line:7:3, endln:7:14
    |vpiRefFile:${SURELOG_DIR}/tests/ParamNoImport/dut.sv
    |vpiRefLineNo:7
    |vpiRefColumnNo:3
    |vpiRefEndLineNo:7
    |vpiRefEndColumnNo:14
\_logic_typespec: , line:7:3, endln:7:14
  |vpiParent:
  \_ref_typespec: (work@dut.t.pkg::pwr_ast_rsp_t.slow_clk_val)
  |vpiInstance:
  \_package: pkg (pkg::), file:${SURELOG_DIR}/tests/ParamNoImport/dut.sv, line:5:1, endln:12:11
  |vpiRange:
  \_range: , line:7:9, endln:7:14
    |vpiParent:
    \_logic_typespec: , line:7:3, endln:7:14
    |vpiLeftRange:
    \_constant: , line:7:10, endln:7:11
      |vpiParent:
      \_range: , line:7:9, endln:7:14
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:7:12, endln:7:13
      |vpiParent:
      \_range: , line:7:9, endln:7:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/ParamNoImport/dut.sv | ${SURELOG_DIR}/build/regression/ParamNoImport/roundtrip/dut_000.sv | 2 | 18 |