<stg><name>Col_Loop_proc</name>


<trans_list>

<trans id="188" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="9" op_0_bw="32">
<![CDATA[
entry:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:1 %store_ln0 = store i9 0, i9 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
entry:2 %br_ln0 = br void %for.body16.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.body16.i.i.i:0 %j_3 = load i9 %j

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.body16.i.i.i:1 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %j_3, i32 8

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body16.i.i.i:2 %br_ln76 = br i1 %tmp, void %for.body16.split.i.i.i_ifconv, void %Col_Loop_proc.exit

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="5" op_0_bw="5" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body16.split.i.i.i_ifconv:3 %lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %j_3, i32 3, i32 7

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="5">
<![CDATA[
for.body16.split.i.i.i_ifconv:4 %zext_ln81 = zext i5 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln81"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body16.split.i.i.i_ifconv:5 %image_diff_posterize_rowA_0_addr = getelementptr i8 %image_diff_posterize_rowA_0, i64 0, i64 %zext_ln81

]]></Node>
<StgValue><ssdm name="image_diff_posterize_rowA_0_addr"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="5">
<![CDATA[
for.body16.split.i.i.i_ifconv:6 %image_diff_posterize_rowA_0_load = load i5 %image_diff_posterize_rowA_0_addr

]]></Node>
<StgValue><ssdm name="image_diff_posterize_rowA_0_load"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body16.split.i.i.i_ifconv:8 %image_diff_posterize_rowB_0_addr = getelementptr i8 %image_diff_posterize_rowB_0, i64 0, i64 %zext_ln81

]]></Node>
<StgValue><ssdm name="image_diff_posterize_rowB_0_addr"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="5">
<![CDATA[
for.body16.split.i.i.i_ifconv:9 %image_diff_posterize_rowB_0_load = load i5 %image_diff_posterize_rowB_0_addr

]]></Node>
<StgValue><ssdm name="image_diff_posterize_rowB_0_load"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body16.split.i.i.i_ifconv:23 %image_diff_posterize_rowA_1_addr = getelementptr i8 %image_diff_posterize_rowA_1, i64 0, i64 %zext_ln81

]]></Node>
<StgValue><ssdm name="image_diff_posterize_rowA_1_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="5">
<![CDATA[
for.body16.split.i.i.i_ifconv:24 %image_diff_posterize_rowA_1_load = load i5 %image_diff_posterize_rowA_1_addr

]]></Node>
<StgValue><ssdm name="image_diff_posterize_rowA_1_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body16.split.i.i.i_ifconv:26 %image_diff_posterize_rowB_1_addr = getelementptr i8 %image_diff_posterize_rowB_1, i64 0, i64 %zext_ln81

]]></Node>
<StgValue><ssdm name="image_diff_posterize_rowB_1_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="5">
<![CDATA[
for.body16.split.i.i.i_ifconv:27 %image_diff_posterize_rowB_1_load = load i5 %image_diff_posterize_rowB_1_addr

]]></Node>
<StgValue><ssdm name="image_diff_posterize_rowB_1_load"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body16.split.i.i.i_ifconv:41 %image_diff_posterize_rowA_2_addr = getelementptr i8 %image_diff_posterize_rowA_2, i64 0, i64 %zext_ln81

]]></Node>
<StgValue><ssdm name="image_diff_posterize_rowA_2_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="5">
<![CDATA[
for.body16.split.i.i.i_ifconv:42 %image_diff_posterize_rowA_2_load = load i5 %image_diff_posterize_rowA_2_addr

]]></Node>
<StgValue><ssdm name="image_diff_posterize_rowA_2_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body16.split.i.i.i_ifconv:44 %image_diff_posterize_rowB_2_addr = getelementptr i8 %image_diff_posterize_rowB_2, i64 0, i64 %zext_ln81

]]></Node>
<StgValue><ssdm name="image_diff_posterize_rowB_2_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="5">
<![CDATA[
for.body16.split.i.i.i_ifconv:45 %image_diff_posterize_rowB_2_load = load i5 %image_diff_posterize_rowB_2_addr

]]></Node>
<StgValue><ssdm name="image_diff_posterize_rowB_2_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body16.split.i.i.i_ifconv:59 %image_diff_posterize_rowA_3_addr = getelementptr i8 %image_diff_posterize_rowA_3, i64 0, i64 %zext_ln81

]]></Node>
<StgValue><ssdm name="image_diff_posterize_rowA_3_addr"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="5">
<![CDATA[
for.body16.split.i.i.i_ifconv:60 %image_diff_posterize_rowA_3_load = load i5 %image_diff_posterize_rowA_3_addr

]]></Node>
<StgValue><ssdm name="image_diff_posterize_rowA_3_load"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body16.split.i.i.i_ifconv:62 %image_diff_posterize_rowB_3_addr = getelementptr i8 %image_diff_posterize_rowB_3, i64 0, i64 %zext_ln81

]]></Node>
<StgValue><ssdm name="image_diff_posterize_rowB_3_addr"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="5">
<![CDATA[
for.body16.split.i.i.i_ifconv:63 %image_diff_posterize_rowB_3_load = load i5 %image_diff_posterize_rowB_3_addr

]]></Node>
<StgValue><ssdm name="image_diff_posterize_rowB_3_load"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body16.split.i.i.i_ifconv:77 %image_diff_posterize_rowA_4_addr = getelementptr i8 %image_diff_posterize_rowA_4, i64 0, i64 %zext_ln81

]]></Node>
<StgValue><ssdm name="image_diff_posterize_rowA_4_addr"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="5">
<![CDATA[
for.body16.split.i.i.i_ifconv:78 %image_diff_posterize_rowA_4_load = load i5 %image_diff_posterize_rowA_4_addr

]]></Node>
<StgValue><ssdm name="image_diff_posterize_rowA_4_load"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body16.split.i.i.i_ifconv:80 %image_diff_posterize_rowB_4_addr = getelementptr i8 %image_diff_posterize_rowB_4, i64 0, i64 %zext_ln81

]]></Node>
<StgValue><ssdm name="image_diff_posterize_rowB_4_addr"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="5">
<![CDATA[
for.body16.split.i.i.i_ifconv:81 %image_diff_posterize_rowB_4_load = load i5 %image_diff_posterize_rowB_4_addr

]]></Node>
<StgValue><ssdm name="image_diff_posterize_rowB_4_load"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body16.split.i.i.i_ifconv:95 %image_diff_posterize_rowA_5_addr = getelementptr i8 %image_diff_posterize_rowA_5, i64 0, i64 %zext_ln81

]]></Node>
<StgValue><ssdm name="image_diff_posterize_rowA_5_addr"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="5">
<![CDATA[
for.body16.split.i.i.i_ifconv:96 %image_diff_posterize_rowA_5_load = load i5 %image_diff_posterize_rowA_5_addr

]]></Node>
<StgValue><ssdm name="image_diff_posterize_rowA_5_load"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body16.split.i.i.i_ifconv:98 %image_diff_posterize_rowB_5_addr = getelementptr i8 %image_diff_posterize_rowB_5, i64 0, i64 %zext_ln81

]]></Node>
<StgValue><ssdm name="image_diff_posterize_rowB_5_addr"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="5">
<![CDATA[
for.body16.split.i.i.i_ifconv:99 %image_diff_posterize_rowB_5_load = load i5 %image_diff_posterize_rowB_5_addr

]]></Node>
<StgValue><ssdm name="image_diff_posterize_rowB_5_load"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body16.split.i.i.i_ifconv:113 %image_diff_posterize_rowA_6_addr = getelementptr i8 %image_diff_posterize_rowA_6, i64 0, i64 %zext_ln81

]]></Node>
<StgValue><ssdm name="image_diff_posterize_rowA_6_addr"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="5">
<![CDATA[
for.body16.split.i.i.i_ifconv:114 %image_diff_posterize_rowA_6_load = load i5 %image_diff_posterize_rowA_6_addr

]]></Node>
<StgValue><ssdm name="image_diff_posterize_rowA_6_load"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body16.split.i.i.i_ifconv:116 %image_diff_posterize_rowB_6_addr = getelementptr i8 %image_diff_posterize_rowB_6, i64 0, i64 %zext_ln81

]]></Node>
<StgValue><ssdm name="image_diff_posterize_rowB_6_addr"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="5">
<![CDATA[
for.body16.split.i.i.i_ifconv:117 %image_diff_posterize_rowB_6_load = load i5 %image_diff_posterize_rowB_6_addr

]]></Node>
<StgValue><ssdm name="image_diff_posterize_rowB_6_load"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body16.split.i.i.i_ifconv:131 %image_diff_posterize_rowA_7_addr = getelementptr i8 %image_diff_posterize_rowA_7, i64 0, i64 %zext_ln81

]]></Node>
<StgValue><ssdm name="image_diff_posterize_rowA_7_addr"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="5">
<![CDATA[
for.body16.split.i.i.i_ifconv:132 %image_diff_posterize_rowA_7_load = load i5 %image_diff_posterize_rowA_7_addr

]]></Node>
<StgValue><ssdm name="image_diff_posterize_rowA_7_load"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body16.split.i.i.i_ifconv:134 %image_diff_posterize_rowB_7_addr = getelementptr i8 %image_diff_posterize_rowB_7, i64 0, i64 %zext_ln81

]]></Node>
<StgValue><ssdm name="image_diff_posterize_rowB_7_addr"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="5">
<![CDATA[
for.body16.split.i.i.i_ifconv:135 %image_diff_posterize_rowB_7_load = load i5 %image_diff_posterize_rowB_7_addr

]]></Node>
<StgValue><ssdm name="image_diff_posterize_rowB_7_load"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body16.split.i.i.i_ifconv:149 %add_ln76 = add i9 %j_3, i9 8

]]></Node>
<StgValue><ssdm name="add_ln76"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body16.split.i.i.i_ifconv:150 %store_ln76 = store i9 %add_ln76, i9 %j

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0">
<![CDATA[
Col_Loop_proc.exit:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body16.split.i.i.i_ifconv:0 %specpipeline_ln77 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln77"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body16.split.i.i.i_ifconv:1 %speclooptripcount_ln40 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln40"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body16.split.i.i.i_ifconv:2 %specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16

]]></Node>
<StgValue><ssdm name="specloopname_ln40"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="5">
<![CDATA[
for.body16.split.i.i.i_ifconv:6 %image_diff_posterize_rowA_0_load = load i5 %image_diff_posterize_rowA_0_addr

]]></Node>
<StgValue><ssdm name="image_diff_posterize_rowA_0_load"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="9" op_0_bw="8">
<![CDATA[
for.body16.split.i.i.i_ifconv:7 %zext_ln81_1 = zext i8 %image_diff_posterize_rowA_0_load

]]></Node>
<StgValue><ssdm name="zext_ln81_1"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="5">
<![CDATA[
for.body16.split.i.i.i_ifconv:9 %image_diff_posterize_rowB_0_load = load i5 %image_diff_posterize_rowB_0_addr

]]></Node>
<StgValue><ssdm name="image_diff_posterize_rowB_0_load"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="9" op_0_bw="8">
<![CDATA[
for.body16.split.i.i.i_ifconv:10 %zext_ln81_2 = zext i8 %image_diff_posterize_rowB_0_load

]]></Node>
<StgValue><ssdm name="zext_ln81_2"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body16.split.i.i.i_ifconv:11 %diff_temp = sub i9 %zext_ln81_1, i9 %zext_ln81_2

]]></Node>
<StgValue><ssdm name="diff_temp"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="9">
<![CDATA[
for.body16.split.i.i.i_ifconv:12 %trunc_ln84 = trunc i9 %diff_temp

]]></Node>
<StgValue><ssdm name="trunc_ln84"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.body16.split.i.i.i_ifconv:13 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %diff_temp, i32 8

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body16.split.i.i.i_ifconv:14 %sub_ln84 = sub i8 0, i8 %trunc_ln84

]]></Node>
<StgValue><ssdm name="sub_ln84"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body16.split.i.i.i_ifconv:15 %diff = select i1 %tmp_1, i8 %sub_ln84, i8 %trunc_ln84

]]></Node>
<StgValue><ssdm name="diff"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body16.split.i.i.i_ifconv:16 %tmp_2 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %diff, i32 5, i32 7

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body16.split.i.i.i_ifconv:17 %icmp_ln86 = icmp_eq  i3 %tmp_2, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln86"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body16.split.i.i.i_ifconv:18 %image_diff_posterize_rowC_0_addr = getelementptr i8 %image_diff_posterize_rowC_0, i64 0, i64 %zext_ln81

]]></Node>
<StgValue><ssdm name="image_diff_posterize_rowC_0_addr"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body16.split.i.i.i_ifconv:19 %icmp_ln87 = icmp_ult  i8 %diff, i8 96

]]></Node>
<StgValue><ssdm name="icmp_ln87"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body16.split.i.i.i_ifconv:20 %select_ln86 = select i1 %icmp_ln86, i8 0, i8 128

]]></Node>
<StgValue><ssdm name="select_ln86"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body16.split.i.i.i_ifconv:21 %select_ln86_1 = select i1 %icmp_ln87, i8 %select_ln86, i8 255

]]></Node>
<StgValue><ssdm name="select_ln86_1"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
for.body16.split.i.i.i_ifconv:22 %store_ln86 = store i8 %select_ln86_1, i5 %image_diff_posterize_rowC_0_addr

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="5">
<![CDATA[
for.body16.split.i.i.i_ifconv:24 %image_diff_posterize_rowA_1_load = load i5 %image_diff_posterize_rowA_1_addr

]]></Node>
<StgValue><ssdm name="image_diff_posterize_rowA_1_load"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="9" op_0_bw="8">
<![CDATA[
for.body16.split.i.i.i_ifconv:25 %zext_ln81_3 = zext i8 %image_diff_posterize_rowA_1_load

]]></Node>
<StgValue><ssdm name="zext_ln81_3"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="5">
<![CDATA[
for.body16.split.i.i.i_ifconv:27 %image_diff_posterize_rowB_1_load = load i5 %image_diff_posterize_rowB_1_addr

]]></Node>
<StgValue><ssdm name="image_diff_posterize_rowB_1_load"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="9" op_0_bw="8">
<![CDATA[
for.body16.split.i.i.i_ifconv:28 %zext_ln81_4 = zext i8 %image_diff_posterize_rowB_1_load

]]></Node>
<StgValue><ssdm name="zext_ln81_4"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body16.split.i.i.i_ifconv:29 %diff_temp_1 = sub i9 %zext_ln81_3, i9 %zext_ln81_4

]]></Node>
<StgValue><ssdm name="diff_temp_1"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="9">
<![CDATA[
for.body16.split.i.i.i_ifconv:30 %trunc_ln84_1 = trunc i9 %diff_temp_1

]]></Node>
<StgValue><ssdm name="trunc_ln84_1"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.body16.split.i.i.i_ifconv:31 %tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %diff_temp_1, i32 8

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body16.split.i.i.i_ifconv:32 %sub_ln84_1 = sub i8 0, i8 %trunc_ln84_1

]]></Node>
<StgValue><ssdm name="sub_ln84_1"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body16.split.i.i.i_ifconv:33 %diff_1 = select i1 %tmp_3, i8 %sub_ln84_1, i8 %trunc_ln84_1

]]></Node>
<StgValue><ssdm name="diff_1"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body16.split.i.i.i_ifconv:34 %tmp_4 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %diff_1, i32 5, i32 7

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body16.split.i.i.i_ifconv:35 %icmp_ln86_1 = icmp_eq  i3 %tmp_4, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln86_1"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body16.split.i.i.i_ifconv:36 %image_diff_posterize_rowC_1_addr = getelementptr i8 %image_diff_posterize_rowC_1, i64 0, i64 %zext_ln81

]]></Node>
<StgValue><ssdm name="image_diff_posterize_rowC_1_addr"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body16.split.i.i.i_ifconv:37 %icmp_ln87_1 = icmp_ult  i8 %diff_1, i8 96

]]></Node>
<StgValue><ssdm name="icmp_ln87_1"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body16.split.i.i.i_ifconv:38 %select_ln86_2 = select i1 %icmp_ln86_1, i8 0, i8 128

]]></Node>
<StgValue><ssdm name="select_ln86_2"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body16.split.i.i.i_ifconv:39 %select_ln86_3 = select i1 %icmp_ln87_1, i8 %select_ln86_2, i8 255

]]></Node>
<StgValue><ssdm name="select_ln86_3"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
for.body16.split.i.i.i_ifconv:40 %store_ln86 = store i8 %select_ln86_3, i5 %image_diff_posterize_rowC_1_addr

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="5">
<![CDATA[
for.body16.split.i.i.i_ifconv:42 %image_diff_posterize_rowA_2_load = load i5 %image_diff_posterize_rowA_2_addr

]]></Node>
<StgValue><ssdm name="image_diff_posterize_rowA_2_load"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="9" op_0_bw="8">
<![CDATA[
for.body16.split.i.i.i_ifconv:43 %zext_ln81_5 = zext i8 %image_diff_posterize_rowA_2_load

]]></Node>
<StgValue><ssdm name="zext_ln81_5"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="5">
<![CDATA[
for.body16.split.i.i.i_ifconv:45 %image_diff_posterize_rowB_2_load = load i5 %image_diff_posterize_rowB_2_addr

]]></Node>
<StgValue><ssdm name="image_diff_posterize_rowB_2_load"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="9" op_0_bw="8">
<![CDATA[
for.body16.split.i.i.i_ifconv:46 %zext_ln81_6 = zext i8 %image_diff_posterize_rowB_2_load

]]></Node>
<StgValue><ssdm name="zext_ln81_6"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body16.split.i.i.i_ifconv:47 %diff_temp_2 = sub i9 %zext_ln81_5, i9 %zext_ln81_6

]]></Node>
<StgValue><ssdm name="diff_temp_2"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="9">
<![CDATA[
for.body16.split.i.i.i_ifconv:48 %trunc_ln84_2 = trunc i9 %diff_temp_2

]]></Node>
<StgValue><ssdm name="trunc_ln84_2"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.body16.split.i.i.i_ifconv:49 %tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %diff_temp_2, i32 8

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body16.split.i.i.i_ifconv:50 %sub_ln84_2 = sub i8 0, i8 %trunc_ln84_2

]]></Node>
<StgValue><ssdm name="sub_ln84_2"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body16.split.i.i.i_ifconv:51 %diff_2 = select i1 %tmp_5, i8 %sub_ln84_2, i8 %trunc_ln84_2

]]></Node>
<StgValue><ssdm name="diff_2"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body16.split.i.i.i_ifconv:52 %tmp_6 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %diff_2, i32 5, i32 7

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body16.split.i.i.i_ifconv:53 %icmp_ln86_2 = icmp_eq  i3 %tmp_6, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln86_2"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body16.split.i.i.i_ifconv:54 %image_diff_posterize_rowC_2_addr = getelementptr i8 %image_diff_posterize_rowC_2, i64 0, i64 %zext_ln81

]]></Node>
<StgValue><ssdm name="image_diff_posterize_rowC_2_addr"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body16.split.i.i.i_ifconv:55 %icmp_ln87_2 = icmp_ult  i8 %diff_2, i8 96

]]></Node>
<StgValue><ssdm name="icmp_ln87_2"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body16.split.i.i.i_ifconv:56 %select_ln86_4 = select i1 %icmp_ln86_2, i8 0, i8 128

]]></Node>
<StgValue><ssdm name="select_ln86_4"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body16.split.i.i.i_ifconv:57 %select_ln86_5 = select i1 %icmp_ln87_2, i8 %select_ln86_4, i8 255

]]></Node>
<StgValue><ssdm name="select_ln86_5"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
for.body16.split.i.i.i_ifconv:58 %store_ln86 = store i8 %select_ln86_5, i5 %image_diff_posterize_rowC_2_addr

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="8" op_0_bw="5">
<![CDATA[
for.body16.split.i.i.i_ifconv:60 %image_diff_posterize_rowA_3_load = load i5 %image_diff_posterize_rowA_3_addr

]]></Node>
<StgValue><ssdm name="image_diff_posterize_rowA_3_load"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="9" op_0_bw="8">
<![CDATA[
for.body16.split.i.i.i_ifconv:61 %zext_ln81_7 = zext i8 %image_diff_posterize_rowA_3_load

]]></Node>
<StgValue><ssdm name="zext_ln81_7"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="5">
<![CDATA[
for.body16.split.i.i.i_ifconv:63 %image_diff_posterize_rowB_3_load = load i5 %image_diff_posterize_rowB_3_addr

]]></Node>
<StgValue><ssdm name="image_diff_posterize_rowB_3_load"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="9" op_0_bw="8">
<![CDATA[
for.body16.split.i.i.i_ifconv:64 %zext_ln81_8 = zext i8 %image_diff_posterize_rowB_3_load

]]></Node>
<StgValue><ssdm name="zext_ln81_8"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body16.split.i.i.i_ifconv:65 %diff_temp_3 = sub i9 %zext_ln81_7, i9 %zext_ln81_8

]]></Node>
<StgValue><ssdm name="diff_temp_3"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="9">
<![CDATA[
for.body16.split.i.i.i_ifconv:66 %trunc_ln84_3 = trunc i9 %diff_temp_3

]]></Node>
<StgValue><ssdm name="trunc_ln84_3"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.body16.split.i.i.i_ifconv:67 %tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %diff_temp_3, i32 8

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body16.split.i.i.i_ifconv:68 %sub_ln84_3 = sub i8 0, i8 %trunc_ln84_3

]]></Node>
<StgValue><ssdm name="sub_ln84_3"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body16.split.i.i.i_ifconv:69 %diff_3 = select i1 %tmp_7, i8 %sub_ln84_3, i8 %trunc_ln84_3

]]></Node>
<StgValue><ssdm name="diff_3"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body16.split.i.i.i_ifconv:70 %tmp_8 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %diff_3, i32 5, i32 7

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body16.split.i.i.i_ifconv:71 %icmp_ln86_3 = icmp_eq  i3 %tmp_8, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln86_3"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body16.split.i.i.i_ifconv:72 %image_diff_posterize_rowC_3_addr = getelementptr i8 %image_diff_posterize_rowC_3, i64 0, i64 %zext_ln81

]]></Node>
<StgValue><ssdm name="image_diff_posterize_rowC_3_addr"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body16.split.i.i.i_ifconv:73 %icmp_ln87_3 = icmp_ult  i8 %diff_3, i8 96

]]></Node>
<StgValue><ssdm name="icmp_ln87_3"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body16.split.i.i.i_ifconv:74 %select_ln86_6 = select i1 %icmp_ln86_3, i8 0, i8 128

]]></Node>
<StgValue><ssdm name="select_ln86_6"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body16.split.i.i.i_ifconv:75 %select_ln86_7 = select i1 %icmp_ln87_3, i8 %select_ln86_6, i8 255

]]></Node>
<StgValue><ssdm name="select_ln86_7"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
for.body16.split.i.i.i_ifconv:76 %store_ln86 = store i8 %select_ln86_7, i5 %image_diff_posterize_rowC_3_addr

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="5">
<![CDATA[
for.body16.split.i.i.i_ifconv:78 %image_diff_posterize_rowA_4_load = load i5 %image_diff_posterize_rowA_4_addr

]]></Node>
<StgValue><ssdm name="image_diff_posterize_rowA_4_load"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="9" op_0_bw="8">
<![CDATA[
for.body16.split.i.i.i_ifconv:79 %zext_ln81_9 = zext i8 %image_diff_posterize_rowA_4_load

]]></Node>
<StgValue><ssdm name="zext_ln81_9"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="5">
<![CDATA[
for.body16.split.i.i.i_ifconv:81 %image_diff_posterize_rowB_4_load = load i5 %image_diff_posterize_rowB_4_addr

]]></Node>
<StgValue><ssdm name="image_diff_posterize_rowB_4_load"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="9" op_0_bw="8">
<![CDATA[
for.body16.split.i.i.i_ifconv:82 %zext_ln81_10 = zext i8 %image_diff_posterize_rowB_4_load

]]></Node>
<StgValue><ssdm name="zext_ln81_10"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body16.split.i.i.i_ifconv:83 %diff_temp_4 = sub i9 %zext_ln81_9, i9 %zext_ln81_10

]]></Node>
<StgValue><ssdm name="diff_temp_4"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="9">
<![CDATA[
for.body16.split.i.i.i_ifconv:84 %trunc_ln84_4 = trunc i9 %diff_temp_4

]]></Node>
<StgValue><ssdm name="trunc_ln84_4"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.body16.split.i.i.i_ifconv:85 %tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %diff_temp_4, i32 8

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body16.split.i.i.i_ifconv:86 %sub_ln84_4 = sub i8 0, i8 %trunc_ln84_4

]]></Node>
<StgValue><ssdm name="sub_ln84_4"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body16.split.i.i.i_ifconv:87 %diff_4 = select i1 %tmp_9, i8 %sub_ln84_4, i8 %trunc_ln84_4

]]></Node>
<StgValue><ssdm name="diff_4"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body16.split.i.i.i_ifconv:88 %tmp_10 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %diff_4, i32 5, i32 7

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body16.split.i.i.i_ifconv:89 %icmp_ln86_4 = icmp_eq  i3 %tmp_10, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln86_4"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body16.split.i.i.i_ifconv:90 %image_diff_posterize_rowC_4_addr = getelementptr i8 %image_diff_posterize_rowC_4, i64 0, i64 %zext_ln81

]]></Node>
<StgValue><ssdm name="image_diff_posterize_rowC_4_addr"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body16.split.i.i.i_ifconv:91 %icmp_ln87_4 = icmp_ult  i8 %diff_4, i8 96

]]></Node>
<StgValue><ssdm name="icmp_ln87_4"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body16.split.i.i.i_ifconv:92 %select_ln86_8 = select i1 %icmp_ln86_4, i8 0, i8 128

]]></Node>
<StgValue><ssdm name="select_ln86_8"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body16.split.i.i.i_ifconv:93 %select_ln86_9 = select i1 %icmp_ln87_4, i8 %select_ln86_8, i8 255

]]></Node>
<StgValue><ssdm name="select_ln86_9"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
for.body16.split.i.i.i_ifconv:94 %store_ln86 = store i8 %select_ln86_9, i5 %image_diff_posterize_rowC_4_addr

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="8" op_0_bw="5">
<![CDATA[
for.body16.split.i.i.i_ifconv:96 %image_diff_posterize_rowA_5_load = load i5 %image_diff_posterize_rowA_5_addr

]]></Node>
<StgValue><ssdm name="image_diff_posterize_rowA_5_load"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="9" op_0_bw="8">
<![CDATA[
for.body16.split.i.i.i_ifconv:97 %zext_ln81_11 = zext i8 %image_diff_posterize_rowA_5_load

]]></Node>
<StgValue><ssdm name="zext_ln81_11"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="5">
<![CDATA[
for.body16.split.i.i.i_ifconv:99 %image_diff_posterize_rowB_5_load = load i5 %image_diff_posterize_rowB_5_addr

]]></Node>
<StgValue><ssdm name="image_diff_posterize_rowB_5_load"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="9" op_0_bw="8">
<![CDATA[
for.body16.split.i.i.i_ifconv:100 %zext_ln81_12 = zext i8 %image_diff_posterize_rowB_5_load

]]></Node>
<StgValue><ssdm name="zext_ln81_12"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body16.split.i.i.i_ifconv:101 %diff_temp_5 = sub i9 %zext_ln81_11, i9 %zext_ln81_12

]]></Node>
<StgValue><ssdm name="diff_temp_5"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="9">
<![CDATA[
for.body16.split.i.i.i_ifconv:102 %trunc_ln84_5 = trunc i9 %diff_temp_5

]]></Node>
<StgValue><ssdm name="trunc_ln84_5"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.body16.split.i.i.i_ifconv:103 %tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %diff_temp_5, i32 8

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body16.split.i.i.i_ifconv:104 %sub_ln84_5 = sub i8 0, i8 %trunc_ln84_5

]]></Node>
<StgValue><ssdm name="sub_ln84_5"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body16.split.i.i.i_ifconv:105 %diff_5 = select i1 %tmp_11, i8 %sub_ln84_5, i8 %trunc_ln84_5

]]></Node>
<StgValue><ssdm name="diff_5"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body16.split.i.i.i_ifconv:106 %tmp_12 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %diff_5, i32 5, i32 7

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body16.split.i.i.i_ifconv:107 %icmp_ln86_5 = icmp_eq  i3 %tmp_12, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln86_5"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body16.split.i.i.i_ifconv:108 %image_diff_posterize_rowC_5_addr = getelementptr i8 %image_diff_posterize_rowC_5, i64 0, i64 %zext_ln81

]]></Node>
<StgValue><ssdm name="image_diff_posterize_rowC_5_addr"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body16.split.i.i.i_ifconv:109 %icmp_ln87_5 = icmp_ult  i8 %diff_5, i8 96

]]></Node>
<StgValue><ssdm name="icmp_ln87_5"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body16.split.i.i.i_ifconv:110 %select_ln86_10 = select i1 %icmp_ln86_5, i8 0, i8 128

]]></Node>
<StgValue><ssdm name="select_ln86_10"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body16.split.i.i.i_ifconv:111 %select_ln86_11 = select i1 %icmp_ln87_5, i8 %select_ln86_10, i8 255

]]></Node>
<StgValue><ssdm name="select_ln86_11"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
for.body16.split.i.i.i_ifconv:112 %store_ln86 = store i8 %select_ln86_11, i5 %image_diff_posterize_rowC_5_addr

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="5">
<![CDATA[
for.body16.split.i.i.i_ifconv:114 %image_diff_posterize_rowA_6_load = load i5 %image_diff_posterize_rowA_6_addr

]]></Node>
<StgValue><ssdm name="image_diff_posterize_rowA_6_load"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="9" op_0_bw="8">
<![CDATA[
for.body16.split.i.i.i_ifconv:115 %zext_ln81_13 = zext i8 %image_diff_posterize_rowA_6_load

]]></Node>
<StgValue><ssdm name="zext_ln81_13"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="5">
<![CDATA[
for.body16.split.i.i.i_ifconv:117 %image_diff_posterize_rowB_6_load = load i5 %image_diff_posterize_rowB_6_addr

]]></Node>
<StgValue><ssdm name="image_diff_posterize_rowB_6_load"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="9" op_0_bw="8">
<![CDATA[
for.body16.split.i.i.i_ifconv:118 %zext_ln81_14 = zext i8 %image_diff_posterize_rowB_6_load

]]></Node>
<StgValue><ssdm name="zext_ln81_14"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body16.split.i.i.i_ifconv:119 %diff_temp_6 = sub i9 %zext_ln81_13, i9 %zext_ln81_14

]]></Node>
<StgValue><ssdm name="diff_temp_6"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="9">
<![CDATA[
for.body16.split.i.i.i_ifconv:120 %trunc_ln84_6 = trunc i9 %diff_temp_6

]]></Node>
<StgValue><ssdm name="trunc_ln84_6"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.body16.split.i.i.i_ifconv:121 %tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %diff_temp_6, i32 8

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body16.split.i.i.i_ifconv:122 %sub_ln84_6 = sub i8 0, i8 %trunc_ln84_6

]]></Node>
<StgValue><ssdm name="sub_ln84_6"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body16.split.i.i.i_ifconv:123 %diff_6 = select i1 %tmp_13, i8 %sub_ln84_6, i8 %trunc_ln84_6

]]></Node>
<StgValue><ssdm name="diff_6"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body16.split.i.i.i_ifconv:124 %tmp_14 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %diff_6, i32 5, i32 7

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body16.split.i.i.i_ifconv:125 %icmp_ln86_6 = icmp_eq  i3 %tmp_14, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln86_6"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body16.split.i.i.i_ifconv:126 %image_diff_posterize_rowC_6_addr = getelementptr i8 %image_diff_posterize_rowC_6, i64 0, i64 %zext_ln81

]]></Node>
<StgValue><ssdm name="image_diff_posterize_rowC_6_addr"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body16.split.i.i.i_ifconv:127 %icmp_ln87_6 = icmp_ult  i8 %diff_6, i8 96

]]></Node>
<StgValue><ssdm name="icmp_ln87_6"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body16.split.i.i.i_ifconv:128 %select_ln86_12 = select i1 %icmp_ln86_6, i8 0, i8 128

]]></Node>
<StgValue><ssdm name="select_ln86_12"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body16.split.i.i.i_ifconv:129 %select_ln86_13 = select i1 %icmp_ln87_6, i8 %select_ln86_12, i8 255

]]></Node>
<StgValue><ssdm name="select_ln86_13"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
for.body16.split.i.i.i_ifconv:130 %store_ln86 = store i8 %select_ln86_13, i5 %image_diff_posterize_rowC_6_addr

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="8" op_0_bw="5">
<![CDATA[
for.body16.split.i.i.i_ifconv:132 %image_diff_posterize_rowA_7_load = load i5 %image_diff_posterize_rowA_7_addr

]]></Node>
<StgValue><ssdm name="image_diff_posterize_rowA_7_load"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="9" op_0_bw="8">
<![CDATA[
for.body16.split.i.i.i_ifconv:133 %zext_ln81_15 = zext i8 %image_diff_posterize_rowA_7_load

]]></Node>
<StgValue><ssdm name="zext_ln81_15"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="5">
<![CDATA[
for.body16.split.i.i.i_ifconv:135 %image_diff_posterize_rowB_7_load = load i5 %image_diff_posterize_rowB_7_addr

]]></Node>
<StgValue><ssdm name="image_diff_posterize_rowB_7_load"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="9" op_0_bw="8">
<![CDATA[
for.body16.split.i.i.i_ifconv:136 %zext_ln81_16 = zext i8 %image_diff_posterize_rowB_7_load

]]></Node>
<StgValue><ssdm name="zext_ln81_16"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body16.split.i.i.i_ifconv:137 %diff_temp_7 = sub i9 %zext_ln81_15, i9 %zext_ln81_16

]]></Node>
<StgValue><ssdm name="diff_temp_7"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="9">
<![CDATA[
for.body16.split.i.i.i_ifconv:138 %trunc_ln84_7 = trunc i9 %diff_temp_7

]]></Node>
<StgValue><ssdm name="trunc_ln84_7"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="1" op_1_bw="9" op_2_bw="32">
<![CDATA[
for.body16.split.i.i.i_ifconv:139 %tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %diff_temp_7, i32 8

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body16.split.i.i.i_ifconv:140 %sub_ln84_7 = sub i8 0, i8 %trunc_ln84_7

]]></Node>
<StgValue><ssdm name="sub_ln84_7"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body16.split.i.i.i_ifconv:141 %diff_7 = select i1 %tmp_15, i8 %sub_ln84_7, i8 %trunc_ln84_7

]]></Node>
<StgValue><ssdm name="diff_7"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body16.split.i.i.i_ifconv:142 %tmp_16 = partselect i3 @_ssdm_op_PartSelect.i3.i8.i32.i32, i8 %diff_7, i32 5, i32 7

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body16.split.i.i.i_ifconv:143 %icmp_ln86_7 = icmp_eq  i3 %tmp_16, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln86_7"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body16.split.i.i.i_ifconv:144 %image_diff_posterize_rowC_7_addr = getelementptr i8 %image_diff_posterize_rowC_7, i64 0, i64 %zext_ln81

]]></Node>
<StgValue><ssdm name="image_diff_posterize_rowC_7_addr"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body16.split.i.i.i_ifconv:145 %icmp_ln87_7 = icmp_ult  i8 %diff_7, i8 96

]]></Node>
<StgValue><ssdm name="icmp_ln87_7"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body16.split.i.i.i_ifconv:146 %select_ln86_14 = select i1 %icmp_ln86_7, i8 0, i8 128

]]></Node>
<StgValue><ssdm name="select_ln86_14"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.body16.split.i.i.i_ifconv:147 %select_ln86_15 = select i1 %icmp_ln87_7, i8 %select_ln86_14, i8 255

]]></Node>
<StgValue><ssdm name="select_ln86_15"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
for.body16.split.i.i.i_ifconv:148 %store_ln86 = store i8 %select_ln86_15, i5 %image_diff_posterize_rowC_7_addr

]]></Node>
<StgValue><ssdm name="store_ln86"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0">
<![CDATA[
for.body16.split.i.i.i_ifconv:151 %br_ln76 = br void %for.body16.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
