// Seed: 2647622553
module module_0 (
    input tri0 id_0,
    input uwire id_1
    , id_15,
    output wor id_2,
    input wor id_3,
    input wand id_4,
    input wand id_5,
    input supply0 id_6,
    output tri1 id_7,
    input uwire id_8,
    input wor id_9,
    input supply1 id_10,
    input wor id_11,
    output wor id_12,
    input wire id_13
);
endmodule
module module_1 (
    input wire id_0,
    input supply1 id_1,
    input wire id_2,
    output wire id_3,
    output wor id_4,
    input supply1 id_5,
    input tri id_6,
    output tri0 id_7,
    input tri1 id_8,
    input tri id_9
);
  assign id_4 = 1;
  module_0(
      id_2, id_6, id_4, id_9, id_5, id_6, id_1, id_4, id_2, id_1, id_1, id_0, id_3, id_1
  );
  assign id_3 = 1;
  wire id_11 = id_5;
endmodule
